Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Apr  2 21:03:13 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                1           
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  2           
TIMING-18  Warning   Missing input or output delay               67          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (9)
6. checking no_output_delay (48)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (48)
--------------------------------
 There are 48 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.935        0.000                      0                 1504        0.073        0.000                      0                 1504       54.305        0.000                       0                   551  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk_0  {0.000 55.556}       111.111         9.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               7.935        0.000                      0                 1500        0.073        0.000                      0                 1500       54.305        0.000                       0                   551  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_0              clk_0                  107.063        0.000                      0                    4        0.879        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        7.935ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.073ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       54.305ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.935ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.306ns  (logic 60.304ns (58.945%)  route 42.002ns (41.055%))
  Logic Levels:           321  (CARRY4=285 LUT2=1 LUT3=26 LUT4=1 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 116.009 - 111.111 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.564     5.148    sm/clk
    SLICE_X35Y3          FDSE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y3          FDSE (Prop_fdse_C_Q)         0.456     5.604 r  sm/D_states_q_reg[3]/Q
                         net (fo=213, routed)         2.448     8.052    sm/D_states_q[3]
    SLICE_X42Y1          LUT5 (Prop_lut5_I3_O)        0.146     8.198 f  sm/ram_reg_i_160/O
                         net (fo=1, routed)           0.800     8.998    sm/ram_reg_i_160_n_0
    SLICE_X42Y2          LUT6 (Prop_lut6_I3_O)        0.328     9.326 r  sm/ram_reg_i_131/O
                         net (fo=1, routed)           0.443     9.769    sm/ram_reg_i_131_n_0
    SLICE_X45Y4          LUT6 (Prop_lut6_I5_O)        0.124     9.893 r  sm/ram_reg_i_104/O
                         net (fo=64, routed)          0.967    10.860    L_reg/M_sm_ra1[0]
    SLICE_X33Y12         LUT6 (Prop_lut6_I4_O)        0.124    10.984 r  L_reg/D_registers_q[7][31]_i_121/O
                         net (fo=2, routed)           0.955    11.939    L_reg/D_registers_q[7][31]_i_121_n_0
    SLICE_X33Y9          LUT3 (Prop_lut3_I2_O)        0.152    12.091 r  L_reg/D_registers_q[7][31]_i_67/O
                         net (fo=52, routed)          0.903    12.994    sm/M_alum_a[31]
    SLICE_X39Y8          LUT2 (Prop_lut2_I1_O)        0.326    13.320 r  sm/D_registers_q[7][31]_i_229/O
                         net (fo=1, routed)           0.000    13.320    alum/S[0]
    SLICE_X39Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.852 r  alum/D_registers_q_reg[7][31]_i_220/CO[3]
                         net (fo=1, routed)           0.000    13.852    alum/D_registers_q_reg[7][31]_i_220_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.966 r  alum/D_registers_q_reg[7][31]_i_215/CO[3]
                         net (fo=1, routed)           0.000    13.966    alum/D_registers_q_reg[7][31]_i_215_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.080 r  alum/D_registers_q_reg[7][31]_i_210/CO[3]
                         net (fo=1, routed)           0.000    14.080    alum/D_registers_q_reg[7][31]_i_210_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.194 r  alum/D_registers_q_reg[7][31]_i_205/CO[3]
                         net (fo=1, routed)           0.000    14.194    alum/D_registers_q_reg[7][31]_i_205_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.308 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    14.308    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.422 r  alum/D_registers_q_reg[7][31]_i_188/CO[3]
                         net (fo=1, routed)           0.000    14.422    alum/D_registers_q_reg[7][31]_i_188_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.536 r  alum/D_registers_q_reg[7][31]_i_171/CO[3]
                         net (fo=1, routed)           0.000    14.536    alum/D_registers_q_reg[7][31]_i_171_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.650 r  alum/D_registers_q_reg[7][31]_i_137/CO[3]
                         net (fo=1, routed)           0.000    14.650    alum/D_registers_q_reg[7][31]_i_137_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.921 r  alum/D_registers_q_reg[7][31]_i_75/CO[0]
                         net (fo=36, routed)          1.034    15.955    alum/temp_out0[31]
    SLICE_X38Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    16.799 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.799    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.916 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.916    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.033 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    17.033    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.150 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.150    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.267 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.267    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.384 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.384    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.501 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.501    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.618 r  alum/D_registers_q_reg[7][30]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.618    alum/D_registers_q_reg[7][30]_i_15_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.775 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          0.921    18.696    alum/temp_out0[30]
    SLICE_X40Y7          LUT3 (Prop_lut3_I0_O)        0.332    19.028 r  alum/D_registers_q[7][29]_i_62/O
                         net (fo=1, routed)           0.000    19.028    alum/D_registers_q[7][29]_i_62_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.578 r  alum/D_registers_q_reg[7][29]_i_55/CO[3]
                         net (fo=1, routed)           0.000    19.578    alum/D_registers_q_reg[7][29]_i_55_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.692 r  alum/D_registers_q_reg[7][29]_i_50/CO[3]
                         net (fo=1, routed)           0.000    19.692    alum/D_registers_q_reg[7][29]_i_50_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.806 r  alum/D_registers_q_reg[7][29]_i_45/CO[3]
                         net (fo=1, routed)           0.000    19.806    alum/D_registers_q_reg[7][29]_i_45_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.920 r  alum/D_registers_q_reg[7][29]_i_40/CO[3]
                         net (fo=1, routed)           0.000    19.920    alum/D_registers_q_reg[7][29]_i_40_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.034 r  alum/D_registers_q_reg[7][29]_i_35/CO[3]
                         net (fo=1, routed)           0.000    20.034    alum/D_registers_q_reg[7][29]_i_35_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.148 r  alum/D_registers_q_reg[7][29]_i_30/CO[3]
                         net (fo=1, routed)           0.000    20.148    alum/D_registers_q_reg[7][29]_i_30_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.262 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    20.262    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.376 r  alum/D_registers_q_reg[7][29]_i_14/CO[3]
                         net (fo=1, routed)           0.000    20.376    alum/D_registers_q_reg[7][29]_i_14_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.533 r  alum/D_registers_q_reg[7][29]_i_7/CO[1]
                         net (fo=36, routed)          1.074    21.607    alum/temp_out0[29]
    SLICE_X41Y6          LUT3 (Prop_lut3_I0_O)        0.329    21.936 r  alum/D_registers_q[7][28]_i_84/O
                         net (fo=1, routed)           0.000    21.936    alum/D_registers_q[7][28]_i_84_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.486 r  alum/D_registers_q_reg[7][28]_i_77/CO[3]
                         net (fo=1, routed)           0.000    22.486    alum/D_registers_q_reg[7][28]_i_77_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.600 r  alum/D_registers_q_reg[7][28]_i_72/CO[3]
                         net (fo=1, routed)           0.000    22.600    alum/D_registers_q_reg[7][28]_i_72_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.714 r  alum/D_registers_q_reg[7][28]_i_67/CO[3]
                         net (fo=1, routed)           0.000    22.714    alum/D_registers_q_reg[7][28]_i_67_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.828 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.828    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.942 r  alum/D_registers_q_reg[7][28]_i_50/CO[3]
                         net (fo=1, routed)           0.000    22.942    alum/D_registers_q_reg[7][28]_i_50_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.056 r  alum/D_registers_q_reg[7][28]_i_44/CO[3]
                         net (fo=1, routed)           0.000    23.056    alum/D_registers_q_reg[7][28]_i_44_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.170 r  alum/D_registers_q_reg[7][28]_i_36/CO[3]
                         net (fo=1, routed)           0.000    23.170    alum/D_registers_q_reg[7][28]_i_36_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.284 r  alum/D_registers_q_reg[7][28]_i_22/CO[3]
                         net (fo=1, routed)           0.000    23.284    alum/D_registers_q_reg[7][28]_i_22_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.441 r  alum/D_registers_q_reg[7][28]_i_11/CO[1]
                         net (fo=36, routed)          0.962    24.404    alum/temp_out0[28]
    SLICE_X35Y11         LUT3 (Prop_lut3_I0_O)        0.329    24.733 r  alum/D_registers_q[7][27]_i_56/O
                         net (fo=1, routed)           0.000    24.733    alum/D_registers_q[7][27]_i_56_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.283 r  alum/D_registers_q_reg[7][27]_i_49/CO[3]
                         net (fo=1, routed)           0.000    25.283    alum/D_registers_q_reg[7][27]_i_49_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.397 r  alum/D_registers_q_reg[7][27]_i_44/CO[3]
                         net (fo=1, routed)           0.000    25.397    alum/D_registers_q_reg[7][27]_i_44_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.511 r  alum/D_registers_q_reg[7][27]_i_39/CO[3]
                         net (fo=1, routed)           0.000    25.511    alum/D_registers_q_reg[7][27]_i_39_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.625 r  alum/D_registers_q_reg[7][27]_i_34/CO[3]
                         net (fo=1, routed)           0.000    25.625    alum/D_registers_q_reg[7][27]_i_34_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.739 r  alum/D_registers_q_reg[7][27]_i_29/CO[3]
                         net (fo=1, routed)           0.000    25.739    alum/D_registers_q_reg[7][27]_i_29_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.853 r  alum/D_registers_q_reg[7][27]_i_24/CO[3]
                         net (fo=1, routed)           0.000    25.853    alum/D_registers_q_reg[7][27]_i_24_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.967 r  alum/D_registers_q_reg[7][27]_i_19/CO[3]
                         net (fo=1, routed)           0.000    25.967    alum/D_registers_q_reg[7][27]_i_19_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.081 r  alum/D_registers_q_reg[7][27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    26.081    alum/D_registers_q_reg[7][27]_i_15_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.238 r  alum/D_registers_q_reg[7][27]_i_9/CO[1]
                         net (fo=36, routed)          1.051    27.289    alum/temp_out0[27]
    SLICE_X29Y13         LUT3 (Prop_lut3_I0_O)        0.329    27.618 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.618    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.168 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.168    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.282 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.282    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.396 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.396    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.510 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.510    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.624 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.624    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.738 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.738    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.852 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.852    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.966 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.966    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.123 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          0.904    30.027    alum/temp_out0[26]
    SLICE_X30Y17         LUT3 (Prop_lut3_I0_O)        0.329    30.356 r  alum/D_registers_q[7][25]_i_69/O
                         net (fo=1, routed)           0.000    30.356    alum/D_registers_q[7][25]_i_69_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.889 r  alum/D_registers_q_reg[7][25]_i_61/CO[3]
                         net (fo=1, routed)           0.000    30.889    alum/D_registers_q_reg[7][25]_i_61_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.006 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    31.006    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.123 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    31.123    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.240 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.240    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.357 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.357    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.474 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.474    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.591 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    31.591    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.748 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          1.038    32.786    alum/temp_out0[25]
    SLICE_X32Y16         LUT3 (Prop_lut3_I0_O)        0.332    33.118 r  alum/D_registers_q[7][24]_i_53/O
                         net (fo=1, routed)           0.000    33.118    alum/D_registers_q[7][24]_i_53_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.668 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.668    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.782 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.782    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.896 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.896    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.010 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.010    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.124 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.124    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.238 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.238    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.352 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    34.352    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.466 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    34.466    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.623 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.054    35.677    alum/temp_out0[24]
    SLICE_X33Y15         LUT3 (Prop_lut3_I0_O)        0.329    36.006 r  alum/D_registers_q[7][23]_i_60/O
                         net (fo=1, routed)           0.000    36.006    alum/D_registers_q[7][23]_i_60_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.556 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    36.556    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.670 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    36.670    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.784 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    36.784    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.898 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    36.898    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.012 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.012    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.126 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    37.126    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.240 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    37.240    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.354 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.354    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.511 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.068    38.579    alum/temp_out0[23]
    SLICE_X31Y15         LUT3 (Prop_lut3_I0_O)        0.329    38.908 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.908    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.458 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.458    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.572 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.572    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.686 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.686    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.800 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.800    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.914 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.914    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.028 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.028    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.142 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.142    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.256 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.256    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.413 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.196    41.609    alum/temp_out0[22]
    SLICE_X34Y14         LUT3 (Prop_lut3_I0_O)        0.329    41.938 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.938    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.471 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.471    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.588 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.588    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.705 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.705    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.822 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.822    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.939 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.939    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.056 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    43.056    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.173 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    43.173    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.290 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.290    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.447 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.213    44.660    alum/temp_out0[21]
    SLICE_X36Y13         LUT3 (Prop_lut3_I0_O)        0.332    44.992 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.992    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.542 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.542    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.656 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.656    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.770 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.770    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.884 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.884    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.998 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.998    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.112 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    46.112    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.226 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    46.226    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.340 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    46.340    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.497 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.950    47.447    alum/temp_out0[20]
    SLICE_X38Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    48.247 r  alum/D_registers_q_reg[7][19]_i_52/CO[3]
                         net (fo=1, routed)           0.000    48.247    alum/D_registers_q_reg[7][19]_i_52_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.364 r  alum/D_registers_q_reg[7][19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    48.364    alum/D_registers_q_reg[7][19]_i_47_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.481 r  alum/D_registers_q_reg[7][19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    48.481    alum/D_registers_q_reg[7][19]_i_42_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.598 r  alum/D_registers_q_reg[7][19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    48.598    alum/D_registers_q_reg[7][19]_i_37_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.715 r  alum/D_registers_q_reg[7][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    48.715    alum/D_registers_q_reg[7][19]_i_32_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.832 r  alum/D_registers_q_reg[7][19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    48.832    alum/D_registers_q_reg[7][19]_i_27_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.949 r  alum/D_registers_q_reg[7][19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    48.949    alum/D_registers_q_reg[7][19]_i_22_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.066 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.009    49.075    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.232 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.972    50.205    alum/temp_out0[19]
    SLICE_X39Y17         LUT3 (Prop_lut3_I0_O)        0.332    50.537 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    50.537    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.087 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    51.087    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.201 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.201    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.315 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.315    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.429 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.429    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.543 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.543    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.657 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.657    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.771 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.771    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.885 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.009    51.894    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.051 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.948    52.999    alum/temp_out0[18]
    SLICE_X41Y17         LUT3 (Prop_lut3_I0_O)        0.329    53.328 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    53.328    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.878 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.878    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.992 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.992    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.106 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    54.106    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.220 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.220    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.334 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.334    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.448 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.448    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.562 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.562    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.676 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.009    54.685    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.842 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.993    55.835    alum/temp_out0[17]
    SLICE_X37Y17         LUT3 (Prop_lut3_I0_O)        0.329    56.164 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    56.164    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.714 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.714    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.828 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.828    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.942 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.942    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.056 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    57.056    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.170 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.170    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.284 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.284    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.398 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.398    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.512 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.009    57.521    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.678 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.986    58.664    alum/temp_out0[16]
    SLICE_X42Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    59.464 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.464    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.581 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.581    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.698 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.698    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.815 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.815    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.932 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.932    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.049 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.049    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.166 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.166    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.283 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.283    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.440 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.927    61.367    alum/temp_out0[15]
    SLICE_X40Y16         LUT3 (Prop_lut3_I0_O)        0.332    61.699 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.699    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.249 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.249    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.363 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.363    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.477 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.477    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.591 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.591    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.705 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.705    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.819 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.819    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.933 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.933    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.047 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.047    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.204 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.034    64.238    alum/temp_out0[14]
    SLICE_X46Y17         LUT3 (Prop_lut3_I0_O)        0.329    64.567 r  alum/D_registers_q[7][13]_i_58/O
                         net (fo=1, routed)           0.000    64.567    alum/D_registers_q[7][13]_i_58_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    65.100 r  alum/D_registers_q_reg[7][13]_i_50/CO[3]
                         net (fo=1, routed)           0.000    65.100    alum/D_registers_q_reg[7][13]_i_50_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.217 r  alum/D_registers_q_reg[7][13]_i_45/CO[3]
                         net (fo=1, routed)           0.000    65.217    alum/D_registers_q_reg[7][13]_i_45_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.334 r  alum/D_registers_q_reg[7][13]_i_40/CO[3]
                         net (fo=1, routed)           0.000    65.334    alum/D_registers_q_reg[7][13]_i_40_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.451 r  alum/D_registers_q_reg[7][13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    65.451    alum/D_registers_q_reg[7][13]_i_35_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.568 r  alum/D_registers_q_reg[7][13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    65.568    alum/D_registers_q_reg[7][13]_i_30_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.685 r  alum/D_registers_q_reg[7][13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    65.685    alum/D_registers_q_reg[7][13]_i_22_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.802 r  alum/D_registers_q_reg[7][13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    65.802    alum/D_registers_q_reg[7][13]_i_13_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.959 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.815    66.774    alum/temp_out0[13]
    SLICE_X47Y17         LUT3 (Prop_lut3_I0_O)        0.332    67.106 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.106    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.656 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.656    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.770 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.770    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.884 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.884    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.998 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    67.998    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.112 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.112    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.226 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.226    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.340 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.340    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.454 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.009    68.463    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.620 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.138    69.758    alum/temp_out0[12]
    SLICE_X45Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    70.543 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.543    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.657 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.657    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.771 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.771    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.885 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.885    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.999 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    70.999    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.113 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.113    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.227 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.227    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.341 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.009    71.350    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.507 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.900    72.407    alum/temp_out0[11]
    SLICE_X44Y17         LUT3 (Prop_lut3_I0_O)        0.329    72.736 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    72.736    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.286 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.286    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.400 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.400    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.514 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.514    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.628 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.628    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.742 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.742    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.856 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.856    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.970 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.970    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.084 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.009    74.093    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.250 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.121    75.371    alum/temp_out0[10]
    SLICE_X48Y16         LUT3 (Prop_lut3_I0_O)        0.329    75.700 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.700    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.250 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.250    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.364 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.364    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.478 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.478    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.592 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.592    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.706 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.706    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.820 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.820    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.934 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.934    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.048 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.048    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.205 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.000    78.205    alum/temp_out0[9]
    SLICE_X49Y15         LUT3 (Prop_lut3_I0_O)        0.329    78.534 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.534    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.084 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.084    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.198 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.198    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.312 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.312    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.426 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.426    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.540 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.540    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.654 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.654    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.768 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.768    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.882 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.882    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.039 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.133    81.172    alum/temp_out0[8]
    SLICE_X51Y13         LUT3 (Prop_lut3_I0_O)        0.329    81.501 r  alum/D_registers_q[7][3]_i_179/O
                         net (fo=1, routed)           0.000    81.501    alum/D_registers_q[7][3]_i_179_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    81.902 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.902    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.016 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.016    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.130 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.130    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.244 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.244    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.358 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.358    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.472 r  alum/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    82.472    alum/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.586 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    82.586    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.700 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.700    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.857 r  alum/D_registers_q_reg[7][7]_i_16/CO[1]
                         net (fo=36, routed)          1.098    83.954    alum/temp_out0[7]
    SLICE_X52Y11         LUT3 (Prop_lut3_I0_O)        0.329    84.283 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    84.283    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    84.816 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.816    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.933 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.933    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.050 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.050    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.167 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.167    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.284 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.284    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.401 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.401    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.518 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    85.518    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.635 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    85.635    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.792 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          1.021    86.813    alum/temp_out0[6]
    SLICE_X50Y9          LUT3 (Prop_lut3_I0_O)        0.332    87.145 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    87.145    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    87.678 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.678    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.795 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.795    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.912 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.912    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.029 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.029    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.146 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.146    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.263 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.263    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.380 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.380    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.497 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.497    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.654 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.100    89.755    alum/temp_out0[5]
    SLICE_X49Y6          LUT3 (Prop_lut3_I0_O)        0.332    90.087 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    90.087    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X49Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.637 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.637    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.751 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.751    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.865 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.865    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.979 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.979    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.093 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    91.093    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.207 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.207    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.321 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.321    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.435 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.435    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.592 r  alum/D_registers_q_reg[7][4]_i_14/CO[1]
                         net (fo=36, routed)          0.865    92.457    alum/temp_out0[4]
    SLICE_X48Y7          LUT3 (Prop_lut3_I0_O)        0.329    92.786 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.786    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.336 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.336    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.450 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.450    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.564 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.564    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.678 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.678    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.792 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.792    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.906 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.906    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.020 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.020    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.134 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.134    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.291 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.022    95.313    alum/temp_out0[3]
    SLICE_X47Y9          LUT3 (Prop_lut3_I0_O)        0.329    95.642 r  alum/D_registers_q[7][2]_i_53/O
                         net (fo=1, routed)           0.000    95.642    alum/D_registers_q[7][2]_i_53_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    96.174 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    96.174    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.288 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    96.288    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.402 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    96.402    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.516 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    96.516    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.630 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    96.630    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.744 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    96.744    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.858 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    96.858    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.015 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.933    97.948    alum/temp_out0[2]
    SLICE_X45Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    98.733 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    98.733    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.847 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    98.847    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.961 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    98.961    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.075 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    99.075    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.189 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    99.189    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.303 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    99.303    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.417 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    99.417    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.531 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000    99.531    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.688 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.042   100.731    alum/temp_out0[1]
    SLICE_X43Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785   101.516 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   101.516    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.630 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   101.630    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.744 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   101.744    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.858 r  alum/D_registers_q_reg[7][0]_i_46/CO[3]
                         net (fo=1, routed)           0.000   101.858    alum/D_registers_q_reg[7][0]_i_46_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.972 r  alum/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000   101.972    alum/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.086 r  alum/D_registers_q_reg[7][0]_i_34/CO[3]
                         net (fo=1, routed)           0.000   102.086    alum/D_registers_q_reg[7][0]_i_34_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.200 r  alum/D_registers_q_reg[7][0]_i_28/CO[3]
                         net (fo=1, routed)           0.000   102.200    alum/D_registers_q_reg[7][0]_i_28_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.314 r  alum/D_registers_q_reg[7][0]_i_20/CO[3]
                         net (fo=1, routed)           0.000   102.314    alum/D_registers_q_reg[7][0]_i_20_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.471 r  alum/D_registers_q_reg[7][0]_i_13/CO[1]
                         net (fo=1, routed)           0.826   103.297    sm/temp_out0[0]
    SLICE_X42Y9          LUT5 (Prop_lut5_I4_O)        0.329   103.626 f  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.000   103.626    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X42Y9          MUXF7 (Prop_muxf7_I0_O)      0.209   103.835 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.596   104.431    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X36Y8          LUT6 (Prop_lut6_I0_O)        0.297   104.728 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          1.101   105.829    display/M_alum_out[0]
    SLICE_X53Y5          LUT6 (Prop_lut6_I5_O)        0.124   105.953 r  display/ram_reg_i_32/O
                         net (fo=2, routed)           0.598   106.551    sm/override_address
    SLICE_X50Y5          LUT4 (Prop_lut4_I0_O)        0.117   106.668 r  sm/ram_reg_i_13__0/O
                         net (fo=1, routed)           0.786   107.454    brams/bram1/ADDRARDADDR[0]
    RAMB18_X1Y0          RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.494   116.009    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y0          RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.187   116.197    
                         clock uncertainty           -0.035   116.162    
    RAMB18_X1Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.773   115.389    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                        115.389    
                         arrival time                        -107.454    
  -------------------------------------------------------------------
                         slack                                  7.935    

Slack (MET) :             8.381ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.518ns  (logic 60.435ns (58.951%)  route 42.083ns (41.049%))
  Logic Levels:           322  (CARRY4=285 LUT2=1 LUT3=26 LUT4=1 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 115.962 - 111.111 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.564     5.148    sm/clk
    SLICE_X35Y3          FDSE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y3          FDSE (Prop_fdse_C_Q)         0.456     5.604 r  sm/D_states_q_reg[3]/Q
                         net (fo=213, routed)         2.448     8.052    sm/D_states_q[3]
    SLICE_X42Y1          LUT5 (Prop_lut5_I3_O)        0.146     8.198 f  sm/ram_reg_i_160/O
                         net (fo=1, routed)           0.800     8.998    sm/ram_reg_i_160_n_0
    SLICE_X42Y2          LUT6 (Prop_lut6_I3_O)        0.328     9.326 r  sm/ram_reg_i_131/O
                         net (fo=1, routed)           0.443     9.769    sm/ram_reg_i_131_n_0
    SLICE_X45Y4          LUT6 (Prop_lut6_I5_O)        0.124     9.893 r  sm/ram_reg_i_104/O
                         net (fo=64, routed)          0.967    10.860    L_reg/M_sm_ra1[0]
    SLICE_X33Y12         LUT6 (Prop_lut6_I4_O)        0.124    10.984 r  L_reg/D_registers_q[7][31]_i_121/O
                         net (fo=2, routed)           0.955    11.939    L_reg/D_registers_q[7][31]_i_121_n_0
    SLICE_X33Y9          LUT3 (Prop_lut3_I2_O)        0.152    12.091 r  L_reg/D_registers_q[7][31]_i_67/O
                         net (fo=52, routed)          0.903    12.994    sm/M_alum_a[31]
    SLICE_X39Y8          LUT2 (Prop_lut2_I1_O)        0.326    13.320 r  sm/D_registers_q[7][31]_i_229/O
                         net (fo=1, routed)           0.000    13.320    alum/S[0]
    SLICE_X39Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.852 r  alum/D_registers_q_reg[7][31]_i_220/CO[3]
                         net (fo=1, routed)           0.000    13.852    alum/D_registers_q_reg[7][31]_i_220_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.966 r  alum/D_registers_q_reg[7][31]_i_215/CO[3]
                         net (fo=1, routed)           0.000    13.966    alum/D_registers_q_reg[7][31]_i_215_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.080 r  alum/D_registers_q_reg[7][31]_i_210/CO[3]
                         net (fo=1, routed)           0.000    14.080    alum/D_registers_q_reg[7][31]_i_210_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.194 r  alum/D_registers_q_reg[7][31]_i_205/CO[3]
                         net (fo=1, routed)           0.000    14.194    alum/D_registers_q_reg[7][31]_i_205_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.308 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    14.308    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.422 r  alum/D_registers_q_reg[7][31]_i_188/CO[3]
                         net (fo=1, routed)           0.000    14.422    alum/D_registers_q_reg[7][31]_i_188_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.536 r  alum/D_registers_q_reg[7][31]_i_171/CO[3]
                         net (fo=1, routed)           0.000    14.536    alum/D_registers_q_reg[7][31]_i_171_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.650 r  alum/D_registers_q_reg[7][31]_i_137/CO[3]
                         net (fo=1, routed)           0.000    14.650    alum/D_registers_q_reg[7][31]_i_137_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.921 r  alum/D_registers_q_reg[7][31]_i_75/CO[0]
                         net (fo=36, routed)          1.034    15.955    alum/temp_out0[31]
    SLICE_X38Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    16.799 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.799    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.916 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.916    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.033 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    17.033    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.150 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.150    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.267 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.267    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.384 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.384    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.501 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.501    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.618 r  alum/D_registers_q_reg[7][30]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.618    alum/D_registers_q_reg[7][30]_i_15_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.775 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          0.921    18.696    alum/temp_out0[30]
    SLICE_X40Y7          LUT3 (Prop_lut3_I0_O)        0.332    19.028 r  alum/D_registers_q[7][29]_i_62/O
                         net (fo=1, routed)           0.000    19.028    alum/D_registers_q[7][29]_i_62_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.578 r  alum/D_registers_q_reg[7][29]_i_55/CO[3]
                         net (fo=1, routed)           0.000    19.578    alum/D_registers_q_reg[7][29]_i_55_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.692 r  alum/D_registers_q_reg[7][29]_i_50/CO[3]
                         net (fo=1, routed)           0.000    19.692    alum/D_registers_q_reg[7][29]_i_50_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.806 r  alum/D_registers_q_reg[7][29]_i_45/CO[3]
                         net (fo=1, routed)           0.000    19.806    alum/D_registers_q_reg[7][29]_i_45_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.920 r  alum/D_registers_q_reg[7][29]_i_40/CO[3]
                         net (fo=1, routed)           0.000    19.920    alum/D_registers_q_reg[7][29]_i_40_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.034 r  alum/D_registers_q_reg[7][29]_i_35/CO[3]
                         net (fo=1, routed)           0.000    20.034    alum/D_registers_q_reg[7][29]_i_35_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.148 r  alum/D_registers_q_reg[7][29]_i_30/CO[3]
                         net (fo=1, routed)           0.000    20.148    alum/D_registers_q_reg[7][29]_i_30_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.262 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    20.262    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.376 r  alum/D_registers_q_reg[7][29]_i_14/CO[3]
                         net (fo=1, routed)           0.000    20.376    alum/D_registers_q_reg[7][29]_i_14_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.533 r  alum/D_registers_q_reg[7][29]_i_7/CO[1]
                         net (fo=36, routed)          1.074    21.607    alum/temp_out0[29]
    SLICE_X41Y6          LUT3 (Prop_lut3_I0_O)        0.329    21.936 r  alum/D_registers_q[7][28]_i_84/O
                         net (fo=1, routed)           0.000    21.936    alum/D_registers_q[7][28]_i_84_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.486 r  alum/D_registers_q_reg[7][28]_i_77/CO[3]
                         net (fo=1, routed)           0.000    22.486    alum/D_registers_q_reg[7][28]_i_77_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.600 r  alum/D_registers_q_reg[7][28]_i_72/CO[3]
                         net (fo=1, routed)           0.000    22.600    alum/D_registers_q_reg[7][28]_i_72_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.714 r  alum/D_registers_q_reg[7][28]_i_67/CO[3]
                         net (fo=1, routed)           0.000    22.714    alum/D_registers_q_reg[7][28]_i_67_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.828 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.828    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.942 r  alum/D_registers_q_reg[7][28]_i_50/CO[3]
                         net (fo=1, routed)           0.000    22.942    alum/D_registers_q_reg[7][28]_i_50_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.056 r  alum/D_registers_q_reg[7][28]_i_44/CO[3]
                         net (fo=1, routed)           0.000    23.056    alum/D_registers_q_reg[7][28]_i_44_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.170 r  alum/D_registers_q_reg[7][28]_i_36/CO[3]
                         net (fo=1, routed)           0.000    23.170    alum/D_registers_q_reg[7][28]_i_36_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.284 r  alum/D_registers_q_reg[7][28]_i_22/CO[3]
                         net (fo=1, routed)           0.000    23.284    alum/D_registers_q_reg[7][28]_i_22_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.441 r  alum/D_registers_q_reg[7][28]_i_11/CO[1]
                         net (fo=36, routed)          0.962    24.404    alum/temp_out0[28]
    SLICE_X35Y11         LUT3 (Prop_lut3_I0_O)        0.329    24.733 r  alum/D_registers_q[7][27]_i_56/O
                         net (fo=1, routed)           0.000    24.733    alum/D_registers_q[7][27]_i_56_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.283 r  alum/D_registers_q_reg[7][27]_i_49/CO[3]
                         net (fo=1, routed)           0.000    25.283    alum/D_registers_q_reg[7][27]_i_49_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.397 r  alum/D_registers_q_reg[7][27]_i_44/CO[3]
                         net (fo=1, routed)           0.000    25.397    alum/D_registers_q_reg[7][27]_i_44_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.511 r  alum/D_registers_q_reg[7][27]_i_39/CO[3]
                         net (fo=1, routed)           0.000    25.511    alum/D_registers_q_reg[7][27]_i_39_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.625 r  alum/D_registers_q_reg[7][27]_i_34/CO[3]
                         net (fo=1, routed)           0.000    25.625    alum/D_registers_q_reg[7][27]_i_34_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.739 r  alum/D_registers_q_reg[7][27]_i_29/CO[3]
                         net (fo=1, routed)           0.000    25.739    alum/D_registers_q_reg[7][27]_i_29_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.853 r  alum/D_registers_q_reg[7][27]_i_24/CO[3]
                         net (fo=1, routed)           0.000    25.853    alum/D_registers_q_reg[7][27]_i_24_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.967 r  alum/D_registers_q_reg[7][27]_i_19/CO[3]
                         net (fo=1, routed)           0.000    25.967    alum/D_registers_q_reg[7][27]_i_19_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.081 r  alum/D_registers_q_reg[7][27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    26.081    alum/D_registers_q_reg[7][27]_i_15_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.238 r  alum/D_registers_q_reg[7][27]_i_9/CO[1]
                         net (fo=36, routed)          1.051    27.289    alum/temp_out0[27]
    SLICE_X29Y13         LUT3 (Prop_lut3_I0_O)        0.329    27.618 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.618    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.168 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.168    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.282 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.282    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.396 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.396    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.510 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.510    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.624 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.624    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.738 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.738    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.852 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.852    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.966 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.966    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.123 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          0.904    30.027    alum/temp_out0[26]
    SLICE_X30Y17         LUT3 (Prop_lut3_I0_O)        0.329    30.356 r  alum/D_registers_q[7][25]_i_69/O
                         net (fo=1, routed)           0.000    30.356    alum/D_registers_q[7][25]_i_69_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.889 r  alum/D_registers_q_reg[7][25]_i_61/CO[3]
                         net (fo=1, routed)           0.000    30.889    alum/D_registers_q_reg[7][25]_i_61_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.006 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    31.006    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.123 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    31.123    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.240 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.240    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.357 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.357    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.474 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.474    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.591 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    31.591    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.748 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          1.038    32.786    alum/temp_out0[25]
    SLICE_X32Y16         LUT3 (Prop_lut3_I0_O)        0.332    33.118 r  alum/D_registers_q[7][24]_i_53/O
                         net (fo=1, routed)           0.000    33.118    alum/D_registers_q[7][24]_i_53_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.668 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.668    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.782 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.782    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.896 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.896    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.010 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.010    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.124 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.124    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.238 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.238    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.352 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    34.352    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.466 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    34.466    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.623 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.054    35.677    alum/temp_out0[24]
    SLICE_X33Y15         LUT3 (Prop_lut3_I0_O)        0.329    36.006 r  alum/D_registers_q[7][23]_i_60/O
                         net (fo=1, routed)           0.000    36.006    alum/D_registers_q[7][23]_i_60_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.556 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    36.556    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.670 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    36.670    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.784 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    36.784    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.898 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    36.898    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.012 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.012    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.126 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    37.126    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.240 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    37.240    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.354 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.354    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.511 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.068    38.579    alum/temp_out0[23]
    SLICE_X31Y15         LUT3 (Prop_lut3_I0_O)        0.329    38.908 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.908    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.458 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.458    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.572 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.572    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.686 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.686    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.800 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.800    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.914 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.914    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.028 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.028    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.142 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.142    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.256 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.256    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.413 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.196    41.609    alum/temp_out0[22]
    SLICE_X34Y14         LUT3 (Prop_lut3_I0_O)        0.329    41.938 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.938    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.471 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.471    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.588 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.588    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.705 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.705    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.822 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.822    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.939 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.939    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.056 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    43.056    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.173 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    43.173    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.290 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.290    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.447 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.213    44.660    alum/temp_out0[21]
    SLICE_X36Y13         LUT3 (Prop_lut3_I0_O)        0.332    44.992 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.992    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.542 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.542    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.656 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.656    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.770 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.770    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.884 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.884    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.998 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.998    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.112 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    46.112    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.226 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    46.226    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.340 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    46.340    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.497 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.950    47.447    alum/temp_out0[20]
    SLICE_X38Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    48.247 r  alum/D_registers_q_reg[7][19]_i_52/CO[3]
                         net (fo=1, routed)           0.000    48.247    alum/D_registers_q_reg[7][19]_i_52_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.364 r  alum/D_registers_q_reg[7][19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    48.364    alum/D_registers_q_reg[7][19]_i_47_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.481 r  alum/D_registers_q_reg[7][19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    48.481    alum/D_registers_q_reg[7][19]_i_42_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.598 r  alum/D_registers_q_reg[7][19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    48.598    alum/D_registers_q_reg[7][19]_i_37_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.715 r  alum/D_registers_q_reg[7][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    48.715    alum/D_registers_q_reg[7][19]_i_32_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.832 r  alum/D_registers_q_reg[7][19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    48.832    alum/D_registers_q_reg[7][19]_i_27_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.949 r  alum/D_registers_q_reg[7][19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    48.949    alum/D_registers_q_reg[7][19]_i_22_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.066 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.009    49.075    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.232 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.972    50.205    alum/temp_out0[19]
    SLICE_X39Y17         LUT3 (Prop_lut3_I0_O)        0.332    50.537 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    50.537    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.087 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    51.087    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.201 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.201    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.315 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.315    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.429 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.429    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.543 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.543    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.657 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.657    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.771 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.771    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.885 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.009    51.894    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.051 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.948    52.999    alum/temp_out0[18]
    SLICE_X41Y17         LUT3 (Prop_lut3_I0_O)        0.329    53.328 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    53.328    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.878 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.878    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.992 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.992    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.106 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    54.106    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.220 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.220    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.334 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.334    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.448 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.448    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.562 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.562    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.676 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.009    54.685    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.842 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.993    55.835    alum/temp_out0[17]
    SLICE_X37Y17         LUT3 (Prop_lut3_I0_O)        0.329    56.164 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    56.164    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.714 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.714    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.828 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.828    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.942 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.942    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.056 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    57.056    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.170 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.170    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.284 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.284    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.398 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.398    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.512 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.009    57.521    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.678 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.986    58.664    alum/temp_out0[16]
    SLICE_X42Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    59.464 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.464    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.581 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.581    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.698 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.698    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.815 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.815    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.932 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.932    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.049 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.049    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.166 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.166    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.283 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.283    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.440 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.927    61.367    alum/temp_out0[15]
    SLICE_X40Y16         LUT3 (Prop_lut3_I0_O)        0.332    61.699 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.699    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.249 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.249    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.363 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.363    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.477 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.477    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.591 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.591    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.705 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.705    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.819 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.819    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.933 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.933    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.047 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.047    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.204 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.034    64.238    alum/temp_out0[14]
    SLICE_X46Y17         LUT3 (Prop_lut3_I0_O)        0.329    64.567 r  alum/D_registers_q[7][13]_i_58/O
                         net (fo=1, routed)           0.000    64.567    alum/D_registers_q[7][13]_i_58_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    65.100 r  alum/D_registers_q_reg[7][13]_i_50/CO[3]
                         net (fo=1, routed)           0.000    65.100    alum/D_registers_q_reg[7][13]_i_50_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.217 r  alum/D_registers_q_reg[7][13]_i_45/CO[3]
                         net (fo=1, routed)           0.000    65.217    alum/D_registers_q_reg[7][13]_i_45_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.334 r  alum/D_registers_q_reg[7][13]_i_40/CO[3]
                         net (fo=1, routed)           0.000    65.334    alum/D_registers_q_reg[7][13]_i_40_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.451 r  alum/D_registers_q_reg[7][13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    65.451    alum/D_registers_q_reg[7][13]_i_35_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.568 r  alum/D_registers_q_reg[7][13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    65.568    alum/D_registers_q_reg[7][13]_i_30_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.685 r  alum/D_registers_q_reg[7][13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    65.685    alum/D_registers_q_reg[7][13]_i_22_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.802 r  alum/D_registers_q_reg[7][13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    65.802    alum/D_registers_q_reg[7][13]_i_13_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.959 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.815    66.774    alum/temp_out0[13]
    SLICE_X47Y17         LUT3 (Prop_lut3_I0_O)        0.332    67.106 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.106    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.656 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.656    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.770 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.770    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.884 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.884    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.998 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    67.998    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.112 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.112    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.226 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.226    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.340 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.340    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.454 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.009    68.463    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.620 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.138    69.758    alum/temp_out0[12]
    SLICE_X45Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    70.543 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.543    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.657 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.657    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.771 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.771    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.885 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.885    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.999 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    70.999    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.113 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.113    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.227 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.227    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.341 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.009    71.350    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.507 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.900    72.407    alum/temp_out0[11]
    SLICE_X44Y17         LUT3 (Prop_lut3_I0_O)        0.329    72.736 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    72.736    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.286 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.286    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.400 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.400    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.514 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.514    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.628 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.628    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.742 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.742    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.856 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.856    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.970 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.970    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.084 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.009    74.093    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.250 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.121    75.371    alum/temp_out0[10]
    SLICE_X48Y16         LUT3 (Prop_lut3_I0_O)        0.329    75.700 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.700    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.250 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.250    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.364 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.364    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.478 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.478    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.592 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.592    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.706 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.706    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.820 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.820    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.934 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.934    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.048 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.048    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.205 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.000    78.205    alum/temp_out0[9]
    SLICE_X49Y15         LUT3 (Prop_lut3_I0_O)        0.329    78.534 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.534    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.084 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.084    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.198 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.198    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.312 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.312    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.426 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.426    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.540 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.540    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.654 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.654    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.768 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.768    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.882 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.882    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.039 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.133    81.172    alum/temp_out0[8]
    SLICE_X51Y13         LUT3 (Prop_lut3_I0_O)        0.329    81.501 r  alum/D_registers_q[7][3]_i_179/O
                         net (fo=1, routed)           0.000    81.501    alum/D_registers_q[7][3]_i_179_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    81.902 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.902    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.016 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.016    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.130 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.130    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.244 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.244    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.358 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.358    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.472 r  alum/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    82.472    alum/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.586 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    82.586    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.700 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.700    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.857 r  alum/D_registers_q_reg[7][7]_i_16/CO[1]
                         net (fo=36, routed)          1.098    83.954    alum/temp_out0[7]
    SLICE_X52Y11         LUT3 (Prop_lut3_I0_O)        0.329    84.283 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    84.283    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    84.816 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.816    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.933 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.933    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.050 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.050    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.167 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.167    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.284 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.284    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.401 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.401    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.518 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    85.518    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.635 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    85.635    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.792 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          1.021    86.813    alum/temp_out0[6]
    SLICE_X50Y9          LUT3 (Prop_lut3_I0_O)        0.332    87.145 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    87.145    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    87.678 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.678    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.795 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.795    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.912 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.912    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.029 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.029    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.146 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.146    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.263 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.263    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.380 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.380    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.497 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.497    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.654 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.100    89.755    alum/temp_out0[5]
    SLICE_X49Y6          LUT3 (Prop_lut3_I0_O)        0.332    90.087 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    90.087    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X49Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.637 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.637    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.751 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.751    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.865 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.865    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.979 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.979    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.093 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    91.093    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.207 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.207    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.321 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.321    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.435 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.435    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.592 r  alum/D_registers_q_reg[7][4]_i_14/CO[1]
                         net (fo=36, routed)          0.865    92.457    alum/temp_out0[4]
    SLICE_X48Y7          LUT3 (Prop_lut3_I0_O)        0.329    92.786 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.786    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.336 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.336    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.450 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.450    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.564 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.564    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.678 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.678    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.792 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.792    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.906 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.906    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.020 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.020    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.134 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.134    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.291 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.022    95.313    alum/temp_out0[3]
    SLICE_X47Y9          LUT3 (Prop_lut3_I0_O)        0.329    95.642 r  alum/D_registers_q[7][2]_i_53/O
                         net (fo=1, routed)           0.000    95.642    alum/D_registers_q[7][2]_i_53_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    96.174 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    96.174    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.288 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    96.288    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.402 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    96.402    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.516 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    96.516    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.630 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    96.630    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.744 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    96.744    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.858 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    96.858    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.015 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.933    97.948    alum/temp_out0[2]
    SLICE_X45Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    98.733 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    98.733    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.847 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    98.847    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.961 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    98.961    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.075 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    99.075    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.189 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    99.189    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.303 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    99.303    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.417 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    99.417    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.531 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000    99.531    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.688 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.042   100.731    alum/temp_out0[1]
    SLICE_X43Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785   101.516 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   101.516    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.630 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   101.630    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.744 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   101.744    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.858 r  alum/D_registers_q_reg[7][0]_i_46/CO[3]
                         net (fo=1, routed)           0.000   101.858    alum/D_registers_q_reg[7][0]_i_46_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.972 r  alum/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000   101.972    alum/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.086 r  alum/D_registers_q_reg[7][0]_i_34/CO[3]
                         net (fo=1, routed)           0.000   102.086    alum/D_registers_q_reg[7][0]_i_34_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.200 r  alum/D_registers_q_reg[7][0]_i_28/CO[3]
                         net (fo=1, routed)           0.000   102.200    alum/D_registers_q_reg[7][0]_i_28_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.314 r  alum/D_registers_q_reg[7][0]_i_20/CO[3]
                         net (fo=1, routed)           0.000   102.314    alum/D_registers_q_reg[7][0]_i_20_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.471 f  alum/D_registers_q_reg[7][0]_i_13/CO[1]
                         net (fo=1, routed)           0.826   103.297    sm/temp_out0[0]
    SLICE_X42Y9          LUT5 (Prop_lut5_I4_O)        0.329   103.626 r  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.000   103.626    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X42Y9          MUXF7 (Prop_muxf7_I0_O)      0.209   103.835 r  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.596   104.431    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X36Y8          LUT6 (Prop_lut6_I0_O)        0.297   104.728 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          0.697   105.424    sm/D_registers_q[7][31]_i_37_0[0]
    SLICE_X37Y3          LUT4 (Prop_lut4_I0_O)        0.124   105.548 f  sm/D_states_q[1]_i_17/O
                         net (fo=2, routed)           0.509   106.057    sm/D_states_q[1]_i_17_n_0
    SLICE_X36Y3          LUT6 (Prop_lut6_I2_O)        0.124   106.181 r  sm/D_states_q[1]_i_4/O
                         net (fo=1, routed)           0.768   106.949    sm/D_states_q[1]_i_4_n_0
    SLICE_X36Y2          LUT6 (Prop_lut6_I2_O)        0.124   107.073 r  sm/D_states_q[1]_i_1/O
                         net (fo=1, routed)           0.593   107.666    sm/D_states_d__0[1]
    SLICE_X36Y2          FDRE                                         r  sm/D_states_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.446   115.962    sm/clk
    SLICE_X36Y2          FDRE                                         r  sm/D_states_q_reg[1]/C
                         clock pessimism              0.187   116.149    
                         clock uncertainty           -0.035   116.114    
    SLICE_X36Y2          FDRE (Setup_fdre_C_D)       -0.067   116.047    sm/D_states_q_reg[1]
  -------------------------------------------------------------------
                         required time                        116.047    
                         arrival time                        -107.666    
  -------------------------------------------------------------------
                         slack                                  8.381    

Slack (MET) :             8.430ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.017ns  (logic 60.311ns (59.118%)  route 41.706ns (40.882%))
  Logic Levels:           321  (CARRY4=285 LUT2=1 LUT3=26 LUT4=1 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 116.009 - 111.111 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.564     5.148    sm/clk
    SLICE_X35Y3          FDSE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y3          FDSE (Prop_fdse_C_Q)         0.456     5.604 r  sm/D_states_q_reg[3]/Q
                         net (fo=213, routed)         2.448     8.052    sm/D_states_q[3]
    SLICE_X42Y1          LUT5 (Prop_lut5_I3_O)        0.146     8.198 f  sm/ram_reg_i_160/O
                         net (fo=1, routed)           0.800     8.998    sm/ram_reg_i_160_n_0
    SLICE_X42Y2          LUT6 (Prop_lut6_I3_O)        0.328     9.326 r  sm/ram_reg_i_131/O
                         net (fo=1, routed)           0.443     9.769    sm/ram_reg_i_131_n_0
    SLICE_X45Y4          LUT6 (Prop_lut6_I5_O)        0.124     9.893 r  sm/ram_reg_i_104/O
                         net (fo=64, routed)          0.967    10.860    L_reg/M_sm_ra1[0]
    SLICE_X33Y12         LUT6 (Prop_lut6_I4_O)        0.124    10.984 r  L_reg/D_registers_q[7][31]_i_121/O
                         net (fo=2, routed)           0.955    11.939    L_reg/D_registers_q[7][31]_i_121_n_0
    SLICE_X33Y9          LUT3 (Prop_lut3_I2_O)        0.152    12.091 r  L_reg/D_registers_q[7][31]_i_67/O
                         net (fo=52, routed)          0.903    12.994    sm/M_alum_a[31]
    SLICE_X39Y8          LUT2 (Prop_lut2_I1_O)        0.326    13.320 r  sm/D_registers_q[7][31]_i_229/O
                         net (fo=1, routed)           0.000    13.320    alum/S[0]
    SLICE_X39Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.852 r  alum/D_registers_q_reg[7][31]_i_220/CO[3]
                         net (fo=1, routed)           0.000    13.852    alum/D_registers_q_reg[7][31]_i_220_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.966 r  alum/D_registers_q_reg[7][31]_i_215/CO[3]
                         net (fo=1, routed)           0.000    13.966    alum/D_registers_q_reg[7][31]_i_215_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.080 r  alum/D_registers_q_reg[7][31]_i_210/CO[3]
                         net (fo=1, routed)           0.000    14.080    alum/D_registers_q_reg[7][31]_i_210_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.194 r  alum/D_registers_q_reg[7][31]_i_205/CO[3]
                         net (fo=1, routed)           0.000    14.194    alum/D_registers_q_reg[7][31]_i_205_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.308 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    14.308    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.422 r  alum/D_registers_q_reg[7][31]_i_188/CO[3]
                         net (fo=1, routed)           0.000    14.422    alum/D_registers_q_reg[7][31]_i_188_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.536 r  alum/D_registers_q_reg[7][31]_i_171/CO[3]
                         net (fo=1, routed)           0.000    14.536    alum/D_registers_q_reg[7][31]_i_171_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.650 r  alum/D_registers_q_reg[7][31]_i_137/CO[3]
                         net (fo=1, routed)           0.000    14.650    alum/D_registers_q_reg[7][31]_i_137_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.921 r  alum/D_registers_q_reg[7][31]_i_75/CO[0]
                         net (fo=36, routed)          1.034    15.955    alum/temp_out0[31]
    SLICE_X38Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    16.799 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.799    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.916 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.916    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.033 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    17.033    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.150 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.150    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.267 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.267    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.384 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.384    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.501 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.501    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.618 r  alum/D_registers_q_reg[7][30]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.618    alum/D_registers_q_reg[7][30]_i_15_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.775 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          0.921    18.696    alum/temp_out0[30]
    SLICE_X40Y7          LUT3 (Prop_lut3_I0_O)        0.332    19.028 r  alum/D_registers_q[7][29]_i_62/O
                         net (fo=1, routed)           0.000    19.028    alum/D_registers_q[7][29]_i_62_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.578 r  alum/D_registers_q_reg[7][29]_i_55/CO[3]
                         net (fo=1, routed)           0.000    19.578    alum/D_registers_q_reg[7][29]_i_55_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.692 r  alum/D_registers_q_reg[7][29]_i_50/CO[3]
                         net (fo=1, routed)           0.000    19.692    alum/D_registers_q_reg[7][29]_i_50_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.806 r  alum/D_registers_q_reg[7][29]_i_45/CO[3]
                         net (fo=1, routed)           0.000    19.806    alum/D_registers_q_reg[7][29]_i_45_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.920 r  alum/D_registers_q_reg[7][29]_i_40/CO[3]
                         net (fo=1, routed)           0.000    19.920    alum/D_registers_q_reg[7][29]_i_40_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.034 r  alum/D_registers_q_reg[7][29]_i_35/CO[3]
                         net (fo=1, routed)           0.000    20.034    alum/D_registers_q_reg[7][29]_i_35_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.148 r  alum/D_registers_q_reg[7][29]_i_30/CO[3]
                         net (fo=1, routed)           0.000    20.148    alum/D_registers_q_reg[7][29]_i_30_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.262 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    20.262    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.376 r  alum/D_registers_q_reg[7][29]_i_14/CO[3]
                         net (fo=1, routed)           0.000    20.376    alum/D_registers_q_reg[7][29]_i_14_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.533 r  alum/D_registers_q_reg[7][29]_i_7/CO[1]
                         net (fo=36, routed)          1.074    21.607    alum/temp_out0[29]
    SLICE_X41Y6          LUT3 (Prop_lut3_I0_O)        0.329    21.936 r  alum/D_registers_q[7][28]_i_84/O
                         net (fo=1, routed)           0.000    21.936    alum/D_registers_q[7][28]_i_84_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.486 r  alum/D_registers_q_reg[7][28]_i_77/CO[3]
                         net (fo=1, routed)           0.000    22.486    alum/D_registers_q_reg[7][28]_i_77_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.600 r  alum/D_registers_q_reg[7][28]_i_72/CO[3]
                         net (fo=1, routed)           0.000    22.600    alum/D_registers_q_reg[7][28]_i_72_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.714 r  alum/D_registers_q_reg[7][28]_i_67/CO[3]
                         net (fo=1, routed)           0.000    22.714    alum/D_registers_q_reg[7][28]_i_67_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.828 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.828    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.942 r  alum/D_registers_q_reg[7][28]_i_50/CO[3]
                         net (fo=1, routed)           0.000    22.942    alum/D_registers_q_reg[7][28]_i_50_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.056 r  alum/D_registers_q_reg[7][28]_i_44/CO[3]
                         net (fo=1, routed)           0.000    23.056    alum/D_registers_q_reg[7][28]_i_44_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.170 r  alum/D_registers_q_reg[7][28]_i_36/CO[3]
                         net (fo=1, routed)           0.000    23.170    alum/D_registers_q_reg[7][28]_i_36_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.284 r  alum/D_registers_q_reg[7][28]_i_22/CO[3]
                         net (fo=1, routed)           0.000    23.284    alum/D_registers_q_reg[7][28]_i_22_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.441 r  alum/D_registers_q_reg[7][28]_i_11/CO[1]
                         net (fo=36, routed)          0.962    24.404    alum/temp_out0[28]
    SLICE_X35Y11         LUT3 (Prop_lut3_I0_O)        0.329    24.733 r  alum/D_registers_q[7][27]_i_56/O
                         net (fo=1, routed)           0.000    24.733    alum/D_registers_q[7][27]_i_56_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.283 r  alum/D_registers_q_reg[7][27]_i_49/CO[3]
                         net (fo=1, routed)           0.000    25.283    alum/D_registers_q_reg[7][27]_i_49_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.397 r  alum/D_registers_q_reg[7][27]_i_44/CO[3]
                         net (fo=1, routed)           0.000    25.397    alum/D_registers_q_reg[7][27]_i_44_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.511 r  alum/D_registers_q_reg[7][27]_i_39/CO[3]
                         net (fo=1, routed)           0.000    25.511    alum/D_registers_q_reg[7][27]_i_39_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.625 r  alum/D_registers_q_reg[7][27]_i_34/CO[3]
                         net (fo=1, routed)           0.000    25.625    alum/D_registers_q_reg[7][27]_i_34_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.739 r  alum/D_registers_q_reg[7][27]_i_29/CO[3]
                         net (fo=1, routed)           0.000    25.739    alum/D_registers_q_reg[7][27]_i_29_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.853 r  alum/D_registers_q_reg[7][27]_i_24/CO[3]
                         net (fo=1, routed)           0.000    25.853    alum/D_registers_q_reg[7][27]_i_24_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.967 r  alum/D_registers_q_reg[7][27]_i_19/CO[3]
                         net (fo=1, routed)           0.000    25.967    alum/D_registers_q_reg[7][27]_i_19_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.081 r  alum/D_registers_q_reg[7][27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    26.081    alum/D_registers_q_reg[7][27]_i_15_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.238 r  alum/D_registers_q_reg[7][27]_i_9/CO[1]
                         net (fo=36, routed)          1.051    27.289    alum/temp_out0[27]
    SLICE_X29Y13         LUT3 (Prop_lut3_I0_O)        0.329    27.618 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.618    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.168 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.168    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.282 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.282    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.396 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.396    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.510 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.510    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.624 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.624    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.738 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.738    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.852 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.852    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.966 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.966    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.123 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          0.904    30.027    alum/temp_out0[26]
    SLICE_X30Y17         LUT3 (Prop_lut3_I0_O)        0.329    30.356 r  alum/D_registers_q[7][25]_i_69/O
                         net (fo=1, routed)           0.000    30.356    alum/D_registers_q[7][25]_i_69_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.889 r  alum/D_registers_q_reg[7][25]_i_61/CO[3]
                         net (fo=1, routed)           0.000    30.889    alum/D_registers_q_reg[7][25]_i_61_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.006 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    31.006    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.123 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    31.123    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.240 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.240    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.357 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.357    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.474 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.474    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.591 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    31.591    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.748 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          1.038    32.786    alum/temp_out0[25]
    SLICE_X32Y16         LUT3 (Prop_lut3_I0_O)        0.332    33.118 r  alum/D_registers_q[7][24]_i_53/O
                         net (fo=1, routed)           0.000    33.118    alum/D_registers_q[7][24]_i_53_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.668 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.668    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.782 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.782    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.896 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.896    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.010 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.010    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.124 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.124    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.238 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.238    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.352 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    34.352    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.466 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    34.466    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.623 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.054    35.677    alum/temp_out0[24]
    SLICE_X33Y15         LUT3 (Prop_lut3_I0_O)        0.329    36.006 r  alum/D_registers_q[7][23]_i_60/O
                         net (fo=1, routed)           0.000    36.006    alum/D_registers_q[7][23]_i_60_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.556 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    36.556    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.670 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    36.670    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.784 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    36.784    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.898 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    36.898    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.012 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.012    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.126 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    37.126    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.240 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    37.240    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.354 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.354    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.511 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.068    38.579    alum/temp_out0[23]
    SLICE_X31Y15         LUT3 (Prop_lut3_I0_O)        0.329    38.908 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.908    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.458 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.458    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.572 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.572    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.686 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.686    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.800 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.800    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.914 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.914    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.028 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.028    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.142 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.142    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.256 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.256    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.413 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.196    41.609    alum/temp_out0[22]
    SLICE_X34Y14         LUT3 (Prop_lut3_I0_O)        0.329    41.938 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.938    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.471 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.471    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.588 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.588    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.705 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.705    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.822 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.822    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.939 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.939    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.056 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    43.056    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.173 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    43.173    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.290 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.290    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.447 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.213    44.660    alum/temp_out0[21]
    SLICE_X36Y13         LUT3 (Prop_lut3_I0_O)        0.332    44.992 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.992    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.542 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.542    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.656 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.656    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.770 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.770    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.884 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.884    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.998 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.998    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.112 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    46.112    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.226 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    46.226    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.340 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    46.340    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.497 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.950    47.447    alum/temp_out0[20]
    SLICE_X38Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    48.247 r  alum/D_registers_q_reg[7][19]_i_52/CO[3]
                         net (fo=1, routed)           0.000    48.247    alum/D_registers_q_reg[7][19]_i_52_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.364 r  alum/D_registers_q_reg[7][19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    48.364    alum/D_registers_q_reg[7][19]_i_47_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.481 r  alum/D_registers_q_reg[7][19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    48.481    alum/D_registers_q_reg[7][19]_i_42_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.598 r  alum/D_registers_q_reg[7][19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    48.598    alum/D_registers_q_reg[7][19]_i_37_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.715 r  alum/D_registers_q_reg[7][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    48.715    alum/D_registers_q_reg[7][19]_i_32_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.832 r  alum/D_registers_q_reg[7][19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    48.832    alum/D_registers_q_reg[7][19]_i_27_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.949 r  alum/D_registers_q_reg[7][19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    48.949    alum/D_registers_q_reg[7][19]_i_22_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.066 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.009    49.075    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.232 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.972    50.205    alum/temp_out0[19]
    SLICE_X39Y17         LUT3 (Prop_lut3_I0_O)        0.332    50.537 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    50.537    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.087 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    51.087    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.201 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.201    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.315 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.315    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.429 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.429    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.543 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.543    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.657 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.657    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.771 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.771    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.885 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.009    51.894    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.051 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.948    52.999    alum/temp_out0[18]
    SLICE_X41Y17         LUT3 (Prop_lut3_I0_O)        0.329    53.328 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    53.328    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.878 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.878    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.992 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.992    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.106 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    54.106    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.220 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.220    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.334 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.334    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.448 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.448    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.562 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.562    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.676 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.009    54.685    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.842 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.993    55.835    alum/temp_out0[17]
    SLICE_X37Y17         LUT3 (Prop_lut3_I0_O)        0.329    56.164 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    56.164    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.714 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.714    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.828 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.828    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.942 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.942    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.056 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    57.056    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.170 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.170    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.284 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.284    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.398 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.398    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.512 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.009    57.521    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.678 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.986    58.664    alum/temp_out0[16]
    SLICE_X42Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    59.464 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.464    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.581 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.581    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.698 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.698    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.815 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.815    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.932 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.932    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.049 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.049    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.166 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.166    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.283 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.283    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.440 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.927    61.367    alum/temp_out0[15]
    SLICE_X40Y16         LUT3 (Prop_lut3_I0_O)        0.332    61.699 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.699    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.249 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.249    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.363 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.363    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.477 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.477    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.591 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.591    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.705 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.705    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.819 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.819    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.933 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.933    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.047 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.047    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.204 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.034    64.238    alum/temp_out0[14]
    SLICE_X46Y17         LUT3 (Prop_lut3_I0_O)        0.329    64.567 r  alum/D_registers_q[7][13]_i_58/O
                         net (fo=1, routed)           0.000    64.567    alum/D_registers_q[7][13]_i_58_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    65.100 r  alum/D_registers_q_reg[7][13]_i_50/CO[3]
                         net (fo=1, routed)           0.000    65.100    alum/D_registers_q_reg[7][13]_i_50_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.217 r  alum/D_registers_q_reg[7][13]_i_45/CO[3]
                         net (fo=1, routed)           0.000    65.217    alum/D_registers_q_reg[7][13]_i_45_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.334 r  alum/D_registers_q_reg[7][13]_i_40/CO[3]
                         net (fo=1, routed)           0.000    65.334    alum/D_registers_q_reg[7][13]_i_40_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.451 r  alum/D_registers_q_reg[7][13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    65.451    alum/D_registers_q_reg[7][13]_i_35_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.568 r  alum/D_registers_q_reg[7][13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    65.568    alum/D_registers_q_reg[7][13]_i_30_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.685 r  alum/D_registers_q_reg[7][13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    65.685    alum/D_registers_q_reg[7][13]_i_22_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.802 r  alum/D_registers_q_reg[7][13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    65.802    alum/D_registers_q_reg[7][13]_i_13_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.959 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.815    66.774    alum/temp_out0[13]
    SLICE_X47Y17         LUT3 (Prop_lut3_I0_O)        0.332    67.106 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.106    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.656 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.656    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.770 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.770    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.884 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.884    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.998 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    67.998    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.112 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.112    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.226 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.226    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.340 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.340    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.454 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.009    68.463    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.620 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.138    69.758    alum/temp_out0[12]
    SLICE_X45Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    70.543 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.543    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.657 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.657    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.771 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.771    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.885 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.885    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.999 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    70.999    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.113 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.113    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.227 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.227    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.341 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.009    71.350    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.507 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.900    72.407    alum/temp_out0[11]
    SLICE_X44Y17         LUT3 (Prop_lut3_I0_O)        0.329    72.736 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    72.736    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.286 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.286    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.400 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.400    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.514 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.514    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.628 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.628    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.742 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.742    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.856 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.856    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.970 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.970    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.084 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.009    74.093    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.250 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.121    75.371    alum/temp_out0[10]
    SLICE_X48Y16         LUT3 (Prop_lut3_I0_O)        0.329    75.700 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.700    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.250 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.250    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.364 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.364    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.478 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.478    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.592 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.592    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.706 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.706    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.820 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.820    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.934 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.934    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.048 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.048    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.205 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.000    78.205    alum/temp_out0[9]
    SLICE_X49Y15         LUT3 (Prop_lut3_I0_O)        0.329    78.534 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.534    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.084 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.084    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.198 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.198    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.312 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.312    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.426 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.426    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.540 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.540    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.654 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.654    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.768 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.768    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.882 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.882    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.039 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.133    81.172    alum/temp_out0[8]
    SLICE_X51Y13         LUT3 (Prop_lut3_I0_O)        0.329    81.501 r  alum/D_registers_q[7][3]_i_179/O
                         net (fo=1, routed)           0.000    81.501    alum/D_registers_q[7][3]_i_179_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    81.902 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.902    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.016 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.016    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.130 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.130    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.244 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.244    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.358 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.358    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.472 r  alum/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    82.472    alum/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.586 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    82.586    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.700 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.700    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.857 r  alum/D_registers_q_reg[7][7]_i_16/CO[1]
                         net (fo=36, routed)          1.098    83.954    alum/temp_out0[7]
    SLICE_X52Y11         LUT3 (Prop_lut3_I0_O)        0.329    84.283 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    84.283    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    84.816 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.816    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.933 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.933    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.050 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.050    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.167 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.167    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.284 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.284    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.401 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.401    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.518 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    85.518    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.635 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    85.635    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.792 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          1.021    86.813    alum/temp_out0[6]
    SLICE_X50Y9          LUT3 (Prop_lut3_I0_O)        0.332    87.145 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    87.145    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    87.678 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.678    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.795 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.795    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.912 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.912    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.029 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.029    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.146 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.146    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.263 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.263    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.380 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.380    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.497 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.497    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.654 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.100    89.755    alum/temp_out0[5]
    SLICE_X49Y6          LUT3 (Prop_lut3_I0_O)        0.332    90.087 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    90.087    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X49Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.637 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.637    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.751 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.751    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.865 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.865    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.979 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.979    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.093 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    91.093    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.207 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.207    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.321 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.321    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.435 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.435    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.592 r  alum/D_registers_q_reg[7][4]_i_14/CO[1]
                         net (fo=36, routed)          0.865    92.457    alum/temp_out0[4]
    SLICE_X48Y7          LUT3 (Prop_lut3_I0_O)        0.329    92.786 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.786    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.336 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.336    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.450 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.450    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.564 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.564    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.678 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.678    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.792 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.792    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.906 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.906    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.020 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.020    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.134 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.134    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.291 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.022    95.313    alum/temp_out0[3]
    SLICE_X47Y9          LUT3 (Prop_lut3_I0_O)        0.329    95.642 r  alum/D_registers_q[7][2]_i_53/O
                         net (fo=1, routed)           0.000    95.642    alum/D_registers_q[7][2]_i_53_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    96.174 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    96.174    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.288 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    96.288    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.402 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    96.402    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.516 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    96.516    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.630 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    96.630    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.744 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    96.744    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.858 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    96.858    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.015 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.933    97.948    alum/temp_out0[2]
    SLICE_X45Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    98.733 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    98.733    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.847 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    98.847    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.961 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    98.961    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.075 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    99.075    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.189 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    99.189    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.303 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    99.303    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.417 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    99.417    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.531 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000    99.531    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.688 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.042   100.731    alum/temp_out0[1]
    SLICE_X43Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785   101.516 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   101.516    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.630 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   101.630    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.744 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   101.744    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.858 r  alum/D_registers_q_reg[7][0]_i_46/CO[3]
                         net (fo=1, routed)           0.000   101.858    alum/D_registers_q_reg[7][0]_i_46_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.972 r  alum/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000   101.972    alum/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.086 r  alum/D_registers_q_reg[7][0]_i_34/CO[3]
                         net (fo=1, routed)           0.000   102.086    alum/D_registers_q_reg[7][0]_i_34_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.200 r  alum/D_registers_q_reg[7][0]_i_28/CO[3]
                         net (fo=1, routed)           0.000   102.200    alum/D_registers_q_reg[7][0]_i_28_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.314 r  alum/D_registers_q_reg[7][0]_i_20/CO[3]
                         net (fo=1, routed)           0.000   102.314    alum/D_registers_q_reg[7][0]_i_20_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.471 r  alum/D_registers_q_reg[7][0]_i_13/CO[1]
                         net (fo=1, routed)           0.826   103.297    sm/temp_out0[0]
    SLICE_X42Y9          LUT5 (Prop_lut5_I4_O)        0.329   103.626 f  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.000   103.626    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X42Y9          MUXF7 (Prop_muxf7_I0_O)      0.209   103.835 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.596   104.431    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X36Y8          LUT6 (Prop_lut6_I0_O)        0.297   104.728 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          1.101   105.829    display/M_alum_out[0]
    SLICE_X53Y5          LUT6 (Prop_lut6_I5_O)        0.124   105.953 r  display/ram_reg_i_32/O
                         net (fo=2, routed)           0.448   106.401    sm/override_address
    SLICE_X50Y4          LUT4 (Prop_lut4_I2_O)        0.124   106.525 r  sm/ram_reg_i_13/O
                         net (fo=1, routed)           0.641   107.166    brams/bram2/ram_reg_1[0]
    RAMB18_X1Y1          RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.494   116.009    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y1          RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.187   116.197    
                         clock uncertainty           -0.035   116.162    
    RAMB18_X1Y1          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566   115.596    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                        115.596    
                         arrival time                        -107.166    
  -------------------------------------------------------------------
                         slack                                  8.430    

Slack (MET) :             8.560ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[2]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.374ns  (logic 60.435ns (59.033%)  route 41.939ns (40.967%))
  Logic Levels:           322  (CARRY4=285 LUT2=1 LUT3=26 LUT5=2 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 115.962 - 111.111 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.564     5.148    sm/clk
    SLICE_X35Y3          FDSE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y3          FDSE (Prop_fdse_C_Q)         0.456     5.604 r  sm/D_states_q_reg[3]/Q
                         net (fo=213, routed)         2.448     8.052    sm/D_states_q[3]
    SLICE_X42Y1          LUT5 (Prop_lut5_I3_O)        0.146     8.198 f  sm/ram_reg_i_160/O
                         net (fo=1, routed)           0.800     8.998    sm/ram_reg_i_160_n_0
    SLICE_X42Y2          LUT6 (Prop_lut6_I3_O)        0.328     9.326 r  sm/ram_reg_i_131/O
                         net (fo=1, routed)           0.443     9.769    sm/ram_reg_i_131_n_0
    SLICE_X45Y4          LUT6 (Prop_lut6_I5_O)        0.124     9.893 r  sm/ram_reg_i_104/O
                         net (fo=64, routed)          0.967    10.860    L_reg/M_sm_ra1[0]
    SLICE_X33Y12         LUT6 (Prop_lut6_I4_O)        0.124    10.984 r  L_reg/D_registers_q[7][31]_i_121/O
                         net (fo=2, routed)           0.955    11.939    L_reg/D_registers_q[7][31]_i_121_n_0
    SLICE_X33Y9          LUT3 (Prop_lut3_I2_O)        0.152    12.091 r  L_reg/D_registers_q[7][31]_i_67/O
                         net (fo=52, routed)          0.903    12.994    sm/M_alum_a[31]
    SLICE_X39Y8          LUT2 (Prop_lut2_I1_O)        0.326    13.320 r  sm/D_registers_q[7][31]_i_229/O
                         net (fo=1, routed)           0.000    13.320    alum/S[0]
    SLICE_X39Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.852 r  alum/D_registers_q_reg[7][31]_i_220/CO[3]
                         net (fo=1, routed)           0.000    13.852    alum/D_registers_q_reg[7][31]_i_220_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.966 r  alum/D_registers_q_reg[7][31]_i_215/CO[3]
                         net (fo=1, routed)           0.000    13.966    alum/D_registers_q_reg[7][31]_i_215_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.080 r  alum/D_registers_q_reg[7][31]_i_210/CO[3]
                         net (fo=1, routed)           0.000    14.080    alum/D_registers_q_reg[7][31]_i_210_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.194 r  alum/D_registers_q_reg[7][31]_i_205/CO[3]
                         net (fo=1, routed)           0.000    14.194    alum/D_registers_q_reg[7][31]_i_205_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.308 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    14.308    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.422 r  alum/D_registers_q_reg[7][31]_i_188/CO[3]
                         net (fo=1, routed)           0.000    14.422    alum/D_registers_q_reg[7][31]_i_188_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.536 r  alum/D_registers_q_reg[7][31]_i_171/CO[3]
                         net (fo=1, routed)           0.000    14.536    alum/D_registers_q_reg[7][31]_i_171_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.650 r  alum/D_registers_q_reg[7][31]_i_137/CO[3]
                         net (fo=1, routed)           0.000    14.650    alum/D_registers_q_reg[7][31]_i_137_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.921 r  alum/D_registers_q_reg[7][31]_i_75/CO[0]
                         net (fo=36, routed)          1.034    15.955    alum/temp_out0[31]
    SLICE_X38Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    16.799 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.799    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.916 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.916    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.033 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    17.033    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.150 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.150    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.267 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.267    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.384 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.384    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.501 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.501    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.618 r  alum/D_registers_q_reg[7][30]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.618    alum/D_registers_q_reg[7][30]_i_15_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.775 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          0.921    18.696    alum/temp_out0[30]
    SLICE_X40Y7          LUT3 (Prop_lut3_I0_O)        0.332    19.028 r  alum/D_registers_q[7][29]_i_62/O
                         net (fo=1, routed)           0.000    19.028    alum/D_registers_q[7][29]_i_62_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.578 r  alum/D_registers_q_reg[7][29]_i_55/CO[3]
                         net (fo=1, routed)           0.000    19.578    alum/D_registers_q_reg[7][29]_i_55_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.692 r  alum/D_registers_q_reg[7][29]_i_50/CO[3]
                         net (fo=1, routed)           0.000    19.692    alum/D_registers_q_reg[7][29]_i_50_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.806 r  alum/D_registers_q_reg[7][29]_i_45/CO[3]
                         net (fo=1, routed)           0.000    19.806    alum/D_registers_q_reg[7][29]_i_45_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.920 r  alum/D_registers_q_reg[7][29]_i_40/CO[3]
                         net (fo=1, routed)           0.000    19.920    alum/D_registers_q_reg[7][29]_i_40_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.034 r  alum/D_registers_q_reg[7][29]_i_35/CO[3]
                         net (fo=1, routed)           0.000    20.034    alum/D_registers_q_reg[7][29]_i_35_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.148 r  alum/D_registers_q_reg[7][29]_i_30/CO[3]
                         net (fo=1, routed)           0.000    20.148    alum/D_registers_q_reg[7][29]_i_30_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.262 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    20.262    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.376 r  alum/D_registers_q_reg[7][29]_i_14/CO[3]
                         net (fo=1, routed)           0.000    20.376    alum/D_registers_q_reg[7][29]_i_14_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.533 r  alum/D_registers_q_reg[7][29]_i_7/CO[1]
                         net (fo=36, routed)          1.074    21.607    alum/temp_out0[29]
    SLICE_X41Y6          LUT3 (Prop_lut3_I0_O)        0.329    21.936 r  alum/D_registers_q[7][28]_i_84/O
                         net (fo=1, routed)           0.000    21.936    alum/D_registers_q[7][28]_i_84_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.486 r  alum/D_registers_q_reg[7][28]_i_77/CO[3]
                         net (fo=1, routed)           0.000    22.486    alum/D_registers_q_reg[7][28]_i_77_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.600 r  alum/D_registers_q_reg[7][28]_i_72/CO[3]
                         net (fo=1, routed)           0.000    22.600    alum/D_registers_q_reg[7][28]_i_72_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.714 r  alum/D_registers_q_reg[7][28]_i_67/CO[3]
                         net (fo=1, routed)           0.000    22.714    alum/D_registers_q_reg[7][28]_i_67_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.828 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.828    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.942 r  alum/D_registers_q_reg[7][28]_i_50/CO[3]
                         net (fo=1, routed)           0.000    22.942    alum/D_registers_q_reg[7][28]_i_50_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.056 r  alum/D_registers_q_reg[7][28]_i_44/CO[3]
                         net (fo=1, routed)           0.000    23.056    alum/D_registers_q_reg[7][28]_i_44_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.170 r  alum/D_registers_q_reg[7][28]_i_36/CO[3]
                         net (fo=1, routed)           0.000    23.170    alum/D_registers_q_reg[7][28]_i_36_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.284 r  alum/D_registers_q_reg[7][28]_i_22/CO[3]
                         net (fo=1, routed)           0.000    23.284    alum/D_registers_q_reg[7][28]_i_22_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.441 r  alum/D_registers_q_reg[7][28]_i_11/CO[1]
                         net (fo=36, routed)          0.962    24.404    alum/temp_out0[28]
    SLICE_X35Y11         LUT3 (Prop_lut3_I0_O)        0.329    24.733 r  alum/D_registers_q[7][27]_i_56/O
                         net (fo=1, routed)           0.000    24.733    alum/D_registers_q[7][27]_i_56_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.283 r  alum/D_registers_q_reg[7][27]_i_49/CO[3]
                         net (fo=1, routed)           0.000    25.283    alum/D_registers_q_reg[7][27]_i_49_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.397 r  alum/D_registers_q_reg[7][27]_i_44/CO[3]
                         net (fo=1, routed)           0.000    25.397    alum/D_registers_q_reg[7][27]_i_44_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.511 r  alum/D_registers_q_reg[7][27]_i_39/CO[3]
                         net (fo=1, routed)           0.000    25.511    alum/D_registers_q_reg[7][27]_i_39_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.625 r  alum/D_registers_q_reg[7][27]_i_34/CO[3]
                         net (fo=1, routed)           0.000    25.625    alum/D_registers_q_reg[7][27]_i_34_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.739 r  alum/D_registers_q_reg[7][27]_i_29/CO[3]
                         net (fo=1, routed)           0.000    25.739    alum/D_registers_q_reg[7][27]_i_29_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.853 r  alum/D_registers_q_reg[7][27]_i_24/CO[3]
                         net (fo=1, routed)           0.000    25.853    alum/D_registers_q_reg[7][27]_i_24_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.967 r  alum/D_registers_q_reg[7][27]_i_19/CO[3]
                         net (fo=1, routed)           0.000    25.967    alum/D_registers_q_reg[7][27]_i_19_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.081 r  alum/D_registers_q_reg[7][27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    26.081    alum/D_registers_q_reg[7][27]_i_15_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.238 r  alum/D_registers_q_reg[7][27]_i_9/CO[1]
                         net (fo=36, routed)          1.051    27.289    alum/temp_out0[27]
    SLICE_X29Y13         LUT3 (Prop_lut3_I0_O)        0.329    27.618 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.618    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.168 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.168    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.282 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.282    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.396 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.396    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.510 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.510    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.624 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.624    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.738 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.738    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.852 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.852    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.966 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.966    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.123 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          0.904    30.027    alum/temp_out0[26]
    SLICE_X30Y17         LUT3 (Prop_lut3_I0_O)        0.329    30.356 r  alum/D_registers_q[7][25]_i_69/O
                         net (fo=1, routed)           0.000    30.356    alum/D_registers_q[7][25]_i_69_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.889 r  alum/D_registers_q_reg[7][25]_i_61/CO[3]
                         net (fo=1, routed)           0.000    30.889    alum/D_registers_q_reg[7][25]_i_61_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.006 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    31.006    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.123 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    31.123    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.240 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.240    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.357 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.357    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.474 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.474    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.591 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    31.591    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.748 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          1.038    32.786    alum/temp_out0[25]
    SLICE_X32Y16         LUT3 (Prop_lut3_I0_O)        0.332    33.118 r  alum/D_registers_q[7][24]_i_53/O
                         net (fo=1, routed)           0.000    33.118    alum/D_registers_q[7][24]_i_53_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.668 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.668    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.782 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.782    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.896 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.896    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.010 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.010    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.124 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.124    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.238 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.238    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.352 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    34.352    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.466 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    34.466    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.623 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.054    35.677    alum/temp_out0[24]
    SLICE_X33Y15         LUT3 (Prop_lut3_I0_O)        0.329    36.006 r  alum/D_registers_q[7][23]_i_60/O
                         net (fo=1, routed)           0.000    36.006    alum/D_registers_q[7][23]_i_60_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.556 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    36.556    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.670 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    36.670    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.784 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    36.784    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.898 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    36.898    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.012 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.012    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.126 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    37.126    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.240 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    37.240    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.354 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.354    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.511 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.068    38.579    alum/temp_out0[23]
    SLICE_X31Y15         LUT3 (Prop_lut3_I0_O)        0.329    38.908 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.908    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.458 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.458    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.572 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.572    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.686 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.686    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.800 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.800    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.914 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.914    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.028 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.028    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.142 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.142    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.256 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.256    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.413 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.196    41.609    alum/temp_out0[22]
    SLICE_X34Y14         LUT3 (Prop_lut3_I0_O)        0.329    41.938 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.938    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.471 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.471    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.588 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.588    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.705 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.705    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.822 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.822    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.939 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.939    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.056 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    43.056    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.173 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    43.173    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.290 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.290    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.447 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.213    44.660    alum/temp_out0[21]
    SLICE_X36Y13         LUT3 (Prop_lut3_I0_O)        0.332    44.992 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.992    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.542 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.542    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.656 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.656    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.770 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.770    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.884 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.884    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.998 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.998    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.112 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    46.112    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.226 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    46.226    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.340 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    46.340    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.497 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.950    47.447    alum/temp_out0[20]
    SLICE_X38Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    48.247 r  alum/D_registers_q_reg[7][19]_i_52/CO[3]
                         net (fo=1, routed)           0.000    48.247    alum/D_registers_q_reg[7][19]_i_52_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.364 r  alum/D_registers_q_reg[7][19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    48.364    alum/D_registers_q_reg[7][19]_i_47_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.481 r  alum/D_registers_q_reg[7][19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    48.481    alum/D_registers_q_reg[7][19]_i_42_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.598 r  alum/D_registers_q_reg[7][19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    48.598    alum/D_registers_q_reg[7][19]_i_37_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.715 r  alum/D_registers_q_reg[7][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    48.715    alum/D_registers_q_reg[7][19]_i_32_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.832 r  alum/D_registers_q_reg[7][19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    48.832    alum/D_registers_q_reg[7][19]_i_27_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.949 r  alum/D_registers_q_reg[7][19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    48.949    alum/D_registers_q_reg[7][19]_i_22_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.066 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.009    49.075    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.232 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.972    50.205    alum/temp_out0[19]
    SLICE_X39Y17         LUT3 (Prop_lut3_I0_O)        0.332    50.537 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    50.537    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.087 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    51.087    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.201 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.201    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.315 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.315    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.429 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.429    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.543 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.543    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.657 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.657    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.771 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.771    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.885 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.009    51.894    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.051 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.948    52.999    alum/temp_out0[18]
    SLICE_X41Y17         LUT3 (Prop_lut3_I0_O)        0.329    53.328 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    53.328    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.878 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.878    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.992 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.992    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.106 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    54.106    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.220 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.220    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.334 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.334    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.448 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.448    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.562 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.562    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.676 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.009    54.685    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.842 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.993    55.835    alum/temp_out0[17]
    SLICE_X37Y17         LUT3 (Prop_lut3_I0_O)        0.329    56.164 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    56.164    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.714 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.714    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.828 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.828    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.942 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.942    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.056 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    57.056    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.170 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.170    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.284 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.284    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.398 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.398    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.512 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.009    57.521    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.678 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.986    58.664    alum/temp_out0[16]
    SLICE_X42Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    59.464 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.464    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.581 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.581    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.698 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.698    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.815 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.815    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.932 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.932    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.049 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.049    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.166 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.166    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.283 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.283    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.440 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.927    61.367    alum/temp_out0[15]
    SLICE_X40Y16         LUT3 (Prop_lut3_I0_O)        0.332    61.699 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.699    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.249 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.249    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.363 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.363    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.477 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.477    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.591 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.591    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.705 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.705    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.819 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.819    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.933 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.933    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.047 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.047    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.204 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.034    64.238    alum/temp_out0[14]
    SLICE_X46Y17         LUT3 (Prop_lut3_I0_O)        0.329    64.567 r  alum/D_registers_q[7][13]_i_58/O
                         net (fo=1, routed)           0.000    64.567    alum/D_registers_q[7][13]_i_58_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    65.100 r  alum/D_registers_q_reg[7][13]_i_50/CO[3]
                         net (fo=1, routed)           0.000    65.100    alum/D_registers_q_reg[7][13]_i_50_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.217 r  alum/D_registers_q_reg[7][13]_i_45/CO[3]
                         net (fo=1, routed)           0.000    65.217    alum/D_registers_q_reg[7][13]_i_45_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.334 r  alum/D_registers_q_reg[7][13]_i_40/CO[3]
                         net (fo=1, routed)           0.000    65.334    alum/D_registers_q_reg[7][13]_i_40_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.451 r  alum/D_registers_q_reg[7][13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    65.451    alum/D_registers_q_reg[7][13]_i_35_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.568 r  alum/D_registers_q_reg[7][13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    65.568    alum/D_registers_q_reg[7][13]_i_30_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.685 r  alum/D_registers_q_reg[7][13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    65.685    alum/D_registers_q_reg[7][13]_i_22_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.802 r  alum/D_registers_q_reg[7][13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    65.802    alum/D_registers_q_reg[7][13]_i_13_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.959 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.815    66.774    alum/temp_out0[13]
    SLICE_X47Y17         LUT3 (Prop_lut3_I0_O)        0.332    67.106 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.106    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.656 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.656    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.770 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.770    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.884 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.884    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.998 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    67.998    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.112 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.112    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.226 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.226    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.340 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.340    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.454 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.009    68.463    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.620 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.138    69.758    alum/temp_out0[12]
    SLICE_X45Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    70.543 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.543    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.657 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.657    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.771 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.771    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.885 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.885    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.999 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    70.999    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.113 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.113    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.227 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.227    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.341 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.009    71.350    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.507 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.900    72.407    alum/temp_out0[11]
    SLICE_X44Y17         LUT3 (Prop_lut3_I0_O)        0.329    72.736 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    72.736    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.286 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.286    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.400 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.400    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.514 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.514    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.628 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.628    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.742 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.742    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.856 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.856    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.970 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.970    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.084 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.009    74.093    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.250 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.121    75.371    alum/temp_out0[10]
    SLICE_X48Y16         LUT3 (Prop_lut3_I0_O)        0.329    75.700 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.700    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.250 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.250    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.364 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.364    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.478 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.478    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.592 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.592    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.706 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.706    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.820 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.820    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.934 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.934    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.048 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.048    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.205 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.000    78.205    alum/temp_out0[9]
    SLICE_X49Y15         LUT3 (Prop_lut3_I0_O)        0.329    78.534 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.534    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.084 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.084    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.198 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.198    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.312 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.312    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.426 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.426    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.540 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.540    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.654 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.654    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.768 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.768    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.882 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.882    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.039 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.133    81.172    alum/temp_out0[8]
    SLICE_X51Y13         LUT3 (Prop_lut3_I0_O)        0.329    81.501 r  alum/D_registers_q[7][3]_i_179/O
                         net (fo=1, routed)           0.000    81.501    alum/D_registers_q[7][3]_i_179_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    81.902 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.902    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.016 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.016    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.130 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.130    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.244 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.244    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.358 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.358    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.472 r  alum/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    82.472    alum/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.586 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    82.586    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.700 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.700    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.857 r  alum/D_registers_q_reg[7][7]_i_16/CO[1]
                         net (fo=36, routed)          1.098    83.954    alum/temp_out0[7]
    SLICE_X52Y11         LUT3 (Prop_lut3_I0_O)        0.329    84.283 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    84.283    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    84.816 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.816    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.933 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.933    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.050 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.050    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.167 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.167    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.284 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.284    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.401 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.401    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.518 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    85.518    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.635 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    85.635    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.792 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          1.021    86.813    alum/temp_out0[6]
    SLICE_X50Y9          LUT3 (Prop_lut3_I0_O)        0.332    87.145 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    87.145    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    87.678 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.678    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.795 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.795    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.912 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.912    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.029 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.029    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.146 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.146    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.263 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.263    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.380 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.380    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.497 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.497    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.654 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.100    89.755    alum/temp_out0[5]
    SLICE_X49Y6          LUT3 (Prop_lut3_I0_O)        0.332    90.087 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    90.087    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X49Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.637 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.637    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.751 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.751    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.865 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.865    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.979 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.979    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.093 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    91.093    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.207 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.207    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.321 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.321    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.435 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.435    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.592 r  alum/D_registers_q_reg[7][4]_i_14/CO[1]
                         net (fo=36, routed)          0.865    92.457    alum/temp_out0[4]
    SLICE_X48Y7          LUT3 (Prop_lut3_I0_O)        0.329    92.786 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.786    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.336 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.336    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.450 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.450    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.564 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.564    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.678 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.678    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.792 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.792    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.906 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.906    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.020 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.020    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.134 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.134    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.291 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.022    95.313    alum/temp_out0[3]
    SLICE_X47Y9          LUT3 (Prop_lut3_I0_O)        0.329    95.642 r  alum/D_registers_q[7][2]_i_53/O
                         net (fo=1, routed)           0.000    95.642    alum/D_registers_q[7][2]_i_53_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    96.174 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    96.174    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.288 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    96.288    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.402 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    96.402    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.516 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    96.516    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.630 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    96.630    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.744 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    96.744    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.858 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    96.858    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.015 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.933    97.948    alum/temp_out0[2]
    SLICE_X45Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    98.733 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    98.733    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.847 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    98.847    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.961 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    98.961    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.075 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    99.075    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.189 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    99.189    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.303 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    99.303    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.417 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    99.417    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.531 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000    99.531    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.688 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.042   100.731    alum/temp_out0[1]
    SLICE_X43Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785   101.516 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   101.516    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.630 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   101.630    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.744 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   101.744    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.858 r  alum/D_registers_q_reg[7][0]_i_46/CO[3]
                         net (fo=1, routed)           0.000   101.858    alum/D_registers_q_reg[7][0]_i_46_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.972 r  alum/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000   101.972    alum/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.086 r  alum/D_registers_q_reg[7][0]_i_34/CO[3]
                         net (fo=1, routed)           0.000   102.086    alum/D_registers_q_reg[7][0]_i_34_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.200 r  alum/D_registers_q_reg[7][0]_i_28/CO[3]
                         net (fo=1, routed)           0.000   102.200    alum/D_registers_q_reg[7][0]_i_28_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.314 r  alum/D_registers_q_reg[7][0]_i_20/CO[3]
                         net (fo=1, routed)           0.000   102.314    alum/D_registers_q_reg[7][0]_i_20_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.471 f  alum/D_registers_q_reg[7][0]_i_13/CO[1]
                         net (fo=1, routed)           0.826   103.297    sm/temp_out0[0]
    SLICE_X42Y9          LUT5 (Prop_lut5_I4_O)        0.329   103.626 r  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.000   103.626    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X42Y9          MUXF7 (Prop_muxf7_I0_O)      0.209   103.835 r  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.596   104.431    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X36Y8          LUT6 (Prop_lut6_I0_O)        0.297   104.728 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          0.719   105.446    sm/D_registers_q[7][31]_i_37_0[0]
    SLICE_X37Y1          LUT6 (Prop_lut6_I0_O)        0.124   105.570 r  sm/D_states_q[2]_i_17/O
                         net (fo=1, routed)           0.640   106.210    sm/D_states_q[2]_i_17_n_0
    SLICE_X37Y1          LUT6 (Prop_lut6_I1_O)        0.124   106.334 r  sm/D_states_q[2]_i_6/O
                         net (fo=2, routed)           0.594   106.928    sm/D_states_q[2]_i_6_n_0
    SLICE_X35Y1          LUT6 (Prop_lut6_I5_O)        0.124   107.052 r  sm/D_states_q[2]_rep_i_1/O
                         net (fo=1, routed)           0.470   107.523    sm/D_states_q[2]_rep_i_1_n_0
    SLICE_X38Y1          FDRE                                         r  sm/D_states_q_reg[2]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.446   115.962    sm/clk
    SLICE_X38Y1          FDRE                                         r  sm/D_states_q_reg[2]_rep/C
                         clock pessimism              0.187   116.149    
                         clock uncertainty           -0.035   116.114    
    SLICE_X38Y1          FDRE (Setup_fdre_C_D)       -0.031   116.083    sm/D_states_q_reg[2]_rep
  -------------------------------------------------------------------
                         required time                        116.083    
                         arrival time                        -107.523    
  -------------------------------------------------------------------
                         slack                                  8.560    

Slack (MET) :             8.722ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.213ns  (logic 60.435ns (59.127%)  route 41.778ns (40.873%))
  Logic Levels:           322  (CARRY4=285 LUT2=1 LUT3=26 LUT5=2 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 115.962 - 111.111 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.564     5.148    sm/clk
    SLICE_X35Y3          FDSE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y3          FDSE (Prop_fdse_C_Q)         0.456     5.604 r  sm/D_states_q_reg[3]/Q
                         net (fo=213, routed)         2.448     8.052    sm/D_states_q[3]
    SLICE_X42Y1          LUT5 (Prop_lut5_I3_O)        0.146     8.198 f  sm/ram_reg_i_160/O
                         net (fo=1, routed)           0.800     8.998    sm/ram_reg_i_160_n_0
    SLICE_X42Y2          LUT6 (Prop_lut6_I3_O)        0.328     9.326 r  sm/ram_reg_i_131/O
                         net (fo=1, routed)           0.443     9.769    sm/ram_reg_i_131_n_0
    SLICE_X45Y4          LUT6 (Prop_lut6_I5_O)        0.124     9.893 r  sm/ram_reg_i_104/O
                         net (fo=64, routed)          0.967    10.860    L_reg/M_sm_ra1[0]
    SLICE_X33Y12         LUT6 (Prop_lut6_I4_O)        0.124    10.984 r  L_reg/D_registers_q[7][31]_i_121/O
                         net (fo=2, routed)           0.955    11.939    L_reg/D_registers_q[7][31]_i_121_n_0
    SLICE_X33Y9          LUT3 (Prop_lut3_I2_O)        0.152    12.091 r  L_reg/D_registers_q[7][31]_i_67/O
                         net (fo=52, routed)          0.903    12.994    sm/M_alum_a[31]
    SLICE_X39Y8          LUT2 (Prop_lut2_I1_O)        0.326    13.320 r  sm/D_registers_q[7][31]_i_229/O
                         net (fo=1, routed)           0.000    13.320    alum/S[0]
    SLICE_X39Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.852 r  alum/D_registers_q_reg[7][31]_i_220/CO[3]
                         net (fo=1, routed)           0.000    13.852    alum/D_registers_q_reg[7][31]_i_220_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.966 r  alum/D_registers_q_reg[7][31]_i_215/CO[3]
                         net (fo=1, routed)           0.000    13.966    alum/D_registers_q_reg[7][31]_i_215_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.080 r  alum/D_registers_q_reg[7][31]_i_210/CO[3]
                         net (fo=1, routed)           0.000    14.080    alum/D_registers_q_reg[7][31]_i_210_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.194 r  alum/D_registers_q_reg[7][31]_i_205/CO[3]
                         net (fo=1, routed)           0.000    14.194    alum/D_registers_q_reg[7][31]_i_205_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.308 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    14.308    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.422 r  alum/D_registers_q_reg[7][31]_i_188/CO[3]
                         net (fo=1, routed)           0.000    14.422    alum/D_registers_q_reg[7][31]_i_188_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.536 r  alum/D_registers_q_reg[7][31]_i_171/CO[3]
                         net (fo=1, routed)           0.000    14.536    alum/D_registers_q_reg[7][31]_i_171_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.650 r  alum/D_registers_q_reg[7][31]_i_137/CO[3]
                         net (fo=1, routed)           0.000    14.650    alum/D_registers_q_reg[7][31]_i_137_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.921 r  alum/D_registers_q_reg[7][31]_i_75/CO[0]
                         net (fo=36, routed)          1.034    15.955    alum/temp_out0[31]
    SLICE_X38Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    16.799 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.799    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.916 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.916    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.033 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    17.033    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.150 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.150    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.267 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.267    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.384 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.384    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.501 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.501    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.618 r  alum/D_registers_q_reg[7][30]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.618    alum/D_registers_q_reg[7][30]_i_15_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.775 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          0.921    18.696    alum/temp_out0[30]
    SLICE_X40Y7          LUT3 (Prop_lut3_I0_O)        0.332    19.028 r  alum/D_registers_q[7][29]_i_62/O
                         net (fo=1, routed)           0.000    19.028    alum/D_registers_q[7][29]_i_62_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.578 r  alum/D_registers_q_reg[7][29]_i_55/CO[3]
                         net (fo=1, routed)           0.000    19.578    alum/D_registers_q_reg[7][29]_i_55_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.692 r  alum/D_registers_q_reg[7][29]_i_50/CO[3]
                         net (fo=1, routed)           0.000    19.692    alum/D_registers_q_reg[7][29]_i_50_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.806 r  alum/D_registers_q_reg[7][29]_i_45/CO[3]
                         net (fo=1, routed)           0.000    19.806    alum/D_registers_q_reg[7][29]_i_45_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.920 r  alum/D_registers_q_reg[7][29]_i_40/CO[3]
                         net (fo=1, routed)           0.000    19.920    alum/D_registers_q_reg[7][29]_i_40_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.034 r  alum/D_registers_q_reg[7][29]_i_35/CO[3]
                         net (fo=1, routed)           0.000    20.034    alum/D_registers_q_reg[7][29]_i_35_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.148 r  alum/D_registers_q_reg[7][29]_i_30/CO[3]
                         net (fo=1, routed)           0.000    20.148    alum/D_registers_q_reg[7][29]_i_30_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.262 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    20.262    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.376 r  alum/D_registers_q_reg[7][29]_i_14/CO[3]
                         net (fo=1, routed)           0.000    20.376    alum/D_registers_q_reg[7][29]_i_14_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.533 r  alum/D_registers_q_reg[7][29]_i_7/CO[1]
                         net (fo=36, routed)          1.074    21.607    alum/temp_out0[29]
    SLICE_X41Y6          LUT3 (Prop_lut3_I0_O)        0.329    21.936 r  alum/D_registers_q[7][28]_i_84/O
                         net (fo=1, routed)           0.000    21.936    alum/D_registers_q[7][28]_i_84_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.486 r  alum/D_registers_q_reg[7][28]_i_77/CO[3]
                         net (fo=1, routed)           0.000    22.486    alum/D_registers_q_reg[7][28]_i_77_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.600 r  alum/D_registers_q_reg[7][28]_i_72/CO[3]
                         net (fo=1, routed)           0.000    22.600    alum/D_registers_q_reg[7][28]_i_72_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.714 r  alum/D_registers_q_reg[7][28]_i_67/CO[3]
                         net (fo=1, routed)           0.000    22.714    alum/D_registers_q_reg[7][28]_i_67_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.828 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.828    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.942 r  alum/D_registers_q_reg[7][28]_i_50/CO[3]
                         net (fo=1, routed)           0.000    22.942    alum/D_registers_q_reg[7][28]_i_50_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.056 r  alum/D_registers_q_reg[7][28]_i_44/CO[3]
                         net (fo=1, routed)           0.000    23.056    alum/D_registers_q_reg[7][28]_i_44_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.170 r  alum/D_registers_q_reg[7][28]_i_36/CO[3]
                         net (fo=1, routed)           0.000    23.170    alum/D_registers_q_reg[7][28]_i_36_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.284 r  alum/D_registers_q_reg[7][28]_i_22/CO[3]
                         net (fo=1, routed)           0.000    23.284    alum/D_registers_q_reg[7][28]_i_22_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.441 r  alum/D_registers_q_reg[7][28]_i_11/CO[1]
                         net (fo=36, routed)          0.962    24.404    alum/temp_out0[28]
    SLICE_X35Y11         LUT3 (Prop_lut3_I0_O)        0.329    24.733 r  alum/D_registers_q[7][27]_i_56/O
                         net (fo=1, routed)           0.000    24.733    alum/D_registers_q[7][27]_i_56_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.283 r  alum/D_registers_q_reg[7][27]_i_49/CO[3]
                         net (fo=1, routed)           0.000    25.283    alum/D_registers_q_reg[7][27]_i_49_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.397 r  alum/D_registers_q_reg[7][27]_i_44/CO[3]
                         net (fo=1, routed)           0.000    25.397    alum/D_registers_q_reg[7][27]_i_44_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.511 r  alum/D_registers_q_reg[7][27]_i_39/CO[3]
                         net (fo=1, routed)           0.000    25.511    alum/D_registers_q_reg[7][27]_i_39_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.625 r  alum/D_registers_q_reg[7][27]_i_34/CO[3]
                         net (fo=1, routed)           0.000    25.625    alum/D_registers_q_reg[7][27]_i_34_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.739 r  alum/D_registers_q_reg[7][27]_i_29/CO[3]
                         net (fo=1, routed)           0.000    25.739    alum/D_registers_q_reg[7][27]_i_29_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.853 r  alum/D_registers_q_reg[7][27]_i_24/CO[3]
                         net (fo=1, routed)           0.000    25.853    alum/D_registers_q_reg[7][27]_i_24_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.967 r  alum/D_registers_q_reg[7][27]_i_19/CO[3]
                         net (fo=1, routed)           0.000    25.967    alum/D_registers_q_reg[7][27]_i_19_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.081 r  alum/D_registers_q_reg[7][27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    26.081    alum/D_registers_q_reg[7][27]_i_15_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.238 r  alum/D_registers_q_reg[7][27]_i_9/CO[1]
                         net (fo=36, routed)          1.051    27.289    alum/temp_out0[27]
    SLICE_X29Y13         LUT3 (Prop_lut3_I0_O)        0.329    27.618 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.618    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.168 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.168    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.282 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.282    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.396 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.396    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.510 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.510    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.624 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.624    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.738 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.738    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.852 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.852    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.966 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.966    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.123 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          0.904    30.027    alum/temp_out0[26]
    SLICE_X30Y17         LUT3 (Prop_lut3_I0_O)        0.329    30.356 r  alum/D_registers_q[7][25]_i_69/O
                         net (fo=1, routed)           0.000    30.356    alum/D_registers_q[7][25]_i_69_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.889 r  alum/D_registers_q_reg[7][25]_i_61/CO[3]
                         net (fo=1, routed)           0.000    30.889    alum/D_registers_q_reg[7][25]_i_61_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.006 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    31.006    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.123 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    31.123    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.240 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.240    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.357 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.357    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.474 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.474    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.591 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    31.591    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.748 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          1.038    32.786    alum/temp_out0[25]
    SLICE_X32Y16         LUT3 (Prop_lut3_I0_O)        0.332    33.118 r  alum/D_registers_q[7][24]_i_53/O
                         net (fo=1, routed)           0.000    33.118    alum/D_registers_q[7][24]_i_53_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.668 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.668    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.782 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.782    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.896 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.896    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.010 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.010    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.124 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.124    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.238 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.238    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.352 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    34.352    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.466 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    34.466    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.623 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.054    35.677    alum/temp_out0[24]
    SLICE_X33Y15         LUT3 (Prop_lut3_I0_O)        0.329    36.006 r  alum/D_registers_q[7][23]_i_60/O
                         net (fo=1, routed)           0.000    36.006    alum/D_registers_q[7][23]_i_60_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.556 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    36.556    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.670 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    36.670    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.784 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    36.784    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.898 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    36.898    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.012 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.012    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.126 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    37.126    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.240 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    37.240    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.354 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.354    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.511 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.068    38.579    alum/temp_out0[23]
    SLICE_X31Y15         LUT3 (Prop_lut3_I0_O)        0.329    38.908 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.908    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.458 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.458    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.572 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.572    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.686 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.686    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.800 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.800    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.914 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.914    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.028 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.028    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.142 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.142    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.256 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.256    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.413 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.196    41.609    alum/temp_out0[22]
    SLICE_X34Y14         LUT3 (Prop_lut3_I0_O)        0.329    41.938 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.938    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.471 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.471    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.588 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.588    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.705 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.705    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.822 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.822    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.939 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.939    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.056 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    43.056    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.173 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    43.173    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.290 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.290    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.447 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.213    44.660    alum/temp_out0[21]
    SLICE_X36Y13         LUT3 (Prop_lut3_I0_O)        0.332    44.992 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.992    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.542 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.542    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.656 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.656    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.770 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.770    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.884 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.884    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.998 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.998    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.112 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    46.112    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.226 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    46.226    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.340 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    46.340    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.497 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.950    47.447    alum/temp_out0[20]
    SLICE_X38Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    48.247 r  alum/D_registers_q_reg[7][19]_i_52/CO[3]
                         net (fo=1, routed)           0.000    48.247    alum/D_registers_q_reg[7][19]_i_52_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.364 r  alum/D_registers_q_reg[7][19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    48.364    alum/D_registers_q_reg[7][19]_i_47_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.481 r  alum/D_registers_q_reg[7][19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    48.481    alum/D_registers_q_reg[7][19]_i_42_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.598 r  alum/D_registers_q_reg[7][19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    48.598    alum/D_registers_q_reg[7][19]_i_37_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.715 r  alum/D_registers_q_reg[7][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    48.715    alum/D_registers_q_reg[7][19]_i_32_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.832 r  alum/D_registers_q_reg[7][19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    48.832    alum/D_registers_q_reg[7][19]_i_27_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.949 r  alum/D_registers_q_reg[7][19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    48.949    alum/D_registers_q_reg[7][19]_i_22_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.066 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.009    49.075    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.232 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.972    50.205    alum/temp_out0[19]
    SLICE_X39Y17         LUT3 (Prop_lut3_I0_O)        0.332    50.537 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    50.537    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.087 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    51.087    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.201 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.201    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.315 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.315    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.429 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.429    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.543 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.543    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.657 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.657    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.771 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.771    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.885 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.009    51.894    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.051 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.948    52.999    alum/temp_out0[18]
    SLICE_X41Y17         LUT3 (Prop_lut3_I0_O)        0.329    53.328 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    53.328    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.878 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.878    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.992 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.992    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.106 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    54.106    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.220 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.220    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.334 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.334    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.448 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.448    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.562 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.562    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.676 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.009    54.685    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.842 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.993    55.835    alum/temp_out0[17]
    SLICE_X37Y17         LUT3 (Prop_lut3_I0_O)        0.329    56.164 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    56.164    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.714 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.714    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.828 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.828    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.942 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.942    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.056 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    57.056    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.170 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.170    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.284 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.284    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.398 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.398    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.512 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.009    57.521    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.678 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.986    58.664    alum/temp_out0[16]
    SLICE_X42Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    59.464 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.464    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.581 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.581    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.698 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.698    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.815 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.815    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.932 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.932    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.049 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.049    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.166 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.166    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.283 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.283    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.440 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.927    61.367    alum/temp_out0[15]
    SLICE_X40Y16         LUT3 (Prop_lut3_I0_O)        0.332    61.699 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.699    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.249 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.249    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.363 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.363    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.477 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.477    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.591 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.591    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.705 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.705    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.819 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.819    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.933 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.933    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.047 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.047    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.204 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.034    64.238    alum/temp_out0[14]
    SLICE_X46Y17         LUT3 (Prop_lut3_I0_O)        0.329    64.567 r  alum/D_registers_q[7][13]_i_58/O
                         net (fo=1, routed)           0.000    64.567    alum/D_registers_q[7][13]_i_58_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    65.100 r  alum/D_registers_q_reg[7][13]_i_50/CO[3]
                         net (fo=1, routed)           0.000    65.100    alum/D_registers_q_reg[7][13]_i_50_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.217 r  alum/D_registers_q_reg[7][13]_i_45/CO[3]
                         net (fo=1, routed)           0.000    65.217    alum/D_registers_q_reg[7][13]_i_45_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.334 r  alum/D_registers_q_reg[7][13]_i_40/CO[3]
                         net (fo=1, routed)           0.000    65.334    alum/D_registers_q_reg[7][13]_i_40_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.451 r  alum/D_registers_q_reg[7][13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    65.451    alum/D_registers_q_reg[7][13]_i_35_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.568 r  alum/D_registers_q_reg[7][13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    65.568    alum/D_registers_q_reg[7][13]_i_30_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.685 r  alum/D_registers_q_reg[7][13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    65.685    alum/D_registers_q_reg[7][13]_i_22_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.802 r  alum/D_registers_q_reg[7][13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    65.802    alum/D_registers_q_reg[7][13]_i_13_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.959 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.815    66.774    alum/temp_out0[13]
    SLICE_X47Y17         LUT3 (Prop_lut3_I0_O)        0.332    67.106 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.106    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.656 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.656    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.770 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.770    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.884 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.884    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.998 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    67.998    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.112 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.112    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.226 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.226    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.340 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.340    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.454 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.009    68.463    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.620 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.138    69.758    alum/temp_out0[12]
    SLICE_X45Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    70.543 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.543    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.657 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.657    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.771 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.771    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.885 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.885    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.999 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    70.999    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.113 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.113    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.227 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.227    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.341 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.009    71.350    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.507 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.900    72.407    alum/temp_out0[11]
    SLICE_X44Y17         LUT3 (Prop_lut3_I0_O)        0.329    72.736 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    72.736    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.286 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.286    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.400 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.400    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.514 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.514    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.628 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.628    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.742 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.742    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.856 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.856    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.970 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.970    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.084 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.009    74.093    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.250 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.121    75.371    alum/temp_out0[10]
    SLICE_X48Y16         LUT3 (Prop_lut3_I0_O)        0.329    75.700 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.700    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.250 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.250    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.364 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.364    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.478 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.478    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.592 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.592    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.706 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.706    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.820 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.820    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.934 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.934    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.048 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.048    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.205 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.000    78.205    alum/temp_out0[9]
    SLICE_X49Y15         LUT3 (Prop_lut3_I0_O)        0.329    78.534 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.534    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.084 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.084    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.198 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.198    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.312 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.312    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.426 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.426    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.540 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.540    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.654 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.654    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.768 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.768    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.882 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.882    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.039 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.133    81.172    alum/temp_out0[8]
    SLICE_X51Y13         LUT3 (Prop_lut3_I0_O)        0.329    81.501 r  alum/D_registers_q[7][3]_i_179/O
                         net (fo=1, routed)           0.000    81.501    alum/D_registers_q[7][3]_i_179_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    81.902 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.902    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.016 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.016    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.130 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.130    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.244 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.244    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.358 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.358    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.472 r  alum/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    82.472    alum/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.586 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    82.586    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.700 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.700    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.857 r  alum/D_registers_q_reg[7][7]_i_16/CO[1]
                         net (fo=36, routed)          1.098    83.954    alum/temp_out0[7]
    SLICE_X52Y11         LUT3 (Prop_lut3_I0_O)        0.329    84.283 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    84.283    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    84.816 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.816    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.933 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.933    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.050 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.050    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.167 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.167    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.284 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.284    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.401 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.401    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.518 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    85.518    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.635 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    85.635    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.792 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          1.021    86.813    alum/temp_out0[6]
    SLICE_X50Y9          LUT3 (Prop_lut3_I0_O)        0.332    87.145 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    87.145    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    87.678 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.678    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.795 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.795    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.912 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.912    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.029 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.029    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.146 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.146    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.263 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.263    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.380 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.380    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.497 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.497    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.654 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.100    89.755    alum/temp_out0[5]
    SLICE_X49Y6          LUT3 (Prop_lut3_I0_O)        0.332    90.087 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    90.087    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X49Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.637 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.637    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.751 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.751    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.865 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.865    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.979 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.979    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.093 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    91.093    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.207 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.207    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.321 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.321    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.435 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.435    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.592 r  alum/D_registers_q_reg[7][4]_i_14/CO[1]
                         net (fo=36, routed)          0.865    92.457    alum/temp_out0[4]
    SLICE_X48Y7          LUT3 (Prop_lut3_I0_O)        0.329    92.786 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.786    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.336 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.336    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.450 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.450    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.564 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.564    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.678 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.678    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.792 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.792    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.906 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.906    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.020 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.020    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.134 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.134    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.291 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.022    95.313    alum/temp_out0[3]
    SLICE_X47Y9          LUT3 (Prop_lut3_I0_O)        0.329    95.642 r  alum/D_registers_q[7][2]_i_53/O
                         net (fo=1, routed)           0.000    95.642    alum/D_registers_q[7][2]_i_53_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    96.174 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    96.174    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.288 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    96.288    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.402 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    96.402    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.516 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    96.516    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.630 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    96.630    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.744 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    96.744    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.858 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    96.858    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.015 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.933    97.948    alum/temp_out0[2]
    SLICE_X45Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    98.733 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    98.733    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.847 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    98.847    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.961 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    98.961    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.075 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    99.075    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.189 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    99.189    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.303 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    99.303    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.417 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    99.417    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.531 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000    99.531    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.688 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.042   100.731    alum/temp_out0[1]
    SLICE_X43Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785   101.516 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   101.516    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.630 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   101.630    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.744 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   101.744    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.858 r  alum/D_registers_q_reg[7][0]_i_46/CO[3]
                         net (fo=1, routed)           0.000   101.858    alum/D_registers_q_reg[7][0]_i_46_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.972 r  alum/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000   101.972    alum/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.086 r  alum/D_registers_q_reg[7][0]_i_34/CO[3]
                         net (fo=1, routed)           0.000   102.086    alum/D_registers_q_reg[7][0]_i_34_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.200 r  alum/D_registers_q_reg[7][0]_i_28/CO[3]
                         net (fo=1, routed)           0.000   102.200    alum/D_registers_q_reg[7][0]_i_28_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.314 r  alum/D_registers_q_reg[7][0]_i_20/CO[3]
                         net (fo=1, routed)           0.000   102.314    alum/D_registers_q_reg[7][0]_i_20_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.471 f  alum/D_registers_q_reg[7][0]_i_13/CO[1]
                         net (fo=1, routed)           0.826   103.297    sm/temp_out0[0]
    SLICE_X42Y9          LUT5 (Prop_lut5_I4_O)        0.329   103.626 r  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.000   103.626    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X42Y9          MUXF7 (Prop_muxf7_I0_O)      0.209   103.835 r  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.596   104.431    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X36Y8          LUT6 (Prop_lut6_I0_O)        0.297   104.728 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          0.856   105.584    sm/D_registers_q[7][31]_i_37_0[0]
    SLICE_X37Y2          LUT6 (Prop_lut6_I0_O)        0.124   105.708 r  sm/D_states_q[0]_i_14/O
                         net (fo=1, routed)           0.403   106.111    sm/D_states_q[0]_i_14_n_0
    SLICE_X37Y2          LUT6 (Prop_lut6_I2_O)        0.124   106.235 r  sm/D_states_q[0]_i_6/O
                         net (fo=1, routed)           0.414   106.650    sm/D_states_q[0]_i_6_n_0
    SLICE_X38Y2          LUT6 (Prop_lut6_I4_O)        0.124   106.774 r  sm/D_states_q[0]_i_1/O
                         net (fo=1, routed)           0.587   107.361    sm/D_states_d__0[0]
    SLICE_X38Y2          FDSE                                         r  sm/D_states_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.446   115.962    sm/clk
    SLICE_X38Y2          FDSE                                         r  sm/D_states_q_reg[0]/C
                         clock pessimism              0.187   116.149    
                         clock uncertainty           -0.035   116.114    
    SLICE_X38Y2          FDSE (Setup_fdse_C_D)       -0.031   116.083    sm/D_states_q_reg[0]
  -------------------------------------------------------------------
                         required time                        116.083    
                         arrival time                        -107.361    
  -------------------------------------------------------------------
                         slack                                  8.722    

Slack (MET) :             8.891ns  (required time - arrival time)
  Source:                 display/D_ddr_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        101.933ns  (logic 60.085ns (58.945%)  route 41.848ns (41.055%))
  Logic Levels:           321  (CARRY4=285 LUT2=1 LUT3=26 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 115.961 - 111.111 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.638     5.222    display/clk
    SLICE_X61Y47         FDRE                                         r  display/D_ddr_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y47         FDRE (Prop_fdre_C_Q)         0.456     5.678 f  display/D_ddr_q_reg/Q
                         net (fo=64, routed)          3.327     9.005    sm/M_display_reading
    SLICE_X45Y3          LUT6 (Prop_lut6_I1_O)        0.124     9.129 r  sm/ram_reg_i_128/O
                         net (fo=1, routed)           0.556     9.685    sm/ram_reg_i_128_n_0
    SLICE_X45Y4          LUT6 (Prop_lut6_I1_O)        0.124     9.809 r  sm/ram_reg_i_104/O
                         net (fo=64, routed)          0.967    10.776    L_reg/M_sm_ra1[0]
    SLICE_X33Y12         LUT6 (Prop_lut6_I4_O)        0.124    10.900 r  L_reg/D_registers_q[7][31]_i_121/O
                         net (fo=2, routed)           0.955    11.855    L_reg/D_registers_q[7][31]_i_121_n_0
    SLICE_X33Y9          LUT3 (Prop_lut3_I2_O)        0.152    12.007 r  L_reg/D_registers_q[7][31]_i_67/O
                         net (fo=52, routed)          0.903    12.910    sm/M_alum_a[31]
    SLICE_X39Y8          LUT2 (Prop_lut2_I1_O)        0.326    13.236 r  sm/D_registers_q[7][31]_i_229/O
                         net (fo=1, routed)           0.000    13.236    alum/S[0]
    SLICE_X39Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.768 r  alum/D_registers_q_reg[7][31]_i_220/CO[3]
                         net (fo=1, routed)           0.000    13.768    alum/D_registers_q_reg[7][31]_i_220_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.882 r  alum/D_registers_q_reg[7][31]_i_215/CO[3]
                         net (fo=1, routed)           0.000    13.882    alum/D_registers_q_reg[7][31]_i_215_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.996 r  alum/D_registers_q_reg[7][31]_i_210/CO[3]
                         net (fo=1, routed)           0.000    13.996    alum/D_registers_q_reg[7][31]_i_210_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.110 r  alum/D_registers_q_reg[7][31]_i_205/CO[3]
                         net (fo=1, routed)           0.000    14.110    alum/D_registers_q_reg[7][31]_i_205_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.224 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    14.224    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.338 r  alum/D_registers_q_reg[7][31]_i_188/CO[3]
                         net (fo=1, routed)           0.000    14.338    alum/D_registers_q_reg[7][31]_i_188_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.452 r  alum/D_registers_q_reg[7][31]_i_171/CO[3]
                         net (fo=1, routed)           0.000    14.452    alum/D_registers_q_reg[7][31]_i_171_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.566 r  alum/D_registers_q_reg[7][31]_i_137/CO[3]
                         net (fo=1, routed)           0.000    14.566    alum/D_registers_q_reg[7][31]_i_137_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.837 r  alum/D_registers_q_reg[7][31]_i_75/CO[0]
                         net (fo=36, routed)          1.034    15.871    alum/temp_out0[31]
    SLICE_X38Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    16.715 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.715    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.832 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.832    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.949 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.949    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.066 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.066    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.183 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.183    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.300 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.300    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.417 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.417    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.534 r  alum/D_registers_q_reg[7][30]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.534    alum/D_registers_q_reg[7][30]_i_15_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.691 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          0.921    18.612    alum/temp_out0[30]
    SLICE_X40Y7          LUT3 (Prop_lut3_I0_O)        0.332    18.944 r  alum/D_registers_q[7][29]_i_62/O
                         net (fo=1, routed)           0.000    18.944    alum/D_registers_q[7][29]_i_62_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.494 r  alum/D_registers_q_reg[7][29]_i_55/CO[3]
                         net (fo=1, routed)           0.000    19.494    alum/D_registers_q_reg[7][29]_i_55_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.608 r  alum/D_registers_q_reg[7][29]_i_50/CO[3]
                         net (fo=1, routed)           0.000    19.608    alum/D_registers_q_reg[7][29]_i_50_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.722 r  alum/D_registers_q_reg[7][29]_i_45/CO[3]
                         net (fo=1, routed)           0.000    19.722    alum/D_registers_q_reg[7][29]_i_45_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.836 r  alum/D_registers_q_reg[7][29]_i_40/CO[3]
                         net (fo=1, routed)           0.000    19.836    alum/D_registers_q_reg[7][29]_i_40_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.950 r  alum/D_registers_q_reg[7][29]_i_35/CO[3]
                         net (fo=1, routed)           0.000    19.950    alum/D_registers_q_reg[7][29]_i_35_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.064 r  alum/D_registers_q_reg[7][29]_i_30/CO[3]
                         net (fo=1, routed)           0.000    20.064    alum/D_registers_q_reg[7][29]_i_30_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.178 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    20.178    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.292 r  alum/D_registers_q_reg[7][29]_i_14/CO[3]
                         net (fo=1, routed)           0.000    20.292    alum/D_registers_q_reg[7][29]_i_14_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.449 r  alum/D_registers_q_reg[7][29]_i_7/CO[1]
                         net (fo=36, routed)          1.074    21.523    alum/temp_out0[29]
    SLICE_X41Y6          LUT3 (Prop_lut3_I0_O)        0.329    21.852 r  alum/D_registers_q[7][28]_i_84/O
                         net (fo=1, routed)           0.000    21.852    alum/D_registers_q[7][28]_i_84_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.402 r  alum/D_registers_q_reg[7][28]_i_77/CO[3]
                         net (fo=1, routed)           0.000    22.402    alum/D_registers_q_reg[7][28]_i_77_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.516 r  alum/D_registers_q_reg[7][28]_i_72/CO[3]
                         net (fo=1, routed)           0.000    22.516    alum/D_registers_q_reg[7][28]_i_72_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.630 r  alum/D_registers_q_reg[7][28]_i_67/CO[3]
                         net (fo=1, routed)           0.000    22.630    alum/D_registers_q_reg[7][28]_i_67_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.744 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.744    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.858 r  alum/D_registers_q_reg[7][28]_i_50/CO[3]
                         net (fo=1, routed)           0.000    22.858    alum/D_registers_q_reg[7][28]_i_50_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.972 r  alum/D_registers_q_reg[7][28]_i_44/CO[3]
                         net (fo=1, routed)           0.000    22.972    alum/D_registers_q_reg[7][28]_i_44_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.086 r  alum/D_registers_q_reg[7][28]_i_36/CO[3]
                         net (fo=1, routed)           0.000    23.086    alum/D_registers_q_reg[7][28]_i_36_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.200 r  alum/D_registers_q_reg[7][28]_i_22/CO[3]
                         net (fo=1, routed)           0.000    23.200    alum/D_registers_q_reg[7][28]_i_22_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.357 r  alum/D_registers_q_reg[7][28]_i_11/CO[1]
                         net (fo=36, routed)          0.962    24.320    alum/temp_out0[28]
    SLICE_X35Y11         LUT3 (Prop_lut3_I0_O)        0.329    24.649 r  alum/D_registers_q[7][27]_i_56/O
                         net (fo=1, routed)           0.000    24.649    alum/D_registers_q[7][27]_i_56_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.199 r  alum/D_registers_q_reg[7][27]_i_49/CO[3]
                         net (fo=1, routed)           0.000    25.199    alum/D_registers_q_reg[7][27]_i_49_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.313 r  alum/D_registers_q_reg[7][27]_i_44/CO[3]
                         net (fo=1, routed)           0.000    25.313    alum/D_registers_q_reg[7][27]_i_44_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.427 r  alum/D_registers_q_reg[7][27]_i_39/CO[3]
                         net (fo=1, routed)           0.000    25.427    alum/D_registers_q_reg[7][27]_i_39_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.541 r  alum/D_registers_q_reg[7][27]_i_34/CO[3]
                         net (fo=1, routed)           0.000    25.541    alum/D_registers_q_reg[7][27]_i_34_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.655 r  alum/D_registers_q_reg[7][27]_i_29/CO[3]
                         net (fo=1, routed)           0.000    25.655    alum/D_registers_q_reg[7][27]_i_29_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.769 r  alum/D_registers_q_reg[7][27]_i_24/CO[3]
                         net (fo=1, routed)           0.000    25.769    alum/D_registers_q_reg[7][27]_i_24_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.883 r  alum/D_registers_q_reg[7][27]_i_19/CO[3]
                         net (fo=1, routed)           0.000    25.883    alum/D_registers_q_reg[7][27]_i_19_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.997 r  alum/D_registers_q_reg[7][27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    25.997    alum/D_registers_q_reg[7][27]_i_15_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.154 r  alum/D_registers_q_reg[7][27]_i_9/CO[1]
                         net (fo=36, routed)          1.051    27.205    alum/temp_out0[27]
    SLICE_X29Y13         LUT3 (Prop_lut3_I0_O)        0.329    27.534 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.534    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.084 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.084    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.198 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.198    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.312 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.312    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.426 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.426    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.540 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.540    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.654 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.654    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.768 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.768    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.882 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.882    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.039 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          0.904    29.943    alum/temp_out0[26]
    SLICE_X30Y17         LUT3 (Prop_lut3_I0_O)        0.329    30.272 r  alum/D_registers_q[7][25]_i_69/O
                         net (fo=1, routed)           0.000    30.272    alum/D_registers_q[7][25]_i_69_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.805 r  alum/D_registers_q_reg[7][25]_i_61/CO[3]
                         net (fo=1, routed)           0.000    30.805    alum/D_registers_q_reg[7][25]_i_61_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.922 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.922    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.039 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    31.039    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.156 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.156    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.273 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.273    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.390 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.390    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.507 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    31.507    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.664 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          1.038    32.702    alum/temp_out0[25]
    SLICE_X32Y16         LUT3 (Prop_lut3_I0_O)        0.332    33.034 r  alum/D_registers_q[7][24]_i_53/O
                         net (fo=1, routed)           0.000    33.034    alum/D_registers_q[7][24]_i_53_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.584 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.584    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.698 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.698    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.812 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.812    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.926 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.926    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.040 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.040    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.154 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.154    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.268 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    34.268    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.382 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    34.382    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.539 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.054    35.593    alum/temp_out0[24]
    SLICE_X33Y15         LUT3 (Prop_lut3_I0_O)        0.329    35.922 r  alum/D_registers_q[7][23]_i_60/O
                         net (fo=1, routed)           0.000    35.922    alum/D_registers_q[7][23]_i_60_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.472 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    36.472    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.586 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    36.586    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.700 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    36.700    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.814 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    36.814    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.928 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    36.928    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.042 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    37.042    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.156 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    37.156    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.270 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.270    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.427 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.068    38.495    alum/temp_out0[23]
    SLICE_X31Y15         LUT3 (Prop_lut3_I0_O)        0.329    38.824 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.824    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.374 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.374    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.488 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.488    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.602 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.602    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.716 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.716    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.830 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.830    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.944 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.944    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.058 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.058    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.172 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.172    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.329 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.196    41.525    alum/temp_out0[22]
    SLICE_X34Y14         LUT3 (Prop_lut3_I0_O)        0.329    41.854 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.854    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.387 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.387    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.504 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.504    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.621 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.621    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.738 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.738    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.855 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.855    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.972 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.972    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.089 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    43.089    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.206 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.206    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.363 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.213    44.576    alum/temp_out0[21]
    SLICE_X36Y13         LUT3 (Prop_lut3_I0_O)        0.332    44.908 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.908    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.458 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.458    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.572 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.572    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.686 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.686    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.800 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.800    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.914 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.914    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.028 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    46.028    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.142 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    46.142    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.256 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    46.256    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.413 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.950    47.364    alum/temp_out0[20]
    SLICE_X38Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    48.164 r  alum/D_registers_q_reg[7][19]_i_52/CO[3]
                         net (fo=1, routed)           0.000    48.164    alum/D_registers_q_reg[7][19]_i_52_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.281 r  alum/D_registers_q_reg[7][19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    48.281    alum/D_registers_q_reg[7][19]_i_47_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.398 r  alum/D_registers_q_reg[7][19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    48.398    alum/D_registers_q_reg[7][19]_i_42_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.515 r  alum/D_registers_q_reg[7][19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    48.515    alum/D_registers_q_reg[7][19]_i_37_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.632 r  alum/D_registers_q_reg[7][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    48.632    alum/D_registers_q_reg[7][19]_i_32_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.749 r  alum/D_registers_q_reg[7][19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    48.749    alum/D_registers_q_reg[7][19]_i_27_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.866 r  alum/D_registers_q_reg[7][19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    48.866    alum/D_registers_q_reg[7][19]_i_22_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.983 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.009    48.992    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.149 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.972    50.121    alum/temp_out0[19]
    SLICE_X39Y17         LUT3 (Prop_lut3_I0_O)        0.332    50.453 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    50.453    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.003 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    51.003    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.117 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.117    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.231 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.231    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.345 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.345    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.459 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.459    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.573 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.573    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.687 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.687    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.801 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.009    51.810    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.967 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.948    52.915    alum/temp_out0[18]
    SLICE_X41Y17         LUT3 (Prop_lut3_I0_O)        0.329    53.244 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    53.244    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.794 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.794    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.908 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.908    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.022 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    54.022    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.136 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.136    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.250 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.250    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.364 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.364    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.478 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.478    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.592 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.009    54.601    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.758 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.993    55.751    alum/temp_out0[17]
    SLICE_X37Y17         LUT3 (Prop_lut3_I0_O)        0.329    56.080 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    56.080    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.630 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.630    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.744 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.744    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.858 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.858    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.972 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.972    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.086 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.086    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.200 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.200    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.314 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.314    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.428 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.009    57.437    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.594 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.986    58.580    alum/temp_out0[16]
    SLICE_X42Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    59.380 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.380    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.497 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.497    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.614 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.614    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.731 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.731    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.848 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.848    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.965 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.965    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.082 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.082    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.199 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.199    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.356 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.927    61.283    alum/temp_out0[15]
    SLICE_X40Y16         LUT3 (Prop_lut3_I0_O)        0.332    61.615 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.615    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.165 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.165    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.279 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.279    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.393 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.393    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.507 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.507    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.621 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.621    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.735 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.735    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.849 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.849    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.963 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.963    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.120 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.034    64.154    alum/temp_out0[14]
    SLICE_X46Y17         LUT3 (Prop_lut3_I0_O)        0.329    64.483 r  alum/D_registers_q[7][13]_i_58/O
                         net (fo=1, routed)           0.000    64.483    alum/D_registers_q[7][13]_i_58_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    65.016 r  alum/D_registers_q_reg[7][13]_i_50/CO[3]
                         net (fo=1, routed)           0.000    65.016    alum/D_registers_q_reg[7][13]_i_50_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.133 r  alum/D_registers_q_reg[7][13]_i_45/CO[3]
                         net (fo=1, routed)           0.000    65.133    alum/D_registers_q_reg[7][13]_i_45_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.250 r  alum/D_registers_q_reg[7][13]_i_40/CO[3]
                         net (fo=1, routed)           0.000    65.250    alum/D_registers_q_reg[7][13]_i_40_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.367 r  alum/D_registers_q_reg[7][13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    65.367    alum/D_registers_q_reg[7][13]_i_35_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.484 r  alum/D_registers_q_reg[7][13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    65.484    alum/D_registers_q_reg[7][13]_i_30_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.601 r  alum/D_registers_q_reg[7][13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    65.601    alum/D_registers_q_reg[7][13]_i_22_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.718 r  alum/D_registers_q_reg[7][13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    65.718    alum/D_registers_q_reg[7][13]_i_13_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.875 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.815    66.690    alum/temp_out0[13]
    SLICE_X47Y17         LUT3 (Prop_lut3_I0_O)        0.332    67.022 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.022    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.572 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.572    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.686 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.686    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.800 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.800    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.914 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    67.914    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.028 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.028    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.142 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.142    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.256 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.256    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.370 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.009    68.379    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.536 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.138    69.674    alum/temp_out0[12]
    SLICE_X45Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    70.459 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.459    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.573 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.573    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.687 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.687    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.801 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.801    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.915 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    70.915    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.029 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.029    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.143 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.143    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.257 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.009    71.266    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.423 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.900    72.323    alum/temp_out0[11]
    SLICE_X44Y17         LUT3 (Prop_lut3_I0_O)        0.329    72.652 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    72.652    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.202 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.202    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.316 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.316    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.430 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.430    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.544 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.544    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.658 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.658    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.772 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.772    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.886 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.886    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.000 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.009    74.009    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.166 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.121    75.287    alum/temp_out0[10]
    SLICE_X48Y16         LUT3 (Prop_lut3_I0_O)        0.329    75.616 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.616    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.166 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.166    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.280 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.280    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.394 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.394    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.508 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.508    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.622 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.622    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.736 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.736    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.850 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.850    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.964 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    76.964    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.121 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.000    78.121    alum/temp_out0[9]
    SLICE_X49Y15         LUT3 (Prop_lut3_I0_O)        0.329    78.450 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.450    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.000 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.000    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.114 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.114    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.228 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.228    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.342 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.342    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.456 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.456    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.570 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.570    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.684 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.684    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.798 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.798    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.955 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.133    81.088    alum/temp_out0[8]
    SLICE_X51Y13         LUT3 (Prop_lut3_I0_O)        0.329    81.417 r  alum/D_registers_q[7][3]_i_179/O
                         net (fo=1, routed)           0.000    81.417    alum/D_registers_q[7][3]_i_179_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    81.818 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.818    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.932 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.932    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.046 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.046    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.160 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.160    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.274 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.274    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.388 r  alum/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    82.388    alum/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.502 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    82.502    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.616 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.616    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.773 r  alum/D_registers_q_reg[7][7]_i_16/CO[1]
                         net (fo=36, routed)          1.098    83.871    alum/temp_out0[7]
    SLICE_X52Y11         LUT3 (Prop_lut3_I0_O)        0.329    84.200 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    84.200    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    84.733 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.733    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.850 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.850    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.967 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    84.967    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.084 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.084    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.201 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.201    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.318 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.318    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.435 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    85.435    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.552 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    85.552    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.709 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          1.021    86.729    alum/temp_out0[6]
    SLICE_X50Y9          LUT3 (Prop_lut3_I0_O)        0.332    87.061 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    87.061    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    87.594 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.594    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.711 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.711    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.828 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.828    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.945 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.945    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.062 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.062    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.179 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.179    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.296 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.296    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.413 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.413    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.570 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.100    89.671    alum/temp_out0[5]
    SLICE_X49Y6          LUT3 (Prop_lut3_I0_O)        0.332    90.003 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    90.003    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X49Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.553 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.553    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.667 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.667    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.781 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.781    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.895 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.895    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.009 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    91.009    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.123 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.123    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.237 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.237    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.351 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.351    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.508 r  alum/D_registers_q_reg[7][4]_i_14/CO[1]
                         net (fo=36, routed)          0.865    92.373    alum/temp_out0[4]
    SLICE_X48Y7          LUT3 (Prop_lut3_I0_O)        0.329    92.702 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.702    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.252 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.252    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.366 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.366    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.480 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.480    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.594 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.594    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.708 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.708    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.822 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.822    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.936 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.936    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.050 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.050    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.207 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.022    95.229    alum/temp_out0[3]
    SLICE_X47Y9          LUT3 (Prop_lut3_I0_O)        0.329    95.558 r  alum/D_registers_q[7][2]_i_53/O
                         net (fo=1, routed)           0.000    95.558    alum/D_registers_q[7][2]_i_53_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    96.090 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    96.090    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.204 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    96.204    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.318 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    96.318    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.432 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    96.432    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.546 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    96.546    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.660 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    96.660    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.774 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    96.774    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.931 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.933    97.865    alum/temp_out0[2]
    SLICE_X45Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    98.650 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    98.650    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.764 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    98.764    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.878 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    98.878    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.992 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    98.992    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.106 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    99.106    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.220 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    99.220    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.334 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    99.334    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.448 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000    99.448    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.605 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.042   100.647    alum/temp_out0[1]
    SLICE_X43Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785   101.432 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   101.432    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.546 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   101.546    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.660 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   101.660    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.774 r  alum/D_registers_q_reg[7][0]_i_46/CO[3]
                         net (fo=1, routed)           0.000   101.774    alum/D_registers_q_reg[7][0]_i_46_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.888 r  alum/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000   101.888    alum/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.002 r  alum/D_registers_q_reg[7][0]_i_34/CO[3]
                         net (fo=1, routed)           0.000   102.002    alum/D_registers_q_reg[7][0]_i_34_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.116 r  alum/D_registers_q_reg[7][0]_i_28/CO[3]
                         net (fo=1, routed)           0.000   102.116    alum/D_registers_q_reg[7][0]_i_28_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.230 r  alum/D_registers_q_reg[7][0]_i_20/CO[3]
                         net (fo=1, routed)           0.000   102.230    alum/D_registers_q_reg[7][0]_i_20_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.387 r  alum/D_registers_q_reg[7][0]_i_13/CO[1]
                         net (fo=1, routed)           0.826   103.213    sm/temp_out0[0]
    SLICE_X42Y9          LUT5 (Prop_lut5_I4_O)        0.329   103.542 f  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.000   103.542    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X42Y9          MUXF7 (Prop_muxf7_I0_O)      0.209   103.751 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.596   104.347    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X36Y8          LUT6 (Prop_lut6_I0_O)        0.297   104.644 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          0.630   105.274    sm/D_registers_q[7][31]_i_37_0[0]
    SLICE_X35Y6          LUT6 (Prop_lut6_I0_O)        0.124   105.398 r  sm/D_states_q[2]_i_12/O
                         net (fo=1, routed)           0.405   105.803    sm/D_states_q[2]_i_12_n_0
    SLICE_X35Y4          LUT5 (Prop_lut5_I3_O)        0.124   105.927 r  sm/D_states_q[2]_i_4/O
                         net (fo=2, routed)           0.726   106.652    sm/D_states_q[2]_i_4_n_0
    SLICE_X35Y1          LUT6 (Prop_lut6_I2_O)        0.124   106.776 r  sm/D_states_q[2]_i_1/O
                         net (fo=1, routed)           0.379   107.155    sm/D_states_d__0[2]
    SLICE_X35Y1          FDRE                                         r  sm/D_states_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.445   115.961    sm/clk
    SLICE_X35Y1          FDRE                                         r  sm/D_states_q_reg[2]/C
                         clock pessimism              0.187   116.148    
                         clock uncertainty           -0.035   116.113    
    SLICE_X35Y1          FDRE (Setup_fdre_C_D)       -0.067   116.046    sm/D_states_q_reg[2]
  -------------------------------------------------------------------
                         required time                        116.046    
                         arrival time                        -107.156    
  -------------------------------------------------------------------
                         slack                                  8.891    

Slack (MET) :             8.951ns  (required time - arrival time)
  Source:                 display/D_ddr_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        101.872ns  (logic 60.085ns (58.981%)  route 41.787ns (41.019%))
  Logic Levels:           321  (CARRY4=285 LUT2=1 LUT3=26 LUT5=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 115.960 - 111.111 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.638     5.222    display/clk
    SLICE_X61Y47         FDRE                                         r  display/D_ddr_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y47         FDRE (Prop_fdre_C_Q)         0.456     5.678 f  display/D_ddr_q_reg/Q
                         net (fo=64, routed)          3.327     9.005    sm/M_display_reading
    SLICE_X45Y3          LUT6 (Prop_lut6_I1_O)        0.124     9.129 r  sm/ram_reg_i_128/O
                         net (fo=1, routed)           0.556     9.685    sm/ram_reg_i_128_n_0
    SLICE_X45Y4          LUT6 (Prop_lut6_I1_O)        0.124     9.809 r  sm/ram_reg_i_104/O
                         net (fo=64, routed)          0.967    10.776    L_reg/M_sm_ra1[0]
    SLICE_X33Y12         LUT6 (Prop_lut6_I4_O)        0.124    10.900 r  L_reg/D_registers_q[7][31]_i_121/O
                         net (fo=2, routed)           0.955    11.855    L_reg/D_registers_q[7][31]_i_121_n_0
    SLICE_X33Y9          LUT3 (Prop_lut3_I2_O)        0.152    12.007 r  L_reg/D_registers_q[7][31]_i_67/O
                         net (fo=52, routed)          0.903    12.910    sm/M_alum_a[31]
    SLICE_X39Y8          LUT2 (Prop_lut2_I1_O)        0.326    13.236 r  sm/D_registers_q[7][31]_i_229/O
                         net (fo=1, routed)           0.000    13.236    alum/S[0]
    SLICE_X39Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.768 r  alum/D_registers_q_reg[7][31]_i_220/CO[3]
                         net (fo=1, routed)           0.000    13.768    alum/D_registers_q_reg[7][31]_i_220_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.882 r  alum/D_registers_q_reg[7][31]_i_215/CO[3]
                         net (fo=1, routed)           0.000    13.882    alum/D_registers_q_reg[7][31]_i_215_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.996 r  alum/D_registers_q_reg[7][31]_i_210/CO[3]
                         net (fo=1, routed)           0.000    13.996    alum/D_registers_q_reg[7][31]_i_210_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.110 r  alum/D_registers_q_reg[7][31]_i_205/CO[3]
                         net (fo=1, routed)           0.000    14.110    alum/D_registers_q_reg[7][31]_i_205_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.224 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    14.224    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.338 r  alum/D_registers_q_reg[7][31]_i_188/CO[3]
                         net (fo=1, routed)           0.000    14.338    alum/D_registers_q_reg[7][31]_i_188_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.452 r  alum/D_registers_q_reg[7][31]_i_171/CO[3]
                         net (fo=1, routed)           0.000    14.452    alum/D_registers_q_reg[7][31]_i_171_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.566 r  alum/D_registers_q_reg[7][31]_i_137/CO[3]
                         net (fo=1, routed)           0.000    14.566    alum/D_registers_q_reg[7][31]_i_137_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.837 r  alum/D_registers_q_reg[7][31]_i_75/CO[0]
                         net (fo=36, routed)          1.034    15.871    alum/temp_out0[31]
    SLICE_X38Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    16.715 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.715    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.832 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.832    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.949 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.949    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.066 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.066    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.183 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.183    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.300 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.300    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.417 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.417    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.534 r  alum/D_registers_q_reg[7][30]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.534    alum/D_registers_q_reg[7][30]_i_15_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.691 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          0.921    18.612    alum/temp_out0[30]
    SLICE_X40Y7          LUT3 (Prop_lut3_I0_O)        0.332    18.944 r  alum/D_registers_q[7][29]_i_62/O
                         net (fo=1, routed)           0.000    18.944    alum/D_registers_q[7][29]_i_62_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.494 r  alum/D_registers_q_reg[7][29]_i_55/CO[3]
                         net (fo=1, routed)           0.000    19.494    alum/D_registers_q_reg[7][29]_i_55_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.608 r  alum/D_registers_q_reg[7][29]_i_50/CO[3]
                         net (fo=1, routed)           0.000    19.608    alum/D_registers_q_reg[7][29]_i_50_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.722 r  alum/D_registers_q_reg[7][29]_i_45/CO[3]
                         net (fo=1, routed)           0.000    19.722    alum/D_registers_q_reg[7][29]_i_45_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.836 r  alum/D_registers_q_reg[7][29]_i_40/CO[3]
                         net (fo=1, routed)           0.000    19.836    alum/D_registers_q_reg[7][29]_i_40_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.950 r  alum/D_registers_q_reg[7][29]_i_35/CO[3]
                         net (fo=1, routed)           0.000    19.950    alum/D_registers_q_reg[7][29]_i_35_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.064 r  alum/D_registers_q_reg[7][29]_i_30/CO[3]
                         net (fo=1, routed)           0.000    20.064    alum/D_registers_q_reg[7][29]_i_30_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.178 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    20.178    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.292 r  alum/D_registers_q_reg[7][29]_i_14/CO[3]
                         net (fo=1, routed)           0.000    20.292    alum/D_registers_q_reg[7][29]_i_14_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.449 r  alum/D_registers_q_reg[7][29]_i_7/CO[1]
                         net (fo=36, routed)          1.074    21.523    alum/temp_out0[29]
    SLICE_X41Y6          LUT3 (Prop_lut3_I0_O)        0.329    21.852 r  alum/D_registers_q[7][28]_i_84/O
                         net (fo=1, routed)           0.000    21.852    alum/D_registers_q[7][28]_i_84_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.402 r  alum/D_registers_q_reg[7][28]_i_77/CO[3]
                         net (fo=1, routed)           0.000    22.402    alum/D_registers_q_reg[7][28]_i_77_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.516 r  alum/D_registers_q_reg[7][28]_i_72/CO[3]
                         net (fo=1, routed)           0.000    22.516    alum/D_registers_q_reg[7][28]_i_72_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.630 r  alum/D_registers_q_reg[7][28]_i_67/CO[3]
                         net (fo=1, routed)           0.000    22.630    alum/D_registers_q_reg[7][28]_i_67_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.744 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.744    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.858 r  alum/D_registers_q_reg[7][28]_i_50/CO[3]
                         net (fo=1, routed)           0.000    22.858    alum/D_registers_q_reg[7][28]_i_50_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.972 r  alum/D_registers_q_reg[7][28]_i_44/CO[3]
                         net (fo=1, routed)           0.000    22.972    alum/D_registers_q_reg[7][28]_i_44_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.086 r  alum/D_registers_q_reg[7][28]_i_36/CO[3]
                         net (fo=1, routed)           0.000    23.086    alum/D_registers_q_reg[7][28]_i_36_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.200 r  alum/D_registers_q_reg[7][28]_i_22/CO[3]
                         net (fo=1, routed)           0.000    23.200    alum/D_registers_q_reg[7][28]_i_22_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.357 r  alum/D_registers_q_reg[7][28]_i_11/CO[1]
                         net (fo=36, routed)          0.962    24.320    alum/temp_out0[28]
    SLICE_X35Y11         LUT3 (Prop_lut3_I0_O)        0.329    24.649 r  alum/D_registers_q[7][27]_i_56/O
                         net (fo=1, routed)           0.000    24.649    alum/D_registers_q[7][27]_i_56_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.199 r  alum/D_registers_q_reg[7][27]_i_49/CO[3]
                         net (fo=1, routed)           0.000    25.199    alum/D_registers_q_reg[7][27]_i_49_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.313 r  alum/D_registers_q_reg[7][27]_i_44/CO[3]
                         net (fo=1, routed)           0.000    25.313    alum/D_registers_q_reg[7][27]_i_44_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.427 r  alum/D_registers_q_reg[7][27]_i_39/CO[3]
                         net (fo=1, routed)           0.000    25.427    alum/D_registers_q_reg[7][27]_i_39_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.541 r  alum/D_registers_q_reg[7][27]_i_34/CO[3]
                         net (fo=1, routed)           0.000    25.541    alum/D_registers_q_reg[7][27]_i_34_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.655 r  alum/D_registers_q_reg[7][27]_i_29/CO[3]
                         net (fo=1, routed)           0.000    25.655    alum/D_registers_q_reg[7][27]_i_29_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.769 r  alum/D_registers_q_reg[7][27]_i_24/CO[3]
                         net (fo=1, routed)           0.000    25.769    alum/D_registers_q_reg[7][27]_i_24_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.883 r  alum/D_registers_q_reg[7][27]_i_19/CO[3]
                         net (fo=1, routed)           0.000    25.883    alum/D_registers_q_reg[7][27]_i_19_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.997 r  alum/D_registers_q_reg[7][27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    25.997    alum/D_registers_q_reg[7][27]_i_15_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.154 r  alum/D_registers_q_reg[7][27]_i_9/CO[1]
                         net (fo=36, routed)          1.051    27.205    alum/temp_out0[27]
    SLICE_X29Y13         LUT3 (Prop_lut3_I0_O)        0.329    27.534 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.534    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.084 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.084    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.198 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.198    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.312 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.312    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.426 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.426    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.540 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.540    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.654 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.654    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.768 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.768    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.882 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.882    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.039 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          0.904    29.943    alum/temp_out0[26]
    SLICE_X30Y17         LUT3 (Prop_lut3_I0_O)        0.329    30.272 r  alum/D_registers_q[7][25]_i_69/O
                         net (fo=1, routed)           0.000    30.272    alum/D_registers_q[7][25]_i_69_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.805 r  alum/D_registers_q_reg[7][25]_i_61/CO[3]
                         net (fo=1, routed)           0.000    30.805    alum/D_registers_q_reg[7][25]_i_61_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.922 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.922    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.039 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    31.039    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.156 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.156    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.273 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.273    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.390 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.390    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.507 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    31.507    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.664 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          1.038    32.702    alum/temp_out0[25]
    SLICE_X32Y16         LUT3 (Prop_lut3_I0_O)        0.332    33.034 r  alum/D_registers_q[7][24]_i_53/O
                         net (fo=1, routed)           0.000    33.034    alum/D_registers_q[7][24]_i_53_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.584 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.584    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.698 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.698    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.812 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.812    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.926 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.926    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.040 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.040    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.154 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.154    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.268 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    34.268    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.382 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    34.382    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.539 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.054    35.593    alum/temp_out0[24]
    SLICE_X33Y15         LUT3 (Prop_lut3_I0_O)        0.329    35.922 r  alum/D_registers_q[7][23]_i_60/O
                         net (fo=1, routed)           0.000    35.922    alum/D_registers_q[7][23]_i_60_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.472 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    36.472    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.586 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    36.586    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.700 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    36.700    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.814 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    36.814    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.928 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    36.928    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.042 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    37.042    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.156 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    37.156    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.270 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.270    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.427 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.068    38.495    alum/temp_out0[23]
    SLICE_X31Y15         LUT3 (Prop_lut3_I0_O)        0.329    38.824 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.824    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.374 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.374    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.488 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.488    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.602 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.602    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.716 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.716    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.830 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.830    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.944 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.944    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.058 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.058    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.172 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.172    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.329 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.196    41.525    alum/temp_out0[22]
    SLICE_X34Y14         LUT3 (Prop_lut3_I0_O)        0.329    41.854 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.854    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.387 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.387    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.504 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.504    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.621 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.621    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.738 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.738    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.855 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.855    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.972 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.972    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.089 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    43.089    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.206 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.206    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.363 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.213    44.576    alum/temp_out0[21]
    SLICE_X36Y13         LUT3 (Prop_lut3_I0_O)        0.332    44.908 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.908    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.458 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.458    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.572 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.572    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.686 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.686    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.800 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.800    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.914 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.914    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.028 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    46.028    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.142 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    46.142    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.256 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    46.256    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.413 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.950    47.364    alum/temp_out0[20]
    SLICE_X38Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    48.164 r  alum/D_registers_q_reg[7][19]_i_52/CO[3]
                         net (fo=1, routed)           0.000    48.164    alum/D_registers_q_reg[7][19]_i_52_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.281 r  alum/D_registers_q_reg[7][19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    48.281    alum/D_registers_q_reg[7][19]_i_47_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.398 r  alum/D_registers_q_reg[7][19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    48.398    alum/D_registers_q_reg[7][19]_i_42_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.515 r  alum/D_registers_q_reg[7][19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    48.515    alum/D_registers_q_reg[7][19]_i_37_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.632 r  alum/D_registers_q_reg[7][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    48.632    alum/D_registers_q_reg[7][19]_i_32_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.749 r  alum/D_registers_q_reg[7][19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    48.749    alum/D_registers_q_reg[7][19]_i_27_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.866 r  alum/D_registers_q_reg[7][19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    48.866    alum/D_registers_q_reg[7][19]_i_22_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.983 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.009    48.992    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.149 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.972    50.121    alum/temp_out0[19]
    SLICE_X39Y17         LUT3 (Prop_lut3_I0_O)        0.332    50.453 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    50.453    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.003 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    51.003    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.117 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.117    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.231 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.231    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.345 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.345    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.459 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.459    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.573 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.573    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.687 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.687    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.801 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.009    51.810    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.967 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.948    52.915    alum/temp_out0[18]
    SLICE_X41Y17         LUT3 (Prop_lut3_I0_O)        0.329    53.244 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    53.244    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.794 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.794    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.908 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.908    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.022 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    54.022    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.136 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.136    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.250 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.250    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.364 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.364    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.478 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.478    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.592 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.009    54.601    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.758 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.993    55.751    alum/temp_out0[17]
    SLICE_X37Y17         LUT3 (Prop_lut3_I0_O)        0.329    56.080 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    56.080    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.630 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.630    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.744 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.744    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.858 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.858    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.972 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.972    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.086 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.086    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.200 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.200    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.314 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.314    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.428 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.009    57.437    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.594 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.986    58.580    alum/temp_out0[16]
    SLICE_X42Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    59.380 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.380    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.497 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.497    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.614 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.614    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.731 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.731    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.848 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.848    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.965 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.965    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.082 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.082    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.199 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.199    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.356 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.927    61.283    alum/temp_out0[15]
    SLICE_X40Y16         LUT3 (Prop_lut3_I0_O)        0.332    61.615 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.615    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.165 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.165    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.279 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.279    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.393 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.393    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.507 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.507    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.621 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.621    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.735 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.735    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.849 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.849    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.963 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.963    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.120 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.034    64.154    alum/temp_out0[14]
    SLICE_X46Y17         LUT3 (Prop_lut3_I0_O)        0.329    64.483 r  alum/D_registers_q[7][13]_i_58/O
                         net (fo=1, routed)           0.000    64.483    alum/D_registers_q[7][13]_i_58_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    65.016 r  alum/D_registers_q_reg[7][13]_i_50/CO[3]
                         net (fo=1, routed)           0.000    65.016    alum/D_registers_q_reg[7][13]_i_50_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.133 r  alum/D_registers_q_reg[7][13]_i_45/CO[3]
                         net (fo=1, routed)           0.000    65.133    alum/D_registers_q_reg[7][13]_i_45_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.250 r  alum/D_registers_q_reg[7][13]_i_40/CO[3]
                         net (fo=1, routed)           0.000    65.250    alum/D_registers_q_reg[7][13]_i_40_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.367 r  alum/D_registers_q_reg[7][13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    65.367    alum/D_registers_q_reg[7][13]_i_35_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.484 r  alum/D_registers_q_reg[7][13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    65.484    alum/D_registers_q_reg[7][13]_i_30_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.601 r  alum/D_registers_q_reg[7][13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    65.601    alum/D_registers_q_reg[7][13]_i_22_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.718 r  alum/D_registers_q_reg[7][13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    65.718    alum/D_registers_q_reg[7][13]_i_13_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.875 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.815    66.690    alum/temp_out0[13]
    SLICE_X47Y17         LUT3 (Prop_lut3_I0_O)        0.332    67.022 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.022    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.572 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.572    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.686 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.686    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.800 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.800    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.914 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    67.914    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.028 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.028    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.142 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.142    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.256 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.256    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.370 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.009    68.379    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.536 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.138    69.674    alum/temp_out0[12]
    SLICE_X45Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    70.459 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.459    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.573 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.573    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.687 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.687    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.801 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.801    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.915 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    70.915    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.029 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.029    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.143 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.143    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.257 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.009    71.266    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.423 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.900    72.323    alum/temp_out0[11]
    SLICE_X44Y17         LUT3 (Prop_lut3_I0_O)        0.329    72.652 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    72.652    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.202 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.202    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.316 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.316    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.430 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.430    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.544 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.544    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.658 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.658    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.772 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.772    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.886 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.886    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.000 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.009    74.009    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.166 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.121    75.287    alum/temp_out0[10]
    SLICE_X48Y16         LUT3 (Prop_lut3_I0_O)        0.329    75.616 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.616    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.166 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.166    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.280 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.280    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.394 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.394    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.508 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.508    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.622 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.622    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.736 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.736    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.850 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.850    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.964 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    76.964    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.121 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.000    78.121    alum/temp_out0[9]
    SLICE_X49Y15         LUT3 (Prop_lut3_I0_O)        0.329    78.450 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.450    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.000 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.000    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.114 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.114    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.228 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.228    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.342 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.342    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.456 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.456    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.570 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.570    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.684 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.684    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.798 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.798    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.955 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.133    81.088    alum/temp_out0[8]
    SLICE_X51Y13         LUT3 (Prop_lut3_I0_O)        0.329    81.417 r  alum/D_registers_q[7][3]_i_179/O
                         net (fo=1, routed)           0.000    81.417    alum/D_registers_q[7][3]_i_179_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    81.818 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.818    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.932 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.932    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.046 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.046    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.160 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.160    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.274 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.274    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.388 r  alum/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    82.388    alum/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.502 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    82.502    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.616 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.616    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.773 r  alum/D_registers_q_reg[7][7]_i_16/CO[1]
                         net (fo=36, routed)          1.098    83.871    alum/temp_out0[7]
    SLICE_X52Y11         LUT3 (Prop_lut3_I0_O)        0.329    84.200 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    84.200    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    84.733 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.733    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.850 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.850    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.967 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    84.967    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.084 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.084    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.201 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.201    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.318 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.318    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.435 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    85.435    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.552 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    85.552    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.709 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          1.021    86.729    alum/temp_out0[6]
    SLICE_X50Y9          LUT3 (Prop_lut3_I0_O)        0.332    87.061 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    87.061    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    87.594 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.594    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.711 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.711    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.828 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.828    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.945 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.945    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.062 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.062    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.179 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.179    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.296 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.296    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.413 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.413    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.570 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.100    89.671    alum/temp_out0[5]
    SLICE_X49Y6          LUT3 (Prop_lut3_I0_O)        0.332    90.003 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    90.003    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X49Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.553 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.553    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.667 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.667    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.781 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.781    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.895 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.895    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.009 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    91.009    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.123 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.123    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.237 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.237    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.351 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.351    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.508 r  alum/D_registers_q_reg[7][4]_i_14/CO[1]
                         net (fo=36, routed)          0.865    92.373    alum/temp_out0[4]
    SLICE_X48Y7          LUT3 (Prop_lut3_I0_O)        0.329    92.702 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.702    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.252 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.252    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.366 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.366    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.480 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.480    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.594 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.594    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.708 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.708    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.822 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.822    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.936 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.936    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.050 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.050    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.207 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.022    95.229    alum/temp_out0[3]
    SLICE_X47Y9          LUT3 (Prop_lut3_I0_O)        0.329    95.558 r  alum/D_registers_q[7][2]_i_53/O
                         net (fo=1, routed)           0.000    95.558    alum/D_registers_q[7][2]_i_53_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    96.090 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    96.090    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.204 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    96.204    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.318 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    96.318    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.432 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    96.432    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.546 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    96.546    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.660 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    96.660    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.774 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    96.774    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.931 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.933    97.865    alum/temp_out0[2]
    SLICE_X45Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    98.650 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    98.650    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.764 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    98.764    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.878 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    98.878    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.992 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    98.992    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.106 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    99.106    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.220 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    99.220    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.334 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    99.334    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.448 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000    99.448    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.605 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.042   100.647    alum/temp_out0[1]
    SLICE_X43Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785   101.432 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   101.432    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.546 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   101.546    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.660 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   101.660    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.774 r  alum/D_registers_q_reg[7][0]_i_46/CO[3]
                         net (fo=1, routed)           0.000   101.774    alum/D_registers_q_reg[7][0]_i_46_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.888 r  alum/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000   101.888    alum/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.002 r  alum/D_registers_q_reg[7][0]_i_34/CO[3]
                         net (fo=1, routed)           0.000   102.002    alum/D_registers_q_reg[7][0]_i_34_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.116 r  alum/D_registers_q_reg[7][0]_i_28/CO[3]
                         net (fo=1, routed)           0.000   102.116    alum/D_registers_q_reg[7][0]_i_28_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.230 r  alum/D_registers_q_reg[7][0]_i_20/CO[3]
                         net (fo=1, routed)           0.000   102.230    alum/D_registers_q_reg[7][0]_i_20_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.387 f  alum/D_registers_q_reg[7][0]_i_13/CO[1]
                         net (fo=1, routed)           0.826   103.213    sm/temp_out0[0]
    SLICE_X42Y9          LUT5 (Prop_lut5_I4_O)        0.329   103.542 r  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.000   103.542    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X42Y9          MUXF7 (Prop_muxf7_I0_O)      0.209   103.751 r  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.596   104.347    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X36Y8          LUT6 (Prop_lut6_I0_O)        0.297   104.644 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          0.697   105.341    sm/D_registers_q[7][31]_i_37_0[0]
    SLICE_X34Y4          LUT6 (Prop_lut6_I2_O)        0.124   105.465 f  sm/D_states_q[3]_i_9/O
                         net (fo=1, routed)           0.598   106.063    sm/D_states_q[3]_i_9_n_0
    SLICE_X34Y4          LUT6 (Prop_lut6_I3_O)        0.124   106.187 r  sm/D_states_q[3]_i_2/O
                         net (fo=1, routed)           0.593   106.780    sm/D_states_q[3]_i_2_n_0
    SLICE_X34Y3          LUT6 (Prop_lut6_I0_O)        0.124   106.904 r  sm/D_states_q[3]_i_1/O
                         net (fo=1, routed)           0.190   107.094    sm/D_states_d__0[3]
    SLICE_X35Y3          FDSE                                         r  sm/D_states_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.444   115.960    sm/clk
    SLICE_X35Y3          FDSE                                         r  sm/D_states_q_reg[3]/C
                         clock pessimism              0.187   116.147    
                         clock uncertainty           -0.035   116.112    
    SLICE_X35Y3          FDSE (Setup_fdse_C_D)       -0.067   116.045    sm/D_states_q_reg[3]
  -------------------------------------------------------------------
                         required time                        116.045    
                         arrival time                        -107.094    
  -------------------------------------------------------------------
                         slack                                  8.951    

Slack (MET) :             9.030ns  (required time - arrival time)
  Source:                 display/D_ddr_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        101.779ns  (logic 60.085ns (59.035%)  route 41.694ns (40.965%))
  Logic Levels:           321  (CARRY4=285 LUT2=1 LUT3=26 LUT5=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 115.960 - 111.111 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.638     5.222    display/clk
    SLICE_X61Y47         FDRE                                         r  display/D_ddr_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y47         FDRE (Prop_fdre_C_Q)         0.456     5.678 f  display/D_ddr_q_reg/Q
                         net (fo=64, routed)          3.327     9.005    sm/M_display_reading
    SLICE_X45Y3          LUT6 (Prop_lut6_I1_O)        0.124     9.129 r  sm/ram_reg_i_128/O
                         net (fo=1, routed)           0.556     9.685    sm/ram_reg_i_128_n_0
    SLICE_X45Y4          LUT6 (Prop_lut6_I1_O)        0.124     9.809 r  sm/ram_reg_i_104/O
                         net (fo=64, routed)          0.967    10.776    L_reg/M_sm_ra1[0]
    SLICE_X33Y12         LUT6 (Prop_lut6_I4_O)        0.124    10.900 r  L_reg/D_registers_q[7][31]_i_121/O
                         net (fo=2, routed)           0.955    11.855    L_reg/D_registers_q[7][31]_i_121_n_0
    SLICE_X33Y9          LUT3 (Prop_lut3_I2_O)        0.152    12.007 r  L_reg/D_registers_q[7][31]_i_67/O
                         net (fo=52, routed)          0.903    12.910    sm/M_alum_a[31]
    SLICE_X39Y8          LUT2 (Prop_lut2_I1_O)        0.326    13.236 r  sm/D_registers_q[7][31]_i_229/O
                         net (fo=1, routed)           0.000    13.236    alum/S[0]
    SLICE_X39Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.768 r  alum/D_registers_q_reg[7][31]_i_220/CO[3]
                         net (fo=1, routed)           0.000    13.768    alum/D_registers_q_reg[7][31]_i_220_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.882 r  alum/D_registers_q_reg[7][31]_i_215/CO[3]
                         net (fo=1, routed)           0.000    13.882    alum/D_registers_q_reg[7][31]_i_215_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.996 r  alum/D_registers_q_reg[7][31]_i_210/CO[3]
                         net (fo=1, routed)           0.000    13.996    alum/D_registers_q_reg[7][31]_i_210_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.110 r  alum/D_registers_q_reg[7][31]_i_205/CO[3]
                         net (fo=1, routed)           0.000    14.110    alum/D_registers_q_reg[7][31]_i_205_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.224 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    14.224    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.338 r  alum/D_registers_q_reg[7][31]_i_188/CO[3]
                         net (fo=1, routed)           0.000    14.338    alum/D_registers_q_reg[7][31]_i_188_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.452 r  alum/D_registers_q_reg[7][31]_i_171/CO[3]
                         net (fo=1, routed)           0.000    14.452    alum/D_registers_q_reg[7][31]_i_171_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.566 r  alum/D_registers_q_reg[7][31]_i_137/CO[3]
                         net (fo=1, routed)           0.000    14.566    alum/D_registers_q_reg[7][31]_i_137_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.837 r  alum/D_registers_q_reg[7][31]_i_75/CO[0]
                         net (fo=36, routed)          1.034    15.871    alum/temp_out0[31]
    SLICE_X38Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    16.715 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.715    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.832 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.832    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.949 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.949    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.066 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.066    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.183 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.183    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.300 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.300    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.417 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.417    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.534 r  alum/D_registers_q_reg[7][30]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.534    alum/D_registers_q_reg[7][30]_i_15_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.691 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          0.921    18.612    alum/temp_out0[30]
    SLICE_X40Y7          LUT3 (Prop_lut3_I0_O)        0.332    18.944 r  alum/D_registers_q[7][29]_i_62/O
                         net (fo=1, routed)           0.000    18.944    alum/D_registers_q[7][29]_i_62_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.494 r  alum/D_registers_q_reg[7][29]_i_55/CO[3]
                         net (fo=1, routed)           0.000    19.494    alum/D_registers_q_reg[7][29]_i_55_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.608 r  alum/D_registers_q_reg[7][29]_i_50/CO[3]
                         net (fo=1, routed)           0.000    19.608    alum/D_registers_q_reg[7][29]_i_50_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.722 r  alum/D_registers_q_reg[7][29]_i_45/CO[3]
                         net (fo=1, routed)           0.000    19.722    alum/D_registers_q_reg[7][29]_i_45_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.836 r  alum/D_registers_q_reg[7][29]_i_40/CO[3]
                         net (fo=1, routed)           0.000    19.836    alum/D_registers_q_reg[7][29]_i_40_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.950 r  alum/D_registers_q_reg[7][29]_i_35/CO[3]
                         net (fo=1, routed)           0.000    19.950    alum/D_registers_q_reg[7][29]_i_35_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.064 r  alum/D_registers_q_reg[7][29]_i_30/CO[3]
                         net (fo=1, routed)           0.000    20.064    alum/D_registers_q_reg[7][29]_i_30_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.178 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    20.178    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.292 r  alum/D_registers_q_reg[7][29]_i_14/CO[3]
                         net (fo=1, routed)           0.000    20.292    alum/D_registers_q_reg[7][29]_i_14_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.449 r  alum/D_registers_q_reg[7][29]_i_7/CO[1]
                         net (fo=36, routed)          1.074    21.523    alum/temp_out0[29]
    SLICE_X41Y6          LUT3 (Prop_lut3_I0_O)        0.329    21.852 r  alum/D_registers_q[7][28]_i_84/O
                         net (fo=1, routed)           0.000    21.852    alum/D_registers_q[7][28]_i_84_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.402 r  alum/D_registers_q_reg[7][28]_i_77/CO[3]
                         net (fo=1, routed)           0.000    22.402    alum/D_registers_q_reg[7][28]_i_77_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.516 r  alum/D_registers_q_reg[7][28]_i_72/CO[3]
                         net (fo=1, routed)           0.000    22.516    alum/D_registers_q_reg[7][28]_i_72_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.630 r  alum/D_registers_q_reg[7][28]_i_67/CO[3]
                         net (fo=1, routed)           0.000    22.630    alum/D_registers_q_reg[7][28]_i_67_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.744 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.744    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.858 r  alum/D_registers_q_reg[7][28]_i_50/CO[3]
                         net (fo=1, routed)           0.000    22.858    alum/D_registers_q_reg[7][28]_i_50_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.972 r  alum/D_registers_q_reg[7][28]_i_44/CO[3]
                         net (fo=1, routed)           0.000    22.972    alum/D_registers_q_reg[7][28]_i_44_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.086 r  alum/D_registers_q_reg[7][28]_i_36/CO[3]
                         net (fo=1, routed)           0.000    23.086    alum/D_registers_q_reg[7][28]_i_36_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.200 r  alum/D_registers_q_reg[7][28]_i_22/CO[3]
                         net (fo=1, routed)           0.000    23.200    alum/D_registers_q_reg[7][28]_i_22_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.357 r  alum/D_registers_q_reg[7][28]_i_11/CO[1]
                         net (fo=36, routed)          0.962    24.320    alum/temp_out0[28]
    SLICE_X35Y11         LUT3 (Prop_lut3_I0_O)        0.329    24.649 r  alum/D_registers_q[7][27]_i_56/O
                         net (fo=1, routed)           0.000    24.649    alum/D_registers_q[7][27]_i_56_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.199 r  alum/D_registers_q_reg[7][27]_i_49/CO[3]
                         net (fo=1, routed)           0.000    25.199    alum/D_registers_q_reg[7][27]_i_49_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.313 r  alum/D_registers_q_reg[7][27]_i_44/CO[3]
                         net (fo=1, routed)           0.000    25.313    alum/D_registers_q_reg[7][27]_i_44_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.427 r  alum/D_registers_q_reg[7][27]_i_39/CO[3]
                         net (fo=1, routed)           0.000    25.427    alum/D_registers_q_reg[7][27]_i_39_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.541 r  alum/D_registers_q_reg[7][27]_i_34/CO[3]
                         net (fo=1, routed)           0.000    25.541    alum/D_registers_q_reg[7][27]_i_34_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.655 r  alum/D_registers_q_reg[7][27]_i_29/CO[3]
                         net (fo=1, routed)           0.000    25.655    alum/D_registers_q_reg[7][27]_i_29_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.769 r  alum/D_registers_q_reg[7][27]_i_24/CO[3]
                         net (fo=1, routed)           0.000    25.769    alum/D_registers_q_reg[7][27]_i_24_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.883 r  alum/D_registers_q_reg[7][27]_i_19/CO[3]
                         net (fo=1, routed)           0.000    25.883    alum/D_registers_q_reg[7][27]_i_19_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.997 r  alum/D_registers_q_reg[7][27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    25.997    alum/D_registers_q_reg[7][27]_i_15_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.154 r  alum/D_registers_q_reg[7][27]_i_9/CO[1]
                         net (fo=36, routed)          1.051    27.205    alum/temp_out0[27]
    SLICE_X29Y13         LUT3 (Prop_lut3_I0_O)        0.329    27.534 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.534    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.084 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.084    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.198 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.198    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.312 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.312    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.426 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.426    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.540 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.540    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.654 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.654    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.768 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.768    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.882 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.882    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.039 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          0.904    29.943    alum/temp_out0[26]
    SLICE_X30Y17         LUT3 (Prop_lut3_I0_O)        0.329    30.272 r  alum/D_registers_q[7][25]_i_69/O
                         net (fo=1, routed)           0.000    30.272    alum/D_registers_q[7][25]_i_69_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.805 r  alum/D_registers_q_reg[7][25]_i_61/CO[3]
                         net (fo=1, routed)           0.000    30.805    alum/D_registers_q_reg[7][25]_i_61_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.922 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.922    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.039 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    31.039    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.156 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.156    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.273 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.273    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.390 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.390    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.507 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    31.507    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.664 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          1.038    32.702    alum/temp_out0[25]
    SLICE_X32Y16         LUT3 (Prop_lut3_I0_O)        0.332    33.034 r  alum/D_registers_q[7][24]_i_53/O
                         net (fo=1, routed)           0.000    33.034    alum/D_registers_q[7][24]_i_53_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.584 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.584    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.698 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.698    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.812 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.812    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.926 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.926    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.040 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.040    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.154 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.154    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.268 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    34.268    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.382 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    34.382    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.539 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.054    35.593    alum/temp_out0[24]
    SLICE_X33Y15         LUT3 (Prop_lut3_I0_O)        0.329    35.922 r  alum/D_registers_q[7][23]_i_60/O
                         net (fo=1, routed)           0.000    35.922    alum/D_registers_q[7][23]_i_60_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.472 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    36.472    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.586 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    36.586    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.700 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    36.700    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.814 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    36.814    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.928 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    36.928    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.042 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    37.042    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.156 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    37.156    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.270 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.270    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.427 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.068    38.495    alum/temp_out0[23]
    SLICE_X31Y15         LUT3 (Prop_lut3_I0_O)        0.329    38.824 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.824    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.374 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.374    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.488 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.488    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.602 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.602    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.716 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.716    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.830 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.830    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.944 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.944    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.058 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.058    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.172 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.172    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.329 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.196    41.525    alum/temp_out0[22]
    SLICE_X34Y14         LUT3 (Prop_lut3_I0_O)        0.329    41.854 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.854    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.387 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.387    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.504 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.504    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.621 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.621    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.738 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.738    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.855 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.855    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.972 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.972    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.089 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    43.089    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.206 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.206    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.363 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.213    44.576    alum/temp_out0[21]
    SLICE_X36Y13         LUT3 (Prop_lut3_I0_O)        0.332    44.908 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.908    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.458 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.458    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.572 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.572    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.686 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.686    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.800 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.800    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.914 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.914    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.028 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    46.028    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.142 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    46.142    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.256 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    46.256    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.413 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.950    47.364    alum/temp_out0[20]
    SLICE_X38Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    48.164 r  alum/D_registers_q_reg[7][19]_i_52/CO[3]
                         net (fo=1, routed)           0.000    48.164    alum/D_registers_q_reg[7][19]_i_52_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.281 r  alum/D_registers_q_reg[7][19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    48.281    alum/D_registers_q_reg[7][19]_i_47_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.398 r  alum/D_registers_q_reg[7][19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    48.398    alum/D_registers_q_reg[7][19]_i_42_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.515 r  alum/D_registers_q_reg[7][19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    48.515    alum/D_registers_q_reg[7][19]_i_37_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.632 r  alum/D_registers_q_reg[7][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    48.632    alum/D_registers_q_reg[7][19]_i_32_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.749 r  alum/D_registers_q_reg[7][19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    48.749    alum/D_registers_q_reg[7][19]_i_27_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.866 r  alum/D_registers_q_reg[7][19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    48.866    alum/D_registers_q_reg[7][19]_i_22_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.983 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.009    48.992    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.149 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.972    50.121    alum/temp_out0[19]
    SLICE_X39Y17         LUT3 (Prop_lut3_I0_O)        0.332    50.453 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    50.453    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.003 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    51.003    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.117 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.117    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.231 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.231    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.345 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.345    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.459 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.459    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.573 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.573    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.687 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.687    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.801 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.009    51.810    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.967 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.948    52.915    alum/temp_out0[18]
    SLICE_X41Y17         LUT3 (Prop_lut3_I0_O)        0.329    53.244 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    53.244    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.794 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.794    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.908 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.908    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.022 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    54.022    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.136 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.136    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.250 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.250    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.364 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.364    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.478 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.478    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.592 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.009    54.601    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.758 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.993    55.751    alum/temp_out0[17]
    SLICE_X37Y17         LUT3 (Prop_lut3_I0_O)        0.329    56.080 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    56.080    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.630 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.630    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.744 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.744    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.858 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.858    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.972 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.972    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.086 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.086    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.200 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.200    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.314 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.314    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.428 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.009    57.437    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.594 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.986    58.580    alum/temp_out0[16]
    SLICE_X42Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    59.380 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.380    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.497 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.497    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.614 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.614    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.731 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.731    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.848 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.848    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.965 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.965    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.082 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.082    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.199 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.199    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.356 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.927    61.283    alum/temp_out0[15]
    SLICE_X40Y16         LUT3 (Prop_lut3_I0_O)        0.332    61.615 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.615    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.165 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.165    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.279 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.279    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.393 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.393    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.507 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.507    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.621 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.621    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.735 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.735    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.849 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.849    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.963 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.963    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.120 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.034    64.154    alum/temp_out0[14]
    SLICE_X46Y17         LUT3 (Prop_lut3_I0_O)        0.329    64.483 r  alum/D_registers_q[7][13]_i_58/O
                         net (fo=1, routed)           0.000    64.483    alum/D_registers_q[7][13]_i_58_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    65.016 r  alum/D_registers_q_reg[7][13]_i_50/CO[3]
                         net (fo=1, routed)           0.000    65.016    alum/D_registers_q_reg[7][13]_i_50_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.133 r  alum/D_registers_q_reg[7][13]_i_45/CO[3]
                         net (fo=1, routed)           0.000    65.133    alum/D_registers_q_reg[7][13]_i_45_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.250 r  alum/D_registers_q_reg[7][13]_i_40/CO[3]
                         net (fo=1, routed)           0.000    65.250    alum/D_registers_q_reg[7][13]_i_40_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.367 r  alum/D_registers_q_reg[7][13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    65.367    alum/D_registers_q_reg[7][13]_i_35_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.484 r  alum/D_registers_q_reg[7][13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    65.484    alum/D_registers_q_reg[7][13]_i_30_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.601 r  alum/D_registers_q_reg[7][13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    65.601    alum/D_registers_q_reg[7][13]_i_22_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.718 r  alum/D_registers_q_reg[7][13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    65.718    alum/D_registers_q_reg[7][13]_i_13_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.875 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.815    66.690    alum/temp_out0[13]
    SLICE_X47Y17         LUT3 (Prop_lut3_I0_O)        0.332    67.022 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.022    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.572 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.572    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.686 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.686    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.800 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.800    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.914 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    67.914    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.028 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.028    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.142 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.142    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.256 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.256    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.370 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.009    68.379    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.536 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.138    69.674    alum/temp_out0[12]
    SLICE_X45Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    70.459 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.459    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.573 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.573    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.687 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.687    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.801 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.801    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.915 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    70.915    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.029 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.029    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.143 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.143    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.257 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.009    71.266    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.423 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.900    72.323    alum/temp_out0[11]
    SLICE_X44Y17         LUT3 (Prop_lut3_I0_O)        0.329    72.652 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    72.652    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.202 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.202    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.316 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.316    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.430 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.430    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.544 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.544    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.658 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.658    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.772 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.772    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.886 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.886    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.000 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.009    74.009    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.166 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.121    75.287    alum/temp_out0[10]
    SLICE_X48Y16         LUT3 (Prop_lut3_I0_O)        0.329    75.616 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.616    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.166 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.166    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.280 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.280    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.394 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.394    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.508 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.508    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.622 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.622    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.736 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.736    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.850 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.850    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.964 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    76.964    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.121 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.000    78.121    alum/temp_out0[9]
    SLICE_X49Y15         LUT3 (Prop_lut3_I0_O)        0.329    78.450 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.450    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.000 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.000    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.114 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.114    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.228 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.228    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.342 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.342    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.456 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.456    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.570 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.570    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.684 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.684    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.798 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.798    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.955 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.133    81.088    alum/temp_out0[8]
    SLICE_X51Y13         LUT3 (Prop_lut3_I0_O)        0.329    81.417 r  alum/D_registers_q[7][3]_i_179/O
                         net (fo=1, routed)           0.000    81.417    alum/D_registers_q[7][3]_i_179_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    81.818 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.818    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.932 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.932    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.046 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.046    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.160 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.160    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.274 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.274    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.388 r  alum/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    82.388    alum/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.502 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    82.502    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.616 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.616    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.773 r  alum/D_registers_q_reg[7][7]_i_16/CO[1]
                         net (fo=36, routed)          1.098    83.871    alum/temp_out0[7]
    SLICE_X52Y11         LUT3 (Prop_lut3_I0_O)        0.329    84.200 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    84.200    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    84.733 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.733    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.850 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.850    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.967 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    84.967    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.084 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.084    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.201 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.201    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.318 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.318    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.435 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    85.435    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.552 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    85.552    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.709 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          1.021    86.729    alum/temp_out0[6]
    SLICE_X50Y9          LUT3 (Prop_lut3_I0_O)        0.332    87.061 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    87.061    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    87.594 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.594    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.711 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.711    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.828 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.828    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.945 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.945    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.062 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.062    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.179 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.179    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.296 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.296    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.413 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.413    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.570 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.100    89.671    alum/temp_out0[5]
    SLICE_X49Y6          LUT3 (Prop_lut3_I0_O)        0.332    90.003 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    90.003    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X49Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.553 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.553    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.667 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.667    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.781 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.781    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.895 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.895    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.009 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    91.009    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.123 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.123    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.237 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.237    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.351 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.351    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.508 r  alum/D_registers_q_reg[7][4]_i_14/CO[1]
                         net (fo=36, routed)          0.865    92.373    alum/temp_out0[4]
    SLICE_X48Y7          LUT3 (Prop_lut3_I0_O)        0.329    92.702 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.702    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.252 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.252    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.366 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.366    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.480 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.480    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.594 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.594    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.708 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.708    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.822 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.822    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.936 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.936    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.050 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.050    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.207 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.022    95.229    alum/temp_out0[3]
    SLICE_X47Y9          LUT3 (Prop_lut3_I0_O)        0.329    95.558 r  alum/D_registers_q[7][2]_i_53/O
                         net (fo=1, routed)           0.000    95.558    alum/D_registers_q[7][2]_i_53_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    96.090 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    96.090    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.204 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    96.204    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.318 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    96.318    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.432 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    96.432    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.546 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    96.546    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.660 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    96.660    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.774 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    96.774    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.931 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.933    97.865    alum/temp_out0[2]
    SLICE_X45Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    98.650 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    98.650    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.764 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    98.764    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.878 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    98.878    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.992 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    98.992    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.106 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    99.106    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.220 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    99.220    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.334 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    99.334    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.448 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000    99.448    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.605 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.042   100.647    alum/temp_out0[1]
    SLICE_X43Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785   101.432 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   101.432    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.546 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   101.546    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.660 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   101.660    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.774 r  alum/D_registers_q_reg[7][0]_i_46/CO[3]
                         net (fo=1, routed)           0.000   101.774    alum/D_registers_q_reg[7][0]_i_46_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.888 r  alum/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000   101.888    alum/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.002 r  alum/D_registers_q_reg[7][0]_i_34/CO[3]
                         net (fo=1, routed)           0.000   102.002    alum/D_registers_q_reg[7][0]_i_34_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.116 r  alum/D_registers_q_reg[7][0]_i_28/CO[3]
                         net (fo=1, routed)           0.000   102.116    alum/D_registers_q_reg[7][0]_i_28_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.230 r  alum/D_registers_q_reg[7][0]_i_20/CO[3]
                         net (fo=1, routed)           0.000   102.230    alum/D_registers_q_reg[7][0]_i_20_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.387 f  alum/D_registers_q_reg[7][0]_i_13/CO[1]
                         net (fo=1, routed)           0.826   103.213    sm/temp_out0[0]
    SLICE_X42Y9          LUT5 (Prop_lut5_I4_O)        0.329   103.542 r  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.000   103.542    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X42Y9          MUXF7 (Prop_muxf7_I0_O)      0.209   103.751 r  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.596   104.347    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X36Y8          LUT6 (Prop_lut6_I0_O)        0.297   104.644 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          0.641   105.285    sm/D_registers_q[7][31]_i_37_0[0]
    SLICE_X34Y6          LUT6 (Prop_lut6_I3_O)        0.124   105.409 r  sm/D_states_q[4]_i_9/O
                         net (fo=1, routed)           0.302   105.711    sm/D_states_q[4]_i_9_n_0
    SLICE_X34Y5          LUT6 (Prop_lut6_I0_O)        0.124   105.835 r  sm/D_states_q[4]_i_3/O
                         net (fo=1, routed)           0.571   106.406    sm/D_states_q[4]_i_3_n_0
    SLICE_X35Y4          LUT6 (Prop_lut6_I1_O)        0.124   106.530 r  sm/D_states_q[4]_i_1/O
                         net (fo=1, routed)           0.471   107.001    sm/D_states_d__0[4]
    SLICE_X35Y3          FDSE                                         r  sm/D_states_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.444   115.960    sm/clk
    SLICE_X35Y3          FDSE                                         r  sm/D_states_q_reg[4]/C
                         clock pessimism              0.187   116.147    
                         clock uncertainty           -0.035   116.112    
    SLICE_X35Y3          FDSE (Setup_fdse_C_D)       -0.081   116.031    sm/D_states_q_reg[4]
  -------------------------------------------------------------------
                         required time                        116.031    
                         arrival time                        -107.001    
  -------------------------------------------------------------------
                         slack                                  9.030    

Slack (MET) :             9.294ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        101.604ns  (logic 60.311ns (59.359%)  route 41.293ns (40.641%))
  Logic Levels:           321  (CARRY4=285 LUT2=1 LUT3=26 LUT5=3 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 115.961 - 111.111 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.564     5.148    sm/clk
    SLICE_X35Y3          FDSE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y3          FDSE (Prop_fdse_C_Q)         0.456     5.604 r  sm/D_states_q_reg[3]/Q
                         net (fo=213, routed)         2.448     8.052    sm/D_states_q[3]
    SLICE_X42Y1          LUT5 (Prop_lut5_I3_O)        0.146     8.198 f  sm/ram_reg_i_160/O
                         net (fo=1, routed)           0.800     8.998    sm/ram_reg_i_160_n_0
    SLICE_X42Y2          LUT6 (Prop_lut6_I3_O)        0.328     9.326 r  sm/ram_reg_i_131/O
                         net (fo=1, routed)           0.443     9.769    sm/ram_reg_i_131_n_0
    SLICE_X45Y4          LUT6 (Prop_lut6_I5_O)        0.124     9.893 r  sm/ram_reg_i_104/O
                         net (fo=64, routed)          0.967    10.860    L_reg/M_sm_ra1[0]
    SLICE_X33Y12         LUT6 (Prop_lut6_I4_O)        0.124    10.984 r  L_reg/D_registers_q[7][31]_i_121/O
                         net (fo=2, routed)           0.955    11.939    L_reg/D_registers_q[7][31]_i_121_n_0
    SLICE_X33Y9          LUT3 (Prop_lut3_I2_O)        0.152    12.091 r  L_reg/D_registers_q[7][31]_i_67/O
                         net (fo=52, routed)          0.903    12.994    sm/M_alum_a[31]
    SLICE_X39Y8          LUT2 (Prop_lut2_I1_O)        0.326    13.320 r  sm/D_registers_q[7][31]_i_229/O
                         net (fo=1, routed)           0.000    13.320    alum/S[0]
    SLICE_X39Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.852 r  alum/D_registers_q_reg[7][31]_i_220/CO[3]
                         net (fo=1, routed)           0.000    13.852    alum/D_registers_q_reg[7][31]_i_220_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.966 r  alum/D_registers_q_reg[7][31]_i_215/CO[3]
                         net (fo=1, routed)           0.000    13.966    alum/D_registers_q_reg[7][31]_i_215_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.080 r  alum/D_registers_q_reg[7][31]_i_210/CO[3]
                         net (fo=1, routed)           0.000    14.080    alum/D_registers_q_reg[7][31]_i_210_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.194 r  alum/D_registers_q_reg[7][31]_i_205/CO[3]
                         net (fo=1, routed)           0.000    14.194    alum/D_registers_q_reg[7][31]_i_205_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.308 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    14.308    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.422 r  alum/D_registers_q_reg[7][31]_i_188/CO[3]
                         net (fo=1, routed)           0.000    14.422    alum/D_registers_q_reg[7][31]_i_188_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.536 r  alum/D_registers_q_reg[7][31]_i_171/CO[3]
                         net (fo=1, routed)           0.000    14.536    alum/D_registers_q_reg[7][31]_i_171_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.650 r  alum/D_registers_q_reg[7][31]_i_137/CO[3]
                         net (fo=1, routed)           0.000    14.650    alum/D_registers_q_reg[7][31]_i_137_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.921 r  alum/D_registers_q_reg[7][31]_i_75/CO[0]
                         net (fo=36, routed)          1.034    15.955    alum/temp_out0[31]
    SLICE_X38Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    16.799 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.799    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.916 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.916    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.033 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    17.033    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.150 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.150    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.267 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.267    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.384 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.384    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.501 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.501    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.618 r  alum/D_registers_q_reg[7][30]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.618    alum/D_registers_q_reg[7][30]_i_15_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.775 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          0.921    18.696    alum/temp_out0[30]
    SLICE_X40Y7          LUT3 (Prop_lut3_I0_O)        0.332    19.028 r  alum/D_registers_q[7][29]_i_62/O
                         net (fo=1, routed)           0.000    19.028    alum/D_registers_q[7][29]_i_62_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.578 r  alum/D_registers_q_reg[7][29]_i_55/CO[3]
                         net (fo=1, routed)           0.000    19.578    alum/D_registers_q_reg[7][29]_i_55_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.692 r  alum/D_registers_q_reg[7][29]_i_50/CO[3]
                         net (fo=1, routed)           0.000    19.692    alum/D_registers_q_reg[7][29]_i_50_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.806 r  alum/D_registers_q_reg[7][29]_i_45/CO[3]
                         net (fo=1, routed)           0.000    19.806    alum/D_registers_q_reg[7][29]_i_45_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.920 r  alum/D_registers_q_reg[7][29]_i_40/CO[3]
                         net (fo=1, routed)           0.000    19.920    alum/D_registers_q_reg[7][29]_i_40_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.034 r  alum/D_registers_q_reg[7][29]_i_35/CO[3]
                         net (fo=1, routed)           0.000    20.034    alum/D_registers_q_reg[7][29]_i_35_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.148 r  alum/D_registers_q_reg[7][29]_i_30/CO[3]
                         net (fo=1, routed)           0.000    20.148    alum/D_registers_q_reg[7][29]_i_30_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.262 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    20.262    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.376 r  alum/D_registers_q_reg[7][29]_i_14/CO[3]
                         net (fo=1, routed)           0.000    20.376    alum/D_registers_q_reg[7][29]_i_14_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.533 r  alum/D_registers_q_reg[7][29]_i_7/CO[1]
                         net (fo=36, routed)          1.074    21.607    alum/temp_out0[29]
    SLICE_X41Y6          LUT3 (Prop_lut3_I0_O)        0.329    21.936 r  alum/D_registers_q[7][28]_i_84/O
                         net (fo=1, routed)           0.000    21.936    alum/D_registers_q[7][28]_i_84_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.486 r  alum/D_registers_q_reg[7][28]_i_77/CO[3]
                         net (fo=1, routed)           0.000    22.486    alum/D_registers_q_reg[7][28]_i_77_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.600 r  alum/D_registers_q_reg[7][28]_i_72/CO[3]
                         net (fo=1, routed)           0.000    22.600    alum/D_registers_q_reg[7][28]_i_72_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.714 r  alum/D_registers_q_reg[7][28]_i_67/CO[3]
                         net (fo=1, routed)           0.000    22.714    alum/D_registers_q_reg[7][28]_i_67_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.828 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.828    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.942 r  alum/D_registers_q_reg[7][28]_i_50/CO[3]
                         net (fo=1, routed)           0.000    22.942    alum/D_registers_q_reg[7][28]_i_50_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.056 r  alum/D_registers_q_reg[7][28]_i_44/CO[3]
                         net (fo=1, routed)           0.000    23.056    alum/D_registers_q_reg[7][28]_i_44_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.170 r  alum/D_registers_q_reg[7][28]_i_36/CO[3]
                         net (fo=1, routed)           0.000    23.170    alum/D_registers_q_reg[7][28]_i_36_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.284 r  alum/D_registers_q_reg[7][28]_i_22/CO[3]
                         net (fo=1, routed)           0.000    23.284    alum/D_registers_q_reg[7][28]_i_22_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.441 r  alum/D_registers_q_reg[7][28]_i_11/CO[1]
                         net (fo=36, routed)          0.962    24.404    alum/temp_out0[28]
    SLICE_X35Y11         LUT3 (Prop_lut3_I0_O)        0.329    24.733 r  alum/D_registers_q[7][27]_i_56/O
                         net (fo=1, routed)           0.000    24.733    alum/D_registers_q[7][27]_i_56_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.283 r  alum/D_registers_q_reg[7][27]_i_49/CO[3]
                         net (fo=1, routed)           0.000    25.283    alum/D_registers_q_reg[7][27]_i_49_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.397 r  alum/D_registers_q_reg[7][27]_i_44/CO[3]
                         net (fo=1, routed)           0.000    25.397    alum/D_registers_q_reg[7][27]_i_44_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.511 r  alum/D_registers_q_reg[7][27]_i_39/CO[3]
                         net (fo=1, routed)           0.000    25.511    alum/D_registers_q_reg[7][27]_i_39_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.625 r  alum/D_registers_q_reg[7][27]_i_34/CO[3]
                         net (fo=1, routed)           0.000    25.625    alum/D_registers_q_reg[7][27]_i_34_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.739 r  alum/D_registers_q_reg[7][27]_i_29/CO[3]
                         net (fo=1, routed)           0.000    25.739    alum/D_registers_q_reg[7][27]_i_29_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.853 r  alum/D_registers_q_reg[7][27]_i_24/CO[3]
                         net (fo=1, routed)           0.000    25.853    alum/D_registers_q_reg[7][27]_i_24_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.967 r  alum/D_registers_q_reg[7][27]_i_19/CO[3]
                         net (fo=1, routed)           0.000    25.967    alum/D_registers_q_reg[7][27]_i_19_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.081 r  alum/D_registers_q_reg[7][27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    26.081    alum/D_registers_q_reg[7][27]_i_15_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.238 r  alum/D_registers_q_reg[7][27]_i_9/CO[1]
                         net (fo=36, routed)          1.051    27.289    alum/temp_out0[27]
    SLICE_X29Y13         LUT3 (Prop_lut3_I0_O)        0.329    27.618 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.618    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.168 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.168    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.282 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.282    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.396 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.396    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.510 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.510    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.624 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.624    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.738 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.738    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.852 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.852    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.966 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.966    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.123 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          0.904    30.027    alum/temp_out0[26]
    SLICE_X30Y17         LUT3 (Prop_lut3_I0_O)        0.329    30.356 r  alum/D_registers_q[7][25]_i_69/O
                         net (fo=1, routed)           0.000    30.356    alum/D_registers_q[7][25]_i_69_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.889 r  alum/D_registers_q_reg[7][25]_i_61/CO[3]
                         net (fo=1, routed)           0.000    30.889    alum/D_registers_q_reg[7][25]_i_61_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.006 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    31.006    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.123 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    31.123    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.240 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.240    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.357 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.357    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.474 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.474    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.591 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    31.591    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.748 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          1.038    32.786    alum/temp_out0[25]
    SLICE_X32Y16         LUT3 (Prop_lut3_I0_O)        0.332    33.118 r  alum/D_registers_q[7][24]_i_53/O
                         net (fo=1, routed)           0.000    33.118    alum/D_registers_q[7][24]_i_53_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.668 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.668    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.782 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.782    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.896 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.896    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.010 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.010    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.124 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.124    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.238 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.238    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.352 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    34.352    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.466 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    34.466    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.623 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.054    35.677    alum/temp_out0[24]
    SLICE_X33Y15         LUT3 (Prop_lut3_I0_O)        0.329    36.006 r  alum/D_registers_q[7][23]_i_60/O
                         net (fo=1, routed)           0.000    36.006    alum/D_registers_q[7][23]_i_60_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.556 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    36.556    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.670 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    36.670    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.784 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    36.784    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.898 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    36.898    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.012 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.012    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.126 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    37.126    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.240 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    37.240    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.354 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.354    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.511 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.068    38.579    alum/temp_out0[23]
    SLICE_X31Y15         LUT3 (Prop_lut3_I0_O)        0.329    38.908 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.908    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.458 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.458    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.572 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.572    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.686 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.686    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.800 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.800    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.914 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.914    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.028 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.028    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.142 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.142    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.256 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.256    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.413 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.196    41.609    alum/temp_out0[22]
    SLICE_X34Y14         LUT3 (Prop_lut3_I0_O)        0.329    41.938 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.938    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.471 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.471    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.588 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.588    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.705 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.705    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.822 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.822    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.939 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.939    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.056 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    43.056    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.173 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    43.173    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.290 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.290    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.447 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.213    44.660    alum/temp_out0[21]
    SLICE_X36Y13         LUT3 (Prop_lut3_I0_O)        0.332    44.992 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.992    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.542 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.542    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.656 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.656    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.770 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.770    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.884 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.884    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.998 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.998    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.112 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    46.112    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.226 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    46.226    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.340 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    46.340    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.497 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.950    47.447    alum/temp_out0[20]
    SLICE_X38Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    48.247 r  alum/D_registers_q_reg[7][19]_i_52/CO[3]
                         net (fo=1, routed)           0.000    48.247    alum/D_registers_q_reg[7][19]_i_52_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.364 r  alum/D_registers_q_reg[7][19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    48.364    alum/D_registers_q_reg[7][19]_i_47_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.481 r  alum/D_registers_q_reg[7][19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    48.481    alum/D_registers_q_reg[7][19]_i_42_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.598 r  alum/D_registers_q_reg[7][19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    48.598    alum/D_registers_q_reg[7][19]_i_37_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.715 r  alum/D_registers_q_reg[7][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    48.715    alum/D_registers_q_reg[7][19]_i_32_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.832 r  alum/D_registers_q_reg[7][19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    48.832    alum/D_registers_q_reg[7][19]_i_27_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.949 r  alum/D_registers_q_reg[7][19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    48.949    alum/D_registers_q_reg[7][19]_i_22_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.066 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.009    49.075    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.232 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.972    50.205    alum/temp_out0[19]
    SLICE_X39Y17         LUT3 (Prop_lut3_I0_O)        0.332    50.537 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    50.537    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.087 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    51.087    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.201 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.201    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.315 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.315    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.429 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.429    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.543 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.543    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.657 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.657    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.771 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.771    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.885 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.009    51.894    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.051 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.948    52.999    alum/temp_out0[18]
    SLICE_X41Y17         LUT3 (Prop_lut3_I0_O)        0.329    53.328 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    53.328    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.878 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.878    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.992 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.992    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.106 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    54.106    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.220 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.220    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.334 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.334    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.448 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.448    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.562 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.562    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.676 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.009    54.685    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.842 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.993    55.835    alum/temp_out0[17]
    SLICE_X37Y17         LUT3 (Prop_lut3_I0_O)        0.329    56.164 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    56.164    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.714 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.714    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.828 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.828    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.942 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.942    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.056 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    57.056    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.170 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.170    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.284 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.284    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.398 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.398    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.512 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.009    57.521    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.678 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.986    58.664    alum/temp_out0[16]
    SLICE_X42Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    59.464 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.464    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.581 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.581    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.698 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.698    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.815 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.815    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.932 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.932    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.049 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.049    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.166 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.166    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.283 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.283    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.440 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.927    61.367    alum/temp_out0[15]
    SLICE_X40Y16         LUT3 (Prop_lut3_I0_O)        0.332    61.699 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.699    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.249 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.249    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.363 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.363    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.477 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.477    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.591 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.591    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.705 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.705    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.819 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.819    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.933 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.933    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.047 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.047    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.204 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.034    64.238    alum/temp_out0[14]
    SLICE_X46Y17         LUT3 (Prop_lut3_I0_O)        0.329    64.567 r  alum/D_registers_q[7][13]_i_58/O
                         net (fo=1, routed)           0.000    64.567    alum/D_registers_q[7][13]_i_58_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    65.100 r  alum/D_registers_q_reg[7][13]_i_50/CO[3]
                         net (fo=1, routed)           0.000    65.100    alum/D_registers_q_reg[7][13]_i_50_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.217 r  alum/D_registers_q_reg[7][13]_i_45/CO[3]
                         net (fo=1, routed)           0.000    65.217    alum/D_registers_q_reg[7][13]_i_45_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.334 r  alum/D_registers_q_reg[7][13]_i_40/CO[3]
                         net (fo=1, routed)           0.000    65.334    alum/D_registers_q_reg[7][13]_i_40_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.451 r  alum/D_registers_q_reg[7][13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    65.451    alum/D_registers_q_reg[7][13]_i_35_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.568 r  alum/D_registers_q_reg[7][13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    65.568    alum/D_registers_q_reg[7][13]_i_30_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.685 r  alum/D_registers_q_reg[7][13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    65.685    alum/D_registers_q_reg[7][13]_i_22_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.802 r  alum/D_registers_q_reg[7][13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    65.802    alum/D_registers_q_reg[7][13]_i_13_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.959 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.815    66.774    alum/temp_out0[13]
    SLICE_X47Y17         LUT3 (Prop_lut3_I0_O)        0.332    67.106 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.106    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.656 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.656    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.770 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.770    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.884 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.884    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.998 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    67.998    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.112 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.112    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.226 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.226    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.340 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.340    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.454 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.009    68.463    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.620 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.138    69.758    alum/temp_out0[12]
    SLICE_X45Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    70.543 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.543    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.657 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.657    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.771 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.771    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.885 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.885    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.999 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    70.999    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.113 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.113    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.227 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.227    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.341 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.009    71.350    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.507 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.900    72.407    alum/temp_out0[11]
    SLICE_X44Y17         LUT3 (Prop_lut3_I0_O)        0.329    72.736 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    72.736    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.286 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.286    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.400 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.400    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.514 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.514    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.628 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.628    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.742 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.742    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.856 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.856    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.970 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.970    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.084 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.009    74.093    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.250 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.121    75.371    alum/temp_out0[10]
    SLICE_X48Y16         LUT3 (Prop_lut3_I0_O)        0.329    75.700 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.700    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.250 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.250    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.364 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.364    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.478 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.478    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.592 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.592    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.706 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.706    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.820 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.820    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.934 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.934    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.048 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.048    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.205 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.000    78.205    alum/temp_out0[9]
    SLICE_X49Y15         LUT3 (Prop_lut3_I0_O)        0.329    78.534 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.534    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.084 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.084    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.198 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.198    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.312 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.312    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.426 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.426    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.540 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.540    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.654 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.654    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.768 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.768    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.882 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.882    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.039 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.133    81.172    alum/temp_out0[8]
    SLICE_X51Y13         LUT3 (Prop_lut3_I0_O)        0.329    81.501 r  alum/D_registers_q[7][3]_i_179/O
                         net (fo=1, routed)           0.000    81.501    alum/D_registers_q[7][3]_i_179_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    81.902 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.902    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.016 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.016    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.130 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.130    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.244 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.244    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.358 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.358    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.472 r  alum/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    82.472    alum/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.586 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    82.586    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.700 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.700    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.857 r  alum/D_registers_q_reg[7][7]_i_16/CO[1]
                         net (fo=36, routed)          1.098    83.954    alum/temp_out0[7]
    SLICE_X52Y11         LUT3 (Prop_lut3_I0_O)        0.329    84.283 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    84.283    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    84.816 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.816    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.933 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.933    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.050 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.050    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.167 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.167    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.284 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.284    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.401 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.401    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.518 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    85.518    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.635 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    85.635    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.792 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          1.021    86.813    alum/temp_out0[6]
    SLICE_X50Y9          LUT3 (Prop_lut3_I0_O)        0.332    87.145 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    87.145    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    87.678 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.678    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.795 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.795    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.912 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.912    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.029 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.029    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.146 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.146    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.263 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.263    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.380 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.380    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.497 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.497    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.654 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.100    89.755    alum/temp_out0[5]
    SLICE_X49Y6          LUT3 (Prop_lut3_I0_O)        0.332    90.087 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    90.087    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X49Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.637 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.637    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.751 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.751    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.865 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.865    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.979 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.979    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.093 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    91.093    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.207 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.207    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.321 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.321    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.435 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.435    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.592 r  alum/D_registers_q_reg[7][4]_i_14/CO[1]
                         net (fo=36, routed)          0.865    92.457    alum/temp_out0[4]
    SLICE_X48Y7          LUT3 (Prop_lut3_I0_O)        0.329    92.786 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.786    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.336 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.336    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.450 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.450    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.564 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.564    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.678 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.678    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.792 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.792    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.906 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.906    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.020 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.020    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.134 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.134    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.291 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.022    95.313    alum/temp_out0[3]
    SLICE_X47Y9          LUT3 (Prop_lut3_I0_O)        0.329    95.642 r  alum/D_registers_q[7][2]_i_53/O
                         net (fo=1, routed)           0.000    95.642    alum/D_registers_q[7][2]_i_53_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    96.174 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    96.174    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.288 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    96.288    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.402 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    96.402    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.516 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    96.516    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.630 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    96.630    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.744 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    96.744    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.858 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    96.858    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.015 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.933    97.948    alum/temp_out0[2]
    SLICE_X45Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    98.733 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    98.733    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.847 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    98.847    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.961 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    98.961    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.075 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    99.075    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.189 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    99.189    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.303 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    99.303    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.417 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    99.417    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.531 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000    99.531    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.688 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.042   100.731    alum/temp_out0[1]
    SLICE_X43Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785   101.516 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   101.516    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.630 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   101.630    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.744 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   101.744    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.858 r  alum/D_registers_q_reg[7][0]_i_46/CO[3]
                         net (fo=1, routed)           0.000   101.858    alum/D_registers_q_reg[7][0]_i_46_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.972 r  alum/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000   101.972    alum/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.086 r  alum/D_registers_q_reg[7][0]_i_34/CO[3]
                         net (fo=1, routed)           0.000   102.086    alum/D_registers_q_reg[7][0]_i_34_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.200 r  alum/D_registers_q_reg[7][0]_i_28/CO[3]
                         net (fo=1, routed)           0.000   102.200    alum/D_registers_q_reg[7][0]_i_28_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.314 r  alum/D_registers_q_reg[7][0]_i_20/CO[3]
                         net (fo=1, routed)           0.000   102.314    alum/D_registers_q_reg[7][0]_i_20_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.471 r  alum/D_registers_q_reg[7][0]_i_13/CO[1]
                         net (fo=1, routed)           0.826   103.297    sm/temp_out0[0]
    SLICE_X42Y9          LUT5 (Prop_lut5_I4_O)        0.329   103.626 f  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.000   103.626    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X42Y9          MUXF7 (Prop_muxf7_I0_O)      0.209   103.835 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.596   104.431    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X36Y8          LUT6 (Prop_lut6_I0_O)        0.297   104.728 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          0.729   105.457    sm/D_registers_q[7][31]_i_37_0[0]
    SLICE_X36Y1          LUT5 (Prop_lut5_I4_O)        0.124   105.581 f  sm/D_states_q[7]_i_10/O
                         net (fo=2, routed)           0.557   106.138    sm/D_states_q[7]_i_10_n_0
    SLICE_X37Y3          LUT6 (Prop_lut6_I5_O)        0.124   106.262 r  sm/D_states_q[6]_i_1/O
                         net (fo=1, routed)           0.490   106.752    sm/D_states_d__0[6]
    SLICE_X37Y3          FDRE                                         r  sm/D_states_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.445   115.961    sm/clk
    SLICE_X37Y3          FDRE                                         r  sm/D_states_q_reg[6]/C
                         clock pessimism              0.187   116.148    
                         clock uncertainty           -0.035   116.113    
    SLICE_X37Y3          FDRE (Setup_fdre_C_D)       -0.067   116.046    sm/D_states_q_reg[6]
  -------------------------------------------------------------------
                         required time                        116.046    
                         arrival time                        -106.752    
  -------------------------------------------------------------------
                         slack                                  9.294    

Slack (MET) :             9.360ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            L_reg/D_registers_q_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        101.546ns  (logic 60.187ns (59.271%)  route 41.359ns (40.729%))
  Logic Levels:           320  (CARRY4=285 LUT2=1 LUT3=26 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 115.969 - 111.111 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.564     5.148    sm/clk
    SLICE_X35Y3          FDSE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y3          FDSE (Prop_fdse_C_Q)         0.456     5.604 r  sm/D_states_q_reg[3]/Q
                         net (fo=213, routed)         2.448     8.052    sm/D_states_q[3]
    SLICE_X42Y1          LUT5 (Prop_lut5_I3_O)        0.146     8.198 f  sm/ram_reg_i_160/O
                         net (fo=1, routed)           0.800     8.998    sm/ram_reg_i_160_n_0
    SLICE_X42Y2          LUT6 (Prop_lut6_I3_O)        0.328     9.326 r  sm/ram_reg_i_131/O
                         net (fo=1, routed)           0.443     9.769    sm/ram_reg_i_131_n_0
    SLICE_X45Y4          LUT6 (Prop_lut6_I5_O)        0.124     9.893 r  sm/ram_reg_i_104/O
                         net (fo=64, routed)          0.967    10.860    L_reg/M_sm_ra1[0]
    SLICE_X33Y12         LUT6 (Prop_lut6_I4_O)        0.124    10.984 r  L_reg/D_registers_q[7][31]_i_121/O
                         net (fo=2, routed)           0.955    11.939    L_reg/D_registers_q[7][31]_i_121_n_0
    SLICE_X33Y9          LUT3 (Prop_lut3_I2_O)        0.152    12.091 r  L_reg/D_registers_q[7][31]_i_67/O
                         net (fo=52, routed)          0.903    12.994    sm/M_alum_a[31]
    SLICE_X39Y8          LUT2 (Prop_lut2_I1_O)        0.326    13.320 r  sm/D_registers_q[7][31]_i_229/O
                         net (fo=1, routed)           0.000    13.320    alum/S[0]
    SLICE_X39Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.852 r  alum/D_registers_q_reg[7][31]_i_220/CO[3]
                         net (fo=1, routed)           0.000    13.852    alum/D_registers_q_reg[7][31]_i_220_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.966 r  alum/D_registers_q_reg[7][31]_i_215/CO[3]
                         net (fo=1, routed)           0.000    13.966    alum/D_registers_q_reg[7][31]_i_215_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.080 r  alum/D_registers_q_reg[7][31]_i_210/CO[3]
                         net (fo=1, routed)           0.000    14.080    alum/D_registers_q_reg[7][31]_i_210_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.194 r  alum/D_registers_q_reg[7][31]_i_205/CO[3]
                         net (fo=1, routed)           0.000    14.194    alum/D_registers_q_reg[7][31]_i_205_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.308 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    14.308    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.422 r  alum/D_registers_q_reg[7][31]_i_188/CO[3]
                         net (fo=1, routed)           0.000    14.422    alum/D_registers_q_reg[7][31]_i_188_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.536 r  alum/D_registers_q_reg[7][31]_i_171/CO[3]
                         net (fo=1, routed)           0.000    14.536    alum/D_registers_q_reg[7][31]_i_171_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.650 r  alum/D_registers_q_reg[7][31]_i_137/CO[3]
                         net (fo=1, routed)           0.000    14.650    alum/D_registers_q_reg[7][31]_i_137_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.921 r  alum/D_registers_q_reg[7][31]_i_75/CO[0]
                         net (fo=36, routed)          1.034    15.955    alum/temp_out0[31]
    SLICE_X38Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    16.799 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.799    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.916 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.916    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.033 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    17.033    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.150 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.150    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.267 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.267    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.384 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.384    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.501 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.501    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.618 r  alum/D_registers_q_reg[7][30]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.618    alum/D_registers_q_reg[7][30]_i_15_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.775 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          0.921    18.696    alum/temp_out0[30]
    SLICE_X40Y7          LUT3 (Prop_lut3_I0_O)        0.332    19.028 r  alum/D_registers_q[7][29]_i_62/O
                         net (fo=1, routed)           0.000    19.028    alum/D_registers_q[7][29]_i_62_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.578 r  alum/D_registers_q_reg[7][29]_i_55/CO[3]
                         net (fo=1, routed)           0.000    19.578    alum/D_registers_q_reg[7][29]_i_55_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.692 r  alum/D_registers_q_reg[7][29]_i_50/CO[3]
                         net (fo=1, routed)           0.000    19.692    alum/D_registers_q_reg[7][29]_i_50_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.806 r  alum/D_registers_q_reg[7][29]_i_45/CO[3]
                         net (fo=1, routed)           0.000    19.806    alum/D_registers_q_reg[7][29]_i_45_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.920 r  alum/D_registers_q_reg[7][29]_i_40/CO[3]
                         net (fo=1, routed)           0.000    19.920    alum/D_registers_q_reg[7][29]_i_40_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.034 r  alum/D_registers_q_reg[7][29]_i_35/CO[3]
                         net (fo=1, routed)           0.000    20.034    alum/D_registers_q_reg[7][29]_i_35_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.148 r  alum/D_registers_q_reg[7][29]_i_30/CO[3]
                         net (fo=1, routed)           0.000    20.148    alum/D_registers_q_reg[7][29]_i_30_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.262 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    20.262    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.376 r  alum/D_registers_q_reg[7][29]_i_14/CO[3]
                         net (fo=1, routed)           0.000    20.376    alum/D_registers_q_reg[7][29]_i_14_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.533 r  alum/D_registers_q_reg[7][29]_i_7/CO[1]
                         net (fo=36, routed)          1.074    21.607    alum/temp_out0[29]
    SLICE_X41Y6          LUT3 (Prop_lut3_I0_O)        0.329    21.936 r  alum/D_registers_q[7][28]_i_84/O
                         net (fo=1, routed)           0.000    21.936    alum/D_registers_q[7][28]_i_84_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.486 r  alum/D_registers_q_reg[7][28]_i_77/CO[3]
                         net (fo=1, routed)           0.000    22.486    alum/D_registers_q_reg[7][28]_i_77_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.600 r  alum/D_registers_q_reg[7][28]_i_72/CO[3]
                         net (fo=1, routed)           0.000    22.600    alum/D_registers_q_reg[7][28]_i_72_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.714 r  alum/D_registers_q_reg[7][28]_i_67/CO[3]
                         net (fo=1, routed)           0.000    22.714    alum/D_registers_q_reg[7][28]_i_67_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.828 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.828    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.942 r  alum/D_registers_q_reg[7][28]_i_50/CO[3]
                         net (fo=1, routed)           0.000    22.942    alum/D_registers_q_reg[7][28]_i_50_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.056 r  alum/D_registers_q_reg[7][28]_i_44/CO[3]
                         net (fo=1, routed)           0.000    23.056    alum/D_registers_q_reg[7][28]_i_44_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.170 r  alum/D_registers_q_reg[7][28]_i_36/CO[3]
                         net (fo=1, routed)           0.000    23.170    alum/D_registers_q_reg[7][28]_i_36_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.284 r  alum/D_registers_q_reg[7][28]_i_22/CO[3]
                         net (fo=1, routed)           0.000    23.284    alum/D_registers_q_reg[7][28]_i_22_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.441 r  alum/D_registers_q_reg[7][28]_i_11/CO[1]
                         net (fo=36, routed)          0.962    24.404    alum/temp_out0[28]
    SLICE_X35Y11         LUT3 (Prop_lut3_I0_O)        0.329    24.733 r  alum/D_registers_q[7][27]_i_56/O
                         net (fo=1, routed)           0.000    24.733    alum/D_registers_q[7][27]_i_56_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.283 r  alum/D_registers_q_reg[7][27]_i_49/CO[3]
                         net (fo=1, routed)           0.000    25.283    alum/D_registers_q_reg[7][27]_i_49_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.397 r  alum/D_registers_q_reg[7][27]_i_44/CO[3]
                         net (fo=1, routed)           0.000    25.397    alum/D_registers_q_reg[7][27]_i_44_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.511 r  alum/D_registers_q_reg[7][27]_i_39/CO[3]
                         net (fo=1, routed)           0.000    25.511    alum/D_registers_q_reg[7][27]_i_39_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.625 r  alum/D_registers_q_reg[7][27]_i_34/CO[3]
                         net (fo=1, routed)           0.000    25.625    alum/D_registers_q_reg[7][27]_i_34_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.739 r  alum/D_registers_q_reg[7][27]_i_29/CO[3]
                         net (fo=1, routed)           0.000    25.739    alum/D_registers_q_reg[7][27]_i_29_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.853 r  alum/D_registers_q_reg[7][27]_i_24/CO[3]
                         net (fo=1, routed)           0.000    25.853    alum/D_registers_q_reg[7][27]_i_24_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.967 r  alum/D_registers_q_reg[7][27]_i_19/CO[3]
                         net (fo=1, routed)           0.000    25.967    alum/D_registers_q_reg[7][27]_i_19_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.081 r  alum/D_registers_q_reg[7][27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    26.081    alum/D_registers_q_reg[7][27]_i_15_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.238 r  alum/D_registers_q_reg[7][27]_i_9/CO[1]
                         net (fo=36, routed)          1.051    27.289    alum/temp_out0[27]
    SLICE_X29Y13         LUT3 (Prop_lut3_I0_O)        0.329    27.618 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.618    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.168 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.168    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.282 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.282    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.396 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.396    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.510 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.510    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.624 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.624    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.738 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.738    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.852 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.852    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.966 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.966    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.123 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          0.904    30.027    alum/temp_out0[26]
    SLICE_X30Y17         LUT3 (Prop_lut3_I0_O)        0.329    30.356 r  alum/D_registers_q[7][25]_i_69/O
                         net (fo=1, routed)           0.000    30.356    alum/D_registers_q[7][25]_i_69_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.889 r  alum/D_registers_q_reg[7][25]_i_61/CO[3]
                         net (fo=1, routed)           0.000    30.889    alum/D_registers_q_reg[7][25]_i_61_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.006 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    31.006    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.123 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    31.123    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.240 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.240    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.357 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.357    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.474 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.474    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.591 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    31.591    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.748 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          1.038    32.786    alum/temp_out0[25]
    SLICE_X32Y16         LUT3 (Prop_lut3_I0_O)        0.332    33.118 r  alum/D_registers_q[7][24]_i_53/O
                         net (fo=1, routed)           0.000    33.118    alum/D_registers_q[7][24]_i_53_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.668 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.668    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.782 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.782    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.896 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.896    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.010 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.010    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.124 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.124    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.238 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.238    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.352 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    34.352    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.466 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    34.466    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.623 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.054    35.677    alum/temp_out0[24]
    SLICE_X33Y15         LUT3 (Prop_lut3_I0_O)        0.329    36.006 r  alum/D_registers_q[7][23]_i_60/O
                         net (fo=1, routed)           0.000    36.006    alum/D_registers_q[7][23]_i_60_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.556 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    36.556    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.670 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    36.670    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.784 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    36.784    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.898 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    36.898    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.012 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.012    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.126 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    37.126    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.240 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    37.240    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.354 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.354    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.511 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.068    38.579    alum/temp_out0[23]
    SLICE_X31Y15         LUT3 (Prop_lut3_I0_O)        0.329    38.908 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.908    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.458 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.458    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.572 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.572    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.686 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.686    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.800 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.800    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.914 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.914    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.028 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.028    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.142 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.142    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.256 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.256    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.413 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.196    41.609    alum/temp_out0[22]
    SLICE_X34Y14         LUT3 (Prop_lut3_I0_O)        0.329    41.938 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.938    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.471 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.471    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.588 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.588    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.705 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.705    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.822 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.822    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.939 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.939    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.056 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    43.056    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.173 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    43.173    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.290 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.290    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.447 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.213    44.660    alum/temp_out0[21]
    SLICE_X36Y13         LUT3 (Prop_lut3_I0_O)        0.332    44.992 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.992    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.542 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.542    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.656 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.656    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.770 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.770    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.884 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.884    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.998 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.998    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.112 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    46.112    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.226 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    46.226    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.340 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    46.340    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.497 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.950    47.447    alum/temp_out0[20]
    SLICE_X38Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    48.247 r  alum/D_registers_q_reg[7][19]_i_52/CO[3]
                         net (fo=1, routed)           0.000    48.247    alum/D_registers_q_reg[7][19]_i_52_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.364 r  alum/D_registers_q_reg[7][19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    48.364    alum/D_registers_q_reg[7][19]_i_47_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.481 r  alum/D_registers_q_reg[7][19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    48.481    alum/D_registers_q_reg[7][19]_i_42_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.598 r  alum/D_registers_q_reg[7][19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    48.598    alum/D_registers_q_reg[7][19]_i_37_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.715 r  alum/D_registers_q_reg[7][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    48.715    alum/D_registers_q_reg[7][19]_i_32_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.832 r  alum/D_registers_q_reg[7][19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    48.832    alum/D_registers_q_reg[7][19]_i_27_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.949 r  alum/D_registers_q_reg[7][19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    48.949    alum/D_registers_q_reg[7][19]_i_22_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.066 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.009    49.075    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.232 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.972    50.205    alum/temp_out0[19]
    SLICE_X39Y17         LUT3 (Prop_lut3_I0_O)        0.332    50.537 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    50.537    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.087 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    51.087    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.201 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.201    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.315 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.315    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.429 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.429    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.543 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.543    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.657 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.657    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.771 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.771    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.885 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.009    51.894    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.051 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.948    52.999    alum/temp_out0[18]
    SLICE_X41Y17         LUT3 (Prop_lut3_I0_O)        0.329    53.328 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    53.328    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.878 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.878    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.992 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.992    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.106 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    54.106    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.220 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.220    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.334 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.334    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.448 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.448    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.562 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.562    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.676 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.009    54.685    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.842 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.993    55.835    alum/temp_out0[17]
    SLICE_X37Y17         LUT3 (Prop_lut3_I0_O)        0.329    56.164 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    56.164    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.714 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.714    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.828 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.828    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.942 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.942    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.056 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    57.056    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.170 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.170    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.284 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.284    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.398 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.398    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.512 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.009    57.521    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.678 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.986    58.664    alum/temp_out0[16]
    SLICE_X42Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    59.464 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.464    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.581 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.581    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.698 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.698    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.815 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.815    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.932 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.932    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.049 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.049    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.166 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.166    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.283 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.283    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.440 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.927    61.367    alum/temp_out0[15]
    SLICE_X40Y16         LUT3 (Prop_lut3_I0_O)        0.332    61.699 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.699    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.249 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.249    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.363 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.363    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.477 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.477    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.591 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.591    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.705 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.705    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.819 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.819    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.933 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.933    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.047 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.047    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.204 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.034    64.238    alum/temp_out0[14]
    SLICE_X46Y17         LUT3 (Prop_lut3_I0_O)        0.329    64.567 r  alum/D_registers_q[7][13]_i_58/O
                         net (fo=1, routed)           0.000    64.567    alum/D_registers_q[7][13]_i_58_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    65.100 r  alum/D_registers_q_reg[7][13]_i_50/CO[3]
                         net (fo=1, routed)           0.000    65.100    alum/D_registers_q_reg[7][13]_i_50_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.217 r  alum/D_registers_q_reg[7][13]_i_45/CO[3]
                         net (fo=1, routed)           0.000    65.217    alum/D_registers_q_reg[7][13]_i_45_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.334 r  alum/D_registers_q_reg[7][13]_i_40/CO[3]
                         net (fo=1, routed)           0.000    65.334    alum/D_registers_q_reg[7][13]_i_40_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.451 r  alum/D_registers_q_reg[7][13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    65.451    alum/D_registers_q_reg[7][13]_i_35_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.568 r  alum/D_registers_q_reg[7][13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    65.568    alum/D_registers_q_reg[7][13]_i_30_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.685 r  alum/D_registers_q_reg[7][13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    65.685    alum/D_registers_q_reg[7][13]_i_22_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.802 r  alum/D_registers_q_reg[7][13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    65.802    alum/D_registers_q_reg[7][13]_i_13_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.959 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.815    66.774    alum/temp_out0[13]
    SLICE_X47Y17         LUT3 (Prop_lut3_I0_O)        0.332    67.106 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.106    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.656 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.656    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.770 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.770    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.884 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.884    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.998 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    67.998    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.112 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.112    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.226 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.226    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.340 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.340    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.454 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.009    68.463    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.620 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.138    69.758    alum/temp_out0[12]
    SLICE_X45Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    70.543 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.543    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.657 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.657    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.771 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.771    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.885 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.885    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.999 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    70.999    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.113 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.113    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.227 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.227    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.341 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.009    71.350    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.507 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.900    72.407    alum/temp_out0[11]
    SLICE_X44Y17         LUT3 (Prop_lut3_I0_O)        0.329    72.736 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    72.736    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.286 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.286    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.400 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.400    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.514 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.514    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.628 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.628    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.742 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.742    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.856 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.856    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.970 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.970    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.084 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.009    74.093    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.250 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.121    75.371    alum/temp_out0[10]
    SLICE_X48Y16         LUT3 (Prop_lut3_I0_O)        0.329    75.700 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.700    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.250 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.250    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.364 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.364    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.478 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.478    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.592 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.592    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.706 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.706    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.820 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.820    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.934 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.934    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.048 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.048    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.205 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.000    78.205    alum/temp_out0[9]
    SLICE_X49Y15         LUT3 (Prop_lut3_I0_O)        0.329    78.534 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.534    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.084 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.084    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.198 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.198    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.312 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.312    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.426 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.426    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.540 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.540    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.654 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.654    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.768 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.768    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.882 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.882    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.039 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.133    81.172    alum/temp_out0[8]
    SLICE_X51Y13         LUT3 (Prop_lut3_I0_O)        0.329    81.501 r  alum/D_registers_q[7][3]_i_179/O
                         net (fo=1, routed)           0.000    81.501    alum/D_registers_q[7][3]_i_179_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    81.902 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.902    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.016 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.016    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.130 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.130    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.244 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.244    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.358 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.358    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.472 r  alum/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    82.472    alum/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.586 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    82.586    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.700 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.700    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.857 r  alum/D_registers_q_reg[7][7]_i_16/CO[1]
                         net (fo=36, routed)          1.098    83.954    alum/temp_out0[7]
    SLICE_X52Y11         LUT3 (Prop_lut3_I0_O)        0.329    84.283 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    84.283    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    84.816 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.816    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.933 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.933    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.050 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.050    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.167 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.167    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.284 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.284    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.401 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.401    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.518 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    85.518    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.635 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    85.635    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.792 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          1.021    86.813    alum/temp_out0[6]
    SLICE_X50Y9          LUT3 (Prop_lut3_I0_O)        0.332    87.145 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    87.145    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    87.678 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.678    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.795 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.795    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.912 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.912    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.029 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.029    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.146 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.146    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.263 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.263    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.380 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.380    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.497 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.497    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.654 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.100    89.755    alum/temp_out0[5]
    SLICE_X49Y6          LUT3 (Prop_lut3_I0_O)        0.332    90.087 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    90.087    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X49Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.637 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.637    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.751 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.751    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.865 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.865    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.979 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.979    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.093 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    91.093    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.207 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.207    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.321 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.321    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.435 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.435    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.592 r  alum/D_registers_q_reg[7][4]_i_14/CO[1]
                         net (fo=36, routed)          0.865    92.457    alum/temp_out0[4]
    SLICE_X48Y7          LUT3 (Prop_lut3_I0_O)        0.329    92.786 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.786    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.336 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.336    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.450 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.450    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.564 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.564    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.678 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.678    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.792 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.792    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.906 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.906    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.020 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.020    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.134 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.134    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.291 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.022    95.313    alum/temp_out0[3]
    SLICE_X47Y9          LUT3 (Prop_lut3_I0_O)        0.329    95.642 r  alum/D_registers_q[7][2]_i_53/O
                         net (fo=1, routed)           0.000    95.642    alum/D_registers_q[7][2]_i_53_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    96.174 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    96.174    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.288 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    96.288    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.402 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    96.402    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.516 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    96.516    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.630 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    96.630    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.744 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    96.744    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.858 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    96.858    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.015 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.933    97.948    alum/temp_out0[2]
    SLICE_X45Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    98.733 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    98.733    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.847 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    98.847    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.961 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    98.961    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.075 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    99.075    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.189 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    99.189    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.303 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    99.303    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.417 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    99.417    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.531 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000    99.531    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.688 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.042   100.731    alum/temp_out0[1]
    SLICE_X43Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785   101.516 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   101.516    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.630 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   101.630    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.744 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   101.744    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.858 r  alum/D_registers_q_reg[7][0]_i_46/CO[3]
                         net (fo=1, routed)           0.000   101.858    alum/D_registers_q_reg[7][0]_i_46_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.972 r  alum/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000   101.972    alum/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.086 r  alum/D_registers_q_reg[7][0]_i_34/CO[3]
                         net (fo=1, routed)           0.000   102.086    alum/D_registers_q_reg[7][0]_i_34_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.200 r  alum/D_registers_q_reg[7][0]_i_28/CO[3]
                         net (fo=1, routed)           0.000   102.200    alum/D_registers_q_reg[7][0]_i_28_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.314 r  alum/D_registers_q_reg[7][0]_i_20/CO[3]
                         net (fo=1, routed)           0.000   102.314    alum/D_registers_q_reg[7][0]_i_20_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.471 r  alum/D_registers_q_reg[7][0]_i_13/CO[1]
                         net (fo=1, routed)           0.826   103.297    sm/temp_out0[0]
    SLICE_X42Y9          LUT5 (Prop_lut5_I4_O)        0.329   103.626 f  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.000   103.626    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X42Y9          MUXF7 (Prop_muxf7_I0_O)      0.209   103.835 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.596   104.431    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X36Y8          LUT6 (Prop_lut6_I0_O)        0.297   104.728 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          0.993   105.720    sm/D_registers_q[7][31]_i_37_0[0]
    SLICE_X50Y5          LUT6 (Prop_lut6_I4_O)        0.124   105.844 r  sm/D_registers_q[7][0]_i_1/O
                         net (fo=8, routed)           0.850   106.694    L_reg/D[0]
    SLICE_X57Y6          FDRE                                         r  L_reg/D_registers_q_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.453   115.969    L_reg/clk_IBUF_BUFG
    SLICE_X57Y6          FDRE                                         r  L_reg/D_registers_q_reg[1][0]/C
                         clock pessimism              0.187   116.156    
                         clock uncertainty           -0.035   116.121    
    SLICE_X57Y6          FDRE (Setup_fdre_C_D)       -0.067   116.054    L_reg/D_registers_q_reg[1][0]
  -------------------------------------------------------------------
                         required time                        116.054    
                         arrival time                        -106.694    
  -------------------------------------------------------------------
                         slack                                  9.360    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.141ns (33.917%)  route 0.275ns (66.083%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.564     1.508    sr3/clk
    SLICE_X32Y0          FDRE                                         r  sr3/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y0          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr3/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.275     1.923    sr3/ram/mem_reg_0_3_0_0/A1
    SLICE_X34Y0          RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.832     2.022    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X34Y0          RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.480     1.542    
    SLICE_X34Y0          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.851    sr3/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.141ns (33.917%)  route 0.275ns (66.083%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.564     1.508    sr3/clk
    SLICE_X32Y0          FDRE                                         r  sr3/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y0          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr3/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.275     1.923    sr3/ram/mem_reg_0_3_0_0/A1
    SLICE_X34Y0          RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.832     2.022    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X34Y0          RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.480     1.542    
    SLICE_X34Y0          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.851    sr3/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.141ns (33.917%)  route 0.275ns (66.083%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.564     1.508    sr3/clk
    SLICE_X32Y0          FDRE                                         r  sr3/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y0          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr3/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.275     1.923    sr3/ram/mem_reg_0_3_1_1/A1
    SLICE_X34Y0          RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.832     2.022    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X34Y0          RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.480     1.542    
    SLICE_X34Y0          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.851    sr3/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.141ns (33.917%)  route 0.275ns (66.083%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.564     1.508    sr3/clk
    SLICE_X32Y0          FDRE                                         r  sr3/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y0          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr3/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.275     1.923    sr3/ram/mem_reg_0_3_1_1/A1
    SLICE_X34Y0          RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.832     2.022    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X34Y0          RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.480     1.542    
    SLICE_X34Y0          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.851    sr3/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.141ns (33.931%)  route 0.275ns (66.069%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.564     1.508    sr2/clk
    SLICE_X41Y0          FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y0          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.275     1.923    sr2/ram/mem_reg_0_3_0_0/A0
    SLICE_X42Y0          RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.834     2.024    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X42Y0          RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.500     1.524    
    SLICE_X42Y0          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.834    sr2/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.834    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.141ns (33.931%)  route 0.275ns (66.069%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.564     1.508    sr2/clk
    SLICE_X41Y0          FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y0          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.275     1.923    sr2/ram/mem_reg_0_3_0_0/A0
    SLICE_X42Y0          RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.834     2.024    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X42Y0          RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.500     1.524    
    SLICE_X42Y0          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.834    sr2/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.834    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.141ns (33.931%)  route 0.275ns (66.069%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.564     1.508    sr2/clk
    SLICE_X41Y0          FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y0          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.275     1.923    sr2/ram/mem_reg_0_3_1_1/A0
    SLICE_X42Y0          RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.834     2.024    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X42Y0          RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.500     1.524    
    SLICE_X42Y0          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.834    sr2/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.834    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.141ns (33.931%)  route 0.275ns (66.069%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.564     1.508    sr2/clk
    SLICE_X41Y0          FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y0          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.275     1.923    sr2/ram/mem_reg_0_3_1_1/A0
    SLICE_X42Y0          RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.834     2.024    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X42Y0          RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.500     1.524    
    SLICE_X42Y0          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.834    sr2/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.834    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 cond_butt_next_play/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.563     1.507    cond_butt_next_play/sync/clk
    SLICE_X29Y4          FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y4          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  cond_butt_next_play/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.056     1.704    cond_butt_next_play/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X29Y4          FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.833     2.023    cond_butt_next_play/sync/clk
    SLICE_X29Y4          FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.516     1.507    
    SLICE_X29Y4          FDRE (Hold_fdre_C_D)         0.075     1.582    cond_butt_next_play/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.704    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 forLoop_idx_0_2142657043[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            forLoop_idx_0_2142657043[0].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.562     1.506    forLoop_idx_0_2142657043[0].cond_butt_sel_desel/sync/clk
    SLICE_X33Y7          FDRE                                         r  forLoop_idx_0_2142657043[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y7          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  forLoop_idx_0_2142657043[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.056     1.703    forLoop_idx_0_2142657043[0].cond_butt_sel_desel/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X33Y7          FDRE                                         r  forLoop_idx_0_2142657043[0].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.831     2.021    forLoop_idx_0_2142657043[0].cond_butt_sel_desel/sync/clk
    SLICE_X33Y7          FDRE                                         r  forLoop_idx_0_2142657043[0].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.515     1.506    
    SLICE_X33Y7          FDRE (Hold_fdre_C_D)         0.075     1.581    forLoop_idx_0_2142657043[0].cond_butt_sel_desel/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.703    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 55.556 }
Period(ns):         111.111
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         111.111     108.535    RAMB18_X1Y0    brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         111.111     108.535    RAMB18_X1Y1    brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         111.111     108.956    BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X59Y46   D_pixeldata_q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X59Y46   D_pixeldata_q_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X57Y7    L_reg/D_registers_q_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X59Y13   L_reg/D_registers_q_reg[0][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X55Y11   L_reg/D_registers_q_reg[0][11]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X53Y15   L_reg/D_registers_q_reg[0][12]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X56Y15   L_reg/D_registers_q_reg[0][13]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y0    sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y0    sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y0    sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y0    sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y0    sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y0    sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y0    sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y0    sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X42Y0    sr2/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X42Y0    sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y0    sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y0    sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y0    sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y0    sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y0    sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y0    sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y0    sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y0    sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X42Y0    sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X42Y0    sr2/ram/mem_reg_0_3_0_0/DP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack      107.063ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.879ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             107.063ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.616ns  (logic 0.932ns (25.772%)  route 2.684ns (74.228%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 115.965 - 111.111 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.566     5.150    sm/clk
    SLICE_X36Y2          FDRE                                         r  sm/D_states_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y2          FDRE (Prop_fdre_C_Q)         0.456     5.606 f  sm/D_states_q_reg[1]/Q
                         net (fo=196, routed)         0.986     6.593    sm/D_states_q[1]
    SLICE_X45Y2          LUT2 (Prop_lut2_I0_O)        0.150     6.743 f  sm/D_stage_q[3]_i_3/O
                         net (fo=3, routed)           0.893     7.636    sm/D_stage_q[3]_i_3_n_0
    SLICE_X45Y2          LUT6 (Prop_lut6_I5_O)        0.326     7.962 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.805     8.767    fifo_reset_cond/AS[0]
    SLICE_X45Y2          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.449   115.965    fifo_reset_cond/clk
    SLICE_X45Y2          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism              0.259   116.224    
                         clock uncertainty           -0.035   116.189    
    SLICE_X45Y2          FDPE (Recov_fdpe_C_PRE)     -0.359   115.830    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                        115.830    
                         arrival time                          -8.767    
  -------------------------------------------------------------------
                         slack                                107.063    

Slack (MET) :             107.063ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.616ns  (logic 0.932ns (25.772%)  route 2.684ns (74.228%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 115.965 - 111.111 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.566     5.150    sm/clk
    SLICE_X36Y2          FDRE                                         r  sm/D_states_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y2          FDRE (Prop_fdre_C_Q)         0.456     5.606 f  sm/D_states_q_reg[1]/Q
                         net (fo=196, routed)         0.986     6.593    sm/D_states_q[1]
    SLICE_X45Y2          LUT2 (Prop_lut2_I0_O)        0.150     6.743 f  sm/D_stage_q[3]_i_3/O
                         net (fo=3, routed)           0.893     7.636    sm/D_stage_q[3]_i_3_n_0
    SLICE_X45Y2          LUT6 (Prop_lut6_I5_O)        0.326     7.962 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.805     8.767    fifo_reset_cond/AS[0]
    SLICE_X45Y2          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.449   115.965    fifo_reset_cond/clk
    SLICE_X45Y2          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism              0.259   116.224    
                         clock uncertainty           -0.035   116.189    
    SLICE_X45Y2          FDPE (Recov_fdpe_C_PRE)     -0.359   115.830    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                        115.830    
                         arrival time                          -8.767    
  -------------------------------------------------------------------
                         slack                                107.063    

Slack (MET) :             107.063ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.616ns  (logic 0.932ns (25.772%)  route 2.684ns (74.228%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 115.965 - 111.111 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.566     5.150    sm/clk
    SLICE_X36Y2          FDRE                                         r  sm/D_states_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y2          FDRE (Prop_fdre_C_Q)         0.456     5.606 f  sm/D_states_q_reg[1]/Q
                         net (fo=196, routed)         0.986     6.593    sm/D_states_q[1]
    SLICE_X45Y2          LUT2 (Prop_lut2_I0_O)        0.150     6.743 f  sm/D_stage_q[3]_i_3/O
                         net (fo=3, routed)           0.893     7.636    sm/D_stage_q[3]_i_3_n_0
    SLICE_X45Y2          LUT6 (Prop_lut6_I5_O)        0.326     7.962 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.805     8.767    fifo_reset_cond/AS[0]
    SLICE_X45Y2          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.449   115.965    fifo_reset_cond/clk
    SLICE_X45Y2          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism              0.259   116.224    
                         clock uncertainty           -0.035   116.189    
    SLICE_X45Y2          FDPE (Recov_fdpe_C_PRE)     -0.359   115.830    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                        115.830    
                         arrival time                          -8.767    
  -------------------------------------------------------------------
                         slack                                107.063    

Slack (MET) :             107.063ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.616ns  (logic 0.932ns (25.772%)  route 2.684ns (74.228%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 115.965 - 111.111 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.566     5.150    sm/clk
    SLICE_X36Y2          FDRE                                         r  sm/D_states_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y2          FDRE (Prop_fdre_C_Q)         0.456     5.606 f  sm/D_states_q_reg[1]/Q
                         net (fo=196, routed)         0.986     6.593    sm/D_states_q[1]
    SLICE_X45Y2          LUT2 (Prop_lut2_I0_O)        0.150     6.743 f  sm/D_stage_q[3]_i_3/O
                         net (fo=3, routed)           0.893     7.636    sm/D_stage_q[3]_i_3_n_0
    SLICE_X45Y2          LUT6 (Prop_lut6_I5_O)        0.326     7.962 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.805     8.767    fifo_reset_cond/AS[0]
    SLICE_X45Y2          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.449   115.965    fifo_reset_cond/clk
    SLICE_X45Y2          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism              0.259   116.224    
                         clock uncertainty           -0.035   116.189    
    SLICE_X45Y2          FDPE (Recov_fdpe_C_PRE)     -0.359   115.830    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                        115.830    
                         arrival time                          -8.767    
  -------------------------------------------------------------------
                         slack                                107.063    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.879ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.821ns  (logic 0.209ns (25.466%)  route 0.612ns (74.534%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.564     1.508    sm/clk
    SLICE_X38Y2          FDSE                                         r  sm/D_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y2          FDSE (Prop_fdse_C_Q)         0.164     1.672 r  sm/D_states_q_reg[0]/Q
                         net (fo=186, routed)         0.307     1.979    sm/D_states_q[0]
    SLICE_X45Y2          LUT6 (Prop_lut6_I3_O)        0.045     2.024 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.305     2.328    fifo_reset_cond/AS[0]
    SLICE_X45Y2          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.835     2.025    fifo_reset_cond/clk
    SLICE_X45Y2          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism             -0.480     1.545    
    SLICE_X45Y2          FDPE (Remov_fdpe_C_PRE)     -0.095     1.450    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.450    
                         arrival time                           2.328    
  -------------------------------------------------------------------
                         slack                                  0.879    

Slack (MET) :             0.879ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.821ns  (logic 0.209ns (25.466%)  route 0.612ns (74.534%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.564     1.508    sm/clk
    SLICE_X38Y2          FDSE                                         r  sm/D_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y2          FDSE (Prop_fdse_C_Q)         0.164     1.672 r  sm/D_states_q_reg[0]/Q
                         net (fo=186, routed)         0.307     1.979    sm/D_states_q[0]
    SLICE_X45Y2          LUT6 (Prop_lut6_I3_O)        0.045     2.024 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.305     2.328    fifo_reset_cond/AS[0]
    SLICE_X45Y2          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.835     2.025    fifo_reset_cond/clk
    SLICE_X45Y2          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism             -0.480     1.545    
    SLICE_X45Y2          FDPE (Remov_fdpe_C_PRE)     -0.095     1.450    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.450    
                         arrival time                           2.328    
  -------------------------------------------------------------------
                         slack                                  0.879    

Slack (MET) :             0.879ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.821ns  (logic 0.209ns (25.466%)  route 0.612ns (74.534%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.564     1.508    sm/clk
    SLICE_X38Y2          FDSE                                         r  sm/D_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y2          FDSE (Prop_fdse_C_Q)         0.164     1.672 r  sm/D_states_q_reg[0]/Q
                         net (fo=186, routed)         0.307     1.979    sm/D_states_q[0]
    SLICE_X45Y2          LUT6 (Prop_lut6_I3_O)        0.045     2.024 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.305     2.328    fifo_reset_cond/AS[0]
    SLICE_X45Y2          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.835     2.025    fifo_reset_cond/clk
    SLICE_X45Y2          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.480     1.545    
    SLICE_X45Y2          FDPE (Remov_fdpe_C_PRE)     -0.095     1.450    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.450    
                         arrival time                           2.328    
  -------------------------------------------------------------------
                         slack                                  0.879    

Slack (MET) :             0.879ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.821ns  (logic 0.209ns (25.466%)  route 0.612ns (74.534%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.564     1.508    sm/clk
    SLICE_X38Y2          FDSE                                         r  sm/D_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y2          FDSE (Prop_fdse_C_Q)         0.164     1.672 r  sm/D_states_q_reg[0]/Q
                         net (fo=186, routed)         0.307     1.979    sm/D_states_q[0]
    SLICE_X45Y2          LUT6 (Prop_lut6_I3_O)        0.045     2.024 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.305     2.328    fifo_reset_cond/AS[0]
    SLICE_X45Y2          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.835     2.025    fifo_reset_cond/clk
    SLICE_X45Y2          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism             -0.480     1.545    
    SLICE_X45Y2          FDPE (Remov_fdpe_C_PRE)     -0.095     1.450    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.450    
                         arrival time                           2.328    
  -------------------------------------------------------------------
                         slack                                  0.879    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            48 Endpoints
Min Delay            48 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.665ns  (logic 11.785ns (31.288%)  route 25.880ns (68.712%))
  Logic Levels:           31  (CARRY4=7 LUT2=2 LUT3=4 LUT4=2 LUT5=8 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.569     5.153    L_reg/clk_IBUF_BUFG
    SLICE_X57Y10         FDRE                                         r  L_reg/D_registers_q_reg[2][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y10         FDRE (Prop_fdre_C_Q)         0.419     5.572 f  L_reg/D_registers_q_reg[2][8]/Q
                         net (fo=18, routed)          2.589     8.162    L_reg/M_sm_pac[8]
    SLICE_X54Y6          LUT5 (Prop_lut5_I1_O)        0.299     8.461 f  L_reg/L_2b289052_remainder0_carry_i_24/O
                         net (fo=2, routed)           1.148     9.609    L_reg/L_2b289052_remainder0_carry_i_24_n_0
    SLICE_X53Y4          LUT6 (Prop_lut6_I3_O)        0.124     9.733 f  L_reg/L_2b289052_remainder0_carry_i_12/O
                         net (fo=6, routed)           0.673    10.406    L_reg/L_2b289052_remainder0_carry_i_12_n_0
    SLICE_X52Y4          LUT3 (Prop_lut3_I0_O)        0.146    10.552 f  L_reg/L_2b289052_remainder0_carry_i_20/O
                         net (fo=2, routed)           0.834    11.385    L_reg/L_2b289052_remainder0_carry_i_20_n_0
    SLICE_X52Y3          LUT5 (Prop_lut5_I4_O)        0.328    11.713 r  L_reg/L_2b289052_remainder0_carry_i_10/O
                         net (fo=3, routed)           0.419    12.132    L_reg/L_2b289052_remainder0_carry_i_10_n_0
    SLICE_X53Y1          LUT4 (Prop_lut4_I1_O)        0.124    12.256 r  L_reg/L_2b289052_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    12.256    aseg_driver/decimal_renderer/i__carry_i_6__2[1]
    SLICE_X53Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.806 r  aseg_driver/decimal_renderer/L_2b289052_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.806    aseg_driver/decimal_renderer/L_2b289052_remainder0_carry_n_0
    SLICE_X53Y2          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.140 r  aseg_driver/decimal_renderer/L_2b289052_remainder0_carry__0/O[1]
                         net (fo=6, routed)           1.012    14.152    L_reg/L_2b289052_remainder0[5]
    SLICE_X55Y3          LUT3 (Prop_lut3_I2_O)        0.303    14.455 r  L_reg/i__carry__0_i_18/O
                         net (fo=8, routed)           1.173    15.628    L_reg/i__carry__0_i_18_n_0
    SLICE_X52Y2          LUT6 (Prop_lut6_I5_O)        0.124    15.752 r  L_reg/i__carry__1_i_15/O
                         net (fo=1, routed)           0.796    16.548    L_reg/i__carry__1_i_15_n_0
    SLICE_X52Y3          LUT5 (Prop_lut5_I3_O)        0.153    16.701 r  L_reg/i__carry__1_i_9/O
                         net (fo=6, routed)           1.287    17.988    L_reg/i__carry__1_i_9_n_0
    SLICE_X55Y0          LUT5 (Prop_lut5_I4_O)        0.359    18.347 f  L_reg/i__carry_i_19/O
                         net (fo=2, routed)           0.652    18.999    L_reg/i__carry_i_19_n_0
    SLICE_X55Y0          LUT3 (Prop_lut3_I0_O)        0.354    19.353 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.813    20.166    L_reg/i__carry_i_11_n_0
    SLICE_X55Y1          LUT2 (Prop_lut2_I1_O)        0.332    20.498 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.599    21.096    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X54Y2          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.616 r  aseg_driver/decimal_renderer/L_2b289052_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.616    aseg_driver/decimal_renderer/L_2b289052_remainder0_inferred__0/i__carry_n_0
    SLICE_X54Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.733 r  aseg_driver/decimal_renderer/L_2b289052_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.733    aseg_driver/decimal_renderer/L_2b289052_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X54Y4          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    22.048 r  aseg_driver/decimal_renderer/L_2b289052_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.966    23.015    L_reg/L_2b289052_remainder0_inferred__1/i__carry__2[3]
    SLICE_X57Y3          LUT5 (Prop_lut5_I0_O)        0.307    23.322 r  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.433    23.755    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X57Y3          LUT5 (Prop_lut5_I0_O)        0.124    23.879 r  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           0.820    24.699    aseg_driver/decimal_renderer/L_2b289052_remainder0_inferred__0/i__carry__0_0
    SLICE_X59Y1          LUT2 (Prop_lut2_I0_O)        0.124    24.823 r  aseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           0.855    25.678    L_reg/i__carry_i_13_0
    SLICE_X59Y0          LUT5 (Prop_lut5_I0_O)        0.152    25.830 r  L_reg/i__carry_i_23/O
                         net (fo=1, routed)           0.699    26.529    L_reg/i__carry_i_23_n_0
    SLICE_X58Y0          LUT6 (Prop_lut6_I0_O)        0.326    26.855 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.838    27.693    L_reg/i__carry_i_13_n_0
    SLICE_X58Y1          LUT3 (Prop_lut3_I1_O)        0.152    27.845 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.826    28.671    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X56Y1          LUT5 (Prop_lut5_I0_O)        0.326    28.997 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    28.997    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X56Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.530 r  aseg_driver/decimal_renderer/L_2b289052_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.530    aseg_driver/decimal_renderer/L_2b289052_remainder0_inferred__1/i__carry_n_0
    SLICE_X56Y2          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    29.769 r  aseg_driver/decimal_renderer/L_2b289052_remainder0_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           0.950    30.719    aseg_driver/decimal_renderer/L_2b289052_remainder0_inferred__1/i__carry__0_n_5
    SLICE_X57Y3          LUT6 (Prop_lut6_I4_O)        0.301    31.020 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.996    32.016    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X57Y2          LUT6 (Prop_lut6_I1_O)        0.124    32.140 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.817    32.957    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X57Y1          LUT6 (Prop_lut6_I1_O)        0.124    33.081 f  L_reg/aseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.665    33.745    L_reg/aseg_OBUF[10]_inst_i_14_n_0
    SLICE_X58Y1          LUT6 (Prop_lut6_I5_O)        0.124    33.869 r  L_reg/aseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.867    34.736    L_reg/aseg_OBUF[10]_inst_i_4_n_0
    SLICE_X58Y3          LUT4 (Prop_lut4_I3_O)        0.150    34.886 r  L_reg/aseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.154    39.040    aseg_OBUF[3]
    P13                  OBUF (Prop_obuf_I_O)         3.778    42.818 r  aseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    42.818    aseg[3]
    P13                                                               r  aseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.218ns  (logic 11.554ns (31.045%)  route 25.664ns (68.955%))
  Logic Levels:           31  (CARRY4=7 LUT2=2 LUT3=5 LUT4=1 LUT5=8 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.569     5.153    L_reg/clk_IBUF_BUFG
    SLICE_X57Y10         FDRE                                         r  L_reg/D_registers_q_reg[2][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y10         FDRE (Prop_fdre_C_Q)         0.419     5.572 f  L_reg/D_registers_q_reg[2][8]/Q
                         net (fo=18, routed)          2.589     8.162    L_reg/M_sm_pac[8]
    SLICE_X54Y6          LUT5 (Prop_lut5_I1_O)        0.299     8.461 f  L_reg/L_2b289052_remainder0_carry_i_24/O
                         net (fo=2, routed)           1.148     9.609    L_reg/L_2b289052_remainder0_carry_i_24_n_0
    SLICE_X53Y4          LUT6 (Prop_lut6_I3_O)        0.124     9.733 f  L_reg/L_2b289052_remainder0_carry_i_12/O
                         net (fo=6, routed)           0.673    10.406    L_reg/L_2b289052_remainder0_carry_i_12_n_0
    SLICE_X52Y4          LUT3 (Prop_lut3_I0_O)        0.146    10.552 f  L_reg/L_2b289052_remainder0_carry_i_20/O
                         net (fo=2, routed)           0.834    11.385    L_reg/L_2b289052_remainder0_carry_i_20_n_0
    SLICE_X52Y3          LUT5 (Prop_lut5_I4_O)        0.328    11.713 r  L_reg/L_2b289052_remainder0_carry_i_10/O
                         net (fo=3, routed)           0.419    12.132    L_reg/L_2b289052_remainder0_carry_i_10_n_0
    SLICE_X53Y1          LUT4 (Prop_lut4_I1_O)        0.124    12.256 r  L_reg/L_2b289052_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    12.256    aseg_driver/decimal_renderer/i__carry_i_6__2[1]
    SLICE_X53Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.806 r  aseg_driver/decimal_renderer/L_2b289052_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.806    aseg_driver/decimal_renderer/L_2b289052_remainder0_carry_n_0
    SLICE_X53Y2          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.140 r  aseg_driver/decimal_renderer/L_2b289052_remainder0_carry__0/O[1]
                         net (fo=6, routed)           1.012    14.152    L_reg/L_2b289052_remainder0[5]
    SLICE_X55Y3          LUT3 (Prop_lut3_I2_O)        0.303    14.455 r  L_reg/i__carry__0_i_18/O
                         net (fo=8, routed)           1.173    15.628    L_reg/i__carry__0_i_18_n_0
    SLICE_X52Y2          LUT6 (Prop_lut6_I5_O)        0.124    15.752 r  L_reg/i__carry__1_i_15/O
                         net (fo=1, routed)           0.796    16.548    L_reg/i__carry__1_i_15_n_0
    SLICE_X52Y3          LUT5 (Prop_lut5_I3_O)        0.153    16.701 r  L_reg/i__carry__1_i_9/O
                         net (fo=6, routed)           1.287    17.988    L_reg/i__carry__1_i_9_n_0
    SLICE_X55Y0          LUT5 (Prop_lut5_I4_O)        0.359    18.347 f  L_reg/i__carry_i_19/O
                         net (fo=2, routed)           0.652    18.999    L_reg/i__carry_i_19_n_0
    SLICE_X55Y0          LUT3 (Prop_lut3_I0_O)        0.354    19.353 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.813    20.166    L_reg/i__carry_i_11_n_0
    SLICE_X55Y1          LUT2 (Prop_lut2_I1_O)        0.332    20.498 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.599    21.096    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X54Y2          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.616 r  aseg_driver/decimal_renderer/L_2b289052_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.616    aseg_driver/decimal_renderer/L_2b289052_remainder0_inferred__0/i__carry_n_0
    SLICE_X54Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.733 r  aseg_driver/decimal_renderer/L_2b289052_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.733    aseg_driver/decimal_renderer/L_2b289052_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X54Y4          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    22.048 r  aseg_driver/decimal_renderer/L_2b289052_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.966    23.015    L_reg/L_2b289052_remainder0_inferred__1/i__carry__2[3]
    SLICE_X57Y3          LUT5 (Prop_lut5_I0_O)        0.307    23.322 r  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.433    23.755    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X57Y3          LUT5 (Prop_lut5_I0_O)        0.124    23.879 r  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           0.820    24.699    aseg_driver/decimal_renderer/L_2b289052_remainder0_inferred__0/i__carry__0_0
    SLICE_X59Y1          LUT2 (Prop_lut2_I0_O)        0.124    24.823 r  aseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           0.855    25.678    L_reg/i__carry_i_13_0
    SLICE_X59Y0          LUT5 (Prop_lut5_I0_O)        0.152    25.830 r  L_reg/i__carry_i_23/O
                         net (fo=1, routed)           0.699    26.529    L_reg/i__carry_i_23_n_0
    SLICE_X58Y0          LUT6 (Prop_lut6_I0_O)        0.326    26.855 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.838    27.693    L_reg/i__carry_i_13_n_0
    SLICE_X58Y1          LUT3 (Prop_lut3_I1_O)        0.152    27.845 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.826    28.671    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X56Y1          LUT5 (Prop_lut5_I0_O)        0.326    28.997 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    28.997    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X56Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.530 r  aseg_driver/decimal_renderer/L_2b289052_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.530    aseg_driver/decimal_renderer/L_2b289052_remainder0_inferred__1/i__carry_n_0
    SLICE_X56Y2          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    29.769 r  aseg_driver/decimal_renderer/L_2b289052_remainder0_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           0.950    30.719    aseg_driver/decimal_renderer/L_2b289052_remainder0_inferred__1/i__carry__0_n_5
    SLICE_X57Y3          LUT6 (Prop_lut6_I4_O)        0.301    31.020 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.996    32.016    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X57Y2          LUT6 (Prop_lut6_I1_O)        0.124    32.140 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.819    32.959    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X57Y1          LUT6 (Prop_lut6_I2_O)        0.124    33.083 r  L_reg/aseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.894    33.977    L_reg/aseg_OBUF[10]_inst_i_7_n_0
    SLICE_X58Y1          LUT6 (Prop_lut6_I5_O)        0.124    34.101 r  L_reg/aseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.856    34.957    L_reg/aseg_OBUF[10]_inst_i_2_n_0
    SLICE_X58Y3          LUT3 (Prop_lut3_I0_O)        0.124    35.081 r  L_reg/aseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.717    38.798    aseg_OBUF[0]
    R10                  OBUF (Prop_obuf_I_O)         3.573    42.371 r  aseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    42.371    aseg[0]
    R10                                                               r  aseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.999ns  (logic 11.549ns (31.215%)  route 25.450ns (68.785%))
  Logic Levels:           31  (CARRY4=7 LUT2=2 LUT3=4 LUT4=2 LUT5=8 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.569     5.153    L_reg/clk_IBUF_BUFG
    SLICE_X57Y10         FDRE                                         r  L_reg/D_registers_q_reg[2][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y10         FDRE (Prop_fdre_C_Q)         0.419     5.572 f  L_reg/D_registers_q_reg[2][8]/Q
                         net (fo=18, routed)          2.589     8.162    L_reg/M_sm_pac[8]
    SLICE_X54Y6          LUT5 (Prop_lut5_I1_O)        0.299     8.461 f  L_reg/L_2b289052_remainder0_carry_i_24/O
                         net (fo=2, routed)           1.148     9.609    L_reg/L_2b289052_remainder0_carry_i_24_n_0
    SLICE_X53Y4          LUT6 (Prop_lut6_I3_O)        0.124     9.733 f  L_reg/L_2b289052_remainder0_carry_i_12/O
                         net (fo=6, routed)           0.673    10.406    L_reg/L_2b289052_remainder0_carry_i_12_n_0
    SLICE_X52Y4          LUT3 (Prop_lut3_I0_O)        0.146    10.552 f  L_reg/L_2b289052_remainder0_carry_i_20/O
                         net (fo=2, routed)           0.834    11.385    L_reg/L_2b289052_remainder0_carry_i_20_n_0
    SLICE_X52Y3          LUT5 (Prop_lut5_I4_O)        0.328    11.713 r  L_reg/L_2b289052_remainder0_carry_i_10/O
                         net (fo=3, routed)           0.419    12.132    L_reg/L_2b289052_remainder0_carry_i_10_n_0
    SLICE_X53Y1          LUT4 (Prop_lut4_I1_O)        0.124    12.256 r  L_reg/L_2b289052_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    12.256    aseg_driver/decimal_renderer/i__carry_i_6__2[1]
    SLICE_X53Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.806 r  aseg_driver/decimal_renderer/L_2b289052_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.806    aseg_driver/decimal_renderer/L_2b289052_remainder0_carry_n_0
    SLICE_X53Y2          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.140 r  aseg_driver/decimal_renderer/L_2b289052_remainder0_carry__0/O[1]
                         net (fo=6, routed)           1.012    14.152    L_reg/L_2b289052_remainder0[5]
    SLICE_X55Y3          LUT3 (Prop_lut3_I2_O)        0.303    14.455 r  L_reg/i__carry__0_i_18/O
                         net (fo=8, routed)           1.173    15.628    L_reg/i__carry__0_i_18_n_0
    SLICE_X52Y2          LUT6 (Prop_lut6_I5_O)        0.124    15.752 r  L_reg/i__carry__1_i_15/O
                         net (fo=1, routed)           0.796    16.548    L_reg/i__carry__1_i_15_n_0
    SLICE_X52Y3          LUT5 (Prop_lut5_I3_O)        0.153    16.701 r  L_reg/i__carry__1_i_9/O
                         net (fo=6, routed)           1.287    17.988    L_reg/i__carry__1_i_9_n_0
    SLICE_X55Y0          LUT5 (Prop_lut5_I4_O)        0.359    18.347 f  L_reg/i__carry_i_19/O
                         net (fo=2, routed)           0.652    18.999    L_reg/i__carry_i_19_n_0
    SLICE_X55Y0          LUT3 (Prop_lut3_I0_O)        0.354    19.353 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.813    20.166    L_reg/i__carry_i_11_n_0
    SLICE_X55Y1          LUT2 (Prop_lut2_I1_O)        0.332    20.498 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.599    21.096    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X54Y2          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.616 r  aseg_driver/decimal_renderer/L_2b289052_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.616    aseg_driver/decimal_renderer/L_2b289052_remainder0_inferred__0/i__carry_n_0
    SLICE_X54Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.733 r  aseg_driver/decimal_renderer/L_2b289052_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.733    aseg_driver/decimal_renderer/L_2b289052_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X54Y4          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    22.048 r  aseg_driver/decimal_renderer/L_2b289052_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.966    23.015    L_reg/L_2b289052_remainder0_inferred__1/i__carry__2[3]
    SLICE_X57Y3          LUT5 (Prop_lut5_I0_O)        0.307    23.322 r  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.433    23.755    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X57Y3          LUT5 (Prop_lut5_I0_O)        0.124    23.879 r  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           0.820    24.699    aseg_driver/decimal_renderer/L_2b289052_remainder0_inferred__0/i__carry__0_0
    SLICE_X59Y1          LUT2 (Prop_lut2_I0_O)        0.124    24.823 r  aseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           0.855    25.678    L_reg/i__carry_i_13_0
    SLICE_X59Y0          LUT5 (Prop_lut5_I0_O)        0.152    25.830 r  L_reg/i__carry_i_23/O
                         net (fo=1, routed)           0.699    26.529    L_reg/i__carry_i_23_n_0
    SLICE_X58Y0          LUT6 (Prop_lut6_I0_O)        0.326    26.855 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.838    27.693    L_reg/i__carry_i_13_n_0
    SLICE_X58Y1          LUT3 (Prop_lut3_I1_O)        0.152    27.845 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.826    28.671    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X56Y1          LUT5 (Prop_lut5_I0_O)        0.326    28.997 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    28.997    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X56Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.530 r  aseg_driver/decimal_renderer/L_2b289052_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.530    aseg_driver/decimal_renderer/L_2b289052_remainder0_inferred__1/i__carry_n_0
    SLICE_X56Y2          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    29.769 r  aseg_driver/decimal_renderer/L_2b289052_remainder0_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           0.950    30.719    aseg_driver/decimal_renderer/L_2b289052_remainder0_inferred__1/i__carry__0_n_5
    SLICE_X57Y3          LUT6 (Prop_lut6_I4_O)        0.301    31.020 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.996    32.016    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X57Y2          LUT6 (Prop_lut6_I1_O)        0.124    32.140 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.817    32.957    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X57Y1          LUT6 (Prop_lut6_I1_O)        0.124    33.081 f  L_reg/aseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.665    33.745    L_reg/aseg_OBUF[10]_inst_i_14_n_0
    SLICE_X58Y1          LUT6 (Prop_lut6_I5_O)        0.124    33.869 r  L_reg/aseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.867    34.736    L_reg/aseg_OBUF[10]_inst_i_4_n_0
    SLICE_X58Y3          LUT4 (Prop_lut4_I3_O)        0.124    34.860 r  L_reg/aseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.724    38.584    aseg_OBUF[1]
    R11                  OBUF (Prop_obuf_I_O)         3.568    42.152 r  aseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    42.152    aseg[1]
    R11                                                               r  aseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.808ns  (logic 11.947ns (32.457%)  route 24.861ns (67.543%))
  Logic Levels:           33  (CARRY4=9 LUT2=2 LUT3=4 LUT4=2 LUT5=8 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.569     5.153    L_reg/clk_IBUF_BUFG
    SLICE_X56Y10         FDRE                                         r  L_reg/D_registers_q_reg[6][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y10         FDRE (Prop_fdre_C_Q)         0.518     5.671 f  L_reg/D_registers_q_reg[6][6]/Q
                         net (fo=15, routed)          1.332     7.003    L_reg/M_sm_timer[6]
    SLICE_X57Y15         LUT5 (Prop_lut5_I3_O)        0.124     7.127 f  L_reg/L_2b289052_remainder0_carry_i_24__1/O
                         net (fo=2, routed)           0.805     7.932    L_reg/L_2b289052_remainder0_carry_i_24__1_n_0
    SLICE_X57Y14         LUT6 (Prop_lut6_I3_O)        0.124     8.056 f  L_reg/L_2b289052_remainder0_carry_i_12__1/O
                         net (fo=6, routed)           0.829     8.885    L_reg/L_2b289052_remainder0_carry_i_12__1_n_0
    SLICE_X56Y14         LUT3 (Prop_lut3_I0_O)        0.152     9.037 f  L_reg/L_2b289052_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.684     9.721    L_reg/L_2b289052_remainder0_carry_i_20__1_n_0
    SLICE_X56Y14         LUT5 (Prop_lut5_I4_O)        0.374    10.095 r  L_reg/L_2b289052_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.965    11.060    L_reg/L_2b289052_remainder0_carry_i_10__1_n_0
    SLICE_X56Y15         LUT4 (Prop_lut4_I1_O)        0.328    11.388 r  L_reg/L_2b289052_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    11.388    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X56Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.921 r  timerseg_driver/decimal_renderer/L_2b289052_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.921    timerseg_driver/decimal_renderer/L_2b289052_remainder0_carry_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.140 f  timerseg_driver/decimal_renderer/L_2b289052_remainder0_carry__0/O[0]
                         net (fo=6, routed)           0.988    13.127    L_reg/L_2b289052_remainder0_3[4]
    SLICE_X60Y17         LUT3 (Prop_lut3_I0_O)        0.321    13.448 f  L_reg/i__carry__1_i_14__1/O
                         net (fo=8, routed)           0.838    14.286    L_reg/i__carry__1_i_14__1_n_0
    SLICE_X59Y15         LUT5 (Prop_lut5_I2_O)        0.348    14.634 r  L_reg/i__carry_i_25__4/O
                         net (fo=1, routed)           0.953    15.587    L_reg/i__carry_i_25__4_n_0
    SLICE_X59Y19         LUT6 (Prop_lut6_I5_O)        0.124    15.711 f  L_reg/i__carry_i_22__1/O
                         net (fo=4, routed)           1.115    16.826    L_reg/i__carry_i_22__1_n_0
    SLICE_X61Y17         LUT5 (Prop_lut5_I3_O)        0.152    16.978 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.793    17.771    L_reg/i__carry_i_19__3_n_0
    SLICE_X59Y17         LUT3 (Prop_lut3_I0_O)        0.354    18.125 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.719    18.844    L_reg/i__carry_i_11__3_n_0
    SLICE_X59Y14         LUT2 (Prop_lut2_I1_O)        0.326    19.170 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.609    19.779    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X58Y16         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.286 r  timerseg_driver/decimal_renderer/L_2b289052_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.286    timerseg_driver/decimal_renderer/L_2b289052_remainder0_inferred__0/i__carry_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.400 r  timerseg_driver/decimal_renderer/L_2b289052_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.400    timerseg_driver/decimal_renderer/L_2b289052_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.639 r  timerseg_driver/decimal_renderer/L_2b289052_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.093    21.733    L_reg/L_2b289052_remainder0_inferred__1/i__carry__2_1[2]
    SLICE_X60Y15         LUT5 (Prop_lut5_I1_O)        0.302    22.035 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.499    22.533    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X60Y15         LUT5 (Prop_lut5_I0_O)        0.124    22.657 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.865    23.522    timerseg_driver/decimal_renderer/L_2b289052_remainder0_inferred__0/i__carry__0_0
    SLICE_X63Y14         LUT2 (Prop_lut2_I0_O)        0.124    23.646 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.854    24.500    L_reg/i__carry_i_13__3_0
    SLICE_X62Y13         LUT5 (Prop_lut5_I0_O)        0.152    24.652 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           0.862    25.515    L_reg/i__carry_i_23__3_n_0
    SLICE_X62Y13         LUT6 (Prop_lut6_I0_O)        0.326    25.841 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.623    26.464    L_reg/i__carry_i_13__3_n_0
    SLICE_X60Y13         LUT3 (Prop_lut3_I1_O)        0.150    26.614 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           1.060    27.674    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X61Y13         LUT5 (Prop_lut5_I0_O)        0.328    28.002 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.002    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X61Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.552 r  timerseg_driver/decimal_renderer/L_2b289052_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.552    timerseg_driver/decimal_renderer/L_2b289052_remainder0_inferred__1/i__carry_n_0
    SLICE_X61Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.666 r  timerseg_driver/decimal_renderer/L_2b289052_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.666    timerseg_driver/decimal_renderer/L_2b289052_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X61Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.780 r  timerseg_driver/decimal_renderer/L_2b289052_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.780    timerseg_driver/decimal_renderer/L_2b289052_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X61Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.002 f  timerseg_driver/decimal_renderer/L_2b289052_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.834    29.835    timerseg_driver/decimal_renderer/L_2b289052_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X60Y15         LUT6 (Prop_lut6_I5_O)        0.299    30.134 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           1.020    31.154    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X60Y14         LUT6 (Prop_lut6_I1_O)        0.124    31.278 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.969    32.247    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X62Y14         LUT6 (Prop_lut6_I1_O)        0.124    32.371 r  L_reg/timerseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.669    33.040    L_reg/timerseg_OBUF[10]_inst_i_14_n_0
    SLICE_X62Y14         LUT6 (Prop_lut6_I5_O)        0.124    33.164 f  L_reg/timerseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.957    34.120    L_reg/timerseg_OBUF[10]_inst_i_4_n_0
    SLICE_X62Y17         LUT4 (Prop_lut4_I3_O)        0.152    34.272 r  L_reg/timerseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.928    38.201    timerseg_OBUF[4]
    A2                   OBUF (Prop_obuf_I_O)         3.761    41.961 r  timerseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    41.961    timerseg[4]
    A2                                                                r  timerseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.804ns  (logic 11.943ns (32.450%)  route 24.861ns (67.550%))
  Logic Levels:           33  (CARRY4=9 LUT2=2 LUT3=4 LUT4=2 LUT5=8 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.569     5.153    L_reg/clk_IBUF_BUFG
    SLICE_X56Y10         FDRE                                         r  L_reg/D_registers_q_reg[6][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y10         FDRE (Prop_fdre_C_Q)         0.518     5.671 f  L_reg/D_registers_q_reg[6][6]/Q
                         net (fo=15, routed)          1.332     7.003    L_reg/M_sm_timer[6]
    SLICE_X57Y15         LUT5 (Prop_lut5_I3_O)        0.124     7.127 f  L_reg/L_2b289052_remainder0_carry_i_24__1/O
                         net (fo=2, routed)           0.805     7.932    L_reg/L_2b289052_remainder0_carry_i_24__1_n_0
    SLICE_X57Y14         LUT6 (Prop_lut6_I3_O)        0.124     8.056 f  L_reg/L_2b289052_remainder0_carry_i_12__1/O
                         net (fo=6, routed)           0.829     8.885    L_reg/L_2b289052_remainder0_carry_i_12__1_n_0
    SLICE_X56Y14         LUT3 (Prop_lut3_I0_O)        0.152     9.037 f  L_reg/L_2b289052_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.684     9.721    L_reg/L_2b289052_remainder0_carry_i_20__1_n_0
    SLICE_X56Y14         LUT5 (Prop_lut5_I4_O)        0.374    10.095 r  L_reg/L_2b289052_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.965    11.060    L_reg/L_2b289052_remainder0_carry_i_10__1_n_0
    SLICE_X56Y15         LUT4 (Prop_lut4_I1_O)        0.328    11.388 r  L_reg/L_2b289052_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    11.388    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X56Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.921 r  timerseg_driver/decimal_renderer/L_2b289052_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.921    timerseg_driver/decimal_renderer/L_2b289052_remainder0_carry_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.140 f  timerseg_driver/decimal_renderer/L_2b289052_remainder0_carry__0/O[0]
                         net (fo=6, routed)           0.988    13.127    L_reg/L_2b289052_remainder0_3[4]
    SLICE_X60Y17         LUT3 (Prop_lut3_I0_O)        0.321    13.448 f  L_reg/i__carry__1_i_14__1/O
                         net (fo=8, routed)           0.838    14.286    L_reg/i__carry__1_i_14__1_n_0
    SLICE_X59Y15         LUT5 (Prop_lut5_I2_O)        0.348    14.634 r  L_reg/i__carry_i_25__4/O
                         net (fo=1, routed)           0.953    15.587    L_reg/i__carry_i_25__4_n_0
    SLICE_X59Y19         LUT6 (Prop_lut6_I5_O)        0.124    15.711 f  L_reg/i__carry_i_22__1/O
                         net (fo=4, routed)           1.115    16.826    L_reg/i__carry_i_22__1_n_0
    SLICE_X61Y17         LUT5 (Prop_lut5_I3_O)        0.152    16.978 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.793    17.771    L_reg/i__carry_i_19__3_n_0
    SLICE_X59Y17         LUT3 (Prop_lut3_I0_O)        0.354    18.125 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.719    18.844    L_reg/i__carry_i_11__3_n_0
    SLICE_X59Y14         LUT2 (Prop_lut2_I1_O)        0.326    19.170 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.609    19.779    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X58Y16         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.286 r  timerseg_driver/decimal_renderer/L_2b289052_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.286    timerseg_driver/decimal_renderer/L_2b289052_remainder0_inferred__0/i__carry_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.400 r  timerseg_driver/decimal_renderer/L_2b289052_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.400    timerseg_driver/decimal_renderer/L_2b289052_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.639 r  timerseg_driver/decimal_renderer/L_2b289052_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.093    21.733    L_reg/L_2b289052_remainder0_inferred__1/i__carry__2_1[2]
    SLICE_X60Y15         LUT5 (Prop_lut5_I1_O)        0.302    22.035 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.499    22.533    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X60Y15         LUT5 (Prop_lut5_I0_O)        0.124    22.657 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.865    23.522    timerseg_driver/decimal_renderer/L_2b289052_remainder0_inferred__0/i__carry__0_0
    SLICE_X63Y14         LUT2 (Prop_lut2_I0_O)        0.124    23.646 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.854    24.500    L_reg/i__carry_i_13__3_0
    SLICE_X62Y13         LUT5 (Prop_lut5_I0_O)        0.152    24.652 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           0.862    25.515    L_reg/i__carry_i_23__3_n_0
    SLICE_X62Y13         LUT6 (Prop_lut6_I0_O)        0.326    25.841 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.623    26.464    L_reg/i__carry_i_13__3_n_0
    SLICE_X60Y13         LUT3 (Prop_lut3_I1_O)        0.150    26.614 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           1.060    27.674    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X61Y13         LUT5 (Prop_lut5_I0_O)        0.328    28.002 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.002    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X61Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.552 r  timerseg_driver/decimal_renderer/L_2b289052_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.552    timerseg_driver/decimal_renderer/L_2b289052_remainder0_inferred__1/i__carry_n_0
    SLICE_X61Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.666 r  timerseg_driver/decimal_renderer/L_2b289052_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.666    timerseg_driver/decimal_renderer/L_2b289052_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X61Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.780 r  timerseg_driver/decimal_renderer/L_2b289052_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.780    timerseg_driver/decimal_renderer/L_2b289052_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X61Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.002 r  timerseg_driver/decimal_renderer/L_2b289052_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.834    29.835    timerseg_driver/decimal_renderer/L_2b289052_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X60Y15         LUT6 (Prop_lut6_I5_O)        0.299    30.134 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           1.020    31.154    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X60Y14         LUT6 (Prop_lut6_I1_O)        0.124    31.278 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.969    32.247    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X62Y14         LUT6 (Prop_lut6_I1_O)        0.124    32.371 f  L_reg/timerseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.669    33.040    L_reg/timerseg_OBUF[10]_inst_i_14_n_0
    SLICE_X62Y14         LUT6 (Prop_lut6_I5_O)        0.124    33.164 r  L_reg/timerseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.959    34.123    L_reg/timerseg_OBUF[10]_inst_i_4_n_0
    SLICE_X62Y17         LUT4 (Prop_lut4_I3_O)        0.152    34.275 r  L_reg/timerseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.926    38.201    timerseg_OBUF[3]
    C1                   OBUF (Prop_obuf_I_O)         3.757    41.958 r  timerseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    41.958    timerseg[3]
    C1                                                                r  timerseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.786ns  (logic 11.714ns (31.842%)  route 25.072ns (68.158%))
  Logic Levels:           33  (CARRY4=9 LUT2=2 LUT3=4 LUT4=2 LUT5=8 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.569     5.153    L_reg/clk_IBUF_BUFG
    SLICE_X56Y10         FDRE                                         r  L_reg/D_registers_q_reg[6][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y10         FDRE (Prop_fdre_C_Q)         0.518     5.671 f  L_reg/D_registers_q_reg[6][6]/Q
                         net (fo=15, routed)          1.332     7.003    L_reg/M_sm_timer[6]
    SLICE_X57Y15         LUT5 (Prop_lut5_I3_O)        0.124     7.127 f  L_reg/L_2b289052_remainder0_carry_i_24__1/O
                         net (fo=2, routed)           0.805     7.932    L_reg/L_2b289052_remainder0_carry_i_24__1_n_0
    SLICE_X57Y14         LUT6 (Prop_lut6_I3_O)        0.124     8.056 f  L_reg/L_2b289052_remainder0_carry_i_12__1/O
                         net (fo=6, routed)           0.829     8.885    L_reg/L_2b289052_remainder0_carry_i_12__1_n_0
    SLICE_X56Y14         LUT3 (Prop_lut3_I0_O)        0.152     9.037 f  L_reg/L_2b289052_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.684     9.721    L_reg/L_2b289052_remainder0_carry_i_20__1_n_0
    SLICE_X56Y14         LUT5 (Prop_lut5_I4_O)        0.374    10.095 r  L_reg/L_2b289052_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.965    11.060    L_reg/L_2b289052_remainder0_carry_i_10__1_n_0
    SLICE_X56Y15         LUT4 (Prop_lut4_I1_O)        0.328    11.388 r  L_reg/L_2b289052_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    11.388    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X56Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.921 r  timerseg_driver/decimal_renderer/L_2b289052_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.921    timerseg_driver/decimal_renderer/L_2b289052_remainder0_carry_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.140 f  timerseg_driver/decimal_renderer/L_2b289052_remainder0_carry__0/O[0]
                         net (fo=6, routed)           0.988    13.127    L_reg/L_2b289052_remainder0_3[4]
    SLICE_X60Y17         LUT3 (Prop_lut3_I0_O)        0.321    13.448 f  L_reg/i__carry__1_i_14__1/O
                         net (fo=8, routed)           0.838    14.286    L_reg/i__carry__1_i_14__1_n_0
    SLICE_X59Y15         LUT5 (Prop_lut5_I2_O)        0.348    14.634 r  L_reg/i__carry_i_25__4/O
                         net (fo=1, routed)           0.953    15.587    L_reg/i__carry_i_25__4_n_0
    SLICE_X59Y19         LUT6 (Prop_lut6_I5_O)        0.124    15.711 f  L_reg/i__carry_i_22__1/O
                         net (fo=4, routed)           1.115    16.826    L_reg/i__carry_i_22__1_n_0
    SLICE_X61Y17         LUT5 (Prop_lut5_I3_O)        0.152    16.978 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.793    17.771    L_reg/i__carry_i_19__3_n_0
    SLICE_X59Y17         LUT3 (Prop_lut3_I0_O)        0.354    18.125 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.719    18.844    L_reg/i__carry_i_11__3_n_0
    SLICE_X59Y14         LUT2 (Prop_lut2_I1_O)        0.326    19.170 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.609    19.779    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X58Y16         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.286 r  timerseg_driver/decimal_renderer/L_2b289052_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.286    timerseg_driver/decimal_renderer/L_2b289052_remainder0_inferred__0/i__carry_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.400 r  timerseg_driver/decimal_renderer/L_2b289052_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.400    timerseg_driver/decimal_renderer/L_2b289052_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.639 r  timerseg_driver/decimal_renderer/L_2b289052_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.093    21.733    L_reg/L_2b289052_remainder0_inferred__1/i__carry__2_1[2]
    SLICE_X60Y15         LUT5 (Prop_lut5_I1_O)        0.302    22.035 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.499    22.533    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X60Y15         LUT5 (Prop_lut5_I0_O)        0.124    22.657 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.865    23.522    timerseg_driver/decimal_renderer/L_2b289052_remainder0_inferred__0/i__carry__0_0
    SLICE_X63Y14         LUT2 (Prop_lut2_I0_O)        0.124    23.646 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.854    24.500    L_reg/i__carry_i_13__3_0
    SLICE_X62Y13         LUT5 (Prop_lut5_I0_O)        0.152    24.652 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           0.862    25.515    L_reg/i__carry_i_23__3_n_0
    SLICE_X62Y13         LUT6 (Prop_lut6_I0_O)        0.326    25.841 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.623    26.464    L_reg/i__carry_i_13__3_n_0
    SLICE_X60Y13         LUT3 (Prop_lut3_I1_O)        0.150    26.614 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           1.060    27.674    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X61Y13         LUT5 (Prop_lut5_I0_O)        0.328    28.002 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.002    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X61Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.552 r  timerseg_driver/decimal_renderer/L_2b289052_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.552    timerseg_driver/decimal_renderer/L_2b289052_remainder0_inferred__1/i__carry_n_0
    SLICE_X61Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.666 r  timerseg_driver/decimal_renderer/L_2b289052_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.666    timerseg_driver/decimal_renderer/L_2b289052_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X61Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.780 r  timerseg_driver/decimal_renderer/L_2b289052_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.780    timerseg_driver/decimal_renderer/L_2b289052_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X61Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.002 r  timerseg_driver/decimal_renderer/L_2b289052_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.834    29.835    timerseg_driver/decimal_renderer/L_2b289052_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X60Y15         LUT6 (Prop_lut6_I5_O)        0.299    30.134 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           1.020    31.154    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X60Y14         LUT6 (Prop_lut6_I1_O)        0.124    31.278 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.868    32.146    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X60Y14         LUT6 (Prop_lut6_I2_O)        0.124    32.270 r  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.769    33.039    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X62Y14         LUT6 (Prop_lut6_I5_O)        0.124    33.163 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.114    34.277    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X62Y17         LUT4 (Prop_lut4_I0_O)        0.124    34.401 r  L_reg/timerseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.983    38.384    timerseg_OBUF[6]
    C2                   OBUF (Prop_obuf_I_O)         3.555    41.939 r  timerseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    41.939    timerseg[6]
    C2                                                                r  timerseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.776ns  (logic 11.711ns (31.845%)  route 25.065ns (68.155%))
  Logic Levels:           33  (CARRY4=9 LUT2=2 LUT3=5 LUT4=1 LUT5=8 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.569     5.153    L_reg/clk_IBUF_BUFG
    SLICE_X56Y10         FDRE                                         r  L_reg/D_registers_q_reg[6][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y10         FDRE (Prop_fdre_C_Q)         0.518     5.671 f  L_reg/D_registers_q_reg[6][6]/Q
                         net (fo=15, routed)          1.332     7.003    L_reg/M_sm_timer[6]
    SLICE_X57Y15         LUT5 (Prop_lut5_I3_O)        0.124     7.127 f  L_reg/L_2b289052_remainder0_carry_i_24__1/O
                         net (fo=2, routed)           0.805     7.932    L_reg/L_2b289052_remainder0_carry_i_24__1_n_0
    SLICE_X57Y14         LUT6 (Prop_lut6_I3_O)        0.124     8.056 f  L_reg/L_2b289052_remainder0_carry_i_12__1/O
                         net (fo=6, routed)           0.829     8.885    L_reg/L_2b289052_remainder0_carry_i_12__1_n_0
    SLICE_X56Y14         LUT3 (Prop_lut3_I0_O)        0.152     9.037 f  L_reg/L_2b289052_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.684     9.721    L_reg/L_2b289052_remainder0_carry_i_20__1_n_0
    SLICE_X56Y14         LUT5 (Prop_lut5_I4_O)        0.374    10.095 r  L_reg/L_2b289052_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.965    11.060    L_reg/L_2b289052_remainder0_carry_i_10__1_n_0
    SLICE_X56Y15         LUT4 (Prop_lut4_I1_O)        0.328    11.388 r  L_reg/L_2b289052_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    11.388    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X56Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.921 r  timerseg_driver/decimal_renderer/L_2b289052_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.921    timerseg_driver/decimal_renderer/L_2b289052_remainder0_carry_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.140 f  timerseg_driver/decimal_renderer/L_2b289052_remainder0_carry__0/O[0]
                         net (fo=6, routed)           0.988    13.127    L_reg/L_2b289052_remainder0_3[4]
    SLICE_X60Y17         LUT3 (Prop_lut3_I0_O)        0.321    13.448 f  L_reg/i__carry__1_i_14__1/O
                         net (fo=8, routed)           0.838    14.286    L_reg/i__carry__1_i_14__1_n_0
    SLICE_X59Y15         LUT5 (Prop_lut5_I2_O)        0.348    14.634 r  L_reg/i__carry_i_25__4/O
                         net (fo=1, routed)           0.953    15.587    L_reg/i__carry_i_25__4_n_0
    SLICE_X59Y19         LUT6 (Prop_lut6_I5_O)        0.124    15.711 f  L_reg/i__carry_i_22__1/O
                         net (fo=4, routed)           1.115    16.826    L_reg/i__carry_i_22__1_n_0
    SLICE_X61Y17         LUT5 (Prop_lut5_I3_O)        0.152    16.978 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.793    17.771    L_reg/i__carry_i_19__3_n_0
    SLICE_X59Y17         LUT3 (Prop_lut3_I0_O)        0.354    18.125 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.719    18.844    L_reg/i__carry_i_11__3_n_0
    SLICE_X59Y14         LUT2 (Prop_lut2_I1_O)        0.326    19.170 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.609    19.779    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X58Y16         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.286 r  timerseg_driver/decimal_renderer/L_2b289052_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.286    timerseg_driver/decimal_renderer/L_2b289052_remainder0_inferred__0/i__carry_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.400 r  timerseg_driver/decimal_renderer/L_2b289052_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.400    timerseg_driver/decimal_renderer/L_2b289052_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.639 r  timerseg_driver/decimal_renderer/L_2b289052_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.093    21.733    L_reg/L_2b289052_remainder0_inferred__1/i__carry__2_1[2]
    SLICE_X60Y15         LUT5 (Prop_lut5_I1_O)        0.302    22.035 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.499    22.533    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X60Y15         LUT5 (Prop_lut5_I0_O)        0.124    22.657 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.865    23.522    timerseg_driver/decimal_renderer/L_2b289052_remainder0_inferred__0/i__carry__0_0
    SLICE_X63Y14         LUT2 (Prop_lut2_I0_O)        0.124    23.646 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.854    24.500    L_reg/i__carry_i_13__3_0
    SLICE_X62Y13         LUT5 (Prop_lut5_I0_O)        0.152    24.652 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           0.862    25.515    L_reg/i__carry_i_23__3_n_0
    SLICE_X62Y13         LUT6 (Prop_lut6_I0_O)        0.326    25.841 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.623    26.464    L_reg/i__carry_i_13__3_n_0
    SLICE_X60Y13         LUT3 (Prop_lut3_I1_O)        0.150    26.614 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           1.060    27.674    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X61Y13         LUT5 (Prop_lut5_I0_O)        0.328    28.002 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.002    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X61Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.552 r  timerseg_driver/decimal_renderer/L_2b289052_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.552    timerseg_driver/decimal_renderer/L_2b289052_remainder0_inferred__1/i__carry_n_0
    SLICE_X61Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.666 r  timerseg_driver/decimal_renderer/L_2b289052_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.666    timerseg_driver/decimal_renderer/L_2b289052_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X61Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.780 r  timerseg_driver/decimal_renderer/L_2b289052_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.780    timerseg_driver/decimal_renderer/L_2b289052_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X61Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.002 r  timerseg_driver/decimal_renderer/L_2b289052_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.834    29.835    timerseg_driver/decimal_renderer/L_2b289052_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X60Y15         LUT6 (Prop_lut6_I5_O)        0.299    30.134 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           1.020    31.154    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X60Y14         LUT6 (Prop_lut6_I1_O)        0.124    31.278 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.868    32.146    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X60Y14         LUT6 (Prop_lut6_I2_O)        0.124    32.270 r  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.769    33.039    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X62Y14         LUT6 (Prop_lut6_I5_O)        0.124    33.163 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.108    34.272    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X62Y17         LUT3 (Prop_lut3_I0_O)        0.124    34.396 r  L_reg/timerseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.981    38.376    timerseg_OBUF[0]
    D1                   OBUF (Prop_obuf_I_O)         3.553    41.930 r  timerseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    41.930    timerseg[0]
    D1                                                                r  timerseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.746ns  (logic 11.753ns (31.985%)  route 24.993ns (68.015%))
  Logic Levels:           31  (CARRY4=7 LUT2=2 LUT3=4 LUT4=2 LUT5=8 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.569     5.153    L_reg/clk_IBUF_BUFG
    SLICE_X57Y10         FDRE                                         r  L_reg/D_registers_q_reg[2][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y10         FDRE (Prop_fdre_C_Q)         0.419     5.572 f  L_reg/D_registers_q_reg[2][8]/Q
                         net (fo=18, routed)          2.589     8.162    L_reg/M_sm_pac[8]
    SLICE_X54Y6          LUT5 (Prop_lut5_I1_O)        0.299     8.461 f  L_reg/L_2b289052_remainder0_carry_i_24/O
                         net (fo=2, routed)           1.148     9.609    L_reg/L_2b289052_remainder0_carry_i_24_n_0
    SLICE_X53Y4          LUT6 (Prop_lut6_I3_O)        0.124     9.733 f  L_reg/L_2b289052_remainder0_carry_i_12/O
                         net (fo=6, routed)           0.673    10.406    L_reg/L_2b289052_remainder0_carry_i_12_n_0
    SLICE_X52Y4          LUT3 (Prop_lut3_I0_O)        0.146    10.552 f  L_reg/L_2b289052_remainder0_carry_i_20/O
                         net (fo=2, routed)           0.834    11.385    L_reg/L_2b289052_remainder0_carry_i_20_n_0
    SLICE_X52Y3          LUT5 (Prop_lut5_I4_O)        0.328    11.713 r  L_reg/L_2b289052_remainder0_carry_i_10/O
                         net (fo=3, routed)           0.419    12.132    L_reg/L_2b289052_remainder0_carry_i_10_n_0
    SLICE_X53Y1          LUT4 (Prop_lut4_I1_O)        0.124    12.256 r  L_reg/L_2b289052_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    12.256    aseg_driver/decimal_renderer/i__carry_i_6__2[1]
    SLICE_X53Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.806 r  aseg_driver/decimal_renderer/L_2b289052_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.806    aseg_driver/decimal_renderer/L_2b289052_remainder0_carry_n_0
    SLICE_X53Y2          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.140 r  aseg_driver/decimal_renderer/L_2b289052_remainder0_carry__0/O[1]
                         net (fo=6, routed)           1.012    14.152    L_reg/L_2b289052_remainder0[5]
    SLICE_X55Y3          LUT3 (Prop_lut3_I2_O)        0.303    14.455 r  L_reg/i__carry__0_i_18/O
                         net (fo=8, routed)           1.173    15.628    L_reg/i__carry__0_i_18_n_0
    SLICE_X52Y2          LUT6 (Prop_lut6_I5_O)        0.124    15.752 r  L_reg/i__carry__1_i_15/O
                         net (fo=1, routed)           0.796    16.548    L_reg/i__carry__1_i_15_n_0
    SLICE_X52Y3          LUT5 (Prop_lut5_I3_O)        0.153    16.701 r  L_reg/i__carry__1_i_9/O
                         net (fo=6, routed)           1.287    17.988    L_reg/i__carry__1_i_9_n_0
    SLICE_X55Y0          LUT5 (Prop_lut5_I4_O)        0.359    18.347 f  L_reg/i__carry_i_19/O
                         net (fo=2, routed)           0.652    18.999    L_reg/i__carry_i_19_n_0
    SLICE_X55Y0          LUT3 (Prop_lut3_I0_O)        0.354    19.353 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.813    20.166    L_reg/i__carry_i_11_n_0
    SLICE_X55Y1          LUT2 (Prop_lut2_I1_O)        0.332    20.498 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.599    21.096    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X54Y2          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.616 r  aseg_driver/decimal_renderer/L_2b289052_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.616    aseg_driver/decimal_renderer/L_2b289052_remainder0_inferred__0/i__carry_n_0
    SLICE_X54Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.733 r  aseg_driver/decimal_renderer/L_2b289052_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.733    aseg_driver/decimal_renderer/L_2b289052_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X54Y4          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    22.048 r  aseg_driver/decimal_renderer/L_2b289052_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.966    23.015    L_reg/L_2b289052_remainder0_inferred__1/i__carry__2[3]
    SLICE_X57Y3          LUT5 (Prop_lut5_I0_O)        0.307    23.322 r  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.433    23.755    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X57Y3          LUT5 (Prop_lut5_I0_O)        0.124    23.879 r  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           0.820    24.699    aseg_driver/decimal_renderer/L_2b289052_remainder0_inferred__0/i__carry__0_0
    SLICE_X59Y1          LUT2 (Prop_lut2_I0_O)        0.124    24.823 r  aseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           0.855    25.678    L_reg/i__carry_i_13_0
    SLICE_X59Y0          LUT5 (Prop_lut5_I0_O)        0.152    25.830 r  L_reg/i__carry_i_23/O
                         net (fo=1, routed)           0.699    26.529    L_reg/i__carry_i_23_n_0
    SLICE_X58Y0          LUT6 (Prop_lut6_I0_O)        0.326    26.855 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.838    27.693    L_reg/i__carry_i_13_n_0
    SLICE_X58Y1          LUT3 (Prop_lut3_I1_O)        0.152    27.845 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.826    28.671    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X56Y1          LUT5 (Prop_lut5_I0_O)        0.326    28.997 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    28.997    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X56Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.530 r  aseg_driver/decimal_renderer/L_2b289052_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.530    aseg_driver/decimal_renderer/L_2b289052_remainder0_inferred__1/i__carry_n_0
    SLICE_X56Y2          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    29.769 r  aseg_driver/decimal_renderer/L_2b289052_remainder0_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           0.950    30.719    aseg_driver/decimal_renderer/L_2b289052_remainder0_inferred__1/i__carry__0_n_5
    SLICE_X57Y3          LUT6 (Prop_lut6_I4_O)        0.301    31.020 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.996    32.016    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X57Y2          LUT6 (Prop_lut6_I1_O)        0.124    32.140 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.819    32.959    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X57Y1          LUT6 (Prop_lut6_I2_O)        0.124    33.083 r  L_reg/aseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.894    33.977    L_reg/aseg_OBUF[10]_inst_i_7_n_0
    SLICE_X58Y1          LUT6 (Prop_lut6_I5_O)        0.124    34.101 r  L_reg/aseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.819    34.920    L_reg/aseg_OBUF[10]_inst_i_2_n_0
    SLICE_X58Y3          LUT4 (Prop_lut4_I0_O)        0.152    35.072 r  L_reg/aseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           3.084    38.155    aseg_OBUF[10]
    N1                   OBUF (Prop_obuf_I_O)         3.744    41.900 r  aseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    41.900    aseg[10]
    N1                                                                r  aseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.743ns  (logic 11.519ns (31.351%)  route 25.224ns (68.649%))
  Logic Levels:           31  (CARRY4=7 LUT2=2 LUT3=4 LUT4=2 LUT5=8 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.569     5.153    L_reg/clk_IBUF_BUFG
    SLICE_X57Y10         FDRE                                         r  L_reg/D_registers_q_reg[2][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y10         FDRE (Prop_fdre_C_Q)         0.419     5.572 f  L_reg/D_registers_q_reg[2][8]/Q
                         net (fo=18, routed)          2.589     8.162    L_reg/M_sm_pac[8]
    SLICE_X54Y6          LUT5 (Prop_lut5_I1_O)        0.299     8.461 f  L_reg/L_2b289052_remainder0_carry_i_24/O
                         net (fo=2, routed)           1.148     9.609    L_reg/L_2b289052_remainder0_carry_i_24_n_0
    SLICE_X53Y4          LUT6 (Prop_lut6_I3_O)        0.124     9.733 f  L_reg/L_2b289052_remainder0_carry_i_12/O
                         net (fo=6, routed)           0.673    10.406    L_reg/L_2b289052_remainder0_carry_i_12_n_0
    SLICE_X52Y4          LUT3 (Prop_lut3_I0_O)        0.146    10.552 f  L_reg/L_2b289052_remainder0_carry_i_20/O
                         net (fo=2, routed)           0.834    11.385    L_reg/L_2b289052_remainder0_carry_i_20_n_0
    SLICE_X52Y3          LUT5 (Prop_lut5_I4_O)        0.328    11.713 r  L_reg/L_2b289052_remainder0_carry_i_10/O
                         net (fo=3, routed)           0.419    12.132    L_reg/L_2b289052_remainder0_carry_i_10_n_0
    SLICE_X53Y1          LUT4 (Prop_lut4_I1_O)        0.124    12.256 r  L_reg/L_2b289052_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    12.256    aseg_driver/decimal_renderer/i__carry_i_6__2[1]
    SLICE_X53Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.806 r  aseg_driver/decimal_renderer/L_2b289052_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.806    aseg_driver/decimal_renderer/L_2b289052_remainder0_carry_n_0
    SLICE_X53Y2          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.140 r  aseg_driver/decimal_renderer/L_2b289052_remainder0_carry__0/O[1]
                         net (fo=6, routed)           1.012    14.152    L_reg/L_2b289052_remainder0[5]
    SLICE_X55Y3          LUT3 (Prop_lut3_I2_O)        0.303    14.455 r  L_reg/i__carry__0_i_18/O
                         net (fo=8, routed)           1.173    15.628    L_reg/i__carry__0_i_18_n_0
    SLICE_X52Y2          LUT6 (Prop_lut6_I5_O)        0.124    15.752 r  L_reg/i__carry__1_i_15/O
                         net (fo=1, routed)           0.796    16.548    L_reg/i__carry__1_i_15_n_0
    SLICE_X52Y3          LUT5 (Prop_lut5_I3_O)        0.153    16.701 r  L_reg/i__carry__1_i_9/O
                         net (fo=6, routed)           1.287    17.988    L_reg/i__carry__1_i_9_n_0
    SLICE_X55Y0          LUT5 (Prop_lut5_I4_O)        0.359    18.347 f  L_reg/i__carry_i_19/O
                         net (fo=2, routed)           0.652    18.999    L_reg/i__carry_i_19_n_0
    SLICE_X55Y0          LUT3 (Prop_lut3_I0_O)        0.354    19.353 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.813    20.166    L_reg/i__carry_i_11_n_0
    SLICE_X55Y1          LUT2 (Prop_lut2_I1_O)        0.332    20.498 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.599    21.096    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X54Y2          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.616 r  aseg_driver/decimal_renderer/L_2b289052_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.616    aseg_driver/decimal_renderer/L_2b289052_remainder0_inferred__0/i__carry_n_0
    SLICE_X54Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.733 r  aseg_driver/decimal_renderer/L_2b289052_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.733    aseg_driver/decimal_renderer/L_2b289052_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X54Y4          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    22.048 r  aseg_driver/decimal_renderer/L_2b289052_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.966    23.015    L_reg/L_2b289052_remainder0_inferred__1/i__carry__2[3]
    SLICE_X57Y3          LUT5 (Prop_lut5_I0_O)        0.307    23.322 r  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.433    23.755    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X57Y3          LUT5 (Prop_lut5_I0_O)        0.124    23.879 r  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           0.820    24.699    aseg_driver/decimal_renderer/L_2b289052_remainder0_inferred__0/i__carry__0_0
    SLICE_X59Y1          LUT2 (Prop_lut2_I0_O)        0.124    24.823 r  aseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           0.855    25.678    L_reg/i__carry_i_13_0
    SLICE_X59Y0          LUT5 (Prop_lut5_I0_O)        0.152    25.830 r  L_reg/i__carry_i_23/O
                         net (fo=1, routed)           0.699    26.529    L_reg/i__carry_i_23_n_0
    SLICE_X58Y0          LUT6 (Prop_lut6_I0_O)        0.326    26.855 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.838    27.693    L_reg/i__carry_i_13_n_0
    SLICE_X58Y1          LUT3 (Prop_lut3_I1_O)        0.152    27.845 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.826    28.671    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X56Y1          LUT5 (Prop_lut5_I0_O)        0.326    28.997 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    28.997    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X56Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.530 r  aseg_driver/decimal_renderer/L_2b289052_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.530    aseg_driver/decimal_renderer/L_2b289052_remainder0_inferred__1/i__carry_n_0
    SLICE_X56Y2          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    29.769 r  aseg_driver/decimal_renderer/L_2b289052_remainder0_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           0.950    30.719    aseg_driver/decimal_renderer/L_2b289052_remainder0_inferred__1/i__carry__0_n_5
    SLICE_X57Y3          LUT6 (Prop_lut6_I4_O)        0.301    31.020 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.996    32.016    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X57Y2          LUT6 (Prop_lut6_I1_O)        0.124    32.140 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.819    32.959    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X57Y1          LUT6 (Prop_lut6_I2_O)        0.124    33.083 r  L_reg/aseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.894    33.977    L_reg/aseg_OBUF[10]_inst_i_7_n_0
    SLICE_X58Y1          LUT6 (Prop_lut6_I5_O)        0.124    34.101 r  L_reg/aseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.863    34.964    L_reg/aseg_OBUF[10]_inst_i_2_n_0
    SLICE_X58Y3          LUT4 (Prop_lut4_I0_O)        0.124    35.088 r  L_reg/aseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.270    38.358    aseg_OBUF[6]
    M2                   OBUF (Prop_obuf_I_O)         3.538    41.896 r  aseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    41.896    aseg[6]
    M2                                                                r  aseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.499ns  (logic 11.938ns (32.709%)  route 24.561ns (67.291%))
  Logic Levels:           33  (CARRY4=9 LUT2=2 LUT3=4 LUT4=2 LUT5=8 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.569     5.153    L_reg/clk_IBUF_BUFG
    SLICE_X56Y10         FDRE                                         r  L_reg/D_registers_q_reg[6][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y10         FDRE (Prop_fdre_C_Q)         0.518     5.671 f  L_reg/D_registers_q_reg[6][6]/Q
                         net (fo=15, routed)          1.332     7.003    L_reg/M_sm_timer[6]
    SLICE_X57Y15         LUT5 (Prop_lut5_I3_O)        0.124     7.127 f  L_reg/L_2b289052_remainder0_carry_i_24__1/O
                         net (fo=2, routed)           0.805     7.932    L_reg/L_2b289052_remainder0_carry_i_24__1_n_0
    SLICE_X57Y14         LUT6 (Prop_lut6_I3_O)        0.124     8.056 f  L_reg/L_2b289052_remainder0_carry_i_12__1/O
                         net (fo=6, routed)           0.829     8.885    L_reg/L_2b289052_remainder0_carry_i_12__1_n_0
    SLICE_X56Y14         LUT3 (Prop_lut3_I0_O)        0.152     9.037 f  L_reg/L_2b289052_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.684     9.721    L_reg/L_2b289052_remainder0_carry_i_20__1_n_0
    SLICE_X56Y14         LUT5 (Prop_lut5_I4_O)        0.374    10.095 r  L_reg/L_2b289052_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.965    11.060    L_reg/L_2b289052_remainder0_carry_i_10__1_n_0
    SLICE_X56Y15         LUT4 (Prop_lut4_I1_O)        0.328    11.388 r  L_reg/L_2b289052_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    11.388    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X56Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.921 r  timerseg_driver/decimal_renderer/L_2b289052_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.921    timerseg_driver/decimal_renderer/L_2b289052_remainder0_carry_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.140 f  timerseg_driver/decimal_renderer/L_2b289052_remainder0_carry__0/O[0]
                         net (fo=6, routed)           0.988    13.127    L_reg/L_2b289052_remainder0_3[4]
    SLICE_X60Y17         LUT3 (Prop_lut3_I0_O)        0.321    13.448 f  L_reg/i__carry__1_i_14__1/O
                         net (fo=8, routed)           0.838    14.286    L_reg/i__carry__1_i_14__1_n_0
    SLICE_X59Y15         LUT5 (Prop_lut5_I2_O)        0.348    14.634 r  L_reg/i__carry_i_25__4/O
                         net (fo=1, routed)           0.953    15.587    L_reg/i__carry_i_25__4_n_0
    SLICE_X59Y19         LUT6 (Prop_lut6_I5_O)        0.124    15.711 f  L_reg/i__carry_i_22__1/O
                         net (fo=4, routed)           1.115    16.826    L_reg/i__carry_i_22__1_n_0
    SLICE_X61Y17         LUT5 (Prop_lut5_I3_O)        0.152    16.978 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.793    17.771    L_reg/i__carry_i_19__3_n_0
    SLICE_X59Y17         LUT3 (Prop_lut3_I0_O)        0.354    18.125 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.719    18.844    L_reg/i__carry_i_11__3_n_0
    SLICE_X59Y14         LUT2 (Prop_lut2_I1_O)        0.326    19.170 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.609    19.779    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X58Y16         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.286 r  timerseg_driver/decimal_renderer/L_2b289052_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.286    timerseg_driver/decimal_renderer/L_2b289052_remainder0_inferred__0/i__carry_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.400 r  timerseg_driver/decimal_renderer/L_2b289052_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.400    timerseg_driver/decimal_renderer/L_2b289052_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.639 r  timerseg_driver/decimal_renderer/L_2b289052_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.093    21.733    L_reg/L_2b289052_remainder0_inferred__1/i__carry__2_1[2]
    SLICE_X60Y15         LUT5 (Prop_lut5_I1_O)        0.302    22.035 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.499    22.533    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X60Y15         LUT5 (Prop_lut5_I0_O)        0.124    22.657 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.865    23.522    timerseg_driver/decimal_renderer/L_2b289052_remainder0_inferred__0/i__carry__0_0
    SLICE_X63Y14         LUT2 (Prop_lut2_I0_O)        0.124    23.646 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.854    24.500    L_reg/i__carry_i_13__3_0
    SLICE_X62Y13         LUT5 (Prop_lut5_I0_O)        0.152    24.652 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           0.862    25.515    L_reg/i__carry_i_23__3_n_0
    SLICE_X62Y13         LUT6 (Prop_lut6_I0_O)        0.326    25.841 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.623    26.464    L_reg/i__carry_i_13__3_n_0
    SLICE_X60Y13         LUT3 (Prop_lut3_I1_O)        0.150    26.614 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           1.060    27.674    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X61Y13         LUT5 (Prop_lut5_I0_O)        0.328    28.002 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.002    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X61Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.552 r  timerseg_driver/decimal_renderer/L_2b289052_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.552    timerseg_driver/decimal_renderer/L_2b289052_remainder0_inferred__1/i__carry_n_0
    SLICE_X61Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.666 r  timerseg_driver/decimal_renderer/L_2b289052_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.666    timerseg_driver/decimal_renderer/L_2b289052_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X61Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.780 r  timerseg_driver/decimal_renderer/L_2b289052_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.780    timerseg_driver/decimal_renderer/L_2b289052_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X61Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.002 f  timerseg_driver/decimal_renderer/L_2b289052_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.834    29.835    timerseg_driver/decimal_renderer/L_2b289052_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X60Y15         LUT6 (Prop_lut6_I5_O)        0.299    30.134 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           1.020    31.154    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X60Y14         LUT6 (Prop_lut6_I1_O)        0.124    31.278 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.868    32.146    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X60Y14         LUT6 (Prop_lut6_I2_O)        0.124    32.270 f  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.769    33.039    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X62Y14         LUT6 (Prop_lut6_I5_O)        0.124    33.163 f  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.114    34.277    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X62Y17         LUT4 (Prop_lut4_I0_O)        0.154    34.431 r  L_reg/timerseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           3.471    37.902    timerseg_OBUF[9]
    F2                   OBUF (Prop_obuf_I_O)         3.750    41.653 r  timerseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    41.653    timerseg[9]
    F2                                                                r  timerseg[9] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display/D_pixel_idx_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mataddr[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.733ns  (logic 1.360ns (78.503%)  route 0.373ns (21.497%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.596     1.540    display/clk
    SLICE_X63Y49         FDRE                                         r  display/D_pixel_idx_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y49         FDRE (Prop_fdre_C_Q)         0.141     1.681 r  display/D_pixel_idx_q_reg[10]/Q
                         net (fo=4, routed)           0.373     2.053    mataddr_OBUF[4]
    K2                   OBUF (Prop_obuf_I_O)         1.219     3.273 r  mataddr_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.273    mataddr[4]
    K2                                                                r  mataddr[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matbot[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.804ns  (logic 1.350ns (74.796%)  route 0.455ns (25.204%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.595     1.539    display/clk
    SLICE_X59Y47         FDRE                                         r  display/D_rgb_data_1_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y47         FDRE (Prop_fdre_C_Q)         0.141     1.680 r  display/D_rgb_data_1_q_reg[0]/Q
                         net (fo=1, routed)           0.455     2.134    matbot_OBUF[0]
    K3                   OBUF (Prop_obuf_I_O)         1.209     3.343 r  matbot_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.343    matbot[0]
    K3                                                                r  matbot[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_pixel_idx_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mataddr[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.815ns  (logic 1.386ns (76.357%)  route 0.429ns (23.643%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.594     1.538    display/clk
    SLICE_X63Y50         FDRE                                         r  display/D_pixel_idx_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y50         FDRE (Prop_fdre_C_Q)         0.141     1.679 r  display/D_pixel_idx_q_reg[9]/Q
                         net (fo=4, routed)           0.429     2.108    mataddr_OBUF[3]
    H3                   OBUF (Prop_obuf_I_O)         1.245     3.352 r  mataddr_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.352    mataddr[3]
    H3                                                                r  mataddr[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_pixel_idx_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mataddr[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.899ns  (logic 1.424ns (74.988%)  route 0.475ns (25.012%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.594     1.538    display/clk
    SLICE_X63Y50         FDRE                                         r  display/D_pixel_idx_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y50         FDRE (Prop_fdre_C_Q)         0.128     1.666 r  display/D_pixel_idx_q_reg[8]/Q
                         net (fo=5, routed)           0.475     2.141    mataddr_OBUF[2]
    J3                   OBUF (Prop_obuf_I_O)         1.296     3.437 r  mataddr_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.437    mataddr[2]
    J3                                                                r  mataddr[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_pixel_idx_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mataddr[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.910ns  (logic 1.369ns (71.658%)  route 0.541ns (28.342%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.594     1.538    display/clk
    SLICE_X63Y50         FDRE                                         r  display/D_pixel_idx_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y50         FDRE (Prop_fdre_C_Q)         0.141     1.679 r  display/D_pixel_idx_q_reg[7]/Q
                         net (fo=6, routed)           0.541     2.220    mataddr_OBUF[1]
    J4                   OBUF (Prop_obuf_I_O)         1.228     3.448 r  mataddr_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.448    mataddr[1]
    J4                                                                r  mataddr[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_sclk_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.964ns  (logic 1.383ns (70.416%)  route 0.581ns (29.584%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.595     1.539    display/clk
    SLICE_X61Y49         FDRE                                         r  display/D_sclk_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y49         FDRE (Prop_fdre_C_Q)         0.141     1.680 r  display/D_sclk_q_reg/Q
                         net (fo=1, routed)           0.581     2.261    matclk_OBUF
    H5                   OBUF (Prop_obuf_I_O)         1.242     3.503 r  matclk_OBUF_inst/O
                         net (fo=0)                   0.000     3.503    matclk
    H5                                                                r  matclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_pixel_idx_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mataddr[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.989ns  (logic 1.412ns (70.967%)  route 0.578ns (29.033%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.596     1.540    display/clk
    SLICE_X63Y49         FDRE                                         r  display/D_pixel_idx_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y49         FDRE (Prop_fdre_C_Q)         0.128     1.668 r  display/D_pixel_idx_q_reg[6]/Q
                         net (fo=7, routed)           0.578     2.245    mataddr_OBUF[0]
    J5                   OBUF (Prop_obuf_I_O)         1.284     3.529 r  mataddr_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.529    mataddr[0]
    J5                                                                r  mataddr[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_latch_blank_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matlat
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.036ns  (logic 1.396ns (68.575%)  route 0.640ns (31.425%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.595     1.539    display/clk
    SLICE_X60Y48         FDRE                                         r  display/D_latch_blank_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y48         FDRE (Prop_fdre_C_Q)         0.164     1.703 r  display/D_latch_blank_q_reg[1]/Q
                         net (fo=12, routed)          0.640     2.342    matlat_OBUF
    H4                   OBUF (Prop_obuf_I_O)         1.232     3.574 r  matlat_OBUF_inst/O
                         net (fo=0)                   0.000     3.574    matlat
    H4                                                                r  matlat (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.457ns  (logic 1.409ns (57.344%)  route 1.048ns (42.656%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.594     1.538    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X61Y4          FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y4          FDRE (Prop_fdre_C_Q)         0.141     1.679 f  aseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=19, routed)          0.282     1.961    aseg_driver/ctr/S[1]
    SLICE_X65Y6          LUT2 (Prop_lut2_I0_O)        0.045     2.006 r  aseg_driver/ctr/aseg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.766     2.772    aseg_OBUF[5]
    N2                   OBUF (Prop_obuf_I_O)         1.223     3.995 r  aseg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.995    aseg[5]
    N2                                                                r  aseg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.551ns  (logic 1.434ns (56.192%)  route 1.118ns (43.808%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.583     1.527    timerseg_driver/ctr/clk
    SLICE_X63Y23         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDRE (Prop_fdre_C_Q)         0.141     1.668 r  timerseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=19, routed)          0.283     1.950    timerseg_driver/ctr/S[0]
    SLICE_X63Y30         LUT2 (Prop_lut2_I1_O)        0.045     1.995 r  timerseg_driver/ctr/timerseg_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           0.835     2.830    timerseg_OBUF[11]
    E3                   OBUF (Prop_obuf_I_O)         1.248     4.078 r  timerseg_OBUF[11]_inst/O
                         net (fo=0)                   0.000     4.078    timerseg[11]
    E3                                                                r  timerseg[11] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.216ns  (logic 1.643ns (31.495%)  route 3.573ns (68.505%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.839ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.864     4.383    reset_cond/butt_reset_IBUF
    SLICE_X55Y24         LUT1 (Prop_lut1_I0_O)        0.124     4.507 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.709     5.216    reset_cond/M_reset_cond_in
    SLICE_X48Y25         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.434     4.839    reset_cond/clk
    SLICE_X48Y25         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.046ns  (logic 1.643ns (32.560%)  route 3.403ns (67.440%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.840ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.864     4.383    reset_cond/butt_reset_IBUF
    SLICE_X55Y24         LUT1 (Prop_lut1_I0_O)        0.124     4.507 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.539     5.046    reset_cond/M_reset_cond_in
    SLICE_X55Y24         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.435     4.840    reset_cond/clk
    SLICE_X55Y24         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.046ns  (logic 1.643ns (32.560%)  route 3.403ns (67.440%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.840ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.864     4.383    reset_cond/butt_reset_IBUF
    SLICE_X55Y24         LUT1 (Prop_lut1_I0_O)        0.124     4.507 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.539     5.046    reset_cond/M_reset_cond_in
    SLICE_X55Y24         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.435     4.840    reset_cond/clk
    SLICE_X55Y24         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.046ns  (logic 1.643ns (32.560%)  route 3.403ns (67.440%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.840ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.864     4.383    reset_cond/butt_reset_IBUF
    SLICE_X55Y24         LUT1 (Prop_lut1_I0_O)        0.124     4.507 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.539     5.046    reset_cond/M_reset_cond_in
    SLICE_X55Y24         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.435     4.840    reset_cond/clk
    SLICE_X55Y24         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_64929181[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.069ns  (logic 1.658ns (40.753%)  route 2.411ns (59.247%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P10                                               0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           2.411     3.945    forLoop_idx_0_64929181[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X31Y5          LUT1 (Prop_lut1_I0_O)        0.124     4.069 r  forLoop_idx_0_64929181[2].cond_butt_dirs/sync/D_pipe_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     4.069    forLoop_idx_0_64929181[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X31Y5          FDRE                                         r  forLoop_idx_0_64929181[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.445     4.850    forLoop_idx_0_64929181[2].cond_butt_dirs/sync/clk
    SLICE_X31Y5          FDRE                                         r  forLoop_idx_0_64929181[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.014ns  (logic 1.641ns (40.897%)  route 2.372ns (59.103%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N12                                               0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    N12                  IBUF (Prop_ibuf_I_O)         1.517     1.517 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           2.372     3.890    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X29Y4          LUT1 (Prop_lut1_I0_O)        0.124     4.014 r  cond_butt_next_play/sync/D_pipe_q[0]_i_1__5/O
                         net (fo=1, routed)           0.000     4.014    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X29Y4          FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.447     4.852    cond_butt_next_play/sync/clk
    SLICE_X29Y4          FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_64929181[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.008ns  (logic 1.630ns (40.680%)  route 2.377ns (59.320%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    R13                  IBUF (Prop_ibuf_I_O)         1.506     1.506 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           2.377     3.884    forLoop_idx_0_64929181[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X28Y7          LUT1 (Prop_lut1_I0_O)        0.124     4.008 r  forLoop_idx_0_64929181[0].cond_butt_dirs/sync/D_pipe_q[0]_i_1/O
                         net (fo=1, routed)           0.000     4.008    forLoop_idx_0_64929181[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X28Y7          FDRE                                         r  forLoop_idx_0_64929181[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.446     4.851    forLoop_idx_0_64929181[0].cond_butt_dirs/sync/clk
    SLICE_X28Y7          FDRE                                         r  forLoop_idx_0_64929181[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_2142657043[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.953ns  (logic 1.640ns (41.492%)  route 2.313ns (58.508%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R12                                               0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    R12                  IBUF (Prop_ibuf_I_O)         1.516     1.516 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           2.313     3.829    forLoop_idx_0_2142657043[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X33Y7          LUT1 (Prop_lut1_I0_O)        0.124     3.953 r  forLoop_idx_0_2142657043[0].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000     3.953    forLoop_idx_0_2142657043[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X33Y7          FDRE                                         r  forLoop_idx_0_2142657043[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.444     4.849    forLoop_idx_0_2142657043[0].cond_butt_sel_desel/sync/clk
    SLICE_X33Y7          FDRE                                         r  forLoop_idx_0_2142657043[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_64929181[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.849ns  (logic 1.653ns (42.946%)  route 2.196ns (57.054%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P11                                               0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    P11                  IBUF (Prop_ibuf_I_O)         1.529     1.529 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           2.196     3.725    forLoop_idx_0_64929181[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X29Y11         LUT1 (Prop_lut1_I0_O)        0.124     3.849 r  forLoop_idx_0_64929181[3].cond_butt_dirs/sync/D_pipe_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000     3.849    forLoop_idx_0_64929181[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X29Y11         FDRE                                         r  forLoop_idx_0_64929181[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.444     4.849    forLoop_idx_0_64929181[3].cond_butt_dirs/sync/clk
    SLICE_X29Y11         FDRE                                         r  forLoop_idx_0_64929181[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_2142657043[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.657ns  (logic 1.639ns (44.803%)  route 2.019ns (55.197%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T12                                               0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    T12                  IBUF (Prop_ibuf_I_O)         1.515     1.515 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           2.019     3.533    forLoop_idx_0_2142657043[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X14Y5          LUT1 (Prop_lut1_I0_O)        0.124     3.657 r  forLoop_idx_0_2142657043[1].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__4/O
                         net (fo=1, routed)           0.000     3.657    forLoop_idx_0_2142657043[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X14Y5          FDRE                                         r  forLoop_idx_0_2142657043[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.450     4.855    forLoop_idx_0_2142657043[1].cond_butt_sel_desel/sync/clk
    SLICE_X14Y5          FDRE                                         r  forLoop_idx_0_2142657043[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 testpullup
                            (input port)
  Destination:            butt_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.071ns  (logic 0.242ns (22.566%)  route 0.829ns (77.434%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  testpullup (IN)
                         net (fo=0)                   0.000     0.000    testpullup
    D6                   IBUF (Prop_ibuf_I_O)         0.242     0.242 r  testpullup_IBUF_inst/O
                         net (fo=1, routed)           0.829     1.071    butt_cond/sync/D[0]
    SLICE_X64Y53         FDRE                                         r  butt_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.863     2.053    butt_cond/sync/clk
    SLICE_X64Y53         FDRE                                         r  butt_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_64929181[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.072ns  (logic 0.313ns (29.172%)  route 0.760ns (70.828%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    T13                  IBUF (Prop_ibuf_I_O)         0.268     0.268 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           0.760     1.027    forLoop_idx_0_64929181[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X14Y12         LUT1 (Prop_lut1_I0_O)        0.045     1.072 r  forLoop_idx_0_64929181[1].cond_butt_dirs/sync/D_pipe_q[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.072    forLoop_idx_0_64929181[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X14Y12         FDRE                                         r  forLoop_idx_0_64929181[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.832     2.022    forLoop_idx_0_64929181[1].cond_butt_dirs/sync/clk
    SLICE_X14Y12         FDRE                                         r  forLoop_idx_0_64929181[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_2142657043[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.165ns  (logic 0.327ns (28.079%)  route 0.838ns (71.921%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T12                                               0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    T12                  IBUF (Prop_ibuf_I_O)         0.282     0.282 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           0.838     1.120    forLoop_idx_0_2142657043[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X14Y5          LUT1 (Prop_lut1_I0_O)        0.045     1.165 r  forLoop_idx_0_2142657043[1].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__4/O
                         net (fo=1, routed)           0.000     1.165    forLoop_idx_0_2142657043[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X14Y5          FDRE                                         r  forLoop_idx_0_2142657043[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.836     2.026    forLoop_idx_0_2142657043[1].cond_butt_sel_desel/sync/clk
    SLICE_X14Y5          FDRE                                         r  forLoop_idx_0_2142657043[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_64929181[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.316ns  (logic 0.341ns (25.934%)  route 0.975ns (74.066%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P11                                               0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    P11                  IBUF (Prop_ibuf_I_O)         0.296     0.296 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           0.975     1.271    forLoop_idx_0_64929181[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X29Y11         LUT1 (Prop_lut1_I0_O)        0.045     1.316 r  forLoop_idx_0_64929181[3].cond_butt_dirs/sync/D_pipe_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000     1.316    forLoop_idx_0_64929181[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X29Y11         FDRE                                         r  forLoop_idx_0_64929181[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.831     2.021    forLoop_idx_0_64929181[3].cond_butt_dirs/sync/clk
    SLICE_X29Y11         FDRE                                         r  forLoop_idx_0_64929181[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_2142657043[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.355ns  (logic 0.329ns (24.245%)  route 1.027ns (75.755%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R12                                               0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    R12                  IBUF (Prop_ibuf_I_O)         0.284     0.284 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           1.027     1.310    forLoop_idx_0_2142657043[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X33Y7          LUT1 (Prop_lut1_I0_O)        0.045     1.355 r  forLoop_idx_0_2142657043[0].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000     1.355    forLoop_idx_0_2142657043[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X33Y7          FDRE                                         r  forLoop_idx_0_2142657043[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.831     2.021    forLoop_idx_0_2142657043[0].cond_butt_sel_desel/sync/clk
    SLICE_X33Y7          FDRE                                         r  forLoop_idx_0_2142657043[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_64929181[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.368ns  (logic 0.319ns (23.307%)  route 1.049ns (76.693%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    R13                  IBUF (Prop_ibuf_I_O)         0.274     0.274 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           1.049     1.323    forLoop_idx_0_64929181[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X28Y7          LUT1 (Prop_lut1_I0_O)        0.045     1.368 r  forLoop_idx_0_64929181[0].cond_butt_dirs/sync/D_pipe_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.368    forLoop_idx_0_64929181[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X28Y7          FDRE                                         r  forLoop_idx_0_64929181[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.832     2.022    forLoop_idx_0_64929181[0].cond_butt_dirs/sync/clk
    SLICE_X28Y7          FDRE                                         r  forLoop_idx_0_64929181[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.386ns  (logic 0.330ns (23.802%)  route 1.056ns (76.198%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N12                                               0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    N12                  IBUF (Prop_ibuf_I_O)         0.285     0.285 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           1.056     1.341    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X29Y4          LUT1 (Prop_lut1_I0_O)        0.045     1.386 r  cond_butt_next_play/sync/D_pipe_q[0]_i_1__5/O
                         net (fo=1, routed)           0.000     1.386    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X29Y4          FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.833     2.023    cond_butt_next_play/sync/clk
    SLICE_X29Y4          FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_64929181[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.421ns  (logic 0.347ns (24.403%)  route 1.074ns (75.597%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P10                                               0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           1.074     1.376    forLoop_idx_0_64929181[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X31Y5          LUT1 (Prop_lut1_I0_O)        0.045     1.421 r  forLoop_idx_0_64929181[2].cond_butt_dirs/sync/D_pipe_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.421    forLoop_idx_0_64929181[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X31Y5          FDRE                                         r  forLoop_idx_0_64929181[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.832     2.022    forLoop_idx_0_64929181[2].cond_butt_dirs/sync/clk
    SLICE_X31Y5          FDRE                                         r  forLoop_idx_0_64929181[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.791ns  (logic 0.331ns (18.498%)  route 1.460ns (81.502%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.276     1.562    reset_cond/butt_reset_IBUF
    SLICE_X55Y24         LUT1 (Prop_lut1_I0_O)        0.045     1.607 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.184     1.791    reset_cond/M_reset_cond_in
    SLICE_X55Y24         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.821     2.011    reset_cond/clk
    SLICE_X55Y24         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.791ns  (logic 0.331ns (18.498%)  route 1.460ns (81.502%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.276     1.562    reset_cond/butt_reset_IBUF
    SLICE_X55Y24         LUT1 (Prop_lut1_I0_O)        0.045     1.607 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.184     1.791    reset_cond/M_reset_cond_in
    SLICE_X55Y24         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.821     2.011    reset_cond/clk
    SLICE_X55Y24         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C





