###############################################################
#  Generated by:      Cadence Tempus 19.11-s129_1
#  OS:                Linux x86_64(Host ID es-tahiti.ele.tue.nl)
#  Generated on:      Sat Jun 22 03:38:54 2024
#  Design:            mMIPS_system
#  Command:           report_timing -max_paths $eso_maxPaths -nworst $eso_nworst -max_slack $eso_maxSlack -$el > detailed.rpt
###############################################################
Path 1: MET Hold Check with Pin u_aes_AES_CORE_AES_CORE_DATAPATH_round_pp1_reg[2]/CK 
Endpoint:   u_aes_AES_CORE_AES_CORE_DATAPATH_round_pp1_reg[2]/D    (v) checked with  leading edge of 'CLK'
Beginpoint: u_aes_AES_CORE_AES_CORE_CONTROL_UNIT_rd_count_reg[2]/Q (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: bc_view
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.002
  Arrival Time                  0.036
  Slack Time                    0.034
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.016
     = Beginpoint Arrival Time       -0.016
      -----------------------------------------------------------------------------------------------------
      Instance                                              Arc          Cell      Delay  Arrival  Required  
                                                                                          Time     Time  
      -----------------------------------------------------------------------------------------------------
      u_aes_AES_CORE_AES_CORE_CONTROL_UNIT_rd_count_reg[2]  CK ^         -         -      -0.016   -0.050  
      u_aes_AES_CORE_AES_CORE_CONTROL_UNIT_rd_count_reg[2]  CK ^ -> Q v  DFFRX1    0.052  0.036    0.002  
      u_aes_AES_CORE_AES_CORE_DATAPATH_round_pp1_reg[2]     D v          DFFRHQX1  0.000  0.036    0.002  
      -----------------------------------------------------------------------------------------------------
Path 2: MET Hold Check with Pin u_aes_AES_CORE_AES_CORE_DATAPATH_round_pp1_reg[0]/CK 
Endpoint:   u_aes_AES_CORE_AES_CORE_DATAPATH_round_pp1_reg[0]/D    (v) checked with  leading edge of 'CLK'
Beginpoint: u_aes_AES_CORE_AES_CORE_CONTROL_UNIT_rd_count_reg[0]/Q (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: bc_view
Other End Arrival Time          0.002
+ Hold                          0.001
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.003
  Arrival Time                  0.040
  Slack Time                    0.036
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.016
     = Beginpoint Arrival Time       -0.016
      -----------------------------------------------------------------------------------------------------
      Instance                                              Arc          Cell      Delay  Arrival  Required  
                                                                                          Time     Time  
      -----------------------------------------------------------------------------------------------------
      u_aes_AES_CORE_AES_CORE_CONTROL_UNIT_rd_count_reg[0]  CK ^         -         -      -0.016   -0.052  
      u_aes_AES_CORE_AES_CORE_CONTROL_UNIT_rd_count_reg[0]  CK ^ -> Q v  DFFRHQX1  0.055  0.040    0.003  
      u_aes_AES_CORE_AES_CORE_DATAPATH_round_pp1_reg[0]     D v          DFFRHQX1  0.000  0.040    0.003  
      -----------------------------------------------------------------------------------------------------
Path 3: MET Hold Check with Pin u_aes_AES_CORE_AES_CORE_DATAPATH_last_round_pp2_reg/CK 
Endpoint:   u_aes_AES_CORE_AES_CORE_DATAPATH_last_round_pp2_reg/D (v) checked with  leading edge of 'CLK'
Beginpoint: u_aes_AES_CORE_AES_CORE_DATAPATH_last_round_pp1_reg/Q (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: bc_view
Other End Arrival Time          0.002
+ Hold                          0.002
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.003
  Arrival Time                  0.040
  Slack Time                    0.037
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.015
     = Beginpoint Arrival Time       -0.015
      ----------------------------------------------------------------------------------------------------
      Instance                                             Arc          Cell      Delay  Arrival  Required  
                                                                                         Time     Time  
      ----------------------------------------------------------------------------------------------------
      u_aes_AES_CORE_AES_CORE_DATAPATH_last_round_pp1_reg  CK ^         -         -      -0.015   -0.052  
      u_aes_AES_CORE_AES_CORE_DATAPATH_last_round_pp1_reg  CK ^ -> Q v  DFFSHQX1  0.055  0.040    0.003  
      u_aes_AES_CORE_AES_CORE_DATAPATH_last_round_pp2_reg  D v          DFFRHQX1  0.000  0.040    0.003  
      ----------------------------------------------------------------------------------------------------
Path 4: MET Hold Check with Pin u_aes_AES_CORE_AES_CORE_DATAPATH_round_pp1_reg[3]/CK 
Endpoint:   u_aes_AES_CORE_AES_CORE_DATAPATH_round_pp1_reg[3]/D    (v) checked with  leading edge of 'CLK'
Beginpoint: u_aes_AES_CORE_AES_CORE_CONTROL_UNIT_rd_count_reg[3]/Q (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: bc_view
Other End Arrival Time          0.000
+ Hold                          0.001
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.001
  Arrival Time                  0.040
  Slack Time                    0.039
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.016
     = Beginpoint Arrival Time       -0.016
      -----------------------------------------------------------------------------------------------------
      Instance                                              Arc          Cell      Delay  Arrival  Required  
                                                                                          Time     Time  
      -----------------------------------------------------------------------------------------------------
      u_aes_AES_CORE_AES_CORE_CONTROL_UNIT_rd_count_reg[3]  CK ^         -         -      -0.016   -0.055  
      u_aes_AES_CORE_AES_CORE_CONTROL_UNIT_rd_count_reg[3]  CK ^ -> Q v  DFFRX1    0.056  0.040    0.001  
      u_aes_AES_CORE_AES_CORE_DATAPATH_round_pp1_reg[3]     D v          DFFRHQX1  0.000  0.040    0.001  
      -----------------------------------------------------------------------------------------------------
Path 5: MET Hold Check with Pin u_aes_AES_CORE_AES_CORE_DATAPATH_key_host_reg[3][28]/CK 
Endpoint:   u_aes_AES_CORE_AES_CORE_DATAPATH_key_host_reg[3][28]/D (v) checked with  leading edge of 'CLK'
Beginpoint: u_aes_AES_CORE_AES_CORE_DATAPATH_key_host_reg[3][28]/Q (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: bc_view
Other End Arrival Time          0.002
+ Hold                          0.003
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.004
  Arrival Time                  0.049
  Slack Time                    0.045
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.015
     = Beginpoint Arrival Time       -0.015
      -------------------------------------------------------------------------------------------------------
      Instance                                              Arc           Cell       Delay  Arrival  Required  
                                                                                            Time     Time  
      -------------------------------------------------------------------------------------------------------
      u_aes_AES_CORE_AES_CORE_DATAPATH_key_host_reg[3][28]  CK ^          -          -      -0.015   -0.060  
      u_aes_AES_CORE_AES_CORE_DATAPATH_key_host_reg[3][28]  CK ^ -> Q v   DFFRHQX1   0.045  0.030    -0.015  
      u_aes_AES_CORE_AES_CORE_DATAPATH_g84239               A0N v -> Y v  OAI2BB1X1  0.019  0.049    0.004  
      u_aes_AES_CORE_AES_CORE_DATAPATH_key_host_reg[3][28]  D v           DFFRHQX1   0.000  0.049    0.004  
      -------------------------------------------------------------------------------------------------------
Path 6: MET Hold Check with Pin u_aes_AES_CORE_AES_CORE_DATAPATH_key_host_reg[1][30]/CK 
Endpoint:   u_aes_AES_CORE_AES_CORE_DATAPATH_key_host_reg[1][30]/D (v) checked with  leading edge of 'CLK'
Beginpoint: u_aes_AES_CORE_AES_CORE_DATAPATH_key_host_reg[1][30]/Q (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: bc_view
Other End Arrival Time          0.001
+ Hold                          0.002
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.003
  Arrival Time                  0.048
  Slack Time                    0.045
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.016
     = Beginpoint Arrival Time       -0.016
      -------------------------------------------------------------------------------------------------------
      Instance                                              Arc           Cell       Delay  Arrival  Required  
                                                                                            Time     Time  
      -------------------------------------------------------------------------------------------------------
      u_aes_AES_CORE_AES_CORE_DATAPATH_key_host_reg[1][30]  CK ^          -          -      -0.016   -0.061  
      u_aes_AES_CORE_AES_CORE_DATAPATH_key_host_reg[1][30]  CK ^ -> Q v   DFFRHQX1   0.043  0.028    -0.018  
      u_aes_AES_CORE_AES_CORE_DATAPATH_g84180               A0N v -> Y v  OAI2BB1X1  0.021  0.048    0.003  
      u_aes_AES_CORE_AES_CORE_DATAPATH_key_host_reg[1][30]  D v           DFFRHQX1   0.000  0.048    0.003  
      -------------------------------------------------------------------------------------------------------
Path 7: MET Hold Check with Pin u_aes_AES_CORE_AES_CORE_DATAPATH_key_host_reg[3][31]/CK 
Endpoint:   u_aes_AES_CORE_AES_CORE_DATAPATH_key_host_reg[3][31]/D (v) checked with  leading edge of 'CLK'
Beginpoint: u_aes_AES_CORE_AES_CORE_DATAPATH_key_host_reg[3][31]/Q (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: bc_view
Other End Arrival Time          0.002
+ Hold                          0.003
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.005
  Arrival Time                  0.050
  Slack Time                    0.046
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.015
     = Beginpoint Arrival Time       -0.015
      -------------------------------------------------------------------------------------------------------
      Instance                                              Arc           Cell       Delay  Arrival  Required  
                                                                                            Time     Time  
      -------------------------------------------------------------------------------------------------------
      u_aes_AES_CORE_AES_CORE_DATAPATH_key_host_reg[3][31]  CK ^          -          -      -0.015   -0.060  
      u_aes_AES_CORE_AES_CORE_DATAPATH_key_host_reg[3][31]  CK ^ -> Q v   DFFRHQX1   0.045  0.031    -0.015  
      u_aes_AES_CORE_AES_CORE_DATAPATH_g84242               A0N v -> Y v  OAI2BB1X1  0.020  0.050    0.005  
      u_aes_AES_CORE_AES_CORE_DATAPATH_key_host_reg[3][31]  D v           DFFRHQX1   0.000  0.050    0.005  
      -------------------------------------------------------------------------------------------------------
Path 8: MET Hold Check with Pin u_aes_AES_CORE_AES_CORE_DATAPATH_key_host_reg[1][12]/CK 
Endpoint:   u_aes_AES_CORE_AES_CORE_DATAPATH_key_host_reg[1][12]/D (v) checked with  leading edge of 'CLK'
Beginpoint: u_aes_AES_CORE_AES_CORE_DATAPATH_key_host_reg[1][12]/Q (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: bc_view
Other End Arrival Time          0.001
+ Hold                          0.002
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.003
  Arrival Time                  0.049
  Slack Time                    0.046
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.016
     = Beginpoint Arrival Time       -0.016
      -------------------------------------------------------------------------------------------------------
      Instance                                              Arc           Cell       Delay  Arrival  Required  
                                                                                            Time     Time  
      -------------------------------------------------------------------------------------------------------
      u_aes_AES_CORE_AES_CORE_DATAPATH_key_host_reg[1][12]  CK ^          -          -      -0.016   -0.062  
      u_aes_AES_CORE_AES_CORE_DATAPATH_key_host_reg[1][12]  CK ^ -> Q v   DFFRHQX1   0.045  0.029    -0.016  
      u_aes_AES_CORE_AES_CORE_DATAPATH_g84164               A0N v -> Y v  OAI2BB1X1  0.020  0.049    0.003  
      u_aes_AES_CORE_AES_CORE_DATAPATH_key_host_reg[1][12]  D v           DFFRHQX1   0.000  0.049    0.003  
      -------------------------------------------------------------------------------------------------------
Path 9: MET Hold Check with Pin u_aes_AES_CORE_AES_CORE_DATAPATH_key_host_reg[3][26]/CK 
Endpoint:   u_aes_AES_CORE_AES_CORE_DATAPATH_key_host_reg[3][26]/D (v) checked with  leading edge of 'CLK'
Beginpoint: u_aes_AES_CORE_AES_CORE_DATAPATH_key_host_reg[3][26]/Q (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: bc_view
Other End Arrival Time          0.002
+ Hold                          0.002
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.004
  Arrival Time                  0.050
  Slack Time                    0.046
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.015
     = Beginpoint Arrival Time       -0.015
      -------------------------------------------------------------------------------------------------------
      Instance                                              Arc           Cell       Delay  Arrival  Required  
                                                                                            Time     Time  
      -------------------------------------------------------------------------------------------------------
      u_aes_AES_CORE_AES_CORE_DATAPATH_key_host_reg[3][26]  CK ^          -          -      -0.015   -0.061  
      u_aes_AES_CORE_AES_CORE_DATAPATH_key_host_reg[3][26]  CK ^ -> Q v   DFFRHQX1   0.044  0.029    -0.017  
      u_aes_AES_CORE_AES_CORE_DATAPATH_g84238               A0N v -> Y v  OAI2BB1X1  0.021  0.050    0.004  
      u_aes_AES_CORE_AES_CORE_DATAPATH_key_host_reg[3][26]  D v           DFFRHQX1   0.000  0.050    0.004  
      -------------------------------------------------------------------------------------------------------
Path 10: MET Hold Check with Pin u_aes_AES_CORE_AES_CORE_DATAPATH_key_host_reg[1][26]/CK 
Endpoint:   u_aes_AES_CORE_AES_CORE_DATAPATH_key_host_reg[1][26]/D (v) checked with  leading edge of 'CLK'
Beginpoint: u_aes_AES_CORE_AES_CORE_DATAPATH_key_host_reg[1][26]/Q (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: bc_view
Other End Arrival Time          0.001
+ Hold                          0.002
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.003
  Arrival Time                  0.049
  Slack Time                    0.046
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.016
     = Beginpoint Arrival Time       -0.016
      -------------------------------------------------------------------------------------------------------
      Instance                                              Arc           Cell       Delay  Arrival  Required  
                                                                                            Time     Time  
      -------------------------------------------------------------------------------------------------------
      u_aes_AES_CORE_AES_CORE_DATAPATH_key_host_reg[1][26]  CK ^          -          -      -0.016   -0.062  
      u_aes_AES_CORE_AES_CORE_DATAPATH_key_host_reg[1][26]  CK ^ -> Q v   DFFRHQX1   0.044  0.028    -0.018  
      u_aes_AES_CORE_AES_CORE_DATAPATH_g84177               A0N v -> Y v  OAI2BB1X1  0.020  0.049    0.003  
      u_aes_AES_CORE_AES_CORE_DATAPATH_key_host_reg[1][26]  D v           DFFRHQX1   0.000  0.049    0.003  
      -------------------------------------------------------------------------------------------------------
Path 11: MET Hold Check with Pin u_aes_AES_CORE_AES_CORE_DATAPATH_key_host_reg[3][12]/CK 
Endpoint:   u_aes_AES_CORE_AES_CORE_DATAPATH_key_host_reg[3][12]/D (v) checked with  leading edge of 'CLK'
Beginpoint: u_aes_AES_CORE_AES_CORE_DATAPATH_key_host_reg[3][12]/Q (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: bc_view
Other End Arrival Time         -0.000
+ Hold                          0.002
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.002
  Arrival Time                  0.048
  Slack Time                    0.047
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.017
     = Beginpoint Arrival Time       -0.017
      -------------------------------------------------------------------------------------------------------
      Instance                                              Arc           Cell       Delay  Arrival  Required  
                                                                                            Time     Time  
      -------------------------------------------------------------------------------------------------------
      u_aes_AES_CORE_AES_CORE_DATAPATH_key_host_reg[3][12]  CK ^          -          -      -0.017   -0.064  
      u_aes_AES_CORE_AES_CORE_DATAPATH_key_host_reg[3][12]  CK ^ -> Q v   DFFRHQX1   0.043  0.026    -0.020  
      u_aes_AES_CORE_AES_CORE_DATAPATH_g84226               A0N v -> Y v  OAI2BB1X1  0.022  0.048    0.002  
      u_aes_AES_CORE_AES_CORE_DATAPATH_key_host_reg[3][12]  D v           DFFRHQX1   0.000  0.048    0.002  
      -------------------------------------------------------------------------------------------------------
Path 12: MET Hold Check with Pin u_aes_AES_CORE_AES_CORE_DATAPATH_key_host_reg[1][19]/CK 
Endpoint:   u_aes_AES_CORE_AES_CORE_DATAPATH_key_host_reg[1][19]/D (v) checked with  leading edge of 'CLK'
Beginpoint: u_aes_AES_CORE_AES_CORE_DATAPATH_key_host_reg[1][19]/Q (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: bc_view
Other End Arrival Time         -0.000
+ Hold                          0.002
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.002
  Arrival Time                  0.049
  Slack Time                    0.047
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.017
     = Beginpoint Arrival Time       -0.017
      -------------------------------------------------------------------------------------------------------
      Instance                                              Arc           Cell       Delay  Arrival  Required  
                                                                                            Time     Time  
      -------------------------------------------------------------------------------------------------------
      u_aes_AES_CORE_AES_CORE_DATAPATH_key_host_reg[1][19]  CK ^          -          -      -0.017   -0.064  
      u_aes_AES_CORE_AES_CORE_DATAPATH_key_host_reg[1][19]  CK ^ -> Q v   DFFRHQX1   0.044  0.027    -0.020  
      u_aes_AES_CORE_AES_CORE_DATAPATH_g84170               A0N v -> Y v  OAI2BB1X1  0.021  0.049    0.002  
      u_aes_AES_CORE_AES_CORE_DATAPATH_key_host_reg[1][19]  D v           DFFRHQX1   0.000  0.049    0.002  
      -------------------------------------------------------------------------------------------------------
Path 13: MET Hold Check with Pin u_aes_AES_CORE_AES_CORE_DATAPATH_key_host_reg[3][24]/CK 
Endpoint:   u_aes_AES_CORE_AES_CORE_DATAPATH_key_host_reg[3][24]/D (v) checked with  leading edge of 'CLK'
Beginpoint: u_aes_AES_CORE_AES_CORE_DATAPATH_key_host_reg[3][24]/Q (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: bc_view
Other End Arrival Time          0.002
+ Hold                          0.002
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.004
  Arrival Time                  0.051
  Slack Time                    0.047
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.015
     = Beginpoint Arrival Time       -0.015
      -------------------------------------------------------------------------------------------------------
      Instance                                              Arc           Cell       Delay  Arrival  Required  
                                                                                            Time     Time  
      -------------------------------------------------------------------------------------------------------
      u_aes_AES_CORE_AES_CORE_DATAPATH_key_host_reg[3][24]  CK ^          -          -      -0.015   -0.062  
      u_aes_AES_CORE_AES_CORE_DATAPATH_key_host_reg[3][24]  CK ^ -> Q v   DFFRHQX1   0.044  0.029    -0.018  
      u_aes_AES_CORE_AES_CORE_DATAPATH_g84236               A0N v -> Y v  OAI2BB1X1  0.021  0.051    0.004  
      u_aes_AES_CORE_AES_CORE_DATAPATH_key_host_reg[3][24]  D v           DFFRHQX1   0.000  0.051    0.004  
      -------------------------------------------------------------------------------------------------------
Path 14: MET Hold Check with Pin u_aes_AES_CORE_AES_CORE_DATAPATH_key_host_reg[3][2]/CK 
Endpoint:   u_aes_AES_CORE_AES_CORE_DATAPATH_key_host_reg[3][2]/D (v) checked with  leading edge of 'CLK'
Beginpoint: u_aes_AES_CORE_AES_CORE_DATAPATH_key_host_reg[3][2]/Q (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: bc_view
Other End Arrival Time          0.002
+ Hold                          0.002
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.004
  Arrival Time                  0.052
  Slack Time                    0.047
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.015
     = Beginpoint Arrival Time       -0.015
      ------------------------------------------------------------------------------------------------------
      Instance                                             Arc           Cell       Delay  Arrival  Required  
                                                                                           Time     Time  
      ------------------------------------------------------------------------------------------------------
      u_aes_AES_CORE_AES_CORE_DATAPATH_key_host_reg[3][2]  CK ^          -          -      -0.015   -0.062  
      u_aes_AES_CORE_AES_CORE_DATAPATH_key_host_reg[3][2]  CK ^ -> Q v   DFFRHQX1   0.043  0.029    -0.019  
      u_aes_AES_CORE_AES_CORE_DATAPATH_g84215              A0N v -> Y v  OAI2BB1X1  0.023  0.052    0.004  
      u_aes_AES_CORE_AES_CORE_DATAPATH_key_host_reg[3][2]  D v           DFFRHQX1   0.000  0.052    0.004  
      ------------------------------------------------------------------------------------------------------
Path 15: MET Hold Check with Pin u_aes_AES_CORE_AES_CORE_DATAPATH_key_host_reg[1][31]/CK 
Endpoint:   u_aes_AES_CORE_AES_CORE_DATAPATH_key_host_reg[1][31]/D (v) checked with  leading edge of 'CLK'
Beginpoint: u_aes_AES_CORE_AES_CORE_DATAPATH_key_host_reg[1][31]/Q (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: bc_view
Other End Arrival Time          0.001
+ Hold                          0.002
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.003
  Arrival Time                  0.051
  Slack Time                    0.048
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.016
     = Beginpoint Arrival Time       -0.016
      -------------------------------------------------------------------------------------------------------
      Instance                                              Arc           Cell       Delay  Arrival  Required  
                                                                                            Time     Time  
      -------------------------------------------------------------------------------------------------------
      u_aes_AES_CORE_AES_CORE_DATAPATH_key_host_reg[1][31]  CK ^          -          -      -0.016   -0.063  
      u_aes_AES_CORE_AES_CORE_DATAPATH_key_host_reg[1][31]  CK ^ -> Q v   DFFRHQX1   0.045  0.029    -0.018  
      u_aes_AES_CORE_AES_CORE_DATAPATH_g84181               A0N v -> Y v  OAI2BB1X1  0.021  0.051    0.003  
      u_aes_AES_CORE_AES_CORE_DATAPATH_key_host_reg[1][31]  D v           DFFRHQX1   0.000  0.051    0.003  
      -------------------------------------------------------------------------------------------------------
Path 16: MET Hold Check with Pin u_aes_AES_CORE_AES_CORE_DATAPATH_key_host_reg[3][9]/CK 
Endpoint:   u_aes_AES_CORE_AES_CORE_DATAPATH_key_host_reg[3][9]/D (v) checked with  leading edge of 'CLK'
Beginpoint: u_aes_AES_CORE_AES_CORE_DATAPATH_key_host_reg[3][9]/Q (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: bc_view
Other End Arrival Time         -0.000
+ Hold                          0.002
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.001
  Arrival Time                  0.049
  Slack Time                    0.048
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.017
     = Beginpoint Arrival Time       -0.017
      ------------------------------------------------------------------------------------------------------
      Instance                                             Arc           Cell       Delay  Arrival  Required  
                                                                                           Time     Time  
      ------------------------------------------------------------------------------------------------------
      u_aes_AES_CORE_AES_CORE_DATAPATH_key_host_reg[3][9]  CK ^          -          -      -0.017   -0.065  
      u_aes_AES_CORE_AES_CORE_DATAPATH_key_host_reg[3][9]  CK ^ -> Q v   DFFRHQX1   0.045  0.028    -0.020  
      u_aes_AES_CORE_AES_CORE_DATAPATH_g84223              A0N v -> Y v  OAI2BB1X1  0.021  0.049    0.001  
      u_aes_AES_CORE_AES_CORE_DATAPATH_key_host_reg[3][9]  D v           DFFRHQX1   0.000  0.049    0.001  
      ------------------------------------------------------------------------------------------------------
Path 17: MET Hold Check with Pin u_aes_AES_CORE_AES_CORE_DATAPATH_key_host_reg[1][18]/CK 
Endpoint:   u_aes_AES_CORE_AES_CORE_DATAPATH_key_host_reg[1][18]/D (v) checked with  leading edge of 'CLK'
Beginpoint: u_aes_AES_CORE_AES_CORE_DATAPATH_key_host_reg[1][18]/Q (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: bc_view
Other End Arrival Time         -0.000
+ Hold                          0.002
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.002
  Arrival Time                  0.051
  Slack Time                    0.049
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.017
     = Beginpoint Arrival Time       -0.017
      -------------------------------------------------------------------------------------------------------
      Instance                                              Arc           Cell       Delay  Arrival  Required  
                                                                                            Time     Time  
      -------------------------------------------------------------------------------------------------------
      u_aes_AES_CORE_AES_CORE_DATAPATH_key_host_reg[1][18]  CK ^          -          -      -0.017   -0.066  
      u_aes_AES_CORE_AES_CORE_DATAPATH_key_host_reg[1][18]  CK ^ -> Q v   DFFRHQX1   0.048  0.031    -0.018  
      u_aes_AES_CORE_AES_CORE_DATAPATH_g84169               A0N v -> Y v  OAI2BB1X1  0.020  0.051    0.002  
      u_aes_AES_CORE_AES_CORE_DATAPATH_key_host_reg[1][18]  D v           DFFRHQX1   0.000  0.051    0.002  
      -------------------------------------------------------------------------------------------------------
Path 18: MET Hold Check with Pin u_aes_AES_CORE_AES_CORE_DATAPATH_key_host_reg[1][27]/CK 
Endpoint:   u_aes_AES_CORE_AES_CORE_DATAPATH_key_host_reg[1][27]/D (v) checked with  leading edge of 'CLK'
Beginpoint: u_aes_AES_CORE_AES_CORE_DATAPATH_key_host_reg[1][27]/Q (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: bc_view
Other End Arrival Time          0.001
+ Hold                          0.002
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.002
  Arrival Time                  0.052
  Slack Time                    0.049
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.016
     = Beginpoint Arrival Time       -0.016
      -------------------------------------------------------------------------------------------------------
      Instance                                              Arc           Cell       Delay  Arrival  Required  
                                                                                            Time     Time  
      -------------------------------------------------------------------------------------------------------
      u_aes_AES_CORE_AES_CORE_DATAPATH_key_host_reg[1][27]  CK ^          -          -      -0.016   -0.065  
      u_aes_AES_CORE_AES_CORE_DATAPATH_key_host_reg[1][27]  CK ^ -> Q v   DFFRHQX1   0.045  0.029    -0.020  
      u_aes_AES_CORE_AES_CORE_DATAPATH_g84046               A0N v -> Y v  OAI2BB1X1  0.023  0.052    0.002  
      u_aes_AES_CORE_AES_CORE_DATAPATH_key_host_reg[1][27]  D v           DFFRHQX1   0.000  0.052    0.002  
      -------------------------------------------------------------------------------------------------------
Path 19: MET Hold Check with Pin u_int_ctrl_u_ahb_eg_slave_reg_data0_reg[0]/CK 
Endpoint:   u_int_ctrl_u_ahb_eg_slave_reg_data0_reg[0]/D (v) checked with  leading edge of 'CLK'
Beginpoint: u_int_ctrl_u_ahb_eg_slave_reg_data0_reg[0]/Q (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: bc_view
Other End Arrival Time          0.002
+ Hold                          0.002
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.003
  Arrival Time                  0.053
  Slack Time                    0.050
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.016
     = Beginpoint Arrival Time       -0.016
      ---------------------------------------------------------------------------------------------
      Instance                                    Arc           Cell       Delay  Arrival  Required  
                                                                                  Time     Time  
      ---------------------------------------------------------------------------------------------
      u_int_ctrl_u_ahb_eg_slave_reg_data0_reg[0]  CK ^          -          -      -0.016   -0.065  
      u_int_ctrl_u_ahb_eg_slave_reg_data0_reg[0]  CK ^ -> Q v   DFFRHQX1   0.047  0.031    -0.019  
      g102797                                     A0N v -> Y v  OAI2BB1X1  0.022  0.053    0.003  
      u_int_ctrl_u_ahb_eg_slave_reg_data0_reg[0]  D v           DFFRHQX1   0.000  0.053    0.003  
      ---------------------------------------------------------------------------------------------
Path 20: MET Hold Check with Pin u_int_ctrl_u_ahb_eg_slave_reg_data0_reg[3]/CK 
Endpoint:   u_int_ctrl_u_ahb_eg_slave_reg_data0_reg[3]/D (v) checked with  leading edge of 'CLK'
Beginpoint: u_int_ctrl_u_ahb_eg_slave_reg_data0_reg[3]/Q (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: bc_view
Other End Arrival Time          0.002
+ Hold                          0.003
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.004
  Arrival Time                  0.056
  Slack Time                    0.052
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.015
     = Beginpoint Arrival Time       -0.015
      -------------------------------------------------------------------------------------------
      Instance                                    Arc          Cell      Delay  Arrival  Required  
                                                                                Time     Time  
      -------------------------------------------------------------------------------------------
      u_int_ctrl_u_ahb_eg_slave_reg_data0_reg[3]  CK ^         -         -      -0.015   -0.067  
      u_int_ctrl_u_ahb_eg_slave_reg_data0_reg[3]  CK ^ -> Q v  DFFRHQX1  0.043  0.028    -0.024  
      g103443                                     A v -> Y v   MX2X1     0.028  0.056    0.004  
      u_int_ctrl_u_ahb_eg_slave_reg_data0_reg[3]  D v          DFFRHQX1  0.000  0.056    0.004  
      -------------------------------------------------------------------------------------------
Path 21: MET Hold Check with Pin u_int_ctrl_u_ahb_eg_slave_reg_data2_reg[10]/CK 
Endpoint:   u_int_ctrl_u_ahb_eg_slave_reg_data2_reg[10]/D (v) checked with  leading edge of 'CLK'
Beginpoint: u_int_ctrl_u_ahb_eg_slave_reg_data2_reg[10]/Q (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: bc_view
Other End Arrival Time          0.001
+ Hold                          0.003
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.004
  Arrival Time                  0.056
  Slack Time                    0.052
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.016
     = Beginpoint Arrival Time       -0.016
      --------------------------------------------------------------------------------------------
      Instance                                     Arc          Cell      Delay  Arrival  Required  
                                                                                 Time     Time  
      --------------------------------------------------------------------------------------------
      u_int_ctrl_u_ahb_eg_slave_reg_data2_reg[10]  CK ^         -         -      -0.016   -0.068  
      u_int_ctrl_u_ahb_eg_slave_reg_data2_reg[10]  CK ^ -> Q v  DFFRHQX1  0.044  0.028    -0.024  
      g103384                                      A v -> Y v   MX2X1     0.027  0.056    0.004  
      u_int_ctrl_u_ahb_eg_slave_reg_data2_reg[10]  D v          DFFRHQX1  0.000  0.056    0.004  
      --------------------------------------------------------------------------------------------
Path 22: MET Hold Check with Pin u_int_ctrl_u_ahb_eg_slave_reg_data0_reg[8]/CK 
Endpoint:   u_int_ctrl_u_ahb_eg_slave_reg_data0_reg[8]/D (v) checked with  leading edge of 'CLK'
Beginpoint: u_int_ctrl_u_ahb_eg_slave_reg_data0_reg[8]/Q (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: bc_view
Other End Arrival Time          0.001
+ Hold                          0.003
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.003
  Arrival Time                  0.056
  Slack Time                    0.052
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.016
     = Beginpoint Arrival Time       -0.016
      -------------------------------------------------------------------------------------------
      Instance                                    Arc          Cell      Delay  Arrival  Required  
                                                                                Time     Time  
      -------------------------------------------------------------------------------------------
      u_int_ctrl_u_ahb_eg_slave_reg_data0_reg[8]  CK ^         -         -      -0.016   -0.068  
      u_int_ctrl_u_ahb_eg_slave_reg_data0_reg[8]  CK ^ -> Q v  DFFRHQX1  0.043  0.027    -0.025  
      g103448                                     B v -> Y v   MX2X1     0.028  0.056    0.003  
      u_int_ctrl_u_ahb_eg_slave_reg_data0_reg[8]  D v          DFFRHQX1  0.000  0.056    0.003  
      -------------------------------------------------------------------------------------------
Path 23: MET Hold Check with Pin u_int_ctrl_u_ahb_eg_slave_reg_data2_reg[8]/CK 
Endpoint:   u_int_ctrl_u_ahb_eg_slave_reg_data2_reg[8]/D (v) checked with  leading edge of 'CLK'
Beginpoint: u_int_ctrl_u_ahb_eg_slave_reg_data2_reg[8]/Q (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: bc_view
Other End Arrival Time          0.001
+ Hold                          0.003
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.003
  Arrival Time                  0.055
  Slack Time                    0.052
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.016
     = Beginpoint Arrival Time       -0.016
      -------------------------------------------------------------------------------------------
      Instance                                    Arc          Cell      Delay  Arrival  Required  
                                                                                Time     Time  
      -------------------------------------------------------------------------------------------
      u_int_ctrl_u_ahb_eg_slave_reg_data2_reg[8]  CK ^         -         -      -0.016   -0.068  
      u_int_ctrl_u_ahb_eg_slave_reg_data2_reg[8]  CK ^ -> Q v  DFFRHQX1  0.043  0.027    -0.025  
      g103375                                     A v -> Y v   MX2X1     0.028  0.055    0.003  
      u_int_ctrl_u_ahb_eg_slave_reg_data2_reg[8]  D v          DFFRHQX1  0.000  0.055    0.003  
      -------------------------------------------------------------------------------------------
Path 24: MET Hold Check with Pin dmem/u_mem/CK 
Endpoint:   dmem/u_mem/D[7]           (^) checked with  leading edge of 'CLK'
Beginpoint: uRAM_IF_buf_data_reg[7]/Q (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: bc_view
Other End Arrival Time         -0.001
+ Hold                          0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.001
  Arrival Time                  0.051
  Slack Time                    0.052
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.015
     = Beginpoint Arrival Time       -0.015
      ----------------------------------------------------------------------------
      Instance                 Arc          Cell         Delay   Arrival  Required  
                                                                 Time     Time  
      ----------------------------------------------------------------------------
      uRAM_IF_buf_data_reg[7]  CK ^         -            -       -0.015   -0.068  
      uRAM_IF_buf_data_reg[7]  CK ^ -> Q ^  EDFFHQX1     0.041   0.025    -0.027  
      g64674__5266             B ^ -> Y ^   MX2XL        0.027   0.053    0.001  
      dmem/u_mem               D[7] ^       MEM1_256X32  -0.002  0.051    -0.001  
      ----------------------------------------------------------------------------
Path 25: MET Hold Check with Pin u_int_ctrl_u_ahb_eg_slave_reg_data1_reg[10]/CK 
Endpoint:   u_int_ctrl_u_ahb_eg_slave_reg_data1_reg[10]/D (v) checked with  leading edge of 'CLK'
Beginpoint: u_int_ctrl_u_ahb_eg_slave_reg_data1_reg[10]/Q (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: bc_view
Other End Arrival Time          0.001
+ Hold                          0.003
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.003
  Arrival Time                  0.055
  Slack Time                    0.052
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.016
     = Beginpoint Arrival Time       -0.016
      --------------------------------------------------------------------------------------------
      Instance                                     Arc          Cell      Delay  Arrival  Required  
                                                                                 Time     Time  
      --------------------------------------------------------------------------------------------
      u_int_ctrl_u_ahb_eg_slave_reg_data1_reg[10]  CK ^         -         -      -0.016   -0.069  
      u_int_ctrl_u_ahb_eg_slave_reg_data1_reg[10]  CK ^ -> Q v  DFFRHQX1  0.043  0.027    -0.025  
      g103484                                      B v -> Y v   MX2X1     0.028  0.055    0.003  
      u_int_ctrl_u_ahb_eg_slave_reg_data1_reg[10]  D v          DFFRHQX1  0.000  0.055    0.003  
      --------------------------------------------------------------------------------------------
Path 26: MET Hold Check with Pin u_int_ctrl_u_ahb_eg_slave_reg_data0_reg[10]/CK 
Endpoint:   u_int_ctrl_u_ahb_eg_slave_reg_data0_reg[10]/D (v) checked with  leading edge of 'CLK'
Beginpoint: u_int_ctrl_u_ahb_eg_slave_reg_data0_reg[10]/Q (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: bc_view
Other End Arrival Time          0.002
+ Hold                          0.003
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.004
  Arrival Time                  0.056
  Slack Time                    0.052
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.016
     = Beginpoint Arrival Time       -0.016
      --------------------------------------------------------------------------------------------
      Instance                                     Arc          Cell      Delay  Arrival  Required  
                                                                                 Time     Time  
      --------------------------------------------------------------------------------------------
      u_int_ctrl_u_ahb_eg_slave_reg_data0_reg[10]  CK ^         -         -      -0.016   -0.068  
      u_int_ctrl_u_ahb_eg_slave_reg_data0_reg[10]  CK ^ -> Q v  DFFRHQX1  0.044  0.028    -0.024  
      g103450                                      B v -> Y v   MX2X1     0.028  0.056    0.004  
      u_int_ctrl_u_ahb_eg_slave_reg_data0_reg[10]  D v          DFFRHQX1  0.000  0.056    0.004  
      --------------------------------------------------------------------------------------------
Path 27: MET Hold Check with Pin u_int_ctrl_u_ahb_eg_slave_reg_data2_reg[7]/CK 
Endpoint:   u_int_ctrl_u_ahb_eg_slave_reg_data2_reg[7]/D (v) checked with  leading edge of 'CLK'
Beginpoint: u_int_ctrl_u_ahb_eg_slave_reg_data2_reg[7]/Q (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: bc_view
Other End Arrival Time          0.002
+ Hold                          0.003
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.004
  Arrival Time                  0.056
  Slack Time                    0.052
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.015
     = Beginpoint Arrival Time       -0.015
      -------------------------------------------------------------------------------------------
      Instance                                    Arc          Cell      Delay  Arrival  Required  
                                                                                Time     Time  
      -------------------------------------------------------------------------------------------
      u_int_ctrl_u_ahb_eg_slave_reg_data2_reg[7]  CK ^         -         -      -0.015   -0.068  
      u_int_ctrl_u_ahb_eg_slave_reg_data2_reg[7]  CK ^ -> Q v  DFFRHQX1  0.044  0.028    -0.024  
      g103405                                     A v -> Y v   MX2X1     0.028  0.056    0.004  
      u_int_ctrl_u_ahb_eg_slave_reg_data2_reg[7]  D v          DFFRHQX1  0.000  0.056    0.004  
      -------------------------------------------------------------------------------------------
Path 28: MET Hold Check with Pin u_int_ctrl_u_ahb_eg_slave_reg_data0_reg[1]/CK 
Endpoint:   u_int_ctrl_u_ahb_eg_slave_reg_data0_reg[1]/D (v) checked with  leading edge of 'CLK'
Beginpoint: u_int_ctrl_u_ahb_eg_slave_reg_data0_reg[1]/Q (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: bc_view
Other End Arrival Time          0.001
+ Hold                          0.003
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.003
  Arrival Time                  0.055
  Slack Time                    0.052
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.016
     = Beginpoint Arrival Time       -0.016
      -------------------------------------------------------------------------------------------
      Instance                                    Arc          Cell      Delay  Arrival  Required  
                                                                                Time     Time  
      -------------------------------------------------------------------------------------------
      u_int_ctrl_u_ahb_eg_slave_reg_data0_reg[1]  CK ^         -         -      -0.016   -0.068  
      u_int_ctrl_u_ahb_eg_slave_reg_data0_reg[1]  CK ^ -> Q v  DFFRHQX1  0.044  0.028    -0.024  
      g103441                                     A v -> Y v   MX2X1     0.027  0.055    0.003  
      u_int_ctrl_u_ahb_eg_slave_reg_data0_reg[1]  D v          DFFRHQX1  0.000  0.055    0.003  
      -------------------------------------------------------------------------------------------
Path 29: MET Hold Check with Pin u_int_ctrl_u_ahb_eg_slave_reg_data3_reg[8]/CK 
Endpoint:   u_int_ctrl_u_ahb_eg_slave_reg_data3_reg[8]/D (v) checked with  leading edge of 'CLK'
Beginpoint: u_int_ctrl_u_ahb_eg_slave_reg_data3_reg[8]/Q (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: bc_view
Other End Arrival Time          0.001
+ Hold                          0.003
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.004
  Arrival Time                  0.056
  Slack Time                    0.052
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.016
     = Beginpoint Arrival Time       -0.016
      -------------------------------------------------------------------------------------------
      Instance                                    Arc          Cell      Delay  Arrival  Required  
                                                                                Time     Time  
      -------------------------------------------------------------------------------------------
      u_int_ctrl_u_ahb_eg_slave_reg_data3_reg[8]  CK ^         -         -      -0.016   -0.068  
      u_int_ctrl_u_ahb_eg_slave_reg_data3_reg[8]  CK ^ -> Q v  DFFRHQX1  0.044  0.028    -0.024  
      g103415                                     B v -> Y v   MX2X1     0.028  0.056    0.004  
      u_int_ctrl_u_ahb_eg_slave_reg_data3_reg[8]  D v          DFFRHQX1  0.000  0.056    0.004  
      -------------------------------------------------------------------------------------------
Path 30: MET Hold Check with Pin u_int_ctrl_u_ahb_eg_slave_reg_data1_reg[11]/CK 
Endpoint:   u_int_ctrl_u_ahb_eg_slave_reg_data1_reg[11]/D (v) checked with  leading edge of 'CLK'
Beginpoint: u_int_ctrl_u_ahb_eg_slave_reg_data1_reg[11]/Q (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: bc_view
Other End Arrival Time          0.001
+ Hold                          0.003
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.004
  Arrival Time                  0.056
  Slack Time                    0.052
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.016
     = Beginpoint Arrival Time       -0.016
      --------------------------------------------------------------------------------------------
      Instance                                     Arc          Cell      Delay  Arrival  Required  
                                                                                 Time     Time  
      --------------------------------------------------------------------------------------------
      u_int_ctrl_u_ahb_eg_slave_reg_data1_reg[11]  CK ^         -         -      -0.016   -0.068  
      u_int_ctrl_u_ahb_eg_slave_reg_data1_reg[11]  CK ^ -> Q v  DFFRHQX1  0.043  0.027    -0.025  
      g103485                                      B v -> Y v   MX2X1     0.029  0.056    0.004  
      u_int_ctrl_u_ahb_eg_slave_reg_data1_reg[11]  D v          DFFRHQX1  0.000  0.056    0.004  
      --------------------------------------------------------------------------------------------
Path 31: MET Hold Check with Pin u_int_ctrl_u_ahb_eg_slave_reg_data0_reg[5]/CK 
Endpoint:   u_int_ctrl_u_ahb_eg_slave_reg_data0_reg[5]/D (v) checked with  leading edge of 'CLK'
Beginpoint: u_int_ctrl_u_ahb_eg_slave_reg_data0_reg[5]/Q (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: bc_view
Other End Arrival Time          0.001
+ Hold                          0.003
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.003
  Arrival Time                  0.056
  Slack Time                    0.052
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.016
     = Beginpoint Arrival Time       -0.016
      -------------------------------------------------------------------------------------------
      Instance                                    Arc          Cell      Delay  Arrival  Required  
                                                                                Time     Time  
      -------------------------------------------------------------------------------------------
      u_int_ctrl_u_ahb_eg_slave_reg_data0_reg[5]  CK ^         -         -      -0.016   -0.068  
      u_int_ctrl_u_ahb_eg_slave_reg_data0_reg[5]  CK ^ -> Q v  DFFRHQX1  0.043  0.028    -0.025  
      g103445                                     A v -> Y v   MX2X1     0.028  0.056    0.003  
      u_int_ctrl_u_ahb_eg_slave_reg_data0_reg[5]  D v          DFFRHQX1  0.000  0.056    0.003  
      -------------------------------------------------------------------------------------------
Path 32: MET Hold Check with Pin u_int_ctrl_u_ahb_eg_slave_reg_data2_reg[0]/CK 
Endpoint:   u_int_ctrl_u_ahb_eg_slave_reg_data2_reg[0]/D (v) checked with  leading edge of 'CLK'
Beginpoint: u_int_ctrl_u_ahb_eg_slave_reg_data2_reg[0]/Q (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: bc_view
Other End Arrival Time          0.002
+ Hold                          0.003
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.004
  Arrival Time                  0.056
  Slack Time                    0.052
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.016
     = Beginpoint Arrival Time       -0.016
      -------------------------------------------------------------------------------------------
      Instance                                    Arc          Cell      Delay  Arrival  Required  
                                                                                Time     Time  
      -------------------------------------------------------------------------------------------
      u_int_ctrl_u_ahb_eg_slave_reg_data2_reg[0]  CK ^         -         -      -0.016   -0.068  
      u_int_ctrl_u_ahb_eg_slave_reg_data2_reg[0]  CK ^ -> Q v  DFFRHQX1  0.044  0.028    -0.024  
      g103377                                     A v -> Y v   MX2X1     0.028  0.056    0.004  
      u_int_ctrl_u_ahb_eg_slave_reg_data2_reg[0]  D v          DFFRHQX1  0.000  0.056    0.004  
      -------------------------------------------------------------------------------------------
Path 33: MET Hold Check with Pin u_int_ctrl_u_ahb_eg_slave_reg_data1_reg[1]/CK 
Endpoint:   u_int_ctrl_u_ahb_eg_slave_reg_data1_reg[1]/D (v) checked with  leading edge of 'CLK'
Beginpoint: u_int_ctrl_u_ahb_eg_slave_reg_data1_reg[1]/Q (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: bc_view
Other End Arrival Time          0.002
+ Hold                          0.003
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.004
  Arrival Time                  0.057
  Slack Time                    0.052
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.015
     = Beginpoint Arrival Time       -0.015
      -------------------------------------------------------------------------------------------
      Instance                                    Arc          Cell      Delay  Arrival  Required  
                                                                                Time     Time  
      -------------------------------------------------------------------------------------------
      u_int_ctrl_u_ahb_eg_slave_reg_data1_reg[1]  CK ^         -         -      -0.015   -0.068  
      u_int_ctrl_u_ahb_eg_slave_reg_data1_reg[1]  CK ^ -> Q v  DFFRHQX1  0.044  0.029    -0.024  
      g103475                                     B v -> Y v   MX2X1     0.028  0.057    0.004  
      u_int_ctrl_u_ahb_eg_slave_reg_data1_reg[1]  D v          DFFRHQX1  0.000  0.057    0.004  
      -------------------------------------------------------------------------------------------
Path 34: MET Hold Check with Pin u_aes_AES_CORE_AES_CORE_DATAPATH_key_host_reg[3][4]/CK 
Endpoint:   u_aes_AES_CORE_AES_CORE_DATAPATH_key_host_reg[3][4]/D (v) checked with  leading edge of 'CLK'
Beginpoint: u_aes_AES_CORE_AES_CORE_DATAPATH_key_host_reg[3][4]/Q (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: bc_view
Other End Arrival Time          0.000
+ Hold                          0.002
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.002
  Arrival Time                  0.054
  Slack Time                    0.052
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.016
     = Beginpoint Arrival Time       -0.016
      ------------------------------------------------------------------------------------------------------
      Instance                                             Arc           Cell       Delay  Arrival  Required  
                                                                                           Time     Time  
      ------------------------------------------------------------------------------------------------------
      u_aes_AES_CORE_AES_CORE_DATAPATH_key_host_reg[3][4]  CK ^          -          -      -0.016   -0.069  
      u_aes_AES_CORE_AES_CORE_DATAPATH_key_host_reg[3][4]  CK ^ -> Q v   DFFRHQX1   0.048  0.032    -0.021  
      u_aes_AES_CORE_AES_CORE_DATAPATH_g84217              A0N v -> Y v  OAI2BB1X1  0.023  0.054    0.002  
      u_aes_AES_CORE_AES_CORE_DATAPATH_key_host_reg[3][4]  D v           DFFRHQX1   0.000  0.054    0.002  
      ------------------------------------------------------------------------------------------------------
Path 35: MET Hold Check with Pin u_int_ctrl_u_ahb_eg_slave_reg_data1_reg[0]/CK 
Endpoint:   u_int_ctrl_u_ahb_eg_slave_reg_data1_reg[0]/D (v) checked with  leading edge of 'CLK'
Beginpoint: u_int_ctrl_u_ahb_eg_slave_reg_data1_reg[0]/Q (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: bc_view
Other End Arrival Time          0.001
+ Hold                          0.003
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.003
  Arrival Time                  0.056
  Slack Time                    0.053
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.016
     = Beginpoint Arrival Time       -0.016
      -------------------------------------------------------------------------------------------
      Instance                                    Arc          Cell      Delay  Arrival  Required  
                                                                                Time     Time  
      -------------------------------------------------------------------------------------------
      u_int_ctrl_u_ahb_eg_slave_reg_data1_reg[0]  CK ^         -         -      -0.016   -0.068  
      u_int_ctrl_u_ahb_eg_slave_reg_data1_reg[0]  CK ^ -> Q v  DFFRHQX1  0.043  0.028    -0.025  
      g103470                                     B v -> Y v   MX2X1     0.028  0.056    0.003  
      u_int_ctrl_u_ahb_eg_slave_reg_data1_reg[0]  D v          DFFRHQX1  0.000  0.056    0.003  
      -------------------------------------------------------------------------------------------
Path 36: MET Hold Check with Pin u_int_ctrl_u_ahb_eg_slave_reg_data3_reg[21]/CK 
Endpoint:   u_int_ctrl_u_ahb_eg_slave_reg_data3_reg[21]/D (v) checked with  leading edge of 'CLK'
Beginpoint: u_int_ctrl_u_ahb_eg_slave_reg_data3_reg[21]/Q (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: bc_view
Other End Arrival Time          0.002
+ Hold                          0.003
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.004
  Arrival Time                  0.057
  Slack Time                    0.053
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.015
     = Beginpoint Arrival Time       -0.015
      --------------------------------------------------------------------------------------------
      Instance                                     Arc          Cell      Delay  Arrival  Required  
                                                                                 Time     Time  
      --------------------------------------------------------------------------------------------
      u_int_ctrl_u_ahb_eg_slave_reg_data3_reg[21]  CK ^         -         -      -0.015   -0.067  
      u_int_ctrl_u_ahb_eg_slave_reg_data3_reg[21]  CK ^ -> Q v  DFFRHQX1  0.044  0.029    -0.024  
      g103427                                      B v -> Y v   MX2X1     0.028  0.057    0.004  
      u_int_ctrl_u_ahb_eg_slave_reg_data3_reg[21]  D v          DFFRHQX1  0.000  0.057    0.004  
      --------------------------------------------------------------------------------------------
Path 37: MET Hold Check with Pin u_int_ctrl_u_ahb_eg_slave_reg_data2_reg[1]/CK 
Endpoint:   u_int_ctrl_u_ahb_eg_slave_reg_data2_reg[1]/D (v) checked with  leading edge of 'CLK'
Beginpoint: u_int_ctrl_u_ahb_eg_slave_reg_data2_reg[1]/Q (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: bc_view
Other End Arrival Time          0.002
+ Hold                          0.003
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.004
  Arrival Time                  0.057
  Slack Time                    0.053
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.015
     = Beginpoint Arrival Time       -0.015
      -------------------------------------------------------------------------------------------
      Instance                                    Arc          Cell      Delay  Arrival  Required  
                                                                                Time     Time  
      -------------------------------------------------------------------------------------------
      u_int_ctrl_u_ahb_eg_slave_reg_data2_reg[1]  CK ^         -         -      -0.015   -0.068  
      u_int_ctrl_u_ahb_eg_slave_reg_data2_reg[1]  CK ^ -> Q v  DFFRHQX1  0.044  0.028    -0.024  
      g103379                                     A v -> Y v   MX2X1     0.028  0.057    0.004  
      u_int_ctrl_u_ahb_eg_slave_reg_data2_reg[1]  D v          DFFRHQX1  0.000  0.057    0.004  
      -------------------------------------------------------------------------------------------
Path 38: MET Hold Check with Pin u_int_ctrl_u_ahb_eg_slave_reg_data1_reg[9]/CK 
Endpoint:   u_int_ctrl_u_ahb_eg_slave_reg_data1_reg[9]/D (v) checked with  leading edge of 'CLK'
Beginpoint: u_int_ctrl_u_ahb_eg_slave_reg_data1_reg[9]/Q (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: bc_view
Other End Arrival Time          0.001
+ Hold                          0.003
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.004
  Arrival Time                  0.057
  Slack Time                    0.053
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.016
     = Beginpoint Arrival Time       -0.016
      -------------------------------------------------------------------------------------------
      Instance                                    Arc          Cell      Delay  Arrival  Required  
                                                                                Time     Time  
      -------------------------------------------------------------------------------------------
      u_int_ctrl_u_ahb_eg_slave_reg_data1_reg[9]  CK ^         -         -      -0.016   -0.069  
      u_int_ctrl_u_ahb_eg_slave_reg_data1_reg[9]  CK ^ -> Q v  DFFRHQX1  0.044  0.029    -0.024  
      g103483                                     B v -> Y v   MX2X1     0.028  0.057    0.004  
      u_int_ctrl_u_ahb_eg_slave_reg_data1_reg[9]  D v          DFFRHQX1  0.000  0.057    0.004  
      -------------------------------------------------------------------------------------------
Path 39: MET Hold Check with Pin u_aes_AES_CORE_AES_CORE_DATAPATH_key_en_pp1_reg[1]/CK 
Endpoint:   u_aes_AES_CORE_AES_CORE_DATAPATH_key_en_pp1_reg[1]/D (v) checked with  leading edge of 'CLK'
Beginpoint: u_aes_AES_CORE_AES_CORE_DATAPATH_key_en_pp1_reg[1]/Q (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: bc_view
Other End Arrival Time         -0.000
+ Hold                          0.003
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.002
  Arrival Time                  0.055
  Slack Time                    0.053
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.016
     = Beginpoint Arrival Time       -0.016
      ---------------------------------------------------------------------------------------------------
      Instance                                            Arc          Cell      Delay  Arrival  Required  
                                                                                        Time     Time  
      ---------------------------------------------------------------------------------------------------
      u_aes_AES_CORE_AES_CORE_DATAPATH_key_en_pp1_reg[1]  CK ^         -         -      -0.016   -0.069  
      u_aes_AES_CORE_AES_CORE_DATAPATH_key_en_pp1_reg[1]  CK ^ -> Q v  DFFRHQX1  0.043  0.027    -0.026  
      u_aes_AES_CORE_AES_CORE_DATAPATH_g84969             B v -> Y v   MX2X1     0.028  0.055    0.002  
      u_aes_AES_CORE_AES_CORE_DATAPATH_key_en_pp1_reg[1]  D v          DFFRHQX1  0.000  0.055    0.002  
      ---------------------------------------------------------------------------------------------------
Path 40: MET Hold Check with Pin dmem/u_mem/CK 
Endpoint:   dmem/u_mem/D[5]           (^) checked with  leading edge of 'CLK'
Beginpoint: uRAM_IF_buf_data_reg[5]/Q (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: bc_view
Other End Arrival Time         -0.001
+ Hold                          0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.001
  Arrival Time                  0.052
  Slack Time                    0.053
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.016
     = Beginpoint Arrival Time       -0.016
      ----------------------------------------------------------------------------
      Instance                 Arc          Cell         Delay   Arrival  Required  
                                                                 Time     Time  
      ----------------------------------------------------------------------------
      uRAM_IF_buf_data_reg[5]  CK ^         -            -       -0.016   -0.068  
      uRAM_IF_buf_data_reg[5]  CK ^ -> Q ^  EDFFHQX1     0.042   0.026    -0.027  
      g64683__9906             B ^ -> Y ^   MX2XL        0.027   0.053    0.000  
      dmem/u_mem               D[5] ^       MEM1_256X32  -0.001  0.052    -0.001  
      ----------------------------------------------------------------------------
Path 41: MET Hold Check with Pin u_int_ctrl_u_ahb_eg_slave_reg_data3_reg[3]/CK 
Endpoint:   u_int_ctrl_u_ahb_eg_slave_reg_data3_reg[3]/D (v) checked with  leading edge of 'CLK'
Beginpoint: u_int_ctrl_u_ahb_eg_slave_reg_data3_reg[3]/Q (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: bc_view
Other End Arrival Time          0.001
+ Hold                          0.003
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.003
  Arrival Time                  0.056
  Slack Time                    0.053
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.016
     = Beginpoint Arrival Time       -0.016
      -------------------------------------------------------------------------------------------
      Instance                                    Arc          Cell      Delay  Arrival  Required  
                                                                                Time     Time  
      -------------------------------------------------------------------------------------------
      u_int_ctrl_u_ahb_eg_slave_reg_data3_reg[3]  CK ^         -         -      -0.016   -0.069  
      u_int_ctrl_u_ahb_eg_slave_reg_data3_reg[3]  CK ^ -> Q v  DFFRHQX1  0.044  0.028    -0.025  
      g103410                                     B v -> Y v   MX2X1     0.028  0.056    0.003  
      u_int_ctrl_u_ahb_eg_slave_reg_data3_reg[3]  D v          DFFRHQX1  0.000  0.056    0.003  
      -------------------------------------------------------------------------------------------
Path 42: MET Hold Check with Pin u_int_ctrl_u_ahb_eg_slave_reg_data1_reg[3]/CK 
Endpoint:   u_int_ctrl_u_ahb_eg_slave_reg_data1_reg[3]/D (v) checked with  leading edge of 'CLK'
Beginpoint: u_int_ctrl_u_ahb_eg_slave_reg_data1_reg[3]/Q (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: bc_view
Other End Arrival Time          0.002
+ Hold                          0.003
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.004
  Arrival Time                  0.057
  Slack Time                    0.053
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.015
     = Beginpoint Arrival Time       -0.015
      -------------------------------------------------------------------------------------------
      Instance                                    Arc          Cell      Delay  Arrival  Required  
                                                                                Time     Time  
      -------------------------------------------------------------------------------------------
      u_int_ctrl_u_ahb_eg_slave_reg_data1_reg[3]  CK ^         -         -      -0.015   -0.068  
      u_int_ctrl_u_ahb_eg_slave_reg_data1_reg[3]  CK ^ -> Q v  DFFRHQX1  0.044  0.029    -0.024  
      g103477                                     B v -> Y v   MX2X1     0.028  0.057    0.004  
      u_int_ctrl_u_ahb_eg_slave_reg_data1_reg[3]  D v          DFFRHQX1  0.000  0.057    0.004  
      -------------------------------------------------------------------------------------------
Path 43: MET Hold Check with Pin uMIPS_IF_HADDRD_hold_reg[24]/CK 
Endpoint:   uMIPS_IF_HADDRD_hold_reg[24]/D (v) checked with  leading edge of 'CLK'
Beginpoint: uMIPS_IF_HADDRD_hold_reg[24]/Q (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: bc_view
Other End Arrival Time          0.003
+ Hold                          0.003
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.005
  Arrival Time                  0.058
  Slack Time                    0.053
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.014
     = Beginpoint Arrival Time       -0.014
      -----------------------------------------------------------------------------
      Instance                      Arc          Cell      Delay  Arrival  Required  
                                                                  Time     Time  
      -----------------------------------------------------------------------------
      uMIPS_IF_HADDRD_hold_reg[24]  CK ^         -         -      -0.014   -0.067  
      uMIPS_IF_HADDRD_hold_reg[24]  CK ^ -> Q v  DFFRHQX1  0.044  0.030    -0.023  
      g106832                       A v -> Y v   MX2X1     0.028  0.058    0.005  
      uMIPS_IF_HADDRD_hold_reg[24]  D v          DFFRHQX1  0.000  0.058    0.005  
      -----------------------------------------------------------------------------
Path 44: MET Hold Check with Pin u_int_ctrl_u_ahb_eg_slave_reg_data3_reg[12]/CK 
Endpoint:   u_int_ctrl_u_ahb_eg_slave_reg_data3_reg[12]/D (v) checked with  leading edge of 'CLK'
Beginpoint: u_int_ctrl_u_ahb_eg_slave_reg_data3_reg[12]/Q (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: bc_view
Other End Arrival Time          0.002
+ Hold                          0.003
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.004
  Arrival Time                  0.057
  Slack Time                    0.053
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.016
     = Beginpoint Arrival Time       -0.016
      --------------------------------------------------------------------------------------------
      Instance                                     Arc          Cell      Delay  Arrival  Required  
                                                                                 Time     Time  
      --------------------------------------------------------------------------------------------
      u_int_ctrl_u_ahb_eg_slave_reg_data3_reg[12]  CK ^         -         -      -0.016   -0.069  
      u_int_ctrl_u_ahb_eg_slave_reg_data3_reg[12]  CK ^ -> Q v  DFFRHQX1  0.044  0.029    -0.024  
      g103419                                      B v -> Y v   MX2X1     0.028  0.057    0.004  
      u_int_ctrl_u_ahb_eg_slave_reg_data3_reg[12]  D v          DFFRHQX1  0.000  0.057    0.004  
      --------------------------------------------------------------------------------------------
Path 45: MET Hold Check with Pin u_int_ctrl_u_ahb_eg_slave_reg_data0_reg[11]/CK 
Endpoint:   u_int_ctrl_u_ahb_eg_slave_reg_data0_reg[11]/D (v) checked with  leading edge of 'CLK'
Beginpoint: u_int_ctrl_u_ahb_eg_slave_reg_data0_reg[11]/Q (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: bc_view
Other End Arrival Time          0.002
+ Hold                          0.003
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.004
  Arrival Time                  0.057
  Slack Time                    0.053
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.016
     = Beginpoint Arrival Time       -0.016
      --------------------------------------------------------------------------------------------
      Instance                                     Arc          Cell      Delay  Arrival  Required  
                                                                                 Time     Time  
      --------------------------------------------------------------------------------------------
      u_int_ctrl_u_ahb_eg_slave_reg_data0_reg[11]  CK ^         -         -      -0.016   -0.069  
      u_int_ctrl_u_ahb_eg_slave_reg_data0_reg[11]  CK ^ -> Q v  DFFRHQX1  0.044  0.028    -0.025  
      g103451                                      B v -> Y v   MX2X1     0.028  0.057    0.004  
      u_int_ctrl_u_ahb_eg_slave_reg_data0_reg[11]  D v          DFFRHQX1  0.000  0.057    0.004  
      --------------------------------------------------------------------------------------------
Path 46: MET Hold Check with Pin u_aes_AES_CORE_AES_CORE_DATAPATH_key_en_pp1_reg[2]/CK 
Endpoint:   u_aes_AES_CORE_AES_CORE_DATAPATH_key_en_pp1_reg[2]/D (v) checked with  leading edge of 'CLK'
Beginpoint: u_aes_AES_CORE_AES_CORE_DATAPATH_key_en_pp1_reg[2]/Q (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: bc_view
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.002
  Arrival Time                  0.055
  Slack Time                    0.053
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.016
     = Beginpoint Arrival Time       -0.016
      ---------------------------------------------------------------------------------------------------
      Instance                                            Arc          Cell      Delay  Arrival  Required  
                                                                                        Time     Time  
      ---------------------------------------------------------------------------------------------------
      u_aes_AES_CORE_AES_CORE_DATAPATH_key_en_pp1_reg[2]  CK ^         -         -      -0.016   -0.069  
      u_aes_AES_CORE_AES_CORE_DATAPATH_key_en_pp1_reg[2]  CK ^ -> Q v  DFFRHQX1  0.043  0.028    -0.026  
      u_aes_AES_CORE_AES_CORE_DATAPATH_g84972             B v -> Y v   MX2X1     0.028  0.055    0.002  
      u_aes_AES_CORE_AES_CORE_DATAPATH_key_en_pp1_reg[2]  D v          DFFRHQX1  0.000  0.055    0.002  
      ---------------------------------------------------------------------------------------------------
Path 47: MET Hold Check with Pin u_int_ctrl_u_ahb_eg_slave_reg_data1_reg[12]/CK 
Endpoint:   u_int_ctrl_u_ahb_eg_slave_reg_data1_reg[12]/D (v) checked with  leading edge of 'CLK'
Beginpoint: u_int_ctrl_u_ahb_eg_slave_reg_data1_reg[12]/Q (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: bc_view
Other End Arrival Time          0.001
+ Hold                          0.003
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.004
  Arrival Time                  0.057
  Slack Time                    0.053
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.016
     = Beginpoint Arrival Time       -0.016
      --------------------------------------------------------------------------------------------
      Instance                                     Arc          Cell      Delay  Arrival  Required  
                                                                                 Time     Time  
      --------------------------------------------------------------------------------------------
      u_int_ctrl_u_ahb_eg_slave_reg_data1_reg[12]  CK ^         -         -      -0.016   -0.069  
      u_int_ctrl_u_ahb_eg_slave_reg_data1_reg[12]  CK ^ -> Q v  DFFRHQX1  0.044  0.029    -0.025  
      g103486                                      B v -> Y v   MX2X1     0.028  0.057    0.004  
      u_int_ctrl_u_ahb_eg_slave_reg_data1_reg[12]  D v          DFFRHQX1  0.000  0.057    0.004  
      --------------------------------------------------------------------------------------------
Path 48: MET Hold Check with Pin u_aes_AES_CORE_AES_CORE_DATAPATH_bkp_1_reg[2][0]/CK 
Endpoint:   u_aes_AES_CORE_AES_CORE_DATAPATH_bkp_1_reg[2][0]/D (v) checked with  leading edge of 'CLK'
Beginpoint: u_aes_AES_CORE_AES_CORE_DATAPATH_bkp_1_reg[2][0]/Q (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: bc_view
Other End Arrival Time          0.003
+ Hold                          0.003
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.005
  Arrival Time                  0.058
  Slack Time                    0.053
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.013
     = Beginpoint Arrival Time       -0.013
      -------------------------------------------------------------------------------------------------
      Instance                                          Arc          Cell      Delay  Arrival  Required  
                                                                                      Time     Time  
      -------------------------------------------------------------------------------------------------
      u_aes_AES_CORE_AES_CORE_DATAPATH_bkp_1_reg[2][0]  CK ^         -         -      -0.013   -0.066  
      u_aes_AES_CORE_AES_CORE_DATAPATH_bkp_1_reg[2][0]  CK ^ -> Q v  DFFRHQX1  0.044  0.030    -0.023  
      u_aes_AES_CORE_AES_CORE_DATAPATH_g82226           B v -> Y v   MX2X1     0.028  0.058    0.005  
      u_aes_AES_CORE_AES_CORE_DATAPATH_bkp_1_reg[2][0]  D v          DFFRHQX1  0.000  0.058    0.005  
      -------------------------------------------------------------------------------------------------
Path 49: MET Hold Check with Pin u_int_ctrl_u_ahb_eg_slave_reg_data3_reg[2]/CK 
Endpoint:   u_int_ctrl_u_ahb_eg_slave_reg_data3_reg[2]/D (v) checked with  leading edge of 'CLK'
Beginpoint: u_int_ctrl_u_ahb_eg_slave_reg_data3_reg[2]/Q (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: bc_view
Other End Arrival Time          0.002
+ Hold                          0.003
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.004
  Arrival Time                  0.057
  Slack Time                    0.053
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.016
     = Beginpoint Arrival Time       -0.016
      -------------------------------------------------------------------------------------------
      Instance                                    Arc          Cell      Delay  Arrival  Required  
                                                                                Time     Time  
      -------------------------------------------------------------------------------------------
      u_int_ctrl_u_ahb_eg_slave_reg_data3_reg[2]  CK ^         -         -      -0.016   -0.069  
      u_int_ctrl_u_ahb_eg_slave_reg_data3_reg[2]  CK ^ -> Q v  DFFRHQX1  0.045  0.029    -0.024  
      g103409                                     B v -> Y v   MX2X1     0.028  0.057    0.004  
      u_int_ctrl_u_ahb_eg_slave_reg_data3_reg[2]  D v          DFFRHQX1  0.000  0.057    0.004  
      -------------------------------------------------------------------------------------------
Path 50: MET Hold Check with Pin u_int_ctrl_u_ahb_eg_slave_reg_data3_reg[9]/CK 
Endpoint:   u_int_ctrl_u_ahb_eg_slave_reg_data3_reg[9]/D (v) checked with  leading edge of 'CLK'
Beginpoint: u_int_ctrl_u_ahb_eg_slave_reg_data3_reg[9]/Q (v) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: bc_view
Other End Arrival Time          0.002
+ Hold                          0.003
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.004
  Arrival Time                  0.057
  Slack Time                    0.053
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.016
     = Beginpoint Arrival Time       -0.016
      -------------------------------------------------------------------------------------------
      Instance                                    Arc          Cell      Delay  Arrival  Required  
                                                                                Time     Time  
      -------------------------------------------------------------------------------------------
      u_int_ctrl_u_ahb_eg_slave_reg_data3_reg[9]  CK ^         -         -      -0.016   -0.069  
      u_int_ctrl_u_ahb_eg_slave_reg_data3_reg[9]  CK ^ -> Q v  DFFRHQX1  0.045  0.029    -0.024  
      g103416                                     B v -> Y v   MX2X1     0.028  0.057    0.004  
      u_int_ctrl_u_ahb_eg_slave_reg_data3_reg[9]  D v          DFFRHQX1  0.000  0.057    0.004  
      -------------------------------------------------------------------------------------------

