C:\lscc\diamond\3.10_x64\synpbase\bin64\m_gen_lattice.exe  -prodtype  synplify_pro  -encrypt  -pro  -rundir  D:\Sexto_Semestre\Arquitectura_Computadora\projectMachXO2\word00\word00   -part LCMXO2_7000HE  -package TG144C  -grade -4    -maxfan 1000 -pipe -forcenogsr -fixgatedclocks 1 -fixgeneratedclocks 1 -RWCheckOnRam 1 -use_rename_in_edif 1 -Write_declared_clocks_only 1 -summaryfile D:\Sexto_Semestre\Arquitectura_Computadora\projectMachXO2\word00\word00\synlog\report\word00_word00_fpga_mapper.xml  -top_level_module  topword00  -flow mapping  -multisrs  -oedif  D:\Sexto_Semestre\Arquitectura_Computadora\projectMachXO2\word00\word00\word00_word00.edi   -freq 1.000   D:\Sexto_Semestre\Arquitectura_Computadora\projectMachXO2\word00\word00\synwork\word00_word00_prem.srd  -devicelib  C:\lscc\diamond\3.10_x64\synpbase\lib\lucent\machxo2.v  -devicelib  C:\lscc\diamond\3.10_x64\synpbase\lib\lucent\pmi_def.v  -ologparam  D:\Sexto_Semestre\Arquitectura_Computadora\projectMachXO2\word00\word00\syntmp\word00_word00.plg  -osyn  D:\Sexto_Semestre\Arquitectura_Computadora\projectMachXO2\word00\word00\word00_word00.srm  -prjdir  D:\Sexto_Semestre\Arquitectura_Computadora\projectMachXO2\word00\word00\  -prjname  proj_1  -log  D:\Sexto_Semestre\Arquitectura_Computadora\projectMachXO2\word00\word00\synlog\word00_word00_fpga_mapper.srr  -jobname  "fpga_mapper" 
relcom:C:\lscc\diamond\3.10_x64\synpbase\bin64\m_gen_lattice.exe -prodtype synplify_pro -encrypt -pro -rundir ..\..\word00 -part LCMXO2_7000HE -package TG144C -grade -4 -maxfan 1000 -pipe -forcenogsr -fixgatedclocks 1 -fixgeneratedclocks 1 -RWCheckOnRam 1 -use_rename_in_edif 1 -Write_declared_clocks_only 1 -summaryfile ..\synlog\report\word00_word00_fpga_mapper.xml -top_level_module topword00 -flow mapping -multisrs -oedif ..\word00_word00.edi -freq 1.000 ..\synwork\word00_word00_prem.srd -devicelib C:\lscc\diamond\3.10_x64\synpbase\lib\lucent\machxo2.v -devicelib C:\lscc\diamond\3.10_x64\synpbase\lib\lucent\pmi_def.v -ologparam word00_word00.plg -osyn ..\word00_word00.srm -prjdir ..\ -prjname proj_1 -log ..\synlog\word00_word00_fpga_mapper.srr -jobname "fpga_mapper"
rc:1 success:1 runtime:3
file:..\word00_word00.edi|io:o|time:1551651544|size:80207|exec:0|csum:
file:..\synwork\word00_word00_prem.srd|io:i|time:1551651542|size:10193|exec:0|csum:86055BA10CCC12288C2F8DC34640F713
file:C:\lscc\diamond\3.10_x64\synpbase\lib\lucent\machxo2.v|io:i|time:1501917816|size:54295|exec:0|csum:D5667017EB528EBD3C317EFCC9D2C19B
file:C:\lscc\diamond\3.10_x64\synpbase\lib\lucent\pmi_def.v|io:i|time:1501917816|size:40584|exec:0|csum:530CC5906D70AB3C6A4AA0861AC94BDF
file:word00_word00.plg|io:o|time:1551651545|size:510|exec:0|csum:
file:..\word00_word00.srm|io:o|time:1551651544|size:6048|exec:0|csum:
file:..\synlog\word00_word00_fpga_mapper.srr|io:o|time:1551651545|size:22941|exec:0|csum:
file:C:\lscc\diamond\3.10_x64\synpbase\bin64\m_gen_lattice.exe|io:i|time:1501920714|size:29299200|exec:1|csum:5C77397B47E7811864C32F4FC7D86D2F
