// Seed: 2535958376
module module_0 ();
  assign id_1 = 1;
  assign id_1 = 1 ? id_1 : id_1;
  id_2(
      .id_0(1),
      .id_1(1'b0),
      .id_2(id_1),
      .id_3(id_1),
      .id_4(id_1),
      .id_5(id_1),
      .id_6(id_3 >> 1'b0),
      .id_7(id_3),
      .id_8(id_1),
      .id_9(),
      .id_10(id_3),
      .id_11(1),
      .id_12(1 !=? id_1)
  );
endmodule
module module_1 (
    input wire  id_0,
    input logic id_1,
    input wire  id_2,
    input wor   id_3
);
  always id_5 <= #1 id_1;
  module_0 modCall_1 ();
endmodule
