INFO: [VRFC 10-2263] Analyzing Verilog file "/home/iwolfs/Work/Projects/fpga_project/xilinx/xilinx-experiments/UART_TX_RX_VER/UART_TX_RX_VER.srcs/sources_1/new/UART_TX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_TX
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/iwolfs/Work/Projects/fpga_project/xilinx/xilinx-experiments/UART_TX_RX_VER/UART_TX_RX_VER.srcs/sources_1/new/UART_RX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_RX
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/iwolfs/Work/Projects/fpga_project/xilinx/xilinx-experiments/UART_TX_RX_VER/UART_TX_RX_VER.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
WARNING: [VRFC 10-8497] literal value 'b1000 truncated to fit in 3 bits [/home/iwolfs/Work/Projects/fpga_project/xilinx/xilinx-experiments/UART_TX_RX_VER/UART_TX_RX_VER.srcs/sources_1/new/top.v:33]
WARNING: [VRFC 10-2938] 'r_Clock' is already implicitly declared on line 51 [/home/iwolfs/Work/Projects/fpga_project/xilinx/xilinx-experiments/UART_TX_RX_VER/UART_TX_RX_VER.srcs/sources_1/new/top.v:61]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/iwolfs/Work/Projects/fpga_project/xilinx/xilinx-experiments/UART_TX_RX_VER/UART_TX_RX_VER.srcs/sim_1/new/BUTTON_UART_SIM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
WARNING: [VRFC 10-3609] overwriting previous definition of module 'top' [../../../../UART_TX_RX_VER.srcs/sources_1/new/top.v:18]
INFO: [VRFC 10-311] analyzing module UART_TX
WARNING: [VRFC 10-3609] overwriting previous definition of module 'UART_TX' [../../../../UART_TX_RX_VER.srcs/sources_1/new/UART_TX.v:3]
INFO: [VRFC 10-311] analyzing module UART_RX
WARNING: [VRFC 10-3609] overwriting previous definition of module 'UART_RX' [../../../../UART_TX_RX_VER.srcs/sources_1/new/UART_RX.v:16]
INFO: [VRFC 10-311] analyzing module BUTTON_UART_SIM
