digraph "VHDLOutlineParser::addVhdlType"
{
 // LATEX_PDF_SIZE
  edge [fontname="Helvetica",fontsize="10",labelfontname="Helvetica",labelfontsize="10"];
  node [fontname="Helvetica",fontsize="10",shape=record];
  rankdir="LR";
  Node1 [label="VHDLOutlineParser::\laddVhdlType",height=0.2,width=0.4,color="black", fillcolor="grey75", style="filled", fontcolor="black",tooltip=" "];
  Node1 -> Node2 [color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node2 [label="VhdlDocGen::getFlowMember",height=0.2,width=0.4,color="black", fillcolor="white", style="filled",URL="$classVhdlDocGen.html#a12b2126cfa1cf80aeab17ae40d673d67",tooltip=" "];
  Node1 -> Node3 [color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node3 [label="VHDLOutlineParser::\lisFuncProcProced",height=0.2,width=0.4,color="black", fillcolor="white", style="filled",URL="$classVHDLOutlineParser.html#aabc6c0e6b285c280ffa531cace06e2e4",tooltip=" "];
}
