// Seed: 842248830
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27
);
  inout wire id_27;
  input wire id_26;
  inout wire id_25;
  inout wire id_24;
  output wire id_23;
  output wire id_22;
  output wire id_21;
  output wire id_20;
  inout wire id_19;
  output wire id_18;
  input wire id_17;
  input wire id_16;
  output wire id_15;
  inout wire id_14;
  input wire id_13;
  output wire id_12;
  input wire id_11;
  inout wire id_10;
  output wire id_9;
  input wire id_8;
  output wire id_7;
  assign module_1.id_11 = 0;
  input wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_7 = id_11;
endmodule
module module_1 #(
    parameter id_11 = 32'd2,
    parameter id_9  = 32'd28
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    _id_9,
    id_10
);
  inout wire id_10;
  input wire _id_9;
  inout wire id_8;
  output wire id_7;
  output wor id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  logic [1 : -1] _id_11;
  generate
    assign id_6 = id_5 ^ 1'b0 ^ id_9 * id_2;
  endgenerate
  wire id_12 = id_12, id_13 = id_10;
  module_0 modCall_1 (
      id_13,
      id_2,
      id_10,
      id_8,
      id_8,
      id_10,
      id_12,
      id_5,
      id_1,
      id_12,
      id_12,
      id_7,
      id_5,
      id_1,
      id_3,
      id_8,
      id_12,
      id_6,
      id_3,
      id_10,
      id_12,
      id_8,
      id_8,
      id_3,
      id_12,
      id_5,
      id_10
  );
  logic [id_11 : id_9] id_14;
  ;
endmodule
