{"Source Block": ["oh/emmu/hdl/emmu.v@73:83@HdlIdDef", "   reg [PW-1:0]       emesh_packet_reg;\n\n   wire [63:0] \t      emesh_dstaddr_out;   \n   wire [MW-1:0]      emmu_lookup_data;\n   wire [63:0] \t      mi_wr_data;\n   wire [5:0] \t      mi_wr_vec;\n   wire \t      mi_match;\n   wire [31:0]        emmu_rd_addr;\n   wire \t      write_in;\n\n   /*****************************/\n"], "Clone Blocks": [["oh/emmu/hdl/emmu.v@72:82", "   reg \t\t      emesh_access_out;\n   reg [PW-1:0]       emesh_packet_reg;\n\n   wire [63:0] \t      emesh_dstaddr_out;   \n   wire [MW-1:0]      emmu_lookup_data;\n   wire [63:0] \t      mi_wr_data;\n   wire [5:0] \t      mi_wr_vec;\n   wire \t      mi_match;\n   wire [31:0]        emmu_rd_addr;\n   wire \t      write_in;\n\n"], ["oh/emmu/hdl/emmu.v@70:80", "   /*REGISTERS                  */\n   /*****************************/\n   reg \t\t      emesh_access_out;\n   reg [PW-1:0]       emesh_packet_reg;\n\n   wire [63:0] \t      emesh_dstaddr_out;   \n   wire [MW-1:0]      emmu_lookup_data;\n   wire [63:0] \t      mi_wr_data;\n   wire [5:0] \t      mi_wr_vec;\n   wire \t      mi_match;\n   wire [31:0]        emmu_rd_addr;\n"], ["oh/emmu/hdl/emmu.v@75:85", "   wire [63:0] \t      emesh_dstaddr_out;   \n   wire [MW-1:0]      emmu_lookup_data;\n   wire [63:0] \t      mi_wr_data;\n   wire [5:0] \t      mi_wr_vec;\n   wire \t      mi_match;\n   wire [31:0]        emmu_rd_addr;\n   wire \t      write_in;\n\n   /*****************************/\n   /*MMU WRITE LOGIC            */\n   /*****************************/\n"], ["oh/emmu/hdl/emmu.v@71:81", "   /*****************************/\n   reg \t\t      emesh_access_out;\n   reg [PW-1:0]       emesh_packet_reg;\n\n   wire [63:0] \t      emesh_dstaddr_out;   \n   wire [MW-1:0]      emmu_lookup_data;\n   wire [63:0] \t      mi_wr_data;\n   wire [5:0] \t      mi_wr_vec;\n   wire \t      mi_match;\n   wire [31:0]        emmu_rd_addr;\n   wire \t      write_in;\n"], ["oh/emmu/hdl/emmu.v@68:78", "   \n   /*****************************/\n   /*REGISTERS                  */\n   /*****************************/\n   reg \t\t      emesh_access_out;\n   reg [PW-1:0]       emesh_packet_reg;\n\n   wire [63:0] \t      emesh_dstaddr_out;   \n   wire [MW-1:0]      emmu_lookup_data;\n   wire [63:0] \t      mi_wr_data;\n   wire [5:0] \t      mi_wr_vec;\n"], ["oh/emmu/hdl/emmu.v@74:84", "\n   wire [63:0] \t      emesh_dstaddr_out;   \n   wire [MW-1:0]      emmu_lookup_data;\n   wire [63:0] \t      mi_wr_data;\n   wire [5:0] \t      mi_wr_vec;\n   wire \t      mi_match;\n   wire [31:0]        emmu_rd_addr;\n   wire \t      write_in;\n\n   /*****************************/\n   /*MMU WRITE LOGIC            */\n"], ["oh/emmu/hdl/emmu.v@76:86", "   wire [MW-1:0]      emmu_lookup_data;\n   wire [63:0] \t      mi_wr_data;\n   wire [5:0] \t      mi_wr_vec;\n   wire \t      mi_match;\n   wire [31:0]        emmu_rd_addr;\n   wire \t      write_in;\n\n   /*****************************/\n   /*MMU WRITE LOGIC            */\n   /*****************************/\n\n"]], "Diff Content": {"Delete": [[78, "   wire [5:0] \t      mi_wr_vec;\n"]], "Add": []}}