[
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"generated"
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~ALU|ALU>io_d_out",
    "sources":[
      "~ALU|ALU>io_op_config",
      "~ALU|ALU>io_d_in_1",
      "~ALU|ALU>io_d_in_2"
    ]
  }
]