
IO_Tile_8_33

 (16 0)  (400 528)  (400 528)  IOB_0 IO Functioning bit
 (3 1)  (423 529)  (423 529)  IO control bit: BIOUP_REN_1

 (17 3)  (401 530)  (401 530)  IOB_0 IO Functioning bit
 (12 4)  (430 532)  (430 532)  routing T_8_33.lc_trk_g1_7 <X> T_8_33.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (431 532)  (431 532)  routing T_8_33.lc_trk_g1_7 <X> T_8_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (400 532)  (400 532)  IOB_0 IO Functioning bit
 (12 5)  (430 533)  (430 533)  routing T_8_33.lc_trk_g1_7 <X> T_8_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (431 533)  (431 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (3 6)  (423 535)  (423 535)  IO control bit: BIOUP_IE_1

 (16 8)  (400 536)  (400 536)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_20
 (17 13)  (401 541)  (401 541)  IOB_1 IO Functioning bit
 (5 14)  (413 543)  (413 543)  routing T_8_33.span4_vert_31 <X> T_8_33.lc_trk_g1_7
 (6 14)  (414 543)  (414 543)  routing T_8_33.span4_vert_31 <X> T_8_33.lc_trk_g1_7
 (7 14)  (415 543)  (415 543)  Enable bit of Mux _local_links/g1_mux_7 => span4_vert_31 lc_trk_g1_7
 (8 15)  (416 542)  (416 542)  routing T_8_33.span4_vert_31 <X> T_8_33.lc_trk_g1_7


IO_Tile_16_33

 (3 1)  (843 529)  (843 529)  IO control bit: GIOUP1_REN_1

 (3 6)  (843 535)  (843 535)  IO control bit: GIOUP1_IE_1

 (16 8)  (820 536)  (820 536)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_20
 (16 9)  (820 537)  (820 537)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_4
 (17 9)  (821 537)  (821 537)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (17 13)  (821 541)  (821 541)  IOB_1 IO Functioning bit


IO_Tile_20_33

 (16 0)  (1040 528)  (1040 528)  IOB_0 IO Functioning bit
 (3 1)  (1063 529)  (1063 529)  IO control bit: BIOUP_REN_1

 (17 3)  (1041 530)  (1041 530)  IOB_0 IO Functioning bit
 (4 4)  (1052 532)  (1052 532)  routing T_20_33.span4_vert_4 <X> T_20_33.lc_trk_g0_4
 (5 4)  (1053 532)  (1053 532)  routing T_20_33.span4_vert_29 <X> T_20_33.lc_trk_g0_5
 (6 4)  (1054 532)  (1054 532)  routing T_20_33.span4_vert_29 <X> T_20_33.lc_trk_g0_5
 (7 4)  (1055 532)  (1055 532)  Enable bit of Mux _local_links/g0_mux_5 => span4_vert_29 lc_trk_g0_5
 (13 4)  (1071 532)  (1071 532)  routing T_20_33.lc_trk_g0_4 <X> T_20_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1040 532)  (1040 532)  IOB_0 IO Functioning bit
 (6 5)  (1054 533)  (1054 533)  routing T_20_33.span4_vert_4 <X> T_20_33.lc_trk_g0_4
 (7 5)  (1055 533)  (1055 533)  Enable bit of Mux _local_links/g0_mux_4 => span4_vert_4 lc_trk_g0_4
 (8 5)  (1056 533)  (1056 533)  routing T_20_33.span4_vert_29 <X> T_20_33.lc_trk_g0_5
 (13 5)  (1071 533)  (1071 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1062 535)  (1062 535)  IO control bit: BIOUP_REN_0

 (13 10)  (1071 539)  (1071 539)  routing T_20_33.lc_trk_g0_5 <X> T_20_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1040 539)  (1040 539)  IOB_1 IO Functioning bit
 (13 11)  (1071 538)  (1071 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1041 541)  (1041 541)  IOB_1 IO Functioning bit
 (16 14)  (1040 543)  (1040 543)  IOB_1 IO Functioning bit


IO_Tile_26_33

 (3 1)  (1375 529)  (1375 529)  IO control bit: IOUP_REN_1

 (13 1)  (1383 529)  (1383 529)  routing T_26_33.span4_vert_25 <X> T_26_33.span4_horz_r_0
 (4 10)  (1364 539)  (1364 539)  routing T_26_33.span4_vert_34 <X> T_26_33.lc_trk_g1_2
 (12 10)  (1382 539)  (1382 539)  routing T_26_33.lc_trk_g1_2 <X> T_26_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1352 539)  (1352 539)  IOB_1 IO Functioning bit
 (5 11)  (1365 538)  (1365 538)  routing T_26_33.span4_vert_34 <X> T_26_33.lc_trk_g1_2
 (6 11)  (1366 538)  (1366 538)  routing T_26_33.span4_vert_34 <X> T_26_33.lc_trk_g1_2
 (7 11)  (1367 538)  (1367 538)  Enable bit of Mux _local_links/g1_mux_2 => span4_vert_34 lc_trk_g1_2
 (12 11)  (1382 538)  (1382 538)  routing T_26_33.lc_trk_g1_2 <X> T_26_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1383 538)  (1383 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_2 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1353 541)  (1353 541)  IOB_1 IO Functioning bit
 (16 14)  (1352 543)  (1352 543)  IOB_1 IO Functioning bit


IO_Tile_27_33

 (16 0)  (1406 528)  (1406 528)  IOB_0 IO Functioning bit
 (17 3)  (1407 530)  (1407 530)  IOB_0 IO Functioning bit
 (12 4)  (1436 532)  (1436 532)  routing T_27_33.lc_trk_g1_7 <X> T_27_33.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1437 532)  (1437 532)  routing T_27_33.lc_trk_g1_7 <X> T_27_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1406 532)  (1406 532)  IOB_0 IO Functioning bit
 (12 5)  (1436 533)  (1436 533)  routing T_27_33.lc_trk_g1_7 <X> T_27_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1437 533)  (1437 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1428 535)  (1428 535)  IO control bit: IOUP_REN_0

 (5 14)  (1419 543)  (1419 543)  routing T_27_33.span4_horz_r_7 <X> T_27_33.lc_trk_g1_7
 (7 14)  (1421 543)  (1421 543)  Enable bit of Mux _local_links/g1_mux_7 => span4_horz_r_7 lc_trk_g1_7
 (8 15)  (1422 542)  (1422 542)  routing T_27_33.span4_horz_r_7 <X> T_27_33.lc_trk_g1_7


IO_Tile_28_33

 (4 0)  (1472 528)  (1472 528)  routing T_28_33.span4_horz_r_8 <X> T_28_33.lc_trk_g0_0
 (5 1)  (1473 529)  (1473 529)  routing T_28_33.span4_horz_r_8 <X> T_28_33.lc_trk_g0_0
 (7 1)  (1475 529)  (1475 529)  Enable bit of Mux _local_links/g0_mux_0 => span4_horz_r_8 lc_trk_g0_0
 (3 6)  (1483 535)  (1483 535)  IO control bit: IOUP_IE_1

 (16 8)  (1460 536)  (1460 536)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_20
 (12 10)  (1490 539)  (1490 539)  routing T_28_33.lc_trk_g1_4 <X> T_28_33.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1491 539)  (1491 539)  routing T_28_33.lc_trk_g1_4 <X> T_28_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1460 539)  (1460 539)  IOB_1 IO Functioning bit
 (11 11)  (1489 538)  (1489 538)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_0 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (1491 538)  (1491 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (4 12)  (1472 540)  (1472 540)  routing T_28_33.span4_vert_12 <X> T_28_33.lc_trk_g1_4
 (4 13)  (1472 541)  (1472 541)  routing T_28_33.span4_vert_12 <X> T_28_33.lc_trk_g1_4
 (6 13)  (1474 541)  (1474 541)  routing T_28_33.span4_vert_12 <X> T_28_33.lc_trk_g1_4
 (7 13)  (1475 541)  (1475 541)  Enable bit of Mux _local_links/g1_mux_4 => span4_vert_12 lc_trk_g1_4
 (17 13)  (1461 541)  (1461 541)  IOB_1 IO Functioning bit
 (17 14)  (1461 543)  (1461 543)  IOB_1 IO Functioning bit


IO_Tile_30_33

 (11 12)  (1597 540)  (1597 540)  routing T_30_33.span4_vert_19 <X> T_30_33.span4_horz_l_15
 (12 12)  (1598 540)  (1598 540)  routing T_30_33.span4_vert_19 <X> T_30_33.span4_horz_l_15


RAM_Tile_8_31

 (3 0)  (399 496)  (399 496)  routing T_8_31.sp12_v_t_23 <X> T_8_31.sp12_v_b_0
 (8 11)  (404 507)  (404 507)  routing T_8_31.sp4_h_r_1 <X> T_8_31.sp4_v_t_42
 (9 11)  (405 507)  (405 507)  routing T_8_31.sp4_h_r_1 <X> T_8_31.sp4_v_t_42
 (10 11)  (406 507)  (406 507)  routing T_8_31.sp4_h_r_1 <X> T_8_31.sp4_v_t_42


LogicTile_9_31

 (3 4)  (441 500)  (441 500)  routing T_9_31.sp12_v_b_0 <X> T_9_31.sp12_h_r_0
 (3 5)  (441 501)  (441 501)  routing T_9_31.sp12_v_b_0 <X> T_9_31.sp12_h_r_0
 (19 13)  (457 509)  (457 509)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_16_31

 (3 0)  (819 496)  (819 496)  routing T_16_31.sp12_v_t_23 <X> T_16_31.sp12_v_b_0


LogicTile_19_31

 (3 4)  (985 500)  (985 500)  routing T_19_31.sp12_v_b_0 <X> T_19_31.sp12_h_r_0
 (3 5)  (985 501)  (985 501)  routing T_19_31.sp12_v_b_0 <X> T_19_31.sp12_h_r_0


LogicTile_20_31

 (13 6)  (1049 502)  (1049 502)  routing T_20_31.sp4_v_b_5 <X> T_20_31.sp4_v_t_40


LogicTile_23_31

 (2 0)  (1200 496)  (1200 496)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5


LogicTile_26_31

 (9 3)  (1357 499)  (1357 499)  routing T_26_31.sp4_v_b_1 <X> T_26_31.sp4_v_t_36
 (10 15)  (1358 511)  (1358 511)  routing T_26_31.sp4_h_l_40 <X> T_26_31.sp4_v_t_47


LogicTile_28_31

 (3 0)  (1459 496)  (1459 496)  routing T_28_31.sp12_v_t_23 <X> T_28_31.sp12_v_b_0


IO_Tile_0_30

 (17 3)  (0 483)  (0 483)  IOB_0 IO Functioning bit
 (17 5)  (0 485)  (0 485)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (3 9)  (14 489)  (14 489)  IO control bit: IOLEFT_IE_0



LogicTile_2_30

 (2 12)  (74 492)  (74 492)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_5_30

 (11 4)  (245 484)  (245 484)  routing T_5_30.sp4_h_l_46 <X> T_5_30.sp4_v_b_5
 (13 4)  (247 484)  (247 484)  routing T_5_30.sp4_h_l_46 <X> T_5_30.sp4_v_b_5
 (12 5)  (246 485)  (246 485)  routing T_5_30.sp4_h_l_46 <X> T_5_30.sp4_v_b_5


LogicTile_24_30

 (12 8)  (1264 488)  (1264 488)  routing T_24_30.sp4_v_b_2 <X> T_24_30.sp4_h_r_8
 (11 9)  (1263 489)  (1263 489)  routing T_24_30.sp4_v_b_2 <X> T_24_30.sp4_h_r_8
 (13 9)  (1265 489)  (1265 489)  routing T_24_30.sp4_v_b_2 <X> T_24_30.sp4_h_r_8


LogicTile_28_30

 (10 3)  (1466 483)  (1466 483)  routing T_28_30.sp4_h_l_45 <X> T_28_30.sp4_v_t_36


LogicTile_30_30

 (6 10)  (1570 490)  (1570 490)  routing T_30_30.sp4_v_b_3 <X> T_30_30.sp4_v_t_43
 (5 11)  (1569 491)  (1569 491)  routing T_30_30.sp4_v_b_3 <X> T_30_30.sp4_v_t_43


LogicTile_12_29

 (3 12)  (603 476)  (603 476)  routing T_12_29.sp12_v_b_1 <X> T_12_29.sp12_h_r_1
 (3 13)  (603 477)  (603 477)  routing T_12_29.sp12_v_b_1 <X> T_12_29.sp12_h_r_1


LogicTile_17_29

 (1 3)  (875 467)  (875 467)  Enable bit of Mux _span_links/cross_mux_horz_5 => sp12_h_r_10 sp4_h_l_4


LogicTile_20_29

 (8 7)  (1044 471)  (1044 471)  routing T_20_29.sp4_h_l_41 <X> T_20_29.sp4_v_t_41


LogicTile_30_29

 (19 3)  (1583 467)  (1583 467)  Enable bit of Mux _span_links/cross_mux_vert_2 => sp12_v_t_2 sp4_v_t_3


IO_Tile_0_28

 (17 3)  (0 451)  (0 451)  IOB_0 IO Functioning bit
 (17 5)  (0 453)  (0 453)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (3 6)  (14 454)  (14 454)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 457)  (14 457)  IO control bit: IOLEFT_IE_0

 (17 9)  (0 457)  (0 457)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (0 461)  (0 461)  IOB_1 IO Functioning bit


LogicTile_2_28

 (2 12)  (74 460)  (74 460)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_5_28

 (11 4)  (245 452)  (245 452)  routing T_5_28.sp4_h_l_46 <X> T_5_28.sp4_v_b_5
 (13 4)  (247 452)  (247 452)  routing T_5_28.sp4_h_l_46 <X> T_5_28.sp4_v_b_5
 (12 5)  (246 453)  (246 453)  routing T_5_28.sp4_h_l_46 <X> T_5_28.sp4_v_b_5


LogicTile_6_28

 (3 1)  (291 449)  (291 449)  routing T_6_28.sp12_h_l_23 <X> T_6_28.sp12_v_b_0


IO_Tile_0_27

 (1 0)  (16 432)  (16 432)  Enable bit of Mux _out_links/OutMux3_0 => wire_io_cluster/io_0/D_IN_0 span4_horz_24
 (17 3)  (0 435)  (0 435)  IOB_0 IO Functioning bit
 (3 6)  (14 438)  (14 438)  IO control bit: IOLEFT_IE_1

 (1 8)  (16 440)  (16 440)  Enable bit of Mux _out_links/OutMux3_2 => wire_io_cluster/io_1/D_IN_0 span4_horz_28
 (3 9)  (14 441)  (14 441)  IO control bit: IOLEFT_IE_0

 (17 13)  (0 445)  (0 445)  IOB_1 IO Functioning bit


LogicTile_2_27

 (8 5)  (80 437)  (80 437)  routing T_2_27.sp4_h_l_41 <X> T_2_27.sp4_v_b_4
 (9 5)  (81 437)  (81 437)  routing T_2_27.sp4_h_l_41 <X> T_2_27.sp4_v_b_4
 (4 8)  (76 440)  (76 440)  routing T_2_27.sp4_h_l_37 <X> T_2_27.sp4_v_b_6
 (6 8)  (78 440)  (78 440)  routing T_2_27.sp4_h_l_37 <X> T_2_27.sp4_v_b_6
 (5 9)  (77 441)  (77 441)  routing T_2_27.sp4_h_l_37 <X> T_2_27.sp4_v_b_6


LogicTile_13_27

 (3 4)  (657 436)  (657 436)  routing T_13_27.sp12_v_b_0 <X> T_13_27.sp12_h_r_0
 (3 5)  (657 437)  (657 437)  routing T_13_27.sp12_v_b_0 <X> T_13_27.sp12_h_r_0


LogicTile_16_27

 (3 0)  (819 432)  (819 432)  routing T_16_27.sp12_v_t_23 <X> T_16_27.sp12_v_b_0


LogicTile_17_27

 (2 0)  (876 432)  (876 432)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5


LogicTile_20_27

 (12 7)  (1048 439)  (1048 439)  routing T_20_27.sp4_h_l_40 <X> T_20_27.sp4_v_t_40


LogicTile_26_27

 (9 3)  (1357 435)  (1357 435)  routing T_26_27.sp4_v_b_1 <X> T_26_27.sp4_v_t_36


LogicTile_5_26

 (13 4)  (247 420)  (247 420)  routing T_5_26.sp4_v_t_40 <X> T_5_26.sp4_v_b_5


LogicTile_13_26

 (3 4)  (657 420)  (657 420)  routing T_13_26.sp12_v_b_0 <X> T_13_26.sp12_h_r_0
 (3 5)  (657 421)  (657 421)  routing T_13_26.sp12_v_b_0 <X> T_13_26.sp12_h_r_0


LogicTile_21_26

 (2 8)  (1092 424)  (1092 424)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_24_26

 (11 2)  (1263 418)  (1263 418)  routing T_24_26.sp4_h_l_44 <X> T_24_26.sp4_v_t_39


IO_Tile_0_25

 (17 2)  (0 402)  (0 402)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (0 403)  (0 403)  IOB_0 IO Functioning bit
 (3 6)  (14 406)  (14 406)  IO control bit: IOLEFT_IE_1

 (2 9)  (15 409)  (15 409)  Enable bit of Mux _out_links/OutMux4_2 => wire_io_cluster/io_1/D_IN_0 span4_horz_36
 (3 9)  (14 409)  (14 409)  IO control bit: IOLEFT_IE_0

 (17 13)  (0 413)  (0 413)  IOB_1 IO Functioning bit


LogicTile_1_25

 (9 4)  (27 404)  (27 404)  routing T_1_25.sp4_h_l_36 <X> T_1_25.sp4_h_r_4
 (10 4)  (28 404)  (28 404)  routing T_1_25.sp4_h_l_36 <X> T_1_25.sp4_h_r_4


LogicTile_2_25

 (2 4)  (74 404)  (74 404)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_3_25



LogicTile_4_25



LogicTile_5_25

 (8 1)  (242 401)  (242 401)  routing T_5_25.sp4_h_l_42 <X> T_5_25.sp4_v_b_1
 (9 1)  (243 401)  (243 401)  routing T_5_25.sp4_h_l_42 <X> T_5_25.sp4_v_b_1
 (10 1)  (244 401)  (244 401)  routing T_5_25.sp4_h_l_42 <X> T_5_25.sp4_v_b_1
 (8 13)  (242 413)  (242 413)  routing T_5_25.sp4_h_l_41 <X> T_5_25.sp4_v_b_10
 (9 13)  (243 413)  (243 413)  routing T_5_25.sp4_h_l_41 <X> T_5_25.sp4_v_b_10
 (10 13)  (244 413)  (244 413)  routing T_5_25.sp4_h_l_41 <X> T_5_25.sp4_v_b_10


LogicTile_6_25



LogicTile_7_25



RAM_Tile_8_25



LogicTile_9_25



LogicTile_10_25



LogicTile_11_25



LogicTile_12_25



LogicTile_13_25



LogicTile_14_25



LogicTile_15_25



LogicTile_16_25



LogicTile_17_25



LogicTile_18_25



LogicTile_19_25



LogicTile_20_25



LogicTile_21_25



LogicTile_22_25



LogicTile_23_25



LogicTile_24_25



RAM_Tile_25_25



LogicTile_26_25



LogicTile_27_25



LogicTile_28_25



LogicTile_29_25



LogicTile_30_25



LogicTile_31_25



LogicTile_32_25



IO_Tile_33_25



IO_Tile_0_24



LogicTile_1_24



LogicTile_2_24



LogicTile_3_24



LogicTile_4_24



LogicTile_5_24

 (11 8)  (245 392)  (245 392)  routing T_5_24.sp4_v_t_40 <X> T_5_24.sp4_v_b_8
 (12 9)  (246 393)  (246 393)  routing T_5_24.sp4_v_t_40 <X> T_5_24.sp4_v_b_8


LogicTile_6_24



LogicTile_7_24



RAM_Tile_8_24



LogicTile_9_24



LogicTile_10_24



LogicTile_11_24



LogicTile_12_24

 (7 15)  (607 399)  (607 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_13_24

 (7 15)  (661 399)  (661 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_14_24



LogicTile_15_24

 (7 15)  (769 399)  (769 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_16_24



LogicTile_17_24



LogicTile_18_24



LogicTile_19_24



LogicTile_20_24



LogicTile_21_24



LogicTile_22_24



LogicTile_23_24



LogicTile_24_24



RAM_Tile_25_24



LogicTile_26_24



LogicTile_27_24



LogicTile_28_24



LogicTile_29_24



LogicTile_30_24



LogicTile_31_24



LogicTile_32_24



IO_Tile_33_24



LogicTile_2_23

 (4 13)  (76 381)  (76 381)  routing T_2_23.sp4_v_t_41 <X> T_2_23.sp4_h_r_9
 (13 13)  (85 381)  (85 381)  routing T_2_23.sp4_v_t_43 <X> T_2_23.sp4_h_r_11


LogicTile_5_23

 (17 0)  (251 368)  (251 368)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (252 368)  (252 368)  routing T_5_23.wire_logic_cluster/lc_1/out <X> T_5_23.lc_trk_g0_1
 (25 0)  (259 368)  (259 368)  routing T_5_23.wire_logic_cluster/lc_2/out <X> T_5_23.lc_trk_g0_2
 (27 0)  (261 368)  (261 368)  routing T_5_23.lc_trk_g3_4 <X> T_5_23.wire_logic_cluster/lc_0/in_1
 (28 0)  (262 368)  (262 368)  routing T_5_23.lc_trk_g3_4 <X> T_5_23.wire_logic_cluster/lc_0/in_1
 (29 0)  (263 368)  (263 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (264 368)  (264 368)  routing T_5_23.lc_trk_g3_4 <X> T_5_23.wire_logic_cluster/lc_0/in_1
 (31 0)  (265 368)  (265 368)  routing T_5_23.lc_trk_g2_5 <X> T_5_23.wire_logic_cluster/lc_0/in_3
 (32 0)  (266 368)  (266 368)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (267 368)  (267 368)  routing T_5_23.lc_trk_g2_5 <X> T_5_23.wire_logic_cluster/lc_0/in_3
 (51 0)  (285 368)  (285 368)  Enable bit of Mux _out_links/OutMux3_0 => wire_logic_cluster/lc_0/out sp12_v_b_0
 (52 0)  (286 368)  (286 368)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (22 1)  (256 369)  (256 369)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (26 1)  (260 369)  (260 369)  routing T_5_23.lc_trk_g0_2 <X> T_5_23.wire_logic_cluster/lc_0/in_0
 (29 1)  (263 369)  (263 369)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (32 1)  (266 369)  (266 369)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (267 369)  (267 369)  routing T_5_23.lc_trk_g2_0 <X> T_5_23.input_2_0
 (39 1)  (273 369)  (273 369)  LC_0 Logic Functioning bit
 (15 2)  (249 370)  (249 370)  routing T_5_23.sp4_v_b_21 <X> T_5_23.lc_trk_g0_5
 (16 2)  (250 370)  (250 370)  routing T_5_23.sp4_v_b_21 <X> T_5_23.lc_trk_g0_5
 (17 2)  (251 370)  (251 370)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_21 lc_trk_g0_5
 (26 2)  (260 370)  (260 370)  routing T_5_23.lc_trk_g3_4 <X> T_5_23.wire_logic_cluster/lc_1/in_0
 (32 2)  (266 370)  (266 370)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (267 370)  (267 370)  routing T_5_23.lc_trk_g2_2 <X> T_5_23.wire_logic_cluster/lc_1/in_3
 (40 2)  (274 370)  (274 370)  LC_1 Logic Functioning bit
 (42 2)  (276 370)  (276 370)  LC_1 Logic Functioning bit
 (27 3)  (261 371)  (261 371)  routing T_5_23.lc_trk_g3_4 <X> T_5_23.wire_logic_cluster/lc_1/in_0
 (28 3)  (262 371)  (262 371)  routing T_5_23.lc_trk_g3_4 <X> T_5_23.wire_logic_cluster/lc_1/in_0
 (29 3)  (263 371)  (263 371)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (31 3)  (265 371)  (265 371)  routing T_5_23.lc_trk_g2_2 <X> T_5_23.wire_logic_cluster/lc_1/in_3
 (41 3)  (275 371)  (275 371)  LC_1 Logic Functioning bit
 (43 3)  (277 371)  (277 371)  LC_1 Logic Functioning bit
 (32 4)  (266 372)  (266 372)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (267 372)  (267 372)  routing T_5_23.lc_trk_g2_1 <X> T_5_23.wire_logic_cluster/lc_2/in_3
 (40 4)  (274 372)  (274 372)  LC_2 Logic Functioning bit
 (42 4)  (276 372)  (276 372)  LC_2 Logic Functioning bit
 (26 5)  (260 373)  (260 373)  routing T_5_23.lc_trk_g2_2 <X> T_5_23.wire_logic_cluster/lc_2/in_0
 (28 5)  (262 373)  (262 373)  routing T_5_23.lc_trk_g2_2 <X> T_5_23.wire_logic_cluster/lc_2/in_0
 (29 5)  (263 373)  (263 373)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (41 5)  (275 373)  (275 373)  LC_2 Logic Functioning bit
 (43 5)  (277 373)  (277 373)  LC_2 Logic Functioning bit
 (16 8)  (250 376)  (250 376)  routing T_5_23.sp4_v_t_12 <X> T_5_23.lc_trk_g2_1
 (17 8)  (251 376)  (251 376)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_12 lc_trk_g2_1
 (18 8)  (252 376)  (252 376)  routing T_5_23.sp4_v_t_12 <X> T_5_23.lc_trk_g2_1
 (25 8)  (259 376)  (259 376)  routing T_5_23.sp4_v_t_23 <X> T_5_23.lc_trk_g2_2
 (15 9)  (249 377)  (249 377)  routing T_5_23.sp4_v_t_29 <X> T_5_23.lc_trk_g2_0
 (16 9)  (250 377)  (250 377)  routing T_5_23.sp4_v_t_29 <X> T_5_23.lc_trk_g2_0
 (17 9)  (251 377)  (251 377)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (22 9)  (256 377)  (256 377)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (257 377)  (257 377)  routing T_5_23.sp4_v_t_23 <X> T_5_23.lc_trk_g2_2
 (25 9)  (259 377)  (259 377)  routing T_5_23.sp4_v_t_23 <X> T_5_23.lc_trk_g2_2
 (17 10)  (251 378)  (251 378)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (252 378)  (252 378)  routing T_5_23.wire_logic_cluster/lc_5/out <X> T_5_23.lc_trk_g2_5
 (25 10)  (259 378)  (259 378)  routing T_5_23.sp4_h_r_46 <X> T_5_23.lc_trk_g2_6
 (26 10)  (260 378)  (260 378)  routing T_5_23.lc_trk_g0_5 <X> T_5_23.wire_logic_cluster/lc_5/in_0
 (27 10)  (261 378)  (261 378)  routing T_5_23.lc_trk_g3_7 <X> T_5_23.wire_logic_cluster/lc_5/in_1
 (28 10)  (262 378)  (262 378)  routing T_5_23.lc_trk_g3_7 <X> T_5_23.wire_logic_cluster/lc_5/in_1
 (29 10)  (263 378)  (263 378)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (264 378)  (264 378)  routing T_5_23.lc_trk_g3_7 <X> T_5_23.wire_logic_cluster/lc_5/in_1
 (31 10)  (265 378)  (265 378)  routing T_5_23.lc_trk_g2_6 <X> T_5_23.wire_logic_cluster/lc_5/in_3
 (32 10)  (266 378)  (266 378)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (267 378)  (267 378)  routing T_5_23.lc_trk_g2_6 <X> T_5_23.wire_logic_cluster/lc_5/in_3
 (40 10)  (274 378)  (274 378)  LC_5 Logic Functioning bit
 (22 11)  (256 379)  (256 379)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (257 379)  (257 379)  routing T_5_23.sp4_h_r_46 <X> T_5_23.lc_trk_g2_6
 (24 11)  (258 379)  (258 379)  routing T_5_23.sp4_h_r_46 <X> T_5_23.lc_trk_g2_6
 (25 11)  (259 379)  (259 379)  routing T_5_23.sp4_h_r_46 <X> T_5_23.lc_trk_g2_6
 (29 11)  (263 379)  (263 379)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (264 379)  (264 379)  routing T_5_23.lc_trk_g3_7 <X> T_5_23.wire_logic_cluster/lc_5/in_1
 (31 11)  (265 379)  (265 379)  routing T_5_23.lc_trk_g2_6 <X> T_5_23.wire_logic_cluster/lc_5/in_3
 (32 11)  (266 379)  (266 379)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_2 input_2_5
 (33 11)  (267 379)  (267 379)  routing T_5_23.lc_trk_g3_2 <X> T_5_23.input_2_5
 (34 11)  (268 379)  (268 379)  routing T_5_23.lc_trk_g3_2 <X> T_5_23.input_2_5
 (35 11)  (269 379)  (269 379)  routing T_5_23.lc_trk_g3_2 <X> T_5_23.input_2_5
 (17 12)  (251 380)  (251 380)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (26 12)  (260 380)  (260 380)  routing T_5_23.lc_trk_g3_7 <X> T_5_23.wire_logic_cluster/lc_6/in_0
 (29 12)  (263 380)  (263 380)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (264 380)  (264 380)  routing T_5_23.lc_trk_g0_5 <X> T_5_23.wire_logic_cluster/lc_6/in_1
 (32 12)  (266 380)  (266 380)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (267 380)  (267 380)  routing T_5_23.lc_trk_g2_1 <X> T_5_23.wire_logic_cluster/lc_6/in_3
 (35 12)  (269 380)  (269 380)  routing T_5_23.lc_trk_g2_6 <X> T_5_23.input_2_6
 (40 12)  (274 380)  (274 380)  LC_6 Logic Functioning bit
 (22 13)  (256 381)  (256 381)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (257 381)  (257 381)  routing T_5_23.sp4_v_b_42 <X> T_5_23.lc_trk_g3_2
 (24 13)  (258 381)  (258 381)  routing T_5_23.sp4_v_b_42 <X> T_5_23.lc_trk_g3_2
 (26 13)  (260 381)  (260 381)  routing T_5_23.lc_trk_g3_7 <X> T_5_23.wire_logic_cluster/lc_6/in_0
 (27 13)  (261 381)  (261 381)  routing T_5_23.lc_trk_g3_7 <X> T_5_23.wire_logic_cluster/lc_6/in_0
 (28 13)  (262 381)  (262 381)  routing T_5_23.lc_trk_g3_7 <X> T_5_23.wire_logic_cluster/lc_6/in_0
 (29 13)  (263 381)  (263 381)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (32 13)  (266 381)  (266 381)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (267 381)  (267 381)  routing T_5_23.lc_trk_g2_6 <X> T_5_23.input_2_6
 (35 13)  (269 381)  (269 381)  routing T_5_23.lc_trk_g2_6 <X> T_5_23.input_2_6
 (14 14)  (248 382)  (248 382)  routing T_5_23.sp4_h_r_44 <X> T_5_23.lc_trk_g3_4
 (22 14)  (256 382)  (256 382)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (257 382)  (257 382)  routing T_5_23.sp4_v_b_47 <X> T_5_23.lc_trk_g3_7
 (24 14)  (258 382)  (258 382)  routing T_5_23.sp4_v_b_47 <X> T_5_23.lc_trk_g3_7
 (28 14)  (262 382)  (262 382)  routing T_5_23.lc_trk_g2_0 <X> T_5_23.wire_logic_cluster/lc_7/in_1
 (29 14)  (263 382)  (263 382)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (266 382)  (266 382)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (267 382)  (267 382)  routing T_5_23.lc_trk_g3_1 <X> T_5_23.wire_logic_cluster/lc_7/in_3
 (34 14)  (268 382)  (268 382)  routing T_5_23.lc_trk_g3_1 <X> T_5_23.wire_logic_cluster/lc_7/in_3
 (50 14)  (284 382)  (284 382)  Cascade bit: LH_LC07_inmux02_5

 (52 14)  (286 382)  (286 382)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (14 15)  (248 383)  (248 383)  routing T_5_23.sp4_h_r_44 <X> T_5_23.lc_trk_g3_4
 (15 15)  (249 383)  (249 383)  routing T_5_23.sp4_h_r_44 <X> T_5_23.lc_trk_g3_4
 (16 15)  (250 383)  (250 383)  routing T_5_23.sp4_h_r_44 <X> T_5_23.lc_trk_g3_4
 (17 15)  (251 383)  (251 383)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_44 lc_trk_g3_4
 (29 15)  (263 383)  (263 383)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0
 (42 15)  (276 383)  (276 383)  LC_7 Logic Functioning bit


LogicTile_6_23

 (19 4)  (307 372)  (307 372)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17


LogicTile_16_23

 (3 0)  (819 368)  (819 368)  routing T_16_23.sp12_v_t_23 <X> T_16_23.sp12_v_b_0


LogicTile_26_23

 (9 3)  (1357 371)  (1357 371)  routing T_26_23.sp4_v_b_1 <X> T_26_23.sp4_v_t_36


IO_Tile_0_22

 (17 2)  (0 354)  (0 354)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (0 355)  (0 355)  IOB_0 IO Functioning bit
 (3 6)  (14 358)  (14 358)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 361)  (14 361)  IO control bit: IOLEFT_IE_0

 (16 9)  (1 361)  (1 361)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (0 365)  (0 365)  IOB_1 IO Functioning bit


LogicTile_2_22

 (2 0)  (74 352)  (74 352)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (2 4)  (74 356)  (74 356)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_5_22

 (8 9)  (242 361)  (242 361)  routing T_5_22.sp4_h_l_42 <X> T_5_22.sp4_v_b_7
 (9 9)  (243 361)  (243 361)  routing T_5_22.sp4_h_l_42 <X> T_5_22.sp4_v_b_7
 (8 11)  (242 363)  (242 363)  routing T_5_22.sp4_h_l_42 <X> T_5_22.sp4_v_t_42
 (10 15)  (244 367)  (244 367)  routing T_5_22.sp4_h_l_40 <X> T_5_22.sp4_v_t_47


RAM_Tile_8_22

 (19 8)  (415 360)  (415 360)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_t_16 sp4_v_t_8


LogicTile_4_21

 (3 4)  (183 340)  (183 340)  routing T_4_21.sp12_v_b_0 <X> T_4_21.sp12_h_r_0
 (3 5)  (183 341)  (183 341)  routing T_4_21.sp12_v_b_0 <X> T_4_21.sp12_h_r_0
 (19 13)  (199 349)  (199 349)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_7_21

 (8 9)  (350 345)  (350 345)  routing T_7_21.sp4_h_l_36 <X> T_7_21.sp4_v_b_7
 (9 9)  (351 345)  (351 345)  routing T_7_21.sp4_h_l_36 <X> T_7_21.sp4_v_b_7
 (10 9)  (352 345)  (352 345)  routing T_7_21.sp4_h_l_36 <X> T_7_21.sp4_v_b_7


IO_Tile_0_20

 (2 1)  (15 321)  (15 321)  Enable bit of Mux _out_links/OutMux4_0 => wire_io_cluster/io_0/D_IN_0 span4_horz_32
 (0 3)  (17 323)  (17 323)  Enable bit of Mux _out_links/OutMux5_0 => wire_io_cluster/io_0/D_IN_0 span4_horz_40
 (17 3)  (0 323)  (0 323)  IOB_0 IO Functioning bit
 (3 6)  (14 326)  (14 326)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 329)  (14 329)  IO control bit: IOLEFT_IE_0

 (0 11)  (17 331)  (17 331)  Enable bit of Mux _out_links/OutMux5_2 => wire_io_cluster/io_1/D_IN_0 span4_horz_44
 (17 13)  (0 333)  (0 333)  IOB_1 IO Functioning bit


LogicTile_1_20

 (5 0)  (23 320)  (23 320)  routing T_1_20.sp4_h_l_44 <X> T_1_20.sp4_h_r_0
 (8 0)  (26 320)  (26 320)  routing T_1_20.sp4_h_l_40 <X> T_1_20.sp4_h_r_1
 (10 0)  (28 320)  (28 320)  routing T_1_20.sp4_h_l_40 <X> T_1_20.sp4_h_r_1
 (4 1)  (22 321)  (22 321)  routing T_1_20.sp4_h_l_44 <X> T_1_20.sp4_h_r_0


LogicTile_2_20

 (11 9)  (83 329)  (83 329)  routing T_2_20.sp4_h_l_45 <X> T_2_20.sp4_h_r_8


LogicTile_5_20

 (8 0)  (242 320)  (242 320)  routing T_5_20.sp4_h_l_36 <X> T_5_20.sp4_h_r_1
 (8 1)  (242 321)  (242 321)  routing T_5_20.sp4_h_l_36 <X> T_5_20.sp4_v_b_1
 (9 1)  (243 321)  (243 321)  routing T_5_20.sp4_h_l_36 <X> T_5_20.sp4_v_b_1
 (4 8)  (238 328)  (238 328)  routing T_5_20.sp4_h_l_37 <X> T_5_20.sp4_v_b_6
 (6 8)  (240 328)  (240 328)  routing T_5_20.sp4_h_l_37 <X> T_5_20.sp4_v_b_6
 (5 9)  (239 329)  (239 329)  routing T_5_20.sp4_h_l_37 <X> T_5_20.sp4_v_b_6


LogicTile_6_20

 (4 0)  (292 320)  (292 320)  routing T_6_20.sp4_v_t_41 <X> T_6_20.sp4_v_b_0
 (6 0)  (294 320)  (294 320)  routing T_6_20.sp4_v_t_41 <X> T_6_20.sp4_v_b_0
 (13 8)  (301 328)  (301 328)  routing T_6_20.sp4_h_l_45 <X> T_6_20.sp4_v_b_8
 (12 9)  (300 329)  (300 329)  routing T_6_20.sp4_h_l_45 <X> T_6_20.sp4_v_b_8


LogicTile_9_20

 (8 9)  (446 329)  (446 329)  routing T_9_20.sp4_h_l_36 <X> T_9_20.sp4_v_b_7
 (9 9)  (447 329)  (447 329)  routing T_9_20.sp4_h_l_36 <X> T_9_20.sp4_v_b_7
 (10 9)  (448 329)  (448 329)  routing T_9_20.sp4_h_l_36 <X> T_9_20.sp4_v_b_7


LogicTile_5_19

 (14 2)  (248 306)  (248 306)  routing T_5_19.sp4_v_t_1 <X> T_5_19.lc_trk_g0_4
 (14 3)  (248 307)  (248 307)  routing T_5_19.sp4_v_t_1 <X> T_5_19.lc_trk_g0_4
 (16 3)  (250 307)  (250 307)  routing T_5_19.sp4_v_t_1 <X> T_5_19.lc_trk_g0_4
 (17 3)  (251 307)  (251 307)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (3 4)  (237 308)  (237 308)  routing T_5_19.sp12_v_t_23 <X> T_5_19.sp12_h_r_0
 (22 4)  (256 308)  (256 308)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (257 308)  (257 308)  routing T_5_19.sp4_v_b_19 <X> T_5_19.lc_trk_g1_3
 (24 4)  (258 308)  (258 308)  routing T_5_19.sp4_v_b_19 <X> T_5_19.lc_trk_g1_3
 (26 6)  (260 310)  (260 310)  routing T_5_19.lc_trk_g2_5 <X> T_5_19.wire_logic_cluster/lc_3/in_0
 (29 6)  (263 310)  (263 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (264 310)  (264 310)  routing T_5_19.lc_trk_g0_4 <X> T_5_19.wire_logic_cluster/lc_3/in_1
 (32 6)  (266 310)  (266 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (268 310)  (268 310)  routing T_5_19.lc_trk_g1_3 <X> T_5_19.wire_logic_cluster/lc_3/in_3
 (40 6)  (274 310)  (274 310)  LC_3 Logic Functioning bit
 (42 6)  (276 310)  (276 310)  LC_3 Logic Functioning bit
 (46 6)  (280 310)  (280 310)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (28 7)  (262 311)  (262 311)  routing T_5_19.lc_trk_g2_5 <X> T_5_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (263 311)  (263 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (31 7)  (265 311)  (265 311)  routing T_5_19.lc_trk_g1_3 <X> T_5_19.wire_logic_cluster/lc_3/in_3
 (17 10)  (251 314)  (251 314)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5


LogicTile_6_19

 (5 8)  (293 312)  (293 312)  routing T_6_19.sp4_v_b_0 <X> T_6_19.sp4_h_r_6
 (4 9)  (292 313)  (292 313)  routing T_6_19.sp4_v_b_0 <X> T_6_19.sp4_h_r_6
 (6 9)  (294 313)  (294 313)  routing T_6_19.sp4_v_b_0 <X> T_6_19.sp4_h_r_6


RAM_Tile_8_19

 (12 0)  (408 304)  (408 304)  routing T_8_19.sp4_h_l_46 <X> T_8_19.sp4_h_r_2
 (13 1)  (409 305)  (409 305)  routing T_8_19.sp4_h_l_46 <X> T_8_19.sp4_h_r_2
 (3 4)  (399 308)  (399 308)  routing T_8_19.sp12_v_t_23 <X> T_8_19.sp12_h_r_0
 (12 8)  (408 312)  (408 312)  routing T_8_19.sp4_v_t_45 <X> T_8_19.sp4_h_r_8


LogicTile_9_19

 (2 0)  (440 304)  (440 304)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (16 1)  (454 305)  (454 305)  routing T_9_19.sp12_h_r_8 <X> T_9_19.lc_trk_g0_0
 (17 1)  (455 305)  (455 305)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_8 lc_trk_g0_0
 (22 5)  (460 309)  (460 309)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (461 309)  (461 309)  routing T_9_19.sp4_v_b_18 <X> T_9_19.lc_trk_g1_2
 (24 5)  (462 309)  (462 309)  routing T_9_19.sp4_v_b_18 <X> T_9_19.lc_trk_g1_2
 (3 6)  (441 310)  (441 310)  routing T_9_19.sp12_h_r_0 <X> T_9_19.sp12_v_t_23
 (14 6)  (452 310)  (452 310)  routing T_9_19.sp4_h_l_9 <X> T_9_19.lc_trk_g1_4
 (29 6)  (467 310)  (467 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (470 310)  (470 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (471 310)  (471 310)  routing T_9_19.lc_trk_g3_3 <X> T_9_19.wire_logic_cluster/lc_3/in_3
 (34 6)  (472 310)  (472 310)  routing T_9_19.lc_trk_g3_3 <X> T_9_19.wire_logic_cluster/lc_3/in_3
 (36 6)  (474 310)  (474 310)  LC_3 Logic Functioning bit
 (38 6)  (476 310)  (476 310)  LC_3 Logic Functioning bit
 (46 6)  (484 310)  (484 310)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (3 7)  (441 311)  (441 311)  routing T_9_19.sp12_h_r_0 <X> T_9_19.sp12_v_t_23
 (14 7)  (452 311)  (452 311)  routing T_9_19.sp4_h_l_9 <X> T_9_19.lc_trk_g1_4
 (15 7)  (453 311)  (453 311)  routing T_9_19.sp4_h_l_9 <X> T_9_19.lc_trk_g1_4
 (16 7)  (454 311)  (454 311)  routing T_9_19.sp4_h_l_9 <X> T_9_19.lc_trk_g1_4
 (17 7)  (455 311)  (455 311)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_9 lc_trk_g1_4
 (26 7)  (464 311)  (464 311)  routing T_9_19.lc_trk_g1_2 <X> T_9_19.wire_logic_cluster/lc_3/in_0
 (27 7)  (465 311)  (465 311)  routing T_9_19.lc_trk_g1_2 <X> T_9_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (467 311)  (467 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (31 7)  (469 311)  (469 311)  routing T_9_19.lc_trk_g3_3 <X> T_9_19.wire_logic_cluster/lc_3/in_3
 (26 8)  (464 312)  (464 312)  routing T_9_19.lc_trk_g3_5 <X> T_9_19.wire_logic_cluster/lc_4/in_0
 (27 8)  (465 312)  (465 312)  routing T_9_19.lc_trk_g1_2 <X> T_9_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (467 312)  (467 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (469 312)  (469 312)  routing T_9_19.lc_trk_g1_4 <X> T_9_19.wire_logic_cluster/lc_4/in_3
 (32 8)  (470 312)  (470 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (472 312)  (472 312)  routing T_9_19.lc_trk_g1_4 <X> T_9_19.wire_logic_cluster/lc_4/in_3
 (36 8)  (474 312)  (474 312)  LC_4 Logic Functioning bit
 (37 8)  (475 312)  (475 312)  LC_4 Logic Functioning bit
 (38 8)  (476 312)  (476 312)  LC_4 Logic Functioning bit
 (42 8)  (480 312)  (480 312)  LC_4 Logic Functioning bit
 (43 8)  (481 312)  (481 312)  LC_4 Logic Functioning bit
 (47 8)  (485 312)  (485 312)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (50 8)  (488 312)  (488 312)  Cascade bit: LH_LC04_inmux02_5

 (27 9)  (465 313)  (465 313)  routing T_9_19.lc_trk_g3_5 <X> T_9_19.wire_logic_cluster/lc_4/in_0
 (28 9)  (466 313)  (466 313)  routing T_9_19.lc_trk_g3_5 <X> T_9_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (467 313)  (467 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (30 9)  (468 313)  (468 313)  routing T_9_19.lc_trk_g1_2 <X> T_9_19.wire_logic_cluster/lc_4/in_1
 (36 9)  (474 313)  (474 313)  LC_4 Logic Functioning bit
 (37 9)  (475 313)  (475 313)  LC_4 Logic Functioning bit
 (42 9)  (480 313)  (480 313)  LC_4 Logic Functioning bit
 (43 9)  (481 313)  (481 313)  LC_4 Logic Functioning bit
 (21 12)  (459 316)  (459 316)  routing T_9_19.sp4_h_r_43 <X> T_9_19.lc_trk_g3_3
 (22 12)  (460 316)  (460 316)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (461 316)  (461 316)  routing T_9_19.sp4_h_r_43 <X> T_9_19.lc_trk_g3_3
 (24 12)  (462 316)  (462 316)  routing T_9_19.sp4_h_r_43 <X> T_9_19.lc_trk_g3_3
 (21 13)  (459 317)  (459 317)  routing T_9_19.sp4_h_r_43 <X> T_9_19.lc_trk_g3_3
 (15 14)  (453 318)  (453 318)  routing T_9_19.sp4_v_t_32 <X> T_9_19.lc_trk_g3_5
 (16 14)  (454 318)  (454 318)  routing T_9_19.sp4_v_t_32 <X> T_9_19.lc_trk_g3_5
 (17 14)  (455 318)  (455 318)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (29 14)  (467 318)  (467 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (470 318)  (470 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (471 318)  (471 318)  routing T_9_19.lc_trk_g3_3 <X> T_9_19.wire_logic_cluster/lc_7/in_3
 (34 14)  (472 318)  (472 318)  routing T_9_19.lc_trk_g3_3 <X> T_9_19.wire_logic_cluster/lc_7/in_3
 (37 14)  (475 318)  (475 318)  LC_7 Logic Functioning bit
 (39 14)  (477 318)  (477 318)  LC_7 Logic Functioning bit
 (40 14)  (478 318)  (478 318)  LC_7 Logic Functioning bit
 (41 14)  (479 318)  (479 318)  LC_7 Logic Functioning bit
 (42 14)  (480 318)  (480 318)  LC_7 Logic Functioning bit
 (43 14)  (481 318)  (481 318)  LC_7 Logic Functioning bit
 (47 14)  (485 318)  (485 318)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (26 15)  (464 319)  (464 319)  routing T_9_19.lc_trk_g1_2 <X> T_9_19.wire_logic_cluster/lc_7/in_0
 (27 15)  (465 319)  (465 319)  routing T_9_19.lc_trk_g1_2 <X> T_9_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (467 319)  (467 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_2 wire_logic_cluster/lc_7/in_0
 (31 15)  (469 319)  (469 319)  routing T_9_19.lc_trk_g3_3 <X> T_9_19.wire_logic_cluster/lc_7/in_3
 (36 15)  (474 319)  (474 319)  LC_7 Logic Functioning bit
 (37 15)  (475 319)  (475 319)  LC_7 Logic Functioning bit
 (38 15)  (476 319)  (476 319)  LC_7 Logic Functioning bit
 (39 15)  (477 319)  (477 319)  LC_7 Logic Functioning bit
 (40 15)  (478 319)  (478 319)  LC_7 Logic Functioning bit
 (41 15)  (479 319)  (479 319)  LC_7 Logic Functioning bit
 (42 15)  (480 319)  (480 319)  LC_7 Logic Functioning bit
 (43 15)  (481 319)  (481 319)  LC_7 Logic Functioning bit


LogicTile_11_19

 (26 0)  (572 304)  (572 304)  routing T_11_19.lc_trk_g2_6 <X> T_11_19.wire_logic_cluster/lc_0/in_0
 (27 0)  (573 304)  (573 304)  routing T_11_19.lc_trk_g1_4 <X> T_11_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (575 304)  (575 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (576 304)  (576 304)  routing T_11_19.lc_trk_g1_4 <X> T_11_19.wire_logic_cluster/lc_0/in_1
 (32 0)  (578 304)  (578 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (579 304)  (579 304)  routing T_11_19.lc_trk_g2_1 <X> T_11_19.wire_logic_cluster/lc_0/in_3
 (35 0)  (581 304)  (581 304)  routing T_11_19.lc_trk_g3_7 <X> T_11_19.input_2_0
 (37 0)  (583 304)  (583 304)  LC_0 Logic Functioning bit
 (39 0)  (585 304)  (585 304)  LC_0 Logic Functioning bit
 (40 0)  (586 304)  (586 304)  LC_0 Logic Functioning bit
 (42 0)  (588 304)  (588 304)  LC_0 Logic Functioning bit
 (47 0)  (593 304)  (593 304)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (26 1)  (572 305)  (572 305)  routing T_11_19.lc_trk_g2_6 <X> T_11_19.wire_logic_cluster/lc_0/in_0
 (28 1)  (574 305)  (574 305)  routing T_11_19.lc_trk_g2_6 <X> T_11_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (575 305)  (575 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (32 1)  (578 305)  (578 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_7 input_2_0
 (33 1)  (579 305)  (579 305)  routing T_11_19.lc_trk_g3_7 <X> T_11_19.input_2_0
 (34 1)  (580 305)  (580 305)  routing T_11_19.lc_trk_g3_7 <X> T_11_19.input_2_0
 (35 1)  (581 305)  (581 305)  routing T_11_19.lc_trk_g3_7 <X> T_11_19.input_2_0
 (36 1)  (582 305)  (582 305)  LC_0 Logic Functioning bit
 (38 1)  (584 305)  (584 305)  LC_0 Logic Functioning bit
 (41 1)  (587 305)  (587 305)  LC_0 Logic Functioning bit
 (16 7)  (562 311)  (562 311)  routing T_11_19.sp12_h_r_12 <X> T_11_19.lc_trk_g1_4
 (17 7)  (563 311)  (563 311)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_12 lc_trk_g1_4
 (16 8)  (562 312)  (562 312)  routing T_11_19.sp4_v_t_12 <X> T_11_19.lc_trk_g2_1
 (17 8)  (563 312)  (563 312)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_12 lc_trk_g2_1
 (18 8)  (564 312)  (564 312)  routing T_11_19.sp4_v_t_12 <X> T_11_19.lc_trk_g2_1
 (25 10)  (571 314)  (571 314)  routing T_11_19.sp4_h_r_46 <X> T_11_19.lc_trk_g2_6
 (22 11)  (568 315)  (568 315)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (569 315)  (569 315)  routing T_11_19.sp4_h_r_46 <X> T_11_19.lc_trk_g2_6
 (24 11)  (570 315)  (570 315)  routing T_11_19.sp4_h_r_46 <X> T_11_19.lc_trk_g2_6
 (25 11)  (571 315)  (571 315)  routing T_11_19.sp4_h_r_46 <X> T_11_19.lc_trk_g2_6
 (21 14)  (567 318)  (567 318)  routing T_11_19.sp4_h_r_39 <X> T_11_19.lc_trk_g3_7
 (22 14)  (568 318)  (568 318)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_39 lc_trk_g3_7
 (23 14)  (569 318)  (569 318)  routing T_11_19.sp4_h_r_39 <X> T_11_19.lc_trk_g3_7
 (24 14)  (570 318)  (570 318)  routing T_11_19.sp4_h_r_39 <X> T_11_19.lc_trk_g3_7


LogicTile_12_19

 (2 0)  (602 304)  (602 304)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (11 0)  (611 304)  (611 304)  routing T_12_19.sp4_h_l_45 <X> T_12_19.sp4_v_b_2
 (13 0)  (613 304)  (613 304)  routing T_12_19.sp4_h_l_45 <X> T_12_19.sp4_v_b_2
 (12 1)  (612 305)  (612 305)  routing T_12_19.sp4_h_l_45 <X> T_12_19.sp4_v_b_2
 (2 8)  (602 312)  (602 312)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (11 8)  (611 312)  (611 312)  routing T_12_19.sp4_h_l_39 <X> T_12_19.sp4_v_b_8
 (13 8)  (613 312)  (613 312)  routing T_12_19.sp4_h_l_39 <X> T_12_19.sp4_v_b_8
 (12 9)  (612 313)  (612 313)  routing T_12_19.sp4_h_l_39 <X> T_12_19.sp4_v_b_8
 (11 12)  (611 316)  (611 316)  routing T_12_19.sp4_h_l_40 <X> T_12_19.sp4_v_b_11
 (13 12)  (613 316)  (613 316)  routing T_12_19.sp4_h_l_40 <X> T_12_19.sp4_v_b_11
 (12 13)  (612 317)  (612 317)  routing T_12_19.sp4_h_l_40 <X> T_12_19.sp4_v_b_11
 (19 13)  (619 317)  (619 317)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (5 14)  (605 318)  (605 318)  routing T_12_19.sp4_v_b_9 <X> T_12_19.sp4_h_l_44


LogicTile_15_19

 (8 1)  (770 305)  (770 305)  routing T_15_19.sp4_h_l_36 <X> T_15_19.sp4_v_b_1
 (9 1)  (771 305)  (771 305)  routing T_15_19.sp4_h_l_36 <X> T_15_19.sp4_v_b_1
 (4 4)  (766 308)  (766 308)  routing T_15_19.sp4_h_l_44 <X> T_15_19.sp4_v_b_3
 (6 4)  (768 308)  (768 308)  routing T_15_19.sp4_h_l_44 <X> T_15_19.sp4_v_b_3
 (13 4)  (775 308)  (775 308)  routing T_15_19.sp4_h_l_40 <X> T_15_19.sp4_v_b_5
 (5 5)  (767 309)  (767 309)  routing T_15_19.sp4_h_l_44 <X> T_15_19.sp4_v_b_3
 (12 5)  (774 309)  (774 309)  routing T_15_19.sp4_h_l_40 <X> T_15_19.sp4_v_b_5


LogicTile_16_19

 (3 2)  (819 306)  (819 306)  routing T_16_19.sp12_v_t_23 <X> T_16_19.sp12_h_l_23
 (11 4)  (827 308)  (827 308)  routing T_16_19.sp4_h_r_0 <X> T_16_19.sp4_v_b_5


LogicTile_18_19

 (3 13)  (931 317)  (931 317)  routing T_18_19.sp12_h_l_22 <X> T_18_19.sp12_h_r_1


LogicTile_19_19

 (3 5)  (985 309)  (985 309)  routing T_19_19.sp12_h_l_23 <X> T_19_19.sp12_h_r_0
 (3 7)  (985 311)  (985 311)  routing T_19_19.sp12_h_l_23 <X> T_19_19.sp12_v_t_23


LogicTile_20_19

 (4 3)  (1040 307)  (1040 307)  routing T_20_19.sp4_h_r_4 <X> T_20_19.sp4_h_l_37
 (6 3)  (1042 307)  (1042 307)  routing T_20_19.sp4_h_r_4 <X> T_20_19.sp4_h_l_37


LogicTile_22_19

 (21 6)  (1165 310)  (1165 310)  routing T_22_19.sp12_h_l_4 <X> T_22_19.lc_trk_g1_7
 (22 6)  (1166 310)  (1166 310)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_4 lc_trk_g1_7
 (24 6)  (1168 310)  (1168 310)  routing T_22_19.sp12_h_l_4 <X> T_22_19.lc_trk_g1_7
 (16 7)  (1160 311)  (1160 311)  routing T_22_19.sp12_h_r_12 <X> T_22_19.lc_trk_g1_4
 (17 7)  (1161 311)  (1161 311)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_12 lc_trk_g1_4
 (21 7)  (1165 311)  (1165 311)  routing T_22_19.sp12_h_l_4 <X> T_22_19.lc_trk_g1_7
 (37 8)  (1181 312)  (1181 312)  LC_4 Logic Functioning bit
 (39 8)  (1183 312)  (1183 312)  LC_4 Logic Functioning bit
 (40 8)  (1184 312)  (1184 312)  LC_4 Logic Functioning bit
 (42 8)  (1186 312)  (1186 312)  LC_4 Logic Functioning bit
 (26 9)  (1170 313)  (1170 313)  routing T_22_19.lc_trk_g3_3 <X> T_22_19.wire_logic_cluster/lc_4/in_0
 (27 9)  (1171 313)  (1171 313)  routing T_22_19.lc_trk_g3_3 <X> T_22_19.wire_logic_cluster/lc_4/in_0
 (28 9)  (1172 313)  (1172 313)  routing T_22_19.lc_trk_g3_3 <X> T_22_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (1173 313)  (1173 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (36 9)  (1180 313)  (1180 313)  LC_4 Logic Functioning bit
 (38 9)  (1182 313)  (1182 313)  LC_4 Logic Functioning bit
 (41 9)  (1185 313)  (1185 313)  LC_4 Logic Functioning bit
 (43 9)  (1187 313)  (1187 313)  LC_4 Logic Functioning bit
 (46 9)  (1190 313)  (1190 313)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (21 12)  (1165 316)  (1165 316)  routing T_22_19.sp4_v_t_22 <X> T_22_19.lc_trk_g3_3
 (22 12)  (1166 316)  (1166 316)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (1167 316)  (1167 316)  routing T_22_19.sp4_v_t_22 <X> T_22_19.lc_trk_g3_3
 (25 12)  (1169 316)  (1169 316)  routing T_22_19.sp4_h_r_34 <X> T_22_19.lc_trk_g3_2
 (26 12)  (1170 316)  (1170 316)  routing T_22_19.lc_trk_g1_7 <X> T_22_19.wire_logic_cluster/lc_6/in_0
 (27 12)  (1171 316)  (1171 316)  routing T_22_19.lc_trk_g1_4 <X> T_22_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (1173 316)  (1173 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (1174 316)  (1174 316)  routing T_22_19.lc_trk_g1_4 <X> T_22_19.wire_logic_cluster/lc_6/in_1
 (32 12)  (1176 316)  (1176 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (1177 316)  (1177 316)  routing T_22_19.lc_trk_g3_2 <X> T_22_19.wire_logic_cluster/lc_6/in_3
 (34 12)  (1178 316)  (1178 316)  routing T_22_19.lc_trk_g3_2 <X> T_22_19.wire_logic_cluster/lc_6/in_3
 (37 12)  (1181 316)  (1181 316)  LC_6 Logic Functioning bit
 (39 12)  (1183 316)  (1183 316)  LC_6 Logic Functioning bit
 (40 12)  (1184 316)  (1184 316)  LC_6 Logic Functioning bit
 (41 12)  (1185 316)  (1185 316)  LC_6 Logic Functioning bit
 (42 12)  (1186 316)  (1186 316)  LC_6 Logic Functioning bit
 (43 12)  (1187 316)  (1187 316)  LC_6 Logic Functioning bit
 (46 12)  (1190 316)  (1190 316)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (48 12)  (1192 316)  (1192 316)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (21 13)  (1165 317)  (1165 317)  routing T_22_19.sp4_v_t_22 <X> T_22_19.lc_trk_g3_3
 (22 13)  (1166 317)  (1166 317)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (1167 317)  (1167 317)  routing T_22_19.sp4_h_r_34 <X> T_22_19.lc_trk_g3_2
 (24 13)  (1168 317)  (1168 317)  routing T_22_19.sp4_h_r_34 <X> T_22_19.lc_trk_g3_2
 (26 13)  (1170 317)  (1170 317)  routing T_22_19.lc_trk_g1_7 <X> T_22_19.wire_logic_cluster/lc_6/in_0
 (27 13)  (1171 317)  (1171 317)  routing T_22_19.lc_trk_g1_7 <X> T_22_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (1173 317)  (1173 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (31 13)  (1175 317)  (1175 317)  routing T_22_19.lc_trk_g3_2 <X> T_22_19.wire_logic_cluster/lc_6/in_3
 (36 13)  (1180 317)  (1180 317)  LC_6 Logic Functioning bit
 (37 13)  (1181 317)  (1181 317)  LC_6 Logic Functioning bit
 (38 13)  (1182 317)  (1182 317)  LC_6 Logic Functioning bit
 (39 13)  (1183 317)  (1183 317)  LC_6 Logic Functioning bit
 (40 13)  (1184 317)  (1184 317)  LC_6 Logic Functioning bit
 (41 13)  (1185 317)  (1185 317)  LC_6 Logic Functioning bit
 (42 13)  (1186 317)  (1186 317)  LC_6 Logic Functioning bit
 (43 13)  (1187 317)  (1187 317)  LC_6 Logic Functioning bit
 (48 13)  (1192 317)  (1192 317)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1


LogicTile_24_19

 (8 14)  (1260 318)  (1260 318)  routing T_24_19.sp4_h_r_2 <X> T_24_19.sp4_h_l_47
 (10 14)  (1262 318)  (1262 318)  routing T_24_19.sp4_h_r_2 <X> T_24_19.sp4_h_l_47


LogicTile_26_19

 (10 3)  (1358 307)  (1358 307)  routing T_26_19.sp4_h_l_45 <X> T_26_19.sp4_v_t_36


LogicTile_28_19

 (3 2)  (1459 306)  (1459 306)  routing T_28_19.sp12_v_t_23 <X> T_28_19.sp12_h_l_23
 (12 2)  (1468 306)  (1468 306)  routing T_28_19.sp4_v_b_2 <X> T_28_19.sp4_h_l_39


LogicTile_30_19

 (3 15)  (1567 319)  (1567 319)  routing T_30_19.sp12_h_l_22 <X> T_30_19.sp12_v_t_22


IO_Tile_0_18

 (3 6)  (14 294)  (14 294)  IO control bit: IOLEFT_IE_1

 (16 9)  (1 297)  (1 297)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (0 301)  (0 301)  IOB_1 IO Functioning bit


LogicTile_2_18

 (2 0)  (74 288)  (74 288)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5


LogicTile_5_18

 (16 0)  (250 288)  (250 288)  routing T_5_18.sp4_v_b_9 <X> T_5_18.lc_trk_g0_1
 (17 0)  (251 288)  (251 288)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_9 lc_trk_g0_1
 (18 0)  (252 288)  (252 288)  routing T_5_18.sp4_v_b_9 <X> T_5_18.lc_trk_g0_1
 (18 1)  (252 289)  (252 289)  routing T_5_18.sp4_v_b_9 <X> T_5_18.lc_trk_g0_1
 (14 5)  (248 293)  (248 293)  routing T_5_18.sp4_r_v_b_24 <X> T_5_18.lc_trk_g1_0
 (17 5)  (251 293)  (251 293)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_24 lc_trk_g1_0
 (22 6)  (256 294)  (256 294)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_12 lc_trk_g1_7
 (23 6)  (257 294)  (257 294)  routing T_5_18.sp12_h_l_12 <X> T_5_18.lc_trk_g1_7
 (28 6)  (262 294)  (262 294)  routing T_5_18.lc_trk_g2_6 <X> T_5_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (263 294)  (263 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (264 294)  (264 294)  routing T_5_18.lc_trk_g2_6 <X> T_5_18.wire_logic_cluster/lc_3/in_1
 (31 6)  (265 294)  (265 294)  routing T_5_18.lc_trk_g1_7 <X> T_5_18.wire_logic_cluster/lc_3/in_3
 (32 6)  (266 294)  (266 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (268 294)  (268 294)  routing T_5_18.lc_trk_g1_7 <X> T_5_18.wire_logic_cluster/lc_3/in_3
 (36 6)  (270 294)  (270 294)  LC_3 Logic Functioning bit
 (38 6)  (272 294)  (272 294)  LC_3 Logic Functioning bit
 (30 7)  (264 295)  (264 295)  routing T_5_18.lc_trk_g2_6 <X> T_5_18.wire_logic_cluster/lc_3/in_1
 (31 7)  (265 295)  (265 295)  routing T_5_18.lc_trk_g1_7 <X> T_5_18.wire_logic_cluster/lc_3/in_3
 (36 7)  (270 295)  (270 295)  LC_3 Logic Functioning bit
 (38 7)  (272 295)  (272 295)  LC_3 Logic Functioning bit
 (29 8)  (263 296)  (263 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (266 296)  (266 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (268 296)  (268 296)  routing T_5_18.lc_trk_g1_0 <X> T_5_18.wire_logic_cluster/lc_4/in_3
 (43 8)  (277 296)  (277 296)  LC_4 Logic Functioning bit
 (50 8)  (284 296)  (284 296)  Cascade bit: LH_LC04_inmux02_5

 (26 9)  (260 297)  (260 297)  routing T_5_18.lc_trk_g3_3 <X> T_5_18.wire_logic_cluster/lc_4/in_0
 (27 9)  (261 297)  (261 297)  routing T_5_18.lc_trk_g3_3 <X> T_5_18.wire_logic_cluster/lc_4/in_0
 (28 9)  (262 297)  (262 297)  routing T_5_18.lc_trk_g3_3 <X> T_5_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (263 297)  (263 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (46 9)  (280 297)  (280 297)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (25 10)  (259 298)  (259 298)  routing T_5_18.sp4_v_b_30 <X> T_5_18.lc_trk_g2_6
 (22 11)  (256 299)  (256 299)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_30 lc_trk_g2_6
 (23 11)  (257 299)  (257 299)  routing T_5_18.sp4_v_b_30 <X> T_5_18.lc_trk_g2_6
 (3 12)  (237 300)  (237 300)  routing T_5_18.sp12_v_t_22 <X> T_5_18.sp12_h_r_1
 (11 12)  (245 300)  (245 300)  routing T_5_18.sp4_h_l_40 <X> T_5_18.sp4_v_b_11
 (13 12)  (247 300)  (247 300)  routing T_5_18.sp4_h_l_40 <X> T_5_18.sp4_v_b_11
 (16 12)  (250 300)  (250 300)  routing T_5_18.sp4_v_t_12 <X> T_5_18.lc_trk_g3_1
 (17 12)  (251 300)  (251 300)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_12 lc_trk_g3_1
 (18 12)  (252 300)  (252 300)  routing T_5_18.sp4_v_t_12 <X> T_5_18.lc_trk_g3_1
 (22 12)  (256 300)  (256 300)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_11 lc_trk_g3_3
 (23 12)  (257 300)  (257 300)  routing T_5_18.sp12_v_b_11 <X> T_5_18.lc_trk_g3_3
 (26 12)  (260 300)  (260 300)  routing T_5_18.lc_trk_g2_6 <X> T_5_18.wire_logic_cluster/lc_6/in_0
 (29 12)  (263 300)  (263 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (266 300)  (266 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (268 300)  (268 300)  routing T_5_18.lc_trk_g1_0 <X> T_5_18.wire_logic_cluster/lc_6/in_3
 (35 12)  (269 300)  (269 300)  routing T_5_18.lc_trk_g1_7 <X> T_5_18.input_2_6
 (8 13)  (242 301)  (242 301)  routing T_5_18.sp4_v_t_42 <X> T_5_18.sp4_v_b_10
 (10 13)  (244 301)  (244 301)  routing T_5_18.sp4_v_t_42 <X> T_5_18.sp4_v_b_10
 (12 13)  (246 301)  (246 301)  routing T_5_18.sp4_h_l_40 <X> T_5_18.sp4_v_b_11
 (15 13)  (249 301)  (249 301)  routing T_5_18.sp4_v_t_29 <X> T_5_18.lc_trk_g3_0
 (16 13)  (250 301)  (250 301)  routing T_5_18.sp4_v_t_29 <X> T_5_18.lc_trk_g3_0
 (17 13)  (251 301)  (251 301)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (26 13)  (260 301)  (260 301)  routing T_5_18.lc_trk_g2_6 <X> T_5_18.wire_logic_cluster/lc_6/in_0
 (28 13)  (262 301)  (262 301)  routing T_5_18.lc_trk_g2_6 <X> T_5_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (263 301)  (263 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (32 13)  (266 301)  (266 301)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_7 input_2_6
 (34 13)  (268 301)  (268 301)  routing T_5_18.lc_trk_g1_7 <X> T_5_18.input_2_6
 (35 13)  (269 301)  (269 301)  routing T_5_18.lc_trk_g1_7 <X> T_5_18.input_2_6
 (36 13)  (270 301)  (270 301)  LC_6 Logic Functioning bit
 (52 13)  (286 301)  (286 301)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (27 14)  (261 302)  (261 302)  routing T_5_18.lc_trk_g3_1 <X> T_5_18.wire_logic_cluster/lc_7/in_1
 (28 14)  (262 302)  (262 302)  routing T_5_18.lc_trk_g3_1 <X> T_5_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (263 302)  (263 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (265 302)  (265 302)  routing T_5_18.lc_trk_g2_6 <X> T_5_18.wire_logic_cluster/lc_7/in_3
 (32 14)  (266 302)  (266 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (267 302)  (267 302)  routing T_5_18.lc_trk_g2_6 <X> T_5_18.wire_logic_cluster/lc_7/in_3
 (36 14)  (270 302)  (270 302)  LC_7 Logic Functioning bit
 (38 14)  (272 302)  (272 302)  LC_7 Logic Functioning bit
 (27 15)  (261 303)  (261 303)  routing T_5_18.lc_trk_g3_0 <X> T_5_18.wire_logic_cluster/lc_7/in_0
 (28 15)  (262 303)  (262 303)  routing T_5_18.lc_trk_g3_0 <X> T_5_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (263 303)  (263 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (31 15)  (265 303)  (265 303)  routing T_5_18.lc_trk_g2_6 <X> T_5_18.wire_logic_cluster/lc_7/in_3
 (48 15)  (282 303)  (282 303)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_6_18

 (21 4)  (309 292)  (309 292)  routing T_6_18.lft_op_3 <X> T_6_18.lc_trk_g1_3
 (22 4)  (310 292)  (310 292)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (312 292)  (312 292)  routing T_6_18.lft_op_3 <X> T_6_18.lc_trk_g1_3
 (27 4)  (315 292)  (315 292)  routing T_6_18.lc_trk_g3_0 <X> T_6_18.wire_logic_cluster/lc_2/in_1
 (28 4)  (316 292)  (316 292)  routing T_6_18.lc_trk_g3_0 <X> T_6_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (317 292)  (317 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (320 292)  (320 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (321 292)  (321 292)  routing T_6_18.lc_trk_g3_2 <X> T_6_18.wire_logic_cluster/lc_2/in_3
 (34 4)  (322 292)  (322 292)  routing T_6_18.lc_trk_g3_2 <X> T_6_18.wire_logic_cluster/lc_2/in_3
 (36 4)  (324 292)  (324 292)  LC_2 Logic Functioning bit
 (47 4)  (335 292)  (335 292)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (28 5)  (316 293)  (316 293)  routing T_6_18.lc_trk_g2_0 <X> T_6_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (317 293)  (317 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (31 5)  (319 293)  (319 293)  routing T_6_18.lc_trk_g3_2 <X> T_6_18.wire_logic_cluster/lc_2/in_3
 (32 5)  (320 293)  (320 293)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_3 input_2_2
 (34 5)  (322 293)  (322 293)  routing T_6_18.lc_trk_g1_3 <X> T_6_18.input_2_2
 (35 5)  (323 293)  (323 293)  routing T_6_18.lc_trk_g1_3 <X> T_6_18.input_2_2
 (14 8)  (302 296)  (302 296)  routing T_6_18.sp4_v_t_21 <X> T_6_18.lc_trk_g2_0
 (14 9)  (302 297)  (302 297)  routing T_6_18.sp4_v_t_21 <X> T_6_18.lc_trk_g2_0
 (16 9)  (304 297)  (304 297)  routing T_6_18.sp4_v_t_21 <X> T_6_18.lc_trk_g2_0
 (17 9)  (305 297)  (305 297)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_21 lc_trk_g2_0
 (14 12)  (302 300)  (302 300)  routing T_6_18.sp4_v_b_24 <X> T_6_18.lc_trk_g3_0
 (16 13)  (304 301)  (304 301)  routing T_6_18.sp4_v_b_24 <X> T_6_18.lc_trk_g3_0
 (17 13)  (305 301)  (305 301)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_b_24 lc_trk_g3_0
 (22 13)  (310 301)  (310 301)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (313 301)  (313 301)  routing T_6_18.sp4_r_v_b_42 <X> T_6_18.lc_trk_g3_2


LogicTile_9_18

 (12 11)  (450 299)  (450 299)  routing T_9_18.sp4_h_l_45 <X> T_9_18.sp4_v_t_45


LogicTile_10_18

 (1 3)  (493 291)  (493 291)  Enable bit of Mux _span_links/cross_mux_horz_5 => sp12_h_r_10 sp4_h_l_4


LogicTile_11_18

 (22 2)  (568 290)  (568 290)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_r_23 lc_trk_g0_7
 (23 2)  (569 290)  (569 290)  routing T_11_18.sp12_h_r_23 <X> T_11_18.lc_trk_g0_7
 (21 3)  (567 291)  (567 291)  routing T_11_18.sp12_h_r_23 <X> T_11_18.lc_trk_g0_7
 (26 12)  (572 300)  (572 300)  routing T_11_18.lc_trk_g3_5 <X> T_11_18.wire_logic_cluster/lc_6/in_0
 (29 12)  (575 300)  (575 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (576 300)  (576 300)  routing T_11_18.lc_trk_g0_7 <X> T_11_18.wire_logic_cluster/lc_6/in_1
 (31 12)  (577 300)  (577 300)  routing T_11_18.lc_trk_g3_4 <X> T_11_18.wire_logic_cluster/lc_6/in_3
 (32 12)  (578 300)  (578 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (579 300)  (579 300)  routing T_11_18.lc_trk_g3_4 <X> T_11_18.wire_logic_cluster/lc_6/in_3
 (34 12)  (580 300)  (580 300)  routing T_11_18.lc_trk_g3_4 <X> T_11_18.wire_logic_cluster/lc_6/in_3
 (37 12)  (583 300)  (583 300)  LC_6 Logic Functioning bit
 (39 12)  (585 300)  (585 300)  LC_6 Logic Functioning bit
 (40 12)  (586 300)  (586 300)  LC_6 Logic Functioning bit
 (42 12)  (588 300)  (588 300)  LC_6 Logic Functioning bit
 (27 13)  (573 301)  (573 301)  routing T_11_18.lc_trk_g3_5 <X> T_11_18.wire_logic_cluster/lc_6/in_0
 (28 13)  (574 301)  (574 301)  routing T_11_18.lc_trk_g3_5 <X> T_11_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (575 301)  (575 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (30 13)  (576 301)  (576 301)  routing T_11_18.lc_trk_g0_7 <X> T_11_18.wire_logic_cluster/lc_6/in_1
 (40 13)  (586 301)  (586 301)  LC_6 Logic Functioning bit
 (42 13)  (588 301)  (588 301)  LC_6 Logic Functioning bit
 (14 14)  (560 302)  (560 302)  routing T_11_18.sp4_v_b_36 <X> T_11_18.lc_trk_g3_4
 (17 14)  (563 302)  (563 302)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (14 15)  (560 303)  (560 303)  routing T_11_18.sp4_v_b_36 <X> T_11_18.lc_trk_g3_4
 (16 15)  (562 303)  (562 303)  routing T_11_18.sp4_v_b_36 <X> T_11_18.lc_trk_g3_4
 (17 15)  (563 303)  (563 303)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4


LogicTile_12_18

 (25 2)  (625 290)  (625 290)  routing T_12_18.lft_op_6 <X> T_12_18.lc_trk_g0_6
 (15 3)  (615 291)  (615 291)  routing T_12_18.sp4_v_t_9 <X> T_12_18.lc_trk_g0_4
 (16 3)  (616 291)  (616 291)  routing T_12_18.sp4_v_t_9 <X> T_12_18.lc_trk_g0_4
 (17 3)  (617 291)  (617 291)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (22 3)  (622 291)  (622 291)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (624 291)  (624 291)  routing T_12_18.lft_op_6 <X> T_12_18.lc_trk_g0_6
 (26 6)  (626 294)  (626 294)  routing T_12_18.lc_trk_g1_6 <X> T_12_18.wire_logic_cluster/lc_3/in_0
 (29 6)  (629 294)  (629 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (630 294)  (630 294)  routing T_12_18.lc_trk_g0_6 <X> T_12_18.wire_logic_cluster/lc_3/in_1
 (31 6)  (631 294)  (631 294)  routing T_12_18.lc_trk_g0_4 <X> T_12_18.wire_logic_cluster/lc_3/in_3
 (32 6)  (632 294)  (632 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (36 6)  (636 294)  (636 294)  LC_3 Logic Functioning bit
 (37 6)  (637 294)  (637 294)  LC_3 Logic Functioning bit
 (38 6)  (638 294)  (638 294)  LC_3 Logic Functioning bit
 (39 6)  (639 294)  (639 294)  LC_3 Logic Functioning bit
 (40 6)  (640 294)  (640 294)  LC_3 Logic Functioning bit
 (41 6)  (641 294)  (641 294)  LC_3 Logic Functioning bit
 (42 6)  (642 294)  (642 294)  LC_3 Logic Functioning bit
 (43 6)  (643 294)  (643 294)  LC_3 Logic Functioning bit
 (52 6)  (652 294)  (652 294)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (22 7)  (622 295)  (622 295)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_22 lc_trk_g1_6
 (23 7)  (623 295)  (623 295)  routing T_12_18.sp4_v_b_22 <X> T_12_18.lc_trk_g1_6
 (24 7)  (624 295)  (624 295)  routing T_12_18.sp4_v_b_22 <X> T_12_18.lc_trk_g1_6
 (26 7)  (626 295)  (626 295)  routing T_12_18.lc_trk_g1_6 <X> T_12_18.wire_logic_cluster/lc_3/in_0
 (27 7)  (627 295)  (627 295)  routing T_12_18.lc_trk_g1_6 <X> T_12_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 295)  (629 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (30 7)  (630 295)  (630 295)  routing T_12_18.lc_trk_g0_6 <X> T_12_18.wire_logic_cluster/lc_3/in_1
 (36 7)  (636 295)  (636 295)  LC_3 Logic Functioning bit
 (38 7)  (638 295)  (638 295)  LC_3 Logic Functioning bit
 (40 7)  (640 295)  (640 295)  LC_3 Logic Functioning bit
 (41 7)  (641 295)  (641 295)  LC_3 Logic Functioning bit
 (42 7)  (642 295)  (642 295)  LC_3 Logic Functioning bit
 (43 7)  (643 295)  (643 295)  LC_3 Logic Functioning bit


LogicTile_13_18

 (8 5)  (662 293)  (662 293)  routing T_13_18.sp4_h_l_41 <X> T_13_18.sp4_v_b_4
 (9 5)  (663 293)  (663 293)  routing T_13_18.sp4_h_l_41 <X> T_13_18.sp4_v_b_4
 (4 12)  (658 300)  (658 300)  routing T_13_18.sp4_v_t_44 <X> T_13_18.sp4_v_b_9
 (6 14)  (660 302)  (660 302)  routing T_13_18.sp4_h_l_41 <X> T_13_18.sp4_v_t_44


LogicTile_28_18

 (19 2)  (1475 290)  (1475 290)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15


LogicTile_5_17

 (13 6)  (247 278)  (247 278)  routing T_5_17.sp4_h_r_5 <X> T_5_17.sp4_v_t_40
 (12 7)  (246 279)  (246 279)  routing T_5_17.sp4_h_r_5 <X> T_5_17.sp4_v_t_40


LogicTile_9_17

 (11 7)  (449 279)  (449 279)  routing T_9_17.sp4_h_r_9 <X> T_9_17.sp4_h_l_40
 (13 7)  (451 279)  (451 279)  routing T_9_17.sp4_h_r_9 <X> T_9_17.sp4_h_l_40


LogicTile_11_17

 (22 0)  (568 272)  (568 272)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (21 1)  (567 273)  (567 273)  routing T_11_17.sp4_r_v_b_32 <X> T_11_17.lc_trk_g0_3
 (8 3)  (554 275)  (554 275)  routing T_11_17.sp4_h_r_1 <X> T_11_17.sp4_v_t_36
 (9 3)  (555 275)  (555 275)  routing T_11_17.sp4_h_r_1 <X> T_11_17.sp4_v_t_36
 (21 6)  (567 278)  (567 278)  routing T_11_17.sp12_h_l_4 <X> T_11_17.lc_trk_g1_7
 (22 6)  (568 278)  (568 278)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_4 lc_trk_g1_7
 (24 6)  (570 278)  (570 278)  routing T_11_17.sp12_h_l_4 <X> T_11_17.lc_trk_g1_7
 (21 7)  (567 279)  (567 279)  routing T_11_17.sp12_h_l_4 <X> T_11_17.lc_trk_g1_7
 (22 8)  (568 280)  (568 280)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_35 lc_trk_g2_3
 (26 8)  (572 280)  (572 280)  routing T_11_17.lc_trk_g1_7 <X> T_11_17.wire_logic_cluster/lc_4/in_0
 (28 8)  (574 280)  (574 280)  routing T_11_17.lc_trk_g2_3 <X> T_11_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (575 280)  (575 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (578 280)  (578 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (36 8)  (582 280)  (582 280)  LC_4 Logic Functioning bit
 (37 8)  (583 280)  (583 280)  LC_4 Logic Functioning bit
 (38 8)  (584 280)  (584 280)  LC_4 Logic Functioning bit
 (39 8)  (585 280)  (585 280)  LC_4 Logic Functioning bit
 (40 8)  (586 280)  (586 280)  LC_4 Logic Functioning bit
 (41 8)  (587 280)  (587 280)  LC_4 Logic Functioning bit
 (42 8)  (588 280)  (588 280)  LC_4 Logic Functioning bit
 (43 8)  (589 280)  (589 280)  LC_4 Logic Functioning bit
 (48 8)  (594 280)  (594 280)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (21 9)  (567 281)  (567 281)  routing T_11_17.sp4_r_v_b_35 <X> T_11_17.lc_trk_g2_3
 (26 9)  (572 281)  (572 281)  routing T_11_17.lc_trk_g1_7 <X> T_11_17.wire_logic_cluster/lc_4/in_0
 (27 9)  (573 281)  (573 281)  routing T_11_17.lc_trk_g1_7 <X> T_11_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (575 281)  (575 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (30 9)  (576 281)  (576 281)  routing T_11_17.lc_trk_g2_3 <X> T_11_17.wire_logic_cluster/lc_4/in_1
 (31 9)  (577 281)  (577 281)  routing T_11_17.lc_trk_g0_3 <X> T_11_17.wire_logic_cluster/lc_4/in_3
 (37 9)  (583 281)  (583 281)  LC_4 Logic Functioning bit
 (39 9)  (585 281)  (585 281)  LC_4 Logic Functioning bit
 (40 9)  (586 281)  (586 281)  LC_4 Logic Functioning bit
 (41 9)  (587 281)  (587 281)  LC_4 Logic Functioning bit
 (42 9)  (588 281)  (588 281)  LC_4 Logic Functioning bit
 (43 9)  (589 281)  (589 281)  LC_4 Logic Functioning bit


LogicTile_12_17

 (0 0)  (600 272)  (600 272)  Negative Clock bit

 (17 0)  (617 272)  (617 272)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (618 272)  (618 272)  routing T_12_17.wire_logic_cluster/lc_1/out <X> T_12_17.lc_trk_g0_1
 (28 0)  (628 272)  (628 272)  routing T_12_17.lc_trk_g2_1 <X> T_12_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 272)  (629 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (631 272)  (631 272)  routing T_12_17.lc_trk_g2_7 <X> T_12_17.wire_logic_cluster/lc_0/in_3
 (32 0)  (632 272)  (632 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (633 272)  (633 272)  routing T_12_17.lc_trk_g2_7 <X> T_12_17.wire_logic_cluster/lc_0/in_3
 (35 0)  (635 272)  (635 272)  routing T_12_17.lc_trk_g3_5 <X> T_12_17.input_2_0
 (38 0)  (638 272)  (638 272)  LC_0 Logic Functioning bit
 (45 0)  (645 272)  (645 272)  LC_0 Logic Functioning bit
 (28 1)  (628 273)  (628 273)  routing T_12_17.lc_trk_g2_0 <X> T_12_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 273)  (629 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (31 1)  (631 273)  (631 273)  routing T_12_17.lc_trk_g2_7 <X> T_12_17.wire_logic_cluster/lc_0/in_3
 (32 1)  (632 273)  (632 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_5 input_2_0
 (33 1)  (633 273)  (633 273)  routing T_12_17.lc_trk_g3_5 <X> T_12_17.input_2_0
 (34 1)  (634 273)  (634 273)  routing T_12_17.lc_trk_g3_5 <X> T_12_17.input_2_0
 (36 1)  (636 273)  (636 273)  LC_0 Logic Functioning bit
 (38 1)  (638 273)  (638 273)  LC_0 Logic Functioning bit
 (43 1)  (643 273)  (643 273)  LC_0 Logic Functioning bit
 (0 2)  (600 274)  (600 274)  routing T_12_17.glb_netwk_6 <X> T_12_17.wire_logic_cluster/lc_7/clk
 (1 2)  (601 274)  (601 274)  routing T_12_17.glb_netwk_6 <X> T_12_17.wire_logic_cluster/lc_7/clk
 (2 2)  (602 274)  (602 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (28 2)  (628 274)  (628 274)  routing T_12_17.lc_trk_g2_6 <X> T_12_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 274)  (629 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (630 274)  (630 274)  routing T_12_17.lc_trk_g2_6 <X> T_12_17.wire_logic_cluster/lc_1/in_1
 (32 2)  (632 274)  (632 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (633 274)  (633 274)  routing T_12_17.lc_trk_g3_3 <X> T_12_17.wire_logic_cluster/lc_1/in_3
 (34 2)  (634 274)  (634 274)  routing T_12_17.lc_trk_g3_3 <X> T_12_17.wire_logic_cluster/lc_1/in_3
 (28 3)  (628 275)  (628 275)  routing T_12_17.lc_trk_g2_1 <X> T_12_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 275)  (629 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (630 275)  (630 275)  routing T_12_17.lc_trk_g2_6 <X> T_12_17.wire_logic_cluster/lc_1/in_1
 (31 3)  (631 275)  (631 275)  routing T_12_17.lc_trk_g3_3 <X> T_12_17.wire_logic_cluster/lc_1/in_3
 (32 3)  (632 275)  (632 275)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_2 input_2_1
 (33 3)  (633 275)  (633 275)  routing T_12_17.lc_trk_g3_2 <X> T_12_17.input_2_1
 (34 3)  (634 275)  (634 275)  routing T_12_17.lc_trk_g3_2 <X> T_12_17.input_2_1
 (35 3)  (635 275)  (635 275)  routing T_12_17.lc_trk_g3_2 <X> T_12_17.input_2_1
 (39 3)  (639 275)  (639 275)  LC_1 Logic Functioning bit
 (21 4)  (621 276)  (621 276)  routing T_12_17.wire_logic_cluster/lc_3/out <X> T_12_17.lc_trk_g1_3
 (22 4)  (622 276)  (622 276)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (28 4)  (628 276)  (628 276)  routing T_12_17.lc_trk_g2_5 <X> T_12_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 276)  (629 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (630 276)  (630 276)  routing T_12_17.lc_trk_g2_5 <X> T_12_17.wire_logic_cluster/lc_2/in_1
 (32 4)  (632 276)  (632 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (633 276)  (633 276)  routing T_12_17.lc_trk_g2_3 <X> T_12_17.wire_logic_cluster/lc_2/in_3
 (36 4)  (636 276)  (636 276)  LC_2 Logic Functioning bit
 (38 4)  (638 276)  (638 276)  LC_2 Logic Functioning bit
 (39 4)  (639 276)  (639 276)  LC_2 Logic Functioning bit
 (40 4)  (640 276)  (640 276)  LC_2 Logic Functioning bit
 (41 4)  (641 276)  (641 276)  LC_2 Logic Functioning bit
 (42 4)  (642 276)  (642 276)  LC_2 Logic Functioning bit
 (43 4)  (643 276)  (643 276)  LC_2 Logic Functioning bit
 (50 4)  (650 276)  (650 276)  Cascade bit: LH_LC02_inmux02_5

 (28 5)  (628 277)  (628 277)  routing T_12_17.lc_trk_g2_0 <X> T_12_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 277)  (629 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (31 5)  (631 277)  (631 277)  routing T_12_17.lc_trk_g2_3 <X> T_12_17.wire_logic_cluster/lc_2/in_3
 (27 6)  (627 278)  (627 278)  routing T_12_17.lc_trk_g3_5 <X> T_12_17.wire_logic_cluster/lc_3/in_1
 (28 6)  (628 278)  (628 278)  routing T_12_17.lc_trk_g3_5 <X> T_12_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 278)  (629 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (630 278)  (630 278)  routing T_12_17.lc_trk_g3_5 <X> T_12_17.wire_logic_cluster/lc_3/in_1
 (32 6)  (632 278)  (632 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (634 278)  (634 278)  routing T_12_17.lc_trk_g1_3 <X> T_12_17.wire_logic_cluster/lc_3/in_3
 (36 6)  (636 278)  (636 278)  LC_3 Logic Functioning bit
 (38 6)  (638 278)  (638 278)  LC_3 Logic Functioning bit
 (43 6)  (643 278)  (643 278)  LC_3 Logic Functioning bit
 (45 6)  (645 278)  (645 278)  LC_3 Logic Functioning bit
 (50 6)  (650 278)  (650 278)  Cascade bit: LH_LC03_inmux02_5

 (28 7)  (628 279)  (628 279)  routing T_12_17.lc_trk_g2_1 <X> T_12_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 279)  (629 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (31 7)  (631 279)  (631 279)  routing T_12_17.lc_trk_g1_3 <X> T_12_17.wire_logic_cluster/lc_3/in_3
 (39 7)  (639 279)  (639 279)  LC_3 Logic Functioning bit
 (14 8)  (614 280)  (614 280)  routing T_12_17.wire_logic_cluster/lc_0/out <X> T_12_17.lc_trk_g2_0
 (17 8)  (617 280)  (617 280)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_9 lc_trk_g2_1
 (22 8)  (622 280)  (622 280)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_35 lc_trk_g2_3
 (17 9)  (617 281)  (617 281)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (21 9)  (621 281)  (621 281)  routing T_12_17.sp4_r_v_b_35 <X> T_12_17.lc_trk_g2_3
 (17 10)  (617 282)  (617 282)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (618 282)  (618 282)  routing T_12_17.wire_logic_cluster/lc_5/out <X> T_12_17.lc_trk_g2_5
 (21 10)  (621 282)  (621 282)  routing T_12_17.wire_logic_cluster/lc_7/out <X> T_12_17.lc_trk_g2_7
 (22 10)  (622 282)  (622 282)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (27 10)  (627 282)  (627 282)  routing T_12_17.lc_trk_g3_5 <X> T_12_17.wire_logic_cluster/lc_5/in_1
 (28 10)  (628 282)  (628 282)  routing T_12_17.lc_trk_g3_5 <X> T_12_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 282)  (629 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (630 282)  (630 282)  routing T_12_17.lc_trk_g3_5 <X> T_12_17.wire_logic_cluster/lc_5/in_1
 (32 10)  (632 282)  (632 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (633 282)  (633 282)  routing T_12_17.lc_trk_g2_0 <X> T_12_17.wire_logic_cluster/lc_5/in_3
 (41 10)  (641 282)  (641 282)  LC_5 Logic Functioning bit
 (43 10)  (643 282)  (643 282)  LC_5 Logic Functioning bit
 (45 10)  (645 282)  (645 282)  LC_5 Logic Functioning bit
 (22 11)  (622 283)  (622 283)  Enable bit of Mux _local_links/g2_mux_6 => tnl_op_6 lc_trk_g2_6
 (24 11)  (624 283)  (624 283)  routing T_12_17.tnl_op_6 <X> T_12_17.lc_trk_g2_6
 (25 11)  (625 283)  (625 283)  routing T_12_17.tnl_op_6 <X> T_12_17.lc_trk_g2_6
 (28 11)  (628 283)  (628 283)  routing T_12_17.lc_trk_g2_1 <X> T_12_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 283)  (629 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (37 11)  (637 283)  (637 283)  LC_5 Logic Functioning bit
 (39 11)  (639 283)  (639 283)  LC_5 Logic Functioning bit
 (21 12)  (621 284)  (621 284)  routing T_12_17.sp4_v_t_22 <X> T_12_17.lc_trk_g3_3
 (22 12)  (622 284)  (622 284)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (623 284)  (623 284)  routing T_12_17.sp4_v_t_22 <X> T_12_17.lc_trk_g3_3
 (25 12)  (625 284)  (625 284)  routing T_12_17.sp4_v_b_26 <X> T_12_17.lc_trk_g3_2
 (19 13)  (619 285)  (619 285)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (21 13)  (621 285)  (621 285)  routing T_12_17.sp4_v_t_22 <X> T_12_17.lc_trk_g3_3
 (22 13)  (622 285)  (622 285)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_26 lc_trk_g3_2
 (23 13)  (623 285)  (623 285)  routing T_12_17.sp4_v_b_26 <X> T_12_17.lc_trk_g3_2
 (17 14)  (617 286)  (617 286)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (618 286)  (618 286)  routing T_12_17.wire_logic_cluster/lc_5/out <X> T_12_17.lc_trk_g3_5
 (27 14)  (627 286)  (627 286)  routing T_12_17.lc_trk_g3_5 <X> T_12_17.wire_logic_cluster/lc_7/in_1
 (28 14)  (628 286)  (628 286)  routing T_12_17.lc_trk_g3_5 <X> T_12_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (629 286)  (629 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (630 286)  (630 286)  routing T_12_17.lc_trk_g3_5 <X> T_12_17.wire_logic_cluster/lc_7/in_1
 (32 14)  (632 286)  (632 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (633 286)  (633 286)  routing T_12_17.lc_trk_g2_0 <X> T_12_17.wire_logic_cluster/lc_7/in_3
 (29 15)  (629 287)  (629 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0
 (32 15)  (632 287)  (632 287)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_3 input_2_7
 (33 15)  (633 287)  (633 287)  routing T_12_17.lc_trk_g2_3 <X> T_12_17.input_2_7
 (35 15)  (635 287)  (635 287)  routing T_12_17.lc_trk_g2_3 <X> T_12_17.input_2_7
 (42 15)  (642 287)  (642 287)  LC_7 Logic Functioning bit


LogicTile_13_17

 (0 0)  (654 272)  (654 272)  Negative Clock bit

 (16 0)  (670 272)  (670 272)  routing T_13_17.sp4_v_b_9 <X> T_13_17.lc_trk_g0_1
 (17 0)  (671 272)  (671 272)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_9 lc_trk_g0_1
 (18 0)  (672 272)  (672 272)  routing T_13_17.sp4_v_b_9 <X> T_13_17.lc_trk_g0_1
 (29 0)  (683 272)  (683 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (685 272)  (685 272)  routing T_13_17.lc_trk_g1_6 <X> T_13_17.wire_logic_cluster/lc_0/in_3
 (32 0)  (686 272)  (686 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (688 272)  (688 272)  routing T_13_17.lc_trk_g1_6 <X> T_13_17.wire_logic_cluster/lc_0/in_3
 (37 0)  (691 272)  (691 272)  LC_0 Logic Functioning bit
 (39 0)  (693 272)  (693 272)  LC_0 Logic Functioning bit
 (40 0)  (694 272)  (694 272)  LC_0 Logic Functioning bit
 (41 0)  (695 272)  (695 272)  LC_0 Logic Functioning bit
 (42 0)  (696 272)  (696 272)  LC_0 Logic Functioning bit
 (43 0)  (697 272)  (697 272)  LC_0 Logic Functioning bit
 (45 0)  (699 272)  (699 272)  LC_0 Logic Functioning bit
 (47 0)  (701 272)  (701 272)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (18 1)  (672 273)  (672 273)  routing T_13_17.sp4_v_b_9 <X> T_13_17.lc_trk_g0_1
 (31 1)  (685 273)  (685 273)  routing T_13_17.lc_trk_g1_6 <X> T_13_17.wire_logic_cluster/lc_0/in_3
 (37 1)  (691 273)  (691 273)  LC_0 Logic Functioning bit
 (39 1)  (693 273)  (693 273)  LC_0 Logic Functioning bit
 (40 1)  (694 273)  (694 273)  LC_0 Logic Functioning bit
 (41 1)  (695 273)  (695 273)  LC_0 Logic Functioning bit
 (42 1)  (696 273)  (696 273)  LC_0 Logic Functioning bit
 (43 1)  (697 273)  (697 273)  LC_0 Logic Functioning bit
 (0 2)  (654 274)  (654 274)  routing T_13_17.glb_netwk_6 <X> T_13_17.wire_logic_cluster/lc_7/clk
 (1 2)  (655 274)  (655 274)  routing T_13_17.glb_netwk_6 <X> T_13_17.wire_logic_cluster/lc_7/clk
 (2 2)  (656 274)  (656 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (0 4)  (654 276)  (654 276)  routing T_13_17.lc_trk_g2_2 <X> T_13_17.wire_logic_cluster/lc_7/cen
 (1 4)  (655 276)  (655 276)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (1 5)  (655 277)  (655 277)  routing T_13_17.lc_trk_g2_2 <X> T_13_17.wire_logic_cluster/lc_7/cen
 (22 7)  (676 279)  (676 279)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (678 279)  (678 279)  routing T_13_17.bot_op_6 <X> T_13_17.lc_trk_g1_6
 (25 8)  (679 280)  (679 280)  routing T_13_17.sp4_v_t_23 <X> T_13_17.lc_trk_g2_2
 (22 9)  (676 281)  (676 281)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (677 281)  (677 281)  routing T_13_17.sp4_v_t_23 <X> T_13_17.lc_trk_g2_2
 (25 9)  (679 281)  (679 281)  routing T_13_17.sp4_v_t_23 <X> T_13_17.lc_trk_g2_2
 (5 14)  (659 286)  (659 286)  routing T_13_17.sp4_v_b_9 <X> T_13_17.sp4_h_l_44


LogicTile_14_17

 (22 0)  (730 272)  (730 272)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_3 lc_trk_g0_3
 (23 0)  (731 272)  (731 272)  routing T_14_17.sp4_h_r_3 <X> T_14_17.lc_trk_g0_3
 (24 0)  (732 272)  (732 272)  routing T_14_17.sp4_h_r_3 <X> T_14_17.lc_trk_g0_3
 (26 0)  (734 272)  (734 272)  routing T_14_17.lc_trk_g1_5 <X> T_14_17.wire_logic_cluster/lc_0/in_0
 (27 0)  (735 272)  (735 272)  routing T_14_17.lc_trk_g3_6 <X> T_14_17.wire_logic_cluster/lc_0/in_1
 (28 0)  (736 272)  (736 272)  routing T_14_17.lc_trk_g3_6 <X> T_14_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 272)  (737 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (738 272)  (738 272)  routing T_14_17.lc_trk_g3_6 <X> T_14_17.wire_logic_cluster/lc_0/in_1
 (32 0)  (740 272)  (740 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (742 272)  (742 272)  routing T_14_17.lc_trk_g1_0 <X> T_14_17.wire_logic_cluster/lc_0/in_3
 (35 0)  (743 272)  (743 272)  routing T_14_17.lc_trk_g0_4 <X> T_14_17.input_2_0
 (36 0)  (744 272)  (744 272)  LC_0 Logic Functioning bit
 (21 1)  (729 273)  (729 273)  routing T_14_17.sp4_h_r_3 <X> T_14_17.lc_trk_g0_3
 (27 1)  (735 273)  (735 273)  routing T_14_17.lc_trk_g1_5 <X> T_14_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 273)  (737 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (738 273)  (738 273)  routing T_14_17.lc_trk_g3_6 <X> T_14_17.wire_logic_cluster/lc_0/in_1
 (32 1)  (740 273)  (740 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_4 input_2_0
 (15 3)  (723 275)  (723 275)  routing T_14_17.bot_op_4 <X> T_14_17.lc_trk_g0_4
 (17 3)  (725 275)  (725 275)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (26 4)  (734 276)  (734 276)  routing T_14_17.lc_trk_g1_5 <X> T_14_17.wire_logic_cluster/lc_2/in_0
 (32 4)  (740 276)  (740 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (742 276)  (742 276)  routing T_14_17.lc_trk_g1_0 <X> T_14_17.wire_logic_cluster/lc_2/in_3
 (35 4)  (743 276)  (743 276)  routing T_14_17.lc_trk_g0_4 <X> T_14_17.input_2_2
 (36 4)  (744 276)  (744 276)  LC_2 Logic Functioning bit
 (15 5)  (723 277)  (723 277)  routing T_14_17.bot_op_0 <X> T_14_17.lc_trk_g1_0
 (17 5)  (725 277)  (725 277)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (27 5)  (735 277)  (735 277)  routing T_14_17.lc_trk_g1_5 <X> T_14_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 277)  (737 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (32 5)  (740 277)  (740 277)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_4 input_2_2
 (37 5)  (745 277)  (745 277)  LC_2 Logic Functioning bit
 (17 6)  (725 278)  (725 278)  Enable bit of Mux _local_links/g1_mux_5 => bnr_op_5 lc_trk_g1_5
 (18 6)  (726 278)  (726 278)  routing T_14_17.bnr_op_5 <X> T_14_17.lc_trk_g1_5
 (28 6)  (736 278)  (736 278)  routing T_14_17.lc_trk_g2_6 <X> T_14_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 278)  (737 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (738 278)  (738 278)  routing T_14_17.lc_trk_g2_6 <X> T_14_17.wire_logic_cluster/lc_3/in_1
 (32 6)  (740 278)  (740 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (741 278)  (741 278)  routing T_14_17.lc_trk_g2_0 <X> T_14_17.wire_logic_cluster/lc_3/in_3
 (37 6)  (745 278)  (745 278)  LC_3 Logic Functioning bit
 (38 6)  (746 278)  (746 278)  LC_3 Logic Functioning bit
 (39 6)  (747 278)  (747 278)  LC_3 Logic Functioning bit
 (40 6)  (748 278)  (748 278)  LC_3 Logic Functioning bit
 (41 6)  (749 278)  (749 278)  LC_3 Logic Functioning bit
 (42 6)  (750 278)  (750 278)  LC_3 Logic Functioning bit
 (43 6)  (751 278)  (751 278)  LC_3 Logic Functioning bit
 (18 7)  (726 279)  (726 279)  routing T_14_17.bnr_op_5 <X> T_14_17.lc_trk_g1_5
 (26 7)  (734 279)  (734 279)  routing T_14_17.lc_trk_g3_2 <X> T_14_17.wire_logic_cluster/lc_3/in_0
 (27 7)  (735 279)  (735 279)  routing T_14_17.lc_trk_g3_2 <X> T_14_17.wire_logic_cluster/lc_3/in_0
 (28 7)  (736 279)  (736 279)  routing T_14_17.lc_trk_g3_2 <X> T_14_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 279)  (737 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (738 279)  (738 279)  routing T_14_17.lc_trk_g2_6 <X> T_14_17.wire_logic_cluster/lc_3/in_1
 (32 7)  (740 279)  (740 279)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_0 input_2_3
 (34 7)  (742 279)  (742 279)  routing T_14_17.lc_trk_g1_0 <X> T_14_17.input_2_3
 (36 7)  (744 279)  (744 279)  LC_3 Logic Functioning bit
 (37 7)  (745 279)  (745 279)  LC_3 Logic Functioning bit
 (38 7)  (746 279)  (746 279)  LC_3 Logic Functioning bit
 (39 7)  (747 279)  (747 279)  LC_3 Logic Functioning bit
 (40 7)  (748 279)  (748 279)  LC_3 Logic Functioning bit
 (41 7)  (749 279)  (749 279)  LC_3 Logic Functioning bit
 (42 7)  (750 279)  (750 279)  LC_3 Logic Functioning bit
 (43 7)  (751 279)  (751 279)  LC_3 Logic Functioning bit
 (14 8)  (722 280)  (722 280)  routing T_14_17.rgt_op_0 <X> T_14_17.lc_trk_g2_0
 (25 8)  (733 280)  (733 280)  routing T_14_17.rgt_op_2 <X> T_14_17.lc_trk_g2_2
 (26 8)  (734 280)  (734 280)  routing T_14_17.lc_trk_g3_7 <X> T_14_17.wire_logic_cluster/lc_4/in_0
 (27 8)  (735 280)  (735 280)  routing T_14_17.lc_trk_g3_4 <X> T_14_17.wire_logic_cluster/lc_4/in_1
 (28 8)  (736 280)  (736 280)  routing T_14_17.lc_trk_g3_4 <X> T_14_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 280)  (737 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (738 280)  (738 280)  routing T_14_17.lc_trk_g3_4 <X> T_14_17.wire_logic_cluster/lc_4/in_1
 (31 8)  (739 280)  (739 280)  routing T_14_17.lc_trk_g2_7 <X> T_14_17.wire_logic_cluster/lc_4/in_3
 (32 8)  (740 280)  (740 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (741 280)  (741 280)  routing T_14_17.lc_trk_g2_7 <X> T_14_17.wire_logic_cluster/lc_4/in_3
 (38 8)  (746 280)  (746 280)  LC_4 Logic Functioning bit
 (50 8)  (758 280)  (758 280)  Cascade bit: LH_LC04_inmux02_5

 (15 9)  (723 281)  (723 281)  routing T_14_17.rgt_op_0 <X> T_14_17.lc_trk_g2_0
 (17 9)  (725 281)  (725 281)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (22 9)  (730 281)  (730 281)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (732 281)  (732 281)  routing T_14_17.rgt_op_2 <X> T_14_17.lc_trk_g2_2
 (26 9)  (734 281)  (734 281)  routing T_14_17.lc_trk_g3_7 <X> T_14_17.wire_logic_cluster/lc_4/in_0
 (27 9)  (735 281)  (735 281)  routing T_14_17.lc_trk_g3_7 <X> T_14_17.wire_logic_cluster/lc_4/in_0
 (28 9)  (736 281)  (736 281)  routing T_14_17.lc_trk_g3_7 <X> T_14_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 281)  (737 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (31 9)  (739 281)  (739 281)  routing T_14_17.lc_trk_g2_7 <X> T_14_17.wire_logic_cluster/lc_4/in_3
 (21 10)  (729 282)  (729 282)  routing T_14_17.wire_logic_cluster/lc_7/out <X> T_14_17.lc_trk_g2_7
 (22 10)  (730 282)  (730 282)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (733 282)  (733 282)  routing T_14_17.rgt_op_6 <X> T_14_17.lc_trk_g2_6
 (26 10)  (734 282)  (734 282)  routing T_14_17.lc_trk_g3_4 <X> T_14_17.wire_logic_cluster/lc_5/in_0
 (28 10)  (736 282)  (736 282)  routing T_14_17.lc_trk_g2_6 <X> T_14_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 282)  (737 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (738 282)  (738 282)  routing T_14_17.lc_trk_g2_6 <X> T_14_17.wire_logic_cluster/lc_5/in_1
 (32 10)  (740 282)  (740 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (741 282)  (741 282)  routing T_14_17.lc_trk_g2_0 <X> T_14_17.wire_logic_cluster/lc_5/in_3
 (40 10)  (748 282)  (748 282)  LC_5 Logic Functioning bit
 (22 11)  (730 283)  (730 283)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (732 283)  (732 283)  routing T_14_17.rgt_op_6 <X> T_14_17.lc_trk_g2_6
 (27 11)  (735 283)  (735 283)  routing T_14_17.lc_trk_g3_4 <X> T_14_17.wire_logic_cluster/lc_5/in_0
 (28 11)  (736 283)  (736 283)  routing T_14_17.lc_trk_g3_4 <X> T_14_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 283)  (737 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (738 283)  (738 283)  routing T_14_17.lc_trk_g2_6 <X> T_14_17.wire_logic_cluster/lc_5/in_1
 (32 11)  (740 283)  (740 283)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_3 input_2_5
 (35 11)  (743 283)  (743 283)  routing T_14_17.lc_trk_g0_3 <X> T_14_17.input_2_5
 (25 12)  (733 284)  (733 284)  routing T_14_17.rgt_op_2 <X> T_14_17.lc_trk_g3_2
 (27 12)  (735 284)  (735 284)  routing T_14_17.lc_trk_g1_0 <X> T_14_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 284)  (737 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (739 284)  (739 284)  routing T_14_17.lc_trk_g2_7 <X> T_14_17.wire_logic_cluster/lc_6/in_3
 (32 12)  (740 284)  (740 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (741 284)  (741 284)  routing T_14_17.lc_trk_g2_7 <X> T_14_17.wire_logic_cluster/lc_6/in_3
 (37 12)  (745 284)  (745 284)  LC_6 Logic Functioning bit
 (50 12)  (758 284)  (758 284)  Cascade bit: LH_LC06_inmux02_5

 (22 13)  (730 285)  (730 285)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (732 285)  (732 285)  routing T_14_17.rgt_op_2 <X> T_14_17.lc_trk_g3_2
 (26 13)  (734 285)  (734 285)  routing T_14_17.lc_trk_g2_2 <X> T_14_17.wire_logic_cluster/lc_6/in_0
 (28 13)  (736 285)  (736 285)  routing T_14_17.lc_trk_g2_2 <X> T_14_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 285)  (737 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_2 wire_logic_cluster/lc_6/in_0
 (31 13)  (739 285)  (739 285)  routing T_14_17.lc_trk_g2_7 <X> T_14_17.wire_logic_cluster/lc_6/in_3
 (14 14)  (722 286)  (722 286)  routing T_14_17.rgt_op_4 <X> T_14_17.lc_trk_g3_4
 (21 14)  (729 286)  (729 286)  routing T_14_17.rgt_op_7 <X> T_14_17.lc_trk_g3_7
 (22 14)  (730 286)  (730 286)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (732 286)  (732 286)  routing T_14_17.rgt_op_7 <X> T_14_17.lc_trk_g3_7
 (25 14)  (733 286)  (733 286)  routing T_14_17.rgt_op_6 <X> T_14_17.lc_trk_g3_6
 (27 14)  (735 286)  (735 286)  routing T_14_17.lc_trk_g1_5 <X> T_14_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (737 286)  (737 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (738 286)  (738 286)  routing T_14_17.lc_trk_g1_5 <X> T_14_17.wire_logic_cluster/lc_7/in_1
 (31 14)  (739 286)  (739 286)  routing T_14_17.lc_trk_g0_4 <X> T_14_17.wire_logic_cluster/lc_7/in_3
 (32 14)  (740 286)  (740 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (40 14)  (748 286)  (748 286)  LC_7 Logic Functioning bit
 (42 14)  (750 286)  (750 286)  LC_7 Logic Functioning bit
 (15 15)  (723 287)  (723 287)  routing T_14_17.rgt_op_4 <X> T_14_17.lc_trk_g3_4
 (17 15)  (725 287)  (725 287)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (22 15)  (730 287)  (730 287)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (732 287)  (732 287)  routing T_14_17.rgt_op_6 <X> T_14_17.lc_trk_g3_6
 (40 15)  (748 287)  (748 287)  LC_7 Logic Functioning bit
 (42 15)  (750 287)  (750 287)  LC_7 Logic Functioning bit


LogicTile_15_17

 (0 0)  (762 272)  (762 272)  Negative Clock bit

 (14 0)  (776 272)  (776 272)  routing T_15_17.wire_logic_cluster/lc_0/out <X> T_15_17.lc_trk_g0_0
 (21 0)  (783 272)  (783 272)  routing T_15_17.wire_logic_cluster/lc_3/out <X> T_15_17.lc_trk_g0_3
 (22 0)  (784 272)  (784 272)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (25 0)  (787 272)  (787 272)  routing T_15_17.lft_op_2 <X> T_15_17.lc_trk_g0_2
 (27 0)  (789 272)  (789 272)  routing T_15_17.lc_trk_g3_2 <X> T_15_17.wire_logic_cluster/lc_0/in_1
 (28 0)  (790 272)  (790 272)  routing T_15_17.lc_trk_g3_2 <X> T_15_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 272)  (791 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (794 272)  (794 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (41 0)  (803 272)  (803 272)  LC_0 Logic Functioning bit
 (45 0)  (807 272)  (807 272)  LC_0 Logic Functioning bit
 (3 1)  (765 273)  (765 273)  routing T_15_17.sp12_h_l_23 <X> T_15_17.sp12_v_b_0
 (17 1)  (779 273)  (779 273)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (22 1)  (784 273)  (784 273)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (786 273)  (786 273)  routing T_15_17.lft_op_2 <X> T_15_17.lc_trk_g0_2
 (29 1)  (791 273)  (791 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (792 273)  (792 273)  routing T_15_17.lc_trk_g3_2 <X> T_15_17.wire_logic_cluster/lc_0/in_1
 (31 1)  (793 273)  (793 273)  routing T_15_17.lc_trk_g0_3 <X> T_15_17.wire_logic_cluster/lc_0/in_3
 (32 1)  (794 273)  (794 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (795 273)  (795 273)  routing T_15_17.lc_trk_g3_1 <X> T_15_17.input_2_0
 (34 1)  (796 273)  (796 273)  routing T_15_17.lc_trk_g3_1 <X> T_15_17.input_2_0
 (40 1)  (802 273)  (802 273)  LC_0 Logic Functioning bit
 (42 1)  (804 273)  (804 273)  LC_0 Logic Functioning bit
 (43 1)  (805 273)  (805 273)  LC_0 Logic Functioning bit
 (45 1)  (807 273)  (807 273)  LC_0 Logic Functioning bit
 (0 2)  (762 274)  (762 274)  routing T_15_17.glb_netwk_6 <X> T_15_17.wire_logic_cluster/lc_7/clk
 (1 2)  (763 274)  (763 274)  routing T_15_17.glb_netwk_6 <X> T_15_17.wire_logic_cluster/lc_7/clk
 (2 2)  (764 274)  (764 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (776 274)  (776 274)  routing T_15_17.wire_logic_cluster/lc_4/out <X> T_15_17.lc_trk_g0_4
 (25 2)  (787 274)  (787 274)  routing T_15_17.lft_op_6 <X> T_15_17.lc_trk_g0_6
 (27 2)  (789 274)  (789 274)  routing T_15_17.lc_trk_g1_7 <X> T_15_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 274)  (791 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (792 274)  (792 274)  routing T_15_17.lc_trk_g1_7 <X> T_15_17.wire_logic_cluster/lc_1/in_1
 (31 2)  (793 274)  (793 274)  routing T_15_17.lc_trk_g0_4 <X> T_15_17.wire_logic_cluster/lc_1/in_3
 (32 2)  (794 274)  (794 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (36 2)  (798 274)  (798 274)  LC_1 Logic Functioning bit
 (38 2)  (800 274)  (800 274)  LC_1 Logic Functioning bit
 (17 3)  (779 275)  (779 275)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (22 3)  (784 275)  (784 275)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (786 275)  (786 275)  routing T_15_17.lft_op_6 <X> T_15_17.lc_trk_g0_6
 (27 3)  (789 275)  (789 275)  routing T_15_17.lc_trk_g1_0 <X> T_15_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 275)  (791 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (30 3)  (792 275)  (792 275)  routing T_15_17.lc_trk_g1_7 <X> T_15_17.wire_logic_cluster/lc_1/in_1
 (14 4)  (776 276)  (776 276)  routing T_15_17.lft_op_0 <X> T_15_17.lc_trk_g1_0
 (27 4)  (789 276)  (789 276)  routing T_15_17.lc_trk_g3_2 <X> T_15_17.wire_logic_cluster/lc_2/in_1
 (28 4)  (790 276)  (790 276)  routing T_15_17.lc_trk_g3_2 <X> T_15_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 276)  (791 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (794 276)  (794 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (41 4)  (803 276)  (803 276)  LC_2 Logic Functioning bit
 (42 4)  (804 276)  (804 276)  LC_2 Logic Functioning bit
 (45 4)  (807 276)  (807 276)  LC_2 Logic Functioning bit
 (50 4)  (812 276)  (812 276)  Cascade bit: LH_LC02_inmux02_5

 (15 5)  (777 277)  (777 277)  routing T_15_17.lft_op_0 <X> T_15_17.lc_trk_g1_0
 (17 5)  (779 277)  (779 277)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (30 5)  (792 277)  (792 277)  routing T_15_17.lc_trk_g3_2 <X> T_15_17.wire_logic_cluster/lc_2/in_1
 (31 5)  (793 277)  (793 277)  routing T_15_17.lc_trk_g0_3 <X> T_15_17.wire_logic_cluster/lc_2/in_3
 (41 5)  (803 277)  (803 277)  LC_2 Logic Functioning bit
 (42 5)  (804 277)  (804 277)  LC_2 Logic Functioning bit
 (45 5)  (807 277)  (807 277)  LC_2 Logic Functioning bit
 (14 6)  (776 278)  (776 278)  routing T_15_17.lft_op_4 <X> T_15_17.lc_trk_g1_4
 (17 6)  (779 278)  (779 278)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (21 6)  (783 278)  (783 278)  routing T_15_17.wire_logic_cluster/lc_7/out <X> T_15_17.lc_trk_g1_7
 (22 6)  (784 278)  (784 278)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (26 6)  (788 278)  (788 278)  routing T_15_17.lc_trk_g1_6 <X> T_15_17.wire_logic_cluster/lc_3/in_0
 (27 6)  (789 278)  (789 278)  routing T_15_17.lc_trk_g3_5 <X> T_15_17.wire_logic_cluster/lc_3/in_1
 (28 6)  (790 278)  (790 278)  routing T_15_17.lc_trk_g3_5 <X> T_15_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 278)  (791 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (792 278)  (792 278)  routing T_15_17.lc_trk_g3_5 <X> T_15_17.wire_logic_cluster/lc_3/in_1
 (31 6)  (793 278)  (793 278)  routing T_15_17.lc_trk_g0_6 <X> T_15_17.wire_logic_cluster/lc_3/in_3
 (32 6)  (794 278)  (794 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (35 6)  (797 278)  (797 278)  routing T_15_17.lc_trk_g1_4 <X> T_15_17.input_2_3
 (36 6)  (798 278)  (798 278)  LC_3 Logic Functioning bit
 (37 6)  (799 278)  (799 278)  LC_3 Logic Functioning bit
 (42 6)  (804 278)  (804 278)  LC_3 Logic Functioning bit
 (43 6)  (805 278)  (805 278)  LC_3 Logic Functioning bit
 (15 7)  (777 279)  (777 279)  routing T_15_17.lft_op_4 <X> T_15_17.lc_trk_g1_4
 (17 7)  (779 279)  (779 279)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (18 7)  (780 279)  (780 279)  routing T_15_17.sp4_r_v_b_29 <X> T_15_17.lc_trk_g1_5
 (22 7)  (784 279)  (784 279)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_6 lc_trk_g1_6
 (26 7)  (788 279)  (788 279)  routing T_15_17.lc_trk_g1_6 <X> T_15_17.wire_logic_cluster/lc_3/in_0
 (27 7)  (789 279)  (789 279)  routing T_15_17.lc_trk_g1_6 <X> T_15_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 279)  (791 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (31 7)  (793 279)  (793 279)  routing T_15_17.lc_trk_g0_6 <X> T_15_17.wire_logic_cluster/lc_3/in_3
 (32 7)  (794 279)  (794 279)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_4 input_2_3
 (34 7)  (796 279)  (796 279)  routing T_15_17.lc_trk_g1_4 <X> T_15_17.input_2_3
 (36 7)  (798 279)  (798 279)  LC_3 Logic Functioning bit
 (37 7)  (799 279)  (799 279)  LC_3 Logic Functioning bit
 (39 7)  (801 279)  (801 279)  LC_3 Logic Functioning bit
 (42 7)  (804 279)  (804 279)  LC_3 Logic Functioning bit
 (43 7)  (805 279)  (805 279)  LC_3 Logic Functioning bit
 (26 8)  (788 280)  (788 280)  routing T_15_17.lc_trk_g0_4 <X> T_15_17.wire_logic_cluster/lc_4/in_0
 (32 8)  (794 280)  (794 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (796 280)  (796 280)  routing T_15_17.lc_trk_g1_0 <X> T_15_17.wire_logic_cluster/lc_4/in_3
 (39 8)  (801 280)  (801 280)  LC_4 Logic Functioning bit
 (41 8)  (803 280)  (803 280)  LC_4 Logic Functioning bit
 (45 8)  (807 280)  (807 280)  LC_4 Logic Functioning bit
 (50 8)  (812 280)  (812 280)  Cascade bit: LH_LC04_inmux02_5

 (29 9)  (791 281)  (791 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (38 9)  (800 281)  (800 281)  LC_4 Logic Functioning bit
 (40 9)  (802 281)  (802 281)  LC_4 Logic Functioning bit
 (45 9)  (807 281)  (807 281)  LC_4 Logic Functioning bit
 (17 12)  (779 284)  (779 284)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (780 284)  (780 284)  routing T_15_17.wire_logic_cluster/lc_1/out <X> T_15_17.lc_trk_g3_1
 (25 12)  (787 284)  (787 284)  routing T_15_17.wire_logic_cluster/lc_2/out <X> T_15_17.lc_trk_g3_2
 (27 12)  (789 284)  (789 284)  routing T_15_17.lc_trk_g3_6 <X> T_15_17.wire_logic_cluster/lc_6/in_1
 (28 12)  (790 284)  (790 284)  routing T_15_17.lc_trk_g3_6 <X> T_15_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 284)  (791 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (792 284)  (792 284)  routing T_15_17.lc_trk_g3_6 <X> T_15_17.wire_logic_cluster/lc_6/in_1
 (32 12)  (794 284)  (794 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (45 12)  (807 284)  (807 284)  LC_6 Logic Functioning bit
 (22 13)  (784 285)  (784 285)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (788 285)  (788 285)  routing T_15_17.lc_trk_g0_2 <X> T_15_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 285)  (791 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (30 13)  (792 285)  (792 285)  routing T_15_17.lc_trk_g3_6 <X> T_15_17.wire_logic_cluster/lc_6/in_1
 (31 13)  (793 285)  (793 285)  routing T_15_17.lc_trk_g0_3 <X> T_15_17.wire_logic_cluster/lc_6/in_3
 (40 13)  (802 285)  (802 285)  LC_6 Logic Functioning bit
 (41 13)  (803 285)  (803 285)  LC_6 Logic Functioning bit
 (42 13)  (804 285)  (804 285)  LC_6 Logic Functioning bit
 (43 13)  (805 285)  (805 285)  LC_6 Logic Functioning bit
 (45 13)  (807 285)  (807 285)  LC_6 Logic Functioning bit
 (1 14)  (763 286)  (763 286)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (16 14)  (778 286)  (778 286)  routing T_15_17.sp4_v_t_16 <X> T_15_17.lc_trk_g3_5
 (17 14)  (779 286)  (779 286)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_16 lc_trk_g3_5
 (18 14)  (780 286)  (780 286)  routing T_15_17.sp4_v_t_16 <X> T_15_17.lc_trk_g3_5
 (25 14)  (787 286)  (787 286)  routing T_15_17.wire_logic_cluster/lc_6/out <X> T_15_17.lc_trk_g3_6
 (27 14)  (789 286)  (789 286)  routing T_15_17.lc_trk_g1_7 <X> T_15_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (791 286)  (791 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (792 286)  (792 286)  routing T_15_17.lc_trk_g1_7 <X> T_15_17.wire_logic_cluster/lc_7/in_1
 (31 14)  (793 286)  (793 286)  routing T_15_17.lc_trk_g0_4 <X> T_15_17.wire_logic_cluster/lc_7/in_3
 (32 14)  (794 286)  (794 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (41 14)  (803 286)  (803 286)  LC_7 Logic Functioning bit
 (45 14)  (807 286)  (807 286)  LC_7 Logic Functioning bit
 (0 15)  (762 287)  (762 287)  routing T_15_17.lc_trk_g1_5 <X> T_15_17.wire_logic_cluster/lc_7/s_r
 (1 15)  (763 287)  (763 287)  routing T_15_17.lc_trk_g1_5 <X> T_15_17.wire_logic_cluster/lc_7/s_r
 (22 15)  (784 287)  (784 287)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (27 15)  (789 287)  (789 287)  routing T_15_17.lc_trk_g1_0 <X> T_15_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (791 287)  (791 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (792 287)  (792 287)  routing T_15_17.lc_trk_g1_7 <X> T_15_17.wire_logic_cluster/lc_7/in_1
 (32 15)  (794 287)  (794 287)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_3 input_2_7
 (35 15)  (797 287)  (797 287)  routing T_15_17.lc_trk_g0_3 <X> T_15_17.input_2_7
 (38 15)  (800 287)  (800 287)  LC_7 Logic Functioning bit
 (39 15)  (801 287)  (801 287)  LC_7 Logic Functioning bit
 (41 15)  (803 287)  (803 287)  LC_7 Logic Functioning bit
 (45 15)  (807 287)  (807 287)  LC_7 Logic Functioning bit
 (46 15)  (808 287)  (808 287)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_19_17

 (2 12)  (984 284)  (984 284)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_20_17

 (3 3)  (1039 275)  (1039 275)  routing T_20_17.sp12_v_b_0 <X> T_20_17.sp12_h_l_23


LogicTile_22_17

 (12 15)  (1156 287)  (1156 287)  routing T_22_17.sp4_h_l_46 <X> T_22_17.sp4_v_t_46


LogicTile_24_17

 (3 3)  (1255 275)  (1255 275)  routing T_24_17.sp12_v_b_0 <X> T_24_17.sp12_h_l_23


IO_Tile_33_17

 (17 3)  (1743 275)  (1743 275)  IOB_0 IO Functioning bit
 (2 6)  (1728 278)  (1728 278)  IO control bit: GIORIGHT0_REN_0

 (3 9)  (1729 281)  (1729 281)  IO control bit: GIORIGHT0_IE_0



LogicTile_5_16

 (22 2)  (256 258)  (256 258)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_r_23 lc_trk_g0_7
 (23 2)  (257 258)  (257 258)  routing T_5_16.sp12_h_r_23 <X> T_5_16.lc_trk_g0_7
 (21 3)  (255 259)  (255 259)  routing T_5_16.sp12_h_r_23 <X> T_5_16.lc_trk_g0_7
 (15 5)  (249 261)  (249 261)  routing T_5_16.bot_op_0 <X> T_5_16.lc_trk_g1_0
 (17 5)  (251 261)  (251 261)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (27 6)  (261 262)  (261 262)  routing T_5_16.lc_trk_g3_3 <X> T_5_16.wire_logic_cluster/lc_3/in_1
 (28 6)  (262 262)  (262 262)  routing T_5_16.lc_trk_g3_3 <X> T_5_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (263 262)  (263 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (265 262)  (265 262)  routing T_5_16.lc_trk_g2_6 <X> T_5_16.wire_logic_cluster/lc_3/in_3
 (32 6)  (266 262)  (266 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (267 262)  (267 262)  routing T_5_16.lc_trk_g2_6 <X> T_5_16.wire_logic_cluster/lc_3/in_3
 (35 6)  (269 262)  (269 262)  routing T_5_16.lc_trk_g0_7 <X> T_5_16.input_2_3
 (36 6)  (270 262)  (270 262)  LC_3 Logic Functioning bit
 (52 6)  (286 262)  (286 262)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (27 7)  (261 263)  (261 263)  routing T_5_16.lc_trk_g1_0 <X> T_5_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (263 263)  (263 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (264 263)  (264 263)  routing T_5_16.lc_trk_g3_3 <X> T_5_16.wire_logic_cluster/lc_3/in_1
 (31 7)  (265 263)  (265 263)  routing T_5_16.lc_trk_g2_6 <X> T_5_16.wire_logic_cluster/lc_3/in_3
 (32 7)  (266 263)  (266 263)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_7 input_2_3
 (35 7)  (269 263)  (269 263)  routing T_5_16.lc_trk_g0_7 <X> T_5_16.input_2_3
 (25 10)  (259 266)  (259 266)  routing T_5_16.sp4_v_b_38 <X> T_5_16.lc_trk_g2_6
 (22 11)  (256 267)  (256 267)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (257 267)  (257 267)  routing T_5_16.sp4_v_b_38 <X> T_5_16.lc_trk_g2_6
 (25 11)  (259 267)  (259 267)  routing T_5_16.sp4_v_b_38 <X> T_5_16.lc_trk_g2_6
 (21 12)  (255 268)  (255 268)  routing T_5_16.sp4_v_t_22 <X> T_5_16.lc_trk_g3_3
 (22 12)  (256 268)  (256 268)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (257 268)  (257 268)  routing T_5_16.sp4_v_t_22 <X> T_5_16.lc_trk_g3_3
 (21 13)  (255 269)  (255 269)  routing T_5_16.sp4_v_t_22 <X> T_5_16.lc_trk_g3_3


LogicTile_6_16

 (3 3)  (291 259)  (291 259)  routing T_6_16.sp12_v_b_0 <X> T_6_16.sp12_h_l_23


LogicTile_13_16

 (0 0)  (654 256)  (654 256)  Negative Clock bit

 (14 0)  (668 256)  (668 256)  routing T_13_16.wire_logic_cluster/lc_0/out <X> T_13_16.lc_trk_g0_0
 (26 0)  (680 256)  (680 256)  routing T_13_16.lc_trk_g0_4 <X> T_13_16.wire_logic_cluster/lc_0/in_0
 (31 0)  (685 256)  (685 256)  routing T_13_16.lc_trk_g2_7 <X> T_13_16.wire_logic_cluster/lc_0/in_3
 (32 0)  (686 256)  (686 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (687 256)  (687 256)  routing T_13_16.lc_trk_g2_7 <X> T_13_16.wire_logic_cluster/lc_0/in_3
 (36 0)  (690 256)  (690 256)  LC_0 Logic Functioning bit
 (38 0)  (692 256)  (692 256)  LC_0 Logic Functioning bit
 (45 0)  (699 256)  (699 256)  LC_0 Logic Functioning bit
 (17 1)  (671 257)  (671 257)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (29 1)  (683 257)  (683 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (31 1)  (685 257)  (685 257)  routing T_13_16.lc_trk_g2_7 <X> T_13_16.wire_logic_cluster/lc_0/in_3
 (37 1)  (691 257)  (691 257)  LC_0 Logic Functioning bit
 (39 1)  (693 257)  (693 257)  LC_0 Logic Functioning bit
 (0 2)  (654 258)  (654 258)  routing T_13_16.glb_netwk_6 <X> T_13_16.wire_logic_cluster/lc_7/clk
 (1 2)  (655 258)  (655 258)  routing T_13_16.glb_netwk_6 <X> T_13_16.wire_logic_cluster/lc_7/clk
 (2 2)  (656 258)  (656 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 3)  (669 259)  (669 259)  routing T_13_16.sp4_v_t_9 <X> T_13_16.lc_trk_g0_4
 (16 3)  (670 259)  (670 259)  routing T_13_16.sp4_v_t_9 <X> T_13_16.lc_trk_g0_4
 (17 3)  (671 259)  (671 259)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (27 4)  (681 260)  (681 260)  routing T_13_16.lc_trk_g3_2 <X> T_13_16.wire_logic_cluster/lc_2/in_1
 (28 4)  (682 260)  (682 260)  routing T_13_16.lc_trk_g3_2 <X> T_13_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 260)  (683 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (685 260)  (685 260)  routing T_13_16.lc_trk_g3_6 <X> T_13_16.wire_logic_cluster/lc_2/in_3
 (32 4)  (686 260)  (686 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (687 260)  (687 260)  routing T_13_16.lc_trk_g3_6 <X> T_13_16.wire_logic_cluster/lc_2/in_3
 (34 4)  (688 260)  (688 260)  routing T_13_16.lc_trk_g3_6 <X> T_13_16.wire_logic_cluster/lc_2/in_3
 (35 4)  (689 260)  (689 260)  routing T_13_16.lc_trk_g0_4 <X> T_13_16.input_2_2
 (38 4)  (692 260)  (692 260)  LC_2 Logic Functioning bit
 (41 4)  (695 260)  (695 260)  LC_2 Logic Functioning bit
 (43 4)  (697 260)  (697 260)  LC_2 Logic Functioning bit
 (45 4)  (699 260)  (699 260)  LC_2 Logic Functioning bit
 (52 4)  (706 260)  (706 260)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (29 5)  (683 261)  (683 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (30 5)  (684 261)  (684 261)  routing T_13_16.lc_trk_g3_2 <X> T_13_16.wire_logic_cluster/lc_2/in_1
 (31 5)  (685 261)  (685 261)  routing T_13_16.lc_trk_g3_6 <X> T_13_16.wire_logic_cluster/lc_2/in_3
 (32 5)  (686 261)  (686 261)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_4 input_2_2
 (38 5)  (692 261)  (692 261)  LC_2 Logic Functioning bit
 (41 5)  (695 261)  (695 261)  LC_2 Logic Functioning bit
 (42 5)  (696 261)  (696 261)  LC_2 Logic Functioning bit
 (43 5)  (697 261)  (697 261)  LC_2 Logic Functioning bit
 (22 6)  (676 262)  (676 262)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (678 262)  (678 262)  routing T_13_16.bot_op_7 <X> T_13_16.lc_trk_g1_7
 (15 7)  (669 263)  (669 263)  routing T_13_16.sp4_v_t_9 <X> T_13_16.lc_trk_g1_4
 (16 7)  (670 263)  (670 263)  routing T_13_16.sp4_v_t_9 <X> T_13_16.lc_trk_g1_4
 (17 7)  (671 263)  (671 263)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_9 lc_trk_g1_4
 (22 8)  (676 264)  (676 264)  Enable bit of Mux _local_links/g2_mux_3 => tnl_op_3 lc_trk_g2_3
 (24 8)  (678 264)  (678 264)  routing T_13_16.tnl_op_3 <X> T_13_16.lc_trk_g2_3
 (27 8)  (681 264)  (681 264)  routing T_13_16.lc_trk_g1_4 <X> T_13_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 264)  (683 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (684 264)  (684 264)  routing T_13_16.lc_trk_g1_4 <X> T_13_16.wire_logic_cluster/lc_4/in_1
 (31 8)  (685 264)  (685 264)  routing T_13_16.lc_trk_g2_7 <X> T_13_16.wire_logic_cluster/lc_4/in_3
 (32 8)  (686 264)  (686 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (687 264)  (687 264)  routing T_13_16.lc_trk_g2_7 <X> T_13_16.wire_logic_cluster/lc_4/in_3
 (37 8)  (691 264)  (691 264)  LC_4 Logic Functioning bit
 (39 8)  (693 264)  (693 264)  LC_4 Logic Functioning bit
 (40 8)  (694 264)  (694 264)  LC_4 Logic Functioning bit
 (42 8)  (696 264)  (696 264)  LC_4 Logic Functioning bit
 (51 8)  (705 264)  (705 264)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (21 9)  (675 265)  (675 265)  routing T_13_16.tnl_op_3 <X> T_13_16.lc_trk_g2_3
 (29 9)  (683 265)  (683 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (31 9)  (685 265)  (685 265)  routing T_13_16.lc_trk_g2_7 <X> T_13_16.wire_logic_cluster/lc_4/in_3
 (37 9)  (691 265)  (691 265)  LC_4 Logic Functioning bit
 (39 9)  (693 265)  (693 265)  LC_4 Logic Functioning bit
 (40 9)  (694 265)  (694 265)  LC_4 Logic Functioning bit
 (41 9)  (695 265)  (695 265)  LC_4 Logic Functioning bit
 (42 9)  (696 265)  (696 265)  LC_4 Logic Functioning bit
 (43 9)  (697 265)  (697 265)  LC_4 Logic Functioning bit
 (21 10)  (675 266)  (675 266)  routing T_13_16.wire_logic_cluster/lc_7/out <X> T_13_16.lc_trk_g2_7
 (22 10)  (676 266)  (676 266)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (27 10)  (681 266)  (681 266)  routing T_13_16.lc_trk_g3_1 <X> T_13_16.wire_logic_cluster/lc_5/in_1
 (28 10)  (682 266)  (682 266)  routing T_13_16.lc_trk_g3_1 <X> T_13_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 266)  (683 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (685 266)  (685 266)  routing T_13_16.lc_trk_g1_7 <X> T_13_16.wire_logic_cluster/lc_5/in_3
 (32 10)  (686 266)  (686 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (688 266)  (688 266)  routing T_13_16.lc_trk_g1_7 <X> T_13_16.wire_logic_cluster/lc_5/in_3
 (40 10)  (694 266)  (694 266)  LC_5 Logic Functioning bit
 (42 10)  (696 266)  (696 266)  LC_5 Logic Functioning bit
 (31 11)  (685 267)  (685 267)  routing T_13_16.lc_trk_g1_7 <X> T_13_16.wire_logic_cluster/lc_5/in_3
 (40 11)  (694 267)  (694 267)  LC_5 Logic Functioning bit
 (42 11)  (696 267)  (696 267)  LC_5 Logic Functioning bit
 (15 12)  (669 268)  (669 268)  routing T_13_16.rgt_op_1 <X> T_13_16.lc_trk_g3_1
 (17 12)  (671 268)  (671 268)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (672 268)  (672 268)  routing T_13_16.rgt_op_1 <X> T_13_16.lc_trk_g3_1
 (25 12)  (679 268)  (679 268)  routing T_13_16.wire_logic_cluster/lc_2/out <X> T_13_16.lc_trk_g3_2
 (28 12)  (682 268)  (682 268)  routing T_13_16.lc_trk_g2_7 <X> T_13_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 268)  (683 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (684 268)  (684 268)  routing T_13_16.lc_trk_g2_7 <X> T_13_16.wire_logic_cluster/lc_6/in_1
 (32 12)  (686 268)  (686 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (687 268)  (687 268)  routing T_13_16.lc_trk_g2_3 <X> T_13_16.wire_logic_cluster/lc_6/in_3
 (37 12)  (691 268)  (691 268)  LC_6 Logic Functioning bit
 (39 12)  (693 268)  (693 268)  LC_6 Logic Functioning bit
 (40 12)  (694 268)  (694 268)  LC_6 Logic Functioning bit
 (50 12)  (704 268)  (704 268)  Cascade bit: LH_LC06_inmux02_5

 (22 13)  (676 269)  (676 269)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (29 13)  (683 269)  (683 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (684 269)  (684 269)  routing T_13_16.lc_trk_g2_7 <X> T_13_16.wire_logic_cluster/lc_6/in_1
 (31 13)  (685 269)  (685 269)  routing T_13_16.lc_trk_g2_3 <X> T_13_16.wire_logic_cluster/lc_6/in_3
 (25 14)  (679 270)  (679 270)  routing T_13_16.wire_logic_cluster/lc_6/out <X> T_13_16.lc_trk_g3_6
 (31 14)  (685 270)  (685 270)  routing T_13_16.lc_trk_g0_4 <X> T_13_16.wire_logic_cluster/lc_7/in_3
 (32 14)  (686 270)  (686 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (36 14)  (690 270)  (690 270)  LC_7 Logic Functioning bit
 (37 14)  (691 270)  (691 270)  LC_7 Logic Functioning bit
 (45 14)  (699 270)  (699 270)  LC_7 Logic Functioning bit
 (50 14)  (704 270)  (704 270)  Cascade bit: LH_LC07_inmux02_5

 (22 15)  (676 271)  (676 271)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (36 15)  (690 271)  (690 271)  LC_7 Logic Functioning bit
 (37 15)  (691 271)  (691 271)  LC_7 Logic Functioning bit


LogicTile_14_16

 (0 0)  (708 256)  (708 256)  Negative Clock bit

 (14 0)  (722 256)  (722 256)  routing T_14_16.wire_logic_cluster/lc_0/out <X> T_14_16.lc_trk_g0_0
 (17 0)  (725 256)  (725 256)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (726 256)  (726 256)  routing T_14_16.wire_logic_cluster/lc_1/out <X> T_14_16.lc_trk_g0_1
 (26 0)  (734 256)  (734 256)  routing T_14_16.lc_trk_g0_6 <X> T_14_16.wire_logic_cluster/lc_0/in_0
 (27 0)  (735 256)  (735 256)  routing T_14_16.lc_trk_g3_0 <X> T_14_16.wire_logic_cluster/lc_0/in_1
 (28 0)  (736 256)  (736 256)  routing T_14_16.lc_trk_g3_0 <X> T_14_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 256)  (737 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (740 256)  (740 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (742 256)  (742 256)  routing T_14_16.lc_trk_g1_0 <X> T_14_16.wire_logic_cluster/lc_0/in_3
 (35 0)  (743 256)  (743 256)  routing T_14_16.lc_trk_g2_6 <X> T_14_16.input_2_0
 (40 0)  (748 256)  (748 256)  LC_0 Logic Functioning bit
 (42 0)  (750 256)  (750 256)  LC_0 Logic Functioning bit
 (45 0)  (753 256)  (753 256)  LC_0 Logic Functioning bit
 (17 1)  (725 257)  (725 257)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (26 1)  (734 257)  (734 257)  routing T_14_16.lc_trk_g0_6 <X> T_14_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 257)  (737 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (32 1)  (740 257)  (740 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_6 input_2_0
 (33 1)  (741 257)  (741 257)  routing T_14_16.lc_trk_g2_6 <X> T_14_16.input_2_0
 (35 1)  (743 257)  (743 257)  routing T_14_16.lc_trk_g2_6 <X> T_14_16.input_2_0
 (41 1)  (749 257)  (749 257)  LC_0 Logic Functioning bit
 (42 1)  (750 257)  (750 257)  LC_0 Logic Functioning bit
 (43 1)  (751 257)  (751 257)  LC_0 Logic Functioning bit
 (45 1)  (753 257)  (753 257)  LC_0 Logic Functioning bit
 (0 2)  (708 258)  (708 258)  routing T_14_16.glb_netwk_6 <X> T_14_16.wire_logic_cluster/lc_7/clk
 (1 2)  (709 258)  (709 258)  routing T_14_16.glb_netwk_6 <X> T_14_16.wire_logic_cluster/lc_7/clk
 (2 2)  (710 258)  (710 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (29 2)  (737 258)  (737 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (738 258)  (738 258)  routing T_14_16.lc_trk_g0_6 <X> T_14_16.wire_logic_cluster/lc_1/in_1
 (31 2)  (739 258)  (739 258)  routing T_14_16.lc_trk_g0_4 <X> T_14_16.wire_logic_cluster/lc_1/in_3
 (32 2)  (740 258)  (740 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (37 2)  (745 258)  (745 258)  LC_1 Logic Functioning bit
 (39 2)  (747 258)  (747 258)  LC_1 Logic Functioning bit
 (45 2)  (753 258)  (753 258)  LC_1 Logic Functioning bit
 (14 3)  (722 259)  (722 259)  routing T_14_16.top_op_4 <X> T_14_16.lc_trk_g0_4
 (15 3)  (723 259)  (723 259)  routing T_14_16.top_op_4 <X> T_14_16.lc_trk_g0_4
 (17 3)  (725 259)  (725 259)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (22 3)  (730 259)  (730 259)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (732 259)  (732 259)  routing T_14_16.top_op_6 <X> T_14_16.lc_trk_g0_6
 (25 3)  (733 259)  (733 259)  routing T_14_16.top_op_6 <X> T_14_16.lc_trk_g0_6
 (29 3)  (737 259)  (737 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (738 259)  (738 259)  routing T_14_16.lc_trk_g0_6 <X> T_14_16.wire_logic_cluster/lc_1/in_1
 (37 3)  (745 259)  (745 259)  LC_1 Logic Functioning bit
 (39 3)  (747 259)  (747 259)  LC_1 Logic Functioning bit
 (40 3)  (748 259)  (748 259)  LC_1 Logic Functioning bit
 (42 3)  (750 259)  (750 259)  LC_1 Logic Functioning bit
 (45 3)  (753 259)  (753 259)  LC_1 Logic Functioning bit
 (14 4)  (722 260)  (722 260)  routing T_14_16.wire_logic_cluster/lc_0/out <X> T_14_16.lc_trk_g1_0
 (17 5)  (725 261)  (725 261)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (14 6)  (722 262)  (722 262)  routing T_14_16.wire_logic_cluster/lc_4/out <X> T_14_16.lc_trk_g1_4
 (17 7)  (725 263)  (725 263)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (27 8)  (735 264)  (735 264)  routing T_14_16.lc_trk_g1_4 <X> T_14_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 264)  (737 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (738 264)  (738 264)  routing T_14_16.lc_trk_g1_4 <X> T_14_16.wire_logic_cluster/lc_4/in_1
 (31 8)  (739 264)  (739 264)  routing T_14_16.lc_trk_g2_5 <X> T_14_16.wire_logic_cluster/lc_4/in_3
 (32 8)  (740 264)  (740 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (741 264)  (741 264)  routing T_14_16.lc_trk_g2_5 <X> T_14_16.wire_logic_cluster/lc_4/in_3
 (41 8)  (749 264)  (749 264)  LC_4 Logic Functioning bit
 (43 8)  (751 264)  (751 264)  LC_4 Logic Functioning bit
 (45 8)  (753 264)  (753 264)  LC_4 Logic Functioning bit
 (29 9)  (737 265)  (737 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (36 9)  (744 265)  (744 265)  LC_4 Logic Functioning bit
 (37 9)  (745 265)  (745 265)  LC_4 Logic Functioning bit
 (38 9)  (746 265)  (746 265)  LC_4 Logic Functioning bit
 (39 9)  (747 265)  (747 265)  LC_4 Logic Functioning bit
 (41 9)  (749 265)  (749 265)  LC_4 Logic Functioning bit
 (43 9)  (751 265)  (751 265)  LC_4 Logic Functioning bit
 (45 9)  (753 265)  (753 265)  LC_4 Logic Functioning bit
 (15 10)  (723 266)  (723 266)  routing T_14_16.rgt_op_5 <X> T_14_16.lc_trk_g2_5
 (17 10)  (725 266)  (725 266)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (726 266)  (726 266)  routing T_14_16.rgt_op_5 <X> T_14_16.lc_trk_g2_5
 (14 11)  (722 267)  (722 267)  routing T_14_16.sp4_r_v_b_36 <X> T_14_16.lc_trk_g2_4
 (17 11)  (725 267)  (725 267)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (22 11)  (730 267)  (730 267)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (733 267)  (733 267)  routing T_14_16.sp4_r_v_b_38 <X> T_14_16.lc_trk_g2_6
 (14 13)  (722 269)  (722 269)  routing T_14_16.sp4_r_v_b_40 <X> T_14_16.lc_trk_g3_0
 (17 13)  (725 269)  (725 269)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (0 14)  (708 270)  (708 270)  routing T_14_16.lc_trk_g2_4 <X> T_14_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (709 270)  (709 270)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (1 15)  (709 271)  (709 271)  routing T_14_16.lc_trk_g2_4 <X> T_14_16.wire_logic_cluster/lc_7/s_r


LogicTile_15_16

 (0 0)  (762 256)  (762 256)  Negative Clock bit

 (0 2)  (762 258)  (762 258)  routing T_15_16.glb_netwk_6 <X> T_15_16.wire_logic_cluster/lc_7/clk
 (1 2)  (763 258)  (763 258)  routing T_15_16.glb_netwk_6 <X> T_15_16.wire_logic_cluster/lc_7/clk
 (2 2)  (764 258)  (764 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (776 258)  (776 258)  routing T_15_16.sp4_h_l_1 <X> T_15_16.lc_trk_g0_4
 (15 3)  (777 259)  (777 259)  routing T_15_16.sp4_h_l_1 <X> T_15_16.lc_trk_g0_4
 (16 3)  (778 259)  (778 259)  routing T_15_16.sp4_h_l_1 <X> T_15_16.lc_trk_g0_4
 (17 3)  (779 259)  (779 259)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (14 4)  (776 260)  (776 260)  routing T_15_16.lft_op_0 <X> T_15_16.lc_trk_g1_0
 (22 4)  (784 260)  (784 260)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (786 260)  (786 260)  routing T_15_16.top_op_3 <X> T_15_16.lc_trk_g1_3
 (15 5)  (777 261)  (777 261)  routing T_15_16.lft_op_0 <X> T_15_16.lc_trk_g1_0
 (17 5)  (779 261)  (779 261)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (21 5)  (783 261)  (783 261)  routing T_15_16.top_op_3 <X> T_15_16.lc_trk_g1_3
 (27 10)  (789 266)  (789 266)  routing T_15_16.lc_trk_g3_5 <X> T_15_16.wire_logic_cluster/lc_5/in_1
 (28 10)  (790 266)  (790 266)  routing T_15_16.lc_trk_g3_5 <X> T_15_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 266)  (791 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (792 266)  (792 266)  routing T_15_16.lc_trk_g3_5 <X> T_15_16.wire_logic_cluster/lc_5/in_1
 (32 10)  (794 266)  (794 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (796 266)  (796 266)  routing T_15_16.lc_trk_g1_3 <X> T_15_16.wire_logic_cluster/lc_5/in_3
 (45 10)  (807 266)  (807 266)  LC_5 Logic Functioning bit
 (27 11)  (789 267)  (789 267)  routing T_15_16.lc_trk_g1_0 <X> T_15_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 267)  (791 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (31 11)  (793 267)  (793 267)  routing T_15_16.lc_trk_g1_3 <X> T_15_16.wire_logic_cluster/lc_5/in_3
 (40 11)  (802 267)  (802 267)  LC_5 Logic Functioning bit
 (41 11)  (803 267)  (803 267)  LC_5 Logic Functioning bit
 (42 11)  (804 267)  (804 267)  LC_5 Logic Functioning bit
 (43 11)  (805 267)  (805 267)  LC_5 Logic Functioning bit
 (45 11)  (807 267)  (807 267)  LC_5 Logic Functioning bit
 (1 14)  (763 270)  (763 270)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (17 14)  (779 270)  (779 270)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (780 270)  (780 270)  routing T_15_16.wire_logic_cluster/lc_5/out <X> T_15_16.lc_trk_g3_5
 (1 15)  (763 271)  (763 271)  routing T_15_16.lc_trk_g0_4 <X> T_15_16.wire_logic_cluster/lc_7/s_r


LogicTile_16_16

 (19 6)  (835 262)  (835 262)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19


LogicTile_18_16

 (8 2)  (936 258)  (936 258)  routing T_18_16.sp4_h_r_1 <X> T_18_16.sp4_h_l_36


LogicTile_22_16

 (8 2)  (1152 258)  (1152 258)  routing T_22_16.sp4_v_t_36 <X> T_22_16.sp4_h_l_36
 (9 2)  (1153 258)  (1153 258)  routing T_22_16.sp4_v_t_36 <X> T_22_16.sp4_h_l_36


LogicTile_4_15

 (5 8)  (185 248)  (185 248)  routing T_4_15.sp4_v_b_6 <X> T_4_15.sp4_h_r_6
 (6 9)  (186 249)  (186 249)  routing T_4_15.sp4_v_b_6 <X> T_4_15.sp4_h_r_6


LogicTile_5_15

 (25 0)  (259 240)  (259 240)  routing T_5_15.sp4_h_l_7 <X> T_5_15.lc_trk_g0_2
 (28 0)  (262 240)  (262 240)  routing T_5_15.lc_trk_g2_7 <X> T_5_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (263 240)  (263 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (264 240)  (264 240)  routing T_5_15.lc_trk_g2_7 <X> T_5_15.wire_logic_cluster/lc_0/in_1
 (31 0)  (265 240)  (265 240)  routing T_5_15.lc_trk_g0_5 <X> T_5_15.wire_logic_cluster/lc_0/in_3
 (32 0)  (266 240)  (266 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (22 1)  (256 241)  (256 241)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (257 241)  (257 241)  routing T_5_15.sp4_h_l_7 <X> T_5_15.lc_trk_g0_2
 (24 1)  (258 241)  (258 241)  routing T_5_15.sp4_h_l_7 <X> T_5_15.lc_trk_g0_2
 (25 1)  (259 241)  (259 241)  routing T_5_15.sp4_h_l_7 <X> T_5_15.lc_trk_g0_2
 (26 1)  (260 241)  (260 241)  routing T_5_15.lc_trk_g1_3 <X> T_5_15.wire_logic_cluster/lc_0/in_0
 (27 1)  (261 241)  (261 241)  routing T_5_15.lc_trk_g1_3 <X> T_5_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (263 241)  (263 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (30 1)  (264 241)  (264 241)  routing T_5_15.lc_trk_g2_7 <X> T_5_15.wire_logic_cluster/lc_0/in_1
 (32 1)  (266 241)  (266 241)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (269 241)  (269 241)  routing T_5_15.lc_trk_g0_2 <X> T_5_15.input_2_0
 (37 1)  (271 241)  (271 241)  LC_0 Logic Functioning bit
 (15 2)  (249 242)  (249 242)  routing T_5_15.sp4_v_b_21 <X> T_5_15.lc_trk_g0_5
 (16 2)  (250 242)  (250 242)  routing T_5_15.sp4_v_b_21 <X> T_5_15.lc_trk_g0_5
 (17 2)  (251 242)  (251 242)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_21 lc_trk_g0_5
 (21 4)  (255 244)  (255 244)  routing T_5_15.sp4_h_r_19 <X> T_5_15.lc_trk_g1_3
 (22 4)  (256 244)  (256 244)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (257 244)  (257 244)  routing T_5_15.sp4_h_r_19 <X> T_5_15.lc_trk_g1_3
 (24 4)  (258 244)  (258 244)  routing T_5_15.sp4_h_r_19 <X> T_5_15.lc_trk_g1_3
 (21 5)  (255 245)  (255 245)  routing T_5_15.sp4_h_r_19 <X> T_5_15.lc_trk_g1_3
 (17 10)  (251 250)  (251 250)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (22 10)  (256 250)  (256 250)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (257 250)  (257 250)  routing T_5_15.sp4_v_b_47 <X> T_5_15.lc_trk_g2_7
 (24 10)  (258 250)  (258 250)  routing T_5_15.sp4_v_b_47 <X> T_5_15.lc_trk_g2_7
 (3 12)  (237 252)  (237 252)  routing T_5_15.sp12_v_t_22 <X> T_5_15.sp12_h_r_1
 (29 12)  (263 252)  (263 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (264 252)  (264 252)  routing T_5_15.lc_trk_g0_5 <X> T_5_15.wire_logic_cluster/lc_6/in_1
 (31 12)  (265 252)  (265 252)  routing T_5_15.lc_trk_g2_5 <X> T_5_15.wire_logic_cluster/lc_6/in_3
 (32 12)  (266 252)  (266 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (267 252)  (267 252)  routing T_5_15.lc_trk_g2_5 <X> T_5_15.wire_logic_cluster/lc_6/in_3
 (36 12)  (270 252)  (270 252)  LC_6 Logic Functioning bit
 (51 12)  (285 252)  (285 252)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (26 13)  (260 253)  (260 253)  routing T_5_15.lc_trk_g1_3 <X> T_5_15.wire_logic_cluster/lc_6/in_0
 (27 13)  (261 253)  (261 253)  routing T_5_15.lc_trk_g1_3 <X> T_5_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (263 253)  (263 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (32 13)  (266 253)  (266 253)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_2 input_2_6
 (35 13)  (269 253)  (269 253)  routing T_5_15.lc_trk_g0_2 <X> T_5_15.input_2_6


LogicTile_6_15

 (19 0)  (307 240)  (307 240)  Enable bit of Mux _span_links/cross_mux_vert_1 => sp12_v_t_0 sp4_v_b_13


RAM_Tile_8_15

 (10 10)  (406 250)  (406 250)  routing T_8_15.sp4_v_b_2 <X> T_8_15.sp4_h_l_42


LogicTile_10_15

 (1 3)  (493 243)  (493 243)  Enable bit of Mux _span_links/cross_mux_horz_5 => sp12_h_r_10 sp4_h_l_4


LogicTile_12_15

 (22 0)  (622 240)  (622 240)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_3 lc_trk_g0_3
 (23 0)  (623 240)  (623 240)  routing T_12_15.sp4_h_r_3 <X> T_12_15.lc_trk_g0_3
 (24 0)  (624 240)  (624 240)  routing T_12_15.sp4_h_r_3 <X> T_12_15.lc_trk_g0_3
 (21 1)  (621 241)  (621 241)  routing T_12_15.sp4_h_r_3 <X> T_12_15.lc_trk_g0_3
 (1 2)  (601 242)  (601 242)  routing T_12_15.glb_netwk_5 <X> T_12_15.wire_logic_cluster/lc_7/clk
 (2 2)  (602 242)  (602 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (0 3)  (600 243)  (600 243)  routing T_12_15.glb_netwk_5 <X> T_12_15.wire_logic_cluster/lc_7/clk
 (22 3)  (622 243)  (622 243)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_r_14 lc_trk_g0_6
 (23 3)  (623 243)  (623 243)  routing T_12_15.sp12_h_r_14 <X> T_12_15.lc_trk_g0_6
 (26 4)  (626 244)  (626 244)  routing T_12_15.lc_trk_g1_7 <X> T_12_15.wire_logic_cluster/lc_2/in_0
 (29 4)  (629 244)  (629 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (631 244)  (631 244)  routing T_12_15.lc_trk_g3_4 <X> T_12_15.wire_logic_cluster/lc_2/in_3
 (32 4)  (632 244)  (632 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (633 244)  (633 244)  routing T_12_15.lc_trk_g3_4 <X> T_12_15.wire_logic_cluster/lc_2/in_3
 (34 4)  (634 244)  (634 244)  routing T_12_15.lc_trk_g3_4 <X> T_12_15.wire_logic_cluster/lc_2/in_3
 (35 4)  (635 244)  (635 244)  routing T_12_15.lc_trk_g0_6 <X> T_12_15.input_2_2
 (36 4)  (636 244)  (636 244)  LC_2 Logic Functioning bit
 (51 4)  (651 244)  (651 244)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (26 5)  (626 245)  (626 245)  routing T_12_15.lc_trk_g1_7 <X> T_12_15.wire_logic_cluster/lc_2/in_0
 (27 5)  (627 245)  (627 245)  routing T_12_15.lc_trk_g1_7 <X> T_12_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 245)  (629 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (630 245)  (630 245)  routing T_12_15.lc_trk_g0_3 <X> T_12_15.wire_logic_cluster/lc_2/in_1
 (32 5)  (632 245)  (632 245)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_6 input_2_2
 (35 5)  (635 245)  (635 245)  routing T_12_15.lc_trk_g0_6 <X> T_12_15.input_2_2
 (36 5)  (636 245)  (636 245)  LC_2 Logic Functioning bit
 (37 5)  (637 245)  (637 245)  LC_2 Logic Functioning bit
 (21 6)  (621 246)  (621 246)  routing T_12_15.wire_logic_cluster/lc_7/out <X> T_12_15.lc_trk_g1_7
 (22 6)  (622 246)  (622 246)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (22 7)  (622 247)  (622 247)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_r_14 lc_trk_g1_6
 (23 7)  (623 247)  (623 247)  routing T_12_15.sp12_h_r_14 <X> T_12_15.lc_trk_g1_6
 (11 8)  (611 248)  (611 248)  routing T_12_15.sp4_h_r_3 <X> T_12_15.sp4_v_b_8
 (17 12)  (617 252)  (617 252)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (18 13)  (618 253)  (618 253)  routing T_12_15.sp4_r_v_b_41 <X> T_12_15.lc_trk_g3_1
 (4 14)  (604 254)  (604 254)  routing T_12_15.sp4_v_b_1 <X> T_12_15.sp4_v_t_44
 (6 14)  (606 254)  (606 254)  routing T_12_15.sp4_v_b_1 <X> T_12_15.sp4_v_t_44
 (26 14)  (626 254)  (626 254)  routing T_12_15.lc_trk_g1_6 <X> T_12_15.wire_logic_cluster/lc_7/in_0
 (27 14)  (627 254)  (627 254)  routing T_12_15.lc_trk_g3_1 <X> T_12_15.wire_logic_cluster/lc_7/in_1
 (28 14)  (628 254)  (628 254)  routing T_12_15.lc_trk_g3_1 <X> T_12_15.wire_logic_cluster/lc_7/in_1
 (29 14)  (629 254)  (629 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (631 254)  (631 254)  routing T_12_15.lc_trk_g1_7 <X> T_12_15.wire_logic_cluster/lc_7/in_3
 (32 14)  (632 254)  (632 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (634 254)  (634 254)  routing T_12_15.lc_trk_g1_7 <X> T_12_15.wire_logic_cluster/lc_7/in_3
 (36 14)  (636 254)  (636 254)  LC_7 Logic Functioning bit
 (38 14)  (638 254)  (638 254)  LC_7 Logic Functioning bit
 (43 14)  (643 254)  (643 254)  LC_7 Logic Functioning bit
 (45 14)  (645 254)  (645 254)  LC_7 Logic Functioning bit
 (14 15)  (614 255)  (614 255)  routing T_12_15.sp4_r_v_b_44 <X> T_12_15.lc_trk_g3_4
 (17 15)  (617 255)  (617 255)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (26 15)  (626 255)  (626 255)  routing T_12_15.lc_trk_g1_6 <X> T_12_15.wire_logic_cluster/lc_7/in_0
 (27 15)  (627 255)  (627 255)  routing T_12_15.lc_trk_g1_6 <X> T_12_15.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 255)  (629 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_6 wire_logic_cluster/lc_7/in_0
 (31 15)  (631 255)  (631 255)  routing T_12_15.lc_trk_g1_7 <X> T_12_15.wire_logic_cluster/lc_7/in_3
 (32 15)  (632 255)  (632 255)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_3 input_2_7
 (35 15)  (635 255)  (635 255)  routing T_12_15.lc_trk_g0_3 <X> T_12_15.input_2_7


LogicTile_13_15

 (0 0)  (654 240)  (654 240)  Negative Clock bit

 (0 2)  (654 242)  (654 242)  routing T_13_15.glb_netwk_6 <X> T_13_15.wire_logic_cluster/lc_7/clk
 (1 2)  (655 242)  (655 242)  routing T_13_15.glb_netwk_6 <X> T_13_15.wire_logic_cluster/lc_7/clk
 (2 2)  (656 242)  (656 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (22 3)  (676 243)  (676 243)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (678 243)  (678 243)  routing T_13_15.bot_op_6 <X> T_13_15.lc_trk_g0_6
 (8 5)  (662 245)  (662 245)  routing T_13_15.sp4_h_l_41 <X> T_13_15.sp4_v_b_4
 (9 5)  (663 245)  (663 245)  routing T_13_15.sp4_h_l_41 <X> T_13_15.sp4_v_b_4
 (3 6)  (657 246)  (657 246)  routing T_13_15.sp12_h_r_0 <X> T_13_15.sp12_v_t_23
 (3 7)  (657 247)  (657 247)  routing T_13_15.sp12_h_r_0 <X> T_13_15.sp12_v_t_23
 (15 7)  (669 247)  (669 247)  routing T_13_15.bot_op_4 <X> T_13_15.lc_trk_g1_4
 (17 7)  (671 247)  (671 247)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (16 8)  (670 248)  (670 248)  routing T_13_15.sp4_v_b_33 <X> T_13_15.lc_trk_g2_1
 (17 8)  (671 248)  (671 248)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (672 248)  (672 248)  routing T_13_15.sp4_v_b_33 <X> T_13_15.lc_trk_g2_1
 (18 9)  (672 249)  (672 249)  routing T_13_15.sp4_v_b_33 <X> T_13_15.lc_trk_g2_1
 (22 9)  (676 249)  (676 249)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_b_18 lc_trk_g2_2
 (23 9)  (677 249)  (677 249)  routing T_13_15.sp12_v_b_18 <X> T_13_15.lc_trk_g2_2
 (25 9)  (679 249)  (679 249)  routing T_13_15.sp12_v_b_18 <X> T_13_15.lc_trk_g2_2
 (21 10)  (675 250)  (675 250)  routing T_13_15.wire_logic_cluster/lc_7/out <X> T_13_15.lc_trk_g2_7
 (22 10)  (676 250)  (676 250)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (10 12)  (664 252)  (664 252)  routing T_13_15.sp4_v_t_40 <X> T_13_15.sp4_h_r_10
 (26 12)  (680 252)  (680 252)  routing T_13_15.lc_trk_g0_6 <X> T_13_15.wire_logic_cluster/lc_6/in_0
 (27 12)  (681 252)  (681 252)  routing T_13_15.lc_trk_g1_4 <X> T_13_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 252)  (683 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (684 252)  (684 252)  routing T_13_15.lc_trk_g1_4 <X> T_13_15.wire_logic_cluster/lc_6/in_1
 (31 12)  (685 252)  (685 252)  routing T_13_15.lc_trk_g2_7 <X> T_13_15.wire_logic_cluster/lc_6/in_3
 (32 12)  (686 252)  (686 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (687 252)  (687 252)  routing T_13_15.lc_trk_g2_7 <X> T_13_15.wire_logic_cluster/lc_6/in_3
 (37 12)  (691 252)  (691 252)  LC_6 Logic Functioning bit
 (38 12)  (692 252)  (692 252)  LC_6 Logic Functioning bit
 (39 12)  (693 252)  (693 252)  LC_6 Logic Functioning bit
 (41 12)  (695 252)  (695 252)  LC_6 Logic Functioning bit
 (12 13)  (666 253)  (666 253)  routing T_13_15.sp4_h_r_11 <X> T_13_15.sp4_v_b_11
 (26 13)  (680 253)  (680 253)  routing T_13_15.lc_trk_g0_6 <X> T_13_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 253)  (683 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (31 13)  (685 253)  (685 253)  routing T_13_15.lc_trk_g2_7 <X> T_13_15.wire_logic_cluster/lc_6/in_3
 (32 13)  (686 253)  (686 253)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_2 input_2_6
 (33 13)  (687 253)  (687 253)  routing T_13_15.lc_trk_g2_2 <X> T_13_15.input_2_6
 (35 13)  (689 253)  (689 253)  routing T_13_15.lc_trk_g2_2 <X> T_13_15.input_2_6
 (39 13)  (693 253)  (693 253)  LC_6 Logic Functioning bit
 (13 14)  (667 254)  (667 254)  routing T_13_15.sp4_h_r_11 <X> T_13_15.sp4_v_t_46
 (36 14)  (690 254)  (690 254)  LC_7 Logic Functioning bit
 (43 14)  (697 254)  (697 254)  LC_7 Logic Functioning bit
 (45 14)  (699 254)  (699 254)  LC_7 Logic Functioning bit
 (50 14)  (704 254)  (704 254)  Cascade bit: LH_LC07_inmux02_5

 (8 15)  (662 255)  (662 255)  routing T_13_15.sp4_h_r_10 <X> T_13_15.sp4_v_t_47
 (9 15)  (663 255)  (663 255)  routing T_13_15.sp4_h_r_10 <X> T_13_15.sp4_v_t_47
 (12 15)  (666 255)  (666 255)  routing T_13_15.sp4_h_r_11 <X> T_13_15.sp4_v_t_46
 (28 15)  (682 255)  (682 255)  routing T_13_15.lc_trk_g2_1 <X> T_13_15.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 255)  (683 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (37 15)  (691 255)  (691 255)  LC_7 Logic Functioning bit
 (42 15)  (696 255)  (696 255)  LC_7 Logic Functioning bit


LogicTile_14_15

 (2 12)  (710 252)  (710 252)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_15_15

 (14 0)  (776 240)  (776 240)  routing T_15_15.wire_logic_cluster/lc_0/out <X> T_15_15.lc_trk_g0_0
 (17 0)  (779 240)  (779 240)  Enable bit of Mux _local_links/g0_mux_1 => bnr_op_1 lc_trk_g0_1
 (18 0)  (780 240)  (780 240)  routing T_15_15.bnr_op_1 <X> T_15_15.lc_trk_g0_1
 (21 0)  (783 240)  (783 240)  routing T_15_15.wire_logic_cluster/lc_3/out <X> T_15_15.lc_trk_g0_3
 (22 0)  (784 240)  (784 240)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (28 0)  (790 240)  (790 240)  routing T_15_15.lc_trk_g2_3 <X> T_15_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 240)  (791 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (793 240)  (793 240)  routing T_15_15.lc_trk_g2_7 <X> T_15_15.wire_logic_cluster/lc_0/in_3
 (32 0)  (794 240)  (794 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (795 240)  (795 240)  routing T_15_15.lc_trk_g2_7 <X> T_15_15.wire_logic_cluster/lc_0/in_3
 (35 0)  (797 240)  (797 240)  routing T_15_15.lc_trk_g3_5 <X> T_15_15.input_2_0
 (40 0)  (802 240)  (802 240)  LC_0 Logic Functioning bit
 (17 1)  (779 241)  (779 241)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (18 1)  (780 241)  (780 241)  routing T_15_15.bnr_op_1 <X> T_15_15.lc_trk_g0_1
 (27 1)  (789 241)  (789 241)  routing T_15_15.lc_trk_g3_1 <X> T_15_15.wire_logic_cluster/lc_0/in_0
 (28 1)  (790 241)  (790 241)  routing T_15_15.lc_trk_g3_1 <X> T_15_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 241)  (791 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (792 241)  (792 241)  routing T_15_15.lc_trk_g2_3 <X> T_15_15.wire_logic_cluster/lc_0/in_1
 (31 1)  (793 241)  (793 241)  routing T_15_15.lc_trk_g2_7 <X> T_15_15.wire_logic_cluster/lc_0/in_3
 (32 1)  (794 241)  (794 241)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_5 input_2_0
 (33 1)  (795 241)  (795 241)  routing T_15_15.lc_trk_g3_5 <X> T_15_15.input_2_0
 (34 1)  (796 241)  (796 241)  routing T_15_15.lc_trk_g3_5 <X> T_15_15.input_2_0
 (1 2)  (763 242)  (763 242)  routing T_15_15.glb_netwk_5 <X> T_15_15.wire_logic_cluster/lc_7/clk
 (2 2)  (764 242)  (764 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (32 2)  (794 242)  (794 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (796 242)  (796 242)  routing T_15_15.lc_trk_g1_1 <X> T_15_15.wire_logic_cluster/lc_1/in_3
 (36 2)  (798 242)  (798 242)  LC_1 Logic Functioning bit
 (39 2)  (801 242)  (801 242)  LC_1 Logic Functioning bit
 (41 2)  (803 242)  (803 242)  LC_1 Logic Functioning bit
 (42 2)  (804 242)  (804 242)  LC_1 Logic Functioning bit
 (45 2)  (807 242)  (807 242)  LC_1 Logic Functioning bit
 (0 3)  (762 243)  (762 243)  routing T_15_15.glb_netwk_5 <X> T_15_15.wire_logic_cluster/lc_7/clk
 (28 3)  (790 243)  (790 243)  routing T_15_15.lc_trk_g2_1 <X> T_15_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 243)  (791 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (37 3)  (799 243)  (799 243)  LC_1 Logic Functioning bit
 (38 3)  (800 243)  (800 243)  LC_1 Logic Functioning bit
 (40 3)  (802 243)  (802 243)  LC_1 Logic Functioning bit
 (43 3)  (805 243)  (805 243)  LC_1 Logic Functioning bit
 (17 4)  (779 244)  (779 244)  Enable bit of Mux _local_links/g1_mux_1 => bnr_op_1 lc_trk_g1_1
 (18 4)  (780 244)  (780 244)  routing T_15_15.bnr_op_1 <X> T_15_15.lc_trk_g1_1
 (26 4)  (788 244)  (788 244)  routing T_15_15.lc_trk_g3_7 <X> T_15_15.wire_logic_cluster/lc_2/in_0
 (29 4)  (791 244)  (791 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (794 244)  (794 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (795 244)  (795 244)  routing T_15_15.lc_trk_g2_1 <X> T_15_15.wire_logic_cluster/lc_2/in_3
 (18 5)  (780 245)  (780 245)  routing T_15_15.bnr_op_1 <X> T_15_15.lc_trk_g1_1
 (26 5)  (788 245)  (788 245)  routing T_15_15.lc_trk_g3_7 <X> T_15_15.wire_logic_cluster/lc_2/in_0
 (27 5)  (789 245)  (789 245)  routing T_15_15.lc_trk_g3_7 <X> T_15_15.wire_logic_cluster/lc_2/in_0
 (28 5)  (790 245)  (790 245)  routing T_15_15.lc_trk_g3_7 <X> T_15_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 245)  (791 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (36 5)  (798 245)  (798 245)  LC_2 Logic Functioning bit
 (38 5)  (800 245)  (800 245)  LC_2 Logic Functioning bit
 (40 5)  (802 245)  (802 245)  LC_2 Logic Functioning bit
 (42 5)  (804 245)  (804 245)  LC_2 Logic Functioning bit
 (21 6)  (783 246)  (783 246)  routing T_15_15.wire_logic_cluster/lc_7/out <X> T_15_15.lc_trk_g1_7
 (22 6)  (784 246)  (784 246)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (27 6)  (789 246)  (789 246)  routing T_15_15.lc_trk_g3_7 <X> T_15_15.wire_logic_cluster/lc_3/in_1
 (28 6)  (790 246)  (790 246)  routing T_15_15.lc_trk_g3_7 <X> T_15_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 246)  (791 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (792 246)  (792 246)  routing T_15_15.lc_trk_g3_7 <X> T_15_15.wire_logic_cluster/lc_3/in_1
 (31 6)  (793 246)  (793 246)  routing T_15_15.lc_trk_g1_7 <X> T_15_15.wire_logic_cluster/lc_3/in_3
 (32 6)  (794 246)  (794 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (796 246)  (796 246)  routing T_15_15.lc_trk_g1_7 <X> T_15_15.wire_logic_cluster/lc_3/in_3
 (37 6)  (799 246)  (799 246)  LC_3 Logic Functioning bit
 (38 6)  (800 246)  (800 246)  LC_3 Logic Functioning bit
 (41 6)  (803 246)  (803 246)  LC_3 Logic Functioning bit
 (43 6)  (805 246)  (805 246)  LC_3 Logic Functioning bit
 (45 6)  (807 246)  (807 246)  LC_3 Logic Functioning bit
 (50 6)  (812 246)  (812 246)  Cascade bit: LH_LC03_inmux02_5

 (26 7)  (788 247)  (788 247)  routing T_15_15.lc_trk_g0_3 <X> T_15_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 247)  (791 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (792 247)  (792 247)  routing T_15_15.lc_trk_g3_7 <X> T_15_15.wire_logic_cluster/lc_3/in_1
 (31 7)  (793 247)  (793 247)  routing T_15_15.lc_trk_g1_7 <X> T_15_15.wire_logic_cluster/lc_3/in_3
 (37 7)  (799 247)  (799 247)  LC_3 Logic Functioning bit
 (39 7)  (801 247)  (801 247)  LC_3 Logic Functioning bit
 (40 7)  (802 247)  (802 247)  LC_3 Logic Functioning bit
 (42 7)  (804 247)  (804 247)  LC_3 Logic Functioning bit
 (47 7)  (809 247)  (809 247)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (17 8)  (779 248)  (779 248)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (780 248)  (780 248)  routing T_15_15.wire_logic_cluster/lc_1/out <X> T_15_15.lc_trk_g2_1
 (21 8)  (783 248)  (783 248)  routing T_15_15.rgt_op_3 <X> T_15_15.lc_trk_g2_3
 (22 8)  (784 248)  (784 248)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (786 248)  (786 248)  routing T_15_15.rgt_op_3 <X> T_15_15.lc_trk_g2_3
 (26 8)  (788 248)  (788 248)  routing T_15_15.lc_trk_g3_7 <X> T_15_15.wire_logic_cluster/lc_4/in_0
 (29 8)  (791 248)  (791 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (794 248)  (794 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (795 248)  (795 248)  routing T_15_15.lc_trk_g2_1 <X> T_15_15.wire_logic_cluster/lc_4/in_3
 (26 9)  (788 249)  (788 249)  routing T_15_15.lc_trk_g3_7 <X> T_15_15.wire_logic_cluster/lc_4/in_0
 (27 9)  (789 249)  (789 249)  routing T_15_15.lc_trk_g3_7 <X> T_15_15.wire_logic_cluster/lc_4/in_0
 (28 9)  (790 249)  (790 249)  routing T_15_15.lc_trk_g3_7 <X> T_15_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 249)  (791 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (40 9)  (802 249)  (802 249)  LC_4 Logic Functioning bit
 (42 9)  (804 249)  (804 249)  LC_4 Logic Functioning bit
 (15 10)  (777 250)  (777 250)  routing T_15_15.rgt_op_5 <X> T_15_15.lc_trk_g2_5
 (17 10)  (779 250)  (779 250)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (780 250)  (780 250)  routing T_15_15.rgt_op_5 <X> T_15_15.lc_trk_g2_5
 (21 10)  (783 250)  (783 250)  routing T_15_15.rgt_op_7 <X> T_15_15.lc_trk_g2_7
 (22 10)  (784 250)  (784 250)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (786 250)  (786 250)  routing T_15_15.rgt_op_7 <X> T_15_15.lc_trk_g2_7
 (25 10)  (787 250)  (787 250)  routing T_15_15.wire_logic_cluster/lc_6/out <X> T_15_15.lc_trk_g2_6
 (28 10)  (790 250)  (790 250)  routing T_15_15.lc_trk_g2_6 <X> T_15_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 250)  (791 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (792 250)  (792 250)  routing T_15_15.lc_trk_g2_6 <X> T_15_15.wire_logic_cluster/lc_5/in_1
 (31 10)  (793 250)  (793 250)  routing T_15_15.lc_trk_g1_7 <X> T_15_15.wire_logic_cluster/lc_5/in_3
 (32 10)  (794 250)  (794 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (796 250)  (796 250)  routing T_15_15.lc_trk_g1_7 <X> T_15_15.wire_logic_cluster/lc_5/in_3
 (36 10)  (798 250)  (798 250)  LC_5 Logic Functioning bit
 (37 10)  (799 250)  (799 250)  LC_5 Logic Functioning bit
 (38 10)  (800 250)  (800 250)  LC_5 Logic Functioning bit
 (41 10)  (803 250)  (803 250)  LC_5 Logic Functioning bit
 (43 10)  (805 250)  (805 250)  LC_5 Logic Functioning bit
 (50 10)  (812 250)  (812 250)  Cascade bit: LH_LC05_inmux02_5

 (22 11)  (784 251)  (784 251)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (30 11)  (792 251)  (792 251)  routing T_15_15.lc_trk_g2_6 <X> T_15_15.wire_logic_cluster/lc_5/in_1
 (31 11)  (793 251)  (793 251)  routing T_15_15.lc_trk_g1_7 <X> T_15_15.wire_logic_cluster/lc_5/in_3
 (36 11)  (798 251)  (798 251)  LC_5 Logic Functioning bit
 (37 11)  (799 251)  (799 251)  LC_5 Logic Functioning bit
 (38 11)  (800 251)  (800 251)  LC_5 Logic Functioning bit
 (41 11)  (803 251)  (803 251)  LC_5 Logic Functioning bit
 (43 11)  (805 251)  (805 251)  LC_5 Logic Functioning bit
 (15 12)  (777 252)  (777 252)  routing T_15_15.rgt_op_1 <X> T_15_15.lc_trk_g3_1
 (17 12)  (779 252)  (779 252)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (780 252)  (780 252)  routing T_15_15.rgt_op_1 <X> T_15_15.lc_trk_g3_1
 (21 12)  (783 252)  (783 252)  routing T_15_15.rgt_op_3 <X> T_15_15.lc_trk_g3_3
 (22 12)  (784 252)  (784 252)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (786 252)  (786 252)  routing T_15_15.rgt_op_3 <X> T_15_15.lc_trk_g3_3
 (29 12)  (791 252)  (791 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (794 252)  (794 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (795 252)  (795 252)  routing T_15_15.lc_trk_g2_1 <X> T_15_15.wire_logic_cluster/lc_6/in_3
 (36 12)  (798 252)  (798 252)  LC_6 Logic Functioning bit
 (37 12)  (799 252)  (799 252)  LC_6 Logic Functioning bit
 (42 12)  (804 252)  (804 252)  LC_6 Logic Functioning bit
 (43 12)  (805 252)  (805 252)  LC_6 Logic Functioning bit
 (45 12)  (807 252)  (807 252)  LC_6 Logic Functioning bit
 (47 12)  (809 252)  (809 252)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (50 12)  (812 252)  (812 252)  Cascade bit: LH_LC06_inmux02_5

 (29 13)  (791 253)  (791 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_0 wire_logic_cluster/lc_6/in_0
 (36 13)  (798 253)  (798 253)  LC_6 Logic Functioning bit
 (37 13)  (799 253)  (799 253)  LC_6 Logic Functioning bit
 (43 13)  (805 253)  (805 253)  LC_6 Logic Functioning bit
 (15 14)  (777 254)  (777 254)  routing T_15_15.rgt_op_5 <X> T_15_15.lc_trk_g3_5
 (17 14)  (779 254)  (779 254)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (780 254)  (780 254)  routing T_15_15.rgt_op_5 <X> T_15_15.lc_trk_g3_5
 (21 14)  (783 254)  (783 254)  routing T_15_15.rgt_op_7 <X> T_15_15.lc_trk_g3_7
 (22 14)  (784 254)  (784 254)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (786 254)  (786 254)  routing T_15_15.rgt_op_7 <X> T_15_15.lc_trk_g3_7
 (26 14)  (788 254)  (788 254)  routing T_15_15.lc_trk_g2_5 <X> T_15_15.wire_logic_cluster/lc_7/in_0
 (27 14)  (789 254)  (789 254)  routing T_15_15.lc_trk_g3_3 <X> T_15_15.wire_logic_cluster/lc_7/in_1
 (28 14)  (790 254)  (790 254)  routing T_15_15.lc_trk_g3_3 <X> T_15_15.wire_logic_cluster/lc_7/in_1
 (29 14)  (791 254)  (791 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (32 14)  (794 254)  (794 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (795 254)  (795 254)  routing T_15_15.lc_trk_g3_1 <X> T_15_15.wire_logic_cluster/lc_7/in_3
 (34 14)  (796 254)  (796 254)  routing T_15_15.lc_trk_g3_1 <X> T_15_15.wire_logic_cluster/lc_7/in_3
 (28 15)  (790 255)  (790 255)  routing T_15_15.lc_trk_g2_5 <X> T_15_15.wire_logic_cluster/lc_7/in_0
 (29 15)  (791 255)  (791 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (792 255)  (792 255)  routing T_15_15.lc_trk_g3_3 <X> T_15_15.wire_logic_cluster/lc_7/in_1
 (41 15)  (803 255)  (803 255)  LC_7 Logic Functioning bit
 (43 15)  (805 255)  (805 255)  LC_7 Logic Functioning bit


LogicTile_16_15

 (15 0)  (831 240)  (831 240)  routing T_16_15.lft_op_1 <X> T_16_15.lc_trk_g0_1
 (17 0)  (833 240)  (833 240)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (834 240)  (834 240)  routing T_16_15.lft_op_1 <X> T_16_15.lc_trk_g0_1
 (29 0)  (845 240)  (845 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (44 0)  (860 240)  (860 240)  LC_0 Logic Functioning bit
 (32 1)  (848 241)  (848 241)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_1 input_2_0
 (34 1)  (850 241)  (850 241)  routing T_16_15.lc_trk_g1_1 <X> T_16_15.input_2_0
 (1 2)  (817 242)  (817 242)  routing T_16_15.glb_netwk_5 <X> T_16_15.wire_logic_cluster/lc_7/clk
 (2 2)  (818 242)  (818 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (3 2)  (819 242)  (819 242)  routing T_16_15.sp12_v_t_23 <X> T_16_15.sp12_h_l_23
 (27 2)  (843 242)  (843 242)  routing T_16_15.lc_trk_g3_1 <X> T_16_15.wire_logic_cluster/lc_1/in_1
 (28 2)  (844 242)  (844 242)  routing T_16_15.lc_trk_g3_1 <X> T_16_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (845 242)  (845 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (848 242)  (848 242)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (852 242)  (852 242)  LC_1 Logic Functioning bit
 (37 2)  (853 242)  (853 242)  LC_1 Logic Functioning bit
 (38 2)  (854 242)  (854 242)  LC_1 Logic Functioning bit
 (39 2)  (855 242)  (855 242)  LC_1 Logic Functioning bit
 (44 2)  (860 242)  (860 242)  LC_1 Logic Functioning bit
 (45 2)  (861 242)  (861 242)  LC_1 Logic Functioning bit
 (0 3)  (816 243)  (816 243)  routing T_16_15.glb_netwk_5 <X> T_16_15.wire_logic_cluster/lc_7/clk
 (40 3)  (856 243)  (856 243)  LC_1 Logic Functioning bit
 (41 3)  (857 243)  (857 243)  LC_1 Logic Functioning bit
 (42 3)  (858 243)  (858 243)  LC_1 Logic Functioning bit
 (43 3)  (859 243)  (859 243)  LC_1 Logic Functioning bit
 (15 4)  (831 244)  (831 244)  routing T_16_15.bot_op_1 <X> T_16_15.lc_trk_g1_1
 (17 4)  (833 244)  (833 244)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (21 4)  (837 244)  (837 244)  routing T_16_15.wire_logic_cluster/lc_3/out <X> T_16_15.lc_trk_g1_3
 (22 4)  (838 244)  (838 244)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (28 4)  (844 244)  (844 244)  routing T_16_15.lc_trk_g2_7 <X> T_16_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (845 244)  (845 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (846 244)  (846 244)  routing T_16_15.lc_trk_g2_7 <X> T_16_15.wire_logic_cluster/lc_2/in_1
 (32 4)  (848 244)  (848 244)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (852 244)  (852 244)  LC_2 Logic Functioning bit
 (37 4)  (853 244)  (853 244)  LC_2 Logic Functioning bit
 (38 4)  (854 244)  (854 244)  LC_2 Logic Functioning bit
 (39 4)  (855 244)  (855 244)  LC_2 Logic Functioning bit
 (44 4)  (860 244)  (860 244)  LC_2 Logic Functioning bit
 (30 5)  (846 245)  (846 245)  routing T_16_15.lc_trk_g2_7 <X> T_16_15.wire_logic_cluster/lc_2/in_1
 (36 5)  (852 245)  (852 245)  LC_2 Logic Functioning bit
 (37 5)  (853 245)  (853 245)  LC_2 Logic Functioning bit
 (38 5)  (854 245)  (854 245)  LC_2 Logic Functioning bit
 (39 5)  (855 245)  (855 245)  LC_2 Logic Functioning bit
 (27 6)  (843 246)  (843 246)  routing T_16_15.lc_trk_g1_3 <X> T_16_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 246)  (845 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (848 246)  (848 246)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (852 246)  (852 246)  LC_3 Logic Functioning bit
 (37 6)  (853 246)  (853 246)  LC_3 Logic Functioning bit
 (38 6)  (854 246)  (854 246)  LC_3 Logic Functioning bit
 (39 6)  (855 246)  (855 246)  LC_3 Logic Functioning bit
 (44 6)  (860 246)  (860 246)  LC_3 Logic Functioning bit
 (45 6)  (861 246)  (861 246)  LC_3 Logic Functioning bit
 (30 7)  (846 247)  (846 247)  routing T_16_15.lc_trk_g1_3 <X> T_16_15.wire_logic_cluster/lc_3/in_1
 (40 7)  (856 247)  (856 247)  LC_3 Logic Functioning bit
 (41 7)  (857 247)  (857 247)  LC_3 Logic Functioning bit
 (42 7)  (858 247)  (858 247)  LC_3 Logic Functioning bit
 (43 7)  (859 247)  (859 247)  LC_3 Logic Functioning bit
 (25 8)  (841 248)  (841 248)  routing T_16_15.wire_logic_cluster/lc_2/out <X> T_16_15.lc_trk_g2_2
 (28 8)  (844 248)  (844 248)  routing T_16_15.lc_trk_g2_5 <X> T_16_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (845 248)  (845 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (846 248)  (846 248)  routing T_16_15.lc_trk_g2_5 <X> T_16_15.wire_logic_cluster/lc_4/in_1
 (32 8)  (848 248)  (848 248)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (37 8)  (853 248)  (853 248)  LC_4 Logic Functioning bit
 (39 8)  (855 248)  (855 248)  LC_4 Logic Functioning bit
 (41 8)  (857 248)  (857 248)  LC_4 Logic Functioning bit
 (43 8)  (859 248)  (859 248)  LC_4 Logic Functioning bit
 (22 9)  (838 249)  (838 249)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (37 9)  (853 249)  (853 249)  LC_4 Logic Functioning bit
 (39 9)  (855 249)  (855 249)  LC_4 Logic Functioning bit
 (41 9)  (857 249)  (857 249)  LC_4 Logic Functioning bit
 (43 9)  (859 249)  (859 249)  LC_4 Logic Functioning bit
 (17 10)  (833 250)  (833 250)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (834 250)  (834 250)  routing T_16_15.wire_logic_cluster/lc_5/out <X> T_16_15.lc_trk_g2_5
 (21 10)  (837 250)  (837 250)  routing T_16_15.wire_logic_cluster/lc_7/out <X> T_16_15.lc_trk_g2_7
 (22 10)  (838 250)  (838 250)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (841 250)  (841 250)  routing T_16_15.wire_logic_cluster/lc_6/out <X> T_16_15.lc_trk_g2_6
 (26 10)  (842 250)  (842 250)  routing T_16_15.lc_trk_g2_7 <X> T_16_15.wire_logic_cluster/lc_5/in_0
 (28 10)  (844 250)  (844 250)  routing T_16_15.lc_trk_g2_6 <X> T_16_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (845 250)  (845 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (846 250)  (846 250)  routing T_16_15.lc_trk_g2_6 <X> T_16_15.wire_logic_cluster/lc_5/in_1
 (32 10)  (848 250)  (848 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (850 250)  (850 250)  routing T_16_15.lc_trk_g1_1 <X> T_16_15.wire_logic_cluster/lc_5/in_3
 (36 10)  (852 250)  (852 250)  LC_5 Logic Functioning bit
 (37 10)  (853 250)  (853 250)  LC_5 Logic Functioning bit
 (42 10)  (858 250)  (858 250)  LC_5 Logic Functioning bit
 (43 10)  (859 250)  (859 250)  LC_5 Logic Functioning bit
 (45 10)  (861 250)  (861 250)  LC_5 Logic Functioning bit
 (50 10)  (866 250)  (866 250)  Cascade bit: LH_LC05_inmux02_5

 (22 11)  (838 251)  (838 251)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 11)  (842 251)  (842 251)  routing T_16_15.lc_trk_g2_7 <X> T_16_15.wire_logic_cluster/lc_5/in_0
 (28 11)  (844 251)  (844 251)  routing T_16_15.lc_trk_g2_7 <X> T_16_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 251)  (845 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (30 11)  (846 251)  (846 251)  routing T_16_15.lc_trk_g2_6 <X> T_16_15.wire_logic_cluster/lc_5/in_1
 (37 11)  (853 251)  (853 251)  LC_5 Logic Functioning bit
 (42 11)  (858 251)  (858 251)  LC_5 Logic Functioning bit
 (43 11)  (859 251)  (859 251)  LC_5 Logic Functioning bit
 (17 12)  (833 252)  (833 252)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (834 252)  (834 252)  routing T_16_15.wire_logic_cluster/lc_1/out <X> T_16_15.lc_trk_g3_1
 (29 12)  (845 252)  (845 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (847 252)  (847 252)  routing T_16_15.lc_trk_g2_5 <X> T_16_15.wire_logic_cluster/lc_6/in_3
 (32 12)  (848 252)  (848 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (849 252)  (849 252)  routing T_16_15.lc_trk_g2_5 <X> T_16_15.wire_logic_cluster/lc_6/in_3
 (38 12)  (854 252)  (854 252)  LC_6 Logic Functioning bit
 (27 13)  (843 253)  (843 253)  routing T_16_15.lc_trk_g3_1 <X> T_16_15.wire_logic_cluster/lc_6/in_0
 (28 13)  (844 253)  (844 253)  routing T_16_15.lc_trk_g3_1 <X> T_16_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (845 253)  (845 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (32 13)  (848 253)  (848 253)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_3 input_2_6
 (34 13)  (850 253)  (850 253)  routing T_16_15.lc_trk_g1_3 <X> T_16_15.input_2_6
 (35 13)  (851 253)  (851 253)  routing T_16_15.lc_trk_g1_3 <X> T_16_15.input_2_6
 (26 14)  (842 254)  (842 254)  routing T_16_15.lc_trk_g2_7 <X> T_16_15.wire_logic_cluster/lc_7/in_0
 (28 14)  (844 254)  (844 254)  routing T_16_15.lc_trk_g2_2 <X> T_16_15.wire_logic_cluster/lc_7/in_1
 (29 14)  (845 254)  (845 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_1
 (32 14)  (848 254)  (848 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (850 254)  (850 254)  routing T_16_15.lc_trk_g1_1 <X> T_16_15.wire_logic_cluster/lc_7/in_3
 (45 14)  (861 254)  (861 254)  LC_7 Logic Functioning bit
 (50 14)  (866 254)  (866 254)  Cascade bit: LH_LC07_inmux02_5

 (26 15)  (842 255)  (842 255)  routing T_16_15.lc_trk_g2_7 <X> T_16_15.wire_logic_cluster/lc_7/in_0
 (28 15)  (844 255)  (844 255)  routing T_16_15.lc_trk_g2_7 <X> T_16_15.wire_logic_cluster/lc_7/in_0
 (29 15)  (845 255)  (845 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (846 255)  (846 255)  routing T_16_15.lc_trk_g2_2 <X> T_16_15.wire_logic_cluster/lc_7/in_1
 (37 15)  (853 255)  (853 255)  LC_7 Logic Functioning bit
 (38 15)  (854 255)  (854 255)  LC_7 Logic Functioning bit
 (39 15)  (855 255)  (855 255)  LC_7 Logic Functioning bit
 (40 15)  (856 255)  (856 255)  LC_7 Logic Functioning bit
 (41 15)  (857 255)  (857 255)  LC_7 Logic Functioning bit
 (42 15)  (858 255)  (858 255)  LC_7 Logic Functioning bit
 (43 15)  (859 255)  (859 255)  LC_7 Logic Functioning bit


LogicTile_4_14

 (19 6)  (199 230)  (199 230)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19


RAM_Tile_8_14

 (19 2)  (415 226)  (415 226)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_t_2


LogicTile_11_14

 (26 4)  (572 228)  (572 228)  routing T_11_14.lc_trk_g2_4 <X> T_11_14.wire_logic_cluster/lc_2/in_0
 (37 4)  (583 228)  (583 228)  LC_2 Logic Functioning bit
 (39 4)  (585 228)  (585 228)  LC_2 Logic Functioning bit
 (40 4)  (586 228)  (586 228)  LC_2 Logic Functioning bit
 (42 4)  (588 228)  (588 228)  LC_2 Logic Functioning bit
 (28 5)  (574 229)  (574 229)  routing T_11_14.lc_trk_g2_4 <X> T_11_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (575 229)  (575 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (36 5)  (582 229)  (582 229)  LC_2 Logic Functioning bit
 (38 5)  (584 229)  (584 229)  LC_2 Logic Functioning bit
 (41 5)  (587 229)  (587 229)  LC_2 Logic Functioning bit
 (43 5)  (589 229)  (589 229)  LC_2 Logic Functioning bit
 (53 5)  (599 229)  (599 229)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (17 11)  (563 235)  (563 235)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4


LogicTile_12_14

 (0 0)  (600 224)  (600 224)  Negative Clock bit

 (0 2)  (600 226)  (600 226)  routing T_12_14.glb_netwk_6 <X> T_12_14.wire_logic_cluster/lc_7/clk
 (1 2)  (601 226)  (601 226)  routing T_12_14.glb_netwk_6 <X> T_12_14.wire_logic_cluster/lc_7/clk
 (2 2)  (602 226)  (602 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 2)  (615 226)  (615 226)  routing T_12_14.sp4_v_b_21 <X> T_12_14.lc_trk_g0_5
 (16 2)  (616 226)  (616 226)  routing T_12_14.sp4_v_b_21 <X> T_12_14.lc_trk_g0_5
 (17 2)  (617 226)  (617 226)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_21 lc_trk_g0_5
 (22 6)  (622 230)  (622 230)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (624 230)  (624 230)  routing T_12_14.top_op_7 <X> T_12_14.lc_trk_g1_7
 (21 7)  (621 231)  (621 231)  routing T_12_14.top_op_7 <X> T_12_14.lc_trk_g1_7
 (15 8)  (615 232)  (615 232)  routing T_12_14.sp4_h_r_41 <X> T_12_14.lc_trk_g2_1
 (16 8)  (616 232)  (616 232)  routing T_12_14.sp4_h_r_41 <X> T_12_14.lc_trk_g2_1
 (17 8)  (617 232)  (617 232)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_41 lc_trk_g2_1
 (18 8)  (618 232)  (618 232)  routing T_12_14.sp4_h_r_41 <X> T_12_14.lc_trk_g2_1
 (18 9)  (618 233)  (618 233)  routing T_12_14.sp4_h_r_41 <X> T_12_14.lc_trk_g2_1
 (17 12)  (617 236)  (617 236)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (0 14)  (600 238)  (600 238)  routing T_12_14.lc_trk_g3_5 <X> T_12_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (601 238)  (601 238)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (16 14)  (616 238)  (616 238)  routing T_12_14.sp4_v_b_37 <X> T_12_14.lc_trk_g3_5
 (17 14)  (617 238)  (617 238)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (618 238)  (618 238)  routing T_12_14.sp4_v_b_37 <X> T_12_14.lc_trk_g3_5
 (27 14)  (627 238)  (627 238)  routing T_12_14.lc_trk_g3_1 <X> T_12_14.wire_logic_cluster/lc_7/in_1
 (28 14)  (628 238)  (628 238)  routing T_12_14.lc_trk_g3_1 <X> T_12_14.wire_logic_cluster/lc_7/in_1
 (29 14)  (629 238)  (629 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (631 238)  (631 238)  routing T_12_14.lc_trk_g1_7 <X> T_12_14.wire_logic_cluster/lc_7/in_3
 (32 14)  (632 238)  (632 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (634 238)  (634 238)  routing T_12_14.lc_trk_g1_7 <X> T_12_14.wire_logic_cluster/lc_7/in_3
 (35 14)  (635 238)  (635 238)  routing T_12_14.lc_trk_g0_5 <X> T_12_14.input_2_7
 (36 14)  (636 238)  (636 238)  LC_7 Logic Functioning bit
 (38 14)  (638 238)  (638 238)  LC_7 Logic Functioning bit
 (43 14)  (643 238)  (643 238)  LC_7 Logic Functioning bit
 (45 14)  (645 238)  (645 238)  LC_7 Logic Functioning bit
 (0 15)  (600 239)  (600 239)  routing T_12_14.lc_trk_g3_5 <X> T_12_14.wire_logic_cluster/lc_7/s_r
 (1 15)  (601 239)  (601 239)  routing T_12_14.lc_trk_g3_5 <X> T_12_14.wire_logic_cluster/lc_7/s_r
 (18 15)  (618 239)  (618 239)  routing T_12_14.sp4_v_b_37 <X> T_12_14.lc_trk_g3_5
 (28 15)  (628 239)  (628 239)  routing T_12_14.lc_trk_g2_1 <X> T_12_14.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 239)  (629 239)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (31 15)  (631 239)  (631 239)  routing T_12_14.lc_trk_g1_7 <X> T_12_14.wire_logic_cluster/lc_7/in_3
 (32 15)  (632 239)  (632 239)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_5 input_2_7


LogicTile_13_14

 (0 0)  (654 224)  (654 224)  Negative Clock bit

 (3 0)  (657 224)  (657 224)  routing T_13_14.sp12_h_r_0 <X> T_13_14.sp12_v_b_0
 (22 0)  (676 224)  (676 224)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (678 224)  (678 224)  routing T_13_14.bot_op_3 <X> T_13_14.lc_trk_g0_3
 (27 0)  (681 224)  (681 224)  routing T_13_14.lc_trk_g3_4 <X> T_13_14.wire_logic_cluster/lc_0/in_1
 (28 0)  (682 224)  (682 224)  routing T_13_14.lc_trk_g3_4 <X> T_13_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 224)  (683 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (684 224)  (684 224)  routing T_13_14.lc_trk_g3_4 <X> T_13_14.wire_logic_cluster/lc_0/in_1
 (31 0)  (685 224)  (685 224)  routing T_13_14.lc_trk_g3_6 <X> T_13_14.wire_logic_cluster/lc_0/in_3
 (32 0)  (686 224)  (686 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (687 224)  (687 224)  routing T_13_14.lc_trk_g3_6 <X> T_13_14.wire_logic_cluster/lc_0/in_3
 (34 0)  (688 224)  (688 224)  routing T_13_14.lc_trk_g3_6 <X> T_13_14.wire_logic_cluster/lc_0/in_3
 (36 0)  (690 224)  (690 224)  LC_0 Logic Functioning bit
 (38 0)  (692 224)  (692 224)  LC_0 Logic Functioning bit
 (45 0)  (699 224)  (699 224)  LC_0 Logic Functioning bit
 (3 1)  (657 225)  (657 225)  routing T_13_14.sp12_h_r_0 <X> T_13_14.sp12_v_b_0
 (31 1)  (685 225)  (685 225)  routing T_13_14.lc_trk_g3_6 <X> T_13_14.wire_logic_cluster/lc_0/in_3
 (36 1)  (690 225)  (690 225)  LC_0 Logic Functioning bit
 (38 1)  (692 225)  (692 225)  LC_0 Logic Functioning bit
 (0 2)  (654 226)  (654 226)  routing T_13_14.glb_netwk_6 <X> T_13_14.wire_logic_cluster/lc_7/clk
 (1 2)  (655 226)  (655 226)  routing T_13_14.glb_netwk_6 <X> T_13_14.wire_logic_cluster/lc_7/clk
 (2 2)  (656 226)  (656 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (21 2)  (675 226)  (675 226)  routing T_13_14.lft_op_7 <X> T_13_14.lc_trk_g0_7
 (22 2)  (676 226)  (676 226)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (678 226)  (678 226)  routing T_13_14.lft_op_7 <X> T_13_14.lc_trk_g0_7
 (22 3)  (676 227)  (676 227)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (677 227)  (677 227)  routing T_13_14.sp4_v_b_22 <X> T_13_14.lc_trk_g0_6
 (24 3)  (678 227)  (678 227)  routing T_13_14.sp4_v_b_22 <X> T_13_14.lc_trk_g0_6
 (14 4)  (668 228)  (668 228)  routing T_13_14.wire_logic_cluster/lc_0/out <X> T_13_14.lc_trk_g1_0
 (27 4)  (681 228)  (681 228)  routing T_13_14.lc_trk_g1_0 <X> T_13_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 228)  (683 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (685 228)  (685 228)  routing T_13_14.lc_trk_g3_6 <X> T_13_14.wire_logic_cluster/lc_2/in_3
 (32 4)  (686 228)  (686 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (687 228)  (687 228)  routing T_13_14.lc_trk_g3_6 <X> T_13_14.wire_logic_cluster/lc_2/in_3
 (34 4)  (688 228)  (688 228)  routing T_13_14.lc_trk_g3_6 <X> T_13_14.wire_logic_cluster/lc_2/in_3
 (36 4)  (690 228)  (690 228)  LC_2 Logic Functioning bit
 (38 4)  (692 228)  (692 228)  LC_2 Logic Functioning bit
 (17 5)  (671 229)  (671 229)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (31 5)  (685 229)  (685 229)  routing T_13_14.lc_trk_g3_6 <X> T_13_14.wire_logic_cluster/lc_2/in_3
 (36 5)  (690 229)  (690 229)  LC_2 Logic Functioning bit
 (38 5)  (692 229)  (692 229)  LC_2 Logic Functioning bit
 (8 6)  (662 230)  (662 230)  routing T_13_14.sp4_v_t_41 <X> T_13_14.sp4_h_l_41
 (9 6)  (663 230)  (663 230)  routing T_13_14.sp4_v_t_41 <X> T_13_14.sp4_h_l_41
 (21 6)  (675 230)  (675 230)  routing T_13_14.lft_op_7 <X> T_13_14.lc_trk_g1_7
 (22 6)  (676 230)  (676 230)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (678 230)  (678 230)  routing T_13_14.lft_op_7 <X> T_13_14.lc_trk_g1_7
 (27 6)  (681 230)  (681 230)  routing T_13_14.lc_trk_g3_7 <X> T_13_14.wire_logic_cluster/lc_3/in_1
 (28 6)  (682 230)  (682 230)  routing T_13_14.lc_trk_g3_7 <X> T_13_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 230)  (683 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (684 230)  (684 230)  routing T_13_14.lc_trk_g3_7 <X> T_13_14.wire_logic_cluster/lc_3/in_1
 (31 6)  (685 230)  (685 230)  routing T_13_14.lc_trk_g1_7 <X> T_13_14.wire_logic_cluster/lc_3/in_3
 (32 6)  (686 230)  (686 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (688 230)  (688 230)  routing T_13_14.lc_trk_g1_7 <X> T_13_14.wire_logic_cluster/lc_3/in_3
 (36 6)  (690 230)  (690 230)  LC_3 Logic Functioning bit
 (37 6)  (691 230)  (691 230)  LC_3 Logic Functioning bit
 (39 6)  (693 230)  (693 230)  LC_3 Logic Functioning bit
 (40 6)  (694 230)  (694 230)  LC_3 Logic Functioning bit
 (42 6)  (696 230)  (696 230)  LC_3 Logic Functioning bit
 (43 6)  (697 230)  (697 230)  LC_3 Logic Functioning bit
 (50 6)  (704 230)  (704 230)  Cascade bit: LH_LC03_inmux02_5

 (26 7)  (680 231)  (680 231)  routing T_13_14.lc_trk_g0_3 <X> T_13_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 231)  (683 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (684 231)  (684 231)  routing T_13_14.lc_trk_g3_7 <X> T_13_14.wire_logic_cluster/lc_3/in_1
 (31 7)  (685 231)  (685 231)  routing T_13_14.lc_trk_g1_7 <X> T_13_14.wire_logic_cluster/lc_3/in_3
 (37 7)  (691 231)  (691 231)  LC_3 Logic Functioning bit
 (41 7)  (695 231)  (695 231)  LC_3 Logic Functioning bit
 (42 7)  (696 231)  (696 231)  LC_3 Logic Functioning bit
 (43 7)  (697 231)  (697 231)  LC_3 Logic Functioning bit
 (25 8)  (679 232)  (679 232)  routing T_13_14.wire_logic_cluster/lc_2/out <X> T_13_14.lc_trk_g2_2
 (26 8)  (680 232)  (680 232)  routing T_13_14.lc_trk_g2_6 <X> T_13_14.wire_logic_cluster/lc_4/in_0
 (27 8)  (681 232)  (681 232)  routing T_13_14.lc_trk_g1_0 <X> T_13_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 232)  (683 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (685 232)  (685 232)  routing T_13_14.lc_trk_g3_6 <X> T_13_14.wire_logic_cluster/lc_4/in_3
 (32 8)  (686 232)  (686 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (687 232)  (687 232)  routing T_13_14.lc_trk_g3_6 <X> T_13_14.wire_logic_cluster/lc_4/in_3
 (34 8)  (688 232)  (688 232)  routing T_13_14.lc_trk_g3_6 <X> T_13_14.wire_logic_cluster/lc_4/in_3
 (35 8)  (689 232)  (689 232)  routing T_13_14.lc_trk_g0_6 <X> T_13_14.input_2_4
 (22 9)  (676 233)  (676 233)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (26 9)  (680 233)  (680 233)  routing T_13_14.lc_trk_g2_6 <X> T_13_14.wire_logic_cluster/lc_4/in_0
 (28 9)  (682 233)  (682 233)  routing T_13_14.lc_trk_g2_6 <X> T_13_14.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 233)  (683 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (31 9)  (685 233)  (685 233)  routing T_13_14.lc_trk_g3_6 <X> T_13_14.wire_logic_cluster/lc_4/in_3
 (32 9)  (686 233)  (686 233)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_6 input_2_4
 (35 9)  (689 233)  (689 233)  routing T_13_14.lc_trk_g0_6 <X> T_13_14.input_2_4
 (40 9)  (694 233)  (694 233)  LC_4 Logic Functioning bit
 (21 10)  (675 234)  (675 234)  routing T_13_14.wire_logic_cluster/lc_7/out <X> T_13_14.lc_trk_g2_7
 (22 10)  (676 234)  (676 234)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (679 234)  (679 234)  routing T_13_14.wire_logic_cluster/lc_6/out <X> T_13_14.lc_trk_g2_6
 (26 10)  (680 234)  (680 234)  routing T_13_14.lc_trk_g0_7 <X> T_13_14.wire_logic_cluster/lc_5/in_0
 (28 10)  (682 234)  (682 234)  routing T_13_14.lc_trk_g2_2 <X> T_13_14.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 234)  (683 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (685 234)  (685 234)  routing T_13_14.lc_trk_g2_6 <X> T_13_14.wire_logic_cluster/lc_5/in_3
 (32 10)  (686 234)  (686 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (687 234)  (687 234)  routing T_13_14.lc_trk_g2_6 <X> T_13_14.wire_logic_cluster/lc_5/in_3
 (35 10)  (689 234)  (689 234)  routing T_13_14.lc_trk_g2_7 <X> T_13_14.input_2_5
 (39 10)  (693 234)  (693 234)  LC_5 Logic Functioning bit
 (40 10)  (694 234)  (694 234)  LC_5 Logic Functioning bit
 (42 10)  (696 234)  (696 234)  LC_5 Logic Functioning bit
 (22 11)  (676 235)  (676 235)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 11)  (680 235)  (680 235)  routing T_13_14.lc_trk_g0_7 <X> T_13_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 235)  (683 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (30 11)  (684 235)  (684 235)  routing T_13_14.lc_trk_g2_2 <X> T_13_14.wire_logic_cluster/lc_5/in_1
 (31 11)  (685 235)  (685 235)  routing T_13_14.lc_trk_g2_6 <X> T_13_14.wire_logic_cluster/lc_5/in_3
 (32 11)  (686 235)  (686 235)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_7 input_2_5
 (33 11)  (687 235)  (687 235)  routing T_13_14.lc_trk_g2_7 <X> T_13_14.input_2_5
 (35 11)  (689 235)  (689 235)  routing T_13_14.lc_trk_g2_7 <X> T_13_14.input_2_5
 (38 11)  (692 235)  (692 235)  LC_5 Logic Functioning bit
 (40 11)  (694 235)  (694 235)  LC_5 Logic Functioning bit
 (42 11)  (696 235)  (696 235)  LC_5 Logic Functioning bit
 (26 12)  (680 236)  (680 236)  routing T_13_14.lc_trk_g2_6 <X> T_13_14.wire_logic_cluster/lc_6/in_0
 (27 12)  (681 236)  (681 236)  routing T_13_14.lc_trk_g3_4 <X> T_13_14.wire_logic_cluster/lc_6/in_1
 (28 12)  (682 236)  (682 236)  routing T_13_14.lc_trk_g3_4 <X> T_13_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 236)  (683 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (684 236)  (684 236)  routing T_13_14.lc_trk_g3_4 <X> T_13_14.wire_logic_cluster/lc_6/in_1
 (32 12)  (686 236)  (686 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (38 12)  (692 236)  (692 236)  LC_6 Logic Functioning bit
 (41 12)  (695 236)  (695 236)  LC_6 Logic Functioning bit
 (43 12)  (697 236)  (697 236)  LC_6 Logic Functioning bit
 (45 12)  (699 236)  (699 236)  LC_6 Logic Functioning bit
 (50 12)  (704 236)  (704 236)  Cascade bit: LH_LC06_inmux02_5

 (26 13)  (680 237)  (680 237)  routing T_13_14.lc_trk_g2_6 <X> T_13_14.wire_logic_cluster/lc_6/in_0
 (28 13)  (682 237)  (682 237)  routing T_13_14.lc_trk_g2_6 <X> T_13_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 237)  (683 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (31 13)  (685 237)  (685 237)  routing T_13_14.lc_trk_g0_3 <X> T_13_14.wire_logic_cluster/lc_6/in_3
 (38 13)  (692 237)  (692 237)  LC_6 Logic Functioning bit
 (21 14)  (675 238)  (675 238)  routing T_13_14.wire_logic_cluster/lc_7/out <X> T_13_14.lc_trk_g3_7
 (22 14)  (676 238)  (676 238)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (25 14)  (679 238)  (679 238)  routing T_13_14.rgt_op_6 <X> T_13_14.lc_trk_g3_6
 (26 14)  (680 238)  (680 238)  routing T_13_14.lc_trk_g3_4 <X> T_13_14.wire_logic_cluster/lc_7/in_0
 (31 14)  (685 238)  (685 238)  routing T_13_14.lc_trk_g1_7 <X> T_13_14.wire_logic_cluster/lc_7/in_3
 (32 14)  (686 238)  (686 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (688 238)  (688 238)  routing T_13_14.lc_trk_g1_7 <X> T_13_14.wire_logic_cluster/lc_7/in_3
 (36 14)  (690 238)  (690 238)  LC_7 Logic Functioning bit
 (38 14)  (692 238)  (692 238)  LC_7 Logic Functioning bit
 (45 14)  (699 238)  (699 238)  LC_7 Logic Functioning bit
 (15 15)  (669 239)  (669 239)  routing T_13_14.sp4_v_t_33 <X> T_13_14.lc_trk_g3_4
 (16 15)  (670 239)  (670 239)  routing T_13_14.sp4_v_t_33 <X> T_13_14.lc_trk_g3_4
 (17 15)  (671 239)  (671 239)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4
 (22 15)  (676 239)  (676 239)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (678 239)  (678 239)  routing T_13_14.rgt_op_6 <X> T_13_14.lc_trk_g3_6
 (27 15)  (681 239)  (681 239)  routing T_13_14.lc_trk_g3_4 <X> T_13_14.wire_logic_cluster/lc_7/in_0
 (28 15)  (682 239)  (682 239)  routing T_13_14.lc_trk_g3_4 <X> T_13_14.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 239)  (683 239)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (31 15)  (685 239)  (685 239)  routing T_13_14.lc_trk_g1_7 <X> T_13_14.wire_logic_cluster/lc_7/in_3
 (37 15)  (691 239)  (691 239)  LC_7 Logic Functioning bit
 (39 15)  (693 239)  (693 239)  LC_7 Logic Functioning bit


LogicTile_14_14

 (0 0)  (708 224)  (708 224)  Negative Clock bit

 (0 2)  (708 226)  (708 226)  routing T_14_14.glb_netwk_6 <X> T_14_14.wire_logic_cluster/lc_7/clk
 (1 2)  (709 226)  (709 226)  routing T_14_14.glb_netwk_6 <X> T_14_14.wire_logic_cluster/lc_7/clk
 (2 2)  (710 226)  (710 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (27 12)  (735 236)  (735 236)  routing T_14_14.lc_trk_g3_2 <X> T_14_14.wire_logic_cluster/lc_6/in_1
 (28 12)  (736 236)  (736 236)  routing T_14_14.lc_trk_g3_2 <X> T_14_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 236)  (737 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (739 236)  (739 236)  routing T_14_14.lc_trk_g3_6 <X> T_14_14.wire_logic_cluster/lc_6/in_3
 (32 12)  (740 236)  (740 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (741 236)  (741 236)  routing T_14_14.lc_trk_g3_6 <X> T_14_14.wire_logic_cluster/lc_6/in_3
 (34 12)  (742 236)  (742 236)  routing T_14_14.lc_trk_g3_6 <X> T_14_14.wire_logic_cluster/lc_6/in_3
 (36 12)  (744 236)  (744 236)  LC_6 Logic Functioning bit
 (38 12)  (746 236)  (746 236)  LC_6 Logic Functioning bit
 (45 12)  (753 236)  (753 236)  LC_6 Logic Functioning bit
 (22 13)  (730 237)  (730 237)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (733 237)  (733 237)  routing T_14_14.sp4_r_v_b_42 <X> T_14_14.lc_trk_g3_2
 (30 13)  (738 237)  (738 237)  routing T_14_14.lc_trk_g3_2 <X> T_14_14.wire_logic_cluster/lc_6/in_1
 (31 13)  (739 237)  (739 237)  routing T_14_14.lc_trk_g3_6 <X> T_14_14.wire_logic_cluster/lc_6/in_3
 (36 13)  (744 237)  (744 237)  LC_6 Logic Functioning bit
 (38 13)  (746 237)  (746 237)  LC_6 Logic Functioning bit
 (22 15)  (730 239)  (730 239)  Enable bit of Mux _local_links/g3_mux_6 => tnr_op_6 lc_trk_g3_6
 (24 15)  (732 239)  (732 239)  routing T_14_14.tnr_op_6 <X> T_14_14.lc_trk_g3_6


LogicTile_15_14

 (0 2)  (762 226)  (762 226)  routing T_15_14.glb_netwk_3 <X> T_15_14.wire_logic_cluster/lc_7/clk
 (2 2)  (764 226)  (764 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (762 227)  (762 227)  routing T_15_14.glb_netwk_3 <X> T_15_14.wire_logic_cluster/lc_7/clk
 (22 3)  (784 227)  (784 227)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (786 227)  (786 227)  routing T_15_14.bot_op_6 <X> T_15_14.lc_trk_g0_6
 (14 4)  (776 228)  (776 228)  routing T_15_14.bnr_op_0 <X> T_15_14.lc_trk_g1_0
 (15 4)  (777 228)  (777 228)  routing T_15_14.bot_op_1 <X> T_15_14.lc_trk_g1_1
 (17 4)  (779 228)  (779 228)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (25 4)  (787 228)  (787 228)  routing T_15_14.bnr_op_2 <X> T_15_14.lc_trk_g1_2
 (14 5)  (776 229)  (776 229)  routing T_15_14.bnr_op_0 <X> T_15_14.lc_trk_g1_0
 (17 5)  (779 229)  (779 229)  Enable bit of Mux _local_links/g1_mux_0 => bnr_op_0 lc_trk_g1_0
 (22 5)  (784 229)  (784 229)  Enable bit of Mux _local_links/g1_mux_2 => bnr_op_2 lc_trk_g1_2
 (25 5)  (787 229)  (787 229)  routing T_15_14.bnr_op_2 <X> T_15_14.lc_trk_g1_2
 (26 6)  (788 230)  (788 230)  routing T_15_14.lc_trk_g1_4 <X> T_15_14.wire_logic_cluster/lc_3/in_0
 (27 6)  (789 230)  (789 230)  routing T_15_14.lc_trk_g1_1 <X> T_15_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 230)  (791 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (793 230)  (793 230)  routing T_15_14.lc_trk_g0_6 <X> T_15_14.wire_logic_cluster/lc_3/in_3
 (32 6)  (794 230)  (794 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (37 6)  (799 230)  (799 230)  LC_3 Logic Functioning bit
 (42 6)  (804 230)  (804 230)  LC_3 Logic Functioning bit
 (43 6)  (805 230)  (805 230)  LC_3 Logic Functioning bit
 (45 6)  (807 230)  (807 230)  LC_3 Logic Functioning bit
 (15 7)  (777 231)  (777 231)  routing T_15_14.bot_op_4 <X> T_15_14.lc_trk_g1_4
 (17 7)  (779 231)  (779 231)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (27 7)  (789 231)  (789 231)  routing T_15_14.lc_trk_g1_4 <X> T_15_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 231)  (791 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (31 7)  (793 231)  (793 231)  routing T_15_14.lc_trk_g0_6 <X> T_15_14.wire_logic_cluster/lc_3/in_3
 (32 7)  (794 231)  (794 231)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_2 input_2_3
 (34 7)  (796 231)  (796 231)  routing T_15_14.lc_trk_g1_2 <X> T_15_14.input_2_3
 (35 7)  (797 231)  (797 231)  routing T_15_14.lc_trk_g1_2 <X> T_15_14.input_2_3
 (36 7)  (798 231)  (798 231)  LC_3 Logic Functioning bit
 (37 7)  (799 231)  (799 231)  LC_3 Logic Functioning bit
 (42 7)  (804 231)  (804 231)  LC_3 Logic Functioning bit
 (43 7)  (805 231)  (805 231)  LC_3 Logic Functioning bit
 (26 10)  (788 234)  (788 234)  routing T_15_14.lc_trk_g1_4 <X> T_15_14.wire_logic_cluster/lc_5/in_0
 (29 10)  (791 234)  (791 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (792 234)  (792 234)  routing T_15_14.lc_trk_g0_6 <X> T_15_14.wire_logic_cluster/lc_5/in_1
 (32 10)  (794 234)  (794 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (796 234)  (796 234)  routing T_15_14.lc_trk_g1_1 <X> T_15_14.wire_logic_cluster/lc_5/in_3
 (37 10)  (799 234)  (799 234)  LC_5 Logic Functioning bit
 (42 10)  (804 234)  (804 234)  LC_5 Logic Functioning bit
 (43 10)  (805 234)  (805 234)  LC_5 Logic Functioning bit
 (45 10)  (807 234)  (807 234)  LC_5 Logic Functioning bit
 (27 11)  (789 235)  (789 235)  routing T_15_14.lc_trk_g1_4 <X> T_15_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 235)  (791 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (792 235)  (792 235)  routing T_15_14.lc_trk_g0_6 <X> T_15_14.wire_logic_cluster/lc_5/in_1
 (32 11)  (794 235)  (794 235)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_0 input_2_5
 (34 11)  (796 235)  (796 235)  routing T_15_14.lc_trk_g1_0 <X> T_15_14.input_2_5
 (36 11)  (798 235)  (798 235)  LC_5 Logic Functioning bit
 (37 11)  (799 235)  (799 235)  LC_5 Logic Functioning bit
 (42 11)  (804 235)  (804 235)  LC_5 Logic Functioning bit
 (43 11)  (805 235)  (805 235)  LC_5 Logic Functioning bit
 (27 12)  (789 236)  (789 236)  routing T_15_14.lc_trk_g1_4 <X> T_15_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 236)  (791 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (792 236)  (792 236)  routing T_15_14.lc_trk_g1_4 <X> T_15_14.wire_logic_cluster/lc_6/in_1
 (31 12)  (793 236)  (793 236)  routing T_15_14.lc_trk_g3_6 <X> T_15_14.wire_logic_cluster/lc_6/in_3
 (32 12)  (794 236)  (794 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (795 236)  (795 236)  routing T_15_14.lc_trk_g3_6 <X> T_15_14.wire_logic_cluster/lc_6/in_3
 (34 12)  (796 236)  (796 236)  routing T_15_14.lc_trk_g3_6 <X> T_15_14.wire_logic_cluster/lc_6/in_3
 (35 12)  (797 236)  (797 236)  routing T_15_14.lc_trk_g0_6 <X> T_15_14.input_2_6
 (37 12)  (799 236)  (799 236)  LC_6 Logic Functioning bit
 (38 12)  (800 236)  (800 236)  LC_6 Logic Functioning bit
 (39 12)  (801 236)  (801 236)  LC_6 Logic Functioning bit
 (43 12)  (805 236)  (805 236)  LC_6 Logic Functioning bit
 (45 12)  (807 236)  (807 236)  LC_6 Logic Functioning bit
 (47 12)  (809 236)  (809 236)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (27 13)  (789 237)  (789 237)  routing T_15_14.lc_trk_g1_1 <X> T_15_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 237)  (791 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_1 wire_logic_cluster/lc_6/in_0
 (31 13)  (793 237)  (793 237)  routing T_15_14.lc_trk_g3_6 <X> T_15_14.wire_logic_cluster/lc_6/in_3
 (32 13)  (794 237)  (794 237)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_6 input_2_6
 (35 13)  (797 237)  (797 237)  routing T_15_14.lc_trk_g0_6 <X> T_15_14.input_2_6
 (36 13)  (798 237)  (798 237)  LC_6 Logic Functioning bit
 (37 13)  (799 237)  (799 237)  LC_6 Logic Functioning bit
 (38 13)  (800 237)  (800 237)  LC_6 Logic Functioning bit
 (39 13)  (801 237)  (801 237)  LC_6 Logic Functioning bit
 (25 14)  (787 238)  (787 238)  routing T_15_14.wire_logic_cluster/lc_6/out <X> T_15_14.lc_trk_g3_6
 (22 15)  (784 239)  (784 239)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_16_14

 (1 2)  (817 226)  (817 226)  routing T_16_14.glb_netwk_5 <X> T_16_14.wire_logic_cluster/lc_7/clk
 (2 2)  (818 226)  (818 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (32 2)  (848 226)  (848 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (849 226)  (849 226)  routing T_16_14.lc_trk_g3_1 <X> T_16_14.wire_logic_cluster/lc_1/in_3
 (34 2)  (850 226)  (850 226)  routing T_16_14.lc_trk_g3_1 <X> T_16_14.wire_logic_cluster/lc_1/in_3
 (40 2)  (856 226)  (856 226)  LC_1 Logic Functioning bit
 (41 2)  (857 226)  (857 226)  LC_1 Logic Functioning bit
 (42 2)  (858 226)  (858 226)  LC_1 Logic Functioning bit
 (43 2)  (859 226)  (859 226)  LC_1 Logic Functioning bit
 (45 2)  (861 226)  (861 226)  LC_1 Logic Functioning bit
 (0 3)  (816 227)  (816 227)  routing T_16_14.glb_netwk_5 <X> T_16_14.wire_logic_cluster/lc_7/clk
 (40 3)  (856 227)  (856 227)  LC_1 Logic Functioning bit
 (41 3)  (857 227)  (857 227)  LC_1 Logic Functioning bit
 (42 3)  (858 227)  (858 227)  LC_1 Logic Functioning bit
 (43 3)  (859 227)  (859 227)  LC_1 Logic Functioning bit
 (17 12)  (833 236)  (833 236)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (834 236)  (834 236)  routing T_16_14.wire_logic_cluster/lc_1/out <X> T_16_14.lc_trk_g3_1


LogicTile_13_13

 (0 0)  (654 208)  (654 208)  Negative Clock bit

 (22 0)  (676 208)  (676 208)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_l_16 lc_trk_g0_3
 (23 0)  (677 208)  (677 208)  routing T_13_13.sp12_h_l_16 <X> T_13_13.lc_trk_g0_3
 (21 1)  (675 209)  (675 209)  routing T_13_13.sp12_h_l_16 <X> T_13_13.lc_trk_g0_3
 (0 2)  (654 210)  (654 210)  routing T_13_13.glb_netwk_6 <X> T_13_13.wire_logic_cluster/lc_7/clk
 (1 2)  (655 210)  (655 210)  routing T_13_13.glb_netwk_6 <X> T_13_13.wire_logic_cluster/lc_7/clk
 (2 2)  (656 210)  (656 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (22 3)  (676 211)  (676 211)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (678 211)  (678 211)  routing T_13_13.top_op_6 <X> T_13_13.lc_trk_g0_6
 (25 3)  (679 211)  (679 211)  routing T_13_13.top_op_6 <X> T_13_13.lc_trk_g0_6
 (22 4)  (676 212)  (676 212)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (678 212)  (678 212)  routing T_13_13.top_op_3 <X> T_13_13.lc_trk_g1_3
 (26 4)  (680 212)  (680 212)  routing T_13_13.lc_trk_g1_7 <X> T_13_13.wire_logic_cluster/lc_2/in_0
 (28 4)  (682 212)  (682 212)  routing T_13_13.lc_trk_g2_7 <X> T_13_13.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 212)  (683 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (684 212)  (684 212)  routing T_13_13.lc_trk_g2_7 <X> T_13_13.wire_logic_cluster/lc_2/in_1
 (31 4)  (685 212)  (685 212)  routing T_13_13.lc_trk_g1_4 <X> T_13_13.wire_logic_cluster/lc_2/in_3
 (32 4)  (686 212)  (686 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (688 212)  (688 212)  routing T_13_13.lc_trk_g1_4 <X> T_13_13.wire_logic_cluster/lc_2/in_3
 (37 4)  (691 212)  (691 212)  LC_2 Logic Functioning bit
 (40 4)  (694 212)  (694 212)  LC_2 Logic Functioning bit
 (41 4)  (695 212)  (695 212)  LC_2 Logic Functioning bit
 (42 4)  (696 212)  (696 212)  LC_2 Logic Functioning bit
 (21 5)  (675 213)  (675 213)  routing T_13_13.top_op_3 <X> T_13_13.lc_trk_g1_3
 (26 5)  (680 213)  (680 213)  routing T_13_13.lc_trk_g1_7 <X> T_13_13.wire_logic_cluster/lc_2/in_0
 (27 5)  (681 213)  (681 213)  routing T_13_13.lc_trk_g1_7 <X> T_13_13.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 213)  (683 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (684 213)  (684 213)  routing T_13_13.lc_trk_g2_7 <X> T_13_13.wire_logic_cluster/lc_2/in_1
 (32 5)  (686 213)  (686 213)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_3 input_2_2
 (33 5)  (687 213)  (687 213)  routing T_13_13.lc_trk_g3_3 <X> T_13_13.input_2_2
 (34 5)  (688 213)  (688 213)  routing T_13_13.lc_trk_g3_3 <X> T_13_13.input_2_2
 (35 5)  (689 213)  (689 213)  routing T_13_13.lc_trk_g3_3 <X> T_13_13.input_2_2
 (40 5)  (694 213)  (694 213)  LC_2 Logic Functioning bit
 (41 5)  (695 213)  (695 213)  LC_2 Logic Functioning bit
 (22 6)  (676 214)  (676 214)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (678 214)  (678 214)  routing T_13_13.top_op_7 <X> T_13_13.lc_trk_g1_7
 (29 6)  (683 214)  (683 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (684 214)  (684 214)  routing T_13_13.lc_trk_g0_6 <X> T_13_13.wire_logic_cluster/lc_3/in_1
 (32 6)  (686 214)  (686 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (688 214)  (688 214)  routing T_13_13.lc_trk_g1_3 <X> T_13_13.wire_logic_cluster/lc_3/in_3
 (38 6)  (692 214)  (692 214)  LC_3 Logic Functioning bit
 (41 6)  (695 214)  (695 214)  LC_3 Logic Functioning bit
 (45 6)  (699 214)  (699 214)  LC_3 Logic Functioning bit
 (50 6)  (704 214)  (704 214)  Cascade bit: LH_LC03_inmux02_5

 (52 6)  (706 214)  (706 214)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (14 7)  (668 215)  (668 215)  routing T_13_13.top_op_4 <X> T_13_13.lc_trk_g1_4
 (15 7)  (669 215)  (669 215)  routing T_13_13.top_op_4 <X> T_13_13.lc_trk_g1_4
 (17 7)  (671 215)  (671 215)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (21 7)  (675 215)  (675 215)  routing T_13_13.top_op_7 <X> T_13_13.lc_trk_g1_7
 (26 7)  (680 215)  (680 215)  routing T_13_13.lc_trk_g0_3 <X> T_13_13.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 215)  (683 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (684 215)  (684 215)  routing T_13_13.lc_trk_g0_6 <X> T_13_13.wire_logic_cluster/lc_3/in_1
 (31 7)  (685 215)  (685 215)  routing T_13_13.lc_trk_g1_3 <X> T_13_13.wire_logic_cluster/lc_3/in_3
 (40 7)  (694 215)  (694 215)  LC_3 Logic Functioning bit
 (42 7)  (696 215)  (696 215)  LC_3 Logic Functioning bit
 (22 10)  (676 218)  (676 218)  Enable bit of Mux _local_links/g2_mux_7 => tnl_op_7 lc_trk_g2_7
 (24 10)  (678 218)  (678 218)  routing T_13_13.tnl_op_7 <X> T_13_13.lc_trk_g2_7
 (21 11)  (675 219)  (675 219)  routing T_13_13.tnl_op_7 <X> T_13_13.lc_trk_g2_7
 (21 12)  (675 220)  (675 220)  routing T_13_13.wire_logic_cluster/lc_3/out <X> T_13_13.lc_trk_g3_3
 (22 12)  (676 220)  (676 220)  Enable bit of Mux _local_links/g3_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g3_3
 (4 14)  (658 222)  (658 222)  routing T_13_13.sp4_h_r_3 <X> T_13_13.sp4_v_t_44
 (6 14)  (660 222)  (660 222)  routing T_13_13.sp4_h_r_3 <X> T_13_13.sp4_v_t_44
 (5 15)  (659 223)  (659 223)  routing T_13_13.sp4_h_r_3 <X> T_13_13.sp4_v_t_44


LogicTile_14_13

 (29 0)  (737 208)  (737 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (738 208)  (738 208)  routing T_14_13.lc_trk_g0_5 <X> T_14_13.wire_logic_cluster/lc_0/in_1
 (32 0)  (740 208)  (740 208)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (744 208)  (744 208)  LC_0 Logic Functioning bit
 (37 0)  (745 208)  (745 208)  LC_0 Logic Functioning bit
 (38 0)  (746 208)  (746 208)  LC_0 Logic Functioning bit
 (39 0)  (747 208)  (747 208)  LC_0 Logic Functioning bit
 (44 0)  (752 208)  (752 208)  LC_0 Logic Functioning bit
 (40 1)  (748 209)  (748 209)  LC_0 Logic Functioning bit
 (41 1)  (749 209)  (749 209)  LC_0 Logic Functioning bit
 (42 1)  (750 209)  (750 209)  LC_0 Logic Functioning bit
 (43 1)  (751 209)  (751 209)  LC_0 Logic Functioning bit
 (49 1)  (757 209)  (757 209)  Carry_In_Mux bit 

 (0 2)  (708 210)  (708 210)  routing T_14_13.glb_netwk_3 <X> T_14_13.wire_logic_cluster/lc_7/clk
 (2 2)  (710 210)  (710 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (17 2)  (725 210)  (725 210)  Enable bit of Mux _local_links/g0_mux_5 => bnr_op_5 lc_trk_g0_5
 (18 2)  (726 210)  (726 210)  routing T_14_13.bnr_op_5 <X> T_14_13.lc_trk_g0_5
 (27 2)  (735 210)  (735 210)  routing T_14_13.lc_trk_g3_1 <X> T_14_13.wire_logic_cluster/lc_1/in_1
 (28 2)  (736 210)  (736 210)  routing T_14_13.lc_trk_g3_1 <X> T_14_13.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 210)  (737 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (740 210)  (740 210)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (744 210)  (744 210)  LC_1 Logic Functioning bit
 (37 2)  (745 210)  (745 210)  LC_1 Logic Functioning bit
 (38 2)  (746 210)  (746 210)  LC_1 Logic Functioning bit
 (39 2)  (747 210)  (747 210)  LC_1 Logic Functioning bit
 (44 2)  (752 210)  (752 210)  LC_1 Logic Functioning bit
 (45 2)  (753 210)  (753 210)  LC_1 Logic Functioning bit
 (0 3)  (708 211)  (708 211)  routing T_14_13.glb_netwk_3 <X> T_14_13.wire_logic_cluster/lc_7/clk
 (18 3)  (726 211)  (726 211)  routing T_14_13.bnr_op_5 <X> T_14_13.lc_trk_g0_5
 (40 3)  (748 211)  (748 211)  LC_1 Logic Functioning bit
 (41 3)  (749 211)  (749 211)  LC_1 Logic Functioning bit
 (42 3)  (750 211)  (750 211)  LC_1 Logic Functioning bit
 (43 3)  (751 211)  (751 211)  LC_1 Logic Functioning bit
 (21 4)  (729 212)  (729 212)  routing T_14_13.wire_logic_cluster/lc_3/out <X> T_14_13.lc_trk_g1_3
 (22 4)  (730 212)  (730 212)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (733 212)  (733 212)  routing T_14_13.wire_logic_cluster/lc_2/out <X> T_14_13.lc_trk_g1_2
 (27 4)  (735 212)  (735 212)  routing T_14_13.lc_trk_g1_2 <X> T_14_13.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 212)  (737 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (740 212)  (740 212)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (744 212)  (744 212)  LC_2 Logic Functioning bit
 (37 4)  (745 212)  (745 212)  LC_2 Logic Functioning bit
 (38 4)  (746 212)  (746 212)  LC_2 Logic Functioning bit
 (39 4)  (747 212)  (747 212)  LC_2 Logic Functioning bit
 (44 4)  (752 212)  (752 212)  LC_2 Logic Functioning bit
 (45 4)  (753 212)  (753 212)  LC_2 Logic Functioning bit
 (22 5)  (730 213)  (730 213)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (738 213)  (738 213)  routing T_14_13.lc_trk_g1_2 <X> T_14_13.wire_logic_cluster/lc_2/in_1
 (40 5)  (748 213)  (748 213)  LC_2 Logic Functioning bit
 (41 5)  (749 213)  (749 213)  LC_2 Logic Functioning bit
 (42 5)  (750 213)  (750 213)  LC_2 Logic Functioning bit
 (43 5)  (751 213)  (751 213)  LC_2 Logic Functioning bit
 (52 5)  (760 213)  (760 213)  Enable bit of Mux _out_links/OutMux9_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_5
 (14 6)  (722 214)  (722 214)  routing T_14_13.bnr_op_4 <X> T_14_13.lc_trk_g1_4
 (21 6)  (729 214)  (729 214)  routing T_14_13.bnr_op_7 <X> T_14_13.lc_trk_g1_7
 (22 6)  (730 214)  (730 214)  Enable bit of Mux _local_links/g1_mux_7 => bnr_op_7 lc_trk_g1_7
 (27 6)  (735 214)  (735 214)  routing T_14_13.lc_trk_g1_3 <X> T_14_13.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 214)  (737 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (740 214)  (740 214)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (744 214)  (744 214)  LC_3 Logic Functioning bit
 (37 6)  (745 214)  (745 214)  LC_3 Logic Functioning bit
 (38 6)  (746 214)  (746 214)  LC_3 Logic Functioning bit
 (39 6)  (747 214)  (747 214)  LC_3 Logic Functioning bit
 (44 6)  (752 214)  (752 214)  LC_3 Logic Functioning bit
 (45 6)  (753 214)  (753 214)  LC_3 Logic Functioning bit
 (14 7)  (722 215)  (722 215)  routing T_14_13.bnr_op_4 <X> T_14_13.lc_trk_g1_4
 (17 7)  (725 215)  (725 215)  Enable bit of Mux _local_links/g1_mux_4 => bnr_op_4 lc_trk_g1_4
 (21 7)  (729 215)  (729 215)  routing T_14_13.bnr_op_7 <X> T_14_13.lc_trk_g1_7
 (30 7)  (738 215)  (738 215)  routing T_14_13.lc_trk_g1_3 <X> T_14_13.wire_logic_cluster/lc_3/in_1
 (40 7)  (748 215)  (748 215)  LC_3 Logic Functioning bit
 (41 7)  (749 215)  (749 215)  LC_3 Logic Functioning bit
 (42 7)  (750 215)  (750 215)  LC_3 Logic Functioning bit
 (43 7)  (751 215)  (751 215)  LC_3 Logic Functioning bit
 (51 7)  (759 215)  (759 215)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (27 8)  (735 216)  (735 216)  routing T_14_13.lc_trk_g3_4 <X> T_14_13.wire_logic_cluster/lc_4/in_1
 (28 8)  (736 216)  (736 216)  routing T_14_13.lc_trk_g3_4 <X> T_14_13.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 216)  (737 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (738 216)  (738 216)  routing T_14_13.lc_trk_g3_4 <X> T_14_13.wire_logic_cluster/lc_4/in_1
 (32 8)  (740 216)  (740 216)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (744 216)  (744 216)  LC_4 Logic Functioning bit
 (37 8)  (745 216)  (745 216)  LC_4 Logic Functioning bit
 (38 8)  (746 216)  (746 216)  LC_4 Logic Functioning bit
 (39 8)  (747 216)  (747 216)  LC_4 Logic Functioning bit
 (44 8)  (752 216)  (752 216)  LC_4 Logic Functioning bit
 (45 8)  (753 216)  (753 216)  LC_4 Logic Functioning bit
 (40 9)  (748 217)  (748 217)  LC_4 Logic Functioning bit
 (41 9)  (749 217)  (749 217)  LC_4 Logic Functioning bit
 (42 9)  (750 217)  (750 217)  LC_4 Logic Functioning bit
 (43 9)  (751 217)  (751 217)  LC_4 Logic Functioning bit
 (27 10)  (735 218)  (735 218)  routing T_14_13.lc_trk_g1_7 <X> T_14_13.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 218)  (737 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (738 218)  (738 218)  routing T_14_13.lc_trk_g1_7 <X> T_14_13.wire_logic_cluster/lc_5/in_1
 (32 10)  (740 218)  (740 218)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (744 218)  (744 218)  LC_5 Logic Functioning bit
 (37 10)  (745 218)  (745 218)  LC_5 Logic Functioning bit
 (38 10)  (746 218)  (746 218)  LC_5 Logic Functioning bit
 (39 10)  (747 218)  (747 218)  LC_5 Logic Functioning bit
 (44 10)  (752 218)  (752 218)  LC_5 Logic Functioning bit
 (30 11)  (738 219)  (738 219)  routing T_14_13.lc_trk_g1_7 <X> T_14_13.wire_logic_cluster/lc_5/in_1
 (40 11)  (748 219)  (748 219)  LC_5 Logic Functioning bit
 (41 11)  (749 219)  (749 219)  LC_5 Logic Functioning bit
 (42 11)  (750 219)  (750 219)  LC_5 Logic Functioning bit
 (43 11)  (751 219)  (751 219)  LC_5 Logic Functioning bit
 (17 12)  (725 220)  (725 220)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (726 220)  (726 220)  routing T_14_13.wire_logic_cluster/lc_1/out <X> T_14_13.lc_trk_g3_1
 (27 12)  (735 220)  (735 220)  routing T_14_13.lc_trk_g1_4 <X> T_14_13.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 220)  (737 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (738 220)  (738 220)  routing T_14_13.lc_trk_g1_4 <X> T_14_13.wire_logic_cluster/lc_6/in_1
 (32 12)  (740 220)  (740 220)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (744 220)  (744 220)  LC_6 Logic Functioning bit
 (37 12)  (745 220)  (745 220)  LC_6 Logic Functioning bit
 (38 12)  (746 220)  (746 220)  LC_6 Logic Functioning bit
 (39 12)  (747 220)  (747 220)  LC_6 Logic Functioning bit
 (44 12)  (752 220)  (752 220)  LC_6 Logic Functioning bit
 (40 13)  (748 221)  (748 221)  LC_6 Logic Functioning bit
 (41 13)  (749 221)  (749 221)  LC_6 Logic Functioning bit
 (42 13)  (750 221)  (750 221)  LC_6 Logic Functioning bit
 (43 13)  (751 221)  (751 221)  LC_6 Logic Functioning bit
 (14 14)  (722 222)  (722 222)  routing T_14_13.wire_logic_cluster/lc_4/out <X> T_14_13.lc_trk_g3_4
 (21 14)  (729 222)  (729 222)  routing T_14_13.wire_logic_cluster/lc_7/out <X> T_14_13.lc_trk_g3_7
 (22 14)  (730 222)  (730 222)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (735 222)  (735 222)  routing T_14_13.lc_trk_g3_7 <X> T_14_13.wire_logic_cluster/lc_7/in_1
 (28 14)  (736 222)  (736 222)  routing T_14_13.lc_trk_g3_7 <X> T_14_13.wire_logic_cluster/lc_7/in_1
 (29 14)  (737 222)  (737 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (738 222)  (738 222)  routing T_14_13.lc_trk_g3_7 <X> T_14_13.wire_logic_cluster/lc_7/in_1
 (32 14)  (740 222)  (740 222)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (37 14)  (745 222)  (745 222)  LC_7 Logic Functioning bit
 (39 14)  (747 222)  (747 222)  LC_7 Logic Functioning bit
 (41 14)  (749 222)  (749 222)  LC_7 Logic Functioning bit
 (43 14)  (751 222)  (751 222)  LC_7 Logic Functioning bit
 (45 14)  (753 222)  (753 222)  LC_7 Logic Functioning bit
 (17 15)  (725 223)  (725 223)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (738 223)  (738 223)  routing T_14_13.lc_trk_g3_7 <X> T_14_13.wire_logic_cluster/lc_7/in_1
 (37 15)  (745 223)  (745 223)  LC_7 Logic Functioning bit
 (39 15)  (747 223)  (747 223)  LC_7 Logic Functioning bit
 (41 15)  (749 223)  (749 223)  LC_7 Logic Functioning bit
 (43 15)  (751 223)  (751 223)  LC_7 Logic Functioning bit
 (52 15)  (760 223)  (760 223)  Enable bit of Mux _out_links/OutMux9_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_15


LogicTile_15_13

 (15 0)  (777 208)  (777 208)  routing T_15_13.bot_op_1 <X> T_15_13.lc_trk_g0_1
 (17 0)  (779 208)  (779 208)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (22 0)  (784 208)  (784 208)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (786 208)  (786 208)  routing T_15_13.bot_op_3 <X> T_15_13.lc_trk_g0_3
 (27 0)  (789 208)  (789 208)  routing T_15_13.lc_trk_g1_2 <X> T_15_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 208)  (791 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (793 208)  (793 208)  routing T_15_13.lc_trk_g2_7 <X> T_15_13.wire_logic_cluster/lc_0/in_3
 (32 0)  (794 208)  (794 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (795 208)  (795 208)  routing T_15_13.lc_trk_g2_7 <X> T_15_13.wire_logic_cluster/lc_0/in_3
 (15 1)  (777 209)  (777 209)  routing T_15_13.bot_op_0 <X> T_15_13.lc_trk_g0_0
 (17 1)  (779 209)  (779 209)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (29 1)  (791 209)  (791 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (792 209)  (792 209)  routing T_15_13.lc_trk_g1_2 <X> T_15_13.wire_logic_cluster/lc_0/in_1
 (31 1)  (793 209)  (793 209)  routing T_15_13.lc_trk_g2_7 <X> T_15_13.wire_logic_cluster/lc_0/in_3
 (40 1)  (802 209)  (802 209)  LC_0 Logic Functioning bit
 (42 1)  (804 209)  (804 209)  LC_0 Logic Functioning bit
 (0 2)  (762 210)  (762 210)  routing T_15_13.glb_netwk_3 <X> T_15_13.wire_logic_cluster/lc_7/clk
 (2 2)  (764 210)  (764 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (776 210)  (776 210)  routing T_15_13.wire_logic_cluster/lc_4/out <X> T_15_13.lc_trk_g0_4
 (15 2)  (777 210)  (777 210)  routing T_15_13.top_op_5 <X> T_15_13.lc_trk_g0_5
 (17 2)  (779 210)  (779 210)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (27 2)  (789 210)  (789 210)  routing T_15_13.lc_trk_g3_3 <X> T_15_13.wire_logic_cluster/lc_1/in_1
 (28 2)  (790 210)  (790 210)  routing T_15_13.lc_trk_g3_3 <X> T_15_13.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 210)  (791 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (794 210)  (794 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (795 210)  (795 210)  routing T_15_13.lc_trk_g3_1 <X> T_15_13.wire_logic_cluster/lc_1/in_3
 (34 2)  (796 210)  (796 210)  routing T_15_13.lc_trk_g3_1 <X> T_15_13.wire_logic_cluster/lc_1/in_3
 (50 2)  (812 210)  (812 210)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (762 211)  (762 211)  routing T_15_13.glb_netwk_3 <X> T_15_13.wire_logic_cluster/lc_7/clk
 (17 3)  (779 211)  (779 211)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (18 3)  (780 211)  (780 211)  routing T_15_13.top_op_5 <X> T_15_13.lc_trk_g0_5
 (26 3)  (788 211)  (788 211)  routing T_15_13.lc_trk_g0_3 <X> T_15_13.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 211)  (791 211)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (30 3)  (792 211)  (792 211)  routing T_15_13.lc_trk_g3_3 <X> T_15_13.wire_logic_cluster/lc_1/in_1
 (42 3)  (804 211)  (804 211)  LC_1 Logic Functioning bit
 (17 4)  (779 212)  (779 212)  Enable bit of Mux _local_links/g1_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g1_1
 (18 4)  (780 212)  (780 212)  routing T_15_13.wire_logic_cluster/lc_1/out <X> T_15_13.lc_trk_g1_1
 (22 4)  (784 212)  (784 212)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (786 212)  (786 212)  routing T_15_13.top_op_3 <X> T_15_13.lc_trk_g1_3
 (25 4)  (787 212)  (787 212)  routing T_15_13.bnr_op_2 <X> T_15_13.lc_trk_g1_2
 (26 4)  (788 212)  (788 212)  routing T_15_13.lc_trk_g0_4 <X> T_15_13.wire_logic_cluster/lc_2/in_0
 (27 4)  (789 212)  (789 212)  routing T_15_13.lc_trk_g3_6 <X> T_15_13.wire_logic_cluster/lc_2/in_1
 (28 4)  (790 212)  (790 212)  routing T_15_13.lc_trk_g3_6 <X> T_15_13.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 212)  (791 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (792 212)  (792 212)  routing T_15_13.lc_trk_g3_6 <X> T_15_13.wire_logic_cluster/lc_2/in_1
 (31 4)  (793 212)  (793 212)  routing T_15_13.lc_trk_g2_5 <X> T_15_13.wire_logic_cluster/lc_2/in_3
 (32 4)  (794 212)  (794 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (795 212)  (795 212)  routing T_15_13.lc_trk_g2_5 <X> T_15_13.wire_logic_cluster/lc_2/in_3
 (37 4)  (799 212)  (799 212)  LC_2 Logic Functioning bit
 (38 4)  (800 212)  (800 212)  LC_2 Logic Functioning bit
 (39 4)  (801 212)  (801 212)  LC_2 Logic Functioning bit
 (45 4)  (807 212)  (807 212)  LC_2 Logic Functioning bit
 (50 4)  (812 212)  (812 212)  Cascade bit: LH_LC02_inmux02_5

 (21 5)  (783 213)  (783 213)  routing T_15_13.top_op_3 <X> T_15_13.lc_trk_g1_3
 (22 5)  (784 213)  (784 213)  Enable bit of Mux _local_links/g1_mux_2 => bnr_op_2 lc_trk_g1_2
 (25 5)  (787 213)  (787 213)  routing T_15_13.bnr_op_2 <X> T_15_13.lc_trk_g1_2
 (29 5)  (791 213)  (791 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (792 213)  (792 213)  routing T_15_13.lc_trk_g3_6 <X> T_15_13.wire_logic_cluster/lc_2/in_1
 (36 5)  (798 213)  (798 213)  LC_2 Logic Functioning bit
 (37 5)  (799 213)  (799 213)  LC_2 Logic Functioning bit
 (38 5)  (800 213)  (800 213)  LC_2 Logic Functioning bit
 (39 5)  (801 213)  (801 213)  LC_2 Logic Functioning bit
 (17 6)  (779 214)  (779 214)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (780 214)  (780 214)  routing T_15_13.wire_logic_cluster/lc_5/out <X> T_15_13.lc_trk_g1_5
 (25 6)  (787 214)  (787 214)  routing T_15_13.bnr_op_6 <X> T_15_13.lc_trk_g1_6
 (26 6)  (788 214)  (788 214)  routing T_15_13.lc_trk_g3_6 <X> T_15_13.wire_logic_cluster/lc_3/in_0
 (27 6)  (789 214)  (789 214)  routing T_15_13.lc_trk_g1_1 <X> T_15_13.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 214)  (791 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (793 214)  (793 214)  routing T_15_13.lc_trk_g0_4 <X> T_15_13.wire_logic_cluster/lc_3/in_3
 (32 6)  (794 214)  (794 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (35 6)  (797 214)  (797 214)  routing T_15_13.lc_trk_g3_4 <X> T_15_13.input_2_3
 (37 6)  (799 214)  (799 214)  LC_3 Logic Functioning bit
 (42 6)  (804 214)  (804 214)  LC_3 Logic Functioning bit
 (43 6)  (805 214)  (805 214)  LC_3 Logic Functioning bit
 (45 6)  (807 214)  (807 214)  LC_3 Logic Functioning bit
 (22 7)  (784 215)  (784 215)  Enable bit of Mux _local_links/g1_mux_6 => bnr_op_6 lc_trk_g1_6
 (25 7)  (787 215)  (787 215)  routing T_15_13.bnr_op_6 <X> T_15_13.lc_trk_g1_6
 (26 7)  (788 215)  (788 215)  routing T_15_13.lc_trk_g3_6 <X> T_15_13.wire_logic_cluster/lc_3/in_0
 (27 7)  (789 215)  (789 215)  routing T_15_13.lc_trk_g3_6 <X> T_15_13.wire_logic_cluster/lc_3/in_0
 (28 7)  (790 215)  (790 215)  routing T_15_13.lc_trk_g3_6 <X> T_15_13.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 215)  (791 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (32 7)  (794 215)  (794 215)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_4 input_2_3
 (33 7)  (795 215)  (795 215)  routing T_15_13.lc_trk_g3_4 <X> T_15_13.input_2_3
 (34 7)  (796 215)  (796 215)  routing T_15_13.lc_trk_g3_4 <X> T_15_13.input_2_3
 (36 7)  (798 215)  (798 215)  LC_3 Logic Functioning bit
 (37 7)  (799 215)  (799 215)  LC_3 Logic Functioning bit
 (42 7)  (804 215)  (804 215)  LC_3 Logic Functioning bit
 (43 7)  (805 215)  (805 215)  LC_3 Logic Functioning bit
 (21 8)  (783 216)  (783 216)  routing T_15_13.wire_logic_cluster/lc_3/out <X> T_15_13.lc_trk_g2_3
 (22 8)  (784 216)  (784 216)  Enable bit of Mux _local_links/g2_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g2_3
 (25 8)  (787 216)  (787 216)  routing T_15_13.wire_logic_cluster/lc_2/out <X> T_15_13.lc_trk_g2_2
 (27 8)  (789 216)  (789 216)  routing T_15_13.lc_trk_g1_6 <X> T_15_13.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 216)  (791 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (792 216)  (792 216)  routing T_15_13.lc_trk_g1_6 <X> T_15_13.wire_logic_cluster/lc_4/in_1
 (32 8)  (794 216)  (794 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (795 216)  (795 216)  routing T_15_13.lc_trk_g2_3 <X> T_15_13.wire_logic_cluster/lc_4/in_3
 (35 8)  (797 216)  (797 216)  routing T_15_13.lc_trk_g2_6 <X> T_15_13.input_2_4
 (22 9)  (784 217)  (784 217)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (26 9)  (788 217)  (788 217)  routing T_15_13.lc_trk_g2_2 <X> T_15_13.wire_logic_cluster/lc_4/in_0
 (28 9)  (790 217)  (790 217)  routing T_15_13.lc_trk_g2_2 <X> T_15_13.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 217)  (791 217)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_2 wire_logic_cluster/lc_4/in_0
 (30 9)  (792 217)  (792 217)  routing T_15_13.lc_trk_g1_6 <X> T_15_13.wire_logic_cluster/lc_4/in_1
 (31 9)  (793 217)  (793 217)  routing T_15_13.lc_trk_g2_3 <X> T_15_13.wire_logic_cluster/lc_4/in_3
 (32 9)  (794 217)  (794 217)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_6 input_2_4
 (33 9)  (795 217)  (795 217)  routing T_15_13.lc_trk_g2_6 <X> T_15_13.input_2_4
 (35 9)  (797 217)  (797 217)  routing T_15_13.lc_trk_g2_6 <X> T_15_13.input_2_4
 (39 9)  (801 217)  (801 217)  LC_4 Logic Functioning bit
 (14 10)  (776 218)  (776 218)  routing T_15_13.rgt_op_4 <X> T_15_13.lc_trk_g2_4
 (15 10)  (777 218)  (777 218)  routing T_15_13.rgt_op_5 <X> T_15_13.lc_trk_g2_5
 (17 10)  (779 218)  (779 218)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (780 218)  (780 218)  routing T_15_13.rgt_op_5 <X> T_15_13.lc_trk_g2_5
 (21 10)  (783 218)  (783 218)  routing T_15_13.wire_logic_cluster/lc_7/out <X> T_15_13.lc_trk_g2_7
 (22 10)  (784 218)  (784 218)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (787 218)  (787 218)  routing T_15_13.sp4_h_r_46 <X> T_15_13.lc_trk_g2_6
 (26 10)  (788 218)  (788 218)  routing T_15_13.lc_trk_g3_6 <X> T_15_13.wire_logic_cluster/lc_5/in_0
 (27 10)  (789 218)  (789 218)  routing T_15_13.lc_trk_g1_1 <X> T_15_13.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 218)  (791 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (793 218)  (793 218)  routing T_15_13.lc_trk_g2_4 <X> T_15_13.wire_logic_cluster/lc_5/in_3
 (32 10)  (794 218)  (794 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (795 218)  (795 218)  routing T_15_13.lc_trk_g2_4 <X> T_15_13.wire_logic_cluster/lc_5/in_3
 (37 10)  (799 218)  (799 218)  LC_5 Logic Functioning bit
 (38 10)  (800 218)  (800 218)  LC_5 Logic Functioning bit
 (39 10)  (801 218)  (801 218)  LC_5 Logic Functioning bit
 (45 10)  (807 218)  (807 218)  LC_5 Logic Functioning bit
 (50 10)  (812 218)  (812 218)  Cascade bit: LH_LC05_inmux02_5

 (8 11)  (770 219)  (770 219)  routing T_15_13.sp4_h_r_1 <X> T_15_13.sp4_v_t_42
 (9 11)  (771 219)  (771 219)  routing T_15_13.sp4_h_r_1 <X> T_15_13.sp4_v_t_42
 (10 11)  (772 219)  (772 219)  routing T_15_13.sp4_h_r_1 <X> T_15_13.sp4_v_t_42
 (15 11)  (777 219)  (777 219)  routing T_15_13.rgt_op_4 <X> T_15_13.lc_trk_g2_4
 (17 11)  (779 219)  (779 219)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (22 11)  (784 219)  (784 219)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (785 219)  (785 219)  routing T_15_13.sp4_h_r_46 <X> T_15_13.lc_trk_g2_6
 (24 11)  (786 219)  (786 219)  routing T_15_13.sp4_h_r_46 <X> T_15_13.lc_trk_g2_6
 (25 11)  (787 219)  (787 219)  routing T_15_13.sp4_h_r_46 <X> T_15_13.lc_trk_g2_6
 (26 11)  (788 219)  (788 219)  routing T_15_13.lc_trk_g3_6 <X> T_15_13.wire_logic_cluster/lc_5/in_0
 (27 11)  (789 219)  (789 219)  routing T_15_13.lc_trk_g3_6 <X> T_15_13.wire_logic_cluster/lc_5/in_0
 (28 11)  (790 219)  (790 219)  routing T_15_13.lc_trk_g3_6 <X> T_15_13.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 219)  (791 219)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (36 11)  (798 219)  (798 219)  LC_5 Logic Functioning bit
 (37 11)  (799 219)  (799 219)  LC_5 Logic Functioning bit
 (38 11)  (800 219)  (800 219)  LC_5 Logic Functioning bit
 (39 11)  (801 219)  (801 219)  LC_5 Logic Functioning bit
 (15 12)  (777 220)  (777 220)  routing T_15_13.rgt_op_1 <X> T_15_13.lc_trk_g3_1
 (17 12)  (779 220)  (779 220)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (780 220)  (780 220)  routing T_15_13.rgt_op_1 <X> T_15_13.lc_trk_g3_1
 (21 12)  (783 220)  (783 220)  routing T_15_13.rgt_op_3 <X> T_15_13.lc_trk_g3_3
 (22 12)  (784 220)  (784 220)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (786 220)  (786 220)  routing T_15_13.rgt_op_3 <X> T_15_13.lc_trk_g3_3
 (26 12)  (788 220)  (788 220)  routing T_15_13.lc_trk_g1_5 <X> T_15_13.wire_logic_cluster/lc_6/in_0
 (29 12)  (791 220)  (791 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (793 220)  (793 220)  routing T_15_13.lc_trk_g0_5 <X> T_15_13.wire_logic_cluster/lc_6/in_3
 (32 12)  (794 220)  (794 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (36 12)  (798 220)  (798 220)  LC_6 Logic Functioning bit
 (27 13)  (789 221)  (789 221)  routing T_15_13.lc_trk_g1_5 <X> T_15_13.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 221)  (791 221)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (32 13)  (794 221)  (794 221)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_3 input_2_6
 (34 13)  (796 221)  (796 221)  routing T_15_13.lc_trk_g1_3 <X> T_15_13.input_2_6
 (35 13)  (797 221)  (797 221)  routing T_15_13.lc_trk_g1_3 <X> T_15_13.input_2_6
 (25 14)  (787 222)  (787 222)  routing T_15_13.wire_logic_cluster/lc_6/out <X> T_15_13.lc_trk_g3_6
 (26 14)  (788 222)  (788 222)  routing T_15_13.lc_trk_g2_7 <X> T_15_13.wire_logic_cluster/lc_7/in_0
 (29 14)  (791 222)  (791 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (792 222)  (792 222)  routing T_15_13.lc_trk_g0_4 <X> T_15_13.wire_logic_cluster/lc_7/in_1
 (32 14)  (794 222)  (794 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (796 222)  (796 222)  routing T_15_13.lc_trk_g1_1 <X> T_15_13.wire_logic_cluster/lc_7/in_3
 (37 14)  (799 222)  (799 222)  LC_7 Logic Functioning bit
 (39 14)  (801 222)  (801 222)  LC_7 Logic Functioning bit
 (40 14)  (802 222)  (802 222)  LC_7 Logic Functioning bit
 (42 14)  (804 222)  (804 222)  LC_7 Logic Functioning bit
 (45 14)  (807 222)  (807 222)  LC_7 Logic Functioning bit
 (50 14)  (812 222)  (812 222)  Cascade bit: LH_LC07_inmux02_5

 (14 15)  (776 223)  (776 223)  routing T_15_13.sp4_r_v_b_44 <X> T_15_13.lc_trk_g3_4
 (17 15)  (779 223)  (779 223)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (22 15)  (784 223)  (784 223)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (26 15)  (788 223)  (788 223)  routing T_15_13.lc_trk_g2_7 <X> T_15_13.wire_logic_cluster/lc_7/in_0
 (28 15)  (790 223)  (790 223)  routing T_15_13.lc_trk_g2_7 <X> T_15_13.wire_logic_cluster/lc_7/in_0
 (29 15)  (791 223)  (791 223)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (38 15)  (800 223)  (800 223)  LC_7 Logic Functioning bit
 (41 15)  (803 223)  (803 223)  LC_7 Logic Functioning bit
 (43 15)  (805 223)  (805 223)  LC_7 Logic Functioning bit


LogicTile_16_13

 (21 0)  (837 208)  (837 208)  routing T_16_13.lft_op_3 <X> T_16_13.lc_trk_g0_3
 (22 0)  (838 208)  (838 208)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (840 208)  (840 208)  routing T_16_13.lft_op_3 <X> T_16_13.lc_trk_g0_3
 (25 0)  (841 208)  (841 208)  routing T_16_13.lft_op_2 <X> T_16_13.lc_trk_g0_2
 (28 0)  (844 208)  (844 208)  routing T_16_13.lc_trk_g2_5 <X> T_16_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 208)  (845 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (846 208)  (846 208)  routing T_16_13.lc_trk_g2_5 <X> T_16_13.wire_logic_cluster/lc_0/in_1
 (32 0)  (848 208)  (848 208)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (852 208)  (852 208)  LC_0 Logic Functioning bit
 (37 0)  (853 208)  (853 208)  LC_0 Logic Functioning bit
 (38 0)  (854 208)  (854 208)  LC_0 Logic Functioning bit
 (39 0)  (855 208)  (855 208)  LC_0 Logic Functioning bit
 (44 0)  (860 208)  (860 208)  LC_0 Logic Functioning bit
 (22 1)  (838 209)  (838 209)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (840 209)  (840 209)  routing T_16_13.lft_op_2 <X> T_16_13.lc_trk_g0_2
 (40 1)  (856 209)  (856 209)  LC_0 Logic Functioning bit
 (41 1)  (857 209)  (857 209)  LC_0 Logic Functioning bit
 (42 1)  (858 209)  (858 209)  LC_0 Logic Functioning bit
 (43 1)  (859 209)  (859 209)  LC_0 Logic Functioning bit
 (49 1)  (865 209)  (865 209)  Carry_In_Mux bit 

 (0 2)  (816 210)  (816 210)  routing T_16_13.glb_netwk_3 <X> T_16_13.wire_logic_cluster/lc_7/clk
 (2 2)  (818 210)  (818 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (15 2)  (831 210)  (831 210)  routing T_16_13.lft_op_5 <X> T_16_13.lc_trk_g0_5
 (17 2)  (833 210)  (833 210)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (834 210)  (834 210)  routing T_16_13.lft_op_5 <X> T_16_13.lc_trk_g0_5
 (27 2)  (843 210)  (843 210)  routing T_16_13.lc_trk_g3_1 <X> T_16_13.wire_logic_cluster/lc_1/in_1
 (28 2)  (844 210)  (844 210)  routing T_16_13.lc_trk_g3_1 <X> T_16_13.wire_logic_cluster/lc_1/in_1
 (29 2)  (845 210)  (845 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (848 210)  (848 210)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (852 210)  (852 210)  LC_1 Logic Functioning bit
 (37 2)  (853 210)  (853 210)  LC_1 Logic Functioning bit
 (38 2)  (854 210)  (854 210)  LC_1 Logic Functioning bit
 (39 2)  (855 210)  (855 210)  LC_1 Logic Functioning bit
 (44 2)  (860 210)  (860 210)  LC_1 Logic Functioning bit
 (45 2)  (861 210)  (861 210)  LC_1 Logic Functioning bit
 (0 3)  (816 211)  (816 211)  routing T_16_13.glb_netwk_3 <X> T_16_13.wire_logic_cluster/lc_7/clk
 (3 3)  (819 211)  (819 211)  routing T_16_13.sp12_v_b_0 <X> T_16_13.sp12_h_l_23
 (40 3)  (856 211)  (856 211)  LC_1 Logic Functioning bit
 (41 3)  (857 211)  (857 211)  LC_1 Logic Functioning bit
 (42 3)  (858 211)  (858 211)  LC_1 Logic Functioning bit
 (43 3)  (859 211)  (859 211)  LC_1 Logic Functioning bit
 (21 4)  (837 212)  (837 212)  routing T_16_13.wire_logic_cluster/lc_3/out <X> T_16_13.lc_trk_g1_3
 (22 4)  (838 212)  (838 212)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (28 4)  (844 212)  (844 212)  routing T_16_13.lc_trk_g2_3 <X> T_16_13.wire_logic_cluster/lc_2/in_1
 (29 4)  (845 212)  (845 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (848 212)  (848 212)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (852 212)  (852 212)  LC_2 Logic Functioning bit
 (37 4)  (853 212)  (853 212)  LC_2 Logic Functioning bit
 (38 4)  (854 212)  (854 212)  LC_2 Logic Functioning bit
 (39 4)  (855 212)  (855 212)  LC_2 Logic Functioning bit
 (44 4)  (860 212)  (860 212)  LC_2 Logic Functioning bit
 (30 5)  (846 213)  (846 213)  routing T_16_13.lc_trk_g2_3 <X> T_16_13.wire_logic_cluster/lc_2/in_1
 (40 5)  (856 213)  (856 213)  LC_2 Logic Functioning bit
 (41 5)  (857 213)  (857 213)  LC_2 Logic Functioning bit
 (42 5)  (858 213)  (858 213)  LC_2 Logic Functioning bit
 (43 5)  (859 213)  (859 213)  LC_2 Logic Functioning bit
 (21 6)  (837 214)  (837 214)  routing T_16_13.wire_logic_cluster/lc_7/out <X> T_16_13.lc_trk_g1_7
 (22 6)  (838 214)  (838 214)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (27 6)  (843 214)  (843 214)  routing T_16_13.lc_trk_g1_3 <X> T_16_13.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 214)  (845 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (848 214)  (848 214)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (852 214)  (852 214)  LC_3 Logic Functioning bit
 (37 6)  (853 214)  (853 214)  LC_3 Logic Functioning bit
 (38 6)  (854 214)  (854 214)  LC_3 Logic Functioning bit
 (39 6)  (855 214)  (855 214)  LC_3 Logic Functioning bit
 (44 6)  (860 214)  (860 214)  LC_3 Logic Functioning bit
 (45 6)  (861 214)  (861 214)  LC_3 Logic Functioning bit
 (30 7)  (846 215)  (846 215)  routing T_16_13.lc_trk_g1_3 <X> T_16_13.wire_logic_cluster/lc_3/in_1
 (40 7)  (856 215)  (856 215)  LC_3 Logic Functioning bit
 (41 7)  (857 215)  (857 215)  LC_3 Logic Functioning bit
 (42 7)  (858 215)  (858 215)  LC_3 Logic Functioning bit
 (43 7)  (859 215)  (859 215)  LC_3 Logic Functioning bit
 (22 8)  (838 216)  (838 216)  Enable bit of Mux _local_links/g2_mux_3 => tnl_op_3 lc_trk_g2_3
 (24 8)  (840 216)  (840 216)  routing T_16_13.tnl_op_3 <X> T_16_13.lc_trk_g2_3
 (29 8)  (845 216)  (845 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (846 216)  (846 216)  routing T_16_13.lc_trk_g0_5 <X> T_16_13.wire_logic_cluster/lc_4/in_1
 (32 8)  (848 216)  (848 216)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (852 216)  (852 216)  LC_4 Logic Functioning bit
 (37 8)  (853 216)  (853 216)  LC_4 Logic Functioning bit
 (38 8)  (854 216)  (854 216)  LC_4 Logic Functioning bit
 (39 8)  (855 216)  (855 216)  LC_4 Logic Functioning bit
 (44 8)  (860 216)  (860 216)  LC_4 Logic Functioning bit
 (21 9)  (837 217)  (837 217)  routing T_16_13.tnl_op_3 <X> T_16_13.lc_trk_g2_3
 (40 9)  (856 217)  (856 217)  LC_4 Logic Functioning bit
 (41 9)  (857 217)  (857 217)  LC_4 Logic Functioning bit
 (42 9)  (858 217)  (858 217)  LC_4 Logic Functioning bit
 (43 9)  (859 217)  (859 217)  LC_4 Logic Functioning bit
 (15 10)  (831 218)  (831 218)  routing T_16_13.tnl_op_5 <X> T_16_13.lc_trk_g2_5
 (17 10)  (833 218)  (833 218)  Enable bit of Mux _local_links/g2_mux_5 => tnl_op_5 lc_trk_g2_5
 (29 10)  (845 218)  (845 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (848 218)  (848 218)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (852 218)  (852 218)  LC_5 Logic Functioning bit
 (37 10)  (853 218)  (853 218)  LC_5 Logic Functioning bit
 (38 10)  (854 218)  (854 218)  LC_5 Logic Functioning bit
 (39 10)  (855 218)  (855 218)  LC_5 Logic Functioning bit
 (44 10)  (860 218)  (860 218)  LC_5 Logic Functioning bit
 (18 11)  (834 219)  (834 219)  routing T_16_13.tnl_op_5 <X> T_16_13.lc_trk_g2_5
 (30 11)  (846 219)  (846 219)  routing T_16_13.lc_trk_g0_2 <X> T_16_13.wire_logic_cluster/lc_5/in_1
 (40 11)  (856 219)  (856 219)  LC_5 Logic Functioning bit
 (41 11)  (857 219)  (857 219)  LC_5 Logic Functioning bit
 (42 11)  (858 219)  (858 219)  LC_5 Logic Functioning bit
 (43 11)  (859 219)  (859 219)  LC_5 Logic Functioning bit
 (17 12)  (833 220)  (833 220)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (834 220)  (834 220)  routing T_16_13.wire_logic_cluster/lc_1/out <X> T_16_13.lc_trk_g3_1
 (29 12)  (845 220)  (845 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (32 12)  (848 220)  (848 220)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (852 220)  (852 220)  LC_6 Logic Functioning bit
 (37 12)  (853 220)  (853 220)  LC_6 Logic Functioning bit
 (38 12)  (854 220)  (854 220)  LC_6 Logic Functioning bit
 (39 12)  (855 220)  (855 220)  LC_6 Logic Functioning bit
 (44 12)  (860 220)  (860 220)  LC_6 Logic Functioning bit
 (51 12)  (867 220)  (867 220)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (19 13)  (835 221)  (835 221)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (30 13)  (846 221)  (846 221)  routing T_16_13.lc_trk_g0_3 <X> T_16_13.wire_logic_cluster/lc_6/in_1
 (40 13)  (856 221)  (856 221)  LC_6 Logic Functioning bit
 (41 13)  (857 221)  (857 221)  LC_6 Logic Functioning bit
 (42 13)  (858 221)  (858 221)  LC_6 Logic Functioning bit
 (43 13)  (859 221)  (859 221)  LC_6 Logic Functioning bit
 (12 14)  (828 222)  (828 222)  routing T_16_13.sp4_v_b_11 <X> T_16_13.sp4_h_l_46
 (27 14)  (843 222)  (843 222)  routing T_16_13.lc_trk_g1_7 <X> T_16_13.wire_logic_cluster/lc_7/in_1
 (29 14)  (845 222)  (845 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (846 222)  (846 222)  routing T_16_13.lc_trk_g1_7 <X> T_16_13.wire_logic_cluster/lc_7/in_1
 (32 14)  (848 222)  (848 222)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (37 14)  (853 222)  (853 222)  LC_7 Logic Functioning bit
 (39 14)  (855 222)  (855 222)  LC_7 Logic Functioning bit
 (41 14)  (857 222)  (857 222)  LC_7 Logic Functioning bit
 (43 14)  (859 222)  (859 222)  LC_7 Logic Functioning bit
 (45 14)  (861 222)  (861 222)  LC_7 Logic Functioning bit
 (30 15)  (846 223)  (846 223)  routing T_16_13.lc_trk_g1_7 <X> T_16_13.wire_logic_cluster/lc_7/in_1
 (37 15)  (853 223)  (853 223)  LC_7 Logic Functioning bit
 (39 15)  (855 223)  (855 223)  LC_7 Logic Functioning bit
 (41 15)  (857 223)  (857 223)  LC_7 Logic Functioning bit
 (43 15)  (859 223)  (859 223)  LC_7 Logic Functioning bit


LogicTile_17_13

 (6 7)  (880 215)  (880 215)  routing T_17_13.sp4_h_r_3 <X> T_17_13.sp4_h_l_38


LogicTile_18_13

 (19 15)  (947 223)  (947 223)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_28_13

 (3 3)  (1459 211)  (1459 211)  routing T_28_13.sp12_v_b_0 <X> T_28_13.sp12_h_l_23


LogicTile_5_12

 (13 10)  (247 202)  (247 202)  routing T_5_12.sp4_v_b_8 <X> T_5_12.sp4_v_t_45


LogicTile_14_12

 (17 0)  (725 192)  (725 192)  Enable bit of Mux _local_links/g0_mux_1 => bnr_op_1 lc_trk_g0_1
 (18 0)  (726 192)  (726 192)  routing T_14_12.bnr_op_1 <X> T_14_12.lc_trk_g0_1
 (29 0)  (737 192)  (737 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (35 0)  (743 192)  (743 192)  routing T_14_12.lc_trk_g0_4 <X> T_14_12.input_2_0
 (44 0)  (752 192)  (752 192)  LC_0 Logic Functioning bit
 (18 1)  (726 193)  (726 193)  routing T_14_12.bnr_op_1 <X> T_14_12.lc_trk_g0_1
 (22 1)  (730 193)  (730 193)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (732 193)  (732 193)  routing T_14_12.bot_op_2 <X> T_14_12.lc_trk_g0_2
 (32 1)  (740 193)  (740 193)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_4 input_2_0
 (0 2)  (708 194)  (708 194)  routing T_14_12.glb_netwk_3 <X> T_14_12.wire_logic_cluster/lc_7/clk
 (2 2)  (710 194)  (710 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (722 194)  (722 194)  routing T_14_12.bnr_op_4 <X> T_14_12.lc_trk_g0_4
 (27 2)  (735 194)  (735 194)  routing T_14_12.lc_trk_g3_1 <X> T_14_12.wire_logic_cluster/lc_1/in_1
 (28 2)  (736 194)  (736 194)  routing T_14_12.lc_trk_g3_1 <X> T_14_12.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 194)  (737 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (740 194)  (740 194)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (744 194)  (744 194)  LC_1 Logic Functioning bit
 (37 2)  (745 194)  (745 194)  LC_1 Logic Functioning bit
 (38 2)  (746 194)  (746 194)  LC_1 Logic Functioning bit
 (39 2)  (747 194)  (747 194)  LC_1 Logic Functioning bit
 (44 2)  (752 194)  (752 194)  LC_1 Logic Functioning bit
 (45 2)  (753 194)  (753 194)  LC_1 Logic Functioning bit
 (0 3)  (708 195)  (708 195)  routing T_14_12.glb_netwk_3 <X> T_14_12.wire_logic_cluster/lc_7/clk
 (14 3)  (722 195)  (722 195)  routing T_14_12.bnr_op_4 <X> T_14_12.lc_trk_g0_4
 (17 3)  (725 195)  (725 195)  Enable bit of Mux _local_links/g0_mux_4 => bnr_op_4 lc_trk_g0_4
 (40 3)  (748 195)  (748 195)  LC_1 Logic Functioning bit
 (41 3)  (749 195)  (749 195)  LC_1 Logic Functioning bit
 (42 3)  (750 195)  (750 195)  LC_1 Logic Functioning bit
 (43 3)  (751 195)  (751 195)  LC_1 Logic Functioning bit
 (15 4)  (723 196)  (723 196)  routing T_14_12.bot_op_1 <X> T_14_12.lc_trk_g1_1
 (17 4)  (725 196)  (725 196)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (25 4)  (733 196)  (733 196)  routing T_14_12.wire_logic_cluster/lc_2/out <X> T_14_12.lc_trk_g1_2
 (27 4)  (735 196)  (735 196)  routing T_14_12.lc_trk_g1_2 <X> T_14_12.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 196)  (737 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (740 196)  (740 196)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (744 196)  (744 196)  LC_2 Logic Functioning bit
 (37 4)  (745 196)  (745 196)  LC_2 Logic Functioning bit
 (38 4)  (746 196)  (746 196)  LC_2 Logic Functioning bit
 (39 4)  (747 196)  (747 196)  LC_2 Logic Functioning bit
 (44 4)  (752 196)  (752 196)  LC_2 Logic Functioning bit
 (45 4)  (753 196)  (753 196)  LC_2 Logic Functioning bit
 (22 5)  (730 197)  (730 197)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (738 197)  (738 197)  routing T_14_12.lc_trk_g1_2 <X> T_14_12.wire_logic_cluster/lc_2/in_1
 (40 5)  (748 197)  (748 197)  LC_2 Logic Functioning bit
 (41 5)  (749 197)  (749 197)  LC_2 Logic Functioning bit
 (42 5)  (750 197)  (750 197)  LC_2 Logic Functioning bit
 (43 5)  (751 197)  (751 197)  LC_2 Logic Functioning bit
 (15 6)  (723 198)  (723 198)  routing T_14_12.bot_op_5 <X> T_14_12.lc_trk_g1_5
 (17 6)  (725 198)  (725 198)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (25 6)  (733 198)  (733 198)  routing T_14_12.wire_logic_cluster/lc_6/out <X> T_14_12.lc_trk_g1_6
 (27 6)  (735 198)  (735 198)  routing T_14_12.lc_trk_g1_5 <X> T_14_12.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 198)  (737 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (738 198)  (738 198)  routing T_14_12.lc_trk_g1_5 <X> T_14_12.wire_logic_cluster/lc_3/in_1
 (32 6)  (740 198)  (740 198)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (744 198)  (744 198)  LC_3 Logic Functioning bit
 (37 6)  (745 198)  (745 198)  LC_3 Logic Functioning bit
 (38 6)  (746 198)  (746 198)  LC_3 Logic Functioning bit
 (39 6)  (747 198)  (747 198)  LC_3 Logic Functioning bit
 (44 6)  (752 198)  (752 198)  LC_3 Logic Functioning bit
 (22 7)  (730 199)  (730 199)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (40 7)  (748 199)  (748 199)  LC_3 Logic Functioning bit
 (41 7)  (749 199)  (749 199)  LC_3 Logic Functioning bit
 (42 7)  (750 199)  (750 199)  LC_3 Logic Functioning bit
 (43 7)  (751 199)  (751 199)  LC_3 Logic Functioning bit
 (27 8)  (735 200)  (735 200)  routing T_14_12.lc_trk_g3_4 <X> T_14_12.wire_logic_cluster/lc_4/in_1
 (28 8)  (736 200)  (736 200)  routing T_14_12.lc_trk_g3_4 <X> T_14_12.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 200)  (737 200)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (738 200)  (738 200)  routing T_14_12.lc_trk_g3_4 <X> T_14_12.wire_logic_cluster/lc_4/in_1
 (32 8)  (740 200)  (740 200)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (744 200)  (744 200)  LC_4 Logic Functioning bit
 (37 8)  (745 200)  (745 200)  LC_4 Logic Functioning bit
 (38 8)  (746 200)  (746 200)  LC_4 Logic Functioning bit
 (39 8)  (747 200)  (747 200)  LC_4 Logic Functioning bit
 (44 8)  (752 200)  (752 200)  LC_4 Logic Functioning bit
 (45 8)  (753 200)  (753 200)  LC_4 Logic Functioning bit
 (40 9)  (748 201)  (748 201)  LC_4 Logic Functioning bit
 (41 9)  (749 201)  (749 201)  LC_4 Logic Functioning bit
 (42 9)  (750 201)  (750 201)  LC_4 Logic Functioning bit
 (43 9)  (751 201)  (751 201)  LC_4 Logic Functioning bit
 (27 10)  (735 202)  (735 202)  routing T_14_12.lc_trk_g1_1 <X> T_14_12.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 202)  (737 202)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (740 202)  (740 202)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (744 202)  (744 202)  LC_5 Logic Functioning bit
 (37 10)  (745 202)  (745 202)  LC_5 Logic Functioning bit
 (38 10)  (746 202)  (746 202)  LC_5 Logic Functioning bit
 (39 10)  (747 202)  (747 202)  LC_5 Logic Functioning bit
 (44 10)  (752 202)  (752 202)  LC_5 Logic Functioning bit
 (40 11)  (748 203)  (748 203)  LC_5 Logic Functioning bit
 (41 11)  (749 203)  (749 203)  LC_5 Logic Functioning bit
 (42 11)  (750 203)  (750 203)  LC_5 Logic Functioning bit
 (43 11)  (751 203)  (751 203)  LC_5 Logic Functioning bit
 (11 12)  (719 204)  (719 204)  routing T_14_12.sp4_v_t_38 <X> T_14_12.sp4_v_b_11
 (13 12)  (721 204)  (721 204)  routing T_14_12.sp4_v_t_38 <X> T_14_12.sp4_v_b_11
 (17 12)  (725 204)  (725 204)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (726 204)  (726 204)  routing T_14_12.wire_logic_cluster/lc_1/out <X> T_14_12.lc_trk_g3_1
 (27 12)  (735 204)  (735 204)  routing T_14_12.lc_trk_g1_6 <X> T_14_12.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 204)  (737 204)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (738 204)  (738 204)  routing T_14_12.lc_trk_g1_6 <X> T_14_12.wire_logic_cluster/lc_6/in_1
 (32 12)  (740 204)  (740 204)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (744 204)  (744 204)  LC_6 Logic Functioning bit
 (37 12)  (745 204)  (745 204)  LC_6 Logic Functioning bit
 (38 12)  (746 204)  (746 204)  LC_6 Logic Functioning bit
 (39 12)  (747 204)  (747 204)  LC_6 Logic Functioning bit
 (44 12)  (752 204)  (752 204)  LC_6 Logic Functioning bit
 (45 12)  (753 204)  (753 204)  LC_6 Logic Functioning bit
 (30 13)  (738 205)  (738 205)  routing T_14_12.lc_trk_g1_6 <X> T_14_12.wire_logic_cluster/lc_6/in_1
 (40 13)  (748 205)  (748 205)  LC_6 Logic Functioning bit
 (41 13)  (749 205)  (749 205)  LC_6 Logic Functioning bit
 (42 13)  (750 205)  (750 205)  LC_6 Logic Functioning bit
 (43 13)  (751 205)  (751 205)  LC_6 Logic Functioning bit
 (52 13)  (760 205)  (760 205)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (14 14)  (722 206)  (722 206)  routing T_14_12.wire_logic_cluster/lc_4/out <X> T_14_12.lc_trk_g3_4
 (29 14)  (737 206)  (737 206)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_1
 (32 14)  (740 206)  (740 206)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (744 206)  (744 206)  LC_7 Logic Functioning bit
 (37 14)  (745 206)  (745 206)  LC_7 Logic Functioning bit
 (38 14)  (746 206)  (746 206)  LC_7 Logic Functioning bit
 (39 14)  (747 206)  (747 206)  LC_7 Logic Functioning bit
 (44 14)  (752 206)  (752 206)  LC_7 Logic Functioning bit
 (17 15)  (725 207)  (725 207)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (738 207)  (738 207)  routing T_14_12.lc_trk_g0_2 <X> T_14_12.wire_logic_cluster/lc_7/in_1
 (40 15)  (748 207)  (748 207)  LC_7 Logic Functioning bit
 (41 15)  (749 207)  (749 207)  LC_7 Logic Functioning bit
 (42 15)  (750 207)  (750 207)  LC_7 Logic Functioning bit
 (43 15)  (751 207)  (751 207)  LC_7 Logic Functioning bit


LogicTile_15_12

 (15 0)  (777 192)  (777 192)  routing T_15_12.top_op_1 <X> T_15_12.lc_trk_g0_1
 (17 0)  (779 192)  (779 192)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (22 0)  (784 192)  (784 192)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_3 lc_trk_g0_3
 (23 0)  (785 192)  (785 192)  routing T_15_12.sp4_h_r_3 <X> T_15_12.lc_trk_g0_3
 (24 0)  (786 192)  (786 192)  routing T_15_12.sp4_h_r_3 <X> T_15_12.lc_trk_g0_3
 (26 0)  (788 192)  (788 192)  routing T_15_12.lc_trk_g0_4 <X> T_15_12.wire_logic_cluster/lc_0/in_0
 (29 0)  (791 192)  (791 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (793 192)  (793 192)  routing T_15_12.lc_trk_g3_4 <X> T_15_12.wire_logic_cluster/lc_0/in_3
 (32 0)  (794 192)  (794 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (795 192)  (795 192)  routing T_15_12.lc_trk_g3_4 <X> T_15_12.wire_logic_cluster/lc_0/in_3
 (34 0)  (796 192)  (796 192)  routing T_15_12.lc_trk_g3_4 <X> T_15_12.wire_logic_cluster/lc_0/in_3
 (35 0)  (797 192)  (797 192)  routing T_15_12.lc_trk_g0_6 <X> T_15_12.input_2_0
 (37 0)  (799 192)  (799 192)  LC_0 Logic Functioning bit
 (38 0)  (800 192)  (800 192)  LC_0 Logic Functioning bit
 (39 0)  (801 192)  (801 192)  LC_0 Logic Functioning bit
 (45 0)  (807 192)  (807 192)  LC_0 Logic Functioning bit
 (18 1)  (780 193)  (780 193)  routing T_15_12.top_op_1 <X> T_15_12.lc_trk_g0_1
 (21 1)  (783 193)  (783 193)  routing T_15_12.sp4_h_r_3 <X> T_15_12.lc_trk_g0_3
 (29 1)  (791 193)  (791 193)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (32 1)  (794 193)  (794 193)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_6 input_2_0
 (35 1)  (797 193)  (797 193)  routing T_15_12.lc_trk_g0_6 <X> T_15_12.input_2_0
 (36 1)  (798 193)  (798 193)  LC_0 Logic Functioning bit
 (37 1)  (799 193)  (799 193)  LC_0 Logic Functioning bit
 (38 1)  (800 193)  (800 193)  LC_0 Logic Functioning bit
 (39 1)  (801 193)  (801 193)  LC_0 Logic Functioning bit
 (0 2)  (762 194)  (762 194)  routing T_15_12.glb_netwk_3 <X> T_15_12.wire_logic_cluster/lc_7/clk
 (2 2)  (764 194)  (764 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (22 2)  (784 194)  (784 194)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (786 194)  (786 194)  routing T_15_12.top_op_7 <X> T_15_12.lc_trk_g0_7
 (26 2)  (788 194)  (788 194)  routing T_15_12.lc_trk_g2_5 <X> T_15_12.wire_logic_cluster/lc_1/in_0
 (29 2)  (791 194)  (791 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (792 194)  (792 194)  routing T_15_12.lc_trk_g0_4 <X> T_15_12.wire_logic_cluster/lc_1/in_1
 (31 2)  (793 194)  (793 194)  routing T_15_12.lc_trk_g0_6 <X> T_15_12.wire_logic_cluster/lc_1/in_3
 (32 2)  (794 194)  (794 194)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (38 2)  (800 194)  (800 194)  LC_1 Logic Functioning bit
 (41 2)  (803 194)  (803 194)  LC_1 Logic Functioning bit
 (43 2)  (805 194)  (805 194)  LC_1 Logic Functioning bit
 (45 2)  (807 194)  (807 194)  LC_1 Logic Functioning bit
 (0 3)  (762 195)  (762 195)  routing T_15_12.glb_netwk_3 <X> T_15_12.wire_logic_cluster/lc_7/clk
 (14 3)  (776 195)  (776 195)  routing T_15_12.top_op_4 <X> T_15_12.lc_trk_g0_4
 (15 3)  (777 195)  (777 195)  routing T_15_12.top_op_4 <X> T_15_12.lc_trk_g0_4
 (17 3)  (779 195)  (779 195)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (21 3)  (783 195)  (783 195)  routing T_15_12.top_op_7 <X> T_15_12.lc_trk_g0_7
 (22 3)  (784 195)  (784 195)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (786 195)  (786 195)  routing T_15_12.top_op_6 <X> T_15_12.lc_trk_g0_6
 (25 3)  (787 195)  (787 195)  routing T_15_12.top_op_6 <X> T_15_12.lc_trk_g0_6
 (28 3)  (790 195)  (790 195)  routing T_15_12.lc_trk_g2_5 <X> T_15_12.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 195)  (791 195)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (31 3)  (793 195)  (793 195)  routing T_15_12.lc_trk_g0_6 <X> T_15_12.wire_logic_cluster/lc_1/in_3
 (32 3)  (794 195)  (794 195)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (37 3)  (799 195)  (799 195)  LC_1 Logic Functioning bit
 (39 3)  (801 195)  (801 195)  LC_1 Logic Functioning bit
 (40 3)  (802 195)  (802 195)  LC_1 Logic Functioning bit
 (42 3)  (804 195)  (804 195)  LC_1 Logic Functioning bit
 (27 4)  (789 196)  (789 196)  routing T_15_12.lc_trk_g3_2 <X> T_15_12.wire_logic_cluster/lc_2/in_1
 (28 4)  (790 196)  (790 196)  routing T_15_12.lc_trk_g3_2 <X> T_15_12.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 196)  (791 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (793 196)  (793 196)  routing T_15_12.lc_trk_g0_7 <X> T_15_12.wire_logic_cluster/lc_2/in_3
 (32 4)  (794 196)  (794 196)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (36 4)  (798 196)  (798 196)  LC_2 Logic Functioning bit
 (39 4)  (801 196)  (801 196)  LC_2 Logic Functioning bit
 (41 4)  (803 196)  (803 196)  LC_2 Logic Functioning bit
 (42 4)  (804 196)  (804 196)  LC_2 Logic Functioning bit
 (45 4)  (807 196)  (807 196)  LC_2 Logic Functioning bit
 (30 5)  (792 197)  (792 197)  routing T_15_12.lc_trk_g3_2 <X> T_15_12.wire_logic_cluster/lc_2/in_1
 (31 5)  (793 197)  (793 197)  routing T_15_12.lc_trk_g0_7 <X> T_15_12.wire_logic_cluster/lc_2/in_3
 (36 5)  (798 197)  (798 197)  LC_2 Logic Functioning bit
 (39 5)  (801 197)  (801 197)  LC_2 Logic Functioning bit
 (41 5)  (803 197)  (803 197)  LC_2 Logic Functioning bit
 (42 5)  (804 197)  (804 197)  LC_2 Logic Functioning bit
 (14 6)  (776 198)  (776 198)  routing T_15_12.wire_logic_cluster/lc_4/out <X> T_15_12.lc_trk_g1_4
 (16 6)  (778 198)  (778 198)  routing T_15_12.sp4_v_b_13 <X> T_15_12.lc_trk_g1_5
 (17 6)  (779 198)  (779 198)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (780 198)  (780 198)  routing T_15_12.sp4_v_b_13 <X> T_15_12.lc_trk_g1_5
 (27 6)  (789 198)  (789 198)  routing T_15_12.lc_trk_g3_1 <X> T_15_12.wire_logic_cluster/lc_3/in_1
 (28 6)  (790 198)  (790 198)  routing T_15_12.lc_trk_g3_1 <X> T_15_12.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 198)  (791 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (793 198)  (793 198)  routing T_15_12.lc_trk_g3_7 <X> T_15_12.wire_logic_cluster/lc_3/in_3
 (32 6)  (794 198)  (794 198)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (795 198)  (795 198)  routing T_15_12.lc_trk_g3_7 <X> T_15_12.wire_logic_cluster/lc_3/in_3
 (34 6)  (796 198)  (796 198)  routing T_15_12.lc_trk_g3_7 <X> T_15_12.wire_logic_cluster/lc_3/in_3
 (40 6)  (802 198)  (802 198)  LC_3 Logic Functioning bit
 (17 7)  (779 199)  (779 199)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (18 7)  (780 199)  (780 199)  routing T_15_12.sp4_v_b_13 <X> T_15_12.lc_trk_g1_5
 (26 7)  (788 199)  (788 199)  routing T_15_12.lc_trk_g0_3 <X> T_15_12.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 199)  (791 199)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (31 7)  (793 199)  (793 199)  routing T_15_12.lc_trk_g3_7 <X> T_15_12.wire_logic_cluster/lc_3/in_3
 (32 7)  (794 199)  (794 199)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_2 input_2_3
 (33 7)  (795 199)  (795 199)  routing T_15_12.lc_trk_g3_2 <X> T_15_12.input_2_3
 (34 7)  (796 199)  (796 199)  routing T_15_12.lc_trk_g3_2 <X> T_15_12.input_2_3
 (35 7)  (797 199)  (797 199)  routing T_15_12.lc_trk_g3_2 <X> T_15_12.input_2_3
 (15 8)  (777 200)  (777 200)  routing T_15_12.tnl_op_1 <X> T_15_12.lc_trk_g2_1
 (17 8)  (779 200)  (779 200)  Enable bit of Mux _local_links/g2_mux_1 => tnl_op_1 lc_trk_g2_1
 (28 8)  (790 200)  (790 200)  routing T_15_12.lc_trk_g2_7 <X> T_15_12.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 200)  (791 200)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (792 200)  (792 200)  routing T_15_12.lc_trk_g2_7 <X> T_15_12.wire_logic_cluster/lc_4/in_1
 (31 8)  (793 200)  (793 200)  routing T_15_12.lc_trk_g3_6 <X> T_15_12.wire_logic_cluster/lc_4/in_3
 (32 8)  (794 200)  (794 200)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (795 200)  (795 200)  routing T_15_12.lc_trk_g3_6 <X> T_15_12.wire_logic_cluster/lc_4/in_3
 (34 8)  (796 200)  (796 200)  routing T_15_12.lc_trk_g3_6 <X> T_15_12.wire_logic_cluster/lc_4/in_3
 (35 8)  (797 200)  (797 200)  routing T_15_12.lc_trk_g2_6 <X> T_15_12.input_2_4
 (37 8)  (799 200)  (799 200)  LC_4 Logic Functioning bit
 (38 8)  (800 200)  (800 200)  LC_4 Logic Functioning bit
 (39 8)  (801 200)  (801 200)  LC_4 Logic Functioning bit
 (45 8)  (807 200)  (807 200)  LC_4 Logic Functioning bit
 (15 9)  (777 201)  (777 201)  routing T_15_12.sp4_v_t_29 <X> T_15_12.lc_trk_g2_0
 (16 9)  (778 201)  (778 201)  routing T_15_12.sp4_v_t_29 <X> T_15_12.lc_trk_g2_0
 (17 9)  (779 201)  (779 201)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (18 9)  (780 201)  (780 201)  routing T_15_12.tnl_op_1 <X> T_15_12.lc_trk_g2_1
 (28 9)  (790 201)  (790 201)  routing T_15_12.lc_trk_g2_0 <X> T_15_12.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 201)  (791 201)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (30 9)  (792 201)  (792 201)  routing T_15_12.lc_trk_g2_7 <X> T_15_12.wire_logic_cluster/lc_4/in_1
 (31 9)  (793 201)  (793 201)  routing T_15_12.lc_trk_g3_6 <X> T_15_12.wire_logic_cluster/lc_4/in_3
 (32 9)  (794 201)  (794 201)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_6 input_2_4
 (33 9)  (795 201)  (795 201)  routing T_15_12.lc_trk_g2_6 <X> T_15_12.input_2_4
 (35 9)  (797 201)  (797 201)  routing T_15_12.lc_trk_g2_6 <X> T_15_12.input_2_4
 (36 9)  (798 201)  (798 201)  LC_4 Logic Functioning bit
 (37 9)  (799 201)  (799 201)  LC_4 Logic Functioning bit
 (38 9)  (800 201)  (800 201)  LC_4 Logic Functioning bit
 (39 9)  (801 201)  (801 201)  LC_4 Logic Functioning bit
 (15 10)  (777 202)  (777 202)  routing T_15_12.rgt_op_5 <X> T_15_12.lc_trk_g2_5
 (17 10)  (779 202)  (779 202)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (780 202)  (780 202)  routing T_15_12.rgt_op_5 <X> T_15_12.lc_trk_g2_5
 (21 10)  (783 202)  (783 202)  routing T_15_12.bnl_op_7 <X> T_15_12.lc_trk_g2_7
 (22 10)  (784 202)  (784 202)  Enable bit of Mux _local_links/g2_mux_7 => bnl_op_7 lc_trk_g2_7
 (25 10)  (787 202)  (787 202)  routing T_15_12.wire_logic_cluster/lc_6/out <X> T_15_12.lc_trk_g2_6
 (26 10)  (788 202)  (788 202)  routing T_15_12.lc_trk_g2_7 <X> T_15_12.wire_logic_cluster/lc_5/in_0
 (28 10)  (790 202)  (790 202)  routing T_15_12.lc_trk_g2_0 <X> T_15_12.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 202)  (791 202)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (793 202)  (793 202)  routing T_15_12.lc_trk_g2_6 <X> T_15_12.wire_logic_cluster/lc_5/in_3
 (32 10)  (794 202)  (794 202)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (795 202)  (795 202)  routing T_15_12.lc_trk_g2_6 <X> T_15_12.wire_logic_cluster/lc_5/in_3
 (37 10)  (799 202)  (799 202)  LC_5 Logic Functioning bit
 (42 10)  (804 202)  (804 202)  LC_5 Logic Functioning bit
 (43 10)  (805 202)  (805 202)  LC_5 Logic Functioning bit
 (45 10)  (807 202)  (807 202)  LC_5 Logic Functioning bit
 (14 11)  (776 203)  (776 203)  routing T_15_12.tnl_op_4 <X> T_15_12.lc_trk_g2_4
 (15 11)  (777 203)  (777 203)  routing T_15_12.tnl_op_4 <X> T_15_12.lc_trk_g2_4
 (17 11)  (779 203)  (779 203)  Enable bit of Mux _local_links/g2_mux_4 => tnl_op_4 lc_trk_g2_4
 (21 11)  (783 203)  (783 203)  routing T_15_12.bnl_op_7 <X> T_15_12.lc_trk_g2_7
 (22 11)  (784 203)  (784 203)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 11)  (788 203)  (788 203)  routing T_15_12.lc_trk_g2_7 <X> T_15_12.wire_logic_cluster/lc_5/in_0
 (28 11)  (790 203)  (790 203)  routing T_15_12.lc_trk_g2_7 <X> T_15_12.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 203)  (791 203)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (31 11)  (793 203)  (793 203)  routing T_15_12.lc_trk_g2_6 <X> T_15_12.wire_logic_cluster/lc_5/in_3
 (32 11)  (794 203)  (794 203)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_0 input_2_5
 (33 11)  (795 203)  (795 203)  routing T_15_12.lc_trk_g3_0 <X> T_15_12.input_2_5
 (34 11)  (796 203)  (796 203)  routing T_15_12.lc_trk_g3_0 <X> T_15_12.input_2_5
 (36 11)  (798 203)  (798 203)  LC_5 Logic Functioning bit
 (37 11)  (799 203)  (799 203)  LC_5 Logic Functioning bit
 (42 11)  (804 203)  (804 203)  LC_5 Logic Functioning bit
 (43 11)  (805 203)  (805 203)  LC_5 Logic Functioning bit
 (15 12)  (777 204)  (777 204)  routing T_15_12.rgt_op_1 <X> T_15_12.lc_trk_g3_1
 (17 12)  (779 204)  (779 204)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (780 204)  (780 204)  routing T_15_12.rgt_op_1 <X> T_15_12.lc_trk_g3_1
 (25 12)  (787 204)  (787 204)  routing T_15_12.wire_logic_cluster/lc_2/out <X> T_15_12.lc_trk_g3_2
 (26 12)  (788 204)  (788 204)  routing T_15_12.lc_trk_g2_4 <X> T_15_12.wire_logic_cluster/lc_6/in_0
 (28 12)  (790 204)  (790 204)  routing T_15_12.lc_trk_g2_1 <X> T_15_12.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 204)  (791 204)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (793 204)  (793 204)  routing T_15_12.lc_trk_g1_4 <X> T_15_12.wire_logic_cluster/lc_6/in_3
 (32 12)  (794 204)  (794 204)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (796 204)  (796 204)  routing T_15_12.lc_trk_g1_4 <X> T_15_12.wire_logic_cluster/lc_6/in_3
 (35 12)  (797 204)  (797 204)  routing T_15_12.lc_trk_g1_5 <X> T_15_12.input_2_6
 (39 12)  (801 204)  (801 204)  LC_6 Logic Functioning bit
 (14 13)  (776 205)  (776 205)  routing T_15_12.tnl_op_0 <X> T_15_12.lc_trk_g3_0
 (15 13)  (777 205)  (777 205)  routing T_15_12.tnl_op_0 <X> T_15_12.lc_trk_g3_0
 (17 13)  (779 205)  (779 205)  Enable bit of Mux _local_links/g3_mux_0 => tnl_op_0 lc_trk_g3_0
 (22 13)  (784 205)  (784 205)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (28 13)  (790 205)  (790 205)  routing T_15_12.lc_trk_g2_4 <X> T_15_12.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 205)  (791 205)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (32 13)  (794 205)  (794 205)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_5 input_2_6
 (34 13)  (796 205)  (796 205)  routing T_15_12.lc_trk_g1_5 <X> T_15_12.input_2_6
 (14 14)  (776 206)  (776 206)  routing T_15_12.rgt_op_4 <X> T_15_12.lc_trk_g3_4
 (15 14)  (777 206)  (777 206)  routing T_15_12.tnl_op_5 <X> T_15_12.lc_trk_g3_5
 (17 14)  (779 206)  (779 206)  Enable bit of Mux _local_links/g3_mux_5 => tnl_op_5 lc_trk_g3_5
 (22 14)  (784 206)  (784 206)  Enable bit of Mux _local_links/g3_mux_7 => tnr_op_7 lc_trk_g3_7
 (24 14)  (786 206)  (786 206)  routing T_15_12.tnr_op_7 <X> T_15_12.lc_trk_g3_7
 (26 14)  (788 206)  (788 206)  routing T_15_12.lc_trk_g2_7 <X> T_15_12.wire_logic_cluster/lc_7/in_0
 (28 14)  (790 206)  (790 206)  routing T_15_12.lc_trk_g2_0 <X> T_15_12.wire_logic_cluster/lc_7/in_1
 (29 14)  (791 206)  (791 206)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (793 206)  (793 206)  routing T_15_12.lc_trk_g3_5 <X> T_15_12.wire_logic_cluster/lc_7/in_3
 (32 14)  (794 206)  (794 206)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_3
 (33 14)  (795 206)  (795 206)  routing T_15_12.lc_trk_g3_5 <X> T_15_12.wire_logic_cluster/lc_7/in_3
 (34 14)  (796 206)  (796 206)  routing T_15_12.lc_trk_g3_5 <X> T_15_12.wire_logic_cluster/lc_7/in_3
 (37 14)  (799 206)  (799 206)  LC_7 Logic Functioning bit
 (38 14)  (800 206)  (800 206)  LC_7 Logic Functioning bit
 (39 14)  (801 206)  (801 206)  LC_7 Logic Functioning bit
 (45 14)  (807 206)  (807 206)  LC_7 Logic Functioning bit
 (50 14)  (812 206)  (812 206)  Cascade bit: LH_LC07_inmux02_5

 (15 15)  (777 207)  (777 207)  routing T_15_12.rgt_op_4 <X> T_15_12.lc_trk_g3_4
 (17 15)  (779 207)  (779 207)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (18 15)  (780 207)  (780 207)  routing T_15_12.tnl_op_5 <X> T_15_12.lc_trk_g3_5
 (22 15)  (784 207)  (784 207)  Enable bit of Mux _local_links/g3_mux_6 => tnl_op_6 lc_trk_g3_6
 (24 15)  (786 207)  (786 207)  routing T_15_12.tnl_op_6 <X> T_15_12.lc_trk_g3_6
 (25 15)  (787 207)  (787 207)  routing T_15_12.tnl_op_6 <X> T_15_12.lc_trk_g3_6
 (26 15)  (788 207)  (788 207)  routing T_15_12.lc_trk_g2_7 <X> T_15_12.wire_logic_cluster/lc_7/in_0
 (28 15)  (790 207)  (790 207)  routing T_15_12.lc_trk_g2_7 <X> T_15_12.wire_logic_cluster/lc_7/in_0
 (29 15)  (791 207)  (791 207)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (36 15)  (798 207)  (798 207)  LC_7 Logic Functioning bit
 (37 15)  (799 207)  (799 207)  LC_7 Logic Functioning bit
 (38 15)  (800 207)  (800 207)  LC_7 Logic Functioning bit
 (39 15)  (801 207)  (801 207)  LC_7 Logic Functioning bit


LogicTile_16_12

 (27 0)  (843 192)  (843 192)  routing T_16_12.lc_trk_g1_2 <X> T_16_12.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 192)  (845 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (35 0)  (851 192)  (851 192)  routing T_16_12.lc_trk_g3_7 <X> T_16_12.input_2_0
 (44 0)  (860 192)  (860 192)  LC_0 Logic Functioning bit
 (30 1)  (846 193)  (846 193)  routing T_16_12.lc_trk_g1_2 <X> T_16_12.wire_logic_cluster/lc_0/in_1
 (32 1)  (848 193)  (848 193)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_7 input_2_0
 (33 1)  (849 193)  (849 193)  routing T_16_12.lc_trk_g3_7 <X> T_16_12.input_2_0
 (34 1)  (850 193)  (850 193)  routing T_16_12.lc_trk_g3_7 <X> T_16_12.input_2_0
 (35 1)  (851 193)  (851 193)  routing T_16_12.lc_trk_g3_7 <X> T_16_12.input_2_0
 (0 2)  (816 194)  (816 194)  routing T_16_12.glb_netwk_3 <X> T_16_12.wire_logic_cluster/lc_7/clk
 (2 2)  (818 194)  (818 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (27 2)  (843 194)  (843 194)  routing T_16_12.lc_trk_g3_1 <X> T_16_12.wire_logic_cluster/lc_1/in_1
 (28 2)  (844 194)  (844 194)  routing T_16_12.lc_trk_g3_1 <X> T_16_12.wire_logic_cluster/lc_1/in_1
 (29 2)  (845 194)  (845 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (848 194)  (848 194)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (852 194)  (852 194)  LC_1 Logic Functioning bit
 (37 2)  (853 194)  (853 194)  LC_1 Logic Functioning bit
 (38 2)  (854 194)  (854 194)  LC_1 Logic Functioning bit
 (39 2)  (855 194)  (855 194)  LC_1 Logic Functioning bit
 (44 2)  (860 194)  (860 194)  LC_1 Logic Functioning bit
 (45 2)  (861 194)  (861 194)  LC_1 Logic Functioning bit
 (0 3)  (816 195)  (816 195)  routing T_16_12.glb_netwk_3 <X> T_16_12.wire_logic_cluster/lc_7/clk
 (40 3)  (856 195)  (856 195)  LC_1 Logic Functioning bit
 (41 3)  (857 195)  (857 195)  LC_1 Logic Functioning bit
 (42 3)  (858 195)  (858 195)  LC_1 Logic Functioning bit
 (43 3)  (859 195)  (859 195)  LC_1 Logic Functioning bit
 (14 4)  (830 196)  (830 196)  routing T_16_12.lft_op_0 <X> T_16_12.lc_trk_g1_0
 (15 4)  (831 196)  (831 196)  routing T_16_12.lft_op_1 <X> T_16_12.lc_trk_g1_1
 (17 4)  (833 196)  (833 196)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (834 196)  (834 196)  routing T_16_12.lft_op_1 <X> T_16_12.lc_trk_g1_1
 (21 4)  (837 196)  (837 196)  routing T_16_12.wire_logic_cluster/lc_3/out <X> T_16_12.lc_trk_g1_3
 (22 4)  (838 196)  (838 196)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (841 196)  (841 196)  routing T_16_12.lft_op_2 <X> T_16_12.lc_trk_g1_2
 (27 4)  (843 196)  (843 196)  routing T_16_12.lc_trk_g3_2 <X> T_16_12.wire_logic_cluster/lc_2/in_1
 (28 4)  (844 196)  (844 196)  routing T_16_12.lc_trk_g3_2 <X> T_16_12.wire_logic_cluster/lc_2/in_1
 (29 4)  (845 196)  (845 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (848 196)  (848 196)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (852 196)  (852 196)  LC_2 Logic Functioning bit
 (37 4)  (853 196)  (853 196)  LC_2 Logic Functioning bit
 (38 4)  (854 196)  (854 196)  LC_2 Logic Functioning bit
 (39 4)  (855 196)  (855 196)  LC_2 Logic Functioning bit
 (44 4)  (860 196)  (860 196)  LC_2 Logic Functioning bit
 (45 4)  (861 196)  (861 196)  LC_2 Logic Functioning bit
 (15 5)  (831 197)  (831 197)  routing T_16_12.lft_op_0 <X> T_16_12.lc_trk_g1_0
 (17 5)  (833 197)  (833 197)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (22 5)  (838 197)  (838 197)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (840 197)  (840 197)  routing T_16_12.lft_op_2 <X> T_16_12.lc_trk_g1_2
 (30 5)  (846 197)  (846 197)  routing T_16_12.lc_trk_g3_2 <X> T_16_12.wire_logic_cluster/lc_2/in_1
 (40 5)  (856 197)  (856 197)  LC_2 Logic Functioning bit
 (41 5)  (857 197)  (857 197)  LC_2 Logic Functioning bit
 (42 5)  (858 197)  (858 197)  LC_2 Logic Functioning bit
 (43 5)  (859 197)  (859 197)  LC_2 Logic Functioning bit
 (21 6)  (837 198)  (837 198)  routing T_16_12.wire_logic_cluster/lc_7/out <X> T_16_12.lc_trk_g1_7
 (22 6)  (838 198)  (838 198)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (841 198)  (841 198)  routing T_16_12.wire_logic_cluster/lc_6/out <X> T_16_12.lc_trk_g1_6
 (27 6)  (843 198)  (843 198)  routing T_16_12.lc_trk_g1_3 <X> T_16_12.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 198)  (845 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (848 198)  (848 198)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (852 198)  (852 198)  LC_3 Logic Functioning bit
 (37 6)  (853 198)  (853 198)  LC_3 Logic Functioning bit
 (38 6)  (854 198)  (854 198)  LC_3 Logic Functioning bit
 (39 6)  (855 198)  (855 198)  LC_3 Logic Functioning bit
 (44 6)  (860 198)  (860 198)  LC_3 Logic Functioning bit
 (45 6)  (861 198)  (861 198)  LC_3 Logic Functioning bit
 (22 7)  (838 199)  (838 199)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (846 199)  (846 199)  routing T_16_12.lc_trk_g1_3 <X> T_16_12.wire_logic_cluster/lc_3/in_1
 (40 7)  (856 199)  (856 199)  LC_3 Logic Functioning bit
 (41 7)  (857 199)  (857 199)  LC_3 Logic Functioning bit
 (42 7)  (858 199)  (858 199)  LC_3 Logic Functioning bit
 (43 7)  (859 199)  (859 199)  LC_3 Logic Functioning bit
 (48 7)  (864 199)  (864 199)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (27 8)  (843 200)  (843 200)  routing T_16_12.lc_trk_g1_0 <X> T_16_12.wire_logic_cluster/lc_4/in_1
 (29 8)  (845 200)  (845 200)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (32 8)  (848 200)  (848 200)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (852 200)  (852 200)  LC_4 Logic Functioning bit
 (37 8)  (853 200)  (853 200)  LC_4 Logic Functioning bit
 (38 8)  (854 200)  (854 200)  LC_4 Logic Functioning bit
 (39 8)  (855 200)  (855 200)  LC_4 Logic Functioning bit
 (44 8)  (860 200)  (860 200)  LC_4 Logic Functioning bit
 (40 9)  (856 201)  (856 201)  LC_4 Logic Functioning bit
 (41 9)  (857 201)  (857 201)  LC_4 Logic Functioning bit
 (42 9)  (858 201)  (858 201)  LC_4 Logic Functioning bit
 (43 9)  (859 201)  (859 201)  LC_4 Logic Functioning bit
 (27 10)  (843 202)  (843 202)  routing T_16_12.lc_trk_g1_1 <X> T_16_12.wire_logic_cluster/lc_5/in_1
 (29 10)  (845 202)  (845 202)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (848 202)  (848 202)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (852 202)  (852 202)  LC_5 Logic Functioning bit
 (37 10)  (853 202)  (853 202)  LC_5 Logic Functioning bit
 (38 10)  (854 202)  (854 202)  LC_5 Logic Functioning bit
 (39 10)  (855 202)  (855 202)  LC_5 Logic Functioning bit
 (44 10)  (860 202)  (860 202)  LC_5 Logic Functioning bit
 (40 11)  (856 203)  (856 203)  LC_5 Logic Functioning bit
 (41 11)  (857 203)  (857 203)  LC_5 Logic Functioning bit
 (42 11)  (858 203)  (858 203)  LC_5 Logic Functioning bit
 (43 11)  (859 203)  (859 203)  LC_5 Logic Functioning bit
 (17 12)  (833 204)  (833 204)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (834 204)  (834 204)  routing T_16_12.wire_logic_cluster/lc_1/out <X> T_16_12.lc_trk_g3_1
 (25 12)  (841 204)  (841 204)  routing T_16_12.wire_logic_cluster/lc_2/out <X> T_16_12.lc_trk_g3_2
 (27 12)  (843 204)  (843 204)  routing T_16_12.lc_trk_g1_6 <X> T_16_12.wire_logic_cluster/lc_6/in_1
 (29 12)  (845 204)  (845 204)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (846 204)  (846 204)  routing T_16_12.lc_trk_g1_6 <X> T_16_12.wire_logic_cluster/lc_6/in_1
 (32 12)  (848 204)  (848 204)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (852 204)  (852 204)  LC_6 Logic Functioning bit
 (37 12)  (853 204)  (853 204)  LC_6 Logic Functioning bit
 (38 12)  (854 204)  (854 204)  LC_6 Logic Functioning bit
 (39 12)  (855 204)  (855 204)  LC_6 Logic Functioning bit
 (44 12)  (860 204)  (860 204)  LC_6 Logic Functioning bit
 (45 12)  (861 204)  (861 204)  LC_6 Logic Functioning bit
 (22 13)  (838 205)  (838 205)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (30 13)  (846 205)  (846 205)  routing T_16_12.lc_trk_g1_6 <X> T_16_12.wire_logic_cluster/lc_6/in_1
 (40 13)  (856 205)  (856 205)  LC_6 Logic Functioning bit
 (41 13)  (857 205)  (857 205)  LC_6 Logic Functioning bit
 (42 13)  (858 205)  (858 205)  LC_6 Logic Functioning bit
 (43 13)  (859 205)  (859 205)  LC_6 Logic Functioning bit
 (22 14)  (838 206)  (838 206)  Enable bit of Mux _local_links/g3_mux_7 => tnl_op_7 lc_trk_g3_7
 (24 14)  (840 206)  (840 206)  routing T_16_12.tnl_op_7 <X> T_16_12.lc_trk_g3_7
 (27 14)  (843 206)  (843 206)  routing T_16_12.lc_trk_g1_7 <X> T_16_12.wire_logic_cluster/lc_7/in_1
 (29 14)  (845 206)  (845 206)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (846 206)  (846 206)  routing T_16_12.lc_trk_g1_7 <X> T_16_12.wire_logic_cluster/lc_7/in_1
 (32 14)  (848 206)  (848 206)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (852 206)  (852 206)  LC_7 Logic Functioning bit
 (37 14)  (853 206)  (853 206)  LC_7 Logic Functioning bit
 (38 14)  (854 206)  (854 206)  LC_7 Logic Functioning bit
 (39 14)  (855 206)  (855 206)  LC_7 Logic Functioning bit
 (44 14)  (860 206)  (860 206)  LC_7 Logic Functioning bit
 (45 14)  (861 206)  (861 206)  LC_7 Logic Functioning bit
 (21 15)  (837 207)  (837 207)  routing T_16_12.tnl_op_7 <X> T_16_12.lc_trk_g3_7
 (30 15)  (846 207)  (846 207)  routing T_16_12.lc_trk_g1_7 <X> T_16_12.wire_logic_cluster/lc_7/in_1
 (40 15)  (856 207)  (856 207)  LC_7 Logic Functioning bit
 (41 15)  (857 207)  (857 207)  LC_7 Logic Functioning bit
 (42 15)  (858 207)  (858 207)  LC_7 Logic Functioning bit
 (43 15)  (859 207)  (859 207)  LC_7 Logic Functioning bit
 (46 15)  (862 207)  (862 207)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


IO_Tile_0_11

 (17 3)  (0 179)  (0 179)  IOB_0 IO Functioning bit
 (17 5)  (0 181)  (0 181)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (3 9)  (14 185)  (14 185)  IO control bit: IOLEFT_IE_0



LogicTile_4_11

 (3 5)  (183 181)  (183 181)  routing T_4_11.sp12_h_l_23 <X> T_4_11.sp12_h_r_0


LogicTile_12_11

 (14 1)  (614 177)  (614 177)  routing T_12_11.sp12_h_r_16 <X> T_12_11.lc_trk_g0_0
 (16 1)  (616 177)  (616 177)  routing T_12_11.sp12_h_r_16 <X> T_12_11.lc_trk_g0_0
 (17 1)  (617 177)  (617 177)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_16 lc_trk_g0_0
 (8 3)  (608 179)  (608 179)  routing T_12_11.sp4_h_r_7 <X> T_12_11.sp4_v_t_36
 (9 3)  (609 179)  (609 179)  routing T_12_11.sp4_h_r_7 <X> T_12_11.sp4_v_t_36
 (10 3)  (610 179)  (610 179)  routing T_12_11.sp4_h_r_7 <X> T_12_11.sp4_v_t_36
 (26 6)  (626 182)  (626 182)  routing T_12_11.lc_trk_g3_4 <X> T_12_11.wire_logic_cluster/lc_3/in_0
 (29 6)  (629 182)  (629 182)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (36 6)  (636 182)  (636 182)  LC_3 Logic Functioning bit
 (37 6)  (637 182)  (637 182)  LC_3 Logic Functioning bit
 (38 6)  (638 182)  (638 182)  LC_3 Logic Functioning bit
 (39 6)  (639 182)  (639 182)  LC_3 Logic Functioning bit
 (40 6)  (640 182)  (640 182)  LC_3 Logic Functioning bit
 (41 6)  (641 182)  (641 182)  LC_3 Logic Functioning bit
 (42 6)  (642 182)  (642 182)  LC_3 Logic Functioning bit
 (43 6)  (643 182)  (643 182)  LC_3 Logic Functioning bit
 (47 6)  (647 182)  (647 182)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (27 7)  (627 183)  (627 183)  routing T_12_11.lc_trk_g3_4 <X> T_12_11.wire_logic_cluster/lc_3/in_0
 (28 7)  (628 183)  (628 183)  routing T_12_11.lc_trk_g3_4 <X> T_12_11.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 183)  (629 183)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (36 7)  (636 183)  (636 183)  LC_3 Logic Functioning bit
 (38 7)  (638 183)  (638 183)  LC_3 Logic Functioning bit
 (41 7)  (641 183)  (641 183)  LC_3 Logic Functioning bit
 (43 7)  (643 183)  (643 183)  LC_3 Logic Functioning bit
 (16 15)  (616 191)  (616 191)  routing T_12_11.sp12_v_b_12 <X> T_12_11.lc_trk_g3_4
 (17 15)  (617 191)  (617 191)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_12 lc_trk_g3_4


LogicTile_13_11

 (9 9)  (663 185)  (663 185)  routing T_13_11.sp4_v_t_46 <X> T_13_11.sp4_v_b_7
 (10 9)  (664 185)  (664 185)  routing T_13_11.sp4_v_t_46 <X> T_13_11.sp4_v_b_7


LogicTile_14_11

 (17 0)  (725 176)  (725 176)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (726 176)  (726 176)  routing T_14_11.wire_logic_cluster/lc_1/out <X> T_14_11.lc_trk_g0_1
 (0 2)  (708 178)  (708 178)  routing T_14_11.glb_netwk_3 <X> T_14_11.wire_logic_cluster/lc_7/clk
 (2 2)  (710 178)  (710 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (17 2)  (725 178)  (725 178)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (22 2)  (730 178)  (730 178)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (732 178)  (732 178)  routing T_14_11.top_op_7 <X> T_14_11.lc_trk_g0_7
 (26 2)  (734 178)  (734 178)  routing T_14_11.lc_trk_g3_6 <X> T_14_11.wire_logic_cluster/lc_1/in_0
 (27 2)  (735 178)  (735 178)  routing T_14_11.lc_trk_g1_5 <X> T_14_11.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 178)  (737 178)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (738 178)  (738 178)  routing T_14_11.lc_trk_g1_5 <X> T_14_11.wire_logic_cluster/lc_1/in_1
 (31 2)  (739 178)  (739 178)  routing T_14_11.lc_trk_g1_7 <X> T_14_11.wire_logic_cluster/lc_1/in_3
 (32 2)  (740 178)  (740 178)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (742 178)  (742 178)  routing T_14_11.lc_trk_g1_7 <X> T_14_11.wire_logic_cluster/lc_1/in_3
 (35 2)  (743 178)  (743 178)  routing T_14_11.lc_trk_g1_4 <X> T_14_11.input_2_1
 (38 2)  (746 178)  (746 178)  LC_1 Logic Functioning bit
 (41 2)  (749 178)  (749 178)  LC_1 Logic Functioning bit
 (43 2)  (751 178)  (751 178)  LC_1 Logic Functioning bit
 (45 2)  (753 178)  (753 178)  LC_1 Logic Functioning bit
 (0 3)  (708 179)  (708 179)  routing T_14_11.glb_netwk_3 <X> T_14_11.wire_logic_cluster/lc_7/clk
 (14 3)  (722 179)  (722 179)  routing T_14_11.top_op_4 <X> T_14_11.lc_trk_g0_4
 (15 3)  (723 179)  (723 179)  routing T_14_11.top_op_4 <X> T_14_11.lc_trk_g0_4
 (17 3)  (725 179)  (725 179)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (18 3)  (726 179)  (726 179)  routing T_14_11.sp4_r_v_b_29 <X> T_14_11.lc_trk_g0_5
 (21 3)  (729 179)  (729 179)  routing T_14_11.top_op_7 <X> T_14_11.lc_trk_g0_7
 (26 3)  (734 179)  (734 179)  routing T_14_11.lc_trk_g3_6 <X> T_14_11.wire_logic_cluster/lc_1/in_0
 (27 3)  (735 179)  (735 179)  routing T_14_11.lc_trk_g3_6 <X> T_14_11.wire_logic_cluster/lc_1/in_0
 (28 3)  (736 179)  (736 179)  routing T_14_11.lc_trk_g3_6 <X> T_14_11.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 179)  (737 179)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (31 3)  (739 179)  (739 179)  routing T_14_11.lc_trk_g1_7 <X> T_14_11.wire_logic_cluster/lc_1/in_3
 (32 3)  (740 179)  (740 179)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_4 input_2_1
 (34 3)  (742 179)  (742 179)  routing T_14_11.lc_trk_g1_4 <X> T_14_11.input_2_1
 (36 3)  (744 179)  (744 179)  LC_1 Logic Functioning bit
 (38 3)  (746 179)  (746 179)  LC_1 Logic Functioning bit
 (41 3)  (749 179)  (749 179)  LC_1 Logic Functioning bit
 (43 3)  (751 179)  (751 179)  LC_1 Logic Functioning bit
 (15 4)  (723 180)  (723 180)  routing T_14_11.top_op_1 <X> T_14_11.lc_trk_g1_1
 (17 4)  (725 180)  (725 180)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (22 4)  (730 180)  (730 180)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (732 180)  (732 180)  routing T_14_11.top_op_3 <X> T_14_11.lc_trk_g1_3
 (26 4)  (734 180)  (734 180)  routing T_14_11.lc_trk_g2_4 <X> T_14_11.wire_logic_cluster/lc_2/in_0
 (27 4)  (735 180)  (735 180)  routing T_14_11.lc_trk_g3_6 <X> T_14_11.wire_logic_cluster/lc_2/in_1
 (28 4)  (736 180)  (736 180)  routing T_14_11.lc_trk_g3_6 <X> T_14_11.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 180)  (737 180)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (738 180)  (738 180)  routing T_14_11.lc_trk_g3_6 <X> T_14_11.wire_logic_cluster/lc_2/in_1
 (31 4)  (739 180)  (739 180)  routing T_14_11.lc_trk_g0_7 <X> T_14_11.wire_logic_cluster/lc_2/in_3
 (32 4)  (740 180)  (740 180)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (35 4)  (743 180)  (743 180)  routing T_14_11.lc_trk_g1_7 <X> T_14_11.input_2_2
 (37 4)  (745 180)  (745 180)  LC_2 Logic Functioning bit
 (38 4)  (746 180)  (746 180)  LC_2 Logic Functioning bit
 (39 4)  (747 180)  (747 180)  LC_2 Logic Functioning bit
 (45 4)  (753 180)  (753 180)  LC_2 Logic Functioning bit
 (18 5)  (726 181)  (726 181)  routing T_14_11.top_op_1 <X> T_14_11.lc_trk_g1_1
 (21 5)  (729 181)  (729 181)  routing T_14_11.top_op_3 <X> T_14_11.lc_trk_g1_3
 (22 5)  (730 181)  (730 181)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (732 181)  (732 181)  routing T_14_11.top_op_2 <X> T_14_11.lc_trk_g1_2
 (25 5)  (733 181)  (733 181)  routing T_14_11.top_op_2 <X> T_14_11.lc_trk_g1_2
 (28 5)  (736 181)  (736 181)  routing T_14_11.lc_trk_g2_4 <X> T_14_11.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 181)  (737 181)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (738 181)  (738 181)  routing T_14_11.lc_trk_g3_6 <X> T_14_11.wire_logic_cluster/lc_2/in_1
 (31 5)  (739 181)  (739 181)  routing T_14_11.lc_trk_g0_7 <X> T_14_11.wire_logic_cluster/lc_2/in_3
 (32 5)  (740 181)  (740 181)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_7 input_2_2
 (34 5)  (742 181)  (742 181)  routing T_14_11.lc_trk_g1_7 <X> T_14_11.input_2_2
 (35 5)  (743 181)  (743 181)  routing T_14_11.lc_trk_g1_7 <X> T_14_11.input_2_2
 (36 5)  (744 181)  (744 181)  LC_2 Logic Functioning bit
 (37 5)  (745 181)  (745 181)  LC_2 Logic Functioning bit
 (38 5)  (746 181)  (746 181)  LC_2 Logic Functioning bit
 (39 5)  (747 181)  (747 181)  LC_2 Logic Functioning bit
 (14 6)  (722 182)  (722 182)  routing T_14_11.wire_logic_cluster/lc_4/out <X> T_14_11.lc_trk_g1_4
 (15 6)  (723 182)  (723 182)  routing T_14_11.top_op_5 <X> T_14_11.lc_trk_g1_5
 (17 6)  (725 182)  (725 182)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (21 6)  (729 182)  (729 182)  routing T_14_11.wire_logic_cluster/lc_7/out <X> T_14_11.lc_trk_g1_7
 (22 6)  (730 182)  (730 182)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (26 6)  (734 182)  (734 182)  routing T_14_11.lc_trk_g1_6 <X> T_14_11.wire_logic_cluster/lc_3/in_0
 (27 6)  (735 182)  (735 182)  routing T_14_11.lc_trk_g1_1 <X> T_14_11.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 182)  (737 182)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (740 182)  (740 182)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (741 182)  (741 182)  routing T_14_11.lc_trk_g3_1 <X> T_14_11.wire_logic_cluster/lc_3/in_3
 (34 6)  (742 182)  (742 182)  routing T_14_11.lc_trk_g3_1 <X> T_14_11.wire_logic_cluster/lc_3/in_3
 (35 6)  (743 182)  (743 182)  routing T_14_11.lc_trk_g2_7 <X> T_14_11.input_2_3
 (40 6)  (748 182)  (748 182)  LC_3 Logic Functioning bit
 (17 7)  (725 183)  (725 183)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (18 7)  (726 183)  (726 183)  routing T_14_11.top_op_5 <X> T_14_11.lc_trk_g1_5
 (22 7)  (730 183)  (730 183)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_22 lc_trk_g1_6
 (23 7)  (731 183)  (731 183)  routing T_14_11.sp4_v_b_22 <X> T_14_11.lc_trk_g1_6
 (24 7)  (732 183)  (732 183)  routing T_14_11.sp4_v_b_22 <X> T_14_11.lc_trk_g1_6
 (26 7)  (734 183)  (734 183)  routing T_14_11.lc_trk_g1_6 <X> T_14_11.wire_logic_cluster/lc_3/in_0
 (27 7)  (735 183)  (735 183)  routing T_14_11.lc_trk_g1_6 <X> T_14_11.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 183)  (737 183)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (32 7)  (740 183)  (740 183)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_7 input_2_3
 (33 7)  (741 183)  (741 183)  routing T_14_11.lc_trk_g2_7 <X> T_14_11.input_2_3
 (35 7)  (743 183)  (743 183)  routing T_14_11.lc_trk_g2_7 <X> T_14_11.input_2_3
 (26 8)  (734 184)  (734 184)  routing T_14_11.lc_trk_g2_6 <X> T_14_11.wire_logic_cluster/lc_4/in_0
 (29 8)  (737 184)  (737 184)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (738 184)  (738 184)  routing T_14_11.lc_trk_g0_5 <X> T_14_11.wire_logic_cluster/lc_4/in_1
 (32 8)  (740 184)  (740 184)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (742 184)  (742 184)  routing T_14_11.lc_trk_g1_2 <X> T_14_11.wire_logic_cluster/lc_4/in_3
 (50 8)  (758 184)  (758 184)  Cascade bit: LH_LC04_inmux02_5

 (26 9)  (734 185)  (734 185)  routing T_14_11.lc_trk_g2_6 <X> T_14_11.wire_logic_cluster/lc_4/in_0
 (28 9)  (736 185)  (736 185)  routing T_14_11.lc_trk_g2_6 <X> T_14_11.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 185)  (737 185)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (31 9)  (739 185)  (739 185)  routing T_14_11.lc_trk_g1_2 <X> T_14_11.wire_logic_cluster/lc_4/in_3
 (42 9)  (750 185)  (750 185)  LC_4 Logic Functioning bit
 (47 9)  (755 185)  (755 185)  Enable bit of Mux _out_links/OutMux8_4 => wire_logic_cluster/lc_4/out sp4_h_r_40
 (14 10)  (722 186)  (722 186)  routing T_14_11.wire_logic_cluster/lc_4/out <X> T_14_11.lc_trk_g2_4
 (17 10)  (725 186)  (725 186)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (726 186)  (726 186)  routing T_14_11.wire_logic_cluster/lc_5/out <X> T_14_11.lc_trk_g2_5
 (22 10)  (730 186)  (730 186)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (25 10)  (733 186)  (733 186)  routing T_14_11.wire_logic_cluster/lc_6/out <X> T_14_11.lc_trk_g2_6
 (26 10)  (734 186)  (734 186)  routing T_14_11.lc_trk_g3_6 <X> T_14_11.wire_logic_cluster/lc_5/in_0
 (27 10)  (735 186)  (735 186)  routing T_14_11.lc_trk_g1_7 <X> T_14_11.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 186)  (737 186)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (738 186)  (738 186)  routing T_14_11.lc_trk_g1_7 <X> T_14_11.wire_logic_cluster/lc_5/in_1
 (32 10)  (740 186)  (740 186)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (742 186)  (742 186)  routing T_14_11.lc_trk_g1_3 <X> T_14_11.wire_logic_cluster/lc_5/in_3
 (37 10)  (745 186)  (745 186)  LC_5 Logic Functioning bit
 (38 10)  (746 186)  (746 186)  LC_5 Logic Functioning bit
 (39 10)  (747 186)  (747 186)  LC_5 Logic Functioning bit
 (45 10)  (753 186)  (753 186)  LC_5 Logic Functioning bit
 (50 10)  (758 186)  (758 186)  Cascade bit: LH_LC05_inmux02_5

 (17 11)  (725 187)  (725 187)  Enable bit of Mux _local_links/g2_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g2_4
 (21 11)  (729 187)  (729 187)  routing T_14_11.sp4_r_v_b_39 <X> T_14_11.lc_trk_g2_7
 (22 11)  (730 187)  (730 187)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 11)  (734 187)  (734 187)  routing T_14_11.lc_trk_g3_6 <X> T_14_11.wire_logic_cluster/lc_5/in_0
 (27 11)  (735 187)  (735 187)  routing T_14_11.lc_trk_g3_6 <X> T_14_11.wire_logic_cluster/lc_5/in_0
 (28 11)  (736 187)  (736 187)  routing T_14_11.lc_trk_g3_6 <X> T_14_11.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 187)  (737 187)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (30 11)  (738 187)  (738 187)  routing T_14_11.lc_trk_g1_7 <X> T_14_11.wire_logic_cluster/lc_5/in_1
 (31 11)  (739 187)  (739 187)  routing T_14_11.lc_trk_g1_3 <X> T_14_11.wire_logic_cluster/lc_5/in_3
 (36 11)  (744 187)  (744 187)  LC_5 Logic Functioning bit
 (37 11)  (745 187)  (745 187)  LC_5 Logic Functioning bit
 (38 11)  (746 187)  (746 187)  LC_5 Logic Functioning bit
 (39 11)  (747 187)  (747 187)  LC_5 Logic Functioning bit
 (15 12)  (723 188)  (723 188)  routing T_14_11.rgt_op_1 <X> T_14_11.lc_trk_g3_1
 (17 12)  (725 188)  (725 188)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (726 188)  (726 188)  routing T_14_11.rgt_op_1 <X> T_14_11.lc_trk_g3_1
 (25 12)  (733 188)  (733 188)  routing T_14_11.wire_logic_cluster/lc_2/out <X> T_14_11.lc_trk_g3_2
 (26 12)  (734 188)  (734 188)  routing T_14_11.lc_trk_g0_4 <X> T_14_11.wire_logic_cluster/lc_6/in_0
 (28 12)  (736 188)  (736 188)  routing T_14_11.lc_trk_g2_5 <X> T_14_11.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 188)  (737 188)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (738 188)  (738 188)  routing T_14_11.lc_trk_g2_5 <X> T_14_11.wire_logic_cluster/lc_6/in_1
 (31 12)  (739 188)  (739 188)  routing T_14_11.lc_trk_g3_4 <X> T_14_11.wire_logic_cluster/lc_6/in_3
 (32 12)  (740 188)  (740 188)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (741 188)  (741 188)  routing T_14_11.lc_trk_g3_4 <X> T_14_11.wire_logic_cluster/lc_6/in_3
 (34 12)  (742 188)  (742 188)  routing T_14_11.lc_trk_g3_4 <X> T_14_11.wire_logic_cluster/lc_6/in_3
 (22 13)  (730 189)  (730 189)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (29 13)  (737 189)  (737 189)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (41 13)  (749 189)  (749 189)  LC_6 Logic Functioning bit
 (43 13)  (751 189)  (751 189)  LC_6 Logic Functioning bit
 (14 14)  (722 190)  (722 190)  routing T_14_11.rgt_op_4 <X> T_14_11.lc_trk_g3_4
 (15 14)  (723 190)  (723 190)  routing T_14_11.tnr_op_5 <X> T_14_11.lc_trk_g3_5
 (17 14)  (725 190)  (725 190)  Enable bit of Mux _local_links/g3_mux_5 => tnr_op_5 lc_trk_g3_5
 (22 14)  (730 190)  (730 190)  Enable bit of Mux _local_links/g3_mux_7 => tnr_op_7 lc_trk_g3_7
 (24 14)  (732 190)  (732 190)  routing T_14_11.tnr_op_7 <X> T_14_11.lc_trk_g3_7
 (27 14)  (735 190)  (735 190)  routing T_14_11.lc_trk_g3_5 <X> T_14_11.wire_logic_cluster/lc_7/in_1
 (28 14)  (736 190)  (736 190)  routing T_14_11.lc_trk_g3_5 <X> T_14_11.wire_logic_cluster/lc_7/in_1
 (29 14)  (737 190)  (737 190)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (738 190)  (738 190)  routing T_14_11.lc_trk_g3_5 <X> T_14_11.wire_logic_cluster/lc_7/in_1
 (31 14)  (739 190)  (739 190)  routing T_14_11.lc_trk_g3_7 <X> T_14_11.wire_logic_cluster/lc_7/in_3
 (32 14)  (740 190)  (740 190)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (741 190)  (741 190)  routing T_14_11.lc_trk_g3_7 <X> T_14_11.wire_logic_cluster/lc_7/in_3
 (34 14)  (742 190)  (742 190)  routing T_14_11.lc_trk_g3_7 <X> T_14_11.wire_logic_cluster/lc_7/in_3
 (36 14)  (744 190)  (744 190)  LC_7 Logic Functioning bit
 (15 15)  (723 191)  (723 191)  routing T_14_11.rgt_op_4 <X> T_14_11.lc_trk_g3_4
 (17 15)  (725 191)  (725 191)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (22 15)  (730 191)  (730 191)  Enable bit of Mux _local_links/g3_mux_6 => tnr_op_6 lc_trk_g3_6
 (24 15)  (732 191)  (732 191)  routing T_14_11.tnr_op_6 <X> T_14_11.lc_trk_g3_6
 (29 15)  (737 191)  (737 191)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0
 (31 15)  (739 191)  (739 191)  routing T_14_11.lc_trk_g3_7 <X> T_14_11.wire_logic_cluster/lc_7/in_3
 (32 15)  (740 191)  (740 191)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_2 input_2_7
 (33 15)  (741 191)  (741 191)  routing T_14_11.lc_trk_g3_2 <X> T_14_11.input_2_7
 (34 15)  (742 191)  (742 191)  routing T_14_11.lc_trk_g3_2 <X> T_14_11.input_2_7
 (35 15)  (743 191)  (743 191)  routing T_14_11.lc_trk_g3_2 <X> T_14_11.input_2_7


LogicTile_15_11

 (0 2)  (762 178)  (762 178)  routing T_15_11.glb_netwk_3 <X> T_15_11.wire_logic_cluster/lc_7/clk
 (2 2)  (764 178)  (764 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (776 178)  (776 178)  routing T_15_11.lft_op_4 <X> T_15_11.lc_trk_g0_4
 (21 2)  (783 178)  (783 178)  routing T_15_11.lft_op_7 <X> T_15_11.lc_trk_g0_7
 (22 2)  (784 178)  (784 178)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (786 178)  (786 178)  routing T_15_11.lft_op_7 <X> T_15_11.lc_trk_g0_7
 (28 2)  (790 178)  (790 178)  routing T_15_11.lc_trk_g2_4 <X> T_15_11.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 178)  (791 178)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (792 178)  (792 178)  routing T_15_11.lc_trk_g2_4 <X> T_15_11.wire_logic_cluster/lc_1/in_1
 (32 2)  (794 178)  (794 178)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (795 178)  (795 178)  routing T_15_11.lc_trk_g3_1 <X> T_15_11.wire_logic_cluster/lc_1/in_3
 (34 2)  (796 178)  (796 178)  routing T_15_11.lc_trk_g3_1 <X> T_15_11.wire_logic_cluster/lc_1/in_3
 (36 2)  (798 178)  (798 178)  LC_1 Logic Functioning bit
 (39 2)  (801 178)  (801 178)  LC_1 Logic Functioning bit
 (41 2)  (803 178)  (803 178)  LC_1 Logic Functioning bit
 (42 2)  (804 178)  (804 178)  LC_1 Logic Functioning bit
 (45 2)  (807 178)  (807 178)  LC_1 Logic Functioning bit
 (0 3)  (762 179)  (762 179)  routing T_15_11.glb_netwk_3 <X> T_15_11.wire_logic_cluster/lc_7/clk
 (15 3)  (777 179)  (777 179)  routing T_15_11.lft_op_4 <X> T_15_11.lc_trk_g0_4
 (17 3)  (779 179)  (779 179)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (22 3)  (784 179)  (784 179)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (786 179)  (786 179)  routing T_15_11.top_op_6 <X> T_15_11.lc_trk_g0_6
 (25 3)  (787 179)  (787 179)  routing T_15_11.top_op_6 <X> T_15_11.lc_trk_g0_6
 (36 3)  (798 179)  (798 179)  LC_1 Logic Functioning bit
 (39 3)  (801 179)  (801 179)  LC_1 Logic Functioning bit
 (41 3)  (803 179)  (803 179)  LC_1 Logic Functioning bit
 (42 3)  (804 179)  (804 179)  LC_1 Logic Functioning bit
 (14 6)  (776 182)  (776 182)  routing T_15_11.lft_op_4 <X> T_15_11.lc_trk_g1_4
 (12 7)  (774 183)  (774 183)  routing T_15_11.sp4_h_l_40 <X> T_15_11.sp4_v_t_40
 (15 7)  (777 183)  (777 183)  routing T_15_11.lft_op_4 <X> T_15_11.lc_trk_g1_4
 (17 7)  (779 183)  (779 183)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (26 8)  (788 184)  (788 184)  routing T_15_11.lc_trk_g0_6 <X> T_15_11.wire_logic_cluster/lc_4/in_0
 (29 8)  (791 184)  (791 184)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (792 184)  (792 184)  routing T_15_11.lc_trk_g0_7 <X> T_15_11.wire_logic_cluster/lc_4/in_1
 (31 8)  (793 184)  (793 184)  routing T_15_11.lc_trk_g1_4 <X> T_15_11.wire_logic_cluster/lc_4/in_3
 (32 8)  (794 184)  (794 184)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (796 184)  (796 184)  routing T_15_11.lc_trk_g1_4 <X> T_15_11.wire_logic_cluster/lc_4/in_3
 (35 8)  (797 184)  (797 184)  routing T_15_11.lc_trk_g2_4 <X> T_15_11.input_2_4
 (39 8)  (801 184)  (801 184)  LC_4 Logic Functioning bit
 (40 8)  (802 184)  (802 184)  LC_4 Logic Functioning bit
 (41 8)  (803 184)  (803 184)  LC_4 Logic Functioning bit
 (45 8)  (807 184)  (807 184)  LC_4 Logic Functioning bit
 (26 9)  (788 185)  (788 185)  routing T_15_11.lc_trk_g0_6 <X> T_15_11.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 185)  (791 185)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (30 9)  (792 185)  (792 185)  routing T_15_11.lc_trk_g0_7 <X> T_15_11.wire_logic_cluster/lc_4/in_1
 (32 9)  (794 185)  (794 185)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (795 185)  (795 185)  routing T_15_11.lc_trk_g2_4 <X> T_15_11.input_2_4
 (38 9)  (800 185)  (800 185)  LC_4 Logic Functioning bit
 (39 9)  (801 185)  (801 185)  LC_4 Logic Functioning bit
 (40 9)  (802 185)  (802 185)  LC_4 Logic Functioning bit
 (41 9)  (803 185)  (803 185)  LC_4 Logic Functioning bit
 (14 10)  (776 186)  (776 186)  routing T_15_11.wire_logic_cluster/lc_4/out <X> T_15_11.lc_trk_g2_4
 (17 11)  (779 187)  (779 187)  Enable bit of Mux _local_links/g2_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g2_4
 (17 12)  (779 188)  (779 188)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (780 188)  (780 188)  routing T_15_11.wire_logic_cluster/lc_1/out <X> T_15_11.lc_trk_g3_1
 (26 12)  (788 188)  (788 188)  routing T_15_11.lc_trk_g0_4 <X> T_15_11.wire_logic_cluster/lc_6/in_0
 (29 12)  (791 188)  (791 188)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (792 188)  (792 188)  routing T_15_11.lc_trk_g0_7 <X> T_15_11.wire_logic_cluster/lc_6/in_1
 (31 12)  (793 188)  (793 188)  routing T_15_11.lc_trk_g3_6 <X> T_15_11.wire_logic_cluster/lc_6/in_3
 (32 12)  (794 188)  (794 188)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (795 188)  (795 188)  routing T_15_11.lc_trk_g3_6 <X> T_15_11.wire_logic_cluster/lc_6/in_3
 (34 12)  (796 188)  (796 188)  routing T_15_11.lc_trk_g3_6 <X> T_15_11.wire_logic_cluster/lc_6/in_3
 (35 12)  (797 188)  (797 188)  routing T_15_11.lc_trk_g0_6 <X> T_15_11.input_2_6
 (37 12)  (799 188)  (799 188)  LC_6 Logic Functioning bit
 (38 12)  (800 188)  (800 188)  LC_6 Logic Functioning bit
 (39 12)  (801 188)  (801 188)  LC_6 Logic Functioning bit
 (43 12)  (805 188)  (805 188)  LC_6 Logic Functioning bit
 (45 12)  (807 188)  (807 188)  LC_6 Logic Functioning bit
 (29 13)  (791 189)  (791 189)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (792 189)  (792 189)  routing T_15_11.lc_trk_g0_7 <X> T_15_11.wire_logic_cluster/lc_6/in_1
 (31 13)  (793 189)  (793 189)  routing T_15_11.lc_trk_g3_6 <X> T_15_11.wire_logic_cluster/lc_6/in_3
 (32 13)  (794 189)  (794 189)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_6 input_2_6
 (35 13)  (797 189)  (797 189)  routing T_15_11.lc_trk_g0_6 <X> T_15_11.input_2_6
 (36 13)  (798 189)  (798 189)  LC_6 Logic Functioning bit
 (37 13)  (799 189)  (799 189)  LC_6 Logic Functioning bit
 (38 13)  (800 189)  (800 189)  LC_6 Logic Functioning bit
 (39 13)  (801 189)  (801 189)  LC_6 Logic Functioning bit
 (46 13)  (808 189)  (808 189)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (25 14)  (787 190)  (787 190)  routing T_15_11.wire_logic_cluster/lc_6/out <X> T_15_11.lc_trk_g3_6
 (22 15)  (784 191)  (784 191)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_16_11

 (10 10)  (826 186)  (826 186)  routing T_16_11.sp4_v_b_2 <X> T_16_11.sp4_h_l_42


LogicTile_17_11

 (3 13)  (877 189)  (877 189)  routing T_17_11.sp12_h_l_22 <X> T_17_11.sp12_h_r_1


LogicTile_18_11

 (8 0)  (936 176)  (936 176)  routing T_18_11.sp4_h_l_36 <X> T_18_11.sp4_h_r_1


LogicTile_22_11

 (8 9)  (1152 185)  (1152 185)  routing T_22_11.sp4_h_l_36 <X> T_22_11.sp4_v_b_7
 (9 9)  (1153 185)  (1153 185)  routing T_22_11.sp4_h_l_36 <X> T_22_11.sp4_v_b_7
 (10 9)  (1154 185)  (1154 185)  routing T_22_11.sp4_h_l_36 <X> T_22_11.sp4_v_b_7


LogicTile_26_11

 (2 10)  (1350 186)  (1350 186)  Enable bit of Mux _span_links/cross_mux_horz_9 => sp12_h_l_17 sp4_h_r_21


LogicTile_29_11

 (11 0)  (1521 176)  (1521 176)  routing T_29_11.sp4_h_l_45 <X> T_29_11.sp4_v_b_2
 (13 0)  (1523 176)  (1523 176)  routing T_29_11.sp4_h_l_45 <X> T_29_11.sp4_v_b_2
 (12 1)  (1522 177)  (1522 177)  routing T_29_11.sp4_h_l_45 <X> T_29_11.sp4_v_b_2


LogicTile_12_10

 (22 5)  (622 165)  (622 165)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_2 lc_trk_g1_2
 (22 14)  (622 174)  (622 174)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_t_12 lc_trk_g3_7
 (23 14)  (623 174)  (623 174)  routing T_12_10.sp12_v_t_12 <X> T_12_10.lc_trk_g3_7
 (31 14)  (631 174)  (631 174)  routing T_12_10.lc_trk_g3_7 <X> T_12_10.wire_logic_cluster/lc_7/in_3
 (32 14)  (632 174)  (632 174)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (633 174)  (633 174)  routing T_12_10.lc_trk_g3_7 <X> T_12_10.wire_logic_cluster/lc_7/in_3
 (34 14)  (634 174)  (634 174)  routing T_12_10.lc_trk_g3_7 <X> T_12_10.wire_logic_cluster/lc_7/in_3
 (36 14)  (636 174)  (636 174)  LC_7 Logic Functioning bit
 (38 14)  (638 174)  (638 174)  LC_7 Logic Functioning bit
 (40 14)  (640 174)  (640 174)  LC_7 Logic Functioning bit
 (41 14)  (641 174)  (641 174)  LC_7 Logic Functioning bit
 (42 14)  (642 174)  (642 174)  LC_7 Logic Functioning bit
 (43 14)  (643 174)  (643 174)  LC_7 Logic Functioning bit
 (47 14)  (647 174)  (647 174)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (26 15)  (626 175)  (626 175)  routing T_12_10.lc_trk_g1_2 <X> T_12_10.wire_logic_cluster/lc_7/in_0
 (27 15)  (627 175)  (627 175)  routing T_12_10.lc_trk_g1_2 <X> T_12_10.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 175)  (629 175)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_2 wire_logic_cluster/lc_7/in_0
 (31 15)  (631 175)  (631 175)  routing T_12_10.lc_trk_g3_7 <X> T_12_10.wire_logic_cluster/lc_7/in_3
 (37 15)  (637 175)  (637 175)  LC_7 Logic Functioning bit
 (39 15)  (639 175)  (639 175)  LC_7 Logic Functioning bit
 (40 15)  (640 175)  (640 175)  LC_7 Logic Functioning bit
 (41 15)  (641 175)  (641 175)  LC_7 Logic Functioning bit
 (42 15)  (642 175)  (642 175)  LC_7 Logic Functioning bit
 (43 15)  (643 175)  (643 175)  LC_7 Logic Functioning bit


LogicTile_16_10

 (19 2)  (835 162)  (835 162)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15


LogicTile_21_10

 (3 13)  (1093 173)  (1093 173)  routing T_21_10.sp12_h_l_22 <X> T_21_10.sp12_h_r_1


LogicTile_26_10

 (1 3)  (1349 163)  (1349 163)  Enable bit of Mux _span_links/cross_mux_horz_5 => sp12_h_r_10 sp4_h_l_4


LogicTile_29_10

 (4 1)  (1514 161)  (1514 161)  routing T_29_10.sp4_h_l_41 <X> T_29_10.sp4_h_r_0
 (6 1)  (1516 161)  (1516 161)  routing T_29_10.sp4_h_l_41 <X> T_29_10.sp4_h_r_0


IO_Tile_33_10

 (13 7)  (1739 167)  (1739 167)  routing T_33_10.span4_horz_37 <X> T_33_10.span4_vert_b_2


IO_Tile_0_9



LogicTile_1_9



LogicTile_2_9



LogicTile_3_9



LogicTile_4_9

 (3 6)  (183 150)  (183 150)  routing T_4_9.sp12_v_b_0 <X> T_4_9.sp12_v_t_23


LogicTile_5_9



LogicTile_6_9



LogicTile_7_9



RAM_Tile_8_9



LogicTile_9_9



LogicTile_10_9



LogicTile_11_9



LogicTile_12_9

 (7 12)  (607 156)  (607 156)  Column buffer control bit: LH_colbuf_cntl_5

 (7 15)  (607 159)  (607 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_13_9

 (7 15)  (661 159)  (661 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_14_9

 (7 10)  (715 154)  (715 154)  Column buffer control bit: LH_colbuf_cntl_3

 (7 15)  (715 159)  (715 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_15_9

 (7 10)  (769 154)  (769 154)  Column buffer control bit: LH_colbuf_cntl_3

 (7 12)  (769 156)  (769 156)  Column buffer control bit: LH_colbuf_cntl_5

 (7 15)  (769 159)  (769 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_16_9

 (7 10)  (823 154)  (823 154)  Column buffer control bit: LH_colbuf_cntl_3

 (7 12)  (823 156)  (823 156)  Column buffer control bit: LH_colbuf_cntl_5



LogicTile_17_9



LogicTile_18_9



LogicTile_19_9



LogicTile_20_9



LogicTile_21_9



LogicTile_22_9



LogicTile_23_9



LogicTile_24_9



RAM_Tile_25_9



LogicTile_26_9



LogicTile_27_9



LogicTile_28_9

 (3 6)  (1459 150)  (1459 150)  routing T_28_9.sp12_v_b_0 <X> T_28_9.sp12_v_t_23


LogicTile_29_9



LogicTile_30_9



LogicTile_31_9



LogicTile_32_9



IO_Tile_33_9



IO_Tile_0_8



LogicTile_1_8



LogicTile_2_8



LogicTile_3_8



LogicTile_4_8



LogicTile_5_8

 (11 10)  (245 138)  (245 138)  routing T_5_8.sp4_v_b_0 <X> T_5_8.sp4_v_t_45
 (13 10)  (247 138)  (247 138)  routing T_5_8.sp4_v_b_0 <X> T_5_8.sp4_v_t_45


LogicTile_6_8



LogicTile_7_8



RAM_Tile_8_8



LogicTile_9_8



LogicTile_10_8



LogicTile_11_8



LogicTile_12_8



LogicTile_13_8



LogicTile_14_8



LogicTile_15_8



LogicTile_16_8



LogicTile_17_8



LogicTile_18_8



LogicTile_19_8



LogicTile_20_8



LogicTile_21_8



LogicTile_22_8



LogicTile_23_8



LogicTile_24_8



RAM_Tile_25_8



LogicTile_26_8



LogicTile_27_8



LogicTile_28_8



LogicTile_29_8



LogicTile_30_8



LogicTile_31_8



LogicTile_32_8



IO_Tile_33_8



LogicTile_13_7

 (4 4)  (658 116)  (658 116)  routing T_13_7.sp4_v_t_42 <X> T_13_7.sp4_v_b_3
 (6 4)  (660 116)  (660 116)  routing T_13_7.sp4_v_t_42 <X> T_13_7.sp4_v_b_3


LogicTile_16_7

 (36 10)  (852 122)  (852 122)  LC_5 Logic Functioning bit
 (37 10)  (853 122)  (853 122)  LC_5 Logic Functioning bit
 (38 10)  (854 122)  (854 122)  LC_5 Logic Functioning bit
 (39 10)  (855 122)  (855 122)  LC_5 Logic Functioning bit
 (40 10)  (856 122)  (856 122)  LC_5 Logic Functioning bit
 (41 10)  (857 122)  (857 122)  LC_5 Logic Functioning bit
 (42 10)  (858 122)  (858 122)  LC_5 Logic Functioning bit
 (43 10)  (859 122)  (859 122)  LC_5 Logic Functioning bit
 (36 11)  (852 123)  (852 123)  LC_5 Logic Functioning bit
 (37 11)  (853 123)  (853 123)  LC_5 Logic Functioning bit
 (38 11)  (854 123)  (854 123)  LC_5 Logic Functioning bit
 (39 11)  (855 123)  (855 123)  LC_5 Logic Functioning bit
 (40 11)  (856 123)  (856 123)  LC_5 Logic Functioning bit
 (41 11)  (857 123)  (857 123)  LC_5 Logic Functioning bit
 (42 11)  (858 123)  (858 123)  LC_5 Logic Functioning bit
 (43 11)  (859 123)  (859 123)  LC_5 Logic Functioning bit
 (46 11)  (862 123)  (862 123)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10


LogicTile_20_7

 (8 5)  (1044 117)  (1044 117)  routing T_20_7.sp4_h_l_47 <X> T_20_7.sp4_v_b_4
 (9 5)  (1045 117)  (1045 117)  routing T_20_7.sp4_h_l_47 <X> T_20_7.sp4_v_b_4
 (10 5)  (1046 117)  (1046 117)  routing T_20_7.sp4_h_l_47 <X> T_20_7.sp4_v_b_4


LogicTile_22_7

 (8 13)  (1152 125)  (1152 125)  routing T_22_7.sp4_v_t_42 <X> T_22_7.sp4_v_b_10
 (10 13)  (1154 125)  (1154 125)  routing T_22_7.sp4_v_t_42 <X> T_22_7.sp4_v_b_10


LogicTile_29_7

 (9 13)  (1519 125)  (1519 125)  routing T_29_7.sp4_v_t_39 <X> T_29_7.sp4_v_b_10
 (10 13)  (1520 125)  (1520 125)  routing T_29_7.sp4_v_t_39 <X> T_29_7.sp4_v_b_10


IO_Tile_0_6

 (3 6)  (14 102)  (14 102)  IO control bit: IOLEFT_IE_1

 (16 8)  (1 104)  (1 104)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (17 13)  (0 109)  (0 109)  IOB_1 IO Functioning bit


LogicTile_2_6

 (3 5)  (75 101)  (75 101)  routing T_2_6.sp12_h_l_23 <X> T_2_6.sp12_h_r_0


LogicTile_10_6

 (2 8)  (494 104)  (494 104)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_13_6

 (11 2)  (665 98)  (665 98)  routing T_13_6.sp4_h_l_44 <X> T_13_6.sp4_v_t_39


LogicTile_15_6

 (19 10)  (781 106)  (781 106)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23


IO_Tile_33_6

 (14 7)  (1740 103)  (1740 103)  routing T_33_6.span4_vert_t_14 <X> T_33_6.span4_vert_b_2


IO_Tile_0_5

 (17 2)  (0 82)  (0 82)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (0 83)  (0 83)  IOB_0 IO Functioning bit
 (3 9)  (14 89)  (14 89)  IO control bit: IOLEFT_IE_0



RAM_Tile_8_5

 (3 7)  (399 87)  (399 87)  routing T_8_5.sp12_h_l_23 <X> T_8_5.sp12_v_t_23


LogicTile_20_5

 (3 6)  (1039 86)  (1039 86)  routing T_20_5.sp12_h_r_0 <X> T_20_5.sp12_v_t_23
 (3 7)  (1039 87)  (1039 87)  routing T_20_5.sp12_h_r_0 <X> T_20_5.sp12_v_t_23


LogicTile_24_5

 (3 6)  (1255 86)  (1255 86)  routing T_24_5.sp12_h_r_0 <X> T_24_5.sp12_v_t_23
 (3 7)  (1255 87)  (1255 87)  routing T_24_5.sp12_h_r_0 <X> T_24_5.sp12_v_t_23


LogicTile_32_5

 (3 2)  (1675 82)  (1675 82)  routing T_32_5.sp12_h_r_0 <X> T_32_5.sp12_h_l_23
 (3 3)  (1675 83)  (1675 83)  routing T_32_5.sp12_h_r_0 <X> T_32_5.sp12_h_l_23


IO_Tile_33_5

 (17 1)  (1743 81)  (1743 81)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (1743 83)  (1743 83)  IOB_0 IO Functioning bit
 (17 5)  (1743 85)  (1743 85)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (1728 86)  (1728 86)  IO control bit: IORIGHT_REN_0

 (3 9)  (1729 89)  (1729 89)  IO control bit: IORIGHT_IE_0



IO_Tile_0_4

 (17 2)  (0 66)  (0 66)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (0 67)  (0 67)  IOB_0 IO Functioning bit
 (3 6)  (14 70)  (14 70)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 73)  (14 73)  IO control bit: IOLEFT_IE_0

 (17 9)  (0 73)  (0 73)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (0 77)  (0 77)  IOB_1 IO Functioning bit


LogicTile_2_4

 (2 4)  (74 68)  (74 68)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_5_4

 (6 2)  (240 66)  (240 66)  routing T_5_4.sp4_h_l_42 <X> T_5_4.sp4_v_t_37


LogicTile_6_4

 (3 7)  (291 71)  (291 71)  routing T_6_4.sp12_h_l_23 <X> T_6_4.sp12_v_t_23


IO_Tile_33_4

 (16 0)  (1742 64)  (1742 64)  IOB_0 IO Functioning bit
 (4 2)  (1730 66)  (1730 66)  routing T_33_4.span4_vert_b_10 <X> T_33_4.lc_trk_g0_2
 (5 3)  (1731 67)  (1731 67)  routing T_33_4.span4_vert_b_10 <X> T_33_4.lc_trk_g0_2
 (7 3)  (1733 67)  (1733 67)  Enable bit of Mux _local_links/g0_mux_2 => span4_vert_b_10 lc_trk_g0_2
 (17 3)  (1743 67)  (1743 67)  IOB_0 IO Functioning bit
 (16 4)  (1742 68)  (1742 68)  IOB_0 IO Functioning bit
 (12 5)  (1738 69)  (1738 69)  routing T_33_4.lc_trk_g0_2 <X> T_33_4.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 69)  (1739 69)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 70)  (1728 70)  IO control bit: IORIGHT_REN_0



LogicTile_13_3

 (11 12)  (665 60)  (665 60)  routing T_13_3.sp4_v_t_38 <X> T_13_3.sp4_v_b_11
 (13 12)  (667 60)  (667 60)  routing T_13_3.sp4_v_t_38 <X> T_13_3.sp4_v_b_11


LogicTile_15_3

 (8 1)  (770 49)  (770 49)  routing T_15_3.sp4_v_t_47 <X> T_15_3.sp4_v_b_1
 (10 1)  (772 49)  (772 49)  routing T_15_3.sp4_v_t_47 <X> T_15_3.sp4_v_b_1


LogicTile_20_3

 (4 0)  (1040 48)  (1040 48)  routing T_20_3.sp4_v_t_41 <X> T_20_3.sp4_v_b_0
 (6 0)  (1042 48)  (1042 48)  routing T_20_3.sp4_v_t_41 <X> T_20_3.sp4_v_b_0


LogicTile_22_3

 (8 1)  (1152 49)  (1152 49)  routing T_22_3.sp4_v_t_47 <X> T_22_3.sp4_v_b_1
 (10 1)  (1154 49)  (1154 49)  routing T_22_3.sp4_v_t_47 <X> T_22_3.sp4_v_b_1


LogicTile_29_3

 (9 12)  (1519 60)  (1519 60)  routing T_29_3.sp4_v_t_47 <X> T_29_3.sp4_h_r_10


IO_Tile_33_3

 (3 1)  (1729 49)  (1729 49)  IO control bit: IORIGHT_REN_1

 (5 6)  (1731 54)  (1731 54)  routing T_33_3.span4_horz_47 <X> T_33_3.lc_trk_g0_7
 (6 6)  (1732 54)  (1732 54)  routing T_33_3.span4_horz_47 <X> T_33_3.lc_trk_g0_7
 (7 6)  (1733 54)  (1733 54)  Enable bit of Mux _local_links/g0_mux_7 => span4_horz_47 lc_trk_g0_7
 (8 6)  (1734 54)  (1734 54)  routing T_33_3.span4_horz_47 <X> T_33_3.lc_trk_g0_7
 (8 7)  (1734 55)  (1734 55)  routing T_33_3.span4_horz_47 <X> T_33_3.lc_trk_g0_7
 (13 10)  (1739 58)  (1739 58)  routing T_33_3.lc_trk_g0_7 <X> T_33_3.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 58)  (1742 58)  IOB_1 IO Functioning bit
 (12 11)  (1738 59)  (1738 59)  routing T_33_3.lc_trk_g0_7 <X> T_33_3.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 59)  (1739 59)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 61)  (1743 61)  IOB_1 IO Functioning bit
 (16 14)  (1742 62)  (1742 62)  IOB_1 IO Functioning bit


LogicTile_13_2

 (3 4)  (657 36)  (657 36)  routing T_13_2.sp12_v_t_23 <X> T_13_2.sp12_h_r_0


LogicTile_21_2

 (2 8)  (1092 40)  (1092 40)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_24_2

 (4 12)  (1256 44)  (1256 44)  routing T_24_2.sp4_h_l_44 <X> T_24_2.sp4_v_b_9
 (5 13)  (1257 45)  (1257 45)  routing T_24_2.sp4_h_l_44 <X> T_24_2.sp4_v_b_9


LogicTile_16_1

 (3 6)  (819 22)  (819 22)  routing T_16_1.sp12_h_r_0 <X> T_16_1.sp12_v_t_23
 (3 7)  (819 23)  (819 23)  routing T_16_1.sp12_h_r_0 <X> T_16_1.sp12_v_t_23


LogicTile_28_1

 (3 3)  (1459 19)  (1459 19)  routing T_28_1.sp12_v_b_0 <X> T_28_1.sp12_h_l_23
 (3 6)  (1459 22)  (1459 22)  routing T_28_1.sp12_v_b_0 <X> T_28_1.sp12_v_t_23


GlobalNetwork_0_0

 (0 0)  (870 271)  (870 271)  routing T_0_0.padin_6 <X> T_0_0.glb_netwk_6
 (1 2)  (871 273)  (871 273)  routing T_0_0.padin_5 <X> T_0_0.glb_netwk_5
 (1 3)  (871 272)  (871 272)  routing T_0_0.padin_3 <X> T_0_0.glb_netwk_3


IO_Tile_4_0

 (17 3)  (185 13)  (185 13)  IOB_0 IO Functioning bit
 (17 5)  (185 10)  (185 10)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_16
 (3 9)  (207 6)  (207 6)  IO control bit: IODOWN_IE_0



IO_Tile_13_0

 (5 2)  (671 12)  (671 12)  routing T_13_0.span4_vert_35 <X> T_13_0.lc_trk_g0_3
 (6 2)  (672 12)  (672 12)  routing T_13_0.span4_vert_35 <X> T_13_0.lc_trk_g0_3
 (7 2)  (673 12)  (673 12)  Enable bit of Mux _local_links/g0_mux_3 => span4_vert_35 lc_trk_g0_3
 (8 2)  (674 12)  (674 12)  routing T_13_0.span4_vert_35 <X> T_13_0.lc_trk_g0_3
 (14 4)  (690 11)  (690 11)  routing T_13_0.lc_trk_g0_3 <X> T_13_0.fabout
 (15 4)  (691 11)  (691 11)  Enable bit of Mux _fablink/Mux => lc_trk_g0_3 fabout


IO_Tile_14_0

 (3 2)  (735 12)  (735 12)  PLL config bit: CLOCK_T_14_0_IODOWN_cf_bit_5

 (2 4)  (734 11)  (734 11)  PLL config bit: CLOCK_T_14_0_IODOWN_cf_bit_7

 (3 4)  (735 11)  (735 11)  PLL config bit: CLOCK_T_14_0_IODOWN_cf_bit_8

 (3 5)  (735 10)  (735 10)  PLL config bit: CLOCK_T_14_0_IODOWN_cf_bit_6



IO_Tile_15_0

 (13 1)  (797 14)  (797 14)  routing T_15_0.span4_vert_25 <X> T_15_0.span4_horz_r_0
 (2 2)  (788 12)  (788 12)  PLL config bit: CLOCK_T_15_0_IODOWN_cf_bit_4

 (3 3)  (789 13)  (789 13)  PLL config bit: CLOCK_T_15_0_IODOWN_cf_bit_3

 (2 4)  (788 11)  (788 11)  PLL config bit: CLOCK_T_15_0_IODOWN_cf_bit_7

 (3 5)  (789 10)  (789 10)  PLL config bit: CLOCK_T_15_0_IODOWN_cf_bit_6



IO_Tile_16_0

 (16 0)  (820 15)  (820 15)  IOB_0 IO Functioning bit
 (3 2)  (843 12)  (843 12)  PLL config bit: CLOCK_T_16_0_IODOWN_cf_bit_5

 (17 3)  (821 13)  (821 13)  IOB_0 IO Functioning bit
 (13 4)  (851 11)  (851 11)  routing T_16_0.lc_trk_g0_4 <X> T_16_0.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (820 11)  (820 11)  IOB_0 IO Functioning bit
 (4 5)  (832 10)  (832 10)  routing T_16_0.span4_horz_r_4 <X> T_16_0.lc_trk_g0_4
 (5 5)  (833 10)  (833 10)  routing T_16_0.span4_horz_r_4 <X> T_16_0.lc_trk_g0_4
 (7 5)  (835 10)  (835 10)  Enable bit of Mux _local_links/g0_mux_4 => span4_horz_r_4 lc_trk_g0_4
 (13 5)  (851 10)  (851 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (842 8)  (842 8)  IO control bit: GIODOWN1_REN_0

 (17 13)  (821 2)  (821 2)  IOB_1 IO Functioning bit


IO_Tile_17_0

 (17 3)  (879 13)  (879 13)  IOB_0 IO Functioning bit
 (2 6)  (900 8)  (900 8)  IO control bit: GIODOWN0_REN_0

 (3 9)  (901 6)  (901 6)  IO control bit: GIODOWN0_IE_0



IO_Tile_18_0

 (2 0)  (954 15)  (954 15)  PLL config bit: CLOCK_T_18_0_IODOWN_cf_bit_1

 (3 2)  (955 12)  (955 12)  PLL config bit: CLOCK_T_18_0_IODOWN_cf_bit_5



IO_Tile_20_0

 (15 4)  (1073 11)  (1073 11)  Enable bit of Mux _fablink/Mux => lc_trk_g1_0 fabout
 (14 5)  (1072 10)  (1072 10)  routing T_20_0.lc_trk_g1_0 <X> T_20_0.fabout
 (4 9)  (1052 6)  (1052 6)  routing T_20_0.span4_vert_24 <X> T_20_0.lc_trk_g1_0
 (5 9)  (1053 6)  (1053 6)  routing T_20_0.span4_vert_24 <X> T_20_0.lc_trk_g1_0
 (6 9)  (1054 6)  (1054 6)  routing T_20_0.span4_vert_24 <X> T_20_0.lc_trk_g1_0
 (7 9)  (1055 6)  (1055 6)  Enable bit of Mux _local_links/g1_mux_0 => span4_vert_24 lc_trk_g1_0


IO_Tile_22_0

 (5 0)  (1161 15)  (1161 15)  routing T_22_0.span4_vert_25 <X> T_22_0.lc_trk_g0_1
 (6 0)  (1162 15)  (1162 15)  routing T_22_0.span4_vert_25 <X> T_22_0.lc_trk_g0_1
 (7 0)  (1163 15)  (1163 15)  Enable bit of Mux _local_links/g0_mux_1 => span4_vert_25 lc_trk_g0_1
 (3 1)  (1171 14)  (1171 14)  IO control bit: BIODOWN_REN_1

 (8 1)  (1164 14)  (1164 14)  routing T_22_0.span4_vert_25 <X> T_22_0.lc_trk_g0_1
 (16 10)  (1148 4)  (1148 4)  IOB_1 IO Functioning bit
 (13 11)  (1179 5)  (1179 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1149 2)  (1149 2)  IOB_1 IO Functioning bit
 (16 14)  (1148 0)  (1148 0)  IOB_1 IO Functioning bit


IO_Tile_24_0

 (16 0)  (1256 15)  (1256 15)  IOB_0 IO Functioning bit
 (17 3)  (1257 13)  (1257 13)  IOB_0 IO Functioning bit
 (13 4)  (1287 11)  (1287 11)  routing T_24_0.lc_trk_g0_4 <X> T_24_0.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1256 11)  (1256 11)  IOB_0 IO Functioning bit
 (5 5)  (1269 10)  (1269 10)  routing T_24_0.span4_vert_20 <X> T_24_0.lc_trk_g0_4
 (6 5)  (1270 10)  (1270 10)  routing T_24_0.span4_vert_20 <X> T_24_0.lc_trk_g0_4
 (7 5)  (1271 10)  (1271 10)  Enable bit of Mux _local_links/g0_mux_4 => span4_vert_20 lc_trk_g0_4
 (13 5)  (1287 10)  (1287 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1278 8)  (1278 8)  IO control bit: IODOWN_REN_0



IO_Tile_28_0

 (17 1)  (1461 14)  (1461 14)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_0
 (17 3)  (1461 13)  (1461 13)  IOB_0 IO Functioning bit
 (17 5)  (1461 10)  (1461 10)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_16
 (2 6)  (1482 8)  (1482 8)  IO control bit: IODOWN_REN_0

 (3 9)  (1483 6)  (1483 6)  IO control bit: IODOWN_IE_0


