// Seed: 3972474050
module module_0;
  wire id_1;
  assign module_2.id_7 = 0;
  assign id_1 = {id_1, id_1};
endmodule
module module_1 (
    input tri0 id_0,
    input uwire id_1,
    input tri id_2,
    output wire id_3,
    output tri0 id_4,
    input uwire id_5,
    output supply0 id_6
);
  logic [1 : 1 'b0] id_8 = 1;
  module_0 modCall_1 ();
endmodule
module module_0 (
    input uwire id_0,
    output uwire id_1,
    input supply1 id_2,
    input tri id_3,
    input supply1 id_4,
    output wand module_2,
    input supply0 id_6,
    input tri1 id_7
);
  assign id_1 = 1'b0 ? -1 : 1'd0;
  assign id_5 = id_7 ? id_3 : id_4;
  module_0 modCall_1 ();
  always force id_1 = id_4;
endmodule
