\hypertarget{classStaticInst}{
\section{クラス StaticInst}
\label{classStaticInst}\index{StaticInst@{StaticInst}}
}


{\ttfamily \#include $<$static\_\-inst.hh$>$}StaticInstに対する継承グラフ:\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[height=12cm]{classStaticInst}
\end{center}
\end{figure}
\subsection*{Public 型}
\begin{DoxyCompactItemize}
\item 
enum \{ \hyperlink{classStaticInst_a16685eea158879e41b101ca3634de462a17b78fe104e3bf28fca535a040514084}{MaxInstSrcRegs} =  TheISA::MaxInstSrcRegs, 
\hyperlink{classStaticInst_a16685eea158879e41b101ca3634de462a6a2e9b17a83d01eb4ee6bbdd739be9eb}{MaxInstDestRegs} =  TheISA::MaxInstDestRegs
 \}
\item 
typedef TheISA::ExtMachInst \hyperlink{classStaticInst_a5605d4fc727eae9e595325c90c0ec108}{ExtMachInst}
\begin{DoxyCompactList}\small\item\em Binary extended machine instruction type. \item\end{DoxyCompactList}\item 
typedef TheISA::RegIndex \hyperlink{classStaticInst_a36d25e03e43fa3bb4c5482cbefe5e0fb}{RegIndex}
\begin{DoxyCompactList}\small\item\em Logical register index type. \item\end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Public メソッド}
\begin{DoxyCompactItemize}
\item 
void \hyperlink{classStaticInst_a1329ca2535b328d75f1cbedb80ec1e0e}{setLastMicroop} ()
\item 
void \hyperlink{classStaticInst_a962e50e6bada636e2fee41feb5650da8}{setDelayedCommit} ()
\item 
void \hyperlink{classStaticInst_a5e243c09e123ab8dacf60d9bf8b12283}{setFlag} (\hyperlink{classFlags}{Flags} f)
\item 
OpClass \hyperlink{classStaticInst_aa4919f97cae20d4d82391c1fc6d5fda6}{opClass} () const 
\begin{DoxyCompactList}\small\item\em Operation class. Used to select appropriate function unit in issue. \item\end{DoxyCompactList}\item 
\hyperlink{classStaticInst_a36d25e03e43fa3bb4c5482cbefe5e0fb}{RegIndex} \hyperlink{classStaticInst_ae5a1a6d72f40f715253b91e32b3caad2}{destRegIdx} (int i) const 
\item 
\hyperlink{classStaticInst_a36d25e03e43fa3bb4c5482cbefe5e0fb}{RegIndex} \hyperlink{classStaticInst_a9353aea3dfe673b88a4a96163d58759f}{srcRegIdx} (int i) const 
\item 
virtual const \hyperlink{classRefCountingPtr}{StaticInstPtr} \& \hyperlink{classStaticInst_ad814fb0b7773dc1fae7dffac00156583}{eaCompInst} () const 
\item 
virtual const \hyperlink{classRefCountingPtr}{StaticInstPtr} \& \hyperlink{classStaticInst_ad80579a806c548f2fc2ec4fd12236f36}{memAccInst} () const 
\item 
virtual \hyperlink{classStaticInst_ae03a0a2cb317b469b56cd94cf0a66f15}{$\sim$StaticInst} ()
\item 
virtual void \hyperlink{classStaticInst_afcd40c91dfbadd47b31d4ce2fc7fa777}{advancePC} (TheISA::PCState \&pcState) const =0
\item 
virtual \hyperlink{classRefCountingPtr}{StaticInstPtr} \hyperlink{classStaticInst_aa5c7e6f7323850b84dbf5b8e47856173}{fetchMicroop} (\hyperlink{base_2types_8hh_adfb4d8b20c5abc8be73dd367b16f2d57}{MicroPC} upc) const 
\item 
virtual TheISA::PCState \hyperlink{classStaticInst_af76ec8f94f2e86f19e751e75cc39acaa}{branchTarget} (const TheISA::PCState \&pc) const 
\item 
virtual TheISA::PCState \hyperlink{classStaticInst_ad126194d9e34405bfc297b8b028f640d}{branchTarget} (\hyperlink{classThreadContext}{ThreadContext} $\ast$tc) const 
\item 
bool \hyperlink{classStaticInst_a2db4eab463c2d474648251de42a1b5e6}{hasBranchTarget} (const TheISA::PCState \&pc, \hyperlink{classThreadContext}{ThreadContext} $\ast$tc, TheISA::PCState \&tgt) const 
\item 
virtual const std::string \& \hyperlink{classStaticInst_acce45da56f8154aec68848514c4f819f}{disassemble} (\hyperlink{base_2types_8hh_af1bb03d6a4ee096394a6749f0a169232}{Addr} pc, const SymbolTable $\ast$symtab=0) const 
\item 
void \hyperlink{classStaticInst_a075612781e45266370c86be07b9086f2}{printFlags} (std::ostream \&outs, const std::string \&separator) const 
\item 
std::string \hyperlink{classStaticInst_ac0fc966d4386ddb71d99361e3fccb311}{getName} ()
\begin{DoxyCompactList}\small\item\em Return name of machine instruction. \item\end{DoxyCompactList}\end{DoxyCompactItemize}
\begin{Indent}{\bf Register information.}\par
{\em \label{_amgrp94a7efef3e08518a5eecac7cdd492527}
 The sum of \hyperlink{classStaticInst_a7ec0ad00d322ae83bc5fae443ef04323}{numFPDestRegs()} and \hyperlink{classStaticInst_a3935410f8201e0afd0f8e459f838b463}{numIntDestRegs()} equals \hyperlink{classStaticInst_ab7e23352b3d45a982dfeb799030f87d0}{numDestRegs()}. The former two functions are used to track physical register usage for machines with separate int \& FP reg files. }\begin{DoxyCompactItemize}
\item 
int8\_\-t \hyperlink{classStaticInst_a3902ecc708a6f28e94ee9aa975692915}{numSrcRegs} () const 
\begin{DoxyCompactList}\small\item\em Number of source registers. \item\end{DoxyCompactList}\item 
int8\_\-t \hyperlink{classStaticInst_ab7e23352b3d45a982dfeb799030f87d0}{numDestRegs} () const 
\begin{DoxyCompactList}\small\item\em Number of destination registers. \item\end{DoxyCompactList}\item 
int8\_\-t \hyperlink{classStaticInst_a7ec0ad00d322ae83bc5fae443ef04323}{numFPDestRegs} () const 
\begin{DoxyCompactList}\small\item\em Number of floating-\/point destination regs. \item\end{DoxyCompactList}\item 
int8\_\-t \hyperlink{classStaticInst_a3935410f8201e0afd0f8e459f838b463}{numIntDestRegs} () const 
\begin{DoxyCompactList}\small\item\em Number of integer destination regs. \item\end{DoxyCompactList}\end{DoxyCompactItemize}
\end{Indent}
\begin{Indent}{\bf Flag accessors.}\par
{\em \label{_amgrpce983375433c37c7bd0600df2f4d8060}
 These functions are used to access the values of the various instruction property flags. See StaticInst::Flags for descriptions of the individual flags. }\begin{DoxyCompactItemize}
\item 
bool \hyperlink{classStaticInst_a45dbb9ace4c729e7bb701ce535fb1667}{isNop} () const 
\item 
bool \hyperlink{classStaticInst_a9b0f2cd082a656c4b5f369b5362c2f5b}{isMemRef} () const 
\item 
bool \hyperlink{classStaticInst_afef57d32aae2e0d962889f6e0537bf31}{isLoad} () const 
\item 
bool \hyperlink{classStaticInst_a75d02c30242181ed8a68f61087c2242d}{isStore} () const 
\item 
bool \hyperlink{classStaticInst_a7023ade89206ed967e6af7397cb744f8}{isStoreConditional} () const 
\item 
bool \hyperlink{classStaticInst_ab7deedfb63be4690f506acd0444dde3a}{isInstPrefetch} () const 
\item 
bool \hyperlink{classStaticInst_abe301c4b09b8eb65bc2203905b1abf53}{isDataPrefetch} () const 
\item 
bool \hyperlink{classStaticInst_a1eef1bb814a1f77346aba1648fb6d1c9}{isPrefetch} () const 
\item 
bool \hyperlink{classStaticInst_a06625615adfaf28305767ac42b1ef0a4}{isInteger} () const 
\item 
bool \hyperlink{classStaticInst_a58024ee3f69c53c47ec5b315b78a7302}{isFloating} () const 
\item 
bool \hyperlink{classStaticInst_aeede7bb34cb5eee4979cd2f6e9f361dc}{isCC} () const 
\item 
bool \hyperlink{classStaticInst_a2ff117edfab9c8486802c441ac331086}{isControl} () const 
\item 
bool \hyperlink{classStaticInst_aa2317a020504e552097abb001847f74c}{isCall} () const 
\item 
bool \hyperlink{classStaticInst_a56f87bc75115f1dcea77803b01f40d2c}{isReturn} () const 
\item 
bool \hyperlink{classStaticInst_ac218ba4230a8cd92999948288a54e14f}{isDirectCtrl} () const 
\item 
bool \hyperlink{classStaticInst_a5dfa427a48589c4c910416a67808510f}{isIndirectCtrl} () const 
\item 
bool \hyperlink{classStaticInst_a941920262acf4437e241c7600b3007ff}{isCondCtrl} () const 
\item 
bool \hyperlink{classStaticInst_af53002b2f11733681e8552aa6805a706}{isUncondCtrl} () const 
\item 
bool \hyperlink{classStaticInst_a50a12c82ee75e53f92c0852ae3ea71e8}{isCondDelaySlot} () const 
\item 
bool \hyperlink{classStaticInst_ae1376a5b7bbe66f8bcf8b3517802c85f}{isThreadSync} () const 
\item 
bool \hyperlink{classStaticInst_a0b876c794e1ed62f664670215da8793f}{isSerializing} () const 
\item 
bool \hyperlink{classStaticInst_aa350b74ea660b6821bd37cd139bd917b}{isSerializeBefore} () const 
\item 
bool \hyperlink{classStaticInst_a4d1c24871e03e495a1841ea16d11a68f}{isSerializeAfter} () const 
\item 
bool \hyperlink{classStaticInst_a11c92e1c9e4b69f9cb64a9794f1fef4c}{isSquashAfter} () const 
\item 
bool \hyperlink{classStaticInst_a8bcffaf6f3c61001c56f6199a3221221}{isMemBarrier} () const 
\item 
bool \hyperlink{classStaticInst_aadc753a9e3a0d5bb33b6551fb3ad5f7e}{isWriteBarrier} () const 
\item 
bool \hyperlink{classStaticInst_af032774c8da8aea2d9d84d5f3f211a7f}{isNonSpeculative} () const 
\item 
bool \hyperlink{classStaticInst_adc9467e7b34e8dff3964c85b66bb1b93}{isQuiesce} () const 
\item 
bool \hyperlink{classStaticInst_aa201775c9e5befb0bf84cdd7b24519b3}{isIprAccess} () const 
\item 
bool \hyperlink{classStaticInst_ae9cbcc655cf8d63153d0c3f8bbf59841}{isUnverifiable} () const 
\item 
bool \hyperlink{classStaticInst_afa3ec9c6fc7c50b26c6811c3bf1bb5f0}{isSyscall} () const 
\item 
bool \hyperlink{classStaticInst_a1f7c99c1d36381c9aff41f00261d06df}{isMacroop} () const 
\item 
bool \hyperlink{classStaticInst_a19f74cdac8afa870418c056c72645187}{isMicroop} () const 
\item 
bool \hyperlink{classStaticInst_aebb2ebf9a7a910fcd247833ab88843b3}{isDelayedCommit} () const 
\item 
bool \hyperlink{classStaticInst_ac600348c1afe65d9299c9635d6ea5773}{isLastMicroop} () const 
\item 
bool \hyperlink{classStaticInst_a937b23736e22f67d6b168c0c029deec4}{isFirstMicroop} () const 
\item 
bool \hyperlink{classStaticInst_a369f5792a76744815dbb1bcba6e25618}{isMicroBranch} () const 
\end{DoxyCompactItemize}
\end{Indent}
\subsection*{Public 変数}
\begin{DoxyCompactItemize}
\item 
const \hyperlink{classStaticInst_a5605d4fc727eae9e595325c90c0ec108}{ExtMachInst} \hyperlink{classStaticInst_a744598b194ca3d4201d9414ce4cc4af4}{machInst}
\begin{DoxyCompactList}\small\item\em The binary machine instruction. \item\end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Static Public 変数}
\begin{DoxyCompactItemize}
\item 
static \hyperlink{classRefCountingPtr}{StaticInstPtr} \hyperlink{classStaticInst_aa793d9793af735f09096369fb17567b6}{nullStaticInstPtr}
\end{DoxyCompactItemize}
\subsection*{Protected メソッド}
\begin{DoxyCompactItemize}
\item 
virtual std::string \hyperlink{classStaticInst_ab4a569d2623620c04f8a52bbd91d63b9}{generateDisassembly} (\hyperlink{base_2types_8hh_af1bb03d6a4ee096394a6749f0a169232}{Addr} pc, const \hyperlink{classSymbolTable}{SymbolTable} $\ast$symtab) const =0
\item 
\hyperlink{classStaticInst_ac0187fed42aee18cd56cec8a03699653}{StaticInst} (const char $\ast$\_\-mnemonic, \hyperlink{classStaticInst_a5605d4fc727eae9e595325c90c0ec108}{ExtMachInst} \_\-machInst, OpClass \_\-\_\-opClass)
\end{DoxyCompactItemize}
\subsection*{Protected 変数}
\begin{DoxyCompactItemize}
\item 
std::bitset$<$ Num\_\-Flags $>$ \hyperlink{classStaticInst_a0bf9c8a3dba6ab3f4a4b1bee48ebd0be}{flags}
\begin{DoxyCompactList}\small\item\em Flag values for this instruction. \item\end{DoxyCompactList}\item 
OpClass \hyperlink{classStaticInst_a4108a1bc5570a7db48a6ab73d0a636d0}{\_\-opClass}
\begin{DoxyCompactList}\small\item\em See \hyperlink{classStaticInst_aa4919f97cae20d4d82391c1fc6d5fda6}{opClass()}. \item\end{DoxyCompactList}\item 
int8\_\-t \hyperlink{classStaticInst_ad7220cef5373cc7d1be744c59cdb7f81}{\_\-numSrcRegs}
\begin{DoxyCompactList}\small\item\em See \hyperlink{classStaticInst_a3902ecc708a6f28e94ee9aa975692915}{numSrcRegs()}. \item\end{DoxyCompactList}\item 
int8\_\-t \hyperlink{classStaticInst_ad6de38545e1fa5e1883b18cc0c69f891}{\_\-numDestRegs}
\begin{DoxyCompactList}\small\item\em See \hyperlink{classStaticInst_ab7e23352b3d45a982dfeb799030f87d0}{numDestRegs()}. \item\end{DoxyCompactList}\item 
\hyperlink{classStaticInst_a36d25e03e43fa3bb4c5482cbefe5e0fb}{RegIndex} \hyperlink{classStaticInst_a157015ade233f4258d3fc3a4febb14f8}{\_\-destRegIdx} \mbox{[}MaxInstDestRegs\mbox{]}
\begin{DoxyCompactList}\small\item\em See \hyperlink{classStaticInst_ae5a1a6d72f40f715253b91e32b3caad2}{destRegIdx()}. \item\end{DoxyCompactList}\item 
\hyperlink{classStaticInst_a36d25e03e43fa3bb4c5482cbefe5e0fb}{RegIndex} \hyperlink{classStaticInst_aa053ba73e4ceeefc0fca46c6791e6a53}{\_\-srcRegIdx} \mbox{[}MaxInstSrcRegs\mbox{]}
\begin{DoxyCompactList}\small\item\em See \hyperlink{classStaticInst_a9353aea3dfe673b88a4a96163d58759f}{srcRegIdx()}. \item\end{DoxyCompactList}\item 
const char $\ast$ \hyperlink{classStaticInst_adfacb526b8ab378bf36f1324303635d0}{mnemonic}
\item 
std::string $\ast$ \hyperlink{classStaticInst_aca407a93c3360ff06d5d52f92583a6e1}{cachedDisassembly}
\end{DoxyCompactItemize}
\begin{Indent}{\bf }\par
{\em \label{_amgrpd41d8cd98f00b204e9800998ecf8427e}
 }\begin{DoxyCompactItemize}
\item 
int8\_\-t \hyperlink{classStaticInst_a4ec6cc7bec2115d9e9cf035b5f1a6417}{\_\-numFPDestRegs}
\item 
int8\_\-t \hyperlink{classStaticInst_a7dd9ab1fe854aac5dfc13be06af528a7}{\_\-numIntDestRegs}
\item 
int8\_\-t \hyperlink{classStaticInst_ae3670a4ffb2403a58b2d3ecc05cc5e38}{\_\-numCCDestRegs}
\end{DoxyCompactItemize}
\end{Indent}


\subsection{説明}
Base, ISA-\/independent static instruction class.

The main component of this class is the vector of flags and the associated methods for reading them. Any object that can rely solely on these flags can process instructions without being recompiled for multiple ISAs. 

\subsection{型定義}
\hypertarget{classStaticInst_a5605d4fc727eae9e595325c90c0ec108}{
\index{StaticInst@{StaticInst}!ExtMachInst@{ExtMachInst}}
\index{ExtMachInst@{ExtMachInst}!StaticInst@{StaticInst}}
\subsubsection[{ExtMachInst}]{\setlength{\rightskip}{0pt plus 5cm}typedef TheISA::ExtMachInst {\bf ExtMachInst}}}
\label{classStaticInst_a5605d4fc727eae9e595325c90c0ec108}


Binary extended machine instruction type. \hypertarget{classStaticInst_a36d25e03e43fa3bb4c5482cbefe5e0fb}{
\index{StaticInst@{StaticInst}!RegIndex@{RegIndex}}
\index{RegIndex@{RegIndex}!StaticInst@{StaticInst}}
\subsubsection[{RegIndex}]{\setlength{\rightskip}{0pt plus 5cm}typedef TheISA::RegIndex {\bf RegIndex}}}
\label{classStaticInst_a36d25e03e43fa3bb4c5482cbefe5e0fb}


Logical register index type. 

\subsection{列挙型}
\hypertarget{classStaticInst_a16685eea158879e41b101ca3634de462}{
\subsubsection[{"@39}]{\setlength{\rightskip}{0pt plus 5cm}anonymous enum}}
\label{classStaticInst_a16685eea158879e41b101ca3634de462}
\begin{Desc}
\item[列挙型の値: ]\par
\begin{description}
\index{MaxInstSrcRegs@{MaxInstSrcRegs}!StaticInst@{StaticInst}}\index{StaticInst@{StaticInst}!MaxInstSrcRegs@{MaxInstSrcRegs}}\item[{\em 
\hypertarget{classStaticInst_a16685eea158879e41b101ca3634de462a17b78fe104e3bf28fca535a040514084}{
MaxInstSrcRegs}
\label{classStaticInst_a16685eea158879e41b101ca3634de462a17b78fe104e3bf28fca535a040514084}
}]\index{MaxInstDestRegs@{MaxInstDestRegs}!StaticInst@{StaticInst}}\index{StaticInst@{StaticInst}!MaxInstDestRegs@{MaxInstDestRegs}}\item[{\em 
\hypertarget{classStaticInst_a16685eea158879e41b101ca3634de462a6a2e9b17a83d01eb4ee6bbdd739be9eb}{
MaxInstDestRegs}
\label{classStaticInst_a16685eea158879e41b101ca3634de462a6a2e9b17a83d01eb4ee6bbdd739be9eb}
}]\end{description}
\end{Desc}




\begin{DoxyCode}
84          {
85         MaxInstSrcRegs = TheISA::MaxInstSrcRegs,        //< Max source regs
86         MaxInstDestRegs = TheISA::MaxInstDestRegs       //< Max dest regs
87     };
\end{DoxyCode}


\subsection{コンストラクタとデストラクタ}
\hypertarget{classStaticInst_ac0187fed42aee18cd56cec8a03699653}{
\index{StaticInst@{StaticInst}!StaticInst@{StaticInst}}
\index{StaticInst@{StaticInst}!StaticInst@{StaticInst}}
\subsubsection[{StaticInst}]{\setlength{\rightskip}{0pt plus 5cm}{\bf StaticInst} (const char $\ast$ {\em \_\-mnemonic}, \/  {\bf ExtMachInst} {\em \_\-machInst}, \/  OpClass {\em \_\-\_\-opClass})\hspace{0.3cm}{\ttfamily  \mbox{[}inline, protected\mbox{]}}}}
\label{classStaticInst_ac0187fed42aee18cd56cec8a03699653}
Constructor. It's important to initialize everything here to a sane default, since the decoder generally only overrides the fields that are meaningful for the particular instruction. 


\begin{DoxyCode}
259         : _opClass(__opClass), _numSrcRegs(0), _numDestRegs(0),
260           _numFPDestRegs(0), _numIntDestRegs(0),
261           machInst(_machInst), mnemonic(_mnemonic), cachedDisassembly(0)
262     { }
\end{DoxyCode}
\hypertarget{classStaticInst_ae03a0a2cb317b469b56cd94cf0a66f15}{
\index{StaticInst@{StaticInst}!$\sim$StaticInst@{$\sim$StaticInst}}
\index{$\sim$StaticInst@{$\sim$StaticInst}!StaticInst@{StaticInst}}
\subsubsection[{$\sim$StaticInst}]{\setlength{\rightskip}{0pt plus 5cm}$\sim${\bf StaticInst} ()\hspace{0.3cm}{\ttfamily  \mbox{[}virtual\mbox{]}}}}
\label{classStaticInst_ae03a0a2cb317b469b56cd94cf0a66f15}



\begin{DoxyCode}
42 {
43     if (cachedDisassembly)
44         delete cachedDisassembly;
45 }
\end{DoxyCode}


\subsection{関数}
\hypertarget{classStaticInst_afcd40c91dfbadd47b31d4ce2fc7fa777}{
\index{StaticInst@{StaticInst}!advancePC@{advancePC}}
\index{advancePC@{advancePC}!StaticInst@{StaticInst}}
\subsubsection[{advancePC}]{\setlength{\rightskip}{0pt plus 5cm}virtual void advancePC (TheISA::PCState \& {\em pcState}) const\hspace{0.3cm}{\ttfamily  \mbox{[}pure virtual\mbox{]}}}}
\label{classStaticInst_afcd40c91dfbadd47b31d4ce2fc7fa777}
The execute() signatures are auto-\/generated by scons based on the set of CPU models we are compiling in today. \hypertarget{classStaticInst_ad126194d9e34405bfc297b8b028f640d}{
\index{StaticInst@{StaticInst}!branchTarget@{branchTarget}}
\index{branchTarget@{branchTarget}!StaticInst@{StaticInst}}
\subsubsection[{branchTarget}]{\setlength{\rightskip}{0pt plus 5cm}TheISA::PCState branchTarget ({\bf ThreadContext} $\ast$ {\em tc}) const\hspace{0.3cm}{\ttfamily  \mbox{[}virtual\mbox{]}}}}
\label{classStaticInst_ad126194d9e34405bfc297b8b028f640d}
Return the target address for an indirect branch (jump). The register value is read from the supplied thread context, so the result is valid only if the thread context is about to execute the branch in question. Invalid if not an indirect branch (i.e. \hyperlink{classStaticInst_a5dfa427a48589c4c910416a67808510f}{isIndirectCtrl()} should be true). 

\hyperlink{classPowerISA_1_1BranchRegCond_a22dbdbb7032b55b56b13139ebe091dfe}{BranchRegCond}で再定義されています。


\begin{DoxyCode}
81 {
82     panic("StaticInst::branchTarget() called on instruction "
83           "that is not an indirect branch.");
84     M5_DUMMY_RETURN;
85 }
\end{DoxyCode}
\hypertarget{classStaticInst_af76ec8f94f2e86f19e751e75cc39acaa}{
\index{StaticInst@{StaticInst}!branchTarget@{branchTarget}}
\index{branchTarget@{branchTarget}!StaticInst@{StaticInst}}
\subsubsection[{branchTarget}]{\setlength{\rightskip}{0pt plus 5cm}TheISA::PCState branchTarget (const TheISA::PCState \& {\em pc}) const\hspace{0.3cm}{\ttfamily  \mbox{[}virtual\mbox{]}}}}
\label{classStaticInst_af76ec8f94f2e86f19e751e75cc39acaa}
Return the target address for a PC-\/relative branch. Invalid if not a PC-\/relative branch (i.e. \hyperlink{classStaticInst_ac218ba4230a8cd92999948288a54e14f}{isDirectCtrl()} should be true). 


\begin{DoxyCode}
73 {
74     panic("StaticInst::branchTarget() called on instruction "
75           "that is not a PC-relative branch.");
76     M5_DUMMY_RETURN;
77 }
\end{DoxyCode}
\hypertarget{classStaticInst_ae5a1a6d72f40f715253b91e32b3caad2}{
\index{StaticInst@{StaticInst}!destRegIdx@{destRegIdx}}
\index{destRegIdx@{destRegIdx}!StaticInst@{StaticInst}}
\subsubsection[{destRegIdx}]{\setlength{\rightskip}{0pt plus 5cm}{\bf RegIndex} destRegIdx (int {\em i}) const\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classStaticInst_ae5a1a6d72f40f715253b91e32b3caad2}
Return logical index (architectural reg num) of i'th destination reg. Only the entries from 0 through \hyperlink{classStaticInst_ab7e23352b3d45a982dfeb799030f87d0}{numDestRegs()}-\/1 are valid. 


\begin{DoxyCode}
194 { return _destRegIdx[i]; }
\end{DoxyCode}
\hypertarget{classStaticInst_acce45da56f8154aec68848514c4f819f}{
\index{StaticInst@{StaticInst}!disassemble@{disassemble}}
\index{disassemble@{disassemble}!StaticInst@{StaticInst}}
\subsubsection[{disassemble}]{\setlength{\rightskip}{0pt plus 5cm}const string \& disassemble ({\bf Addr} {\em pc}, \/  const SymbolTable $\ast$ {\em symtab} = {\ttfamily 0}) const\hspace{0.3cm}{\ttfamily  \mbox{[}virtual\mbox{]}}}}
\label{classStaticInst_acce45da56f8154aec68848514c4f819f}
Return string representation of disassembled instruction. The default version of this function will call the internal virtual \hyperlink{classStaticInst_ab4a569d2623620c04f8a52bbd91d63b9}{generateDisassembly()} function to get the string, then cache it in \hyperlink{classStaticInst_aca407a93c3360ff06d5d52f92583a6e1}{cachedDisassembly}. If the disassembly should not be cached, this function should be overridden directly. 

\hyperlink{classPowerISA_1_1PCDependentDisassembly_a8b5fcb5ee981f062dfbdd09d676922f6}{PCDependentDisassembly}で再定義されています。


\begin{DoxyCode}
89 {
90     if (!cachedDisassembly)
91         cachedDisassembly = new string(generateDisassembly(pc, symtab));
92 
93     return *cachedDisassembly;
94 }
\end{DoxyCode}
\hypertarget{classStaticInst_ad814fb0b7773dc1fae7dffac00156583}{
\index{StaticInst@{StaticInst}!eaCompInst@{eaCompInst}}
\index{eaCompInst@{eaCompInst}!StaticInst@{StaticInst}}
\subsubsection[{eaCompInst}]{\setlength{\rightskip}{0pt plus 5cm}virtual const {\bf StaticInstPtr}\& eaCompInst () const\hspace{0.3cm}{\ttfamily  \mbox{[}inline, virtual\mbox{]}}}}
\label{classStaticInst_ad814fb0b7773dc1fae7dffac00156583}
Memory references only: returns \char`\"{}fake\char`\"{} instruction representing the effective address part of the memory operation. Used to obtain the dependence info (numSrcRegs and srcRegIdx\mbox{[}\mbox{]}) for just the EA computation. 


\begin{DoxyCode}
212 { return nullStaticInstPtr; }
\end{DoxyCode}
\hypertarget{classStaticInst_aa5c7e6f7323850b84dbf5b8e47856173}{
\index{StaticInst@{StaticInst}!fetchMicroop@{fetchMicroop}}
\index{fetchMicroop@{fetchMicroop}!StaticInst@{StaticInst}}
\subsubsection[{fetchMicroop}]{\setlength{\rightskip}{0pt plus 5cm}{\bf StaticInstPtr} fetchMicroop ({\bf MicroPC} {\em upc}) const\hspace{0.3cm}{\ttfamily  \mbox{[}virtual\mbox{]}}}}
\label{classStaticInst_aa5c7e6f7323850b84dbf5b8e47856173}
Return the microop that goes with a particular micropc. This should only be defined/used in macroops which will contain microops 

\hyperlink{classArmISA_1_1RfeOp_ae9e7acd6304ee397f1ab470e283ae76b}{RfeOp}, \hyperlink{classArmISA_1_1SrsOp_ae9e7acd6304ee397f1ab470e283ae76b}{SrsOp}, \hyperlink{classArmISA_1_1Memory_ae9e7acd6304ee397f1ab470e283ae76b}{Memory}, \hyperlink{classArmISA_1_1Memory64_ae9e7acd6304ee397f1ab470e283ae76b}{Memory64}, \hyperlink{classArmISA_1_1PredMacroOp_ae9e7acd6304ee397f1ab470e283ae76b}{PredMacroOp}, と \hyperlink{classX86ISA_1_1MacroopBase_ae9e7acd6304ee397f1ab470e283ae76b}{MacroopBase}で再定義されています。


\begin{DoxyCode}
66 {
67     panic("StaticInst::fetchMicroop() called on instruction "
68           "that is not microcoded.");
69 }
\end{DoxyCode}
\hypertarget{classStaticInst_ab4a569d2623620c04f8a52bbd91d63b9}{
\index{StaticInst@{StaticInst}!generateDisassembly@{generateDisassembly}}
\index{generateDisassembly@{generateDisassembly}!StaticInst@{StaticInst}}
\subsubsection[{generateDisassembly}]{\setlength{\rightskip}{0pt plus 5cm}virtual std::string generateDisassembly ({\bf Addr} {\em pc}, \/  const {\bf SymbolTable} $\ast$ {\em symtab}) const\hspace{0.3cm}{\ttfamily  \mbox{[}protected, pure virtual\mbox{]}}}}
\label{classStaticInst_ab4a569d2623620c04f8a52bbd91d63b9}
Internal function to generate disassembly string. 

\hyperlink{classMrsOp_a95d323a22a5f07e14d6b4c9385a91896}{MrsOp}, \hyperlink{classMsrImmOp_a95d323a22a5f07e14d6b4c9385a91896}{MsrImmOp}, \hyperlink{classMsrRegOp_a95d323a22a5f07e14d6b4c9385a91896}{MsrRegOp}, \hyperlink{classMrrcOp_a95d323a22a5f07e14d6b4c9385a91896}{MrrcOp}, \hyperlink{classMcrrOp_a95d323a22a5f07e14d6b4c9385a91896}{McrrOp}, \hyperlink{classImmOp_a95d323a22a5f07e14d6b4c9385a91896}{ImmOp}, \hyperlink{classRegImmOp_a95d323a22a5f07e14d6b4c9385a91896}{RegImmOp}, \hyperlink{classRegRegOp_a95d323a22a5f07e14d6b4c9385a91896}{RegRegOp}, \hyperlink{classRegImmRegOp_a95d323a22a5f07e14d6b4c9385a91896}{RegImmRegOp}, \hyperlink{classRegRegRegImmOp_a95d323a22a5f07e14d6b4c9385a91896}{RegRegRegImmOp}, \hyperlink{classRegRegRegRegOp_a95d323a22a5f07e14d6b4c9385a91896}{RegRegRegRegOp}, \hyperlink{classRegRegRegOp_a95d323a22a5f07e14d6b4c9385a91896}{RegRegRegOp}, \hyperlink{classRegRegImmOp_a95d323a22a5f07e14d6b4c9385a91896}{RegRegImmOp}, \hyperlink{classRegImmImmOp_a95d323a22a5f07e14d6b4c9385a91896}{RegImmImmOp}, \hyperlink{classRegRegImmImmOp_a95d323a22a5f07e14d6b4c9385a91896}{RegRegImmImmOp}, \hyperlink{classRegImmRegShiftOp_a95d323a22a5f07e14d6b4c9385a91896}{RegImmRegShiftOp}, \hyperlink{classUnknownOp_a95d323a22a5f07e14d6b4c9385a91896}{UnknownOp}, \hyperlink{classRegRegImmImmOp64_a95d323a22a5f07e14d6b4c9385a91896}{RegRegImmImmOp64}, \hyperlink{classRegRegRegImmOp64_a95d323a22a5f07e14d6b4c9385a91896}{RegRegRegImmOp64}, \hyperlink{classUnknownOp64_a95d323a22a5f07e14d6b4c9385a91896}{UnknownOp64}, \hyperlink{classPowerISA_1_1BranchPCRel_a95d323a22a5f07e14d6b4c9385a91896}{BranchPCRel}, \hyperlink{classPowerISA_1_1BranchNonPCRel_a95d323a22a5f07e14d6b4c9385a91896}{BranchNonPCRel}, \hyperlink{classPowerISA_1_1BranchPCRelCond_a95d323a22a5f07e14d6b4c9385a91896}{BranchPCRelCond}, \hyperlink{classPowerISA_1_1BranchNonPCRelCond_a95d323a22a5f07e14d6b4c9385a91896}{BranchNonPCRelCond}, \hyperlink{classPowerISA_1_1BranchRegCond_a95d323a22a5f07e14d6b4c9385a91896}{BranchRegCond}, \hyperlink{classPowerISA_1_1CondLogicOp_a95d323a22a5f07e14d6b4c9385a91896}{CondLogicOp}, \hyperlink{classPowerISA_1_1CondMoveOp_a95d323a22a5f07e14d6b4c9385a91896}{CondMoveOp}, \hyperlink{classPowerISA_1_1FloatOp_a95d323a22a5f07e14d6b4c9385a91896}{FloatOp}, \hyperlink{classPowerISA_1_1IntOp_a3134956ec18bb095818e06eb988f6c55}{IntOp}, \hyperlink{classPowerISA_1_1IntImmOp_a3134956ec18bb095818e06eb988f6c55}{IntImmOp}, \hyperlink{classPowerISA_1_1IntShiftOp_a3134956ec18bb095818e06eb988f6c55}{IntShiftOp}, \hyperlink{classPowerISA_1_1IntRotateOp_a3134956ec18bb095818e06eb988f6c55}{IntRotateOp}, \hyperlink{classPowerISA_1_1MemOp_a95d323a22a5f07e14d6b4c9385a91896}{MemOp}, \hyperlink{classPowerISA_1_1MemDispOp_a95d323a22a5f07e14d6b4c9385a91896}{MemDispOp}, \hyperlink{classPowerISA_1_1MiscOp_a95d323a22a5f07e14d6b4c9385a91896}{MiscOp}, \hyperlink{classPowerISA_1_1PowerStaticInst_a95d323a22a5f07e14d6b4c9385a91896}{PowerStaticInst}, \hyperlink{classX86ISA_1_1MacroopBase_a95d323a22a5f07e14d6b4c9385a91896}{MacroopBase}, \hyperlink{classX86ISA_1_1FpOp_a95d323a22a5f07e14d6b4c9385a91896}{FpOp}, \hyperlink{classX86ISA_1_1LdStOp_a95d323a22a5f07e14d6b4c9385a91896}{LdStOp}, \hyperlink{classX86ISA_1_1MediaOpReg_a95d323a22a5f07e14d6b4c9385a91896}{MediaOpReg}, \hyperlink{classX86ISA_1_1MediaOpImm_a95d323a22a5f07e14d6b4c9385a91896}{MediaOpImm}, \hyperlink{classX86ISA_1_1X86MicroopBase_a95d323a22a5f07e14d6b4c9385a91896}{X86MicroopBase}, \hyperlink{classX86ISA_1_1RegOp_a95d323a22a5f07e14d6b4c9385a91896}{RegOp}, \hyperlink{classX86ISA_1_1RegOpImm_a95d323a22a5f07e14d6b4c9385a91896}{RegOpImm}, と \hyperlink{classX86ISA_1_1X86StaticInst_a95d323a22a5f07e14d6b4c9385a91896}{X86StaticInst}で実装されています。\hypertarget{classStaticInst_ac0fc966d4386ddb71d99361e3fccb311}{
\index{StaticInst@{StaticInst}!getName@{getName}}
\index{getName@{getName}!StaticInst@{StaticInst}}
\subsubsection[{getName}]{\setlength{\rightskip}{0pt plus 5cm}std::string getName ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classStaticInst_ac0fc966d4386ddb71d99361e3fccb311}


Return name of machine instruction. 


\begin{DoxyCode}
321 { return mnemonic; }
\end{DoxyCode}
\hypertarget{classStaticInst_a2db4eab463c2d474648251de42a1b5e6}{
\index{StaticInst@{StaticInst}!hasBranchTarget@{hasBranchTarget}}
\index{hasBranchTarget@{hasBranchTarget}!StaticInst@{StaticInst}}
\subsubsection[{hasBranchTarget}]{\setlength{\rightskip}{0pt plus 5cm}bool hasBranchTarget (const TheISA::PCState \& {\em pc}, \/  {\bf ThreadContext} $\ast$ {\em tc}, \/  TheISA::PCState \& {\em tgt}) const}}
\label{classStaticInst_a2db4eab463c2d474648251de42a1b5e6}
Return true if the instruction is a control transfer, and if so, return the target address as well. 


\begin{DoxyCode}
50 {
51     if (isDirectCtrl()) {
52         tgt = branchTarget(pc);
53         return true;
54     }
55 
56     if (isIndirectCtrl()) {
57         tgt = branchTarget(tc);
58         return true;
59     }
60 
61     return false;
62 }
\end{DoxyCode}
\hypertarget{classStaticInst_aa2317a020504e552097abb001847f74c}{
\index{StaticInst@{StaticInst}!isCall@{isCall}}
\index{isCall@{isCall}!StaticInst@{StaticInst}}
\subsubsection[{isCall}]{\setlength{\rightskip}{0pt plus 5cm}bool isCall () const\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classStaticInst_aa2317a020504e552097abb001847f74c}



\begin{DoxyCode}
153 { return flags[IsCall]; }
\end{DoxyCode}
\hypertarget{classStaticInst_aeede7bb34cb5eee4979cd2f6e9f361dc}{
\index{StaticInst@{StaticInst}!isCC@{isCC}}
\index{isCC@{isCC}!StaticInst@{StaticInst}}
\subsubsection[{isCC}]{\setlength{\rightskip}{0pt plus 5cm}bool isCC () const\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classStaticInst_aeede7bb34cb5eee4979cd2f6e9f361dc}



\begin{DoxyCode}
150 { return flags[IsCC]; }
\end{DoxyCode}
\hypertarget{classStaticInst_a941920262acf4437e241c7600b3007ff}{
\index{StaticInst@{StaticInst}!isCondCtrl@{isCondCtrl}}
\index{isCondCtrl@{isCondCtrl}!StaticInst@{StaticInst}}
\subsubsection[{isCondCtrl}]{\setlength{\rightskip}{0pt plus 5cm}bool isCondCtrl () const\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classStaticInst_a941920262acf4437e241c7600b3007ff}



\begin{DoxyCode}
157 { return flags[IsCondControl]; }
\end{DoxyCode}
\hypertarget{classStaticInst_a50a12c82ee75e53f92c0852ae3ea71e8}{
\index{StaticInst@{StaticInst}!isCondDelaySlot@{isCondDelaySlot}}
\index{isCondDelaySlot@{isCondDelaySlot}!StaticInst@{StaticInst}}
\subsubsection[{isCondDelaySlot}]{\setlength{\rightskip}{0pt plus 5cm}bool isCondDelaySlot () const\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classStaticInst_a50a12c82ee75e53f92c0852ae3ea71e8}



\begin{DoxyCode}
159 { return flags[IsCondDelaySlot]; }
\end{DoxyCode}
\hypertarget{classStaticInst_a2ff117edfab9c8486802c441ac331086}{
\index{StaticInst@{StaticInst}!isControl@{isControl}}
\index{isControl@{isControl}!StaticInst@{StaticInst}}
\subsubsection[{isControl}]{\setlength{\rightskip}{0pt plus 5cm}bool isControl () const\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classStaticInst_a2ff117edfab9c8486802c441ac331086}



\begin{DoxyCode}
152 { return flags[IsControl]; }
\end{DoxyCode}
\hypertarget{classStaticInst_abe301c4b09b8eb65bc2203905b1abf53}{
\index{StaticInst@{StaticInst}!isDataPrefetch@{isDataPrefetch}}
\index{isDataPrefetch@{isDataPrefetch}!StaticInst@{StaticInst}}
\subsubsection[{isDataPrefetch}]{\setlength{\rightskip}{0pt plus 5cm}bool isDataPrefetch () const\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classStaticInst_abe301c4b09b8eb65bc2203905b1abf53}



\begin{DoxyCode}
144 { return flags[IsDataPrefetch]; }
\end{DoxyCode}
\hypertarget{classStaticInst_aebb2ebf9a7a910fcd247833ab88843b3}{
\index{StaticInst@{StaticInst}!isDelayedCommit@{isDelayedCommit}}
\index{isDelayedCommit@{isDelayedCommit}!StaticInst@{StaticInst}}
\subsubsection[{isDelayedCommit}]{\setlength{\rightskip}{0pt plus 5cm}bool isDelayedCommit () const\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classStaticInst_aebb2ebf9a7a910fcd247833ab88843b3}



\begin{DoxyCode}
177 { return flags[IsDelayedCommit]; }
\end{DoxyCode}
\hypertarget{classStaticInst_ac218ba4230a8cd92999948288a54e14f}{
\index{StaticInst@{StaticInst}!isDirectCtrl@{isDirectCtrl}}
\index{isDirectCtrl@{isDirectCtrl}!StaticInst@{StaticInst}}
\subsubsection[{isDirectCtrl}]{\setlength{\rightskip}{0pt plus 5cm}bool isDirectCtrl () const\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classStaticInst_ac218ba4230a8cd92999948288a54e14f}



\begin{DoxyCode}
155 { return flags[IsDirectControl]; }
\end{DoxyCode}
\hypertarget{classStaticInst_a937b23736e22f67d6b168c0c029deec4}{
\index{StaticInst@{StaticInst}!isFirstMicroop@{isFirstMicroop}}
\index{isFirstMicroop@{isFirstMicroop}!StaticInst@{StaticInst}}
\subsubsection[{isFirstMicroop}]{\setlength{\rightskip}{0pt plus 5cm}bool isFirstMicroop () const\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classStaticInst_a937b23736e22f67d6b168c0c029deec4}



\begin{DoxyCode}
179 { return flags[IsFirstMicroop]; }
\end{DoxyCode}
\hypertarget{classStaticInst_a58024ee3f69c53c47ec5b315b78a7302}{
\index{StaticInst@{StaticInst}!isFloating@{isFloating}}
\index{isFloating@{isFloating}!StaticInst@{StaticInst}}
\subsubsection[{isFloating}]{\setlength{\rightskip}{0pt plus 5cm}bool isFloating () const\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classStaticInst_a58024ee3f69c53c47ec5b315b78a7302}



\begin{DoxyCode}
149 { return flags[IsFloating]; }
\end{DoxyCode}
\hypertarget{classStaticInst_a5dfa427a48589c4c910416a67808510f}{
\index{StaticInst@{StaticInst}!isIndirectCtrl@{isIndirectCtrl}}
\index{isIndirectCtrl@{isIndirectCtrl}!StaticInst@{StaticInst}}
\subsubsection[{isIndirectCtrl}]{\setlength{\rightskip}{0pt plus 5cm}bool isIndirectCtrl () const\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classStaticInst_a5dfa427a48589c4c910416a67808510f}



\begin{DoxyCode}
156 { return flags[IsIndirectControl]; }
\end{DoxyCode}
\hypertarget{classStaticInst_ab7deedfb63be4690f506acd0444dde3a}{
\index{StaticInst@{StaticInst}!isInstPrefetch@{isInstPrefetch}}
\index{isInstPrefetch@{isInstPrefetch}!StaticInst@{StaticInst}}
\subsubsection[{isInstPrefetch}]{\setlength{\rightskip}{0pt plus 5cm}bool isInstPrefetch () const\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classStaticInst_ab7deedfb63be4690f506acd0444dde3a}



\begin{DoxyCode}
143 { return flags[IsInstPrefetch]; }
\end{DoxyCode}
\hypertarget{classStaticInst_a06625615adfaf28305767ac42b1ef0a4}{
\index{StaticInst@{StaticInst}!isInteger@{isInteger}}
\index{isInteger@{isInteger}!StaticInst@{StaticInst}}
\subsubsection[{isInteger}]{\setlength{\rightskip}{0pt plus 5cm}bool isInteger () const\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classStaticInst_a06625615adfaf28305767ac42b1ef0a4}



\begin{DoxyCode}
148 { return flags[IsInteger]; }
\end{DoxyCode}
\hypertarget{classStaticInst_aa201775c9e5befb0bf84cdd7b24519b3}{
\index{StaticInst@{StaticInst}!isIprAccess@{isIprAccess}}
\index{isIprAccess@{isIprAccess}!StaticInst@{StaticInst}}
\subsubsection[{isIprAccess}]{\setlength{\rightskip}{0pt plus 5cm}bool isIprAccess () const\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classStaticInst_aa201775c9e5befb0bf84cdd7b24519b3}



\begin{DoxyCode}
172 { return flags[IsIprAccess]; }
\end{DoxyCode}
\hypertarget{classStaticInst_ac600348c1afe65d9299c9635d6ea5773}{
\index{StaticInst@{StaticInst}!isLastMicroop@{isLastMicroop}}
\index{isLastMicroop@{isLastMicroop}!StaticInst@{StaticInst}}
\subsubsection[{isLastMicroop}]{\setlength{\rightskip}{0pt plus 5cm}bool isLastMicroop () const\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classStaticInst_ac600348c1afe65d9299c9635d6ea5773}



\begin{DoxyCode}
178 { return flags[IsLastMicroop]; }
\end{DoxyCode}
\hypertarget{classStaticInst_afef57d32aae2e0d962889f6e0537bf31}{
\index{StaticInst@{StaticInst}!isLoad@{isLoad}}
\index{isLoad@{isLoad}!StaticInst@{StaticInst}}
\subsubsection[{isLoad}]{\setlength{\rightskip}{0pt plus 5cm}bool isLoad () const\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classStaticInst_afef57d32aae2e0d962889f6e0537bf31}



\begin{DoxyCode}
139 { return flags[IsLoad]; }
\end{DoxyCode}
\hypertarget{classStaticInst_a1f7c99c1d36381c9aff41f00261d06df}{
\index{StaticInst@{StaticInst}!isMacroop@{isMacroop}}
\index{isMacroop@{isMacroop}!StaticInst@{StaticInst}}
\subsubsection[{isMacroop}]{\setlength{\rightskip}{0pt plus 5cm}bool isMacroop () const\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classStaticInst_a1f7c99c1d36381c9aff41f00261d06df}



\begin{DoxyCode}
175 { return flags[IsMacroop]; }
\end{DoxyCode}
\hypertarget{classStaticInst_a8bcffaf6f3c61001c56f6199a3221221}{
\index{StaticInst@{StaticInst}!isMemBarrier@{isMemBarrier}}
\index{isMemBarrier@{isMemBarrier}!StaticInst@{StaticInst}}
\subsubsection[{isMemBarrier}]{\setlength{\rightskip}{0pt plus 5cm}bool isMemBarrier () const\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classStaticInst_a8bcffaf6f3c61001c56f6199a3221221}



\begin{DoxyCode}
168 { return flags[IsMemBarrier]; }
\end{DoxyCode}
\hypertarget{classStaticInst_a9b0f2cd082a656c4b5f369b5362c2f5b}{
\index{StaticInst@{StaticInst}!isMemRef@{isMemRef}}
\index{isMemRef@{isMemRef}!StaticInst@{StaticInst}}
\subsubsection[{isMemRef}]{\setlength{\rightskip}{0pt plus 5cm}bool isMemRef () const\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classStaticInst_a9b0f2cd082a656c4b5f369b5362c2f5b}



\begin{DoxyCode}
137 { return flags[IsMemRef]; }
\end{DoxyCode}
\hypertarget{classStaticInst_a369f5792a76744815dbb1bcba6e25618}{
\index{StaticInst@{StaticInst}!isMicroBranch@{isMicroBranch}}
\index{isMicroBranch@{isMicroBranch}!StaticInst@{StaticInst}}
\subsubsection[{isMicroBranch}]{\setlength{\rightskip}{0pt plus 5cm}bool isMicroBranch () const\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classStaticInst_a369f5792a76744815dbb1bcba6e25618}



\begin{DoxyCode}
181 { return flags[IsMicroBranch]; }
\end{DoxyCode}
\hypertarget{classStaticInst_a19f74cdac8afa870418c056c72645187}{
\index{StaticInst@{StaticInst}!isMicroop@{isMicroop}}
\index{isMicroop@{isMicroop}!StaticInst@{StaticInst}}
\subsubsection[{isMicroop}]{\setlength{\rightskip}{0pt plus 5cm}bool isMicroop () const\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classStaticInst_a19f74cdac8afa870418c056c72645187}



\begin{DoxyCode}
176 { return flags[IsMicroop]; }
\end{DoxyCode}
\hypertarget{classStaticInst_af032774c8da8aea2d9d84d5f3f211a7f}{
\index{StaticInst@{StaticInst}!isNonSpeculative@{isNonSpeculative}}
\index{isNonSpeculative@{isNonSpeculative}!StaticInst@{StaticInst}}
\subsubsection[{isNonSpeculative}]{\setlength{\rightskip}{0pt plus 5cm}bool isNonSpeculative () const\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classStaticInst_af032774c8da8aea2d9d84d5f3f211a7f}



\begin{DoxyCode}
170 { return flags[IsNonSpeculative]; }
\end{DoxyCode}
\hypertarget{classStaticInst_a45dbb9ace4c729e7bb701ce535fb1667}{
\index{StaticInst@{StaticInst}!isNop@{isNop}}
\index{isNop@{isNop}!StaticInst@{StaticInst}}
\subsubsection[{isNop}]{\setlength{\rightskip}{0pt plus 5cm}bool isNop () const\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classStaticInst_a45dbb9ace4c729e7bb701ce535fb1667}



\begin{DoxyCode}
135 { return flags[IsNop]; }
\end{DoxyCode}
\hypertarget{classStaticInst_a1eef1bb814a1f77346aba1648fb6d1c9}{
\index{StaticInst@{StaticInst}!isPrefetch@{isPrefetch}}
\index{isPrefetch@{isPrefetch}!StaticInst@{StaticInst}}
\subsubsection[{isPrefetch}]{\setlength{\rightskip}{0pt plus 5cm}bool isPrefetch () const\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classStaticInst_a1eef1bb814a1f77346aba1648fb6d1c9}



\begin{DoxyCode}
145                                 { return isInstPrefetch() ||
146                                          isDataPrefetch(); }
\end{DoxyCode}
\hypertarget{classStaticInst_adc9467e7b34e8dff3964c85b66bb1b93}{
\index{StaticInst@{StaticInst}!isQuiesce@{isQuiesce}}
\index{isQuiesce@{isQuiesce}!StaticInst@{StaticInst}}
\subsubsection[{isQuiesce}]{\setlength{\rightskip}{0pt plus 5cm}bool isQuiesce () const\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classStaticInst_adc9467e7b34e8dff3964c85b66bb1b93}



\begin{DoxyCode}
171 { return flags[IsQuiesce]; }
\end{DoxyCode}
\hypertarget{classStaticInst_a56f87bc75115f1dcea77803b01f40d2c}{
\index{StaticInst@{StaticInst}!isReturn@{isReturn}}
\index{isReturn@{isReturn}!StaticInst@{StaticInst}}
\subsubsection[{isReturn}]{\setlength{\rightskip}{0pt plus 5cm}bool isReturn () const\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classStaticInst_a56f87bc75115f1dcea77803b01f40d2c}



\begin{DoxyCode}
154 { return flags[IsReturn]; }
\end{DoxyCode}
\hypertarget{classStaticInst_a4d1c24871e03e495a1841ea16d11a68f}{
\index{StaticInst@{StaticInst}!isSerializeAfter@{isSerializeAfter}}
\index{isSerializeAfter@{isSerializeAfter}!StaticInst@{StaticInst}}
\subsubsection[{isSerializeAfter}]{\setlength{\rightskip}{0pt plus 5cm}bool isSerializeAfter () const\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classStaticInst_a4d1c24871e03e495a1841ea16d11a68f}



\begin{DoxyCode}
166 { return flags[IsSerializeAfter]; }
\end{DoxyCode}
\hypertarget{classStaticInst_aa350b74ea660b6821bd37cd139bd917b}{
\index{StaticInst@{StaticInst}!isSerializeBefore@{isSerializeBefore}}
\index{isSerializeBefore@{isSerializeBefore}!StaticInst@{StaticInst}}
\subsubsection[{isSerializeBefore}]{\setlength{\rightskip}{0pt plus 5cm}bool isSerializeBefore () const\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classStaticInst_aa350b74ea660b6821bd37cd139bd917b}



\begin{DoxyCode}
165 { return flags[IsSerializeBefore]; }
\end{DoxyCode}
\hypertarget{classStaticInst_a0b876c794e1ed62f664670215da8793f}{
\index{StaticInst@{StaticInst}!isSerializing@{isSerializing}}
\index{isSerializing@{isSerializing}!StaticInst@{StaticInst}}
\subsubsection[{isSerializing}]{\setlength{\rightskip}{0pt plus 5cm}bool isSerializing () const\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classStaticInst_a0b876c794e1ed62f664670215da8793f}



\begin{DoxyCode}
162                                 { return flags[IsSerializing] ||
163                                       flags[IsSerializeBefore] ||
164                                       flags[IsSerializeAfter]; }
\end{DoxyCode}
\hypertarget{classStaticInst_a11c92e1c9e4b69f9cb64a9794f1fef4c}{
\index{StaticInst@{StaticInst}!isSquashAfter@{isSquashAfter}}
\index{isSquashAfter@{isSquashAfter}!StaticInst@{StaticInst}}
\subsubsection[{isSquashAfter}]{\setlength{\rightskip}{0pt plus 5cm}bool isSquashAfter () const\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classStaticInst_a11c92e1c9e4b69f9cb64a9794f1fef4c}



\begin{DoxyCode}
167 { return flags[IsSquashAfter]; }
\end{DoxyCode}
\hypertarget{classStaticInst_a75d02c30242181ed8a68f61087c2242d}{
\index{StaticInst@{StaticInst}!isStore@{isStore}}
\index{isStore@{isStore}!StaticInst@{StaticInst}}
\subsubsection[{isStore}]{\setlength{\rightskip}{0pt plus 5cm}bool isStore () const\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classStaticInst_a75d02c30242181ed8a68f61087c2242d}



\begin{DoxyCode}
140 { return flags[IsStore]; }
\end{DoxyCode}
\hypertarget{classStaticInst_a7023ade89206ed967e6af7397cb744f8}{
\index{StaticInst@{StaticInst}!isStoreConditional@{isStoreConditional}}
\index{isStoreConditional@{isStoreConditional}!StaticInst@{StaticInst}}
\subsubsection[{isStoreConditional}]{\setlength{\rightskip}{0pt plus 5cm}bool isStoreConditional () const\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classStaticInst_a7023ade89206ed967e6af7397cb744f8}



\begin{DoxyCode}
142 { return flags[IsStoreConditional]; }
\end{DoxyCode}
\hypertarget{classStaticInst_afa3ec9c6fc7c50b26c6811c3bf1bb5f0}{
\index{StaticInst@{StaticInst}!isSyscall@{isSyscall}}
\index{isSyscall@{isSyscall}!StaticInst@{StaticInst}}
\subsubsection[{isSyscall}]{\setlength{\rightskip}{0pt plus 5cm}bool isSyscall () const\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classStaticInst_afa3ec9c6fc7c50b26c6811c3bf1bb5f0}



\begin{DoxyCode}
174 { return flags[IsSyscall]; }
\end{DoxyCode}
\hypertarget{classStaticInst_ae1376a5b7bbe66f8bcf8b3517802c85f}{
\index{StaticInst@{StaticInst}!isThreadSync@{isThreadSync}}
\index{isThreadSync@{isThreadSync}!StaticInst@{StaticInst}}
\subsubsection[{isThreadSync}]{\setlength{\rightskip}{0pt plus 5cm}bool isThreadSync () const\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classStaticInst_ae1376a5b7bbe66f8bcf8b3517802c85f}



\begin{DoxyCode}
161 { return flags[IsThreadSync]; }
\end{DoxyCode}
\hypertarget{classStaticInst_af53002b2f11733681e8552aa6805a706}{
\index{StaticInst@{StaticInst}!isUncondCtrl@{isUncondCtrl}}
\index{isUncondCtrl@{isUncondCtrl}!StaticInst@{StaticInst}}
\subsubsection[{isUncondCtrl}]{\setlength{\rightskip}{0pt plus 5cm}bool isUncondCtrl () const\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classStaticInst_af53002b2f11733681e8552aa6805a706}



\begin{DoxyCode}
158 { return flags[IsUncondControl]; }
\end{DoxyCode}
\hypertarget{classStaticInst_ae9cbcc655cf8d63153d0c3f8bbf59841}{
\index{StaticInst@{StaticInst}!isUnverifiable@{isUnverifiable}}
\index{isUnverifiable@{isUnverifiable}!StaticInst@{StaticInst}}
\subsubsection[{isUnverifiable}]{\setlength{\rightskip}{0pt plus 5cm}bool isUnverifiable () const\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classStaticInst_ae9cbcc655cf8d63153d0c3f8bbf59841}



\begin{DoxyCode}
173 { return flags[IsUnverifiable]; }
\end{DoxyCode}
\hypertarget{classStaticInst_aadc753a9e3a0d5bb33b6551fb3ad5f7e}{
\index{StaticInst@{StaticInst}!isWriteBarrier@{isWriteBarrier}}
\index{isWriteBarrier@{isWriteBarrier}!StaticInst@{StaticInst}}
\subsubsection[{isWriteBarrier}]{\setlength{\rightskip}{0pt plus 5cm}bool isWriteBarrier () const\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classStaticInst_aadc753a9e3a0d5bb33b6551fb3ad5f7e}



\begin{DoxyCode}
169 { return flags[IsWriteBarrier]; }
\end{DoxyCode}
\hypertarget{classStaticInst_ad80579a806c548f2fc2ec4fd12236f36}{
\index{StaticInst@{StaticInst}!memAccInst@{memAccInst}}
\index{memAccInst@{memAccInst}!StaticInst@{StaticInst}}
\subsubsection[{memAccInst}]{\setlength{\rightskip}{0pt plus 5cm}virtual const {\bf StaticInstPtr}\& memAccInst () const\hspace{0.3cm}{\ttfamily  \mbox{[}inline, virtual\mbox{]}}}}
\label{classStaticInst_ad80579a806c548f2fc2ec4fd12236f36}
Memory references only: returns \char`\"{}fake\char`\"{} instruction representing the memory access part of the memory operation. Used to obtain the dependence info (numSrcRegs and srcRegIdx\mbox{[}\mbox{]}) for just the memory access (not the EA computation). 


\begin{DoxyCode}
221 { return nullStaticInstPtr; }
\end{DoxyCode}
\hypertarget{classStaticInst_ab7e23352b3d45a982dfeb799030f87d0}{
\index{StaticInst@{StaticInst}!numDestRegs@{numDestRegs}}
\index{numDestRegs@{numDestRegs}!StaticInst@{StaticInst}}
\subsubsection[{numDestRegs}]{\setlength{\rightskip}{0pt plus 5cm}int8\_\-t numDestRegs () const\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classStaticInst_ab7e23352b3d45a982dfeb799030f87d0}


Number of destination registers. 


\begin{DoxyCode}
122 { return _numDestRegs; }
\end{DoxyCode}
\hypertarget{classStaticInst_a7ec0ad00d322ae83bc5fae443ef04323}{
\index{StaticInst@{StaticInst}!numFPDestRegs@{numFPDestRegs}}
\index{numFPDestRegs@{numFPDestRegs}!StaticInst@{StaticInst}}
\subsubsection[{numFPDestRegs}]{\setlength{\rightskip}{0pt plus 5cm}int8\_\-t numFPDestRegs () const\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classStaticInst_a7ec0ad00d322ae83bc5fae443ef04323}


Number of floating-\/point destination regs. 


\begin{DoxyCode}
124 { return _numFPDestRegs; }
\end{DoxyCode}
\hypertarget{classStaticInst_a3935410f8201e0afd0f8e459f838b463}{
\index{StaticInst@{StaticInst}!numIntDestRegs@{numIntDestRegs}}
\index{numIntDestRegs@{numIntDestRegs}!StaticInst@{StaticInst}}
\subsubsection[{numIntDestRegs}]{\setlength{\rightskip}{0pt plus 5cm}int8\_\-t numIntDestRegs () const\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classStaticInst_a3935410f8201e0afd0f8e459f838b463}


Number of integer destination regs. 


\begin{DoxyCode}
126 { return _numIntDestRegs; }
\end{DoxyCode}
\hypertarget{classStaticInst_a3902ecc708a6f28e94ee9aa975692915}{
\index{StaticInst@{StaticInst}!numSrcRegs@{numSrcRegs}}
\index{numSrcRegs@{numSrcRegs}!StaticInst@{StaticInst}}
\subsubsection[{numSrcRegs}]{\setlength{\rightskip}{0pt plus 5cm}int8\_\-t numSrcRegs () const\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classStaticInst_a3902ecc708a6f28e94ee9aa975692915}


Number of source registers. 


\begin{DoxyCode}
120 { return _numSrcRegs; }
\end{DoxyCode}
\hypertarget{classStaticInst_aa4919f97cae20d4d82391c1fc6d5fda6}{
\index{StaticInst@{StaticInst}!opClass@{opClass}}
\index{opClass@{opClass}!StaticInst@{StaticInst}}
\subsubsection[{opClass}]{\setlength{\rightskip}{0pt plus 5cm}OpClass opClass () const\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classStaticInst_aa4919f97cae20d4d82391c1fc6d5fda6}


Operation class. Used to select appropriate function unit in issue. 


\begin{DoxyCode}
189 { return _opClass; }
\end{DoxyCode}
\hypertarget{classStaticInst_a075612781e45266370c86be07b9086f2}{
\index{StaticInst@{StaticInst}!printFlags@{printFlags}}
\index{printFlags@{printFlags}!StaticInst@{StaticInst}}
\subsubsection[{printFlags}]{\setlength{\rightskip}{0pt plus 5cm}void printFlags (std::ostream \& {\em outs}, \/  const std::string \& {\em separator}) const}}
\label{classStaticInst_a075612781e45266370c86be07b9086f2}
Print a separator separated list of this instruction's set flag names on the given stream. 


\begin{DoxyCode}
99 {
100     bool printed_a_flag = false;
101 
102     for (unsigned int flag = IsNop; flag < Num_Flags; flag++) {
103         if (flags[flag]) {
104             if (printed_a_flag)
105                 outs << separator;
106 
107             outs << FlagsStrings[flag];
108             printed_a_flag = true;
109         }
110     }
111 }
\end{DoxyCode}
\hypertarget{classStaticInst_a962e50e6bada636e2fee41feb5650da8}{
\index{StaticInst@{StaticInst}!setDelayedCommit@{setDelayedCommit}}
\index{setDelayedCommit@{setDelayedCommit}!StaticInst@{StaticInst}}
\subsubsection[{setDelayedCommit}]{\setlength{\rightskip}{0pt plus 5cm}void setDelayedCommit ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classStaticInst_a962e50e6bada636e2fee41feb5650da8}



\begin{DoxyCode}
185 { flags[IsDelayedCommit] = true; }
\end{DoxyCode}
\hypertarget{classStaticInst_a5e243c09e123ab8dacf60d9bf8b12283}{
\index{StaticInst@{StaticInst}!setFlag@{setFlag}}
\index{setFlag@{setFlag}!StaticInst@{StaticInst}}
\subsubsection[{setFlag}]{\setlength{\rightskip}{0pt plus 5cm}void setFlag ({\bf Flags} {\em f})\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classStaticInst_a5e243c09e123ab8dacf60d9bf8b12283}



\begin{DoxyCode}
186 { flags[f] = true; }
\end{DoxyCode}
\hypertarget{classStaticInst_a1329ca2535b328d75f1cbedb80ec1e0e}{
\index{StaticInst@{StaticInst}!setLastMicroop@{setLastMicroop}}
\index{setLastMicroop@{setLastMicroop}!StaticInst@{StaticInst}}
\subsubsection[{setLastMicroop}]{\setlength{\rightskip}{0pt plus 5cm}void setLastMicroop ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classStaticInst_a1329ca2535b328d75f1cbedb80ec1e0e}



\begin{DoxyCode}
184 { flags[IsLastMicroop] = true; }
\end{DoxyCode}
\hypertarget{classStaticInst_a9353aea3dfe673b88a4a96163d58759f}{
\index{StaticInst@{StaticInst}!srcRegIdx@{srcRegIdx}}
\index{srcRegIdx@{srcRegIdx}!StaticInst@{StaticInst}}
\subsubsection[{srcRegIdx}]{\setlength{\rightskip}{0pt plus 5cm}{\bf RegIndex} srcRegIdx (int {\em i}) const\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classStaticInst_a9353aea3dfe673b88a4a96163d58759f}
Return logical index (architectural reg num) of i'th source reg. Only the entries from 0 through \hyperlink{classStaticInst_a3902ecc708a6f28e94ee9aa975692915}{numSrcRegs()}-\/1 are valid. 


\begin{DoxyCode}
198 { return _srcRegIdx[i]; }
\end{DoxyCode}


\subsection{変数}
\hypertarget{classStaticInst_a157015ade233f4258d3fc3a4febb14f8}{
\index{StaticInst@{StaticInst}!\_\-destRegIdx@{\_\-destRegIdx}}
\index{\_\-destRegIdx@{\_\-destRegIdx}!StaticInst@{StaticInst}}
\subsubsection[{\_\-destRegIdx}]{\setlength{\rightskip}{0pt plus 5cm}{\bf RegIndex} {\bf \_\-destRegIdx}\mbox{[}MaxInstDestRegs\mbox{]}\hspace{0.3cm}{\ttfamily  \mbox{[}protected\mbox{]}}}}
\label{classStaticInst_a157015ade233f4258d3fc3a4febb14f8}


See \hyperlink{classStaticInst_ae5a1a6d72f40f715253b91e32b3caad2}{destRegIdx()}. \hypertarget{classStaticInst_ae3670a4ffb2403a58b2d3ecc05cc5e38}{
\index{StaticInst@{StaticInst}!\_\-numCCDestRegs@{\_\-numCCDestRegs}}
\index{\_\-numCCDestRegs@{\_\-numCCDestRegs}!StaticInst@{StaticInst}}
\subsubsection[{\_\-numCCDestRegs}]{\setlength{\rightskip}{0pt plus 5cm}int8\_\-t {\bf \_\-numCCDestRegs}\hspace{0.3cm}{\ttfamily  \mbox{[}protected\mbox{]}}}}
\label{classStaticInst_ae3670a4ffb2403a58b2d3ecc05cc5e38}
\hypertarget{classStaticInst_ad6de38545e1fa5e1883b18cc0c69f891}{
\index{StaticInst@{StaticInst}!\_\-numDestRegs@{\_\-numDestRegs}}
\index{\_\-numDestRegs@{\_\-numDestRegs}!StaticInst@{StaticInst}}
\subsubsection[{\_\-numDestRegs}]{\setlength{\rightskip}{0pt plus 5cm}int8\_\-t {\bf \_\-numDestRegs}\hspace{0.3cm}{\ttfamily  \mbox{[}protected\mbox{]}}}}
\label{classStaticInst_ad6de38545e1fa5e1883b18cc0c69f891}


See \hyperlink{classStaticInst_ab7e23352b3d45a982dfeb799030f87d0}{numDestRegs()}. \hypertarget{classStaticInst_a4ec6cc7bec2115d9e9cf035b5f1a6417}{
\index{StaticInst@{StaticInst}!\_\-numFPDestRegs@{\_\-numFPDestRegs}}
\index{\_\-numFPDestRegs@{\_\-numFPDestRegs}!StaticInst@{StaticInst}}
\subsubsection[{\_\-numFPDestRegs}]{\setlength{\rightskip}{0pt plus 5cm}int8\_\-t {\bf \_\-numFPDestRegs}\hspace{0.3cm}{\ttfamily  \mbox{[}protected\mbox{]}}}}
\label{classStaticInst_a4ec6cc7bec2115d9e9cf035b5f1a6417}
The following are used to track physical register usage for machines with separate int \& FP reg files. \hypertarget{classStaticInst_a7dd9ab1fe854aac5dfc13be06af528a7}{
\index{StaticInst@{StaticInst}!\_\-numIntDestRegs@{\_\-numIntDestRegs}}
\index{\_\-numIntDestRegs@{\_\-numIntDestRegs}!StaticInst@{StaticInst}}
\subsubsection[{\_\-numIntDestRegs}]{\setlength{\rightskip}{0pt plus 5cm}int8\_\-t {\bf \_\-numIntDestRegs}\hspace{0.3cm}{\ttfamily  \mbox{[}protected\mbox{]}}}}
\label{classStaticInst_a7dd9ab1fe854aac5dfc13be06af528a7}
\hypertarget{classStaticInst_ad7220cef5373cc7d1be744c59cdb7f81}{
\index{StaticInst@{StaticInst}!\_\-numSrcRegs@{\_\-numSrcRegs}}
\index{\_\-numSrcRegs@{\_\-numSrcRegs}!StaticInst@{StaticInst}}
\subsubsection[{\_\-numSrcRegs}]{\setlength{\rightskip}{0pt plus 5cm}int8\_\-t {\bf \_\-numSrcRegs}\hspace{0.3cm}{\ttfamily  \mbox{[}protected\mbox{]}}}}
\label{classStaticInst_ad7220cef5373cc7d1be744c59cdb7f81}


See \hyperlink{classStaticInst_a3902ecc708a6f28e94ee9aa975692915}{numSrcRegs()}. \hypertarget{classStaticInst_a4108a1bc5570a7db48a6ab73d0a636d0}{
\index{StaticInst@{StaticInst}!\_\-opClass@{\_\-opClass}}
\index{\_\-opClass@{\_\-opClass}!StaticInst@{StaticInst}}
\subsubsection[{\_\-opClass}]{\setlength{\rightskip}{0pt plus 5cm}OpClass {\bf \_\-opClass}\hspace{0.3cm}{\ttfamily  \mbox{[}protected\mbox{]}}}}
\label{classStaticInst_a4108a1bc5570a7db48a6ab73d0a636d0}


See \hyperlink{classStaticInst_aa4919f97cae20d4d82391c1fc6d5fda6}{opClass()}. \hypertarget{classStaticInst_aa053ba73e4ceeefc0fca46c6791e6a53}{
\index{StaticInst@{StaticInst}!\_\-srcRegIdx@{\_\-srcRegIdx}}
\index{\_\-srcRegIdx@{\_\-srcRegIdx}!StaticInst@{StaticInst}}
\subsubsection[{\_\-srcRegIdx}]{\setlength{\rightskip}{0pt plus 5cm}{\bf RegIndex} {\bf \_\-srcRegIdx}\mbox{[}MaxInstSrcRegs\mbox{]}\hspace{0.3cm}{\ttfamily  \mbox{[}protected\mbox{]}}}}
\label{classStaticInst_aa053ba73e4ceeefc0fca46c6791e6a53}


See \hyperlink{classStaticInst_a9353aea3dfe673b88a4a96163d58759f}{srcRegIdx()}. \hypertarget{classStaticInst_aca407a93c3360ff06d5d52f92583a6e1}{
\index{StaticInst@{StaticInst}!cachedDisassembly@{cachedDisassembly}}
\index{cachedDisassembly@{cachedDisassembly}!StaticInst@{StaticInst}}
\subsubsection[{cachedDisassembly}]{\setlength{\rightskip}{0pt plus 5cm}std::string$\ast$ {\bf cachedDisassembly}\hspace{0.3cm}{\ttfamily  \mbox{[}mutable, protected\mbox{]}}}}
\label{classStaticInst_aca407a93c3360ff06d5d52f92583a6e1}
String representation of disassembly (lazily evaluated via \hyperlink{classStaticInst_acce45da56f8154aec68848514c4f819f}{disassemble()}). \hypertarget{classStaticInst_a0bf9c8a3dba6ab3f4a4b1bee48ebd0be}{
\index{StaticInst@{StaticInst}!flags@{flags}}
\index{flags@{flags}!StaticInst@{StaticInst}}
\subsubsection[{flags}]{\setlength{\rightskip}{0pt plus 5cm}std::bitset$<$Num\_\-Flags$>$ {\bf flags}\hspace{0.3cm}{\ttfamily  \mbox{[}protected\mbox{]}}}}
\label{classStaticInst_a0bf9c8a3dba6ab3f4a4b1bee48ebd0be}


Flag values for this instruction. \hypertarget{classStaticInst_a744598b194ca3d4201d9414ce4cc4af4}{
\index{StaticInst@{StaticInst}!machInst@{machInst}}
\index{machInst@{machInst}!StaticInst@{StaticInst}}
\subsubsection[{machInst}]{\setlength{\rightskip}{0pt plus 5cm}const {\bf ExtMachInst} {\bf machInst}}}
\label{classStaticInst_a744598b194ca3d4201d9414ce4cc4af4}


The binary machine instruction. \hypertarget{classStaticInst_adfacb526b8ab378bf36f1324303635d0}{
\index{StaticInst@{StaticInst}!mnemonic@{mnemonic}}
\index{mnemonic@{mnemonic}!StaticInst@{StaticInst}}
\subsubsection[{mnemonic}]{\setlength{\rightskip}{0pt plus 5cm}const char$\ast$ {\bf mnemonic}\hspace{0.3cm}{\ttfamily  \mbox{[}protected\mbox{]}}}}
\label{classStaticInst_adfacb526b8ab378bf36f1324303635d0}
Base mnemonic (e.g., \char`\"{}add\char`\"{}). Used by \hyperlink{classStaticInst_ab4a569d2623620c04f8a52bbd91d63b9}{generateDisassembly()} methods. Also useful to readily identify instructions from within the debugger when \hyperlink{classStaticInst_aca407a93c3360ff06d5d52f92583a6e1}{cachedDisassembly} has not been initialized. \hypertarget{classStaticInst_aa793d9793af735f09096369fb17567b6}{
\index{StaticInst@{StaticInst}!nullStaticInstPtr@{nullStaticInstPtr}}
\index{nullStaticInstPtr@{nullStaticInstPtr}!StaticInst@{StaticInst}}
\subsubsection[{nullStaticInstPtr}]{\setlength{\rightskip}{0pt plus 5cm}{\bf StaticInstPtr} {\bf nullStaticInstPtr}\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classStaticInst_aa793d9793af735f09096369fb17567b6}
Pointer to a statically allocated \char`\"{}null\char`\"{} instruction object. Used to give \hyperlink{classStaticInst_ad814fb0b7773dc1fae7dffac00156583}{eaCompInst()} and \hyperlink{classStaticInst_ad80579a806c548f2fc2ec4fd12236f36}{memAccInst()} something to return when called on non-\/memory instructions. 

このクラスの説明は次のファイルから生成されました:\begin{DoxyCompactItemize}
\item 
cpu/\hyperlink{cpu_2static__inst_8hh}{static\_\-inst.hh}\item 
cpu/\hyperlink{cpu_2static__inst_8cc}{static\_\-inst.cc}\end{DoxyCompactItemize}
