// Seed: 3757092555
module module_0;
  assign id_1 = 1;
  wire id_2;
  assign module_1.type_1 = 0;
  assign id_1 = -1;
  always id_1 <= -1;
endmodule
module module_1 (
    input wor id_0,
    output tri id_1,
    id_9,
    input supply1 id_2,
    input supply0 id_3,
    input supply1 id_4,
    output wand id_5,
    input supply1 id_6,
    input supply0 id_7
);
  genvar id_10;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input tri  id_0,
    input wor  id_1,
    input wire id_2
);
  wire id_4;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
