# Generated by Yosys 0.9 (git sha1 1979e0b)

.model rainbow
.inputs CLK
.outputs RST SCL DC MOSI CS
.names $false
.names $true
1
.names $undef
.gate SB_LUT4 I0=$abc$7467$auto$simplemap.cc:168:logic_reduce$1812_new_inv_ I1=$abc$7467$add$rainbow.v:295$102_Y[4] I2=$abc$7467$auto$share.cc:976:make_cell_activation_logic$939_new_ I3=$abc$7467$procmux$522.B_AND_S[4]_new_ O=$0\cmd_counter[4:0][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111111100000
.gate SB_LUT4 I0=$abc$7467$auto$rtlil.cc:1906:Mux$943[4]_new_ I1=$abc$7467$auto$simplemap.cc:250:simplemap_eqne$1949[5]_new_ I2=$false I3=$false O=$abc$7467$auto$simplemap.cc:168:logic_reduce$1812_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$7467$auto$rtlil.cc:1906:Mux$943[4]_new_ I1=$abc$7467$memory\cmd$rdmux[0][1][0]$a$1112[6]_new_ I2=$abc$7467$auto$rtlil.cc:1906:Mux$943[3]_new_inv_ I3=$false O=$abc$7467$auto$simplemap.cc:250:simplemap_eqne$1949[4]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010100
.gate SB_LUT4 I0=$abc$7467$memory\cmd$rdmux[0][2][1]$a$1121[0]_new_ I1=$abc$7467$memory\cmd$rdmux[0][2][1]$b$1122[7]_new_ I2=$abc$7467$auto$rtlil.cc:1906:Mux$943[2]_new_inv_ I3=$false O=$abc$7467$memory\cmd$rdmux[0][1][0]$a$1112[6]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=cmd_counter[2] I1=$abc$7467$sub$rainbow.v:340$109_Y[2] I2=$abc$7467$new_n317_ I3=$abc$7467$auto$simplemap.cc:127:simplemap_reduce$2616[1]_new_inv_ O=$abc$7467$auto$rtlil.cc:1906:Mux$943[2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0101001100110011
.gate SB_LUT4 I0=state[5] I1=state[0] I2=state[1] I3=state[4] O=$abc$7467$new_n317_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=state[3] I1=state[2] I2=$false I3=$false O=$abc$7467$auto$simplemap.cc:127:simplemap_reduce$2616[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$7467$new_n317_ I1=$abc$7467$auto$simplemap.cc:127:simplemap_reduce$2616[1]_new_inv_ I2=cmd_counter[0] I3=cmd_counter[1] O=$abc$7467$memory\cmd$rdmux[0][2][1]$b$1122[7]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011111111000
.gate SB_LUT4 I0=cmd_counter[0] I1=$abc$7467$sub$rainbow.v:340$109_Y[0] I2=$abc$7467$new_n317_ I3=$abc$7467$auto$simplemap.cc:127:simplemap_reduce$2616[1]_new_inv_ O=$abc$7467$memory\cmd$rdmux[0][2][1]$a$1121[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0101001100110011
.gate SB_LUT4 I0=cmd_counter[4] I1=$abc$7467$sub$rainbow.v:340$109_Y[4] I2=$abc$7467$new_n317_ I3=$abc$7467$auto$simplemap.cc:127:simplemap_reduce$2616[1]_new_inv_ O=$abc$7467$auto$rtlil.cc:1906:Mux$943[4]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110011001100
.gate SB_LUT4 I0=cmd_counter[3] I1=$abc$7467$sub$rainbow.v:340$109_Y[3] I2=$abc$7467$new_n317_ I3=$abc$7467$auto$simplemap.cc:127:simplemap_reduce$2616[1]_new_inv_ O=$abc$7467$auto$rtlil.cc:1906:Mux$943[3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0101001100110011
.gate SB_LUT4 I0=$abc$7467$auto$rtlil.cc:1906:Mux$943[2]_new_inv_ I1=$abc$7467$memory\cmd$rdmux[0][2][1]$a$1121[0]_new_ I2=$abc$7467$memory\cmd$rdmux[0][0][0]$a$1109[5]_new_inv_ I3=$abc$7467$auto$rtlil.cc:1906:Mux$943[4]_new_ O=$abc$7467$auto$simplemap.cc:250:simplemap_eqne$1949[5]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000111110000
.gate SB_LUT4 I0=$abc$7467$memory\cmd$rdmux[0][2][1]$b$1122[7]_new_ I1=$abc$7467$memory\cmd$rdmux[0][2][1]$a$1121[0]_new_ I2=$abc$7467$auto$rtlil.cc:1906:Mux$943[3]_new_inv_ I3=$abc$7467$auto$rtlil.cc:1906:Mux$943[2]_new_inv_ O=$abc$7467$memory\cmd$rdmux[0][0][0]$a$1109[5]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111001110000
.gate SB_LUT4 I0=$abc$7467$memory\cmd$rdmux[0][2][1]$a$1121[0]_new_ I1=$abc$7467$memory\cmd$rdmux[0][2][1]$b$1122[7]_new_ I2=$abc$7467$auto$rtlil.cc:1906:Mux$943[3]_new_inv_ I3=$abc$7467$auto$rtlil.cc:1906:Mux$943[2]_new_inv_ O=$abc$7467$memory\cmd$rdmux[0][0][0]$a$1109[7]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000011
.gate SB_LUT4 I0=cmd_counter[4] I1=$abc$7467$sub$rainbow.v:520$172_Y[4] I2=$abc$7467$auto$simplemap.cc:127:simplemap_reduce$5716[1]_new_inv_ I3=$abc$7467$auto$dff2dffe.cc:158:make_patterns_logic$5695_new_ O=$abc$7467$procmux$522.B_AND_S[4]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$7467$procmux$561_Y[13]_new_ I1=$abc$7467$auto$wreduce.cc:455:run$924[3]_new_ I2=$false I3=$false O=$abc$7467$auto$simplemap.cc:127:simplemap_reduce$5716[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$7467$auto$rtlil.cc:1906:Mux$943[2]_new_inv_ I1=$abc$7467$auto$rtlil.cc:1906:Mux$943[4]_new_ I2=$abc$7467$memory\cmd$rdmux[0][2][1]$a$1121[0]_new_ I3=$false O=$abc$7467$procmux$561_Y[13]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$7467$new_n330_ I1=$abc$7467$new_n332_ I2=$false I3=$false O=$abc$7467$auto$wreduce.cc:455:run$924[3]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=params_left[6] I1=params_left[7] I2=params_left[8] I3=$abc$7467$new_n331_ O=$abc$7467$new_n330_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=params_left[10] I1=params_left[11] I2=params_left[12] I3=params_left[13] O=$abc$7467$new_n331_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=params_left[3] I1=params_left[4] I2=params_left[9] I3=$abc$7467$new_n333_ O=$abc$7467$new_n332_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=params_left[0] I1=params_left[1] I2=params_left[2] I3=params_left[5] O=$abc$7467$new_n333_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$7467$auto$dff2dffe.cc:158:make_patterns_logic$6355 I1=state[3] I2=$false I3=$false O=$abc$7467$auto$dff2dffe.cc:158:make_patterns_logic$5695_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$7467$new_n317_ I1=state[2] I2=$false I3=$false O=$abc$7467$auto$dff2dffe.cc:158:make_patterns_logic$6355
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$7467$new_n317_ I1=$abc$7467$auto$simplemap.cc:127:simplemap_reduce$2616[1]_new_inv_ I2=$false I3=$false O=$abc$7467$auto$share.cc:976:make_cell_activation_logic$939_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$7467$procmux$522.B_AND_S[8]_new_ I1=$abc$7467$procmux$522.B_AND_S[3]_new_ I2=$false I3=$false O=$0\cmd_counter[4:0][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=$abc$7467$add$rainbow.v:295$102_Y[3] I1=cmd_counter[3] I2=$abc$7467$auto$simplemap.cc:168:logic_reduce$1812_new_inv_ I3=$abc$7467$auto$share.cc:976:make_cell_activation_logic$939_new_ O=$abc$7467$procmux$522.B_AND_S[8]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=cmd_counter[3] I1=$abc$7467$sub$rainbow.v:520$172_Y[3] I2=$abc$7467$auto$simplemap.cc:127:simplemap_reduce$5716[1]_new_inv_ I3=$abc$7467$auto$dff2dffe.cc:158:make_patterns_logic$5695_new_ O=$abc$7467$procmux$522.B_AND_S[3]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$7467$auto$simplemap.cc:168:logic_reduce$1812_new_inv_ I1=$abc$7467$add$rainbow.v:295$102_Y[2] I2=$abc$7467$auto$share.cc:976:make_cell_activation_logic$939_new_ I3=$abc$7467$procmux$522.B_AND_S[2]_new_ O=$0\cmd_counter[4:0][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111111100000
.gate SB_LUT4 I0=cmd_counter[2] I1=$abc$7467$sub$rainbow.v:520$172_Y[2] I2=$abc$7467$auto$simplemap.cc:127:simplemap_reduce$5716[1]_new_inv_ I3=$abc$7467$auto$dff2dffe.cc:158:make_patterns_logic$5695_new_ O=$abc$7467$procmux$522.B_AND_S[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$7467$new_n346_ I1=cmd_counter[0] I2=$abc$7467$auto$dff2dffe.cc:158:make_patterns_logic$6355 I3=cmd_counter[1] O=$0\cmd_counter[4:0][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111010110000000
.gate SB_LUT4 I0=$abc$7467$auto$simplemap.cc:168:logic_reduce$1812_new_inv_ I1=$abc$7467$auto$share.cc:976:make_cell_activation_logic$939_new_ I2=$false I3=$false O=$abc$7467$procmux$673.B_AND_S[84]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$7467$auto$dff2dffe.cc:158:make_patterns_logic$5695_new_ I1=$abc$7467$procmux$561_Y[13]_new_ I2=$abc$7467$auto$wreduce.cc:455:run$924[3]_new_ I3=$false O=$abc$7467$auto$dff2dffe.cc:175:make_patterns_logic$5701
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$7467$auto$dff2dffe.cc:158:make_patterns_logic$5695_new_ I1=$abc$7467$auto$simplemap.cc:127:simplemap_reduce$5716[1]_new_inv_ I2=$abc$7467$new_n347_ I3=$false O=$abc$7467$new_n346_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001101
.gate SB_LUT4 I0=$abc$7467$auto$simplemap.cc:168:logic_reduce$1812_new_inv_ I1=$abc$7467$auto$share.cc:976:make_cell_activation_logic$939_new_ I2=$false I3=$false O=$abc$7467$new_n347_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$7467$new_n346_ I1=cmd_counter[0] I2=$abc$7467$new_n349_ I3=$false O=$0\cmd_counter[4:0][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=$abc$7467$sub$rainbow.v:520$172_Y[0] I1=$abc$7467$auto$dff2dffe.cc:175:make_patterns_logic$5701 I2=$abc$7467$procmux$673.B_AND_S[84]_new_ I3=$abc$7467$add$rainbow.v:295$102_Y[0] O=$abc$7467$new_n349_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$7467$new_n347_ I1=params_left[13] I2=$abc$7467$new_n351_ I3=$false O=$0\params_left[13:0][13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=$abc$7467$auto$share.cc:976:make_cell_activation_logic$939_new_ I1=$abc$7467$procmux$561_Y[13]_new_ I2=$abc$7467$auto$simplemap.cc:127:simplemap_reduce$6977[1]_new_ I3=$abc$7467$sub$rainbow.v:532$177_Y[13] O=$abc$7467$new_n351_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$7467$auto$wreduce.cc:455:run$924[3]_new_ I1=$abc$7467$auto$dff2dffe.cc:158:make_patterns_logic$5695_new_ I2=$false I3=$false O=$abc$7467$auto$simplemap.cc:127:simplemap_reduce$6977[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$7467$new_n347_ I1=params_left[12] I2=$abc$7467$new_n354_ I3=$false O=$0\params_left[13:0][12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=$abc$7467$auto$share.cc:976:make_cell_activation_logic$939_new_ I1=$abc$7467$procmux$561_Y[13]_new_ I2=$abc$7467$auto$simplemap.cc:127:simplemap_reduce$6977[1]_new_ I3=$abc$7467$sub$rainbow.v:532$177_Y[12] O=$abc$7467$new_n354_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$7467$auto$simplemap.cc:127:simplemap_reduce$6977[1]_new_ I1=$abc$7467$sub$rainbow.v:532$177_Y[11] I2=$abc$7467$new_n347_ I3=params_left[11] O=$0\params_left[13:0][11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100010001000
.gate SB_LUT4 I0=$abc$7467$auto$simplemap.cc:127:simplemap_reduce$6977[1]_new_ I1=$abc$7467$sub$rainbow.v:532$177_Y[10] I2=$abc$7467$new_n347_ I3=params_left[10] O=$0\params_left[13:0][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100010001000
.gate SB_LUT4 I0=$abc$7467$new_n347_ I1=params_left[9] I2=$abc$7467$new_n358_ I3=$false O=$0\params_left[13:0][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=$abc$7467$auto$share.cc:976:make_cell_activation_logic$939_new_ I1=$abc$7467$procmux$561_Y[13]_new_ I2=$abc$7467$auto$simplemap.cc:127:simplemap_reduce$6977[1]_new_ I3=$abc$7467$sub$rainbow.v:532$177_Y[9] O=$abc$7467$new_n358_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$7467$auto$simplemap.cc:127:simplemap_reduce$6977[1]_new_ I1=$abc$7467$sub$rainbow.v:532$177_Y[8] I2=$abc$7467$new_n347_ I3=params_left[8] O=$0\params_left[13:0][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100010001000
.gate SB_LUT4 I0=$abc$7467$auto$simplemap.cc:127:simplemap_reduce$6977[1]_new_ I1=$abc$7467$sub$rainbow.v:532$177_Y[7] I2=$abc$7467$new_n347_ I3=params_left[7] O=$0\params_left[13:0][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100010001000
.gate SB_LUT4 I0=$abc$7467$auto$simplemap.cc:127:simplemap_reduce$6977[1]_new_ I1=$abc$7467$sub$rainbow.v:532$177_Y[6] I2=$abc$7467$new_n347_ I3=params_left[6] O=$0\params_left[13:0][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100010001000
.gate SB_LUT4 I0=$abc$7467$auto$simplemap.cc:127:simplemap_reduce$6977[1]_new_ I1=$abc$7467$sub$rainbow.v:532$177_Y[5] I2=$abc$7467$new_n347_ I3=params_left[5] O=$0\params_left[13:0][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100010001000
.gate SB_LUT4 I0=$abc$7467$new_n347_ I1=params_left[4] I2=$abc$7467$new_n364_ I3=$false O=$0\params_left[13:0][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=$abc$7467$auto$simplemap.cc:127:simplemap_reduce$6977[1]_new_ I1=$abc$7467$sub$rainbow.v:532$177_Y[4] I2=$abc$7467$procmux$561_Y[4]_new_ I3=$abc$7467$auto$share.cc:976:make_cell_activation_logic$939_new_ O=$abc$7467$new_n364_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$7467$auto$simplemap.cc:250:simplemap_eqne$1949[5]_new_ I1=$abc$7467$new_n366_ I2=$false I3=$false O=$abc$7467$procmux$561_Y[4]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$7467$auto$rtlil.cc:1906:Mux$943[4]_new_ I1=$abc$7467$memory\cmd$rdmux[0][1][0]$a$1112[6]_new_ I2=$abc$7467$auto$rtlil.cc:1906:Mux$943[3]_new_inv_ I3=$false O=$abc$7467$new_n366_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000001
.gate SB_LUT4 I0=$abc$7467$memory\cmd$rdmux[0][2][1]$a$1121[0]_new_ I1=$abc$7467$auto$rtlil.cc:1906:Mux$943[2]_new_inv_ I2=$abc$7467$memory\cmd$rdmux[0][2][1]$b$1122[7]_new_ I3=$abc$7467$auto$rtlil.cc:1906:Mux$943[3]_new_inv_ O=$abc$7467$memory\cmd$rdmux[0][0][0]$a$1109[6]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110110000000011
.gate SB_LUT4 I0=$abc$7467$auto$simplemap.cc:127:simplemap_reduce$6977[1]_new_ I1=$abc$7467$sub$rainbow.v:532$177_Y[3] I2=$abc$7467$new_n347_ I3=params_left[3] O=$0\params_left[13:0][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100010001000
.gate SB_LUT4 I0=$abc$7467$auto$simplemap.cc:127:simplemap_reduce$4394[1]_new_ I1=$abc$7467$auto$wreduce.cc:455:run$925[3]_new_inv_ I2=$abc$7467$auto$share.cc:976:make_cell_activation_logic$939_new_ I3=$abc$7467$new_n370_ O=$0\params_left[13:0][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110000011111111
.gate SB_LUT4 I0=$abc$7467$auto$simplemap.cc:127:simplemap_reduce$6977[1]_new_ I1=$abc$7467$sub$rainbow.v:532$177_Y[2] I2=$abc$7467$new_n347_ I3=params_left[2] O=$abc$7467$new_n370_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$7467$auto$simplemap.cc:127:simplemap_reduce$1961[0]_new_inv_ I1=$abc$7467$new_n382_ I2=$false I3=$false O=$abc$7467$auto$simplemap.cc:127:simplemap_reduce$4394[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$7467$auto$simplemap.cc:250:simplemap_eqne$2018[1]_new_inv_ I1=$abc$7467$auto$simplemap.cc:250:simplemap_eqne$2018[0]_new_inv_ I2=$false I3=$false O=$abc$7467$auto$simplemap.cc:127:simplemap_reduce$1961[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$7467$memory\cmd$rdmux[0][2][1]$b$1122[7]_new_ I1=$abc$7467$auto$rtlil.cc:1906:Mux$943[2]_new_inv_ I2=$abc$7467$auto$rtlil.cc:1906:Mux$943[4]_new_ I3=$false O=$abc$7467$auto$wreduce.cc:455:run$925[3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$7467$new_n383_ I1=$abc$7467$auto$simplemap.cc:250:simplemap_eqne$2205[2]_new_ I2=$abc$7467$auto$simplemap.cc:250:simplemap_eqne$1992[3]_new_inv_ I3=$false O=$abc$7467$new_n382_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$7467$memory\cmd$rdmux[0][0][0]$a$1109[7]_new_inv_ I1=$abc$7467$memory\cmd$rdmux[0][0][0]$a$1109[6]_new_inv_ I2=$false I3=$false O=$abc$7467$new_n383_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$7467$auto$rtlil.cc:1906:Mux$943[4]_new_ I1=$abc$7467$memory\cmd$rdmux[0][0][0]$a$1109[2]_new_ I2=$abc$7467$procmux$561_Y[13]_new_ I3=$false O=$abc$7467$auto$simplemap.cc:250:simplemap_eqne$2205[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001011
.gate SB_LUT4 I0=$abc$7467$auto$rtlil.cc:1906:Mux$943[2]_new_inv_ I1=$abc$7467$memory\cmd$rdmux[0][2][1]$b$1122[7]_new_ I2=$abc$7467$auto$rtlil.cc:1906:Mux$943[3]_new_inv_ I3=$abc$7467$memory\cmd$rdmux[0][2][1]$a$1121[0]_new_ O=$abc$7467$memory\cmd$rdmux[0][0][0]$a$1109[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100001000001101
.gate SB_LUT4 I0=$abc$7467$new_n392_ I1=$abc$7467$new_n382_ I2=$abc$7467$auto$simplemap.cc:250:simplemap_eqne$2018[1]_new_inv_ I3=$abc$7467$auto$simplemap.cc:250:simplemap_eqne$2018[0]_new_inv_ O=$abc$7467$auto$opt_reduce.cc:132:opt_mux$912_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110011000000
.gate SB_LUT4 I0=$abc$7467$auto$simplemap.cc:250:simplemap_eqne$1949[5]_new_ I1=$abc$7467$new_n366_ I2=$abc$7467$auto$simplemap.cc:250:simplemap_eqne$2205[2]_new_ I3=$false O=$abc$7467$new_n392_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$7467$new_n400_ I1=$abc$7467$new_n398_ I2=$abc$7467$auto$share.cc:976:make_cell_activation_logic$939_new_ I3=$abc$7467$procmux$558.B_AND_S[0]_new_ O=$0\params_left[13:0][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111101110000
.gate SB_LUT4 I0=params_left[0] I1=$abc$7467$auto$simplemap.cc:168:logic_reduce$1812_new_inv_ I2=$abc$7467$new_n399_ I3=$false O=$abc$7467$new_n398_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=$abc$7467$new_n382_ I1=$abc$7467$auto$simplemap.cc:250:simplemap_eqne$1949[5]_new_ I2=$abc$7467$auto$simplemap.cc:250:simplemap_eqne$1949[4]_new_ I3=$false O=$abc$7467$new_n399_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=$abc$7467$auto$simplemap.cc:250:simplemap_eqne$2018[1]_new_inv_ I1=cmd_counter[1] I2=$abc$7467$auto$opt_reduce.cc:132:opt_mux$912_new_ I3=$abc$7467$auto$simplemap.cc:250:simplemap_eqne$2018[0]_new_inv_ O=$abc$7467$new_n400_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111101010111
.gate SB_LUT4 I0=$abc$7467$auto$simplemap.cc:127:simplemap_reduce$6977[1]_new_ I1=$abc$7467$sub$rainbow.v:532$177_Y[0] I2=$false I3=$false O=$abc$7467$procmux$558.B_AND_S[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$7467$new_n347_ I1=$abc$7467$auto$dff2dffe.cc:175:make_patterns_logic$6489 I2=data[7] I3=$abc$7467$new_n407_ O=$abc$7467$new_n404_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000011111
.gate SB_LUT4 I0=$abc$7467$auto$dff2dffe.cc:158:make_patterns_logic$5695_new_ I1=$abc$7467$procmux$561_Y[13]_new_ I2=$false I3=$false O=$abc$7467$auto$dff2dffe.cc:175:make_patterns_logic$6489
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$7467$memory\cmd$rdmux[0][0][0]$a$1109[7]_new_inv_ I1=cmd_counter[4] I2=$abc$7467$auto$share.cc:976:make_cell_activation_logic$939_new_ I3=$false O=$abc$7467$new_n407_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=param_counter[1] I1=param_counter[6] I2=$false I3=$false O=$abc$7467$new_n410_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$7467$procmux$561_Y[13]_new_ I1=param_counter[6] I2=$false I3=$false O=$abc$7467$new_n411_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=param_counter[4] I1=$abc$7467$new_n415_ I2=$abc$7467$memory\params$rdmux[0][4][1]$a$1386[0]_new_ I3=param_counter[5] O=$abc$7467$new_n413_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000010111111
.gate SB_LUT4 I0=param_counter[1] I1=param_counter[0] I2=$false I3=$false O=$abc$7467$memory\params$rdmux[0][4][1]$a$1386[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=param_counter[2] I1=param_counter[3] I2=$false I3=$false O=$abc$7467$new_n415_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=param_counter[3] I1=param_counter[4] I2=$false I3=$false O=$abc$7467$new_n417_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$7467$memory\params$rdmux[0][1][0]$b$1342[7]_new_ I1=param_counter[5] I2=$false I3=$false O=$abc$7467$new_n418_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=param_counter[0] I1=param_counter[2] I2=param_counter[1] I3=$abc$7467$new_n420_ O=$abc$7467$memory\params$rdmux[0][1][0]$b$1342[7]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000100000000
.gate SB_LUT4 I0=param_counter[3] I1=param_counter[4] I2=$false I3=$false O=$abc$7467$new_n420_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$7467$new_n422_ I1=data[6] I2=$abc$7467$new_n423_ I3=$false O=$0\data[7:0][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=$abc$7467$new_n347_ I1=$abc$7467$auto$dff2dffe.cc:175:make_patterns_logic$6489 I2=$false I3=$false O=$abc$7467$new_n422_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$7467$new_n425_ I1=$abc$7467$auto$dff2dffe.cc:158:make_patterns_logic$5695_new_ I2=$abc$7467$auto$simplemap.cc:250:simplemap_eqne$2018[6]_new_inv_ I3=$abc$7467$auto$share.cc:976:make_cell_activation_logic$939_new_ O=$abc$7467$new_n423_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101110111011
.gate SB_LUT4 I0=$abc$7467$memory\cmd$rdmux[0][0][0]$a$1109[6]_new_inv_ I1=$abc$7467$auto$rtlil.cc:1906:Mux$943[4]_new_ I2=$false I3=$false O=$abc$7467$auto$simplemap.cc:250:simplemap_eqne$2018[6]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=param_counter[6] I1=$abc$7467$memory\params$rdmux[0][0][0]$a$1338[6]_new_ I2=$abc$7467$new_n410_ I3=$abc$7467$procmux$561_Y[13]_new_ O=$abc$7467$new_n425_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111100001011
.gate SB_LUT4 I0=param_counter[4] I1=$abc$7467$memory\params$rdmux[0][1][0]$b$1342[6]_new_ I2=param_counter[5] I3=$abc$7467$memory\params$rdmux[0][2][0]$b$1348[6]_new_ O=$abc$7467$memory\params$rdmux[0][0][0]$a$1338[6]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100111011000000
.gate SB_LUT4 I0=param_counter[2] I1=param_counter[0] I2=$abc$7467$new_n420_ I3=param_counter[1] O=$abc$7467$memory\params$rdmux[0][1][0]$b$1342[6]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=param_counter[1] I1=param_counter[2] I2=param_counter[0] I3=param_counter[3] O=$abc$7467$memory\params$rdmux[0][2][0]$b$1348[6]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000001101
.gate SB_LUT4 I0=$abc$7467$new_n422_ I1=data[5] I2=$abc$7467$new_n430_ I3=$false O=$0\data[7:0][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=$abc$7467$auto$simplemap.cc:250:simplemap_eqne$1949[5]_new_ I1=$abc$7467$auto$share.cc:976:make_cell_activation_logic$939_new_ I2=$abc$7467$new_n431_ I3=$abc$7467$auto$dff2dffe.cc:158:make_patterns_logic$5695_new_ O=$abc$7467$new_n430_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=$abc$7467$procmux$561_Y[13]_new_ I1=$abc$7467$new_n410_ I2=$abc$7467$new_n411_ I3=$abc$7467$memory\params$rdmux[0][0][0]$a$1338[5]_new_ O=$abc$7467$new_n431_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101110111011
.gate SB_LUT4 I0=$abc$7467$new_n435_ I1=$abc$7467$new_n438_ I2=$abc$7467$new_n413_ I3=$abc$7467$new_n433_ O=$abc$7467$memory\params$rdmux[0][0][0]$a$1338[5]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011101111
.gate SB_LUT4 I0=param_counter[2] I1=param_counter[3] I2=param_counter[1] I3=$abc$7467$new_n434_ O=$abc$7467$new_n433_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110111100000000
.gate SB_LUT4 I0=param_counter[0] I1=$abc$7467$new_n420_ I2=param_counter[1] I3=param_counter[5] O=$abc$7467$new_n434_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011111100000000
.gate SB_LUT4 I0=$abc$7467$new_n437_ I1=param_counter[4] I2=$abc$7467$new_n436_ I3=$false O=$abc$7467$new_n435_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=param_counter[2] I1=$abc$7467$memory\params$rdmux[0][4][1]$a$1386[0]_new_ I2=param_counter[3] I3=$false O=$abc$7467$new_n436_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00011111
.gate SB_LUT4 I0=param_counter[3] I1=param_counter[2] I2=param_counter[0] I3=param_counter[1] O=$abc$7467$new_n437_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001010000000001
.gate SB_LUT4 I0=param_counter[0] I1=param_counter[2] I2=$abc$7467$new_n417_ I3=$false O=$abc$7467$new_n438_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$7467$procmux$614.B_AND_S[12]_new_ I1=$abc$7467$procmux$614.B_AND_S[4]_new_ I2=$false I3=$false O=$0\data[7:0][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=$abc$7467$auto$simplemap.cc:168:logic_reduce$1812_new_inv_ I1=data[4] I2=$abc$7467$auto$simplemap.cc:250:simplemap_eqne$1949[4]_new_ I3=$abc$7467$auto$share.cc:976:make_cell_activation_logic$939_new_ O=$abc$7467$procmux$614.B_AND_S[12]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100000000000
.gate SB_LUT4 I0=data[4] I1=$abc$7467$memrd$\params$rainbow.v:513$167_DATA[4]_new_inv_ I2=$abc$7467$procmux$561_Y[13]_new_ I3=$abc$7467$auto$dff2dffe.cc:158:make_patterns_logic$5695_new_ O=$abc$7467$procmux$614.B_AND_S[4]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010001100000000
.gate SB_LUT4 I0=$abc$7467$memory\params$rdmux[0][0][0]$a$1338[4]_new_ I1=param_counter[0] I2=param_counter[1] I3=param_counter[6] O=$abc$7467$memrd$\params$rainbow.v:513$167_DATA[4]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011110001010101
.gate SB_LUT4 I0=param_counter[5] I1=$abc$7467$new_n435_ I2=$abc$7467$new_n446_ I3=$abc$7467$new_n444_ O=$abc$7467$memory\params$rdmux[0][0][0]$a$1338[4]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011111110
.gate SB_LUT4 I0=param_counter[3] I1=$abc$7467$memory\params$rdmux[0][0][0]$b$1339[7]_new_ I2=$abc$7467$memory\params$rdmux[0][1][0]$b$1342[6]_new_ I3=param_counter[5] O=$abc$7467$new_n444_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101100000000
.gate SB_LUT4 I0=param_counter[0] I1=param_counter[1] I2=$false I3=$false O=$abc$7467$memory\params$rdmux[0][0][0]$b$1339[7]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$7467$memory\params$rdmux[0][0][0]$b$1339[1]_new_ I1=$abc$7467$new_n415_ I2=param_counter[4] I3=$false O=$abc$7467$new_n446_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=param_counter[0] I1=param_counter[1] I2=$false I3=$false O=$abc$7467$memory\params$rdmux[0][0][0]$b$1339[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$7467$new_n422_ I1=data[3] I2=$abc$7467$new_n449_ I3=$false O=$0\data[7:0][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=$abc$7467$auto$share.cc:976:make_cell_activation_logic$939_new_ I1=$abc$7467$auto$simplemap.cc:250:simplemap_eqne$1992[3]_new_inv_ I2=$abc$7467$new_n450_ I3=$false O=$abc$7467$new_n449_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001101
.gate SB_LUT4 I0=$abc$7467$memrd$\params$rainbow.v:513$167_DATA[3]_new_inv_ I1=$abc$7467$procmux$561_Y[13]_new_ I2=$abc$7467$auto$dff2dffe.cc:158:make_patterns_logic$5695_new_ I3=$false O=$abc$7467$new_n450_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=$abc$7467$new_n457_ I1=$abc$7467$new_n452_ I2=param_counter[0] I3=param_counter[6] O=$abc$7467$memrd$\params$rainbow.v:513$167_DATA[3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000011101110
.gate SB_LUT4 I0=param_counter[4] I1=$abc$7467$new_n437_ I2=$abc$7467$new_n456_ I3=$abc$7467$new_n453_ O=$abc$7467$new_n452_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111000000000
.gate SB_LUT4 I0=$abc$7467$new_n455_ I1=$abc$7467$new_n454_ I2=param_counter[5] I3=$false O=$abc$7467$new_n453_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001101
.gate SB_LUT4 I0=param_counter[2] I1=param_counter[0] I2=param_counter[1] I3=param_counter[3] O=$abc$7467$new_n454_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110101100000000
.gate SB_LUT4 I0=param_counter[0] I1=param_counter[3] I2=param_counter[2] I3=param_counter[4] O=$abc$7467$new_n455_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111000000000
.gate SB_LUT4 I0=param_counter[1] I1=param_counter[2] I2=param_counter[0] I3=param_counter[3] O=$abc$7467$new_n456_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001010000000000
.gate SB_LUT4 I0=$abc$7467$memory\params$rdmux[0][1][0]$b$1342[6]_new_ I1=$abc$7467$new_n458_ I2=$abc$7467$new_n460_ I3=param_counter[5] O=$abc$7467$new_n457_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=param_counter[2] I1=param_counter[0] I2=param_counter[1] I3=$abc$7467$new_n459_ O=$abc$7467$new_n458_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001011100000000
.gate SB_LUT4 I0=param_counter[4] I1=param_counter[3] I2=$false I3=$false O=$abc$7467$new_n459_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=param_counter[0] I1=param_counter[2] I2=param_counter[3] I3=param_counter[1] O=$abc$7467$new_n460_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000001011
.gate SB_LUT4 I0=$abc$7467$new_n422_ I1=data[2] I2=$abc$7467$new_n754_ I3=$false O=$0\data[7:0][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=param_counter[4] I1=$abc$7467$memory\params$rdmux[0][2][0]$a$1347[2]_new_inv_ I2=param_counter[5] I3=$false O=$abc$7467$new_n466_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001011
.gate SB_LUT4 I0=$abc$7467$memory\params$rdmux[0][0][0]$b$1339[7]_new_ I1=$abc$7467$new_n415_ I2=$false I3=$false O=$abc$7467$memory\params$rdmux[0][2][0]$a$1347[2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=param_counter[2] I1=$abc$7467$memory\params$rdmux[0][4][1]$a$1386[0]_new_ I2=param_counter[3] I3=$false O=$abc$7467$new_n470_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$7467$new_n422_ I1=data[1] I2=$abc$7467$new_n475_ I3=$false O=$0\data[7:0][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=$abc$7467$auto$share.cc:976:make_cell_activation_logic$939_new_ I1=$abc$7467$auto$simplemap.cc:250:simplemap_eqne$2018[1]_new_inv_ I2=$abc$7467$new_n476_ I3=$false O=$abc$7467$new_n475_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001101
.gate SB_LUT4 I0=$abc$7467$memrd$\params$rainbow.v:513$167_DATA[1]_new_inv_ I1=$abc$7467$procmux$561_Y[13]_new_ I2=$abc$7467$auto$dff2dffe.cc:158:make_patterns_logic$5695_new_ I3=$false O=$abc$7467$new_n476_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=$abc$7467$new_n481_ I1=$abc$7467$new_n478_ I2=$abc$7467$memory\params$rdmux[0][0][0]$b$1339[1]_new_ I3=param_counter[6] O=$abc$7467$memrd$\params$rainbow.v:513$167_DATA[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111111101110
.gate SB_LUT4 I0=$abc$7467$new_n480_ I1=$abc$7467$new_n479_ I2=$abc$7467$new_n466_ I3=$false O=$abc$7467$new_n478_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100000
.gate SB_LUT4 I0=$abc$7467$memory\params$rdmux[0][4][1]$a$1386[0]_new_ I1=param_counter[2] I2=param_counter[3] I3=param_counter[4] O=$abc$7467$new_n479_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101111111111
.gate SB_LUT4 I0=param_counter[0] I1=param_counter[2] I2=param_counter[1] I3=param_counter[3] O=$abc$7467$new_n480_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001010000000000
.gate SB_LUT4 I0=$abc$7467$new_n454_ I1=$abc$7467$new_n483_ I2=param_counter[4] I3=$abc$7467$new_n482_ O=$abc$7467$new_n481_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000100000000
.gate SB_LUT4 I0=param_counter[2] I1=$abc$7467$new_n417_ I2=$abc$7467$memory\params$rdmux[0][4][1]$a$1386[0]_new_ I3=param_counter[5] O=$abc$7467$new_n482_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011111100000000
.gate SB_LUT4 I0=param_counter[2] I1=param_counter[3] I2=param_counter[0] I3=$false O=$abc$7467$new_n483_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=$abc$7467$new_n761_ I1=$abc$7467$new_n493_ I2=$abc$7467$auto$dff2dffe.cc:158:make_patterns_logic$5695_new_ I3=$abc$7467$procmux$614.B_AND_S[8]_new_ O=$0\data[7:0][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111110110000
.gate SB_LUT4 I0=$abc$7467$auto$simplemap.cc:168:logic_reduce$1812_new_inv_ I1=data[0] I2=$abc$7467$auto$simplemap.cc:250:simplemap_eqne$2018[0]_new_inv_ I3=$abc$7467$auto$share.cc:976:make_cell_activation_logic$939_new_ O=$abc$7467$procmux$614.B_AND_S[8]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=param_counter[2] I1=param_counter[1] I2=param_counter[0] I3=param_counter[3] O=$abc$7467$memory\params$rdmux[0][2][1]$a$1350[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110111101010
.gate SB_LUT4 I0=$abc$7467$new_n470_ I1=$abc$7467$memory\params$rdmux[0][2][0]$a$1347[2]_new_inv_ I2=$abc$7467$new_n437_ I3=$abc$7467$auto$simplemap.cc:127:simplemap_reduce$2260[2]_new_inv_ O=$abc$7467$new_n490_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111000000000
.gate SB_LUT4 I0=param_counter[4] I1=param_counter[5] I2=$false I3=$false O=$abc$7467$auto$simplemap.cc:127:simplemap_reduce$2260[2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=param_counter[0] I1=$abc$7467$new_n410_ I2=data[0] I3=$abc$7467$procmux$561_Y[13]_new_ O=$abc$7467$new_n493_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111110111011
.gate SB_LUT4 I0=$abc$7467$new_n495_ I1=$abc$7467$add$rainbow.v:235$95_Y[15] I2=$false I3=$false O=$0\delay[15:0][15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$7467$procmux$673.B_AND_S[90]_new_ I1=$abc$7467$new_n524_ I2=$abc$7467$new_n496_ I3=$false O=$abc$7467$new_n495_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$7467$auto$rtlil.cc:1863:Or$998_new_inv_ I1=$abc$7467$auto$opt_reduce.cc:132:opt_mux$918_new_inv_ I2=$abc$7467$procmux$673.B_AND_S[2]_new_ I3=$false O=$abc$7467$new_n496_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001101
.gate SB_LUT4 I0=state[0] I1=$abc$7467$new_n505_ I2=state[1] I3=$abc$7467$new_n498_ O=$abc$7467$auto$opt_reduce.cc:132:opt_mux$918_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011111100000000
.gate SB_LUT4 I0=$abc$7467$auto$opt_reduce.cc:132:opt_mux$920_new_ I1=$abc$7467$auto$opt_reduce.cc:132:opt_mux$922_new_inv_ I2=$false I3=$false O=$abc$7467$new_n498_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=state[0] I1=$abc$7467$auto$simplemap.cc:127:simplemap_reduce$2616[1]_new_inv_ I2=$abc$7467$auto$simplemap.cc:127:simplemap_reduce$3231_new_inv_ I3=$abc$7467$auto$simplemap.cc:127:simplemap_reduce$3122[2]_new_inv_ O=$abc$7467$auto$opt_reduce.cc:132:opt_mux$922_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101111111111
.gate SB_LUT4 I0=state[0] I1=$abc$7467$auto$simplemap.cc:127:simplemap_reduce$3207[1]_new_inv_ I2=state[1] I3=$false O=$abc$7467$auto$simplemap.cc:127:simplemap_reduce$3231_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=state[2] I1=state[3] I2=$false I3=$false O=$abc$7467$auto$simplemap.cc:127:simplemap_reduce$3207[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=state[5] I1=state[4] I2=$false I3=$false O=$abc$7467$auto$simplemap.cc:127:simplemap_reduce$3122[2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$7467$new_n504_ I1=$abc$7467$auto$simplemap.cc:127:simplemap_reduce$3122[2]_new_inv_ I2=$false I3=$false O=$abc$7467$auto$opt_reduce.cc:132:opt_mux$920_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=state[2] I1=state[1] I2=state[3] I3=state[0] O=$abc$7467$new_n504_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000111111111
.gate SB_LUT4 I0=$abc$7467$auto$simplemap.cc:127:simplemap_reduce$2496[2]_new_inv_ I1=state[2] I2=state[3] I3=$false O=$abc$7467$new_n505_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=state[5] I1=state[4] I2=$false I3=$false O=$abc$7467$auto$simplemap.cc:127:simplemap_reduce$2496[2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=state[1] I1=$abc$7467$new_n516_ I2=$abc$7467$auto$rtlil.cc:1863:Or$965_new_inv_ I3=$false O=$abc$7467$procmux$673.B_AND_S[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$7467$new_n511_ I1=$abc$7467$auto$simplemap.cc:127:simplemap_reduce$2119[3]_new_ I2=$abc$7467$auto$alumacc.cc:491:replace_alu$959[15] I3=$false O=$abc$7467$auto$rtlil.cc:1863:Or$965_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=delay[2] I1=$abc$7467$new_n510_ I2=$false I3=$false O=$abc$7467$auto$simplemap.cc:127:simplemap_reduce$2119[3]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=delay[1] I1=delay[0] I2=delay[3] I3=$false O=$abc$7467$new_n510_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000001
.gate SB_LUT4 I0=$abc$7467$auto$simplemap.cc:127:simplemap_reduce$2119[1]_new_ I1=$abc$7467$auto$simplemap.cc:127:simplemap_reduce$2119[0]_new_ I2=$abc$7467$auto$simplemap.cc:127:simplemap_reduce$2110[4]_new_ I3=$abc$7467$auto$simplemap.cc:127:simplemap_reduce$2110[5]_new_ O=$abc$7467$new_n511_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=delay[9] I1=delay[10] I2=delay[11] I3=delay[8] O=$abc$7467$auto$simplemap.cc:127:simplemap_reduce$2119[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=delay[13] I1=delay[15] I2=delay[14] I3=delay[12] O=$abc$7467$auto$simplemap.cc:127:simplemap_reduce$2119[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=delay[7] I1=delay[6] I2=$false I3=$false O=$abc$7467$auto$simplemap.cc:127:simplemap_reduce$2110[4]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=delay[4] I1=delay[5] I2=$false I3=$false O=$abc$7467$auto$simplemap.cc:127:simplemap_reduce$2110[5]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$7467$new_n505_ I1=state[0] I2=$false I3=$false O=$abc$7467$new_n516_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$7467$auto$simplemap.cc:127:simplemap_reduce$3724[1]_new_ I1=$abc$7467$auto$simplemap.cc:127:simplemap_reduce$3500[0]_new_ I2=$abc$7467$auto$alumacc.cc:491:replace_alu$992[15] I3=$false O=$abc$7467$auto$rtlil.cc:1863:Or$998_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=$abc$7467$auto$simplemap.cc:127:simplemap_reduce$3495[0]_new_ I1=$abc$7467$auto$simplemap.cc:127:simplemap_reduce$3495[1]_new_ I2=$false I3=$false O=$abc$7467$auto$simplemap.cc:127:simplemap_reduce$3500[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=delay[12] I1=delay[13] I2=delay[14] I3=delay[15] O=$abc$7467$auto$simplemap.cc:127:simplemap_reduce$3495[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=delay[8] I1=delay[9] I2=delay[10] I3=delay[11] O=$abc$7467$auto$simplemap.cc:127:simplemap_reduce$3495[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$7467$new_n510_ I1=$abc$7467$auto$simplemap.cc:127:simplemap_reduce$3710[5]_new_ I2=$abc$7467$auto$simplemap.cc:127:simplemap_reduce$2569[4]_new_ I3=delay[2] O=$abc$7467$auto$simplemap.cc:127:simplemap_reduce$3724[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=delay[4] I1=delay[5] I2=$false I3=$false O=$abc$7467$auto$simplemap.cc:127:simplemap_reduce$3710[5]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=delay[6] I1=delay[7] I2=$false I3=$false O=$abc$7467$auto$simplemap.cc:127:simplemap_reduce$2569[4]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$7467$procmux$673.B_AND_S[97]_new_ I1=$abc$7467$auto$rtlil.cc:1836:ReduceOr$1026_new_inv_ I2=$abc$7467$procmux$673.B_AND_S[74]_new_ I3=$abc$7467$procmux$673.B_AND_S[22]_new_ O=$abc$7467$new_n524_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000001101
.gate SB_LUT4 I0=$abc$7467$auto$rtlil.cc:1835:ReduceAnd$983_new_ I1=$abc$7467$new_n505_ I2=$abc$7467$auto$simplemap.cc:127:simplemap_reduce$3122[0]_new_inv_ I3=$abc$7467$auto$alumacc.cc:491:replace_alu$981[15] O=$abc$7467$procmux$673.B_AND_S[74]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$abc$7467$auto$simplemap.cc:127:simplemap_reduce$2119[3]_new_ I1=$abc$7467$auto$simplemap.cc:127:simplemap_reduce$3837[2]_new_ I2=$abc$7467$auto$simplemap.cc:127:simplemap_reduce$3495[0]_new_ I3=$abc$7467$auto$simplemap.cc:127:simplemap_reduce$2119[1]_new_ O=$abc$7467$auto$rtlil.cc:1835:ReduceAnd$983_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$7467$auto$simplemap.cc:127:simplemap_reduce$3710[5]_new_ I1=delay[6] I2=delay[7] I3=$false O=$abc$7467$auto$simplemap.cc:127:simplemap_reduce$3837[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=state[0] I1=state[1] I2=$false I3=$false O=$abc$7467$auto$simplemap.cc:127:simplemap_reduce$3122[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$7467$auto$rtlil.cc:1863:Or$976_new_inv_ I1=$abc$7467$procmux$652_CMP_new_ I2=$false I3=$false O=$abc$7467$procmux$673.B_AND_S[22]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$7467$auto$simplemap.cc:127:simplemap_reduce$3500[0]_new_ I1=$abc$7467$new_n531_ I2=$abc$7467$new_n532_ I3=$abc$7467$auto$alumacc.cc:491:replace_alu$970[15] O=$abc$7467$auto$rtlil.cc:1863:Or$976_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111111100000000
.gate SB_LUT4 I0=delay[1] I1=delay[0] I2=$abc$7467$auto$simplemap.cc:127:simplemap_reduce$2110[4]_new_ I3=$false O=$abc$7467$new_n531_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=delay[4] I1=delay[5] I2=delay[2] I3=delay[3] O=$abc$7467$new_n532_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=state[0] I1=state[1] I2=$abc$7467$auto$simplemap.cc:127:simplemap_reduce$3207[1]_new_inv_ I3=$abc$7467$auto$simplemap.cc:127:simplemap_reduce$3122[2]_new_inv_ O=$abc$7467$procmux$652_CMP_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$7467$new_n535_ I1=$abc$7467$auto$simplemap.cc:127:simplemap_reduce$2119[0]_new_ I2=$abc$7467$new_n532_ I3=$abc$7467$auto$alumacc.cc:491:replace_alu$1016[15] O=$abc$7467$auto$rtlil.cc:1836:ReduceOr$1026_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=delay[1] I1=$abc$7467$auto$simplemap.cc:127:simplemap_reduce$2569[4]_new_ I2=$abc$7467$auto$simplemap.cc:127:simplemap_reduce$2578[1]_new_ I3=delay[0] O=$abc$7467$new_n535_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=delay[9] I1=delay[8] I2=delay[10] I3=delay[11] O=$abc$7467$auto$simplemap.cc:127:simplemap_reduce$2578[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$abc$7467$new_n538_ I1=$abc$7467$auto$simplemap.cc:127:simplemap_reduce$3207[1]_new_inv_ I2=$false I3=$false O=$abc$7467$procmux$673.B_AND_S[97]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=state[0] I1=$abc$7467$auto$simplemap.cc:127:simplemap_reduce$2496[2]_new_inv_ I2=state[1] I3=$false O=$abc$7467$new_n538_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$7467$auto$rtlil.cc:1836:ReduceOr$1013_new_inv_ I1=$abc$7467$new_n542_ I2=$abc$7467$auto$simplemap.cc:127:simplemap_reduce$3122[0]_new_inv_ I3=$false O=$abc$7467$procmux$673.B_AND_S[90]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$7467$auto$simplemap.cc:127:simplemap_reduce$3471[3]_new_ I1=$abc$7467$new_n511_ I2=$abc$7467$auto$alumacc.cc:491:replace_alu$1003[15] I3=$false O=$abc$7467$auto$rtlil.cc:1836:ReduceOr$1013_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=delay[0] I1=delay[2] I2=delay[3] I3=delay[1] O=$abc$7467$auto$simplemap.cc:127:simplemap_reduce$3471[3]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$7467$auto$simplemap.cc:127:simplemap_reduce$2496[2]_new_inv_ I1=$abc$7467$auto$simplemap.cc:127:simplemap_reduce$3207[1]_new_inv_ I2=$false I3=$false O=$abc$7467$new_n542_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$7467$new_n495_ I1=$abc$7467$add$rainbow.v:235$95_Y[14] I2=$false I3=$false O=$0\delay[15:0][14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$7467$new_n495_ I1=$abc$7467$add$rainbow.v:235$95_Y[13] I2=$false I3=$false O=$0\delay[15:0][13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$7467$new_n495_ I1=$abc$7467$add$rainbow.v:235$95_Y[12] I2=$false I3=$false O=$0\delay[15:0][12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$7467$new_n495_ I1=$abc$7467$add$rainbow.v:235$95_Y[11] I2=$false I3=$false O=$0\delay[15:0][11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$7467$new_n495_ I1=$abc$7467$add$rainbow.v:235$95_Y[10] I2=$false I3=$false O=$0\delay[15:0][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$7467$new_n495_ I1=$abc$7467$add$rainbow.v:235$95_Y[9] I2=$false I3=$false O=$0\delay[15:0][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$7467$new_n495_ I1=$abc$7467$add$rainbow.v:235$95_Y[8] I2=$false I3=$false O=$0\delay[15:0][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$7467$new_n495_ I1=$abc$7467$add$rainbow.v:235$95_Y[7] I2=$false I3=$false O=$0\delay[15:0][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$7467$new_n495_ I1=$abc$7467$add$rainbow.v:235$95_Y[6] I2=$false I3=$false O=$0\delay[15:0][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$7467$new_n495_ I1=$abc$7467$add$rainbow.v:235$95_Y[5] I2=$false I3=$false O=$0\delay[15:0][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$7467$new_n495_ I1=$abc$7467$add$rainbow.v:235$95_Y[4] I2=$false I3=$false O=$0\delay[15:0][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$7467$new_n495_ I1=$abc$7467$add$rainbow.v:235$95_Y[3] I2=$false I3=$false O=$0\delay[15:0][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$7467$new_n495_ I1=$abc$7467$add$rainbow.v:235$95_Y[2] I2=$false I3=$false O=$0\delay[15:0][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$7467$new_n495_ I1=delay[1] I2=delay[0] I3=$false O=$0\delay[15:0][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010100
.gate SB_LUT4 I0=$abc$7467$new_n495_ I1=$abc$7467$add$rainbow.v:235$95_Y[0] I2=$false I3=$false O=$0\delay[15:0][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=state[0] I1=$abc$7467$new_n542_ I2=$abc$7467$auto$opt_reduce.cc:132:opt_mux$918_new_inv_ I3=$abc$7467$new_n559_ O=$abc$7467$auto$dff2dffe.cc:158:make_patterns_logic$6259
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100111111111111
.gate SB_LUT4 I0=$abc$7467$auto$simplemap.cc:127:simplemap_reduce$3122[0]_new_inv_ I1=$abc$7467$new_n542_ I2=$abc$7467$procmux$652_CMP_new_ I3=$abc$7467$new_n516_ O=$abc$7467$new_n559_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000111
.gate SB_LUT4 I0=$abc$7467$procmux$742_Y[4]_new_inv_ I1=$abc$7467$auto$simplemap.cc:256:simplemap_eqne$3588_new_inv_ I2=$abc$7467$auto$simplemap.cc:127:simplemap_reduce$4939[0]_new_inv_ I3=$false O=$0\state[5:0][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=dc I1=$abc$7467$new_n563_ I2=$abc$7467$auto$simplemap.cc:256:simplemap_eqne$1980_new_inv_ I3=$abc$7467$auto$wreduce.cc:455:run$927[3]_new_ O=$abc$7467$procmux$742_Y[4]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100111011000000
.gate SB_LUT4 I0=$abc$7467$new_n382_ I1=$abc$7467$auto$simplemap.cc:127:simplemap_reduce$1961[0]_new_inv_ I2=$abc$7467$procmux$561_Y[4]_new_ I3=$abc$7467$auto$wreduce.cc:455:run$925[3]_new_inv_ O=$abc$7467$auto$wreduce.cc:455:run$927[3]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000111
.gate SB_LUT4 I0=$abc$7467$auto$wreduce.cc:455:run$923[1]_new_ I1=dc I2=$false I3=$false O=$abc$7467$new_n563_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=cmd_counter[0] I1=cmd_counter[1] I2=$abc$7467$new_n565_ I3=$false O=$abc$7467$auto$wreduce.cc:455:run$923[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=cmd_counter[3] I1=cmd_counter[2] I2=cmd_counter[4] I3=$false O=$abc$7467$new_n565_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$7467$new_n565_ I1=cmd_counter[0] I2=cmd_counter[1] I3=$false O=$abc$7467$auto$simplemap.cc:256:simplemap_eqne$1980_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$7467$auto$rtlil.cc:1863:Or$998_new_inv_ I1=$abc$7467$new_n498_ I2=$abc$7467$procmux$673.B_AND_S[22]_new_ I3=$false O=$abc$7467$auto$simplemap.cc:127:simplemap_reduce$4939[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001101
.gate SB_LUT4 I0=state[2] I1=$abc$7467$new_n569_ I2=state[3] I3=$false O=$abc$7467$auto$simplemap.cc:256:simplemap_eqne$3588_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=state[1] I1=state[0] I2=$abc$7467$auto$simplemap.cc:127:simplemap_reduce$2496[2]_new_inv_ I3=$false O=$abc$7467$new_n569_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=state[2] I1=$abc$7467$auto$simplemap.cc:127:simplemap_reduce$3122[0]_new_inv_ I2=$abc$7467$auto$simplemap.cc:127:simplemap_reduce$2496[2]_new_inv_ I3=state[3] O=$0\dc[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$abc$7467$auto$wreduce.cc:455:run$924[3]_new_ I1=$abc$7467$auto$dff2dffe.cc:158:make_patterns_logic$5695_new_ I2=$abc$7467$procmux$673.B_AND_S[0]_new_ I3=$false O=$abc$7467$new_n574_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=state[1] I1=$abc$7467$new_n516_ I2=$false I3=$false O=$abc$7467$procmux$673.B_AND_S[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$0\scl[0:0] I1=$abc$7467$procmux$673.B_AND_S[55]_new_ I2=$abc$7467$procmux$673.B_AND_S[45]_new_ I3=$0\dc[0:0] O=$abc$7467$new_n577_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000001011
.gate SB_LUT4 I0=$abc$7467$auto$simplemap.cc:127:simplemap_reduce$2496[2]_new_inv_ I1=$abc$7467$auto$simplemap.cc:127:simplemap_reduce$2616[1]_new_inv_ I2=$abc$7467$auto$simplemap.cc:127:simplemap_reduce$3122[0]_new_inv_ I3=$false O=$abc$7467$procmux$673.B_AND_S[55]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=state[2] I1=$abc$7467$new_n317_ I2=state[3] I3=$false O=$abc$7467$procmux$673.B_AND_S[45]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$7467$auto$rtlil.cc:1863:Or$998_new_inv_ I1=$abc$7467$new_n498_ I2=$false I3=$false O=$abc$7467$new_n580_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=state[0] I1=$abc$7467$auto$rtlil.cc:1863:Or$998_new_inv_ I2=$abc$7467$new_n505_ I3=state[1] O=$abc$7467$auto$simplemap.cc:127:simplemap_reduce$4998[6]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110000000000000
.gate SB_LUT4 I0=$abc$7467$auto$rtlil.cc:1863:Or$976_new_inv_ I1=$abc$7467$procmux$652_CMP_new_ I2=$false I3=$false O=$abc$7467$procmux$673.B_AND_S[21]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$7467$auto$wreduce.cc:455:run$935[3]_new_inv_ I1=$abc$7467$auto$wreduce.cc:455:run$937[3]_new_inv_ I2=$abc$7467$auto$simplemap.cc:250:simplemap_eqne$6405[0]_new_inv_ I3=$false O=$abc$7467$procmux$770_Y[3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$7467$procmux$561_Y[13]_new_ I1=dc I2=$false I3=$false O=$abc$7467$auto$simplemap.cc:250:simplemap_eqne$6405[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$7467$auto$ice40_ffinit.cc:141:execute$7449 I1=$0\pixel_bit_counter[3:0][1] I2=$abc$7467$auto$ice40_ffinit.cc:141:execute$7457 I3=$abc$7467$auto$ice40_ffinit.cc:141:execute$7461 O=$abc$7467$auto$wreduce.cc:455:run$937[3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$0\bit_counter[2:0][1] I1=$abc$7467$auto$ice40_ffinit.cc:141:execute$7441 I2=$abc$7467$auto$ice40_ffinit.cc:141:execute$7445 I3=$false O=$abc$7467$auto$wreduce.cc:455:run$935[3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000001
.gate SB_LUT4 I0=$abc$7467$new_n538_ I1=$abc$7467$auto$simplemap.cc:127:simplemap_reduce$2616[1]_new_inv_ I2=$false I3=$false O=$abc$7467$auto$dff2dffe.cc:158:make_patterns_logic$6412_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$7467$auto$simplemap.cc:127:simplemap_reduce$4394[1]_new_ I1=$abc$7467$new_n593_ I2=$abc$7467$new_n591_ I3=$abc$7467$auto$simplemap.cc:256:simplemap_eqne$3588_new_inv_ O=$abc$7467$auto$simplemap.cc:127:simplemap_reduce$4975[3]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010000000000
.gate SB_LUT4 I0=$abc$7467$auto$wreduce.cc:455:run$925[3]_new_inv_ I1=$abc$7467$new_n592_ I2=$abc$7467$new_n563_ I3=$false O=$abc$7467$new_n591_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10110000
.gate SB_LUT4 I0=$abc$7467$auto$simplemap.cc:250:simplemap_eqne$2018[6]_new_inv_ I1=$abc$7467$auto$simplemap.cc:250:simplemap_eqne$1949[4]_new_ I2=$abc$7467$auto$simplemap.cc:256:simplemap_eqne$1980_new_inv_ I3=$abc$7467$auto$simplemap.cc:250:simplemap_eqne$1949[5]_new_ O=$abc$7467$new_n592_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000001100001101
.gate SB_LUT4 I0=$abc$7467$auto$simplemap.cc:256:simplemap_eqne$1980_new_inv_ I1=dc I2=$false I3=$false O=$abc$7467$new_n593_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$7467$auto$simplemap.cc:127:simplemap_reduce$2616[1]_new_inv_ I1=$abc$7467$new_n569_ I2=$0\dc[0:0] I3=$false O=$abc$7467$new_n600_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=$0\scl[0:0] I1=state[2] I2=$abc$7467$new_n538_ I3=state[3] O=$abc$7467$procmux$673.B_AND_S[50]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$7467$procmux$673.B_AND_S[55]_new_ I1=$0\scl[0:0] I2=$abc$7467$procmux$770_Y[3]_new_inv_ I3=$abc$7467$auto$dff2dffe.cc:158:make_patterns_logic$6412_new_ O=$abc$7467$auto$simplemap.cc:127:simplemap_reduce$5031[2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$7467$auto$wreduce.cc:455:run$925[3]_new_inv_ I1=$abc$7467$auto$simplemap.cc:127:simplemap_reduce$4394[1]_new_ I2=$abc$7467$new_n593_ I3=$abc$7467$new_n607_ O=$abc$7467$procmux$742_Y[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000011111
.gate SB_LUT4 I0=$abc$7467$auto$simplemap.cc:256:simplemap_eqne$1980_new_inv_ I1=$abc$7467$new_n592_ I2=$abc$7467$new_n563_ I3=$false O=$abc$7467$new_n607_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100000
.gate SB_LUT4 I0=$abc$7467$new_n609_ I1=$abc$7467$new_n611_ I2=$abc$7467$procmux$673.B_AND_S[18]_new_ I3=$abc$7467$procmux$673.B_AND_S[90]_new_ O=$abc$7467$new_n608_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$7467$auto$ice40_ffinit.cc:141:execute$7445 I1=$0\bit_counter[2:0][1] I2=$abc$7467$auto$ice40_ffinit.cc:141:execute$7441 I3=$abc$7467$auto$dff2dffe.cc:175:make_patterns_logic$6418 O=$abc$7467$new_n609_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111111100000000
.gate SB_LUT4 I0=$abc$7467$auto$simplemap.cc:250:simplemap_eqne$6405[0]_new_inv_ I1=$abc$7467$auto$dff2dffe.cc:158:make_patterns_logic$6412_new_ I2=$false I3=$false O=$abc$7467$auto$dff2dffe.cc:175:make_patterns_logic$6418
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$0\pixel_bit_counter[3:0][1] I1=$abc$7467$auto$simplemap.cc:168:logic_reduce$1837[1]_new_inv_ I2=$abc$7467$auto$ice40_ffinit.cc:141:execute$7449 I3=$abc$7467$auto$dff2dffe.cc:175:make_patterns_logic$6793 O=$abc$7467$new_n611_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111111100000000
.gate SB_LUT4 I0=$abc$7467$auto$simplemap.cc:250:simplemap_eqne$6405[0]_new_inv_ I1=$abc$7467$auto$dff2dffe.cc:158:make_patterns_logic$6412_new_ I2=$false I3=$false O=$abc$7467$auto$dff2dffe.cc:175:make_patterns_logic$6793
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$7467$auto$ice40_ffinit.cc:141:execute$7457 I1=$abc$7467$auto$ice40_ffinit.cc:141:execute$7461 I2=$false I3=$false O=$abc$7467$auto$simplemap.cc:168:logic_reduce$1837[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$7467$procmux$673.B_AND_S[21]_new_ I1=$abc$7467$auto$wreduce.cc:455:run$923[1]_new_ I2=$false I3=$false O=$abc$7467$procmux$673.B_AND_S[18]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$7467$auto$rtlil.cc:1863:Or$965_new_inv_ I1=$abc$7467$procmux$673.B_AND_S[0]_new_ I2=$false I3=$false O=$abc$7467$procmux$673.B_AND_S[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$7467$auto$opt_reduce.cc:132:opt_mux$920_new_ I1=$abc$7467$auto$opt_reduce.cc:132:opt_mux$922_new_inv_ I2=$abc$7467$auto$rtlil.cc:1863:Or$998_new_inv_ I3=state[1] O=$abc$7467$new_n617_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011001100000011
.gate SB_LUT4 I0=$abc$7467$procmux$673.B_AND_S[55]_new_ I1=$abc$7467$new_n538_ I2=state[2] I3=$false O=$abc$7467$new_n619_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11010011
.gate SB_LUT4 I0=dc I1=$abc$7467$new_n563_ I2=$abc$7467$auto$wreduce.cc:455:run$927[3]_new_ I3=$abc$7467$auto$simplemap.cc:256:simplemap_eqne$1980_new_inv_ O=$abc$7467$procmux$742_Y[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011001100110101
.gate SB_LUT4 I0=$abc$7467$auto$rtlil.cc:1836:ReduceOr$1026_new_inv_ I1=$abc$7467$procmux$673.B_AND_S[97]_new_ I2=$false I3=$false O=$abc$7467$auto$simplemap.cc:127:simplemap_reduce$5021[8]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$7467$new_n317_ I1=$abc$7467$auto$simplemap.cc:127:simplemap_reduce$3207[1]_new_inv_ I2=$false I3=$false O=$abc$7467$auto$simplemap.cc:168:logic_reduce$3410_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$0\scl[0:0] I1=$abc$7467$procmux$673.B_AND_S[45]_new_ I2=$false I3=$false O=$abc$7467$procmux$673.B_AND_S[42]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$7467$auto$simplemap.cc:127:simplemap_reduce$3122[0]_new_inv_ I1=$abc$7467$new_n542_ I2=$false I3=$false O=$abc$7467$auto$dff2dffe.cc:158:make_patterns_logic$5656
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$7467$new_n632_ I1=$abc$7467$new_n498_ I2=$false I3=$false O=$abc$7467$auto$dff2dffe.cc:158:make_patterns_logic$6223
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0111
.gate SB_LUT4 I0=$abc$7467$auto$simplemap.cc:127:simplemap_reduce$2496[2]_new_inv_ I1=$abc$7467$new_n559_ I2=$false I3=$false O=$abc$7467$new_n632_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$7467$auto$simplemap.cc:256:simplemap_eqne$3588_new_inv_ I1=$abc$7467$procmux$806.B_AND_S[1]_new_ I2=$abc$7467$auto$simplemap.cc:168:logic_reduce$3410_new_inv_ I3=$false O=$0\cs[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111110
.gate SB_LUT4 I0=$abc$7467$procmux$673.B_AND_S[55]_new_ I1=$0\scl[0:0] I2=cs I3=$false O=$abc$7467$procmux$806.B_AND_S[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$7467$auto$simplemap.cc:256:simplemap_eqne$3588_new_inv_ I1=$abc$7467$auto$simplemap.cc:168:logic_reduce$3410_new_inv_ I2=$abc$7467$procmux$673.B_AND_S[55]_new_ I3=$false O=$abc$7467$auto$dff2dffe.cc:158:make_patterns_logic$6217
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111110
.gate SB_LUT4 I0=$abc$7467$auto$dff2dffe.cc:158:make_patterns_logic$6412_new_ I1=$abc$7467$auto$simplemap.cc:168:logic_reduce$3410_new_inv_ I2=$false I3=$false O=$abc$7467$auto$dff2dffe.cc:158:make_patterns_logic$5668
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=$abc$7467$auto$simplemap.cc:168:logic_reduce$3410_new_inv_ I1=$abc$7467$new_n600_ I2=$false I3=$false O=$abc$7467$auto$dff2dffe.cc:158:make_patterns_logic$5662
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=$abc$7467$auto$rtlil.cc:1836:ReduceOr$1026_new_inv_ I1=rst I2=$abc$7467$procmux$673.B_AND_S[97]_new_ I3=$abc$7467$auto$simplemap.cc:168:logic_reduce$3410_new_inv_ O=$0\rst[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111111100000
.gate SB_LUT4 I0=$abc$7467$auto$dff2dffe.cc:175:make_patterns_logic$5701 I1=$abc$7467$auto$ice40_ffinit.cc:141:execute$7433 I2=$false I3=$false O=$abc$7467$auto$dff2dffe.cc:175:make_patterns_logic$5748
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$7467$auto$dff2dffe.cc:175:make_patterns_logic$6418 I1=$abc$7467$auto$ice40_ffinit.cc:141:execute$7445 I2=$false I3=$false O=$abc$7467$auto$dff2dffe.cc:175:make_patterns_logic$6449
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$7467$auto$dff2dffe.cc:175:make_patterns_logic$6793 I1=$abc$7467$auto$ice40_ffinit.cc:141:execute$7449 I2=$false I3=$false O=$abc$7467$auto$dff2dffe.cc:175:make_patterns_logic$6824
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$7467$auto$dff2dffe.cc:175:make_patterns_logic$5701_new_ I1=$abc$7467$auto$dff2dffe.cc:175:make_patterns_logic$7009 I2=$false I3=$false O=$abc$7467$auto$dff2dffe.cc:175:make_patterns_logic$6928
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=$abc$7467$auto$dff2dffe.cc:175:make_patterns_logic$6489 I1=$abc$7467$auto$wreduce.cc:455:run$924[3]_new_ I2=$false I3=$false O=$abc$7467$auto$dff2dffe.cc:175:make_patterns_logic$5701_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$7467$new_n483_ I1=$abc$7467$new_n410_ I2=$abc$7467$auto$simplemap.cc:127:simplemap_reduce$2260[2]_new_inv_ I3=$abc$7467$auto$simplemap.cc:127:simplemap_reduce$6977[1]_new_ O=$abc$7467$auto$dff2dffe.cc:175:make_patterns_logic$7009
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111111100000000
.gate SB_LUT4 I0=$abc$7467$auto$dff2dffe.cc:175:make_patterns_logic$7009 I1=param_counter[0] I2=$false I3=$false O=$abc$7467$auto$dff2dffe.cc:175:make_patterns_logic$6975
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$7467$auto$dff2dffe.cc:175:make_patterns_logic$7009 I1=param_counter[3] I2=$abc$7467$auto$dff2dffe.cc:175:make_patterns_logic$5701_new_ I3=$false O=$abc$7467$auto$dff2dffe.cc:175:make_patterns_logic$7095
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00111010
.gate SB_LUT4 I0=$abc$7467$add$rainbow.v:530$176_Y[0] I1=$abc$7467$procmux$503_Y[0] I2=$abc$7467$auto$wreduce.cc:455:run$924[3]_new_ I3=$false O=$0\param_counter[6:0][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$7467$add$rainbow.v:530$176_Y[3] I1=param_counter[3] I2=$abc$7467$auto$wreduce.cc:455:run$924[3]_new_ I3=$false O=$0\param_counter[6:0][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00111010
.gate SB_LUT4 I0=$abc$7467$add$rainbow.v:530$176_Y[4] I1=param_counter[4] I2=$abc$7467$auto$wreduce.cc:455:run$924[3]_new_ I3=$false O=$0\param_counter[6:0][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00111010
.gate SB_LUT4 I0=$abc$7467$add$rainbow.v:530$176_Y[5] I1=$abc$7467$procmux$503_Y[5] I2=$abc$7467$auto$wreduce.cc:455:run$924[3]_new_ I3=$false O=$0\param_counter[6:0][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$7467$add$rainbow.v:530$176_Y[6] I1=$abc$7467$procmux$503_Y[6] I2=$abc$7467$auto$wreduce.cc:455:run$924[3]_new_ I3=$false O=$0\param_counter[6:0][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$7467$shiftx$rainbow.v:375$118.buffer[0]_new_ I1=$abc$7467$shiftx$rainbow.v:356$114.buffer[0]_new_ I2=$abc$7467$auto$simplemap.cc:250:simplemap_eqne$6405[0]_new_inv_ I3=$abc$7467$auto$dff2dffe.cc:158:make_patterns_logic$6412_new_ O=$0\mosi[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=pixel_data[12] I1=pixel_data[0] I2=$abc$7467$auto$ice40_ffinit.cc:141:execute$7457 I3=$abc$7467$auto$ice40_ffinit.cc:141:execute$7461 O=$abc$7467$new_n658_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100111111111010
.gate SB_LUT4 I0=pixel_data[14] I1=pixel_data[2] I2=$abc$7467$auto$ice40_ffinit.cc:141:execute$7457 I3=$abc$7467$auto$ice40_ffinit.cc:141:execute$7461 O=$abc$7467$new_n664_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100111111111010
.gate SB_LUT4 I0=$abc$7467$new_n671_ I1=$abc$7467$new_n672_ I2=$abc$7467$techmap$shiftx$rainbow.v:375$118.$4\buffer[7:0][1]_new_ I3=$abc$7467$auto$ice40_ffinit.cc:141:execute$7445 O=$abc$7467$shiftx$rainbow.v:375$118.buffer[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000111110000
.gate SB_LUT4 I0=data[2] I1=data[0] I2=$0\bit_counter[2:0][1] I3=$abc$7467$auto$ice40_ffinit.cc:141:execute$7441 O=$abc$7467$new_n671_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=data[6] I1=data[4] I2=$abc$7467$auto$ice40_ffinit.cc:141:execute$7441 I3=$0\bit_counter[2:0][1] O=$abc$7467$new_n672_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=$0\rainbow[15:0][2] I1=$false I2=$false I3=$false O=$abc$7467$auto$ice40_ffinit.cc:140:execute$7372
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$0\rainbow[15:0][3] I1=$false I2=$false I3=$false O=$abc$7467$auto$ice40_ffinit.cc:140:execute$7376
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$0\rainbow[15:0][5] I1=$false I2=$false I3=$false O=$abc$7467$auto$ice40_ffinit.cc:140:execute$7380
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$0\rainbow[15:0][4] I1=$false I2=$false I3=$false O=$abc$7467$auto$ice40_ffinit.cc:140:execute$7388
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$0\rainbow[15:0][6] I1=$false I2=$false I3=$false O=$abc$7467$auto$ice40_ffinit.cc:140:execute$7392
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$0\rainbow[15:0][7] I1=$false I2=$false I3=$false O=$abc$7467$auto$ice40_ffinit.cc:140:execute$7396
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$0\rainbow[15:0][8] I1=$false I2=$false I3=$false O=$abc$7467$auto$ice40_ffinit.cc:140:execute$7400
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$0\rainbow[15:0][9] I1=$false I2=$false I3=$false O=$abc$7467$auto$ice40_ffinit.cc:140:execute$7404
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$0\rainbow[15:0][10] I1=$false I2=$false I3=$false O=$abc$7467$auto$ice40_ffinit.cc:140:execute$7408
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$0\rainbow[15:0][11] I1=$false I2=$false I3=$false O=$abc$7467$auto$ice40_ffinit.cc:140:execute$7412
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$0\rainbow[15:0][12] I1=$false I2=$false I3=$false O=$abc$7467$auto$ice40_ffinit.cc:140:execute$7416
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$0\rainbow[15:0][13] I1=$false I2=$false I3=$false O=$abc$7467$auto$ice40_ffinit.cc:140:execute$7420
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$0\rainbow[15:0][14] I1=$false I2=$false I3=$false O=$abc$7467$auto$ice40_ffinit.cc:140:execute$7424
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$0\rainbow[15:0][15] I1=$false I2=$false I3=$false O=$abc$7467$auto$ice40_ffinit.cc:140:execute$7428
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$0\rainbow[15:0][0] I1=$false I2=$false I3=$false O=$abc$7467$auto$ice40_ffinit.cc:140:execute$7432
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$0\bit_counter[2:0][2] I1=$false I2=$false I3=$false O=$abc$7467$auto$ice40_ffinit.cc:140:execute$7440
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$0\bit_counter[2:0][0] I1=$false I2=$false I3=$false O=$abc$7467$auto$ice40_ffinit.cc:140:execute$7444
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$0\pixel_bit_counter[3:0][0] I1=$false I2=$false I3=$false O=$abc$7467$auto$ice40_ffinit.cc:140:execute$7448
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$0\pixel_bit_counter[3:0][2] I1=$false I2=$false I3=$false O=$abc$7467$auto$ice40_ffinit.cc:140:execute$7456
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$0\pixel_bit_counter[3:0][3] I1=$false I2=$false I3=$false O=$abc$7467$auto$ice40_ffinit.cc:140:execute$7460
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$0\scl[0:0] I1=$false I2=$false I3=$false O=scl
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$7467$auto$ice40_ffinit.cc:141:execute$7373 I1=$false I2=$false I3=$false O=rainbow[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$7467$auto$ice40_ffinit.cc:141:execute$7377 I1=$false I2=$false I3=$false O=rainbow[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$7467$auto$ice40_ffinit.cc:141:execute$7381 I1=$false I2=$false I3=$false O=rainbow[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$0\rainbow[15:0][1] I1=$false I2=$false I3=$false O=rainbow[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$7467$auto$ice40_ffinit.cc:141:execute$7389 I1=$false I2=$false I3=$false O=rainbow[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$7467$auto$ice40_ffinit.cc:141:execute$7393 I1=$false I2=$false I3=$false O=rainbow[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$7467$auto$ice40_ffinit.cc:141:execute$7397 I1=$false I2=$false I3=$false O=rainbow[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$7467$auto$ice40_ffinit.cc:141:execute$7401 I1=$false I2=$false I3=$false O=rainbow[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$7467$auto$ice40_ffinit.cc:141:execute$7405 I1=$false I2=$false I3=$false O=rainbow[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$7467$auto$ice40_ffinit.cc:141:execute$7409 I1=$false I2=$false I3=$false O=rainbow[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$7467$auto$ice40_ffinit.cc:141:execute$7413 I1=$false I2=$false I3=$false O=rainbow[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$7467$auto$ice40_ffinit.cc:141:execute$7417 I1=$false I2=$false I3=$false O=rainbow[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$7467$auto$ice40_ffinit.cc:141:execute$7421 I1=$false I2=$false I3=$false O=rainbow[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$7467$auto$ice40_ffinit.cc:141:execute$7425 I1=$false I2=$false I3=$false O=rainbow[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$7467$auto$ice40_ffinit.cc:141:execute$7429 I1=$false I2=$false I3=$false O=rainbow[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$7467$auto$ice40_ffinit.cc:141:execute$7433 I1=$false I2=$false I3=$false O=rainbow[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$0\bit_counter[2:0][1] I1=$false I2=$false I3=$false O=bit_counter[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$7467$auto$ice40_ffinit.cc:141:execute$7441 I1=$false I2=$false I3=$false O=bit_counter[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$7467$auto$ice40_ffinit.cc:141:execute$7445 I1=$false I2=$false I3=$false O=bit_counter[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$7467$auto$ice40_ffinit.cc:141:execute$7449 I1=$false I2=$false I3=$false O=pixel_bit_counter[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$0\pixel_bit_counter[3:0][1] I1=$false I2=$false I3=$false O=pixel_bit_counter[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$7467$auto$ice40_ffinit.cc:141:execute$7457 I1=$false I2=$false I3=$false O=pixel_bit_counter[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$7467$auto$ice40_ffinit.cc:141:execute$7461 I1=$false I2=$false I3=$false O=pixel_bit_counter[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=delay[1] I1=$false I2=$false I3=$false O=$abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=delay[15] I1=$false I2=$false I3=$false O=$abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=delay[13] I1=$false I2=$false I3=$false O=$abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=delay[9] I1=$false I2=$false I3=$false O=$abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=delay[0] I1=$false I2=$false I3=$false O=$abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=delay[7] I1=$false I2=$false I3=$false O=$abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=delay[5] I1=$false I2=$false I3=$false O=$abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=delay[4] I1=$false I2=$false I3=$false O=$abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=delay[2] I1=$false I2=$false I3=$false O=$abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=delay[8] I1=$false I2=$false I3=$false O=$abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=delay[6] I1=$false I2=$false I3=$false O=$abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=delay[3] I1=$false I2=$false I3=$false O=$abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=delay[14] I1=$false I2=$false I3=$false O=$abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=delay[12] I1=$false I2=$false I3=$false O=$abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=delay[11] I1=$false I2=$false I3=$false O=$abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=delay[10] I1=$false I2=$false I3=$false O=$abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=param_counter[1] I1=$false I2=$false I3=$false O=$0\param_counter[6:0][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$7467$memory\cmd$rdmux[0][2][1]$a$1121[0]_new_ I1=$abc$7467$auto$rtlil.cc:1906:Mux$943[2]_new_inv_ I2=$abc$7467$auto$rtlil.cc:1906:Mux$943[3]_new_inv_ I3=$abc$7467$memory\cmd$rdmux[0][2][1]$b$1122[7]_new_ O=$abc$7467$memory\cmd$rdmux[0][0][0]$a$1109[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111011100101100
.gate SB_LUT4 I0=$abc$7467$memory\cmd$rdmux[0][2][1]$b$1122[7]_new_ I1=$abc$7467$auto$rtlil.cc:1906:Mux$943[2]_new_inv_ I2=$abc$7467$memory\cmd$rdmux[0][0][0]$a$1109[1]_new_inv_ I3=$abc$7467$auto$rtlil.cc:1906:Mux$943[4]_new_ O=$abc$7467$auto$simplemap.cc:250:simplemap_eqne$2018[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101111110000
.gate SB_LUT4 I0=$abc$7467$memory\cmd$rdmux[0][2][1]$b$1122[7]_new_ I1=$abc$7467$auto$rtlil.cc:1906:Mux$943[2]_new_inv_ I2=$abc$7467$auto$rtlil.cc:1906:Mux$943[4]_new_ I3=$abc$7467$memory\cmd$rdmux[0][2][1]$a$1121[0]_new_ O=$abc$7467$new_n737_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011100001100
.gate SB_LUT4 I0=$abc$7467$auto$rtlil.cc:1906:Mux$943[4]_new_ I1=$abc$7467$memory\cmd$rdmux[0][2][1]$b$1122[7]_new_ I2=$abc$7467$memory\cmd$rdmux[0][2][1]$a$1121[0]_new_ I3=$abc$7467$auto$rtlil.cc:1906:Mux$943[2]_new_inv_ O=$abc$7467$new_n738_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100111100010000
.gate SB_LUT4 I0=$abc$7467$auto$rtlil.cc:1906:Mux$943[3]_new_inv_ I1=$abc$7467$new_n737_ I2=$abc$7467$new_n738_ I3=$false O=$abc$7467$auto$simplemap.cc:250:simplemap_eqne$2018[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001011
.gate SB_LUT4 I0=$abc$7467$memory\cmd$rdmux[0][2][1]$a$1121[0]_new_ I1=$abc$7467$memory\cmd$rdmux[0][2][1]$b$1122[7]_new_ I2=$abc$7467$auto$rtlil.cc:1906:Mux$943[4]_new_ I3=$false O=$abc$7467$new_n740_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=$abc$7467$auto$rtlil.cc:1906:Mux$943[4]_new_ I1=$abc$7467$auto$rtlil.cc:1906:Mux$943[3]_new_inv_ I2=$abc$7467$memory\cmd$rdmux[0][2][1]$b$1122[7]_new_ I3=$abc$7467$memory\cmd$rdmux[0][2][1]$a$1121[0]_new_ O=$abc$7467$new_n741_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0101010011101111
.gate SB_LUT4 I0=$abc$7467$new_n741_ I1=$abc$7467$new_n740_ I2=$abc$7467$auto$rtlil.cc:1906:Mux$943[2]_new_inv_ I3=$false O=$abc$7467$auto$simplemap.cc:250:simplemap_eqne$1992[3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00111010
.gate SB_LUT4 I0=params_left[0] I1=params_left[1] I2=$abc$7467$auto$simplemap.cc:127:simplemap_reduce$6977[1]_new_ I3=$false O=$abc$7467$procmux$558.B_AND_S[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01101111
.gate SB_LUT4 I0=param_counter[6] I1=param_counter[2] I2=param_counter[0] I3=param_counter[1] O=$abc$7467$new_n747_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011010001000001
.gate SB_LUT4 I0=$abc$7467$new_n413_ I1=$abc$7467$new_n417_ I2=$abc$7467$new_n747_ I3=param_counter[6] O=$abc$7467$new_n748_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000011010101
.gate SB_LUT4 I0=$abc$7467$new_n418_ I1=param_counter[6] I2=$abc$7467$procmux$561_Y[13]_new_ I3=$abc$7467$auto$dff2dffe.cc:158:make_patterns_logic$5695_new_ O=$abc$7467$new_n749_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110100000000
.gate SB_LUT4 I0=$abc$7467$new_n749_ I1=$abc$7467$new_n748_ I2=$abc$7467$new_n404_ I3=$false O=$0\data[7:0][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=$abc$7467$new_n417_ I1=$abc$7467$new_n420_ I2=param_counter[2] I3=param_counter[1] O=$abc$7467$new_n751_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100111011100000
.gate SB_LUT4 I0=param_counter[0] I1=$abc$7467$new_n751_ I2=$abc$7467$new_n466_ I3=$false O=$abc$7467$new_n752_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=$abc$7467$memory\params$rdmux[0][1][0]$b$1342[2]_new_inv_ I1=param_counter[5] I2=$abc$7467$new_n752_ I3=$abc$7467$new_n411_ O=$abc$7467$new_n753_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100111100000000
.gate SB_LUT4 I0=$abc$7467$auto$simplemap.cc:250:simplemap_eqne$2205[2]_new_ I1=$abc$7467$auto$share.cc:976:make_cell_activation_logic$939_new_ I2=$abc$7467$new_n753_ I3=$abc$7467$auto$dff2dffe.cc:158:make_patterns_logic$5695_new_ O=$abc$7467$new_n754_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101110111011
.gate SB_LUT4 I0=param_counter[3] I1=param_counter[2] I2=param_counter[0] I3=param_counter[1] O=$abc$7467$new_n755_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110000011001100
.gate SB_LUT4 I0=param_counter[0] I1=param_counter[2] I2=param_counter[3] I3=param_counter[1] O=$abc$7467$memory\params$rdmux[0][2][1]$b$1351[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011100100010
.gate SB_LUT4 I0=$abc$7467$new_n755_ I1=$abc$7467$new_n459_ I2=$abc$7467$memory\params$rdmux[0][2][1]$b$1351[2]_new_ I3=$false O=$abc$7467$memory\params$rdmux[0][1][0]$b$1342[2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=param_counter[2] I1=param_counter[1] I2=param_counter[0] I3=param_counter[5] O=$abc$7467$new_n758_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0101011111110001
.gate SB_LUT4 I0=$abc$7467$new_n479_ I1=$abc$7467$new_n436_ I2=$abc$7467$new_n758_ I3=param_counter[5] O=$abc$7467$new_n759_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101011110000
.gate SB_LUT4 I0=$abc$7467$memory\params$rdmux[0][2][1]$a$1350[0]_new_inv_ I1=$abc$7467$new_n470_ I2=param_counter[4] I3=param_counter[5] O=$abc$7467$new_n760_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010100110000
.gate SB_LUT4 I0=$abc$7467$new_n760_ I1=$abc$7467$new_n759_ I2=$abc$7467$new_n490_ I3=$abc$7467$new_n411_ O=$abc$7467$new_n761_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100000000000
.gate SB_LUT4 I0=$abc$7467$procmux$770_Y[3]_new_inv_ I1=$0\scl[0:0] I2=state[3] I3=state[2] O=$abc$7467$new_n762_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000010111000000
.gate SB_LUT4 I0=$abc$7467$new_n580_ I1=$abc$7467$auto$simplemap.cc:127:simplemap_reduce$4998[6]_new_ I2=$abc$7467$procmux$673.B_AND_S[21]_new_ I3=$abc$7467$new_n577_ O=$abc$7467$new_n763_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=$abc$7467$new_n538_ I1=$abc$7467$new_n762_ I2=$abc$7467$new_n574_ I3=$abc$7467$new_n763_ O=$abc$7467$new_n764_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000000000000
.gate SB_LUT4 I0=$abc$7467$procmux$742_Y[4]_new_inv_ I1=$abc$7467$auto$simplemap.cc:256:simplemap_eqne$3588_new_inv_ I2=$abc$7467$new_n764_ I3=$false O=$0\state[5:0][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=$abc$7467$auto$opt_reduce.cc:132:opt_mux$922_new_inv_ I1=state[2] I2=$abc$7467$auto$rtlil.cc:1863:Or$998_new_inv_ I3=$abc$7467$auto$opt_reduce.cc:132:opt_mux$920_new_ O=$abc$7467$new_n766_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011000010111111
.gate SB_LUT4 I0=$abc$7467$procmux$673.B_AND_S[2]_new_ I1=$abc$7467$procmux$673.B_AND_S[74]_new_ I2=state[2] I3=$abc$7467$new_n766_ O=$abc$7467$new_n767_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001111100000000
.gate SB_LUT4 I0=$abc$7467$auto$simplemap.cc:127:simplemap_reduce$4975[3]_new_ I1=$abc$7467$new_n795_ I2=$abc$7467$new_n767_ I3=$false O=$0\state[5:0][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10111111
.gate SB_LUT4 I0=$abc$7467$new_n569_ I1=$abc$7467$auto$dff2dffe.cc:158:make_patterns_logic$6355 I2=state[3] I3=$abc$7467$new_n619_ O=$abc$7467$new_n771_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=$abc$7467$auto$simplemap.cc:127:simplemap_reduce$4998[6]_new_ I1=$abc$7467$procmux$673.B_AND_S[1]_new_ I2=$abc$7467$new_n617_ I3=$abc$7467$new_n771_ O=$abc$7467$new_n772_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=$abc$7467$procmux$742_Y[1]_new_inv_ I1=$abc$7467$auto$simplemap.cc:256:simplemap_eqne$3588_new_inv_ I2=$abc$7467$new_n772_ I3=$abc$7467$new_n608_ O=$0\state[5:0][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100111111111111
.gate SB_LUT4 I0=$abc$7467$auto$opt_reduce.cc:132:opt_mux$920_new_ I1=$abc$7467$auto$opt_reduce.cc:132:opt_mux$922_new_inv_ I2=$abc$7467$procmux$673.B_AND_S[42]_new_ I3=$abc$7467$auto$rtlil.cc:1863:Or$998_new_inv_ O=$abc$7467$new_n774_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000010100001100
.gate SB_LUT4 I0=$abc$7467$new_n516_ I1=$abc$7467$procmux$673.B_AND_S[90]_new_ I2=$abc$7467$auto$simplemap.cc:127:simplemap_reduce$5021[8]_new_ I3=$abc$7467$auto$simplemap.cc:168:logic_reduce$3410_new_inv_ O=$abc$7467$new_n775_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$7467$procmux$673.B_AND_S[18]_new_ I1=$abc$7467$new_n775_ I2=$abc$7467$auto$simplemap.cc:127:simplemap_reduce$5031[2]_new_inv_ I3=$abc$7467$new_n774_ O=$abc$7467$new_n776_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$abc$7467$procmux$742_Y[0]_new_inv_ I1=$abc$7467$auto$simplemap.cc:256:simplemap_eqne$3588_new_inv_ I2=$abc$7467$procmux$673.B_AND_S[84]_new_ I3=$abc$7467$new_n776_ O=$0\state[5:0][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010011111111
.gate SB_LUT4 I0=pixel_data[4] I1=pixel_data[8] I2=$abc$7467$auto$ice40_ffinit.cc:141:execute$7457 I3=$abc$7467$auto$ice40_ffinit.cc:141:execute$7461 O=$abc$7467$new_n778_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111101011001111
.gate SB_LUT4 I0=pixel_data[9] I1=pixel_data[1] I2=$abc$7467$auto$ice40_ffinit.cc:141:execute$7457 I3=$abc$7467$auto$ice40_ffinit.cc:141:execute$7461 O=$abc$7467$new_n779_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=pixel_data[13] I1=pixel_data[5] I2=$abc$7467$auto$ice40_ffinit.cc:141:execute$7457 I3=$abc$7467$new_n779_ O=$abc$7467$techmap$shiftx$rainbow.v:356$114.$4\buffer[15:0][1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=$abc$7467$new_n778_ I1=$abc$7467$new_n658_ I2=$abc$7467$techmap$shiftx$rainbow.v:356$114.$4\buffer[15:0][1]_new_ I3=$abc$7467$auto$ice40_ffinit.cc:141:execute$7449 O=$abc$7467$new_n781_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000100011110000
.gate SB_LUT4 I0=$abc$7467$new_n786_ I1=$abc$7467$new_n781_ I2=$0\pixel_bit_counter[3:0][1] I3=$false O=$abc$7467$shiftx$rainbow.v:356$114.buffer[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=pixel_data[6] I1=pixel_data[10] I2=$abc$7467$auto$ice40_ffinit.cc:141:execute$7457 I3=$abc$7467$auto$ice40_ffinit.cc:141:execute$7461 O=$abc$7467$new_n783_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111101011001111
.gate SB_LUT4 I0=pixel_data[11] I1=pixel_data[3] I2=$abc$7467$auto$ice40_ffinit.cc:141:execute$7457 I3=$abc$7467$auto$ice40_ffinit.cc:141:execute$7461 O=$abc$7467$new_n784_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=pixel_data[15] I1=pixel_data[7] I2=$abc$7467$auto$ice40_ffinit.cc:141:execute$7457 I3=$abc$7467$new_n784_ O=$abc$7467$techmap$shiftx$rainbow.v:356$114.$4\buffer[15:0][3]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=$abc$7467$new_n783_ I1=$abc$7467$new_n664_ I2=$abc$7467$techmap$shiftx$rainbow.v:356$114.$4\buffer[15:0][3]_new_ I3=$abc$7467$auto$ice40_ffinit.cc:141:execute$7449 O=$abc$7467$new_n786_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000100011110000
.gate SB_LUT4 I0=data[5] I1=data[1] I2=$0\bit_counter[2:0][1] I3=$abc$7467$auto$ice40_ffinit.cc:141:execute$7441 O=$abc$7467$new_n787_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=data[7] I1=data[3] I2=$0\bit_counter[2:0][1] I3=$abc$7467$new_n787_ O=$abc$7467$techmap$shiftx$rainbow.v:375$118.$4\buffer[7:0][1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=$abc$7467$auto$simplemap.cc:250:simplemap_eqne$2018[0]_new_inv_ I1=$abc$7467$memory\cmd$rdmux[0][0][0]$a$1109[1]_new_inv_ I2=$abc$7467$memory\cmd$rdmux[0][1][0]$a$1112[6]_new_ I3=$abc$7467$auto$rtlil.cc:1906:Mux$943[3]_new_inv_ O=$abc$7467$new_n789_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000000001011
.gate SB_LUT4 I0=$abc$7467$new_n789_ I1=params_left[1] I2=$abc$7467$auto$rtlil.cc:1906:Mux$943[4]_new_ I3=$abc$7467$auto$simplemap.cc:250:simplemap_eqne$1949[5]_new_ O=$abc$7467$new_n790_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010111111111
.gate SB_LUT4 I0=$abc$7467$new_n382_ I1=$abc$7467$new_n790_ I2=$abc$7467$auto$share.cc:976:make_cell_activation_logic$939_new_ I3=$abc$7467$procmux$558.B_AND_S[1]_new_inv_ O=$0\params_left[13:0][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000011111111
.gate SB_LUT4 I0=state[1] I1=$abc$7467$auto$rtlil.cc:1836:ReduceOr$1013_new_inv_ I2=$abc$7467$new_n542_ I3=$false O=$abc$7467$new_n792_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$7467$new_n600_ I1=state[0] I2=$abc$7467$new_n792_ I3=$abc$7467$new_n505_ O=$abc$7467$new_n793_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000111011
.gate SB_LUT4 I0=$abc$7467$procmux$673.B_AND_S[21]_new_ I1=$abc$7467$auto$wreduce.cc:455:run$923[1]_new_ I2=$abc$7467$auto$dff2dffe.cc:158:make_patterns_logic$6355 I3=$abc$7467$procmux$673.B_AND_S[50]_new_ O=$abc$7467$new_n794_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000001101
.gate SB_LUT4 I0=$abc$7467$new_n793_ I1=$abc$7467$new_n794_ I2=$abc$7467$auto$simplemap.cc:127:simplemap_reduce$5031[2]_new_inv_ I3=$false O=$abc$7467$new_n795_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1001.C[10] CO=$auto$alumacc.cc:474:replace_alu$1001.C[11] I0=$false I1=$abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:249|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1001.C[11] CO=$auto$alumacc.cc:474:replace_alu$1001.C[12] I0=$false I1=$abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:249|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1001.C[12] CO=$auto$alumacc.cc:474:replace_alu$1001.C[13] I0=$true I1=$abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:249|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1001.C[13] CO=$auto$alumacc.cc:474:replace_alu$1001.C[14] I0=$false I1=$abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:249|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1001.C[14] CO=$auto$alumacc.cc:474:replace_alu$1001.C[15] I0=$true I1=$abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:249|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1001.C[15] CO=$abc$7467$auto$alumacc.cc:491:replace_alu$1003[15] I0=$false I1=$abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:249|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[0] CO=$auto$alumacc.cc:474:replace_alu$1001.C[2] I0=$true I1=$abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:249|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1001.C[2] CO=$auto$alumacc.cc:474:replace_alu$1001.C[3] I0=$false I1=$abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:249|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1001.C[3] CO=$auto$alumacc.cc:474:replace_alu$1001.C[4] I0=$true I1=$abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:249|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1001.C[4] CO=$auto$alumacc.cc:474:replace_alu$1001.C[5] I0=$true I1=$abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:249|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1001.C[5] CO=$auto$alumacc.cc:474:replace_alu$1001.C[6] I0=$true I1=$abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:249|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1001.C[6] CO=$auto$alumacc.cc:474:replace_alu$1001.C[7] I0=$true I1=$abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:249|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1001.C[7] CO=$auto$alumacc.cc:474:replace_alu$1001.C[8] I0=$false I1=$abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:249|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1001.C[8] CO=$auto$alumacc.cc:474:replace_alu$1001.C[9] I0=$true I1=$abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:249|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1001.C[9] CO=$auto$alumacc.cc:474:replace_alu$1001.C[10] I0=$false I1=$abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:249|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1014.C[10] CO=$auto$alumacc.cc:474:replace_alu$1014.C[11] I0=$true I1=$abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:233|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1014.C[11] CO=$auto$alumacc.cc:474:replace_alu$1014.C[12] I0=$true I1=$abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:233|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1014.C[12] CO=$auto$alumacc.cc:474:replace_alu$1014.C[13] I0=$true I1=$abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:233|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1014.C[13] CO=$auto$alumacc.cc:474:replace_alu$1014.C[14] I0=$false I1=$abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:233|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1014.C[14] CO=$auto$alumacc.cc:474:replace_alu$1014.C[15] I0=$true I1=$abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:233|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1014.C[15] CO=$abc$7467$auto$alumacc.cc:491:replace_alu$1016[15] I0=$false I1=$abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:233|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[1] CO=$auto$alumacc.cc:474:replace_alu$1014.C[3] I0=$false I1=$abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:233|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1014.C[3] CO=$auto$alumacc.cc:474:replace_alu$1014.C[4] I0=$true I1=$abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:233|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1014.C[4] CO=$auto$alumacc.cc:474:replace_alu$1014.C[5] I0=$false I1=$abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:233|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1014.C[5] CO=$auto$alumacc.cc:474:replace_alu$1014.C[6] I0=$false I1=$abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:233|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1014.C[6] CO=$auto$alumacc.cc:474:replace_alu$1014.C[7] I0=$false I1=$abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:233|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1014.C[7] CO=$auto$alumacc.cc:474:replace_alu$1014.C[8] I0=$false I1=$abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:233|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1014.C[8] CO=$auto$alumacc.cc:474:replace_alu$1014.C[9] I0=$true I1=$abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:233|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1014.C[9] CO=$auto$alumacc.cc:474:replace_alu$1014.C[10] I0=$false I1=$abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:233|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$true I2=delay[0] I3=$false O=$abc$7467$add$rainbow.v:235$95_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:235|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=delay[10] I3=$auto$alumacc.cc:474:replace_alu$1027.C[10] O=$abc$7467$add$rainbow.v:235$95_Y[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:235|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1027.C[10] CO=$auto$alumacc.cc:474:replace_alu$1027.C[11] I0=$false I1=delay[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:235|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=delay[11] I3=$auto$alumacc.cc:474:replace_alu$1027.C[11] O=$abc$7467$add$rainbow.v:235$95_Y[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:235|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1027.C[11] CO=$auto$alumacc.cc:474:replace_alu$1027.C[12] I0=$false I1=delay[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:235|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=delay[12] I3=$auto$alumacc.cc:474:replace_alu$1027.C[12] O=$abc$7467$add$rainbow.v:235$95_Y[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:235|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1027.C[12] CO=$auto$alumacc.cc:474:replace_alu$1027.C[13] I0=$false I1=delay[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:235|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=delay[13] I3=$auto$alumacc.cc:474:replace_alu$1027.C[13] O=$abc$7467$add$rainbow.v:235$95_Y[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:235|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1027.C[13] CO=$auto$alumacc.cc:474:replace_alu$1027.C[14] I0=$false I1=delay[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:235|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=delay[14] I3=$auto$alumacc.cc:474:replace_alu$1027.C[14] O=$abc$7467$add$rainbow.v:235$95_Y[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:235|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1027.C[14] CO=$auto$alumacc.cc:474:replace_alu$1027.C[15] I0=$false I1=delay[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:235|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=delay[15] I3=$auto$alumacc.cc:474:replace_alu$1027.C[15] O=$abc$7467$add$rainbow.v:235$95_Y[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:235|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=delay[0] CO=$auto$alumacc.cc:474:replace_alu$1027.C[2] I0=$false I1=delay[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:235|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=delay[2] I3=$auto$alumacc.cc:474:replace_alu$1027.C[2] O=$abc$7467$add$rainbow.v:235$95_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:235|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1027.C[2] CO=$auto$alumacc.cc:474:replace_alu$1027.C[3] I0=$false I1=delay[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:235|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=delay[3] I3=$auto$alumacc.cc:474:replace_alu$1027.C[3] O=$abc$7467$add$rainbow.v:235$95_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:235|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1027.C[3] CO=$auto$alumacc.cc:474:replace_alu$1027.C[4] I0=$false I1=delay[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:235|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=delay[4] I3=$auto$alumacc.cc:474:replace_alu$1027.C[4] O=$abc$7467$add$rainbow.v:235$95_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:235|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1027.C[4] CO=$auto$alumacc.cc:474:replace_alu$1027.C[5] I0=$false I1=delay[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:235|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=delay[5] I3=$auto$alumacc.cc:474:replace_alu$1027.C[5] O=$abc$7467$add$rainbow.v:235$95_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:235|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1027.C[5] CO=$auto$alumacc.cc:474:replace_alu$1027.C[6] I0=$false I1=delay[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:235|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=delay[6] I3=$auto$alumacc.cc:474:replace_alu$1027.C[6] O=$abc$7467$add$rainbow.v:235$95_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:235|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1027.C[6] CO=$auto$alumacc.cc:474:replace_alu$1027.C[7] I0=$false I1=delay[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:235|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=delay[7] I3=$auto$alumacc.cc:474:replace_alu$1027.C[7] O=$abc$7467$add$rainbow.v:235$95_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:235|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1027.C[7] CO=$auto$alumacc.cc:474:replace_alu$1027.C[8] I0=$false I1=delay[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:235|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=delay[8] I3=$auto$alumacc.cc:474:replace_alu$1027.C[8] O=$abc$7467$add$rainbow.v:235$95_Y[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:235|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1027.C[8] CO=$auto$alumacc.cc:474:replace_alu$1027.C[9] I0=$false I1=delay[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:235|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=delay[9] I3=$auto$alumacc.cc:474:replace_alu$1027.C[9] O=$abc$7467$add$rainbow.v:235$95_Y[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:235|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1027.C[9] CO=$auto$alumacc.cc:474:replace_alu$1027.C[10] I0=$false I1=delay[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:235|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$true I2=cmd_counter[0] I3=$false O=$abc$7467$add$rainbow.v:295$102_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:295|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=cmd_counter[0] CO=$auto$alumacc.cc:474:replace_alu$1030.C[2] I0=$false I1=cmd_counter[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:295|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=cmd_counter[2] I3=$auto$alumacc.cc:474:replace_alu$1030.C[2] O=$abc$7467$add$rainbow.v:295$102_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:295|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1030.C[2] CO=$auto$alumacc.cc:474:replace_alu$1030.C[3] I0=$false I1=cmd_counter[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:295|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=cmd_counter[3] I3=$auto$alumacc.cc:474:replace_alu$1030.C[3] O=$abc$7467$add$rainbow.v:295$102_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:295|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1030.C[3] CO=$auto$alumacc.cc:474:replace_alu$1030.C[4] I0=$false I1=cmd_counter[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:295|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=cmd_counter[4] I3=$auto$alumacc.cc:474:replace_alu$1030.C[4] O=$abc$7467$add$rainbow.v:295$102_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:295|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$true I2=param_counter[0] I3=$false O=$abc$7467$add$rainbow.v:530$176_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:530|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=param_counter[0] CO=$auto$alumacc.cc:474:replace_alu$1033.C[2] I0=$false I1=param_counter[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:530|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=param_counter[2] I3=$auto$alumacc.cc:474:replace_alu$1033.C[2] O=$0\param_counter[6:0][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:530|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1033.C[2] CO=$auto$alumacc.cc:474:replace_alu$1033.C[3] I0=$false I1=param_counter[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:530|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=param_counter[3] I3=$auto$alumacc.cc:474:replace_alu$1033.C[3] O=$abc$7467$add$rainbow.v:530$176_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:530|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1033.C[3] CO=$auto$alumacc.cc:474:replace_alu$1033.C[4] I0=$false I1=param_counter[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:530|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=param_counter[4] I3=$auto$alumacc.cc:474:replace_alu$1033.C[4] O=$abc$7467$add$rainbow.v:530$176_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:530|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1033.C[4] CO=$auto$alumacc.cc:474:replace_alu$1033.C[5] I0=$false I1=param_counter[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:530|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=param_counter[5] I3=$auto$alumacc.cc:474:replace_alu$1033.C[5] O=$abc$7467$add$rainbow.v:530$176_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:530|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1033.C[5] CO=$auto$alumacc.cc:474:replace_alu$1033.C[6] I0=$false I1=param_counter[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:530|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=param_counter[6] I3=$auto$alumacc.cc:474:replace_alu$1033.C[6] O=$abc$7467$add$rainbow.v:530$176_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:530|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=cmd_counter[0] I2=$false I3=$true O=$abc$7467$sub$rainbow.v:340$109_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:340|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=cmd_counter[0] CO=$auto$alumacc.cc:474:replace_alu$1036.C[2] I0=cmd_counter[1] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:340|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cmd_counter[2] I2=$true I3=$auto$alumacc.cc:474:replace_alu$1036.C[2] O=$abc$7467$sub$rainbow.v:340$109_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:340|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1036.C[2] CO=$auto$alumacc.cc:474:replace_alu$1036.C[3] I0=cmd_counter[2] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:340|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cmd_counter[3] I2=$true I3=$auto$alumacc.cc:474:replace_alu$1036.C[3] O=$abc$7467$sub$rainbow.v:340$109_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:340|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1036.C[3] CO=$auto$alumacc.cc:474:replace_alu$1036.C[4] I0=cmd_counter[3] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:340|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cmd_counter[4] I2=$true I3=$auto$alumacc.cc:474:replace_alu$1036.C[4] O=$abc$7467$sub$rainbow.v:340$109_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:340|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=pixel_bit_counter[0] I2=$false I3=$true O=$0\pixel_bit_counter[3:0][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:357|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=pixel_bit_counter[0] CO=$auto$alumacc.cc:474:replace_alu$1039.C[2] I0=pixel_bit_counter[1] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:357|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=pixel_bit_counter[2] I2=$true I3=$auto$alumacc.cc:474:replace_alu$1039.C[2] O=$0\pixel_bit_counter[3:0][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:357|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1039.C[2] CO=$auto$alumacc.cc:474:replace_alu$1039.C[3] I0=pixel_bit_counter[2] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:357|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=pixel_bit_counter[3] I2=$true I3=$auto$alumacc.cc:474:replace_alu$1039.C[3] O=$0\pixel_bit_counter[3:0][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:357|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=bit_counter[0] I2=$false I3=$true O=$0\bit_counter[2:0][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:376|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=bit_counter[0] CO=$auto$alumacc.cc:474:replace_alu$1042.C[2] I0=bit_counter[1] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:376|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=bit_counter[2] I2=$true I3=$auto$alumacc.cc:474:replace_alu$1042.C[2] O=$0\bit_counter[2:0][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:376|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=cmd_counter[0] I2=$false I3=$true O=$abc$7467$sub$rainbow.v:520$172_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:520|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=cmd_counter[0] CO=$auto$alumacc.cc:474:replace_alu$1045.C[2] I0=cmd_counter[1] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:520|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cmd_counter[2] I2=$true I3=$auto$alumacc.cc:474:replace_alu$1045.C[2] O=$abc$7467$sub$rainbow.v:520$172_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:520|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1045.C[2] CO=$auto$alumacc.cc:474:replace_alu$1045.C[3] I0=cmd_counter[2] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:520|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cmd_counter[3] I2=$true I3=$auto$alumacc.cc:474:replace_alu$1045.C[3] O=$abc$7467$sub$rainbow.v:520$172_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:520|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1045.C[3] CO=$auto$alumacc.cc:474:replace_alu$1045.C[4] I0=cmd_counter[3] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:520|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cmd_counter[4] I2=$true I3=$auto$alumacc.cc:474:replace_alu$1045.C[4] O=$abc$7467$sub$rainbow.v:520$172_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:520|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=param_counter[0] I2=$true I3=$true O=$abc$7467$procmux$503_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:521|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=param_counter[3] CO=$auto$alumacc.cc:474:replace_alu$1048.C[5] I0=param_counter[4] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:521|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=param_counter[5] I2=$true I3=$auto$alumacc.cc:474:replace_alu$1048.C[5] O=$abc$7467$procmux$503_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:521|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1048.C[5] CO=$auto$alumacc.cc:474:replace_alu$1048.C[6] I0=param_counter[5] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:521|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=param_counter[6] I2=$true I3=$auto$alumacc.cc:474:replace_alu$1048.C[6] O=$abc$7467$procmux$503_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:521|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=rainbow[0] I2=$false I3=$true O=$0\rainbow[15:0][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:522|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=rainbow[10] I2=$true I3=$auto$alumacc.cc:474:replace_alu$1051.C[10] O=$0\rainbow[15:0][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:522|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1051.C[10] CO=$auto$alumacc.cc:474:replace_alu$1051.C[11] I0=rainbow[10] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:522|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rainbow[11] I2=$true I3=$auto$alumacc.cc:474:replace_alu$1051.C[11] O=$0\rainbow[15:0][11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:522|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1051.C[11] CO=$auto$alumacc.cc:474:replace_alu$1051.C[12] I0=rainbow[11] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:522|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rainbow[12] I2=$false I3=$auto$alumacc.cc:474:replace_alu$1051.C[12] O=$0\rainbow[15:0][12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:522|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1051.C[12] CO=$auto$alumacc.cc:474:replace_alu$1051.C[13] I0=rainbow[12] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:522|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rainbow[13] I2=$true I3=$auto$alumacc.cc:474:replace_alu$1051.C[13] O=$0\rainbow[15:0][13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:522|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1051.C[13] CO=$auto$alumacc.cc:474:replace_alu$1051.C[14] I0=rainbow[13] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:522|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rainbow[14] I2=$true I3=$auto$alumacc.cc:474:replace_alu$1051.C[14] O=$0\rainbow[15:0][14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:522|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1051.C[14] CO=$auto$alumacc.cc:474:replace_alu$1051.C[15] I0=rainbow[14] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:522|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rainbow[15] I2=$true I3=$auto$alumacc.cc:474:replace_alu$1051.C[15] O=$0\rainbow[15:0][15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:522|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=rainbow[0] CO=$auto$alumacc.cc:474:replace_alu$1051.C[2] I0=rainbow[1] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:522|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rainbow[2] I2=$true I3=$auto$alumacc.cc:474:replace_alu$1051.C[2] O=$0\rainbow[15:0][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:522|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1051.C[2] CO=$auto$alumacc.cc:474:replace_alu$1051.C[3] I0=rainbow[2] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:522|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rainbow[3] I2=$true I3=$auto$alumacc.cc:474:replace_alu$1051.C[3] O=$0\rainbow[15:0][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:522|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1051.C[3] CO=$auto$alumacc.cc:474:replace_alu$1051.C[4] I0=rainbow[3] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:522|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rainbow[4] I2=$false I3=$auto$alumacc.cc:474:replace_alu$1051.C[4] O=$0\rainbow[15:0][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:522|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1051.C[4] CO=$auto$alumacc.cc:474:replace_alu$1051.C[5] I0=rainbow[4] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:522|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rainbow[5] I2=$true I3=$auto$alumacc.cc:474:replace_alu$1051.C[5] O=$0\rainbow[15:0][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:522|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1051.C[5] CO=$auto$alumacc.cc:474:replace_alu$1051.C[6] I0=rainbow[5] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:522|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rainbow[6] I2=$true I3=$auto$alumacc.cc:474:replace_alu$1051.C[6] O=$0\rainbow[15:0][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:522|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1051.C[6] CO=$auto$alumacc.cc:474:replace_alu$1051.C[7] I0=rainbow[6] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:522|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rainbow[7] I2=$true I3=$auto$alumacc.cc:474:replace_alu$1051.C[7] O=$0\rainbow[15:0][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:522|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1051.C[7] CO=$auto$alumacc.cc:474:replace_alu$1051.C[8] I0=rainbow[7] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:522|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rainbow[8] I2=$false I3=$auto$alumacc.cc:474:replace_alu$1051.C[8] O=$0\rainbow[15:0][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:522|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1051.C[8] CO=$auto$alumacc.cc:474:replace_alu$1051.C[9] I0=rainbow[8] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:522|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rainbow[9] I2=$true I3=$auto$alumacc.cc:474:replace_alu$1051.C[9] O=$0\rainbow[15:0][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:522|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1051.C[9] CO=$auto$alumacc.cc:474:replace_alu$1051.C[10] I0=rainbow[9] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:522|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=params_left[0] I2=$false I3=$true O=$abc$7467$sub$rainbow.v:532$177_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:532|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=params_left[10] I2=$true I3=$auto$alumacc.cc:474:replace_alu$1054.C[10] O=$abc$7467$sub$rainbow.v:532$177_Y[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:532|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1054.C[10] CO=$auto$alumacc.cc:474:replace_alu$1054.C[11] I0=params_left[10] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:532|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=params_left[11] I2=$true I3=$auto$alumacc.cc:474:replace_alu$1054.C[11] O=$abc$7467$sub$rainbow.v:532$177_Y[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:532|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1054.C[11] CO=$auto$alumacc.cc:474:replace_alu$1054.C[12] I0=params_left[11] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:532|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=params_left[12] I2=$true I3=$auto$alumacc.cc:474:replace_alu$1054.C[12] O=$abc$7467$sub$rainbow.v:532$177_Y[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:532|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1054.C[12] CO=$auto$alumacc.cc:474:replace_alu$1054.C[13] I0=params_left[12] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:532|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=params_left[13] I2=$true I3=$auto$alumacc.cc:474:replace_alu$1054.C[13] O=$abc$7467$sub$rainbow.v:532$177_Y[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:532|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=params_left[0] CO=$auto$alumacc.cc:474:replace_alu$1054.C[2] I0=params_left[1] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:532|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=params_left[2] I2=$true I3=$auto$alumacc.cc:474:replace_alu$1054.C[2] O=$abc$7467$sub$rainbow.v:532$177_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:532|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1054.C[2] CO=$auto$alumacc.cc:474:replace_alu$1054.C[3] I0=params_left[2] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:532|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=params_left[3] I2=$true I3=$auto$alumacc.cc:474:replace_alu$1054.C[3] O=$abc$7467$sub$rainbow.v:532$177_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:532|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1054.C[3] CO=$auto$alumacc.cc:474:replace_alu$1054.C[4] I0=params_left[3] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:532|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=params_left[4] I2=$true I3=$auto$alumacc.cc:474:replace_alu$1054.C[4] O=$abc$7467$sub$rainbow.v:532$177_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:532|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1054.C[4] CO=$auto$alumacc.cc:474:replace_alu$1054.C[5] I0=params_left[4] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:532|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=params_left[5] I2=$true I3=$auto$alumacc.cc:474:replace_alu$1054.C[5] O=$abc$7467$sub$rainbow.v:532$177_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:532|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1054.C[5] CO=$auto$alumacc.cc:474:replace_alu$1054.C[6] I0=params_left[5] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:532|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=params_left[6] I2=$true I3=$auto$alumacc.cc:474:replace_alu$1054.C[6] O=$abc$7467$sub$rainbow.v:532$177_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:532|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1054.C[6] CO=$auto$alumacc.cc:474:replace_alu$1054.C[7] I0=params_left[6] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:532|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=params_left[7] I2=$true I3=$auto$alumacc.cc:474:replace_alu$1054.C[7] O=$abc$7467$sub$rainbow.v:532$177_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:532|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1054.C[7] CO=$auto$alumacc.cc:474:replace_alu$1054.C[8] I0=params_left[7] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:532|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=params_left[8] I2=$true I3=$auto$alumacc.cc:474:replace_alu$1054.C[8] O=$abc$7467$sub$rainbow.v:532$177_Y[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:532|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1054.C[8] CO=$auto$alumacc.cc:474:replace_alu$1054.C[9] I0=params_left[8] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:532|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=params_left[9] I2=$true I3=$auto$alumacc.cc:474:replace_alu$1054.C[9] O=$abc$7467$sub$rainbow.v:532$177_Y[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:532|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1054.C[9] CO=$auto$alumacc.cc:474:replace_alu$1054.C[10] I0=params_left[9] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:532|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$957.C[10] CO=$auto$alumacc.cc:474:replace_alu$957.C[11] I0=$false I1=$abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:652|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$957.C[11] CO=$auto$alumacc.cc:474:replace_alu$957.C[12] I0=$false I1=$abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:652|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$957.C[12] CO=$auto$alumacc.cc:474:replace_alu$957.C[13] I0=$true I1=$abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:652|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$957.C[13] CO=$auto$alumacc.cc:474:replace_alu$957.C[14] I0=$false I1=$abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:652|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$957.C[14] CO=$auto$alumacc.cc:474:replace_alu$957.C[15] I0=$true I1=$abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:652|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$957.C[15] CO=$abc$7467$auto$alumacc.cc:491:replace_alu$959[15] I0=$false I1=$abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:652|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[0] CO=$auto$alumacc.cc:474:replace_alu$957.C[2] I0=$false I1=$abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:652|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$957.C[2] CO=$auto$alumacc.cc:474:replace_alu$957.C[3] I0=$false I1=$abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:652|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$957.C[3] CO=$auto$alumacc.cc:474:replace_alu$957.C[4] I0=$false I1=$abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:652|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$957.C[4] CO=$auto$alumacc.cc:474:replace_alu$957.C[5] I0=$true I1=$abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:652|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$957.C[5] CO=$auto$alumacc.cc:474:replace_alu$957.C[6] I0=$true I1=$abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:652|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$957.C[6] CO=$auto$alumacc.cc:474:replace_alu$957.C[7] I0=$true I1=$abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:652|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$957.C[7] CO=$auto$alumacc.cc:474:replace_alu$957.C[8] I0=$false I1=$abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:652|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$957.C[8] CO=$auto$alumacc.cc:474:replace_alu$957.C[9] I0=$true I1=$abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:652|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$957.C[9] CO=$auto$alumacc.cc:474:replace_alu$957.C[10] I0=$false I1=$abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:652|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$968.C[10] CO=$auto$alumacc.cc:474:replace_alu$968.C[11] I0=$false I1=$abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:540|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$968.C[11] CO=$auto$alumacc.cc:474:replace_alu$968.C[12] I0=$false I1=$abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:540|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$968.C[12] CO=$auto$alumacc.cc:474:replace_alu$968.C[13] I0=$false I1=$abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:540|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$968.C[13] CO=$auto$alumacc.cc:474:replace_alu$968.C[14] I0=$false I1=$abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:540|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$968.C[14] CO=$auto$alumacc.cc:474:replace_alu$968.C[15] I0=$false I1=$abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:540|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$968.C[15] CO=$abc$7467$auto$alumacc.cc:491:replace_alu$970[15] I0=$false I1=$abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:540|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[0] CO=$auto$alumacc.cc:474:replace_alu$968.C[2] I0=$false I1=$abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:540|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$968.C[2] CO=$auto$alumacc.cc:474:replace_alu$968.C[3] I0=$false I1=$abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:540|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$968.C[3] CO=$auto$alumacc.cc:474:replace_alu$968.C[4] I0=$true I1=$abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:540|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$968.C[4] CO=$auto$alumacc.cc:474:replace_alu$968.C[5] I0=$false I1=$abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:540|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$968.C[5] CO=$auto$alumacc.cc:474:replace_alu$968.C[6] I0=$false I1=$abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:540|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$968.C[6] CO=$auto$alumacc.cc:474:replace_alu$968.C[7] I0=$true I1=$abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:540|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$968.C[7] CO=$auto$alumacc.cc:474:replace_alu$968.C[8] I0=$false I1=$abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:540|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$968.C[8] CO=$auto$alumacc.cc:474:replace_alu$968.C[9] I0=$false I1=$abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:540|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$968.C[9] CO=$auto$alumacc.cc:474:replace_alu$968.C[10] I0=$false I1=$abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:540|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$979.C[10] CO=$auto$alumacc.cc:474:replace_alu$979.C[11] I0=$false I1=$abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:317|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$979.C[11] CO=$auto$alumacc.cc:474:replace_alu$979.C[12] I0=$false I1=$abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:317|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$979.C[12] CO=$auto$alumacc.cc:474:replace_alu$979.C[13] I0=$false I1=$abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:317|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$979.C[13] CO=$auto$alumacc.cc:474:replace_alu$979.C[14] I0=$false I1=$abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:317|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$979.C[14] CO=$auto$alumacc.cc:474:replace_alu$979.C[15] I0=$false I1=$abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:317|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$979.C[15] CO=$abc$7467$auto$alumacc.cc:491:replace_alu$981[15] I0=$false I1=$abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:317|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[0] CO=$auto$alumacc.cc:474:replace_alu$979.C[2] I0=$false I1=$abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:317|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$979.C[2] CO=$auto$alumacc.cc:474:replace_alu$979.C[3] I0=$false I1=$abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:317|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$979.C[3] CO=$auto$alumacc.cc:474:replace_alu$979.C[4] I0=$false I1=$abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:317|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$979.C[4] CO=$auto$alumacc.cc:474:replace_alu$979.C[5] I0=$false I1=$abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:317|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$979.C[5] CO=$auto$alumacc.cc:474:replace_alu$979.C[6] I0=$true I1=$abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:317|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$979.C[6] CO=$auto$alumacc.cc:474:replace_alu$979.C[7] I0=$true I1=$abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:317|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$979.C[7] CO=$auto$alumacc.cc:474:replace_alu$979.C[8] I0=$true I1=$abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:317|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$979.C[8] CO=$auto$alumacc.cc:474:replace_alu$979.C[9] I0=$true I1=$abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:317|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$979.C[9] CO=$auto$alumacc.cc:474:replace_alu$979.C[10] I0=$false I1=$abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:317|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$990.C[10] CO=$auto$alumacc.cc:474:replace_alu$990.C[11] I0=$false I1=$abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:303|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$990.C[11] CO=$auto$alumacc.cc:474:replace_alu$990.C[12] I0=$false I1=$abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:303|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$990.C[12] CO=$auto$alumacc.cc:474:replace_alu$990.C[13] I0=$false I1=$abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:303|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$990.C[13] CO=$auto$alumacc.cc:474:replace_alu$990.C[14] I0=$false I1=$abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:303|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$990.C[14] CO=$auto$alumacc.cc:474:replace_alu$990.C[15] I0=$false I1=$abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:303|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$990.C[15] CO=$abc$7467$auto$alumacc.cc:491:replace_alu$992[15] I0=$false I1=$abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:303|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[0] CO=$auto$alumacc.cc:474:replace_alu$990.C[2] I0=$false I1=$abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:303|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$990.C[2] CO=$auto$alumacc.cc:474:replace_alu$990.C[3] I0=$true I1=$abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:303|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$990.C[3] CO=$auto$alumacc.cc:474:replace_alu$990.C[4] I0=$false I1=$abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:303|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$990.C[4] CO=$auto$alumacc.cc:474:replace_alu$990.C[5] I0=$false I1=$abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:303|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$990.C[5] CO=$auto$alumacc.cc:474:replace_alu$990.C[6] I0=$true I1=$abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:303|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$990.C[6] CO=$auto$alumacc.cc:474:replace_alu$990.C[7] I0=$false I1=$abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:303|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$990.C[7] CO=$auto$alumacc.cc:474:replace_alu$990.C[8] I0=$false I1=$abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:303|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$990.C[8] CO=$auto$alumacc.cc:474:replace_alu$990.C[9] I0=$false I1=$abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:303|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$990.C[9] CO=$auto$alumacc.cc:474:replace_alu$990.C[10] I0=$false I1=$abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:303|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_DFFE C=CLK D=$0\rst[0:0] E=$abc$7467$auto$dff2dffe.cc:158:make_patterns_logic$5656 Q=rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:205|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\dc[0:0] E=$abc$7467$auto$dff2dffe.cc:158:make_patterns_logic$5662 Q=dc
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:205|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\mosi[0:0] E=$abc$7467$auto$dff2dffe.cc:158:make_patterns_logic$5668 Q=mosi
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:205|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$7467$auto$ice40_ffinit.cc:140:execute$7432 E=$abc$7467$auto$dff2dffe.cc:175:make_patterns_logic$5701 Q=$abc$7467$auto$ice40_ffinit.cc:141:execute$7433
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:205|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=rainbow[1] E=$abc$7467$auto$dff2dffe.cc:175:make_patterns_logic$5748 Q=$0\rainbow[15:0][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:205|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$7467$auto$ice40_ffinit.cc:140:execute$7372 E=$abc$7467$auto$dff2dffe.cc:175:make_patterns_logic$5701 Q=$abc$7467$auto$ice40_ffinit.cc:141:execute$7373
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:205|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$7467$auto$ice40_ffinit.cc:140:execute$7376 E=$abc$7467$auto$dff2dffe.cc:175:make_patterns_logic$5701 Q=$abc$7467$auto$ice40_ffinit.cc:141:execute$7377
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:205|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$7467$auto$ice40_ffinit.cc:140:execute$7388 E=$abc$7467$auto$dff2dffe.cc:175:make_patterns_logic$5701 Q=$abc$7467$auto$ice40_ffinit.cc:141:execute$7389
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:205|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$7467$auto$ice40_ffinit.cc:140:execute$7380 E=$abc$7467$auto$dff2dffe.cc:175:make_patterns_logic$5701 Q=$abc$7467$auto$ice40_ffinit.cc:141:execute$7381
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:205|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$7467$auto$ice40_ffinit.cc:140:execute$7392 E=$abc$7467$auto$dff2dffe.cc:175:make_patterns_logic$5701 Q=$abc$7467$auto$ice40_ffinit.cc:141:execute$7393
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:205|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$7467$auto$ice40_ffinit.cc:140:execute$7396 E=$abc$7467$auto$dff2dffe.cc:175:make_patterns_logic$5701 Q=$abc$7467$auto$ice40_ffinit.cc:141:execute$7397
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:205|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$7467$auto$ice40_ffinit.cc:140:execute$7400 E=$abc$7467$auto$dff2dffe.cc:175:make_patterns_logic$5701 Q=$abc$7467$auto$ice40_ffinit.cc:141:execute$7401
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:205|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$7467$auto$ice40_ffinit.cc:140:execute$7404 E=$abc$7467$auto$dff2dffe.cc:175:make_patterns_logic$5701 Q=$abc$7467$auto$ice40_ffinit.cc:141:execute$7405
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:205|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$7467$auto$ice40_ffinit.cc:140:execute$7408 E=$abc$7467$auto$dff2dffe.cc:175:make_patterns_logic$5701 Q=$abc$7467$auto$ice40_ffinit.cc:141:execute$7409
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:205|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$7467$auto$ice40_ffinit.cc:140:execute$7412 E=$abc$7467$auto$dff2dffe.cc:175:make_patterns_logic$5701 Q=$abc$7467$auto$ice40_ffinit.cc:141:execute$7413
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:205|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$7467$auto$ice40_ffinit.cc:140:execute$7416 E=$abc$7467$auto$dff2dffe.cc:175:make_patterns_logic$5701 Q=$abc$7467$auto$ice40_ffinit.cc:141:execute$7417
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:205|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$7467$auto$ice40_ffinit.cc:140:execute$7420 E=$abc$7467$auto$dff2dffe.cc:175:make_patterns_logic$5701 Q=$abc$7467$auto$ice40_ffinit.cc:141:execute$7421
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:205|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$7467$auto$ice40_ffinit.cc:140:execute$7424 E=$abc$7467$auto$dff2dffe.cc:175:make_patterns_logic$5701 Q=$abc$7467$auto$ice40_ffinit.cc:141:execute$7425
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:205|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$7467$auto$ice40_ffinit.cc:140:execute$7428 E=$abc$7467$auto$dff2dffe.cc:175:make_patterns_logic$5701 Q=$abc$7467$auto$ice40_ffinit.cc:141:execute$7429
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:205|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\cs[0:0] E=$abc$7467$auto$dff2dffe.cc:158:make_patterns_logic$6217 Q=cs
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:205|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\state[5:0][0] E=$abc$7467$auto$dff2dffe.cc:158:make_patterns_logic$6223 Q=state[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:205|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\state[5:0][1] E=$abc$7467$auto$dff2dffe.cc:158:make_patterns_logic$6223 Q=state[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:205|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\state[5:0][2] E=$abc$7467$auto$dff2dffe.cc:158:make_patterns_logic$6223 Q=state[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:205|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\state[5:0][3] E=$abc$7467$auto$dff2dffe.cc:158:make_patterns_logic$6223 Q=state[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:205|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\state[5:0][4] E=$abc$7467$auto$dff2dffe.cc:158:make_patterns_logic$6223 Q=state[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:205|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$false E=$abc$7467$auto$dff2dffe.cc:158:make_patterns_logic$6223 Q=state[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:205|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\delay[15:0][0] E=$abc$7467$auto$dff2dffe.cc:158:make_patterns_logic$6259 Q=delay[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:205|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\delay[15:0][1] E=$abc$7467$auto$dff2dffe.cc:158:make_patterns_logic$6259 Q=delay[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:205|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\delay[15:0][2] E=$abc$7467$auto$dff2dffe.cc:158:make_patterns_logic$6259 Q=delay[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:205|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\delay[15:0][3] E=$abc$7467$auto$dff2dffe.cc:158:make_patterns_logic$6259 Q=delay[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:205|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\delay[15:0][4] E=$abc$7467$auto$dff2dffe.cc:158:make_patterns_logic$6259 Q=delay[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:205|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\delay[15:0][5] E=$abc$7467$auto$dff2dffe.cc:158:make_patterns_logic$6259 Q=delay[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:205|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\delay[15:0][6] E=$abc$7467$auto$dff2dffe.cc:158:make_patterns_logic$6259 Q=delay[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:205|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\delay[15:0][7] E=$abc$7467$auto$dff2dffe.cc:158:make_patterns_logic$6259 Q=delay[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:205|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\delay[15:0][8] E=$abc$7467$auto$dff2dffe.cc:158:make_patterns_logic$6259 Q=delay[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:205|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\delay[15:0][9] E=$abc$7467$auto$dff2dffe.cc:158:make_patterns_logic$6259 Q=delay[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:205|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\delay[15:0][10] E=$abc$7467$auto$dff2dffe.cc:158:make_patterns_logic$6259 Q=delay[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:205|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\delay[15:0][11] E=$abc$7467$auto$dff2dffe.cc:158:make_patterns_logic$6259 Q=delay[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:205|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\delay[15:0][12] E=$abc$7467$auto$dff2dffe.cc:158:make_patterns_logic$6259 Q=delay[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:205|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\delay[15:0][13] E=$abc$7467$auto$dff2dffe.cc:158:make_patterns_logic$6259 Q=delay[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:205|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\delay[15:0][14] E=$abc$7467$auto$dff2dffe.cc:158:make_patterns_logic$6259 Q=delay[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:205|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\delay[15:0][15] E=$abc$7467$auto$dff2dffe.cc:158:make_patterns_logic$6259 Q=delay[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:205|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\data[7:0][0] E=$abc$7467$auto$dff2dffe.cc:158:make_patterns_logic$6355 Q=data[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:205|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\data[7:0][1] E=$abc$7467$auto$dff2dffe.cc:158:make_patterns_logic$6355 Q=data[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:205|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\data[7:0][2] E=$abc$7467$auto$dff2dffe.cc:158:make_patterns_logic$6355 Q=data[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:205|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\data[7:0][3] E=$abc$7467$auto$dff2dffe.cc:158:make_patterns_logic$6355 Q=data[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:205|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\data[7:0][4] E=$abc$7467$auto$dff2dffe.cc:158:make_patterns_logic$6355 Q=data[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:205|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\data[7:0][5] E=$abc$7467$auto$dff2dffe.cc:158:make_patterns_logic$6355 Q=data[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:205|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\data[7:0][6] E=$abc$7467$auto$dff2dffe.cc:158:make_patterns_logic$6355 Q=data[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:205|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\data[7:0][7] E=$abc$7467$auto$dff2dffe.cc:158:make_patterns_logic$6355 Q=data[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:205|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$7467$auto$ice40_ffinit.cc:140:execute$7444 E=$abc$7467$auto$dff2dffe.cc:175:make_patterns_logic$6418 Q=$abc$7467$auto$ice40_ffinit.cc:141:execute$7445
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:205|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=bit_counter[1] E=$abc$7467$auto$dff2dffe.cc:175:make_patterns_logic$6449 Q=$0\bit_counter[2:0][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:205|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$7467$auto$ice40_ffinit.cc:140:execute$7440 E=$abc$7467$auto$dff2dffe.cc:175:make_patterns_logic$6418 Q=$abc$7467$auto$ice40_ffinit.cc:141:execute$7441
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:205|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=rainbow[0] E=$abc$7467$auto$dff2dffe.cc:175:make_patterns_logic$6489 Q=pixel_data[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:205|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=rainbow[1] E=$abc$7467$auto$dff2dffe.cc:175:make_patterns_logic$6489 Q=pixel_data[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:205|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=rainbow[2] E=$abc$7467$auto$dff2dffe.cc:175:make_patterns_logic$6489 Q=pixel_data[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:205|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=rainbow[3] E=$abc$7467$auto$dff2dffe.cc:175:make_patterns_logic$6489 Q=pixel_data[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:205|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=rainbow[4] E=$abc$7467$auto$dff2dffe.cc:175:make_patterns_logic$6489 Q=pixel_data[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:205|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=rainbow[5] E=$abc$7467$auto$dff2dffe.cc:175:make_patterns_logic$6489 Q=pixel_data[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:205|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=rainbow[6] E=$abc$7467$auto$dff2dffe.cc:175:make_patterns_logic$6489 Q=pixel_data[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:205|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=rainbow[7] E=$abc$7467$auto$dff2dffe.cc:175:make_patterns_logic$6489 Q=pixel_data[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:205|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=rainbow[8] E=$abc$7467$auto$dff2dffe.cc:175:make_patterns_logic$6489 Q=pixel_data[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:205|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=rainbow[9] E=$abc$7467$auto$dff2dffe.cc:175:make_patterns_logic$6489 Q=pixel_data[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:205|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=rainbow[10] E=$abc$7467$auto$dff2dffe.cc:175:make_patterns_logic$6489 Q=pixel_data[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:205|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=rainbow[11] E=$abc$7467$auto$dff2dffe.cc:175:make_patterns_logic$6489 Q=pixel_data[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:205|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=rainbow[12] E=$abc$7467$auto$dff2dffe.cc:175:make_patterns_logic$6489 Q=pixel_data[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:205|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=rainbow[13] E=$abc$7467$auto$dff2dffe.cc:175:make_patterns_logic$6489 Q=pixel_data[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:205|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=rainbow[14] E=$abc$7467$auto$dff2dffe.cc:175:make_patterns_logic$6489 Q=pixel_data[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:205|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=rainbow[15] E=$abc$7467$auto$dff2dffe.cc:175:make_patterns_logic$6489 Q=pixel_data[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:205|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$7467$auto$ice40_ffinit.cc:140:execute$7448 E=$abc$7467$auto$dff2dffe.cc:175:make_patterns_logic$6793 Q=$abc$7467$auto$ice40_ffinit.cc:141:execute$7449
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:205|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=pixel_bit_counter[1] E=$abc$7467$auto$dff2dffe.cc:175:make_patterns_logic$6824 Q=$0\pixel_bit_counter[3:0][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:205|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$7467$auto$ice40_ffinit.cc:140:execute$7456 E=$abc$7467$auto$dff2dffe.cc:175:make_patterns_logic$6793 Q=$abc$7467$auto$ice40_ffinit.cc:141:execute$7457
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:205|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$7467$auto$ice40_ffinit.cc:140:execute$7460 E=$abc$7467$auto$dff2dffe.cc:175:make_patterns_logic$6793 Q=$abc$7467$auto$ice40_ffinit.cc:141:execute$7461
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:205|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\cmd_counter[4:0][0] E=$abc$7467$auto$dff2dffe.cc:158:make_patterns_logic$6355 Q=cmd_counter[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:205|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\cmd_counter[4:0][1] E=$abc$7467$auto$dff2dffe.cc:158:make_patterns_logic$6355 Q=cmd_counter[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:205|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\cmd_counter[4:0][2] E=$abc$7467$auto$dff2dffe.cc:158:make_patterns_logic$6355 Q=cmd_counter[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:205|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\cmd_counter[4:0][3] E=$abc$7467$auto$dff2dffe.cc:158:make_patterns_logic$6355 Q=cmd_counter[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:205|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\cmd_counter[4:0][4] E=$abc$7467$auto$dff2dffe.cc:158:make_patterns_logic$6355 Q=cmd_counter[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:205|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\param_counter[6:0][0] E=$abc$7467$auto$dff2dffe.cc:175:make_patterns_logic$6928 Q=param_counter[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:205|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\param_counter[6:0][1] E=$abc$7467$auto$dff2dffe.cc:175:make_patterns_logic$6975 Q=param_counter[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:205|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\param_counter[6:0][2] E=$abc$7467$auto$dff2dffe.cc:175:make_patterns_logic$7009 Q=param_counter[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:205|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\param_counter[6:0][3] E=$abc$7467$auto$dff2dffe.cc:175:make_patterns_logic$6928 Q=param_counter[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:205|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\param_counter[6:0][4] E=$abc$7467$auto$dff2dffe.cc:175:make_patterns_logic$7095 Q=param_counter[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:205|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\param_counter[6:0][5] E=$abc$7467$auto$dff2dffe.cc:175:make_patterns_logic$6928 Q=param_counter[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:205|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\param_counter[6:0][6] E=$abc$7467$auto$dff2dffe.cc:175:make_patterns_logic$6928 Q=param_counter[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:205|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\params_left[13:0][0] E=$abc$7467$auto$dff2dffe.cc:158:make_patterns_logic$6355 Q=params_left[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:205|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\params_left[13:0][1] E=$abc$7467$auto$dff2dffe.cc:158:make_patterns_logic$6355 Q=params_left[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:205|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\params_left[13:0][2] E=$abc$7467$auto$dff2dffe.cc:158:make_patterns_logic$6355 Q=params_left[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:205|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\params_left[13:0][3] E=$abc$7467$auto$dff2dffe.cc:158:make_patterns_logic$6355 Q=params_left[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:205|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\params_left[13:0][4] E=$abc$7467$auto$dff2dffe.cc:158:make_patterns_logic$6355 Q=params_left[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:205|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\params_left[13:0][5] E=$abc$7467$auto$dff2dffe.cc:158:make_patterns_logic$6355 Q=params_left[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:205|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\params_left[13:0][6] E=$abc$7467$auto$dff2dffe.cc:158:make_patterns_logic$6355 Q=params_left[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:205|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\params_left[13:0][7] E=$abc$7467$auto$dff2dffe.cc:158:make_patterns_logic$6355 Q=params_left[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:205|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\params_left[13:0][8] E=$abc$7467$auto$dff2dffe.cc:158:make_patterns_logic$6355 Q=params_left[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:205|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\params_left[13:0][9] E=$abc$7467$auto$dff2dffe.cc:158:make_patterns_logic$6355 Q=params_left[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:205|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\params_left[13:0][10] E=$abc$7467$auto$dff2dffe.cc:158:make_patterns_logic$6355 Q=params_left[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:205|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\params_left[13:0][11] E=$abc$7467$auto$dff2dffe.cc:158:make_patterns_logic$6355 Q=params_left[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:205|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\params_left[13:0][12] E=$abc$7467$auto$dff2dffe.cc:158:make_patterns_logic$6355 Q=params_left[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:205|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\params_left[13:0][13] E=$abc$7467$auto$dff2dffe.cc:158:make_patterns_logic$6355 Q=params_left[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:205|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFF C=CLK D=scl Q=$0\scl[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "rainbow.v:198|/usr/bin/../share/yosys/ice40/cells_map.v:2"
.names $false $0\state[5:0][5]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$1001.C[0]
1 1
.names $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[0] $auto$alumacc.cc:474:replace_alu$1001.C[1]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$1014.C[0]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$1014.C[1]
1 1
.names $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[1] $auto$alumacc.cc:474:replace_alu$1014.C[2]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$1027.C[0]
1 1
.names delay[0] $auto$alumacc.cc:474:replace_alu$1027.C[1]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$1030.C[0]
1 1
.names cmd_counter[0] $auto$alumacc.cc:474:replace_alu$1030.C[1]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$1033.C[0]
1 1
.names param_counter[0] $auto$alumacc.cc:474:replace_alu$1033.C[1]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$1036.C[0]
1 1
.names cmd_counter[0] $auto$alumacc.cc:474:replace_alu$1036.C[1]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$1039.C[0]
1 1
.names pixel_bit_counter[0] $auto$alumacc.cc:474:replace_alu$1039.C[1]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$1042.C[0]
1 1
.names bit_counter[0] $auto$alumacc.cc:474:replace_alu$1042.C[1]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$1045.C[0]
1 1
.names cmd_counter[0] $auto$alumacc.cc:474:replace_alu$1045.C[1]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$1048.C[0]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$1048.C[1]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$1048.C[2]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$1048.C[3]
1 1
.names param_counter[3] $auto$alumacc.cc:474:replace_alu$1048.C[4]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$1051.C[0]
1 1
.names rainbow[0] $auto$alumacc.cc:474:replace_alu$1051.C[1]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$1054.C[0]
1 1
.names params_left[0] $auto$alumacc.cc:474:replace_alu$1054.C[1]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$957.C[0]
1 1
.names $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[0] $auto$alumacc.cc:474:replace_alu$957.C[1]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$968.C[0]
1 1
.names $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[0] $auto$alumacc.cc:474:replace_alu$968.C[1]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$979.C[0]
1 1
.names $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[0] $auto$alumacc.cc:474:replace_alu$979.C[1]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$990.C[0]
1 1
.names $abc$7467$auto$alumacc.cc:474:replace_alu$1001.BB[0] $auto$alumacc.cc:474:replace_alu$990.C[1]
1 1
.names cs CS
1 1
.names dc DC
1 1
.names mosi MOSI
1 1
.names rst RST
1 1
.names scl SCL
1 1
.names $true cmd[0][0]
1 1
.names $false cmd[0][1]
1 1
.names $false cmd[0][2]
1 1
.names $false cmd[0][3]
1 1
.names $true cmd[0][4]
1 1
.names $false cmd[0][5]
1 1
.names $false cmd[0][6]
1 1
.names $false cmd[0][7]
1 1
.names $true cmd[10][0]
1 1
.names $false cmd[10][1]
1 1
.names $true cmd[10][2]
1 1
.names $false cmd[10][3]
1 1
.names $false cmd[10][4]
1 1
.names $false cmd[10][5]
1 1
.names $true cmd[10][6]
1 1
.names $true cmd[10][7]
1 1
.names $false cmd[11][0]
1 1
.names $false cmd[11][1]
1 1
.names $false cmd[11][2]
1 1
.names $false cmd[11][3]
1 1
.names $false cmd[11][4]
1 1
.names $true cmd[11][5]
1 1
.names $true cmd[11][6]
1 1
.names $true cmd[11][7]
1 1
.names $true cmd[12][0]
1 1
.names $false cmd[12][1]
1 1
.names $false cmd[12][2]
1 1
.names $false cmd[12][3]
1 1
.names $false cmd[12][4]
1 1
.names $true cmd[12][5]
1 1
.names $true cmd[12][6]
1 1
.names $true cmd[12][7]
1 1
.names $false cmd[13][0]
1 1
.names $false cmd[13][1]
1 1
.names $true cmd[13][2]
1 1
.names $true cmd[13][3]
1 1
.names $true cmd[13][4]
1 1
.names $true cmd[13][5]
1 1
.names $true cmd[13][6]
1 1
.names $true cmd[13][7]
1 1
.names $false cmd[14][0]
1 1
.names $true cmd[14][1]
1 1
.names $false cmd[14][2]
1 1
.names $true cmd[14][3]
1 1
.names $true cmd[14][4]
1 1
.names $true cmd[14][5]
1 1
.names $false cmd[14][6]
1 1
.names $false cmd[14][7]
1 1
.names $false cmd[15][0]
1 1
.names $true cmd[15][1]
1 1
.names $true cmd[15][2]
1 1
.names $false cmd[15][3]
1 1
.names $true cmd[15][4]
1 1
.names $true cmd[15][5]
1 1
.names $false cmd[15][6]
1 1
.names $false cmd[15][7]
1 1
.names $true cmd[16][0]
1 1
.names $false cmd[16][1]
1 1
.names $false cmd[16][2]
1 1
.names $false cmd[16][3]
1 1
.names $false cmd[16][4]
1 1
.names $true cmd[16][5]
1 1
.names $false cmd[16][6]
1 1
.names $false cmd[16][7]
1 1
.names $true cmd[17][0]
1 1
.names $false cmd[17][1]
1 1
.names $false cmd[17][2]
1 1
.names $true cmd[17][3]
1 1
.names $false cmd[17][4]
1 1
.names $true cmd[17][5]
1 1
.names $false cmd[17][6]
1 1
.names $false cmd[17][7]
1 1
.names $false cmd[18][0]
1 1
.names $true cmd[18][1]
1 1
.names $false cmd[18][2]
1 1
.names $true cmd[18][3]
1 1
.names $false cmd[18][4]
1 1
.names $true cmd[18][5]
1 1
.names $false cmd[18][6]
1 1
.names $false cmd[18][7]
1 1
.names $true cmd[19][0]
1 1
.names $true cmd[19][1]
1 1
.names $false cmd[19][2]
1 1
.names $true cmd[19][3]
1 1
.names $false cmd[19][4]
1 1
.names $true cmd[19][5]
1 1
.names $false cmd[19][6]
1 1
.names $false cmd[19][7]
1 1
.names $true cmd[1][0]
1 1
.names $false cmd[1][1]
1 1
.names $false cmd[1][2]
1 1
.names $false cmd[1][3]
1 1
.names $true cmd[1][4]
1 1
.names $true cmd[1][5]
1 1
.names $false cmd[1][6]
1 1
.names $true cmd[1][7]
1 1
.names $false cmd[20][0]
1 1
.names $false cmd[20][1]
1 1
.names $true cmd[20][2]
1 1
.names $true cmd[20][3]
1 1
.names $false cmd[20][4]
1 1
.names $true cmd[20][5]
1 1
.names $false cmd[20][6]
1 1
.names $false cmd[20][7]
1 1
.names $false cmd[21][0]
1 1
.names $false cmd[21][1]
1 1
.names $false cmd[21][2]
1 1
.names $false cmd[21][3]
1 1
.names $false cmd[21][4]
1 1
.names $false cmd[21][5]
1 1
.names $false cmd[21][6]
1 1
.names $false cmd[21][7]
1 1
.names $false cmd[2][0]
1 1
.names $true cmd[2][1]
1 1
.names $false cmd[2][2]
1 1
.names $false cmd[2][3]
1 1
.names $true cmd[2][4]
1 1
.names $true cmd[2][5]
1 1
.names $false cmd[2][6]
1 1
.names $true cmd[2][7]
1 1
.names $true cmd[3][0]
1 1
.names $true cmd[3][1]
1 1
.names $false cmd[3][2]
1 1
.names $false cmd[3][3]
1 1
.names $true cmd[3][4]
1 1
.names $true cmd[3][5]
1 1
.names $false cmd[3][6]
1 1
.names $true cmd[3][7]
1 1
.names $false cmd[4][0]
1 1
.names $false cmd[4][1]
1 1
.names $true cmd[4][2]
1 1
.names $false cmd[4][3]
1 1
.names $true cmd[4][4]
1 1
.names $true cmd[4][5]
1 1
.names $false cmd[4][6]
1 1
.names $true cmd[4][7]
1 1
.names $false cmd[5][0]
1 1
.names $false cmd[5][1]
1 1
.names $false cmd[5][2]
1 1
.names $false cmd[5][3]
1 1
.names $false cmd[5][4]
1 1
.names $false cmd[5][5]
1 1
.names $true cmd[5][6]
1 1
.names $true cmd[5][7]
1 1
.names $true cmd[6][0]
1 1
.names $false cmd[6][1]
1 1
.names $false cmd[6][2]
1 1
.names $false cmd[6][3]
1 1
.names $false cmd[6][4]
1 1
.names $false cmd[6][5]
1 1
.names $true cmd[6][6]
1 1
.names $true cmd[6][7]
1 1
.names $false cmd[7][0]
1 1
.names $true cmd[7][1]
1 1
.names $false cmd[7][2]
1 1
.names $false cmd[7][3]
1 1
.names $false cmd[7][4]
1 1
.names $false cmd[7][5]
1 1
.names $true cmd[7][6]
1 1
.names $true cmd[7][7]
1 1
.names $true cmd[8][0]
1 1
.names $true cmd[8][1]
1 1
.names $false cmd[8][2]
1 1
.names $false cmd[8][3]
1 1
.names $false cmd[8][4]
1 1
.names $false cmd[8][5]
1 1
.names $true cmd[8][6]
1 1
.names $true cmd[8][7]
1 1
.names $false cmd[9][0]
1 1
.names $false cmd[9][1]
1 1
.names $true cmd[9][2]
1 1
.names $false cmd[9][3]
1 1
.names $false cmd[9][4]
1 1
.names $false cmd[9][5]
1 1
.names $true cmd[9][6]
1 1
.names $true cmd[9][7]
1 1
.names $true params[0][0]
1 1
.names $false params[0][1]
1 1
.names $true params[0][2]
1 1
.names $false params[0][3]
1 1
.names $false params[0][4]
1 1
.names $false params[0][5]
1 1
.names $false params[0][6]
1 1
.names $false params[0][7]
1 1
.names $false params[10][0]
1 1
.names $false params[10][1]
1 1
.names $true params[10][2]
1 1
.names $true params[10][3]
1 1
.names $true params[10][4]
1 1
.names $true params[10][5]
1 1
.names $false params[10][6]
1 1
.names $false params[10][7]
1 1
.names $false params[11][0]
1 1
.names $false params[11][1]
1 1
.names $true params[11][2]
1 1
.names $true params[11][3]
1 1
.names $true params[11][4]
1 1
.names $true params[11][5]
1 1
.names $false params[11][6]
1 1
.names $false params[11][7]
1 1
.names $true params[12][0]
1 1
.names $true params[12][1]
1 1
.names $false params[12][2]
1 1
.names $false params[12][3]
1 1
.names $false params[12][4]
1 1
.names $false params[12][5]
1 1
.names $false params[12][6]
1 1
.names $false params[12][7]
1 1
.names $true params[13][0]
1 1
.names $true params[13][1]
1 1
.names $false params[13][2]
1 1
.names $true params[13][3]
1 1
.names $false params[13][4]
1 1
.names $true params[13][5]
1 1
.names $false params[13][6]
1 1
.names $true params[13][7]
1 1
.names $true params[14][0]
1 1
.names $true params[14][1]
1 1
.names $false params[14][2]
1 1
.names $true params[14][3]
1 1
.names $false params[14][4]
1 1
.names $false params[14][5]
1 1
.names $false params[14][6]
1 1
.names $false params[14][7]
1 1
.names $false params[15][0]
1 1
.names $false params[15][1]
1 1
.names $true params[15][2]
1 1
.names $false params[15][3]
1 1
.names $false params[15][4]
1 1
.names $false params[15][5]
1 1
.names $false params[15][6]
1 1
.names $false params[15][7]
1 1
.names $true params[16][0]
1 1
.names $false params[16][1]
1 1
.names $true params[16][2]
1 1
.names $false params[16][3]
1 1
.names $false params[16][4]
1 1
.names $false params[16][5]
1 1
.names $true params[16][6]
1 1
.names $true params[16][7]
1 1
.names $true params[17][0]
1 1
.names $false params[17][1]
1 1
.names $true params[17][2]
1 1
.names $true params[17][3]
1 1
.names $false params[17][4]
1 1
.names $false params[17][5]
1 1
.names $false params[17][6]
1 1
.names $false params[17][7]
1 1
.names $false params[18][0]
1 1
.names $false params[18][1]
1 1
.names $false params[18][2]
1 1
.names $false params[18][3]
1 1
.names $false params[18][4]
1 1
.names $false params[18][5]
1 1
.names $false params[18][6]
1 1
.names $false params[18][7]
1 1
.names $true params[19][0]
1 1
.names $false params[19][1]
1 1
.names $true params[19][2]
1 1
.names $true params[19][3]
1 1
.names $false params[19][4]
1 1
.names $false params[19][5]
1 1
.names $false params[19][6]
1 1
.names $true params[19][7]
1 1
.names $false params[1][0]
1 1
.names $false params[1][1]
1 1
.names $true params[1][2]
1 1
.names $true params[1][3]
1 1
.names $true params[1][4]
1 1
.names $true params[1][5]
1 1
.names $false params[1][6]
1 1
.names $false params[1][7]
1 1
.names $false params[20][0]
1 1
.names $true params[20][1]
1 1
.names $false params[20][2]
1 1
.names $true params[20][3]
1 1
.names $false params[20][4]
1 1
.names $true params[20][5]
1 1
.names $true params[20][6]
1 1
.names $false params[20][7]
1 1
.names $true params[21][0]
1 1
.names $false params[21][1]
1 1
.names $true params[21][2]
1 1
.names $true params[21][3]
1 1
.names $false params[21][4]
1 1
.names $false params[21][5]
1 1
.names $false params[21][6]
1 1
.names $true params[21][7]
1 1
.names $false params[22][0]
1 1
.names $true params[22][1]
1 1
.names $true params[22][2]
1 1
.names $true params[22][3]
1 1
.names $false params[22][4]
1 1
.names $true params[22][5]
1 1
.names $true params[22][6]
1 1
.names $true params[22][7]
1 1
.names $true params[23][0]
1 1
.names $true params[23][1]
1 1
.names $true params[23][2]
1 1
.names $true params[23][3]
1 1
.names $false params[23][4]
1 1
.names $false params[23][5]
1 1
.names $false params[23][6]
1 1
.names $false params[23][7]
1 1
.names $true params[24][0]
1 1
.names $true params[24][1]
1 1
.names $true params[24][2]
1 1
.names $false params[24][3]
1 1
.names $false params[24][4]
1 1
.names $false params[24][5]
1 1
.names $false params[24][6]
1 1
.names $false params[24][7]
1 1
.names $false params[25][0]
1 1
.names $true params[25][1]
1 1
.names $true params[25][2]
1 1
.names $true params[25][3]
1 1
.names $false params[25][4]
1 1
.names $false params[25][5]
1 1
.names $false params[25][6]
1 1
.names $false params[25][7]
1 1
.names $false params[26][0]
1 1
.names $false params[26][1]
1 1
.names $false params[26][2]
1 1
.names $true params[26][3]
1 1
.names $false params[26][4]
1 1
.names $false params[26][5]
1 1
.names $false params[26][6]
1 1
.names $false params[26][7]
1 1
.names $true params[27][0]
1 1
.names $true params[27][1]
1 1
.names $true params[27][2]
1 1
.names $false params[27][3]
1 1
.names $false params[27][4]
1 1
.names $false params[27][5]
1 1
.names $false params[27][6]
1 1
.names $false params[27][7]
1 1
.names $false params[28][0]
1 1
.names $false params[28][1]
1 1
.names $false params[28][2]
1 1
.names $false params[28][3]
1 1
.names $true params[28][4]
1 1
.names $false params[28][5]
1 1
.names $false params[28][6]
1 1
.names $false params[28][7]
1 1
.names $true params[29][0]
1 1
.names $true params[29][1]
1 1
.names $true params[29][2]
1 1
.names $false params[29][3]
1 1
.names $false params[29][4]
1 1
.names $false params[29][5]
1 1
.names $false params[29][6]
1 1
.names $false params[29][7]
1 1
.names $false params[2][0]
1 1
.names $false params[2][1]
1 1
.names $true params[2][2]
1 1
.names $true params[2][3]
1 1
.names $true params[2][4]
1 1
.names $true params[2][5]
1 1
.names $false params[2][6]
1 1
.names $false params[2][7]
1 1
.names $false params[30][0]
1 1
.names $true params[30][1]
1 1
.names $false params[30][2]
1 1
.names $false params[30][3]
1 1
.names $false params[30][4]
1 1
.names $false params[30][5]
1 1
.names $false params[30][6]
1 1
.names $false params[30][7]
1 1
.names $true params[31][0]
1 1
.names $true params[31][1]
1 1
.names $true params[31][2]
1 1
.names $false params[31][3]
1 1
.names $false params[31][4]
1 1
.names $false params[31][5]
1 1
.names $false params[31][6]
1 1
.names $false params[31][7]
1 1
.names $true params[32][0]
1 1
.names $false params[32][1]
1 1
.names $false params[32][2]
1 1
.names $true params[32][3]
1 1
.names $false params[32][4]
1 1
.names $false params[32][5]
1 1
.names $false params[32][6]
1 1
.names $false params[32][7]
1 1
.names $true params[33][0]
1 1
.names $true params[33][1]
1 1
.names $true params[33][2]
1 1
.names $true params[33][3]
1 1
.names $false params[33][4]
1 1
.names $false params[33][5]
1 1
.names $false params[33][6]
1 1
.names $false params[33][7]
1 1
.names $true params[34][0]
1 1
.names $false params[34][1]
1 1
.names $true params[34][2]
1 1
.names $false params[34][3]
1 1
.names $false params[34][4]
1 1
.names $true params[34][5]
1 1
.names $false params[34][6]
1 1
.names $false params[34][7]
1 1
.names $false params[35][0]
1 1
.names $true params[35][1]
1 1
.names $true params[35][2]
1 1
.names $false params[35][3]
1 1
.names $true params[35][4]
1 1
.names $true params[35][5]
1 1
.names $false params[35][6]
1 1
.names $false params[35][7]
1 1
.names $false params[36][0]
1 1
.names $false params[36][1]
1 1
.names $false params[36][2]
1 1
.names $false params[36][3]
1 1
.names $false params[36][4]
1 1
.names $false params[36][5]
1 1
.names $false params[36][6]
1 1
.names $false params[36][7]
1 1
.names $false params[37][0]
1 1
.names $false params[37][1]
1 1
.names $false params[37][2]
1 1
.names $true params[37][3]
1 1
.names $false params[37][4]
1 1
.names $false params[37][5]
1 1
.names $false params[37][6]
1 1
.names $false params[37][7]
1 1
.names $false params[38][0]
1 1
.names $false params[38][1]
1 1
.names $true params[38][2]
1 1
.names $false params[38][3]
1 1
.names $false params[38][4]
1 1
.names $false params[38][5]
1 1
.names $false params[38][6]
1 1
.names $false params[38][7]
1 1
.names $false params[39][0]
1 1
.names $false params[39][1]
1 1
.names $false params[39][2]
1 1
.names $false params[39][3]
1 1
.names $true params[39][4]
1 1
.names $false params[39][5]
1 1
.names $false params[39][6]
1 1
.names $false params[39][7]
1 1
.names $true params[3][0]
1 1
.names $false params[3][1]
1 1
.names $true params[3][2]
1 1
.names $false params[3][3]
1 1
.names $false params[3][4]
1 1
.names $false params[3][5]
1 1
.names $false params[3][6]
1 1
.names $false params[3][7]
1 1
.names $false params[40][0]
1 1
.names $true params[40][1]
1 1
.names $false params[40][2]
1 1
.names $true params[40][3]
1 1
.names $false params[40][4]
1 1
.names $false params[40][5]
1 1
.names $false params[40][6]
1 1
.names $false params[40][7]
1 1
.names $true params[41][0]
1 1
.names $false params[41][1]
1 1
.names $true params[41][2]
1 1
.names $true params[41][3]
1 1
.names $false params[41][4]
1 1
.names $false params[41][5]
1 1
.names $false params[41][6]
1 1
.names $false params[41][7]
1 1
.names $false params[42][0]
1 1
.names $false params[42][1]
1 1
.names $false params[42][2]
1 1
.names $true params[42][3]
1 1
.names $false params[42][4]
1 1
.names $false params[42][5]
1 1
.names $false params[42][6]
1 1
.names $false params[42][7]
1 1
.names $true params[43][0]
1 1
.names $true params[43][1]
1 1
.names $true params[43][2]
1 1
.names $false params[43][3]
1 1
.names $false params[43][4]
1 1
.names $false params[43][5]
1 1
.names $false params[43][6]
1 1
.names $false params[43][7]
1 1
.names $true params[44][0]
1 1
.names $true params[44][1]
1 1
.names $true params[44][2]
1 1
.names $true params[44][3]
1 1
.names $false params[44][4]
1 1
.names $false params[44][5]
1 1
.names $false params[44][6]
1 1
.names $false params[44][7]
1 1
.names $true params[45][0]
1 1
.names $true params[45][1]
1 1
.names $true params[45][2]
1 1
.names $false params[45][3]
1 1
.names $false params[45][4]
1 1
.names $false params[45][5]
1 1
.names $false params[45][6]
1 1
.names $false params[45][7]
1 1
.names $false params[46][0]
1 1
.names $true params[46][1]
1 1
.names $false params[46][2]
1 1
.names $false params[46][3]
1 1
.names $false params[46][4]
1 1
.names $false params[46][5]
1 1
.names $false params[46][6]
1 1
.names $false params[46][7]
1 1
.names $true params[47][0]
1 1
.names $true params[47][1]
1 1
.names $true params[47][2]
1 1
.names $false params[47][3]
1 1
.names $false params[47][4]
1 1
.names $false params[47][5]
1 1
.names $false params[47][6]
1 1
.names $false params[47][7]
1 1
.names $true params[48][0]
1 1
.names $false params[48][1]
1 1
.names $false params[48][2]
1 1
.names $true params[48][3]
1 1
.names $false params[48][4]
1 1
.names $false params[48][5]
1 1
.names $false params[48][6]
1 1
.names $false params[48][7]
1 1
.names $true params[49][0]
1 1
.names $true params[49][1]
1 1
.names $true params[49][2]
1 1
.names $true params[49][3]
1 1
.names $false params[49][4]
1 1
.names $false params[49][5]
1 1
.names $false params[49][6]
1 1
.names $false params[49][7]
1 1
.names $false params[4][0]
1 1
.names $false params[4][1]
1 1
.names $true params[4][2]
1 1
.names $true params[4][3]
1 1
.names $true params[4][4]
1 1
.names $true params[4][5]
1 1
.names $false params[4][6]
1 1
.names $false params[4][7]
1 1
.names $true params[50][0]
1 1
.names $false params[50][1]
1 1
.names $true params[50][2]
1 1
.names $false params[50][3]
1 1
.names $false params[50][4]
1 1
.names $true params[50][5]
1 1
.names $false params[50][6]
1 1
.names $false params[50][7]
1 1
.names $true params[51][0]
1 1
.names $false params[51][1]
1 1
.names $true params[51][2]
1 1
.names $false params[51][3]
1 1
.names $true params[51][4]
1 1
.names $true params[51][5]
1 1
.names $false params[51][6]
1 1
.names $false params[51][7]
1 1
.names $false params[52][0]
1 1
.names $false params[52][1]
1 1
.names $false params[52][2]
1 1
.names $false params[52][3]
1 1
.names $false params[52][4]
1 1
.names $false params[52][5]
1 1
.names $false params[52][6]
1 1
.names $false params[52][7]
1 1
.names $true params[53][0]
1 1
.names $false params[53][1]
1 1
.names $false params[53][2]
1 1
.names $true params[53][3]
1 1
.names $false params[53][4]
1 1
.names $false params[53][5]
1 1
.names $false params[53][6]
1 1
.names $false params[53][7]
1 1
.names $false params[54][0]
1 1
.names $false params[54][1]
1 1
.names $true params[54][2]
1 1
.names $false params[54][3]
1 1
.names $false params[54][4]
1 1
.names $false params[54][5]
1 1
.names $false params[54][6]
1 1
.names $false params[54][7]
1 1
.names $false params[55][0]
1 1
.names $false params[55][1]
1 1
.names $false params[55][2]
1 1
.names $false params[55][3]
1 1
.names $true params[55][4]
1 1
.names $false params[55][5]
1 1
.names $false params[55][6]
1 1
.names $false params[55][7]
1 1
.names $false params[56][0]
1 1
.names $false params[56][1]
1 1
.names $false params[56][2]
1 1
.names $false params[56][3]
1 1
.names $false params[56][4]
1 1
.names $false params[56][5]
1 1
.names $false params[56][6]
1 1
.names $true params[56][7]
1 1
.names $true params[57][0]
1 1
.names $false params[57][1]
1 1
.names $true params[57][2]
1 1
.names $false params[57][3]
1 1
.names $false params[57][4]
1 1
.names $false params[57][5]
1 1
.names $false params[57][6]
1 1
.names $false params[57][7]
1 1
.names $false params[58][0]
1 1
.names $false params[58][1]
1 1
.names $false params[58][2]
1 1
.names $true params[58][3]
1 1
.names $true params[58][4]
1 1
.names $true params[58][5]
1 1
.names $true params[58][6]
1 1
.names $false params[58][7]
1 1
.names $false params[59][0]
1 1
.names $false params[59][1]
1 1
.names $false params[59][2]
1 1
.names $false params[59][3]
1 1
.names $false params[59][4]
1 1
.names $false params[59][5]
1 1
.names $false params[59][6]
1 1
.names $false params[59][7]
1 1
.names $false params[5][0]
1 1
.names $false params[5][1]
1 1
.names $true params[5][2]
1 1
.names $true params[5][3]
1 1
.names $true params[5][4]
1 1
.names $true params[5][5]
1 1
.names $false params[5][6]
1 1
.names $false params[5][7]
1 1
.names $true params[60][0]
1 1
.names $false params[60][1]
1 1
.names $false params[60][2]
1 1
.names $false params[60][3]
1 1
.names $false params[60][4]
1 1
.names $false params[60][5]
1 1
.names $false params[60][6]
1 1
.names $false params[60][7]
1 1
.names $false params[61][0]
1 1
.names $false params[61][1]
1 1
.names $false params[61][2]
1 1
.names $false params[61][3]
1 1
.names $false params[61][4]
1 1
.names $false params[61][5]
1 1
.names $false params[61][6]
1 1
.names $false params[61][7]
1 1
.names $false params[62][0]
1 1
.names $false params[62][1]
1 1
.names $false params[62][2]
1 1
.names $false params[62][3]
1 1
.names $false params[62][4]
1 1
.names $true params[62][5]
1 1
.names $false params[62][6]
1 1
.names $true params[62][7]
1 1
.names $false params[63][0]
1 1
.names $false params[63][1]
1 1
.names $false params[63][2]
1 1
.names $false params[63][3]
1 1
.names $false params[63][4]
1 1
.names $false params[63][5]
1 1
.names $false params[63][6]
1 1
.names $false params[63][7]
1 1
.names $false params[64][0]
1 1
.names $true params[64][1]
1 1
.names $false params[64][2]
1 1
.names $true params[64][3]
1 1
.names $true params[64][4]
1 1
.names $false params[64][5]
1 1
.names $false params[64][6]
1 1
.names $false params[64][7]
1 1
.names $false params[65][0]
1 1
.names $false params[65][1]
1 1
.names $false params[65][2]
1 1
.names $false params[65][3]
1 1
.names $false params[65][4]
1 1
.names $false params[65][5]
1 1
.names $false params[65][6]
1 1
.names $false params[65][7]
1 1
.names $true params[66][0]
1 1
.names $false params[66][1]
1 1
.names $false params[66][2]
1 1
.names $true params[66][3]
1 1
.names $false params[66][4]
1 1
.names $true params[66][5]
1 1
.names $true params[66][6]
1 1
.names $false params[66][7]
1 1
.names $false params[67][0]
1 1
.names $false params[67][1]
1 1
.names $false params[67][2]
1 1
.names $false params[67][3]
1 1
.names $true params[67][4]
1 1
.names $true params[67][5]
1 1
.names $true params[67][6]
1 1
.names $true params[67][7]
1 1
.names $true params[6][0]
1 1
.names $false params[6][1]
1 1
.names $true params[6][2]
1 1
.names $false params[6][3]
1 1
.names $false params[6][4]
1 1
.names $false params[6][5]
1 1
.names $false params[6][6]
1 1
.names $false params[6][7]
1 1
.names $false params[7][0]
1 1
.names $false params[7][1]
1 1
.names $true params[7][2]
1 1
.names $true params[7][3]
1 1
.names $true params[7][4]
1 1
.names $true params[7][5]
1 1
.names $false params[7][6]
1 1
.names $false params[7][7]
1 1
.names $false params[8][0]
1 1
.names $false params[8][1]
1 1
.names $true params[8][2]
1 1
.names $true params[8][3]
1 1
.names $true params[8][4]
1 1
.names $true params[8][5]
1 1
.names $false params[8][6]
1 1
.names $false params[8][7]
1 1
.names $true params[9][0]
1 1
.names $false params[9][1]
1 1
.names $true params[9][2]
1 1
.names $false params[9][3]
1 1
.names $false params[9][4]
1 1
.names $false params[9][5]
1 1
.names $false params[9][6]
1 1
.names $false params[9][7]
1 1
.end
