<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Git\Pmod\Pmod_US_Speaker\sample\TangPrimer20K\UltraSonic1\impl\gwsynthesis\UltraSonic1.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\Git\Pmod\Pmod_US_Speaker\sample\TangPrimer20K\UltraSonic1\src\top.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>C:\Git\Pmod\Pmod_US_Speaker\sample\TangPrimer20K\UltraSonic1\src\top.sdc</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.8.11 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2A-LV18PG256C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2A-18</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Thu Dec 07 12:49:42 2023
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2023 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.95V 85C C8/I7</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.05V 0C C8/I7</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>404</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>274</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>8</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>clk</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>clk_ibuf/I </td>
</tr>
<tr>
<td>keypolling</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>timer_keypolling/overflow_s0/Q </td>
</tr>
<tr>
<td>lower_speaker</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>timer_instance/overflow_s0/Q </td>
</tr>
<tr>
<td>upper_speaker</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>timer_instance3/overflow_s0/Q </td>
</tr>
<tr>
<td>swpolling</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>timer_swpolling/overflow_s0/Q </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>100.000(MHz)</td>
<td>307.501(MHz)</td>
<td>6</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>keypolling</td>
<td>100.000(MHz)</td>
<td style="color: #FF0000;" class = "error">41.612(MHz)</td>
<td>26</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>lower_speaker</td>
<td>100.000(MHz)</td>
<td>575.225(MHz)</td>
<td>3</td>
<td>TOP</td>
</tr>
<tr>
<td>4</td>
<td>upper_speaker</td>
<td>100.000(MHz)</td>
<td>575.225(MHz)</td>
<td>3</td>
<td>TOP</td>
</tr>
<tr>
<td>5</td>
<td>swpolling</td>
<td>100.000(MHz)</td>
<td>454.209(MHz)</td>
<td>3</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>keypolling</td>
<td>Setup</td>
<td>-94.426</td>
<td>7</td>
</tr>
<tr>
<td>keypolling</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>lower_speaker</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>lower_speaker</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>upper_speaker</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>upper_speaker</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>swpolling</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>swpolling</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-14.052</td>
<td>key_value_4_s1/Q</td>
<td>nanaseg/segment_led_inst/segment_out_3_s1/D</td>
<td>swpolling:[R]</td>
<td>keypolling:[R]</td>
<td>10.000</td>
<td>-0.492</td>
<td>24.473</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-13.761</td>
<td>key_value_4_s1/Q</td>
<td>nanaseg/segment_led_inst/segment_out_0_s1/D</td>
<td>swpolling:[R]</td>
<td>keypolling:[R]</td>
<td>10.000</td>
<td>-0.492</td>
<td>24.183</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-13.738</td>
<td>key_value_4_s1/Q</td>
<td>nanaseg/segment_led_inst/segment_out_1_s1/D</td>
<td>swpolling:[R]</td>
<td>keypolling:[R]</td>
<td>10.000</td>
<td>-0.492</td>
<td>24.160</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-13.529</td>
<td>key_value_4_s1/Q</td>
<td>nanaseg/segment_led_inst/segment_out_4_s1/D</td>
<td>swpolling:[R]</td>
<td>keypolling:[R]</td>
<td>10.000</td>
<td>-0.492</td>
<td>23.951</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-13.357</td>
<td>key_value_4_s1/Q</td>
<td>nanaseg/segment_led_inst/segment_out_5_s1/D</td>
<td>swpolling:[R]</td>
<td>keypolling:[R]</td>
<td>10.000</td>
<td>-0.492</td>
<td>23.779</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-13.132</td>
<td>key_value_4_s1/Q</td>
<td>nanaseg/segment_led_inst/segment_out_6_s1/D</td>
<td>swpolling:[R]</td>
<td>keypolling:[R]</td>
<td>10.000</td>
<td>-0.492</td>
<td>23.553</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-12.999</td>
<td>key_value_4_s1/Q</td>
<td>nanaseg/segment_led_inst/segment_out_2_s1/D</td>
<td>swpolling:[R]</td>
<td>keypolling:[R]</td>
<td>10.000</td>
<td>-0.492</td>
<td>23.421</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-12.082</td>
<td>rotary_value_5_s1/Q</td>
<td>timer_instance/overflow_s0/D</td>
<td>keypolling:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.535</td>
<td>21.476</td>
</tr>
<tr>
<td>9</td>
<td>6.287</td>
<td>nanaseg/segment_led_inst/digit_selector_0_s1/Q</td>
<td>nanaseg/segment_led_inst/segment_out_1_s1/CE</td>
<td>keypolling:[R]</td>
<td>keypolling:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.678</td>
</tr>
<tr>
<td>10</td>
<td>6.287</td>
<td>nanaseg/segment_led_inst/digit_selector_0_s1/Q</td>
<td>nanaseg/segment_led_inst/segment_out_5_s1/CE</td>
<td>keypolling:[R]</td>
<td>keypolling:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.678</td>
</tr>
<tr>
<td>11</td>
<td>6.332</td>
<td>nanaseg/segment_led_inst/digit_selector_0_s1/Q</td>
<td>nanaseg/segment_led_inst/segment_out_0_s1/CE</td>
<td>keypolling:[R]</td>
<td>keypolling:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.633</td>
</tr>
<tr>
<td>12</td>
<td>6.332</td>
<td>nanaseg/segment_led_inst/digit_selector_0_s1/Q</td>
<td>nanaseg/segment_led_inst/segment_out_2_s1/CE</td>
<td>keypolling:[R]</td>
<td>keypolling:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.633</td>
</tr>
<tr>
<td>13</td>
<td>6.332</td>
<td>nanaseg/segment_led_inst/digit_selector_0_s1/Q</td>
<td>nanaseg/segment_led_inst/segment_out_4_s1/CE</td>
<td>keypolling:[R]</td>
<td>keypolling:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.633</td>
</tr>
<tr>
<td>14</td>
<td>6.332</td>
<td>nanaseg/segment_led_inst/digit_selector_0_s1/Q</td>
<td>nanaseg/segment_led_inst/segment_out_6_s1/CE</td>
<td>keypolling:[R]</td>
<td>keypolling:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.633</td>
</tr>
<tr>
<td>15</td>
<td>6.506</td>
<td>nanaseg/segment_led_inst/digit_selector_0_s1/Q</td>
<td>nanaseg/segment_led_inst/segment_out_3_s1/CE</td>
<td>keypolling:[R]</td>
<td>keypolling:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.459</td>
</tr>
<tr>
<td>16</td>
<td>6.526</td>
<td>rotary_value_0_s1/Q</td>
<td>rotary_value_15_s1/D</td>
<td>keypolling:[R]</td>
<td>keypolling:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.439</td>
</tr>
<tr>
<td>17</td>
<td>6.694</td>
<td>rotary_value_0_s1/Q</td>
<td>rotary_value_13_s1/D</td>
<td>keypolling:[R]</td>
<td>keypolling:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.271</td>
</tr>
<tr>
<td>18</td>
<td>6.702</td>
<td>rotary_value_0_s1/Q</td>
<td>rotary_value_14_s1/D</td>
<td>keypolling:[R]</td>
<td>keypolling:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.263</td>
</tr>
<tr>
<td>19</td>
<td>6.794</td>
<td>rotary_value_0_s1/Q</td>
<td>rotary_value_12_s1/D</td>
<td>keypolling:[R]</td>
<td>keypolling:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.171</td>
</tr>
<tr>
<td>20</td>
<td>6.808</td>
<td>rotary_value_0_s1/Q</td>
<td>rotary_value_11_s1/D</td>
<td>keypolling:[R]</td>
<td>keypolling:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.157</td>
</tr>
<tr>
<td>21</td>
<td>6.874</td>
<td>rotary_value_0_s1/Q</td>
<td>rotary_value_10_s1/D</td>
<td>keypolling:[R]</td>
<td>keypolling:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.091</td>
</tr>
<tr>
<td>22</td>
<td>6.913</td>
<td>antiChatter_rotary1_2_s0/Q</td>
<td>rotary_value_15_s1/CE</td>
<td>keypolling:[R]</td>
<td>keypolling:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.052</td>
</tr>
<tr>
<td>23</td>
<td>6.915</td>
<td>rotary_value_0_s1/Q</td>
<td>rotary_value_9_s1/D</td>
<td>keypolling:[R]</td>
<td>keypolling:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.050</td>
</tr>
<tr>
<td>24</td>
<td>7.045</td>
<td>antiChatter_rotary1_2_s0/Q</td>
<td>rotary_value_10_s1/CE</td>
<td>keypolling:[R]</td>
<td>keypolling:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>2.920</td>
</tr>
<tr>
<td>25</td>
<td>7.048</td>
<td>antiChatter_rotary1_2_s0/Q</td>
<td>rotary_value_0_s1/CE</td>
<td>keypolling:[R]</td>
<td>keypolling:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>2.917</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.425</td>
<td>timer_instance3/counter_0_s0/Q</td>
<td>timer_instance3/counter_0_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>2</td>
<td>0.425</td>
<td>timer_instance3/counter_2_s0/Q</td>
<td>timer_instance3/counter_2_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>3</td>
<td>0.425</td>
<td>timer_instance3/counter_6_s0/Q</td>
<td>timer_instance3/counter_6_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>4</td>
<td>0.425</td>
<td>timer_instance3/counter_8_s0/Q</td>
<td>timer_instance3/counter_8_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>5</td>
<td>0.425</td>
<td>timer_instance3/counter_12_s0/Q</td>
<td>timer_instance3/counter_12_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>6</td>
<td>0.425</td>
<td>timer_instance3/counter_14_s0/Q</td>
<td>timer_instance3/counter_14_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>7</td>
<td>0.425</td>
<td>timer_swpolling/counter_0_s0/Q</td>
<td>timer_swpolling/counter_0_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>8</td>
<td>0.425</td>
<td>timer_swpolling/counter_2_s0/Q</td>
<td>timer_swpolling/counter_2_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>9</td>
<td>0.425</td>
<td>timer_swpolling/counter_6_s0/Q</td>
<td>timer_swpolling/counter_6_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>10</td>
<td>0.425</td>
<td>timer_swpolling/counter_8_s0/Q</td>
<td>timer_swpolling/counter_8_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>11</td>
<td>0.425</td>
<td>timer_swpolling/counter_12_s0/Q</td>
<td>timer_swpolling/counter_12_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>12</td>
<td>0.425</td>
<td>timer_swpolling/counter_14_s0/Q</td>
<td>timer_swpolling/counter_14_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>13</td>
<td>0.425</td>
<td>timer_keypolling/counter_0_s0/Q</td>
<td>timer_keypolling/counter_0_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>14</td>
<td>0.425</td>
<td>timer_keypolling/counter_2_s0/Q</td>
<td>timer_keypolling/counter_2_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>15</td>
<td>0.425</td>
<td>timer_keypolling/counter_6_s0/Q</td>
<td>timer_keypolling/counter_6_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>16</td>
<td>0.425</td>
<td>timer_keypolling/counter_8_s0/Q</td>
<td>timer_keypolling/counter_8_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>17</td>
<td>0.425</td>
<td>timer_keypolling/counter_12_s0/Q</td>
<td>timer_keypolling/counter_12_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>18</td>
<td>0.425</td>
<td>timer_keypolling/counter_14_s0/Q</td>
<td>timer_keypolling/counter_14_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>19</td>
<td>0.425</td>
<td>timer_instance/counter_2_s0/Q</td>
<td>timer_instance/counter_2_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>20</td>
<td>0.425</td>
<td>timer_instance/counter_12_s0/Q</td>
<td>timer_instance/counter_12_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>21</td>
<td>0.425</td>
<td>timer_instance/counter_14_s0/Q</td>
<td>timer_instance/counter_14_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>22</td>
<td>0.427</td>
<td>timer_instance/counter_6_s0/Q</td>
<td>timer_instance/counter_6_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>23</td>
<td>0.427</td>
<td>timer_instance/counter_8_s0/Q</td>
<td>timer_instance/counter_8_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>24</td>
<td>0.427</td>
<td>antiChatter_slide_3_s2/Q</td>
<td>antiChatter_slide_3_s2/D</td>
<td>keypolling:[R]</td>
<td>keypolling:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>25</td>
<td>0.427</td>
<td>upper_counter_2_s1/Q</td>
<td>upper_counter_2_s1/D</td>
<td>upper_speaker:[R]</td>
<td>upper_speaker:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>3.288</td>
<td>4.288</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>keypolling</td>
<td>antiChatter_rotary1_3_s0</td>
</tr>
<tr>
<td>2</td>
<td>3.288</td>
<td>4.288</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>keypolling</td>
<td>antiChatter_rotary1_4_s5</td>
</tr>
<tr>
<td>3</td>
<td>3.288</td>
<td>4.288</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>keypolling</td>
<td>antiChatter_slide_3_s2</td>
</tr>
<tr>
<td>4</td>
<td>3.288</td>
<td>4.288</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>keypolling</td>
<td>nanaseg/segment_led_inst/digit_selector_0_s1</td>
</tr>
<tr>
<td>5</td>
<td>3.288</td>
<td>4.288</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>keypolling</td>
<td>nanaseg/segment_led_inst/segment_out_3_s1</td>
</tr>
<tr>
<td>6</td>
<td>3.288</td>
<td>4.288</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>keypolling</td>
<td>nanaseg/segment_led_inst/segment_out_1_s1</td>
</tr>
<tr>
<td>7</td>
<td>3.288</td>
<td>4.288</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>keypolling</td>
<td>nanaseg/segment_led_inst/segment_out_0_s1</td>
</tr>
<tr>
<td>8</td>
<td>3.288</td>
<td>4.288</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>keypolling</td>
<td>nanaseg/segment_led_inst/segment_out_2_s1</td>
</tr>
<tr>
<td>9</td>
<td>3.288</td>
<td>4.288</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>keypolling</td>
<td>nanaseg/segment_led_inst/segment_out_6_s1</td>
</tr>
<tr>
<td>10</td>
<td>3.288</td>
<td>4.288</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>keypolling</td>
<td>nanaseg/segment_led_inst/segment_out_5_s1</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-14.052</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.443</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.391</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_value_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>nanaseg/segment_led_inst/segment_out_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>swpolling:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>keypolling:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>swpolling</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>16</td>
<td>R27C24[0][A]</td>
<td>timer_swpolling/overflow_s0/Q</td>
</tr>
<tr>
<td>0.969</td>
<td>0.969</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C28[2][A]</td>
<td>key_value_4_s1/CLK</td>
</tr>
<tr>
<td>1.201</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R31C28[2][A]</td>
<td style=" font-weight:bold;">key_value_4_s1/Q</td>
</tr>
<tr>
<td>2.102</td>
<td>0.901</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C31[2][B]</td>
<td>n42_s/I0</td>
</tr>
<tr>
<td>2.672</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C31[2][B]</td>
<td style=" background: #97FFFF;">n42_s/COUT</td>
</tr>
<tr>
<td>2.672</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C32[0][A]</td>
<td>n41_s/CIN</td>
</tr>
<tr>
<td>2.707</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R31C32[0][A]</td>
<td style=" background: #97FFFF;">n41_s/COUT</td>
</tr>
<tr>
<td>2.707</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C32[0][B]</td>
<td>n40_s/CIN</td>
</tr>
<tr>
<td>2.742</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C32[0][B]</td>
<td style=" background: #97FFFF;">n40_s/COUT</td>
</tr>
<tr>
<td>2.742</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C32[1][A]</td>
<td>n39_s/CIN</td>
</tr>
<tr>
<td>2.778</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C32[1][A]</td>
<td style=" background: #97FFFF;">n39_s/COUT</td>
</tr>
<tr>
<td>2.778</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C32[1][B]</td>
<td>n38_s/CIN</td>
</tr>
<tr>
<td>2.813</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C32[1][B]</td>
<td style=" background: #97FFFF;">n38_s/COUT</td>
</tr>
<tr>
<td>2.813</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C32[2][A]</td>
<td>n37_s/CIN</td>
</tr>
<tr>
<td>2.848</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C32[2][A]</td>
<td style=" background: #97FFFF;">n37_s/COUT</td>
</tr>
<tr>
<td>2.848</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C32[2][B]</td>
<td>n36_s/CIN</td>
</tr>
<tr>
<td>2.883</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C32[2][B]</td>
<td style=" background: #97FFFF;">n36_s/COUT</td>
</tr>
<tr>
<td>2.883</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C33[0][A]</td>
<td>n35_s/CIN</td>
</tr>
<tr>
<td>2.918</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C33[0][A]</td>
<td style=" background: #97FFFF;">n35_s/COUT</td>
</tr>
<tr>
<td>2.918</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C33[0][B]</td>
<td>n34_s/CIN</td>
</tr>
<tr>
<td>2.954</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C33[0][B]</td>
<td style=" background: #97FFFF;">n34_s/COUT</td>
</tr>
<tr>
<td>2.954</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C33[1][A]</td>
<td>n33_s/CIN</td>
</tr>
<tr>
<td>2.989</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C33[1][A]</td>
<td style=" background: #97FFFF;">n33_s/COUT</td>
</tr>
<tr>
<td>2.989</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C33[1][B]</td>
<td>n32_s/CIN</td>
</tr>
<tr>
<td>3.024</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C33[1][B]</td>
<td style=" background: #97FFFF;">n32_s/COUT</td>
</tr>
<tr>
<td>3.024</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C33[2][A]</td>
<td>n31_s/CIN</td>
</tr>
<tr>
<td>3.059</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R31C33[2][A]</td>
<td style=" background: #97FFFF;">n31_s/COUT</td>
</tr>
<tr>
<td>4.110</td>
<td>1.051</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C34[2][B]</td>
<td>timer_instance/n38_s153/I3</td>
</tr>
<tr>
<td>4.665</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R30C34[2][B]</td>
<td style=" background: #97FFFF;">timer_instance/n38_s153/F</td>
</tr>
<tr>
<td>5.082</td>
<td>0.417</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C32[3][B]</td>
<td>timer_instance/n38_s139/I2</td>
</tr>
<tr>
<td>5.544</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R30C32[3][B]</td>
<td style=" background: #97FFFF;">timer_instance/n38_s139/F</td>
</tr>
<tr>
<td>5.720</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C33[0][B]</td>
<td>timer_instance/n38_s155/I2</td>
</tr>
<tr>
<td>6.275</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R30C33[0][B]</td>
<td style=" background: #97FFFF;">timer_instance/n38_s155/F</td>
</tr>
<tr>
<td>6.703</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C34[3][A]</td>
<td>timer_instance/n38_s160/I1</td>
</tr>
<tr>
<td>7.074</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R29C34[3][A]</td>
<td style=" background: #97FFFF;">timer_instance/n38_s160/F</td>
</tr>
<tr>
<td>7.661</td>
<td>0.587</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C33[3][B]</td>
<td>timer_instance/n38_s129/I2</td>
</tr>
<tr>
<td>8.178</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R27C33[3][B]</td>
<td style=" background: #97FFFF;">timer_instance/n38_s129/F</td>
</tr>
<tr>
<td>8.610</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C32[1][B]</td>
<td>timer_instance/n38_s133/I2</td>
</tr>
<tr>
<td>9.127</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R29C32[1][B]</td>
<td style=" background: #97FFFF;">timer_instance/n38_s133/F</td>
</tr>
<tr>
<td>9.378</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C32[1][A]</td>
<td>timer_instance/n38_s110/I0</td>
</tr>
<tr>
<td>9.933</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R27C32[1][A]</td>
<td style=" background: #97FFFF;">timer_instance/n38_s110/F</td>
</tr>
<tr>
<td>10.384</td>
<td>0.451</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C31[0][B]</td>
<td>timer_instance/n38_s96/I1</td>
</tr>
<tr>
<td>10.939</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R29C31[0][B]</td>
<td style=" background: #97FFFF;">timer_instance/n38_s96/F</td>
</tr>
<tr>
<td>11.191</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C31[2][B]</td>
<td>timer_instance/n38_s92/I2</td>
</tr>
<tr>
<td>11.708</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R27C31[2][B]</td>
<td style=" background: #97FFFF;">timer_instance/n38_s92/F</td>
</tr>
<tr>
<td>12.143</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C32[3][B]</td>
<td>timer_instance/n38_s82/I0</td>
</tr>
<tr>
<td>12.514</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R26C32[3][B]</td>
<td style=" background: #97FFFF;">timer_instance/n38_s82/F</td>
</tr>
<tr>
<td>12.948</td>
<td>0.434</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C31[0][B]</td>
<td>timer_instance/n38_s89/I1</td>
</tr>
<tr>
<td>13.503</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R25C31[0][B]</td>
<td style=" background: #97FFFF;">timer_instance/n38_s89/F</td>
</tr>
<tr>
<td>13.934</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C30[0][B]</td>
<td>timer_instance/n38_s79/I0</td>
</tr>
<tr>
<td>14.451</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C30[0][B]</td>
<td style=" background: #97FFFF;">timer_instance/n38_s79/F</td>
</tr>
<tr>
<td>14.873</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C31[2][A]</td>
<td>timer_instance/n38_s62/I3</td>
</tr>
<tr>
<td>15.244</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R25C31[2][A]</td>
<td style=" background: #97FFFF;">timer_instance/n38_s62/F</td>
</tr>
<tr>
<td>15.428</td>
<td>0.184</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C30[3][A]</td>
<td>timer_instance/n38_s42/I2</td>
</tr>
<tr>
<td>15.983</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R25C30[3][A]</td>
<td style=" background: #97FFFF;">timer_instance/n38_s42/F</td>
</tr>
<tr>
<td>16.410</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C29[1][A]</td>
<td>timer_instance/n38_s25/I0</td>
</tr>
<tr>
<td>16.927</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R24C29[1][A]</td>
<td style=" background: #97FFFF;">timer_instance/n38_s25/F</td>
</tr>
<tr>
<td>17.618</td>
<td>0.691</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C28[3][A]</td>
<td>timer_instance/n38_s58/I3</td>
</tr>
<tr>
<td>18.173</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C28[3][A]</td>
<td style=" background: #97FFFF;">timer_instance/n38_s58/F</td>
</tr>
<tr>
<td>18.570</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C27[3][A]</td>
<td>timer_instance/n38_s36/I2</td>
</tr>
<tr>
<td>19.140</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R27C27[3][A]</td>
<td style=" background: #97FFFF;">timer_instance/n38_s36/F</td>
</tr>
<tr>
<td>19.144</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C27[2][A]</td>
<td>timer_instance/n38_s17/I2</td>
</tr>
<tr>
<td>19.597</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R27C27[2][A]</td>
<td style=" background: #97FFFF;">timer_instance/n38_s17/F</td>
</tr>
<tr>
<td>20.016</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C25[0][B]</td>
<td>timer_instance/n38_s202/I0</td>
</tr>
<tr>
<td>20.571</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R27C25[0][B]</td>
<td style=" background: #97FFFF;">timer_instance/n38_s202/F</td>
</tr>
<tr>
<td>21.273</td>
<td>0.702</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C34[3][B]</td>
<td>nanaseg/segment_led_inst/n53_s7/I3</td>
</tr>
<tr>
<td>21.790</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C34[3][B]</td>
<td style=" background: #97FFFF;">nanaseg/segment_led_inst/n53_s7/F</td>
</tr>
<tr>
<td>22.187</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C34[3][B]</td>
<td>nanaseg/segment_led_inst/n53_s4/I2</td>
</tr>
<tr>
<td>22.704</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C34[3][B]</td>
<td style=" background: #97FFFF;">nanaseg/segment_led_inst/n53_s4/F</td>
</tr>
<tr>
<td>23.117</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C31[0][B]</td>
<td>nanaseg/segment_led_inst/n53_s1/I3</td>
</tr>
<tr>
<td>23.570</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C31[0][B]</td>
<td style=" background: #97FFFF;">nanaseg/segment_led_inst/n53_s1/F</td>
</tr>
<tr>
<td>25.443</td>
<td>1.872</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL7[A]</td>
<td style=" font-weight:bold;">nanaseg/segment_led_inst/segment_out_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>keypolling</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>R23C23[0][B]</td>
<td>timer_keypolling/overflow_s0/Q</td>
</tr>
<tr>
<td>11.461</td>
<td>1.461</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>nanaseg/segment_led_inst/segment_out_3_s1/CLK</td>
</tr>
<tr>
<td>11.426</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>nanaseg/segment_led_inst/segment_out_3_s1</td>
</tr>
<tr>
<td>11.391</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL7[A]</td>
<td>nanaseg/segment_led_inst/segment_out_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.492</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>26</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.969, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 12.067, 49.307%; route: 12.174, 49.745%; tC2Q: 0.232, 0.948%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.461, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-13.761</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.152</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.391</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_value_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>nanaseg/segment_led_inst/segment_out_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>swpolling:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>keypolling:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>swpolling</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>16</td>
<td>R27C24[0][A]</td>
<td>timer_swpolling/overflow_s0/Q</td>
</tr>
<tr>
<td>0.969</td>
<td>0.969</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C28[2][A]</td>
<td>key_value_4_s1/CLK</td>
</tr>
<tr>
<td>1.201</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R31C28[2][A]</td>
<td style=" font-weight:bold;">key_value_4_s1/Q</td>
</tr>
<tr>
<td>2.102</td>
<td>0.901</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C31[2][B]</td>
<td>n42_s/I0</td>
</tr>
<tr>
<td>2.672</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C31[2][B]</td>
<td style=" background: #97FFFF;">n42_s/COUT</td>
</tr>
<tr>
<td>2.672</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C32[0][A]</td>
<td>n41_s/CIN</td>
</tr>
<tr>
<td>2.707</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R31C32[0][A]</td>
<td style=" background: #97FFFF;">n41_s/COUT</td>
</tr>
<tr>
<td>2.707</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C32[0][B]</td>
<td>n40_s/CIN</td>
</tr>
<tr>
<td>2.742</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C32[0][B]</td>
<td style=" background: #97FFFF;">n40_s/COUT</td>
</tr>
<tr>
<td>2.742</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C32[1][A]</td>
<td>n39_s/CIN</td>
</tr>
<tr>
<td>2.778</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C32[1][A]</td>
<td style=" background: #97FFFF;">n39_s/COUT</td>
</tr>
<tr>
<td>2.778</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C32[1][B]</td>
<td>n38_s/CIN</td>
</tr>
<tr>
<td>2.813</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C32[1][B]</td>
<td style=" background: #97FFFF;">n38_s/COUT</td>
</tr>
<tr>
<td>2.813</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C32[2][A]</td>
<td>n37_s/CIN</td>
</tr>
<tr>
<td>2.848</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C32[2][A]</td>
<td style=" background: #97FFFF;">n37_s/COUT</td>
</tr>
<tr>
<td>2.848</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C32[2][B]</td>
<td>n36_s/CIN</td>
</tr>
<tr>
<td>2.883</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C32[2][B]</td>
<td style=" background: #97FFFF;">n36_s/COUT</td>
</tr>
<tr>
<td>2.883</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C33[0][A]</td>
<td>n35_s/CIN</td>
</tr>
<tr>
<td>2.918</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C33[0][A]</td>
<td style=" background: #97FFFF;">n35_s/COUT</td>
</tr>
<tr>
<td>2.918</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C33[0][B]</td>
<td>n34_s/CIN</td>
</tr>
<tr>
<td>2.954</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C33[0][B]</td>
<td style=" background: #97FFFF;">n34_s/COUT</td>
</tr>
<tr>
<td>2.954</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C33[1][A]</td>
<td>n33_s/CIN</td>
</tr>
<tr>
<td>2.989</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C33[1][A]</td>
<td style=" background: #97FFFF;">n33_s/COUT</td>
</tr>
<tr>
<td>2.989</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C33[1][B]</td>
<td>n32_s/CIN</td>
</tr>
<tr>
<td>3.024</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C33[1][B]</td>
<td style=" background: #97FFFF;">n32_s/COUT</td>
</tr>
<tr>
<td>3.024</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C33[2][A]</td>
<td>n31_s/CIN</td>
</tr>
<tr>
<td>3.059</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R31C33[2][A]</td>
<td style=" background: #97FFFF;">n31_s/COUT</td>
</tr>
<tr>
<td>4.110</td>
<td>1.051</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C34[2][B]</td>
<td>timer_instance/n38_s153/I3</td>
</tr>
<tr>
<td>4.665</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R30C34[2][B]</td>
<td style=" background: #97FFFF;">timer_instance/n38_s153/F</td>
</tr>
<tr>
<td>5.082</td>
<td>0.417</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C32[3][B]</td>
<td>timer_instance/n38_s139/I2</td>
</tr>
<tr>
<td>5.544</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R30C32[3][B]</td>
<td style=" background: #97FFFF;">timer_instance/n38_s139/F</td>
</tr>
<tr>
<td>5.720</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C33[0][B]</td>
<td>timer_instance/n38_s155/I2</td>
</tr>
<tr>
<td>6.275</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R30C33[0][B]</td>
<td style=" background: #97FFFF;">timer_instance/n38_s155/F</td>
</tr>
<tr>
<td>6.703</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C34[3][A]</td>
<td>timer_instance/n38_s160/I1</td>
</tr>
<tr>
<td>7.074</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R29C34[3][A]</td>
<td style=" background: #97FFFF;">timer_instance/n38_s160/F</td>
</tr>
<tr>
<td>7.661</td>
<td>0.587</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C33[3][B]</td>
<td>timer_instance/n38_s129/I2</td>
</tr>
<tr>
<td>8.178</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R27C33[3][B]</td>
<td style=" background: #97FFFF;">timer_instance/n38_s129/F</td>
</tr>
<tr>
<td>8.610</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C32[1][B]</td>
<td>timer_instance/n38_s133/I2</td>
</tr>
<tr>
<td>9.127</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R29C32[1][B]</td>
<td style=" background: #97FFFF;">timer_instance/n38_s133/F</td>
</tr>
<tr>
<td>9.378</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C32[1][A]</td>
<td>timer_instance/n38_s110/I0</td>
</tr>
<tr>
<td>9.933</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R27C32[1][A]</td>
<td style=" background: #97FFFF;">timer_instance/n38_s110/F</td>
</tr>
<tr>
<td>10.384</td>
<td>0.451</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C31[0][B]</td>
<td>timer_instance/n38_s96/I1</td>
</tr>
<tr>
<td>10.939</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R29C31[0][B]</td>
<td style=" background: #97FFFF;">timer_instance/n38_s96/F</td>
</tr>
<tr>
<td>11.191</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C31[2][B]</td>
<td>timer_instance/n38_s92/I2</td>
</tr>
<tr>
<td>11.708</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R27C31[2][B]</td>
<td style=" background: #97FFFF;">timer_instance/n38_s92/F</td>
</tr>
<tr>
<td>12.143</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C32[3][B]</td>
<td>timer_instance/n38_s82/I0</td>
</tr>
<tr>
<td>12.514</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R26C32[3][B]</td>
<td style=" background: #97FFFF;">timer_instance/n38_s82/F</td>
</tr>
<tr>
<td>12.948</td>
<td>0.434</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C31[0][B]</td>
<td>timer_instance/n38_s89/I1</td>
</tr>
<tr>
<td>13.503</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R25C31[0][B]</td>
<td style=" background: #97FFFF;">timer_instance/n38_s89/F</td>
</tr>
<tr>
<td>13.934</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C30[0][B]</td>
<td>timer_instance/n38_s79/I0</td>
</tr>
<tr>
<td>14.451</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C30[0][B]</td>
<td style=" background: #97FFFF;">timer_instance/n38_s79/F</td>
</tr>
<tr>
<td>14.873</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C31[2][A]</td>
<td>timer_instance/n38_s62/I3</td>
</tr>
<tr>
<td>15.244</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R25C31[2][A]</td>
<td style=" background: #97FFFF;">timer_instance/n38_s62/F</td>
</tr>
<tr>
<td>15.428</td>
<td>0.184</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C30[3][A]</td>
<td>timer_instance/n38_s42/I2</td>
</tr>
<tr>
<td>15.983</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R25C30[3][A]</td>
<td style=" background: #97FFFF;">timer_instance/n38_s42/F</td>
</tr>
<tr>
<td>16.410</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C29[1][A]</td>
<td>timer_instance/n38_s25/I0</td>
</tr>
<tr>
<td>16.927</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R24C29[1][A]</td>
<td style=" background: #97FFFF;">timer_instance/n38_s25/F</td>
</tr>
<tr>
<td>17.618</td>
<td>0.691</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C28[3][A]</td>
<td>timer_instance/n38_s58/I3</td>
</tr>
<tr>
<td>18.173</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C28[3][A]</td>
<td style=" background: #97FFFF;">timer_instance/n38_s58/F</td>
</tr>
<tr>
<td>18.570</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C27[3][A]</td>
<td>timer_instance/n38_s36/I2</td>
</tr>
<tr>
<td>19.140</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R27C27[3][A]</td>
<td style=" background: #97FFFF;">timer_instance/n38_s36/F</td>
</tr>
<tr>
<td>19.144</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C27[2][A]</td>
<td>timer_instance/n38_s17/I2</td>
</tr>
<tr>
<td>19.597</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R27C27[2][A]</td>
<td style=" background: #97FFFF;">timer_instance/n38_s17/F</td>
</tr>
<tr>
<td>20.016</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C25[3][B]</td>
<td>timer_instance/n38_s23/I0</td>
</tr>
<tr>
<td>20.387</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R27C25[3][B]</td>
<td style=" background: #97FFFF;">timer_instance/n38_s23/F</td>
</tr>
<tr>
<td>20.805</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C27[0][B]</td>
<td>nanaseg/segment_led_inst/n56_s5/I0</td>
</tr>
<tr>
<td>21.258</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C27[0][B]</td>
<td style=" background: #97FFFF;">nanaseg/segment_led_inst/n56_s5/F</td>
</tr>
<tr>
<td>22.185</td>
<td>0.927</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C32[0][A]</td>
<td>nanaseg/segment_led_inst/n56_s3/I1</td>
</tr>
<tr>
<td>22.734</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C32[0][A]</td>
<td style=" background: #97FFFF;">nanaseg/segment_led_inst/n56_s3/F</td>
</tr>
<tr>
<td>22.906</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C31[2][A]</td>
<td>nanaseg/segment_led_inst/n56_s1/I3</td>
</tr>
<tr>
<td>23.461</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C31[2][A]</td>
<td style=" background: #97FFFF;">nanaseg/segment_led_inst/n56_s1/F</td>
</tr>
<tr>
<td>25.152</td>
<td>1.691</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT44[B]</td>
<td style=" font-weight:bold;">nanaseg/segment_led_inst/segment_out_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>keypolling</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>R23C23[0][B]</td>
<td>timer_keypolling/overflow_s0/Q</td>
</tr>
<tr>
<td>11.461</td>
<td>1.461</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT44[B]</td>
<td>nanaseg/segment_led_inst/segment_out_0_s1/CLK</td>
</tr>
<tr>
<td>11.426</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>nanaseg/segment_led_inst/segment_out_0_s1</td>
</tr>
<tr>
<td>11.391</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT44[B]</td>
<td>nanaseg/segment_led_inst/segment_out_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.492</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>26</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.969, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.953, 49.428%; route: 11.998, 49.613%; tC2Q: 0.232, 0.959%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.461, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-13.738</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.129</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.391</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_value_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>nanaseg/segment_led_inst/segment_out_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>swpolling:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>keypolling:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>swpolling</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>16</td>
<td>R27C24[0][A]</td>
<td>timer_swpolling/overflow_s0/Q</td>
</tr>
<tr>
<td>0.969</td>
<td>0.969</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C28[2][A]</td>
<td>key_value_4_s1/CLK</td>
</tr>
<tr>
<td>1.201</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R31C28[2][A]</td>
<td style=" font-weight:bold;">key_value_4_s1/Q</td>
</tr>
<tr>
<td>2.102</td>
<td>0.901</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C31[2][B]</td>
<td>n42_s/I0</td>
</tr>
<tr>
<td>2.672</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C31[2][B]</td>
<td style=" background: #97FFFF;">n42_s/COUT</td>
</tr>
<tr>
<td>2.672</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C32[0][A]</td>
<td>n41_s/CIN</td>
</tr>
<tr>
<td>2.707</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R31C32[0][A]</td>
<td style=" background: #97FFFF;">n41_s/COUT</td>
</tr>
<tr>
<td>2.707</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C32[0][B]</td>
<td>n40_s/CIN</td>
</tr>
<tr>
<td>2.742</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C32[0][B]</td>
<td style=" background: #97FFFF;">n40_s/COUT</td>
</tr>
<tr>
<td>2.742</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C32[1][A]</td>
<td>n39_s/CIN</td>
</tr>
<tr>
<td>2.778</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C32[1][A]</td>
<td style=" background: #97FFFF;">n39_s/COUT</td>
</tr>
<tr>
<td>2.778</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C32[1][B]</td>
<td>n38_s/CIN</td>
</tr>
<tr>
<td>2.813</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C32[1][B]</td>
<td style=" background: #97FFFF;">n38_s/COUT</td>
</tr>
<tr>
<td>2.813</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C32[2][A]</td>
<td>n37_s/CIN</td>
</tr>
<tr>
<td>2.848</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C32[2][A]</td>
<td style=" background: #97FFFF;">n37_s/COUT</td>
</tr>
<tr>
<td>2.848</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C32[2][B]</td>
<td>n36_s/CIN</td>
</tr>
<tr>
<td>2.883</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C32[2][B]</td>
<td style=" background: #97FFFF;">n36_s/COUT</td>
</tr>
<tr>
<td>2.883</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C33[0][A]</td>
<td>n35_s/CIN</td>
</tr>
<tr>
<td>2.918</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C33[0][A]</td>
<td style=" background: #97FFFF;">n35_s/COUT</td>
</tr>
<tr>
<td>2.918</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C33[0][B]</td>
<td>n34_s/CIN</td>
</tr>
<tr>
<td>2.954</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C33[0][B]</td>
<td style=" background: #97FFFF;">n34_s/COUT</td>
</tr>
<tr>
<td>2.954</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C33[1][A]</td>
<td>n33_s/CIN</td>
</tr>
<tr>
<td>2.989</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C33[1][A]</td>
<td style=" background: #97FFFF;">n33_s/COUT</td>
</tr>
<tr>
<td>2.989</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C33[1][B]</td>
<td>n32_s/CIN</td>
</tr>
<tr>
<td>3.024</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C33[1][B]</td>
<td style=" background: #97FFFF;">n32_s/COUT</td>
</tr>
<tr>
<td>3.024</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C33[2][A]</td>
<td>n31_s/CIN</td>
</tr>
<tr>
<td>3.059</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R31C33[2][A]</td>
<td style=" background: #97FFFF;">n31_s/COUT</td>
</tr>
<tr>
<td>4.110</td>
<td>1.051</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C34[2][B]</td>
<td>timer_instance/n38_s153/I3</td>
</tr>
<tr>
<td>4.665</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R30C34[2][B]</td>
<td style=" background: #97FFFF;">timer_instance/n38_s153/F</td>
</tr>
<tr>
<td>5.082</td>
<td>0.417</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C32[3][B]</td>
<td>timer_instance/n38_s139/I2</td>
</tr>
<tr>
<td>5.544</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R30C32[3][B]</td>
<td style=" background: #97FFFF;">timer_instance/n38_s139/F</td>
</tr>
<tr>
<td>5.720</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C33[0][B]</td>
<td>timer_instance/n38_s155/I2</td>
</tr>
<tr>
<td>6.275</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R30C33[0][B]</td>
<td style=" background: #97FFFF;">timer_instance/n38_s155/F</td>
</tr>
<tr>
<td>6.703</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C34[3][A]</td>
<td>timer_instance/n38_s160/I1</td>
</tr>
<tr>
<td>7.074</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R29C34[3][A]</td>
<td style=" background: #97FFFF;">timer_instance/n38_s160/F</td>
</tr>
<tr>
<td>7.661</td>
<td>0.587</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C33[3][B]</td>
<td>timer_instance/n38_s129/I2</td>
</tr>
<tr>
<td>8.178</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R27C33[3][B]</td>
<td style=" background: #97FFFF;">timer_instance/n38_s129/F</td>
</tr>
<tr>
<td>8.610</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C32[1][B]</td>
<td>timer_instance/n38_s133/I2</td>
</tr>
<tr>
<td>9.127</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R29C32[1][B]</td>
<td style=" background: #97FFFF;">timer_instance/n38_s133/F</td>
</tr>
<tr>
<td>9.378</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C32[1][A]</td>
<td>timer_instance/n38_s110/I0</td>
</tr>
<tr>
<td>9.933</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R27C32[1][A]</td>
<td style=" background: #97FFFF;">timer_instance/n38_s110/F</td>
</tr>
<tr>
<td>10.384</td>
<td>0.451</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C31[0][B]</td>
<td>timer_instance/n38_s96/I1</td>
</tr>
<tr>
<td>10.939</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R29C31[0][B]</td>
<td style=" background: #97FFFF;">timer_instance/n38_s96/F</td>
</tr>
<tr>
<td>11.191</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C31[2][B]</td>
<td>timer_instance/n38_s92/I2</td>
</tr>
<tr>
<td>11.708</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R27C31[2][B]</td>
<td style=" background: #97FFFF;">timer_instance/n38_s92/F</td>
</tr>
<tr>
<td>12.143</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C32[3][B]</td>
<td>timer_instance/n38_s82/I0</td>
</tr>
<tr>
<td>12.514</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R26C32[3][B]</td>
<td style=" background: #97FFFF;">timer_instance/n38_s82/F</td>
</tr>
<tr>
<td>12.948</td>
<td>0.434</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C31[0][B]</td>
<td>timer_instance/n38_s89/I1</td>
</tr>
<tr>
<td>13.503</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R25C31[0][B]</td>
<td style=" background: #97FFFF;">timer_instance/n38_s89/F</td>
</tr>
<tr>
<td>13.934</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C30[0][B]</td>
<td>timer_instance/n38_s79/I0</td>
</tr>
<tr>
<td>14.451</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C30[0][B]</td>
<td style=" background: #97FFFF;">timer_instance/n38_s79/F</td>
</tr>
<tr>
<td>14.873</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C31[2][A]</td>
<td>timer_instance/n38_s62/I3</td>
</tr>
<tr>
<td>15.244</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R25C31[2][A]</td>
<td style=" background: #97FFFF;">timer_instance/n38_s62/F</td>
</tr>
<tr>
<td>15.428</td>
<td>0.184</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C30[3][A]</td>
<td>timer_instance/n38_s42/I2</td>
</tr>
<tr>
<td>15.983</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R25C30[3][A]</td>
<td style=" background: #97FFFF;">timer_instance/n38_s42/F</td>
</tr>
<tr>
<td>16.410</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C29[1][A]</td>
<td>timer_instance/n38_s25/I0</td>
</tr>
<tr>
<td>16.927</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R24C29[1][A]</td>
<td style=" background: #97FFFF;">timer_instance/n38_s25/F</td>
</tr>
<tr>
<td>17.618</td>
<td>0.691</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C28[3][A]</td>
<td>timer_instance/n38_s58/I3</td>
</tr>
<tr>
<td>18.173</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C28[3][A]</td>
<td style=" background: #97FFFF;">timer_instance/n38_s58/F</td>
</tr>
<tr>
<td>18.570</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C27[3][A]</td>
<td>timer_instance/n38_s36/I2</td>
</tr>
<tr>
<td>19.140</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R27C27[3][A]</td>
<td style=" background: #97FFFF;">timer_instance/n38_s36/F</td>
</tr>
<tr>
<td>19.144</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C27[2][A]</td>
<td>timer_instance/n38_s17/I2</td>
</tr>
<tr>
<td>19.597</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R27C27[2][A]</td>
<td style=" background: #97FFFF;">timer_instance/n38_s17/F</td>
</tr>
<tr>
<td>20.016</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C25[0][B]</td>
<td>timer_instance/n38_s202/I0</td>
</tr>
<tr>
<td>20.571</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R27C25[0][B]</td>
<td style=" background: #97FFFF;">timer_instance/n38_s202/F</td>
</tr>
<tr>
<td>21.011</td>
<td>0.440</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C25[0][A]</td>
<td>timer_instance/n38_s201/I1</td>
</tr>
<tr>
<td>21.566</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R24C25[0][A]</td>
<td style=" background: #97FFFF;">timer_instance/n38_s201/F</td>
</tr>
<tr>
<td>21.997</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C24[1][B]</td>
<td>nanaseg/segment_led_inst/n55_s4/I0</td>
</tr>
<tr>
<td>22.567</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C24[1][B]</td>
<td style=" background: #97FFFF;">nanaseg/segment_led_inst/n55_s4/F</td>
</tr>
<tr>
<td>22.740</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C25[1][A]</td>
<td>nanaseg/segment_led_inst/n55_s1/I3</td>
</tr>
<tr>
<td>23.257</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C25[1][A]</td>
<td style=" background: #97FFFF;">nanaseg/segment_led_inst/n55_s1/F</td>
</tr>
<tr>
<td>25.129</td>
<td>1.872</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL2[B]</td>
<td style=" font-weight:bold;">nanaseg/segment_led_inst/segment_out_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>keypolling</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>R23C23[0][B]</td>
<td>timer_keypolling/overflow_s0/Q</td>
</tr>
<tr>
<td>11.461</td>
<td>1.461</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL2[B]</td>
<td>nanaseg/segment_led_inst/segment_out_1_s1/CLK</td>
</tr>
<tr>
<td>11.426</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>nanaseg/segment_led_inst/segment_out_1_s1</td>
</tr>
<tr>
<td>11.391</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL2[B]</td>
<td>nanaseg/segment_led_inst/segment_out_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.492</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>26</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.969, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 12.222, 50.589%; route: 11.706, 48.451%; tC2Q: 0.232, 0.960%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.461, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-13.529</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.920</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.391</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_value_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>nanaseg/segment_led_inst/segment_out_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>swpolling:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>keypolling:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>swpolling</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>16</td>
<td>R27C24[0][A]</td>
<td>timer_swpolling/overflow_s0/Q</td>
</tr>
<tr>
<td>0.969</td>
<td>0.969</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C28[2][A]</td>
<td>key_value_4_s1/CLK</td>
</tr>
<tr>
<td>1.201</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R31C28[2][A]</td>
<td style=" font-weight:bold;">key_value_4_s1/Q</td>
</tr>
<tr>
<td>2.102</td>
<td>0.901</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C31[2][B]</td>
<td>n42_s/I0</td>
</tr>
<tr>
<td>2.672</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C31[2][B]</td>
<td style=" background: #97FFFF;">n42_s/COUT</td>
</tr>
<tr>
<td>2.672</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C32[0][A]</td>
<td>n41_s/CIN</td>
</tr>
<tr>
<td>2.707</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R31C32[0][A]</td>
<td style=" background: #97FFFF;">n41_s/COUT</td>
</tr>
<tr>
<td>2.707</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C32[0][B]</td>
<td>n40_s/CIN</td>
</tr>
<tr>
<td>2.742</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C32[0][B]</td>
<td style=" background: #97FFFF;">n40_s/COUT</td>
</tr>
<tr>
<td>2.742</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C32[1][A]</td>
<td>n39_s/CIN</td>
</tr>
<tr>
<td>2.778</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C32[1][A]</td>
<td style=" background: #97FFFF;">n39_s/COUT</td>
</tr>
<tr>
<td>2.778</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C32[1][B]</td>
<td>n38_s/CIN</td>
</tr>
<tr>
<td>2.813</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C32[1][B]</td>
<td style=" background: #97FFFF;">n38_s/COUT</td>
</tr>
<tr>
<td>2.813</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C32[2][A]</td>
<td>n37_s/CIN</td>
</tr>
<tr>
<td>2.848</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C32[2][A]</td>
<td style=" background: #97FFFF;">n37_s/COUT</td>
</tr>
<tr>
<td>2.848</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C32[2][B]</td>
<td>n36_s/CIN</td>
</tr>
<tr>
<td>2.883</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C32[2][B]</td>
<td style=" background: #97FFFF;">n36_s/COUT</td>
</tr>
<tr>
<td>2.883</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C33[0][A]</td>
<td>n35_s/CIN</td>
</tr>
<tr>
<td>2.918</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C33[0][A]</td>
<td style=" background: #97FFFF;">n35_s/COUT</td>
</tr>
<tr>
<td>2.918</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C33[0][B]</td>
<td>n34_s/CIN</td>
</tr>
<tr>
<td>2.954</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C33[0][B]</td>
<td style=" background: #97FFFF;">n34_s/COUT</td>
</tr>
<tr>
<td>2.954</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C33[1][A]</td>
<td>n33_s/CIN</td>
</tr>
<tr>
<td>2.989</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C33[1][A]</td>
<td style=" background: #97FFFF;">n33_s/COUT</td>
</tr>
<tr>
<td>2.989</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C33[1][B]</td>
<td>n32_s/CIN</td>
</tr>
<tr>
<td>3.024</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C33[1][B]</td>
<td style=" background: #97FFFF;">n32_s/COUT</td>
</tr>
<tr>
<td>3.024</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C33[2][A]</td>
<td>n31_s/CIN</td>
</tr>
<tr>
<td>3.059</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R31C33[2][A]</td>
<td style=" background: #97FFFF;">n31_s/COUT</td>
</tr>
<tr>
<td>4.110</td>
<td>1.051</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C34[2][B]</td>
<td>timer_instance/n38_s153/I3</td>
</tr>
<tr>
<td>4.665</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R30C34[2][B]</td>
<td style=" background: #97FFFF;">timer_instance/n38_s153/F</td>
</tr>
<tr>
<td>5.082</td>
<td>0.417</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C32[3][B]</td>
<td>timer_instance/n38_s139/I2</td>
</tr>
<tr>
<td>5.544</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R30C32[3][B]</td>
<td style=" background: #97FFFF;">timer_instance/n38_s139/F</td>
</tr>
<tr>
<td>5.720</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C33[0][B]</td>
<td>timer_instance/n38_s155/I2</td>
</tr>
<tr>
<td>6.275</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R30C33[0][B]</td>
<td style=" background: #97FFFF;">timer_instance/n38_s155/F</td>
</tr>
<tr>
<td>6.703</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C34[3][A]</td>
<td>timer_instance/n38_s160/I1</td>
</tr>
<tr>
<td>7.074</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R29C34[3][A]</td>
<td style=" background: #97FFFF;">timer_instance/n38_s160/F</td>
</tr>
<tr>
<td>7.661</td>
<td>0.587</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C33[3][B]</td>
<td>timer_instance/n38_s129/I2</td>
</tr>
<tr>
<td>8.178</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R27C33[3][B]</td>
<td style=" background: #97FFFF;">timer_instance/n38_s129/F</td>
</tr>
<tr>
<td>8.610</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C32[1][B]</td>
<td>timer_instance/n38_s133/I2</td>
</tr>
<tr>
<td>9.127</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R29C32[1][B]</td>
<td style=" background: #97FFFF;">timer_instance/n38_s133/F</td>
</tr>
<tr>
<td>9.378</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C32[1][A]</td>
<td>timer_instance/n38_s110/I0</td>
</tr>
<tr>
<td>9.933</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R27C32[1][A]</td>
<td style=" background: #97FFFF;">timer_instance/n38_s110/F</td>
</tr>
<tr>
<td>10.384</td>
<td>0.451</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C31[0][B]</td>
<td>timer_instance/n38_s96/I1</td>
</tr>
<tr>
<td>10.939</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R29C31[0][B]</td>
<td style=" background: #97FFFF;">timer_instance/n38_s96/F</td>
</tr>
<tr>
<td>11.191</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C31[2][B]</td>
<td>timer_instance/n38_s92/I2</td>
</tr>
<tr>
<td>11.708</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R27C31[2][B]</td>
<td style=" background: #97FFFF;">timer_instance/n38_s92/F</td>
</tr>
<tr>
<td>12.143</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C32[3][B]</td>
<td>timer_instance/n38_s82/I0</td>
</tr>
<tr>
<td>12.514</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R26C32[3][B]</td>
<td style=" background: #97FFFF;">timer_instance/n38_s82/F</td>
</tr>
<tr>
<td>12.948</td>
<td>0.434</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C31[0][B]</td>
<td>timer_instance/n38_s89/I1</td>
</tr>
<tr>
<td>13.503</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R25C31[0][B]</td>
<td style=" background: #97FFFF;">timer_instance/n38_s89/F</td>
</tr>
<tr>
<td>13.934</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C30[0][B]</td>
<td>timer_instance/n38_s79/I0</td>
</tr>
<tr>
<td>14.451</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C30[0][B]</td>
<td style=" background: #97FFFF;">timer_instance/n38_s79/F</td>
</tr>
<tr>
<td>14.873</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C31[2][A]</td>
<td>timer_instance/n38_s62/I3</td>
</tr>
<tr>
<td>15.244</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R25C31[2][A]</td>
<td style=" background: #97FFFF;">timer_instance/n38_s62/F</td>
</tr>
<tr>
<td>15.428</td>
<td>0.184</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C30[3][A]</td>
<td>timer_instance/n38_s42/I2</td>
</tr>
<tr>
<td>15.983</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R25C30[3][A]</td>
<td style=" background: #97FFFF;">timer_instance/n38_s42/F</td>
</tr>
<tr>
<td>16.410</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C29[1][A]</td>
<td>timer_instance/n38_s25/I0</td>
</tr>
<tr>
<td>16.927</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R24C29[1][A]</td>
<td style=" background: #97FFFF;">timer_instance/n38_s25/F</td>
</tr>
<tr>
<td>17.618</td>
<td>0.691</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C28[3][A]</td>
<td>timer_instance/n38_s58/I3</td>
</tr>
<tr>
<td>18.173</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C28[3][A]</td>
<td style=" background: #97FFFF;">timer_instance/n38_s58/F</td>
</tr>
<tr>
<td>18.570</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C27[3][A]</td>
<td>timer_instance/n38_s36/I2</td>
</tr>
<tr>
<td>19.140</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R27C27[3][A]</td>
<td style=" background: #97FFFF;">timer_instance/n38_s36/F</td>
</tr>
<tr>
<td>19.144</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C27[2][A]</td>
<td>timer_instance/n38_s17/I2</td>
</tr>
<tr>
<td>19.597</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R27C27[2][A]</td>
<td style=" background: #97FFFF;">timer_instance/n38_s17/F</td>
</tr>
<tr>
<td>20.016</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C25[3][B]</td>
<td>timer_instance/n38_s23/I0</td>
</tr>
<tr>
<td>20.387</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R27C25[3][B]</td>
<td style=" background: #97FFFF;">timer_instance/n38_s23/F</td>
</tr>
<tr>
<td>20.562</td>
<td>0.175</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C25[3][B]</td>
<td>timer_instance/n38_s204/I0</td>
</tr>
<tr>
<td>21.079</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R26C25[3][B]</td>
<td style=" background: #97FFFF;">timer_instance/n38_s204/F</td>
</tr>
<tr>
<td>21.785</td>
<td>0.706</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C29[3][B]</td>
<td>nanaseg/segment_led_inst/n52_s4/I1</td>
</tr>
<tr>
<td>22.302</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C29[3][B]</td>
<td style=" background: #97FFFF;">nanaseg/segment_led_inst/n52_s4/F</td>
</tr>
<tr>
<td>22.699</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C31[3][A]</td>
<td>nanaseg/segment_led_inst/n52_s1/I3</td>
</tr>
<tr>
<td>23.152</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C31[3][A]</td>
<td style=" background: #97FFFF;">nanaseg/segment_led_inst/n52_s1/F</td>
</tr>
<tr>
<td>24.920</td>
<td>1.768</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td style=" font-weight:bold;">nanaseg/segment_led_inst/segment_out_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>keypolling</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>R23C23[0][B]</td>
<td>timer_keypolling/overflow_s0/Q</td>
</tr>
<tr>
<td>11.461</td>
<td>1.461</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT44[A]</td>
<td>nanaseg/segment_led_inst/segment_out_4_s1/CLK</td>
</tr>
<tr>
<td>11.426</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>nanaseg/segment_led_inst/segment_out_4_s1</td>
</tr>
<tr>
<td>11.391</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT44[A]</td>
<td>nanaseg/segment_led_inst/segment_out_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.492</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>26</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.969, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.883, 49.615%; route: 11.835, 49.416%; tC2Q: 0.232, 0.969%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.461, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-13.357</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.748</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.391</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_value_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>nanaseg/segment_led_inst/segment_out_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>swpolling:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>keypolling:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>swpolling</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>16</td>
<td>R27C24[0][A]</td>
<td>timer_swpolling/overflow_s0/Q</td>
</tr>
<tr>
<td>0.969</td>
<td>0.969</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C28[2][A]</td>
<td>key_value_4_s1/CLK</td>
</tr>
<tr>
<td>1.201</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R31C28[2][A]</td>
<td style=" font-weight:bold;">key_value_4_s1/Q</td>
</tr>
<tr>
<td>2.102</td>
<td>0.901</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C31[2][B]</td>
<td>n42_s/I0</td>
</tr>
<tr>
<td>2.672</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C31[2][B]</td>
<td style=" background: #97FFFF;">n42_s/COUT</td>
</tr>
<tr>
<td>2.672</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C32[0][A]</td>
<td>n41_s/CIN</td>
</tr>
<tr>
<td>2.707</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R31C32[0][A]</td>
<td style=" background: #97FFFF;">n41_s/COUT</td>
</tr>
<tr>
<td>2.707</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C32[0][B]</td>
<td>n40_s/CIN</td>
</tr>
<tr>
<td>2.742</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C32[0][B]</td>
<td style=" background: #97FFFF;">n40_s/COUT</td>
</tr>
<tr>
<td>2.742</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C32[1][A]</td>
<td>n39_s/CIN</td>
</tr>
<tr>
<td>2.778</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C32[1][A]</td>
<td style=" background: #97FFFF;">n39_s/COUT</td>
</tr>
<tr>
<td>2.778</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C32[1][B]</td>
<td>n38_s/CIN</td>
</tr>
<tr>
<td>2.813</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C32[1][B]</td>
<td style=" background: #97FFFF;">n38_s/COUT</td>
</tr>
<tr>
<td>2.813</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C32[2][A]</td>
<td>n37_s/CIN</td>
</tr>
<tr>
<td>2.848</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C32[2][A]</td>
<td style=" background: #97FFFF;">n37_s/COUT</td>
</tr>
<tr>
<td>2.848</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C32[2][B]</td>
<td>n36_s/CIN</td>
</tr>
<tr>
<td>2.883</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C32[2][B]</td>
<td style=" background: #97FFFF;">n36_s/COUT</td>
</tr>
<tr>
<td>2.883</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C33[0][A]</td>
<td>n35_s/CIN</td>
</tr>
<tr>
<td>2.918</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C33[0][A]</td>
<td style=" background: #97FFFF;">n35_s/COUT</td>
</tr>
<tr>
<td>2.918</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C33[0][B]</td>
<td>n34_s/CIN</td>
</tr>
<tr>
<td>2.954</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C33[0][B]</td>
<td style=" background: #97FFFF;">n34_s/COUT</td>
</tr>
<tr>
<td>2.954</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C33[1][A]</td>
<td>n33_s/CIN</td>
</tr>
<tr>
<td>2.989</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C33[1][A]</td>
<td style=" background: #97FFFF;">n33_s/COUT</td>
</tr>
<tr>
<td>2.989</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C33[1][B]</td>
<td>n32_s/CIN</td>
</tr>
<tr>
<td>3.024</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C33[1][B]</td>
<td style=" background: #97FFFF;">n32_s/COUT</td>
</tr>
<tr>
<td>3.024</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C33[2][A]</td>
<td>n31_s/CIN</td>
</tr>
<tr>
<td>3.059</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R31C33[2][A]</td>
<td style=" background: #97FFFF;">n31_s/COUT</td>
</tr>
<tr>
<td>4.110</td>
<td>1.051</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C34[2][B]</td>
<td>timer_instance/n38_s153/I3</td>
</tr>
<tr>
<td>4.665</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R30C34[2][B]</td>
<td style=" background: #97FFFF;">timer_instance/n38_s153/F</td>
</tr>
<tr>
<td>5.082</td>
<td>0.417</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C32[3][B]</td>
<td>timer_instance/n38_s139/I2</td>
</tr>
<tr>
<td>5.544</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R30C32[3][B]</td>
<td style=" background: #97FFFF;">timer_instance/n38_s139/F</td>
</tr>
<tr>
<td>5.720</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C33[0][B]</td>
<td>timer_instance/n38_s155/I2</td>
</tr>
<tr>
<td>6.275</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R30C33[0][B]</td>
<td style=" background: #97FFFF;">timer_instance/n38_s155/F</td>
</tr>
<tr>
<td>6.703</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C34[3][A]</td>
<td>timer_instance/n38_s160/I1</td>
</tr>
<tr>
<td>7.074</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R29C34[3][A]</td>
<td style=" background: #97FFFF;">timer_instance/n38_s160/F</td>
</tr>
<tr>
<td>7.661</td>
<td>0.587</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C33[3][B]</td>
<td>timer_instance/n38_s129/I2</td>
</tr>
<tr>
<td>8.178</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R27C33[3][B]</td>
<td style=" background: #97FFFF;">timer_instance/n38_s129/F</td>
</tr>
<tr>
<td>8.610</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C32[1][B]</td>
<td>timer_instance/n38_s133/I2</td>
</tr>
<tr>
<td>9.127</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R29C32[1][B]</td>
<td style=" background: #97FFFF;">timer_instance/n38_s133/F</td>
</tr>
<tr>
<td>9.378</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C32[1][A]</td>
<td>timer_instance/n38_s110/I0</td>
</tr>
<tr>
<td>9.933</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R27C32[1][A]</td>
<td style=" background: #97FFFF;">timer_instance/n38_s110/F</td>
</tr>
<tr>
<td>10.384</td>
<td>0.451</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C31[0][B]</td>
<td>timer_instance/n38_s96/I1</td>
</tr>
<tr>
<td>10.939</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R29C31[0][B]</td>
<td style=" background: #97FFFF;">timer_instance/n38_s96/F</td>
</tr>
<tr>
<td>11.191</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C31[2][B]</td>
<td>timer_instance/n38_s92/I2</td>
</tr>
<tr>
<td>11.708</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R27C31[2][B]</td>
<td style=" background: #97FFFF;">timer_instance/n38_s92/F</td>
</tr>
<tr>
<td>12.143</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C32[3][B]</td>
<td>timer_instance/n38_s82/I0</td>
</tr>
<tr>
<td>12.514</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R26C32[3][B]</td>
<td style=" background: #97FFFF;">timer_instance/n38_s82/F</td>
</tr>
<tr>
<td>12.948</td>
<td>0.434</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C31[0][B]</td>
<td>timer_instance/n38_s89/I1</td>
</tr>
<tr>
<td>13.503</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R25C31[0][B]</td>
<td style=" background: #97FFFF;">timer_instance/n38_s89/F</td>
</tr>
<tr>
<td>13.934</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C30[0][B]</td>
<td>timer_instance/n38_s79/I0</td>
</tr>
<tr>
<td>14.451</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C30[0][B]</td>
<td style=" background: #97FFFF;">timer_instance/n38_s79/F</td>
</tr>
<tr>
<td>14.873</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C31[2][A]</td>
<td>timer_instance/n38_s62/I3</td>
</tr>
<tr>
<td>15.244</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R25C31[2][A]</td>
<td style=" background: #97FFFF;">timer_instance/n38_s62/F</td>
</tr>
<tr>
<td>15.428</td>
<td>0.184</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C30[3][A]</td>
<td>timer_instance/n38_s42/I2</td>
</tr>
<tr>
<td>15.983</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R25C30[3][A]</td>
<td style=" background: #97FFFF;">timer_instance/n38_s42/F</td>
</tr>
<tr>
<td>16.410</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C29[1][A]</td>
<td>timer_instance/n38_s25/I0</td>
</tr>
<tr>
<td>16.927</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R24C29[1][A]</td>
<td style=" background: #97FFFF;">timer_instance/n38_s25/F</td>
</tr>
<tr>
<td>17.618</td>
<td>0.691</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C28[3][A]</td>
<td>timer_instance/n38_s58/I3</td>
</tr>
<tr>
<td>18.173</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C28[3][A]</td>
<td style=" background: #97FFFF;">timer_instance/n38_s58/F</td>
</tr>
<tr>
<td>18.570</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C27[3][A]</td>
<td>timer_instance/n38_s36/I2</td>
</tr>
<tr>
<td>19.140</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R27C27[3][A]</td>
<td style=" background: #97FFFF;">timer_instance/n38_s36/F</td>
</tr>
<tr>
<td>19.144</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C27[2][A]</td>
<td>timer_instance/n38_s17/I2</td>
</tr>
<tr>
<td>19.597</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R27C27[2][A]</td>
<td style=" background: #97FFFF;">timer_instance/n38_s17/F</td>
</tr>
<tr>
<td>20.016</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C25[0][B]</td>
<td>timer_instance/n38_s202/I0</td>
</tr>
<tr>
<td>20.571</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R27C25[0][B]</td>
<td style=" background: #97FFFF;">timer_instance/n38_s202/F</td>
</tr>
<tr>
<td>20.986</td>
<td>0.415</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C25[0][B]</td>
<td>nanaseg/segment_led_inst/n51_s7/I2</td>
</tr>
<tr>
<td>21.535</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C25[0][B]</td>
<td style=" background: #97FFFF;">nanaseg/segment_led_inst/n51_s7/F</td>
</tr>
<tr>
<td>21.536</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C25[3][B]</td>
<td>nanaseg/segment_led_inst/n51_s5/I2</td>
</tr>
<tr>
<td>22.091</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C25[3][B]</td>
<td style=" background: #97FFFF;">nanaseg/segment_led_inst/n51_s5/F</td>
</tr>
<tr>
<td>22.504</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C26[3][B]</td>
<td>nanaseg/segment_led_inst/n51_s1/I3</td>
</tr>
<tr>
<td>22.875</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C26[3][B]</td>
<td style=" background: #97FFFF;">nanaseg/segment_led_inst/n51_s1/F</td>
</tr>
<tr>
<td>24.748</td>
<td>1.872</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL2[A]</td>
<td style=" font-weight:bold;">nanaseg/segment_led_inst/segment_out_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>keypolling</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>R23C23[0][B]</td>
<td>timer_keypolling/overflow_s0/Q</td>
</tr>
<tr>
<td>11.461</td>
<td>1.461</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL2[A]</td>
<td>nanaseg/segment_led_inst/segment_out_5_s1/CLK</td>
</tr>
<tr>
<td>11.426</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>nanaseg/segment_led_inst/segment_out_5_s1</td>
</tr>
<tr>
<td>11.391</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL2[A]</td>
<td>nanaseg/segment_led_inst/segment_out_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.492</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>26</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.969, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 12.055, 50.697%; route: 11.492, 48.327%; tC2Q: 0.232, 0.976%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.461, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-13.132</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.523</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.391</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_value_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>nanaseg/segment_led_inst/segment_out_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>swpolling:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>keypolling:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>swpolling</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>16</td>
<td>R27C24[0][A]</td>
<td>timer_swpolling/overflow_s0/Q</td>
</tr>
<tr>
<td>0.969</td>
<td>0.969</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C28[2][A]</td>
<td>key_value_4_s1/CLK</td>
</tr>
<tr>
<td>1.201</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R31C28[2][A]</td>
<td style=" font-weight:bold;">key_value_4_s1/Q</td>
</tr>
<tr>
<td>2.102</td>
<td>0.901</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C31[2][B]</td>
<td>n42_s/I0</td>
</tr>
<tr>
<td>2.672</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C31[2][B]</td>
<td style=" background: #97FFFF;">n42_s/COUT</td>
</tr>
<tr>
<td>2.672</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C32[0][A]</td>
<td>n41_s/CIN</td>
</tr>
<tr>
<td>2.707</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R31C32[0][A]</td>
<td style=" background: #97FFFF;">n41_s/COUT</td>
</tr>
<tr>
<td>2.707</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C32[0][B]</td>
<td>n40_s/CIN</td>
</tr>
<tr>
<td>2.742</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C32[0][B]</td>
<td style=" background: #97FFFF;">n40_s/COUT</td>
</tr>
<tr>
<td>2.742</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C32[1][A]</td>
<td>n39_s/CIN</td>
</tr>
<tr>
<td>2.778</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C32[1][A]</td>
<td style=" background: #97FFFF;">n39_s/COUT</td>
</tr>
<tr>
<td>2.778</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C32[1][B]</td>
<td>n38_s/CIN</td>
</tr>
<tr>
<td>2.813</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C32[1][B]</td>
<td style=" background: #97FFFF;">n38_s/COUT</td>
</tr>
<tr>
<td>2.813</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C32[2][A]</td>
<td>n37_s/CIN</td>
</tr>
<tr>
<td>2.848</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C32[2][A]</td>
<td style=" background: #97FFFF;">n37_s/COUT</td>
</tr>
<tr>
<td>2.848</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C32[2][B]</td>
<td>n36_s/CIN</td>
</tr>
<tr>
<td>2.883</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C32[2][B]</td>
<td style=" background: #97FFFF;">n36_s/COUT</td>
</tr>
<tr>
<td>2.883</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C33[0][A]</td>
<td>n35_s/CIN</td>
</tr>
<tr>
<td>2.918</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C33[0][A]</td>
<td style=" background: #97FFFF;">n35_s/COUT</td>
</tr>
<tr>
<td>2.918</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C33[0][B]</td>
<td>n34_s/CIN</td>
</tr>
<tr>
<td>2.954</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C33[0][B]</td>
<td style=" background: #97FFFF;">n34_s/COUT</td>
</tr>
<tr>
<td>2.954</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C33[1][A]</td>
<td>n33_s/CIN</td>
</tr>
<tr>
<td>2.989</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C33[1][A]</td>
<td style=" background: #97FFFF;">n33_s/COUT</td>
</tr>
<tr>
<td>2.989</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C33[1][B]</td>
<td>n32_s/CIN</td>
</tr>
<tr>
<td>3.024</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C33[1][B]</td>
<td style=" background: #97FFFF;">n32_s/COUT</td>
</tr>
<tr>
<td>3.024</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C33[2][A]</td>
<td>n31_s/CIN</td>
</tr>
<tr>
<td>3.059</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R31C33[2][A]</td>
<td style=" background: #97FFFF;">n31_s/COUT</td>
</tr>
<tr>
<td>4.110</td>
<td>1.051</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C34[2][B]</td>
<td>timer_instance/n38_s153/I3</td>
</tr>
<tr>
<td>4.665</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R30C34[2][B]</td>
<td style=" background: #97FFFF;">timer_instance/n38_s153/F</td>
</tr>
<tr>
<td>5.082</td>
<td>0.417</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C32[3][B]</td>
<td>timer_instance/n38_s139/I2</td>
</tr>
<tr>
<td>5.544</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R30C32[3][B]</td>
<td style=" background: #97FFFF;">timer_instance/n38_s139/F</td>
</tr>
<tr>
<td>5.720</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C33[0][B]</td>
<td>timer_instance/n38_s155/I2</td>
</tr>
<tr>
<td>6.275</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R30C33[0][B]</td>
<td style=" background: #97FFFF;">timer_instance/n38_s155/F</td>
</tr>
<tr>
<td>6.703</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C34[3][A]</td>
<td>timer_instance/n38_s160/I1</td>
</tr>
<tr>
<td>7.074</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R29C34[3][A]</td>
<td style=" background: #97FFFF;">timer_instance/n38_s160/F</td>
</tr>
<tr>
<td>7.661</td>
<td>0.587</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C33[3][B]</td>
<td>timer_instance/n38_s129/I2</td>
</tr>
<tr>
<td>8.178</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R27C33[3][B]</td>
<td style=" background: #97FFFF;">timer_instance/n38_s129/F</td>
</tr>
<tr>
<td>8.610</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C32[1][B]</td>
<td>timer_instance/n38_s133/I2</td>
</tr>
<tr>
<td>9.127</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R29C32[1][B]</td>
<td style=" background: #97FFFF;">timer_instance/n38_s133/F</td>
</tr>
<tr>
<td>9.378</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C32[1][A]</td>
<td>timer_instance/n38_s110/I0</td>
</tr>
<tr>
<td>9.933</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R27C32[1][A]</td>
<td style=" background: #97FFFF;">timer_instance/n38_s110/F</td>
</tr>
<tr>
<td>10.384</td>
<td>0.451</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C31[0][B]</td>
<td>timer_instance/n38_s96/I1</td>
</tr>
<tr>
<td>10.939</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R29C31[0][B]</td>
<td style=" background: #97FFFF;">timer_instance/n38_s96/F</td>
</tr>
<tr>
<td>11.191</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C31[2][B]</td>
<td>timer_instance/n38_s92/I2</td>
</tr>
<tr>
<td>11.708</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R27C31[2][B]</td>
<td style=" background: #97FFFF;">timer_instance/n38_s92/F</td>
</tr>
<tr>
<td>12.143</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C32[3][B]</td>
<td>timer_instance/n38_s82/I0</td>
</tr>
<tr>
<td>12.514</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R26C32[3][B]</td>
<td style=" background: #97FFFF;">timer_instance/n38_s82/F</td>
</tr>
<tr>
<td>12.948</td>
<td>0.434</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C31[0][B]</td>
<td>timer_instance/n38_s89/I1</td>
</tr>
<tr>
<td>13.503</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R25C31[0][B]</td>
<td style=" background: #97FFFF;">timer_instance/n38_s89/F</td>
</tr>
<tr>
<td>13.934</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C30[0][B]</td>
<td>timer_instance/n38_s79/I0</td>
</tr>
<tr>
<td>14.451</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C30[0][B]</td>
<td style=" background: #97FFFF;">timer_instance/n38_s79/F</td>
</tr>
<tr>
<td>14.873</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C31[2][A]</td>
<td>timer_instance/n38_s62/I3</td>
</tr>
<tr>
<td>15.244</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R25C31[2][A]</td>
<td style=" background: #97FFFF;">timer_instance/n38_s62/F</td>
</tr>
<tr>
<td>15.428</td>
<td>0.184</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C30[3][A]</td>
<td>timer_instance/n38_s42/I2</td>
</tr>
<tr>
<td>15.983</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R25C30[3][A]</td>
<td style=" background: #97FFFF;">timer_instance/n38_s42/F</td>
</tr>
<tr>
<td>16.410</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C29[1][A]</td>
<td>timer_instance/n38_s25/I0</td>
</tr>
<tr>
<td>16.927</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R24C29[1][A]</td>
<td style=" background: #97FFFF;">timer_instance/n38_s25/F</td>
</tr>
<tr>
<td>17.618</td>
<td>0.691</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C28[3][A]</td>
<td>timer_instance/n38_s58/I3</td>
</tr>
<tr>
<td>18.173</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C28[3][A]</td>
<td style=" background: #97FFFF;">timer_instance/n38_s58/F</td>
</tr>
<tr>
<td>18.570</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C27[3][A]</td>
<td>timer_instance/n38_s36/I2</td>
</tr>
<tr>
<td>19.140</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R27C27[3][A]</td>
<td style=" background: #97FFFF;">timer_instance/n38_s36/F</td>
</tr>
<tr>
<td>19.144</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C27[0][A]</td>
<td>nanaseg/segment_led_inst/n50_s7/I2</td>
</tr>
<tr>
<td>19.606</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R27C27[0][A]</td>
<td style=" background: #97FFFF;">nanaseg/segment_led_inst/n50_s7/F</td>
</tr>
<tr>
<td>19.782</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C26[3][A]</td>
<td>timer_instance/n38_s203/I3</td>
</tr>
<tr>
<td>20.235</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R27C26[3][A]</td>
<td style=" background: #97FFFF;">timer_instance/n38_s203/F</td>
</tr>
<tr>
<td>20.486</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C27[3][B]</td>
<td>timer_instance/n38_s5/I2</td>
</tr>
<tr>
<td>20.939</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R27C27[3][B]</td>
<td style=" background: #97FFFF;">timer_instance/n38_s5/F</td>
</tr>
<tr>
<td>21.620</td>
<td>0.681</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C26[1][A]</td>
<td>nanaseg/segment_led_inst/n50_s4/I2</td>
</tr>
<tr>
<td>21.991</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C26[1][A]</td>
<td style=" background: #97FFFF;">nanaseg/segment_led_inst/n50_s4/F</td>
</tr>
<tr>
<td>22.404</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C25[0][A]</td>
<td>nanaseg/segment_led_inst/n50_s1/I2</td>
</tr>
<tr>
<td>22.921</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C25[0][A]</td>
<td style=" background: #97FFFF;">nanaseg/segment_led_inst/n50_s1/F</td>
</tr>
<tr>
<td>24.523</td>
<td>1.602</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL8[A]</td>
<td style=" font-weight:bold;">nanaseg/segment_led_inst/segment_out_6_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>keypolling</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>R23C23[0][B]</td>
<td>timer_keypolling/overflow_s0/Q</td>
</tr>
<tr>
<td>11.461</td>
<td>1.461</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL8[A]</td>
<td>nanaseg/segment_led_inst/segment_out_6_s1/CLK</td>
</tr>
<tr>
<td>11.426</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>nanaseg/segment_led_inst/segment_out_6_s1</td>
</tr>
<tr>
<td>11.391</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL8[A]</td>
<td>nanaseg/segment_led_inst/segment_out_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.492</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>26</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.969, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.828, 50.219%; route: 11.493, 48.796%; tC2Q: 0.232, 0.985%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.461, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-12.999</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.390</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.391</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_value_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>nanaseg/segment_led_inst/segment_out_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>swpolling:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>keypolling:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>swpolling</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>16</td>
<td>R27C24[0][A]</td>
<td>timer_swpolling/overflow_s0/Q</td>
</tr>
<tr>
<td>0.969</td>
<td>0.969</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C28[2][A]</td>
<td>key_value_4_s1/CLK</td>
</tr>
<tr>
<td>1.201</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R31C28[2][A]</td>
<td style=" font-weight:bold;">key_value_4_s1/Q</td>
</tr>
<tr>
<td>2.102</td>
<td>0.901</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C31[2][B]</td>
<td>n42_s/I0</td>
</tr>
<tr>
<td>2.672</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C31[2][B]</td>
<td style=" background: #97FFFF;">n42_s/COUT</td>
</tr>
<tr>
<td>2.672</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C32[0][A]</td>
<td>n41_s/CIN</td>
</tr>
<tr>
<td>2.707</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R31C32[0][A]</td>
<td style=" background: #97FFFF;">n41_s/COUT</td>
</tr>
<tr>
<td>2.707</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C32[0][B]</td>
<td>n40_s/CIN</td>
</tr>
<tr>
<td>2.742</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C32[0][B]</td>
<td style=" background: #97FFFF;">n40_s/COUT</td>
</tr>
<tr>
<td>2.742</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C32[1][A]</td>
<td>n39_s/CIN</td>
</tr>
<tr>
<td>2.778</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C32[1][A]</td>
<td style=" background: #97FFFF;">n39_s/COUT</td>
</tr>
<tr>
<td>2.778</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C32[1][B]</td>
<td>n38_s/CIN</td>
</tr>
<tr>
<td>2.813</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C32[1][B]</td>
<td style=" background: #97FFFF;">n38_s/COUT</td>
</tr>
<tr>
<td>2.813</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C32[2][A]</td>
<td>n37_s/CIN</td>
</tr>
<tr>
<td>2.848</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C32[2][A]</td>
<td style=" background: #97FFFF;">n37_s/COUT</td>
</tr>
<tr>
<td>2.848</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C32[2][B]</td>
<td>n36_s/CIN</td>
</tr>
<tr>
<td>2.883</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C32[2][B]</td>
<td style=" background: #97FFFF;">n36_s/COUT</td>
</tr>
<tr>
<td>2.883</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C33[0][A]</td>
<td>n35_s/CIN</td>
</tr>
<tr>
<td>2.918</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C33[0][A]</td>
<td style=" background: #97FFFF;">n35_s/COUT</td>
</tr>
<tr>
<td>2.918</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C33[0][B]</td>
<td>n34_s/CIN</td>
</tr>
<tr>
<td>2.954</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C33[0][B]</td>
<td style=" background: #97FFFF;">n34_s/COUT</td>
</tr>
<tr>
<td>2.954</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C33[1][A]</td>
<td>n33_s/CIN</td>
</tr>
<tr>
<td>2.989</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C33[1][A]</td>
<td style=" background: #97FFFF;">n33_s/COUT</td>
</tr>
<tr>
<td>2.989</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C33[1][B]</td>
<td>n32_s/CIN</td>
</tr>
<tr>
<td>3.024</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C33[1][B]</td>
<td style=" background: #97FFFF;">n32_s/COUT</td>
</tr>
<tr>
<td>3.024</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C33[2][A]</td>
<td>n31_s/CIN</td>
</tr>
<tr>
<td>3.059</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R31C33[2][A]</td>
<td style=" background: #97FFFF;">n31_s/COUT</td>
</tr>
<tr>
<td>4.110</td>
<td>1.051</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C34[2][B]</td>
<td>timer_instance/n38_s153/I3</td>
</tr>
<tr>
<td>4.665</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R30C34[2][B]</td>
<td style=" background: #97FFFF;">timer_instance/n38_s153/F</td>
</tr>
<tr>
<td>5.082</td>
<td>0.417</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C32[3][B]</td>
<td>timer_instance/n38_s139/I2</td>
</tr>
<tr>
<td>5.544</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R30C32[3][B]</td>
<td style=" background: #97FFFF;">timer_instance/n38_s139/F</td>
</tr>
<tr>
<td>5.720</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C33[0][B]</td>
<td>timer_instance/n38_s155/I2</td>
</tr>
<tr>
<td>6.275</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R30C33[0][B]</td>
<td style=" background: #97FFFF;">timer_instance/n38_s155/F</td>
</tr>
<tr>
<td>6.703</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C34[3][A]</td>
<td>timer_instance/n38_s160/I1</td>
</tr>
<tr>
<td>7.074</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R29C34[3][A]</td>
<td style=" background: #97FFFF;">timer_instance/n38_s160/F</td>
</tr>
<tr>
<td>7.661</td>
<td>0.587</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C33[3][B]</td>
<td>timer_instance/n38_s129/I2</td>
</tr>
<tr>
<td>8.178</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R27C33[3][B]</td>
<td style=" background: #97FFFF;">timer_instance/n38_s129/F</td>
</tr>
<tr>
<td>8.610</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C32[1][B]</td>
<td>timer_instance/n38_s133/I2</td>
</tr>
<tr>
<td>9.127</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R29C32[1][B]</td>
<td style=" background: #97FFFF;">timer_instance/n38_s133/F</td>
</tr>
<tr>
<td>9.378</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C32[1][A]</td>
<td>timer_instance/n38_s110/I0</td>
</tr>
<tr>
<td>9.933</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R27C32[1][A]</td>
<td style=" background: #97FFFF;">timer_instance/n38_s110/F</td>
</tr>
<tr>
<td>10.384</td>
<td>0.451</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C31[0][B]</td>
<td>timer_instance/n38_s96/I1</td>
</tr>
<tr>
<td>10.939</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R29C31[0][B]</td>
<td style=" background: #97FFFF;">timer_instance/n38_s96/F</td>
</tr>
<tr>
<td>11.191</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C31[2][B]</td>
<td>timer_instance/n38_s92/I2</td>
</tr>
<tr>
<td>11.708</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R27C31[2][B]</td>
<td style=" background: #97FFFF;">timer_instance/n38_s92/F</td>
</tr>
<tr>
<td>12.143</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C32[3][B]</td>
<td>timer_instance/n38_s82/I0</td>
</tr>
<tr>
<td>12.514</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R26C32[3][B]</td>
<td style=" background: #97FFFF;">timer_instance/n38_s82/F</td>
</tr>
<tr>
<td>12.948</td>
<td>0.434</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C31[0][B]</td>
<td>timer_instance/n38_s89/I1</td>
</tr>
<tr>
<td>13.503</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R25C31[0][B]</td>
<td style=" background: #97FFFF;">timer_instance/n38_s89/F</td>
</tr>
<tr>
<td>13.934</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C30[0][B]</td>
<td>timer_instance/n38_s79/I0</td>
</tr>
<tr>
<td>14.451</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C30[0][B]</td>
<td style=" background: #97FFFF;">timer_instance/n38_s79/F</td>
</tr>
<tr>
<td>14.873</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C31[2][A]</td>
<td>timer_instance/n38_s62/I3</td>
</tr>
<tr>
<td>15.244</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R25C31[2][A]</td>
<td style=" background: #97FFFF;">timer_instance/n38_s62/F</td>
</tr>
<tr>
<td>15.428</td>
<td>0.184</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C30[3][A]</td>
<td>timer_instance/n38_s42/I2</td>
</tr>
<tr>
<td>15.983</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R25C30[3][A]</td>
<td style=" background: #97FFFF;">timer_instance/n38_s42/F</td>
</tr>
<tr>
<td>16.410</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C29[1][A]</td>
<td>timer_instance/n38_s25/I0</td>
</tr>
<tr>
<td>16.927</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R24C29[1][A]</td>
<td style=" background: #97FFFF;">timer_instance/n38_s25/F</td>
</tr>
<tr>
<td>17.618</td>
<td>0.691</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C28[3][A]</td>
<td>timer_instance/n38_s58/I3</td>
</tr>
<tr>
<td>18.173</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C28[3][A]</td>
<td style=" background: #97FFFF;">timer_instance/n38_s58/F</td>
</tr>
<tr>
<td>18.570</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C27[3][A]</td>
<td>timer_instance/n38_s36/I2</td>
</tr>
<tr>
<td>19.140</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R27C27[3][A]</td>
<td style=" background: #97FFFF;">timer_instance/n38_s36/F</td>
</tr>
<tr>
<td>19.144</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C27[2][A]</td>
<td>timer_instance/n38_s17/I2</td>
</tr>
<tr>
<td>19.597</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R27C27[2][A]</td>
<td style=" background: #97FFFF;">timer_instance/n38_s17/F</td>
</tr>
<tr>
<td>20.016</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C25[0][B]</td>
<td>timer_instance/n38_s202/I0</td>
</tr>
<tr>
<td>20.571</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R27C25[0][B]</td>
<td style=" background: #97FFFF;">timer_instance/n38_s202/F</td>
</tr>
<tr>
<td>21.011</td>
<td>0.440</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C25[0][A]</td>
<td>timer_instance/n38_s201/I1</td>
</tr>
<tr>
<td>21.581</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R24C25[0][A]</td>
<td style=" background: #97FFFF;">timer_instance/n38_s201/F</td>
</tr>
<tr>
<td>21.760</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C24[0][B]</td>
<td>nanaseg/segment_led_inst/n54_s3/I2</td>
</tr>
<tr>
<td>22.309</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C24[0][B]</td>
<td style=" background: #97FFFF;">nanaseg/segment_led_inst/n54_s3/F</td>
</tr>
<tr>
<td>22.310</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C24[0][A]</td>
<td>nanaseg/segment_led_inst/n54_s1/I2</td>
</tr>
<tr>
<td>22.865</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C24[0][A]</td>
<td style=" background: #97FFFF;">nanaseg/segment_led_inst/n54_s1/F</td>
</tr>
<tr>
<td>24.390</td>
<td>1.525</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL8[B]</td>
<td style=" font-weight:bold;">nanaseg/segment_led_inst/segment_out_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>keypolling</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>R23C23[0][B]</td>
<td>timer_keypolling/overflow_s0/Q</td>
</tr>
<tr>
<td>11.461</td>
<td>1.461</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL8[B]</td>
<td>nanaseg/segment_led_inst/segment_out_2_s1/CLK</td>
</tr>
<tr>
<td>11.426</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>nanaseg/segment_led_inst/segment_out_2_s1</td>
</tr>
<tr>
<td>11.391</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL8[B]</td>
<td>nanaseg/segment_led_inst/segment_out_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.492</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>26</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.969, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 12.254, 52.322%; route: 10.934, 46.687%; tC2Q: 0.232, 0.991%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.461, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-12.082</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.937</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.856</td>
</tr>
<tr>
<td class="label">From</td>
<td>rotary_value_5_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>timer_instance/overflow_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>keypolling:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>keypolling</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>R23C23[0][B]</td>
<td>timer_keypolling/overflow_s0/Q</td>
</tr>
<tr>
<td>1.461</td>
<td>1.461</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C29[2][B]</td>
<td>rotary_value_5_s1/CLK</td>
</tr>
<tr>
<td>1.693</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R32C29[2][B]</td>
<td style=" font-weight:bold;">rotary_value_5_s1/Q</td>
</tr>
<tr>
<td>2.351</td>
<td>0.658</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C32[0][A]</td>
<td>n41_s/I1</td>
</tr>
<tr>
<td>2.722</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C32[0][A]</td>
<td style=" background: #97FFFF;">n41_s/COUT</td>
</tr>
<tr>
<td>2.722</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C32[0][B]</td>
<td>n40_s/CIN</td>
</tr>
<tr>
<td>2.757</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C32[0][B]</td>
<td style=" background: #97FFFF;">n40_s/COUT</td>
</tr>
<tr>
<td>2.757</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C32[1][A]</td>
<td>n39_s/CIN</td>
</tr>
<tr>
<td>2.792</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C32[1][A]</td>
<td style=" background: #97FFFF;">n39_s/COUT</td>
</tr>
<tr>
<td>2.792</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C32[1][B]</td>
<td>n38_s/CIN</td>
</tr>
<tr>
<td>2.828</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C32[1][B]</td>
<td style=" background: #97FFFF;">n38_s/COUT</td>
</tr>
<tr>
<td>2.828</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C32[2][A]</td>
<td>n37_s/CIN</td>
</tr>
<tr>
<td>2.863</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C32[2][A]</td>
<td style=" background: #97FFFF;">n37_s/COUT</td>
</tr>
<tr>
<td>2.863</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C32[2][B]</td>
<td>n36_s/CIN</td>
</tr>
<tr>
<td>2.898</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C32[2][B]</td>
<td style=" background: #97FFFF;">n36_s/COUT</td>
</tr>
<tr>
<td>2.898</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C33[0][A]</td>
<td>n35_s/CIN</td>
</tr>
<tr>
<td>2.933</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C33[0][A]</td>
<td style=" background: #97FFFF;">n35_s/COUT</td>
</tr>
<tr>
<td>2.933</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C33[0][B]</td>
<td>n34_s/CIN</td>
</tr>
<tr>
<td>2.968</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C33[0][B]</td>
<td style=" background: #97FFFF;">n34_s/COUT</td>
</tr>
<tr>
<td>2.968</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C33[1][A]</td>
<td>n33_s/CIN</td>
</tr>
<tr>
<td>3.004</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C33[1][A]</td>
<td style=" background: #97FFFF;">n33_s/COUT</td>
</tr>
<tr>
<td>3.004</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C33[1][B]</td>
<td>n32_s/CIN</td>
</tr>
<tr>
<td>3.039</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C33[1][B]</td>
<td style=" background: #97FFFF;">n32_s/COUT</td>
</tr>
<tr>
<td>3.039</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C33[2][A]</td>
<td>n31_s/CIN</td>
</tr>
<tr>
<td>3.074</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R31C33[2][A]</td>
<td style=" background: #97FFFF;">n31_s/COUT</td>
</tr>
<tr>
<td>4.125</td>
<td>1.051</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C34[2][B]</td>
<td>timer_instance/n38_s153/I3</td>
</tr>
<tr>
<td>4.680</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R30C34[2][B]</td>
<td style=" background: #97FFFF;">timer_instance/n38_s153/F</td>
</tr>
<tr>
<td>5.097</td>
<td>0.417</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C32[3][B]</td>
<td>timer_instance/n38_s139/I2</td>
</tr>
<tr>
<td>5.559</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R30C32[3][B]</td>
<td style=" background: #97FFFF;">timer_instance/n38_s139/F</td>
</tr>
<tr>
<td>5.735</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C33[0][B]</td>
<td>timer_instance/n38_s155/I2</td>
</tr>
<tr>
<td>6.290</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R30C33[0][B]</td>
<td style=" background: #97FFFF;">timer_instance/n38_s155/F</td>
</tr>
<tr>
<td>6.718</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C34[3][A]</td>
<td>timer_instance/n38_s160/I1</td>
</tr>
<tr>
<td>7.089</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R29C34[3][A]</td>
<td style=" background: #97FFFF;">timer_instance/n38_s160/F</td>
</tr>
<tr>
<td>7.676</td>
<td>0.587</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C33[3][B]</td>
<td>timer_instance/n38_s129/I2</td>
</tr>
<tr>
<td>8.193</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R27C33[3][B]</td>
<td style=" background: #97FFFF;">timer_instance/n38_s129/F</td>
</tr>
<tr>
<td>8.625</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C32[1][B]</td>
<td>timer_instance/n38_s133/I2</td>
</tr>
<tr>
<td>9.142</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R29C32[1][B]</td>
<td style=" background: #97FFFF;">timer_instance/n38_s133/F</td>
</tr>
<tr>
<td>9.393</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C32[1][A]</td>
<td>timer_instance/n38_s110/I0</td>
</tr>
<tr>
<td>9.948</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R27C32[1][A]</td>
<td style=" background: #97FFFF;">timer_instance/n38_s110/F</td>
</tr>
<tr>
<td>10.399</td>
<td>0.451</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C31[0][B]</td>
<td>timer_instance/n38_s96/I1</td>
</tr>
<tr>
<td>10.954</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R29C31[0][B]</td>
<td style=" background: #97FFFF;">timer_instance/n38_s96/F</td>
</tr>
<tr>
<td>11.206</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C31[2][B]</td>
<td>timer_instance/n38_s92/I2</td>
</tr>
<tr>
<td>11.723</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R27C31[2][B]</td>
<td style=" background: #97FFFF;">timer_instance/n38_s92/F</td>
</tr>
<tr>
<td>12.158</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C32[3][B]</td>
<td>timer_instance/n38_s82/I0</td>
</tr>
<tr>
<td>12.529</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R26C32[3][B]</td>
<td style=" background: #97FFFF;">timer_instance/n38_s82/F</td>
</tr>
<tr>
<td>12.963</td>
<td>0.434</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C31[0][B]</td>
<td>timer_instance/n38_s89/I1</td>
</tr>
<tr>
<td>13.518</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R25C31[0][B]</td>
<td style=" background: #97FFFF;">timer_instance/n38_s89/F</td>
</tr>
<tr>
<td>13.949</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C30[0][B]</td>
<td>timer_instance/n38_s79/I0</td>
</tr>
<tr>
<td>14.466</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C30[0][B]</td>
<td style=" background: #97FFFF;">timer_instance/n38_s79/F</td>
</tr>
<tr>
<td>14.888</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C31[2][A]</td>
<td>timer_instance/n38_s62/I3</td>
</tr>
<tr>
<td>15.259</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R25C31[2][A]</td>
<td style=" background: #97FFFF;">timer_instance/n38_s62/F</td>
</tr>
<tr>
<td>15.442</td>
<td>0.184</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C30[3][A]</td>
<td>timer_instance/n38_s42/I2</td>
</tr>
<tr>
<td>15.997</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R25C30[3][A]</td>
<td style=" background: #97FFFF;">timer_instance/n38_s42/F</td>
</tr>
<tr>
<td>16.425</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C29[1][A]</td>
<td>timer_instance/n38_s25/I0</td>
</tr>
<tr>
<td>16.942</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R24C29[1][A]</td>
<td style=" background: #97FFFF;">timer_instance/n38_s25/F</td>
</tr>
<tr>
<td>17.633</td>
<td>0.691</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C28[3][A]</td>
<td>timer_instance/n38_s58/I3</td>
</tr>
<tr>
<td>18.188</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C28[3][A]</td>
<td style=" background: #97FFFF;">timer_instance/n38_s58/F</td>
</tr>
<tr>
<td>18.585</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C27[3][A]</td>
<td>timer_instance/n38_s36/I2</td>
</tr>
<tr>
<td>19.155</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R27C27[3][A]</td>
<td style=" background: #97FFFF;">timer_instance/n38_s36/F</td>
</tr>
<tr>
<td>19.159</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C27[2][A]</td>
<td>timer_instance/n38_s17/I2</td>
</tr>
<tr>
<td>19.612</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R27C27[2][A]</td>
<td style=" background: #97FFFF;">timer_instance/n38_s17/F</td>
</tr>
<tr>
<td>20.031</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C25[0][B]</td>
<td>timer_instance/n38_s202/I0</td>
</tr>
<tr>
<td>20.586</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R27C25[0][B]</td>
<td style=" background: #97FFFF;">timer_instance/n38_s202/F</td>
</tr>
<tr>
<td>21.026</td>
<td>0.440</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C25[0][A]</td>
<td>timer_instance/n38_s201/I1</td>
</tr>
<tr>
<td>21.581</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R24C25[0][A]</td>
<td style=" background: #97FFFF;">timer_instance/n38_s201/F</td>
</tr>
<tr>
<td>22.012</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C26[3][A]</td>
<td>timer_instance/n38_s2/I3</td>
</tr>
<tr>
<td>22.474</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C26[3][A]</td>
<td style=" background: #97FFFF;">timer_instance/n38_s2/F</td>
</tr>
<tr>
<td>22.475</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C26[2][A]</td>
<td>timer_instance/n38_s0/I1</td>
</tr>
<tr>
<td>22.937</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C26[2][A]</td>
<td style=" background: #97FFFF;">timer_instance/n38_s0/F</td>
</tr>
<tr>
<td>22.937</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C26[2][A]</td>
<td style=" font-weight:bold;">timer_instance/overflow_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>68</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C26[2][A]</td>
<td>timer_instance/overflow_s0/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>timer_instance/overflow_s0</td>
</tr>
<tr>
<td>10.856</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C26[2][A]</td>
<td>timer_instance/overflow_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.535</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>26</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.461, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.825, 55.060%; route: 9.419, 43.859%; tC2Q: 0.232, 1.080%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.287</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.139</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.426</td>
</tr>
<tr>
<td class="label">From</td>
<td>nanaseg/segment_led_inst/digit_selector_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>nanaseg/segment_led_inst/segment_out_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>keypolling:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>keypolling:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>keypolling</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>R23C23[0][B]</td>
<td>timer_keypolling/overflow_s0/Q</td>
</tr>
<tr>
<td>1.461</td>
<td>1.461</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C27[1][A]</td>
<td>nanaseg/segment_led_inst/digit_selector_0_s1/CLK</td>
</tr>
<tr>
<td>1.693</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R24C27[1][A]</td>
<td style=" font-weight:bold;">nanaseg/segment_led_inst/digit_selector_0_s1/Q</td>
</tr>
<tr>
<td>2.582</td>
<td>0.889</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C27[1][B]</td>
<td>nanaseg/segment_led_inst/segment_out_6_s4/I3</td>
</tr>
<tr>
<td>3.152</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C27[1][B]</td>
<td style=" background: #97FFFF;">nanaseg/segment_led_inst/segment_out_6_s4/F</td>
</tr>
<tr>
<td>3.325</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C27[2][B]</td>
<td>nanaseg/segment_led_inst/segment_out_6_s3/I2</td>
</tr>
<tr>
<td>3.652</td>
<td>0.327</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R23C27[2][B]</td>
<td style=" background: #97FFFF;">nanaseg/segment_led_inst/segment_out_6_s3/F</td>
</tr>
<tr>
<td>5.139</td>
<td>1.487</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL2[B]</td>
<td style=" font-weight:bold;">nanaseg/segment_led_inst/segment_out_1_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>keypolling</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>R23C23[0][B]</td>
<td>timer_keypolling/overflow_s0/Q</td>
</tr>
<tr>
<td>11.461</td>
<td>1.461</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL2[B]</td>
<td>nanaseg/segment_led_inst/segment_out_1_s1/CLK</td>
</tr>
<tr>
<td>11.426</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL2[B]</td>
<td>nanaseg/segment_led_inst/segment_out_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.461, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.897, 24.388%; route: 2.549, 69.304%; tC2Q: 0.232, 6.308%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.461, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.287</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.139</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.426</td>
</tr>
<tr>
<td class="label">From</td>
<td>nanaseg/segment_led_inst/digit_selector_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>nanaseg/segment_led_inst/segment_out_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>keypolling:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>keypolling:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>keypolling</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>R23C23[0][B]</td>
<td>timer_keypolling/overflow_s0/Q</td>
</tr>
<tr>
<td>1.461</td>
<td>1.461</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C27[1][A]</td>
<td>nanaseg/segment_led_inst/digit_selector_0_s1/CLK</td>
</tr>
<tr>
<td>1.693</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R24C27[1][A]</td>
<td style=" font-weight:bold;">nanaseg/segment_led_inst/digit_selector_0_s1/Q</td>
</tr>
<tr>
<td>2.582</td>
<td>0.889</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C27[1][B]</td>
<td>nanaseg/segment_led_inst/segment_out_6_s4/I3</td>
</tr>
<tr>
<td>3.152</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C27[1][B]</td>
<td style=" background: #97FFFF;">nanaseg/segment_led_inst/segment_out_6_s4/F</td>
</tr>
<tr>
<td>3.325</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C27[2][B]</td>
<td>nanaseg/segment_led_inst/segment_out_6_s3/I2</td>
</tr>
<tr>
<td>3.652</td>
<td>0.327</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R23C27[2][B]</td>
<td style=" background: #97FFFF;">nanaseg/segment_led_inst/segment_out_6_s3/F</td>
</tr>
<tr>
<td>5.139</td>
<td>1.487</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL2[A]</td>
<td style=" font-weight:bold;">nanaseg/segment_led_inst/segment_out_5_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>keypolling</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>R23C23[0][B]</td>
<td>timer_keypolling/overflow_s0/Q</td>
</tr>
<tr>
<td>11.461</td>
<td>1.461</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL2[A]</td>
<td>nanaseg/segment_led_inst/segment_out_5_s1/CLK</td>
</tr>
<tr>
<td>11.426</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL2[A]</td>
<td>nanaseg/segment_led_inst/segment_out_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.461, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.897, 24.388%; route: 2.549, 69.304%; tC2Q: 0.232, 6.308%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.461, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.332</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.094</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.426</td>
</tr>
<tr>
<td class="label">From</td>
<td>nanaseg/segment_led_inst/digit_selector_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>nanaseg/segment_led_inst/segment_out_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>keypolling:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>keypolling:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>keypolling</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>R23C23[0][B]</td>
<td>timer_keypolling/overflow_s0/Q</td>
</tr>
<tr>
<td>1.461</td>
<td>1.461</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C27[1][A]</td>
<td>nanaseg/segment_led_inst/digit_selector_0_s1/CLK</td>
</tr>
<tr>
<td>1.693</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R24C27[1][A]</td>
<td style=" font-weight:bold;">nanaseg/segment_led_inst/digit_selector_0_s1/Q</td>
</tr>
<tr>
<td>2.582</td>
<td>0.889</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C27[1][B]</td>
<td>nanaseg/segment_led_inst/segment_out_6_s4/I3</td>
</tr>
<tr>
<td>3.152</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C27[1][B]</td>
<td style=" background: #97FFFF;">nanaseg/segment_led_inst/segment_out_6_s4/F</td>
</tr>
<tr>
<td>3.325</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C27[2][B]</td>
<td>nanaseg/segment_led_inst/segment_out_6_s3/I2</td>
</tr>
<tr>
<td>3.652</td>
<td>0.327</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R23C27[2][B]</td>
<td style=" background: #97FFFF;">nanaseg/segment_led_inst/segment_out_6_s3/F</td>
</tr>
<tr>
<td>5.094</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT44[B]</td>
<td style=" font-weight:bold;">nanaseg/segment_led_inst/segment_out_0_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>keypolling</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>R23C23[0][B]</td>
<td>timer_keypolling/overflow_s0/Q</td>
</tr>
<tr>
<td>11.461</td>
<td>1.461</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT44[B]</td>
<td>nanaseg/segment_led_inst/segment_out_0_s1/CLK</td>
</tr>
<tr>
<td>11.426</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT44[B]</td>
<td>nanaseg/segment_led_inst/segment_out_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.461, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.897, 24.687%; route: 2.504, 68.928%; tC2Q: 0.232, 6.385%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.461, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.332</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.094</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.426</td>
</tr>
<tr>
<td class="label">From</td>
<td>nanaseg/segment_led_inst/digit_selector_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>nanaseg/segment_led_inst/segment_out_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>keypolling:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>keypolling:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>keypolling</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>R23C23[0][B]</td>
<td>timer_keypolling/overflow_s0/Q</td>
</tr>
<tr>
<td>1.461</td>
<td>1.461</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C27[1][A]</td>
<td>nanaseg/segment_led_inst/digit_selector_0_s1/CLK</td>
</tr>
<tr>
<td>1.693</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R24C27[1][A]</td>
<td style=" font-weight:bold;">nanaseg/segment_led_inst/digit_selector_0_s1/Q</td>
</tr>
<tr>
<td>2.582</td>
<td>0.889</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C27[1][B]</td>
<td>nanaseg/segment_led_inst/segment_out_6_s4/I3</td>
</tr>
<tr>
<td>3.152</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C27[1][B]</td>
<td style=" background: #97FFFF;">nanaseg/segment_led_inst/segment_out_6_s4/F</td>
</tr>
<tr>
<td>3.325</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C27[2][B]</td>
<td>nanaseg/segment_led_inst/segment_out_6_s3/I2</td>
</tr>
<tr>
<td>3.652</td>
<td>0.327</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R23C27[2][B]</td>
<td style=" background: #97FFFF;">nanaseg/segment_led_inst/segment_out_6_s3/F</td>
</tr>
<tr>
<td>5.094</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL8[B]</td>
<td style=" font-weight:bold;">nanaseg/segment_led_inst/segment_out_2_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>keypolling</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>R23C23[0][B]</td>
<td>timer_keypolling/overflow_s0/Q</td>
</tr>
<tr>
<td>11.461</td>
<td>1.461</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL8[B]</td>
<td>nanaseg/segment_led_inst/segment_out_2_s1/CLK</td>
</tr>
<tr>
<td>11.426</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL8[B]</td>
<td>nanaseg/segment_led_inst/segment_out_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.461, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.897, 24.687%; route: 2.504, 68.928%; tC2Q: 0.232, 6.385%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.461, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.332</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.094</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.426</td>
</tr>
<tr>
<td class="label">From</td>
<td>nanaseg/segment_led_inst/digit_selector_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>nanaseg/segment_led_inst/segment_out_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>keypolling:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>keypolling:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>keypolling</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>R23C23[0][B]</td>
<td>timer_keypolling/overflow_s0/Q</td>
</tr>
<tr>
<td>1.461</td>
<td>1.461</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C27[1][A]</td>
<td>nanaseg/segment_led_inst/digit_selector_0_s1/CLK</td>
</tr>
<tr>
<td>1.693</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R24C27[1][A]</td>
<td style=" font-weight:bold;">nanaseg/segment_led_inst/digit_selector_0_s1/Q</td>
</tr>
<tr>
<td>2.582</td>
<td>0.889</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C27[1][B]</td>
<td>nanaseg/segment_led_inst/segment_out_6_s4/I3</td>
</tr>
<tr>
<td>3.152</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C27[1][B]</td>
<td style=" background: #97FFFF;">nanaseg/segment_led_inst/segment_out_6_s4/F</td>
</tr>
<tr>
<td>3.325</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C27[2][B]</td>
<td>nanaseg/segment_led_inst/segment_out_6_s3/I2</td>
</tr>
<tr>
<td>3.652</td>
<td>0.327</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R23C27[2][B]</td>
<td style=" background: #97FFFF;">nanaseg/segment_led_inst/segment_out_6_s3/F</td>
</tr>
<tr>
<td>5.094</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT44[A]</td>
<td style=" font-weight:bold;">nanaseg/segment_led_inst/segment_out_4_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>keypolling</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>R23C23[0][B]</td>
<td>timer_keypolling/overflow_s0/Q</td>
</tr>
<tr>
<td>11.461</td>
<td>1.461</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT44[A]</td>
<td>nanaseg/segment_led_inst/segment_out_4_s1/CLK</td>
</tr>
<tr>
<td>11.426</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT44[A]</td>
<td>nanaseg/segment_led_inst/segment_out_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.461, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.897, 24.687%; route: 2.504, 68.928%; tC2Q: 0.232, 6.385%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.461, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.332</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.094</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.426</td>
</tr>
<tr>
<td class="label">From</td>
<td>nanaseg/segment_led_inst/digit_selector_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>nanaseg/segment_led_inst/segment_out_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>keypolling:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>keypolling:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>keypolling</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>R23C23[0][B]</td>
<td>timer_keypolling/overflow_s0/Q</td>
</tr>
<tr>
<td>1.461</td>
<td>1.461</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C27[1][A]</td>
<td>nanaseg/segment_led_inst/digit_selector_0_s1/CLK</td>
</tr>
<tr>
<td>1.693</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R24C27[1][A]</td>
<td style=" font-weight:bold;">nanaseg/segment_led_inst/digit_selector_0_s1/Q</td>
</tr>
<tr>
<td>2.582</td>
<td>0.889</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C27[1][B]</td>
<td>nanaseg/segment_led_inst/segment_out_6_s4/I3</td>
</tr>
<tr>
<td>3.152</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C27[1][B]</td>
<td style=" background: #97FFFF;">nanaseg/segment_led_inst/segment_out_6_s4/F</td>
</tr>
<tr>
<td>3.325</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C27[2][B]</td>
<td>nanaseg/segment_led_inst/segment_out_6_s3/I2</td>
</tr>
<tr>
<td>3.652</td>
<td>0.327</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R23C27[2][B]</td>
<td style=" background: #97FFFF;">nanaseg/segment_led_inst/segment_out_6_s3/F</td>
</tr>
<tr>
<td>5.094</td>
<td>1.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL8[A]</td>
<td style=" font-weight:bold;">nanaseg/segment_led_inst/segment_out_6_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>keypolling</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>R23C23[0][B]</td>
<td>timer_keypolling/overflow_s0/Q</td>
</tr>
<tr>
<td>11.461</td>
<td>1.461</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL8[A]</td>
<td>nanaseg/segment_led_inst/segment_out_6_s1/CLK</td>
</tr>
<tr>
<td>11.426</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL8[A]</td>
<td>nanaseg/segment_led_inst/segment_out_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.461, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.897, 24.687%; route: 2.504, 68.928%; tC2Q: 0.232, 6.385%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.461, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.506</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.920</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.426</td>
</tr>
<tr>
<td class="label">From</td>
<td>nanaseg/segment_led_inst/digit_selector_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>nanaseg/segment_led_inst/segment_out_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>keypolling:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>keypolling:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>keypolling</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>R23C23[0][B]</td>
<td>timer_keypolling/overflow_s0/Q</td>
</tr>
<tr>
<td>1.461</td>
<td>1.461</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C27[1][A]</td>
<td>nanaseg/segment_led_inst/digit_selector_0_s1/CLK</td>
</tr>
<tr>
<td>1.693</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R24C27[1][A]</td>
<td style=" font-weight:bold;">nanaseg/segment_led_inst/digit_selector_0_s1/Q</td>
</tr>
<tr>
<td>2.582</td>
<td>0.889</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C27[1][B]</td>
<td>nanaseg/segment_led_inst/segment_out_6_s4/I3</td>
</tr>
<tr>
<td>3.152</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C27[1][B]</td>
<td style=" background: #97FFFF;">nanaseg/segment_led_inst/segment_out_6_s4/F</td>
</tr>
<tr>
<td>3.325</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C27[2][B]</td>
<td>nanaseg/segment_led_inst/segment_out_6_s3/I2</td>
</tr>
<tr>
<td>3.652</td>
<td>0.327</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R23C27[2][B]</td>
<td style=" background: #97FFFF;">nanaseg/segment_led_inst/segment_out_6_s3/F</td>
</tr>
<tr>
<td>4.920</td>
<td>1.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td style=" font-weight:bold;">nanaseg/segment_led_inst/segment_out_3_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>keypolling</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>R23C23[0][B]</td>
<td>timer_keypolling/overflow_s0/Q</td>
</tr>
<tr>
<td>11.461</td>
<td>1.461</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>nanaseg/segment_led_inst/segment_out_3_s1/CLK</td>
</tr>
<tr>
<td>11.426</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL7[A]</td>
<td>nanaseg/segment_led_inst/segment_out_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.461, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.897, 25.935%; route: 2.330, 67.357%; tC2Q: 0.232, 6.708%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.461, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.526</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.900</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.426</td>
</tr>
<tr>
<td class="label">From</td>
<td>rotary_value_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>rotary_value_15_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>keypolling:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>keypolling:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>keypolling</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>R23C23[0][B]</td>
<td>timer_keypolling/overflow_s0/Q</td>
</tr>
<tr>
<td>1.461</td>
<td>1.461</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C30[2][A]</td>
<td>rotary_value_0_s1/CLK</td>
</tr>
<tr>
<td>1.693</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R31C30[2][A]</td>
<td style=" font-weight:bold;">rotary_value_0_s1/Q</td>
</tr>
<tr>
<td>2.264</td>
<td>0.571</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C31[0][A]</td>
<td>n210_1_s/I0</td>
</tr>
<tr>
<td>2.813</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R32C31[0][A]</td>
<td style=" background: #97FFFF;">n210_1_s/COUT</td>
</tr>
<tr>
<td>2.813</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R32C31[0][B]</td>
<td>n209_1_s/CIN</td>
</tr>
<tr>
<td>2.848</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R32C31[0][B]</td>
<td style=" background: #97FFFF;">n209_1_s/COUT</td>
</tr>
<tr>
<td>2.848</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C31[1][A]</td>
<td>n208_1_s/CIN</td>
</tr>
<tr>
<td>2.883</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C31[1][A]</td>
<td style=" background: #97FFFF;">n208_1_s/COUT</td>
</tr>
<tr>
<td>2.883</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C31[1][B]</td>
<td>n207_1_s/CIN</td>
</tr>
<tr>
<td>2.919</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C31[1][B]</td>
<td style=" background: #97FFFF;">n207_1_s/COUT</td>
</tr>
<tr>
<td>2.919</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C31[2][A]</td>
<td>n206_1_s/CIN</td>
</tr>
<tr>
<td>2.954</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C31[2][A]</td>
<td style=" background: #97FFFF;">n206_1_s/COUT</td>
</tr>
<tr>
<td>2.954</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C31[2][B]</td>
<td>n205_1_s/CIN</td>
</tr>
<tr>
<td>2.989</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C31[2][B]</td>
<td style=" background: #97FFFF;">n205_1_s/COUT</td>
</tr>
<tr>
<td>2.989</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C32[0][A]</td>
<td>n204_1_s/CIN</td>
</tr>
<tr>
<td>3.024</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C32[0][A]</td>
<td style=" background: #97FFFF;">n204_1_s/COUT</td>
</tr>
<tr>
<td>3.024</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C32[0][B]</td>
<td>n203_1_s/CIN</td>
</tr>
<tr>
<td>3.059</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C32[0][B]</td>
<td style=" background: #97FFFF;">n203_1_s/COUT</td>
</tr>
<tr>
<td>3.059</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C32[1][A]</td>
<td>n202_1_s/CIN</td>
</tr>
<tr>
<td>3.095</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C32[1][A]</td>
<td style=" background: #97FFFF;">n202_1_s/COUT</td>
</tr>
<tr>
<td>3.095</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C32[1][B]</td>
<td>n201_1_s/CIN</td>
</tr>
<tr>
<td>3.130</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C32[1][B]</td>
<td style=" background: #97FFFF;">n201_1_s/COUT</td>
</tr>
<tr>
<td>3.130</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C32[2][A]</td>
<td>n200_1_s/CIN</td>
</tr>
<tr>
<td>3.165</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C32[2][A]</td>
<td style=" background: #97FFFF;">n200_1_s/COUT</td>
</tr>
<tr>
<td>3.165</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C32[2][B]</td>
<td>n199_1_s/CIN</td>
</tr>
<tr>
<td>3.200</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C32[2][B]</td>
<td style=" background: #97FFFF;">n199_1_s/COUT</td>
</tr>
<tr>
<td>3.200</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C33[0][A]</td>
<td>n198_1_s/CIN</td>
</tr>
<tr>
<td>3.235</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C33[0][A]</td>
<td style=" background: #97FFFF;">n198_1_s/COUT</td>
</tr>
<tr>
<td>3.235</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C33[0][B]</td>
<td>n197_1_s/CIN</td>
</tr>
<tr>
<td>3.271</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C33[0][B]</td>
<td style=" background: #97FFFF;">n197_1_s/COUT</td>
</tr>
<tr>
<td>3.271</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C33[1][A]</td>
<td>n196_1_s/CIN</td>
</tr>
<tr>
<td>3.306</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C33[1][A]</td>
<td style=" background: #97FFFF;">n196_1_s/COUT</td>
</tr>
<tr>
<td>3.780</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C33[2][B]</td>
<td>n325_s3/I3</td>
</tr>
<tr>
<td>4.350</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R32C33[2][B]</td>
<td style=" background: #97FFFF;">n325_s3/F</td>
</tr>
<tr>
<td>4.351</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C33[2][A]</td>
<td>n325_s2/I0</td>
</tr>
<tr>
<td>4.900</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R32C33[2][A]</td>
<td style=" background: #97FFFF;">n325_s2/F</td>
</tr>
<tr>
<td>4.900</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C33[2][A]</td>
<td style=" font-weight:bold;">rotary_value_15_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>keypolling</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>R23C23[0][B]</td>
<td>timer_keypolling/overflow_s0/Q</td>
</tr>
<tr>
<td>11.461</td>
<td>1.461</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C33[2][A]</td>
<td>rotary_value_15_s1/CLK</td>
</tr>
<tr>
<td>11.426</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C33[2][A]</td>
<td>rotary_value_15_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.461, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.161, 62.824%; route: 1.047, 30.431%; tC2Q: 0.232, 6.745%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.461, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.694</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.732</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.426</td>
</tr>
<tr>
<td class="label">From</td>
<td>rotary_value_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>rotary_value_13_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>keypolling:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>keypolling:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>keypolling</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>R23C23[0][B]</td>
<td>timer_keypolling/overflow_s0/Q</td>
</tr>
<tr>
<td>1.461</td>
<td>1.461</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C30[2][A]</td>
<td>rotary_value_0_s1/CLK</td>
</tr>
<tr>
<td>1.693</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R31C30[2][A]</td>
<td style=" font-weight:bold;">rotary_value_0_s1/Q</td>
</tr>
<tr>
<td>2.264</td>
<td>0.571</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C31[0][A]</td>
<td>n210_1_s/I0</td>
</tr>
<tr>
<td>2.813</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R32C31[0][A]</td>
<td style=" background: #97FFFF;">n210_1_s/COUT</td>
</tr>
<tr>
<td>2.813</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R32C31[0][B]</td>
<td>n209_1_s/CIN</td>
</tr>
<tr>
<td>2.848</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R32C31[0][B]</td>
<td style=" background: #97FFFF;">n209_1_s/COUT</td>
</tr>
<tr>
<td>2.848</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C31[1][A]</td>
<td>n208_1_s/CIN</td>
</tr>
<tr>
<td>2.883</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C31[1][A]</td>
<td style=" background: #97FFFF;">n208_1_s/COUT</td>
</tr>
<tr>
<td>2.883</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C31[1][B]</td>
<td>n207_1_s/CIN</td>
</tr>
<tr>
<td>2.919</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C31[1][B]</td>
<td style=" background: #97FFFF;">n207_1_s/COUT</td>
</tr>
<tr>
<td>2.919</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C31[2][A]</td>
<td>n206_1_s/CIN</td>
</tr>
<tr>
<td>2.954</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C31[2][A]</td>
<td style=" background: #97FFFF;">n206_1_s/COUT</td>
</tr>
<tr>
<td>2.954</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C31[2][B]</td>
<td>n205_1_s/CIN</td>
</tr>
<tr>
<td>2.989</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C31[2][B]</td>
<td style=" background: #97FFFF;">n205_1_s/COUT</td>
</tr>
<tr>
<td>2.989</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C32[0][A]</td>
<td>n204_1_s/CIN</td>
</tr>
<tr>
<td>3.024</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C32[0][A]</td>
<td style=" background: #97FFFF;">n204_1_s/COUT</td>
</tr>
<tr>
<td>3.024</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C32[0][B]</td>
<td>n203_1_s/CIN</td>
</tr>
<tr>
<td>3.059</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C32[0][B]</td>
<td style=" background: #97FFFF;">n203_1_s/COUT</td>
</tr>
<tr>
<td>3.059</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C32[1][A]</td>
<td>n202_1_s/CIN</td>
</tr>
<tr>
<td>3.095</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C32[1][A]</td>
<td style=" background: #97FFFF;">n202_1_s/COUT</td>
</tr>
<tr>
<td>3.095</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C32[1][B]</td>
<td>n201_1_s/CIN</td>
</tr>
<tr>
<td>3.130</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C32[1][B]</td>
<td style=" background: #97FFFF;">n201_1_s/COUT</td>
</tr>
<tr>
<td>3.130</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C32[2][A]</td>
<td>n200_1_s/CIN</td>
</tr>
<tr>
<td>3.165</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C32[2][A]</td>
<td style=" background: #97FFFF;">n200_1_s/COUT</td>
</tr>
<tr>
<td>3.165</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C32[2][B]</td>
<td>n199_1_s/CIN</td>
</tr>
<tr>
<td>3.200</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C32[2][B]</td>
<td style=" background: #97FFFF;">n199_1_s/COUT</td>
</tr>
<tr>
<td>3.200</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C33[0][A]</td>
<td>n198_1_s/CIN</td>
</tr>
<tr>
<td>3.235</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C33[0][A]</td>
<td style=" background: #97FFFF;">n198_1_s/COUT</td>
</tr>
<tr>
<td>3.235</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C33[0][B]</td>
<td>n197_1_s/CIN</td>
</tr>
<tr>
<td>3.705</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C33[0][B]</td>
<td style=" background: #97FFFF;">n197_1_s/SUM</td>
</tr>
<tr>
<td>4.361</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C30[2][B]</td>
<td>n327_s1/I1</td>
</tr>
<tr>
<td>4.732</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C30[2][B]</td>
<td style=" background: #97FFFF;">n327_s1/F</td>
</tr>
<tr>
<td>4.732</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C30[2][B]</td>
<td style=" font-weight:bold;">rotary_value_13_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>keypolling</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>R23C23[0][B]</td>
<td>timer_keypolling/overflow_s0/Q</td>
</tr>
<tr>
<td>11.461</td>
<td>1.461</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C30[2][B]</td>
<td>rotary_value_13_s1/CLK</td>
</tr>
<tr>
<td>11.426</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C30[2][B]</td>
<td>rotary_value_13_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.461, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.812, 55.404%; route: 1.227, 37.504%; tC2Q: 0.232, 7.092%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.461, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.702</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.724</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.426</td>
</tr>
<tr>
<td class="label">From</td>
<td>rotary_value_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>rotary_value_14_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>keypolling:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>keypolling:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>keypolling</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>R23C23[0][B]</td>
<td>timer_keypolling/overflow_s0/Q</td>
</tr>
<tr>
<td>1.461</td>
<td>1.461</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C30[2][A]</td>
<td>rotary_value_0_s1/CLK</td>
</tr>
<tr>
<td>1.693</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R31C30[2][A]</td>
<td style=" font-weight:bold;">rotary_value_0_s1/Q</td>
</tr>
<tr>
<td>2.264</td>
<td>0.571</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C31[0][A]</td>
<td>n210_1_s/I0</td>
</tr>
<tr>
<td>2.813</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R32C31[0][A]</td>
<td style=" background: #97FFFF;">n210_1_s/COUT</td>
</tr>
<tr>
<td>2.813</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R32C31[0][B]</td>
<td>n209_1_s/CIN</td>
</tr>
<tr>
<td>2.848</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R32C31[0][B]</td>
<td style=" background: #97FFFF;">n209_1_s/COUT</td>
</tr>
<tr>
<td>2.848</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C31[1][A]</td>
<td>n208_1_s/CIN</td>
</tr>
<tr>
<td>2.883</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C31[1][A]</td>
<td style=" background: #97FFFF;">n208_1_s/COUT</td>
</tr>
<tr>
<td>2.883</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C31[1][B]</td>
<td>n207_1_s/CIN</td>
</tr>
<tr>
<td>2.919</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C31[1][B]</td>
<td style=" background: #97FFFF;">n207_1_s/COUT</td>
</tr>
<tr>
<td>2.919</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C31[2][A]</td>
<td>n206_1_s/CIN</td>
</tr>
<tr>
<td>2.954</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C31[2][A]</td>
<td style=" background: #97FFFF;">n206_1_s/COUT</td>
</tr>
<tr>
<td>2.954</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C31[2][B]</td>
<td>n205_1_s/CIN</td>
</tr>
<tr>
<td>2.989</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C31[2][B]</td>
<td style=" background: #97FFFF;">n205_1_s/COUT</td>
</tr>
<tr>
<td>2.989</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C32[0][A]</td>
<td>n204_1_s/CIN</td>
</tr>
<tr>
<td>3.024</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C32[0][A]</td>
<td style=" background: #97FFFF;">n204_1_s/COUT</td>
</tr>
<tr>
<td>3.024</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C32[0][B]</td>
<td>n203_1_s/CIN</td>
</tr>
<tr>
<td>3.059</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C32[0][B]</td>
<td style=" background: #97FFFF;">n203_1_s/COUT</td>
</tr>
<tr>
<td>3.059</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C32[1][A]</td>
<td>n202_1_s/CIN</td>
</tr>
<tr>
<td>3.095</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C32[1][A]</td>
<td style=" background: #97FFFF;">n202_1_s/COUT</td>
</tr>
<tr>
<td>3.095</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C32[1][B]</td>
<td>n201_1_s/CIN</td>
</tr>
<tr>
<td>3.130</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C32[1][B]</td>
<td style=" background: #97FFFF;">n201_1_s/COUT</td>
</tr>
<tr>
<td>3.130</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C32[2][A]</td>
<td>n200_1_s/CIN</td>
</tr>
<tr>
<td>3.165</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C32[2][A]</td>
<td style=" background: #97FFFF;">n200_1_s/COUT</td>
</tr>
<tr>
<td>3.165</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C32[2][B]</td>
<td>n199_1_s/CIN</td>
</tr>
<tr>
<td>3.200</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C32[2][B]</td>
<td style=" background: #97FFFF;">n199_1_s/COUT</td>
</tr>
<tr>
<td>3.200</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C33[0][A]</td>
<td>n198_1_s/CIN</td>
</tr>
<tr>
<td>3.235</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C33[0][A]</td>
<td style=" background: #97FFFF;">n198_1_s/COUT</td>
</tr>
<tr>
<td>3.235</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C33[0][B]</td>
<td>n197_1_s/CIN</td>
</tr>
<tr>
<td>3.271</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C33[0][B]</td>
<td style=" background: #97FFFF;">n197_1_s/COUT</td>
</tr>
<tr>
<td>3.271</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C33[1][A]</td>
<td>n196_1_s/CIN</td>
</tr>
<tr>
<td>3.741</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C33[1][A]</td>
<td style=" background: #97FFFF;">n196_1_s/SUM</td>
</tr>
<tr>
<td>4.154</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C31[0][B]</td>
<td>n326_s1/I1</td>
</tr>
<tr>
<td>4.724</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R33C31[0][B]</td>
<td style=" background: #97FFFF;">n326_s1/F</td>
</tr>
<tr>
<td>4.724</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C31[0][B]</td>
<td style=" font-weight:bold;">rotary_value_14_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>keypolling</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>R23C23[0][B]</td>
<td>timer_keypolling/overflow_s0/Q</td>
</tr>
<tr>
<td>11.461</td>
<td>1.461</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C31[0][B]</td>
<td>rotary_value_14_s1/CLK</td>
</tr>
<tr>
<td>11.426</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C31[0][B]</td>
<td>rotary_value_14_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.461, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.047, 62.727%; route: 0.984, 30.162%; tC2Q: 0.232, 7.111%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.461, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.794</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.632</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.426</td>
</tr>
<tr>
<td class="label">From</td>
<td>rotary_value_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>rotary_value_12_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>keypolling:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>keypolling:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>keypolling</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>R23C23[0][B]</td>
<td>timer_keypolling/overflow_s0/Q</td>
</tr>
<tr>
<td>1.461</td>
<td>1.461</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C30[2][A]</td>
<td>rotary_value_0_s1/CLK</td>
</tr>
<tr>
<td>1.693</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R31C30[2][A]</td>
<td style=" font-weight:bold;">rotary_value_0_s1/Q</td>
</tr>
<tr>
<td>2.264</td>
<td>0.571</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C31[0][A]</td>
<td>n210_1_s/I0</td>
</tr>
<tr>
<td>2.813</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R32C31[0][A]</td>
<td style=" background: #97FFFF;">n210_1_s/COUT</td>
</tr>
<tr>
<td>2.813</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R32C31[0][B]</td>
<td>n209_1_s/CIN</td>
</tr>
<tr>
<td>2.848</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R32C31[0][B]</td>
<td style=" background: #97FFFF;">n209_1_s/COUT</td>
</tr>
<tr>
<td>2.848</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C31[1][A]</td>
<td>n208_1_s/CIN</td>
</tr>
<tr>
<td>2.883</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C31[1][A]</td>
<td style=" background: #97FFFF;">n208_1_s/COUT</td>
</tr>
<tr>
<td>2.883</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C31[1][B]</td>
<td>n207_1_s/CIN</td>
</tr>
<tr>
<td>2.919</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C31[1][B]</td>
<td style=" background: #97FFFF;">n207_1_s/COUT</td>
</tr>
<tr>
<td>2.919</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C31[2][A]</td>
<td>n206_1_s/CIN</td>
</tr>
<tr>
<td>2.954</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C31[2][A]</td>
<td style=" background: #97FFFF;">n206_1_s/COUT</td>
</tr>
<tr>
<td>2.954</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C31[2][B]</td>
<td>n205_1_s/CIN</td>
</tr>
<tr>
<td>2.989</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C31[2][B]</td>
<td style=" background: #97FFFF;">n205_1_s/COUT</td>
</tr>
<tr>
<td>2.989</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C32[0][A]</td>
<td>n204_1_s/CIN</td>
</tr>
<tr>
<td>3.024</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C32[0][A]</td>
<td style=" background: #97FFFF;">n204_1_s/COUT</td>
</tr>
<tr>
<td>3.024</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C32[0][B]</td>
<td>n203_1_s/CIN</td>
</tr>
<tr>
<td>3.059</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C32[0][B]</td>
<td style=" background: #97FFFF;">n203_1_s/COUT</td>
</tr>
<tr>
<td>3.059</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C32[1][A]</td>
<td>n202_1_s/CIN</td>
</tr>
<tr>
<td>3.095</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C32[1][A]</td>
<td style=" background: #97FFFF;">n202_1_s/COUT</td>
</tr>
<tr>
<td>3.095</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C32[1][B]</td>
<td>n201_1_s/CIN</td>
</tr>
<tr>
<td>3.130</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C32[1][B]</td>
<td style=" background: #97FFFF;">n201_1_s/COUT</td>
</tr>
<tr>
<td>3.130</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C32[2][A]</td>
<td>n200_1_s/CIN</td>
</tr>
<tr>
<td>3.165</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C32[2][A]</td>
<td style=" background: #97FFFF;">n200_1_s/COUT</td>
</tr>
<tr>
<td>3.165</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C32[2][B]</td>
<td>n199_1_s/CIN</td>
</tr>
<tr>
<td>3.200</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C32[2][B]</td>
<td style=" background: #97FFFF;">n199_1_s/COUT</td>
</tr>
<tr>
<td>3.200</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C33[0][A]</td>
<td>n198_1_s/CIN</td>
</tr>
<tr>
<td>3.670</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C33[0][A]</td>
<td style=" background: #97FFFF;">n198_1_s/SUM</td>
</tr>
<tr>
<td>4.083</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C30[1][A]</td>
<td>n328_s1/I1</td>
</tr>
<tr>
<td>4.632</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R32C30[1][A]</td>
<td style=" background: #97FFFF;">n328_s1/F</td>
</tr>
<tr>
<td>4.632</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C30[1][A]</td>
<td style=" font-weight:bold;">rotary_value_12_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>keypolling</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>R23C23[0][B]</td>
<td>timer_keypolling/overflow_s0/Q</td>
</tr>
<tr>
<td>11.461</td>
<td>1.461</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C30[1][A]</td>
<td>rotary_value_12_s1/CLK</td>
</tr>
<tr>
<td>11.426</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C30[1][A]</td>
<td>rotary_value_12_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.461, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.955, 61.653%; route: 0.984, 31.032%; tC2Q: 0.232, 7.316%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.461, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.808</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.618</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.426</td>
</tr>
<tr>
<td class="label">From</td>
<td>rotary_value_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>rotary_value_11_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>keypolling:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>keypolling:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>keypolling</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>R23C23[0][B]</td>
<td>timer_keypolling/overflow_s0/Q</td>
</tr>
<tr>
<td>1.461</td>
<td>1.461</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C30[2][A]</td>
<td>rotary_value_0_s1/CLK</td>
</tr>
<tr>
<td>1.693</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R31C30[2][A]</td>
<td style=" font-weight:bold;">rotary_value_0_s1/Q</td>
</tr>
<tr>
<td>2.264</td>
<td>0.571</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C31[0][A]</td>
<td>n210_1_s/I0</td>
</tr>
<tr>
<td>2.813</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R32C31[0][A]</td>
<td style=" background: #97FFFF;">n210_1_s/COUT</td>
</tr>
<tr>
<td>2.813</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R32C31[0][B]</td>
<td>n209_1_s/CIN</td>
</tr>
<tr>
<td>2.848</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R32C31[0][B]</td>
<td style=" background: #97FFFF;">n209_1_s/COUT</td>
</tr>
<tr>
<td>2.848</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C31[1][A]</td>
<td>n208_1_s/CIN</td>
</tr>
<tr>
<td>2.883</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C31[1][A]</td>
<td style=" background: #97FFFF;">n208_1_s/COUT</td>
</tr>
<tr>
<td>2.883</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C31[1][B]</td>
<td>n207_1_s/CIN</td>
</tr>
<tr>
<td>2.919</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C31[1][B]</td>
<td style=" background: #97FFFF;">n207_1_s/COUT</td>
</tr>
<tr>
<td>2.919</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C31[2][A]</td>
<td>n206_1_s/CIN</td>
</tr>
<tr>
<td>2.954</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C31[2][A]</td>
<td style=" background: #97FFFF;">n206_1_s/COUT</td>
</tr>
<tr>
<td>2.954</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C31[2][B]</td>
<td>n205_1_s/CIN</td>
</tr>
<tr>
<td>2.989</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C31[2][B]</td>
<td style=" background: #97FFFF;">n205_1_s/COUT</td>
</tr>
<tr>
<td>2.989</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C32[0][A]</td>
<td>n204_1_s/CIN</td>
</tr>
<tr>
<td>3.024</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C32[0][A]</td>
<td style=" background: #97FFFF;">n204_1_s/COUT</td>
</tr>
<tr>
<td>3.024</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C32[0][B]</td>
<td>n203_1_s/CIN</td>
</tr>
<tr>
<td>3.059</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C32[0][B]</td>
<td style=" background: #97FFFF;">n203_1_s/COUT</td>
</tr>
<tr>
<td>3.059</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C32[1][A]</td>
<td>n202_1_s/CIN</td>
</tr>
<tr>
<td>3.095</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C32[1][A]</td>
<td style=" background: #97FFFF;">n202_1_s/COUT</td>
</tr>
<tr>
<td>3.095</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C32[1][B]</td>
<td>n201_1_s/CIN</td>
</tr>
<tr>
<td>3.130</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C32[1][B]</td>
<td style=" background: #97FFFF;">n201_1_s/COUT</td>
</tr>
<tr>
<td>3.130</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C32[2][A]</td>
<td>n200_1_s/CIN</td>
</tr>
<tr>
<td>3.165</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C32[2][A]</td>
<td style=" background: #97FFFF;">n200_1_s/COUT</td>
</tr>
<tr>
<td>3.165</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C32[2][B]</td>
<td>n199_1_s/CIN</td>
</tr>
<tr>
<td>3.635</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C32[2][B]</td>
<td style=" background: #97FFFF;">n199_1_s/SUM</td>
</tr>
<tr>
<td>4.048</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C31[0][A]</td>
<td>n329_s1/I1</td>
</tr>
<tr>
<td>4.618</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R33C31[0][A]</td>
<td style=" background: #97FFFF;">n329_s1/F</td>
</tr>
<tr>
<td>4.618</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C31[0][A]</td>
<td style=" font-weight:bold;">rotary_value_11_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>keypolling</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>R23C23[0][B]</td>
<td>timer_keypolling/overflow_s0/Q</td>
</tr>
<tr>
<td>11.461</td>
<td>1.461</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C31[0][A]</td>
<td>rotary_value_11_s1/CLK</td>
</tr>
<tr>
<td>11.426</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C31[0][A]</td>
<td>rotary_value_11_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.461, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.941, 61.480%; route: 0.984, 31.171%; tC2Q: 0.232, 7.348%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.461, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.874</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.552</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.426</td>
</tr>
<tr>
<td class="label">From</td>
<td>rotary_value_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>rotary_value_10_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>keypolling:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>keypolling:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>keypolling</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>R23C23[0][B]</td>
<td>timer_keypolling/overflow_s0/Q</td>
</tr>
<tr>
<td>1.461</td>
<td>1.461</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C30[2][A]</td>
<td>rotary_value_0_s1/CLK</td>
</tr>
<tr>
<td>1.693</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R31C30[2][A]</td>
<td style=" font-weight:bold;">rotary_value_0_s1/Q</td>
</tr>
<tr>
<td>2.264</td>
<td>0.571</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C31[0][A]</td>
<td>n210_1_s/I0</td>
</tr>
<tr>
<td>2.813</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R32C31[0][A]</td>
<td style=" background: #97FFFF;">n210_1_s/COUT</td>
</tr>
<tr>
<td>2.813</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R32C31[0][B]</td>
<td>n209_1_s/CIN</td>
</tr>
<tr>
<td>2.848</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R32C31[0][B]</td>
<td style=" background: #97FFFF;">n209_1_s/COUT</td>
</tr>
<tr>
<td>2.848</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C31[1][A]</td>
<td>n208_1_s/CIN</td>
</tr>
<tr>
<td>2.883</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C31[1][A]</td>
<td style=" background: #97FFFF;">n208_1_s/COUT</td>
</tr>
<tr>
<td>2.883</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C31[1][B]</td>
<td>n207_1_s/CIN</td>
</tr>
<tr>
<td>2.919</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C31[1][B]</td>
<td style=" background: #97FFFF;">n207_1_s/COUT</td>
</tr>
<tr>
<td>2.919</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C31[2][A]</td>
<td>n206_1_s/CIN</td>
</tr>
<tr>
<td>2.954</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C31[2][A]</td>
<td style=" background: #97FFFF;">n206_1_s/COUT</td>
</tr>
<tr>
<td>2.954</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C31[2][B]</td>
<td>n205_1_s/CIN</td>
</tr>
<tr>
<td>2.989</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C31[2][B]</td>
<td style=" background: #97FFFF;">n205_1_s/COUT</td>
</tr>
<tr>
<td>2.989</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C32[0][A]</td>
<td>n204_1_s/CIN</td>
</tr>
<tr>
<td>3.024</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C32[0][A]</td>
<td style=" background: #97FFFF;">n204_1_s/COUT</td>
</tr>
<tr>
<td>3.024</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C32[0][B]</td>
<td>n203_1_s/CIN</td>
</tr>
<tr>
<td>3.059</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C32[0][B]</td>
<td style=" background: #97FFFF;">n203_1_s/COUT</td>
</tr>
<tr>
<td>3.059</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C32[1][A]</td>
<td>n202_1_s/CIN</td>
</tr>
<tr>
<td>3.095</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C32[1][A]</td>
<td style=" background: #97FFFF;">n202_1_s/COUT</td>
</tr>
<tr>
<td>3.095</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C32[1][B]</td>
<td>n201_1_s/CIN</td>
</tr>
<tr>
<td>3.130</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C32[1][B]</td>
<td style=" background: #97FFFF;">n201_1_s/COUT</td>
</tr>
<tr>
<td>3.130</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C32[2][A]</td>
<td>n200_1_s/CIN</td>
</tr>
<tr>
<td>3.600</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C32[2][A]</td>
<td style=" background: #97FFFF;">n200_1_s/SUM</td>
</tr>
<tr>
<td>4.090</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C28[0][A]</td>
<td>n330_s1/I1</td>
</tr>
<tr>
<td>4.552</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R32C28[0][A]</td>
<td style=" background: #97FFFF;">n330_s1/F</td>
</tr>
<tr>
<td>4.552</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C28[0][A]</td>
<td style=" font-weight:bold;">rotary_value_10_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>keypolling</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>R23C23[0][B]</td>
<td>timer_keypolling/overflow_s0/Q</td>
</tr>
<tr>
<td>11.461</td>
<td>1.461</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C28[0][A]</td>
<td>rotary_value_10_s1/CLK</td>
</tr>
<tr>
<td>11.426</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C28[0][A]</td>
<td>rotary_value_10_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.461, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.798, 58.170%; route: 1.061, 34.323%; tC2Q: 0.232, 7.507%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.461, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.913</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.513</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.426</td>
</tr>
<tr>
<td class="label">From</td>
<td>antiChatter_rotary1_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rotary_value_15_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>keypolling:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>keypolling:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>keypolling</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>R23C23[0][B]</td>
<td>timer_keypolling/overflow_s0/Q</td>
</tr>
<tr>
<td>1.461</td>
<td>1.461</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C35[0][A]</td>
<td>antiChatter_rotary1_2_s0/CLK</td>
</tr>
<tr>
<td>1.693</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R32C35[0][A]</td>
<td style=" font-weight:bold;">antiChatter_rotary1_2_s0/Q</td>
</tr>
<tr>
<td>1.887</td>
<td>0.194</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C34[3][A]</td>
<td>antiChatter_rotary1_4_s3/I0</td>
</tr>
<tr>
<td>2.457</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R32C34[3][A]</td>
<td style=" background: #97FFFF;">antiChatter_rotary1_4_s3/F</td>
</tr>
<tr>
<td>2.460</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C34[3][B]</td>
<td>n319_s2/I1</td>
</tr>
<tr>
<td>2.922</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R32C34[3][B]</td>
<td style=" background: #97FFFF;">n319_s2/F</td>
</tr>
<tr>
<td>3.094</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C33[3][A]</td>
<td>n319_s5/I2</td>
</tr>
<tr>
<td>3.643</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R32C33[3][A]</td>
<td style=" background: #97FFFF;">n319_s5/F</td>
</tr>
<tr>
<td>4.513</td>
<td>0.870</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C33[2][A]</td>
<td style=" font-weight:bold;">rotary_value_15_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>keypolling</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>R23C23[0][B]</td>
<td>timer_keypolling/overflow_s0/Q</td>
</tr>
<tr>
<td>11.461</td>
<td>1.461</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C33[2][A]</td>
<td>rotary_value_15_s1/CLK</td>
</tr>
<tr>
<td>11.426</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C33[2][A]</td>
<td>rotary_value_15_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.461, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.581, 51.807%; route: 1.239, 40.590%; tC2Q: 0.232, 7.602%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.461, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.915</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.511</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.426</td>
</tr>
<tr>
<td class="label">From</td>
<td>rotary_value_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>rotary_value_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>keypolling:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>keypolling:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>keypolling</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>R23C23[0][B]</td>
<td>timer_keypolling/overflow_s0/Q</td>
</tr>
<tr>
<td>1.461</td>
<td>1.461</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C30[2][A]</td>
<td>rotary_value_0_s1/CLK</td>
</tr>
<tr>
<td>1.693</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R31C30[2][A]</td>
<td style=" font-weight:bold;">rotary_value_0_s1/Q</td>
</tr>
<tr>
<td>2.264</td>
<td>0.571</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C31[0][A]</td>
<td>n210_1_s/I0</td>
</tr>
<tr>
<td>2.813</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R32C31[0][A]</td>
<td style=" background: #97FFFF;">n210_1_s/COUT</td>
</tr>
<tr>
<td>2.813</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R32C31[0][B]</td>
<td>n209_1_s/CIN</td>
</tr>
<tr>
<td>2.848</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R32C31[0][B]</td>
<td style=" background: #97FFFF;">n209_1_s/COUT</td>
</tr>
<tr>
<td>2.848</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C31[1][A]</td>
<td>n208_1_s/CIN</td>
</tr>
<tr>
<td>2.883</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C31[1][A]</td>
<td style=" background: #97FFFF;">n208_1_s/COUT</td>
</tr>
<tr>
<td>2.883</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C31[1][B]</td>
<td>n207_1_s/CIN</td>
</tr>
<tr>
<td>2.919</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C31[1][B]</td>
<td style=" background: #97FFFF;">n207_1_s/COUT</td>
</tr>
<tr>
<td>2.919</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C31[2][A]</td>
<td>n206_1_s/CIN</td>
</tr>
<tr>
<td>2.954</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C31[2][A]</td>
<td style=" background: #97FFFF;">n206_1_s/COUT</td>
</tr>
<tr>
<td>2.954</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C31[2][B]</td>
<td>n205_1_s/CIN</td>
</tr>
<tr>
<td>2.989</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C31[2][B]</td>
<td style=" background: #97FFFF;">n205_1_s/COUT</td>
</tr>
<tr>
<td>2.989</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C32[0][A]</td>
<td>n204_1_s/CIN</td>
</tr>
<tr>
<td>3.024</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C32[0][A]</td>
<td style=" background: #97FFFF;">n204_1_s/COUT</td>
</tr>
<tr>
<td>3.024</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C32[0][B]</td>
<td>n203_1_s/CIN</td>
</tr>
<tr>
<td>3.059</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C32[0][B]</td>
<td style=" background: #97FFFF;">n203_1_s/COUT</td>
</tr>
<tr>
<td>3.059</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C32[1][A]</td>
<td>n202_1_s/CIN</td>
</tr>
<tr>
<td>3.095</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C32[1][A]</td>
<td style=" background: #97FFFF;">n202_1_s/COUT</td>
</tr>
<tr>
<td>3.095</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C32[1][B]</td>
<td>n201_1_s/CIN</td>
</tr>
<tr>
<td>3.565</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C32[1][B]</td>
<td style=" background: #97FFFF;">n201_1_s/SUM</td>
</tr>
<tr>
<td>3.962</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C30[1][B]</td>
<td>n331_s1/I1</td>
</tr>
<tr>
<td>4.511</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R32C30[1][B]</td>
<td style=" background: #97FFFF;">n331_s1/F</td>
</tr>
<tr>
<td>4.511</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C30[1][B]</td>
<td style=" font-weight:bold;">rotary_value_9_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>keypolling</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>R23C23[0][B]</td>
<td>timer_keypolling/overflow_s0/Q</td>
</tr>
<tr>
<td>11.461</td>
<td>1.461</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C30[1][B]</td>
<td>rotary_value_9_s1/CLK</td>
</tr>
<tr>
<td>11.426</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C30[1][B]</td>
<td>rotary_value_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.461, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.850, 60.652%; route: 0.968, 31.740%; tC2Q: 0.232, 7.608%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.461, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.045</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.381</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.426</td>
</tr>
<tr>
<td class="label">From</td>
<td>antiChatter_rotary1_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rotary_value_10_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>keypolling:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>keypolling:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>keypolling</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>R23C23[0][B]</td>
<td>timer_keypolling/overflow_s0/Q</td>
</tr>
<tr>
<td>1.461</td>
<td>1.461</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C35[0][A]</td>
<td>antiChatter_rotary1_2_s0/CLK</td>
</tr>
<tr>
<td>1.693</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R32C35[0][A]</td>
<td style=" font-weight:bold;">antiChatter_rotary1_2_s0/Q</td>
</tr>
<tr>
<td>1.887</td>
<td>0.194</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C34[3][A]</td>
<td>antiChatter_rotary1_4_s3/I0</td>
</tr>
<tr>
<td>2.457</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R32C34[3][A]</td>
<td style=" background: #97FFFF;">antiChatter_rotary1_4_s3/F</td>
</tr>
<tr>
<td>2.460</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C34[3][B]</td>
<td>n319_s2/I1</td>
</tr>
<tr>
<td>2.922</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R32C34[3][B]</td>
<td style=" background: #97FFFF;">n319_s2/F</td>
</tr>
<tr>
<td>3.094</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C33[3][A]</td>
<td>n319_s5/I2</td>
</tr>
<tr>
<td>3.643</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R32C33[3][A]</td>
<td style=" background: #97FFFF;">n319_s5/F</td>
</tr>
<tr>
<td>4.381</td>
<td>0.738</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C28[0][A]</td>
<td style=" font-weight:bold;">rotary_value_10_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>keypolling</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>R23C23[0][B]</td>
<td>timer_keypolling/overflow_s0/Q</td>
</tr>
<tr>
<td>11.461</td>
<td>1.461</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C28[0][A]</td>
<td>rotary_value_10_s1/CLK</td>
</tr>
<tr>
<td>11.426</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C28[0][A]</td>
<td>rotary_value_10_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.461, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.581, 54.138%; route: 1.107, 37.918%; tC2Q: 0.232, 7.944%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.461, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.048</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.378</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.426</td>
</tr>
<tr>
<td class="label">From</td>
<td>antiChatter_rotary1_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rotary_value_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>keypolling:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>keypolling:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>keypolling</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>R23C23[0][B]</td>
<td>timer_keypolling/overflow_s0/Q</td>
</tr>
<tr>
<td>1.461</td>
<td>1.461</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C35[0][A]</td>
<td>antiChatter_rotary1_2_s0/CLK</td>
</tr>
<tr>
<td>1.693</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R32C35[0][A]</td>
<td style=" font-weight:bold;">antiChatter_rotary1_2_s0/Q</td>
</tr>
<tr>
<td>1.887</td>
<td>0.194</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C34[3][A]</td>
<td>antiChatter_rotary1_4_s3/I0</td>
</tr>
<tr>
<td>2.457</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R32C34[3][A]</td>
<td style=" background: #97FFFF;">antiChatter_rotary1_4_s3/F</td>
</tr>
<tr>
<td>2.460</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C34[3][B]</td>
<td>n319_s2/I1</td>
</tr>
<tr>
<td>2.922</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R32C34[3][B]</td>
<td style=" background: #97FFFF;">n319_s2/F</td>
</tr>
<tr>
<td>3.094</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C33[3][A]</td>
<td>n319_s5/I2</td>
</tr>
<tr>
<td>3.643</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R32C33[3][A]</td>
<td style=" background: #97FFFF;">n319_s5/F</td>
</tr>
<tr>
<td>4.378</td>
<td>0.735</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C30[2][A]</td>
<td style=" font-weight:bold;">rotary_value_0_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>keypolling</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>R23C23[0][B]</td>
<td>timer_keypolling/overflow_s0/Q</td>
</tr>
<tr>
<td>11.461</td>
<td>1.461</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C30[2][A]</td>
<td>rotary_value_0_s1/CLK</td>
</tr>
<tr>
<td>11.426</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C30[2][A]</td>
<td>rotary_value_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.461, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.581, 54.206%; route: 1.104, 37.839%; tC2Q: 0.232, 7.954%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.461, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.296</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_instance3/counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>timer_instance3/counter_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>68</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C23[0][A]</td>
<td>timer_instance3/counter_0_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R30C23[0][A]</td>
<td style=" font-weight:bold;">timer_instance3/counter_0_s0/Q</td>
</tr>
<tr>
<td>1.064</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C23[0][A]</td>
<td>timer_instance3/n55_s2/I0</td>
</tr>
<tr>
<td>1.296</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R30C23[0][A]</td>
<td style=" background: #97FFFF;">timer_instance3/n55_s2/F</td>
</tr>
<tr>
<td>1.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C23[0][A]</td>
<td style=" font-weight:bold;">timer_instance3/counter_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>68</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C23[0][A]</td>
<td>timer_instance3/counter_0_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C23[0][A]</td>
<td>timer_instance3/counter_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.296</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_instance3/counter_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>timer_instance3/counter_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>68</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C24[1][A]</td>
<td>timer_instance3/counter_2_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R30C24[1][A]</td>
<td style=" font-weight:bold;">timer_instance3/counter_2_s0/Q</td>
</tr>
<tr>
<td>1.064</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C24[1][A]</td>
<td>timer_instance3/n53_s/I1</td>
</tr>
<tr>
<td>1.296</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R30C24[1][A]</td>
<td style=" background: #97FFFF;">timer_instance3/n53_s/SUM</td>
</tr>
<tr>
<td>1.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C24[1][A]</td>
<td style=" font-weight:bold;">timer_instance3/counter_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>68</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C24[1][A]</td>
<td>timer_instance3/counter_2_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C24[1][A]</td>
<td>timer_instance3/counter_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.296</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_instance3/counter_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>timer_instance3/counter_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>68</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C25[0][A]</td>
<td>timer_instance3/counter_6_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R30C25[0][A]</td>
<td style=" font-weight:bold;">timer_instance3/counter_6_s0/Q</td>
</tr>
<tr>
<td>1.064</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C25[0][A]</td>
<td>timer_instance3/n49_s/I1</td>
</tr>
<tr>
<td>1.296</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R30C25[0][A]</td>
<td style=" background: #97FFFF;">timer_instance3/n49_s/SUM</td>
</tr>
<tr>
<td>1.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C25[0][A]</td>
<td style=" font-weight:bold;">timer_instance3/counter_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>68</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C25[0][A]</td>
<td>timer_instance3/counter_6_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C25[0][A]</td>
<td>timer_instance3/counter_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.296</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_instance3/counter_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>timer_instance3/counter_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>68</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C25[1][A]</td>
<td>timer_instance3/counter_8_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R30C25[1][A]</td>
<td style=" font-weight:bold;">timer_instance3/counter_8_s0/Q</td>
</tr>
<tr>
<td>1.064</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C25[1][A]</td>
<td>timer_instance3/n47_s/I1</td>
</tr>
<tr>
<td>1.296</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R30C25[1][A]</td>
<td style=" background: #97FFFF;">timer_instance3/n47_s/SUM</td>
</tr>
<tr>
<td>1.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C25[1][A]</td>
<td style=" font-weight:bold;">timer_instance3/counter_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>68</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C25[1][A]</td>
<td>timer_instance3/counter_8_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C25[1][A]</td>
<td>timer_instance3/counter_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.296</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_instance3/counter_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>timer_instance3/counter_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>68</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C26[0][A]</td>
<td>timer_instance3/counter_12_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R30C26[0][A]</td>
<td style=" font-weight:bold;">timer_instance3/counter_12_s0/Q</td>
</tr>
<tr>
<td>1.064</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C26[0][A]</td>
<td>timer_instance3/n43_s/I1</td>
</tr>
<tr>
<td>1.296</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R30C26[0][A]</td>
<td style=" background: #97FFFF;">timer_instance3/n43_s/SUM</td>
</tr>
<tr>
<td>1.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C26[0][A]</td>
<td style=" font-weight:bold;">timer_instance3/counter_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>68</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C26[0][A]</td>
<td>timer_instance3/counter_12_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C26[0][A]</td>
<td>timer_instance3/counter_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.296</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_instance3/counter_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>timer_instance3/counter_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>68</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C26[1][A]</td>
<td>timer_instance3/counter_14_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R30C26[1][A]</td>
<td style=" font-weight:bold;">timer_instance3/counter_14_s0/Q</td>
</tr>
<tr>
<td>1.064</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C26[1][A]</td>
<td>timer_instance3/n41_s/I1</td>
</tr>
<tr>
<td>1.296</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R30C26[1][A]</td>
<td style=" background: #97FFFF;">timer_instance3/n41_s/SUM</td>
</tr>
<tr>
<td>1.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C26[1][A]</td>
<td style=" font-weight:bold;">timer_instance3/counter_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>68</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C26[1][A]</td>
<td>timer_instance3/counter_14_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C26[1][A]</td>
<td>timer_instance3/counter_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.296</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_swpolling/counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>timer_swpolling/counter_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>68</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C24[0][A]</td>
<td>timer_swpolling/counter_0_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R29C24[0][A]</td>
<td style=" font-weight:bold;">timer_swpolling/counter_0_s0/Q</td>
</tr>
<tr>
<td>1.064</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C24[0][A]</td>
<td>timer_swpolling/n55_s2/I0</td>
</tr>
<tr>
<td>1.296</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C24[0][A]</td>
<td style=" background: #97FFFF;">timer_swpolling/n55_s2/F</td>
</tr>
<tr>
<td>1.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C24[0][A]</td>
<td style=" font-weight:bold;">timer_swpolling/counter_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>68</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C24[0][A]</td>
<td>timer_swpolling/counter_0_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C24[0][A]</td>
<td>timer_swpolling/counter_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.296</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_swpolling/counter_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>timer_swpolling/counter_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>68</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C24[1][A]</td>
<td>timer_swpolling/counter_2_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R26C24[1][A]</td>
<td style=" font-weight:bold;">timer_swpolling/counter_2_s0/Q</td>
</tr>
<tr>
<td>1.064</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C24[1][A]</td>
<td>timer_swpolling/n53_s/I1</td>
</tr>
<tr>
<td>1.296</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C24[1][A]</td>
<td style=" background: #97FFFF;">timer_swpolling/n53_s/SUM</td>
</tr>
<tr>
<td>1.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C24[1][A]</td>
<td style=" font-weight:bold;">timer_swpolling/counter_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>68</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C24[1][A]</td>
<td>timer_swpolling/counter_2_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C24[1][A]</td>
<td>timer_swpolling/counter_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.296</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_swpolling/counter_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>timer_swpolling/counter_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>68</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C25[0][A]</td>
<td>timer_swpolling/counter_6_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R26C25[0][A]</td>
<td style=" font-weight:bold;">timer_swpolling/counter_6_s0/Q</td>
</tr>
<tr>
<td>1.064</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C25[0][A]</td>
<td>timer_swpolling/n49_s/I1</td>
</tr>
<tr>
<td>1.296</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C25[0][A]</td>
<td style=" background: #97FFFF;">timer_swpolling/n49_s/SUM</td>
</tr>
<tr>
<td>1.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C25[0][A]</td>
<td style=" font-weight:bold;">timer_swpolling/counter_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>68</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C25[0][A]</td>
<td>timer_swpolling/counter_6_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C25[0][A]</td>
<td>timer_swpolling/counter_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.296</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_swpolling/counter_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>timer_swpolling/counter_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>68</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C25[1][A]</td>
<td>timer_swpolling/counter_8_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R26C25[1][A]</td>
<td style=" font-weight:bold;">timer_swpolling/counter_8_s0/Q</td>
</tr>
<tr>
<td>1.064</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C25[1][A]</td>
<td>timer_swpolling/n47_s/I1</td>
</tr>
<tr>
<td>1.296</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C25[1][A]</td>
<td style=" background: #97FFFF;">timer_swpolling/n47_s/SUM</td>
</tr>
<tr>
<td>1.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C25[1][A]</td>
<td style=" font-weight:bold;">timer_swpolling/counter_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>68</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C25[1][A]</td>
<td>timer_swpolling/counter_8_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C25[1][A]</td>
<td>timer_swpolling/counter_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.296</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_swpolling/counter_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>timer_swpolling/counter_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>68</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C26[0][A]</td>
<td>timer_swpolling/counter_12_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R26C26[0][A]</td>
<td style=" font-weight:bold;">timer_swpolling/counter_12_s0/Q</td>
</tr>
<tr>
<td>1.064</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C26[0][A]</td>
<td>timer_swpolling/n43_s/I1</td>
</tr>
<tr>
<td>1.296</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C26[0][A]</td>
<td style=" background: #97FFFF;">timer_swpolling/n43_s/SUM</td>
</tr>
<tr>
<td>1.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C26[0][A]</td>
<td style=" font-weight:bold;">timer_swpolling/counter_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>68</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C26[0][A]</td>
<td>timer_swpolling/counter_12_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C26[0][A]</td>
<td>timer_swpolling/counter_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.296</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_swpolling/counter_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>timer_swpolling/counter_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>68</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C26[1][A]</td>
<td>timer_swpolling/counter_14_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R26C26[1][A]</td>
<td style=" font-weight:bold;">timer_swpolling/counter_14_s0/Q</td>
</tr>
<tr>
<td>1.064</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C26[1][A]</td>
<td>timer_swpolling/n41_s/I1</td>
</tr>
<tr>
<td>1.296</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C26[1][A]</td>
<td style=" background: #97FFFF;">timer_swpolling/n41_s/SUM</td>
</tr>
<tr>
<td>1.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C26[1][A]</td>
<td style=" font-weight:bold;">timer_swpolling/counter_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>68</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C26[1][A]</td>
<td>timer_swpolling/counter_14_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C26[1][A]</td>
<td>timer_swpolling/counter_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.296</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_keypolling/counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>timer_keypolling/counter_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>68</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C23[0][A]</td>
<td>timer_keypolling/counter_0_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R24C23[0][A]</td>
<td style=" font-weight:bold;">timer_keypolling/counter_0_s0/Q</td>
</tr>
<tr>
<td>1.064</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C23[0][A]</td>
<td>timer_keypolling/n55_s2/I0</td>
</tr>
<tr>
<td>1.296</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C23[0][A]</td>
<td style=" background: #97FFFF;">timer_keypolling/n55_s2/F</td>
</tr>
<tr>
<td>1.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C23[0][A]</td>
<td style=" font-weight:bold;">timer_keypolling/counter_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>68</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C23[0][A]</td>
<td>timer_keypolling/counter_0_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C23[0][A]</td>
<td>timer_keypolling/counter_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.296</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_keypolling/counter_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>timer_keypolling/counter_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>68</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C24[1][A]</td>
<td>timer_keypolling/counter_2_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R23C24[1][A]</td>
<td style=" font-weight:bold;">timer_keypolling/counter_2_s0/Q</td>
</tr>
<tr>
<td>1.064</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C24[1][A]</td>
<td>timer_keypolling/n53_s/I1</td>
</tr>
<tr>
<td>1.296</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C24[1][A]</td>
<td style=" background: #97FFFF;">timer_keypolling/n53_s/SUM</td>
</tr>
<tr>
<td>1.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C24[1][A]</td>
<td style=" font-weight:bold;">timer_keypolling/counter_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>68</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C24[1][A]</td>
<td>timer_keypolling/counter_2_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C24[1][A]</td>
<td>timer_keypolling/counter_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.296</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_keypolling/counter_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>timer_keypolling/counter_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>68</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C25[0][A]</td>
<td>timer_keypolling/counter_6_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R23C25[0][A]</td>
<td style=" font-weight:bold;">timer_keypolling/counter_6_s0/Q</td>
</tr>
<tr>
<td>1.064</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C25[0][A]</td>
<td>timer_keypolling/n49_s/I1</td>
</tr>
<tr>
<td>1.296</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C25[0][A]</td>
<td style=" background: #97FFFF;">timer_keypolling/n49_s/SUM</td>
</tr>
<tr>
<td>1.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C25[0][A]</td>
<td style=" font-weight:bold;">timer_keypolling/counter_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>68</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C25[0][A]</td>
<td>timer_keypolling/counter_6_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C25[0][A]</td>
<td>timer_keypolling/counter_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.296</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_keypolling/counter_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>timer_keypolling/counter_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>68</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C25[1][A]</td>
<td>timer_keypolling/counter_8_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R23C25[1][A]</td>
<td style=" font-weight:bold;">timer_keypolling/counter_8_s0/Q</td>
</tr>
<tr>
<td>1.064</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C25[1][A]</td>
<td>timer_keypolling/n47_s/I1</td>
</tr>
<tr>
<td>1.296</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C25[1][A]</td>
<td style=" background: #97FFFF;">timer_keypolling/n47_s/SUM</td>
</tr>
<tr>
<td>1.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C25[1][A]</td>
<td style=" font-weight:bold;">timer_keypolling/counter_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>68</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C25[1][A]</td>
<td>timer_keypolling/counter_8_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C25[1][A]</td>
<td>timer_keypolling/counter_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.296</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_keypolling/counter_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>timer_keypolling/counter_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>68</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C26[0][A]</td>
<td>timer_keypolling/counter_12_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R23C26[0][A]</td>
<td style=" font-weight:bold;">timer_keypolling/counter_12_s0/Q</td>
</tr>
<tr>
<td>1.064</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C26[0][A]</td>
<td>timer_keypolling/n43_s/I1</td>
</tr>
<tr>
<td>1.296</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C26[0][A]</td>
<td style=" background: #97FFFF;">timer_keypolling/n43_s/SUM</td>
</tr>
<tr>
<td>1.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C26[0][A]</td>
<td style=" font-weight:bold;">timer_keypolling/counter_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>68</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C26[0][A]</td>
<td>timer_keypolling/counter_12_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C26[0][A]</td>
<td>timer_keypolling/counter_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.296</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_keypolling/counter_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>timer_keypolling/counter_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>68</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C26[1][A]</td>
<td>timer_keypolling/counter_14_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R23C26[1][A]</td>
<td style=" font-weight:bold;">timer_keypolling/counter_14_s0/Q</td>
</tr>
<tr>
<td>1.064</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C26[1][A]</td>
<td>timer_keypolling/n41_s/I1</td>
</tr>
<tr>
<td>1.296</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C26[1][A]</td>
<td style=" background: #97FFFF;">timer_keypolling/n41_s/SUM</td>
</tr>
<tr>
<td>1.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C26[1][A]</td>
<td style=" font-weight:bold;">timer_keypolling/counter_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>68</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C26[1][A]</td>
<td>timer_keypolling/counter_14_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C26[1][A]</td>
<td>timer_keypolling/counter_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.296</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_instance/counter_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>timer_instance/counter_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>68</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C27[1][A]</td>
<td>timer_instance/counter_2_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R25C27[1][A]</td>
<td style=" font-weight:bold;">timer_instance/counter_2_s0/Q</td>
</tr>
<tr>
<td>1.064</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C27[1][A]</td>
<td>timer_instance/n53_s/I1</td>
</tr>
<tr>
<td>1.296</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C27[1][A]</td>
<td style=" background: #97FFFF;">timer_instance/n53_s/SUM</td>
</tr>
<tr>
<td>1.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C27[1][A]</td>
<td style=" font-weight:bold;">timer_instance/counter_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>68</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C27[1][A]</td>
<td>timer_instance/counter_2_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C27[1][A]</td>
<td>timer_instance/counter_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.296</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_instance/counter_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>timer_instance/counter_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>68</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C29[0][A]</td>
<td>timer_instance/counter_12_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R25C29[0][A]</td>
<td style=" font-weight:bold;">timer_instance/counter_12_s0/Q</td>
</tr>
<tr>
<td>1.064</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C29[0][A]</td>
<td>timer_instance/n43_s/I1</td>
</tr>
<tr>
<td>1.296</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C29[0][A]</td>
<td style=" background: #97FFFF;">timer_instance/n43_s/SUM</td>
</tr>
<tr>
<td>1.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C29[0][A]</td>
<td style=" font-weight:bold;">timer_instance/counter_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>68</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C29[0][A]</td>
<td>timer_instance/counter_12_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C29[0][A]</td>
<td>timer_instance/counter_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.296</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_instance/counter_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>timer_instance/counter_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>68</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C29[1][A]</td>
<td>timer_instance/counter_14_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R25C29[1][A]</td>
<td style=" font-weight:bold;">timer_instance/counter_14_s0/Q</td>
</tr>
<tr>
<td>1.064</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C29[1][A]</td>
<td>timer_instance/n41_s/I1</td>
</tr>
<tr>
<td>1.296</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C29[1][A]</td>
<td style=" background: #97FFFF;">timer_instance/n41_s/SUM</td>
</tr>
<tr>
<td>1.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C29[1][A]</td>
<td style=" font-weight:bold;">timer_instance/counter_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>68</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C29[1][A]</td>
<td>timer_instance/counter_14_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C29[1][A]</td>
<td>timer_instance/counter_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.297</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_instance/counter_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>timer_instance/counter_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>68</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C28[0][A]</td>
<td>timer_instance/counter_6_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R25C28[0][A]</td>
<td style=" font-weight:bold;">timer_instance/counter_6_s0/Q</td>
</tr>
<tr>
<td>1.065</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C28[0][A]</td>
<td>timer_instance/n49_s/I1</td>
</tr>
<tr>
<td>1.297</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C28[0][A]</td>
<td style=" background: #97FFFF;">timer_instance/n49_s/SUM</td>
</tr>
<tr>
<td>1.297</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C28[0][A]</td>
<td style=" font-weight:bold;">timer_instance/counter_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>68</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C28[0][A]</td>
<td>timer_instance/counter_6_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C28[0][A]</td>
<td>timer_instance/counter_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.297</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>timer_instance/counter_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>timer_instance/counter_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>68</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C28[1][A]</td>
<td>timer_instance/counter_8_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R25C28[1][A]</td>
<td style=" font-weight:bold;">timer_instance/counter_8_s0/Q</td>
</tr>
<tr>
<td>1.065</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C28[1][A]</td>
<td>timer_instance/n47_s/I1</td>
</tr>
<tr>
<td>1.297</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C28[1][A]</td>
<td style=" background: #97FFFF;">timer_instance/n47_s/SUM</td>
</tr>
<tr>
<td>1.297</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C28[1][A]</td>
<td style=" font-weight:bold;">timer_instance/counter_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>68</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C28[1][A]</td>
<td>timer_instance/counter_8_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C28[1][A]</td>
<td>timer_instance/counter_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.478</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.051</td>
</tr>
<tr>
<td class="label">From</td>
<td>antiChatter_slide_3_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>antiChatter_slide_3_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>keypolling:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>keypolling:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>keypolling</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>R23C23[0][B]</td>
<td>timer_keypolling/overflow_s0/Q</td>
</tr>
<tr>
<td>1.040</td>
<td>1.040</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C34[1][A]</td>
<td>antiChatter_slide_3_s2/CLK</td>
</tr>
<tr>
<td>1.242</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R31C34[1][A]</td>
<td style=" font-weight:bold;">antiChatter_slide_3_s2/Q</td>
</tr>
<tr>
<td>1.246</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C34[1][A]</td>
<td>n274_s5/I0</td>
</tr>
<tr>
<td>1.478</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R31C34[1][A]</td>
<td style=" background: #97FFFF;">n274_s5/F</td>
</tr>
<tr>
<td>1.478</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C34[1][A]</td>
<td style=" font-weight:bold;">antiChatter_slide_3_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>keypolling</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>R23C23[0][B]</td>
<td>timer_keypolling/overflow_s0/Q</td>
</tr>
<tr>
<td>1.040</td>
<td>1.040</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C34[1][A]</td>
<td>antiChatter_slide_3_s2/CLK</td>
</tr>
<tr>
<td>1.051</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C34[1][A]</td>
<td>antiChatter_slide_3_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.040, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.040, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.030</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.604</td>
</tr>
<tr>
<td class="label">From</td>
<td>upper_counter_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>upper_counter_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>upper_speaker:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>upper_speaker:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>upper_speaker</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5</td>
<td>R30C23[0][B]</td>
<td>timer_instance3/overflow_s0/Q</td>
</tr>
<tr>
<td>0.593</td>
<td>0.593</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C25[1][A]</td>
<td>upper_counter_2_s1/CLK</td>
</tr>
<tr>
<td>0.795</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R31C25[1][A]</td>
<td style=" font-weight:bold;">upper_counter_2_s1/Q</td>
</tr>
<tr>
<td>0.798</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C25[1][A]</td>
<td>n442_s2/I1</td>
</tr>
<tr>
<td>1.030</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R31C25[1][A]</td>
<td style=" background: #97FFFF;">n442_s2/F</td>
</tr>
<tr>
<td>1.030</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C25[1][A]</td>
<td style=" font-weight:bold;">upper_counter_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>upper_speaker</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5</td>
<td>R30C23[0][B]</td>
<td>timer_instance3/overflow_s0/Q</td>
</tr>
<tr>
<td>0.593</td>
<td>0.593</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C25[1][A]</td>
<td>upper_counter_2_s1/CLK</td>
</tr>
<tr>
<td>0.604</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C25[1][A]</td>
<td>upper_counter_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.593, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.593, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.288</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.288</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>keypolling</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>antiChatter_rotary1_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>keypolling</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>timer_keypolling/overflow_s0/Q</td>
</tr>
<tr>
<td>6.753</td>
<td>1.753</td>
<td>tNET</td>
<td>FF</td>
<td>antiChatter_rotary1_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>keypolling</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>timer_keypolling/overflow_s0/Q</td>
</tr>
<tr>
<td>11.040</td>
<td>1.040</td>
<td>tNET</td>
<td>RR</td>
<td>antiChatter_rotary1_3_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.288</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.288</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>keypolling</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>antiChatter_rotary1_4_s5</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>keypolling</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>timer_keypolling/overflow_s0/Q</td>
</tr>
<tr>
<td>6.753</td>
<td>1.753</td>
<td>tNET</td>
<td>FF</td>
<td>antiChatter_rotary1_4_s5/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>keypolling</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>timer_keypolling/overflow_s0/Q</td>
</tr>
<tr>
<td>11.040</td>
<td>1.040</td>
<td>tNET</td>
<td>RR</td>
<td>antiChatter_rotary1_4_s5/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.288</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.288</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>keypolling</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>antiChatter_slide_3_s2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>keypolling</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>timer_keypolling/overflow_s0/Q</td>
</tr>
<tr>
<td>6.753</td>
<td>1.753</td>
<td>tNET</td>
<td>FF</td>
<td>antiChatter_slide_3_s2/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>keypolling</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>timer_keypolling/overflow_s0/Q</td>
</tr>
<tr>
<td>11.040</td>
<td>1.040</td>
<td>tNET</td>
<td>RR</td>
<td>antiChatter_slide_3_s2/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.288</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.288</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>keypolling</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>nanaseg/segment_led_inst/digit_selector_0_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>keypolling</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>timer_keypolling/overflow_s0/Q</td>
</tr>
<tr>
<td>6.753</td>
<td>1.753</td>
<td>tNET</td>
<td>FF</td>
<td>nanaseg/segment_led_inst/digit_selector_0_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>keypolling</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>timer_keypolling/overflow_s0/Q</td>
</tr>
<tr>
<td>11.040</td>
<td>1.040</td>
<td>tNET</td>
<td>RR</td>
<td>nanaseg/segment_led_inst/digit_selector_0_s1/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.288</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.288</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>keypolling</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>nanaseg/segment_led_inst/segment_out_3_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>keypolling</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>timer_keypolling/overflow_s0/Q</td>
</tr>
<tr>
<td>6.753</td>
<td>1.753</td>
<td>tNET</td>
<td>FF</td>
<td>nanaseg/segment_led_inst/segment_out_3_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>keypolling</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>timer_keypolling/overflow_s0/Q</td>
</tr>
<tr>
<td>11.040</td>
<td>1.040</td>
<td>tNET</td>
<td>RR</td>
<td>nanaseg/segment_led_inst/segment_out_3_s1/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.288</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.288</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>keypolling</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>nanaseg/segment_led_inst/segment_out_1_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>keypolling</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>timer_keypolling/overflow_s0/Q</td>
</tr>
<tr>
<td>6.753</td>
<td>1.753</td>
<td>tNET</td>
<td>FF</td>
<td>nanaseg/segment_led_inst/segment_out_1_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>keypolling</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>timer_keypolling/overflow_s0/Q</td>
</tr>
<tr>
<td>11.040</td>
<td>1.040</td>
<td>tNET</td>
<td>RR</td>
<td>nanaseg/segment_led_inst/segment_out_1_s1/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.288</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.288</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>keypolling</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>nanaseg/segment_led_inst/segment_out_0_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>keypolling</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>timer_keypolling/overflow_s0/Q</td>
</tr>
<tr>
<td>6.753</td>
<td>1.753</td>
<td>tNET</td>
<td>FF</td>
<td>nanaseg/segment_led_inst/segment_out_0_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>keypolling</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>timer_keypolling/overflow_s0/Q</td>
</tr>
<tr>
<td>11.040</td>
<td>1.040</td>
<td>tNET</td>
<td>RR</td>
<td>nanaseg/segment_led_inst/segment_out_0_s1/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.288</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.288</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>keypolling</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>nanaseg/segment_led_inst/segment_out_2_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>keypolling</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>timer_keypolling/overflow_s0/Q</td>
</tr>
<tr>
<td>6.753</td>
<td>1.753</td>
<td>tNET</td>
<td>FF</td>
<td>nanaseg/segment_led_inst/segment_out_2_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>keypolling</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>timer_keypolling/overflow_s0/Q</td>
</tr>
<tr>
<td>11.040</td>
<td>1.040</td>
<td>tNET</td>
<td>RR</td>
<td>nanaseg/segment_led_inst/segment_out_2_s1/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.288</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.288</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>keypolling</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>nanaseg/segment_led_inst/segment_out_6_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>keypolling</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>timer_keypolling/overflow_s0/Q</td>
</tr>
<tr>
<td>6.753</td>
<td>1.753</td>
<td>tNET</td>
<td>FF</td>
<td>nanaseg/segment_led_inst/segment_out_6_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>keypolling</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>timer_keypolling/overflow_s0/Q</td>
</tr>
<tr>
<td>11.040</td>
<td>1.040</td>
<td>tNET</td>
<td>RR</td>
<td>nanaseg/segment_led_inst/segment_out_6_s1/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.288</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.288</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>keypolling</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>nanaseg/segment_led_inst/segment_out_5_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>keypolling</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>timer_keypolling/overflow_s0/Q</td>
</tr>
<tr>
<td>6.753</td>
<td>1.753</td>
<td>tNET</td>
<td>FF</td>
<td>nanaseg/segment_led_inst/segment_out_5_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>keypolling</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>timer_keypolling/overflow_s0/Q</td>
</tr>
<tr>
<td>11.040</td>
<td>1.040</td>
<td>tNET</td>
<td>RR</td>
<td>nanaseg/segment_led_inst/segment_out_5_s1/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>68</td>
<td>clk_d</td>
<td>6.748</td>
<td>0.261</td>
</tr>
<tr>
<td>38</td>
<td>keypolling</td>
<td>-14.032</td>
<td>1.753</td>
</tr>
<tr>
<td>17</td>
<td>n21_3</td>
<td>7.495</td>
<td>0.442</td>
</tr>
<tr>
<td>17</td>
<td>n44_3</td>
<td>-2.265</td>
<td>0.982</td>
</tr>
<tr>
<td>17</td>
<td>n21_3</td>
<td>7.263</td>
<td>0.531</td>
</tr>
<tr>
<td>17</td>
<td>n21_10</td>
<td>7.680</td>
<td>0.428</td>
</tr>
<tr>
<td>16</td>
<td>swpolling</td>
<td>-14.052</td>
<td>1.166</td>
</tr>
<tr>
<td>16</td>
<td>n319_11</td>
<td>6.913</td>
<td>1.058</td>
</tr>
<tr>
<td>14</td>
<td>n46_3</td>
<td>3.634</td>
<td>1.131</td>
</tr>
<tr>
<td>13</td>
<td>ROW2_d[4]</td>
<td>5.565</td>
<td>1.353</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R25C28</td>
<td>84.72%</td>
</tr>
<tr>
<td>R23C25</td>
<td>80.56%</td>
</tr>
<tr>
<td>R31C34</td>
<td>80.56%</td>
</tr>
<tr>
<td>R26C25</td>
<td>80.56%</td>
</tr>
<tr>
<td>R31C28</td>
<td>79.17%</td>
</tr>
<tr>
<td>R31C30</td>
<td>79.17%</td>
</tr>
<tr>
<td>R31C29</td>
<td>77.78%</td>
</tr>
<tr>
<td>R30C25</td>
<td>77.78%</td>
</tr>
<tr>
<td>R24C27</td>
<td>76.39%</td>
</tr>
<tr>
<td>R32C29</td>
<td>76.39%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
