# VLSI Design Compiler Automation + Visualization Project

## Components:
- `rtl/` - RTL Verilog files (e.g., alu.v)
- `constraints/` - SDC generated by Jinja2
- `tcl/` - TCL scripts for DC/Vivado synthesis
- `scripts/`:
  - `sdc_generator.py`: Generate .sdc from template
  - `parse_reports.py`: Parse synthesis reports using Pandas
  - `plot_utilization.py`: Plot results using Matplotlib
- `reports/` - Output of synthesis
- `plots/` - Graphs and visuals

## How to Use:
1. Generate SDC:
   ```
   python scripts/sdc_generator.py
   ```

2. Run synthesis using your EDA tool (DC or Vivado)

3. Parse reports:
   ```
   python scripts/parse_reports.py
   ```

4. Visualize:
   ```
   python scripts/plot_utilization.py
   ```

## Requirements:
- Python 3.x
- Jinja2
- Pandas
- Matplotlib