# Generated by Yosys 0.62+39 (git sha1 131911291-dirty, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC)
autoidx 3
attribute \cells_not_processed 1
attribute \src "dut.sv:1.1-10.10"
attribute \dynports 1
module \mul
  parameter \X_WIDTH 6
  parameter \Y_WIDTH 6
  parameter \A_WIDTH 12
  attribute \src "dut.sv:4.25-4.26"
  wire width 6 input 1 \x
  attribute \src "dut.sv:5.25-5.26"
  wire width 6 input 2 \y
  attribute \src "dut.sv:7.26-7.27"
  wire width 12 output 3 \A
  wire width 12 $auto$expression.cpp:2127:import_operation$1
  cell $mul $mul$dut.sv:9$2
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 12
    connect \A \x
    connect \B \y
    connect \Y $auto$expression.cpp:2127:import_operation$1
  end
  connect \A $auto$expression.cpp:2127:import_operation$1
end
