ARM GAS  C:\Users\xhex8\AppData\Local\Temp\ccTitx7p.s 			page 1


   1              		.cpu cortex-m0
   2              		.arch armv6s-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 0
  12              		.eabi_attribute 18, 4
  13              		.file	"system_stm32c0xx.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.file 1 "Core/Src/system_stm32c0xx.c"
  18              		.section	.text.SystemInit,"ax",%progbits
  19              		.align	1
  20              		.global	SystemInit
  21              		.syntax unified
  22              		.code	16
  23              		.thumb_func
  25              	SystemInit:
  26              	.LFB214:
   1:Core/Src/system_stm32c0xx.c **** /**
   2:Core/Src/system_stm32c0xx.c ****   ******************************************************************************
   3:Core/Src/system_stm32c0xx.c ****   * @file    system_stm32c0xx.c
   4:Core/Src/system_stm32c0xx.c ****   * @author  MCD Application Team
   5:Core/Src/system_stm32c0xx.c ****   * @brief   CMSIS Cortex-M0+ Device Peripheral Access Layer System Source File
   6:Core/Src/system_stm32c0xx.c ****   *
   7:Core/Src/system_stm32c0xx.c ****   *   This file provides two functions and one global variable to be called from
   8:Core/Src/system_stm32c0xx.c ****   *   user application:
   9:Core/Src/system_stm32c0xx.c ****   *      - SystemInit(): This function is called at startup just after reset and
  10:Core/Src/system_stm32c0xx.c ****   *                      before branch to main program. This call is made inside
  11:Core/Src/system_stm32c0xx.c ****   *                      the "startup_stm32c0xx.s" file.
  12:Core/Src/system_stm32c0xx.c ****   *
  13:Core/Src/system_stm32c0xx.c ****   *      - SystemCoreClock variable: Contains the core clock (HCLK), it can be used
  14:Core/Src/system_stm32c0xx.c ****   *                                  by the user application to setup the SysTick
  15:Core/Src/system_stm32c0xx.c ****   *                                  timer or configure other parameters.
  16:Core/Src/system_stm32c0xx.c ****   *
  17:Core/Src/system_stm32c0xx.c ****   *      - SystemCoreClockUpdate(): Updates the variable SystemCoreClock and must
  18:Core/Src/system_stm32c0xx.c ****   *                                 be called whenever the core clock is changed
  19:Core/Src/system_stm32c0xx.c ****   *                                 during program execution.
  20:Core/Src/system_stm32c0xx.c ****   *
  21:Core/Src/system_stm32c0xx.c ****   ******************************************************************************
  22:Core/Src/system_stm32c0xx.c ****   * @attention
  23:Core/Src/system_stm32c0xx.c ****   *
  24:Core/Src/system_stm32c0xx.c ****   * Copyright (c) 2022 STMicroelectronics.
  25:Core/Src/system_stm32c0xx.c ****   * All rights reserved.
  26:Core/Src/system_stm32c0xx.c ****   *
  27:Core/Src/system_stm32c0xx.c ****   * This software is licensed under terms that can be found in the LICENSE file
  28:Core/Src/system_stm32c0xx.c ****   * in the root directory of this software component.
  29:Core/Src/system_stm32c0xx.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  30:Core/Src/system_stm32c0xx.c ****   *
  31:Core/Src/system_stm32c0xx.c ****   ******************************************************************************
  32:Core/Src/system_stm32c0xx.c ****   */
ARM GAS  C:\Users\xhex8\AppData\Local\Temp\ccTitx7p.s 			page 2


  33:Core/Src/system_stm32c0xx.c **** 
  34:Core/Src/system_stm32c0xx.c **** /** @addtogroup CMSIS
  35:Core/Src/system_stm32c0xx.c ****   * @{
  36:Core/Src/system_stm32c0xx.c ****   */
  37:Core/Src/system_stm32c0xx.c **** 
  38:Core/Src/system_stm32c0xx.c **** /** @addtogroup stm32c0xx_system
  39:Core/Src/system_stm32c0xx.c ****   * @{
  40:Core/Src/system_stm32c0xx.c ****   */
  41:Core/Src/system_stm32c0xx.c **** 
  42:Core/Src/system_stm32c0xx.c **** /** @addtogroup STM32C0xx_System_Private_Includes
  43:Core/Src/system_stm32c0xx.c ****   * @{
  44:Core/Src/system_stm32c0xx.c ****   */
  45:Core/Src/system_stm32c0xx.c **** 
  46:Core/Src/system_stm32c0xx.c **** #include "stm32c0xx.h"
  47:Core/Src/system_stm32c0xx.c **** 
  48:Core/Src/system_stm32c0xx.c **** #if !defined  (HSE_VALUE)
  49:Core/Src/system_stm32c0xx.c **** #define HSE_VALUE    (48000000UL)    /*!< Value of the External oscillator in Hz */
  50:Core/Src/system_stm32c0xx.c **** #endif /* HSE_VALUE */
  51:Core/Src/system_stm32c0xx.c **** 
  52:Core/Src/system_stm32c0xx.c **** #if !defined  (HSI_VALUE)
  53:Core/Src/system_stm32c0xx.c ****   #define HSI_VALUE  (48000000UL)   /*!< Value of the Internal oscillator in Hz*/
  54:Core/Src/system_stm32c0xx.c **** #endif /* HSI_VALUE */
  55:Core/Src/system_stm32c0xx.c **** 
  56:Core/Src/system_stm32c0xx.c **** #if !defined  (LSI_VALUE)
  57:Core/Src/system_stm32c0xx.c ****  #define LSI_VALUE   (32000UL)     /*!< Value of LSI in Hz*/
  58:Core/Src/system_stm32c0xx.c **** #endif /* LSI_VALUE */
  59:Core/Src/system_stm32c0xx.c **** 
  60:Core/Src/system_stm32c0xx.c **** #if !defined  (LSE_VALUE)
  61:Core/Src/system_stm32c0xx.c ****   #define LSE_VALUE  (32768UL)      /*!< Value of LSE in Hz*/
  62:Core/Src/system_stm32c0xx.c **** #endif /* LSE_VALUE */
  63:Core/Src/system_stm32c0xx.c **** 
  64:Core/Src/system_stm32c0xx.c **** /**
  65:Core/Src/system_stm32c0xx.c ****   * @}
  66:Core/Src/system_stm32c0xx.c ****   */
  67:Core/Src/system_stm32c0xx.c **** 
  68:Core/Src/system_stm32c0xx.c **** /** @addtogroup STM32C0xx_System_Private_TypesDefinitions
  69:Core/Src/system_stm32c0xx.c ****   * @{
  70:Core/Src/system_stm32c0xx.c ****   */
  71:Core/Src/system_stm32c0xx.c **** 
  72:Core/Src/system_stm32c0xx.c **** /**
  73:Core/Src/system_stm32c0xx.c ****   * @}
  74:Core/Src/system_stm32c0xx.c ****   */
  75:Core/Src/system_stm32c0xx.c **** 
  76:Core/Src/system_stm32c0xx.c **** /** @addtogroup STM32C0xx_System_Private_Defines
  77:Core/Src/system_stm32c0xx.c ****   * @{
  78:Core/Src/system_stm32c0xx.c ****   */
  79:Core/Src/system_stm32c0xx.c **** 
  80:Core/Src/system_stm32c0xx.c **** /************************* Miscellaneous Configuration ************************/
  81:Core/Src/system_stm32c0xx.c **** /*!< Uncomment the following line if you need to relocate your vector Table in
  82:Core/Src/system_stm32c0xx.c ****      Internal SRAM. */
  83:Core/Src/system_stm32c0xx.c **** //#define VECT_TAB_SRAM 
  84:Core/Src/system_stm32c0xx.c **** #define VECT_TAB_OFFSET  0x0U /*!< Vector Table base offset field.
  85:Core/Src/system_stm32c0xx.c ****                                    This value must be a multiple of 0x100. */
  86:Core/Src/system_stm32c0xx.c **** /******************************************************************************/
  87:Core/Src/system_stm32c0xx.c **** /**
  88:Core/Src/system_stm32c0xx.c ****   * @}
  89:Core/Src/system_stm32c0xx.c ****   */
ARM GAS  C:\Users\xhex8\AppData\Local\Temp\ccTitx7p.s 			page 3


  90:Core/Src/system_stm32c0xx.c **** 
  91:Core/Src/system_stm32c0xx.c **** /** @addtogroup STM32C0xx_System_Private_Macros
  92:Core/Src/system_stm32c0xx.c ****   * @{
  93:Core/Src/system_stm32c0xx.c ****   */
  94:Core/Src/system_stm32c0xx.c **** 
  95:Core/Src/system_stm32c0xx.c **** /**
  96:Core/Src/system_stm32c0xx.c ****   * @}
  97:Core/Src/system_stm32c0xx.c ****   */
  98:Core/Src/system_stm32c0xx.c **** 
  99:Core/Src/system_stm32c0xx.c **** /** @addtogroup STM32C0xx_System_Private_Variables
 100:Core/Src/system_stm32c0xx.c ****   * @{
 101:Core/Src/system_stm32c0xx.c ****   */
 102:Core/Src/system_stm32c0xx.c ****   /* The SystemCoreClock variable is updated in three ways:
 103:Core/Src/system_stm32c0xx.c ****       1) by calling CMSIS function SystemCoreClockUpdate()
 104:Core/Src/system_stm32c0xx.c ****       2) by calling HAL API function HAL_RCC_GetHCLKFreq()
 105:Core/Src/system_stm32c0xx.c ****       3) each time HAL_RCC_ClockConfig() is called to configure the system clock frequency
 106:Core/Src/system_stm32c0xx.c ****          Note: If you use this function to configure the system clock; then there
 107:Core/Src/system_stm32c0xx.c ****                is no need to call the 2 first functions listed above, since SystemCoreClock
 108:Core/Src/system_stm32c0xx.c ****                variable is updated automatically.
 109:Core/Src/system_stm32c0xx.c ****   */
 110:Core/Src/system_stm32c0xx.c ****   uint32_t SystemCoreClock = 48000000UL;
 111:Core/Src/system_stm32c0xx.c **** 
 112:Core/Src/system_stm32c0xx.c ****   const uint32_t AHBPrescTable[16UL] = {0UL, 0UL, 0UL, 0UL, 0UL, 0UL, 0UL, 0UL, 1UL, 2UL, 3UL, 4UL,
 113:Core/Src/system_stm32c0xx.c ****   const uint32_t APBPrescTable[8UL] =  {0UL, 0UL, 0UL, 0UL, 1UL, 2UL, 3UL, 4UL};
 114:Core/Src/system_stm32c0xx.c **** 
 115:Core/Src/system_stm32c0xx.c **** /**
 116:Core/Src/system_stm32c0xx.c ****   * @}
 117:Core/Src/system_stm32c0xx.c ****   */
 118:Core/Src/system_stm32c0xx.c **** 
 119:Core/Src/system_stm32c0xx.c **** /** @addtogroup STM32C0xx_System_Private_FunctionPrototypes
 120:Core/Src/system_stm32c0xx.c ****   * @{
 121:Core/Src/system_stm32c0xx.c ****   */
 122:Core/Src/system_stm32c0xx.c **** 
 123:Core/Src/system_stm32c0xx.c **** /**
 124:Core/Src/system_stm32c0xx.c ****   * @}
 125:Core/Src/system_stm32c0xx.c ****   */
 126:Core/Src/system_stm32c0xx.c **** 
 127:Core/Src/system_stm32c0xx.c **** /** @addtogroup STM32C0xx_System_Private_Functions
 128:Core/Src/system_stm32c0xx.c ****   * @{
 129:Core/Src/system_stm32c0xx.c ****   */
 130:Core/Src/system_stm32c0xx.c **** 
 131:Core/Src/system_stm32c0xx.c **** /**
 132:Core/Src/system_stm32c0xx.c ****   * @brief  Setup the microcontroller system.
 133:Core/Src/system_stm32c0xx.c ****   * @param  None
 134:Core/Src/system_stm32c0xx.c ****   * @retval None
 135:Core/Src/system_stm32c0xx.c ****   */
 136:Core/Src/system_stm32c0xx.c **** void SystemInit(void)
 137:Core/Src/system_stm32c0xx.c **** {
  27              		.loc 1 137 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 0
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31              		@ link register save eliminated.
 138:Core/Src/system_stm32c0xx.c ****   
 139:Core/Src/system_stm32c0xx.c ****   /* Configure the Vector Table location add offset address ------------------*/
 140:Core/Src/system_stm32c0xx.c **** #ifdef VECT_TAB_SRAM
 141:Core/Src/system_stm32c0xx.c ****   SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
ARM GAS  C:\Users\xhex8\AppData\Local\Temp\ccTitx7p.s 			page 4


 142:Core/Src/system_stm32c0xx.c **** #else
 143:Core/Src/system_stm32c0xx.c ****   SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
  32              		.loc 1 143 3 view .LVU1
  33              		.loc 1 143 13 is_stmt 0 view .LVU2
  34 0000 024B     		ldr	r3, .L2
  35 0002 8022     		movs	r2, #128
  36 0004 1205     		lsls	r2, r2, #20
  37 0006 9A60     		str	r2, [r3, #8]
 144:Core/Src/system_stm32c0xx.c **** #endif
 145:Core/Src/system_stm32c0xx.c **** }
  38              		.loc 1 145 1 view .LVU3
  39              		@ sp needed
  40 0008 7047     		bx	lr
  41              	.L3:
  42 000a C046     		.align	2
  43              	.L2:
  44 000c 00ED00E0 		.word	-536810240
  45              		.cfi_endproc
  46              	.LFE214:
  48              		.section	.text.SystemCoreClockUpdate,"ax",%progbits
  49              		.align	1
  50              		.global	SystemCoreClockUpdate
  51              		.syntax unified
  52              		.code	16
  53              		.thumb_func
  55              	SystemCoreClockUpdate:
  56              	.LFB215:
 146:Core/Src/system_stm32c0xx.c **** 
 147:Core/Src/system_stm32c0xx.c **** /**
 148:Core/Src/system_stm32c0xx.c ****   * @brief  Update SystemCoreClock variable according to Clock Register Values.
 149:Core/Src/system_stm32c0xx.c ****   *         The SystemCoreClock variable contains the core clock (HCLK), it can
 150:Core/Src/system_stm32c0xx.c ****   *         be used by the user application to setup the SysTick timer or configure
 151:Core/Src/system_stm32c0xx.c ****   *         other parameters.
 152:Core/Src/system_stm32c0xx.c ****   *
 153:Core/Src/system_stm32c0xx.c ****   * @note   Each time the core clock (HCLK) changes, this function must be called
 154:Core/Src/system_stm32c0xx.c ****   *         to update SystemCoreClock variable value. Otherwise, any configuration
 155:Core/Src/system_stm32c0xx.c ****   *         based on this variable will be incorrect.
 156:Core/Src/system_stm32c0xx.c ****   *
 157:Core/Src/system_stm32c0xx.c ****   * @note   - The system frequency computed by this function is not the real
 158:Core/Src/system_stm32c0xx.c ****   *           frequency in the chip. It is calculated based on the predefined
 159:Core/Src/system_stm32c0xx.c ****   *           constant and the selected clock source:
 160:Core/Src/system_stm32c0xx.c ****   *
 161:Core/Src/system_stm32c0xx.c ****   *           - If SYSCLK source is HSI, SystemCoreClock will contain the HSI_VALUE(**) / HSI divis
 162:Core/Src/system_stm32c0xx.c ****   *
 163:Core/Src/system_stm32c0xx.c ****   *           - If SYSCLK source is HSE, SystemCoreClock will contain the HSE_VALUE(***)
 164:Core/Src/system_stm32c0xx.c ****   *
 165:Core/Src/system_stm32c0xx.c ****   *           - If SYSCLK source is LSI, SystemCoreClock will contain the LSI_VALUE
 166:Core/Src/system_stm32c0xx.c ****   *
 167:Core/Src/system_stm32c0xx.c ****   *           - If SYSCLK source is LSE, SystemCoreClock will contain the LSE_VALUE
 168:Core/Src/system_stm32c0xx.c ****   *
 169:Core/Src/system_stm32c0xx.c ****   *         (**) HSI_VALUE is a constant defined in stm32c0xx_hal_conf.h file (default value
 170:Core/Src/system_stm32c0xx.c ****   *              48 MHz) but the real value may vary depending on the variations
 171:Core/Src/system_stm32c0xx.c ****   *              in voltage and temperature.
 172:Core/Src/system_stm32c0xx.c ****   *
 173:Core/Src/system_stm32c0xx.c ****   *         (***) HSE_VALUE is a constant defined in stm32c0xx_hal_conf.h file (default value
 174:Core/Src/system_stm32c0xx.c ****   *              48 MHz), user has to ensure that HSE_VALUE is same as the real
 175:Core/Src/system_stm32c0xx.c ****   *              frequency of the crystal used. Otherwise, this function may
ARM GAS  C:\Users\xhex8\AppData\Local\Temp\ccTitx7p.s 			page 5


 176:Core/Src/system_stm32c0xx.c ****   *              have wrong result.
 177:Core/Src/system_stm32c0xx.c ****   *
 178:Core/Src/system_stm32c0xx.c ****   *         - The result of this function could be not correct when using fractional
 179:Core/Src/system_stm32c0xx.c ****   *           value for HSE crystal.
 180:Core/Src/system_stm32c0xx.c ****   *
 181:Core/Src/system_stm32c0xx.c ****   * @param  None
 182:Core/Src/system_stm32c0xx.c ****   * @retval None
 183:Core/Src/system_stm32c0xx.c ****   */
 184:Core/Src/system_stm32c0xx.c **** void SystemCoreClockUpdate(void)
 185:Core/Src/system_stm32c0xx.c **** {
  57              		.loc 1 185 1 is_stmt 1 view -0
  58              		.cfi_startproc
  59              		@ args = 0, pretend = 0, frame = 0
  60              		@ frame_needed = 0, uses_anonymous_args = 0
  61              		@ link register save eliminated.
 186:Core/Src/system_stm32c0xx.c ****   uint32_t tmp;
  62              		.loc 1 186 3 view .LVU5
 187:Core/Src/system_stm32c0xx.c ****   uint32_t hsidiv;
  63              		.loc 1 187 3 view .LVU6
 188:Core/Src/system_stm32c0xx.c **** 
 189:Core/Src/system_stm32c0xx.c ****   /* Get SYSCLK source -------------------------------------------------------*/
 190:Core/Src/system_stm32c0xx.c ****   switch (RCC->CFGR & RCC_CFGR_SWS)
  64              		.loc 1 190 3 view .LVU7
  65              		.loc 1 190 14 is_stmt 0 view .LVU8
  66 0000 164B     		ldr	r3, .L10
  67 0002 9A68     		ldr	r2, [r3, #8]
  68              		.loc 1 190 21 view .LVU9
  69 0004 3823     		movs	r3, #56
  70 0006 1340     		ands	r3, r2
  71              		.loc 1 190 3 view .LVU10
  72 0008 182B     		cmp	r3, #24
  73 000a 1DD0     		beq	.L5
  74 000c 202B     		cmp	r3, #32
  75 000e 20D0     		beq	.L6
  76 0010 082B     		cmp	r3, #8
  77 0012 09D0     		beq	.L9
 191:Core/Src/system_stm32c0xx.c ****   {
 192:Core/Src/system_stm32c0xx.c ****     case RCC_CFGR_SWS_0:                /* HSE used as system clock */
 193:Core/Src/system_stm32c0xx.c ****       SystemCoreClock = HSE_VALUE;
 194:Core/Src/system_stm32c0xx.c ****       break;
 195:Core/Src/system_stm32c0xx.c **** 
 196:Core/Src/system_stm32c0xx.c ****     case (RCC_CFGR_SWS_1 | RCC_CFGR_SWS_0):  /* LSI used as system clock */
 197:Core/Src/system_stm32c0xx.c ****       SystemCoreClock = LSI_VALUE;
 198:Core/Src/system_stm32c0xx.c ****       break;
 199:Core/Src/system_stm32c0xx.c **** 
 200:Core/Src/system_stm32c0xx.c ****     case RCC_CFGR_SWS_2:                /* LSE used as system clock */
 201:Core/Src/system_stm32c0xx.c ****       SystemCoreClock = LSE_VALUE;
 202:Core/Src/system_stm32c0xx.c ****       break;
 203:Core/Src/system_stm32c0xx.c **** 
 204:Core/Src/system_stm32c0xx.c ****     case 0x00000000U:                   /* HSI used as system clock */
 205:Core/Src/system_stm32c0xx.c ****     default:                            /* HSI used as system clock */
 206:Core/Src/system_stm32c0xx.c ****       hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV))>> RCC_CR_HSIDIV_Pos));
  78              		.loc 1 206 7 is_stmt 1 view .LVU11
  79              		.loc 1 206 26 is_stmt 0 view .LVU12
  80 0014 114B     		ldr	r3, .L10
  81 0016 1B68     		ldr	r3, [r3]
  82              		.loc 1 206 59 view .LVU13
ARM GAS  C:\Users\xhex8\AppData\Local\Temp\ccTitx7p.s 			page 6


  83 0018 DB0A     		lsrs	r3, r3, #11
  84 001a 0722     		movs	r2, #7
  85 001c 1A40     		ands	r2, r3
  86              	.LVL0:
 207:Core/Src/system_stm32c0xx.c ****       SystemCoreClock = (HSI_VALUE/hsidiv);
  87              		.loc 1 207 7 is_stmt 1 view .LVU14
  88              		.loc 1 207 35 is_stmt 0 view .LVU15
  89 001e 104B     		ldr	r3, .L10+4
  90 0020 D340     		lsrs	r3, r3, r2
  91              		.loc 1 207 23 view .LVU16
  92 0022 104A     		ldr	r2, .L10+8
  93              	.LVL1:
  94              		.loc 1 207 23 view .LVU17
  95 0024 1360     		str	r3, [r2]
 208:Core/Src/system_stm32c0xx.c ****       break;
  96              		.loc 1 208 7 is_stmt 1 view .LVU18
  97 0026 02E0     		b	.L8
  98              	.LVL2:
  99              	.L9:
 193:Core/Src/system_stm32c0xx.c ****       break;
 100              		.loc 1 193 7 view .LVU19
 193:Core/Src/system_stm32c0xx.c ****       break;
 101              		.loc 1 193 23 is_stmt 0 view .LVU20
 102 0028 0E4B     		ldr	r3, .L10+8
 103 002a 0F4A     		ldr	r2, .L10+12
 104 002c 1A60     		str	r2, [r3]
 194:Core/Src/system_stm32c0xx.c **** 
 105              		.loc 1 194 7 is_stmt 1 view .LVU21
 106              	.L8:
 209:Core/Src/system_stm32c0xx.c ****   }
 210:Core/Src/system_stm32c0xx.c ****   /* Compute HCLK clock frequency --------------------------------------------*/
 211:Core/Src/system_stm32c0xx.c ****   /* Get HCLK prescaler */
 212:Core/Src/system_stm32c0xx.c ****   tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 107              		.loc 1 212 3 view .LVU22
 108              		.loc 1 212 28 is_stmt 0 view .LVU23
 109 002e 0B4B     		ldr	r3, .L10
 110 0030 9A68     		ldr	r2, [r3, #8]
 111              		.loc 1 212 52 view .LVU24
 112 0032 120A     		lsrs	r2, r2, #8
 113 0034 0F23     		movs	r3, #15
 114 0036 1340     		ands	r3, r2
 115              		.loc 1 212 7 view .LVU25
 116 0038 0C4A     		ldr	r2, .L10+16
 117 003a 9B00     		lsls	r3, r3, #2
 118 003c 9958     		ldr	r1, [r3, r2]
 119              	.LVL3:
 213:Core/Src/system_stm32c0xx.c ****   /* HCLK clock frequency */
 214:Core/Src/system_stm32c0xx.c ****   SystemCoreClock >>= tmp;
 120              		.loc 1 214 3 is_stmt 1 view .LVU26
 121              		.loc 1 214 19 is_stmt 0 view .LVU27
 122 003e 094A     		ldr	r2, .L10+8
 123 0040 1368     		ldr	r3, [r2]
 124 0042 CB40     		lsrs	r3, r3, r1
 125 0044 1360     		str	r3, [r2]
 215:Core/Src/system_stm32c0xx.c **** }
 126              		.loc 1 215 1 view .LVU28
 127              		@ sp needed
ARM GAS  C:\Users\xhex8\AppData\Local\Temp\ccTitx7p.s 			page 7


 128 0046 7047     		bx	lr
 129              	.LVL4:
 130              	.L5:
 197:Core/Src/system_stm32c0xx.c ****       break;
 131              		.loc 1 197 7 is_stmt 1 view .LVU29
 197:Core/Src/system_stm32c0xx.c ****       break;
 132              		.loc 1 197 23 is_stmt 0 view .LVU30
 133 0048 064B     		ldr	r3, .L10+8
 134 004a FA22     		movs	r2, #250
 135 004c D201     		lsls	r2, r2, #7
 136 004e 1A60     		str	r2, [r3]
 198:Core/Src/system_stm32c0xx.c **** 
 137              		.loc 1 198 7 is_stmt 1 view .LVU31
 138 0050 EDE7     		b	.L8
 139              	.L6:
 201:Core/Src/system_stm32c0xx.c ****       break;
 140              		.loc 1 201 7 view .LVU32
 201:Core/Src/system_stm32c0xx.c ****       break;
 141              		.loc 1 201 23 is_stmt 0 view .LVU33
 142 0052 044B     		ldr	r3, .L10+8
 143 0054 8022     		movs	r2, #128
 144 0056 1202     		lsls	r2, r2, #8
 145 0058 1A60     		str	r2, [r3]
 202:Core/Src/system_stm32c0xx.c **** 
 146              		.loc 1 202 7 is_stmt 1 view .LVU34
 147 005a E8E7     		b	.L8
 148              	.L11:
 149              		.align	2
 150              	.L10:
 151 005c 00100240 		.word	1073876992
 152 0060 006CDC02 		.word	48000000
 153 0064 00000000 		.word	SystemCoreClock
 154 0068 00127A00 		.word	8000000
 155 006c 00000000 		.word	AHBPrescTable
 156              		.cfi_endproc
 157              	.LFE215:
 159              		.global	APBPrescTable
 160              		.section	.rodata.APBPrescTable,"a"
 161              		.align	2
 164              	APBPrescTable:
 165 0000 00000000 		.word	0
 166 0004 00000000 		.word	0
 167 0008 00000000 		.word	0
 168 000c 00000000 		.word	0
 169 0010 01000000 		.word	1
 170 0014 02000000 		.word	2
 171 0018 03000000 		.word	3
 172 001c 04000000 		.word	4
 173              		.global	AHBPrescTable
 174              		.section	.rodata.AHBPrescTable,"a"
 175              		.align	2
 178              	AHBPrescTable:
 179 0000 00000000 		.word	0
 180 0004 00000000 		.word	0
 181 0008 00000000 		.word	0
 182 000c 00000000 		.word	0
 183 0010 00000000 		.word	0
ARM GAS  C:\Users\xhex8\AppData\Local\Temp\ccTitx7p.s 			page 8


 184 0014 00000000 		.word	0
 185 0018 00000000 		.word	0
 186 001c 00000000 		.word	0
 187 0020 01000000 		.word	1
 188 0024 02000000 		.word	2
 189 0028 03000000 		.word	3
 190 002c 04000000 		.word	4
 191 0030 06000000 		.word	6
 192 0034 07000000 		.word	7
 193 0038 08000000 		.word	8
 194 003c 09000000 		.word	9
 195              		.global	SystemCoreClock
 196              		.section	.data.SystemCoreClock,"aw"
 197              		.align	2
 200              	SystemCoreClock:
 201 0000 006CDC02 		.word	48000000
 202              		.text
 203              	.Letext0:
 204              		.file 2 "c:\\users\\xhex8\\appdata\\roaming\\code\\user\\globalstorage\\bmd.stm32-for-vscode\\@xpa
 205              		.file 3 "c:\\users\\xhex8\\appdata\\roaming\\code\\user\\globalstorage\\bmd.stm32-for-vscode\\@xpa
 206              		.file 4 "Drivers/CMSIS/Include/core_cm0plus.h"
 207              		.file 5 "Drivers/CMSIS/Device/ST/STM32C0xx/Include/system_stm32c0xx.h"
 208              		.file 6 "Drivers/CMSIS/Device/ST/STM32C0xx/Include/stm32c011xx.h"
ARM GAS  C:\Users\xhex8\AppData\Local\Temp\ccTitx7p.s 			page 9


DEFINED SYMBOLS
                            *ABS*:00000000 system_stm32c0xx.c
C:\Users\xhex8\AppData\Local\Temp\ccTitx7p.s:19     .text.SystemInit:00000000 $t
C:\Users\xhex8\AppData\Local\Temp\ccTitx7p.s:25     .text.SystemInit:00000000 SystemInit
C:\Users\xhex8\AppData\Local\Temp\ccTitx7p.s:44     .text.SystemInit:0000000c $d
C:\Users\xhex8\AppData\Local\Temp\ccTitx7p.s:49     .text.SystemCoreClockUpdate:00000000 $t
C:\Users\xhex8\AppData\Local\Temp\ccTitx7p.s:55     .text.SystemCoreClockUpdate:00000000 SystemCoreClockUpdate
C:\Users\xhex8\AppData\Local\Temp\ccTitx7p.s:151    .text.SystemCoreClockUpdate:0000005c $d
C:\Users\xhex8\AppData\Local\Temp\ccTitx7p.s:200    .data.SystemCoreClock:00000000 SystemCoreClock
C:\Users\xhex8\AppData\Local\Temp\ccTitx7p.s:178    .rodata.AHBPrescTable:00000000 AHBPrescTable
C:\Users\xhex8\AppData\Local\Temp\ccTitx7p.s:164    .rodata.APBPrescTable:00000000 APBPrescTable
C:\Users\xhex8\AppData\Local\Temp\ccTitx7p.s:161    .rodata.APBPrescTable:00000000 $d
C:\Users\xhex8\AppData\Local\Temp\ccTitx7p.s:175    .rodata.AHBPrescTable:00000000 $d
C:\Users\xhex8\AppData\Local\Temp\ccTitx7p.s:197    .data.SystemCoreClock:00000000 $d

NO UNDEFINED SYMBOLS
