=====================  add2n.aag =====================
[LOG] Relation determinization time: 0.004689 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 9 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.002118/0 sec (0.001064/0 sec, 0.001054/0 sec )
[LOG] Nr of iterations: 4 (2, 2 )
[LOG] Total clause computation time: 0.000751/0 sec (0.000391/0.000391 sec, 0.00036/0.00036 sec )
[LOG] Total clause minimization time: 0.000767/0 sec (0.00033/0.00033 sec, 0.000437/0.000437 sec )
[LOG] Total clause size reduction: 52 --> 2 (28 --> 1, 24 --> 1 )
[LOG] Average clause size reduction: 13 --> 0.5 (14 --> 0.5, 12 --> 0.5 )
[LOG] Overall execution time: 0.005656 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 31 6 2 1 23
Raw AIGER output size: aag 40 4 2 1 32
=====================  add2y.aag =====================
[LOG] Relation determinization time: 0.004251 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 9 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001642/0 sec (0.000834/0 sec, 0.000808/0 sec )
[LOG] Nr of iterations: 4 (2, 2 )
[LOG] Total clause computation time: 0.00059/0 sec (0.0003/0.0003 sec, 0.00029/0.00029 sec )
[LOG] Total clause minimization time: 0.000496/0 sec (0.000205/0.000205 sec, 0.000291/0.000291 sec )
[LOG] Total clause size reduction: 40 --> 2 (22 --> 1, 18 --> 1 )
[LOG] Average clause size reduction: 10 --> 0.5 (11 --> 0.5, 9 --> 0.5 )
[LOG] Overall execution time: 0.005272 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 25 6 2 1 17
Raw AIGER output size: aag 34 4 2 1 26
=====================  add4n.aag =====================
[LOG] Relation determinization time: 0.012776 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 27 new AND gates.
[LOG] Size before ABC: 49 AND gates.
[LOG] Size after ABC: 25 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.00968/0 sec (0.002405/0 sec, 0.00247/0 sec, 0.002411/0 sec, 0.002394/0 sec )
[LOG] Nr of iterations: 8 (2, 2, 2, 2 )
[LOG] Total clause computation time: 0.00371/0 sec (0.000937/0.000937 sec, 0.000906/0.000906 sec, 0.000907/0.000907 sec, 0.00096/0.00096 sec )
[LOG] Total clause minimization time: 0.003786/0 sec (0.000817/0.000817 sec, 0.001036/0.001036 sec, 0.000979/0.000979 sec, 0.000954/0.000954 sec )
[LOG] Total clause size reduction: 256 --> 4 (70 --> 1, 66 --> 1, 62 --> 1, 58 --> 1 )
[LOG] Average clause size reduction: 32 --> 0.5 (35 --> 0.5, 33 --> 0.5, 31 --> 0.5, 29 --> 0.5 )
[LOG] Overall execution time: 0.013969 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 75 12 2 1 61
Raw AIGER output size: aag 100 8 2 1 88
=====================  add4y.aag =====================
[LOG] Relation determinization time: 0.009754 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 27 new AND gates.
[LOG] Size before ABC: 33 AND gates.
[LOG] Size after ABC: 25 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.006904/0 sec (0.00178/0 sec, 0.00169/0 sec, 0.001678/0 sec, 0.001756/0 sec )
[LOG] Nr of iterations: 8 (2, 2, 2, 2 )
[LOG] Total clause computation time: 0.002614/0 sec (0.000655/0.000655 sec, 0.000674/0.000674 sec, 0.000635/0.000635 sec, 0.00065/0.00065 sec )
[LOG] Total clause minimization time: 0.002572/0 sec (0.000569/0.000569 sec, 0.000627/0.000627 sec, 0.00066/0.00066 sec, 0.000716/0.000716 sec )
[LOG] Total clause size reduction: 192 --> 4 (54 --> 1, 50 --> 1, 46 --> 1, 42 --> 1 )
[LOG] Average clause size reduction: 24 --> 0.5 (27 --> 0.5, 25 --> 0.5, 23 --> 0.5, 21 --> 0.5 )
[LOG] Overall execution time: 0.010933 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 59 12 2 1 45
Raw AIGER output size: aag 84 8 2 1 72
=====================  add6n.aag =====================
[LOG] Relation determinization time: 0.027996 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 45 new AND gates.
[LOG] Size before ABC: 81 AND gates.
[LOG] Size after ABC: 41 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.023411/0 sec (0.003714/0 sec, 0.003652/0 sec, 0.003873/0 sec, 0.004116/0 sec, 0.004036/0 sec, 0.00402/0 sec )
[LOG] Nr of iterations: 12 (2, 2, 2, 2, 2, 2 )
[LOG] Total clause computation time: 0.00913/0 sec (0.001433/0.001433 sec, 0.001428/0.001428 sec, 0.00153/0.00153 sec, 0.001584/0.001584 sec, 0.001582/0.001582 sec, 0.001573/0.001573 sec )
[LOG] Total clause minimization time: 0.009084/0 sec (0.001318/0.001318 sec, 0.001458/0.001458 sec, 0.001535/0.001535 sec, 0.001674/0.001674 sec, 0.00155/0.00155 sec, 0.001549/0.001549 sec )
[LOG] Total clause size reduction: 612 --> 6 (112 --> 1, 108 --> 1, 104 --> 1, 100 --> 1, 96 --> 1, 92 --> 1 )
[LOG] Average clause size reduction: 51 --> 0.5 (56 --> 0.5, 54 --> 0.5, 52 --> 0.5, 50 --> 0.5, 48 --> 0.5, 46 --> 0.5 )
[LOG] Overall execution time: 0.029355 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.21 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 119 18 2 1 99
Raw AIGER output size: aag 160 12 2 1 144
=====================  add6y.aag =====================
[LOG] Relation determinization time: 0.019691 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 45 new AND gates.
[LOG] Size before ABC: 55 AND gates.
[LOG] Size after ABC: 41 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.016058/0 sec (0.002666/0 sec, 0.002582/0 sec, 0.002608/0 sec, 0.002755/0 sec, 0.002712/0 sec, 0.002735/0 sec )
[LOG] Nr of iterations: 12 (2, 2, 2, 2, 2, 2 )
[LOG] Total clause computation time: 0.006258/0 sec (0.00097/0.00097 sec, 0.001038/0.001038 sec, 0.00101/0.00101 sec, 0.001085/0.001085 sec, 0.001091/0.001091 sec, 0.001064/0.001064 sec )
[LOG] Total clause minimization time: 0.006009/0 sec (0.000919/0.000919 sec, 0.000953/0.000953 sec, 0.001022/0.001022 sec, 0.001036/0.001036 sec, 0.001028/0.001028 sec, 0.001051/0.001051 sec )
[LOG] Total clause size reduction: 456 --> 6 (86 --> 1, 82 --> 1, 78 --> 1, 74 --> 1, 70 --> 1, 66 --> 1 )
[LOG] Average clause size reduction: 38 --> 0.5 (43 --> 0.5, 41 --> 0.5, 39 --> 0.5, 37 --> 0.5, 35 --> 0.5, 33 --> 0.5 )
[LOG] Overall execution time: 0.021099 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 93 18 2 1 73
Raw AIGER output size: aag 134 12 2 1 118
=====================  add8n.aag =====================
[LOG] Relation determinization time: 0.051041 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 63 new AND gates.
[LOG] Size before ABC: 113 AND gates.
[LOG] Size after ABC: 57 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.04405/0 sec (0.005325/0 sec, 0.005704/0 sec, 0.00548/0 sec, 0.005309/0 sec, 0.005304/0 sec, 0.00538/0 sec, 0.00573/0 sec, 0.005818/0 sec )
[LOG] Nr of iterations: 16 (2, 2, 2, 2, 2, 2, 2, 2 )
[LOG] Total clause computation time: 0.016703/0 sec (0.002017/0.002017 sec, 0.00207/0.00207 sec, 0.002091/0.002091 sec, 0.002024/0.002024 sec, 0.001993/0.001993 sec, 0.002128/0.002128 sec, 0.00212/0.00212 sec, 0.00226/0.00226 sec )
[LOG] Total clause minimization time: 0.017084/0 sec (0.001895/0.001895 sec, 0.002226/0.002226 sec, 0.001992/0.001992 sec, 0.002121/0.002121 sec, 0.002147/0.002147 sec, 0.002087/0.002087 sec, 0.002316/0.002316 sec, 0.0023/0.0023 sec )
[LOG] Total clause size reduction: 1120 --> 8 (154 --> 1, 150 --> 1, 146 --> 1, 142 --> 1, 138 --> 1, 134 --> 1, 130 --> 1, 126 --> 1 )
[LOG] Average clause size reduction: 70 --> 0.5 (77 --> 0.5, 75 --> 0.5, 73 --> 0.5, 71 --> 0.5, 69 --> 0.5, 67 --> 0.5, 65 --> 0.5, 63 --> 0.5 )
[LOG] Overall execution time: 0.052734 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.23 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 163 24 2 1 137
Raw AIGER output size: aag 220 16 2 1 200
=====================  add8y.aag =====================
[LOG] Relation determinization time: 0.033426 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 63 new AND gates.
[LOG] Size before ABC: 77 AND gates.
[LOG] Size after ABC: 57 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.028915/0 sec (0.00363/0 sec, 0.003493/0 sec, 0.003654/0 sec, 0.003582/0 sec, 0.00365/0 sec, 0.003579/0 sec, 0.003565/0 sec, 0.003762/0 sec )
[LOG] Nr of iterations: 16 (2, 2, 2, 2, 2, 2, 2, 2 )
[LOG] Total clause computation time: 0.011169/0 sec (0.001324/0.001324 sec, 0.001361/0.001361 sec, 0.001401/0.001401 sec, 0.001394/0.001394 sec, 0.001451/0.001451 sec, 0.001396/0.001396 sec, 0.001392/0.001392 sec, 0.00145/0.00145 sec )
[LOG] Total clause minimization time: 0.011031/0 sec (0.001239/0.001239 sec, 0.001329/0.001329 sec, 0.001433/0.001433 sec, 0.001397/0.001397 sec, 0.001434/0.001434 sec, 0.001394/0.001394 sec, 0.001412/0.001412 sec, 0.001393/0.001393 sec )
[LOG] Total clause size reduction: 832 --> 8 (118 --> 1, 114 --> 1, 110 --> 1, 106 --> 1, 102 --> 1, 98 --> 1, 94 --> 1, 90 --> 1 )
[LOG] Average clause size reduction: 52 --> 0.5 (59 --> 0.5, 57 --> 0.5, 55 --> 0.5, 53 --> 0.5, 51 --> 0.5, 49 --> 0.5, 47 --> 0.5, 45 --> 0.5 )
[LOG] Overall execution time: 0.034975 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.21 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 127 24 2 1 101
Raw AIGER output size: aag 184 16 2 1 164
=====================  add10n.aag =====================
[LOG] Relation determinization time: 0.077061 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 81 new AND gates.
[LOG] Size before ABC: 145 AND gates.
[LOG] Size after ABC: 73 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.068901/0 sec (0.006615/0 sec, 0.00673/0 sec, 0.006846/0 sec, 0.006907/0 sec, 0.00695/0 sec, 0.006972/0 sec, 0.006687/0 sec, 0.006777/0 sec, 0.007112/0 sec, 0.007305/0 sec )
[LOG] Nr of iterations: 20 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2 )
[LOG] Total clause computation time: 0.026503/0 sec (0.00257/0.00257 sec, 0.002631/0.002631 sec, 0.002626/0.002626 sec, 0.002641/0.002641 sec, 0.002682/0.002682 sec, 0.002627/0.002627 sec, 0.002629/0.002629 sec, 0.002621/0.002621 sec, 0.002676/0.002676 sec, 0.0028/0.0028 sec )
[LOG] Total clause minimization time: 0.026438/0 sec (0.002412/0.002412 sec, 0.002524/0.002524 sec, 0.002597/0.002597 sec, 0.002602/0.002602 sec, 0.002622/0.002622 sec, 0.002835/0.002835 sec, 0.002547/0.002547 sec, 0.002647/0.002647 sec, 0.002749/0.002749 sec, 0.002903/0.002903 sec )
[LOG] Total clause size reduction: 1780 --> 10 (196 --> 1, 192 --> 1, 188 --> 1, 184 --> 1, 180 --> 1, 176 --> 1, 172 --> 1, 168 --> 1, 164 --> 1, 160 --> 1 )
[LOG] Average clause size reduction: 89 --> 0.5 (98 --> 0.5, 96 --> 0.5, 94 --> 0.5, 92 --> 0.5, 90 --> 0.5, 88 --> 0.5, 86 --> 0.5, 84 --> 0.5, 82 --> 0.5, 80 --> 0.5 )
[LOG] Overall execution time: 0.079108 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.26 sec (Real time) / 0.22 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 207 30 2 1 175
Raw AIGER output size: aag 280 20 2 1 256
=====================  add10y.aag =====================
[LOG] Relation determinization time: 0.054771 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 81 new AND gates.
[LOG] Size before ABC: 99 AND gates.
[LOG] Size after ABC: 73 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.047496/0 sec (0.004608/0 sec, 0.004651/0 sec, 0.004529/0 sec, 0.004565/0 sec, 0.004798/0 sec, 0.004907/0 sec, 0.004867/0 sec, 0.004889/0 sec, 0.004785/0 sec, 0.004897/0 sec )
[LOG] Nr of iterations: 20 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2 )
[LOG] Total clause computation time: 0.018193/0 sec (0.001689/0.001689 sec, 0.001761/0.001761 sec, 0.001742/0.001742 sec, 0.001734/0.001734 sec, 0.001866/0.001866 sec, 0.001887/0.001887 sec, 0.001916/0.001916 sec, 0.001856/0.001856 sec, 0.001877/0.001877 sec, 0.001865/0.001865 sec )
[LOG] Total clause minimization time: 0.0176/0 sec (0.001621/0.001621 sec, 0.001612/0.001612 sec, 0.001745/0.001745 sec, 0.001781/0.001781 sec, 0.001792/0.001792 sec, 0.001756/0.001756 sec, 0.001858/0.001858 sec, 0.001819/0.001819 sec, 0.001774/0.001774 sec, 0.001842/0.001842 sec )
[LOG] Total clause size reduction: 1320 --> 10 (150 --> 1, 146 --> 1, 142 --> 1, 138 --> 1, 134 --> 1, 130 --> 1, 126 --> 1, 122 --> 1, 118 --> 1, 114 --> 1 )
[LOG] Average clause size reduction: 66 --> 0.5 (75 --> 0.5, 73 --> 0.5, 71 --> 0.5, 69 --> 0.5, 67 --> 0.5, 65 --> 0.5, 63 --> 0.5, 61 --> 0.5, 59 --> 0.5, 57 --> 0.5 )
[LOG] Overall execution time: 0.056685 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.24 sec (Real time) / 0.19 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 161 30 2 1 129
Raw AIGER output size: aag 234 20 2 1 210
=====================  add12n.aag =====================
[LOG] Relation determinization time: 0.116703 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 99 new AND gates.
[LOG] Size before ABC: 177 AND gates.
[LOG] Size after ABC: 89 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.105758/0 sec (0.008056/0 sec, 0.008541/0 sec, 0.008755/0 sec, 0.008693/0 sec, 0.008995/0 sec, 0.009094/0 sec, 0.008928/0 sec, 0.009065/0 sec, 0.008678/0 sec, 0.008544/0 sec, 0.009095/0 sec, 0.009314/0 sec )
[LOG] Nr of iterations: 24 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2 )
[LOG] Total clause computation time: 0.03912/0 sec (0.002927/0.002927 sec, 0.003113/0.003113 sec, 0.003213/0.003213 sec, 0.003253/0.003253 sec, 0.003399/0.003399 sec, 0.003328/0.003328 sec, 0.003361/0.003361 sec, 0.00324/0.00324 sec, 0.00327/0.00327 sec, 0.00323/0.00323 sec, 0.00331/0.00331 sec, 0.003476/0.003476 sec )
[LOG] Total clause minimization time: 0.040397/0 sec (0.003069/0.003069 sec, 0.003406/0.003406 sec, 0.003532/0.003532 sec, 0.003176/0.003176 sec, 0.003359/0.003359 sec, 0.003291/0.003291 sec, 0.003261/0.003261 sec, 0.003573/0.003573 sec, 0.00325/0.00325 sec, 0.003274/0.003274 sec, 0.003624/0.003624 sec, 0.003582/0.003582 sec )
[LOG] Total clause size reduction: 2592 --> 12 (238 --> 1, 234 --> 1, 230 --> 1, 226 --> 1, 222 --> 1, 218 --> 1, 214 --> 1, 210 --> 1, 206 --> 1, 202 --> 1, 198 --> 1, 194 --> 1 )
[LOG] Average clause size reduction: 108 --> 0.5 (119 --> 0.5, 117 --> 0.5, 115 --> 0.5, 113 --> 0.5, 111 --> 0.5, 109 --> 0.5, 107 --> 0.5, 105 --> 0.5, 103 --> 0.5, 101 --> 0.5, 99 --> 0.5, 97 --> 0.5 )
[LOG] Overall execution time: 0.11915 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.31 sec (Real time) / 0.26 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 251 36 2 1 213
Raw AIGER output size: aag 340 24 2 1 312
=====================  add12y.aag =====================
[LOG] Relation determinization time: 0.079818 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 99 new AND gates.
[LOG] Size before ABC: 121 AND gates.
[LOG] Size after ABC: 89 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.070962/0 sec (0.005586/0 sec, 0.00563/0 sec, 0.005671/0 sec, 0.005789/0 sec, 0.005868/0 sec, 0.006095/0 sec, 0.005984/0 sec, 0.00598/0 sec, 0.006158/0 sec, 0.006141/0 sec, 0.006303/0 sec, 0.005757/0 sec )
[LOG] Nr of iterations: 24 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2 )
[LOG] Total clause computation time: 0.026904/0 sec (0.002058/0.002058 sec, 0.00214/0.00214 sec, 0.002189/0.002189 sec, 0.002167/0.002167 sec, 0.002242/0.002242 sec, 0.00227/0.00227 sec, 0.002252/0.002252 sec, 0.00228/0.00228 sec, 0.002322/0.002322 sec, 0.002367/0.002367 sec, 0.002388/0.002388 sec, 0.002229/0.002229 sec )
[LOG] Total clause minimization time: 0.025833/0 sec (0.002/0.002 sec, 0.002037/0.002037 sec, 0.00208/0.00208 sec, 0.002131/0.002131 sec, 0.0021/0.0021 sec, 0.002195/0.002195 sec, 0.00216/0.00216 sec, 0.002193/0.002193 sec, 0.00223/0.00223 sec, 0.002232/0.002232 sec, 0.0023/0.0023 sec, 0.002175/0.002175 sec )
[LOG] Total clause size reduction: 1920 --> 12 (182 --> 1, 178 --> 1, 174 --> 1, 170 --> 1, 166 --> 1, 162 --> 1, 158 --> 1, 154 --> 1, 150 --> 1, 146 --> 1, 142 --> 1, 138 --> 1 )
[LOG] Average clause size reduction: 80 --> 0.5 (91 --> 0.5, 89 --> 0.5, 87 --> 0.5, 85 --> 0.5, 83 --> 0.5, 81 --> 0.5, 79 --> 0.5, 77 --> 0.5, 75 --> 0.5, 73 --> 0.5, 71 --> 0.5, 69 --> 0.5 )
[LOG] Overall execution time: 0.081953 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.27 sec (Real time) / 0.21 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 195 36 2 1 157
Raw AIGER output size: aag 284 24 2 1 256
=====================  add14n.aag =====================
[LOG] Relation determinization time: 0.160581 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 117 new AND gates.
[LOG] Size before ABC: 209 AND gates.
[LOG] Size after ABC: 105 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.146749/0 sec (0.009621/0 sec, 0.010219/0 sec, 0.010223/0 sec, 0.01068/0 sec, 0.010774/0 sec, 0.010833/0 sec, 0.011018/0 sec, 0.010247/0 sec, 0.010421/0 sec, 0.010533/0 sec, 0.010242/0 sec, 0.010351/0 sec, 0.010687/0 sec, 0.0109/0 sec )
[LOG] Nr of iterations: 28 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2 )
[LOG] Total clause computation time: 0.054233/0 sec (0.003625/0.003625 sec, 0.003789/0.003789 sec, 0.003773/0.003773 sec, 0.003898/0.003898 sec, 0.003948/0.003948 sec, 0.003901/0.003901 sec, 0.003961/0.003961 sec, 0.003824/0.003824 sec, 0.003832/0.003832 sec, 0.003867/0.003867 sec, 0.0039/0.0039 sec, 0.003799/0.003799 sec, 0.004061/0.004061 sec, 0.004055/0.004055 sec )
[LOG] Total clause minimization time: 0.056456/0 sec (0.003679/0.003679 sec, 0.00414/0.00414 sec, 0.003786/0.003786 sec, 0.004049/0.004049 sec, 0.003879/0.003879 sec, 0.004174/0.004174 sec, 0.00425/0.00425 sec, 0.003841/0.003841 sec, 0.004142/0.004142 sec, 0.004137/0.004137 sec, 0.003884/0.003884 sec, 0.004205/0.004205 sec, 0.003918/0.003918 sec, 0.004372/0.004372 sec )
[LOG] Total clause size reduction: 3556 --> 14 (280 --> 1, 276 --> 1, 272 --> 1, 268 --> 1, 264 --> 1, 260 --> 1, 256 --> 1, 252 --> 1, 248 --> 1, 244 --> 1, 240 --> 1, 236 --> 1, 232 --> 1, 228 --> 1 )
[LOG] Average clause size reduction: 127 --> 0.5 (140 --> 0.5, 138 --> 0.5, 136 --> 0.5, 134 --> 0.5, 132 --> 0.5, 130 --> 0.5, 128 --> 0.5, 126 --> 0.5, 124 --> 0.5, 122 --> 0.5, 120 --> 0.5, 118 --> 0.5, 116 --> 0.5, 114 --> 0.5 )
[LOG] Overall execution time: 0.16338 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.34 sec (Real time) / 0.28 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.08 sec (Real time) / 0.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 295 42 2 1 251
Raw AIGER output size: aag 400 28 2 1 368
=====================  add14y.aag =====================
[LOG] Relation determinization time: 0.098176 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 117 new AND gates.
[LOG] Size before ABC: 143 AND gates.
[LOG] Size after ABC: 105 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.090655/0 sec (0.006361/0 sec, 0.006404/0 sec, 0.006354/0 sec, 0.006655/0 sec, 0.006692/0 sec, 0.006314/0 sec, 0.006357/0 sec, 0.00654/0 sec, 0.006802/0 sec, 0.006545/0 sec, 0.006376/0 sec, 0.006288/0 sec, 0.006393/0 sec, 0.006574/0 sec )
[LOG] Nr of iterations: 28 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2 )
[LOG] Total clause computation time: 0.035404/0 sec (0.002345/0.002345 sec, 0.002504/0.002504 sec, 0.002424/0.002424 sec, 0.002572/0.002572 sec, 0.002618/0.002618 sec, 0.002444/0.002444 sec, 0.002519/0.002519 sec, 0.002592/0.002592 sec, 0.002618/0.002618 sec, 0.002562/0.002562 sec, 0.002539/0.002539 sec, 0.002514/0.002514 sec, 0.002555/0.002555 sec, 0.002598/0.002598 sec )
[LOG] Total clause minimization time: 0.034546/0 sec (0.002342/0.002342 sec, 0.002341/0.002341 sec, 0.002406/0.002406 sec, 0.002513/0.002513 sec, 0.002451/0.002451 sec, 0.002432/0.002432 sec, 0.002455/0.002455 sec, 0.002517/0.002517 sec, 0.002535/0.002535 sec, 0.00252/0.00252 sec, 0.002448/0.002448 sec, 0.002478/0.002478 sec, 0.002522/0.002522 sec, 0.002586/0.002586 sec )
[LOG] Total clause size reduction: 2632 --> 14 (214 --> 1, 210 --> 1, 206 --> 1, 202 --> 1, 198 --> 1, 194 --> 1, 190 --> 1, 186 --> 1, 182 --> 1, 178 --> 1, 174 --> 1, 170 --> 1, 166 --> 1, 162 --> 1 )
[LOG] Average clause size reduction: 94 --> 0.5 (107 --> 0.5, 105 --> 0.5, 103 --> 0.5, 101 --> 0.5, 99 --> 0.5, 97 --> 0.5, 95 --> 0.5, 93 --> 0.5, 91 --> 0.5, 89 --> 0.5, 87 --> 0.5, 85 --> 0.5, 83 --> 0.5, 81 --> 0.5 )
[LOG] Overall execution time: 0.10028 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.26 sec (Real time) / 0.22 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.09 sec (Real time) / 0.09 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 229 42 2 1 185
Raw AIGER output size: aag 334 28 2 1 302
=====================  add16n.aag =====================
[LOG] Relation determinization time: 0.196715 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 135 new AND gates.
[LOG] Size before ABC: 241 AND gates.
[LOG] Size after ABC: 121 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.183235/0 sec (0.01135/0 sec, 0.011311/0 sec, 0.011136/0 sec, 0.011375/0 sec, 0.011364/0 sec, 0.011558/0 sec, 0.010825/0 sec, 0.011128/0 sec, 0.012159/0 sec, 0.011644/0 sec, 0.011694/0 sec, 0.011695/0 sec, 0.011656/0 sec, 0.011561/0 sec, 0.011319/0 sec, 0.01146/0 sec )
[LOG] Nr of iterations: 32 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2 )
[LOG] Total clause computation time: 0.0684/0 sec (0.004119/0.004119 sec, 0.004135/0.004135 sec, 0.004108/0.004108 sec, 0.004103/0.004103 sec, 0.004178/0.004178 sec, 0.00417/0.00417 sec, 0.004113/0.004113 sec, 0.004185/0.004185 sec, 0.004482/0.004482 sec, 0.00432/0.00432 sec, 0.004379/0.004379 sec, 0.004319/0.004319 sec, 0.004337/0.004337 sec, 0.004424/0.004424 sec, 0.004454/0.004454 sec, 0.004574/0.004574 sec )
[LOG] Total clause minimization time: 0.070775/0 sec (0.004208/0.004208 sec, 0.004159/0.004159 sec, 0.004204/0.004204 sec, 0.004511/0.004511 sec, 0.004276/0.004276 sec, 0.004691/0.004691 sec, 0.004208/0.004208 sec, 0.004503/0.004503 sec, 0.004637/0.004637 sec, 0.004379/0.004379 sec, 0.004294/0.004294 sec, 0.004721/0.004721 sec, 0.004755/0.004755 sec, 0.00441/0.00441 sec, 0.004403/0.004403 sec, 0.004416/0.004416 sec )
[LOG] Total clause size reduction: 4672 --> 16 (322 --> 1, 318 --> 1, 314 --> 1, 310 --> 1, 306 --> 1, 302 --> 1, 298 --> 1, 294 --> 1, 290 --> 1, 286 --> 1, 282 --> 1, 278 --> 1, 274 --> 1, 270 --> 1, 266 --> 1, 262 --> 1 )
[LOG] Average clause size reduction: 146 --> 0.5 (161 --> 0.5, 159 --> 0.5, 157 --> 0.5, 155 --> 0.5, 153 --> 0.5, 151 --> 0.5, 149 --> 0.5, 147 --> 0.5, 145 --> 0.5, 143 --> 0.5, 141 --> 0.5, 139 --> 0.5, 137 --> 0.5, 135 --> 0.5, 133 --> 0.5, 131 --> 0.5 )
[LOG] Overall execution time: 0.20016 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.39 sec (Real time) / 0.34 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.09 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 339 48 2 1 289
Raw AIGER output size: aag 460 32 2 1 424
=====================  add16y.aag =====================
[LOG] Relation determinization time: 0.136758 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 135 new AND gates.
[LOG] Size before ABC: 165 AND gates.
[LOG] Size after ABC: 121 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.126002/0 sec (0.007544/0 sec, 0.007633/0 sec, 0.007554/0 sec, 0.007611/0 sec, 0.007837/0 sec, 0.007913/0 sec, 0.007801/0 sec, 0.007821/0 sec, 0.007897/0 sec, 0.007912/0 sec, 0.007968/0 sec, 0.007854/0 sec, 0.007794/0 sec, 0.007844/0 sec, 0.00831/0 sec, 0.008709/0 sec )
[LOG] Nr of iterations: 32 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2 )
[LOG] Total clause computation time: 0.047417/0 sec (0.002724/0.002724 sec, 0.002938/0.002938 sec, 0.002848/0.002848 sec, 0.002875/0.002875 sec, 0.002936/0.002936 sec, 0.00296/0.00296 sec, 0.002942/0.002942 sec, 0.002955/0.002955 sec, 0.002982/0.002982 sec, 0.003025/0.003025 sec, 0.003023/0.003023 sec, 0.002929/0.002929 sec, 0.002967/0.002967 sec, 0.002973/0.002973 sec, 0.003119/0.003119 sec, 0.003221/0.003221 sec )
[LOG] Total clause minimization time: 0.047398/0 sec (0.002786/0.002786 sec, 0.002767/0.002767 sec, 0.002832/0.002832 sec, 0.00285/0.00285 sec, 0.002937/0.002937 sec, 0.002919/0.002919 sec, 0.002926/0.002926 sec, 0.002907/0.002907 sec, 0.002974/0.002974 sec, 0.002982/0.002982 sec, 0.002996/0.002996 sec, 0.003016/0.003016 sec, 0.002959/0.002959 sec, 0.003165/0.003165 sec, 0.003207/0.003207 sec, 0.003175/0.003175 sec )
[LOG] Total clause size reduction: 3456 --> 16 (246 --> 1, 242 --> 1, 238 --> 1, 234 --> 1, 230 --> 1, 226 --> 1, 222 --> 1, 218 --> 1, 214 --> 1, 210 --> 1, 206 --> 1, 202 --> 1, 198 --> 1, 194 --> 1, 190 --> 1, 186 --> 1 )
[LOG] Average clause size reduction: 108 --> 0.5 (123 --> 0.5, 121 --> 0.5, 119 --> 0.5, 117 --> 0.5, 115 --> 0.5, 113 --> 0.5, 111 --> 0.5, 109 --> 0.5, 107 --> 0.5, 105 --> 0.5, 103 --> 0.5, 101 --> 0.5, 99 --> 0.5, 97 --> 0.5, 95 --> 0.5, 93 --> 0.5 )
[LOG] Overall execution time: 0.139282 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.32 sec (Real time) / 0.28 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.09 sec (Real time) / 0.09 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 263 48 2 1 213
Raw AIGER output size: aag 384 32 2 1 348
=====================  add18n.aag =====================
[LOG] Relation determinization time: 0.257739 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 153 new AND gates.
[LOG] Size before ABC: 273 AND gates.
[LOG] Size after ABC: 137 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.241135/0 sec (0.012851/0 sec, 0.013545/0 sec, 0.012855/0 sec, 0.012697/0 sec, 0.01171/0 sec, 0.012803/0 sec, 0.012785/0 sec, 0.01274/0 sec, 0.01329/0 sec, 0.013166/0 sec, 0.013855/0 sec, 0.01429/0 sec, 0.013896/0 sec, 0.014142/0 sec, 0.014388/0 sec, 0.01413/0 sec, 0.014212/0 sec, 0.01378/0 sec )
[LOG] Nr of iterations: 36 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2 )
[LOG] Total clause computation time: 0.086822/0 sec (0.004658/0.004658 sec, 0.004776/0.004776 sec, 0.004658/0.004658 sec, 0.004549/0.004549 sec, 0.004439/0.004439 sec, 0.004619/0.004619 sec, 0.004632/0.004632 sec, 0.004632/0.004632 sec, 0.004838/0.004838 sec, 0.004696/0.004696 sec, 0.00497/0.00497 sec, 0.005067/0.005067 sec, 0.004999/0.004999 sec, 0.00501/0.00501 sec, 0.005112/0.005112 sec, 0.004986/0.004986 sec, 0.005048/0.005048 sec, 0.005133/0.005133 sec )
[LOG] Total clause minimization time: 0.093718/0 sec (0.004737/0.004737 sec, 0.0053/0.0053 sec, 0.005122/0.005122 sec, 0.005029/0.005029 sec, 0.00455/0.00455 sec, 0.005329/0.005329 sec, 0.005186/0.005186 sec, 0.004742/0.004742 sec, 0.004986/0.004986 sec, 0.005642/0.005642 sec, 0.005226/0.005226 sec, 0.005248/0.005248 sec, 0.005091/0.005091 sec, 0.005658/0.005658 sec, 0.005595/0.005595 sec, 0.005579/0.005579 sec, 0.005578/0.005578 sec, 0.00512/0.00512 sec )
[LOG] Total clause size reduction: 5940 --> 18 (364 --> 1, 360 --> 1, 356 --> 1, 352 --> 1, 348 --> 1, 344 --> 1, 340 --> 1, 336 --> 1, 332 --> 1, 328 --> 1, 324 --> 1, 320 --> 1, 316 --> 1, 312 --> 1, 308 --> 1, 304 --> 1, 300 --> 1, 296 --> 1 )
[LOG] Average clause size reduction: 165 --> 0.5 (182 --> 0.5, 180 --> 0.5, 178 --> 0.5, 176 --> 0.5, 174 --> 0.5, 172 --> 0.5, 170 --> 0.5, 168 --> 0.5, 166 --> 0.5, 164 --> 0.5, 162 --> 0.5, 160 --> 0.5, 158 --> 0.5, 156 --> 0.5, 154 --> 0.5, 152 --> 0.5, 150 --> 0.5, 148 --> 0.5 )
[LOG] Overall execution time: 0.262032 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.46 sec (Real time) / 0.41 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.15 sec (Real time) / 0.15 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 383 54 2 1 327
Raw AIGER output size: aag 520 36 2 1 480
=====================  add18y.aag =====================
[LOG] Relation determinization time: 0.170923 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 153 new AND gates.
[LOG] Size before ABC: 187 AND gates.
[LOG] Size after ABC: 137 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.159327/1 sec (0.008273/0 sec, 0.008485/0 sec, 0.008745/0 sec, 0.009052/0 sec, 0.008841/0 sec, 0.008842/0 sec, 0.00863/0 sec, 0.00872/0 sec, 0.0088/0 sec, 0.008735/0 sec, 0.008981/0 sec, 0.009017/0 sec, 0.008805/0 sec, 0.008987/0 sec, 0.009181/0 sec, 0.009109/1 sec, 0.009048/0 sec, 0.009076/0 sec )
[LOG] Nr of iterations: 36 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2 )
[LOG] Total clause computation time: 0.059901/0 sec (0.002998/0.002998 sec, 0.003307/0.003307 sec, 0.003348/0.003348 sec, 0.003324/0.003324 sec, 0.00329/0.00329 sec, 0.003329/0.003329 sec, 0.003253/0.003253 sec, 0.00323/0.00323 sec, 0.003393/0.003393 sec, 0.003231/0.003231 sec, 0.003369/0.003369 sec, 0.003321/0.003321 sec, 0.003368/0.003368 sec, 0.003409/0.003409 sec, 0.003391/0.003391 sec, 0.003402/0.003402 sec, 0.003507/0.003507 sec, 0.003431/0.003431 sec )
[LOG] Total clause minimization time: 0.059615/1 sec (0.003092/0.003092 sec, 0.003092/0.003092 sec, 0.00324/0.00324 sec, 0.003402/0.003402 sec, 0.00323/0.00323 sec, 0.003326/0.003326 sec, 0.003201/0.003201 sec, 0.003248/0.003248 sec, 0.003298/0.003298 sec, 0.003272/0.003272 sec, 0.003297/0.003297 sec, 0.003397/0.003397 sec, 0.003365/0.003365 sec, 0.003402/0.003402 sec, 0.003566/0.003566 sec, 0.003367/0.003367 sec, 0.003393/0.003393 sec, 0.003427/0.003427 sec )
[LOG] Total clause size reduction: 4392 --> 18 (278 --> 1, 274 --> 1, 270 --> 1, 266 --> 1, 262 --> 1, 258 --> 1, 254 --> 1, 250 --> 1, 246 --> 1, 242 --> 1, 238 --> 1, 234 --> 1, 230 --> 1, 226 --> 1, 222 --> 1, 218 --> 1, 214 --> 1, 210 --> 1 )
[LOG] Average clause size reduction: 122 --> 0.5 (139 --> 0.5, 137 --> 0.5, 135 --> 0.5, 133 --> 0.5, 131 --> 0.5, 129 --> 0.5, 127 --> 0.5, 125 --> 0.5, 123 --> 0.5, 121 --> 0.5, 119 --> 0.5, 117 --> 0.5, 115 --> 0.5, 113 --> 0.5, 111 --> 0.5, 109 --> 0.5, 107 --> 0.5, 105 --> 0.5 )
[LOG] Overall execution time: 0.173651 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.36 sec (Real time) / 0.31 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 297 54 2 1 241
Raw AIGER output size: aag 434 36 2 1 394
=====================  add20n.aag =====================
[LOG] Relation determinization time: 0.307585 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 171 new AND gates.
[LOG] Size before ABC: 305 AND gates.
[LOG] Size after ABC: 153 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.289935/0 sec (0.013901/0 sec, 0.014231/0 sec, 0.013671/0 sec, 0.013618/0 sec, 0.013933/0 sec, 0.014858/0 sec, 0.014257/0 sec, 0.014633/0 sec, 0.014048/0 sec, 0.014679/0 sec, 0.014131/0 sec, 0.014474/0 sec, 0.014365/0 sec, 0.014924/0 sec, 0.01499/0 sec, 0.014501/0 sec, 0.015183/0 sec, 0.014777/0 sec, 0.014967/0 sec, 0.015794/0 sec )
[LOG] Nr of iterations: 40 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2 )
[LOG] Total clause computation time: 0.10717/0 sec (0.005149/0.005149 sec, 0.005204/0.005204 sec, 0.005164/0.005164 sec, 0.005073/0.005073 sec, 0.005278/0.005278 sec, 0.005195/0.005195 sec, 0.005223/0.005223 sec, 0.005263/0.005263 sec, 0.005252/0.005252 sec, 0.005227/0.005227 sec, 0.005318/0.005318 sec, 0.005278/0.005278 sec, 0.005292/0.005292 sec, 0.005433/0.005433 sec, 0.005614/0.005614 sec, 0.005566/0.005566 sec, 0.005578/0.005578 sec, 0.005507/0.005507 sec, 0.005661/0.005661 sec, 0.005895/0.005895 sec )
[LOG] Total clause minimization time: 0.111658/0 sec (0.005315/0.005315 sec, 0.005245/0.005245 sec, 0.0052/0.0052 sec, 0.005099/0.005099 sec, 0.005211/0.005211 sec, 0.005787/0.005787 sec, 0.005305/0.005305 sec, 0.005872/0.005872 sec, 0.005252/0.005252 sec, 0.005815/0.005815 sec, 0.005491/0.005491 sec, 0.005887/0.005887 sec, 0.005425/0.005425 sec, 0.005949/0.005949 sec, 0.005937/0.005937 sec, 0.005412/0.005412 sec, 0.006076/0.006076 sec, 0.005549/0.005549 sec, 0.005607/0.005607 sec, 0.006224/0.006224 sec )
[LOG] Total clause size reduction: 7360 --> 20 (406 --> 1, 402 --> 1, 398 --> 1, 394 --> 1, 390 --> 1, 386 --> 1, 382 --> 1, 378 --> 1, 374 --> 1, 370 --> 1, 366 --> 1, 362 --> 1, 358 --> 1, 354 --> 1, 350 --> 1, 346 --> 1, 342 --> 1, 338 --> 1, 334 --> 1, 330 --> 1 )
[LOG] Average clause size reduction: 184 --> 0.5 (203 --> 0.5, 201 --> 0.5, 199 --> 0.5, 197 --> 0.5, 195 --> 0.5, 193 --> 0.5, 191 --> 0.5, 189 --> 0.5, 187 --> 0.5, 185 --> 0.5, 183 --> 0.5, 181 --> 0.5, 179 --> 0.5, 177 --> 0.5, 175 --> 0.5, 173 --> 0.5, 171 --> 0.5, 169 --> 0.5, 167 --> 0.5, 165 --> 0.5 )
[LOG] Overall execution time: 0.311835 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.50 sec (Real time) / 0.43 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.17 sec (Real time) / 0.17 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 427 60 2 1 365
Raw AIGER output size: aag 580 40 2 1 536
=====================  add20y.aag =====================
[LOG] Relation determinization time: 0.219793 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 171 new AND gates.
[LOG] Size before ABC: 209 AND gates.
[LOG] Size after ABC: 153 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.204446/0 sec (0.009556/0 sec, 0.009951/0 sec, 0.009975/0 sec, 0.010035/0 sec, 0.009963/0 sec, 0.009959/0 sec, 0.009981/0 sec, 0.010323/0 sec, 0.010253/0 sec, 0.01004/0 sec, 0.010165/0 sec, 0.010009/0 sec, 0.010308/0 sec, 0.01024/0 sec, 0.010233/0 sec, 0.010511/0 sec, 0.010422/0 sec, 0.010571/0 sec, 0.010943/0 sec, 0.011008/0 sec )
[LOG] Nr of iterations: 40 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2 )
[LOG] Total clause computation time: 0.076006/0 sec (0.003484/0.003484 sec, 0.00362/0.00362 sec, 0.003678/0.003678 sec, 0.003635/0.003635 sec, 0.003693/0.003693 sec, 0.003713/0.003713 sec, 0.003731/0.003731 sec, 0.003813/0.003813 sec, 0.003804/0.003804 sec, 0.003724/0.003724 sec, 0.003844/0.003844 sec, 0.003765/0.003765 sec, 0.003869/0.003869 sec, 0.00384/0.00384 sec, 0.00382/0.00382 sec, 0.00392/0.00392 sec, 0.003896/0.003896 sec, 0.003937/0.003937 sec, 0.004128/0.004128 sec, 0.004092/0.004092 sec )
[LOG] Total clause minimization time: 0.075632/0 sec (0.00354/0.00354 sec, 0.00345/0.00345 sec, 0.003647/0.003647 sec, 0.003611/0.003611 sec, 0.003693/0.003693 sec, 0.003688/0.003688 sec, 0.003754/0.003754 sec, 0.003818/0.003818 sec, 0.003809/0.003809 sec, 0.003693/0.003693 sec, 0.003809/0.003809 sec, 0.003755/0.003755 sec, 0.003801/0.003801 sec, 0.00381/0.00381 sec, 0.003877/0.003877 sec, 0.003858/0.003858 sec, 0.003939/0.003939 sec, 0.003962/0.003962 sec, 0.00402/0.00402 sec, 0.004098/0.004098 sec )
[LOG] Total clause size reduction: 5440 --> 20 (310 --> 1, 306 --> 1, 302 --> 1, 298 --> 1, 294 --> 1, 290 --> 1, 286 --> 1, 282 --> 1, 278 --> 1, 274 --> 1, 270 --> 1, 266 --> 1, 262 --> 1, 258 --> 1, 254 --> 1, 250 --> 1, 246 --> 1, 242 --> 1, 238 --> 1, 234 --> 1 )
[LOG] Average clause size reduction: 136 --> 0.5 (155 --> 0.5, 153 --> 0.5, 151 --> 0.5, 149 --> 0.5, 147 --> 0.5, 145 --> 0.5, 143 --> 0.5, 141 --> 0.5, 139 --> 0.5, 137 --> 0.5, 135 --> 0.5, 133 --> 0.5, 131 --> 0.5, 129 --> 0.5, 127 --> 0.5, 125 --> 0.5, 123 --> 0.5, 121 --> 0.5, 119 --> 0.5, 117 --> 0.5 )
[LOG] Overall execution time: 0.223232 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.41 sec (Real time) / 0.34 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.11 sec (Real time) / 0.10 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 331 60 2 1 269
Raw AIGER output size: aag 484 40 2 1 440
=====================  cnt2n.aag =====================
[LOG] Relation determinization time: 0.002405 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.0004/0 sec (0.0004/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 2.1e-05/0 sec (2.1e-05/2.1e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.003339 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 35 2 3 1 30
Raw AIGER output size: aag 35 1 3 1 31
=====================  cnt2y.aag =====================
[LOG] Relation determinization time: 0.002501 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000283/0 sec (0.000283/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 1.2e-05/0 sec (1.2e-05/1.2e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.003456 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 16 2 3 1 11
Raw AIGER output size: aag 16 1 3 1 12
=====================  cnt3n.aag =====================
[LOG] Relation determinization time: 0.003257 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000597/0 sec (0.000597/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 3.1e-05/0 sec (3.1e-05/3.1e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.004477 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 51 2 4 1 45
Raw AIGER output size: aag 51 1 4 1 46
=====================  cnt3y.aag =====================
[LOG] Relation determinization time: 0.003065 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000357/0 sec (0.000357/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 1.3e-05/0 sec (1.3e-05/1.3e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.004292 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 23 2 4 1 17
Raw AIGER output size: aag 23 1 4 1 18
=====================  cnt4n.aag =====================
[LOG] Relation determinization time: 0.003405 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.000673/0 sec (0.000673/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 2.6e-05/0 sec (2.6e-05/2.6e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.00478 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 67 2 5 1 60
Raw AIGER output size: aag 67 1 5 1 61
=====================  cnt4y.aag =====================
[LOG] Relation determinization time: 0.003581 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000461/0 sec (0.000461/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 2.3e-05/0 sec (2.3e-05/2.3e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.005097 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 30 2 5 1 23
Raw AIGER output size: aag 30 1 5 1 24
=====================  cnt5n.aag =====================
[LOG] Relation determinization time: 0.003616 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000869/0 sec (0.000869/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 3.4e-05/0 sec (3.4e-05/3.4e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.005151 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.35 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 83 2 6 1 75
Raw AIGER output size: aag 83 1 6 1 76
=====================  cnt5y.aag =====================
[LOG] Relation determinization time: 0.003171 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.000464/0 sec (0.000464/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 1.3e-05/0 sec (1.3e-05/1.3e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.00459 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 37 2 6 1 29
Raw AIGER output size: aag 37 1 6 1 30
=====================  cnt6n.aag =====================
[LOG] Relation determinization time: 0.00385 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000966/0 sec (0.000966/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 3.7e-05/0 sec (3.7e-05/3.7e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.005299 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 99 2 7 1 90
Raw AIGER output size: aag 99 1 7 1 91
=====================  cnt6y.aag =====================
[LOG] Relation determinization time: 0.002719 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000502/0 sec (0.000502/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 1.5e-05/0 sec (1.5e-05/1.5e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.003893 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 44 2 7 1 35
Raw AIGER output size: aag 44 1 7 1 36
=====================  cnt7n.aag =====================
[LOG] Relation determinization time: 0.004376 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001894/0 sec (0.001894/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.000856/0 sec (0.000856/0.000856 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.005755 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 115 2 8 1 105
Raw AIGER output size: aag 115 1 8 1 106
=====================  cnt7y.aag =====================
[LOG] Relation determinization time: 0.003447 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.00061/0 sec (0.00061/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 1.4e-05/0 sec (1.4e-05/1.4e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.004846 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 51 2 8 1 41
Raw AIGER output size: aag 51 1 8 1 42
=====================  cnt8n.aag =====================
[LOG] Relation determinization time: 0.004473 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001292/0 sec (0.001292/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 4.5e-05/0 sec (4.5e-05/4.5e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.006221 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.27 sec (Real time) / 0.26 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 131 2 9 1 120
Raw AIGER output size: aag 131 1 9 1 121
=====================  cnt8y.aag =====================
[LOG] Relation determinization time: 0.003211 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.000601/0 sec (0.000601/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 1.4e-05/0 sec (1.4e-05/1.4e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.004478 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.14 sec (Real time) / 0.13 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 58 2 9 1 47
Raw AIGER output size: aag 58 1 9 1 48
=====================  cnt9n.aag =====================
[LOG] Relation determinization time: 0.003527 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.00126/0 sec (0.00126/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 3.5e-05/0 sec (3.5e-05/3.5e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.004903 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.62 sec (Real time) / 0.58 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 147 2 10 1 135
Raw AIGER output size: aag 147 1 10 1 136
=====================  cnt9y.aag =====================
[LOG] Relation determinization time: 0.002582 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000595/0 sec (0.000595/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 1.7e-05/0 sec (1.7e-05/1.7e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.003549 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.39 sec (Real time) / 0.37 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 65 2 10 1 53
Raw AIGER output size: aag 65 1 10 1 54
=====================  cnt10n.aag =====================
[LOG] Relation determinization time: 0.003353 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001258/0 sec (0.001258/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 3.4e-05/0 sec (3.4e-05/3.4e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.004723 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.97 sec (Real time) / 1.91 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 163 2 11 1 150
Raw AIGER output size: aag 163 1 11 1 151
=====================  cnt10y.aag =====================
[LOG] Relation determinization time: 0.002819 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000636/0 sec (0.000636/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 1.4e-05/0 sec (1.4e-05/1.4e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.003948 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.52 sec (Real time) / 1.44 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 72 2 11 1 59
Raw AIGER output size: aag 72 1 11 1 60
=====================  cnt11n.aag =====================
[LOG] Relation determinization time: 0.00357 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001482/0 sec (0.001482/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 3.5e-05/0 sec (3.5e-05/3.5e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.005003 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 5.97 sec (Real time) / 5.75 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 179 2 12 1 165
Raw AIGER output size: aag 179 1 12 1 166
=====================  cnt11y.aag =====================
[LOG] Relation determinization time: 0.002755 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000721/0 sec (0.000721/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 1.4e-05/0 sec (1.4e-05/1.4e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.003876 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 4.64 sec (Real time) / 4.45 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 79 2 12 1 65
Raw AIGER output size: aag 79 1 12 1 66
=====================  cnt15n.aag =====================
[LOG] Relation determinization time: 0.004925 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.001881/0 sec (0.001881/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 6.3e-05/0 sec (6.3e-05/6.3e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.007115 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 703.52 sec (Real time) / 692.46 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 243 2 16 1 225
Raw AIGER output size: aag 243 1 16 1 226
=====================  cnt15y.aag =====================
[LOG] Relation determinization time: 0.002359 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000782/0 sec (0.000782/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 1.3e-05/0 sec (1.3e-05/1.3e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.003317 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 447.21 sec (Real time) / 437.62 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 107 2 16 1 89
Raw AIGER output size: aag 107 1 16 1 90
=====================  cnt20n.aag =====================
[LOG] Relation determinization time: 0.00436 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.0021/0 sec (0.0021/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 4.3e-05/0 sec (4.3e-05/4.3e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.006662 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.46 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.25 sec (Real time) / 9923.07 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 323 2 21 1 300
Raw AIGER output size: aag 323 1 21 1 301
=====================  cnt20y.aag =====================
[LOG] Relation determinization time: 0.002676 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.000972/0 sec (0.000972/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 1.4e-05/0 sec (1.4e-05/1.4e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.003871 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.34 sec (Real time) / 9919.13 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 142 2 21 1 119
Raw AIGER output size: aag 142 1 21 1 120
=====================  cnt25n.aag =====================
[LOG] Relation determinization time: 0.007467 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.004776/0 sec (0.004776/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.002136/0 sec (0.002136/0.002136 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.010526 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.37 sec (Real time) / 9919.60 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 403 2 26 1 375
Raw AIGER output size: aag 403 1 26 1 376
=====================  cnt25y.aag =====================
[LOG] Relation determinization time: 0.003061 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001212/0 sec (0.001212/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 1.5e-05/0 sec (1.5e-05/1.5e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.004543 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.41 sec (Real time) / 9920.58 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 177 2 26 1 149
Raw AIGER output size: aag 177 1 26 1 150
=====================  cnt30n.aag =====================
[LOG] Relation determinization time: 0.006199 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.003281/0 sec (0.003281/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 6e-05/0 sec (6e-05/6e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.01019 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.58 sec (Real time) / 9910.14 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 483 2 31 1 450
Raw AIGER output size: aag 483 1 31 1 451
=====================  cnt30y.aag =====================
[LOG] Relation determinization time: 0.006349 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.002084/0 sec (0.002084/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 3.8e-05/0 sec (3.8e-05/3.8e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.00934 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.83 sec (Real time) / 9886.10 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 212 2 31 1 179
Raw AIGER output size: aag 212 1 31 1 180
=====================  mv2n.aag =====================
[LOG] Relation determinization time: 0.003261 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000389/0 sec (0.000389/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 2e-05/0 sec (2e-05/2e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.004704 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 24 2 3 1 19
Raw AIGER output size: aag 24 1 3 1 20
=====================  mv2y.aag =====================
[LOG] Relation determinization time: 0.003028 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000317/0 sec (0.000317/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 2e-05/0 sec (2e-05/2e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.004235 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 18 2 3 1 13
Raw AIGER output size: aag 18 1 3 1 14
=====================  mvs2n.aag =====================
[LOG] Relation determinization time: 0.003606 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000786/0 sec (0.000786/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.00037/0 sec (0.00037/0.00037 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.004938 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 31 2 3 1 26
Raw AIGER output size: aag 31 1 3 1 27
=====================  mvs2y.aag =====================
[LOG] Relation determinization time: 0.002653 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000266/0 sec (0.000266/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 1.6e-05/0 sec (1.6e-05/1.6e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.00368 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 15 2 3 1 10
Raw AIGER output size: aag 15 1 3 1 11
=====================  mv4n.aag =====================
[LOG] Relation determinization time: 0.00926 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 6 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.005614/0 sec (0.003845/0 sec, 0.001198/0 sec, 0.000571/0 sec )
[LOG] Nr of iterations: 5 (3, 1, 1 )
[LOG] Total clause computation time: 0.002109/0 sec (0.001524/0.001524 sec, 0.000558/0.000558 sec, 2.7e-05/2.7e-05 sec )
[LOG] Total clause minimization time: 0.001518/0 sec (0.001518/0.001518 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 128 --> 4 (128 --> 4, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 25.6 --> 0.8 (42.6667 --> 1.33333, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.010708 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 80 6 5 1 69
Raw AIGER output size: aag 80 3 5 1 72
=====================  mv4y.aag =====================
[LOG] Relation determinization time: 0.006191 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 6 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.003243/0 sec (0.0019/0 sec, 0.000729/0 sec, 0.000614/0 sec )
[LOG] Nr of iterations: 5 (3, 1, 1 )
[LOG] Total clause computation time: 0.001199/0 sec (0.000639/0.000639 sec, 0.000325/0.000325 sec, 0.000235/0.000235 sec )
[LOG] Total clause minimization time: 0.000655/0 sec (0.000655/0.000655 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 66 --> 4 (66 --> 4, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 13.2 --> 0.8 (22 --> 1.33333, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.007564 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 52 6 5 1 41
Raw AIGER output size: aag 52 3 5 1 44
=====================  mvs4n.aag =====================
[LOG] Relation determinization time: 0.01021 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 6 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.006756/0 sec (0.003738/0 sec, 0.001653/0 sec, 0.001365/0 sec )
[LOG] Nr of iterations: 5 (3, 1, 1 )
[LOG] Total clause computation time: 0.003495/0 sec (0.001544/0.001544 sec, 0.001075/0.001075 sec, 0.000876/0.000876 sec )
[LOG] Total clause minimization time: 0.00146/0 sec (0.00146/0.00146 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 72 --> 4 (72 --> 4, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 14.4 --> 0.8 (24 --> 1.33333, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.01157 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 69 6 5 1 58
Raw AIGER output size: aag 69 3 5 1 61
=====================  mvs4y.aag =====================
[LOG] Relation determinization time: 0.005099 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 6 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.00181/0 sec (0.001075/0 sec, 0.000412/0 sec, 0.000323/0 sec )
[LOG] Nr of iterations: 5 (3, 1, 1 )
[LOG] Total clause computation time: 0.000439/0 sec (0.00032/0.00032 sec, 9.9e-05/9.9e-05 sec, 2e-05/2e-05 sec )
[LOG] Total clause minimization time: 0.000297/0 sec (0.000297/0.000297 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 40 --> 4 (40 --> 4, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 8 --> 0.8 (13.3333 --> 1.33333, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.006542 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 37 6 5 1 26
Raw AIGER output size: aag 37 3 5 1 29
=====================  mv8n.aag =====================
[LOG] Relation determinization time: 0.068259 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 198 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.060153/0 sec (0.025272/0 sec, 0.011745/0 sec, 0.007949/0 sec, 0.006513/0 sec, 0.004325/0 sec, 0.00255/0 sec, 0.001799/0 sec )
[LOG] Nr of iterations: 39 (33, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.031708/0 sec (0.00721/0.00721 sec, 0.009638/0.009638 sec, 0.006197/0.006197 sec, 0.004873/0.004873 sec, 0.002658/0.002658 sec, 0.001053/0.001053 sec, 7.9e-05/7.9e-05 sec )
[LOG] Total clause minimization time: 0.015807/0 sec (0.015807/0.015807 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 4864 --> 192 (4864 --> 192, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 124.718 --> 4.92308 (147.394 --> 5.81818, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.070416 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.26 sec (Real time) / 0.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 192 14 9 1 169
Raw AIGER output size: aag 192 7 9 1 176
=====================  mv8y.aag =====================
[LOG] Relation determinization time: 0.042586 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 198 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.035868/0 sec (0.013614/0 sec, 0.008026/0 sec, 0.004661/0 sec, 0.003465/0 sec, 0.002373/0 sec, 0.001952/0 sec, 0.001777/0 sec )
[LOG] Nr of iterations: 39 (33, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.017756/0 sec (0.003599/0.003599 sec, 0.006402/0.006402 sec, 0.003265/0.003265 sec, 0.002039/0.002039 sec, 0.001105/0.001105 sec, 0.000749/0.000749 sec, 0.000597/0.000597 sec )
[LOG] Total clause minimization time: 0.008577/0 sec (0.008577/0.008577 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 2336 --> 192 (2336 --> 192, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 59.8974 --> 4.92308 (70.7879 --> 5.81818, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.044472 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.22 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 120 14 9 1 97
Raw AIGER output size: aag 120 7 9 1 104
=====================  mvs8n.aag =====================
[LOG] Relation determinization time: 0.051257 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 198 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.043074/0 sec (0.015407/0 sec, 0.00899/0 sec, 0.005514/0 sec, 0.004672/0 sec, 0.003384/0 sec, 0.002702/0 sec, 0.002405/0 sec )
[LOG] Nr of iterations: 39 (33, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.022273/0 sec (0.004203/0.004203 sec, 0.007104/0.007104 sec, 0.003745/0.003745 sec, 0.003076/0.003076 sec, 0.001817/0.001817 sec, 0.001265/0.001265 sec, 0.001063/0.001063 sec )
[LOG] Total clause minimization time: 0.009507/0 sec (0.009507/0.009507 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 2432 --> 192 (2432 --> 192, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 62.359 --> 4.92308 (73.697 --> 5.81818, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.053247 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.23 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 145 14 9 1 122
Raw AIGER output size: aag 145 7 9 1 129
=====================  mvs8y.aag =====================
[LOG] Relation determinization time: 0.032283 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 198 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.026207/0 sec (0.009902/0 sec, 0.007044/0 sec, 0.003447/0 sec, 0.002366/0 sec, 0.001306/0 sec, 0.001259/0 sec, 0.000883/0 sec )
[LOG] Nr of iterations: 39 (33, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.01255/0 sec (0.002337/0.002337 sec, 0.005797/0.005797 sec, 0.002288/0.002288 sec, 0.001345/0.001345 sec, 0.000404/0.000404 sec, 0.000335/0.000335 sec, 4.4e-05/4.4e-05 sec )
[LOG] Total clause minimization time: 0.006513/0 sec (0.006513/0.006513 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 1280 --> 192 (1280 --> 192, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 32.8205 --> 4.92308 (38.7879 --> 5.81818, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.033679 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.22 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 81 14 9 1 58
Raw AIGER output size: aag 81 7 9 1 65
=====================  mv12n.aag =====================
[LOG] Relation determinization time: 1.05323 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 5130 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.989625/1 sec (0.483552/1 sec, 0.152782/0 sec, 0.075206/0 sec, 0.050494/0 sec, 0.056149/0 sec, 0.039232/0 sec, 0.031675/0 sec, 0.029224/0 sec, 0.026903/0 sec, 0.024919/0 sec, 0.019489/0 sec )
[LOG] Nr of iterations: 523 (513, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.369871/0 sec (0.052767/0.052767 sec, 0.137023/0.137023 sec, 0.052812/0.052812 sec, 0.028231/0.028231 sec, 0.034041/0.034041 sec, 0.019653/0.019653 sec, 0.015823/0.015823 sec, 0.014068/0.014068 sec, 0.008747/0.008747 sec, 0.006248/0.006248 sec, 0.000458/0.000458 sec )
[LOG] Total clause minimization time: 0.416096/1 sec (0.416096/0.416096 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 122880 --> 5120 (122880 --> 5120, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 234.952 --> 9.78967 (239.532 --> 9.98051, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 1.05618 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.25 sec (Real time) / 1.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 304 22 13 1 269
Raw AIGER output size: aag 304 11 13 1 280
=====================  mv12y.aag =====================
[LOG] Relation determinization time: 0.838953 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 5130 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.776904/1 sec (0.297842/1 sec, 0.169938/0 sec, 0.068155/0 sec, 0.039684/0 sec, 0.040346/0 sec, 0.025008/0 sec, 0.028425/0 sec, 0.027777/0 sec, 0.027029/0 sec, 0.026501/0 sec, 0.026199/0 sec )
[LOG] Nr of iterations: 523 (513, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.337338/0 sec (0.034858/0.034858 sec, 0.15418/0.15418 sec, 0.052031/0.052031 sec, 0.023073/0.023073 sec, 0.025441/0.025441 sec, 0.01319/0.01319 sec, 0.009093/0.009093 sec, 0.007601/0.007601 sec, 0.006451/0.006451 sec, 0.00585/0.00585 sec, 0.00557/0.00557 sec )
[LOG] Total clause minimization time: 0.25252/1 sec (0.25252/0.25252 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 57856 --> 5120 (57856 --> 5120, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 110.623 --> 9.78967 (112.78 --> 9.98051, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.841223 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.02 sec (Real time) / 0.88 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 188 22 13 1 153
Raw AIGER output size: aag 188 11 13 1 164
=====================  mvs12n.aag =====================
[LOG] Relation determinization time: 0.859055 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 5130 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.798469/0 sec (0.308876/0 sec, 0.164722/0 sec, 0.078283/0 sec, 0.044305/0 sec, 0.045035/0 sec, 0.036854/0 sec, 0.027942/0 sec, 0.026286/0 sec, 0.023915/0 sec, 0.02256/0 sec, 0.019691/0 sec )
[LOG] Nr of iterations: 523 (513, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.355464/0 sec (0.037065/0.037065 sec, 0.1504/0.1504 sec, 0.05807/0.05807 sec, 0.027619/0.027619 sec, 0.027883/0.027883 sec, 0.015389/0.015389 sec, 0.010505/0.010505 sec, 0.009222/0.009222 sec, 0.00706/0.00706 sec, 0.006285/0.006285 sec, 0.005966/0.005966 sec )
[LOG] Total clause minimization time: 0.261661/0 sec (0.261661/0.261661 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 59392 --> 5120 (59392 --> 5120, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 113.56 --> 9.78967 (115.774 --> 9.98051, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.861212 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.04 sec (Real time) / 0.91 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 221 22 13 1 186
Raw AIGER output size: aag 221 11 13 1 197
=====================  mvs12y.aag =====================
[LOG] Relation determinization time: 0.707191 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 5130 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.65073/0 sec (0.244782/0 sec, 0.133307/0 sec, 0.063057/0 sec, 0.040941/0 sec, 0.039252/0 sec, 0.028264/0 sec, 0.02362/0 sec, 0.021989/0 sec, 0.017753/0 sec, 0.020845/0 sec, 0.01692/0 sec )
[LOG] Nr of iterations: 523 (513, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.282042/0 sec (0.030516/0.030516 sec, 0.121869/0.121869 sec, 0.042957/0.042957 sec, 0.02495/0.02495 sec, 0.025378/0.025378 sec, 0.011701/0.011701 sec, 0.007865/0.007865 sec, 0.006393/0.006393 sec, 0.004734/0.004734 sec, 0.004975/0.004975 sec, 0.000704/0.000704 sec )
[LOG] Total clause minimization time: 0.205762/0 sec (0.205762/0.205762 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 30720 --> 5120 (30720 --> 5120, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 58.738 --> 9.78967 (59.883 --> 9.98051, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.709202 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.90 sec (Real time) / 0.75 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 125 22 13 1 90
Raw AIGER output size: aag 125 11 13 1 101
=====================  mv16n.aag =====================
[LOG] Relation determinization time: 266.842 sec CPU time.
[LOG] Relation determinization time: 267 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 114702 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 264.665/264 sec (16.8617/17 sec, 154.428/154 sec, 69.2227/70 sec, 3.63451/4 sec, 2.84426/3 sec, 2.29436/2 sec, 2.15704/2 sec, 1.96323/1 sec, 1.90518/2 sec, 1.80855/2 sec, 1.77893/1 sec, 1.70021/1 sec, 1.76214/2 sec, 1.70813/2 sec, 0.59521/1 sec )
[LOG] Nr of iterations: 8207 (8193, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 241.763/241 sec (2.1028/2.1028 sec, 153.885/153.885 sec, 68.6114/68.6114 sec, 3.14905/3.14905 sec, 2.20773/2.20773 sec, 1.74609/1.74609 sec, 1.53494/1.53494 sec, 1.4072/1.4072 sec, 1.32528/1.32528 sec, 1.24977/1.24977 sec, 1.18526/1.18526 sec, 1.13223/1.13223 sec, 1.12229/1.12229 sec, 1.09876/1.09876 sec, 0.005495/0.005495 sec )
[LOG] Total clause minimization time: 13.5325/15 sec (13.5325/13.5325 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 2686976 --> 114688 (2686976 --> 114688, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 327.401 --> 13.9744 (327.96 --> 13.9983, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 266.847 sec CPU time.
[LOG] Overall execution time: 267 sec real time.
Synthesis time: 267.64 sec (Real time) / 261.89 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 416 30 17 1 369
Raw AIGER output size: aag 416 15 17 1 384
=====================  mv16y.aag =====================
[LOG] Relation determinization time: 258.207 sec CPU time.
[LOG] Relation determinization time: 258 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 114702 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 256.062/256 sec (11.1152/11 sec, 133.286/133 sec, 63.823/64 sec, 26.2749/27 sec, 2.83628/3 sec, 2.38063/2 sec, 2.10837/2 sec, 2.00563/2 sec, 1.86446/2 sec, 1.81961/2 sec, 1.74977/1 sec, 1.69975/1 sec, 1.68707/2 sec, 1.69079/2 sec, 1.72049/2 sec )
[LOG] Nr of iterations: 8207 (8193, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 238.693/240 sec (1.9281/1.9281 sec, 132.738/132.738 sec, 63.1929/63.1929 sec, 25.6592/25.6592 sec, 2.28413/2.28413 sec, 1.76613/1.76613 sec, 1.54291/1.54291 sec, 1.43386/1.43386 sec, 1.32129/1.32129 sec, 1.2464/1.2464 sec, 1.17904/1.17904 sec, 1.12676/1.12676 sec, 1.09109/1.09109 sec, 1.08604/1.08604 sec, 1.09812/1.09812 sec )
[LOG] Total clause minimization time: 8.08527/9 sec (8.08527/8.08527 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 1253376 --> 114688 (1253376 --> 114688, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 152.72 --> 13.9744 (152.981 --> 13.9983, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 258.21 sec CPU time.
[LOG] Overall execution time: 258 sec real time.
Synthesis time: 258.98 sec (Real time) / 254.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 256 30 17 1 209
Raw AIGER output size: aag 256 15 17 1 224
=====================  mvs16n.aag =====================
[LOG] Relation determinization time: 283.135 sec CPU time.
[LOG] Relation determinization time: 284 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 114702 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 281.001/282 sec (11.386/11 sec, 144.21/145 sec, 100.425/100 sec, 3.61879/4 sec, 2.90457/3 sec, 2.2002/3 sec, 2.08882/2 sec, 1.90081/2 sec, 1.88381/2 sec, 1.82334/2 sec, 1.74833/2 sec, 1.79319/2 sec, 1.66543/1 sec, 1.66954/1 sec, 1.68375/2 sec )
[LOG] Nr of iterations: 8207 (8193, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 263.585/266 sec (1.9814/1.9814 sec, 143.65/143.65 sec, 99.8079/99.8079 sec, 3.01701/3.01701 sec, 2.27064/2.27064 sec, 1.746/1.746 sec, 1.53283/1.53283 sec, 1.36569/1.36569 sec, 1.31857/1.31857 sec, 1.24709/1.24709 sec, 1.1675/1.1675 sec, 1.1701/1.1701 sec, 1.09397/1.09397 sec, 1.1042/1.1042 sec, 1.11199/1.11199 sec )
[LOG] Total clause minimization time: 8.30133/9 sec (8.30133/8.30133 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 1277952 --> 114688 (1277952 --> 114688, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 155.715 --> 13.9744 (155.981 --> 13.9983, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 283.138 sec CPU time.
[LOG] Overall execution time: 284 sec real time.
Synthesis time: 283.97 sec (Real time) / 278.65 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 297 30 17 1 250
Raw AIGER output size: aag 297 15 17 1 265
=====================  mvs16y.aag =====================
[LOG] Relation determinization time: 241.097 sec CPU time.
[LOG] Relation determinization time: 242 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 114702 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 238.874/238 sec (9.5093/9 sec, 138.554/139 sec, 67.0365/67 sec, 3.6389/3 sec, 2.76179/3 sec, 2.33873/2 sec, 2.06244/2 sec, 1.94864/2 sec, 1.88251/2 sec, 1.83038/2 sec, 1.65896/2 sec, 1.71997/2 sec, 1.70294/1 sec, 1.63429/1 sec, 0.595552/1 sec )
[LOG] Nr of iterations: 8207 (8193, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 223.134/222 sec (1.77743/1.77743 sec, 138.024/138.024 sec, 66.4316/66.4316 sec, 3.09187/3.09187 sec, 2.13258/2.13258 sec, 1.72286/1.72286 sec, 1.51244/1.51244 sec, 1.40503/1.40503 sec, 1.31628/1.31628 sec, 1.2353/1.2353 sec, 1.17618/1.17618 sec, 1.12651/1.12651 sec, 1.09503/1.09503 sec, 1.08195/1.08195 sec, 0.004965/0.004965 sec )
[LOG] Total clause minimization time: 6.70637/7 sec (6.70637/6.70637 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 655360 --> 114688 (655360 --> 114688, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 79.8538 --> 13.9744 (79.9902 --> 13.9983, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 241.099 sec CPU time.
[LOG] Overall execution time: 242 sec real time.
Synthesis time: 241.81 sec (Real time) / 237.70 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 169 30 17 1 122
Raw AIGER output size: aag 169 15 17 1 137
=====================  mvs18n.aag =====================
[LOG] Relation determinization time: 2243.1 sec CPU time.
[LOG] Relation determinization time: 2248 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 524304 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 2224.31/2229 sec (94.695/95 sec, 967.863/970 sec, 401.498/402 sec, 182.367/183 sec, 109.264/110 sec, 94.4231/94 sec, 42.8749/43 sec, 40.6213/40 sec, 38.0382/39 sec, 35.0379/35 sec, 34.221/34 sec, 32.6493/33 sec, 31.5149/32 sec, 30.6056/31 sec, 29.7814/30 sec, 29.6124/29 sec, 29.2465/29 sec )
[LOG] Nr of iterations: 32785 (32769, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 2117.22/2120 sec (21.3347/21.3347 sec, 965.618/965.618 sec, 399.326/399.326 sec, 180.293/180.293 sec, 107.248/107.248 sec, 92.4135/92.4135 sec, 40.863/40.863 sec, 38.5129/38.5129 sec, 35.9287/35.9287 sec, 32.9276/32.9276 sec, 32.1085/32.1085 sec, 30.5211/30.5211 sec, 29.4262/29.4262 sec, 28.4362/28.4362 sec, 27.6223/27.6223 sec, 27.4753/27.4753 sec, 27.1626/27.1626 sec )
[LOG] Total clause minimization time: 42.0595/47 sec (42.0595/42.0595 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 5767168 --> 524288 (5767168 --> 524288, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 175.909 --> 15.9917 (175.995 --> 15.9995, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 2243.1 sec CPU time.
[LOG] Overall execution time: 2248 sec real time.
Synthesis time: 2248.40 sec (Real time) / 2186.26 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 335 34 19 1 282
Raw AIGER output size: aag 335 17 19 1 299
=====================  mvs18y.aag =====================
[LOG] Relation determinization time: 2282.62 sec CPU time.
[LOG] Relation determinization time: 2288 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 524304 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 2264.27/2270 sec (85.7834/86 sec, 1116.53/1119 sec, 324.927/326 sec, 185.393/186 sec, 116.042/116 sec, 96.7391/97 sec, 39.7761/40 sec, 39.0441/40 sec, 37.5691/37 sec, 35.0651/36 sec, 33.8934/34 sec, 32.6354/32 sec, 30.0115/30 sec, 30.5372/30 sec, 29.5197/30 sec, 28.8015/29 sec, 2.0101/2 sec )
[LOG] Nr of iterations: 32785 (32769, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 2165.68/2170 sec (20.2795/20.2795 sec, 1114.37/1114.37 sec, 322.842/322.842 sec, 183.349/183.349 sec, 114.01/114.01 sec, 94.6953/94.6953 sec, 37.718/37.718 sec, 37.012/37.012 sec, 35.532/35.532 sec, 33.0002/33.0002 sec, 31.8269/31.8269 sec, 30.5639/30.5639 sec, 27.9484/27.9484 sec, 28.4457/28.4457 sec, 27.3922/27.3922 sec, 26.6798/26.6798 sec, 0.021398/0.021398 sec )
[LOG] Total clause minimization time: 34.3362/36 sec (34.3362/34.3362 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 2949120 --> 524288 (2949120 --> 524288, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 89.9533 --> 15.9917 (89.9973 --> 15.9995, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 2282.62 sec CPU time.
[LOG] Overall execution time: 2288 sec real time.
Synthesis time: 2288.00 sec (Real time) / 2222.32 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 191 34 19 1 138
Raw AIGER output size: aag 191 17 19 1 155
=====================  mv20n.aag =====================
Synthesis time: 10000.18 sec (Real time) / 9447.46 sec (User CPU time)
Timeout: 1
=====================  mv20y.aag =====================
Synthesis time: 10000.16 sec (Real time) / 9376.72 sec (User CPU time)
Timeout: 1
=====================  mvs20n.aag =====================
Synthesis time: 10000.12 sec (Real time) / 9175.39 sec (User CPU time)
Timeout: 1
=====================  mvs20y.aag =====================
Synthesis time: 10000.10 sec (Real time) / 9380.22 sec (User CPU time)
Timeout: 1
=====================  mvs22n.aag =====================
Synthesis time: 10000.02 sec (Real time) / 2816.04 sec (User CPU time)
Timeout: 1
=====================  mvs22y.aag =====================
Synthesis time: 10000.02 sec (Real time) / 2733.48 sec (User CPU time)
Timeout: 1
=====================  mvs24n.aag =====================
Synthesis time: 10000.03 sec (Real time) / 2459.07 sec (User CPU time)
Timeout: 1
=====================  mvs24y.aag =====================
Synthesis time: 10000.02 sec (Real time) / 2208.79 sec (User CPU time)
Timeout: 1
=====================  mvs28n.aag =====================
Synthesis time: 10000.03 sec (Real time) / 2007.76 sec (User CPU time)
Timeout: 1
=====================  mvs28y.aag =====================
Synthesis time: 10000.03 sec (Real time) / 1774.97 sec (User CPU time)
Timeout: 1
=====================  mult2.aag =====================
[LOG] Relation determinization time: 0.005192 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 8 new AND gates.
[LOG] Size before ABC: 13 AND gates.
[LOG] Size after ABC: 8 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.003418/0 sec (0.00091/0 sec, 0.000898/0 sec, 0.00084/0 sec, 0.00077/0 sec )
[LOG] Nr of iterations: 8 (2, 2, 2, 2 )
[LOG] Total clause computation time: 0.001409/0 sec (0.000306/0.000306 sec, 0.00036/0.00036 sec, 0.000375/0.000375 sec, 0.000368/0.000368 sec )
[LOG] Total clause minimization time: 0.000954/0 sec (0.000285/0.000285 sec, 0.000298/0.000298 sec, 0.000211/0.000211 sec, 0.00016/0.00016 sec )
[LOG] Total clause size reduction: 77 --> 4 (25 --> 1, 21 --> 1, 17 --> 1, 14 --> 1 )
[LOG] Average clause size reduction: 9.625 --> 0.5 (12.5 --> 0.5, 10.5 --> 0.5, 8.5 --> 0.5, 7 --> 0.5 )
[LOG] Overall execution time: 0.005815 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 32 8 0 1 24
Raw AIGER output size: aag 40 4 0 1 32
=====================  mult4.aag =====================
[LOG] Relation determinization time: 0.044032 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 95 new AND gates.
[LOG] Size before ABC: 105 AND gates.
[LOG] Size after ABC: 89 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.039959/0 sec (0.004675/0 sec, 0.004576/0 sec, 0.004869/0 sec, 0.005252/0 sec, 0.004995/0 sec, 0.004877/0 sec, 0.005114/0 sec, 0.005601/0 sec )
[LOG] Nr of iterations: 16 (2, 2, 2, 2, 2, 2, 2, 2 )
[LOG] Total clause computation time: 0.016165/0 sec (0.001948/0.001948 sec, 0.001919/0.001919 sec, 0.00197/0.00197 sec, 0.001983/0.001983 sec, 0.001895/0.001895 sec, 0.002083/0.002083 sec, 0.0021/0.0021 sec, 0.002267/0.002267 sec )
[LOG] Total clause minimization time: 0.016289/0 sec (0.001722/0.001722 sec, 0.001835/0.001835 sec, 0.001944/0.001944 sec, 0.002303/0.002303 sec, 0.002209/0.002209 sec, 0.001971/0.001971 sec, 0.002013/0.002013 sec, 0.002292/0.002292 sec )
[LOG] Total clause size reduction: 964 --> 8 (137 --> 1, 133 --> 1, 129 --> 1, 121 --> 1, 117 --> 1, 112 --> 1, 109 --> 1, 106 --> 1 )
[LOG] Average clause size reduction: 60.25 --> 0.5 (68.5 --> 0.5, 66.5 --> 0.5, 64.5 --> 0.5, 60.5 --> 0.5, 58.5 --> 0.5, 56 --> 0.5, 54.5 --> 0.5, 53 --> 0.5 )
[LOG] Overall execution time: 0.04511 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.22 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 144 16 0 1 128
Raw AIGER output size: aag 233 8 0 1 223
=====================  mult5.aag =====================
[LOG] Relation determinization time: 0.088406 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 163 new AND gates.
[LOG] Size before ABC: 188 AND gates.
[LOG] Size after ABC: 158 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.081538/0 sec (0.007979/0 sec, 0.00824/0 sec, 0.007789/0 sec, 0.007777/0 sec, 0.008328/0 sec, 0.007681/0 sec, 0.008108/0 sec, 0.008768/0 sec, 0.008322/0 sec, 0.008546/0 sec )
[LOG] Nr of iterations: 20 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2 )
[LOG] Total clause computation time: 0.033021/0 sec (0.003386/0.003386 sec, 0.003646/0.003646 sec, 0.003187/0.003187 sec, 0.003004/0.003004 sec, 0.00331/0.00331 sec, 0.003119/0.003119 sec, 0.003328/0.003328 sec, 0.003332/0.003332 sec, 0.003276/0.003276 sec, 0.003433/0.003433 sec )
[LOG] Total clause minimization time: 0.033213/0 sec (0.002899/0.002899 sec, 0.003194/0.003194 sec, 0.003043/0.003043 sec, 0.003411/0.003411 sec, 0.003465/0.003465 sec, 0.003081/0.003081 sec, 0.003309/0.003309 sec, 0.003826/0.003826 sec, 0.003525/0.003525 sec, 0.00346/0.00346 sec )
[LOG] Total clause size reduction: 2084 --> 10 (228 --> 1, 225 --> 1, 220 --> 1, 216 --> 1, 211 --> 1, 204 --> 1, 201 --> 1, 197 --> 1, 193 --> 1, 189 --> 1 )
[LOG] Average clause size reduction: 104.2 --> 0.5 (114 --> 0.5, 112.5 --> 0.5, 110 --> 0.5, 108 --> 0.5, 105.5 --> 0.5, 102 --> 0.5, 100.5 --> 0.5, 98.5 --> 0.5, 96.5 --> 0.5, 94.5 --> 0.5 )
[LOG] Overall execution time: 0.090032 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.29 sec (Real time) / 0.24 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.20 sec (Real time) / 0.19 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.12 sec (Real time) / 0.12 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 237 20 0 1 217
Raw AIGER output size: aag 395 10 0 1 380
=====================  mult6.aag =====================
[LOG] Relation determinization time: 0.168605 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 247 new AND gates.
[LOG] Size before ABC: 287 AND gates.
[LOG] Size after ABC: 244 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.159463/1 sec (0.0153/0 sec, 0.012535/0 sec, 0.012747/0 sec, 0.012939/1 sec, 0.014019/0 sec, 0.012579/0 sec, 0.013486/0 sec, 0.013476/0 sec, 0.013114/0 sec, 0.013561/0 sec, 0.013405/0 sec, 0.012302/0 sec )
[LOG] Nr of iterations: 24 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2 )
[LOG] Total clause computation time: 0.062856/0 sec (0.007674/0.007674 sec, 0.005267/0.005267 sec, 0.00508/0.00508 sec, 0.005012/0.005012 sec, 0.005035/0.005035 sec, 0.004819/0.004819 sec, 0.005007/0.005007 sec, 0.005016/0.005016 sec, 0.005015/0.005015 sec, 0.005055/0.005055 sec, 0.004854/0.004854 sec, 0.005022/0.005022 sec )
[LOG] Total clause minimization time: 0.066144/1 sec (0.004944/0.004944 sec, 0.004742/0.004742 sec, 0.005207/0.005207 sec, 0.005294/0.005294 sec, 0.006187/0.006187 sec, 0.005378/0.005378 sec, 0.005764/0.005764 sec, 0.006093/0.006093 sec, 0.005639/0.005639 sec, 0.005881/0.005881 sec, 0.006102/0.006102 sec, 0.004913/0.004913 sec )
[LOG] Total clause size reduction: 3757 --> 12 (338 --> 1, 334 --> 1, 330 --> 1, 326 --> 1, 321 --> 1, 314 --> 1, 311 --> 1, 307 --> 1, 302 --> 1, 295 --> 1, 291 --> 1, 288 --> 1 )
[LOG] Average clause size reduction: 156.542 --> 0.5 (169 --> 0.5, 167 --> 0.5, 165 --> 0.5, 163 --> 0.5, 160.5 --> 0.5, 157 --> 0.5, 155.5 --> 0.5, 153.5 --> 0.5, 151 --> 0.5, 147.5 --> 0.5, 145.5 --> 0.5, 144 --> 0.5 )
[LOG] Overall execution time: 0.171022 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.40 sec (Real time) / 0.35 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.62 sec (Real time) / 0.60 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.91 sec (Real time) / 0.90 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 346 24 0 1 322
Raw AIGER output size: aag 590 12 0 1 569
=====================  mult7.aag =====================
[LOG] Relation determinization time: 0.277445 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 351 new AND gates.
[LOG] Size before ABC: 414 AND gates.
[LOG] Size after ABC: 348 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.264777/1 sec (0.018472/0 sec, 0.01905/1 sec, 0.017788/0 sec, 0.01811/0 sec, 0.017926/0 sec, 0.019097/0 sec, 0.019715/0 sec, 0.018819/0 sec, 0.019693/0 sec, 0.019327/0 sec, 0.019777/0 sec, 0.019418/0 sec, 0.019127/0 sec, 0.018458/0 sec )
[LOG] Nr of iterations: 28 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2 )
[LOG] Total clause computation time: 0.104504/0 sec (0.007911/0.007911 sec, 0.00815/0.00815 sec, 0.007176/0.007176 sec, 0.007137/0.007137 sec, 0.007195/0.007195 sec, 0.007754/0.007754 sec, 0.00747/0.00747 sec, 0.007303/0.007303 sec, 0.007258/0.007258 sec, 0.007367/0.007367 sec, 0.00735/0.00735 sec, 0.007471/0.007471 sec, 0.007522/0.007522 sec, 0.00744/0.00744 sec )
[LOG] Total clause minimization time: 0.110016/1 sec (0.007066/0.007066 sec, 0.007223/0.007223 sec, 0.006949/0.006949 sec, 0.00757/0.00757 sec, 0.007151/0.007151 sec, 0.007965/0.007965 sec, 0.008739/0.008739 sec, 0.008244/0.008244 sec, 0.008846/0.008846 sec, 0.008287/0.008287 sec, 0.008641/0.008641 sec, 0.008106/0.008106 sec, 0.00781/0.00781 sec, 0.007419/0.007419 sec )
[LOG] Total clause size reduction: 6224 --> 14 (475 --> 1, 472 --> 1, 467 --> 1, 463 --> 1, 458 --> 1, 451 --> 1, 448 --> 1, 444 --> 1, 436 --> 1, 429 --> 1, 426 --> 1, 422 --> 1, 418 --> 1, 415 --> 1 )
[LOG] Average clause size reduction: 222.286 --> 0.5 (237.5 --> 0.5, 236 --> 0.5, 233.5 --> 0.5, 231.5 --> 0.5, 229 --> 0.5, 225.5 --> 0.5, 224 --> 0.5, 222 --> 0.5, 218 --> 0.5, 214.5 --> 0.5, 213 --> 0.5, 211 --> 0.5, 209 --> 0.5, 207.5 --> 0.5 )
[LOG] Overall execution time: 0.280594 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.58 sec (Real time) / 0.51 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 3.15 sec (Real time) / 3.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 8.27 sec (Real time) / 8.24 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 483 28 0 1 455
Raw AIGER output size: aag 831 14 0 1 806
=====================  mult8.aag =====================
[LOG] Relation determinization time: 0.424063 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 477 new AND gates.
[LOG] Size before ABC: 557 AND gates.
[LOG] Size after ABC: 474 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.405349/0 sec (0.02714/0 sec, 0.026352/0 sec, 0.024403/0 sec, 0.024548/0 sec, 0.026082/0 sec, 0.02463/0 sec, 0.024251/0 sec, 0.026049/0 sec, 0.025634/0 sec, 0.026549/0 sec, 0.025116/0 sec, 0.024089/0 sec, 0.025422/0 sec, 0.025221/0 sec, 0.025453/0 sec, 0.02441/0 sec )
[LOG] Nr of iterations: 32 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2 )
[LOG] Total clause computation time: 0.160214/0 sec (0.012473/0.012473 sec, 0.01118/0.01118 sec, 0.009562/0.009562 sec, 0.009351/0.009351 sec, 0.009795/0.009795 sec, 0.009685/0.009685 sec, 0.009809/0.009809 sec, 0.010121/0.010121 sec, 0.009706/0.009706 sec, 0.009851/0.009851 sec, 0.00952/0.00952 sec, 0.009605/0.009605 sec, 0.01/0.01 sec, 0.009753/0.009753 sec, 0.009687/0.009687 sec, 0.010116/0.010116 sec )
[LOG] Total clause minimization time: 0.166312/0 sec (0.00955/0.00955 sec, 0.009957/0.009957 sec, 0.009583/0.009583 sec, 0.010411/0.010411 sec, 0.011512/0.011512 sec, 0.010096/0.010096 sec, 0.010052/0.010052 sec, 0.011185/0.011185 sec, 0.010498/0.010498 sec, 0.011194/0.011194 sec, 0.010467/0.010467 sec, 0.010022/0.010022 sec, 0.010357/0.010357 sec, 0.010438/0.010438 sec, 0.011035/0.011035 sec, 0.009955/0.009955 sec )
[LOG] Total clause size reduction: 9486 --> 16 (628 --> 1, 623 --> 1, 619 --> 1, 616 --> 1, 611 --> 1, 603 --> 1, 600 --> 1, 596 --> 1, 591 --> 1, 584 --> 1, 581 --> 1, 577 --> 1, 572 --> 1, 565 --> 1, 562 --> 1, 558 --> 1 )
[LOG] Average clause size reduction: 296.438 --> 0.5 (314 --> 0.5, 311.5 --> 0.5, 309.5 --> 0.5, 308 --> 0.5, 305.5 --> 0.5, 301.5 --> 0.5, 300 --> 0.5, 298 --> 0.5, 295.5 --> 0.5, 292 --> 0.5, 290.5 --> 0.5, 288.5 --> 0.5, 286 --> 0.5, 282.5 --> 0.5, 281 --> 0.5, 279 --> 0.5 )
[LOG] Overall execution time: 0.427833 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.77 sec (Real time) / 0.70 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 21.85 sec (Real time) / 21.25 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 62.78 sec (Real time) / 62.60 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 636 32 0 1 604
Raw AIGER output size: aag 1110 16 0 1 1081
=====================  mult9.aag =====================
[LOG] Relation determinization time: 0.643523 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 633 new AND gates.
[LOG] Size before ABC: 706 AND gates.
[LOG] Size after ABC: 627 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.61859/1 sec (0.032417/0 sec, 0.032745/0 sec, 0.033039/0 sec, 0.032707/0 sec, 0.03392/0 sec, 0.033775/0 sec, 0.036344/0 sec, 0.035513/0 sec, 0.034795/0 sec, 0.034021/0 sec, 0.036319/0 sec, 0.033794/0 sec, 0.035879/0 sec, 0.034329/1 sec, 0.034255/0 sec, 0.032773/0 sec, 0.036774/0 sec, 0.035191/0 sec )
[LOG] Nr of iterations: 36 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2 )
[LOG] Total clause computation time: 0.246247/0 sec (0.013302/0.013302 sec, 0.013491/0.013491 sec, 0.013258/0.013258 sec, 0.013462/0.013462 sec, 0.013514/0.013514 sec, 0.013276/0.013276 sec, 0.01401/0.01401 sec, 0.014261/0.014261 sec, 0.014304/0.014304 sec, 0.013971/0.013971 sec, 0.01358/0.01358 sec, 0.013381/0.013381 sec, 0.013343/0.013343 sec, 0.0143/0.0143 sec, 0.013105/0.013105 sec, 0.013993/0.013993 sec, 0.013691/0.013691 sec, 0.014005/0.014005 sec )
[LOG] Total clause minimization time: 0.260584/0 sec (0.012609/0.012609 sec, 0.012939/0.012939 sec, 0.014015/0.014015 sec, 0.013137/0.013137 sec, 0.014486/0.014486 sec, 0.014385/0.014385 sec, 0.015684/0.015684 sec, 0.014681/0.014681 sec, 0.014595/0.014595 sec, 0.013891/0.013891 sec, 0.015827/0.015827 sec, 0.014709/0.014709 sec, 0.016023/0.016023 sec, 0.014136/0.014136 sec, 0.014657/0.014657 sec, 0.01304/0.01304 sec, 0.016749/0.016749 sec, 0.015021/0.015021 sec )
[LOG] Total clause size reduction: 13382 --> 18 (784 --> 1, 779 --> 1, 775 --> 1, 771 --> 1, 762 --> 1, 758 --> 1, 755 --> 1, 751 --> 1, 746 --> 1, 739 --> 1, 736 --> 1, 732 --> 1, 727 --> 1, 720 --> 1, 717 --> 1, 713 --> 1, 710 --> 1, 707 --> 1 )
[LOG] Average clause size reduction: 371.722 --> 0.5 (392 --> 0.5, 389.5 --> 0.5, 387.5 --> 0.5, 385.5 --> 0.5, 381 --> 0.5, 379 --> 0.5, 377.5 --> 0.5, 375.5 --> 0.5, 373 --> 0.5, 369.5 --> 0.5, 368 --> 0.5, 366 --> 0.5, 363.5 --> 0.5, 360 --> 0.5, 358.5 --> 0.5, 356.5 --> 0.5, 355 --> 0.5, 353.5 --> 0.5 )
[LOG] Overall execution time: 0.648895 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.03 sec (Real time) / 0.94 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 140.73 sec (Real time) / 137.30 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1276.11 sec (Real time) / 1273.11 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 795 36 0 1 759
Raw AIGER output size: aag 1422 18 0 1 1392
=====================  mult10.aag =====================
[LOG] Relation determinization time: 0.806576 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 777 new AND gates.
[LOG] Size before ABC: 905 AND gates.
[LOG] Size after ABC: 770 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.7811/1 sec (0.040267/0 sec, 0.039766/0 sec, 0.037688/0 sec, 0.036933/0 sec, 0.037088/0 sec, 0.038726/0 sec, 0.039215/0 sec, 0.039767/0 sec, 0.041147/0 sec, 0.038963/0 sec, 0.037838/0 sec, 0.040207/0 sec, 0.040051/1 sec, 0.039225/0 sec, 0.038181/0 sec, 0.04076/0 sec, 0.03835/0 sec, 0.039077/0 sec, 0.040296/0 sec, 0.037555/0 sec )
[LOG] Nr of iterations: 40 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2 )
[LOG] Total clause computation time: 0.316255/1 sec (0.018451/0.018451 sec, 0.016836/0.016836 sec, 0.015441/0.015441 sec, 0.015135/0.015135 sec, 0.015207/0.015207 sec, 0.015303/0.015303 sec, 0.015276/0.015276 sec, 0.015636/0.015636 sec, 0.015433/0.015433 sec, 0.015533/0.015533 sec, 0.015746/0.015746 sec, 0.015509/0.015509 sec, 0.01716/0.01716 sec, 0.016202/0.016202 sec, 0.015304/0.015304 sec, 0.015419/0.015419 sec, 0.016097/0.016097 sec, 0.016148/0.016148 sec, 0.015471/0.015471 sec, 0.014948/0.014948 sec )
[LOG] Total clause minimization time: 0.325592/0 sec (0.015371/0.015371 sec, 0.016026/0.016026 sec, 0.014862/0.014862 sec, 0.014968/0.014968 sec, 0.015461/0.015461 sec, 0.016663/0.016663 sec, 0.016708/0.016708 sec, 0.017594/0.017594 sec, 0.018177/0.018177 sec, 0.016562/0.016562 sec, 0.015519/0.015519 sec, 0.018052/0.018052 sec, 0.015525/0.015525 sec, 0.016513/0.016513 sec, 0.015415/0.015415 sec, 0.017896/0.017896 sec, 0.015237/0.015237 sec, 0.016384/0.016384 sec, 0.017515/0.017515 sec, 0.015144/0.015144 sec )
[LOG] Total clause size reduction: 19006 --> 20 (992 --> 1, 989 --> 1, 985 --> 1, 981 --> 1, 977 --> 1, 971 --> 1, 968 --> 1, 964 --> 1, 959 --> 1, 952 --> 1, 949 --> 1, 945 --> 1, 940 --> 1, 932 --> 1, 929 --> 1, 925 --> 1, 920 --> 1, 913 --> 1, 909 --> 1, 906 --> 1 )
[LOG] Average clause size reduction: 475.15 --> 0.5 (496 --> 0.5, 494.5 --> 0.5, 492.5 --> 0.5, 490.5 --> 0.5, 488.5 --> 0.5, 485.5 --> 0.5, 484 --> 0.5, 482 --> 0.5, 479.5 --> 0.5, 476 --> 0.5, 474.5 --> 0.5, 472.5 --> 0.5, 470 --> 0.5, 466 --> 0.5, 464.5 --> 0.5, 462.5 --> 0.5, 460 --> 0.5, 456.5 --> 0.5, 454.5 --> 0.5, 453 --> 0.5 )
[LOG] Overall execution time: 0.81231 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.26 sec (Real time) / 1.19 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 413.95 sec (Real time) / 407.32 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 3914.03 sec (Real time) / 3907.24 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1004 40 0 1 964
Raw AIGER output size: aag 1774 20 0 1 1741
=====================  mult11.aag =====================
[LOG] Relation determinization time: 1.10058 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 935 new AND gates.
[LOG] Size before ABC: 1042 AND gates.
[LOG] Size after ABC: 931 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 1.06745/1 sec (0.045998/0 sec, 0.046688/0 sec, 0.04557/0 sec, 0.048652/1 sec, 0.049898/0 sec, 0.047145/0 sec, 0.049919/0 sec, 0.048169/0 sec, 0.047487/0 sec, 0.048903/0 sec, 0.049541/0 sec, 0.049297/0 sec, 0.049575/0 sec, 0.047375/0 sec, 0.047442/0 sec, 0.048505/0 sec, 0.052953/0 sec, 0.048424/0 sec, 0.048158/0 sec, 0.046315/0 sec, 0.050168/0 sec, 0.051265/0 sec )
[LOG] Nr of iterations: 44 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2 )
[LOG] Total clause computation time: 0.429952/1 sec (0.019178/0.019178 sec, 0.01866/0.01866 sec, 0.019245/0.019245 sec, 0.019074/0.019074 sec, 0.018867/0.018867 sec, 0.019282/0.019282 sec, 0.019966/0.019966 sec, 0.019816/0.019816 sec, 0.019407/0.019407 sec, 0.019239/0.019239 sec, 0.019981/0.019981 sec, 0.019392/0.019392 sec, 0.019711/0.019711 sec, 0.020016/0.020016 sec, 0.019139/0.019139 sec, 0.019892/0.019892 sec, 0.021133/0.021133 sec, 0.019247/0.019247 sec, 0.018906/0.018906 sec, 0.018936/0.018936 sec, 0.020139/0.020139 sec, 0.020726/0.020726 sec )
[LOG] Total clause minimization time: 0.44757/0 sec (0.018214/0.018214 sec, 0.019823/0.019823 sec, 0.018398/0.018398 sec, 0.020421/0.020421 sec, 0.022758/0.022758 sec, 0.019525/0.019525 sec, 0.022016/0.022016 sec, 0.019274/0.019274 sec, 0.01931/0.01931 sec, 0.021251/0.021251 sec, 0.021664/0.021664 sec, 0.020758/0.020758 sec, 0.02159/0.02159 sec, 0.019262/0.019262 sec, 0.02023/0.02023 sec, 0.020653/0.020653 sec, 0.021064/0.021064 sec, 0.019828/0.019828 sec, 0.020942/0.020942 sec, 0.019348/0.019348 sec, 0.021183/0.021183 sec, 0.020058/0.020058 sec )
[LOG] Total clause size reduction: 23995 --> 22 (1140 --> 1, 1137 --> 1, 1132 --> 1, 1128 --> 1, 1120 --> 1, 1116 --> 1, 1113 --> 1, 1109 --> 1, 1103 --> 1, 1096 --> 1, 1093 --> 1, 1089 --> 1, 1084 --> 1, 1077 --> 1, 1074 --> 1, 1070 --> 1, 1064 --> 1, 1057 --> 1, 1054 --> 1, 1050 --> 1, 1046 --> 1, 1043 --> 1 )
[LOG] Average clause size reduction: 545.341 --> 0.5 (570 --> 0.5, 568.5 --> 0.5, 566 --> 0.5, 564 --> 0.5, 560 --> 0.5, 558 --> 0.5, 556.5 --> 0.5, 554.5 --> 0.5, 551.5 --> 0.5, 548 --> 0.5, 546.5 --> 0.5, 544.5 --> 0.5, 542 --> 0.5, 538.5 --> 0.5, 537 --> 0.5, 535 --> 0.5, 532 --> 0.5, 528.5 --> 0.5, 527 --> 0.5, 525 --> 0.5, 523 --> 0.5, 521.5 --> 0.5 )
[LOG] Overall execution time: 1.1079 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 1.58 sec (Real time) / 1.49 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 7276.18 sec (Real time) / 7199.58 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.00 sec (Real time) / 9975.32 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 1151 44 0 1 1107
Raw AIGER output size: aag 2082 22 0 1 2042
=====================  mult12.aag =====================
[LOG] Relation determinization time: 1.68615 sec CPU time.
[LOG] Relation determinization time: 3 sec real time.
[LOG] Final circuit size: 1160 new AND gates.
[LOG] Size before ABC: 1308 AND gates.
[LOG] Size after ABC: 1153 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 1.62163/2 sec (0.064511/0 sec, 0.066185/0 sec, 0.067905/0 sec, 0.065902/0 sec, 0.067225/1 sec, 0.069089/0 sec, 0.063595/0 sec, 0.068526/0 sec, 0.065549/0 sec, 0.066568/0 sec, 0.068336/0 sec, 0.06898/0 sec, 0.067833/0 sec, 0.065928/0 sec, 0.065922/0 sec, 0.066479/0 sec, 0.064549/0 sec, 0.068252/0 sec, 0.068869/1 sec, 0.069285/0 sec, 0.07155/0 sec, 0.071768/0 sec, 0.066231/0 sec, 0.072598/0 sec )
[LOG] Nr of iterations: 48 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2 )
[LOG] Total clause computation time: 0.640247/1 sec (0.025823/0.025823 sec, 0.026057/0.026057 sec, 0.026948/0.026948 sec, 0.027265/0.027265 sec, 0.025765/0.025765 sec, 0.026917/0.026917 sec, 0.025595/0.025595 sec, 0.02617/0.02617 sec, 0.02619/0.02619 sec, 0.026911/0.026911 sec, 0.027489/0.027489 sec, 0.02769/0.02769 sec, 0.026109/0.026109 sec, 0.026299/0.026299 sec, 0.025624/0.025624 sec, 0.02579/0.02579 sec, 0.025641/0.025641 sec, 0.028378/0.028378 sec, 0.027068/0.027068 sec, 0.026858/0.026858 sec, 0.026138/0.026138 sec, 0.029336/0.029336 sec, 0.027572/0.027572 sec, 0.026614/0.026614 sec )
[LOG] Total clause minimization time: 0.664332/1 sec (0.024765/0.024765 sec, 0.02629/0.02629 sec, 0.026237/0.026237 sec, 0.024942/0.024942 sec, 0.027841/0.027841 sec, 0.028776/0.028776 sec, 0.026257/0.026257 sec, 0.029286/0.029286 sec, 0.026373/0.026373 sec, 0.027738/0.027738 sec, 0.028972/0.028972 sec, 0.028083/0.028083 sec, 0.026937/0.026937 sec, 0.026083/0.026083 sec, 0.027282/0.027282 sec, 0.028502/0.028502 sec, 0.026758/0.026758 sec, 0.027715/0.027715 sec, 0.029514/0.029514 sec, 0.028868/0.028868 sec, 0.029809/0.029809 sec, 0.027732/0.027732 sec, 0.026468/0.026468 sec, 0.033104/0.033104 sec )
[LOG] Total clause size reduction: 32688 --> 24 (1415 --> 1, 1410 --> 1, 1407 --> 1, 1403 --> 1, 1394 --> 1, 1390 --> 1, 1387 --> 1, 1383 --> 1, 1379 --> 1, 1373 --> 1, 1370 --> 1, 1366 --> 1, 1361 --> 1, 1354 --> 1, 1351 --> 1, 1347 --> 1, 1342 --> 1, 1335 --> 1, 1332 --> 1, 1328 --> 1, 1323 --> 1, 1316 --> 1, 1313 --> 1, 1309 --> 1 )
[LOG] Average clause size reduction: 681 --> 0.5 (707.5 --> 0.5, 705 --> 0.5, 703.5 --> 0.5, 701.5 --> 0.5, 697 --> 0.5, 695 --> 0.5, 693.5 --> 0.5, 691.5 --> 0.5, 689.5 --> 0.5, 686.5 --> 0.5, 685 --> 0.5, 683 --> 0.5, 680.5 --> 0.5, 677 --> 0.5, 675.5 --> 0.5, 673.5 --> 0.5, 671 --> 0.5, 667.5 --> 0.5, 666 --> 0.5, 664 --> 0.5, 661.5 --> 0.5, 658 --> 0.5, 656.5 --> 0.5, 654.5 --> 0.5 )
[LOG] Overall execution time: 1.69565 sec CPU time.
[LOG] Overall execution time: 3 sec real time.
Synthesis time: 2.32 sec (Real time) / 2.19 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 10000.00 sec (Real time) / 9909.68 sec (User CPU time)
BLIMC-Model-checking: 0 (exit code: 137)
IC3 Model-checking time: 10000.00 sec (Real time) / 9974.91 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 1427 48 0 1 1379
Raw AIGER output size: aag 2580 24 0 1 2539
=====================  mult13.aag =====================
[LOG] Relation determinization time: 1.83857 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 1296 new AND gates.
[LOG] Size before ABC: 1443 AND gates.
[LOG] Size after ABC: 1287 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 1.78243/1 sec (0.065773/0 sec, 0.067345/0 sec, 0.068098/0 sec, 0.066183/0 sec, 0.068806/0 sec, 0.066012/0 sec, 0.06834/0 sec, 0.069057/0 sec, 0.068498/0 sec, 0.068186/0 sec, 0.069075/0 sec, 0.069843/0 sec, 0.069216/1 sec, 0.068593/0 sec, 0.068424/0 sec, 0.067858/0 sec, 0.071071/0 sec, 0.070287/0 sec, 0.07113/0 sec, 0.066958/0 sec, 0.067472/0 sec, 0.069959/0 sec, 0.069734/0 sec, 0.069592/0 sec, 0.068877/0 sec, 0.068048/0 sec )
[LOG] Nr of iterations: 52 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2 )
[LOG] Total clause computation time: 0.717071/1 sec (0.026725/0.026725 sec, 0.027028/0.027028 sec, 0.027181/0.027181 sec, 0.026703/0.026703 sec, 0.027002/0.027002 sec, 0.027094/0.027094 sec, 0.02662/0.02662 sec, 0.027614/0.027614 sec, 0.026773/0.026773 sec, 0.027714/0.027714 sec, 0.027256/0.027256 sec, 0.027415/0.027415 sec, 0.027303/0.027303 sec, 0.027724/0.027724 sec, 0.028677/0.028677 sec, 0.028083/0.028083 sec, 0.02923/0.02923 sec, 0.028254/0.028254 sec, 0.028126/0.028126 sec, 0.027172/0.027172 sec, 0.026482/0.026482 sec, 0.028515/0.028515 sec, 0.028719/0.028719 sec, 0.027981/0.027981 sec, 0.027923/0.027923 sec, 0.027757/0.027757 sec )
[LOG] Total clause minimization time: 0.747626/0 sec (0.026754/0.026754 sec, 0.027906/0.027906 sec, 0.029253/0.029253 sec, 0.027109/0.027109 sec, 0.029195/0.029195 sec, 0.027269/0.027269 sec, 0.029035/0.029035 sec, 0.029537/0.029537 sec, 0.029619/0.029619 sec, 0.028604/0.028604 sec, 0.029671/0.029671 sec, 0.029731/0.029731 sec, 0.029896/0.029896 sec, 0.028234/0.028234 sec, 0.028224/0.028224 sec, 0.027658/0.027658 sec, 0.029947/0.029947 sec, 0.029781/0.029781 sec, 0.030289/0.030289 sec, 0.028924/0.028924 sec, 0.02981/0.02981 sec, 0.027856/0.027856 sec, 0.027705/0.027705 sec, 0.029677/0.029677 sec, 0.027952/0.027952 sec, 0.02799/0.02799 sec )
[LOG] Total clause size reduction: 39098 --> 26 (1564 --> 1, 1561 --> 1, 1557 --> 1, 1553 --> 1, 1544 --> 1, 1540 --> 1, 1537 --> 1, 1533 --> 1, 1528 --> 1, 1520 --> 1, 1517 --> 1, 1513 --> 1, 1507 --> 1, 1500 --> 1, 1497 --> 1, 1493 --> 1, 1485 --> 1, 1478 --> 1, 1475 --> 1, 1471 --> 1, 1466 --> 1, 1459 --> 1, 1456 --> 1, 1452 --> 1, 1448 --> 1, 1444 --> 1 )
[LOG] Average clause size reduction: 751.885 --> 0.5 (782 --> 0.5, 780.5 --> 0.5, 778.5 --> 0.5, 776.5 --> 0.5, 772 --> 0.5, 770 --> 0.5, 768.5 --> 0.5, 766.5 --> 0.5, 764 --> 0.5, 760 --> 0.5, 758.5 --> 0.5, 756.5 --> 0.5, 753.5 --> 0.5, 750 --> 0.5, 748.5 --> 0.5, 746.5 --> 0.5, 742.5 --> 0.5, 739 --> 0.5, 737.5 --> 0.5, 735.5 --> 0.5, 733 --> 0.5, 729.5 --> 0.5, 728 --> 0.5, 726 --> 0.5, 724 --> 0.5, 722 --> 0.5 )
[LOG] Overall execution time: 1.84937 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 2.48 sec (Real time) / 2.36 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 10000.01 sec (Real time) / 9908.96 sec (User CPU time)
BLIMC-Model-checking: 0 (exit code: 137)
IC3 Model-checking time: 10000.00 sec (Real time) / 9973.66 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 1572 52 0 1 1520
Raw AIGER output size: aag 2859 26 0 1 2816
=====================  mult14.aag =====================
[LOG] Relation determinization time: 2.46986 sec CPU time.
[LOG] Relation determinization time: 3 sec real time.
[LOG] Final circuit size: 1556 new AND gates.
[LOG] Size before ABC: 1765 AND gates.
[LOG] Size after ABC: 1550 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 2.39521/3 sec (0.084313/0 sec, 0.085495/0 sec, 0.085641/0 sec, 0.084664/1 sec, 0.083552/0 sec, 0.084896/0 sec, 0.085134/0 sec, 0.083093/0 sec, 0.08397/0 sec, 0.08485/0 sec, 0.084097/0 sec, 0.085431/0 sec, 0.085636/0 sec, 0.086865/0 sec, 0.083758/1 sec, 0.085478/0 sec, 0.088178/0 sec, 0.085706/0 sec, 0.085709/0 sec, 0.086662/0 sec, 0.086694/0 sec, 0.085242/0 sec, 0.086766/0 sec, 0.083447/0 sec, 0.086479/0 sec, 0.085585/1 sec, 0.087332/0 sec, 0.090537/0 sec )
[LOG] Nr of iterations: 56 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2 )
[LOG] Total clause computation time: 0.979236/0 sec (0.033896/0.033896 sec, 0.035413/0.035413 sec, 0.034449/0.034449 sec, 0.0337/0.0337 sec, 0.035785/0.035785 sec, 0.034679/0.034679 sec, 0.033847/0.033847 sec, 0.034382/0.034382 sec, 0.034725/0.034725 sec, 0.03404/0.03404 sec, 0.033854/0.033854 sec, 0.035696/0.035696 sec, 0.034282/0.034282 sec, 0.034709/0.034709 sec, 0.035673/0.035673 sec, 0.035112/0.035112 sec, 0.03434/0.03434 sec, 0.037213/0.037213 sec, 0.035545/0.035545 sec, 0.035449/0.035449 sec, 0.037249/0.037249 sec, 0.035066/0.035066 sec, 0.03513/0.03513 sec, 0.03465/0.03465 sec, 0.035994/0.035994 sec, 0.034299/0.034299 sec, 0.034915/0.034915 sec, 0.035144/0.035144 sec )
[LOG] Total clause minimization time: 0.999315/2 sec (0.034592/0.034592 sec, 0.035981/0.035981 sec, 0.036134/0.036134 sec, 0.035797/0.035797 sec, 0.034951/0.034951 sec, 0.035123/0.035123 sec, 0.036248/0.036248 sec, 0.034635/0.034635 sec, 0.034718/0.034718 sec, 0.035112/0.035112 sec, 0.03534/0.03534 sec, 0.035619/0.035619 sec, 0.035246/0.035246 sec, 0.036843/0.036843 sec, 0.034364/0.034364 sec, 0.03451/0.03451 sec, 0.038095/0.038095 sec, 0.034346/0.034346 sec, 0.03501/0.03501 sec, 0.036036/0.036036 sec, 0.03539/0.03539 sec, 0.035204/0.035204 sec, 0.035694/0.035694 sec, 0.034763/0.034763 sec, 0.035106/0.035106 sec, 0.03584/0.03584 sec, 0.037524/0.037524 sec, 0.041094/0.041094 sec )
[LOG] Total clause size reduction: 51246 --> 28 (1896 --> 1, 1893 --> 1, 1889 --> 1, 1885 --> 1, 1874 --> 1, 1870 --> 1, 1867 --> 1, 1863 --> 1, 1857 --> 1, 1850 --> 1, 1847 --> 1, 1843 --> 1, 1837 --> 1, 1830 --> 1, 1827 --> 1, 1823 --> 1, 1818 --> 1, 1811 --> 1, 1808 --> 1, 1804 --> 1, 1799 --> 1, 1792 --> 1, 1789 --> 1, 1785 --> 1, 1780 --> 1, 1773 --> 1, 1770 --> 1, 1766 --> 1 )
[LOG] Average clause size reduction: 915.107 --> 0.5 (948 --> 0.5, 946.5 --> 0.5, 944.5 --> 0.5, 942.5 --> 0.5, 937 --> 0.5, 935 --> 0.5, 933.5 --> 0.5, 931.5 --> 0.5, 928.5 --> 0.5, 925 --> 0.5, 923.5 --> 0.5, 921.5 --> 0.5, 918.5 --> 0.5, 915 --> 0.5, 913.5 --> 0.5, 911.5 --> 0.5, 909 --> 0.5, 905.5 --> 0.5, 904 --> 0.5, 902 --> 0.5, 899.5 --> 0.5, 896 --> 0.5, 894.5 --> 0.5, 892.5 --> 0.5, 890 --> 0.5, 886.5 --> 0.5, 885 --> 0.5, 883 --> 0.5 )
[LOG] Overall execution time: 2.48352 sec CPU time.
[LOG] Overall execution time: 3 sec real time.
Synthesis time: 3.16 sec (Real time) / 3.01 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 10000.01 sec (Real time) / 9905.50 sec (User CPU time)
BLIMC-Model-checking: 0 (exit code: 137)
IC3 Model-checking time: 10000.00 sec (Real time) / 9974.19 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 1904 56 0 1 1848
Raw AIGER output size: aag 3454 28 0 1 3404
=====================  mult15.aag =====================
[LOG] Relation determinization time: 2.92716 sec CPU time.
[LOG] Relation determinization time: 3 sec real time.
[LOG] Final circuit size: 1717 new AND gates.
[LOG] Size before ABC: 1914 AND gates.
[LOG] Size after ABC: 1711 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 2.8345/2 sec (0.093288/0 sec, 0.093202/0 sec, 0.093884/0 sec, 0.092211/0 sec, 0.093798/0 sec, 0.092778/0 sec, 0.094749/0 sec, 0.095239/0 sec, 0.094009/0 sec, 0.093699/0 sec, 0.095667/1 sec, 0.093736/0 sec, 0.094967/0 sec, 0.09495/0 sec, 0.093858/0 sec, 0.097422/0 sec, 0.095515/0 sec, 0.093966/0 sec, 0.094495/0 sec, 0.094551/0 sec, 0.097484/1 sec, 0.094847/0 sec, 0.096708/0 sec, 0.092759/0 sec, 0.094204/0 sec, 0.095888/0 sec, 0.092164/0 sec, 0.0944/0 sec, 0.094379/0 sec, 0.095685/0 sec )
[LOG] Nr of iterations: 60 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2 )
[LOG] Total clause computation time: 1.1451/1 sec (0.037658/0.037658 sec, 0.037173/0.037173 sec, 0.037092/0.037092 sec, 0.037344/0.037344 sec, 0.037584/0.037584 sec, 0.037334/0.037334 sec, 0.038493/0.038493 sec, 0.038714/0.038714 sec, 0.037758/0.037758 sec, 0.037651/0.037651 sec, 0.038931/0.038931 sec, 0.038217/0.038217 sec, 0.038245/0.038245 sec, 0.037844/0.037844 sec, 0.037653/0.037653 sec, 0.038729/0.038729 sec, 0.038407/0.038407 sec, 0.037936/0.037936 sec, 0.039165/0.039165 sec, 0.03784/0.03784 sec, 0.04081/0.04081 sec, 0.039682/0.039682 sec, 0.040548/0.040548 sec, 0.03717/0.03717 sec, 0.037939/0.037939 sec, 0.038684/0.038684 sec, 0.036788/0.036788 sec, 0.037494/0.037494 sec, 0.037085/0.037085 sec, 0.039135/0.039135 sec )
[LOG] Total clause minimization time: 1.15203/0 sec (0.037273/0.037273 sec, 0.039088/0.039088 sec, 0.038961/0.038961 sec, 0.037802/0.037802 sec, 0.039208/0.039208 sec, 0.037775/0.037775 sec, 0.038537/0.038537 sec, 0.038769/0.038769 sec, 0.038641/0.038641 sec, 0.038316/0.038316 sec, 0.038331/0.038331 sec, 0.037434/0.037434 sec, 0.037823/0.037823 sec, 0.038542/0.038542 sec, 0.037437/0.037437 sec, 0.040202/0.040202 sec, 0.039006/0.039006 sec, 0.03841/0.03841 sec, 0.038902/0.038902 sec, 0.039/0.039 sec, 0.039144/0.039144 sec, 0.037104/0.037104 sec, 0.037592/0.037592 sec, 0.037122/0.037122 sec, 0.038489/0.038489 sec, 0.038943/0.038943 sec, 0.037123/0.037123 sec, 0.039955/0.039955 sec, 0.039733/0.039733 sec, 0.037371/0.037371 sec )
[LOG] Total clause size reduction: 59496 --> 30 (2054 --> 1, 2051 --> 1, 2047 --> 1, 2043 --> 1, 2031 --> 1, 2027 --> 1, 2024 --> 1, 2020 --> 1, 2015 --> 1, 2007 --> 1, 2004 --> 1, 2000 --> 1, 1995 --> 1, 1988 --> 1, 1985 --> 1, 1981 --> 1, 1977 --> 1, 1970 --> 1, 1967 --> 1, 1963 --> 1, 1958 --> 1, 1951 --> 1, 1948 --> 1, 1944 --> 1, 1936 --> 1, 1929 --> 1, 1926 --> 1, 1922 --> 1, 1918 --> 1, 1915 --> 1 )
[LOG] Average clause size reduction: 991.6 --> 0.5 (1027 --> 0.5, 1025.5 --> 0.5, 1023.5 --> 0.5, 1021.5 --> 0.5, 1015.5 --> 0.5, 1013.5 --> 0.5, 1012 --> 0.5, 1010 --> 0.5, 1007.5 --> 0.5, 1003.5 --> 0.5, 1002 --> 0.5, 1000 --> 0.5, 997.5 --> 0.5, 994 --> 0.5, 992.5 --> 0.5, 990.5 --> 0.5, 988.5 --> 0.5, 985 --> 0.5, 983.5 --> 0.5, 981.5 --> 0.5, 979 --> 0.5, 975.5 --> 0.5, 974 --> 0.5, 972 --> 0.5, 968 --> 0.5, 964.5 --> 0.5, 963 --> 0.5, 961 --> 0.5, 959 --> 0.5, 957.5 --> 0.5 )
[LOG] Overall execution time: 2.94215 sec CPU time.
[LOG] Overall execution time: 3 sec real time.
Synthesis time: 3.72 sec (Real time) / 3.50 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 10000.01 sec (Real time) / 9915.58 sec (User CPU time)
BLIMC-Model-checking: 0 (exit code: 137)
IC3 Model-checking time: 10000.02 sec (Real time) / 9973.88 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 2063 60 0 1 2003
Raw AIGER output size: aag 3774 30 0 1 3720
=====================  mult16.aag =====================
[LOG] Relation determinization time: 3.83248 sec CPU time.
[LOG] Relation determinization time: 5 sec real time.
[LOG] Final circuit size: 2113 new AND gates.
[LOG] Size before ABC: 2355 AND gates.
[LOG] Size after ABC: 2111 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 3.68516/4 sec (0.110601/1 sec, 0.113392/0 sec, 0.11265/0 sec, 0.112051/0 sec, 0.112825/0 sec, 0.112033/0 sec, 0.119409/0 sec, 0.114634/0 sec, 0.113236/0 sec, 0.113675/1 sec, 0.115312/0 sec, 0.11455/0 sec, 0.118572/0 sec, 0.115226/0 sec, 0.115204/0 sec, 0.114776/0 sec, 0.114761/0 sec, 0.115606/1 sec, 0.114159/0 sec, 0.118874/0 sec, 0.114972/0 sec, 0.115961/0 sec, 0.115841/0 sec, 0.116398/0 sec, 0.11519/0 sec, 0.113762/0 sec, 0.117963/1 sec, 0.114753/0 sec, 0.116439/0 sec, 0.116148/0 sec, 0.114358/0 sec, 0.121825/0 sec )
[LOG] Nr of iterations: 64 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2 )
[LOG] Total clause computation time: 1.42373/1 sec (0.043736/0.043736 sec, 0.043718/0.043718 sec, 0.044849/0.044849 sec, 0.043371/0.043371 sec, 0.043664/0.043664 sec, 0.043253/0.043253 sec, 0.046414/0.046414 sec, 0.043579/0.043579 sec, 0.043576/0.043576 sec, 0.044742/0.044742 sec, 0.045182/0.045182 sec, 0.044697/0.044697 sec, 0.046157/0.046157 sec, 0.044923/0.044923 sec, 0.045028/0.045028 sec, 0.04457/0.04457 sec, 0.044286/0.044286 sec, 0.044643/0.044643 sec, 0.044345/0.044345 sec, 0.043652/0.043652 sec, 0.043482/0.043482 sec, 0.043797/0.043797 sec, 0.044292/0.044292 sec, 0.045273/0.045273 sec, 0.043491/0.043491 sec, 0.045115/0.045115 sec, 0.047678/0.047678 sec, 0.04494/0.04494 sec, 0.044179/0.044179 sec, 0.045473/0.045473 sec, 0.043744/0.043744 sec, 0.043879/0.043879 sec )
[LOG] Total clause minimization time: 1.43325/2 sec (0.041394/0.041394 sec, 0.04452/0.04452 sec, 0.044787/0.044787 sec, 0.043839/0.043839 sec, 0.044666/0.044666 sec, 0.043361/0.043361 sec, 0.044088/0.044088 sec, 0.044659/0.044659 sec, 0.044521/0.044521 sec, 0.044173/0.044173 sec, 0.0444/0.0444 sec, 0.043872/0.043872 sec, 0.045757/0.045757 sec, 0.044432/0.044432 sec, 0.044831/0.044831 sec, 0.044994/0.044994 sec, 0.044795/0.044795 sec, 0.046134/0.046134 sec, 0.044857/0.044857 sec, 0.048676/0.048676 sec, 0.044368/0.044368 sec, 0.044917/0.044917 sec, 0.044793/0.044793 sec, 0.045074/0.045074 sec, 0.044406/0.044406 sec, 0.043144/0.043144 sec, 0.044572/0.044572 sec, 0.043249/0.043249 sec, 0.045105/0.045105 sec, 0.043775/0.043775 sec, 0.044568/0.044568 sec, 0.05252/0.05252 sec )
[LOG] Total clause size reduction: 77711 --> 32 (2505 --> 1, 2502 --> 1, 2496 --> 1, 2491 --> 1, 2482 --> 1, 2478 --> 1, 2475 --> 1, 2471 --> 1, 2466 --> 1, 2459 --> 1, 2456 --> 1, 2452 --> 1, 2447 --> 1, 2439 --> 1, 2434 --> 1, 2431 --> 1, 2425 --> 1, 2418 --> 1, 2415 --> 1, 2411 --> 1, 2406 --> 1, 2399 --> 1, 2396 --> 1, 2392 --> 1, 2387 --> 1, 2380 --> 1, 2377 --> 1, 2373 --> 1, 2369 --> 1, 2364 --> 1, 2359 --> 1, 2356 --> 1 )
[LOG] Average clause size reduction: 1214.23 --> 0.5 (1252.5 --> 0.5, 1251 --> 0.5, 1248 --> 0.5, 1245.5 --> 0.5, 1241 --> 0.5, 1239 --> 0.5, 1237.5 --> 0.5, 1235.5 --> 0.5, 1233 --> 0.5, 1229.5 --> 0.5, 1228 --> 0.5, 1226 --> 0.5, 1223.5 --> 0.5, 1219.5 --> 0.5, 1217 --> 0.5, 1215.5 --> 0.5, 1212.5 --> 0.5, 1209 --> 0.5, 1207.5 --> 0.5, 1205.5 --> 0.5, 1203 --> 0.5, 1199.5 --> 0.5, 1198 --> 0.5, 1196 --> 0.5, 1193.5 --> 0.5, 1190 --> 0.5, 1188.5 --> 0.5, 1186.5 --> 0.5, 1184.5 --> 0.5, 1182 --> 0.5, 1179.5 --> 0.5, 1178 --> 0.5 )
[LOG] Overall execution time: 3.85319 sec CPU time.
[LOG] Overall execution time: 5 sec real time.
Synthesis time: 4.83 sec (Real time) / 4.54 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 10000.02 sec (Real time) / 9917.39 sec (User CPU time)
BLIMC-Model-checking: 0 (exit code: 137)
IC3 Model-checking time: 10000.01 sec (Real time) / 9976.00 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 2514 64 0 1 2450
Raw AIGER output size: aag 4625 32 0 1 4563
=====================  bs8n.aag =====================
[LOG] Relation determinization time: 0.004088 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.002108/0 sec (0.002108/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.001346/0 sec (0.001346/0.001346 sec )
[LOG] Total clause minimization time: 3.2e-05/0 sec (3.2e-05/3.2e-05 sec )
[LOG] Total clause size reduction: 71 --> 0 (71 --> 0 )
[LOG] Average clause size reduction: 35.5 --> 0 (35.5 --> 0 )
[LOG] Overall execution time: 0.005075 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 95 4 9 1 82
Raw AIGER output size: aag 95 3 9 1 83
=====================  bs8y.aag =====================
[LOG] Relation determinization time: 0.003792 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001761/0 sec (0.001761/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.00101/0 sec (0.00101/0.00101 sec )
[LOG] Total clause minimization time: 2.9e-05/0 sec (2.9e-05/2.9e-05 sec )
[LOG] Total clause size reduction: 69 --> 0 (69 --> 0 )
[LOG] Average clause size reduction: 34.5 --> 0 (34.5 --> 0 )
[LOG] Overall execution time: 0.004794 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 93 4 9 1 80
Raw AIGER output size: aag 93 3 9 1 81
=====================  bs16n.aag =====================
[LOG] Relation determinization time: 0.008906 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.005645/0 sec (0.005645/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.003477/0 sec (0.003477/0.003477 sec )
[LOG] Total clause minimization time: 9.7e-05/0 sec (9.7e-05/9.7e-05 sec )
[LOG] Total clause size reduction: 233 --> 0 (233 --> 0 )
[LOG] Average clause size reduction: 116.5 --> 0 (116.5 --> 0 )
[LOG] Overall execution time: 0.0109 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 280 5 17 1 258
Raw AIGER output size: aag 280 4 17 1 259
=====================  bs16y.aag =====================
[LOG] Relation determinization time: 0.008263 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.005253/0 sec (0.005253/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.003232/0 sec (0.003232/0.003232 sec )
[LOG] Total clause minimization time: 7e-05/0 sec (7e-05/7e-05 sec )
[LOG] Total clause size reduction: 231 --> 0 (231 --> 0 )
[LOG] Average clause size reduction: 115.5 --> 0 (115.5 --> 0 )
[LOG] Overall execution time: 0.010253 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 278 5 17 1 256
Raw AIGER output size: aag 278 4 17 1 257
=====================  bs32n.aag =====================
[LOG] Relation determinization time: 0.018035 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.0135/0 sec (0.0135/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.008575/0 sec (0.008575/0.008575 sec )
[LOG] Total clause minimization time: 0.000146/0 sec (0.000146/0.000146 sec )
[LOG] Total clause size reduction: 554 --> 0 (554 --> 0 )
[LOG] Average clause size reduction: 277 --> 0 (277 --> 0 )
[LOG] Overall execution time: 0.022478 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 649 6 33 1 610
Raw AIGER output size: aag 649 5 33 1 611
=====================  bs32y.aag =====================
[LOG] Relation determinization time: 0.018505 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.013561/0 sec (0.013561/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.00863/0 sec (0.00863/0.00863 sec )
[LOG] Total clause minimization time: 0.000139/0 sec (0.000139/0.000139 sec )
[LOG] Total clause size reduction: 552 --> 0 (552 --> 0 )
[LOG] Average clause size reduction: 276 --> 0 (276 --> 0 )
[LOG] Overall execution time: 0.022939 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 647 6 33 1 608
Raw AIGER output size: aag 647 5 33 1 609
=====================  bs64n.aag =====================
[LOG] Relation determinization time: 0.042609 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.034267/0 sec (0.034267/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.022965/0 sec (0.022965/0.022965 sec )
[LOG] Total clause minimization time: 0.000251/0 sec (0.000251/0.000251 sec )
[LOG] Total clause size reduction: 1291 --> 0 (1291 --> 0 )
[LOG] Average clause size reduction: 645.5 --> 0 (645.5 --> 0 )
[LOG] Overall execution time: 0.054246 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1482 7 65 1 1410
Raw AIGER output size: aag 1482 6 65 1 1411
=====================  bs64y.aag =====================
[LOG] Relation determinization time: 0.042685 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.034206/0 sec (0.034206/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.02198/0 sec (0.02198/0.02198 sec )
[LOG] Total clause minimization time: 0.000236/0 sec (0.000236/0.000236 sec )
[LOG] Total clause size reduction: 1289 --> 0 (1289 --> 0 )
[LOG] Average clause size reduction: 644.5 --> 0 (644.5 --> 0 )
[LOG] Overall execution time: 0.055003 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1480 7 65 1 1408
Raw AIGER output size: aag 1480 6 65 1 1409
=====================  bs128n.aag =====================
[LOG] Relation determinization time: 0.114293 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.092643/0 sec (0.092643/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.063728/0 sec (0.063728/0.063728 sec )
[LOG] Total clause minimization time: 0.000467/0 sec (0.000467/0.000467 sec )
[LOG] Total clause size reduction: 2956 --> 0 (2956 --> 0 )
[LOG] Average clause size reduction: 1478 --> 0 (1478 --> 0 )
[LOG] Overall execution time: 0.152177 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.29 sec (Real time) / 0.25 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.09 sec (Real time) / 0.09 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 3339 8 129 1 3202
Raw AIGER output size: aag 3339 7 129 1 3203
=====================  bs128y.aag =====================
[LOG] Relation determinization time: 0.113071 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.092017/0 sec (0.092017/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.062102/0 sec (0.062102/0.062102 sec )
[LOG] Total clause minimization time: 0.000536/0 sec (0.000536/0.000536 sec )
[LOG] Total clause size reduction: 2954 --> 0 (2954 --> 0 )
[LOG] Average clause size reduction: 1477 --> 0 (1477 --> 0 )
[LOG] Overall execution time: 0.151696 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.30 sec (Real time) / 0.26 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.09 sec (Real time) / 0.09 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 3337 8 129 1 3200
Raw AIGER output size: aag 3337 7 129 1 3201
=====================  stay2n.aag =====================
[LOG] Relation determinization time: 0.003443 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001681/0 sec (0.000405/0 sec, 0.000298/0 sec, 0.000978/0 sec )
[LOG] Nr of iterations: 4 (1, 1, 2 )
[LOG] Total clause computation time: 0.000684/0 sec (1.3e-05/1.3e-05 sec, 1.1e-05/1.1e-05 sec, 0.00066/0.00066 sec )
[LOG] Total clause minimization time: 1.8e-05/0 sec (0/0 sec, 0/0 sec, 1.8e-05/1.8e-05 sec )
[LOG] Total clause size reduction: 19 --> 0 (0 --> 0, 0 --> 0, 19 --> 0 )
[LOG] Average clause size reduction: 4.75 --> 0 (0 --> 0, 0 --> 0, 9.5 --> 0 )
[LOG] Overall execution time: 0.004241 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 40 5 4 1 31
Raw AIGER output size: aag 40 2 4 1 34
=====================  stay2y.aag =====================
[LOG] Relation determinization time: 0.003062 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001225/0 sec (0.000326/0 sec, 0.000227/0 sec, 0.000672/0 sec )
[LOG] Nr of iterations: 4 (1, 1, 2 )
[LOG] Total clause computation time: 0.000444/0 sec (1.1e-05/1.1e-05 sec, 1.1e-05/1.1e-05 sec, 0.000422/0.000422 sec )
[LOG] Total clause minimization time: 1.7e-05/0 sec (0/0 sec, 0/0 sec, 1.7e-05/1.7e-05 sec )
[LOG] Total clause size reduction: 13 --> 0 (0 --> 0, 0 --> 0, 13 --> 0 )
[LOG] Average clause size reduction: 3.25 --> 0 (0 --> 0, 0 --> 0, 6.5 --> 0 )
[LOG] Overall execution time: 0.003834 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 26 5 4 1 17
Raw AIGER output size: aag 26 2 4 1 20
=====================  stay4n.aag =====================
[LOG] Relation determinization time: 0.007335 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 5 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.004974/0 sec (0.000806/0 sec, 0.000572/0 sec, 0.000582/0 sec, 0.000565/0 sec, 0.002449/0 sec )
[LOG] Nr of iterations: 6 (1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.001859/0 sec (1.8e-05/1.8e-05 sec, 1.2e-05/1.2e-05 sec, 1.3e-05/1.3e-05 sec, 1.2e-05/1.2e-05 sec, 0.001804/0.001804 sec )
[LOG] Total clause minimization time: 3.4e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 3.4e-05/3.4e-05 sec )
[LOG] Total clause size reduction: 31 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 31 --> 0 )
[LOG] Average clause size reduction: 5.16667 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 15.5 --> 0 )
[LOG] Overall execution time: 0.008386 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 99 9 6 1 84
Raw AIGER output size: aag 99 4 6 1 89
=====================  stay4y.aag =====================
[LOG] Relation determinization time: 0.00554 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 5 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.003378/0 sec (0.000581/0 sec, 0.000456/0 sec, 0.000478/0 sec, 0.000449/0 sec, 0.001414/0 sec )
[LOG] Nr of iterations: 6 (1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.000983/0 sec (1.3e-05/1.3e-05 sec, 1.2e-05/1.2e-05 sec, 1.3e-05/1.3e-05 sec, 1.3e-05/1.3e-05 sec, 0.000932/0.000932 sec )
[LOG] Total clause minimization time: 2.6e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 2.6e-05/2.6e-05 sec )
[LOG] Total clause size reduction: 21 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 21 --> 0 )
[LOG] Average clause size reduction: 3.5 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 10.5 --> 0 )
[LOG] Overall execution time: 0.006437 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 72 9 6 1 57
Raw AIGER output size: aag 72 4 6 1 62
=====================  stay6n.aag =====================
[LOG] Relation determinization time: 0.016702 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.013124/0 sec (0.001578/0 sec, 0.001187/0 sec, 0.001159/0 sec, 0.001201/0 sec, 0.001189/0 sec, 0.001172/0 sec, 0.005638/0 sec )
[LOG] Nr of iterations: 8 (1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.004386/0 sec (2.7e-05/2.7e-05 sec, 1.7e-05/1.7e-05 sec, 1.8e-05/1.8e-05 sec, 1.7e-05/1.7e-05 sec, 1.6e-05/1.6e-05 sec, 1.8e-05/1.8e-05 sec, 0.004273/0.004273 sec )
[LOG] Total clause minimization time: 5.9e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 5.9e-05/5.9e-05 sec )
[LOG] Total clause size reduction: 43 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 43 --> 0 )
[LOG] Average clause size reduction: 5.375 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 21.5 --> 0 )
[LOG] Overall execution time: 0.018305 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 219 13 8 1 198
Raw AIGER output size: aag 219 6 8 1 205
=====================  stay6y.aag =====================
[LOG] Relation determinization time: 0.011252 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.008358/0 sec (0.001123/0 sec, 0.00083/0 sec, 0.000825/0 sec, 0.000821/0 sec, 0.000856/0 sec, 0.000853/0 sec, 0.00305/0 sec )
[LOG] Nr of iterations: 8 (1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.002274/0 sec (1.8e-05/1.8e-05 sec, 1.7e-05/1.7e-05 sec, 1.7e-05/1.7e-05 sec, 1.4e-05/1.4e-05 sec, 1.5e-05/1.5e-05 sec, 1.8e-05/1.8e-05 sec, 0.002175/0.002175 sec )
[LOG] Total clause minimization time: 4e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 4e-05/4e-05 sec )
[LOG] Total clause size reduction: 29 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 29 --> 0 )
[LOG] Average clause size reduction: 3.625 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 14.5 --> 0 )
[LOG] Overall execution time: 0.012574 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 149 13 8 1 128
Raw AIGER output size: aag 149 6 8 1 135
=====================  stay8n.aag =====================
[LOG] Relation determinization time: 0.037357 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 9 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.031909/0 sec (0.002767/0 sec, 0.002453/0 sec, 0.002384/0 sec, 0.002488/0 sec, 0.002467/0 sec, 0.00248/0 sec, 0.002492/0 sec, 0.002573/0 sec, 0.011805/0 sec )
[LOG] Nr of iterations: 10 (1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.009432/0 sec (4.1e-05/4.1e-05 sec, 3.4e-05/3.4e-05 sec, 3.3e-05/3.3e-05 sec, 3.7e-05/3.7e-05 sec, 3.4e-05/3.4e-05 sec, 3.4e-05/3.4e-05 sec, 3.7e-05/3.7e-05 sec, 4.5e-05/4.5e-05 sec, 0.009137/0.009137 sec )
[LOG] Total clause minimization time: 7.9e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 7.9e-05/7.9e-05 sec )
[LOG] Total clause size reduction: 55 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 55 --> 0 )
[LOG] Average clause size reduction: 5.5 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 27.5 --> 0 )
[LOG] Overall execution time: 0.04001 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 403 17 10 1 376
Raw AIGER output size: aag 403 8 10 1 385
=====================  stay8y.aag =====================
[LOG] Relation determinization time: 0.023443 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 9 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.019179/0 sec (0.001741/0 sec, 0.001508/0 sec, 0.001477/0 sec, 0.001507/0 sec, 0.00176/0 sec, 0.001646/0 sec, 0.001767/0 sec, 0.001715/0 sec, 0.006058/0 sec )
[LOG] Nr of iterations: 10 (1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.004461/0 sec (2e-05/2e-05 sec, 1.8e-05/1.8e-05 sec, 1.7e-05/1.7e-05 sec, 2.4e-05/2.4e-05 sec, 3.6e-05/3.6e-05 sec, 2.7e-05/2.7e-05 sec, 3.1e-05/3.1e-05 sec, 3.6e-05/3.6e-05 sec, 0.004252/0.004252 sec )
[LOG] Total clause minimization time: 8.7e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 8.7e-05/8.7e-05 sec )
[LOG] Total clause size reduction: 37 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 37 --> 0 )
[LOG] Average clause size reduction: 3.7 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 18.5 --> 0 )
[LOG] Overall execution time: 0.025557 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 264 17 10 1 237
Raw AIGER output size: aag 264 8 10 1 246
=====================  stay10n.aag =====================
[LOG] Relation determinization time: 0.072157 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.062738/0 sec (0.00448/0 sec, 0.004254/0 sec, 0.004194/0 sec, 0.004936/0 sec, 0.004673/0 sec, 0.004143/0 sec, 0.004004/0 sec, 0.004092/0 sec, 0.00412/0 sec, 0.004198/0 sec, 0.019644/0 sec )
[LOG] Nr of iterations: 12 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.016192/0 sec (7.3e-05/7.3e-05 sec, 6e-05/6e-05 sec, 7.3e-05/7.3e-05 sec, 8.2e-05/8.2e-05 sec, 7.2e-05/7.2e-05 sec, 5.4e-05/5.4e-05 sec, 5.2e-05/5.2e-05 sec, 5.6e-05/5.6e-05 sec, 6.6e-05/6.6e-05 sec, 5.9e-05/5.9e-05 sec, 0.015545/0.015545 sec )
[LOG] Total clause minimization time: 0.000106/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000106/0.000106 sec )
[LOG] Total clause size reduction: 67 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 67 --> 0 )
[LOG] Average clause size reduction: 5.58333 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 33.5 --> 0 )
[LOG] Overall execution time: 0.076373 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.22 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 651 21 12 1 618
Raw AIGER output size: aag 651 10 12 1 629
=====================  stay10y.aag =====================
[LOG] Relation determinization time: 0.043111 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.036558/0 sec (0.002906/0 sec, 0.002804/0 sec, 0.002529/0 sec, 0.002595/0 sec, 0.002618/0 sec, 0.002626/0 sec, 0.002636/0 sec, 0.002683/0 sec, 0.002551/0 sec, 0.002729/0 sec, 0.009881/0 sec )
[LOG] Nr of iterations: 12 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.00762/0 sec (4.9e-05/4.9e-05 sec, 4.8e-05/4.8e-05 sec, 3.8e-05/3.8e-05 sec, 4.7e-05/4.7e-05 sec, 4.4e-05/4.4e-05 sec, 4.3e-05/4.3e-05 sec, 4.8e-05/4.8e-05 sec, 4.2e-05/4.2e-05 sec, 4.5e-05/4.5e-05 sec, 5.9e-05/5.9e-05 sec, 0.007157/0.007157 sec )
[LOG] Total clause minimization time: 9.6e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 9.6e-05/9.6e-05 sec )
[LOG] Total clause size reduction: 45 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 45 --> 0 )
[LOG] Average clause size reduction: 3.75 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 22.5 --> 0 )
[LOG] Overall execution time: 0.046192 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 415 21 12 1 382
Raw AIGER output size: aag 415 10 12 1 393
=====================  stay12n.aag =====================
[LOG] Relation determinization time: 0.123473 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 13 new AND gates.
[LOG] Size before ABC: 13 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.107081/0 sec (0.006776/0 sec, 0.006357/0 sec, 0.006154/0 sec, 0.006138/0 sec, 0.006303/0 sec, 0.006283/0 sec, 0.006259/0 sec, 0.006401/0 sec, 0.006168/0 sec, 0.006325/0 sec, 0.006603/0 sec, 0.006395/0 sec, 0.030919/0 sec )
[LOG] Nr of iterations: 14 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.025646/0 sec (0.00011/0.00011 sec, 8.2e-05/8.2e-05 sec, 7.7e-05/7.7e-05 sec, 8.4e-05/8.4e-05 sec, 8.3e-05/8.3e-05 sec, 7.6e-05/7.6e-05 sec, 7.9e-05/7.9e-05 sec, 7.7e-05/7.7e-05 sec, 8.2e-05/8.2e-05 sec, 7.8e-05/7.8e-05 sec, 8.4e-05/8.4e-05 sec, 9.1e-05/9.1e-05 sec, 0.024643/0.024643 sec )
[LOG] Total clause minimization time: 0.000126/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000126/0.000126 sec )
[LOG] Total clause size reduction: 79 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 79 --> 0 )
[LOG] Average clause size reduction: 5.64286 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 39.5 --> 0 )
[LOG] Overall execution time: 0.129759 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.27 sec (Real time) / 0.24 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 963 25 14 1 924
Raw AIGER output size: aag 963 12 14 1 937
=====================  stay12y.aag =====================
[LOG] Relation determinization time: 0.072724 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 13 new AND gates.
[LOG] Size before ABC: 13 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.062176/1 sec (0.00426/0 sec, 0.003882/0 sec, 0.003773/0 sec, 0.003988/0 sec, 0.003924/0 sec, 0.003893/0 sec, 0.003981/0 sec, 0.003987/0 sec, 0.003928/0 sec, 0.00398/0 sec, 0.003884/1 sec, 0.003989/0 sec, 0.014707/0 sec )
[LOG] Nr of iterations: 14 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.011555/0 sec (7.7e-05/7.7e-05 sec, 5.7e-05/5.7e-05 sec, 6e-05/6e-05 sec, 9e-05/9e-05 sec, 6e-05/6e-05 sec, 6.5e-05/6.5e-05 sec, 5.7e-05/5.7e-05 sec, 6.9e-05/6.9e-05 sec, 5.6e-05/5.6e-05 sec, 6.2e-05/6.2e-05 sec, 6.1e-05/6.1e-05 sec, 6.7e-05/6.7e-05 sec, 0.010774/0.010774 sec )
[LOG] Total clause minimization time: 0.000113/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000113/0.000113 sec )
[LOG] Total clause size reduction: 53 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 53 --> 0 )
[LOG] Average clause size reduction: 3.78571 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 26.5 --> 0 )
[LOG] Overall execution time: 0.076946 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.22 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 602 25 14 1 563
Raw AIGER output size: aag 602 12 14 1 576
=====================  stay14n.aag =====================
[LOG] Relation determinization time: 0.19738 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.172122/0 sec (0.009423/0 sec, 0.009102/0 sec, 0.008951/0 sec, 0.008959/0 sec, 0.008782/0 sec, 0.008949/0 sec, 0.009553/0 sec, 0.009339/0 sec, 0.0092/0 sec, 0.009415/0 sec, 0.010694/0 sec, 0.00913/0 sec, 0.008838/0 sec, 0.009489/0 sec, 0.042298/0 sec )
[LOG] Nr of iterations: 16 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.034074/0 sec (0.000101/0.000101 sec, 0.000112/0.000112 sec, 0.0001/0.0001 sec, 9.9e-05/9.9e-05 sec, 0.000108/0.000108 sec, 0.00011/0.00011 sec, 0.000107/0.000107 sec, 0.000107/0.000107 sec, 9.2e-05/9.2e-05 sec, 9.3e-05/9.3e-05 sec, 0.000145/0.000145 sec, 9.4e-05/9.4e-05 sec, 9.8e-05/9.8e-05 sec, 0.000146/0.000146 sec, 0.032562/0.032562 sec )
[LOG] Total clause minimization time: 0.00014/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.00014/0.00014 sec )
[LOG] Total clause size reduction: 91 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 91 --> 0 )
[LOG] Average clause size reduction: 5.6875 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 45.5 --> 0 )
[LOG] Overall execution time: 0.20679 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.35 sec (Real time) / 0.31 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1339 29 16 1 1294
Raw AIGER output size: aag 1339 14 16 1 1309
=====================  stay14y.aag =====================
[LOG] Relation determinization time: 0.112589 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.097267/0 sec (0.005726/0 sec, 0.005335/0 sec, 0.005405/0 sec, 0.005363/0 sec, 0.005307/0 sec, 0.005367/0 sec, 0.005263/0 sec, 0.005448/0 sec, 0.005647/0 sec, 0.005558/0 sec, 0.005652/0 sec, 0.00506/0 sec, 0.00545/0 sec, 0.005735/0 sec, 0.020951/0 sec )
[LOG] Nr of iterations: 16 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.016561/0 sec (6.1e-05/6.1e-05 sec, 7e-05/7e-05 sec, 6.9e-05/6.9e-05 sec, 6.8e-05/6.8e-05 sec, 7.3e-05/7.3e-05 sec, 6.9e-05/6.9e-05 sec, 7e-05/7e-05 sec, 7.7e-05/7.7e-05 sec, 9.2e-05/9.2e-05 sec, 7.3e-05/7.3e-05 sec, 9.4e-05/9.4e-05 sec, 4.8e-05/4.8e-05 sec, 8.2e-05/8.2e-05 sec, 8.9e-05/8.9e-05 sec, 0.015526/0.015526 sec )
[LOG] Total clause minimization time: 0.000117/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000117/0.000117 sec )
[LOG] Total clause size reduction: 61 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 61 --> 0 )
[LOG] Average clause size reduction: 3.8125 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 30.5 --> 0 )
[LOG] Overall execution time: 0.118476 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.26 sec (Real time) / 0.22 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 825 29 16 1 780
Raw AIGER output size: aag 825 14 16 1 795
=====================  stay16n.aag =====================
[LOG] Relation determinization time: 0.290874 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.254526/0 sec (0.012583/0 sec, 0.012229/0 sec, 0.012724/0 sec, 0.012348/0 sec, 0.013294/0 sec, 0.012442/0 sec, 0.013363/0 sec, 0.013396/0 sec, 0.012772/0 sec, 0.012279/0 sec, 0.011773/0 sec, 0.011917/0 sec, 0.012444/0 sec, 0.012278/0 sec, 0.012077/0 sec, 0.012353/0 sec, 0.054254/0 sec )
[LOG] Nr of iterations: 18 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.044584/0 sec (0.000155/0.000155 sec, 0.00014/0.00014 sec, 0.00013/0.00013 sec, 9.1e-05/9.1e-05 sec, 0.000165/0.000165 sec, 0.000143/0.000143 sec, 0.000157/0.000157 sec, 0.000154/0.000154 sec, 0.00014/0.00014 sec, 0.000141/0.000141 sec, 0.000123/0.000123 sec, 0.000144/0.000144 sec, 0.000146/0.000146 sec, 0.00013/0.00013 sec, 0.000138/0.000138 sec, 0.000152/0.000152 sec, 0.042335/0.042335 sec )
[LOG] Total clause minimization time: 0.000142/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000142/0.000142 sec )
[LOG] Total clause size reduction: 103 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 103 --> 0 )
[LOG] Average clause size reduction: 5.72222 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 51.5 --> 0 )
[LOG] Overall execution time: 0.303803 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.44 sec (Real time) / 0.41 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.07 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1779 33 18 1 1728
Raw AIGER output size: aag 1779 16 18 1 1745
=====================  stay16y.aag =====================
[LOG] Relation determinization time: 0.168085 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.147036/0 sec (0.007702/0 sec, 0.007106/0 sec, 0.007277/0 sec, 0.007546/0 sec, 0.007566/0 sec, 0.007349/0 sec, 0.007592/0 sec, 0.007482/0 sec, 0.007851/0 sec, 0.008086/0 sec, 0.007071/0 sec, 0.007191/0 sec, 0.007264/0 sec, 0.007056/0 sec, 0.0073/0 sec, 0.007349/0 sec, 0.028248/0 sec )
[LOG] Nr of iterations: 18 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.022288/0 sec (9.2e-05/9.2e-05 sec, 9e-05/9e-05 sec, 8.7e-05/8.7e-05 sec, 8.9e-05/8.9e-05 sec, 8.5e-05/8.5e-05 sec, 8.6e-05/8.6e-05 sec, 8.6e-05/8.6e-05 sec, 8.9e-05/8.9e-05 sec, 0.000155/0.000155 sec, 9.6e-05/9.6e-05 sec, 8e-05/8e-05 sec, 8.3e-05/8.3e-05 sec, 8.2e-05/8.2e-05 sec, 8.4e-05/8.4e-05 sec, 9e-05/9e-05 sec, 9.3e-05/9.3e-05 sec, 0.020821/0.020821 sec )
[LOG] Total clause minimization time: 0.000106/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000106/0.000106 sec )
[LOG] Total clause size reduction: 69 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 69 --> 0 )
[LOG] Average clause size reduction: 3.83333 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 34.5 --> 0 )
[LOG] Overall execution time: 0.176353 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.32 sec (Real time) / 0.27 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1084 33 18 1 1033
Raw AIGER output size: aag 1084 16 18 1 1050
=====================  stay18n.aag =====================
[LOG] Relation determinization time: 0.426108 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 19 new AND gates.
[LOG] Size before ABC: 19 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.374251/0 sec (0.016578/0 sec, 0.01685/0 sec, 0.016727/0 sec, 0.017959/0 sec, 0.016025/0 sec, 0.017597/0 sec, 0.018718/0 sec, 0.018508/0 sec, 0.016726/0 sec, 0.015468/0 sec, 0.016054/0 sec, 0.016854/0 sec, 0.016095/0 sec, 0.016967/0 sec, 0.016203/0 sec, 0.016162/0 sec, 0.016214/0 sec, 0.017016/0 sec, 0.07153/0 sec )
[LOG] Nr of iterations: 20 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.057864/0 sec (0.000182/0.000182 sec, 0.000161/0.000161 sec, 0.000169/0.000169 sec, 0.000216/0.000216 sec, 0.000176/0.000176 sec, 0.00019/0.00019 sec, 0.000186/0.000186 sec, 0.00017/0.00017 sec, 0.000187/0.000187 sec, 0.000149/0.000149 sec, 0.000173/0.000173 sec, 0.000162/0.000162 sec, 0.000163/0.000163 sec, 0.000156/0.000156 sec, 0.000176/0.000176 sec, 0.000157/0.000157 sec, 0.000165/0.000165 sec, 0.000181/0.000181 sec, 0.054745/0.054745 sec )
[LOG] Total clause minimization time: 0.000202/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000202/0.000202 sec )
[LOG] Total clause size reduction: 115 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 115 --> 0 )
[LOG] Average clause size reduction: 5.75 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 57.5 --> 0 )
[LOG] Overall execution time: 0.44442 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.58 sec (Real time) / 0.53 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.09 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2283 37 20 1 2226
Raw AIGER output size: aag 2283 18 20 1 2245
=====================  stay18y.aag =====================
[LOG] Relation determinization time: 0.242262 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 19 new AND gates.
[LOG] Size before ABC: 19 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.211536/0 sec (0.009917/0 sec, 0.009697/0 sec, 0.009614/0 sec, 0.01016/0 sec, 0.009426/0 sec, 0.009496/0 sec, 0.010162/0 sec, 0.010051/0 sec, 0.010255/0 sec, 0.010213/0 sec, 0.010194/0 sec, 0.009775/0 sec, 0.009493/0 sec, 0.00922/0 sec, 0.009129/0 sec, 0.009631/0 sec, 0.009588/0 sec, 0.00944/0 sec, 0.036075/0 sec )
[LOG] Nr of iterations: 20 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.028835/0 sec (0.000111/0.000111 sec, 0.000104/0.000104 sec, 0.000118/0.000118 sec, 0.000116/0.000116 sec, 8.2e-05/8.2e-05 sec, 0.000138/0.000138 sec, 0.00012/0.00012 sec, 0.000136/0.000136 sec, 0.000146/0.000146 sec, 0.000133/0.000133 sec, 0.000134/0.000134 sec, 0.000116/0.000116 sec, 0.000118/0.000118 sec, 0.000101/0.000101 sec, 9.8e-05/9.8e-05 sec, 0.000145/0.000145 sec, 0.000122/0.000122 sec, 0.000114/0.000114 sec, 0.026683/0.026683 sec )
[LOG] Total clause minimization time: 0.000122/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000122/0.000122 sec )
[LOG] Total clause size reduction: 77 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 77 --> 0 )
[LOG] Average clause size reduction: 3.85 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 38.5 --> 0 )
[LOG] Overall execution time: 0.253184 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.39 sec (Real time) / 0.36 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1379 37 20 1 1322
Raw AIGER output size: aag 1379 18 20 1 1341
=====================  stay20n.aag =====================
[LOG] Relation determinization time: 0.606998 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 21 new AND gates.
[LOG] Size before ABC: 21 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.531855/1 sec (0.021235/0 sec, 0.022493/0 sec, 0.022198/0 sec, 0.019279/0 sec, 0.022179/0 sec, 0.022426/0 sec, 0.023031/0 sec, 0.021615/0 sec, 0.0215/0 sec, 0.022481/0 sec, 0.022152/0 sec, 0.022884/0 sec, 0.024118/0 sec, 0.022232/0 sec, 0.020544/0 sec, 0.022468/0 sec, 0.021363/0 sec, 0.022196/1 sec, 0.022006/0 sec, 0.021828/0 sec, 0.091627/0 sec )
[LOG] Nr of iterations: 22 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.073928/0 sec (0.000225/0.000225 sec, 0.000199/0.000199 sec, 0.000187/0.000187 sec, 0.000211/0.000211 sec, 0.000199/0.000199 sec, 0.000247/0.000247 sec, 0.000175/0.000175 sec, 0.000205/0.000205 sec, 0.000182/0.000182 sec, 0.000216/0.000216 sec, 0.000254/0.000254 sec, 0.000192/0.000192 sec, 0.000219/0.000219 sec, 0.000206/0.000206 sec, 0.000206/0.000206 sec, 0.000206/0.000206 sec, 0.0002/0.0002 sec, 0.000191/0.000191 sec, 0.000191/0.000191 sec, 0.000222/0.000222 sec, 0.069795/0.069795 sec )
[LOG] Total clause minimization time: 0.000186/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000186/0.000186 sec )
[LOG] Total clause size reduction: 127 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 127 --> 0 )
[LOG] Average clause size reduction: 5.77273 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 63.5 --> 0 )
[LOG] Overall execution time: 0.630992 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.77 sec (Real time) / 0.73 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.10 sec (Real time) / 0.10 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2851 41 22 1 2788
Raw AIGER output size: aag 2851 20 22 1 2809
=====================  stay20y.aag =====================
[LOG] Relation determinization time: 0.326545 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 21 new AND gates.
[LOG] Size before ABC: 21 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.284997/0 sec (0.012643/0 sec, 0.011419/0 sec, 0.012336/0 sec, 0.012076/0 sec, 0.013015/0 sec, 0.012953/0 sec, 0.011976/0 sec, 0.011779/0 sec, 0.01122/0 sec, 0.011436/0 sec, 0.011897/0 sec, 0.011838/0 sec, 0.011469/0 sec, 0.011804/0 sec, 0.011512/0 sec, 0.011851/0 sec, 0.011651/0 sec, 0.011868/0 sec, 0.011859/0 sec, 0.012094/0 sec, 0.046301/0 sec )
[LOG] Nr of iterations: 22 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.037251/0 sec (0.000164/0.000164 sec, 0.000152/0.000152 sec, 0.000147/0.000147 sec, 0.000171/0.000171 sec, 0.000152/0.000152 sec, 0.000152/0.000152 sec, 0.000133/0.000133 sec, 0.000128/0.000128 sec, 0.000121/0.000121 sec, 0.000145/0.000145 sec, 0.000142/0.000142 sec, 0.000131/0.000131 sec, 0.000133/0.000133 sec, 0.000139/0.000139 sec, 0.000129/0.000129 sec, 0.000153/0.000153 sec, 0.000136/0.000136 sec, 0.000139/0.000139 sec, 0.000145/0.000145 sec, 0.000138/0.000138 sec, 0.034401/0.034401 sec )
[LOG] Total clause minimization time: 0.000148/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000148/0.000148 sec )
[LOG] Total clause size reduction: 85 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 85 --> 0 )
[LOG] Average clause size reduction: 3.86364 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 42.5 --> 0 )
[LOG] Overall execution time: 0.340951 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.48 sec (Real time) / 0.45 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1710 41 22 1 1647
Raw AIGER output size: aag 1710 20 22 1 1668
=====================  stay22n.aag =====================
[LOG] Relation determinization time: 0.830739 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 23 new AND gates.
[LOG] Size before ABC: 23 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.693776/1 sec (0.026869/0 sec, 0.027692/0 sec, 0.027868/0 sec, 0.028937/0 sec, 0.02945/0 sec, 0.025614/0 sec, 0.022913/0 sec, 0.023183/0 sec, 0.02292/0 sec, 0.023121/0 sec, 0.02322/0 sec, 0.023466/0 sec, 0.023326/0 sec, 0.030192/0 sec, 0.026651/0 sec, 0.027315/0 sec, 0.024321/0 sec, 0.029971/0 sec, 0.031042/0 sec, 0.028266/0 sec, 0.026421/0 sec, 0.028241/0 sec, 0.112777/1 sec )
[LOG] Nr of iterations: 24 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.090329/1 sec (0.000226/0.000226 sec, 0.000214/0.000214 sec, 0.00026/0.00026 sec, 0.000263/0.000263 sec, 0.000256/0.000256 sec, 0.000232/0.000232 sec, 0.000215/0.000215 sec, 0.000239/0.000239 sec, 0.000225/0.000225 sec, 0.000238/0.000238 sec, 0.000214/0.000214 sec, 0.000254/0.000254 sec, 0.000218/0.000218 sec, 0.000209/0.000209 sec, 0.000213/0.000213 sec, 0.00021/0.00021 sec, 0.000184/0.000184 sec, 0.000242/0.000242 sec, 0.000282/0.000282 sec, 0.000218/0.000218 sec, 0.000242/0.000242 sec, 0.000244/0.000244 sec, 0.085231/0.085231 sec )
[LOG] Total clause minimization time: 0.000412/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000412/0.000412 sec )
[LOG] Total clause size reduction: 139 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 139 --> 0 )
[LOG] Average clause size reduction: 5.79167 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 69.5 --> 0 )
[LOG] Overall execution time: 0.862221 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.01 sec (Real time) / 0.95 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.12 sec (Real time) / 0.12 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 3483 45 24 1 3414
Raw AIGER output size: aag 3483 22 24 1 3437
=====================  stay22y.aag =====================
[LOG] Relation determinization time: 0.445156 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 23 new AND gates.
[LOG] Size before ABC: 23 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.387701/0 sec (0.014759/0 sec, 0.015994/0 sec, 0.014064/0 sec, 0.015324/0 sec, 0.015867/0 sec, 0.016356/0 sec, 0.015072/0 sec, 0.01447/0 sec, 0.013892/0 sec, 0.014787/0 sec, 0.014727/0 sec, 0.014358/0 sec, 0.014925/0 sec, 0.014288/0 sec, 0.014693/0 sec, 0.01456/0 sec, 0.014604/0 sec, 0.01595/0 sec, 0.01534/0 sec, 0.01734/0 sec, 0.014269/0 sec, 0.014981/0 sec, 0.057081/0 sec )
[LOG] Nr of iterations: 24 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.045519/0 sec (0.000154/0.000154 sec, 0.000204/0.000204 sec, 0.000181/0.000181 sec, 0.000183/0.000183 sec, 0.000181/0.000181 sec, 0.000185/0.000185 sec, 0.000154/0.000154 sec, 0.00014/0.00014 sec, 0.000156/0.000156 sec, 0.000169/0.000169 sec, 0.000155/0.000155 sec, 0.000157/0.000157 sec, 0.000145/0.000145 sec, 0.000168/0.000168 sec, 0.000155/0.000155 sec, 0.000166/0.000166 sec, 0.000151/0.000151 sec, 0.000178/0.000178 sec, 0.000144/0.000144 sec, 0.000144/0.000144 sec, 0.000138/0.000138 sec, 0.000187/0.000187 sec, 0.041924/0.041924 sec )
[LOG] Total clause minimization time: 0.000195/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000195/0.000195 sec )
[LOG] Total clause size reduction: 93 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 93 --> 0 )
[LOG] Average clause size reduction: 3.875 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 46.5 --> 0 )
[LOG] Overall execution time: 0.463862 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.61 sec (Real time) / 0.56 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.07 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2077 45 24 1 2008
Raw AIGER output size: aag 2077 22 24 1 2031
=====================  stay24n.aag =====================
[LOG] Relation determinization time: 1.11728 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 25 new AND gates.
[LOG] Size before ABC: 25 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.968365/1 sec (0.033294/0 sec, 0.037408/0 sec, 0.03262/0 sec, 0.034274/0 sec, 0.034443/0 sec, 0.033897/0 sec, 0.03509/0 sec, 0.037207/0 sec, 0.033023/0 sec, 0.03424/0 sec, 0.035564/0 sec, 0.03136/0 sec, 0.028715/0 sec, 0.034584/0 sec, 0.035735/0 sec, 0.029172/0 sec, 0.035882/0 sec, 0.035956/0 sec, 0.03325/0 sec, 0.035556/1 sec, 0.036052/0 sec, 0.035084/0 sec, 0.039626/0 sec, 0.035487/0 sec, 0.140846/0 sec )
[LOG] Nr of iterations: 26 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.111858/0 sec (0.000337/0.000337 sec, 0.00027/0.00027 sec, 0.000266/0.000266 sec, 0.000251/0.000251 sec, 0.000266/0.000266 sec, 0.000255/0.000255 sec, 0.000248/0.000248 sec, 0.000236/0.000236 sec, 0.000271/0.000271 sec, 0.000268/0.000268 sec, 0.000263/0.000263 sec, 0.000317/0.000317 sec, 0.000244/0.000244 sec, 0.000271/0.000271 sec, 0.000254/0.000254 sec, 0.000258/0.000258 sec, 0.00027/0.00027 sec, 0.000253/0.000253 sec, 0.000238/0.000238 sec, 0.000263/0.000263 sec, 0.000282/0.000282 sec, 0.000281/0.000281 sec, 0.000269/0.000269 sec, 0.000266/0.000266 sec, 0.105461/0.105461 sec )
[LOG] Total clause minimization time: 0.000251/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000251/0.000251 sec )
[LOG] Total clause size reduction: 151 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 151 --> 0 )
[LOG] Average clause size reduction: 5.80769 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 75.5 --> 0 )
[LOG] Overall execution time: 1.15843 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.30 sec (Real time) / 1.23 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.14 sec (Real time) / 0.13 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 4179 49 26 1 4104
Raw AIGER output size: aag 4179 24 26 1 4129
=====================  stay24y.aag =====================
[LOG] Relation determinization time: 0.587775 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 25 new AND gates.
[LOG] Size before ABC: 25 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.515433/1 sec (0.019749/0 sec, 0.018629/0 sec, 0.019847/0 sec, 0.020581/0 sec, 0.019214/0 sec, 0.017944/0 sec, 0.017489/0 sec, 0.018594/0 sec, 0.017716/0 sec, 0.018415/1 sec, 0.018159/0 sec, 0.017964/0 sec, 0.017919/0 sec, 0.016536/0 sec, 0.018424/0 sec, 0.020056/0 sec, 0.017334/0 sec, 0.017415/0 sec, 0.01775/0 sec, 0.01838/0 sec, 0.019079/0 sec, 0.019282/0 sec, 0.021058/0 sec, 0.020595/0 sec, 0.067304/0 sec )
[LOG] Nr of iterations: 26 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.053462/0 sec (0.00019/0.00019 sec, 0.000203/0.000203 sec, 0.000212/0.000212 sec, 0.000206/0.000206 sec, 0.000179/0.000179 sec, 0.000167/0.000167 sec, 0.000187/0.000187 sec, 0.000194/0.000194 sec, 0.000183/0.000183 sec, 0.000175/0.000175 sec, 0.000198/0.000198 sec, 0.000174/0.000174 sec, 0.000186/0.000186 sec, 0.000172/0.000172 sec, 0.000173/0.000173 sec, 0.000166/0.000166 sec, 0.000174/0.000174 sec, 0.000187/0.000187 sec, 0.000172/0.000172 sec, 0.000178/0.000178 sec, 0.00023/0.00023 sec, 0.000218/0.000218 sec, 0.000193/0.000193 sec, 0.000214/0.000214 sec, 0.048931/0.048931 sec )
[LOG] Total clause minimization time: 0.000177/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000177/0.000177 sec )
[LOG] Total clause size reduction: 101 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 101 --> 0 )
[LOG] Average clause size reduction: 3.88462 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 50.5 --> 0 )
[LOG] Overall execution time: 0.611245 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.75 sec (Real time) / 0.70 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2480 49 26 1 2405
Raw AIGER output size: aag 2480 24 26 1 2430
=====================  genbuf1c3y.aag =====================
[LOG] Relation determinization time: 0.259183 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 64 new AND gates.
[LOG] Size before ABC: 91 AND gates.
[LOG] Size after ABC: 63 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.230907/0 sec (0.03475/0 sec, 0.036789/0 sec, 0.046797/0 sec, 0.028947/0 sec, 0.047514/0 sec, 0.03611/0 sec )
[LOG] Nr of iterations: 36 (10, 11, 4, 2, 6, 3 )
[LOG] Total clause computation time: 0.107311/0 sec (0.014198/0.014198 sec, 0.017278/0.017278 sec, 0.020766/0.020766 sec, 0.015729/0.015729 sec, 0.022658/0.022658 sec, 0.016682/0.016682 sec )
[LOG] Total clause minimization time: 0.110765/0 sec (0.018297/0.018297 sec, 0.017345/0.017345 sec, 0.023909/0.023909 sec, 0.011084/0.011084 sec, 0.022712/0.022712 sec, 0.017418/0.017418 sec )
[LOG] Total clause size reduction: 3652 --> 49 (1242 --> 14, 1240 --> 21, 330 --> 5, 108 --> 0, 530 --> 6, 202 --> 3 )
[LOG] Average clause size reduction: 101.444 --> 1.36111 (124.2 --> 1.4, 112.727 --> 1.90909, 82.5 --> 1.25, 54 --> 0, 88.3333 --> 1, 67.3333 --> 1 )
[LOG] Overall execution time: 0.261071 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.41 sec (Real time) / 0.37 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.12 sec (Real time) / 0.12 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 166 11 21 1 134
Raw AIGER output size: aag 229 5 21 1 198
=====================  genbuf2c3y.aag =====================
[LOG] Relation determinization time: 0.638559 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 223 new AND gates.
[LOG] Size before ABC: 255 AND gates.
[LOG] Size after ABC: 221 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.561646/0 sec (0.074698/0 sec, 0.086896/0 sec, 0.076604/0 sec, 0.075663/0 sec, 0.080872/0 sec, 0.100621/0 sec, 0.066292/0 sec )
[LOG] Nr of iterations: 70 (16, 21, 6, 6, 5, 14, 2 )
[LOG] Total clause computation time: 0.257684/0 sec (0.035221/0.035221 sec, 0.039871/0.039871 sec, 0.036578/0.036578 sec, 0.028534/0.028534 sec, 0.038835/0.038835 sec, 0.047636/0.047636 sec, 0.031009/0.031009 sec )
[LOG] Total clause minimization time: 0.275733/0 sec (0.035351/0.035351 sec, 0.043002/0.043002 sec, 0.036208/0.036208 sec, 0.043031/0.043031 sec, 0.038079/0.038079 sec, 0.048613/0.048613 sec, 0.031449/0.031449 sec )
[LOG] Total clause size reduction: 9635 --> 163 (2655 --> 44, 3260 --> 72, 725 --> 8, 670 --> 8, 524 --> 5, 1677 --> 25, 124 --> 1 )
[LOG] Average clause size reduction: 137.643 --> 2.32857 (165.938 --> 2.75, 155.238 --> 3.42857, 120.833 --> 1.33333, 111.667 --> 1.33333, 104.8 --> 1, 119.786 --> 1.78571, 62 --> 0.5 )
[LOG] Overall execution time: 0.641175 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.82 sec (Real time) / 0.74 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.54 sec (Real time) / 0.54 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 206 13 24 1 169
Raw AIGER output size: aag 427 6 24 1 392
=====================  genbuf3c3y.aag =====================
[LOG] Relation determinization time: 2.7705 sec CPU time.
[LOG] Relation determinization time: 3 sec real time.
[LOG] Final circuit size: 285 new AND gates.
[LOG] Size before ABC: 335 AND gates.
[LOG] Size after ABC: 283 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 2.58941/2 sec (0.158249/0 sec, 0.140511/0 sec, 0.125593/0 sec, 0.140231/0 sec, 0.128075/0 sec, 0.157553/0 sec, 1.4063/2 sec, 0.20686/0 sec, 0.126033/0 sec )
[LOG] Nr of iterations: 87 (23, 16, 6, 6, 4, 8, 10, 12, 2 )
[LOG] Total clause computation time: 0.703139/0 sec (0.070569/0.070569 sec, 0.058482/0.058482 sec, 0.059809/0.059809 sec, 0.061429/0.061429 sec, 0.049787/0.049787 sec, 0.075345/0.075345 sec, 0.159374/0.159374 sec, 0.105683/0.105683 sec, 0.062661/0.062661 sec )
[LOG] Total clause minimization time: 1.8268/2 sec (0.080619/0.080619 sec, 0.075383/0.075383 sec, 0.059455/0.059455 sec, 0.073062/0.073062 sec, 0.071957/0.071957 sec, 0.075398/0.075398 sec, 1.23983/1.23983 sec, 0.093947/0.093947 sec, 0.057143/0.057143 sec )
[LOG] Total clause size reduction: 14020 --> 218 (4752 --> 72, 3030 --> 55, 895 --> 6, 815 --> 9, 462 --> 4, 1029 --> 15, 1314 --> 35, 1584 --> 21, 139 --> 1 )
[LOG] Average clause size reduction: 161.149 --> 2.50575 (206.609 --> 3.13043, 189.375 --> 3.4375, 149.167 --> 1, 135.833 --> 1.5, 115.5 --> 1, 128.625 --> 1.875, 131.4 --> 3.5, 132 --> 1.75, 69.5 --> 0.5 )
[LOG] Overall execution time: 2.77369 sec CPU time.
[LOG] Overall execution time: 3 sec real time.
Synthesis time: 2.97 sec (Real time) / 2.79 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.78 sec (Real time) / 1.76 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 245 16 27 1 202
Raw AIGER output size: aag 528 7 27 1 487
=====================  genbuf4c3y.aag =====================
[LOG] Relation determinization time: 4.03033 sec CPU time.
[LOG] Relation determinization time: 5 sec real time.
[LOG] Final circuit size: 351 new AND gates.
[LOG] Size before ABC: 408 AND gates.
[LOG] Size after ABC: 350 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 3.56065/3 sec (0.544525/0 sec, 0.389748/1 sec, 0.279913/0 sec, 0.235973/0 sec, 0.253093/0 sec, 0.288583/1 sec, 0.423095/0 sec, 0.438341/1 sec, 0.443412/0 sec, 0.263963/0 sec )
[LOG] Nr of iterations: 111 (24, 15, 8, 6, 5, 4, 15, 7, 23, 4 )
[LOG] Total clause computation time: 1.7303/1 sec (0.328431/0.328431 sec, 0.159811/0.159811 sec, 0.160033/0.160033 sec, 0.112504/0.112504 sec, 0.104143/0.104143 sec, 0.125411/0.125411 sec, 0.19723/0.19723 sec, 0.190723/0.190723 sec, 0.216139/0.216139 sec, 0.135874/0.135874 sec )
[LOG] Total clause minimization time: 1.71027/2 sec (0.203133/0.203133 sec, 0.216873/0.216873 sec, 0.108562/0.108562 sec, 0.11234/0.11234 sec, 0.137836/0.137836 sec, 0.151316/0.151316 sec, 0.213097/0.213097 sec, 0.236321/0.236321 sec, 0.214028/0.214028 sec, 0.116764/0.116764 sec )
[LOG] Total clause size reduction: 20698 --> 283 (6049 --> 72, 3458 --> 45, 1491 --> 10, 1005 --> 9, 748 --> 8, 528 --> 4, 2338 --> 58, 996 --> 13, 3608 --> 59, 477 --> 5 )
[LOG] Average clause size reduction: 186.468 --> 2.54955 (252.042 --> 3, 230.533 --> 3, 186.375 --> 1.25, 167.5 --> 1.5, 149.6 --> 1.6, 132 --> 1, 155.867 --> 3.86667, 142.286 --> 1.85714, 156.87 --> 2.56522, 119.25 --> 1.25 )
[LOG] Overall execution time: 4.03509 sec CPU time.
[LOG] Overall execution time: 5 sec real time.
Synthesis time: 4.24 sec (Real time) / 4.01 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.11 sec (Real time) / 0.11 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2.10 sec (Real time) / 2.09 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 290 18 30 1 242
Raw AIGER output size: aag 640 8 30 1 593
=====================  genbuf5c3y.aag =====================
[LOG] Relation determinization time: 88.4488 sec CPU time.
[LOG] Relation determinization time: 89 sec real time.
[LOG] Final circuit size: 697 new AND gates.
[LOG] Size before ABC: 881 AND gates.
[LOG] Size after ABC: 696 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 87.5448/87 sec (0.527785/0 sec, 0.590084/1 sec, 1.06322/1 sec, 0.573863/0 sec, 0.461422/1 sec, 0.456394/0 sec, 0.48693/1 sec, 6.63044/7 sec, 7.92395/7 sec, 21.3087/22 sec, 20.947/21 sec, 26.575/26 sec )
[LOG] Nr of iterations: 232 (3, 2, 29, 8, 8, 14, 7, 38, 42, 45, 29, 7 )
[LOG] Total clause computation time: 4.67112/6 sec (0.267211/0.267211 sec, 0.291209/0.291209 sec, 0.359224/0.359224 sec, 0.338956/0.338956 sec, 0.198339/0.198339 sec, 0.191321/0.191321 sec, 0.166825/0.166825 sec, 0.366042/0.366042 sec, 0.262568/0.262568 sec, 1.14479/1.14479 sec, 0.517806/0.517806 sec, 0.566836/0.566836 sec )
[LOG] Total clause minimization time: 82.615/81 sec (0.244757/0.244757 sec, 0.282622/0.282622 sec, 0.683814/0.683814 sec, 0.215711/0.215711 sec, 0.245078/0.245078 sec, 0.247142/0.247142 sec, 0.301979/0.301979 sec, 6.24077/6.24077 sec, 7.6348/7.6348 sec, 20.1298/20.1298 sec, 20.4016/20.4016 sec, 25.9869/25.9869 sec )
[LOG] Total clause size reduction: 44406 --> 733 (656 --> 2, 306 --> 1, 7336 --> 82, 1729 --> 15, 1638 --> 13, 2847 --> 31, 1254 --> 8, 7326 --> 129, 7626 --> 165, 7744 --> 206, 4900 --> 69, 1044 --> 12 )
[LOG] Average clause size reduction: 191.405 --> 3.15948 (218.667 --> 0.666667, 153 --> 0.5, 252.966 --> 2.82759, 216.125 --> 1.875, 204.75 --> 1.625, 203.357 --> 2.21429, 179.143 --> 1.14286, 192.789 --> 3.39474, 181.571 --> 3.92857, 172.089 --> 4.57778, 168.966 --> 2.37931, 149.143 --> 1.71429 )
[LOG] Overall execution time: 88.4559 sec CPU time.
[LOG] Overall execution time: 89 sec real time.
Synthesis time: 88.93 sec (Real time) / 87.91 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.22 sec (Real time) / 0.22 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 6.76 sec (Real time) / 6.68 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 338 21 33 1 284
Raw AIGER output size: aag 1034 9 33 1 981
=====================  genbuf6c3y.aag =====================
[LOG] Relation determinization time: 130.207 sec CPU time.
[LOG] Relation determinization time: 131 sec real time.
[LOG] Final circuit size: 988 new AND gates.
[LOG] Size before ABC: 1270 AND gates.
[LOG] Size after ABC: 987 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 128.894/129 sec (0.764705/1 sec, 0.948099/1 sec, 2.70542/3 sec, 0.86184/0 sec, 1.01981/1 sec, 1.01856/1 sec, 0.964679/1 sec, 0.911212/1 sec, 18.7938/19 sec, 27.7306/28 sec, 22.9856/23 sec, 21.5086/22 sec, 28.6806/28 sec )
[LOG] Nr of iterations: 294 (5, 2, 44, 8, 5, 8, 10, 12, 36, 54, 43, 58, 9 )
[LOG] Total clause computation time: 9.00279/11 sec (0.359408/0.359408 sec, 0.458448/0.458448 sec, 0.532099/0.532099 sec, 0.489587/0.489587 sec, 0.522967/0.522967 sec, 0.501994/0.501994 sec, 0.463741/0.463741 sec, 0.463165/0.463165 sec, 0.662264/0.662264 sec, 0.56851/0.56851 sec, 0.851927/0.851927 sec, 1.09516/1.09516 sec, 2.03352/2.03352 sec )
[LOG] Total clause minimization time: 119.494/118 sec (0.382086/0.382086 sec, 0.465579/0.465579 sec, 2.1438/2.1438 sec, 0.345962/0.345962 sec, 0.469935/0.469935 sec, 0.489811/0.489811 sec, 0.478484/0.478484 sec, 0.420354/0.420354 sec, 18.0943/18.0943 sec, 27.1271/27.1271 sec, 22.0884/22.0884 sec, 20.3699/20.3699 sec, 26.6179/26.6179 sec )
[LOG] Total clause size reduction: 62236 --> 1102 (1484 --> 4, 345 --> 1, 12384 --> 136, 1946 --> 17, 1056 --> 7, 1750 --> 16, 2133 --> 12, 2508 --> 20, 7560 --> 154, 10706 --> 251, 8022 --> 182, 10830 --> 281, 1512 --> 21 )
[LOG] Average clause size reduction: 211.687 --> 3.7483 (296.8 --> 0.8, 172.5 --> 0.5, 281.455 --> 3.09091, 243.25 --> 2.125, 211.2 --> 1.4, 218.75 --> 2, 213.3 --> 1.2, 209 --> 1.66667, 210 --> 4.27778, 198.259 --> 4.64815, 186.558 --> 4.23256, 186.724 --> 4.84483, 168 --> 2.33333 )
[LOG] Overall execution time: 130.215 sec CPU time.
[LOG] Overall execution time: 131 sec real time.
Synthesis time: 130.80 sec (Real time) / 129.07 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.35 sec (Real time) / 0.34 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 9.20 sec (Real time) / 9.12 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 381 23 35 1 323
Raw AIGER output size: aag 1368 10 35 1 1311
=====================  genbuf7c3y.aag =====================
[LOG] Relation determinization time: 160.534 sec CPU time.
[LOG] Relation determinization time: 161 sec real time.
[LOG] Final circuit size: 1387 new AND gates.
[LOG] Size before ABC: 1758 AND gates.
[LOG] Size after ABC: 1386 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 158.877/159 sec (0.920266/1 sec, 1.07967/1 sec, 1.91814/2 sec, 1.08293/1 sec, 9.68652/10 sec, 1.00093/1 sec, 1.10243/1 sec, 0.927754/1 sec, 30.3387/30 sec, 20.934/21 sec, 24.7716/25 sec, 17.3059/17 sec, 17.6327/18 sec, 30.175/30 sec )
[LOG] Nr of iterations: 382 (2, 5, 40, 8, 5, 10, 17, 4, 49, 8, 49, 95, 78, 12 )
[LOG] Total clause computation time: 13.0171/11 sec (0.451949/0.451949 sec, 0.495749/0.495749 sec, 0.561821/0.561821 sec, 0.568924/0.568924 sec, 0.481041/0.481041 sec, 0.458097/0.458097 sec, 0.528871/0.528871 sec, 0.335103/0.335103 sec, 0.665258/0.665258 sec, 0.440409/0.440409 sec, 0.85958/0.85958 sec, 2.06614/2.06614 sec, 1.97601/1.97601 sec, 3.1282/3.1282 sec )
[LOG] Total clause minimization time: 145.304/148 sec (0.442127/0.442127 sec, 0.554204/0.554204 sec, 1.32367/1.32367 sec, 0.48312/0.48312 sec, 9.17735/9.17735 sec, 0.511791/0.511791 sec, 0.541586/0.541586 sec, 0.56067/0.56067 sec, 29.6339/29.6339 sec, 20.4551/20.4551 sec, 23.8626/23.8626 sec, 15.1635/15.1635 sec, 15.5902/15.5902 sec, 27.0039/27.0039 sec )
[LOG] Total clause size reduction: 85304 --> 1569 (413 --> 1, 1532 --> 13, 12324 --> 118, 2142 --> 13, 1168 --> 5, 2475 --> 13, 4192 --> 38, 744 --> 4, 11328 --> 203, 1589 --> 9, 10368 --> 231, 19176 --> 497, 15631 --> 390, 2222 --> 34 )
[LOG] Average clause size reduction: 223.309 --> 4.10733 (206.5 --> 0.5, 306.4 --> 2.6, 308.1 --> 2.95, 267.75 --> 1.625, 233.6 --> 1, 247.5 --> 1.3, 246.588 --> 2.23529, 186 --> 1, 231.184 --> 4.14286, 198.625 --> 1.125, 211.592 --> 4.71429, 201.853 --> 5.23158, 200.397 --> 5, 185.167 --> 2.83333 )
[LOG] Overall execution time: 160.543 sec CPU time.
[LOG] Overall execution time: 162 sec real time.
Synthesis time: 161.24 sec (Real time) / 159.00 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.57 sec (Real time) / 0.57 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 19.34 sec (Real time) / 19.28 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 423 25 37 1 361
Raw AIGER output size: aag 1809 11 37 1 1748
=====================  genbuf8c3y.aag =====================
[LOG] Relation determinization time: 309.56 sec CPU time.
[LOG] Relation determinization time: 310 sec real time.
[LOG] Final circuit size: 1215 new AND gates.
[LOG] Size before ABC: 1472 AND gates.
[LOG] Size after ABC: 1214 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 303.602/305 sec (1.76654/2 sec, 1.9123/2 sec, 1.89384/2 sec, 20.2213/20 sec, 24.6567/25 sec, 1.96809/2 sec, 14.8802/15 sec, 20.1577/20 sec, 33.4322/33 sec, 18.3275/19 sec, 47.269/47 sec, 16.7873/17 sec, 27.8644/28 sec, 45.2963/45 sec, 27.169/28 sec )
[LOG] Nr of iterations: 356 (2, 4, 30, 6, 8, 11, 10, 11, 49, 11, 47, 7, 70, 53, 37 )
[LOG] Total clause computation time: 22.8094/23 sec (0.70658/0.70658 sec, 1.14843/1.14843 sec, 0.982967/0.982967 sec, 0.747402/0.747402 sec, 0.74181/0.74181 sec, 0.854672/0.854672 sec, 0.650652/0.650652 sec, 0.735944/0.735944 sec, 1.95003/1.95003 sec, 0.7037/0.7037 sec, 2.56643/2.56643 sec, 0.81259/0.81259 sec, 4.02543/4.02543 sec, 4.05352/4.05352 sec, 2.1293/2.1293 sec )
[LOG] Total clause minimization time: 279.527/281 sec (1.00128/1.00128 sec, 0.69672/0.69672 sec, 0.831639/0.831639 sec, 19.4059/19.4059 sec, 23.8447/23.8447 sec, 1.03979/1.03979 sec, 14.1583/14.1583 sec, 19.3514/19.3514 sec, 31.3904/31.3904 sec, 17.549/17.549 sec, 44.6125/44.6125 sec, 15.903/15.903 sec, 23.7051/23.7051 sec, 41.1048/41.1048 sec, 24.9327/24.9327 sec )
[LOG] Total clause size reduction: 90396 --> 1264 (463 --> 1, 1287 --> 7, 10498 --> 84, 1750 --> 6, 2373 --> 16, 3210 --> 32, 2772 --> 10, 2920 --> 21, 13488 --> 225, 2670 --> 23, 11684 --> 187, 1452 --> 7, 15801 --> 329, 11856 --> 211, 8172 --> 105 )
[LOG] Average clause size reduction: 253.921 --> 3.55056 (231.5 --> 0.5, 321.75 --> 1.75, 349.933 --> 2.8, 291.667 --> 1, 296.625 --> 2, 291.818 --> 2.90909, 277.2 --> 1, 265.455 --> 1.90909, 275.265 --> 4.59184, 242.727 --> 2.09091, 248.596 --> 3.97872, 207.429 --> 1, 225.729 --> 4.7, 223.698 --> 3.98113, 220.865 --> 2.83784 )
[LOG] Overall execution time: 309.585 sec CPU time.
[LOG] Overall execution time: 310 sec real time.
Synthesis time: 310.53 sec (Real time) / 306.99 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.46 sec (Real time) / 0.46 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 16.46 sec (Real time) / 16.35 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 473 27 40 1 406
Raw AIGER output size: aag 1687 12 40 1 1621
=====================  genbuf9c3y.aag =====================
[LOG] Relation determinization time: 341.301 sec CPU time.
[LOG] Relation determinization time: 342 sec real time.
[LOG] Final circuit size: 1300 new AND gates.
[LOG] Size before ABC: 1587 AND gates.
[LOG] Size after ABC: 1299 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 339.246/340 sec (1.0626/1 sec, 1.13957/1 sec, 2.68474/3 sec, 1.36446/1 sec, 8.28503/9 sec, 9.81389/9 sec, 27.7872/28 sec, 9.48171/10 sec, 32.2745/32 sec, 9.19846/9 sec, 18.645/19 sec, 9.95321/10 sec, 11.1822/11 sec, 60.1941/61 sec, 50.2115/50 sec, 35.4597/35 sec, 50.5079/51 sec )
[LOG] Nr of iterations: 401 (3, 2, 20, 8, 9, 10, 14, 14, 58, 15, 51, 18, 13, 79, 45, 26, 16 )
[LOG] Total clause computation time: 45.8066/49 sec (0.489359/0.489359 sec, 0.577473/0.577473 sec, 0.712725/0.712725 sec, 0.694696/0.694696 sec, 0.619404/0.619404 sec, 0.606489/0.606489 sec, 26.8385/26.8385 sec, 0.561267/0.561267 sec, 0.832725/0.832725 sec, 0.652048/0.652048 sec, 0.848296/0.848296 sec, 0.481/0.481 sec, 0.461877/0.461877 sec, 5.27932/5.27932 sec, 2.33931/2.33931 sec, 1.85969/1.85969 sec, 1.95252/1.95252 sec )
[LOG] Total clause minimization time: 292.619/290 sec (0.540476/0.540476 sec, 0.518526/0.518526 sec, 1.92894/1.92894 sec, 0.624135/0.624135 sec, 7.62498/7.62498 sec, 9.16662/9.16662 sec, 0.905844/0.905844 sec, 8.88252/8.88252 sec, 31.3747/31.3747 sec, 8.49578/8.49578 sec, 17.7413/17.7413 sec, 9.42605/9.42605 sec, 10.6791/10.6791 sec, 54.8373/54.8373 sec, 47.8216/47.8216 sec, 33.5434/33.5434 sec, 48.5074/48.5074 sec )
[LOG] Total clause size reduction: 112950 --> 1364 (1052 --> 2, 488 --> 1, 7999 --> 46, 2821 --> 11, 3080 --> 12, 3303 --> 13, 4589 --> 20, 4355 --> 15, 18468 --> 264, 4340 --> 20, 14800 --> 199, 4726 --> 20, 3216 --> 14, 19188 --> 458, 10780 --> 175, 6100 --> 64, 3645 --> 30 )
[LOG] Average clause size reduction: 281.671 --> 3.4015 (350.667 --> 0.666667, 244 --> 0.5, 399.95 --> 2.3, 352.625 --> 1.375, 342.222 --> 1.33333, 330.3 --> 1.3, 327.786 --> 1.42857, 311.071 --> 1.07143, 318.414 --> 4.55172, 289.333 --> 1.33333, 290.196 --> 3.90196, 262.556 --> 1.11111, 247.385 --> 1.07692, 242.886 --> 5.79747, 239.556 --> 3.88889, 234.615 --> 2.46154, 227.812 --> 1.875 )
[LOG] Overall execution time: 341.313 sec CPU time.
[LOG] Overall execution time: 342 sec real time.
Synthesis time: 342.40 sec (Real time) / 338.32 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.52 sec (Real time) / 0.52 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 17.55 sec (Real time) / 17.45 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 536 30 43 1 463
Raw AIGER output size: aag 1835 13 43 1 1763
=====================  genbuf10c3y.aag =====================
[LOG] Relation determinization time: 307.57 sec CPU time.
[LOG] Relation determinization time: 308 sec real time.
[LOG] Final circuit size: 1542 new AND gates.
[LOG] Size before ABC: 1928 AND gates.
[LOG] Size after ABC: 1541 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 304.847/306 sec (1.33606/2 sec, 1.3073/1 sec, 1.44118/1 sec, 8.34177/9 sec, 11.921/12 sec, 4.42323/4 sec, 8.2768/8 sec, 5.78784/6 sec, 16.1793/16 sec, 1.74448/2 sec, 15.3865/16 sec, 9.70146/9 sec, 14.7579/15 sec, 9.03919/9 sec, 45.9709/46 sec, 37.3617/38 sec, 58.9092/59 sec, 52.9606/53 sec )
[LOG] Nr of iterations: 459 (2, 7, 27, 10, 6, 8, 7, 15, 57, 17, 59, 10, 14, 19, 89, 61, 38, 13 )
[LOG] Total clause computation time: 25.7865/27 sec (0.622198/0.622198 sec, 0.695718/0.695718 sec, 0.809548/0.809548 sec, 0.799657/0.799657 sec, 0.646678/0.646678 sec, 0.782462/0.782462 sec, 0.670017/0.670017 sec, 0.556652/0.556652 sec, 1.00437/1.00437 sec, 0.908775/0.908775 sec, 0.929107/0.929107 sec, 0.504509/0.504509 sec, 0.578261/0.578261 sec, 0.601392/0.601392 sec, 2.78511/2.78511 sec, 6.97002/6.97002 sec, 2.29209/2.29209 sec, 3.62989/3.62989 sec )
[LOG] Total clause minimization time: 277.965/279 sec (0.670876/0.670876 sec, 0.566234/0.566234 sec, 0.576994/0.576994 sec, 7.49072/7.49072 sec, 11.2252/11.2252 sec, 3.58841/3.58841 sec, 7.55792/7.55792 sec, 5.17626/5.17626 sec, 15.1076/15.1076 sec, 0.788009/0.788009 sec, 14.3854/14.3854 sec, 9.14194/9.14194 sec, 14.121/14.121 sec, 8.37839/8.37839 sec, 43.0822/43.0822 sec, 30.2997/30.2997 sec, 56.5395/56.5395 sec, 49.2689/49.2689 sec )
[LOG] Total clause size reduction: 138776 --> 1665 (561 --> 1, 3114 --> 8, 11700 --> 76, 3915 --> 17, 2105 --> 8, 2814 --> 9, 2322 --> 9, 5180 --> 17, 19880 --> 238, 5472 --> 30, 18966 --> 245, 2781 --> 16, 3822 --> 18, 5094 --> 25, 22880 --> 496, 15540 --> 315, 9546 --> 101, 3084 --> 36 )
[LOG] Average clause size reduction: 302.344 --> 3.62745 (280.5 --> 0.5, 444.857 --> 1.14286, 433.333 --> 2.81481, 391.5 --> 1.7, 350.833 --> 1.33333, 351.75 --> 1.125, 331.714 --> 1.28571, 345.333 --> 1.13333, 348.772 --> 4.17544, 321.882 --> 1.76471, 321.458 --> 4.15254, 278.1 --> 1.6, 273 --> 1.28571, 268.105 --> 1.31579, 257.079 --> 5.57303, 254.754 --> 5.16393, 251.211 --> 2.65789, 237.231 --> 2.76923 )
[LOG] Overall execution time: 307.585 sec CPU time.
[LOG] Overall execution time: 308 sec real time.
Synthesis time: 308.68 sec (Real time) / 303.85 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.70 sec (Real time) / 0.68 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 29.67 sec (Real time) / 29.48 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 571 32 45 1 494
Raw AIGER output size: aag 2112 14 45 1 2036
=====================  genbuf11c3y.aag =====================
[LOG] Relation determinization time: 334.004 sec CPU time.
[LOG] Relation determinization time: 335 sec real time.
[LOG] Final circuit size: 1040 new AND gates.
[LOG] Size before ABC: 1238 AND gates.
[LOG] Size after ABC: 1040 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 330.603/331 sec (14.5799/15 sec, 2.67452/2 sec, 1.42837/2 sec, 2.11573/2 sec, 25.1745/25 sec, 11.7208/12 sec, 13.781/14 sec, 12.1569/12 sec, 13.916/14 sec, 12.143/12 sec, 13.5905/14 sec, 16.5458/16 sec, 10.395/11 sec, 15.9331/16 sec, 15.9605/16 sec, 13.2643/13 sec, 15.2039/15 sec, 53.5227/54 sec, 66.4965/66 sec )
[LOG] Nr of iterations: 343 (11, 4, 3, 38, 23, 10, 10, 9, 18, 14, 11, 16, 20, 13, 12, 13, 86, 18, 14 )
[LOG] Total clause computation time: 69.1829/68 sec (13.6192/13.6192 sec, 1.70203/1.70203 sec, 0.605394/0.605394 sec, 0.860203/0.860203 sec, 0.811167/0.811167 sec, 0.872489/0.872489 sec, 0.845643/0.845643 sec, 0.865469/0.865469 sec, 0.876458/0.876458 sec, 0.823253/0.823253 sec, 0.786009/0.786009 sec, 0.820564/0.820564 sec, 0.77882/0.77882 sec, 0.996054/0.996054 sec, 0.754146/0.754146 sec, 0.851231/0.851231 sec, 1.3674/1.3674 sec, 18.7603/18.7603 sec, 22.1871/22.1871 sec )
[LOG] Total clause minimization time: 260.16/263 sec (0.906839/0.906839 sec, 0.911748/0.911748 sec, 0.761439/0.761439 sec, 1.18499/1.18499 sec, 24.2933/24.2933 sec, 10.797/10.797 sec, 12.8731/12.8731 sec, 11.2291/11.2291 sec, 12.9617/12.9617 sec, 11.2543/11.2543 sec, 12.7395/12.7395 sec, 15.6659/15.6659 sec, 9.54626/9.54626 sec, 14.8701/14.8701 sec, 15.1368/15.1368 sec, 12.3465/12.3465 sec, 13.745/13.745 sec, 34.695/34.695 sec, 44.2417/44.2417 sec )
[LOG] Total clause size reduction: 115255 --> 973 (5340 --> 16, 1599 --> 3, 1054 --> 3, 18611 --> 129, 10648 --> 98, 3735 --> 12, 3636 --> 18, 3120 --> 12, 6375 --> 27, 4693 --> 38, 3460 --> 29, 4995 --> 27, 6042 --> 36, 3624 --> 39, 3168 --> 25, 3348 --> 22, 23630 --> 329, 4641 --> 66, 3536 --> 44 )
[LOG] Average clause size reduction: 336.02 --> 2.83673 (485.455 --> 1.45455, 399.75 --> 0.75, 351.333 --> 1, 489.763 --> 3.39474, 462.957 --> 4.26087, 373.5 --> 1.2, 363.6 --> 1.8, 346.667 --> 1.33333, 354.167 --> 1.5, 335.214 --> 2.71429, 314.545 --> 2.63636, 312.188 --> 1.6875, 302.1 --> 1.8, 278.769 --> 3, 264 --> 2.08333, 257.538 --> 1.69231, 274.767 --> 3.82558, 257.833 --> 3.66667, 252.571 --> 3.14286 )
[LOG] Overall execution time: 334.02 sec CPU time.
[LOG] Overall execution time: 335 sec real time.
Synthesis time: 335.71 sec (Real time) / 331.33 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.43 sec (Real time) / 0.42 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 12.36 sec (Real time) / 12.30 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 612 34 47 1 531
Raw AIGER output size: aag 1652 15 47 1 1571
=====================  genbuf12c3y.aag =====================
[LOG] Relation determinization time: 317.015 sec CPU time.
[LOG] Relation determinization time: 318 sec real time.
[LOG] Final circuit size: 1329 new AND gates.
[LOG] Size before ABC: 1578 AND gates.
[LOG] Size after ABC: 1329 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 314.507/314 sec (2.00453/2 sec, 1.66935/1 sec, 1.20503/2 sec, 1.88725/2 sec, 11.2376/11 sec, 5.58348/5 sec, 5.79143/6 sec, 6.35977/7 sec, 7.88396/7 sec, 4.86631/4 sec, 12.8645/13 sec, 9.87026/10 sec, 7.84528/8 sec, 9.80686/10 sec, 15.8574/16 sec, 12.9166/13 sec, 6.0724/6 sec, 16.971/17 sec, 70.8448/71 sec, 102.969/103 sec )
[LOG] Nr of iterations: 420 (8, 7, 5, 40, 23, 13, 9, 11, 8, 9, 18, 13, 14, 19, 11, 7, 86, 52, 18, 49 )
[LOG] Total clause computation time: 38.0257/39 sec (1.12302/1.12302 sec, 0.890908/0.890908 sec, 0.33062/0.33062 sec, 0.774818/0.774818 sec, 0.935481/0.935481 sec, 0.728263/0.728263 sec, 0.639686/0.639686 sec, 0.733231/0.733231 sec, 0.697214/0.697214 sec, 0.688672/0.688672 sec, 0.68127/0.68127 sec, 0.714629/0.714629 sec, 0.675891/0.675891 sec, 0.646342/0.646342 sec, 0.619946/0.619946 sec, 0.641959/0.641959 sec, 1.49842/1.49842 sec, 0.616804/0.616804 sec, 20.5325/20.5325 sec, 3.85602/3.85602 sec )
[LOG] Total clause minimization time: 275.42/275 sec (0.84323/0.84323 sec, 0.728387/0.728387 sec, 0.833619/0.833619 sec, 1.05348/1.05348 sec, 10.2522/10.2522 sec, 4.80415/4.80415 sec, 5.10149/5.10149 sec, 5.58234/5.58234 sec, 7.13731/7.13731 sec, 4.13195/4.13195 sec, 12.1313/12.1313 sec, 9.10767/9.10767 sec, 7.11858/7.11858 sec, 9.10773/9.10773 sec, 15.1849/15.1849 sec, 12.2222/12.2222 sec, 4.49451/4.49451 sec, 16.2896/16.2896 sec, 50.2531/50.2531 sec, 99.0423/99.0423 sec )
[LOG] Total clause size reduction: 145664 --> 1292 (3934 --> 8, 3366 --> 8, 2220 --> 4, 20748 --> 163, 11374 --> 95, 5316 --> 19, 3440 --> 11, 4170 --> 16, 2807 --> 10, 3096 --> 13, 6341 --> 35, 4332 --> 24, 4485 --> 29, 5994 --> 62, 3170 --> 32, 1818 --> 17, 25670 --> 331, 14841 --> 174, 4862 --> 65, 13680 --> 176 )
[LOG] Average clause size reduction: 346.819 --> 3.07619 (491.75 --> 1, 480.857 --> 1.14286, 444 --> 0.8, 518.7 --> 4.075, 494.522 --> 4.13043, 408.923 --> 1.46154, 382.222 --> 1.22222, 379.091 --> 1.45455, 350.875 --> 1.25, 344 --> 1.44444, 352.278 --> 1.94444, 333.231 --> 1.84615, 320.357 --> 2.07143, 315.474 --> 3.26316, 288.182 --> 2.90909, 259.714 --> 2.42857, 298.488 --> 3.84884, 285.404 --> 3.34615, 270.111 --> 3.61111, 279.184 --> 3.59184 )
[LOG] Overall execution time: 317.031 sec CPU time.
[LOG] Overall execution time: 318 sec real time.
Synthesis time: 318.15 sec (Real time) / 314.29 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.54 sec (Real time) / 0.54 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 29.82 sec (Real time) / 29.61 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 646 36 49 1 561
Raw AIGER output size: aag 1975 16 49 1 1890
=====================  genbuf13c3y.aag =====================
[LOG] Relation determinization time: 300.015 sec CPU time.
[LOG] Relation determinization time: 301 sec real time.
[LOG] Final circuit size: 1441 new AND gates.
[LOG] Size before ABC: 1723 AND gates.
[LOG] Size after ABC: 1441 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 296.097/295 sec (2.96252/3 sec, 2.91102/3 sec, 1.41854/1 sec, 2.01559/2 sec, 13.466/14 sec, 7.28565/7 sec, 9.41375/9 sec, 12.1356/12 sec, 11.9982/12 sec, 15.9043/15 sec, 10.1568/11 sec, 11.0678/11 sec, 9.92096/10 sec, 11.4922/11 sec, 13.3876/14 sec, 12.6247/12 sec, 16.4435/17 sec, 15.5244/15 sec, 13.416/14 sec, 55.073/55 sec, 47.4789/47 sec )
[LOG] Nr of iterations: 438 (10, 7, 3, 20, 29, 6, 6, 10, 5, 14, 22, 7, 8, 9, 8, 8, 131, 54, 39, 16, 26 )
[LOG] Total clause computation time: 29.3753/27 sec (1.84466/1.84466 sec, 1.79256/1.79256 sec, 0.530875/0.530875 sec, 0.975683/0.975683 sec, 0.809482/0.809482 sec, 0.942252/0.942252 sec, 0.79291/0.79291 sec, 0.810287/0.810287 sec, 0.827538/0.827538 sec, 1.08779/1.08779 sec, 0.757072/0.757072 sec, 0.790255/0.790255 sec, 0.866578/0.866578 sec, 0.873782/0.873782 sec, 0.875397/0.875397 sec, 0.857609/0.857609 sec, 1.3246/1.3246 sec, 0.94126/0.94126 sec, 0.847365/0.847365 sec, 5.75256/5.75256 sec, 5.07483/5.07483 sec )
[LOG] Total clause minimization time: 265.087/267 sec (1.05799/1.05799 sec, 1.04543/1.04543 sec, 0.822576/0.822576 sec, 0.963802/0.963802 sec, 12.5662/12.5662 sec, 6.25933/6.25933 sec, 8.55374/8.55374 sec, 11.2617/11.2617 sec, 11.077/11.077 sec, 14.7321/14.7321 sec, 9.34686/9.34686 sec, 10.2221/10.2221 sec, 9.00067/9.00067 sec, 10.542/10.542 sec, 12.4315/12.4315 sec, 11.6866/11.6866 sec, 14.9673/14.9673 sec, 14.4951/14.4951 sec, 12.4834/12.4834 sec, 49.2394/49.2394 sec, 42.3324/42.3324 sec )
[LOG] Total clause size reduction: 156765 --> 1431 (5409 --> 14, 3600 --> 13, 1188 --> 2, 10792 --> 61, 15512 --> 112, 2365 --> 6, 2305 --> 8, 4023 --> 14, 1728 --> 6, 5434 --> 42, 8463 --> 39, 2340 --> 18, 2611 --> 16, 2888 --> 16, 2415 --> 17, 2324 --> 18, 43030 --> 631, 16695 --> 157, 11628 --> 104, 4515 --> 56, 7500 --> 81 )
[LOG] Average clause size reduction: 357.911 --> 3.26712 (540.9 --> 1.4, 514.286 --> 1.85714, 396 --> 0.666667, 539.6 --> 3.05, 534.897 --> 3.86207, 394.167 --> 1, 384.167 --> 1.33333, 402.3 --> 1.4, 345.6 --> 1.2, 388.143 --> 3, 384.682 --> 1.77273, 334.286 --> 2.57143, 326.375 --> 2, 320.889 --> 1.77778, 301.875 --> 2.125, 290.5 --> 2.25, 328.473 --> 4.81679, 309.167 --> 2.90741, 298.154 --> 2.66667, 282.188 --> 3.5, 288.462 --> 3.11538 )
[LOG] Overall execution time: 300.032 sec CPU time.
[LOG] Overall execution time: 301 sec real time.
Synthesis time: 300.90 sec (Real time) / 296.81 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.65 sec (Real time) / 0.64 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 23.08 sec (Real time) / 22.98 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 691 38 51 1 602
Raw AIGER output size: aag 2132 17 51 1 2043
=====================  genbuf14c3y.aag =====================
[LOG] Relation determinization time: 487.856 sec CPU time.
[LOG] Relation determinization time: 489 sec real time.
[LOG] Final circuit size: 1685 new AND gates.
[LOG] Size before ABC: 2023 AND gates.
[LOG] Size after ABC: 1684 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 483.133/483 sec (36.0996/36 sec, 2.75532/3 sec, 1.74616/2 sec, 2.3792/2 sec, 17.4229/18 sec, 9.60179/9 sec, 10.1773/10 sec, 10.696/11 sec, 11.5992/12 sec, 10.8605/11 sec, 13.3773/13 sec, 19.0192/19 sec, 12.3217/12 sec, 12.9878/13 sec, 12.7757/12 sec, 15.6825/16 sec, 20.4418/21 sec, 33.6765/33 sec, 19.2493/20 sec, 58.0954/58 sec, 74.7092/75 sec, 77.4583/77 sec )
[LOG] Nr of iterations: 513 (12, 7, 2, 32, 34, 9, 9, 12, 13, 11, 8, 9, 13, 25, 11, 22, 125, 41, 50, 12, 42, 14 )
[LOG] Total clause computation time: 38.9437/37 sec (1.32337/1.32337 sec, 1.3249/1.3249 sec, 0.630889/0.630889 sec, 1.05569/1.05569 sec, 1.18661/1.18661 sec, 0.902821/0.902821 sec, 0.923353/0.923353 sec, 0.893328/0.893328 sec, 0.964287/0.964287 sec, 0.952517/0.952517 sec, 1.00912/1.00912 sec, 0.936436/0.936436 sec, 1.03826/1.03826 sec, 0.95073/0.95073 sec, 0.893863/0.893863 sec, 0.959584/0.959584 sec, 2.6174/2.6174 sec, 0.89521/0.89521 sec, 0.959913/0.959913 sec, 0.800878/0.800878 sec, 5.51256/5.51256 sec, 12.2119/12.2119 sec )
[LOG] Total clause minimization time: 442.257/446 sec (34.7167/34.7167 sec, 1.34096/1.34096 sec, 1.04953/1.04953 sec, 1.2505/1.2505 sec, 16.1353/16.1353 sec, 8.61092/8.61092 sec, 9.15588/9.15588 sec, 9.71321/9.71321 sec, 10.5428/10.5428 sec, 9.81934/9.81934 sec, 12.2771/12.2771 sec, 18.0136/18.0136 sec, 11.2124/11.2124 sec, 11.9672/11.9672 sec, 11.8192/11.8192 sec, 14.6521/14.6521 sec, 17.692/17.692 sec, 32.6889/32.6889 sec, 18.1934/18.1934 sec, 57.1882/57.1882 sec, 69.0615/69.0615 sec, 65.1563/65.1563 sec )
[LOG] Total clause size reduction: 199686 --> 1710 (6996 --> 21, 3810 --> 13, 629 --> 1, 18755 --> 105, 19404 --> 146, 4032 --> 13, 3936 --> 11, 5258 --> 22, 5544 --> 23, 4480 --> 24, 3031 --> 22, 3368 --> 13, 4836 --> 16, 9384 --> 45, 3740 --> 40, 7560 --> 32, 44516 --> 660, 13720 --> 126, 16170 --> 150, 3520 --> 34, 12915 --> 144, 4082 --> 49 )
[LOG] Average clause size reduction: 389.251 --> 3.33333 (583 --> 1.75, 544.286 --> 1.85714, 314.5 --> 0.5, 586.094 --> 3.28125, 570.706 --> 4.29412, 448 --> 1.44444, 437.333 --> 1.22222, 438.167 --> 1.83333, 426.462 --> 1.76923, 407.273 --> 2.18182, 378.875 --> 2.75, 374.222 --> 1.44444, 372 --> 1.23077, 375.36 --> 1.8, 340 --> 3.63636, 343.636 --> 1.45455, 356.128 --> 5.28, 334.634 --> 3.07317, 323.4 --> 3, 293.333 --> 2.83333, 307.5 --> 3.42857, 291.571 --> 3.5 )
[LOG] Overall execution time: 487.884 sec CPU time.
[LOG] Overall execution time: 489 sec real time.
Synthesis time: 489.59 sec (Real time) / 483.82 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.86 sec (Real time) / 0.84 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 36.93 sec (Real time) / 36.76 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 732 40 53 1 639
Raw AIGER output size: aag 2416 18 53 1 2324
=====================  genbuf15c3y.aag =====================
[LOG] Relation determinization time: 492.815 sec CPU time.
[LOG] Relation determinization time: 495 sec real time.
[LOG] Final circuit size: 1714 new AND gates.
[LOG] Size before ABC: 2118 AND gates.
[LOG] Size after ABC: 1713 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 486.976/487 sec (23.9428/24 sec, 45.6169/45 sec, 1.82733/2 sec, 2.73631/3 sec, 16.4856/16 sec, 11.3834/12 sec, 10.7635/11 sec, 11.6341/11 sec, 11.8525/12 sec, 12.8468/13 sec, 14.4334/15 sec, 14.5041/14 sec, 13.7849/14 sec, 13.0042/13 sec, 13.644/14 sec, 15.5642/15 sec, 17.0192/17 sec, 21.5285/21 sec, 24.0407/24 sec, 27.3619/28 sec, 23.7192/23 sec, 30.4658/31 sec, 108.817/109 sec )
[LOG] Nr of iterations: 535 (9, 9, 2, 35, 27, 10, 10, 16, 13, 11, 6, 12, 9, 18, 24, 12, 70, 50, 44, 15, 9, 99, 25 )
[LOG] Total clause computation time: 93.5663/97 sec (22.3091/22.3091 sec, 21.7805/21.7805 sec, 0.539633/0.539633 sec, 1.07914/1.07914 sec, 1.21567/1.21567 sec, 1.1159/1.1159 sec, 1.057/1.057 sec, 1.21448/1.21448 sec, 0.987153/0.987153 sec, 1.06945/1.06945 sec, 1.18909/1.18909 sec, 1.01414/1.01414 sec, 1.0977/1.0977 sec, 1.47947/1.47947 sec, 0.941806/0.941806 sec, 1.66998/1.66998 sec, 1.91521/1.91521 sec, 0.83953/0.83953 sec, 0.784194/0.784194 sec, 0.979631/0.979631 sec, 0.69928/0.69928 sec, 3.4864/3.4864 sec, 25.1018/25.1018 sec )
[LOG] Total clause minimization time: 390.858/387 sec (1.5506/1.5506 sec, 23.7277/23.7277 sec, 1.18183/1.18183 sec, 1.56175/1.56175 sec, 15.1411/15.1411 sec, 10.1786/10.1786 sec, 9.58827/9.58827 sec, 10.3383/10.3383 sec, 10.7631/10.7631 sec, 11.6979/11.6979 sec, 13.1614/13.1614 sec, 13.382/13.382 sec, 12.5879/12.5879 sec, 11.4098/11.4098 sec, 12.6082/12.6082 sec, 13.7763/13.7763 sec, 14.9569/14.9569 sec, 20.5587/20.5587 sec, 23.1256/23.1256 sec, 26.2632/26.2632 sec, 22.9123/22.9123 sec, 26.8002/26.8002 sec, 83.5865/83.5865 sec )
[LOG] Total clause size reduction: 217316 --> 1777 (5440 --> 13, 5432 --> 19, 673 --> 1, 22066 --> 107, 16302 --> 130, 4815 --> 10, 4689 --> 11, 7620 --> 25, 5916 --> 17, 4790 --> 18, 2320 --> 13, 4972 --> 17, 3464 --> 21, 7123 --> 65, 9246 --> 63, 4279 --> 25, 26772 --> 301, 18228 --> 137, 15437 --> 114, 4816 --> 22, 2680 --> 20, 32340 --> 541, 7896 --> 87 )
[LOG] Average clause size reduction: 406.198 --> 3.3215 (604.444 --> 1.44444, 603.556 --> 2.11111, 336.5 --> 0.5, 630.457 --> 3.05714, 603.778 --> 4.81481, 481.5 --> 1, 468.9 --> 1.1, 476.25 --> 1.5625, 455.077 --> 1.30769, 435.455 --> 1.63636, 386.667 --> 2.16667, 414.333 --> 1.41667, 384.889 --> 2.33333, 395.722 --> 3.61111, 385.25 --> 2.625, 356.583 --> 2.08333, 382.457 --> 4.3, 364.56 --> 2.74, 350.841 --> 2.59091, 321.067 --> 1.46667, 297.778 --> 2.22222, 326.667 --> 5.46465, 315.84 --> 3.48 )
[LOG] Overall execution time: 492.841 sec CPU time.
[LOG] Overall execution time: 495 sec real time.
Synthesis time: 494.36 sec (Real time) / 487.52 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.84 sec (Real time) / 0.84 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 47.20 sec (Real time) / 46.96 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 782 42 55 1 685
Raw AIGER output size: aag 2495 19 55 1 2399
=====================  genbuf16c3y.aag =====================
[LOG] Relation determinization time: 466.041 sec CPU time.
[LOG] Relation determinization time: 467 sec real time.
[LOG] Final circuit size: 1554 new AND gates.
[LOG] Size before ABC: 1914 AND gates.
[LOG] Size after ABC: 1554 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 460.015/461 sec (38.3003/39 sec, 42.5657/42 sec, 1.47007/2 sec, 19.432/19 sec, 18.6623/19 sec, 2.07647/2 sec, 10.6662/11 sec, 14.1866/14 sec, 2.02495/2 sec, 11.8707/12 sec, 12.4647/13 sec, 2.07621/2 sec, 17.4722/17 sec, 14.6289/15 sec, 13.6652/14 sec, 14.5476/14 sec, 18.3431/19 sec, 26.8773/26 sec, 15.0096/15 sec, 16.391/16 sec, 47.995/48 sec, 53.6595/54 sec, 21.0863/21 sec, 24.5432/25 sec )
[LOG] Nr of iterations: 529 (11, 6, 3, 37, 31, 5, 6, 4, 14, 25, 13, 13, 7, 17, 24, 16, 47, 20, 37, 13, 11, 11, 51, 107 )
[LOG] Total clause computation time: 29.8927/30 sec (0.85861/0.85861 sec, 1.80984/1.80984 sec, 0.604486/0.604486 sec, 1.16912/1.16912 sec, 1.1131/1.1131 sec, 1.11988/1.11988 sec, 1.27242/1.27242 sec, 1.03856/1.03856 sec, 0.99639/0.99639 sec, 1.21398/1.21398 sec, 1.23165/1.23165 sec, 1.05638/1.05638 sec, 0.930964/0.930964 sec, 1.05357/1.05357 sec, 1.17266/1.17266 sec, 1.08346/1.08346 sec, 2.58955/2.58955 sec, 0.867382/0.867382 sec, 0.877745/0.877745 sec, 0.838702/0.838702 sec, 0.931695/0.931695 sec, 0.850046/0.850046 sec, 3.39844/3.39844 sec, 1.81409/1.81409 sec )
[LOG] Total clause minimization time: 427.709/430 sec (37.3632/37.3632 sec, 40.6689/40.6689 sec, 0.771526/0.771526 sec, 18.1491/18.1491 sec, 17.44/17.44 sec, 0.858168/0.858168 sec, 9.30659/9.30659 sec, 13.0718/13.0718 sec, 0.931519/0.931519 sec, 10.5725/10.5725 sec, 11.1434/11.1434 sec, 0.918345/0.918345 sec, 16.4491/16.4491 sec, 13.4789/13.4789 sec, 12.3973/12.3973 sec, 13.3632/13.3632 sec, 15.6336/15.6336 sec, 25.9194/25.9194 sec, 14.0263/14.0263 sec, 15.4728/15.4728 sec, 46.9615/46.9615 sec, 52.7038/52.7038 sec, 17.5501/17.5501 sec, 22.558/22.558 sec )
[LOG] Total clause size reduction: 233948 --> 1550 (7270 --> 11, 3630 --> 6, 1440 --> 2, 24912 --> 125, 20250 --> 90, 2324 --> 5, 2845 --> 8, 1662 --> 4, 7007 --> 16, 12600 --> 35, 6108 --> 16, 5952 --> 18, 2874 --> 9, 7456 --> 29, 10350 --> 37, 6570 --> 48, 20102 --> 221, 7980 --> 30, 14616 --> 86, 4692 --> 36, 3770 --> 26, 3640 --> 23, 17950 --> 265, 37948 --> 404 )
[LOG] Average clause size reduction: 442.246 --> 2.93006 (660.909 --> 1, 605 --> 1, 480 --> 0.666667, 673.297 --> 3.37838, 653.226 --> 2.90323, 464.8 --> 1, 474.167 --> 1.33333, 415.5 --> 1, 500.5 --> 1.14286, 504 --> 1.4, 469.846 --> 1.23077, 457.846 --> 1.38462, 410.571 --> 1.28571, 438.588 --> 1.70588, 431.25 --> 1.54167, 410.625 --> 3, 427.702 --> 4.70213, 399 --> 1.5, 395.027 --> 2.32432, 360.923 --> 2.76923, 342.727 --> 2.36364, 330.909 --> 2.09091, 351.961 --> 5.19608, 354.654 --> 3.7757 )
[LOG] Overall execution time: 466.08 sec CPU time.
[LOG] Overall execution time: 467 sec real time.
Synthesis time: 467.50 sec (Real time) / 463.51 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.77 sec (Real time) / 0.76 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 30.60 sec (Real time) / 30.46 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 835 44 58 1 733
Raw AIGER output size: aag 2389 20 58 1 2287
=====================  genbuf1b4y.aag =====================
[LOG] Relation determinization time: 0.263603 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 85 new AND gates.
[LOG] Size before ABC: 120 AND gates.
[LOG] Size after ABC: 84 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.240651/0 sec (0.029072/0 sec, 0.038414/0 sec, 0.047867/0 sec, 0.031436/0 sec, 0.052509/0 sec, 0.041353/0 sec )
[LOG] Nr of iterations: 40 (13, 12, 4, 2, 7, 2 )
[LOG] Total clause computation time: 0.110721/0 sec (0.011331/0.011331 sec, 0.017188/0.017188 sec, 0.020733/0.020733 sec, 0.01694/0.01694 sec, 0.024769/0.024769 sec, 0.01976/0.01976 sec )
[LOG] Total clause minimization time: 0.11746/0 sec (0.015499/0.015499 sec, 0.01918/0.01918 sec, 0.025086/0.025086 sec, 0.012452/0.012452 sec, 0.025671/0.025671 sec, 0.019572/0.019572 sec )
[LOG] Total clause size reduction: 4226 --> 65 (1632 --> 23, 1408 --> 26, 333 --> 4, 109 --> 0, 642 --> 11, 102 --> 1 )
[LOG] Average clause size reduction: 105.65 --> 1.625 (125.538 --> 1.76923, 117.333 --> 2.16667, 83.25 --> 1, 54.5 --> 0, 91.7143 --> 1.57143, 51 --> 0.5 )
[LOG] Overall execution time: 0.265644 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.44 sec (Real time) / 0.39 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.14 sec (Real time) / 0.12 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 175 11 23 1 141
Raw AIGER output size: aag 259 5 23 1 226
=====================  genbuf2b4y.aag =====================
[LOG] Relation determinization time: 0.492144 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 219 new AND gates.
[LOG] Size before ABC: 254 AND gates.
[LOG] Size after ABC: 218 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.451086/1 sec (0.045919/0 sec, 0.051282/0 sec, 0.062121/1 sec, 0.073043/0 sec, 0.078041/0 sec, 0.080267/0 sec, 0.060413/0 sec )
[LOG] Nr of iterations: 67 (16, 21, 7, 3, 4, 13, 3 )
[LOG] Total clause computation time: 0.20247/0 sec (0.021737/0.021737 sec, 0.018548/0.018548 sec, 0.026438/0.026438 sec, 0.034014/0.034014 sec, 0.036261/0.036261 sec, 0.036303/0.036303 sec, 0.029169/0.029169 sec )
[LOG] Total clause minimization time: 0.225493/1 sec (0.020845/0.020845 sec, 0.029551/0.029551 sec, 0.032526/0.032526 sec, 0.035669/0.035669 sec, 0.038596/0.038596 sec, 0.040526/0.040526 sec, 0.02778/0.02778 sec )
[LOG] Total clause size reduction: 9178 --> 167 (2595 --> 45, 3300 --> 71, 864 --> 14, 264 --> 3, 387 --> 5, 1524 --> 26, 244 --> 3 )
[LOG] Average clause size reduction: 136.985 --> 2.49254 (162.188 --> 2.8125, 157.143 --> 3.38095, 123.429 --> 2, 88 --> 1, 96.75 --> 1.25, 117.231 --> 2, 81.3333 --> 1 )
[LOG] Overall execution time: 0.494385 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.67 sec (Real time) / 0.61 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.55 sec (Real time) / 0.53 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 213 13 26 1 174
Raw AIGER output size: aag 431 6 26 1 393
=====================  genbuf3b4y.aag =====================
[LOG] Relation determinization time: 1.17537 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 239 new AND gates.
[LOG] Size before ABC: 302 AND gates.
[LOG] Size after ABC: 238 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.09142/1 sec (0.070683/0 sec, 0.071509/0 sec, 0.069169/0 sec, 0.072942/0 sec, 0.077738/0 sec, 0.087747/0 sec, 0.456299/1 sec, 0.109178/0 sec, 0.076157/0 sec )
[LOG] Nr of iterations: 78 (15, 16, 4, 5, 5, 11, 7, 12, 3 )
[LOG] Total clause computation time: 0.330293/0 sec (0.030224/0.030224 sec, 0.02719/0.02719 sec, 0.029144/0.029144 sec, 0.025615/0.025615 sec, 0.028689/0.028689 sec, 0.040293/0.040293 sec, 0.052394/0.052394 sec, 0.05544/0.05544 sec, 0.041304/0.041304 sec )
[LOG] Total clause minimization time: 0.72094/1 sec (0.035577/0.035577 sec, 0.039715/0.039715 sec, 0.035861/0.035861 sec, 0.043252/0.043252 sec, 0.044841/0.044841 sec, 0.043084/0.043084 sec, 0.399511/0.399511 sec, 0.048719/0.048719 sec, 0.03038/0.03038 sec )
[LOG] Total clause size reduction: 12026 --> 197 (2996 --> 51, 3090 --> 56, 534 --> 4, 648 --> 5, 608 --> 6, 1450 --> 37, 864 --> 9, 1562 --> 24, 274 --> 5 )
[LOG] Average clause size reduction: 154.179 --> 2.52564 (199.733 --> 3.4, 193.125 --> 3.5, 133.5 --> 1, 129.6 --> 1, 121.6 --> 1.2, 131.818 --> 3.36364, 123.429 --> 1.28571, 130.167 --> 2, 91.3333 --> 1.66667 )
[LOG] Overall execution time: 1.17893 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.39 sec (Real time) / 1.25 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.45 sec (Real time) / 0.44 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 254 16 30 1 208
Raw AIGER output size: aag 492 7 30 1 447
=====================  genbuf4b4y.aag =====================
[LOG] Relation determinization time: 1.13252 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 463 new AND gates.
[LOG] Size before ABC: 537 AND gates.
[LOG] Size after ABC: 461 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.03418/1 sec (0.042628/0 sec, 0.044149/0 sec, 0.076516/0 sec, 0.069943/0 sec, 0.070825/0 sec, 0.079455/0 sec, 0.148251/0 sec, 0.142139/0 sec, 0.147427/1 sec, 0.21285/0 sec )
[LOG] Nr of iterations: 156 (2, 2, 23, 10, 10, 8, 24, 26, 22, 29 )
[LOG] Total clause computation time: 0.410599/1 sec (0.016463/0.016463 sec, 0.02126/0.02126 sec, 0.029262/0.029262 sec, 0.028375/0.028375 sec, 0.028107/0.028107 sec, 0.034737/0.034737 sec, 0.066093/0.066093 sec, 0.050472/0.050472 sec, 0.053514/0.053514 sec, 0.082316/0.082316 sec )
[LOG] Total clause minimization time: 0.571681/0 sec (0.022034/0.022034 sec, 0.018457/0.018457 sec, 0.041966/0.041966 sec, 0.036278/0.036278 sec, 0.037499/0.037499 sec, 0.040032/0.040032 sec, 0.076443/0.076443 sec, 0.086367/0.086367 sec, 0.088223/0.088223 sec, 0.124382/0.124382 sec )
[LOG] Total clause size reduction: 25371 --> 421 (286 --> 1, 268 --> 1, 4796 --> 68, 1863 --> 17, 1737 --> 26, 1281 --> 11, 3795 --> 83, 3925 --> 87, 3192 --> 61, 4228 --> 66 )
[LOG] Average clause size reduction: 162.635 --> 2.69872 (143 --> 0.5, 134 --> 0.5, 208.522 --> 2.95652, 186.3 --> 1.7, 173.7 --> 2.6, 160.125 --> 1.375, 158.125 --> 3.45833, 150.962 --> 3.34615, 145.091 --> 2.77273, 145.793 --> 2.27586 )
[LOG] Overall execution time: 1.13573 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.37 sec (Real time) / 1.25 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.14 sec (Real time) / 0.14 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.84 sec (Real time) / 1.82 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 296 18 33 1 245
Raw AIGER output size: aag 757 8 33 1 708
=====================  genbuf5b4y.aag =====================
[LOG] Relation determinization time: 6.17829 sec CPU time.
[LOG] Relation determinization time: 7 sec real time.
[LOG] Final circuit size: 828 new AND gates.
[LOG] Size before ABC: 992 AND gates.
[LOG] Size after ABC: 827 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 6.02001/6 sec (0.057638/0 sec, 0.067521/0 sec, 0.102428/0 sec, 0.090722/1 sec, 0.087277/0 sec, 0.105075/0 sec, 0.091015/0 sec, 0.213867/0 sec, 0.188949/0 sec, 1.05474/1 sec, 1.88114/2 sec, 2.07963/2 sec )
[LOG] Nr of iterations: 234 (5, 2, 20, 7, 6, 11, 8, 28, 25, 71, 37, 14 )
[LOG] Total clause computation time: 0.937084/0 sec (0.023106/0.023106 sec, 0.03139/0.03139 sec, 0.044279/0.044279 sec, 0.038101/0.038101 sec, 0.040401/0.040401 sec, 0.044732/0.044732 sec, 0.035209/0.035209 sec, 0.086195/0.086195 sec, 0.079107/0.079107 sec, 0.170619/0.170619 sec, 0.140913/0.140913 sec, 0.203032/0.203032 sec )
[LOG] Total clause minimization time: 4.99577/5 sec (0.028476/0.028476 sec, 0.030645/0.030645 sec, 0.051075/0.051075 sec, 0.046299/0.046299 sec, 0.041423/0.041423 sec, 0.054652/0.054652 sec, 0.049962/0.049962 sec, 0.120282/0.120282 sec, 0.102719/0.102719 sec, 0.871575/0.871575 sec, 1.73065/1.73065 sec, 1.868/1.868 sec )
[LOG] Total clause size reduction: 41900 --> 851 (1320 --> 4, 308 --> 1, 4883 --> 55, 1452 --> 11, 1145 --> 7, 2140 --> 17, 1428 --> 14, 5022 --> 111, 4272 --> 96, 11760 --> 412, 6012 --> 91, 2158 --> 32 )
[LOG] Average clause size reduction: 179.06 --> 3.63675 (264 --> 0.8, 154 --> 0.5, 244.15 --> 2.75, 207.429 --> 1.57143, 190.833 --> 1.16667, 194.545 --> 1.54545, 178.5 --> 1.75, 179.357 --> 3.96429, 170.88 --> 3.84, 165.634 --> 5.80282, 162.486 --> 2.45946, 154.143 --> 2.28571 )
[LOG] Overall execution time: 6.18233 sec CPU time.
[LOG] Overall execution time: 7 sec real time.
Synthesis time: 6.48 sec (Real time) / 6.17 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.26 sec (Real time) / 0.26 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 5.13 sec (Real time) / 5.08 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 340 21 37 1 282
Raw AIGER output size: aag 1167 9 37 1 1110
=====================  genbuf6b4y.aag =====================
[LOG] Relation determinization time: 16.2767 sec CPU time.
[LOG] Relation determinization time: 17 sec real time.
[LOG] Final circuit size: 1046 new AND gates.
[LOG] Size before ABC: 1275 AND gates.
[LOG] Size after ABC: 1044 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 16.0013/16 sec (0.092687/0 sec, 0.11845/1 sec, 0.161963/0 sec, 0.115096/0 sec, 0.14038/0 sec, 0.131217/0 sec, 0.121364/0 sec, 0.142976/0 sec, 0.813754/1 sec, 0.300567/0 sec, 1.63749/2 sec, 4.74619/5 sec, 7.47913/7 sec )
[LOG] Nr of iterations: 287 (4, 2, 34, 2, 10, 10, 6, 4, 34, 30, 43, 95, 13 )
[LOG] Total clause computation time: 1.41368/1 sec (0.038258/0.038258 sec, 0.054465/0.054465 sec, 0.073512/0.073512 sec, 0.048835/0.048835 sec, 0.066882/0.066882 sec, 0.059374/0.059374 sec, 0.051935/0.051935 sec, 0.05928/0.05928 sec, 0.12869/0.12869 sec, 0.12195/0.12195 sec, 0.156226/0.156226 sec, 0.230129/0.230129 sec, 0.324141/0.324141 sec )
[LOG] Total clause minimization time: 14.4441/15 sec (0.046126/0.046126 sec, 0.054644/0.054644 sec, 0.078303/0.078303 sec, 0.058129/0.058129 sec, 0.064283/0.064283 sec, 0.063211/0.063211 sec, 0.06111/0.06111 sec, 0.075135/0.075135 sec, 0.673302/0.673302 sec, 0.167117/0.167117 sec, 1.46804/1.46804 sec, 4.49358/4.49358 sec, 7.14114/7.14114 sec )
[LOG] Total clause size reduction: 56561 --> 1127 (1125 --> 3, 349 --> 1, 9240 --> 90, 270 --> 2, 2313 --> 21, 2196 --> 13, 1150 --> 6, 660 --> 5, 6666 --> 138, 5626 --> 126, 7686 --> 156, 17108 --> 534, 2172 --> 32 )
[LOG] Average clause size reduction: 197.077 --> 3.92683 (281.25 --> 0.75, 174.5 --> 0.5, 271.765 --> 2.64706, 135 --> 1, 231.3 --> 2.1, 219.6 --> 1.3, 191.667 --> 1, 165 --> 1.25, 196.059 --> 4.05882, 187.533 --> 4.2, 178.744 --> 3.62791, 180.084 --> 5.62105, 167.077 --> 2.46154 )
[LOG] Overall execution time: 16.2815 sec CPU time.
[LOG] Overall execution time: 17 sec real time.
Synthesis time: 16.63 sec (Real time) / 16.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.31 sec (Real time) / 0.31 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 4.90 sec (Real time) / 4.86 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 385 23 40 1 322
Raw AIGER output size: aag 1429 10 40 1 1368
=====================  genbuf7b4y.aag =====================
[LOG] Relation determinization time: 20.5513 sec CPU time.
[LOG] Relation determinization time: 21 sec real time.
[LOG] Final circuit size: 1560 new AND gates.
[LOG] Size before ABC: 2006 AND gates.
[LOG] Size after ABC: 1558 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 20.2848/21 sec (0.081546/0 sec, 0.085703/0 sec, 0.115476/1 sec, 0.126441/0 sec, 0.112681/0 sec, 0.12549/0 sec, 0.126071/0 sec, 0.149125/0 sec, 1.76961/2 sec, 0.169948/0 sec, 1.2035/1 sec, 1.71971/2 sec, 4.3452/4 sec, 10.1543/11 sec )
[LOG] Nr of iterations: 389 (2, 2, 21, 10, 14, 13, 12, 13, 35, 10, 28, 105, 108, 16 )
[LOG] Total clause computation time: 2.98925/4 sec (0.030156/0.030156 sec, 0.043035/0.043035 sec, 0.049405/0.049405 sec, 0.053077/0.053077 sec, 0.046698/0.046698 sec, 0.052333/0.052333 sec, 0.048905/0.048905 sec, 0.061833/0.061833 sec, 0.137768/0.137768 sec, 0.059109/0.059109 sec, 0.124748/0.124748 sec, 0.188146/0.188146 sec, 0.625953/0.625953 sec, 1.46808/1.46808 sec )
[LOG] Total clause minimization time: 17.1253/17 sec (0.043192/0.043192 sec, 0.035284/0.035284 sec, 0.057953/0.057953 sec, 0.064464/0.064464 sec, 0.057284/0.057284 sec, 0.064687/0.064687 sec, 0.068038/0.068038 sec, 0.077324/0.077324 sec, 1.62095/1.62095 sec, 0.102383/0.102383 sec, 1.06637/1.06637 sec, 1.51153/1.51153 sec, 3.69022/3.69022 sec, 8.66567/8.66567 sec )
[LOG] Total clause size reduction: 81801 --> 1852 (416 --> 1, 386 --> 1, 6160 --> 54, 2700 --> 29, 3718 --> 23, 3252 --> 23, 2838 --> 18, 2928 --> 25, 7684 --> 149, 1944 --> 13, 5616 --> 117, 20384 --> 685, 20865 --> 670, 2910 --> 44 )
[LOG] Average clause size reduction: 210.285 --> 4.76093 (208 --> 0.5, 193 --> 0.5, 293.333 --> 2.57143, 270 --> 2.9, 265.571 --> 1.64286, 250.154 --> 1.76923, 236.5 --> 1.5, 225.231 --> 1.92308, 219.543 --> 4.25714, 194.4 --> 1.3, 200.571 --> 4.17857, 194.133 --> 6.52381, 193.194 --> 6.2037, 181.875 --> 2.75 )
[LOG] Overall execution time: 20.5565 sec CPU time.
[LOG] Overall execution time: 21 sec real time.
Synthesis time: 21.03 sec (Real time) / 20.56 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.59 sec (Real time) / 0.59 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 17.12 sec (Real time) / 17.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 426 25 43 1 358
Raw AIGER output size: aag 1984 11 43 1 1918
=====================  genbuf8b4y.aag =====================
[LOG] Relation determinization time: 8.63313 sec CPU time.
[LOG] Relation determinization time: 9 sec real time.
[LOG] Final circuit size: 1211 new AND gates.
[LOG] Size before ABC: 1502 AND gates.
[LOG] Size after ABC: 1210 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 8.26913/8 sec (0.103437/0 sec, 0.127645/0 sec, 0.157921/1 sec, 0.156595/0 sec, 0.142094/0 sec, 0.152841/0 sec, 0.142231/0 sec, 0.185206/0 sec, 1.39094/2 sec, 0.204857/0 sec, 0.431247/0 sec, 0.218969/1 sec, 1.86515/1 sec, 1.44125/2 sec, 1.54875/1 sec )
[LOG] Nr of iterations: 348 (5, 2, 21, 12, 8, 8, 8, 14, 37, 9, 41, 6, 74, 67, 36 )
[LOG] Total clause computation time: 1.76251/0 sec (0.03955/0.03955 sec, 0.063544/0.063544 sec, 0.070167/0.070167 sec, 0.066968/0.066968 sec, 0.063021/0.063021 sec, 0.067211/0.067211 sec, 0.062213/0.062213 sec, 0.072396/0.072396 sec, 0.192239/0.192239 sec, 0.070628/0.070628 sec, 0.16341/0.16341 sec, 0.069076/0.069076 sec, 0.220627/0.220627 sec, 0.283497/0.283497 sec, 0.257966/0.257966 sec )
[LOG] Total clause minimization time: 6.31021/7 sec (0.054278/0.054278 sec, 0.054563/0.054563 sec, 0.075265/0.075265 sec, 0.078112/0.078112 sec, 0.069286/0.069286 sec, 0.0755/0.0755 sec, 0.070463/0.070463 sec, 0.101885/0.101885 sec, 1.18458/1.18458 sec, 0.121923/0.121923 sec, 0.253728/0.253728 sec, 0.137718/0.137718 sec, 1.62337/1.62337 sec, 1.13636/1.13636 sec, 1.27319/1.27319 sec )
[LOG] Total clause size reduction: 80372 --> 1327 (1832 --> 4, 424 --> 1, 6720 --> 58, 3586 --> 27, 2205 --> 8, 2100 --> 10, 2009 --> 9, 3549 --> 26, 9180 --> 146, 1928 --> 13, 9320 --> 184, 1115 --> 10, 15330 --> 480, 13794 --> 262, 7280 --> 89 )
[LOG] Average clause size reduction: 230.954 --> 3.81322 (366.4 --> 0.8, 212 --> 0.5, 320 --> 2.7619, 298.833 --> 2.25, 275.625 --> 1, 262.5 --> 1.25, 251.125 --> 1.125, 253.5 --> 1.85714, 248.108 --> 3.94595, 214.222 --> 1.44444, 227.317 --> 4.4878, 185.833 --> 1.66667, 207.162 --> 6.48649, 205.881 --> 3.91045, 202.222 --> 2.47222 )
[LOG] Overall execution time: 8.63941 sec CPU time.
[LOG] Overall execution time: 9 sec real time.
Synthesis time: 9.01 sec (Real time) / 8.55 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.38 sec (Real time) / 0.38 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 14.12 sec (Real time) / 14.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 468 27 46 1 395
Raw AIGER output size: aag 1678 12 46 1 1606
=====================  genbuf9b4y.aag =====================
[LOG] Relation determinization time: 107.787 sec CPU time.
[LOG] Relation determinization time: 109 sec real time.
[LOG] Final circuit size: 1725 new AND gates.
[LOG] Size before ABC: 2253 AND gates.
[LOG] Size after ABC: 1725 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 107.218/107 sec (0.152683/0 sec, 0.179156/0 sec, 0.220559/1 sec, 0.244555/0 sec, 0.201329/0 sec, 0.216577/0 sec, 0.209062/0 sec, 0.253876/1 sec, 5.03789/5 sec, 0.216319/0 sec, 8.12845/8 sec, 0.304849/0 sec, 0.296686/1 sec, 22.5425/22 sec, 18.4522/19 sec, 24.0061/24 sec, 26.5549/26 sec )
[LOG] Nr of iterations: 505 (3, 3, 20, 17, 11, 12, 11, 19, 54, 5, 49, 18, 7, 126, 65, 62, 23 )
[LOG] Total clause computation time: 4.05146/4 sec (0.052227/0.052227 sec, 0.088867/0.088867 sec, 0.117084/0.117084 sec, 0.119506/0.119506 sec, 0.09284/0.09284 sec, 0.094894/0.094894 sec, 0.082473/0.082473 sec, 0.095166/0.095166 sec, 0.238854/0.238854 sec, 0.080948/0.080948 sec, 0.222837/0.222837 sec, 0.105414/0.105414 sec, 0.119464/0.119464 sec, 0.978775/0.978775 sec, 0.522185/0.522185 sec, 0.506444/0.506444 sec, 0.533482/0.533482 sec )
[LOG] Total clause minimization time: 102.814/103 sec (0.087224/0.087224 sec, 0.079011/0.079011 sec, 0.088539/0.088539 sec, 0.1101/0.1101 sec, 0.092277/0.092277 sec, 0.107851/0.107851 sec, 0.111959/0.111959 sec, 0.141006/0.141006 sec, 4.77615/4.77615 sec, 0.120936/0.120936 sec, 7.88343/7.88343 sec, 0.179575/0.179575 sec, 0.159087/0.159087 sec, 21.5176/21.5176 sec, 17.8976/17.8976 sec, 23.4639/23.4639 sec, 25.9977/25.9977 sec )
[LOG] Total clause size reduction: 128098 --> 2055 (1026 --> 2, 950 --> 2, 7258 --> 48, 5856 --> 34, 3530 --> 17, 3740 --> 20, 3270 --> 29, 5616 --> 31, 15582 --> 262, 1120 --> 6, 13056 --> 218, 4386 --> 21, 1488 --> 7, 28250 --> 854, 14400 --> 255, 13664 --> 198, 4906 --> 51 )
[LOG] Average clause size reduction: 253.659 --> 4.06931 (342 --> 0.666667, 316.667 --> 0.666667, 362.9 --> 2.4, 344.471 --> 2, 320.909 --> 1.54545, 311.667 --> 1.66667, 297.273 --> 2.63636, 295.579 --> 1.63158, 288.556 --> 4.85185, 224 --> 1.2, 266.449 --> 4.44898, 243.667 --> 1.16667, 212.571 --> 1, 224.206 --> 6.77778, 221.538 --> 3.92308, 220.387 --> 3.19355, 213.304 --> 2.21739 )
[LOG] Overall execution time: 107.795 sec CPU time.
[LOG] Overall execution time: 109 sec real time.
Synthesis time: 108.53 sec (Real time) / 107.32 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.61 sec (Real time) / 0.60 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 15.58 sec (Real time) / 15.51 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 523 30 50 1 443
Raw AIGER output size: aag 2248 13 50 1 2168
=====================  genbuf10b4y.aag =====================
[LOG] Relation determinization time: 26.2902 sec CPU time.
[LOG] Relation determinization time: 27 sec real time.
[LOG] Final circuit size: 827 new AND gates.
[LOG] Size before ABC: 992 AND gates.
[LOG] Size after ABC: 827 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 25.6148/26 sec (0.210379/0 sec, 0.194778/0 sec, 0.162233/0 sec, 0.330226/1 sec, 0.360361/0 sec, 0.244794/0 sec, 0.236082/1 sec, 1.09707/1 sec, 0.334325/0 sec, 0.291535/0 sec, 0.305489/1 sec, 0.320161/0 sec, 0.910376/1 sec, 0.409577/0 sec, 0.392838/1 sec, 0.554896/0 sec, 11.0784/11 sec, 8.18135/9 sec )
[LOG] Nr of iterations: 283 (10, 3, 4, 28, 29, 7, 11, 10, 13, 12, 19, 14, 10, 12, 9, 54, 29, 9 )
[LOG] Total clause computation time: 4.05749/8 sec (0.096836/0.096836 sec, 0.091184/0.091184 sec, 0.060023/0.060023 sec, 0.139425/0.139425 sec, 0.111804/0.111804 sec, 0.119125/0.119125 sec, 0.113466/0.113466 sec, 0.128596/0.128596 sec, 0.155761/0.155761 sec, 0.128394/0.128394 sec, 0.143543/0.143543 sec, 0.133525/0.133525 sec, 0.201075/0.201075 sec, 0.207013/0.207013 sec, 0.195674/0.195674 sec, 0.226508/0.226508 sec, 0.967384/0.967384 sec, 0.838158/0.838158 sec )
[LOG] Total clause minimization time: 21.2586/18 sec (0.098746/0.098746 sec, 0.08948/0.08948 sec, 0.089188/0.089188 sec, 0.173898/0.173898 sec, 0.230049/0.230049 sec, 0.112609/0.112609 sec, 0.107865/0.107865 sec, 0.948163/0.948163 sec, 0.163885/0.163885 sec, 0.147969/0.147969 sec, 0.142516/0.142516 sec, 0.169248/0.169248 sec, 0.694563/0.694563 sec, 0.187227/0.187227 sec, 0.181967/0.181967 sec, 0.305043/0.305043 sec, 10.0893/10.0893 sec, 7.32689/7.32689 sec )
[LOG] Total clause size reduction: 84453 --> 774 (4392 --> 16, 974 --> 2, 1443 --> 3, 12177 --> 115, 12404 --> 118, 2112 --> 8, 3420 --> 15, 2961 --> 12, 3804 --> 24, 3333 --> 19, 5238 --> 28, 3627 --> 31, 2394 --> 21, 2783 --> 38, 1952 --> 24, 12879 --> 160, 6664 --> 121, 1896 --> 19 )
[LOG] Average clause size reduction: 298.42 --> 2.73498 (439.2 --> 1.6, 324.667 --> 0.666667, 360.75 --> 0.75, 434.893 --> 4.10714, 427.724 --> 4.06897, 301.714 --> 1.14286, 310.909 --> 1.36364, 296.1 --> 1.2, 292.615 --> 1.84615, 277.75 --> 1.58333, 275.684 --> 1.47368, 259.071 --> 2.21429, 239.4 --> 2.1, 231.917 --> 3.16667, 216.889 --> 2.66667, 238.5 --> 2.96296, 229.793 --> 4.17241, 210.667 --> 2.11111 )
[LOG] Overall execution time: 26.2982 sec CPU time.
[LOG] Overall execution time: 27 sec real time.
Synthesis time: 26.65 sec (Real time) / 25.89 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.29 sec (Real time) / 0.28 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 15.86 sec (Real time) / 15.77 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 560 32 53 1 475
Raw AIGER output size: aag 1387 14 53 1 1302
=====================  genbuf11b4y.aag =====================
[LOG] Relation determinization time: 44.7705 sec CPU time.
[LOG] Relation determinization time: 45 sec real time.
[LOG] Final circuit size: 936 new AND gates.
[LOG] Size before ABC: 1130 AND gates.
[LOG] Size after ABC: 936 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 43.7953/44 sec (0.253074/0 sec, 0.24516/1 sec, 0.198155/0 sec, 0.425229/0 sec, 0.452778/1 sec, 0.255134/0 sec, 0.274383/0 sec, 0.272033/0 sec, 0.278384/1 sec, 0.285818/0 sec, 0.319288/0 sec, 0.306473/1 sec, 0.317402/0 sec, 0.371197/0 sec, 0.343414/1 sec, 0.386923/0 sec, 0.560691/1 sec, 19.6108/19 sec, 18.6389/19 sec )
[LOG] Nr of iterations: 323 (8, 3, 4, 24, 26, 7, 8, 12, 7, 14, 18, 15, 11, 15, 15, 12, 60, 36, 28 )
[LOG] Total clause computation time: 3.65119/5 sec (0.118168/0.118168 sec, 0.115546/0.115546 sec, 0.071803/0.071803 sec, 0.176244/0.176244 sec, 0.156635/0.156635 sec, 0.12775/0.12775 sec, 0.12154/0.12154 sec, 0.116861/0.116861 sec, 0.119043/0.119043 sec, 0.116801/0.116801 sec, 0.128972/0.128972 sec, 0.112025/0.112025 sec, 0.125448/0.125448 sec, 0.14446/0.14446 sec, 0.131542/0.131542 sec, 0.160865/0.160865 sec, 0.246419/0.246419 sec, 0.716758/0.716758 sec, 0.644309/0.644309 sec )
[LOG] Total clause minimization time: 39.7778/39 sec (0.117389/0.117389 sec, 0.114382/0.114382 sec, 0.111007/0.111007 sec, 0.231798/0.231798 sec, 0.276743/0.276743 sec, 0.111779/0.111779 sec, 0.132299/0.132299 sec, 0.137647/0.137647 sec, 0.139554/0.139554 sec, 0.149939/0.149939 sec, 0.172931/0.172931 sec, 0.177136/0.177136 sec, 0.174038/0.174038 sec, 0.20776/0.20776 sec, 0.195268/0.195268 sec, 0.204341/0.204341 sec, 0.286974/0.286974 sec, 18.8667/18.8667 sec, 17.97/17.97 sec )
[LOG] Total clause size reduction: 98250 --> 894 (3654 --> 8, 1042 --> 2, 1545 --> 3, 11155 --> 98, 11925 --> 93, 2268 --> 7, 2576 --> 10, 3905 --> 18, 2058 --> 10, 4277 --> 24, 5389 --> 53, 4270 --> 23, 2930 --> 17, 3920 --> 35, 3738 --> 31, 2838 --> 24, 15163 --> 167, 8820 --> 165, 6777 --> 106 )
[LOG] Average clause size reduction: 304.18 --> 2.7678 (456.75 --> 1, 347.333 --> 0.666667, 386.25 --> 0.75, 464.792 --> 4.08333, 458.654 --> 3.57692, 324 --> 1, 322 --> 1.25, 325.417 --> 1.5, 294 --> 1.42857, 305.5 --> 1.71429, 299.389 --> 2.94444, 284.667 --> 1.53333, 266.364 --> 1.54545, 261.333 --> 2.33333, 249.2 --> 2.06667, 236.5 --> 2, 252.717 --> 2.78333, 245 --> 4.58333, 242.036 --> 3.78571 )
[LOG] Overall execution time: 44.7791 sec CPU time.
[LOG] Overall execution time: 45 sec real time.
Synthesis time: 45.20 sec (Real time) / 44.33 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.30 sec (Real time) / 0.30 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 8.75 sec (Real time) / 8.70 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 600 34 56 1 510
Raw AIGER output size: aag 1536 15 56 1 1446
=====================  genbuf12b4y.aag =====================
[LOG] Relation determinization time: 70.6603 sec CPU time.
[LOG] Relation determinization time: 72 sec real time.
[LOG] Final circuit size: 1112 new AND gates.
[LOG] Size before ABC: 1389 AND gates.
[LOG] Size after ABC: 1112 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 69.8536/70 sec (0.27262/1 sec, 0.268755/0 sec, 0.230804/0 sec, 0.36481/0 sec, 0.42096/1 sec, 0.293335/0 sec, 1.14097/1 sec, 3.84333/4 sec, 1.52588/2 sec, 3.0211/3 sec, 0.349846/0 sec, 0.416157/0 sec, 0.490284/1 sec, 0.422194/0 sec, 0.487037/1 sec, 0.438807/0 sec, 1.77232/2 sec, 2.61619/3 sec, 26.5654/26 sec, 24.9128/25 sec )
[LOG] Nr of iterations: 379 (10, 7, 3, 29, 32, 6, 6, 8, 9, 17, 8, 10, 14, 8, 16, 15, 87, 39, 35, 20 )
[LOG] Total clause computation time: 5.72379/7 sec (0.126618/0.126618 sec, 0.126228/0.126228 sec, 0.103123/0.103123 sec, 0.152703/0.152703 sec, 0.164277/0.164277 sec, 0.133719/0.133719 sec, 0.137974/0.137974 sec, 0.124571/0.124571 sec, 0.142113/0.142113 sec, 0.164406/0.164406 sec, 0.143114/0.143114 sec, 0.189121/0.189121 sec, 0.215091/0.215091 sec, 0.183387/0.183387 sec, 0.213898/0.213898 sec, 0.168209/0.168209 sec, 0.33068/0.33068 sec, 0.175578/0.175578 sec, 1.67084/1.67084 sec, 1.05814/1.05814 sec )
[LOG] Total clause minimization time: 63.7159/63 sec (0.127289/0.127289 sec, 0.126227/0.126227 sec, 0.11194/0.11194 sec, 0.191932/0.191932 sec, 0.237649/0.237649 sec, 0.143243/0.143243 sec, 0.986809/0.986809 sec, 3.70253/3.70253 sec, 1.36687/1.36687 sec, 2.83861/2.83861 sec, 0.187194/0.187194 sec, 0.200526/0.200526 sec, 0.256583/0.256583 sec, 0.216365/0.216365 sec, 0.25413/0.25413 sec, 0.251555/0.251555 sec, 1.41161/1.41161 sec, 2.41404/2.41404 sec, 24.8647/24.8647 sec, 23.8261/23.8261 sec )
[LOG] Total clause size reduction: 123728 --> 1129 (5022 --> 13, 3342 --> 6, 1102 --> 2, 14588 --> 110, 15903 --> 129, 2025 --> 7, 1970 --> 7, 2667 --> 10, 2952 --> 11, 5680 --> 39, 2401 --> 16, 2979 --> 20, 4147 --> 26, 2149 --> 15, 4410 --> 31, 3934 --> 36, 24080 --> 318, 10298 --> 108, 9044 --> 152, 5035 --> 73 )
[LOG] Average clause size reduction: 326.459 --> 2.97889 (502.2 --> 1.3, 477.429 --> 0.857143, 367.333 --> 0.666667, 503.034 --> 3.7931, 496.969 --> 4.03125, 337.5 --> 1.16667, 328.333 --> 1.16667, 333.375 --> 1.25, 328 --> 1.22222, 334.118 --> 2.29412, 300.125 --> 2, 297.9 --> 2, 296.214 --> 1.85714, 268.625 --> 1.875, 275.625 --> 1.9375, 262.267 --> 2.4, 276.782 --> 3.65517, 264.051 --> 2.76923, 258.4 --> 4.34286, 251.75 --> 3.65 )
[LOG] Overall execution time: 70.6692 sec CPU time.
[LOG] Overall execution time: 72 sec real time.
Synthesis time: 71.15 sec (Real time) / 70.06 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.36 sec (Real time) / 0.36 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 14.29 sec (Real time) / 14.18 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 642 36 59 1 547
Raw AIGER output size: aag 1754 16 59 1 1659
=====================  genbuf13b4y.aag =====================
[LOG] Relation determinization time: 93.4355 sec CPU time.
[LOG] Relation determinization time: 94 sec real time.
[LOG] Final circuit size: 1399 new AND gates.
[LOG] Size before ABC: 1756 AND gates.
[LOG] Size after ABC: 1399 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 92.3441/93 sec (0.345479/1 sec, 0.367499/0 sec, 0.292178/0 sec, 7.58184/8 sec, 0.570219/1 sec, 0.354604/0 sec, 1.12638/1 sec, 4.59759/5 sec, 3.06134/3 sec, 4.13605/4 sec, 0.454903/0 sec, 0.487107/1 sec, 0.544712/0 sec, 0.555263/1 sec, 0.508445/0 sec, 0.627564/1 sec, 2.60165/3 sec, 6.97062/7 sec, 12.7346/12 sec, 21.1025/22 sec, 23.3236/23 sec )
[LOG] Nr of iterations: 467 (8, 5, 5, 41, 39, 8, 8, 7, 8, 13, 11, 13, 14, 16, 15, 17, 85, 45, 58, 27, 24 )
[LOG] Total clause computation time: 7.25882/8 sec (0.158278/0.158278 sec, 0.174555/0.174555 sec, 0.111343/0.111343 sec, 0.209054/0.209054 sec, 0.219221/0.219221 sec, 0.168901/0.168901 sec, 0.169166/0.169166 sec, 0.202858/0.202858 sec, 0.220016/0.220016 sec, 0.249649/0.249649 sec, 0.201384/0.201384 sec, 0.229995/0.229995 sec, 0.264831/0.264831 sec, 0.297764/0.297764 sec, 0.241394/0.241394 sec, 0.239528/0.239528 sec, 0.397854/0.397854 sec, 0.223438/0.223438 sec, 0.236264/0.236264 sec, 1.56181/1.56181 sec, 1.48152/1.48152 sec )
[LOG] Total clause minimization time: 84.5036/83 sec (0.160389/0.160389 sec, 0.170634/0.170634 sec, 0.161241/0.161241 sec, 7.3483/7.3483 sec, 0.32329/0.32329 sec, 0.162272/0.162272 sec, 0.932873/0.932873 sec, 4.37495/4.37495 sec, 2.82183/2.82183 sec, 3.86383/3.86383 sec, 0.231797/0.231797 sec, 0.221824/0.221824 sec, 0.255149/0.255149 sec, 0.231113/0.231113 sec, 0.241972/0.241972 sec, 0.356448/0.356448 sec, 2.16841/2.16841 sec, 6.71704/6.71704 sec, 12.4559/12.4559 sec, 19.5076/19.5076 sec, 21.7968/21.7968 sec )
[LOG] Total clause size reduction: 163112 --> 1484 (4144 --> 10, 2364 --> 5, 2340 --> 4, 22200 --> 215, 20786 --> 159, 3017 --> 9, 2940 --> 11, 2442 --> 8, 2765 --> 12, 4572 --> 38, 3690 --> 15, 4284 --> 24, 4485 --> 18, 4995 --> 48, 4494 --> 37, 4928 --> 48, 25788 --> 350, 12936 --> 118, 16245 --> 162, 7280 --> 119, 6417 --> 74 )
[LOG] Average clause size reduction: 349.276 --> 3.17773 (518 --> 1.25, 472.8 --> 1, 468 --> 0.8, 541.463 --> 5.2439, 532.974 --> 4.07692, 377.125 --> 1.125, 367.5 --> 1.375, 348.857 --> 1.14286, 345.625 --> 1.5, 351.692 --> 2.92308, 335.455 --> 1.36364, 329.538 --> 1.84615, 320.357 --> 1.28571, 312.188 --> 3, 299.6 --> 2.46667, 289.882 --> 2.82353, 303.388 --> 4.11765, 287.467 --> 2.62222, 280.086 --> 2.7931, 269.63 --> 4.40741, 267.375 --> 3.08333 )
[LOG] Overall execution time: 93.4463 sec CPU time.
[LOG] Overall execution time: 94 sec real time.
Synthesis time: 94.06 sec (Real time) / 92.67 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.45 sec (Real time) / 0.44 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 23.24 sec (Real time) / 23.11 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 682 38 62 1 582
Raw AIGER output size: aag 2081 17 62 1 1981
=====================  genbuf14b4y.aag =====================
[LOG] Relation determinization time: 116.602 sec CPU time.
[LOG] Relation determinization time: 118 sec real time.
[LOG] Final circuit size: 1357 new AND gates.
[LOG] Size before ABC: 1693 AND gates.
[LOG] Size after ABC: 1357 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 115.099/115 sec (0.635388/0 sec, 0.618593/1 sec, 0.472608/0 sec, 0.867165/1 sec, 0.760957/1 sec, 0.922965/1 sec, 1.59086/2 sec, 11.5283/11 sec, 13.3948/14 sec, 1.7228/1 sec, 0.617893/1 sec, 0.625451/1 sec, 0.730686/0 sec, 0.851785/1 sec, 1.83274/2 sec, 0.676877/1 sec, 3.40178/3 sec, 5.96068/6 sec, 6.21052/6 sec, 12.3182/13 sec, 20.4305/20 sec, 28.9271/29 sec )
[LOG] Nr of iterations: 478 (9, 9, 5, 24, 26, 9, 11, 9, 10, 13, 8, 13, 13, 12, 9, 8, 81, 47, 43, 14, 67, 38 )
[LOG] Total clause computation time: 10.6219/11 sec (0.302819/0.302819 sec, 0.293484/0.293484 sec, 0.201448/0.201448 sec, 0.441791/0.441791 sec, 0.302352/0.302352 sec, 0.27806/0.27806 sec, 0.28158/0.28158 sec, 0.27443/0.27443 sec, 0.287838/0.287838 sec, 0.336575/0.336575 sec, 0.296666/0.296666 sec, 0.285212/0.285212 sec, 0.377851/0.377851 sec, 0.495755/0.495755 sec, 0.376685/0.376685 sec, 0.346443/0.346443 sec, 0.412366/0.412366 sec, 0.327231/0.327231 sec, 0.319683/0.319683 sec, 0.266834/0.266834 sec, 0.62513/0.62513 sec, 3.49167/3.49167 sec )
[LOG] Total clause minimization time: 103.716/104 sec (0.306253/0.306253 sec, 0.293699/0.293699 sec, 0.247981/0.247981 sec, 0.383923/0.383923 sec, 0.427527/0.427527 sec, 0.620117/0.620117 sec, 1.28394/1.28394 sec, 11.2195/11.2195 sec, 13.0756/13.0756 sec, 1.35143/1.35143 sec, 0.285534/0.285534 sec, 0.312927/0.312927 sec, 0.325862/0.325862 sec, 0.31812/0.31812 sec, 1.42596/1.42596 sec, 0.300588/0.300588 sec, 2.94593/2.94593 sec, 5.59111/5.59111 sec, 5.83388/5.83388 sec, 12.0132/12.0132 sec, 19.7608/19.7608 sec, 25.3921/25.3921 sec )
[LOG] Total clause size reduction: 170246 --> 1410 (5008 --> 11, 5000 --> 19, 2476 --> 4, 13547 --> 89, 14525 --> 109, 3656 --> 11, 4460 --> 13, 3464 --> 15, 3789 --> 15, 4884 --> 21, 2765 --> 14, 4596 --> 44, 4452 --> 28, 3949 --> 28, 2776 --> 16, 2345 --> 14, 26720 --> 357, 14766 --> 126, 12936 --> 107, 3887 --> 27, 19404 --> 224, 10841 --> 118 )
[LOG] Average clause size reduction: 356.163 --> 2.94979 (556.444 --> 1.22222, 555.556 --> 2.11111, 495.2 --> 0.8, 564.458 --> 3.70833, 558.654 --> 4.19231, 406.222 --> 1.22222, 405.455 --> 1.18182, 384.889 --> 1.66667, 378.9 --> 1.5, 375.692 --> 1.61538, 345.625 --> 1.75, 353.538 --> 3.38462, 342.462 --> 2.15385, 329.083 --> 2.33333, 308.444 --> 1.77778, 293.125 --> 1.75, 329.877 --> 4.40741, 314.17 --> 2.68085, 300.837 --> 2.48837, 277.643 --> 1.92857, 289.612 --> 3.34328, 285.289 --> 3.10526 )
[LOG] Overall execution time: 116.615 sec CPU time.
[LOG] Overall execution time: 118 sec real time.
Synthesis time: 117.29 sec (Real time) / 115.31 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.46 sec (Real time) / 0.46 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 17.82 sec (Real time) / 17.72 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 722 40 65 1 617
Raw AIGER output size: aag 2079 18 65 1 1974
=====================  genbuf15b4y.aag =====================
[LOG] Relation determinization time: 128.461 sec CPU time.
[LOG] Relation determinization time: 129 sec real time.
[LOG] Final circuit size: 2837 new AND gates.
[LOG] Size before ABC: 3559 AND gates.
[LOG] Size after ABC: 2837 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 126.937/128 sec (0.554757/1 sec, 0.543525/0 sec, 0.442248/1 sec, 0.60482/0 sec, 0.597838/1 sec, 1.90823/2 sec, 2.67199/3 sec, 2.60387/2 sec, 1.91493/2 sec, 2.55275/3 sec, 0.588864/0 sec, 1.28123/2 sec, 0.634417/0 sec, 0.598888/1 sec, 1.26571/1 sec, 0.656256/1 sec, 5.2/5 sec, 2.42649/2 sec, 6.66447/7 sec, 13.9195/14 sec, 7.42001/8 sec, 24.3617/24 sec, 47.5248/48 sec )
[LOG] Nr of iterations: 684 (9, 4, 3, 23, 22, 8, 9, 12, 9, 9, 7, 22, 15, 16, 11, 8, 100, 47, 49, 14, 16, 234, 37 )
[LOG] Total clause computation time: 10.5828/14 sec (0.266479/0.266479 sec, 0.256056/0.256056 sec, 0.195953/0.195953 sec, 0.281308/0.281308 sec, 0.237882/0.237882 sec, 0.228943/0.228943 sec, 0.302942/0.302942 sec, 0.266298/0.266298 sec, 0.271101/0.271101 sec, 0.323735/0.323735 sec, 0.331448/0.331448 sec, 0.30742/0.30742 sec, 0.284072/0.284072 sec, 0.309339/0.309339 sec, 0.320614/0.320614 sec, 0.321899/0.321899 sec, 0.433694/0.433694 sec, 0.31881/0.31881 sec, 0.288302/0.288302 sec, 0.240465/0.240465 sec, 0.383564/0.383564 sec, 1.5237/1.5237 sec, 2.88874/2.88874 sec )
[LOG] Total clause minimization time: 115.543/112 sec (0.260672/0.260672 sec, 0.259352/0.259352 sec, 0.208671/0.208671 sec, 0.295787/0.295787 sec, 0.328957/0.328957 sec, 1.65068/1.65068 sec, 2.34234/2.34234 sec, 2.31172/2.31172 sec, 1.61615/1.61615 sec, 2.20308/2.20308 sec, 0.230573/0.230573 sec, 0.942335/0.942335 sec, 0.326675/0.326675 sec, 0.261859/0.261859 sec, 0.919282/0.919282 sec, 0.301589/0.301589 sec, 4.7177/4.7177 sec, 2.07482/2.07482 sec, 6.33981/6.33981 sec, 13.6477/13.6477 sec, 6.993/6.993 sec, 22.7254/22.7254 sec, 44.5846/44.5846 sec )
[LOG] Total clause size reduction: 242560 --> 3261 (5280 --> 15, 1977 --> 4, 1306 --> 2, 13706 --> 94, 12915 --> 84, 3381 --> 8, 3776 --> 13, 5049 --> 13, 3576 --> 14, 3464 --> 12, 2526 --> 10, 8589 --> 32, 5558 --> 29, 5775 --> 30, 3730 --> 22, 2527 --> 14, 35640 --> 507, 16008 --> 104, 16080 --> 128, 4186 --> 36, 4695 --> 58, 71764 --> 1889, 11052 --> 143 )
[LOG] Average clause size reduction: 354.62 --> 4.76754 (586.667 --> 1.66667, 494.25 --> 1, 435.333 --> 0.666667, 595.913 --> 4.08696, 587.045 --> 3.81818, 422.625 --> 1, 419.556 --> 1.44444, 420.75 --> 1.08333, 397.333 --> 1.55556, 384.889 --> 1.33333, 360.857 --> 1.42857, 390.409 --> 1.45455, 370.533 --> 1.93333, 360.938 --> 1.875, 339.091 --> 2, 315.875 --> 1.75, 356.4 --> 5.07, 340.596 --> 2.21277, 328.163 --> 2.61224, 299 --> 2.57143, 293.438 --> 3.625, 306.684 --> 8.07265, 298.703 --> 3.86486 )
[LOG] Overall execution time: 128.474 sec CPU time.
[LOG] Overall execution time: 129 sec real time.
Synthesis time: 129.43 sec (Real time) / 127.65 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.25 sec (Real time) / 1.23 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 46.99 sec (Real time) / 46.75 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 762 42 68 1 652
Raw AIGER output size: aag 3599 19 68 1 3489
=====================  genbuf16b4y.aag =====================
[LOG] Relation determinization time: 138.244 sec CPU time.
[LOG] Relation determinization time: 139 sec real time.
[LOG] Final circuit size: 1864 new AND gates.
[LOG] Size before ABC: 2357 AND gates.
[LOG] Size after ABC: 1864 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 136.107/136 sec (0.805576/0 sec, 0.799313/1 sec, 0.637958/1 sec, 8.84989/9 sec, 6.00849/6 sec, 6.36767/6 sec, 5.85861/6 sec, 4.0971/4 sec, 7.34054/8 sec, 3.45823/3 sec, 0.815078/1 sec, 0.79846/1 sec, 0.95785/1 sec, 0.805777/0 sec, 0.838494/1 sec, 2.23443/3 sec, 9.67672/9 sec, 2.91379/3 sec, 13.3382/14 sec, 9.20726/9 sec, 8.05612/8 sec, 10.2654/10 sec, 19.4026/20 sec, 12.5735/12 sec )
[LOG] Nr of iterations: 589 (8, 7, 4, 31, 23, 9, 9, 8, 12, 16, 6, 9, 12, 17, 10, 11, 64, 13, 58, 12, 13, 13, 125, 99 )
[LOG] Total clause computation time: 12.2797/17 sec (0.381773/0.381773 sec, 0.377875/0.377875 sec, 0.273862/0.273862 sec, 0.377452/0.377452 sec, 0.495589/0.495589 sec, 0.344481/0.344481 sec, 0.376111/0.376111 sec, 0.364589/0.364589 sec, 0.479061/0.479061 sec, 0.466189/0.466189 sec, 0.421819/0.421819 sec, 0.398529/0.398529 sec, 0.56586/0.56586 sec, 0.398335/0.398335 sec, 0.388385/0.388385 sec, 0.498853/0.498853 sec, 0.545194/0.545194 sec, 0.458817/0.458817 sec, 0.417426/0.417426 sec, 0.437839/0.437839 sec, 0.413267/0.413267 sec, 0.272304/0.272304 sec, 1.94898/1.94898 sec, 1.17714/1.17714 sec )
[LOG] Total clause minimization time: 122.69/119 sec (0.389927/0.389927 sec, 0.382256/0.382256 sec, 0.313592/0.313592 sec, 8.42867/8.42867 sec, 5.4652/5.4652 sec, 5.98886/5.98886 sec, 5.43885/5.43885 sec, 3.68705/3.68705 sec, 6.81708/6.81708 sec, 2.93979/2.93979 sec, 0.356578/0.356578 sec, 0.355559/0.355559 sec, 0.349545/0.349545 sec, 0.364509/0.364509 sec, 0.410503/0.410503 sec, 1.70096/1.70096 sec, 9.0671/9.0671 sec, 2.41165/2.41165 sec, 12.8663/12.8663 sec, 8.70762/8.70762 sec, 7.60386/7.60386 sec, 9.9549/9.9549 sec, 17.3654/17.3654 sec, 11.3244/11.3244 sec )
[LOG] Total clause size reduction: 225630 --> 2038 (4858 --> 7, 4158 --> 6, 2061 --> 3, 19710 --> 162, 14278 --> 72, 4072 --> 11, 3984 --> 10, 3395 --> 10, 5203 --> 15, 6885 --> 28, 2235 --> 9, 3480 --> 17, 4653 --> 18, 6576 --> 43, 3591 --> 35, 3870 --> 19, 24318 --> 323, 4488 --> 23, 20634 --> 168, 3839 --> 32, 4032 --> 48, 3924 --> 29, 39928 --> 545, 31458 --> 405 )
[LOG] Average clause size reduction: 383.073 --> 3.4601 (607.25 --> 0.875, 594 --> 0.857143, 515.25 --> 0.75, 635.806 --> 5.22581, 620.783 --> 3.13043, 452.444 --> 1.22222, 442.667 --> 1.11111, 424.375 --> 1.25, 433.583 --> 1.25, 430.312 --> 1.75, 372.5 --> 1.5, 386.667 --> 1.88889, 387.75 --> 1.5, 386.824 --> 2.52941, 359.1 --> 3.5, 351.818 --> 1.72727, 379.969 --> 5.04688, 345.231 --> 1.76923, 355.759 --> 2.89655, 319.917 --> 2.66667, 310.154 --> 3.69231, 301.846 --> 2.23077, 319.424 --> 4.36, 317.758 --> 4.09091 )
[LOG] Overall execution time: 138.258 sec CPU time.
[LOG] Overall execution time: 139 sec real time.
Synthesis time: 139.04 sec (Real time) / 137.07 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.66 sec (Real time) / 0.66 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 122.87 sec (Real time) / 122.35 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 802 44 71 1 687
Raw AIGER output size: aag 2666 20 71 1 2551
=====================  genbuf1f4y.aag =====================
[LOG] Relation determinization time: 0.234374 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 77 new AND gates.
[LOG] Size before ABC: 112 AND gates.
[LOG] Size after ABC: 74 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.210484/1 sec (0.03276/0 sec, 0.032497/0 sec, 0.042451/0 sec, 0.021084/1 sec, 0.047505/0 sec, 0.034187/0 sec )
[LOG] Nr of iterations: 40 (11, 11, 3, 2, 11, 2 )
[LOG] Total clause computation time: 0.093168/1 sec (0.011616/0.011616 sec, 0.014492/0.014492 sec, 0.017155/0.017155 sec, 0.01184/0.01184 sec, 0.022681/0.022681 sec, 0.015384/0.015384 sec )
[LOG] Total clause minimization time: 0.10462/0 sec (0.018928/0.018928 sec, 0.015869/0.015869 sec, 0.022993/0.022993 sec, 0.007176/0.007176 sec, 0.022775/0.022775 sec, 0.016879/0.016879 sec )
[LOG] Total clause size reduction: 4083 --> 66 (1330 --> 20, 1250 --> 19, 222 --> 4, 109 --> 0, 1070 --> 22, 102 --> 1 )
[LOG] Average clause size reduction: 102.075 --> 1.65 (120.909 --> 1.81818, 113.636 --> 1.72727, 74 --> 1.33333, 54.5 --> 0, 97.2727 --> 2, 51 --> 0.5 )
[LOG] Overall execution time: 0.236232 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.39 sec (Real time) / 0.34 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.16 sec (Real time) / 0.15 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 172 11 23 1 138
Raw AIGER output size: aag 246 5 23 1 215
=====================  genbuf2f4y.aag =====================
[LOG] Relation determinization time: 0.516024 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 211 new AND gates.
[LOG] Size before ABC: 257 AND gates.
[LOG] Size after ABC: 211 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.468185/0 sec (0.052394/0 sec, 0.061334/0 sec, 0.064341/0 sec, 0.066403/0 sec, 0.070338/0 sec, 0.096068/0 sec, 0.057307/0 sec )
[LOG] Nr of iterations: 71 (17, 21, 4, 4, 4, 17, 4 )
[LOG] Total clause computation time: 0.210597/0 sec (0.023686/0.023686 sec, 0.0237/0.0237 sec, 0.030492/0.030492 sec, 0.02785/0.02785 sec, 0.033194/0.033194 sec, 0.045357/0.045357 sec, 0.026318/0.026318 sec )
[LOG] Total clause minimization time: 0.234496/0 sec (0.025031/0.025031 sec, 0.034429/0.034429 sec, 0.030954/0.030954 sec, 0.035273/0.035273 sec, 0.033903/0.033903 sec, 0.0471/0.0471 sec, 0.027806/0.027806 sec )
[LOG] Total clause size reduction: 9434 --> 171 (2672 --> 50, 3180 --> 59, 426 --> 5, 393 --> 5, 384 --> 5, 2016 --> 43, 363 --> 4 )
[LOG] Average clause size reduction: 132.873 --> 2.40845 (157.176 --> 2.94118, 151.429 --> 2.80952, 106.5 --> 1.25, 98.25 --> 1.25, 96 --> 1.25, 118.588 --> 2.52941, 90.75 --> 1 )
[LOG] Overall execution time: 0.518551 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.70 sec (Real time) / 0.62 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.95 sec (Real time) / 0.94 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 207 13 26 1 168
Raw AIGER output size: aag 418 6 26 1 379
=====================  genbuf3f4y.aag =====================
[LOG] Relation determinization time: 1.86856 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 450 new AND gates.
[LOG] Size before ABC: 547 AND gates.
[LOG] Size after ABC: 449 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.76653/2 sec (0.104762/0 sec, 0.126418/0 sec, 0.099446/0 sec, 0.10805/0 sec, 0.10619/0 sec, 0.123001/1 sec, 0.747891/0 sec, 0.20499/1 sec, 0.145785/0 sec )
[LOG] Nr of iterations: 134 (27, 34, 4, 8, 9, 12, 5, 33, 2 )
[LOG] Total clause computation time: 0.49917/2 sec (0.039931/0.039931 sec, 0.038381/0.038381 sec, 0.038707/0.038707 sec, 0.03747/0.03747 sec, 0.039451/0.039451 sec, 0.054045/0.054045 sec, 0.092339/0.092339 sec, 0.089686/0.089686 sec, 0.06916/0.06916 sec )
[LOG] Total clause minimization time: 1.21597/0 sec (0.058651/0.058651 sec, 0.081727/0.081727 sec, 0.055009/0.055009 sec, 0.065575/0.065575 sec, 0.061755/0.061755 sec, 0.063301/0.063301 sec, 0.650443/0.650443 sec, 0.108162/0.108162 sec, 0.071345/0.071345 sec )
[LOG] Total clause size reduction: 21547 --> 440 (5356 --> 110, 6534 --> 143, 525 --> 5, 1120 --> 12, 1208 --> 15, 1584 --> 37, 572 --> 6, 4512 --> 111, 136 --> 1 )
[LOG] Average clause size reduction: 160.799 --> 3.28358 (198.37 --> 4.07407, 192.176 --> 4.20588, 131.25 --> 1.25, 140 --> 1.5, 134.222 --> 1.66667, 132 --> 3.08333, 114.4 --> 1.2, 136.727 --> 3.36364, 68 --> 0.5 )
[LOG] Overall execution time: 1.87147 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 2.10 sec (Real time) / 1.95 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.13 sec (Real time) / 0.13 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 3.03 sec (Real time) / 3.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 246 16 30 1 200
Raw AIGER output size: aag 695 7 30 1 650
=====================  genbuf4f4y.aag =====================
[LOG] Relation determinization time: 11.2138 sec CPU time.
[LOG] Relation determinization time: 12 sec real time.
[LOG] Final circuit size: 865 new AND gates.
[LOG] Size before ABC: 1004 AND gates.
[LOG] Size after ABC: 863 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 10.9088/11 sec (0.106044/1 sec, 0.103029/0 sec, 0.27338/0 sec, 0.217054/0 sec, 0.19023/0 sec, 0.255814/1 sec, 2.57471/2 sec, 4.53712/5 sec, 1.50799/1 sec, 1.14339/1 sec )
[LOG] Nr of iterations: 222 (2, 2, 39, 10, 15, 19, 39, 44, 30, 22 )
[LOG] Total clause computation time: 1.47993/1 sec (0.040403/0.040403 sec, 0.053097/0.053097 sec, 0.123961/0.123961 sec, 0.109416/0.109416 sec, 0.075688/0.075688 sec, 0.077417/0.077417 sec, 0.488056/0.488056 sec, 0.163967/0.163967 sec, 0.182189/0.182189 sec, 0.165731/0.165731 sec )
[LOG] Total clause minimization time: 9.31694/10 sec (0.057702/0.057702 sec, 0.042236/0.042236 sec, 0.138326/0.138326 sec, 0.098026/0.098026 sec, 0.105942/0.105942 sec, 0.168864/0.168864 sec, 2.07295/2.07295 sec, 4.35808/4.35808 sec, 1.31036/1.31036 sec, 0.964468/0.964468 sec )
[LOG] Total clause size reduction: 36921 --> 881 (276 --> 1, 258 --> 1, 8132 --> 164, 1836 --> 26, 2674 --> 36, 3276 --> 60, 6232 --> 209, 6708 --> 235, 4379 --> 97, 3150 --> 52 )
[LOG] Average clause size reduction: 166.311 --> 3.96847 (138 --> 0.5, 129 --> 0.5, 208.513 --> 4.20513, 183.6 --> 2.6, 178.267 --> 2.4, 172.421 --> 3.15789, 159.795 --> 5.35897, 152.455 --> 5.34091, 145.967 --> 3.23333, 143.182 --> 2.36364 )
[LOG] Overall execution time: 11.2182 sec CPU time.
[LOG] Overall execution time: 12 sec real time.
Synthesis time: 11.52 sec (Real time) / 11.00 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.23 sec (Real time) / 0.23 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 22.63 sec (Real time) / 22.50 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 286 18 33 1 235
Raw AIGER output size: aag 1149 8 33 1 1100
=====================  genbuf5f5y.aag =====================
[LOG] Relation determinization time: 198.324 sec CPU time.
[LOG] Relation determinization time: 199 sec real time.
[LOG] Final circuit size: 1689 new AND gates.
[LOG] Size before ABC: 2131 AND gates.
[LOG] Size after ABC: 1688 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 197.504/198 sec (0.373044/1 sec, 0.355907/0 sec, 0.983882/1 sec, 0.484172/1 sec, 0.483246/0 sec, 4.41731/5 sec, 6.38548/6 sec, 20.2622/20 sec, 37.213/38 sec, 36.782/36 sec, 41.1269/42 sec, 48.6371/48 sec )
[LOG] Nr of iterations: 410 (5, 2, 42, 15, 22, 21, 19, 54, 61, 127, 34, 8 )
[LOG] Total clause computation time: 7.96535/6 sec (0.103598/0.103598 sec, 0.231861/0.231861 sec, 0.298663/0.298663 sec, 0.216904/0.216904 sec, 0.189323/0.189323 sec, 0.174585/0.174585 sec, 0.16692/0.16692 sec, 0.863799/0.863799 sec, 0.861932/0.861932 sec, 2.59074/2.59074 sec, 0.523254/0.523254 sec, 1.74377/1.74377 sec )
[LOG] Total clause minimization time: 189.216/192 sec (0.253287/0.253287 sec, 0.107511/0.107511 sec, 0.664053/0.664053 sec, 0.248394/0.248394 sec, 0.274162/0.274162 sec, 4.21807/4.21807 sec, 6.19773/6.19773 sec, 19.3698/19.3698 sec, 36.3206/36.3206 sec, 34.1251/34.1251 sec, 40.5708/40.5708 sec, 46.8664/46.8664 sec )
[LOG] Total clause size reduction: 76768 --> 1987 (1280 --> 4, 298 --> 1, 10414 --> 170, 3360 --> 39, 4788 --> 62, 4280 --> 68, 3690 --> 57, 9911 --> 304, 10740 --> 361, 21294 --> 813, 5544 --> 92, 1169 --> 16 )
[LOG] Average clause size reduction: 187.239 --> 4.84634 (256 --> 0.8, 149 --> 0.5, 247.952 --> 4.04762, 224 --> 2.6, 217.636 --> 2.81818, 203.81 --> 3.2381, 194.211 --> 3, 183.537 --> 5.62963, 176.066 --> 5.91803, 167.669 --> 6.40157, 163.059 --> 2.70588, 146.125 --> 2 )
[LOG] Overall execution time: 198.33 sec CPU time.
[LOG] Overall execution time: 199 sec real time.
Synthesis time: 199.19 sec (Real time) / 196.56 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.64 sec (Real time) / 0.62 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 78.72 sec (Real time) / 78.36 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 330 21 37 1 272
Raw AIGER output size: aag 2018 9 37 1 1961
=====================  genbuf6f6y.aag =====================
[LOG] Relation determinization time: 430.411 sec CPU time.
[LOG] Relation determinization time: 432 sec real time.
[LOG] Final circuit size: 2433 new AND gates.
[LOG] Size before ABC: 3239 AND gates.
[LOG] Size after ABC: 2433 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 427.768/429 sec (1.15472/1 sec, 1.25/1 sec, 4.35515/5 sec, 33.2756/33 sec, 43.1123/43 sec, 30.3465/31 sec, 34.3195/34 sec, 38.3598/38 sec, 26.2866/27 sec, 47.7057/48 sec, 57.0243/57 sec, 57.0358/57 sec, 53.5421/54 sec )
[LOG] Nr of iterations: 573 (6, 3, 46, 26, 18, 26, 29, 23, 41, 70, 64, 211, 10 )
[LOG] Total clause computation time: 25.9408/29 sec (0.339703/0.339703 sec, 0.729542/0.729542 sec, 1.39688/1.39688 sec, 0.741975/0.741975 sec, 0.968952/0.968952 sec, 0.515621/0.515621 sec, 0.582167/0.582167 sec, 0.713678/0.713678 sec, 3.21742/3.21742 sec, 1.92753/1.92753 sec, 4.14865/4.14865 sec, 4.04529/4.04529 sec, 6.61337/6.61337 sec )
[LOG] Total clause minimization time: 401.006/399 sec (0.777401/0.777401 sec, 0.46556/0.46556 sec, 2.90859/2.90859 sec, 32.4875/32.4875 sec, 42.0947/42.0947 sec, 29.7862/29.7862 sec, 33.6897/33.6897 sec, 37.5915/37.5915 sec, 23.0077/23.0077 sec, 45.7102/45.7102 sec, 52.7865/52.7865 sec, 52.8297/52.8297 sec, 46.8704/46.8704 sec )
[LOG] Total clause size reduction: 115971 --> 3088 (1810 --> 6, 672 --> 2, 12375 --> 193, 6650 --> 103, 4318 --> 44, 6050 --> 113, 6412 --> 113, 4840 --> 77, 8080 --> 277, 13386 --> 420, 11529 --> 274, 38220 --> 1444, 1629 --> 22 )
[LOG] Average clause size reduction: 202.393 --> 5.38918 (301.667 --> 1, 224 --> 0.666667, 269.022 --> 4.19565, 255.769 --> 3.96154, 239.889 --> 2.44444, 232.692 --> 4.34615, 221.103 --> 3.89655, 210.435 --> 3.34783, 197.073 --> 6.7561, 191.229 --> 6, 180.141 --> 4.28125, 181.137 --> 6.8436, 162.9 --> 2.2 )
[LOG] Overall execution time: 430.425 sec CPU time.
[LOG] Overall execution time: 432 sec real time.
Synthesis time: 431.95 sec (Real time) / 425.42 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.03 sec (Real time) / 1.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 193.73 sec (Real time) / 192.95 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 372 23 40 1 309
Raw AIGER output size: aag 2805 10 40 1 2742
=====================  genbuf7f7y.aag =====================
[LOG] Relation determinization time: 716.502 sec CPU time.
[LOG] Relation determinization time: 719 sec real time.
[LOG] Final circuit size: 3510 new AND gates.
[LOG] Size before ABC: 4696 AND gates.
[LOG] Size after ABC: 3508 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 709.502/710 sec (1.71264/2 sec, 1.67385/1 sec, 15.4535/16 sec, 21.4745/21 sec, 24.5363/25 sec, 29.5414/29 sec, 27.6051/27 sec, 23.0431/23 sec, 50.4632/51 sec, 29.5319/30 sec, 53.0506/53 sec, 85.4984/85 sec, 147.817/149 sec, 198.1/198 sec )
[LOG] Nr of iterations: 760 (2, 4, 41, 18, 26, 24, 25, 25, 61, 39, 69, 151, 263, 12 )
[LOG] Total clause computation time: 110.72/117 sec (0.667586/0.667586 sec, 0.958714/0.958714 sec, 3.06352/3.06352 sec, 1.27361/1.27361 sec, 1.2628/1.2628 sec, 1.87833/1.87833 sec, 1.0666/1.0666 sec, 1.02344/1.02344 sec, 6.78635/6.78635 sec, 1.11932/1.11932 sec, 5.54117/5.54117 sec, 10.3612/10.3612 sec, 13.5472/13.5472 sec, 62.1698/62.1698 sec )
[LOG] Total clause minimization time: 596.974/591 sec (0.97647/0.97647 sec, 0.635915/0.635915 sec, 12.3006/12.3006 sec, 20.0859/20.0859 sec, 23.1678/23.1678 sec, 27.549/27.549 sec, 26.4673/26.4673 sec, 21.9418/21.9418 sec, 43.5503/43.5503 sec, 28.2994/28.2994 sec, 47.3582/47.3582 sec, 74.8951/74.8951 sec, 133.915/133.915 sec, 135.831/135.831 sec )
[LOG] Total clause size reduction: 163021 --> 4531 (402 --> 1, 1116 --> 5, 12120 --> 203, 5032 --> 58, 7075 --> 102, 6187 --> 67, 6168 --> 80, 5856 --> 73, 13560 --> 432, 8246 --> 141, 14212 --> 471, 29550 --> 1062, 51352 --> 1807, 2145 --> 29 )
[LOG] Average clause size reduction: 214.501 --> 5.96184 (201 --> 0.5, 279 --> 1.25, 295.61 --> 4.95122, 279.556 --> 3.22222, 272.115 --> 3.92308, 257.792 --> 2.79167, 246.72 --> 3.2, 234.24 --> 2.92, 222.295 --> 7.08197, 211.436 --> 3.61538, 205.971 --> 6.82609, 195.695 --> 7.03311, 195.255 --> 6.87072, 178.75 --> 2.41667 )
[LOG] Overall execution time: 716.527 sec CPU time.
[LOG] Overall execution time: 719 sec real time.
Synthesis time: 718.88 sec (Real time) / 707.77 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.93 sec (Real time) / 1.92 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 440.40 sec (Real time) / 438.66 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 412 25 43 1 344
Raw AIGER output size: aag 3920 11 43 1 3854
=====================  genbuf8f8y.aag =====================
[LOG] Relation determinization time: 1984.92 sec CPU time.
[LOG] Relation determinization time: 1990 sec real time.
[LOG] Final circuit size: 2204 new AND gates.
[LOG] Size before ABC: 2900 AND gates.
[LOG] Size after ABC: 2203 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 1967.78/1971 sec (4.3678/5 sec, 5.16745/5 sec, 39.4131/39 sec, 57.7529/58 sec, 62.0807/62 sec, 78.5278/78 sec, 56.4131/57 sec, 104.905/105 sec, 95.0315/95 sec, 90.9007/91 sec, 124.026/125 sec, 80.2663/80 sec, 222.645/223 sec, 166.028/167 sec, 780.251/781 sec )
[LOG] Nr of iterations: 562 (3, 3, 55, 27, 16, 25, 29, 11, 55, 24, 38, 34, 110, 96, 36 )
[LOG] Total clause computation time: 177.752/172 sec (1.70752/1.70752 sec, 2.78937/2.78937 sec, 9.88166/9.88166 sec, 4.23755/4.23755 sec, 19.6147/19.6147 sec, 2.54024/2.54024 sec, 2.08887/2.08887 sec, 17.6324/17.6324 sec, 26.6836/26.6836 sec, 2.75744/2.75744 sec, 14.1096/14.1096 sec, 2.55197/2.55197 sec, 39.675/39.675 sec, 17.4354/17.4354 sec, 14.0463/14.0463 sec )
[LOG] Total clause minimization time: 1786.73/1797 sec (2.51859/2.51859 sec, 2.20681/2.20681 sec, 29.2906/29.2906 sec, 53.3008/53.3008 sec, 42.2783/42.2783 sec, 75.7984/75.7984 sec, 54.1515/54.1515 sec, 87.1121/87.1121 sec, 68.1085/68.1085 sec, 87.9238/87.9238 sec, 109.705/109.705 sec, 77.4874/77.4874 sec, 182.627/182.627 sec, 148.259/148.259 sec, 765.96/765.96 sec )
[LOG] Total clause size reduction: 137090 --> 2709 (896 --> 3, 828 --> 3, 18090 --> 304, 8476 --> 85, 4740 --> 41, 7248 --> 73, 8120 --> 106, 2770 --> 23, 13770 --> 494, 5566 --> 82, 8658 --> 262, 7425 --> 105, 23108 --> 573, 20045 --> 443, 7350 --> 112 )
[LOG] Average clause size reduction: 243.932 --> 4.82028 (298.667 --> 1, 276 --> 1, 328.909 --> 5.52727, 313.926 --> 3.14815, 296.25 --> 2.5625, 289.92 --> 2.92, 280 --> 3.65517, 251.818 --> 2.09091, 250.364 --> 8.98182, 231.917 --> 3.41667, 227.842 --> 6.89474, 218.382 --> 3.08824, 210.073 --> 5.20909, 208.802 --> 4.61458, 204.167 --> 3.11111 )
[LOG] Overall execution time: 1984.97 sec CPU time.
[LOG] Overall execution time: 1990 sec real time.
Synthesis time: 1989.65 sec (Real time) / 1965.73 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.74 sec (Real time) / 0.74 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 566.30 sec (Real time) / 564.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 458 27 47 1 384
Raw AIGER output size: aag 2661 12 47 1 2588
=====================  genbuf9f9y.aag =====================
[LOG] Relation determinization time: 9649.7 sec CPU time.
[LOG] Relation determinization time: 9671 sec real time.
[LOG] Final circuit size: 3781 new AND gates.
[LOG] Size before ABC: 4989 AND gates.
[LOG] Size after ABC: 3781 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 9595.25/9615 sec (16.2164/16 sec, 17.6935/18 sec, 125.362/126 sec, 153.978/154 sec, 133.594/134 sec, 327.539/328 sec, 257.538/258 sec, 262.501/263 sec, 508.546/509 sec, 270.575/271 sec, 492.389/493 sec, 391.721/393 sec, 396.006/397 sec, 2050.61/2055 sec, 1622.57/1626 sec, 1361.99/1365 sec, 1206.43/1209 sec )
[LOG] Nr of iterations: 861 (3, 5, 57, 35, 25, 41, 32, 36, 77, 37, 91, 51, 22, 173, 84, 63, 29 )
[LOG] Total clause computation time: 1331.03/1340 sec (4.90859/4.90859 sec, 9.5043/9.5043 sec, 69.6364/69.6364 sec, 15.8083/15.8083 sec, 18.4632/18.4632 sec, 10.8923/10.8923 sec, 11.2329/11.2329 sec, 31.5219/31.5219 sec, 139.884/139.884 sec, 11.3687/11.3687 sec, 85.7318/85.7318 sec, 13.2944/13.2944 sec, 10.9273/10.9273 sec, 680.904/680.904 sec, 140.562/140.562 sec, 31.2682/31.2682 sec, 45.1174/45.1174 sec )
[LOG] Total clause minimization time: 8257.15/8272 sec (11.0008/11.0008 sec, 7.8928/7.8928 sec, 55.2868/55.2868 sec, 137.749/137.749 sec, 114.789/114.789 sec, 316.286/316.286 sec, 245.977/245.977 sec, 230.545/230.545 sec, 368.2/368.2 sec, 258.883/258.883 sec, 406.192/406.192 sec, 378.046/378.046 sec, 384.67/384.67 sec, 1368.84/1368.84 sec, 1481.51/1481.51 sec, 1330.31/1330.31 sec, 1160.98/1160.98 sec )
[LOG] Total clause size reduction: 235809 --> 4770 (1008 --> 2, 1864 --> 7, 21448 --> 325, 12512 --> 139, 8544 --> 97, 13760 --> 131, 10292 --> 92, 11130 --> 133, 22496 --> 706, 10188 --> 123, 24750 --> 877, 13100 --> 133, 5313 --> 64, 39732 --> 1263, 19090 --> 373, 14198 --> 232, 6384 --> 73 )
[LOG] Average clause size reduction: 273.878 --> 5.54007 (336 --> 0.666667, 372.8 --> 1.4, 376.281 --> 5.70175, 357.486 --> 3.97143, 341.76 --> 3.88, 335.61 --> 3.19512, 321.625 --> 2.875, 309.167 --> 3.69444, 292.156 --> 9.16883, 275.351 --> 3.32432, 271.978 --> 9.63736, 256.863 --> 2.60784, 241.5 --> 2.90909, 229.665 --> 7.30058, 227.262 --> 4.44048, 225.365 --> 3.68254, 220.138 --> 2.51724 )
[LOG] Overall execution time: 9649.81 sec CPU time.
[LOG] Overall execution time: 9671 sec real time.
Synthesis time: 9670.92 sec (Real time) / 9415.47 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.82 sec (Real time) / 1.82 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 882.63 sec (Real time) / 879.33 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 514 30 51 1 433
Raw AIGER output size: aag 4295 13 51 1 4214
=====================  genbuf10f10y.aag =====================
Synthesis time: 10000.04 sec (Real time) / 9795.37 sec (User CPU time)
Timeout: 1
=====================  amba2c7y.aag =====================
[LOG] Relation determinization time: 2.42182 sec CPU time.
[LOG] Relation determinization time: 3 sec real time.
[LOG] Final circuit size: 1107 new AND gates.
[LOG] Size before ABC: 1438 AND gates.
[LOG] Size after ABC: 1107 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 2.36033/2 sec (0.036074/0 sec, 0.0516/0 sec, 0.053419/0 sec, 0.050017/0 sec, 0.075038/0 sec, 0.072218/0 sec, 0.547445/1 sec, 1.47452/1 sec )
[LOG] Nr of iterations: 248 (5, 5, 7, 6, 11, 11, 148, 55 )
[LOG] Total clause computation time: 0.644418/0 sec (0.016818/0.016818 sec, 0.023178/0.023178 sec, 0.027333/0.027333 sec, 0.023617/0.023617 sec, 0.033395/0.033395 sec, 0.030509/0.030509 sec, 0.086028/0.086028 sec, 0.40354/0.40354 sec )
[LOG] Total clause minimization time: 1.67956/2 sec (0.015778/0.015778 sec, 0.025222/0.025222 sec, 0.022878/0.022878 sec, 0.023102/0.023102 sec, 0.038279/0.038279 sec, 0.038037/0.038037 sec, 0.453654/0.453654 sec, 1.06261/1.06261 sec )
[LOG] Total clause size reduction: 30295 --> 1342 (732 --> 11, 724 --> 12, 1032 --> 13, 725 --> 9, 1340 --> 22, 1250 --> 34, 18228 --> 981, 6264 --> 260 )
[LOG] Average clause size reduction: 122.157 --> 5.41129 (146.4 --> 2.2, 144.8 --> 2.4, 147.429 --> 1.85714, 120.833 --> 1.5, 121.818 --> 2, 113.636 --> 3.09091, 123.162 --> 6.62838, 113.891 --> 4.72727 )
[LOG] Overall execution time: 2.42419 sec CPU time.
[LOG] Overall execution time: 3 sec real time.
Synthesis time: 2.74 sec (Real time) / 2.56 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.40 sec (Real time) / 0.40 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 3.56 sec (Real time) / 3.52 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 220 15 28 1 177
Raw AIGER output size: aag 1327 7 28 1 1284
=====================  amba3c5y.aag =====================
[LOG] Relation determinization time: 34.1013 sec CPU time.
[LOG] Relation determinization time: 34 sec real time.
[LOG] Final circuit size: 2275 new AND gates.
[LOG] Size before ABC: 3015 AND gates.
[LOG] Size after ABC: 2275 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 33.9084/34 sec (0.088283/0 sec, 0.126353/0 sec, 0.084005/0 sec, 0.306719/1 sec, 0.195978/0 sec, 1.73365/1 sec, 4.72649/5 sec, 5.24447/5 sec, 12.92/13 sec, 8.48242/9 sec )
[LOG] Nr of iterations: 575 (4, 7, 7, 71, 6, 136, 84, 124, 103, 33 )
[LOG] Total clause computation time: 5.17672/6 sec (0.04236/0.04236 sec, 0.058315/0.058315 sec, 0.039812/0.039812 sec, 0.091344/0.091344 sec, 0.087999/0.087999 sec, 0.396882/0.396882 sec, 0.313717/0.313717 sec, 0.464053/0.464053 sec, 2.25988/2.25988 sec, 1.42237/1.42237 sec )
[LOG] Total clause minimization time: 28.5886/28 sec (0.039806/0.039806 sec, 0.06204/0.06204 sec, 0.038215/0.038215 sec, 0.206219/0.206219 sec, 0.100822/0.100822 sec, 1.32144/1.32144 sec, 4.39335/4.39335 sec, 4.754/4.754 sec, 10.6306/10.6306 sec, 7.04211/7.04211 sec )
[LOG] Total clause size reduction: 94031 --> 2881 (741 --> 6, 1470 --> 15, 1212 --> 11, 13370 --> 427, 935 --> 12, 23760 --> 640, 13612 --> 451, 18819 --> 583, 15504 --> 561, 4608 --> 175 )
[LOG] Average clause size reduction: 163.532 --> 5.01043 (185.25 --> 1.5, 210 --> 2.14286, 173.143 --> 1.57143, 188.31 --> 6.01408, 155.833 --> 2, 174.706 --> 4.70588, 162.048 --> 5.36905, 151.766 --> 4.70161, 150.524 --> 5.4466, 139.636 --> 5.30303 )
[LOG] Overall execution time: 34.1048 sec CPU time.
[LOG] Overall execution time: 34 sec real time.
Synthesis time: 34.70 sec (Real time) / 34.02 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.16 sec (Real time) / 1.14 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 22.93 sec (Real time) / 22.80 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 290 19 34 1 237
Raw AIGER output size: aag 2565 9 34 1 2512
=====================  amba4c7y.aag =====================
[LOG] Relation determinization time: 808.697 sec CPU time.
[LOG] Relation determinization time: 814 sec real time.
[LOG] Final circuit size: 17129 new AND gates.
[LOG] Size before ABC: 26066 AND gates.
[LOG] Size after ABC: 17129 AND gates.
[LOG] Time for optimizing with ABC: 4 seconds.
[LOG] Total time for all control signals: 808.22/810 sec (0.17131/0 sec, 0.339634/1 sec, 0.16331/0 sec, 0.327493/0 sec, 0.219407/0 sec, 0.543006/1 sec, 0.384957/0 sec, 39.855/40 sec, 334.779/336 sec, 238.561/239 sec, 192.876/193 sec )
[LOG] Nr of iterations: 3278 (6, 5, 7, 7, 6, 26, 32, 769, 1155, 1023, 242 )
[LOG] Total clause computation time: 160.967/164 sec (0.088951/0.088951 sec, 0.172301/0.172301 sec, 0.070528/0.070528 sec, 0.17526/0.17526 sec, 0.105583/0.105583 sec, 0.282786/0.282786 sec, 0.150238/0.150238 sec, 1.73382/1.73382 sec, 4.59841/4.59841 sec, 117.255/117.255 sec, 36.3339/36.3339 sec )
[LOG] Total clause minimization time: 645.635/645 sec (0.072375/0.072375 sec, 0.157463/0.157463 sec, 0.082853/0.082853 sec, 0.142499/0.142499 sec, 0.103856/0.103856 sec, 0.24986/0.24986 sec, 0.222033/0.222033 sec, 37.9967/37.9967 sec, 329.764/329.764 sec, 120.609/120.609 sec, 156.234/156.234 sec )
[LOG] Total clause size reduction: 548002 --> 25921 (1470 --> 10, 1156 --> 10, 1380 --> 13, 1302 --> 9, 1065 --> 12, 5050 --> 55, 5797 --> 127, 135168 --> 5943, 190410 --> 9000, 167608 --> 9041, 37596 --> 1701 )
[LOG] Average clause size reduction: 167.176 --> 7.90757 (245 --> 1.66667, 231.2 --> 2, 197.143 --> 1.85714, 186 --> 1.28571, 177.5 --> 2, 194.231 --> 2.11538, 181.156 --> 3.96875, 175.771 --> 7.72822, 164.857 --> 7.79221, 163.84 --> 8.83773, 155.355 --> 7.02893 )
[LOG] Overall execution time: 808.702 sec CPU time.
[LOG] Overall execution time: 814 sec real time.
Synthesis time: 814.66 sec (Real time) / 805.74 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 10.56 sec (Real time) / 10.47 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1484.85 sec (Real time) / 1479.94 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 339 22 38 1 279
Raw AIGER output size: aag 17468 11 38 1 17408
=====================  amba5c5y.aag =====================
[LOG] Relation determinization time: 430.359 sec CPU time.
[LOG] Relation determinization time: 437 sec real time.
[LOG] Final circuit size: 15108 new AND gates.
[LOG] Size before ABC: 19604 AND gates.
[LOG] Size after ABC: 15108 AND gates.
[LOG] Time for optimizing with ABC: 6 seconds.
[LOG] Total time for all control signals: 429.585/431 sec (3.91816/4 sec, 19.8853/20 sec, 79.456/80 sec, 15.6573/16 sec, 40.0612/40 sec, 50.0787/50 sec, 69.2709/70 sec, 27.0866/27 sec, 37.4719/37 sec, 1.97334/2 sec, 29.0901/29 sec, 52.8239/53 sec, 2.8114/3 sec )
[LOG] Nr of iterations: 2610 (587, 267, 971, 11, 188, 164, 218, 116, 48, 9, 16, 10, 5 )
[LOG] Total clause computation time: 112.922/112 sec (0.244314/0.244314 sec, 1.12102/1.12102 sec, 6.21835/6.21835 sec, 14.527/14.527 sec, 2.02662/2.02662 sec, 1.59226/1.59226 sec, 2.00161/2.00161 sec, 3.24847/3.24847 sec, 13.7287/13.7287 sec, 0.934227/0.934227 sec, 27.9055/27.9055 sec, 37.7928/37.7928 sec, 1.58133/1.58133 sec )
[LOG] Total clause minimization time: 314.941/314 sec (3.60773/3.60773 sec, 18.6761/18.6761 sec, 72.912/72.912 sec, 1.06131/1.06131 sec, 37.8627/37.8627 sec, 48.3164/48.3164 sec, 67.0747/67.0747 sec, 23.6855/23.6855 sec, 23.6252/23.6252 sec, 0.967595/0.967595 sec, 1.08166/1.08166 sec, 14.9336/14.9336 sec, 1.13689/1.13689 sec )
[LOG] Total clause size reduction: 899145 --> 19345 (224438 --> 6301, 98420 --> 1196, 348230 --> 8535, 3290 --> 10, 59466 --> 750, 50041 --> 679, 64232 --> 853, 31280 --> 681, 12737 --> 265, 1600 --> 16, 2925 --> 32, 1746 --> 20, 740 --> 7 )
[LOG] Average clause size reduction: 344.5 --> 7.41188 (382.348 --> 10.7342, 368.614 --> 4.4794, 358.63 --> 8.78991, 299.091 --> 0.909091, 316.309 --> 3.98936, 305.128 --> 4.14024, 294.642 --> 3.91284, 269.655 --> 5.87069, 265.354 --> 5.52083, 177.778 --> 1.77778, 182.812 --> 2, 174.6 --> 2, 148 --> 1.4 )
[LOG] Overall execution time: 430.365 sec CPU time.
[LOG] Overall execution time: 437 sec real time.
Synthesis time: 436.73 sec (Real time) / 432.02 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 10.39 sec (Real time) / 10.30 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1171.96 sec (Real time) / 1168.13 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 414 26 43 1 345
Raw AIGER output size: aag 15522 13 43 1 15453
=====================  amba6c5y.aag =====================
[LOG] Relation determinization time: 900.771 sec CPU time.
[LOG] Relation determinization time: 915 sec real time.
[LOG] Final circuit size: 25376 new AND gates.
[LOG] Size before ABC: 33919 AND gates.
[LOG] Size after ABC: 25376 AND gates.
[LOG] Time for optimizing with ABC: 12 seconds.
[LOG] Total time for all control signals: 899.814/902 sec (5.22497/5 sec, 21.6213/22 sec, 149.65/150 sec, 35.3956/35 sec, 91.2229/92 sec, 149.23/149 sec, 190.209/191 sec, 110.942/111 sec, 35.0207/35 sec, 63.416/64 sec, 2.50046/2 sec, 2.97995/3 sec, 40.0905/41 sec, 2.31193/2 sec )
[LOG] Nr of iterations: 4110 (800, 215, 1992, 10, 250, 270, 251, 195, 34, 46, 12, 12, 17, 6 )
[LOG] Total clause computation time: 124.953/123 sec (0.34553/0.34553 sec, 1.41045/1.41045 sec, 7.76121/7.76121 sec, 33.677/33.677 sec, 3.05953/3.05953 sec, 2.93637/2.93637 sec, 3.36114/3.36114 sec, 2.45391/2.45391 sec, 3.50378/3.50378 sec, 24.0285/24.0285 sec, 1.12006/1.12006 sec, 1.68285/1.68285 sec, 38.5794/38.5794 sec, 1.03286/1.03286 sec )
[LOG] Total clause minimization time: 771.28/772 sec (4.78876/4.78876 sec, 20.113/20.113 sec, 141.129/141.129 sec, 1.59031/1.59031 sec, 87.8132/87.8132 sec, 145.89/145.89 sec, 186.468/186.468 sec, 108.155/108.155 sec, 31.3601/31.3601 sec, 39.1625/39.1625 sec, 1.20702/1.20702 sec, 1.1258/1.1258 sec, 1.33832/1.33832 sec, 1.13858/1.13858 sec )
[LOG] Total clause size reduction: 1628541 --> 33624 (348364 --> 8849, 90522 --> 908, 816310 --> 19540, 3393 --> 9, 91134 --> 976, 95495 --> 1056, 86000 --> 1025, 64602 --> 804, 10065 --> 150, 13680 --> 215, 2354 --> 24, 2299 --> 22, 3328 --> 36, 995 --> 10 )
[LOG] Average clause size reduction: 396.239 --> 8.18102 (435.455 --> 11.0612, 421.033 --> 4.22326, 409.794 --> 9.80924, 339.3 --> 0.9, 364.536 --> 3.904, 353.685 --> 3.91111, 342.629 --> 4.08367, 331.292 --> 4.12308, 296.029 --> 4.41176, 297.391 --> 4.67391, 196.167 --> 2, 191.583 --> 1.83333, 195.765 --> 2.11765, 165.833 --> 1.66667 )
[LOG] Overall execution time: 900.778 sec CPU time.
[LOG] Overall execution time: 915 sec real time.
Synthesis time: 914.62 sec (Real time) / 904.09 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 12.39 sec (Real time) / 12.29 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 3522.75 sec (Real time) / 3512.29 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 471 29 47 1 395
Raw AIGER output size: aag 25847 15 47 1 25771
=====================  amba7c5y.aag =====================
[LOG] Relation determinization time: 1917.36 sec CPU time.
[LOG] Relation determinization time: 1945 sec real time.
[LOG] Final circuit size: 36858 new AND gates.
[LOG] Size before ABC: 49607 AND gates.
[LOG] Size after ABC: 36857 AND gates.
[LOG] Time for optimizing with ABC: 23 seconds.
[LOG] Total time for all control signals: 1915.85/1921 sec (8.51769/9 sec, 23.8298/24 sec, 224.589/225 sec, 58.0886/58 sec, 178.598/179 sec, 371.524/373 sec, 134.085/134 sec, 151.887/152 sec, 548.311/550 sec, 69.7933/70 sec, 134.676/135 sec, 3.00667/3 sec, 3.06512/3 sec, 2.9563/3 sec, 2.92198/3 sec )
[LOG] Nr of iterations: 5673 (955, 270, 3007, 14, 264, 284, 213, 188, 240, 61, 133, 11, 14, 15, 4 )
[LOG] Total clause computation time: 191.02/195 sec (0.489415/0.489415 sec, 1.98963/1.98963 sec, 19.3333/19.3333 sec, 56.3428/56.3428 sec, 4.26564/4.26564 sec, 4.02166/4.02166 sec, 3.6138/3.6138 sec, 3.7627/3.7627 sec, 3.80993/3.80993 sec, 42.8944/42.8944 sec, 45.2321/45.2321 sec, 1.3016/1.3016 sec, 1.32372/1.32372 sec, 1.30972/1.30972 sec, 1.32971/1.32971 sec )
[LOG] Total clause minimization time: 1718.73/1726 sec (7.89635/7.89635 sec, 21.6941/21.6941 sec, 203.897/203.897 sec, 1.55995/1.55995 sec, 173.833/173.833 sec, 366.951/366.951 sec, 129.973/129.973 sec, 147.633/147.633 sec, 543.943/543.943 sec, 26.5683/26.5683 sec, 89.0208/89.0208 sec, 1.43955/1.43955 sec, 1.52731/1.52731 sec, 1.426/1.426 sec, 1.36535/1.36535 sec )
[LOG] Total clause size reduction: 2555050 --> 49272 (471276 --> 11040, 129389 --> 1152, 1400796 --> 31248, 5603 --> 13, 110460 --> 966, 115747 --> 1105, 84376 --> 856, 72369 --> 734, 89864 --> 984, 20580 --> 365, 45144 --> 722, 2410 --> 23, 3068 --> 29, 3290 --> 29, 678 --> 6 )
[LOG] Average clause size reduction: 450.388 --> 8.68535 (493.483 --> 11.5602, 479.219 --> 4.26667, 465.845 --> 10.3918, 400.214 --> 0.928571, 418.409 --> 3.65909, 407.56 --> 3.89085, 396.131 --> 4.01878, 384.941 --> 3.90426, 374.433 --> 4.1, 337.377 --> 5.98361, 339.429 --> 5.42857, 219.091 --> 2.09091, 219.143 --> 2.07143, 219.333 --> 1.93333, 169.5 --> 1.5 )
[LOG] Overall execution time: 1917.37 sec CPU time.
[LOG] Overall execution time: 1945 sec real time.
Synthesis time: 1945.19 sec (Real time) / 1923.06 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 15.50 sec (Real time) / 15.38 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 9273.32 sec (Real time) / 9249.36 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 533 32 52 1 449
Raw AIGER output size: aag 37390 17 52 1 37307
=====================  amba8c7y.aag =====================
Synthesis time: 10000.06 sec (Real time) / 9882.84 sec (User CPU time)
Timeout: 1
=====================  amba9c5y.aag =====================
[LOG] Relation determinization time: 6143.39 sec CPU time.
[LOG] Relation determinization time: 6243 sec real time.
[LOG] Final circuit size: 76465 new AND gates.
[LOG] Size before ABC: 105321 AND gates.
[LOG] Size after ABC: 76465 AND gates.
[LOG] Time for optimizing with ABC: 87 seconds.
[LOG] Total time for all control signals: 6140.09/6153 sec (11.3314/11 sec, 24.9291/25 sec, 320.176/321 sec, 211.302/212 sec, 500.338/501 sec, 449.762/451 sec, 811.788/814 sec, 543.663/545 sec, 745.897/747 sec, 648.206/650 sec, 943.473/945 sec, 131.221/131 sec, 318.215/319 sec, 7.2731/7 sec, 120.226/121 sec, 221.426/222 sec, 123.389/124 sec, 7.47391/7 sec )
[LOG] Nr of iterations: 10812 (886, 296, 6940, 16, 322, 335, 274, 311, 270, 385, 309, 264, 120, 25, 18, 21, 17, 3 )
[LOG] Total clause computation time: 759.895/753 sec (0.731911/0.731911 sec, 3.41831/3.41831 sec, 27.5204/27.5204 sec, 206.562/206.562 sec, 9.45624/9.45624 sec, 11.0714/11.0714 sec, 11.516/11.516 sec, 15.714/15.714 sec, 10.351/10.351 sec, 11.0556/11.0556 sec, 10.0802/10.0802 sec, 35.7833/35.7833 sec, 147.176/147.176 sec, 3.18399/3.18399 sec, 116.385/116.385 sec, 131.333/131.333 sec, 5.08472/5.08472 sec, 3.47064/3.47064 sec )
[LOG] Total clause minimization time: 5362.57/5390 sec (10.3781/10.3781 sec, 21.2844/21.2844 sec, 288.389/288.389 sec, 4.27623/4.27623 sec, 489.794/489.794 sec, 437.461/437.461 sec, 799.042/799.042 sec, 526.729/526.729 sec, 734.325/734.325 sec, 635.773/635.773 sec, 932.308/932.308 sec, 94.5431/94.5431 sec, 170.323/170.323 sec, 3.59229/3.59229 sec, 3.41553/3.41553 sec, 89.5999/89.5999 sec, 117.786/117.786 sec, 3.54601/3.54601 sec )
[LOG] Total clause size reduction: 6271566 --> 104899 (562860 --> 10657, 183785 --> 1396, 4191156 --> 81741, 8415 --> 15, 176550 --> 1187, 180026 --> 1228, 144144 --> 1066, 160270 --> 1240, 136114 --> 987, 190080 --> 1616, 149072 --> 1294, 114668 --> 1647, 51765 --> 661, 7104 --> 50, 4879 --> 33, 5640 --> 44, 4496 --> 33, 542 --> 4 )
[LOG] Average clause size reduction: 580.056 --> 9.70209 (635.282 --> 12.0282, 620.895 --> 4.71622, 603.913 --> 11.7782, 525.938 --> 0.9375, 548.292 --> 3.68634, 537.391 --> 3.66567, 526.073 --> 3.89051, 515.338 --> 3.98714, 504.126 --> 3.65556, 493.714 --> 4.1974, 482.434 --> 4.1877, 434.348 --> 6.23864, 431.375 --> 5.50833, 284.16 --> 2, 271.056 --> 1.83333, 268.571 --> 2.09524, 264.471 --> 1.94118, 180.667 --> 1.33333 )
[LOG] Overall execution time: 6143.4 sec CPU time.
[LOG] Overall execution time: 6243 sec real time.
Synthesis time: 6242.41 sec (Real time) / 6123.97 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 26.64 sec (Real time) / 26.42 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.07 sec (Real time) / 9977.94 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 683 39 61 1 583
Raw AIGER output size: aag 77148 21 61 1 77048
=====================  amba10c5y.aag =====================
[LOG] Relation determinization time: 7029.72 sec CPU time.
[LOG] Relation determinization time: 7197 sec real time.
[LOG] Final circuit size: 102051 new AND gates.
[LOG] Size before ABC: 143764 AND gates.
[LOG] Size after ABC: 102050 AND gates.
[LOG] Time for optimizing with ABC: 155 seconds.
[LOG] Total time for all control signals: 7024.83/7034 sec (237.919/238 sec, 27.6528/28 sec, 480.946/481 sec, 99.0337/100 sec, 254.02/254 sec, 608.992/610 sec, 724.84/726 sec, 360.989/361 sec, 721.962/723 sec, 837.739/839 sec, 579.835/581 sec, 728.961/730 sec, 302.526/303 sec, 530.668/532 sec, 11.5241/11 sec, 119.569/119 sec, 261.162/261 sec, 123.914/125 sec, 12.5789/12 sec )
[LOG] Nr of iterations: 13874 (1176, 341, 9159, 17, 337, 328, 359, 351, 294, 344, 300, 404, 279, 118, 15, 15, 17, 17, 3 )
[LOG] Total clause computation time: 1057.53/1068 sec (1.07282/1.07282 sec, 2.60652/2.60652 sec, 26.5814/26.5814 sec, 93.0465/93.0465 sec, 14.5562/14.5562 sec, 16.5837/16.5837 sec, 16.7361/16.7361 sec, 15.5825/15.5825 sec, 16.675/16.675 sec, 15.6428/15.6428 sec, 14.5279/14.5279 sec, 17.4899/17.4899 sec, 61.4049/61.4049 sec, 246.152/246.152 sec, 5.66008/5.66008 sec, 113.795/113.795 sec, 255.341/255.341 sec, 117.558/117.558 sec, 6.51792/6.51792 sec )
[LOG] Total clause minimization time: 5944.45/5941 sec (236.527/236.527 sec, 24.7731/24.7731 sec, 448.607/448.607 sec, 5.4959/5.4959 sec, 238.101/238.101 sec, 591.068/591.068 sec, 706.629/706.629 sec, 344.055/344.055 sec, 703.984/703.984 sec, 820.713/820.713 sec, 563.989/563.989 sec, 709.733/709.733 sec, 239.816/239.816 sec, 283.564/283.564 sec, 5.34408/5.34408 sec, 5.30953/5.30953 sec, 5.32615/5.32615 sec, 5.83183/5.83183 sec, 5.58214/5.58214 sec )
[LOG] Total clause size reduction: 8724276 --> 143311 (806050 --> 15056, 228820 --> 1578, 5971016 --> 113097, 9696 --> 16, 199920 --> 1366, 190968 --> 1302, 205134 --> 1403, 196700 --> 1445, 161443 --> 1126, 185220 --> 1374, 158171 --> 1233, 208754 --> 1685, 129270 --> 1829, 54288 --> 667, 4396 --> 31, 4270 --> 29, 4800 --> 34, 4784 --> 36, 576 --> 4 )
[LOG] Average clause size reduction: 628.822 --> 10.3295 (685.417 --> 12.8027, 671.026 --> 4.62757, 651.929 --> 12.3482, 570.353 --> 0.941176, 593.234 --> 4.05341, 582.22 --> 3.96951, 571.404 --> 3.90808, 560.399 --> 4.11681, 549.126 --> 3.82993, 538.43 --> 3.99419, 527.237 --> 4.11, 516.718 --> 4.17079, 463.333 --> 6.55556, 460.068 --> 5.65254, 293.067 --> 2.06667, 284.667 --> 1.93333, 282.353 --> 2, 281.412 --> 2.11765, 192 --> 1.33333 )
[LOG] Overall execution time: 7029.74 sec CPU time.
[LOG] Overall execution time: 7197 sec real time.
Synthesis time: 7196.52 sec (Real time) / 7077.47 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 31.28 sec (Real time) / 31.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.09 sec (Real time) / 9982.76 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 737 42 65 1 630
Raw AIGER output size: aag 102787 23 65 1 102681
=====================  amba2b9y.aag =====================
[LOG] Relation determinization time: 9.5763 sec CPU time.
[LOG] Relation determinization time: 10 sec real time.
[LOG] Final circuit size: 1685 new AND gates.
[LOG] Size before ABC: 2238 AND gates.
[LOG] Size after ABC: 1685 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 9.49035/9 sec (0.046487/0 sec, 0.06515/0 sec, 0.061666/0 sec, 0.060561/0 sec, 0.095721/0 sec, 0.088001/0 sec, 2.95123/3 sec, 6.12154/6 sec )
[LOG] Nr of iterations: 339 (6, 5, 6, 5, 9, 12, 232, 64 )
[LOG] Total clause computation time: 1.55272/1 sec (0.020794/0.020794 sec, 0.030013/0.030013 sec, 0.029352/0.029352 sec, 0.028618/0.028618 sec, 0.045379/0.045379 sec, 0.037234/0.037234 sec, 0.512162/0.512162 sec, 0.849172/0.849172 sec )
[LOG] Total clause minimization time: 7.88595/8 sec (0.02167/0.02167 sec, 0.031601/0.031601 sec, 0.028825/0.028825 sec, 0.028246/0.028246 sec, 0.046561/0.046561 sec, 0.04657/0.04657 sec, 2.42396/2.42396 sec, 5.25852/5.25852 sec )
[LOG] Total clause size reduction: 44541 --> 2130 (990 --> 10, 784 --> 11, 935 --> 20, 616 --> 7, 1144 --> 16, 1474 --> 36, 30723 --> 1655, 7875 --> 375 )
[LOG] Average clause size reduction: 131.389 --> 6.28319 (165 --> 1.66667, 156.8 --> 2.2, 155.833 --> 3.33333, 123.2 --> 1.4, 127.111 --> 1.77778, 122.833 --> 3, 132.427 --> 7.13362, 123.047 --> 5.85938 )
[LOG] Overall execution time: 9.57902 sec CPU time.
[LOG] Overall execution time: 10 sec real time.
Synthesis time: 10.02 sec (Real time) / 9.76 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.75 sec (Real time) / 0.74 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 5.81 sec (Real time) / 5.76 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 235 15 31 1 189
Raw AIGER output size: aag 1920 7 31 1 1874
=====================  amba3b5y.aag =====================
[LOG] Relation determinization time: 54.4946 sec CPU time.
[LOG] Relation determinization time: 55 sec real time.
[LOG] Final circuit size: 2968 new AND gates.
[LOG] Size before ABC: 4105 AND gates.
[LOG] Size after ABC: 2968 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 54.326/55 sec (0.076778/0 sec, 0.10669/0 sec, 0.08147/1 sec, 0.253275/0 sec, 0.238275/0 sec, 2.60586/3 sec, 5.72992/5 sec, 11.3617/12 sec, 19.9084/20 sec, 13.9636/14 sec )
[LOG] Nr of iterations: 749 (7, 9, 7, 57, 7, 197, 87, 150, 160, 68 )
[LOG] Total clause computation time: 10.2259/11 sec (0.033291/0.033291 sec, 0.047337/0.047337 sec, 0.03705/0.03705 sec, 0.07139/0.07139 sec, 0.113987/0.113987 sec, 0.211581/0.211581 sec, 0.30696/0.30696 sec, 0.492481/0.492481 sec, 5.37355/5.37355 sec, 3.53825/3.53825 sec )
[LOG] Total clause minimization time: 43.9684/44 sec (0.03771/0.03771 sec, 0.053325/0.053325 sec, 0.038461/0.038461 sec, 0.174822/0.174822 sec, 0.11854/0.11854 sec, 2.37848/2.37848 sec, 5.40819/5.40819 sec, 10.8466/10.8466 sec, 14.5075/14.5075 sec, 10.4047/10.4047 sec )
[LOG] Total clause size reduction: 115104 --> 3975 (1458 --> 13, 1928 --> 28, 1158 --> 14, 10192 --> 366, 1068 --> 12, 32732 --> 918, 13330 --> 454, 21456 --> 704, 22737 --> 1031, 9045 --> 435 )
[LOG] Average clause size reduction: 153.677 --> 5.30708 (208.286 --> 1.85714, 214.222 --> 3.11111, 165.429 --> 2, 178.807 --> 6.42105, 152.571 --> 1.71429, 166.152 --> 4.6599, 153.218 --> 5.21839, 143.04 --> 4.69333, 142.106 --> 6.44375, 133.015 --> 6.39706 )
[LOG] Overall execution time: 54.4978 sec CPU time.
[LOG] Overall execution time: 55 sec real time.
Synthesis time: 55.11 sec (Real time) / 54.38 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.54 sec (Real time) / 1.54 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 52.47 sec (Real time) / 52.23 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 286 19 36 1 231
Raw AIGER output size: aag 3254 9 36 1 3199
=====================  amba4b9y.aag =====================
[LOG] Relation determinization time: 2208.12 sec CPU time.
[LOG] Relation determinization time: 2220 sec real time.
[LOG] Final circuit size: 28239 new AND gates.
[LOG] Size before ABC: 44462 AND gates.
[LOG] Size after ABC: 28238 AND gates.
[LOG] Time for optimizing with ABC: 8 seconds.
[LOG] Total time for all control signals: 2207.06/2211 sec (0.486078/1 sec, 0.959491/1 sec, 0.298063/0 sec, 0.94372/1 sec, 0.515896/0 sec, 3.86157/4 sec, 0.584758/1 sec, 175.391/176 sec, 578.926/580 sec, 560.136/560 sec, 884.954/887 sec )
[LOG] Nr of iterations: 4946 (4, 5, 5, 7, 4, 32, 33, 1096, 1705, 1681, 374 )
[LOG] Total clause computation time: 734.57/732 sec (0.27888/0.27888 sec, 0.481116/0.481116 sec, 0.129538/0.129538 sec, 0.513644/0.513644 sec, 0.252112/0.252112 sec, 0.917585/0.917585 sec, 0.248416/0.248416 sec, 2.88512/2.88512 sec, 7.13887/7.13887 sec, 47.6787/47.6787 sec, 674.046/674.046 sec )
[LOG] Total clause minimization time: 1468.68/1476 sec (0.191122/0.191122 sec, 0.462687/0.462687 sec, 0.152319/0.152319 sec, 0.41462/0.41462 sec, 0.24826/0.24826 sec, 2.92501/2.92501 sec, 0.316003/0.316003 sec, 172.267/172.267 sec, 570.866/570.866 sec, 510.653/510.653 sec, 210.18/210.18 sec )
[LOG] Total clause size reduction: 844522 --> 44324 (915 --> 6, 1200 --> 8, 936 --> 8, 1326 --> 10, 651 --> 6, 6386 --> 81, 6112 --> 132, 197100 --> 9499, 287976 --> 14809, 282240 --> 16922, 59680 --> 2843 )
[LOG] Average clause size reduction: 170.748 --> 8.96159 (228.75 --> 1.5, 240 --> 1.6, 187.2 --> 1.6, 189.429 --> 1.42857, 162.75 --> 1.5, 199.562 --> 2.53125, 185.212 --> 4, 179.836 --> 8.66697, 168.901 --> 8.68563, 167.9 --> 10.0666, 159.572 --> 7.6016 )
[LOG] Overall execution time: 2208.12 sec CPU time.
[LOG] Overall execution time: 2220 sec real time.
Synthesis time: 2219.87 sec (Real time) / 2198.74 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 12.92 sec (Real time) / 12.83 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 3198.27 sec (Real time) / 3192.62 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 350 22 42 1 286
Raw AIGER output size: aag 28588 11 42 1 28525
=====================  amba5b5y.aag =====================
[LOG] Relation determinization time: 1234.34 sec CPU time.
[LOG] Relation determinization time: 1252 sec real time.
[LOG] Final circuit size: 34766 new AND gates.
[LOG] Size before ABC: 49535 AND gates.
[LOG] Size after ABC: 34766 AND gates.
[LOG] Time for optimizing with ABC: 17 seconds.
[LOG] Total time for all control signals: 1233.51/1235 sec (18.0059/18 sec, 65.4909/66 sec, 101.298/101 sec, 4.67705/5 sec, 257.87/258 sec, 280.487/281 sec, 336.682/337 sec, 45.734/46 sec, 65.0648/65 sec, 2.32622/2 sec, 28.6304/29 sec, 25.0709/25 sec, 2.17121/2 sec )
[LOG] Nr of iterations: 4791 (2382, 182, 1245, 10, 254, 284, 231, 80, 75, 18, 11, 14, 5 )
[LOG] Total clause computation time: 111.716/108 sec (1.23026/1.23026 sec, 2.85025/2.85025 sec, 7.98809/7.98809 sec, 3.14281/3.14281 sec, 4.21057/4.21057 sec, 3.16775/3.16775 sec, 2.97882/2.97882 sec, 9.35415/9.35415 sec, 23.6814/23.6814 sec, 1.01614/1.01614 sec, 27.3798/27.3798 sec, 23.7068/23.7068 sec, 1.00923/1.00923 sec )
[LOG] Total clause minimization time: 1118.03/1126 sec (16.4302/16.4302 sec, 62.4261/62.4261 sec, 92.5249/92.5249 sec, 1.36799/1.36799 sec, 253.294/253.294 sec, 276.935/276.935 sec, 333.347/333.347 sec, 36.13/36.13 sec, 41.1253/41.1253 sec, 1.15145/1.15145 sec, 1.0931/1.0931 sec, 1.20082/1.20082 sec, 1.00124/1.00124 sec )
[LOG] Total clause size reduction: 1727913 --> 49277 (919066 --> 31985, 67513 --> 748, 450328 --> 12251, 2988 --> 9, 81213 --> 1109, 87730 --> 1248, 68770 --> 960, 21725 --> 432, 20276 --> 446, 3281 --> 35, 1880 --> 20, 2431 --> 27, 712 --> 7 )
[LOG] Average clause size reduction: 360.658 --> 10.2853 (385.838 --> 13.4278, 370.951 --> 4.10989, 361.709 --> 9.84016, 298.8 --> 0.9, 319.736 --> 4.36614, 308.908 --> 4.39437, 297.706 --> 4.15584, 271.562 --> 5.4, 270.347 --> 5.94667, 182.278 --> 1.94444, 170.909 --> 1.81818, 173.643 --> 1.92857, 142.4 --> 1.4 )
[LOG] Overall execution time: 1234.35 sec CPU time.
[LOG] Overall execution time: 1252 sec real time.
Synthesis time: 1252.35 sec (Real time) / 1237.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 10.28 sec (Real time) / 10.18 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2730.31 sec (Real time) / 2726.07 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 417 26 47 1 344
Raw AIGER output size: aag 35183 13 47 1 35110
=====================  amba6b5y.aag =====================
[LOG] Relation determinization time: 5639.23 sec CPU time.
[LOG] Relation determinization time: 5733 sec real time.
[LOG] Final circuit size: 76167 new AND gates.
[LOG] Size before ABC: 113046 AND gates.
[LOG] Size after ABC: 76167 AND gates.
[LOG] Time for optimizing with ABC: 85 seconds.
[LOG] Total time for all control signals: 5637.76/5645 sec (41.007/41 sec, 141.909/142 sec, 483.123/484 sec, 53.9782/54 sec, 547.63/548 sec, 757.458/759 sec, 465.462/467 sec, 2700.85/2705 sec, 123.58/123 sec, 244.923/245 sec, 6.63115/6 sec, 6.60818/7 sec, 58.3194/58 sec, 6.27743/6 sec )
[LOG] Nr of iterations: 9328 (4729, 237, 3210, 11, 303, 201, 187, 272, 60, 74, 14, 16, 9, 5 )
[LOG] Total clause computation time: 336.692/340 sec (3.75224/3.75224 sec, 10.9003/10.9003 sec, 30.0133/30.0133 sec, 50.2024/50.2024 sec, 9.22492/9.22492 sec, 9.51226/9.51226 sec, 8.67202/8.67202 sec, 9.07076/9.07076 sec, 64.224/64.224 sec, 77.3754/77.3754 sec, 3.02378/3.02378 sec, 3.04186/3.04186 sec, 54.8147/54.8147 sec, 2.86412/2.86412 sec )
[LOG] Total clause minimization time: 5290.36/5297 sec (36.5176/36.5176 sec, 130.582/130.582 sec, 449.866/449.866 sec, 3.4363/3.4363 sec, 537.608/537.608 sec, 747.182/747.182 sec, 456.01/456.01 sec, 2690.78/2690.78 sec, 58.8979/58.8979 sec, 166.997/166.997 sec, 3.19422/3.19422 sec, 3.16529/3.16529 sec, 3.10251/3.10251 sec, 3.02213/3.02213 sec )
[LOG] Total clause size reduction: 3874133 --> 112755 (2066136 --> 70776, 100064 --> 1024, 1318899 --> 36012, 3780 --> 10, 110834 --> 1304, 71200 --> 827, 64170 --> 794, 90514 --> 1188, 18054 --> 300, 22265 --> 436, 2730 --> 28, 3075 --> 33, 1632 --> 15, 780 --> 8 )
[LOG] Average clause size reduction: 415.323 --> 12.0878 (436.908 --> 14.9664, 422.211 --> 4.32068, 410.872 --> 11.2187, 343.636 --> 0.909091, 365.789 --> 4.30363, 354.229 --> 4.11443, 343.155 --> 4.24599, 332.772 --> 4.36765, 300.9 --> 5, 300.878 --> 5.89189, 195 --> 2, 192.188 --> 2.0625, 181.333 --> 1.66667, 156 --> 1.6 )
[LOG] Overall execution time: 5639.23 sec CPU time.
[LOG] Overall execution time: 5733 sec real time.
Synthesis time: 5732.83 sec (Real time) / 5666.87 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 19.30 sec (Real time) / 19.17 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.06 sec (Real time) / 9981.71 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 472 29 52 1 391
Raw AIGER output size: aag 76639 15 52 1 76558
=====================  amba7b5y.aag =====================
[LOG] Relation determinization time: 9269.82 sec CPU time.
[LOG] Relation determinization time: 9306 sec real time.
[LOG] Final circuit size: 150239 new AND gates.
[LOG] Size before ABC: 222369 AND gates.
[LOG] Size after ABC: 150239 AND gates.
[LOG] Time for optimizing with ABC: 20 seconds.
[LOG] Total time for all control signals: 9264.99/9280 sec (98.2156/98 sec, 528.997/530 sec, 1519.91/1524 sec, 136.657/137 sec, 948.431/950 sec, 896.612/899 sec, 1237.03/1239 sec, 950.154/951 sec, 1775.3/1778 sec, 531.114/532 sec, 574.38/575 sec, 16.7183/16 sec, 17.0354/17 sec, 17.4422/17 sec, 16.9824/17 sec )
[LOG] Nr of iterations: 16290 (8396, 223, 6310, 15, 259, 247, 250, 211, 192, 63, 77, 15, 13, 15, 4 )
[LOG] Total clause computation time: 1082.99/1085 sec (4.68727/4.68727 sec, 26.3818/26.3818 sec, 109.641/109.641 sec, 124.481/124.481 sec, 27.0744/27.0744 sec, 30.4812/30.4812 sec, 26.0236/26.0236 sec, 33.881/33.881 sec, 28.8579/28.8579 sec, 390.214/390.214 sec, 249.499/249.499 sec, 7.85119/7.85119 sec, 7.93669/7.93669 sec, 8.04578/8.04578 sec, 7.92912/7.92912 sec )
[LOG] Total clause minimization time: 8154.02/8163 sec (91.205/91.205 sec, 501.748/501.748 sec, 1398.09/1398.09 sec, 11.2422/11.2422 sec, 919.899/919.899 sec, 864.554/864.554 sec, 1209.33/1209.33 sec, 914.86/914.86 sec, 1745.15/1745.15 sec, 140.09/140.09 sec, 323.965/323.965 sec, 8.24158/8.24158 sec, 8.49474/8.49474 sec, 8.74508/8.74508 sec, 8.40397/8.40397 sec )
[LOG] Total clause size reduction: 7620540 --> 222045 (4096760 --> 135383, 105450 --> 922, 2902140 --> 80023, 5950 --> 17, 106812 --> 1023, 99138 --> 1020, 97608 --> 1049, 80010 --> 921, 70670 --> 812, 20894 --> 330, 25536 --> 457, 3178 --> 28, 2664 --> 24, 3094 --> 30, 636 --> 6 )
[LOG] Average clause size reduction: 467.805 --> 13.6308 (487.942 --> 16.1247, 472.87 --> 4.13453, 459.927 --> 12.6819, 396.667 --> 1.13333, 412.402 --> 3.94981, 401.368 --> 4.12955, 390.432 --> 4.196, 379.194 --> 4.36493, 368.073 --> 4.22917, 331.651 --> 5.2381, 331.636 --> 5.93506, 211.867 --> 1.86667, 204.923 --> 1.84615, 206.267 --> 2, 159 --> 1.5 )
[LOG] Overall execution time: 9269.83 sec CPU time.
[LOG] Overall execution time: 9306 sec real time.
Synthesis time: 9306.68 sec (Real time) / 9152.97 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 37.09 sec (Real time) / 36.82 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.08 sec (Real time) / 9980.04 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 527 32 57 1 438
Raw AIGER output size: aag 150766 17 57 1 150677
=====================  amba9b5y.aag =====================
Synthesis time: 10000.08 sec (Real time) / 9869.61 sec (User CPU time)
Timeout: 1
=====================  amba10b5y.aag =====================
Synthesis time: 10000.08 sec (Real time) / 9805.58 sec (User CPU time)
Timeout: 1
=====================  amba2f9y.aag =====================
[LOG] Relation determinization time: 2.86978 sec CPU time.
[LOG] Relation determinization time: 4 sec real time.
[LOG] Final circuit size: 1349 new AND gates.
[LOG] Size before ABC: 1750 AND gates.
[LOG] Size after ABC: 1349 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 2.79368/3 sec (0.042234/1 sec, 0.05493/0 sec, 0.054392/0 sec, 0.056552/0 sec, 0.077509/0 sec, 0.096815/0 sec, 0.592739/0 sec, 1.81851/2 sec )
[LOG] Nr of iterations: 305 (4, 5, 4, 3, 12, 11, 190, 76 )
[LOG] Total clause computation time: 0.752883/1 sec (0.020359/0.020359 sec, 0.020596/0.020596 sec, 0.026187/0.026187 sec, 0.026897/0.026897 sec, 0.03279/0.03279 sec, 0.044787/0.044787 sec, 0.075876/0.075876 sec, 0.505391/0.505391 sec )
[LOG] Total clause minimization time: 2.0038/2 sec (0.01843/0.01843 sec, 0.031144/0.031144 sec, 0.024989/0.024989 sec, 0.026522/0.026522 sec, 0.041465/0.041465 sec, 0.048581/0.048581 sec, 0.508859/0.508859 sec, 1.30381/1.30381 sec )
[LOG] Total clause size reduction: 38731 --> 1661 (570 --> 6, 752 --> 9, 537 --> 4, 302 --> 4, 1540 --> 28, 1310 --> 31, 24570 --> 1219, 9150 --> 360 )
[LOG] Average clause size reduction: 126.987 --> 5.4459 (142.5 --> 1.5, 150.4 --> 1.8, 134.25 --> 1, 100.667 --> 1.33333, 128.333 --> 2.33333, 119.091 --> 2.81818, 129.316 --> 6.41579, 120.395 --> 4.73684 )
[LOG] Overall execution time: 2.87218 sec CPU time.
[LOG] Overall execution time: 4 sec real time.
Synthesis time: 3.20 sec (Real time) / 3.01 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.50 sec (Real time) / 0.50 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 5.23 sec (Real time) / 5.21 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 227 15 31 1 181
Raw AIGER output size: aag 1576 7 31 1 1530
=====================  amba3f9y.aag =====================
[LOG] Relation determinization time: 277.641 sec CPU time.
[LOG] Relation determinization time: 280 sec real time.
[LOG] Final circuit size: 6763 new AND gates.
[LOG] Size before ABC: 9692 AND gates.
[LOG] Size after ABC: 6763 AND gates.
[LOG] Time for optimizing with ABC: 2 seconds.
[LOG] Total time for all control signals: 277.21/277 sec (0.256217/0 sec, 0.34179/0 sec, 0.181931/1 sec, 1.96333/2 sec, 0.22073/0 sec, 7.01423/7 sec, 34.3409/34 sec, 73.1477/73 sec, 100.506/101 sec, 59.2369/59 sec )
[LOG] Nr of iterations: 1485 (5, 7, 7, 33, 5, 350, 103, 325, 520, 130 )
[LOG] Total clause computation time: 54.4656/55 sec (0.108388/0.108388 sec, 0.167797/0.167797 sec, 0.087342/0.087342 sec, 0.256751/0.256751 sec, 0.096151/0.096151 sec, 0.533371/0.533371 sec, 1.33582/1.33582 sec, 4.68687/4.68687 sec, 15.7548/15.7548 sec, 31.4384/31.4384 sec )
[LOG] Total clause minimization time: 222.235/221 sec (0.138019/0.138019 sec, 0.164303/0.164303 sec, 0.085049/0.085049 sec, 1.69554/1.69554 sec, 0.115131/0.115131 sec, 6.4398/6.4398 sec, 32.971/32.971 sec, 68.3622/68.3622 sec, 84.5455/84.5455 sec, 27.7185/27.7185 sec )
[LOG] Total clause size reduction: 229808 --> 9567 (968 --> 8, 1440 --> 17, 1188 --> 14, 5984 --> 166, 732 --> 9, 60028 --> 2260, 16320 --> 532, 48276 --> 2021, 76812 --> 3605, 18060 --> 935 )
[LOG] Average clause size reduction: 154.753 --> 6.44242 (193.6 --> 1.6, 205.714 --> 2.42857, 169.714 --> 2, 181.333 --> 5.0303, 146.4 --> 1.8, 171.509 --> 6.45714, 158.447 --> 5.16505, 148.542 --> 6.21846, 147.715 --> 6.93269, 138.923 --> 7.19231 )
[LOG] Overall execution time: 277.646 sec CPU time.
[LOG] Overall execution time: 280 sec real time.
Synthesis time: 279.26 sec (Real time) / 276.24 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 6.88 sec (Real time) / 6.87 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 255.19 sec (Real time) / 254.55 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 285 19 37 1 229
Raw AIGER output size: aag 7048 9 37 1 6992
=====================  amba4f25y.aag =====================
[LOG] Relation determinization time: 6624.46 sec CPU time.
[LOG] Relation determinization time: 6651 sec real time.
[LOG] Final circuit size: 43712 new AND gates.
[LOG] Size before ABC: 71751 AND gates.
[LOG] Size after ABC: 43712 AND gates.
[LOG] Time for optimizing with ABC: 17 seconds.
[LOG] Total time for all control signals: 6622.51/6631 sec (1.20578/2 sec, 1.56304/1 sec, 1.00817/1 sec, 1.87498/2 sec, 1.35326/2 sec, 42.3617/42 sec, 1.76714/2 sec, 487.275/488 sec, 1275.79/1277 sec, 2665.12/2669 sec, 2143.19/2145 sec )
[LOG] Nr of iterations: 7770 (4, 6, 9, 6, 8, 25, 31, 1867, 2750, 2453, 611 )
[LOG] Total clause computation time: 1970.92/1962 sec (0.646619/0.646619 sec, 0.820288/0.820288 sec, 0.46999/0.46999 sec, 1.36513/1.36513 sec, 0.655567/0.655567 sec, 23.9468/23.9468 sec, 0.800962/0.800962 sec, 6.12365/6.12365 sec, 14.9138/14.9138 sec, 248.435/248.435 sec, 1672.75/1672.75 sec )
[LOG] Total clause minimization time: 4643.15/4660 sec (0.530357/0.530357 sec, 0.706147/0.706147 sec, 0.50357/0.50357 sec, 0.476243/0.476243 sec, 0.661839/0.661839 sec, 18.374/18.374 sec, 0.919644/0.919644 sec, 480.495/480.495 sec, 1258.7/1258.7 sec, 2413.02/2413.02 sec, 468.756/468.756 sec )
[LOG] Total clause size reduction: 1366313 --> 71615 (906 --> 7, 1485 --> 13, 1912 --> 17, 1130 --> 6, 1554 --> 15, 5064 --> 57, 5880 --> 120, 345210 --> 17218, 478326 --> 24968, 424196 --> 24016, 100650 --> 5178 )
[LOG] Average clause size reduction: 175.845 --> 9.21686 (226.5 --> 1.75, 247.5 --> 2.16667, 212.444 --> 1.88889, 188.333 --> 1, 194.25 --> 1.875, 202.56 --> 2.28, 189.677 --> 3.87097, 184.901 --> 9.22228, 173.937 --> 9.07927, 172.929 --> 9.79046, 164.73 --> 8.47463 )
[LOG] Overall execution time: 6624.47 sec CPU time.
[LOG] Overall execution time: 6651 sec real time.
Synthesis time: 6651.07 sec (Real time) / 6590.39 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 20.57 sec (Real time) / 20.41 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.05 sec (Real time) / 9974.53 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 347 22 43 1 282
Raw AIGER output size: aag 44059 11 43 1 43994
=====================  amba5f17y.aag =====================
Synthesis time: 10000.02 sec (Real time) / 9939.46 sec (User CPU time)
Timeout: 1
=====================  amba6f21y.aag =====================
Synthesis time: 10000.06 sec (Real time) / 9883.36 sec (User CPU time)
Timeout: 1
=====================  amba7f25y.aag =====================
Synthesis time: 10000.06 sec (Real time) / 9945.56 sec (User CPU time)
Timeout: 1
=====================  demo-v3_2_REAL.aag =====================
[LOG] Relation determinization time: 0.012202 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 2 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 2 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.005601/0 sec (0.005601/0 sec )
[LOG] Nr of iterations: 3 (3 )
[LOG] Total clause computation time: 0.001557/0 sec (0.001557/0.001557 sec )
[LOG] Total clause minimization time: 0.001607/0 sec (0.001607/0.001607 sec )
[LOG] Total clause size reduction: 358 --> 2 (358 --> 2 )
[LOG] Average clause size reduction: 119.333 --> 0.666667 (119.333 --> 0.666667 )
[LOG] Overall execution time: 0.01462 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 331 4 48 1 279
Raw AIGER output size: aag 333 3 48 1 281
=====================  demo-v3_5_REAL.aag =====================
[LOG] Relation determinization time: 0.062226 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 8 new AND gates.
[LOG] Size before ABC: 12 AND gates.
[LOG] Size after ABC: 8 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.026624/0 sec (0.026624/0 sec )
[LOG] Nr of iterations: 9 (9 )
[LOG] Total clause computation time: 0.009459/0 sec (0.009459/0.009459 sec )
[LOG] Total clause minimization time: 0.011997/0 sec (0.011997/0.011997 sec )
[LOG] Total clause size reduction: 2368 --> 8 (2368 --> 8 )
[LOG] Average clause size reduction: 263.111 --> 0.888889 (263.111 --> 0.888889 )
[LOG] Overall execution time: 0.066439 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.22 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.04 sec (Real time) / 0.03 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 556 4 84 1 468
Raw AIGER output size: aag 564 3 84 1 476
=====================  demo-v4_5_REAL.aag =====================
[LOG] Relation determinization time: 0.101055 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 13 new AND gates.
[LOG] Size before ABC: 30 AND gates.
[LOG] Size after ABC: 13 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.038558/0 sec (0.038558/0 sec )
[LOG] Nr of iterations: 12 (12 )
[LOG] Total clause computation time: 0.015075/0 sec (0.015075/0.015075 sec )
[LOG] Total clause minimization time: 0.015604/0 sec (0.015604/0.015604 sec )
[LOG] Total clause size reduction: 5038 --> 20 (5038 --> 20 )
[LOG] Average clause size reduction: 419.833 --> 1.66667 (419.833 --> 1.66667 )
[LOG] Overall execution time: 0.108171 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.26 sec (Real time) / 0.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.14 sec (Real time) / 0.14 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.07 sec (Real time) / 0.06 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 871 4 133 1 734
Raw AIGER output size: aag 884 3 133 1 747
=====================  demo-v5_2_REAL.aag =====================
[LOG] Relation determinization time: 0.018845 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 6 new AND gates.
[LOG] Size before ABC: 78 AND gates.
[LOG] Size after ABC: 6 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.008628/0 sec (0.008628/0 sec )
[LOG] Nr of iterations: 5 (5 )
[LOG] Total clause computation time: 0.003052/0 sec (0.003052/0.003052 sec )
[LOG] Total clause minimization time: 0.002643/0 sec (0.002643/0.002643 sec )
[LOG] Total clause size reduction: 992 --> 7 (992 --> 7 )
[LOG] Average clause size reduction: 198.4 --> 1.4 (198.4 --> 1.4 )
[LOG] Overall execution time: 0.021626 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 427 4 64 1 359
Raw AIGER output size: aag 433 3 64 1 365
=====================  demo-v5_5_REAL.aag =====================
[LOG] Relation determinization time: 0.110569 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 27 new AND gates.
[LOG] Size before ABC: 43 AND gates.
[LOG] Size after ABC: 27 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.040918/0 sec (0.040918/0 sec )
[LOG] Nr of iterations: 19 (19 )
[LOG] Total clause computation time: 0.018908/0 sec (0.018908/0.018908 sec )
[LOG] Total clause minimization time: 0.014597/0 sec (0.014597/0.014597 sec )
[LOG] Total clause size reduction: 7434 --> 26 (7434 --> 26 )
[LOG] Average clause size reduction: 391.263 --> 1.36842 (391.263 --> 1.36842 )
[LOG] Overall execution time: 0.116721 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.28 sec (Real time) / 0.21 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.11 sec (Real time) / 0.11 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.09 sec (Real time) / 0.08 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 718 4 112 1 602
Raw AIGER output size: aag 745 3 112 1 629
=====================  demo-v6_5_REAL.aag =====================
[LOG] Relation determinization time: 0.142643 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 24 new AND gates.
[LOG] Size before ABC: 42 AND gates.
[LOG] Size after ABC: 24 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.047173/1 sec (0.047173/1 sec )
[LOG] Nr of iterations: 18 (18 )
[LOG] Total clause computation time: 0.021664/1 sec (0.021664/0.021664 sec )
[LOG] Total clause minimization time: 0.016021/0 sec (0.016021/0.016021 sec )
[LOG] Total clause size reduction: 9520 --> 25 (9520 --> 25 )
[LOG] Average clause size reduction: 528.889 --> 1.38889 (528.889 --> 1.38889 )
[LOG] Overall execution time: 0.151883 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.63 sec (Real time) / 0.24 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.16 sec (Real time) / 0.16 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.22 sec (Real time) / 0.22 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 964 4 161 1 799
Raw AIGER output size: aag 988 3 161 1 823
=====================  demo-v7_2_REAL.aag =====================
[LOG] Relation determinization time: 0.023407 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 13 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 13 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.011826/0 sec (0.011826/0 sec )
[LOG] Nr of iterations: 8 (8 )
[LOG] Total clause computation time: 0.004365/0 sec (0.004365/0.004365 sec )
[LOG] Total clause minimization time: 0.004227/0 sec (0.004227/0.004227 sec )
[LOG] Total clause size reduction: 1414 --> 9 (1414 --> 9 )
[LOG] Average clause size reduction: 176.75 --> 1.125 (176.75 --> 1.125 )
[LOG] Overall execution time: 0.026204 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 382 4 56 1 322
Raw AIGER output size: aag 395 3 56 1 335
=====================  demo-v7_5_REAL.aag =====================
[LOG] Relation determinization time: 0.093144 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 25 new AND gates.
[LOG] Size before ABC: 29 AND gates.
[LOG] Size after ABC: 25 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.034976/0 sec (0.034976/0 sec )
[LOG] Nr of iterations: 19 (19 )
[LOG] Total clause computation time: 0.016796/0 sec (0.016796/0.016796 sec )
[LOG] Total clause minimization time: 0.012194/0 sec (0.012194/0.012194 sec )
[LOG] Total clause size reduction: 6012 --> 20 (6012 --> 20 )
[LOG] Average clause size reduction: 316.421 --> 1.05263 (316.421 --> 1.05263 )
[LOG] Overall execution time: 0.097994 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.25 sec (Real time) / 0.19 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.09 sec (Real time) / 0.09 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.09 sec (Real time) / 0.09 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 640 4 98 1 538
Raw AIGER output size: aag 665 3 98 1 563
=====================  demo-v8_2_REAL.aag =====================
[LOG] Relation determinization time: 0.002503 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000538/0 sec (0.000538/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 1.5e-05/0 sec (1.5e-05/1.5e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.003458 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 64 2 12 1 50
Raw AIGER output size: aag 64 1 12 1 51
=====================  demo-v8_5_REAL.aag =====================
[LOG] Relation determinization time: 0.003208 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000814/0 sec (0.000814/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 1.7e-05/0 sec (1.7e-05/1.7e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.004347 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 106 2 21 1 83
Raw AIGER output size: aag 106 1 21 1 84
=====================  demo-v9_2_REAL.aag =====================
[LOG] Relation determinization time: 0.010212 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 4 new AND gates.
[LOG] Size before ABC: 8 AND gates.
[LOG] Size after ABC: 4 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.00539/0 sec (0.00539/0 sec )
[LOG] Nr of iterations: 5 (5 )
[LOG] Total clause computation time: 0.00188/0 sec (0.00188/0.00188 sec )
[LOG] Total clause minimization time: 0.002094/0 sec (0.002094/0.002094 sec )
[LOG] Total clause size reduction: 400 --> 4 (400 --> 4 )
[LOG] Average clause size reduction: 80 --> 0.8 (80 --> 0.8 )
[LOG] Overall execution time: 0.011783 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 183 2 32 1 149
Raw AIGER output size: aag 187 1 32 1 153
=====================  demo-v9_5_REAL.aag =====================
[LOG] Relation determinization time: 0.024637 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 13 AND gates.
[LOG] Size after ABC: 1 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.011987/0 sec (0.011987/0 sec )
[LOG] Nr of iterations: 8 (8 )
[LOG] Total clause computation time: 0.00511/0 sec (0.00511/0.00511 sec )
[LOG] Total clause minimization time: 0.004323/0 sec (0.004323/0.004323 sec )
[LOG] Total clause size reduction: 1162 --> 7 (1162 --> 7 )
[LOG] Average clause size reduction: 145.25 --> 0.875 (145.25 --> 0.875 )
[LOG] Overall execution time: 0.02687 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 309 2 56 1 251
Raw AIGER output size: aag 310 1 56 1 252
=====================  demo-v10_2_REAL.aag =====================
[LOG] Relation determinization time: 0.015117 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 2 new AND gates.
[LOG] Size before ABC: 2 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.007415/0 sec (0.003841/0 sec, 0.003574/0 sec )
[LOG] Nr of iterations: 2 (1, 1 )
[LOG] Total clause computation time: 0.001477/0 sec (0.0007/0.0007 sec, 0.000777/0.000777 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.018126 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 450 4 56 1 390
Raw AIGER output size: aag 450 2 56 1 392
=====================  demo-v10_5_REAL.aag =====================
[LOG] Relation determinization time: 0.028041 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 2 new AND gates.
[LOG] Size before ABC: 2 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.011464/0 sec (0.005778/0 sec, 0.005686/0 sec )
[LOG] Nr of iterations: 2 (1, 1 )
[LOG] Total clause computation time: 0.000331/0 sec (0.000108/0.000108 sec, 0.000223/0.000223 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.033217 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 768 4 98 1 666
Raw AIGER output size: aag 768 2 98 1 668
=====================  demo-v12_2_REAL.aag =====================
[LOG] Relation determinization time: 0.006907 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 2 new AND gates.
[LOG] Size before ABC: 2 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.003003/0 sec (0.001674/0 sec, 0.001329/0 sec )
[LOG] Nr of iterations: 2 (1, 1 )
[LOG] Total clause computation time: 7.1e-05/0 sec (3.5e-05/3.5e-05 sec, 3.6e-05/3.6e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.008652 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 216 4 32 1 180
Raw AIGER output size: aag 216 2 32 1 182
=====================  demo-v12_5_REAL.aag =====================
[LOG] Relation determinization time: 0.009714 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 2 new AND gates.
[LOG] Size before ABC: 2 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.004804/0 sec (0.00254/0 sec, 0.002264/0 sec )
[LOG] Nr of iterations: 2 (1, 1 )
[LOG] Total clause computation time: 0.000108/0 sec (5.7e-05/5.7e-05 sec, 5.1e-05/5.1e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.012264 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 360 4 56 1 300
Raw AIGER output size: aag 360 2 56 1 302
=====================  demo-v13_2_REAL.aag =====================
[LOG] Relation determinization time: 0.004267 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001738/0 sec (0.001738/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.000658/0 sec (0.000658/0.000658 sec )
[LOG] Total clause minimization time: 0.00054/0 sec (0.00054/0.00054 sec )
[LOG] Total clause size reduction: 30 --> 1 (30 --> 1 )
[LOG] Average clause size reduction: 15 --> 0.5 (15 --> 0.5 )
[LOG] Overall execution time: 0.005171 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 57 2 12 1 43
Raw AIGER output size: aag 57 1 12 1 44
=====================  demo-v13_5_REAL.aag =====================
[LOG] Relation determinization time: 0.005202 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 2 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.002079/0 sec (0.002079/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.000682/0 sec (0.000682/0.000682 sec )
[LOG] Total clause minimization time: 0.000549/0 sec (0.000549/0.000549 sec )
[LOG] Total clause size reduction: 48 --> 1 (48 --> 1 )
[LOG] Average clause size reduction: 24 --> 0.5 (24 --> 0.5 )
[LOG] Overall execution time: 0.006383 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 93 2 21 1 70
Raw AIGER output size: aag 93 1 21 1 71
=====================  demo-v14_2_REAL.aag =====================
[LOG] Relation determinization time: 0.028237 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 32 new AND gates.
[LOG] Size before ABC: 59 AND gates.
[LOG] Size after ABC: 32 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.021183/0 sec (0.008651/0 sec, 0.012532/0 sec )
[LOG] Nr of iterations: 14 (9, 5 )
[LOG] Total clause computation time: 0.006738/0 sec (0.002072/0.002072 sec, 0.004666/0.004666 sec )
[LOG] Total clause minimization time: 0.011469/0 sec (0.005012/0.005012 sec, 0.006457/0.006457 sec )
[LOG] Total clause size reduction: 1516 --> 34 (1128 --> 23, 388 --> 11 )
[LOG] Average clause size reduction: 108.286 --> 2.42857 (125.333 --> 2.55556, 77.6 --> 2.2 )
[LOG] Overall execution time: 0.029863 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 200 4 36 1 160
Raw AIGER output size: aag 232 2 36 1 192
=====================  demo-v14_5_REAL.aag =====================
[LOG] Relation determinization time: 0.060187 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 21 new AND gates.
[LOG] Size before ABC: 47 AND gates.
[LOG] Size after ABC: 21 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.039436/0 sec (0.016614/0 sec, 0.022822/0 sec )
[LOG] Nr of iterations: 15 (10, 5 )
[LOG] Total clause computation time: 0.013694/0 sec (0.004213/0.004213 sec, 0.009481/0.009481 sec )
[LOG] Total clause minimization time: 0.020005/0 sec (0.009377/0.009377 sec, 0.010628/0.010628 sec )
[LOG] Total clause size reduction: 2746 --> 26 (2106 --> 19, 640 --> 7 )
[LOG] Average clause size reduction: 183.067 --> 1.73333 (210.6 --> 1.9, 128 --> 1.4 )
[LOG] Overall execution time: 0.062663 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.21 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 335 4 63 1 268
Raw AIGER output size: aag 356 2 63 1 289
=====================  demo-v15_2_REAL.aag =====================
[LOG] Relation determinization time: 0.01949 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 20 new AND gates.
[LOG] Size before ABC: 44 AND gates.
[LOG] Size after ABC: 20 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.014266/0 sec (0.005254/0 sec, 0.009012/0 sec )
[LOG] Nr of iterations: 14 (7, 7 )
[LOG] Total clause computation time: 0.005547/0 sec (0.001833/0.001833 sec, 0.003714/0.003714 sec )
[LOG] Total clause minimization time: 0.005844/0 sec (0.001963/0.001963 sec, 0.003881/0.003881 sec )
[LOG] Total clause size reduction: 1362 --> 16 (780 --> 8, 582 --> 8 )
[LOG] Average clause size reduction: 97.2857 --> 1.14286 (111.429 --> 1.14286, 83.1429 --> 1.14286 )
[LOG] Overall execution time: 0.021012 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 180 4 28 1 148
Raw AIGER output size: aag 200 2 28 1 168
=====================  demo-v15_5_REAL.aag =====================
[LOG] Relation determinization time: 0.050372 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 47 new AND gates.
[LOG] Size before ABC: 73 AND gates.
[LOG] Size after ABC: 47 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.035777/0 sec (0.011427/0 sec, 0.02435/0 sec )
[LOG] Nr of iterations: 22 (9, 13 )
[LOG] Total clause computation time: 0.014145/0 sec (0.003769/0.003769 sec, 0.010376/0.010376 sec )
[LOG] Total clause minimization time: 0.016399/0 sec (0.004912/0.004912 sec, 0.011487/0.011487 sec )
[LOG] Total clause size reduction: 3632 --> 29 (1712 --> 11, 1920 --> 18 )
[LOG] Average clause size reduction: 165.091 --> 1.31818 (190.222 --> 1.22222, 147.692 --> 1.38462 )
[LOG] Overall execution time: 0.05265 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.21 sec (Real time) / 0.17 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 297 4 49 1 244
Raw AIGER output size: aag 344 2 49 1 291
=====================  demo-v16_2_REAL.aag =====================
[LOG] Relation determinization time: 0.051035 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 60 new AND gates.
[LOG] Size before ABC: 89 AND gates.
[LOG] Size after ABC: 60 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.041923/0 sec (0.009577/0 sec, 0.015149/0 sec, 0.017197/0 sec )
[LOG] Nr of iterations: 27 (10, 9, 8 )
[LOG] Total clause computation time: 0.015642/0 sec (0.00293/0.00293 sec, 0.005644/0.005644 sec, 0.007068/0.007068 sec )
[LOG] Total clause minimization time: 0.020147/0 sec (0.00452/0.00452 sec, 0.007465/0.007465 sec, 0.008162/0.008162 sec )
[LOG] Total clause size reduction: 3859 --> 42 (1692 --> 17, 1264 --> 12, 903 --> 13 )
[LOG] Average clause size reduction: 142.926 --> 1.55556 (169.2 --> 1.7, 140.444 --> 1.33333, 112.875 --> 1.625 )
[LOG] Overall execution time: 0.052985 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.21 sec (Real time) / 0.17 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 252 6 36 1 210
Raw AIGER output size: aag 312 3 36 1 270
=====================  demo-v16_5_REAL.aag =====================
[LOG] Relation determinization time: 0.151829 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 101 new AND gates.
[LOG] Size before ABC: 168 AND gates.
[LOG] Size after ABC: 101 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.120784/1 sec (0.025081/0 sec, 0.046788/0 sec, 0.048915/1 sec )
[LOG] Nr of iterations: 49 (15, 26, 8 )
[LOG] Total clause computation time: 0.045571/0 sec (0.006495/0.006495 sec, 0.018211/0.018211 sec, 0.020865/0.020865 sec )
[LOG] Total clause minimization time: 0.062968/1 sec (0.014223/0.014223 sec, 0.024602/0.024602 sec, 0.024143/0.024143 sec )
[LOG] Total clause size reduction: 12303 --> 88 (4312 --> 27, 6500 --> 51, 1491 --> 10 )
[LOG] Average clause size reduction: 251.082 --> 1.79592 (287.467 --> 1.8, 250 --> 1.96154, 186.375 --> 1.25 )
[LOG] Overall execution time: 0.154862 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.32 sec (Real time) / 0.26 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 411 6 63 1 342
Raw AIGER output size: aag 512 3 63 1 443
=====================  demo-v17_2_REAL.aag =====================
[LOG] Relation determinization time: 3.17188 sec CPU time.
[LOG] Relation determinization time: 3 sec real time.
[LOG] Final circuit size: 295 new AND gates.
[LOG] Size before ABC: 464 AND gates.
[LOG] Size after ABC: 295 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 2.62183/3 sec (0.33927/1 sec, 0.678876/0 sec, 1.60368/2 sec )
[LOG] Nr of iterations: 109 (7, 53, 49 )
[LOG] Total clause computation time: 0.622419/2 sec (0.104278/0.104278 sec, 0.167638/0.167638 sec, 0.350503/0.350503 sec )
[LOG] Total clause minimization time: 1.94017/1 sec (0.218771/0.218771 sec, 0.490639/0.490639 sec, 1.23076/1.23076 sec )
[LOG] Total clause size reduction: 16922 --> 432 (1326 --> 12, 8684 --> 226, 6912 --> 194 )
[LOG] Average clause size reduction: 155.248 --> 3.9633 (189.429 --> 1.71429, 163.849 --> 4.26415, 141.061 --> 3.95918 )
[LOG] Overall execution time: 3.17785 sec CPU time.
[LOG] Overall execution time: 3 sec real time.
Synthesis time: 3.39 sec (Real time) / 3.04 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.09 sec (Real time) / 0.09 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 291 5 52 1 234
Raw AIGER output size: aag 586 2 52 1 529
=====================  demo-v17_5_REAL.aag =====================
[LOG] Relation determinization time: 3436.88 sec CPU time.
[LOG] Relation determinization time: 3443 sec real time.
[LOG] Final circuit size: 664 new AND gates.
[LOG] Size before ABC: 1043 AND gates.
[LOG] Size after ABC: 664 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 3399.64/3407 sec (370.029/371 sec, 1513.31/1517 sec, 1516.31/1519 sec )
[LOG] Nr of iterations: 230 (18, 125, 87 )
[LOG] Total clause computation time: 1117.89/1118 sec (345.774/345.774 sec, 587.91/587.91 sec, 184.202/184.202 sec )
[LOG] Total clause minimization time: 2280.09/2286 sec (23.8897/23.8897 sec, 924.677/924.677 sec, 1331.52/1331.52 sec )
[LOG] Total clause size reduction: 61368 --> 993 (6256 --> 38, 34472 --> 592, 20640 --> 363 )
[LOG] Average clause size reduction: 266.817 --> 4.31739 (347.556 --> 2.11111, 275.776 --> 4.736, 237.241 --> 4.17241 )
[LOG] Overall execution time: 3436.98 sec CPU time.
[LOG] Overall execution time: 3445 sec real time.
Synthesis time: 3444.07 sec (Real time) / 3376.07 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.23 sec (Real time) / 0.23 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.12 sec (Real time) / 0.12 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 486 5 91 1 390
Raw AIGER output size: aag 1150 2 91 1 1054
=====================  demo-v18_5_REAL.aag =====================
[LOG] Relation determinization time: 45.4443 sec CPU time.
[LOG] Relation determinization time: 46 sec real time.
[LOG] Final circuit size: 1767 new AND gates.
[LOG] Size before ABC: 2742 AND gates.
[LOG] Size after ABC: 1767 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 44.3132/45 sec (0.246427/0 sec, 1.88449/2 sec, 13.6509/14 sec, 28.5314/29 sec )
[LOG] Nr of iterations: 383 (12, 220, 111, 40 )
[LOG] Total clause computation time: 0.976333/1 sec (0.07371/0.07371 sec, 0.219365/0.219365 sec, 0.362316/0.362316 sec, 0.320942/0.320942 sec )
[LOG] Total clause minimization time: 43.1763/44 sec (0.152075/0.152075 sec, 1.61174/1.61174 sec, 13.2399/13.2399 sec, 28.1726/28.1726 sec )
[LOG] Total clause size reduction: 169287 --> 2659 (6347 --> 26, 105120 --> 1709, 43780 --> 747, 14040 --> 177 )
[LOG] Average clause size reduction: 442.003 --> 6.94256 (528.917 --> 2.16667, 477.818 --> 7.76818, 394.414 --> 6.72973, 351 --> 4.425 )
[LOG] Overall execution time: 45.4544 sec CPU time.
[LOG] Overall execution time: 46 sec real time.
Synthesis time: 46.01 sec (Real time) / 45.06 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.90 sec (Real time) / 0.89 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2.86 sec (Real time) / 2.82 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 727 7 133 1 587
Raw AIGER output size: aag 2494 3 133 1 2354
=====================  demo-v19_2_REAL.aag =====================
[LOG] Relation determinization time: 0.040732 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 68 new AND gates.
[LOG] Size before ABC: 104 AND gates.
[LOG] Size after ABC: 67 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.029226/0 sec (0.010394/0 sec, 0.018832/0 sec )
[LOG] Nr of iterations: 24 (5, 19 )
[LOG] Total clause computation time: 0.013248/0 sec (0.004022/0.004022 sec, 0.009226/0.009226 sec )
[LOG] Total clause minimization time: 0.012148/0 sec (0.004473/0.004473 sec, 0.007675/0.007675 sec )
[LOG] Total clause size reduction: 2582 --> 54 (656 --> 7, 1926 --> 47 )
[LOG] Average clause size reduction: 107.583 --> 2.25 (131.2 --> 1.4, 101.368 --> 2.47368 )
[LOG] Overall execution time: 0.043005 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.21 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 233 4 36 1 193
Raw AIGER output size: aag 300 2 36 1 261
=====================  demo-v19_5_REAL.aag =====================
[LOG] Relation determinization time: 0.141338 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 142 new AND gates.
[LOG] Size before ABC: 208 AND gates.
[LOG] Size after ABC: 141 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.08906/1 sec (0.033165/0 sec, 0.055895/1 sec )
[LOG] Nr of iterations: 44 (8, 36 )
[LOG] Total clause computation time: 0.035117/1 sec (0.01463/0.01463 sec, 0.020487/0.020487 sec )
[LOG] Total clause minimization time: 0.044885/0 sec (0.014072/0.014072 sec, 0.030813/0.030813 sec )
[LOG] Total clause size reduction: 8064 --> 122 (1904 --> 13, 6160 --> 109 )
[LOG] Average clause size reduction: 183.273 --> 2.77273 (238 --> 1.625, 171.111 --> 3.02778 )
[LOG] Overall execution time: 0.144482 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.32 sec (Real time) / 0.24 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 389 4 63 1 322
Raw AIGER output size: aag 530 2 63 1 464
=====================  demo-v20_2_REAL.aag =====================
[LOG] Relation determinization time: 0.136025 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 31 new AND gates.
[LOG] Size before ABC: 38 AND gates.
[LOG] Size after ABC: 29 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.090482/0 sec (0.028075/0 sec, 0.028626/0 sec, 0.033781/0 sec )
[LOG] Nr of iterations: 12 (1, 5, 6 )
[LOG] Total clause computation time: 0.038817/0 sec (0.019523/0.019523 sec, 0.008189/0.008189 sec, 0.011105/0.011105 sec )
[LOG] Total clause minimization time: 0.026736/0 sec (0/0 sec, 0.011859/0.011859 sec, 0.014877/0.014877 sec )
[LOG] Total clause size reduction: 2560 --> 22 (0 --> 0, 1240 --> 9, 1320 --> 13 )
[LOG] Average clause size reduction: 213.333 --> 1.83333 (0 --> 0, 248 --> 1.8, 220 --> 2.16667 )
[LOG] Overall execution time: 0.142799 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.30 sec (Real time) / 0.24 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.09 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1106 5 96 1 1005
Raw AIGER output size: aag 1135 2 96 1 1036
=====================  demo-v20_5_REAL.aag =====================
[LOG] Relation determinization time: 0.38512 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 78 new AND gates.
[LOG] Size before ABC: 105 AND gates.
[LOG] Size after ABC: 76 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.181877/0 sec (0.054432/0 sec, 0.060678/0 sec, 0.066767/0 sec )
[LOG] Nr of iterations: 12 (1, 4, 7 )
[LOG] Total clause computation time: 0.07921/0 sec (0.039379/0.039379 sec, 0.018514/0.018514 sec, 0.021317/0.021317 sec )
[LOG] Total clause minimization time: 0.052675/0 sec (0/0 sec, 0.024061/0.024061 sec, 0.028614/0.028614 sec )
[LOG] Total clause size reduction: 4161 --> 21 (0 --> 0, 1533 --> 6, 2628 --> 15 )
[LOG] Average clause size reduction: 346.75 --> 1.75 (0 --> 0, 383.25 --> 1.5, 375.429 --> 2.14286 )
[LOG] Overall execution time: 0.397924 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.56 sec (Real time) / 0.43 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.17 sec (Real time) / 0.17 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1865 5 168 1 1692
Raw AIGER output size: aag 1941 2 168 1 1770
=====================  demo-v21_2_REAL.aag =====================
[LOG] Relation determinization time: 0.108391 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 110 new AND gates.
[LOG] Size before ABC: 127 AND gates.
[LOG] Size after ABC: 110 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.093792/0 sec (0.018839/0 sec, 0.023606/0 sec, 0.023881/0 sec, 0.027466/0 sec )
[LOG] Nr of iterations: 37 (11, 6, 10, 10 )
[LOG] Total clause computation time: 0.038293/0 sec (0.005796/0.005796 sec, 0.010494/0.010494 sec, 0.010257/0.010257 sec, 0.011746/0.011746 sec )
[LOG] Total clause minimization time: 0.042914/0 sec (0.009372/0.009372 sec, 0.010257/0.010257 sec, 0.010619/0.010619 sec, 0.012666/0.012666 sec )
[LOG] Total clause size reduction: 7987 --> 51 (3020 --> 19, 1295 --> 6, 1980 --> 14, 1692 --> 12 )
[LOG] Average clause size reduction: 215.865 --> 1.37838 (274.545 --> 1.72727, 215.833 --> 1, 198 --> 1.4, 169.2 --> 1.2 )
[LOG] Overall execution time: 0.111365 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.27 sec (Real time) / 0.22 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 394 8 56 1 330
Raw AIGER output size: aag 504 4 56 1 440
=====================  demo-v21_5_REAL.aag =====================
[LOG] Relation determinization time: 0.640547 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 405 new AND gates.
[LOG] Size before ABC: 519 AND gates.
[LOG] Size after ABC: 405 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.541147/0 sec (0.08455/0 sec, 0.117073/0 sec, 0.167324/0 sec, 0.1722/0 sec )
[LOG] Nr of iterations: 172 (48, 45, 48, 31 )
[LOG] Total clause computation time: 0.205836/0 sec (0.026571/0.026571 sec, 0.041701/0.041701 sec, 0.067276/0.067276 sec, 0.070288/0.070288 sec )
[LOG] Total clause minimization time: 0.302256/0 sec (0.049797/0.049797 sec, 0.067228/0.067228 sec, 0.091222/0.091222 sec, 0.094009/0.094009 sec )
[LOG] Total clause size reduction: 65690 --> 337 (22090 --> 100, 17996 --> 95, 16544 --> 95, 9060 --> 47 )
[LOG] Average clause size reduction: 381.919 --> 1.9593 (460.208 --> 2.08333, 399.911 --> 2.11111, 344.667 --> 1.97917, 292.258 --> 1.51613 )
[LOG] Overall execution time: 0.645422 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.86 sec (Real time) / 0.75 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.20 sec (Real time) / 0.20 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.07 sec (Real time) / 0.06 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 598 8 98 1 492
Raw AIGER output size: aag 1003 4 98 1 897
=====================  demo-v22_2_REAL.aag =====================
[LOG] Relation determinization time: 0.140354 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 7 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.061528/0 sec (0.061528/0 sec )
[LOG] Nr of iterations: 10 (10 )
[LOG] Total clause computation time: 0.023235/0 sec (0.023235/0.023235 sec )
[LOG] Total clause minimization time: 0.027481/0 sec (0.027481/0.027481 sec )
[LOG] Total clause size reduction: 5472 --> 9 (5472 --> 9 )
[LOG] Average clause size reduction: 547.2 --> 0.9 (547.2 --> 0.9 )
[LOG] Overall execution time: 0.149777 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.31 sec (Real time) / 0.26 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.25 sec (Real time) / 0.25 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.10 sec (Real time) / 0.10 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1235 4 144 1 1087
Raw AIGER output size: aag 1242 3 144 1 1094
=====================  demo-v22_5_REAL.aag =====================
[LOG] Relation determinization time: 0.503657 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 14 new AND gates.
[LOG] Size before ABC: 18 AND gates.
[LOG] Size after ABC: 14 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.141111/0 sec (0.141111/0 sec )
[LOG] Nr of iterations: 16 (16 )
[LOG] Total clause computation time: 0.052437/0 sec (0.052437/0.052437 sec )
[LOG] Total clause minimization time: 0.066977/0 sec (0.066977/0.066977 sec )
[LOG] Total clause size reduction: 15330 --> 15 (15330 --> 15 )
[LOG] Average clause size reduction: 958.125 --> 0.9375 (958.125 --> 0.9375 )
[LOG] Overall execution time: 0.523663 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.68 sec (Real time) / 0.49 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.60 sec (Real time) / 0.60 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.51 sec (Real time) / 0.50 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2105 4 252 1 1849
Raw AIGER output size: aag 2119 3 252 1 1863
=====================  demo-v23_2_REAL.aag =====================
[LOG] Relation determinization time: 0.017859 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 2 AND gates.
[LOG] Size after ABC: 1 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.011383/0 sec (0.011383/0 sec )
[LOG] Nr of iterations: 3 (3 )
[LOG] Total clause computation time: 0.003935/0 sec (0.003935/0.003935 sec )
[LOG] Total clause minimization time: 0.005511/0 sec (0.005511/0.005511 sec )
[LOG] Total clause size reduction: 220 --> 2 (220 --> 2 )
[LOG] Average clause size reduction: 73.3333 --> 0.666667 (73.3333 --> 0.666667 )
[LOG] Overall execution time: 0.019663 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 257 2 36 1 219
Raw AIGER output size: aag 258 1 36 1 220
=====================  demo-v23_5_REAL.aag =====================
[LOG] Relation determinization time: 0.05105 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 5 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.028121/0 sec (0.028121/0 sec )
[LOG] Nr of iterations: 6 (6 )
[LOG] Total clause computation time: 0.010799/0 sec (0.010799/0.010799 sec )
[LOG] Total clause minimization time: 0.013191/0 sec (0.013191/0.013191 sec )
[LOG] Total clause size reduction: 910 --> 5 (910 --> 5 )
[LOG] Average clause size reduction: 151.667 --> 0.833333 (151.667 --> 0.833333 )
[LOG] Overall execution time: 0.054177 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 434 2 63 1 369
Raw AIGER output size: aag 439 1 63 1 374
=====================  demo-v24_2_REAL.aag =====================
[LOG] Relation determinization time: 0.562724 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 156 new AND gates.
[LOG] Size before ABC: 240 AND gates.
[LOG] Size after ABC: 156 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.343618/1 sec (0.133645/0 sec, 0.209973/1 sec )
[LOG] Nr of iterations: 76 (55, 21 )
[LOG] Total clause computation time: 0.124673/1 sec (0.045595/0.045595 sec, 0.079078/0.079078 sec )
[LOG] Total clause minimization time: 0.190271/0 sec (0.073462/0.073462 sec, 0.116809/0.116809 sec )
[LOG] Total clause size reduction: 45514 --> 165 (33534 --> 114, 11980 --> 51 )
[LOG] Average clause size reduction: 598.868 --> 2.17105 (609.709 --> 2.07273, 570.476 --> 2.42857 )
[LOG] Overall execution time: 0.573017 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.75 sec (Real time) / 0.55 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.32 sec (Real time) / 0.32 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.09 sec (Real time) / 0.08 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1371 8 160 1 1203
Raw AIGER output size: aag 1527 4 160 1 1359
=====================  demo-v24_5_REAL.aag =====================
[LOG] Relation determinization time: 3.70132 sec CPU time.
[LOG] Relation determinization time: 4 sec real time.
[LOG] Final circuit size: 327 new AND gates.
[LOG] Size before ABC: 521 AND gates.
[LOG] Size after ABC: 327 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 2.03634/2 sec (0.589072/1 sec, 1.44726/1 sec )
[LOG] Nr of iterations: 151 (127, 24 )
[LOG] Total clause computation time: 0.757066/1 sec (0.195026/0.195026 sec, 0.56204/0.56204 sec )
[LOG] Total clause minimization time: 1.19474/1 sec (0.35034/0.35034 sec, 0.844401/0.844401 sec )
[LOG] Total clause size reduction: 155152 --> 335 (131922 --> 280, 23230 --> 55 )
[LOG] Average clause size reduction: 1027.5 --> 2.21854 (1038.76 --> 2.20472, 967.917 --> 2.29167 )
[LOG] Overall execution time: 3.72654 sec CPU time.
[LOG] Overall execution time: 4 sec real time.
Synthesis time: 3.94 sec (Real time) / 3.00 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.69 sec (Real time) / 0.68 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.68 sec (Real time) / 0.67 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2343 8 280 1 2055
Raw AIGER output size: aag 2670 4 280 1 2382
=====================  factory_assembly_4x3_1_1errors.aag =====================
[LOG] Relation determinization time: 0.420026 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 197 new AND gates.
[LOG] Size before ABC: 283 AND gates.
[LOG] Size after ABC: 195 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.374174/0 sec (0.027842/0 sec, 0.029144/0 sec, 0.050777/0 sec, 0.00696/0 sec, 0.074905/0 sec, 0.070798/0 sec, 0.052219/0 sec, 0.061529/0 sec )
[LOG] Nr of iterations: 78 (4, 10, 33, 1, 15, 2, 9, 4 )
[LOG] Total clause computation time: 0.195297/0 sec (0.013776/0.013776 sec, 0.018182/0.018182 sec, 0.020672/0.020672 sec, 0.003729/0.003729 sec, 0.041607/0.041607 sec, 0.035259/0.035259 sec, 0.027859/0.027859 sec, 0.034213/0.034213 sec )
[LOG] Total clause minimization time: 0.154368/0 sec (0.011202/0.011202 sec, 0.008561/0.008561 sec, 0.027113/0.027113 sec, 0/0 sec, 0.029908/0.029908 sec, 0.03214/0.03214 sec, 0.021237/0.021237 sec, 0.024207/0.024207 sec )
[LOG] Total clause size reduction: 10604 --> 203 (492 --> 3, 1431 --> 21, 4896 --> 136, 0 --> 0, 2058 --> 28, 146 --> 0, 1152 --> 12, 429 --> 3 )
[LOG] Average clause size reduction: 135.949 --> 2.60256 (123 --> 0.75, 143.1 --> 2.1, 148.364 --> 4.12121, 0 --> 0, 137.2 --> 1.86667, 73 --> 0, 128 --> 1.33333, 107.25 --> 0.75 )
[LOG] Overall execution time: 0.422149 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.61 sec (Real time) / 0.53 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.16 sec (Real time) / 0.16 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 188 21 23 1 144
Raw AIGER output size: aag 383 13 23 1 341
=====================  factory_assembly_5x3_1_0errors.aag =====================
[LOG] Relation determinization time: 0.739673 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 161 new AND gates.
[LOG] Size before ABC: 220 AND gates.
[LOG] Size after ABC: 158 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.616464/0 sec (0.049785/0 sec, 0.045886/0 sec, 0.03654/0 sec, 0.059186/0 sec, 0.063464/0 sec, 0.065131/0 sec, 0.079274/0 sec, 0.075472/0 sec, 0.0711/0 sec, 0.070626/0 sec )
[LOG] Nr of iterations: 63 (5, 3, 2, 4, 2, 21, 4, 2, 11, 9 )
[LOG] Total clause computation time: 0.298617/0 sec (0.018776/0.018776 sec, 0.018672/0.018672 sec, 0.031794/0.031794 sec, 0.029823/0.029823 sec, 0.029177/0.029177 sec, 0.028136/0.028136 sec, 0.03888/0.03888 sec, 0.035092/0.035092 sec, 0.033431/0.033431 sec, 0.034836/0.034836 sec )
[LOG] Total clause minimization time: 0.273805/0 sec (0.026144/0.026144 sec, 0.022864/0.022864 sec, 0.000113/0.000113 sec, 0.025451/0.025451 sec, 0.03022/0.03022 sec, 0.03232/0.03232 sec, 0.035919/0.035919 sec, 0.036308/0.036308 sec, 0.033049/0.033049 sec, 0.031417/0.031417 sec )
[LOG] Total clause size reduction: 10516 --> 118 (944 --> 7, 462 --> 2, 228 --> 0, 600 --> 4, 197 --> 1, 3920 --> 64, 579 --> 3, 192 --> 0, 1890 --> 20, 1504 --> 17 )
[LOG] Average clause size reduction: 166.921 --> 1.87302 (188.8 --> 1.4, 154 --> 0.666667, 114 --> 0, 150 --> 1, 98.5 --> 0.5, 186.667 --> 3.04762, 144.75 --> 0.75, 96 --> 0, 171.818 --> 1.81818, 167.111 --> 1.88889 )
[LOG] Overall execution time: 0.742706 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.92 sec (Real time) / 0.80 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.14 sec (Real time) / 0.13 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 287 25 27 1 235
Raw AIGER output size: aag 445 15 27 1 396
=====================  factory_assembly_5x3_1_4errors.aag =====================
[LOG] Relation determinization time: 124.935 sec CPU time.
[LOG] Relation determinization time: 126 sec real time.
[LOG] Final circuit size: 1591 new AND gates.
[LOG] Size before ABC: 2114 AND gates.
[LOG] Size after ABC: 1590 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 123.857/123 sec (0.770456/1 sec, 3.40901/3 sec, 0.930929/1 sec, 1.40643/1 sec, 1.44914/2 sec, 13.8468/14 sec, 29.6792/29 sec, 30.8296/30 sec, 21.3823/22 sec, 20.1535/20 sec )
[LOG] Nr of iterations: 390 (23, 128, 2, 56, 17, 43, 62, 28, 19, 12 )
[LOG] Total clause computation time: 8.52149/8 sec (0.332176/0.332176 sec, 0.474697/0.474697 sec, 0.90844/0.90844 sec, 0.61086/0.61086 sec, 0.556797/0.556797 sec, 0.729837/0.729837 sec, 1.92013/1.92013 sec, 0.762942/0.762942 sec, 1.43395/1.43395 sec, 0.791666/0.791666 sec )
[LOG] Total clause minimization time: 115.028/115 sec (0.418015/0.418015 sec, 2.89993/2.89993 sec, 0.000303/0.000303 sec, 0.76756/0.76756 sec, 0.865232/0.865232 sec, 13.0786/13.0786 sec, 27.7189/27.7189 sec, 30.0321/30.0321 sec, 19.916/19.916 sec, 19.3311/19.3311 sec )
[LOG] Total clause size reduction: 89068 --> 1958 (5742 --> 93, 32512 --> 789, 253 --> 0, 12375 --> 356, 3552 --> 122, 9282 --> 205, 13298 --> 250, 5859 --> 60, 3852 --> 56, 2343 --> 27 )
[LOG] Average clause size reduction: 228.379 --> 5.02051 (249.652 --> 4.04348, 254 --> 6.16406, 126.5 --> 0, 220.982 --> 6.35714, 208.941 --> 7.17647, 215.86 --> 4.76744, 214.484 --> 4.03226, 209.25 --> 2.14286, 202.737 --> 2.94737, 195.25 --> 2.25 )
[LOG] Overall execution time: 124.941 sec CPU time.
[LOG] Overall execution time: 126 sec real time.
Synthesis time: 125.68 sec (Real time) / 124.38 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.56 sec (Real time) / 0.56 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 24.24 sec (Real time) / 24.13 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 312 28 30 1 254
Raw AIGER output size: aag 1902 18 30 1 1845
=====================  load_2c_comp_2_REAL.aag =====================
[LOG] Relation determinization time: 0.147287 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 10 new AND gates.
[LOG] Size before ABC: 58 AND gates.
[LOG] Size after ABC: 10 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.112944/1 sec (0.053171/0 sec, 0.059773/1 sec )
[LOG] Nr of iterations: 19 (14, 5 )
[LOG] Total clause computation time: 0.041034/0 sec (0.017874/0.017874 sec, 0.02316/0.02316 sec )
[LOG] Total clause minimization time: 0.05146/0 sec (0.024902/0.024902 sec, 0.026558/0.026558 sec )
[LOG] Total clause size reduction: 7115 --> 22 (5811 --> 18, 1304 --> 4 )
[LOG] Average clause size reduction: 374.474 --> 1.15789 (415.071 --> 1.28571, 260.8 --> 0.8 )
[LOG] Overall execution time: 0.154794 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.31 sec (Real time) / 0.25 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.15 sec (Real time) / 0.15 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1193 5 96 1 1092
Raw AIGER output size: aag 1203 3 96 1 1102
=====================  load_3c_comp_2_REAL.aag =====================
[LOG] Relation determinization time: 0.639609 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 62 new AND gates.
[LOG] Size before ABC: 104 AND gates.
[LOG] Size after ABC: 62 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.446242/1 sec (0.124337/0 sec, 0.145743/0 sec, 0.176162/1 sec )
[LOG] Nr of iterations: 38 (14, 9, 15 )
[LOG] Total clause computation time: 0.172973/1 sec (0.04812/0.04812 sec, 0.059815/0.059815 sec, 0.065038/0.065038 sec )
[LOG] Total clause minimization time: 0.213596/0 sec (0.05651/0.05651 sec, 0.065528/0.065528 sec, 0.091558/0.091558 sec )
[LOG] Total clause size reduction: 20022 --> 60 (9464 --> 17, 4496 --> 14, 6062 --> 29 )
[LOG] Average clause size reduction: 526.895 --> 1.57895 (676 --> 1.21429, 499.556 --> 1.55556, 404.133 --> 1.93333 )
[LOG] Overall execution time: 0.654729 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.82 sec (Real time) / 0.69 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.47 sec (Real time) / 0.47 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.21 sec (Real time) / 0.20 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2064 7 140 1 1917
Raw AIGER output size: aag 2126 4 140 1 1979
=====================  load_full_2_2_REAL.aag =====================
[LOG] Relation determinization time: 0.328095 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 38 new AND gates.
[LOG] Size before ABC: 71 AND gates.
[LOG] Size after ABC: 38 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.224865/0 sec (0.117729/0 sec, 0.107136/0 sec )
[LOG] Nr of iterations: 30 (21, 9 )
[LOG] Total clause computation time: 0.091208/0 sec (0.040025/0.040025 sec, 0.051183/0.051183 sec )
[LOG] Total clause minimization time: 0.104416/0 sec (0.062378/0.062378 sec, 0.042038/0.042038 sec )
[LOG] Total clause size reduction: 14568 --> 55 (10960 --> 46, 3608 --> 9 )
[LOG] Average clause size reduction: 485.6 --> 1.83333 (521.905 --> 2.19048, 400.889 --> 1 )
[LOG] Overall execution time: 0.342434 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.50 sec (Real time) / 0.44 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.46 sec (Real time) / 0.46 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.12 sec (Real time) / 0.11 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1658 5 152 1 1501
Raw AIGER output size: aag 1696 3 152 1 1539
=====================  load_full_3_2_REAL.aag =====================
[LOG] Relation determinization time: 1.23958 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 73 new AND gates.
[LOG] Size before ABC: 103 AND gates.
[LOG] Size after ABC: 73 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.800248/1 sec (0.243353/0 sec, 0.250784/1 sec, 0.306111/0 sec )
[LOG] Nr of iterations: 43 (20, 10, 13 )
[LOG] Total clause computation time: 0.290586/1 sec (0.081291/0.081291 sec, 0.100642/0.100642 sec, 0.108653/0.108653 sec )
[LOG] Total clause minimization time: 0.397189/0 sec (0.124615/0.124615 sec, 0.108394/0.108394 sec, 0.16418/0.16418 sec )
[LOG] Total clause size reduction: 38661 --> 78 (20634 --> 41, 8235 --> 16, 9792 --> 21 )
[LOG] Average clause size reduction: 899.093 --> 1.81395 (1031.7 --> 2.05, 823.5 --> 1.6, 753.231 --> 1.61538 )
[LOG] Overall execution time: 1.27748 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.46 sec (Real time) / 1.28 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 1.79 sec (Real time) / 1.78 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.29 sec (Real time) / 1.28 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 3459 7 296 1 3156
Raw AIGER output size: aag 3532 4 296 1 3229
=====================  ltl2dba_01_1_REAL.aag =====================
[LOG] Relation determinization time: 0.033092 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 8 AND gates.
[LOG] Size after ABC: 5 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.01555/0 sec (0.01555/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.005107/0 sec (0.005107/0.005107 sec )
[LOG] Total clause minimization time: 0.006816/0 sec (0.006816/0.006816 sec )
[LOG] Total clause size reduction: 250 --> 1 (250 --> 1 )
[LOG] Average clause size reduction: 125 --> 0.5 (125 --> 0.5 )
[LOG] Overall execution time: 0.035748 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.05 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 400 4 51 1 345
Raw AIGER output size: aag 405 3 51 1 350
=====================  ltl2dba_01_2_REAL.aag =====================
[LOG] Relation determinization time: 0.069877 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 8 AND gates.
[LOG] Size after ABC: 5 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.0279/0 sec (0.0279/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.00843/0 sec (0.00843/0.00843 sec )
[LOG] Total clause minimization time: 0.01449/0 sec (0.01449/0.01449 sec )
[LOG] Total clause size reduction: 324 --> 1 (324 --> 1 )
[LOG] Average clause size reduction: 162 --> 0.5 (162 --> 0.5 )
[LOG] Overall execution time: 0.073369 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.22 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.07 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.04 sec (Real time) / 0.03 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 521 4 68 1 449
Raw AIGER output size: aag 526 3 68 1 454
=====================  ltl2dba_02_1_REAL.aag =====================
[LOG] Relation determinization time: 5.01066 sec CPU time.
[LOG] Relation determinization time: 5 sec real time.
[LOG] Final circuit size: 25 new AND gates.
[LOG] Size before ABC: 56 AND gates.
[LOG] Size after ABC: 25 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.508117/0 sec (0.508117/0 sec )
[LOG] Nr of iterations: 11 (11 )
[LOG] Total clause computation time: 0.176802/0 sec (0.176802/0.176802 sec )
[LOG] Total clause minimization time: 0.261836/0 sec (0.261836/0.261836 sec )
[LOG] Total clause size reduction: 24190 --> 10 (24190 --> 10 )
[LOG] Average clause size reduction: 2199.09 --> 0.909091 (2199.09 --> 0.909091 )
[LOG] Overall execution time: 5.06708 sec CPU time.
[LOG] Overall execution time: 5 sec real time.
Synthesis time: 5.24 sec (Real time) / 4.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 1.24 sec (Real time) / 1.23 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 4.95 sec (Real time) / 4.92 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 4521 4 363 1 4154
Raw AIGER output size: aag 4546 3 363 1 4179
=====================  ltl2dba_02_2_REAL.aag =====================
[LOG] Relation determinization time: 20.9289 sec CPU time.
[LOG] Relation determinization time: 21 sec real time.
[LOG] Final circuit size: 26 new AND gates.
[LOG] Size before ABC: 54 AND gates.
[LOG] Size after ABC: 26 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 2.07784/2 sec (2.07784/2 sec )
[LOG] Nr of iterations: 13 (13 )
[LOG] Total clause computation time: 0.689594/1 sec (0.689594/0.689594 sec )
[LOG] Total clause minimization time: 1.25536/1 sec (1.25536/1.25536 sec )
[LOG] Total clause size reduction: 38100 --> 12 (38100 --> 12 )
[LOG] Average clause size reduction: 2930.77 --> 0.923077 (2930.77 --> 0.923077 )
[LOG] Overall execution time: 21.0225 sec CPU time.
[LOG] Overall execution time: 21 sec real time.
Synthesis time: 21.23 sec (Real time) / 17.02 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 1.92 sec (Real time) / 1.92 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 25.93 sec (Real time) / 25.81 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 5970 4 484 1 5482
Raw AIGER output size: aag 5996 3 484 1 5508
=====================  ltl2dba_03_1_REAL.aag =====================
[LOG] Relation determinization time: 0.056379 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 11 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.024454/0 sec (0.024454/0 sec )
[LOG] Nr of iterations: 6 (6 )
[LOG] Total clause computation time: 0.00926/0 sec (0.00926/0.00926 sec )
[LOG] Total clause minimization time: 0.009561/0 sec (0.009561/0.009561 sec )
[LOG] Total clause size reduction: 1975 --> 5 (1975 --> 5 )
[LOG] Average clause size reduction: 329.167 --> 0.833333 (329.167 --> 0.833333 )
[LOG] Overall execution time: 0.061108 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.22 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.06 sec (Real time) / 0.05 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 567 4 87 1 476
Raw AIGER output size: aag 578 3 87 1 487
=====================  ltl2dba_03_2_REAL.aag =====================
[LOG] Relation determinization time: 0.13699 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 32 AND gates.
[LOG] Size after ABC: 11 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.045104/0 sec (0.045104/0 sec )
[LOG] Nr of iterations: 10 (10 )
[LOG] Total clause computation time: 0.019276/0 sec (0.019276/0.019276 sec )
[LOG] Total clause minimization time: 0.017286/0 sec (0.017286/0.017286 sec )
[LOG] Total clause size reduction: 4716 --> 9 (4716 --> 9 )
[LOG] Average clause size reduction: 471.6 --> 0.9 (471.6 --> 0.9 )
[LOG] Overall execution time: 0.143738 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.30 sec (Real time) / 0.22 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.10 sec (Real time) / 0.10 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.19 sec (Real time) / 0.18 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 749 4 116 1 629
Raw AIGER output size: aag 760 3 116 1 640
=====================  ltl2dba_04_2_REAL.aag =====================
[LOG] Relation determinization time: 0.05462 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 6 new AND gates.
[LOG] Size before ABC: 18 AND gates.
[LOG] Size after ABC: 6 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.02601/0 sec (0.02601/0 sec )
[LOG] Nr of iterations: 5 (5 )
[LOG] Total clause computation time: 0.012681/0 sec (0.012681/0.012681 sec )
[LOG] Total clause minimization time: 0.009538/0 sec (0.009538/0.009538 sec )
[LOG] Total clause size reduction: 1288 --> 4 (1288 --> 4 )
[LOG] Average clause size reduction: 257.6 --> 0.8 (257.6 --> 0.8 )
[LOG] Overall execution time: 0.057764 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 446 4 60 1 382
Raw AIGER output size: aag 452 3 60 1 388
=====================  ltl2dba_05_2_REAL.aag =====================
[LOG] Relation determinization time: 0.150496 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 44 AND gates.
[LOG] Size after ABC: 9 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.050045/0 sec (0.050045/0 sec )
[LOG] Nr of iterations: 5 (5 )
[LOG] Total clause computation time: 0.025324/0 sec (0.025324/0.025324 sec )
[LOG] Total clause minimization time: 0.017163/0 sec (0.017163/0.017163 sec )
[LOG] Total clause size reduction: 2192 --> 4 (2192 --> 4 )
[LOG] Average clause size reduction: 438.4 --> 0.8 (438.4 --> 0.8 )
[LOG] Overall execution time: 0.155701 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.31 sec (Real time) / 0.24 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.11 sec (Real time) / 0.11 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.19 sec (Real time) / 0.18 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 776 5 88 1 683
Raw AIGER output size: aag 785 4 88 1 692
=====================  ltl2dba_06_2_REAL.aag =====================
[LOG] Relation determinization time: 0.301089 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 20 AND gates.
[LOG] Size after ABC: 11 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.067809/0 sec (0.067809/0 sec )
[LOG] Nr of iterations: 8 (8 )
[LOG] Total clause computation time: 0.032281/0 sec (0.032281/0.032281 sec )
[LOG] Total clause minimization time: 0.025785/0 sec (0.025785/0.025785 sec )
[LOG] Total clause size reduction: 4305 --> 7 (4305 --> 7 )
[LOG] Average clause size reduction: 538.125 --> 0.875 (538.125 --> 0.875 )
[LOG] Overall execution time: 0.308799 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.46 sec (Real time) / 0.31 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.12 sec (Real time) / 0.12 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.21 sec (Real time) / 0.19 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 856 5 128 1 723
Raw AIGER output size: aag 867 4 128 1 734
=====================  ltl2dba_07_2_REAL.aag =====================
[LOG] Relation determinization time: 8.2579 sec CPU time.
[LOG] Relation determinization time: 8 sec real time.
[LOG] Final circuit size: 30 new AND gates.
[LOG] Size before ABC: 78 AND gates.
[LOG] Size after ABC: 30 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.41657/1 sec (1.41657/1 sec )
[LOG] Nr of iterations: 22 (22 )
[LOG] Total clause computation time: 0.920325/1 sec (0.920325/0.920325 sec )
[LOG] Total clause minimization time: 0.428967/0 sec (0.428967/0.428967 sec )
[LOG] Total clause size reduction: 49539 --> 21 (49539 --> 21 )
[LOG] Average clause size reduction: 2251.77 --> 0.954545 (2251.77 --> 0.954545 )
[LOG] Overall execution time: 8.29583 sec CPU time.
[LOG] Overall execution time: 8 sec real time.
Synthesis time: 8.48 sec (Real time) / 6.56 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.61 sec (Real time) / 0.60 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2.93 sec (Real time) / 2.90 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2814 8 304 1 2502
Raw AIGER output size: aag 2844 7 304 1 2532
=====================  ltl2dba_08_2_REAL.aag =====================
[LOG] Relation determinization time: 0.160971 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 18 new AND gates.
[LOG] Size before ABC: 34 AND gates.
[LOG] Size after ABC: 18 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.053925/0 sec (0.053925/0 sec )
[LOG] Nr of iterations: 10 (10 )
[LOG] Total clause computation time: 0.023634/0 sec (0.023634/0.023634 sec )
[LOG] Total clause minimization time: 0.022314/0 sec (0.022314/0.022314 sec )
[LOG] Total clause size reduction: 4500 --> 9 (4500 --> 9 )
[LOG] Average clause size reduction: 450 --> 0.9 (450 --> 0.9 )
[LOG] Overall execution time: 0.167029 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.32 sec (Real time) / 0.24 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.12 sec (Real time) / 0.12 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 802 6 108 1 688
Raw AIGER output size: aag 820 5 108 1 706
=====================  ltl2dba_09_2_REAL.aag =====================
[LOG] Relation determinization time: 0.014017 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 4 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.007264/0 sec (0.007264/0 sec )
[LOG] Nr of iterations: 3 (3 )
[LOG] Total clause computation time: 0.002215/0 sec (0.002215/0.002215 sec )
[LOG] Total clause minimization time: 0.003352/0 sec (0.003352/0.003352 sec )
[LOG] Total clause size reduction: 332 --> 2 (332 --> 2 )
[LOG] Average clause size reduction: 110.667 --> 0.666667 (110.667 --> 0.666667 )
[LOG] Overall execution time: 0.015753 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 242 4 44 1 194
Raw AIGER output size: aag 246 3 44 1 199
=====================  ltl2dba_10_2_REAL.aag =====================
[LOG] Relation determinization time: 0.029522 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 8 AND gates.
[LOG] Size after ABC: 4 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.01432/0 sec (0.01432/0 sec )
[LOG] Nr of iterations: 3 (3 )
[LOG] Total clause computation time: 0.005362/0 sec (0.005362/0.005362 sec )
[LOG] Total clause minimization time: 0.006137/0 sec (0.006137/0.006137 sec )
[LOG] Total clause size reduction: 470 --> 2 (470 --> 2 )
[LOG] Average clause size reduction: 156.667 --> 0.666667 (156.667 --> 0.666667 )
[LOG] Overall execution time: 0.032099 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 341 3 52 1 286
Raw AIGER output size: aag 345 2 52 1 291
=====================  ltl2dba_11_2_REAL.aag =====================
[LOG] Relation determinization time: 0.35737 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 20 new AND gates.
[LOG] Size before ABC: 53 AND gates.
[LOG] Size after ABC: 20 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.100921/0 sec (0.100921/0 sec )
[LOG] Nr of iterations: 10 (10 )
[LOG] Total clause computation time: 0.041098/0 sec (0.041098/0.041098 sec )
[LOG] Total clause minimization time: 0.04824/0 sec (0.04824/0.04824 sec )
[LOG] Total clause size reduction: 5607 --> 11 (5607 --> 11 )
[LOG] Average clause size reduction: 560.7 --> 1.1 (560.7 --> 1.1 )
[LOG] Overall execution time: 0.365273 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.51 sec (Real time) / 0.36 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.16 sec (Real time) / 0.15 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.19 sec (Real time) / 0.18 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1043 3 116 1 924
Raw AIGER output size: aag 1063 2 116 1 944
=====================  ltl2dba_12_2_REAL.aag =====================
[LOG] Relation determinization time: 0.112254 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 10 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 9 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.039439/0 sec (0.039439/0 sec )
[LOG] Nr of iterations: 5 (5 )
[LOG] Total clause computation time: 0.016286/0 sec (0.016286/0.016286 sec )
[LOG] Total clause minimization time: 0.018108/0 sec (0.018108/0.018108 sec )
[LOG] Total clause size reduction: 1172 --> 4 (1172 --> 4 )
[LOG] Average clause size reduction: 234.4 --> 0.8 (234.4 --> 0.8 )
[LOG] Overall execution time: 0.115783 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.26 sec (Real time) / 0.19 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.05 sec (Real time) / 0.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 523 3 68 1 452
Raw AIGER output size: aag 532 2 68 1 462
=====================  ltl2dba_13_2_REAL.aag =====================
[LOG] Relation determinization time: 0.134529 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 18 AND gates.
[LOG] Size after ABC: 11 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.051294/0 sec (0.051294/0 sec )
[LOG] Nr of iterations: 5 (5 )
[LOG] Total clause computation time: 0.023984/0 sec (0.023984/0.023984 sec )
[LOG] Total clause minimization time: 0.019255/0 sec (0.019255/0.019255 sec )
[LOG] Total clause size reduction: 2568 --> 4 (2568 --> 4 )
[LOG] Average clause size reduction: 513.6 --> 0.8 (513.6 --> 0.8 )
[LOG] Overall execution time: 0.14153 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.29 sec (Real time) / 0.21 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.13 sec (Real time) / 0.13 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 914 4 108 1 802
Raw AIGER output size: aag 925 3 108 1 813
=====================  ltl2dba_14_2_REAL.aag =====================
[LOG] Relation determinization time: 0.057967 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 4 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 4 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.027764/0 sec (0.027764/0 sec )
[LOG] Nr of iterations: 5 (5 )
[LOG] Total clause computation time: 0.012975/0 sec (0.012975/0.012975 sec )
[LOG] Total clause minimization time: 0.011114/0 sec (0.011114/0.011114 sec )
[LOG] Total clause size reduction: 1216 --> 4 (1216 --> 4 )
[LOG] Average clause size reduction: 243.2 --> 0.8 (243.2 --> 0.8 )
[LOG] Overall execution time: 0.060851 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.21 sec (Real time) / 0.17 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 428 4 60 1 364
Raw AIGER output size: aag 432 3 60 1 368
=====================  ltl2dba_16_2_REAL.aag =====================
[LOG] Relation determinization time: 0.129514 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 8 new AND gates.
[LOG] Size before ABC: 12 AND gates.
[LOG] Size after ABC: 7 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.052291/1 sec (0.052291/1 sec )
[LOG] Nr of iterations: 4 (4 )
[LOG] Total clause computation time: 0.023001/1 sec (0.023001/0.023001 sec )
[LOG] Total clause minimization time: 0.020684/0 sec (0.020684/0.020684 sec )
[LOG] Total clause size reduction: 1776 --> 3 (1776 --> 3 )
[LOG] Average clause size reduction: 444 --> 0.75 (444 --> 0.75 )
[LOG] Overall execution time: 0.135607 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.29 sec (Real time) / 0.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.14 sec (Real time) / 0.14 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.17 sec (Real time) / 0.16 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 951 3 96 1 852
Raw AIGER output size: aag 958 2 96 1 860
=====================  ltl2dba_17_2_REAL.aag =====================
[LOG] Relation determinization time: 0.769162 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 10 new AND gates.
[LOG] Size before ABC: 37 AND gates.
[LOG] Size after ABC: 9 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.128831/0 sec (0.128831/0 sec )
[LOG] Nr of iterations: 14 (14 )
[LOG] Total clause computation time: 0.05659/0 sec (0.05659/0.05659 sec )
[LOG] Total clause minimization time: 0.053129/0 sec (0.053129/0.053129 sec )
[LOG] Total clause size reduction: 14144 --> 13 (14144 --> 13 )
[LOG] Average clause size reduction: 1010.29 --> 0.928571 (1010.29 --> 0.928571 )
[LOG] Overall execution time: 0.783644 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.93 sec (Real time) / 0.70 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.36 sec (Real time) / 0.36 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.15 sec (Real time) / 0.14 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1658 3 188 1 1467
Raw AIGER output size: aag 1667 2 188 1 1477
=====================  ltl2dba_18_2_REAL.aag =====================
[LOG] Relation determinization time: 0.168823 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 10 new AND gates.
[LOG] Size before ABC: 16 AND gates.
[LOG] Size after ABC: 10 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.059543/0 sec (0.059543/0 sec )
[LOG] Nr of iterations: 4 (4 )
[LOG] Total clause computation time: 0.025149/0 sec (0.025149/0.025149 sec )
[LOG] Total clause minimization time: 0.024568/0 sec (0.024568/0.024568 sec )
[LOG] Total clause size reduction: 2070 --> 3 (2070 --> 3 )
[LOG] Average clause size reduction: 517.5 --> 0.75 (517.5 --> 0.75 )
[LOG] Overall execution time: 0.176371 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.33 sec (Real time) / 0.26 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.16 sec (Real time) / 0.16 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.14 sec (Real time) / 0.14 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1075 4 104 1 967
Raw AIGER output size: aag 1085 3 104 1 977
=====================  ltl2dba_19_2_REAL.aag =====================
[LOG] Relation determinization time: 0.280532 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 2 AND gates.
[LOG] Size after ABC: 1 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.057117/0 sec (0.057117/0 sec )
[LOG] Nr of iterations: 3 (3 )
[LOG] Total clause computation time: 0.02148/0 sec (0.02148/0.02148 sec )
[LOG] Total clause minimization time: 0.026076/0 sec (0.026076/0.026076 sec )
[LOG] Total clause size reduction: 1030 --> 2 (1030 --> 2 )
[LOG] Average clause size reduction: 343.333 --> 0.666667 (343.333 --> 0.666667 )
[LOG] Overall execution time: 0.288656 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.45 sec (Real time) / 0.34 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.10 sec (Real time) / 0.10 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.22 sec (Real time) / 0.20 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 795 3 132 1 660
Raw AIGER output size: aag 796 2 132 1 661
=====================  ltl2dba_20_2_REAL.aag =====================
[LOG] Relation determinization time: 0.22372 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 10 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 10 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.069401/0 sec (0.069401/0 sec )
[LOG] Nr of iterations: 4 (4 )
[LOG] Total clause computation time: 0.030231/0 sec (0.030231/0.030231 sec )
[LOG] Total clause minimization time: 0.028184/0 sec (0.028184/0.028184 sec )
[LOG] Total clause size reduction: 2370 --> 3 (2370 --> 3 )
[LOG] Average clause size reduction: 592.5 --> 0.75 (592.5 --> 0.75 )
[LOG] Overall execution time: 0.231924 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.38 sec (Real time) / 0.28 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.18 sec (Real time) / 0.18 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.21 sec (Real time) / 0.21 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1178 5 108 1 1065
Raw AIGER output size: aag 1188 4 108 1 1075
=====================  ltl2dpa_01_2_REAL.aag =====================
[LOG] Relation determinization time: 0.464845 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 33 new AND gates.
[LOG] Size before ABC: 91 AND gates.
[LOG] Size after ABC: 33 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.283552/1 sec (0.072866/0 sec, 0.114416/0 sec, 0.09627/1 sec )
[LOG] Nr of iterations: 31 (10, 13, 8 )
[LOG] Total clause computation time: 0.112851/0 sec (0.025586/0.025586 sec, 0.048004/0.048004 sec, 0.039261/0.039261 sec )
[LOG] Total clause minimization time: 0.131837/1 sec (0.033735/0.033735 sec, 0.052608/0.052608 sec, 0.045494/0.045494 sec )
[LOG] Total clause size reduction: 17515 --> 59 (6714 --> 16, 7224 --> 33, 3577 --> 10 )
[LOG] Average clause size reduction: 565 --> 1.90323 (671.4 --> 1.6, 555.692 --> 2.53846, 447.125 --> 1.25 )
[LOG] Overall execution time: 0.476242 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.63 sec (Real time) / 0.48 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.19 sec (Real time) / 0.18 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1297 4 172 1 1121
Raw AIGER output size: aag 1330 1 172 1 1154
=====================  ltl2dpa_02_2_REAL.aag =====================
[LOG] Relation determinization time: 0.07929 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 25 new AND gates.
[LOG] Size before ABC: 38 AND gates.
[LOG] Size after ABC: 24 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.058098/0 sec (0.019639/0 sec, 0.038459/0 sec )
[LOG] Nr of iterations: 11 (7, 4 )
[LOG] Total clause computation time: 0.024682/0 sec (0.007037/0.007037 sec, 0.017645/0.017645 sec )
[LOG] Total clause minimization time: 0.026627/0 sec (0.009252/0.009252 sec, 0.017375/0.017375 sec )
[LOG] Total clause size reduction: 2337 --> 15 (1560 --> 12, 777 --> 3 )
[LOG] Average clause size reduction: 212.455 --> 1.36364 (222.857 --> 1.71429, 194.25 --> 0.75 )
[LOG] Overall execution time: 0.082172 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.24 sec (Real time) / 0.17 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 385 4 60 1 321
Raw AIGER output size: aag 409 2 60 1 346
=====================  ltl2dpa_03_2_REAL.aag =====================
[LOG] Relation determinization time: 200.139 sec CPU time.
[LOG] Relation determinization time: 201 sec real time.
[LOG] Final circuit size: 512 new AND gates.
[LOG] Size before ABC: 753 AND gates.
[LOG] Size after ABC: 512 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 184.939/185 sec (2.80616/2 sec, 86.4607/87 sec, 95.6723/96 sec )
[LOG] Nr of iterations: 173 (11, 69, 93 )
[LOG] Total clause computation time: 11.2836/8 sec (0.520984/0.520984 sec, 3.07371/3.07371 sec, 7.68889/7.68889 sec )
[LOG] Total clause minimization time: 173.212/176 sec (2.1857/2.1857 sec, 83.2274/83.2274 sec, 87.7986/87.7986 sec )
[LOG] Total clause size reduction: 182752 --> 549 (13600 --> 20, 77520 --> 190, 91632 --> 339 )
[LOG] Average clause size reduction: 1056.37 --> 3.17341 (1236.36 --> 1.81818, 1123.48 --> 2.75362, 985.29 --> 3.64516 )
[LOG] Overall execution time: 200.185 sec CPU time.
[LOG] Overall execution time: 201 sec real time.
Synthesis time: 200.89 sec (Real time) / 192.74 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.50 sec (Real time) / 0.50 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.30 sec (Real time) / 0.29 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2212 6 280 1 1926
Raw AIGER output size: aag 2724 3 280 1 2438
=====================  ltl2dpa_04_2_REAL.aag =====================
[LOG] Relation determinization time: 0.048105 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 36 AND gates.
[LOG] Size after ABC: 6 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.035718/0 sec (0.011887/0 sec, 0.023831/0 sec )
[LOG] Nr of iterations: 15 (10, 5 )
[LOG] Total clause computation time: 0.015542/0 sec (0.003365/0.003365 sec, 0.012177/0.012177 sec )
[LOG] Total clause minimization time: 0.015356/0 sec (0.006155/0.006155 sec, 0.009201/0.009201 sec )
[LOG] Total clause size reduction: 2232 --> 23 (1548 --> 19, 684 --> 4 )
[LOG] Average clause size reduction: 148.8 --> 1.53333 (154.8 --> 1.9, 136.8 --> 0.8 )
[LOG] Overall execution time: 0.050247 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 289 4 48 1 237
Raw AIGER output size: aag 295 2 48 1 244
=====================  ltl2dpa_05_2_REAL.aag =====================
[LOG] Relation determinization time: 0.030403 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 25 AND gates.
[LOG] Size after ABC: 10 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.022202/1 sec (0.009046/1 sec, 0.013156/0 sec )
[LOG] Nr of iterations: 11 (8, 3 )
[LOG] Total clause computation time: 0.008819/1 sec (0.003207/0.003207 sec, 0.005612/0.005612 sec )
[LOG] Total clause minimization time: 0.009198/0 sec (0.003776/0.003776 sec, 0.005422/0.005422 sec )
[LOG] Total clause size reduction: 1690 --> 14 (1316 --> 12, 374 --> 2 )
[LOG] Average clause size reduction: 153.636 --> 1.27273 (164.5 --> 1.5, 124.667 --> 0.666667 )
[LOG] Overall execution time: 0.032287 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 281 4 52 1 225
Raw AIGER output size: aag 291 2 52 1 236
=====================  ltl2dpa_06_2_REAL.aag =====================
[LOG] Relation determinization time: 0.039059 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 21 new AND gates.
[LOG] Size before ABC: 35 AND gates.
[LOG] Size after ABC: 21 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.028196/0 sec (0.011025/0 sec, 0.017171/0 sec )
[LOG] Nr of iterations: 14 (10, 4 )
[LOG] Total clause computation time: 0.011545/0 sec (0.003596/0.003596 sec, 0.007949/0.007949 sec )
[LOG] Total clause minimization time: 0.0125/0 sec (0.005108/0.005108 sec, 0.007392/0.007392 sec )
[LOG] Total clause size reduction: 1941 --> 19 (1458 --> 16, 483 --> 3 )
[LOG] Average clause size reduction: 138.643 --> 1.35714 (145.8 --> 1.6, 120.75 --> 0.75 )
[LOG] Overall execution time: 0.041143 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 240 5 44 1 191
Raw AIGER output size: aag 261 3 44 1 212
=====================  ltl2dpa_07_2_REAL.aag =====================
[LOG] Relation determinization time: 0.07831 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 16 new AND gates.
[LOG] Size before ABC: 27 AND gates.
[LOG] Size after ABC: 15 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.057886/0 sec (0.023309/0 sec, 0.034577/0 sec )
[LOG] Nr of iterations: 10 (8, 2 )
[LOG] Total clause computation time: 0.021713/0 sec (0.007032/0.007032 sec, 0.014681/0.014681 sec )
[LOG] Total clause minimization time: 0.029679/0 sec (0.013022/0.013022 sec, 0.016657/0.016657 sec )
[LOG] Total clause size reduction: 2111 --> 14 (1848 --> 12, 263 --> 2 )
[LOG] Average clause size reduction: 211.1 --> 1.4 (231 --> 1.5, 131.5 --> 1 )
[LOG] Overall execution time: 0.081088 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.24 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 391 5 60 1 326
Raw AIGER output size: aag 406 3 60 1 342
=====================  ltl2dpa_08_2_REAL.aag =====================
[LOG] Relation determinization time: 0.093146 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 14 new AND gates.
[LOG] Size before ABC: 29 AND gates.
[LOG] Size after ABC: 13 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.061091/1 sec (0.021067/1 sec, 0.040024/0 sec )
[LOG] Nr of iterations: 13 (7, 6 )
[LOG] Total clause computation time: 0.02425/0 sec (0.006967/0.006967 sec, 0.017283/0.017283 sec )
[LOG] Total clause minimization time: 0.029815/0 sec (0.010363/0.010363 sec, 0.019452/0.019452 sec )
[LOG] Total clause size reduction: 3042 --> 17 (1662 --> 10, 1380 --> 7 )
[LOG] Average clause size reduction: 234 --> 1.30769 (237.429 --> 1.42857, 230 --> 1.16667 )
[LOG] Overall execution time: 0.096287 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.24 sec (Real time) / 0.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 406 4 68 1 334
Raw AIGER output size: aag 419 2 68 1 348
=====================  ltl2dpa_09_2_REAL.aag =====================
[LOG] Relation determinization time: 0.083468 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 28 AND gates.
[LOG] Size after ABC: 15 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.061318/0 sec (0.02379/0 sec, 0.037528/0 sec )
[LOG] Nr of iterations: 11 (6, 5 )
[LOG] Total clause computation time: 0.024168/0 sec (0.007833/0.007833 sec, 0.016335/0.016335 sec )
[LOG] Total clause minimization time: 0.030596/0 sec (0.012514/0.012514 sec, 0.018082/0.018082 sec )
[LOG] Total clause size reduction: 2390 --> 13 (1330 --> 8, 1060 --> 5 )
[LOG] Average clause size reduction: 217.273 --> 1.18182 (221.667 --> 1.33333, 212 --> 1 )
[LOG] Overall execution time: 0.086067 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.23 sec (Real time) / 0.17 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 393 5 60 1 328
Raw AIGER output size: aag 408 3 60 1 343
=====================  ltl2dpa_10_2_REAL.aag =====================
[LOG] Relation determinization time: 0.825252 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 28 new AND gates.
[LOG] Size before ABC: 122 AND gates.
[LOG] Size after ABC: 27 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.427509/0 sec (0.095872/0 sec, 0.187944/0 sec, 0.143693/0 sec )
[LOG] Nr of iterations: 31 (9, 17, 5 )
[LOG] Total clause computation time: 0.159024/0 sec (0.033105/0.033105 sec, 0.073886/0.073886 sec, 0.052033/0.052033 sec )
[LOG] Total clause minimization time: 0.212599/0 sec (0.046137/0.046137 sec, 0.093573/0.093573 sec, 0.072889/0.072889 sec )
[LOG] Total clause size reduction: 25716 --> 60 (8504 --> 17, 14112 --> 37, 3100 --> 6 )
[LOG] Average clause size reduction: 829.548 --> 1.93548 (944.889 --> 1.88889, 830.118 --> 2.17647, 620 --> 1.2 )
[LOG] Overall execution time: 0.841457 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.01 sec (Real time) / 0.76 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.27 sec (Real time) / 0.26 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1745 5 236 1 1504
Raw AIGER output size: aag 1772 2 236 1 1532
=====================  ltl2dpa_11_2_REAL.aag =====================
[LOG] Relation determinization time: 0.102086 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 52 new AND gates.
[LOG] Size before ABC: 74 AND gates.
[LOG] Size after ABC: 52 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.072506/0 sec (0.022333/0 sec, 0.050173/0 sec )
[LOG] Nr of iterations: 22 (8, 14 )
[LOG] Total clause computation time: 0.028634/0 sec (0.007405/0.007405 sec, 0.021229/0.021229 sec )
[LOG] Total clause minimization time: 0.035904/0 sec (0.011319/0.011319 sec, 0.024585/0.024585 sec )
[LOG] Total clause size reduction: 5427 --> 50 (1904 --> 10, 3523 --> 40 )
[LOG] Average clause size reduction: 246.682 --> 2.27273 (238 --> 1.25, 251.643 --> 2.85714 )
[LOG] Overall execution time: 0.105125 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.27 sec (Real time) / 0.21 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 410 5 68 1 337
Raw AIGER output size: aag 462 3 68 1 389
=====================  ltl2dpa_12_2_REAL.aag =====================
[LOG] Relation determinization time: 1.32668 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 116 new AND gates.
[LOG] Size before ABC: 272 AND gates.
[LOG] Size after ABC: 116 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.938371/1 sec (0.114788/1 sec, 0.293202/0 sec, 0.209739/0 sec, 0.320642/0 sec )
[LOG] Nr of iterations: 85 (15, 33, 24, 13 )
[LOG] Total clause computation time: 0.358608/0 sec (0.037429/0.037429 sec, 0.087435/0.087435 sec, 0.079438/0.079438 sec, 0.154306/0.154306 sec )
[LOG] Total clause minimization time: 0.496539/1 sec (0.057787/0.057787 sec, 0.181826/0.181826 sec, 0.111867/0.111867 sec, 0.145059/0.145059 sec )
[LOG] Total clause size reduction: 69346 --> 184 (15092 --> 24, 27456 --> 96, 17618 --> 39, 9180 --> 25 )
[LOG] Average clause size reduction: 815.835 --> 2.16471 (1006.13 --> 1.6, 832 --> 2.90909, 734.083 --> 1.625, 706.154 --> 1.92308 )
[LOG] Overall execution time: 1.34375 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 1.53 sec (Real time) / 1.19 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.28 sec (Real time) / 0.28 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.09 sec (Real time) / 0.09 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1699 6 228 1 1465
Raw AIGER output size: aag 1815 2 228 1 1581
=====================  ltl2dpa_13_2_REAL.aag =====================
[LOG] Relation determinization time: 3.50894 sec CPU time.
[LOG] Relation determinization time: 4 sec real time.
[LOG] Final circuit size: 599 new AND gates.
[LOG] Size before ABC: 966 AND gates.
[LOG] Size after ABC: 599 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 2.0293/2 sec (0.369961/0 sec, 0.599436/0 sec, 1.05991/2 sec )
[LOG] Nr of iterations: 181 (57, 55, 69 )
[LOG] Total clause computation time: 0.595844/0 sec (0.080418/0.080418 sec, 0.184852/0.184852 sec, 0.330574/0.330574 sec )
[LOG] Total clause minimization time: 1.30011/1 sec (0.253033/0.253033 sec, 0.374756/0.374756 sec, 0.672322/0.672322 sec )
[LOG] Total clause size reduction: 222982 --> 589 (73304 --> 187, 70254 --> 132, 79424 --> 270 )
[LOG] Average clause size reduction: 1231.94 --> 3.25414 (1286.04 --> 3.2807, 1277.35 --> 2.4, 1151.07 --> 3.91304 )
[LOG] Overall execution time: 3.54551 sec CPU time.
[LOG] Overall execution time: 4 sec real time.
Synthesis time: 3.80 sec (Real time) / 2.89 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.92 sec (Real time) / 0.91 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2.42 sec (Real time) / 2.41 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2851 5 376 1 2470
Raw AIGER output size: aag 3450 2 376 1 3069
=====================  ltl2dpa_14_2_REAL.aag =====================
[LOG] Relation determinization time: 0.500719 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 26 new AND gates.
[LOG] Size before ABC: 114 AND gates.
[LOG] Size after ABC: 25 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.311419/0 sec (0.079883/0 sec, 0.116756/0 sec, 0.11478/0 sec )
[LOG] Nr of iterations: 32 (13, 13, 6 )
[LOG] Total clause computation time: 0.121376/0 sec (0.028634/0.028634 sec, 0.045168/0.045168 sec, 0.047574/0.047574 sec )
[LOG] Total clause minimization time: 0.147996/0 sec (0.037792/0.037792 sec, 0.057206/0.057206 sec, 0.052998/0.052998 sec )
[LOG] Total clause size reduction: 24914 --> 61 (12024 --> 23, 9420 --> 30, 3470 --> 8 )
[LOG] Average clause size reduction: 778.562 --> 1.90625 (924.923 --> 1.76923, 724.615 --> 2.30769, 578.333 --> 1.33333 )
[LOG] Overall execution time: 0.514463 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.67 sec (Real time) / 0.57 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.23 sec (Real time) / 0.23 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1566 4 216 1 1346
Raw AIGER output size: aag 1591 1 216 1 1372
=====================  ltl2dpa_15_2_REAL.aag =====================
[LOG] Relation determinization time: 0.08671 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 22 new AND gates.
[LOG] Size before ABC: 45 AND gates.
[LOG] Size after ABC: 22 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.061286/0 sec (0.021624/0 sec, 0.039662/0 sec )
[LOG] Nr of iterations: 16 (9, 7 )
[LOG] Total clause computation time: 0.025087/0 sec (0.008721/0.008721 sec, 0.016366/0.016366 sec )
[LOG] Total clause minimization time: 0.029329/0 sec (0.009341/0.009341 sec, 0.019988/0.019988 sec )
[LOG] Total clause size reduction: 3760 --> 27 (2152 --> 12, 1608 --> 15 )
[LOG] Average clause size reduction: 235 --> 1.6875 (239.111 --> 1.33333, 229.714 --> 2.14286 )
[LOG] Overall execution time: 0.089908 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.24 sec (Real time) / 0.19 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.05 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 404 4 68 1 332
Raw AIGER output size: aag 426 2 68 1 354
=====================  ltl2dpa_16_2_REAL.aag =====================
[LOG] Relation determinization time: 0.15826 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 26 new AND gates.
[LOG] Size before ABC: 53 AND gates.
[LOG] Size after ABC: 26 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.095511/0 sec (0.029956/0 sec, 0.065555/0 sec )
[LOG] Nr of iterations: 16 (8, 8 )
[LOG] Total clause computation time: 0.040343/0 sec (0.0105/0.0105 sec, 0.029843/0.029843 sec )
[LOG] Total clause minimization time: 0.042938/0 sec (0.012954/0.012954 sec, 0.029984/0.029984 sec )
[LOG] Total clause size reduction: 5187 --> 22 (2597 --> 11, 2590 --> 11 )
[LOG] Average clause size reduction: 324.188 --> 1.375 (324.625 --> 1.375, 323.75 --> 1.375 )
[LOG] Overall execution time: 0.162942 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.31 sec (Real time) / 0.26 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.07 sec (Real time) / 0.06 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 615 5 84 1 526
Raw AIGER output size: aag 641 3 84 1 552
=====================  ltl2dpa_17_2_REAL.aag =====================
[LOG] Relation determinization time: 3.04555 sec CPU time.
[LOG] Relation determinization time: 3 sec real time.
[LOG] Final circuit size: 131 new AND gates.
[LOG] Size before ABC: 297 AND gates.
[LOG] Size after ABC: 131 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.02028/1 sec (0.243087/0 sec, 0.777193/1 sec )
[LOG] Nr of iterations: 47 (9, 38 )
[LOG] Total clause computation time: 0.43205/0 sec (0.085835/0.085835 sec, 0.346215/0.346215 sec )
[LOG] Total clause minimization time: 0.501137/1 sec (0.12205/0.12205 sec, 0.379087/0.379087 sec )
[LOG] Total clause size reduction: 104228 --> 88 (18536 --> 14, 85692 --> 74 )
[LOG] Average clause size reduction: 2217.62 --> 1.87234 (2059.56 --> 1.55556, 2255.05 --> 1.94737 )
[LOG] Overall execution time: 3.07241 sec CPU time.
[LOG] Overall execution time: 3 sec real time.
Synthesis time: 3.27 sec (Real time) / 2.50 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.63 sec (Real time) / 0.62 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.84 sec (Real time) / 0.83 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2673 5 272 1 2396
Raw AIGER output size: aag 2804 3 272 1 2527
=====================  ltl2dpa_18_2_REAL.aag =====================
[LOG] Relation determinization time: 28.5968 sec CPU time.
[LOG] Relation determinization time: 29 sec real time.
[LOG] Final circuit size: 82 new AND gates.
[LOG] Size before ABC: 145 AND gates.
[LOG] Size after ABC: 82 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 25.295/25 sec (0.489415/0 sec, 24.8056/25 sec )
[LOG] Nr of iterations: 28 (10, 18 )
[LOG] Total clause computation time: 0.617125/0 sec (0.237661/0.237661 sec, 0.379464/0.379464 sec )
[LOG] Total clause minimization time: 24.5401/24 sec (0.1921/0.1921 sec, 24.348/24.348 sec )
[LOG] Total clause size reduction: 93687 --> 42 (32436 --> 13, 61251 --> 29 )
[LOG] Average clause size reduction: 3345.96 --> 1.5 (3243.6 --> 1.3, 3402.83 --> 1.61111 )
[LOG] Overall execution time: 28.6416 sec CPU time.
[LOG] Overall execution time: 29 sec real time.
Synthesis time: 28.88 sec (Real time) / 27.49 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 1.41 sec (Real time) / 1.40 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.54 sec (Real time) / 1.52 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 4211 5 340 1 3866
Raw AIGER output size: aag 4293 3 340 1 3948
=====================  moving_obstacle_8x8_0glitches.aag =====================
[LOG] Relation determinization time: 51.4777 sec CPU time.
[LOG] Relation determinization time: 51 sec real time.
[LOG] Final circuit size: 823 new AND gates.
[LOG] Size before ABC: 916 AND gates.
[LOG] Size after ABC: 823 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 50.2559/50 sec (4.64553/4 sec, 14.1775/15 sec, 8.27697/8 sec, 22.0984/22 sec, 1.05744/1 sec )
[LOG] Nr of iterations: 181 (41, 65, 30, 42, 3 )
[LOG] Total clause computation time: 2.89484/2 sec (0.571703/0.571703 sec, 0.402147/0.402147 sec, 0.692377/0.692377 sec, 0.537234/0.537234 sec, 0.691378/0.691378 sec )
[LOG] Total clause minimization time: 47.1543/48 sec (4.03913/4.03913 sec, 13.7331/13.7331 sec, 7.54094/7.54094 sec, 21.5083/21.5083 sec, 0.332849/0.332849 sec )
[LOG] Total clause size reduction: 58627 --> 687 (13400 --> 142, 21376 --> 293, 9628 --> 96, 13571 --> 154, 652 --> 2 )
[LOG] Average clause size reduction: 323.906 --> 3.79558 (326.829 --> 3.46341, 328.862 --> 4.50769, 320.933 --> 3.2, 323.119 --> 3.66667, 217.333 --> 0.666667 )
[LOG] Overall execution time: 51.486 sec CPU time.
[LOG] Overall execution time: 51 sec real time.
Synthesis time: 51.87 sec (Real time) / 51.38 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.24 sec (Real time) / 0.23 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 18.47 sec (Real time) / 18.35 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 342 17 19 1 306
Raw AIGER output size: aag 1165 12 19 1 1129
=====================  moving_obstacle_16x16_3glitches.aag =====================
Synthesis time: 10000.05 sec (Real time) / 9942.72 sec (User CPU time)
Timeout: 1
=====================  driver_a8y.aag =====================
[LOG] Relation determinization time: 6.37793 sec CPU time.
[LOG] Relation determinization time: 7 sec real time.
[LOG] Final circuit size: 155 new AND gates.
[LOG] Size before ABC: 198 AND gates.
[LOG] Size after ABC: 79 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 6.10929/7 sec (0.119216/1 sec, 0.171987/0 sec, 0.112391/0 sec, 0.106219/0 sec, 0.065445/0 sec, 0.106845/0 sec, 0.105245/0 sec, 0.105069/0 sec, 0.107895/0 sec, 0.04373/0 sec, 0.065578/1 sec, 0.118364/0 sec, 0.105175/0 sec, 0.103997/0 sec, 0.116758/0 sec, 0.111926/0 sec, 0.110319/0 sec, 0.104224/0 sec, 0.062155/0 sec, 0.117276/0 sec, 0.110609/1 sec, 0.078996/0 sec, 0.113545/0 sec, 0.057691/0 sec, 0.056826/0 sec, 0.061262/0 sec, 0.060426/0 sec, 0.056781/0 sec, 0.060332/0 sec, 0.057998/0 sec, 0.060007/0 sec, 0.055374/0 sec, 0.054447/0 sec, 0.056636/0 sec, 0.058302/1 sec, 0.059749/0 sec, 0.057885/0 sec, 0.060188/0 sec, 0.058423/0 sec, 0.061358/0 sec, 0.061423/0 sec, 0.058163/0 sec, 0.062001/0 sec, 0.057894/0 sec, 0.061788/0 sec, 0.057024/0 sec, 0.057898/0 sec, 0.057055/0 sec, 0.057267/0 sec, 0.058345/0 sec, 0.060799/1 sec, 0.059872/0 sec, 0.057726/0 sec, 0.05826/0 sec, 0.057624/0 sec, 0.058314/0 sec, 0.05526/0 sec, 0.059342/0 sec, 0.060846/0 sec, 0.062643/0 sec, 0.062227/0 sec, 0.057085/0 sec, 0.060863/0 sec, 0.060988/0 sec, 0.060303/0 sec, 0.059173/0 sec, 0.060648/1 sec, 0.058721/0 sec, 0.059807/0 sec, 0.059671/0 sec, 0.061335/0 sec, 0.058353/0 sec, 0.060922/0 sec, 0.108916/0 sec, 0.060778/0 sec, 0.1049/0 sec, 0.101312/0 sec, 0.106845/0 sec, 0.107691/0 sec, 0.100068/1 sec, 0.102487/0 sec )
[LOG] Nr of iterations: 133 (3, 15, 2, 2, 1, 2, 2, 2, 2, 1, 1, 2, 2, 2, 2, 2, 2, 2, 1, 7, 4, 2, 7, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 1, 2, 2, 2, 2, 2, 2 )
[LOG] Total clause computation time: 3.54374/5 sec (0.047262/0.047262 sec, 0.058423/0.058423 sec, 0.047331/0.047331 sec, 0.044165/0.044165 sec, 0.049971/0.049971 sec, 0.045227/0.045227 sec, 0.044608/0.044608 sec, 0.045109/0.045109 sec, 0.047015/0.047015 sec, 0.027238/0.027238 sec, 0.049282/0.049282 sec, 0.049019/0.049019 sec, 0.044972/0.044972 sec, 0.043032/0.043032 sec, 0.048578/0.048578 sec, 0.051086/0.051086 sec, 0.043334/0.043334 sec, 0.043886/0.043886 sec, 0.0457/0.0457 sec, 0.037463/0.037463 sec, 0.046738/0.046738 sec, 0.044181/0.044181 sec, 0.045777/0.045777 sec, 0.040738/0.040738 sec, 0.040044/0.040044 sec, 0.044278/0.044278 sec, 0.043525/0.043525 sec, 0.041232/0.041232 sec, 0.043405/0.043405 sec, 0.041387/0.041387 sec, 0.043935/0.043935 sec, 0.04052/0.04052 sec, 0.03964/0.03964 sec, 0.040576/0.040576 sec, 0.042228/0.042228 sec, 0.043609/0.043609 sec, 0.041034/0.041034 sec, 0.043706/0.043706 sec, 0.042254/0.042254 sec, 0.044848/0.044848 sec, 0.044575/0.044575 sec, 0.041887/0.041887 sec, 0.045022/0.045022 sec, 0.040887/0.040887 sec, 0.044548/0.044548 sec, 0.041603/0.041603 sec, 0.04194/0.04194 sec, 0.041147/0.041147 sec, 0.041318/0.041318 sec, 0.041617/0.041617 sec, 0.04481/0.04481 sec, 0.04427/0.04427 sec, 0.041681/0.041681 sec, 0.041188/0.041188 sec, 0.042033/0.042033 sec, 0.042933/0.042933 sec, 0.040739/0.040739 sec, 0.042306/0.042306 sec, 0.044261/0.044261 sec, 0.045997/0.045997 sec, 0.046513/0.046513 sec, 0.041594/0.041594 sec, 0.043973/0.043973 sec, 0.044429/0.044429 sec, 0.043439/0.043439 sec, 0.043531/0.043531 sec, 0.044619/0.044619 sec, 0.043178/0.043178 sec, 0.043897/0.043897 sec, 0.043596/0.043596 sec, 0.044414/0.044414 sec, 0.041949/0.041949 sec, 0.04405/0.04405 sec, 0.046268/0.046268 sec, 0.044067/0.044067 sec, 0.04423/0.04423 sec, 0.042652/0.042652 sec, 0.044612/0.044612 sec, 0.045982/0.045982 sec, 0.042006/0.042006 sec, 0.043624/0.043624 sec )
[LOG] Total clause minimization time: 1.24057/1 sec (0.050713/0.050713 sec, 0.095761/0.095761 sec, 0.048189/0.048189 sec, 0.046517/0.046517 sec, 0/0 sec, 0.045677/0.045677 sec, 0.044809/0.044809 sec, 0.043796/0.043796 sec, 0.044145/0.044145 sec, 0/0 sec, 0/0 sec, 0.052641/0.052641 sec, 0.043605/0.043605 sec, 0.045076/0.045076 sec, 0.051433/0.051433 sec, 0.0443/0.0443 sec, 0.050447/0.050447 sec, 0.043659/0.043659 sec, 0/0 sec, 0.062633/0.062633 sec, 0.048399/0.048399 sec, 0.018342/0.018342 sec, 0.050792/0.050792 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.04601/0.04601 sec, 0/0 sec, 0.044004/0.044004 sec, 0.042187/0.042187 sec, 0.046096/0.046096 sec, 0.046034/0.046034 sec, 0.042104/0.042104 sec, 0.043202/0.043202 sec )
[LOG] Total clause size reduction: 87601 --> 69 (4872 --> 2, 27370 --> 34, 1954 --> 0, 1953 --> 0, 0 --> 0, 1951 --> 0, 1950 --> 0, 1949 --> 0, 1948 --> 0, 0 --> 0, 0 --> 0, 1862 --> 0, 1861 --> 0, 1860 --> 0, 1859 --> 0, 1858 --> 0, 1857 --> 0, 1856 --> 0, 0 --> 0, 8178 --> 16, 4077 --> 3, 1358 --> 0, 8142 --> 12, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1287 --> 1, 0 --> 0, 1271 --> 0, 1270 --> 0, 1269 --> 0, 1264 --> 0, 1263 --> 0, 1262 --> 1 )
[LOG] Average clause size reduction: 658.654 --> 0.518797 (1624 --> 0.666667, 1824.67 --> 2.26667, 977 --> 0, 976.5 --> 0, 0 --> 0, 975.5 --> 0, 975 --> 0, 974.5 --> 0, 974 --> 0, 0 --> 0, 0 --> 0, 931 --> 0, 930.5 --> 0, 930 --> 0, 929.5 --> 0, 929 --> 0, 928.5 --> 0, 928 --> 0, 0 --> 0, 1168.29 --> 2.28571, 1019.25 --> 0.75, 679 --> 0, 1163.14 --> 1.71429, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 643.5 --> 0.5, 0 --> 0, 635.5 --> 0, 635 --> 0, 634.5 --> 0, 632 --> 0, 631.5 --> 0, 631 --> 0.5 )
[LOG] Overall execution time: 6.39323 sec CPU time.
[LOG] Overall execution time: 7 sec real time.
Synthesis time: 6.56 sec (Real time) / 6.40 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.25 sec (Real time) / 0.25 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.40 sec (Real time) / 0.39 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2449 180 327 1 1942
Raw AIGER output size: aag 2528 98 327 1 2097
=====================  driver_b8y.aag =====================
[LOG] Relation determinization time: 4.71094 sec CPU time.
[LOG] Relation determinization time: 5 sec real time.
[LOG] Final circuit size: 519 new AND gates.
[LOG] Size before ABC: 727 AND gates.
[LOG] Size after ABC: 444 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 4.49723/4 sec (0.132302/0 sec, 0.106114/0 sec, 0.095003/0 sec, 0.092323/0 sec, 0.094826/0 sec, 0.093405/0 sec, 0.08936/0 sec, 0.091498/0 sec, 0.092759/1 sec, 0.036064/0 sec, 0.089644/0 sec, 0.074663/0 sec, 0.08512/0 sec, 0.088753/0 sec, 0.075436/0 sec, 0.095563/0 sec, 0.032534/0 sec, 0.036173/0 sec, 0.032669/0 sec, 0.033612/0 sec, 0.036332/0 sec, 0.035498/0 sec, 0.036187/0 sec, 0.032314/0 sec, 0.032288/0 sec, 0.032223/0 sec, 0.03313/1 sec, 0.032935/0 sec, 0.03801/0 sec, 0.03339/0 sec, 0.032912/0 sec, 0.033576/0 sec, 0.033086/0 sec, 0.032254/0 sec, 0.034785/0 sec, 0.036871/0 sec, 0.032344/0 sec, 0.035987/0 sec, 0.037395/0 sec, 0.032884/0 sec, 0.036393/0 sec, 0.037902/0 sec, 0.034258/0 sec, 0.033351/0 sec, 0.036029/0 sec, 0.033766/0 sec, 0.037998/0 sec, 0.036205/0 sec, 0.034024/0 sec, 0.081958/0 sec, 0.088149/1 sec, 0.092025/0 sec, 0.04879/0 sec, 0.085267/0 sec, 0.088494/0 sec, 0.087784/0 sec, 0.091322/0 sec, 0.056839/0 sec, 0.035091/0 sec, 0.03669/0 sec, 0.034948/0 sec, 0.035894/0 sec, 0.038108/0 sec, 0.034073/0 sec, 0.032718/0 sec, 0.038767/0 sec, 0.032732/0 sec, 0.034503/0 sec, 0.033061/0 sec, 0.037011/1 sec, 0.037727/0 sec, 0.03491/0 sec, 0.037987/0 sec, 0.033745/0 sec, 0.037987/0 sec, 0.057978/0 sec, 0.119257/0 sec, 0.179027/0 sec, 0.079071/0 sec, 0.11243/0 sec, 0.050739/0 sec )
[LOG] Nr of iterations: 204 (9, 8, 2, 2, 2, 2, 2, 2, 2, 1, 2, 2, 2, 2, 2, 3, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 2, 2, 1, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 11, 66, 2, 12, 1 )
[LOG] Total clause computation time: 2.30974/1 sec (0.046492/0.046492 sec, 0.044706/0.044706 sec, 0.038748/0.038748 sec, 0.037513/0.037513 sec, 0.038402/0.038402 sec, 0.037225/0.037225 sec, 0.036692/0.036692 sec, 0.037119/0.037119 sec, 0.038268/0.038268 sec, 0.02267/0.02267 sec, 0.037939/0.037939 sec, 0.041598/0.041598 sec, 0.036275/0.036275 sec, 0.036996/0.036996 sec, 0.039425/0.039425 sec, 0.03752/0.03752 sec, 0.019009/0.019009 sec, 0.023001/0.023001 sec, 0.019615/0.019615 sec, 0.020583/0.020583 sec, 0.022901/0.022901 sec, 0.021438/0.021438 sec, 0.022401/0.022401 sec, 0.01903/0.01903 sec, 0.019282/0.019282 sec, 0.019153/0.019153 sec, 0.019026/0.019026 sec, 0.019284/0.019284 sec, 0.024115/0.024115 sec, 0.020278/0.020278 sec, 0.019354/0.019354 sec, 0.019632/0.019632 sec, 0.019951/0.019951 sec, 0.019196/0.019196 sec, 0.021525/0.021525 sec, 0.023618/0.023618 sec, 0.01914/0.01914 sec, 0.023095/0.023095 sec, 0.023751/0.023751 sec, 0.019785/0.019785 sec, 0.02308/0.02308 sec, 0.02382/0.02382 sec, 0.020894/0.020894 sec, 0.020149/0.020149 sec, 0.023249/0.023249 sec, 0.020442/0.020442 sec, 0.025595/0.025595 sec, 0.023001/0.023001 sec, 0.020587/0.020587 sec, 0.036758/0.036758 sec, 0.037757/0.037757 sec, 0.039025/0.039025 sec, 0.034614/0.034614 sec, 0.036088/0.036088 sec, 0.038192/0.038192 sec, 0.037457/0.037457 sec, 0.039245/0.039245 sec, 0.043466/0.043466 sec, 0.020938/0.020938 sec, 0.023771/0.023771 sec, 0.021934/0.021934 sec, 0.022096/0.022096 sec, 0.024568/0.024568 sec, 0.020374/0.020374 sec, 0.019394/0.019394 sec, 0.025151/0.025151 sec, 0.019684/0.019684 sec, 0.021032/0.021032 sec, 0.020193/0.020193 sec, 0.023535/0.023535 sec, 0.023649/0.023649 sec, 0.021039/0.021039 sec, 0.023624/0.023624 sec, 0.019733/0.019733 sec, 0.024534/0.024534 sec, 0.044235/0.044235 sec, 0.045335/0.045335 sec, 0.08195/0.08195 sec, 0.035752/0.035752 sec, 0.039987/0.039987 sec, 0.038064/0.038064 sec )
[LOG] Total clause minimization time: 1.09112/1 sec (0.070346/0.070346 sec, 0.04733/0.04733 sec, 0.042948/0.042948 sec, 0.041085/0.041085 sec, 0.042274/0.042274 sec, 0.041999/0.041999 sec, 0.038169/0.038169 sec, 0.039999/0.039999 sec, 0.040896/0.040896 sec, 0/0 sec, 0.038109/0.038109 sec, 0.019026/0.019026 sec, 0.0359/0.0359 sec, 0.038304/0.038304 sec, 0.022639/0.022639 sec, 0.044365/0.044365 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.032138/0.032138 sec, 0.037352/0.037352 sec, 0.039747/0.039747 sec, 0/0 sec, 0.036111/0.036111 sec, 0.036865/0.036865 sec, 0.037102/0.037102 sec, 0.03901/0.03901 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.060585/0.060585 sec, 0.079372/0.079372 sec, 0.0301/0.0301 sec, 0.059345/0.059345 sec, 0/0 sec )
[LOG] Total clause size reduction: 158557 --> 151 (13944 --> 25, 12194 --> 7, 1741 --> 0, 1740 --> 0, 1739 --> 0, 1738 --> 0, 1737 --> 0, 1736 --> 0, 1732 --> 2, 0 --> 0, 1730 --> 0, 1729 --> 0, 1728 --> 0, 1727 --> 0, 1726 --> 0, 3450 --> 2, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1608 --> 0, 1607 --> 0, 1606 --> 0, 0 --> 0, 1604 --> 0, 1603 --> 0, 1602 --> 0, 1601 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 11180 --> 27, 72410 --> 65, 1113 --> 0, 12232 --> 23, 0 --> 0 )
[LOG] Average clause size reduction: 777.24 --> 0.740196 (1549.33 --> 2.77778, 1524.25 --> 0.875, 870.5 --> 0, 870 --> 0, 869.5 --> 0, 869 --> 0, 868.5 --> 0, 868 --> 0, 866 --> 1, 0 --> 0, 865 --> 0, 864.5 --> 0, 864 --> 0, 863.5 --> 0, 863 --> 0, 1150 --> 0.666667, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 804 --> 0, 803.5 --> 0, 803 --> 0, 0 --> 0, 802 --> 0, 801.5 --> 0, 801 --> 0, 800.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1016.36 --> 2.45455, 1097.12 --> 0.984848, 556.5 --> 0, 1019.33 --> 1.91667, 0 --> 0 )
[LOG] Overall execution time: 4.72287 sec CPU time.
[LOG] Overall execution time: 5 sec real time.
Synthesis time: 4.93 sec (Real time) / 4.73 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.40 sec (Real time) / 0.40 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.59 sec (Real time) / 0.57 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2041 179 241 1 1621
Raw AIGER output size: aag 2485 98 241 1 2140
=====================  driver_c8y.aag =====================
[LOG] Relation determinization time: 0.477155 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 82 new AND gates.
[LOG] Size before ABC: 103 AND gates.
[LOG] Size after ABC: 62 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.449423/0 sec (0.036659/0 sec, 0.035241/0 sec, 0.024511/0 sec, 0.035998/0 sec, 0.009486/0 sec, 0.009426/0 sec, 0.008868/0 sec, 0.008921/0 sec, 0.009555/0 sec, 0.009445/0 sec, 0.017433/0 sec, 0.008962/0 sec, 0.009173/0 sec, 0.009385/0 sec, 0.009912/0 sec, 0.009269/0 sec, 0.008746/0 sec, 0.009652/0 sec, 0.019489/0 sec, 0.037336/0 sec, 0.036453/0 sec, 0.02457/0 sec, 0.038512/0 sec, 0.022421/0 sec )
[LOG] Nr of iterations: 46 (4, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 6, 6, 2, 6, 1 )
[LOG] Total clause computation time: 0.231496/0 sec (0.012848/0.012848 sec, 0.015066/0.015066 sec, 0.014986/0.014986 sec, 0.015314/0.015314 sec, 0.005264/0.005264 sec, 0.005178/0.005178 sec, 0.004473/0.004473 sec, 0.004633/0.004633 sec, 0.005078/0.005078 sec, 0.005283/0.005283 sec, 0.013263/0.013263 sec, 0.004769/0.004769 sec, 0.005046/0.005046 sec, 0.005182/0.005182 sec, 0.005825/0.005825 sec, 0.004992/0.004992 sec, 0.004592/0.004592 sec, 0.005524/0.005524 sec, 0.015308/0.015308 sec, 0.013501/0.013501 sec, 0.016351/0.016351 sec, 0.015443/0.015443 sec, 0.015581/0.015581 sec, 0.017996/0.017996 sec )
[LOG] Total clause minimization time: 0.115514/0 sec (0.018857/0.018857 sec, 0.015727/0.015727 sec, 0.005306/0.005306 sec, 0.016314/0.016314 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.019631/0.019631 sec, 0.015885/0.015885 sec, 0.005118/0.005118 sec, 0.018676/0.018676 sec, 0/0 sec )
[LOG] Total clause size reduction: 9756 --> 43 (1830 --> 9, 609 --> 0, 608 --> 0, 604 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1925 --> 16, 1905 --> 5, 380 --> 0, 1895 --> 12, 0 --> 0 )
[LOG] Average clause size reduction: 212.087 --> 0.934783 (457.5 --> 2.25, 304.5 --> 0, 304 --> 0, 302 --> 0.5, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 320.833 --> 2.66667, 317.5 --> 0.833333, 190 --> 0, 315.833 --> 2, 0 --> 0 )
[LOG] Overall execution time: 0.481384 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.63 sec (Real time) / 0.58 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.15 sec (Real time) / 0.15 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 720 52 80 1 588
Raw AIGER output size: aag 782 28 80 1 670
=====================  driver_d8y.aag =====================
[LOG] Relation determinization time: 0.363254 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 163 new AND gates.
[LOG] Size before ABC: 224 AND gates.
[LOG] Size after ABC: 142 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.342906/0 sec (0.02764/0 sec, 0.027299/0 sec, 0.026779/0 sec, 0.015249/0 sec, 0.006941/0 sec, 0.006924/0 sec, 0.006262/0 sec, 0.006352/0 sec, 0.006469/0 sec, 0.007173/0 sec, 0.012752/0 sec, 0.006848/0 sec, 0.006682/0 sec, 0.006802/0 sec, 0.006769/0 sec, 0.006714/0 sec, 0.006617/0 sec, 0.006452/0 sec, 0.013866/0 sec, 0.030996/0 sec, 0.034293/0 sec, 0.018652/0 sec, 0.029505/0 sec, 0.01887/0 sec )
[LOG] Nr of iterations: 66 (3, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 10, 22, 2, 7, 1 )
[LOG] Total clause computation time: 0.176423/0 sec (0.010002/0.010002 sec, 0.013629/0.013629 sec, 0.013672/0.013672 sec, 0.006306/0.006306 sec, 0.003905/0.003905 sec, 0.003832/0.003832 sec, 0.003237/0.003237 sec, 0.003324/0.003324 sec, 0.003423/0.003423 sec, 0.004055/0.004055 sec, 0.009761/0.009761 sec, 0.003763/0.003763 sec, 0.003654/0.003654 sec, 0.003792/0.003792 sec, 0.003782/0.003782 sec, 0.003589/0.003589 sec, 0.003624/0.003624 sec, 0.003498/0.003498 sec, 0.010796/0.010796 sec, 0.010483/0.010483 sec, 0.014252/0.014252 sec, 0.01155/0.01155 sec, 0.012928/0.012928 sec, 0.015566/0.015566 sec )
[LOG] Total clause minimization time: 0.091682/0 sec (0.013843/0.013843 sec, 0.010616/0.010616 sec, 0.010057/0.010057 sec, 0.005707/0.005707 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.017428/0.017428 sec, 0.016728/0.016728 sec, 0.003884/0.003884 sec, 0.013419/0.013419 sec, 0/0 sec )
[LOG] Total clause size reduction: 12445 --> 71 (932 --> 8, 465 --> 0, 464 --> 0, 460 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 2493 --> 27, 5733 --> 21, 272 --> 0, 1626 --> 14, 0 --> 0 )
[LOG] Average clause size reduction: 188.561 --> 1.07576 (310.667 --> 2.66667, 232.5 --> 0, 232 --> 0, 230 --> 0.5, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 249.3 --> 2.7, 260.591 --> 0.954545, 136 --> 0, 232.286 --> 2, 0 --> 0 )
[LOG] Overall execution time: 0.366526 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.52 sec (Real time) / 0.46 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.08 sec (Real time) / 0.07 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 536 40 56 1 440
Raw AIGER output size: aag 678 16 56 1 603
