{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 22 10:28:46 2013 " "Info: Processing started: Fri Nov 22 10:28:46 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off lab11 -c lab11 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off lab11 -c lab11 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "E:/lab11/lab11.bdf" "" { Schematic "E:/lab11/lab11.bdf" { { 496 -64 104 512 "CLK" "" } } } } { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "CLK register register inst11 inst8 420.17 MHz Internal " "Info: Clock \"CLK\" Internal fmax is restricted to 420.17 MHz between source register \"inst11\" and destination register \"inst8\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.38 ns " "Info: fmax restricted to clock pin edge rate 2.38 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.820 ns + Longest register register " "Info: + Longest register to register delay is 0.820 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst11 1 REG LCFF_X29_Y30_N3 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X29_Y30_N3; Fanout = 4; REG Node = 'inst11'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst11 } "NODE_NAME" } } { "E:/lab11/lab11.bdf" "" { Schematic "E:/lab11/lab11.bdf" { { 264 536 600 344 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.316 ns) + CELL(0.420 ns) 0.736 ns inst8~0 2 COMB LCCOMB_X29_Y30_N0 1 " "Info: 2: + IC(0.316 ns) + CELL(0.420 ns) = 0.736 ns; Loc. = LCCOMB_X29_Y30_N0; Fanout = 1; COMB Node = 'inst8~0'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.736 ns" { inst11 inst8~0 } "NODE_NAME" } } { "E:/lab11/lab11.bdf" "" { Schematic "E:/lab11/lab11.bdf" { { 264 280 344 344 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.820 ns inst8 3 REG LCFF_X29_Y30_N1 3 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.820 ns; Loc. = LCFF_X29_Y30_N1; Fanout = 3; REG Node = 'inst8'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { inst8~0 inst8 } "NODE_NAME" } } { "E:/lab11/lab11.bdf" "" { Schematic "E:/lab11/lab11.bdf" { { 264 280 344 344 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.504 ns ( 61.46 % ) " "Info: Total cell delay = 0.504 ns ( 61.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.316 ns ( 38.54 % ) " "Info: Total interconnect delay = 0.316 ns ( 38.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.820 ns" { inst11 inst8~0 inst8 } "NODE_NAME" } } { "c:/prg/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/prg/altera/91/quartus/bin/Technology_Viewer.qrui" "0.820 ns" { inst11 {} inst8~0 {} inst8 {} } { 0.000ns 0.316ns 0.000ns } { 0.000ns 0.420ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.681 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 2.681 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "E:/lab11/lab11.bdf" "" { Schematic "E:/lab11/lab11.bdf" { { 496 -64 104 512 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLK~clkctrl 2 COMB CLKCTRL_G3 3 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 3; COMB Node = 'CLK~clkctrl'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "E:/lab11/lab11.bdf" "" { Schematic "E:/lab11/lab11.bdf" { { 496 -64 104 512 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.027 ns) + CELL(0.537 ns) 2.681 ns inst8 3 REG LCFF_X29_Y30_N1 3 " "Info: 3: + IC(1.027 ns) + CELL(0.537 ns) = 2.681 ns; Loc. = LCFF_X29_Y30_N1; Fanout = 3; REG Node = 'inst8'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.564 ns" { CLK~clkctrl inst8 } "NODE_NAME" } } { "E:/lab11/lab11.bdf" "" { Schematic "E:/lab11/lab11.bdf" { { 264 280 344 344 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.29 % ) " "Info: Total cell delay = 1.536 ns ( 57.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.145 ns ( 42.71 % ) " "Info: Total interconnect delay = 1.145 ns ( 42.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.681 ns" { CLK CLK~clkctrl inst8 } "NODE_NAME" } } { "c:/prg/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/prg/altera/91/quartus/bin/Technology_Viewer.qrui" "2.681 ns" { CLK {} CLK~combout {} CLK~clkctrl {} inst8 {} } { 0.000ns 0.000ns 0.118ns 1.027ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.681 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 2.681 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "E:/lab11/lab11.bdf" "" { Schematic "E:/lab11/lab11.bdf" { { 496 -64 104 512 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLK~clkctrl 2 COMB CLKCTRL_G3 3 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 3; COMB Node = 'CLK~clkctrl'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "E:/lab11/lab11.bdf" "" { Schematic "E:/lab11/lab11.bdf" { { 496 -64 104 512 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.027 ns) + CELL(0.537 ns) 2.681 ns inst11 3 REG LCFF_X29_Y30_N3 4 " "Info: 3: + IC(1.027 ns) + CELL(0.537 ns) = 2.681 ns; Loc. = LCFF_X29_Y30_N3; Fanout = 4; REG Node = 'inst11'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.564 ns" { CLK~clkctrl inst11 } "NODE_NAME" } } { "E:/lab11/lab11.bdf" "" { Schematic "E:/lab11/lab11.bdf" { { 264 536 600 344 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.29 % ) " "Info: Total cell delay = 1.536 ns ( 57.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.145 ns ( 42.71 % ) " "Info: Total interconnect delay = 1.145 ns ( 42.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.681 ns" { CLK CLK~clkctrl inst11 } "NODE_NAME" } } { "c:/prg/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/prg/altera/91/quartus/bin/Technology_Viewer.qrui" "2.681 ns" { CLK {} CLK~combout {} CLK~clkctrl {} inst11 {} } { 0.000ns 0.000ns 0.118ns 1.027ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.681 ns" { CLK CLK~clkctrl inst8 } "NODE_NAME" } } { "c:/prg/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/prg/altera/91/quartus/bin/Technology_Viewer.qrui" "2.681 ns" { CLK {} CLK~combout {} CLK~clkctrl {} inst8 {} } { 0.000ns 0.000ns 0.118ns 1.027ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.681 ns" { CLK CLK~clkctrl inst11 } "NODE_NAME" } } { "c:/prg/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/prg/altera/91/quartus/bin/Technology_Viewer.qrui" "2.681 ns" { CLK {} CLK~combout {} CLK~clkctrl {} inst11 {} } { 0.000ns 0.000ns 0.118ns 1.027ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "E:/lab11/lab11.bdf" "" { Schematic "E:/lab11/lab11.bdf" { { 264 536 600 344 "inst11" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "E:/lab11/lab11.bdf" "" { Schematic "E:/lab11/lab11.bdf" { { 264 280 344 344 "inst8" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.820 ns" { inst11 inst8~0 inst8 } "NODE_NAME" } } { "c:/prg/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/prg/altera/91/quartus/bin/Technology_Viewer.qrui" "0.820 ns" { inst11 {} inst8~0 {} inst8 {} } { 0.000ns 0.316ns 0.000ns } { 0.000ns 0.420ns 0.084ns } "" } } { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.681 ns" { CLK CLK~clkctrl inst8 } "NODE_NAME" } } { "c:/prg/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/prg/altera/91/quartus/bin/Technology_Viewer.qrui" "2.681 ns" { CLK {} CLK~combout {} CLK~clkctrl {} inst8 {} } { 0.000ns 0.000ns 0.118ns 1.027ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.681 ns" { CLK CLK~clkctrl inst11 } "NODE_NAME" } } { "c:/prg/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/prg/altera/91/quartus/bin/Technology_Viewer.qrui" "2.681 ns" { CLK {} CLK~combout {} CLK~clkctrl {} inst11 {} } { 0.000ns 0.000ns 0.118ns 1.027ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst8 } "NODE_NAME" } } { "c:/prg/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/prg/altera/91/quartus/bin/Technology_Viewer.qrui" "" { inst8 {} } {  } {  } "" } } { "E:/lab11/lab11.bdf" "" { Schematic "E:/lab11/lab11.bdf" { { 264 280 344 344 "inst8" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK Q1 inst11 8.582 ns register " "Info: tco from clock \"CLK\" to destination pin \"Q1\" through register \"inst11\" is 8.582 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.681 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 2.681 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "E:/lab11/lab11.bdf" "" { Schematic "E:/lab11/lab11.bdf" { { 496 -64 104 512 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLK~clkctrl 2 COMB CLKCTRL_G3 3 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 3; COMB Node = 'CLK~clkctrl'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "E:/lab11/lab11.bdf" "" { Schematic "E:/lab11/lab11.bdf" { { 496 -64 104 512 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.027 ns) + CELL(0.537 ns) 2.681 ns inst11 3 REG LCFF_X29_Y30_N3 4 " "Info: 3: + IC(1.027 ns) + CELL(0.537 ns) = 2.681 ns; Loc. = LCFF_X29_Y30_N3; Fanout = 4; REG Node = 'inst11'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.564 ns" { CLK~clkctrl inst11 } "NODE_NAME" } } { "E:/lab11/lab11.bdf" "" { Schematic "E:/lab11/lab11.bdf" { { 264 536 600 344 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.29 % ) " "Info: Total cell delay = 1.536 ns ( 57.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.145 ns ( 42.71 % ) " "Info: Total interconnect delay = 1.145 ns ( 42.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.681 ns" { CLK CLK~clkctrl inst11 } "NODE_NAME" } } { "c:/prg/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/prg/altera/91/quartus/bin/Technology_Viewer.qrui" "2.681 ns" { CLK {} CLK~combout {} CLK~clkctrl {} inst11 {} } { 0.000ns 0.000ns 0.118ns 1.027ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "E:/lab11/lab11.bdf" "" { Schematic "E:/lab11/lab11.bdf" { { 264 536 600 344 "inst11" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.651 ns + Longest register pin " "Info: + Longest register to pin delay is 5.651 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst11 1 REG LCFF_X29_Y30_N3 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X29_Y30_N3; Fanout = 4; REG Node = 'inst11'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst11 } "NODE_NAME" } } { "E:/lab11/lab11.bdf" "" { Schematic "E:/lab11/lab11.bdf" { { 264 536 600 344 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.863 ns) + CELL(2.788 ns) 5.651 ns Q1 2 PIN PIN_V11 0 " "Info: 2: + IC(2.863 ns) + CELL(2.788 ns) = 5.651 ns; Loc. = PIN_V11; Fanout = 0; PIN Node = 'Q1'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.651 ns" { inst11 Q1 } "NODE_NAME" } } { "E:/lab11/lab11.bdf" "" { Schematic "E:/lab11/lab11.bdf" { { -152 664 680 24 "Q1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.788 ns ( 49.34 % ) " "Info: Total cell delay = 2.788 ns ( 49.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.863 ns ( 50.66 % ) " "Info: Total interconnect delay = 2.863 ns ( 50.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.651 ns" { inst11 Q1 } "NODE_NAME" } } { "c:/prg/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/prg/altera/91/quartus/bin/Technology_Viewer.qrui" "5.651 ns" { inst11 {} Q1 {} } { 0.000ns 2.863ns } { 0.000ns 2.788ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.681 ns" { CLK CLK~clkctrl inst11 } "NODE_NAME" } } { "c:/prg/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/prg/altera/91/quartus/bin/Technology_Viewer.qrui" "2.681 ns" { CLK {} CLK~combout {} CLK~clkctrl {} inst11 {} } { 0.000ns 0.000ns 0.118ns 1.027ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.651 ns" { inst11 Q1 } "NODE_NAME" } } { "c:/prg/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/prg/altera/91/quartus/bin/Technology_Viewer.qrui" "5.651 ns" { inst11 {} Q1 {} } { 0.000ns 2.863ns } { 0.000ns 2.788ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "129 " "Info: Peak virtual memory: 129 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 22 10:28:46 2013 " "Info: Processing ended: Fri Nov 22 10:28:46 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
