Time resolution is 1 ps
$finish called at time : 40 ns : File "E:/Codes/verilog-vivado/sipo_shift_register/sipo_shift_register.srcs/sim_1/new/tb_sipo_shift_register.v" Line 36
