Running: /apps/cadence/PVS161/tools.lnx86/pvs/bin/64bit/pvsvirt \
  -mode lvs \
  -global_log_file /home/013829283/224hw31/EE224_Project/adder1bit/pvsuilvs.log \
  -control /home/013829283/224hw31/EE224_Project/adder1bit/pvslvsctl \
  -df2_version 6.1.7.0 \
  -run_dir /home/013829283/224hw31/EE224_Project/adder1bit \
  -no_rules_check \
  -schLibName EE224_Project \
  -schCellName adder1bit \
  -schViewName schematic \
  -simViewList auCdl\ schematic \
  -simStopList auCdl \
  -displayPinInfo \
  -source_cdl /home/013829283/224hw31/EE224_Project/adder1bit/adder1bit.cdl \
  -spice /home/013829283/224hw31/EE224_Project/adder1bit/adder1bit.spi \
  -layLibName EE224_Project \
  -layCellName adder1bit \
  -layViewName layout \
  -igds /home/013829283/224hw31/EE224_Project/adder1bit/adder1bit.gds \
  -layScale 0.0005 \
  -layTechLib gpdk045 \
  -convertPin geometry \
  -replaceBusBitChar nil \
  -noConvertHalfWidthPath nil \
  -layHierDepth 32 \
  -layMaxVertices 2048 \
  -rulesFile /home/013829283/224hw31/EE224_Project/adder1bit/.technology.rul



sh: module: line 1: syntax error: unexpected end of file
sh: error importing function definition for `BASH_FUNC_module'
sh: module: line 1: syntax error: unexpected end of file
sh: error importing function definition for `BASH_FUNC_module'
Virtuoso Framework License (111) was checked out successfully. Total checkout time was 0.05s.
********************************************************************************
Product   : Virtuoso(R) XStream Out
Program   : @(#)$CDS: strmout version 6.1.7-64b 07/14/2017 22:29 (sjfhw304) $
          : sub-version  IC6.1.7-64b.500.13 
Started at: 17-Nov-2019  14:10:41
User Name : 013829283
Host Name : coe-ee-cad20.sjsuad.sjsu.edu
Directory : /home/013829283/224hw31
CADENCE Design Systems, Inc.
********************************************************************************
Info: Cellview Rev Num:99,  Tech Rev Num:59

Loading gpdk045/libInit.il ...
	Loading gpdk045/loadCxt.ile ... done!
	Loading context 'gpdk045' from library 'gpdk045' ... done!
	Loading context 'pdkUtils' from library 'gpdk045' ... done!
	Loading gpdk045/gpdk045_customFilter.il ... done!
	Loading gpdk045/libInitCustomExit.il ... 
	Loading Environment Settings ...
	Loading gpdk045/gpdk045_PDKRegistrations.il ... done!

  *************************************************************           
  *              Cadence Design Systems, Inc.                 *           
  *                                                           *           
  *                    Generic 45nm PDK                       *           
  *                        (gpdk045)                          *           
  *                                                           *           
  *************************************************************           
	

	VERSION: 5.0 (22-Feb-2016)

done!
Loaded gpdk045/libInit.il successfully!
WARNING (XSTRM-20): Output Stream file '/home/013829283/224hw31/EE224_Project/adder1bit/adder1bit.gds' already exists. It will be overwritten.
INFO (XSTRM-217): Reading the layer map file, /apps/cadence/gpdk/gpdk045_v_5_0/gpdk045/gpdk045.layermap
INFO (XSTRM-162): You have not used the viaMap option. If the OpenAccess design has native oaVia instances, use the -viaMap option for preserving oaVia instances in a Stream Out - Stream In round trip. Using the -viaMap option improves performance and VM usage of applications using the Streamed-In design.  For details on the viaMap option, refer to the "Design Data Translator's Reference" guide for XStream.

Summary of Options :
library                                 EE224_Project
strmFile                                /home/013829283/224hw31/EE224_Project/adder1bit/adder1bit.gds
topCell                                 adder1bit
view                                    layout
runDir                                  /home/013829283/224hw31/EE224_Project/adder1bit
logFile                                 /home/013829283/224hw31/EE224_Project/adder1bit/PIPO1.LOG
techLib                                 gpdk045
hierDepth                               32
maxVertices                             2048
layerMap                                /apps/cadence/gpdk/gpdk045_v_5_0/gpdk045/gpdk045.layermap
userSkillFile                           /home/013829283/224hw31/EE224_Project/adder1bit/strmout.il
labelDepth                              32
case                                    Preserve
convertDot                              node

INFO (XSTRM-223): 1. Translating cellView gpdk045/M1_PO/layout as STRUCTURE M1_PO_CDNS_1.
INFO (XSTRM-223): 2. Translating cellView gpdk045/M1_PO/layout as STRUCTURE M1_PO_CDNS_2.
INFO (XSTRM-223): 3. Translating cellView gpdk045/M1_PO/layout as STRUCTURE M1_PO_CDNS_3.
INFO (XSTRM-223): 4. Translating cellView gpdk045/M1_PO/layout as STRUCTURE M1_PO_CDNS_4.
INFO (XSTRM-223): 5. Translating cellView gpdk045/M1_PO/layout as STRUCTURE M1_PO_CDNS_5.
INFO (XSTRM-223): 6. Translating cellView gpdk045/M1_PO/layout as STRUCTURE M1_PO_CDNS_6.
INFO (XSTRM-223): 7. Translating cellView gpdk045/M1_PO/layout as STRUCTURE M1_PO_CDNS_7.
INFO (XSTRM-223): 8. Translating cellView gpdk045/nmos1v/layout as STRUCTURE nmos1v_CDNS_8.
INFO (XSTRM-223): 9. Translating cellView gpdk045/nmos1v/layout as STRUCTURE nmos1v_CDNS_9.
INFO (XSTRM-223): 10. Translating cellView gpdk045/nmos1v/layout as STRUCTURE nmos1v_CDNS_10.
INFO (XSTRM-223): 11. Translating cellView gpdk045/nmos1v/layout as STRUCTURE nmos1v_CDNS_11.
INFO (XSTRM-223): 12. Translating cellView gpdk045/pmos1v/layout as STRUCTURE pmos1v_CDNS_12.
INFO (XSTRM-223): 13. Translating cellView gpdk045/nmos1v/layout as STRUCTURE nmos1v_CDNS_13.
INFO (XSTRM-223): 14. Translating cellView gpdk045/pmos1v/layout as STRUCTURE pmos1v_CDNS_14.
INFO (XSTRM-223): 15. Translating cellView gpdk045/pmos1v/layout as STRUCTURE pmos1v_CDNS_15.
INFO (XSTRM-223): 16. Translating cellView gpdk045/pmos1v/layout as STRUCTURE pmos1v_CDNS_16.
INFO (XSTRM-223): 17. Translating cellView gpdk045/nmos1v/layout as STRUCTURE nmos1v_CDNS_17.
INFO (XSTRM-223): 18. Translating cellView EE224_Project/adder1bit/layout as STRUCTURE adder1bit.
INFO (XSTRM-180): You have not used the objectMap option. The design has instance(s) of at least one of following OpenAccess objects: oaBlockage, oaBoundary, oaRow, and oaMarker. Any information about these objects will not be translated into the generated stream file. Use the objectMap option to translate/preserve these objects using XStream. For details on the objectMap option, refer to the "Design Data Translator's Reference" guide for XStream.
INFO (XSTRM-317): The 'EE224_Project/adder1bit/layout' has a pathSeg with diagonal orientation, or end style as custom or chamfer at (4065, 9515). This pathSeg will be translated as a boundary record in the GDS file during Stream Out.
INFO (XSTRM-317): The 'EE224_Project/adder1bit/layout' has a pathSeg with diagonal orientation, or end style as custom or chamfer at (14205, 1635). This pathSeg will be translated as a boundary record in the GDS file during Stream Out.

Summary of Objects Translated:
	Scalar Instances:                       27
	Array Instances:                        1
	Polygons:                               0
	Paths:                                  0
	Rectangles:                             264
	Lines:                                  0
	Arcs:                                   0
	Donuts:                                 0
	Dots:                                   0
	Ellipses:                               0
	Boundaries:                             0
	Area Blockages:                         0
	Layer Blockages:                        0
	Area Halos:                             0
	Markers:                                0
	Rows:                                   0
	Standard Vias                           22
	Custom Vias:                            0
	CdsGen Vias:                            0
	Pathsegs:                               254
	Text:                                   31
	TextDisplay:                            0
	Cells:                                  18

Elapsed Time: 0.3s   User Time: 0.1s   CPU Time: 0.0s   Peak VM: 6484KB
INFO (XSTRM-234): Translation completed. '0' error(s) and '1' warning(s) found.
sh: module: line 1: syntax error: unexpected end of file
sh: error importing function definition for `BASH_FUNC_module'
sh: module: line 1: syntax error: unexpected end of file
sh: error importing function definition for `BASH_FUNC_module'

Creation of CDL for EE224_Project/adder1bit/schematic is started
 si -batch /home/013829283/224hw31/EE224_Project/adder1bit/ >/home/013829283/224hw31/EE224_Project/adder1bit/SI.OUT 2>/home/013829283/224hw31/EE224_Project/adder1bit/SI.LOG 
Virtuoso Framework License (111) was checked out successfully. Total checkout time was 0.02s.
*INFO* (icLic-302) License Virtuoso_Schematic_Editor_XL ("Schematics XL") was used to run Schematics L.

Running simulation in directory: "/home/013829283/224hw31/EE224_Project/adder1bit/".

Loading gpdk045/libInit.il ...
	Loading gpdk045/loadCxt.ile ... done!
	Loading context 'gpdk045' from library 'gpdk045' ... done!
	Loading context 'pdkUtils' from library 'gpdk045' ... done!
	Loading gpdk045/gpdk045_customFilter.il ... done!
	Loading gpdk045/libInitCustomExit.il ... 
	Loading Environment Settings ...
	Loading gpdk045/gpdk045_PDKRegistrations.il ... done!

  *************************************************************           
  *              Cadence Design Systems, Inc.                 *           
  *                                                           *           
  *                    Generic 45nm PDK                       *           
  *                        (gpdk045)                          *           
  *                                                           *           
  *************************************************************           
	

	VERSION: 5.0 (22-Feb-2016)

done!
Loaded gpdk045/libInit.il successfully!
Running Artist Hierarchical Netlisting ...
End netlisting Nov 17 14:10:42 2019

Running simin
*INFO* (icLic-302) License Virtuoso_Schematic_Editor_XL ("Schematics XL") was used to run Schematics L.

Running runSim()...


Running runsim with simulator: "auCdl"
Begin simulation:    Nov 17 14:10:42 2019

auCdl netlisting completed
End simulation:      Nov 17 14:10:42 2019
INFO (AUCDL-21): (Analog) CDL netlisting completed successfully.

sh: module: line 1: syntax error: unexpected end of file
sh: error importing function definition for `BASH_FUNC_module'
********************************************************************************
pvs 16.15-s010 64 bit (Fri Jun 28 22:24:07 PDT 2019)
Build Ref No.: 010 Production (06-28-2019) [pvs_1615]

Copyright 2019 Cadence Design Systems, Inc.
All rights reserved worldwide.

Build O/S:       Linux x86_64 2.6.18-194.el5
Executed on:     coe-ee-cad20.sjsuad.sjsu.edu (Linux x86_64 3.10.0-1062.1.2.el7.x86_64)
Process Id:      20940
Starting Time:   Sun Nov 17 14:10:45 2019 (Sun Nov 17 22:10:45 2019 GMT)
With parameters: -lvs -top_cell adder1bit -source_top_cell adder1bit -spice /home/013829283/224hw31/EE224_Project/adder1bit/adder1bit.spi -control /home/013829283/224hw31/EE224_Project/adder1bit/pvslvsctl -ui_data -gdb_data -ai /home/013829283/224hw31/EE224_Project/adder1bit/.technology.rul 
********************************************************************************


########################################################################
Get host info ...
########################################################################
CPU info:
    model name      :  Intel(R) Xeon(R) CPU E3-1225 V2 @ 3.20GHz
    cpu MHz         :  3453.710
    cache size      :  8192 KB
    physical cores  :  4
    logical cores   :  4

Memory info:
    7776M physical memory installed.

    MemTotal:        7962916 kB
    MemFree:         2237576 kB
    MemAvailable:    4530168 kB
    Buffers:            1164 kB
    Cached:          2558112 kB
    SwapCached:            0 kB
    Active:          3072336 kB
    Inactive:        1999804 kB
    Active(anon):    2513948 kB
    Inactive(anon):   110764 kB
    Active(file):     558388 kB
    Inactive(file):  1889040 kB
    Unevictable:           0 kB
    Mlocked:               0 kB
    SwapTotal:       6161404 kB
    SwapFree:        6161404 kB
    Dirty:               240 kB
    Writeback:             0 kB
    AnonPages:       2514732 kB
    Mapped:           595476 kB
    Shmem:            111848 kB
    Slab:             216304 kB
    SReclaimable:     128960 kB
    SUnreclaim:        87344 kB
    KernelStack:       15552 kB
    PageTables:        74384 kB
    NFS_Unstable:        960 kB
    Bounce:                0 kB
    WritebackTmp:          0 kB
    CommitLimit:    10142860 kB
    Committed_AS:    9585056 kB
    VmallocTotal:   34359738367 kB
    VmallocUsed:      102984 kB
    VmallocChunk:   34359537660 kB
    HardwareCorrupted:     0 kB
    AnonHugePages:    727040 kB
    CmaTotal:              0 kB
    CmaFree:               0 kB
    HugePages_Total:       0
    HugePages_Free:        0
    HugePages_Rsvd:        0
    HugePages_Surp:        0
    Hugepagesize:       2048 kB
    DirectMap4k:      627556 kB
    DirectMap2M:     7714816 kB


########################################################################
Get environment info ...
########################################################################
ENV VAR: TCL_LIBRARY = /apps/cadence/PVS161/share/lib/tcltk/08.64/tcl8.6
ENV VAR: TCLX_LIBRARY = /apps/cadence/PVS161/share/lib/tclx/08.40
ENV VAR: TCLLIBPATH = /apps/cadence/PVS161/share/lib/itcl/3.4.1 /apps/cadence/PVS161/share/lib/tclxml/3.2 /apps/cadence/PVS161/share/lib/tcllib/1.18 /apps/cadence/PVS161/share/lib/itcl/3.4.1 /apps/cadence/PVS161/share/lib/tclxml/3.2 /apps/cadence/PVS161/share/lib/tcllib/1.18 /apps/cadence/PVS161/share/lib/itcl/3.4.1 /apps/cadence/PVS161/share/lib/tclxml/3.2 /apps/cadence/PVS161/share/lib/tcllib/1.18 


########################################################################
Parsing Control File /home/013829283/224hw31/EE224_Project/adder1bit/pvslvsctl ...
########################################################################
TEXT_DEPTH -primary;
VIRTUAL_CONNECT -colon no;
VIRTUAL_CONNECT -semicolon_as_colon yes;
VIRTUAL_CONNECT -report no;
VIRTUAL_CONNECT -depth -primary;
LVS_IGNORE_PORTS no;
LVS_EXPAND_CELL_ON_ERROR no;
LVS_BREAK_AMBIG_MAX 32;
LVS_ABORT -softchk no;
LVS_ABORT -supply_error no;
LVS_ABORT -check_device_for_property_rule no;
LVS_FIND_SHORTS no;
SCONNECT_UPPER_SHAPE_COUNT no;
LVS_REPORT_FILE "adder1bit.rep";
LVS_REPORT_MAX 50 -mismatched_net_limit 100;
LVS_RUN_ERC_CHECKS yes;
LVS_REPORT_OPT -none;
REPORT_SUMMARY -erc "adder1bit.sum" -replace;
MAX_RESULTS -erc 1000;
RESULTS_DB -erc "/home/013829283/224hw31/EE224_Project/adder1bit/adder1bit.erc_errors.ascii" -ascii;
KEEP_LAYERS -none;
SCHEMATIC_FORMAT cdl;
SCHEMATIC_PATH "/home/013829283/224hw31/EE224_Project/adder1bit/adder1bit.cdl";
ABORT_ON_LAYOUT_ERROR yes;
LAYOUT_FORMAT gdsii;
LAYOUT_PATH "/home/013829283/224hw31/EE224_Project/adder1bit/adder1bit.gds";

########################################################################
Parsing Rule File /home/013829283/224hw31/EE224_Project/adder1bit/.technology.rul ...
########################################################################
TECHNOLOGY gpdk045_pvs -ruleSet default -techLib /apps/cadence/gpdk/gpdk045_v_5_0/pvtech.lib;
[INFO] TECHNOLOGY: Rules file /apps/cadence/gpdk/gpdk045_v_5_0/pvs/./pvlLVS.rul will be included after the remainder of the current rules are processed.
[INFO] TECHNOLOGY gpdk045_pvs -techLib /apps/cadence/gpdk/gpdk045_v_5_0/pvtech.lib: End of additions.
include "./pvs_control_file"
variable R_metal1 0.0736;
variable R_metal2_7 0.0604;
variable R_metal8_10 0.0214;
variable R_metal11 0.021;
variable R_snpoly 15;
variable R_sppoly 15;
variable R_nsnpoly 200;
variable R_nsppoly 650;
variable R_snactive 18;
variable R_spactive 15;
variable R_nsnactive 100;
variable R_nspactive 200;
variable R_nwell 450;
variable R_pwell 1000;
variable resTol 5;
LVS_NETLIST yes -allow_inconsistent_model;
LAYOUT_USE_DATABASE_PRECISION yes;
LVS_FILTER_OPTION AG RC RE RG;
INPUT_SCALE 2000;
GRID 5;
UNIT -length u;
TEXT_DEPTH -primary;
[WARN]: TEXT_DEPTH at line 87 in file /apps/cadence/gpdk/gpdk045_v_5_0/pvs/./pvlLVS.rul is skipped. It is set in control file.
MASK_SVDB_DIR svdb;
LAYOUT_PRESERVE_CASE -property yes;
LAYER_DEF empty 999;
LAYER_DEF BJTdum 1000;
LAYER_MAP 15 -datatype 0 1000;
LAYER_DEF Bondpad 1001;
LAYER_MAP 36 -datatype 0 1001;
LAYER_DEF Cap3dum 1002;
LAYER_MAP 84 -datatype 0 1002;
LAYER_DEF CapMetal 1003;
LAYER_MAP 14 -datatype 0 1003;
LAYER_DEF Capdum 1004;
LAYER_MAP 12 -datatype 0 1004;
LAYER_DEF Cont 1005;
LAYER_MAP 6 -datatype 0 1005;
LAYER_DEF DIOdummy 1006;
LAYER_MAP 22 -datatype 0 1006;
LAYER_DEF IND2dummy 1007;
LAYER_MAP 17 -datatype 0 1007;
LAYER_DEF INDdummy 1008;
LAYER_MAP 16 -datatype 0 1008;
LAYER_DEF M1Resdum 1009;
LAYER_MAP 75 -datatype 0 1009;
LAYER_DEF M2Resdum 1010;
LAYER_MAP 76 -datatype 0 1010;
LAYER_DEF M3Resdum 1011;
LAYER_MAP 77 -datatype 0 1011;
LAYER_DEF M4Resdum 1012;
LAYER_MAP 78 -datatype 0 1012;
LAYER_DEF M5Resdum 1013;
LAYER_MAP 79 -datatype 0 1013;
LAYER_DEF M6Resdum 1014;
LAYER_MAP 80 -datatype 0 1014;
LAYER_DEF M7Resdum 1015;
LAYER_MAP 81 -datatype 0 1015;
LAYER_DEF M8Resdum 1016;
LAYER_MAP 82 -datatype 0 1016;
LAYER_DEF M9Resdum 1017;
LAYER_MAP 83 -datatype 0 1017;
LAYER_DEF M10Resdum 1018;
LAYER_MAP 93 -datatype 0 1018;
LAYER_DEF M11Resdum 1019;
LAYER_MAP 103 -datatype 0 1019;
LAYER_DEF Metal1 1020;
LAYER_MAP 7 -datatype -le 5 1020;
LAYER_DEF Metal2 1021;
LAYER_MAP 9 -datatype -le 5 1021;
LAYER_DEF Metal3 1022;
LAYER_MAP 11 -datatype -le 5 1022;
LAYER_DEF Metal4 1023;
LAYER_MAP 31 -datatype -le 5 1023;
LAYER_DEF Metal5 1024;
LAYER_MAP 33 -datatype -le 5 1024;
LAYER_DEF Metal6 1025;
LAYER_MAP 35 -datatype -le 5 1025;
LAYER_DEF Metal7 1026;
LAYER_MAP 38 -datatype -le 5 1026;
LAYER_DEF Metal8 1027;
LAYER_MAP 40 -datatype -le 5 1027;
LAYER_DEF Metal9 1028;
LAYER_MAP 42 -datatype -le 5 1028;
LAYER_DEF Metal10 1029;
LAYER_MAP 152 -datatype -le 5 1029;
LAYER_DEF Metal11 1030;
LAYER_MAP 162 -datatype -le 5 1030;
LAYER_DEF NPN2dum 1031;
LAYER_MAP 110 -datatype 0 1031;
LAYER_DEF NPN5dum 1032;
LAYER_MAP 111 -datatype 0 1032;
LAYER_DEF NPN10dum 1033;
LAYER_MAP 112 -datatype 0 1033;
LAYER_DEF NPNdummy 1034;
LAYER_MAP 20 -datatype 0 1034;
LAYER_DEF Nburied 1035;
LAYER_MAP 19 -datatype 0 1035;
LAYER_DEF Nhvt 1036;
LAYER_MAP 18 -datatype 0 1036;
LAYER_DEF Nimp 1037;
LAYER_MAP 4 -datatype 0 1037;
LAYER_DEF Nlvt 1038;
LAYER_MAP 26 -datatype 0 1038;
LAYER_DEF Nwell 1039;
LAYER_MAP 2 -datatype 0 1039;
LAYER_DEF Nzvt 1040;
LAYER_MAP 52 -datatype 0 1040;
LAYER_DEF Oxide 1041;
LAYER_MAP 1 -datatype 0 1041;
LAYER_DEF Oxide_thk 1042;
LAYER_MAP 24 -datatype 0 1042;
LAYER_DEF PNPdummy 1043;
LAYER_MAP 21 -datatype 0 1043;
LAYER_DEF Phvt 1044;
LAYER_MAP 23 -datatype 0 1044;
LAYER_DEF Pimp 1045;
LAYER_MAP 5 -datatype 0 1045;
LAYER_DEF Plvt 1046;
LAYER_MAP 27 -datatype 0 1046;
LAYER_DEF Poly 1047;
LAYER_MAP 3 -datatype 0 1047;
LAYER_DEF Psub 1048;
LAYER_MAP 25 -datatype 0 1048;
LAYER_DEF ResWdum 1049;
LAYER_MAP 71 -datatype 0 1049;
LAYER_DEF Resdum 1050;
LAYER_MAP 13 -datatype 0 1050;
LAYER_DEF SiProt 1051;
LAYER_MAP 72 -datatype 0 1051;
LAYER_DEF Via1 1052;
LAYER_MAP 8 -datatype 0 1052;
LAYER_DEF Via2 1053;
LAYER_MAP 10 -datatype 0 1053;
LAYER_DEF Via3 1054;
LAYER_MAP 30 -datatype 0 1054;
LAYER_DEF Via4 1055;
LAYER_MAP 32 -datatype 0 1055;
LAYER_DEF Via5 1056;
LAYER_MAP 34 -datatype 0 1056;
LAYER_DEF Via6 1057;
LAYER_MAP 37 -datatype 0 1057;
LAYER_DEF Via7 1058;
LAYER_MAP 39 -datatype 0 1058;
LAYER_DEF Via8 1059;
LAYER_MAP 41 -datatype 0 1059;
LAYER_DEF Via9 1060;
LAYER_MAP 151 -datatype 0 1060;
LAYER_DEF Via10 1061;
LAYER_MAP 161 -datatype 0 1061;
LAYER_DEF text 1098;
LAYER_MAP 63 -texttype 0 1098;
TEXT_LAYER text;
PORT -text_layer text;
LAYER_DEF ind10_text 1062;
LAYER_MAP 152 -texttype 0 1062;
TEXT_LAYER ind10_text;
PORT -text_layer ind10_text;
LAYER_DEF ind11_text 1063;
LAYER_MAP 162 -texttype 0 1063;
TEXT_LAYER ind11_text;
PORT -text_layer ind11_text;
LAYER_DEF nwell_conn_text 10645;
LAYER_MAP 2 -texttype 0 10645;
TEXT_LAYER nwell_conn_text;
PORT -text_layer nwell_conn_text;
LAYER_DEF metal1_conn_text 1064;
LAYER_MAP 7 -texttype 0 1064;
TEXT_LAYER metal1_conn_text;
PORT -text_layer metal1_conn_text;
LAYER_DEF metal2_conn_text 1065;
LAYER_MAP 9 -texttype 0 1065;
TEXT_LAYER metal2_conn_text;
PORT -text_layer metal2_conn_text;
LAYER_DEF metal3_conn_text 1066;
LAYER_MAP 11 -texttype 0 1066;
TEXT_LAYER metal3_conn_text;
PORT -text_layer metal3_conn_text;
LAYER_DEF metal4_conn_text 1067;
LAYER_MAP 31 -texttype 0 1067;
TEXT_LAYER metal4_conn_text;
PORT -text_layer metal4_conn_text;
LAYER_DEF metal5_conn_text 1068;
LAYER_MAP 33 -texttype 0 1068;
TEXT_LAYER metal5_conn_text;
PORT -text_layer metal5_conn_text;
LAYER_DEF metal6_conn_text 1069;
LAYER_MAP 35 -texttype 0 1069;
TEXT_LAYER metal6_conn_text;
PORT -text_layer metal6_conn_text;
LAYER_DEF metal7_conn_text 1070;
LAYER_MAP 38 -texttype 0 1070;
TEXT_LAYER metal7_conn_text;
PORT -text_layer metal7_conn_text;
LAYER_DEF metal8_conn_text 1071;
LAYER_MAP 40 -texttype 0 1071;
TEXT_LAYER metal8_conn_text;
PORT -text_layer metal8_conn_text;
LAYER_DEF metal9_conn_text 1072;
LAYER_MAP 42 -texttype 0 1072;
TEXT_LAYER metal9_conn_text;
PORT -text_layer metal9_conn_text;
LAYER_DEF metal10_conn_text 1073;
LAYER_MAP 152 -texttype 0 1073;
TEXT_LAYER metal10_conn_text;
PORT -text_layer metal10_conn_text;
LAYER_DEF metal11_conn_text 1074;
LAYER_MAP 162 -texttype 0 1074;
TEXT_LAYER metal11_conn_text;
PORT -text_layer metal11_conn_text;
LAYER_DEF nwell_label 10765;
LAYER_MAP 2 -texttype 0 10765;
TEXT_LAYER nwell_label;
PORT -text_layer nwell_label;
LAYER_DEF m1_label 1076;
LAYER_MAP 7 -texttype 3 1076;
TEXT_LAYER m1_label;
PORT -text_layer m1_label;
LAYER_DEF m2_label 1077;
LAYER_MAP 9 -texttype 3 1077;
TEXT_LAYER m2_label;
PORT -text_layer m2_label;
LAYER_DEF m3_label 1078;
LAYER_MAP 11 -texttype 3 1078;
TEXT_LAYER m3_label;
PORT -text_layer m3_label;
LAYER_DEF m4_label 1079;
LAYER_MAP 31 -texttype 3 1079;
TEXT_LAYER m4_label;
PORT -text_layer m4_label;
LAYER_DEF m5_label 1080;
LAYER_MAP 33 -texttype 3 1080;
TEXT_LAYER m5_label;
PORT -text_layer m5_label;
LAYER_DEF m6_label 1081;
LAYER_MAP 35 -texttype 3 1081;
TEXT_LAYER m6_label;
PORT -text_layer m6_label;
LAYER_DEF m7_label 1082;
LAYER_MAP 38 -texttype 3 1082;
TEXT_LAYER m7_label;
PORT -text_layer m7_label;
LAYER_DEF m8_label 1083;
LAYER_MAP 40 -texttype 3 1083;
TEXT_LAYER m8_label;
PORT -text_layer m8_label;
LAYER_DEF m9_label 1084;
LAYER_MAP 42 -texttype 3 1084;
TEXT_LAYER m9_label;
PORT -text_layer m9_label;
LAYER_DEF m10_label 1085;
LAYER_MAP 152 -texttype 3 1085;
TEXT_LAYER m10_label;
PORT -text_layer m10_label;
LAYER_DEF m11_label 1086;
LAYER_MAP 162 -texttype 3 1086;
TEXT_LAYER m11_label;
PORT -text_layer m11_label;
LAYER_DEF nwell_pin 10875;
LAYER_MAP 2 -texttype 0 10875;
TEXT_LAYER nwell_pin;
PORT -text_layer nwell_pin;
LAYER_DEF m1_pin 1087;
LAYER_MAP 7 -texttype 1 1087;
TEXT_LAYER m1_pin;
PORT -text_layer m1_pin;
LAYER_DEF m2_pin 1088;
LAYER_MAP 9 -texttype 1 1088;
TEXT_LAYER m2_pin;
PORT -text_layer m2_pin;
LAYER_DEF m3_pin 1089;
LAYER_MAP 11 -texttype 1 1089;
TEXT_LAYER m3_pin;
PORT -text_layer m3_pin;
LAYER_DEF m4_pin 1090;
LAYER_MAP 31 -texttype 1 1090;
TEXT_LAYER m4_pin;
PORT -text_layer m4_pin;
LAYER_DEF m5_pin 1091;
LAYER_MAP 33 -texttype 1 1091;
TEXT_LAYER m5_pin;
PORT -text_layer m5_pin;
LAYER_DEF m6_pin 1092;
LAYER_MAP 35 -texttype 1 1092;
TEXT_LAYER m6_pin;
PORT -text_layer m6_pin;
LAYER_DEF m7_pin 1093;
LAYER_MAP 38 -texttype 1 1093;
TEXT_LAYER m7_pin;
PORT -text_layer m7_pin;
LAYER_DEF m8_pin 1094;
LAYER_MAP 40 -texttype 1 1094;
TEXT_LAYER m8_pin;
PORT -text_layer m8_pin;
LAYER_DEF m9_pin 1095;
LAYER_MAP 42 -texttype 1 1095;
TEXT_LAYER m9_pin;
PORT -text_layer m9_pin;
LAYER_DEF m10_pin 1096;
LAYER_MAP 152 -texttype 1 1096;
TEXT_LAYER m10_pin;
PORT -text_layer m10_pin;
LAYER_DEF m11_pin 1097;
LAYER_MAP 162 -texttype 1 1097;
TEXT_LAYER m11_pin;
PORT -text_layer m11_pin;
EXTENT bulk;
AND NPN2dum NPNdummy _npn2;
AND NPN5dum NPNdummy _npn5;
AND NPN10dum NPNdummy _npn10;
AND M1Resdum Metal1 _resm1;
AND M2Resdum Metal2 _resm2;
AND M3Resdum Metal3 _resm3;
AND M4Resdum Metal4 _resm4;
AND M5Resdum Metal5 _resm5;
AND M6Resdum Metal6 _resm6;
AND M7Resdum Metal7 _resm7;
AND M8Resdum Metal8 _resm8;
AND M9Resdum Metal9 _resm9;
AND M10Resdum Metal10 _resm10;
AND M11Resdum Metal11 _resm11;
AND Bondpad Metal9 bp_tap;
AND Cont Poly cont_poly;
AND INDdummy Metal10 ind10;
NOT Metal1 M1Resdum metal1_conn;
NOT Metal2 M2Resdum metal2_conn;
NOT Metal3 M3Resdum metal3_conn;
NOT Metal4 M4Resdum metal4_conn;
NOT Metal5 M5Resdum metal5_conn;
NOT Metal6 M6Resdum metal6_conn;
NOT Metal7 M7Resdum metal7_conn;
NOT Metal8 M8Resdum metal8_conn;
NOT Metal9 M9Resdum metal9_conn;
AND Nimp Oxide nactive;
AND Nburied Nwell nb_tap;
NOT Nwell ResWdum nwell_conn;
AND Oxide Pimp pactive;
NOT pactive Poly pdiff;
NOT pdiff Resdum pdiff_conn;
AND Cont pdiff_conn cont_pdiff;
NOT Poly Resdum poly_conn;
NOT nactive poly_conn ndiff;
NOT ndiff Resdum ndiff_conn;
AND Cont ndiff_conn cont_ndiff;
AND CapMetal Via10 via10_cap;
NOT Via10 CapMetal via10_nocap;
AND Nwell SiProt L40182;
AND L40182 ResWdum _resnwoxide;
SELECT -interact -not Nwell SiProt L25544;
AND L25544 ResWdum _resnwsti;
AND BJTdum pdiff_conn L68803;
AREA L68803 -eq 4 _vpnp2;
AREA L68803 -eq 25 _vpnp5;
AREA L68803 -eq 100 _vpnp10;
AND INDdummy Metal11 L13465;
SIZE L13465 -by 0.01 -overunder ind11;
SELECT -enclose INDdummy ind11 -lt 2 _ind_a;
SELECT -interact -not INDdummy _ind_a _ind_s1;
SELECT -enclose _ind_s1 ind11 _ind_s;
NOT ind10 ind11 ind_nr;
OR INDdummy M10Resdum L17074;
NOT Metal10 L17074 metal10_conn;
OR INDdummy M11Resdum L86607;
NOT Metal11 L86607 metal11_conn;
AND metal10_conn metal11_conn L92042;
SELECT -interact CapMetal L92042 _mimcap;
AND NPNdummy ndiff_conn L61645;
NOT L61645 Nwell npn_emit;
AND Psub pdiff_conn L98077;
AND L98077 PNPdummy pnp_emit;
OR CapMetal INDdummy L47735;
NOT Via10 L47735 via10_nodev;
ANGLE -not IND2dummy -ltgt 0 90 L57315;
EDGE_EXPAND L57315 -outside_by 0.01 L71536;
NOT L71536 IND2dummy L93547;
SELECT -inside L93547 ind11 ind2_width;
AND _ind_a ind2_width inda_width;
AND _ind_s ind2_width inds_width;
OR ind10 ind11 L83584;
HOLES L83584 -inner L87155;
VERTEX L87155 -lt 14 ind_hole;
AND Nwell ndiff_conn L74405;
AND NPNdummy Psub L28555;
NOT L74405 L28555 ntap;
NOT pdiff_conn Nwell L65704;
NOT L65704 PNPdummy ptap;
AND DIOdummy Oxide L54696;
AND L54696 Oxide_thk L77738;
AND L77738 Nzvt L73169;
NOT L73169 Nwell _ndio_2v_nvt;
NOT L54696 Oxide_thk L97435;
AND L97435 Nhvt L22301;
NOT L22301 Nwell _ndio_hvt;
AND L97435 Nlvt L18457;
NOT L18457 Nwell _ndio_lvt;
AND L97435 Nzvt L5003;
NOT L5003 Nwell _ndio_nvt;
AND L97435 Phvt L62719;
AND L62719 Nwell _pdio_hvt;
AND L97435 Plvt L58875;
AND L58875 Nwell _pdio_lvt;
NOT Oxide Oxide_thk L28394;
AND L28394 Poly L66375;
AND L66375 Pimp L29970;
AND L29970 Phvt _pmos1v_hvt;
AND L29970 Plvt _pmos1v_lvt;
AND SiProt nactive L18758;
AND L18758 Resdum L23316;
NOT L23316 Nwell _resnsndiff;
AND Poly SiProt L5240;
AND L5240 Nimp L1378;
AND L1378 Resdum L66582;
NOT L66582 Nwell _resnsnpoly;
AND L66582 Nwell _resnsnpoly_nw;
AND SiProt pactive L88604;
AND L88604 Resdum L197;
AND L197 Nwell _resnspdiff;
AND L5240 Pimp L60960;
AND L60960 Resdum L4294;
NOT L4294 Nwell _resnsppoly;
AND L4294 Nwell _resnsppoly_nw;
SELECT -interact -not nactive SiProt L62496;
AND L62496 Resdum L426;
NOT L426 Nwell _ressndiff;
NOT Poly SiProt L90381;
AND L90381 Nimp L49196;
AND L49196 Resdum L17878;
NOT L17878 Nwell _ressnpoly;
AND L17878 Nwell _ressnpoly_nw;
SELECT -interact -not pactive SiProt L79746;
AND L79746 Resdum L22728;
AND L22728 Nwell _resspdiff;
AND L90381 Pimp L8778;
AND L8778 Resdum L54937;
NOT L54937 Nwell _ressppoly;
AND L54937 Nwell _ressppoly_nw;
AND ind10 ind11 L54420;
AND L54420 _ind_s L42364;
SELECT -touch L42364 ind_hole L12760;
SELECT -interact L12760 Via10 ind_ct;
AND Via10 _ind_s L13648;
NOT L13648 ind_ct ind_via_diva;
AND Oxide Oxide_thk L24975;
AND L24975 Poly L98842;
AND L98842 Pimp L73768;
OR Cap3dum Capdum L8948;
NOT L73768 L8948 _pmos2v;
ANGLE -not ind_ct -ltgt 0 90 L65767;
EDGE_EXPAND L65767 -outside_by 0.1 L12066;
AND L12066 ind10 L64022;
EDGE_BOOLEAN -coincident_only L64022 ind_hole -outside L30099;
EDGE_EXPAND L30099 -outside_by 101 L43958;
AND L43958 ind_hole ind_rad;
NOT bulk nb_tap L14174;
SIZE Psub -by -0.001 L86601;
NOT Psub L86601 L7495;
NOT L14174 L7495 psubstrate;
AND L66375 Nimp L89552;
AND L89552 Nzvt L70180;
NOT L70180 Nhvt L21328;
NOT L21328 Nburied _nmos_12_native;
AND L98842 Nimp L14186;
AND L14186 Nzvt L15681;
NOT L15681 Nhvt L10869;
NOT L10869 Nburied _nmos_25_native;
AND L97435 Pimp L62041;
NOT L62041 Plvt L28017;
NOT L28017 Phvt L17166;
AND L17166 Nwell _pdio;
AND L77738 Pimp L16131;
NOT L16131 Plvt L48360;
NOT L48360 Phvt L917;
AND L917 Nwell _pdio_2v;
SIZE IND2dummy -by 5 L70261;
SIZE INDdummy -by -1 L66884;
NOT L70261 L66884 L26372;
AND INDdummy L26372 L19884;
NOT L19884 ind11 L73859;
EDGE_BOOLEAN -coincident_only ind11 L73859 -outside L50941;
EDGE_EXPAND L50941 -inside_by 0.001 L12819;
SELECT -interact ind11 L12819 L33493;
SELECT -interact L73859 L33493 -eq 2 ind2_sp1;
SELECT -touch ind_nr IND2dummy L69850;
ANGLE -not L69850 -ltgt 0 90 L78036;
EDGE_EXPAND L78036 -outside_by 0.01 L91609;
NOT L91609 ind11 L15138;
NOT L15138 ind10 L37576;
VERTEX L37576 -lt 5 ind2_space;
AND _ind_a ind_hole L69131;
SIZE L69131 -by 0.1 L1472;
EDGE_EXPAND L1472 -inside_by 0.1 L82556;
NOT L1472 L69131 L62333;
NOT L62333 L82556 L28951;
ANGLE -not L28951 -ltgt 0 90 L87029;
EDGE_EXPAND L87029 -outside_by 101 L27296;
OR L27296 L28951 L13931;
AND L13931 ind_hole L10222;
ANGLE L10222 -ltgt 0 90 L25455;
EDGE_EXPAND L25455 -inside_by 0.001 L96841;
SELECT -interact -not L10222 L96841 L68829;
AREA L68829 -gt 0.8 inda_rad;
AND L97435 Nimp L21623;
NOT L21623 Nlvt L12020;
NOT L12020 Nhvt L4397;
NOT L4397 Nzvt L8315;
NOT L8315 Nwell _ndio;
AND L77738 Nimp L56549;
NOT L56549 Nlvt L18325;
NOT L18325 Nhvt L87119;
NOT L87119 Nzvt L50344;
NOT L50344 Nwell _ndio_2v;
AND L89552 Nhvt L87478;
OR Nlvt Nzvt L49009;
OR L49009 Nburied L13756;
NOT L87478 L13756 _nmos1v_hvt;
AND L89552 Nlvt L83634;
OR Nhvt Nzvt L25035;
OR L25035 Nburied L68361;
NOT L83634 L68361 _nmos1v_lvt;
NOT L89552 Nzvt L25441;
NOT L25441 Nhvt L70734;
NOT L70734 Nburied L8530;
AND Capdum L8530 _nmoscap1v;
NOT L14186 Nzvt L55994;
NOT L55994 Nhvt L55604;
NOT L55604 Nburied L64343;
AND Capdum L64343 _nmoscap2v;
OR Phvt Plvt L20537;
OR Capdum L20537 L86632;
OR Cap3dum L86632 L85139;
NOT L29970 L85139 _pmos1v;
NOT L29970 Nzvt L5017;
NOT L5017 Nhvt L28655;
NOT L28655 Nburied L38143;
AND Capdum L38143 _pmoscap1v;
NOT L73768 Nzvt L4203;
NOT L4203 Nhvt L16207;
NOT L16207 Nburied L72451;
AND Capdum L72451 _pmoscap2v;
NOT L64343 L8948 _nmos_25;
OR L25035 Nlvt L40124;
OR L40124 Nburied L71361;
OR Capdum L71361 L32193;
OR Cap3dum L32193 L26526;
NOT L89552 L26526 _nmos1v;
CONNECT Bondpad metal11_conn -by bp_tap;
CONNECT ind11 metal11_conn;
CONNECT metal11_conn CapMetal -by via10_cap;
CONNECT metal11_conn metal10_conn -by via10_nocap;
CONNECT ind11 ind10 -by ind_via_diva;
CONNECT metal11_conn metal10_conn -by via10_nodev;
CONNECT ind_ct ind10;
CONNECT ind10 metal10_conn;
CONNECT metal10_conn metal9_conn -by Via9;
CONNECT metal9_conn metal8_conn -by Via8;
CONNECT metal8_conn metal7_conn -by Via7;
CONNECT metal7_conn metal6_conn -by Via6;
CONNECT metal6_conn metal5_conn -by Via5;
CONNECT metal5_conn metal4_conn -by Via4;
CONNECT metal4_conn metal3_conn -by Via3;
CONNECT metal3_conn metal2_conn -by Via2;
CONNECT metal2_conn metal1_conn -by Via1;
CONNECT metal1_conn poly_conn -by cont_poly;
CONNECT metal1_conn pdiff_conn -by cont_pdiff;
CONNECT metal1_conn npn_emit -by cont_ndiff;
CONNECT metal1_conn ndiff_conn -by cont_ndiff;
CONNECT metal1_conn pnp_emit -by cont_pdiff;
SCONNECT pdiff_conn psubstrate -by ptap;
LVS_SOFTCHK psubstrate -type contact;
SCONNECT ndiff_conn nwell_conn -by ntap;
LVS_SOFTCHK nwell_conn -type contact;
SCONNECT nwell_conn Nburied -by nb_tap;
LVS_SOFTCHK Nburied -type contact;
ATTACH ind11_text ind11;
ATTACH metal11_conn_text metal11_conn;
ATTACH ind11_text ind_ct;
ATTACH ind10_text ind_ct;
ATTACH ind10_text ind10;
ATTACH metal10_conn_text metal10_conn;
ATTACH metal9_conn_text metal9_conn;
ATTACH metal8_conn_text metal8_conn;
ATTACH metal7_conn_text metal7_conn;
ATTACH metal6_conn_text metal6_conn;
ATTACH metal5_conn_text metal5_conn;
ATTACH metal4_conn_text metal4_conn;
ATTACH metal3_conn_text metal3_conn;
ATTACH metal2_conn_text metal2_conn;
ATTACH metal1_conn_text metal1_conn;
ATTACH nwell_conn_text nwell_conn;
ATTACH nwell_label nwell_conn;
ATTACH m1_label metal1_conn;
ATTACH m2_label metal2_conn;
ATTACH m3_label metal3_conn;
ATTACH m4_label metal4_conn;
ATTACH m5_label metal5_conn;
ATTACH m6_label metal6_conn;
ATTACH m7_label metal7_conn;
ATTACH m8_label metal8_conn;
ATTACH m9_label metal9_conn;
ATTACH m10_label metal10_conn;
ATTACH m11_label metal11_conn;
ATTACH nwell_pin nwell_conn;
ATTACH m1_pin metal1_conn;
ATTACH m2_pin metal2_conn;
ATTACH m3_pin metal3_conn;
ATTACH m4_pin metal4_conn;
ATTACH m5_pin metal5_conn;
ATTACH m6_pin metal6_conn;
ATTACH m7_pin metal7_conn;
ATTACH m8_pin metal8_conn;
ATTACH m9_pin metal9_conn;
ATTACH m10_pin metal10_conn;
ATTACH m11_pin metal11_conn;
AND psubstrate nactive _nmos1v_sti;
SIZE _nmos1v -by 1 _nmos1v_wpe_temp;
NOT _nmos1v_wpe_temp Nwell _nmos1v_wpe;
DEVICE MN ( g45n1svt ) _nmos1v poly_conn ( G ) ndiff_conn ( S ) ndiff_conn ( D ) psubstrate ( B ) ( S D ) -model g45n1svt < _nmos1v_sti > < _nmos1v_wpe > [ property fw , w , l , ad , as , pd , ps , sa , sb , sca , scb , scc 
 width = perim_co ( _nmos1v , ndiff_conn ) / 2 
 fw = width 
 w = width 
 l = area ( _nmos1v ) / width 
 ad = area ( D ) 
 as = area ( S ) 
 pd = perimeter ( D ) 
 ps = perimeter ( S ) 
 s = ENCLOSURE_VECTOR ( _nmos1v_sti , 2 ) 
 sw = SUM ( s::w ) 
 sa = SUM ( s::a * ( s::w / sw ) ) 
 sb = SUM ( s::b * ( s::w / sw ) ) 
 sch = ENCLOSURE_PERPENDICULAR ( _nmos1v , _nmos1v_wpe , S , 1 ) 
 scv = ENCLOSURE_PARALLEL ( _nmos1v , _nmos1v_wpe , S , 1 ) 
 sca = TVF_NUM_FUN ( "calc_sca" , "wpe_procedure" , sch , scv , w , l , 1 ) 
 scb = TVF_NUM_FUN ( "calc_scb" , "wpe_procedure" , sch , scv , w , l , 1 ) 
 scc = TVF_NUM_FUN ( "calc_scc" , "wpe_procedure" , sch , scv , w , l , 1 ) 
 ];
LVS_CHECK_PROPERTY MN ( g45n1svt ) l l -tolerance 0;
LVS_CHECK_PROPERTY MN ( g45n1svt ) w w -tolerance 0;
AND psubstrate nactive _nmos1v_hvt_sti;
SIZE _nmos1v_hvt -by 1 _nmos1v_hvt_wpe_temp;
NOT _nmos1v_hvt_wpe_temp Nwell _nmos1v_hvt_wpe;
DEVICE MN ( g45n1hvt ) _nmos1v_hvt poly_conn ( G ) ndiff_conn ( S ) ndiff_conn ( D ) psubstrate ( B ) ( S D ) -model g45n1hvt < _nmos1v_hvt_sti > < _nmos1v_hvt_wpe > [ property fw , w , l , ad , as , pd , ps , sa , sb , sca , scb , scc 
 width = perim_co ( _nmos1v_hvt , ndiff_conn ) / 2 
 fw = width 
 w = width 
 l = area ( _nmos1v_hvt ) / width 
 ad = area ( D ) 
 as = area ( S ) 
 pd = perimeter ( D ) 
 ps = perimeter ( S ) 
 s = ENCLOSURE_VECTOR ( _nmos1v_hvt_sti , 2 ) 
 sw = SUM ( s::w ) 
 sa = SUM ( s::a * ( s::w / sw ) ) 
 sb = SUM ( s::b * ( s::w / sw ) ) 
 sch = ENCLOSURE_PERPENDICULAR ( _nmos1v_hvt , _nmos1v_hvt_wpe , S , 1 ) 
 scv = ENCLOSURE_PARALLEL ( _nmos1v_hvt , _nmos1v_hvt_wpe , S , 1 ) 
 sca = TVF_NUM_FUN ( "calc_sca" , "wpe_procedure" , sch , scv , w , l , 1 ) 
 scb = TVF_NUM_FUN ( "calc_scb" , "wpe_procedure" , sch , scv , w , l , 1 ) 
 scc = TVF_NUM_FUN ( "calc_scc" , "wpe_procedure" , sch , scv , w , l , 1 ) 
 ];
LVS_CHECK_PROPERTY MN ( g45n1hvt ) l l -tolerance 0;
LVS_CHECK_PROPERTY MN ( g45n1hvt ) w w -tolerance 0;
AND psubstrate nactive _nmos1v_lvt_sti;
SIZE _nmos1v_lvt -by 1 _nmos1v_lvt_wpe_temp;
NOT _nmos1v_lvt_wpe_temp Nwell _nmos1v_lvt_wpe;
DEVICE MN ( g45n1lvt ) _nmos1v_lvt poly_conn ( G ) ndiff_conn ( S ) ndiff_conn ( D ) psubstrate ( B ) ( S D ) -model g45n1lvt < _nmos1v_lvt_sti > < _nmos1v_lvt_wpe > [ property w , l , ad , as , pd , ps , sa , sb , sca , scb , scc 
 width = perim_co ( _nmos1v_lvt , ndiff_conn ) / 2 
 w = width 
 l = area ( _nmos1v_lvt ) / width 
 ad = area ( D ) 
 as = area ( S ) 
 pd = perimeter ( D ) 
 ps = perimeter ( S ) 
 s = ENCLOSURE_VECTOR ( _nmos1v_lvt_sti , 2 ) 
 sw = SUM ( s::w ) 
 sa = SUM ( s::a * ( s::w / sw ) ) 
 sb = SUM ( s::b * ( s::w / sw ) ) 
 sch = ENCLOSURE_PERPENDICULAR ( _nmos1v_lvt , _nmos1v_lvt_wpe , S , 1 ) 
 scv = ENCLOSURE_PARALLEL ( _nmos1v_lvt , _nmos1v_lvt_wpe , S , 1 ) 
 sca = TVF_NUM_FUN ( "calc_sca" , "wpe_procedure" , sch , scv , w , l , 1 ) 
 scb = TVF_NUM_FUN ( "calc_scb" , "wpe_procedure" , sch , scv , w , l , 1 ) 
 scc = TVF_NUM_FUN ( "calc_scc" , "wpe_procedure" , sch , scv , w , l , 1 ) 
 ];
LVS_CHECK_PROPERTY MN ( g45n1lvt ) l l -tolerance 0;
LVS_CHECK_PROPERTY MN ( g45n1lvt ) w w -tolerance 0;
AND psubstrate nactive _nmos_12_native_sti;
SIZE _nmos_12_native -by 1 _nmos_12_native_wpe_temp;
NOT _nmos_12_native_wpe_temp Nwell _nmos_12_native_wpe;
DEVICE MN ( g45n1nvt ) _nmos_12_native poly_conn ( G ) ndiff_conn ( S ) ndiff_conn ( D ) psubstrate ( B ) ( S D ) -model g45n1nvt < _nmos_12_native_sti > < _nmos_12_native_wpe > [ property fw , w , l , ad , as , pd , ps , sa , sb , sca , scb , scc 
 width = perim_co ( _nmos_12_native , ndiff_conn ) / 2 
 fw = width 
 w = width 
 l = area ( _nmos_12_native ) / width 
 ad = area ( D ) 
 as = area ( S ) 
 pd = perimeter ( D ) 
 ps = perimeter ( S ) 
 s = ENCLOSURE_VECTOR ( _nmos_12_native_sti , 2 ) 
 sw = SUM ( s::w ) 
 sa = SUM ( s::a * ( s::w / sw ) ) 
 sb = SUM ( s::b * ( s::w / sw ) ) 
 sch = ENCLOSURE_PERPENDICULAR ( _nmos_12_native , _nmos_12_native_wpe , S , 1 ) 
 scv = ENCLOSURE_PARALLEL ( _nmos_12_native , _nmos_12_native_wpe , S , 1 ) 
 sca = TVF_NUM_FUN ( "calc_sca" , "wpe_procedure" , sch , scv , w , l , 1 ) 
 scb = TVF_NUM_FUN ( "calc_scb" , "wpe_procedure" , sch , scv , w , l , 1 ) 
 scc = TVF_NUM_FUN ( "calc_scc" , "wpe_procedure" , sch , scv , w , l , 1 ) 
 ];
LVS_CHECK_PROPERTY MN ( g45n1nvt ) l l -tolerance 0;
LVS_CHECK_PROPERTY MN ( g45n1nvt ) w w -tolerance 0;
AND psubstrate nactive _nmos_25_sti;
SIZE _nmos_25 -by 1 _nmos_25_wpe_temp;
NOT _nmos_25_wpe_temp Nwell _nmos_25_wpe;
DEVICE MN ( g45n2svt ) _nmos_25 poly_conn ( G ) ndiff_conn ( S ) ndiff_conn ( D ) psubstrate ( B ) ( S D ) -model g45n2svt < _nmos_25_sti > < _nmos_25_wpe > [ property fw , w , l , ad , as , pd , ps , sa , sb , sca , scb , scc 
 width = perim_co ( _nmos_25 , ndiff_conn ) / 2 
 fw = width 
 w = width 
 l = area ( _nmos_25 ) / width 
 ad = area ( D ) 
 as = area ( S ) 
 pd = perimeter ( D ) 
 ps = perimeter ( S ) 
 s = ENCLOSURE_VECTOR ( _nmos_25_sti , 2 ) 
 sw = SUM ( s::w ) 
 sa = SUM ( s::a * ( s::w / sw ) ) 
 sb = SUM ( s::b * ( s::w / sw ) ) 
 sch = ENCLOSURE_PERPENDICULAR ( _nmos_25 , _nmos_25_wpe , S , 1 ) 
 scv = ENCLOSURE_PARALLEL ( _nmos_25 , _nmos_25_wpe , S , 1 ) 
 sca = TVF_NUM_FUN ( "calc_sca" , "wpe_procedure" , sch , scv , w , l , 1 ) 
 scb = TVF_NUM_FUN ( "calc_scb" , "wpe_procedure" , sch , scv , w , l , 1 ) 
 scc = TVF_NUM_FUN ( "calc_scc" , "wpe_procedure" , sch , scv , w , l , 1 ) 
 ];
LVS_CHECK_PROPERTY MN ( g45n2svt ) l l -tolerance 0;
LVS_CHECK_PROPERTY MN ( g45n2svt ) w w -tolerance 0;
AND psubstrate nactive _nmos_25_native_sti;
SIZE _nmos_25_native -by 1 _nmos_25_native_wpe_temp;
NOT _nmos_25_native_wpe_temp Nwell _nmos_25_native_wpe;
DEVICE MN ( g45n2nvt ) _nmos_25_native poly_conn ( G ) ndiff_conn ( S ) ndiff_conn ( D ) psubstrate ( B ) ( S D ) -model g45n2nvt < _nmos_25_native_sti > < _nmos_25_native_wpe > [ property fw , w , l , ad , as , pd , ps , sa , sb , sca , scb , scc 
 width = perim_co ( _nmos_25_native , ndiff_conn ) / 2 
 fw = width 
 w = width 
 l = area ( _nmos_25_native ) / width 
 ad = area ( D ) 
 as = area ( S ) 
 pd = perimeter ( D ) 
 ps = perimeter ( S ) 
 s = ENCLOSURE_VECTOR ( _nmos_25_native_sti , 2 ) 
 sw = SUM ( s::w ) 
 sa = SUM ( s::a * ( s::w / sw ) ) 
 sb = SUM ( s::b * ( s::w / sw ) ) 
 sch = ENCLOSURE_PERPENDICULAR ( _nmos_25_native , _nmos_25_native_wpe , S , 1 ) 
 scv = ENCLOSURE_PARALLEL ( _nmos_25_native , _nmos_25_native_wpe , S , 1 ) 
 sca = TVF_NUM_FUN ( "calc_sca" , "wpe_procedure" , sch , scv , w , l , 1 ) 
 scb = TVF_NUM_FUN ( "calc_scb" , "wpe_procedure" , sch , scv , w , l , 1 ) 
 scc = TVF_NUM_FUN ( "calc_scc" , "wpe_procedure" , sch , scv , w , l , 1 ) 
 ];
LVS_CHECK_PROPERTY MN ( g45n2nvt ) l l -tolerance 0;
LVS_CHECK_PROPERTY MN ( g45n2nvt ) w w -tolerance 0;
DEVICE MN ( g45ncap1 ) _nmoscap1v poly_conn ( G ) ndiff_conn ( S ) ndiff_conn ( D ) psubstrate ( B ) ( S D ) -model g45ncap1 [ property w , l , ad , as , pd , ps 
 width = perim_co ( _nmoscap1v , ndiff_conn ) / 2 
 w = width 
 l = area ( _nmoscap1v ) / width 
 ad = area ( D ) 
 as = area ( S ) 
 pd = perimeter ( D ) 
 ps = perimeter ( S ) 
 ];
LVS_CHECK_PROPERTY MN ( g45ncap1 ) l l -tolerance 0;
LVS_CHECK_PROPERTY MN ( g45ncap1 ) w w -tolerance 0;
DEVICE MN ( g45ncap2 ) _nmoscap2v poly_conn ( G ) ndiff_conn ( S ) ndiff_conn ( D ) psubstrate ( B ) ( S D ) -model g45ncap2 [ property w , l , ad , as , pd , ps 
 width = perim_co ( _nmoscap2v , ndiff_conn ) / 2 
 w = width 
 l = area ( _nmoscap2v ) / width 
 ad = area ( D ) 
 as = area ( S ) 
 pd = perimeter ( D ) 
 ps = perimeter ( S ) 
 ];
LVS_CHECK_PROPERTY MN ( g45ncap2 ) l l -tolerance 0;
LVS_CHECK_PROPERTY MN ( g45ncap2 ) w w -tolerance 0;
DEVICE MP ( g45p1svt ) _pmos1v poly_conn ( G ) pdiff_conn ( S ) pdiff_conn ( D ) nwell_conn ( B ) ( S D ) -model g45p1svt < pactive > [ property fw , w , l , ad , as , pd , ps , sa , sb , sca , scb , scc 
 width = perim_co ( _pmos1v , pdiff_conn ) / 2 
 fw = width 
 w = width 
 l = area ( _pmos1v ) / width 
 ad = area ( D ) 
 as = area ( S ) 
 pd = perimeter ( D ) 
 ps = perimeter ( S ) 
 s = ENCLOSURE_VECTOR ( pactive , 2 ) 
 sw = SUM ( s::w ) 
 sa = SUM ( s::a * ( s::w / sw ) ) 
 sb = SUM ( s::b * ( s::w / sw ) ) 
 sch = ENCLOSURE_PERPENDICULAR ( _pmos1v , nwell_conn , S , 1 ) 
 scv = ENCLOSURE_PARALLEL ( _pmos1v , nwell_conn , S , 1 ) 
 sca = TVF_NUM_FUN ( "calc_sca" , "wpe_procedure" , sch , scv , w , l , 1 ) 
 scb = TVF_NUM_FUN ( "calc_scb" , "wpe_procedure" , sch , scv , w , l , 1 ) 
 scc = TVF_NUM_FUN ( "calc_scc" , "wpe_procedure" , sch , scv , w , l , 1 ) 
 ];
LVS_CHECK_PROPERTY MP ( g45p1svt ) l l -tolerance 0;
LVS_CHECK_PROPERTY MP ( g45p1svt ) w w -tolerance 0;
DEVICE MP ( g45p1hvt ) _pmos1v_hvt poly_conn ( G ) pdiff_conn ( S ) pdiff_conn ( D ) nwell_conn ( B ) ( S D ) -model g45p1hvt < pactive > [ property fw , w , l , ad , as , pd , ps , sa , sb , sca , scb , scc 
 width = perim_co ( _pmos1v_hvt , pdiff_conn ) / 2 
 fw = width 
 w = width 
 l = area ( _pmos1v_hvt ) / width 
 ad = area ( D ) 
 as = area ( S ) 
 pd = perimeter ( D ) 
 ps = perimeter ( S ) 
 s = ENCLOSURE_VECTOR ( pactive , 2 ) 
 sw = SUM ( s::w ) 
 sa = SUM ( s::a * ( s::w / sw ) ) 
 sb = SUM ( s::b * ( s::w / sw ) ) 
 sch = ENCLOSURE_PERPENDICULAR ( _pmos1v_hvt , nwell_conn , S , 1 ) 
 scv = ENCLOSURE_PARALLEL ( _pmos1v_hvt , nwell_conn , S , 1 ) 
 sca = TVF_NUM_FUN ( "calc_sca" , "wpe_procedure" , sch , scv , w , l , 1 ) 
 scb = TVF_NUM_FUN ( "calc_scb" , "wpe_procedure" , sch , scv , w , l , 1 ) 
 scc = TVF_NUM_FUN ( "calc_scc" , "wpe_procedure" , sch , scv , w , l , 1 ) 
 ];
LVS_CHECK_PROPERTY MP ( g45p1hvt ) l l -tolerance 0;
LVS_CHECK_PROPERTY MP ( g45p1hvt ) w w -tolerance 0;
DEVICE MP ( g45p1lvt ) _pmos1v_lvt poly_conn ( G ) pdiff_conn ( S ) pdiff_conn ( D ) nwell_conn ( B ) ( S D ) -model g45p1lvt < pactive > [ property fw , w , l , ad , as , pd , ps , sa , sb , sca , scb , scc 
 width = perim_co ( _pmos1v_lvt , pdiff_conn ) / 2 
 fw = width 
 w = width 
 l = area ( _pmos1v_lvt ) / width 
 ad = area ( D ) 
 as = area ( S ) 
 pd = perimeter ( D ) 
 ps = perimeter ( S ) 
 s = ENCLOSURE_VECTOR ( pactive , 2 ) 
 sw = SUM ( s::w ) 
 sa = SUM ( s::a * ( s::w / sw ) ) 
 sb = SUM ( s::b * ( s::w / sw ) ) 
 sch = ENCLOSURE_PERPENDICULAR ( _pmos1v_lvt , nwell_conn , S , 1 ) 
 scv = ENCLOSURE_PARALLEL ( _pmos1v_lvt , nwell_conn , S , 1 ) 
 sca = TVF_NUM_FUN ( "calc_sca" , "wpe_procedure" , sch , scv , w , l , 1 ) 
 scb = TVF_NUM_FUN ( "calc_scb" , "wpe_procedure" , sch , scv , w , l , 1 ) 
 scc = TVF_NUM_FUN ( "calc_scc" , "wpe_procedure" , sch , scv , w , l , 1 ) 
 ];
LVS_CHECK_PROPERTY MP ( g45p1lvt ) l l -tolerance 0;
LVS_CHECK_PROPERTY MP ( g45p1lvt ) w w -tolerance 0;
DEVICE MP ( g45p2svt ) _pmos2v poly_conn ( G ) pdiff_conn ( S ) pdiff_conn ( D ) nwell_conn ( B ) ( S D ) -model g45p2svt < pactive > [ property fw , w , l , ad , as , pd , ps , sa , sb , sca , scb , scc 
 width = perim_co ( _pmos2v , pdiff_conn ) / 2 
 fw = width 
 w = width 
 l = area ( _pmos2v ) / width 
 ad = area ( D ) 
 as = area ( S ) 
 pd = perimeter ( D ) 
 ps = perimeter ( S ) 
 s = ENCLOSURE_VECTOR ( pactive , 2 ) 
 sw = SUM ( s::w ) 
 sa = SUM ( s::a * ( s::w / sw ) ) 
 sb = SUM ( s::b * ( s::w / sw ) ) 
 sch = ENCLOSURE_PERPENDICULAR ( _pmos2v , nwell_conn , S , 1 ) 
 scv = ENCLOSURE_PARALLEL ( _pmos2v , nwell_conn , S , 1 ) 
 sca = TVF_NUM_FUN ( "calc_sca" , "wpe_procedure" , sch , scv , w , l , 1 ) 
 scb = TVF_NUM_FUN ( "calc_scb" , "wpe_procedure" , sch , scv , w , l , 1 ) 
 scc = TVF_NUM_FUN ( "calc_scc" , "wpe_procedure" , sch , scv , w , l , 1 ) 
 ];
LVS_CHECK_PROPERTY MP ( g45p2svt ) l l -tolerance 0;
LVS_CHECK_PROPERTY MP ( g45p2svt ) w w -tolerance 0;
DEVICE MP ( g45pcap1 ) _pmoscap1v poly_conn ( G ) pdiff_conn ( S ) pdiff_conn ( D ) nwell_conn ( B ) ( S D ) -model g45pcap1 [ property w , l , ad , as , pd , ps 
 width = perim_co ( _pmoscap1v , pdiff_conn ) / 2 
 w = width 
 l = area ( _pmoscap1v ) / width 
 ad = area ( D ) 
 as = area ( S ) 
 pd = perimeter ( D ) 
 ps = perimeter ( S ) 
 ];
LVS_CHECK_PROPERTY MP ( g45pcap1 ) l l -tolerance 0;
LVS_CHECK_PROPERTY MP ( g45pcap1 ) w w -tolerance 0;
DEVICE MP ( g45pcap2 ) _pmoscap2v poly_conn ( G ) pdiff_conn ( S ) pdiff_conn ( D ) nwell_conn ( B ) ( S D ) -model g45pcap2 [ property w , l , ad , as , pd , ps 
 width = perim_co ( _pmoscap2v , pdiff_conn ) / 2 
 w = width 
 l = area ( _pmoscap2v ) / width 
 ad = area ( D ) 
 as = area ( S ) 
 pd = perimeter ( D ) 
 ps = perimeter ( S ) 
 ];
LVS_CHECK_PROPERTY MP ( g45pcap2 ) l l -tolerance 0;
LVS_CHECK_PROPERTY MP ( g45pcap2 ) w w -tolerance 0;
DEVICE R ( g45rm1 ) _resm1 metal1_conn ( PLUS ) metal1_conn ( MINUS ) ( PLUS MINUS ) -model g45rm1 [ property w , effW , l , effL , r , segW , segL 
 width = perim_co ( _resm1 , metal1_conn ) / 2 
 length = perim_out ( _resm1 , metal1_conn ) / 2 
 w = width 
 effW = width 
 segW = width 
 l = ( length - ( 0.45 * bends ( _resm1 ) * width ) ) 
 effL = l 
 segL = l 
 r = R_metal1 * ( l / w ) 
 ];
LVS_CHECK_PROPERTY R ( g45rm1 ) w w -tolerance 0;
LVS_CHECK_PROPERTY R ( g45rm1 ) l l -tolerance 0;
DEVICE R ( g45rm2 ) _resm2 metal2_conn ( PLUS ) metal2_conn ( MINUS ) ( PLUS MINUS ) -model g45rm2 [ property w , effW , l , effL , r , segW , segL 
 width = perim_co ( _resm2 , metal2_conn ) / 2 
 length = perim_out ( _resm2 , metal2_conn ) / 2 
 w = width 
 effW = width 
 segW = width 
 l = ( length - ( 0.45 * bends ( _resm2 ) * width ) ) 
 effL = l 
 segL = l 
 r = R_metal2_7 * ( l / w ) 
 ];
LVS_CHECK_PROPERTY R ( g45rm2 ) w w -tolerance 0;
LVS_CHECK_PROPERTY R ( g45rm2 ) l l -tolerance 0;
DEVICE R ( g45rm3 ) _resm3 metal3_conn ( PLUS ) metal3_conn ( MINUS ) ( PLUS MINUS ) -model g45rm3 [ property w , effW , l , effL , r , segW , segL 
 width = perim_co ( _resm3 , metal3_conn ) / 2 
 length = perim_out ( _resm3 , metal3_conn ) / 2 
 w = width 
 effW = width 
 segW = width 
 l = ( length - ( 0.45 * bends ( _resm3 ) * width ) ) 
 effL = l 
 segL = l 
 r = R_metal2_7 * ( l / w ) 
 ];
LVS_CHECK_PROPERTY R ( g45rm3 ) w w -tolerance 0;
LVS_CHECK_PROPERTY R ( g45rm3 ) l l -tolerance 0;
DEVICE R ( g45rm4 ) _resm4 metal4_conn ( PLUS ) metal4_conn ( MINUS ) ( PLUS MINUS ) -model g45rm4 [ property w , effW , l , effL , r , segW , segL 
 width = perim_co ( _resm4 , metal4_conn ) / 2 
 length = perim_out ( _resm4 , metal4_conn ) / 2 
 w = width 
 effW = width 
 segW = width 
 l = ( length - ( 0.45 * bends ( _resm4 ) * width ) ) 
 effL = l 
 segL = l 
 r = R_metal2_7 * ( l / w ) 
 ];
LVS_CHECK_PROPERTY R ( g45rm4 ) w w -tolerance 0;
LVS_CHECK_PROPERTY R ( g45rm4 ) l l -tolerance 0;
DEVICE R ( g45rm5 ) _resm5 metal5_conn ( PLUS ) metal5_conn ( MINUS ) ( PLUS MINUS ) -model g45rm5 [ property w , effW , l , effL , r , segW , segL 
 width = perim_co ( _resm5 , metal5_conn ) / 2 
 length = perim_out ( _resm5 , metal5_conn ) / 2 
 w = width 
 effW = width 
 segW = width 
 l = ( length - ( 0.45 * bends ( _resm5 ) * width ) ) 
 effL = l 
 segL = l 
 r = R_metal2_7 * ( l / w ) 
 ];
LVS_CHECK_PROPERTY R ( g45rm5 ) w w -tolerance 0;
LVS_CHECK_PROPERTY R ( g45rm5 ) l l -tolerance 0;
DEVICE R ( g45rm6 ) _resm6 metal6_conn ( PLUS ) metal6_conn ( MINUS ) ( PLUS MINUS ) -model g45rm6 [ property w , effW , l , effL , r , segW , segL 
 width = perim_co ( _resm6 , metal6_conn ) / 2 
 length = perim_out ( _resm6 , metal6_conn ) / 2 
 w = width 
 effW = width 
 segW = width 
 l = ( length - ( 0.45 * bends ( _resm6 ) * width ) ) 
 effL = l 
 segL = l 
 r = R_metal2_7 * ( l / w ) 
 ];
LVS_CHECK_PROPERTY R ( g45rm6 ) w w -tolerance 0;
LVS_CHECK_PROPERTY R ( g45rm6 ) l l -tolerance 0;
DEVICE R ( g45rm7 ) _resm7 metal7_conn ( PLUS ) metal7_conn ( MINUS ) ( PLUS MINUS ) -model g45rm7 [ property w , effW , l , effL , r , segW , segL 
 width = perim_co ( _resm7 , metal7_conn ) / 2 
 length = perim_out ( _resm7 , metal7_conn ) / 2 
 w = width 
 effW = width 
 segW = width 
 l = ( length - ( 0.45 * bends ( _resm7 ) * width ) ) 
 effL = l 
 segL = l 
 r = R_metal2_7 * ( l / w ) 
 ];
LVS_CHECK_PROPERTY R ( g45rm7 ) w w -tolerance 0;
LVS_CHECK_PROPERTY R ( g45rm7 ) l l -tolerance 0;
DEVICE R ( g45rm8 ) _resm8 metal8_conn ( PLUS ) metal8_conn ( MINUS ) ( PLUS MINUS ) -model g45rm8 [ property w , effW , l , effL , r , segW , segL 
 width = perim_co ( _resm8 , metal8_conn ) / 2 
 length = perim_out ( _resm8 , metal8_conn ) / 2 
 w = width 
 effW = width 
 segW = width 
 l = ( length - ( 0.45 * bends ( _resm8 ) * width ) ) 
 effL = l 
 segL = l 
 r = R_metal8_10 * ( l / w ) 
 ];
LVS_CHECK_PROPERTY R ( g45rm8 ) w w -tolerance 0;
LVS_CHECK_PROPERTY R ( g45rm8 ) l l -tolerance 0;
DEVICE R ( g45rm9 ) _resm9 metal9_conn ( PLUS ) metal9_conn ( MINUS ) ( PLUS MINUS ) -model g45rm9 [ property w , effW , l , effL , r , segW , segL 
 width = perim_co ( _resm9 , metal9_conn ) / 2 
 length = perim_out ( _resm9 , metal9_conn ) / 2 
 w = width 
 effW = width 
 segW = width 
 l = ( length - ( 0.45 * bends ( _resm9 ) * width ) ) 
 effL = l 
 segL = l 
 r = R_metal8_10 * ( l / w ) 
 ];
LVS_CHECK_PROPERTY R ( g45rm9 ) w w -tolerance 0;
LVS_CHECK_PROPERTY R ( g45rm9 ) l l -tolerance 0;
DEVICE R ( g45rm10 ) _resm10 metal10_conn ( PLUS ) metal10_conn ( MINUS ) ( PLUS MINUS ) -model g45rm10 [ property w , effW , l , effL , r , segW , segL 
 width = perim_co ( _resm10 , metal10_conn ) / 2 
 length = perim_out ( _resm10 , metal10_conn ) / 2 
 w = width 
 effW = width 
 segW = width 
 l = ( length - ( 0.45 * bends ( _resm10 ) * width ) ) 
 effL = l 
 segL = l 
 r = R_metal8_10 * ( l / w ) 
 ];
LVS_CHECK_PROPERTY R ( g45rm10 ) w w -tolerance 0;
LVS_CHECK_PROPERTY R ( g45rm10 ) l l -tolerance 0;
DEVICE R ( g45rm11 ) _resm11 metal11_conn ( PLUS ) metal11_conn ( MINUS ) ( PLUS MINUS ) -model g45rm11 [ property w , effW , l , effL , r , segW , segL 
 width = perim_co ( _resm11 , metal11_conn ) / 2 
 length = perim_out ( _resm11 , metal11_conn ) / 2 
 w = width 
 effW = width 
 segW = width 
 l = ( length - ( 0.45 * bends ( _resm11 ) * width ) ) 
 effL = l 
 segL = l 
 r = R_metal11 * ( l / w ) 
 ];
LVS_CHECK_PROPERTY R ( g45rm11 ) w w -tolerance 0;
LVS_CHECK_PROPERTY R ( g45rm11 ) l l -tolerance 0;
DEVICE R ( g45rsnd ) _ressndiff ndiff_conn ( PLUS ) ndiff_conn ( MINUS ) psubstrate ( B ) ( PLUS MINUS ) -model g45rsnd [ property w , effW , l , effL , r , segW , segL 
 width = perim_co ( _ressndiff , ndiff_conn ) / 2 
 length = perim_out ( _ressndiff , ndiff_conn ) / 2 
 w = width 
 effW = width 
 segW = width 
 l = ( length - ( 0.45 * bends ( _ressndiff ) * width ) ) 
 effL = l 
 segL = l 
 r = R_snactive * ( l / w ) 
 ];
LVS_CHECK_PROPERTY R ( g45rsnd ) w w -tolerance 0;
LVS_CHECK_PROPERTY R ( g45rsnd ) l l -tolerance 0;
DEVICE R ( g45rnsnd ) _resnsndiff ndiff_conn ( PLUS ) ndiff_conn ( MINUS ) psubstrate ( B ) ( PLUS MINUS ) -model g45rnsnd [ property w , effW , l , effL , r , segW , segL 
 width = perim_co ( _resnsndiff , ndiff_conn ) / 2 
 length = perim_out ( _resnsndiff , ndiff_conn ) / 2 
 w = width 
 effW = width 
 segW = width 
 l = ( length - ( 0.45 * bends ( _resnsndiff ) * width ) ) 
 effL = l 
 segL = l 
 r = R_nsnactive * ( l / w ) 
 ];
LVS_CHECK_PROPERTY R ( g45rnsnd ) w w -tolerance 0;
LVS_CHECK_PROPERTY R ( g45rnsnd ) l l -tolerance 0;
DEVICE R ( g45rsnp ) _ressnpoly poly_conn ( PLUS ) poly_conn ( MINUS ) psubstrate ( B ) ( PLUS MINUS ) -model g45rsnp [ property w , effW , l , effL , r , segW , segL 
 width = perim_co ( _ressnpoly , poly_conn ) / 2 
 length = perim_out ( _ressnpoly , poly_conn ) / 2 
 w = width 
 effW = width 
 segW = width 
 l = ( length - ( 0.45 * bends ( _ressnpoly ) * width ) ) 
 effL = l 
 segL = l 
 r = R_spactive * ( l / w ) 
 ];
LVS_CHECK_PROPERTY R ( g45rsnp ) w w -tolerance 0;
LVS_CHECK_PROPERTY R ( g45rsnp ) l l -tolerance 0;
DEVICE R ( g45rsnp ) _ressnpoly_nw poly_conn ( PLUS ) poly_conn ( MINUS ) nwell_conn ( B ) ( PLUS MINUS ) -model g45rsnp [ property w , effW , l , effL , r , segW , segL 
 width = perim_co ( _ressnpoly_nw , poly_conn ) / 2 
 length = perim_out ( _ressnpoly_nw , poly_conn ) / 2 
 w = width 
 effW = width 
 segW = width 
 l = ( length - ( 0.45 * bends ( _ressnpoly_nw ) * width ) ) 
 effL = l 
 segL = l 
 r = R_snpoly * ( l / w ) 
 ];
LVS_CHECK_PROPERTY R ( g45rsnp ) w w -tolerance 0;
LVS_CHECK_PROPERTY R ( g45rsnp ) l l -tolerance 0;
DEVICE R ( g45rnsnp ) _resnsnpoly poly_conn ( PLUS ) poly_conn ( MINUS ) psubstrate ( B ) ( PLUS MINUS ) -model g45rnsnp [ property w , effW , l , effL , r , segW , segL 
 width = perim_co ( _resnsnpoly , poly_conn ) / 2 
 length = perim_out ( _resnsnpoly , poly_conn ) / 2 
 w = width 
 effW = width 
 segW = width 
 l = ( length - ( 0.45 * bends ( _resnsnpoly ) * width ) ) 
 effL = l 
 segL = l 
 r = R_nsnpoly * ( l / w ) 
 ];
LVS_CHECK_PROPERTY R ( g45rnsnp ) w w -tolerance 0;
LVS_CHECK_PROPERTY R ( g45rnsnp ) l l -tolerance 0;
DEVICE R ( g45rnsnp ) _resnsnpoly_nw poly_conn ( PLUS ) poly_conn ( MINUS ) nwell_conn ( B ) ( PLUS MINUS ) -model g45rnsnp [ property w , effW , l , effL , r , segW , segL 
 width = perim_co ( _resnsnpoly_nw , poly_conn ) / 2 
 length = perim_out ( _resnsnpoly_nw , poly_conn ) / 2 
 w = width 
 effW = width 
 segW = width 
 l = ( length - ( 0.45 * bends ( _resnsnpoly_nw ) * width ) ) 
 effL = l 
 segL = l 
 r = R_nsnpoly * ( l / w ) 
 ];
LVS_CHECK_PROPERTY R ( g45rnsnp ) w w -tolerance 0;
LVS_CHECK_PROPERTY R ( g45rnsnp ) l l -tolerance 0;
DEVICE R ( g45rspd ) _resspdiff pdiff_conn ( PLUS ) pdiff_conn ( MINUS ) nwell_conn ( B ) ( PLUS MINUS ) -model g45rspd [ property w , effW , l , effL , r , segW , segL 
 width = perim_co ( _resspdiff , pdiff_conn ) / 2 
 length = perim_out ( _resspdiff , pdiff_conn ) / 2 
 w = width 
 effW = width 
 segW = width 
 l = ( length - ( 0.45 * bends ( _resspdiff ) * width ) ) 
 effL = l 
 segL = l 
 r = R_spactive * ( l / w ) 
 ];
LVS_CHECK_PROPERTY R ( g45rspd ) w w -tolerance 0;
LVS_CHECK_PROPERTY R ( g45rspd ) l l -tolerance 0;
DEVICE R ( g45rnspd ) _resnspdiff pdiff_conn ( PLUS ) pdiff_conn ( MINUS ) nwell_conn ( B ) ( PLUS MINUS ) -model g45rnspd [ property w , effW , l , effL , r , segW , segL 
 width = perim_co ( _resnspdiff , pdiff_conn ) / 2 
 length = perim_out ( _resnspdiff , pdiff_conn ) / 2 
 w = width 
 effW = width 
 segW = width 
 l = ( length - ( 0.45 * bends ( _resnspdiff ) * width ) ) 
 effL = l 
 segL = l 
 r = R_nspactive * ( l / w ) 
 ];
LVS_CHECK_PROPERTY R ( g45rnspd ) w w -tolerance 0;
LVS_CHECK_PROPERTY R ( g45rnspd ) l l -tolerance 0;
DEVICE R ( g45rspp ) _ressppoly poly_conn ( PLUS ) poly_conn ( MINUS ) psubstrate ( B ) ( PLUS MINUS ) -model g45rspp [ property w , effW , l , effL , r , segW , segL 
 width = perim_co ( _ressppoly , poly_conn ) / 2 
 length = perim_out ( _ressppoly , poly_conn ) / 2 
 w = width 
 effW = width 
 segW = width 
 l = ( length - ( 0.45 * bends ( _ressppoly ) * width ) ) 
 effL = l 
 segL = l 
 r = R_sppoly * ( l / w ) 
 ];
LVS_CHECK_PROPERTY R ( g45rspp ) w w -tolerance 0;
LVS_CHECK_PROPERTY R ( g45rspp ) l l -tolerance 0;
DEVICE R ( g45rspp ) _ressppoly_nw poly_conn ( PLUS ) poly_conn ( MINUS ) nwell_conn ( B ) ( PLUS MINUS ) -model g45rspp [ property w , effW , l , effL , r , segW , segL 
 width = perim_co ( _ressppoly_nw , poly_conn ) / 2 
 length = perim_out ( _ressppoly_nw , poly_conn ) / 2 
 w = width 
 effW = width 
 segW = width 
 l = ( length - ( 0.45 * bends ( _ressppoly_nw ) * width ) ) 
 effL = l 
 segL = l 
 r = R_sppoly * ( l / w ) 
 ];
LVS_CHECK_PROPERTY R ( g45rspp ) w w -tolerance 0;
LVS_CHECK_PROPERTY R ( g45rspp ) l l -tolerance 0;
DEVICE R ( g45rnspp ) _resnsppoly poly_conn ( PLUS ) poly_conn ( MINUS ) psubstrate ( B ) ( PLUS MINUS ) -model g45rnspp [ property w , effW , l , effL , r , segW , segL 
 width = perim_co ( _resnsppoly , poly_conn ) / 2 
 length = perim_out ( _resnsppoly , poly_conn ) / 2 
 w = width 
 effW = width 
 segW = width 
 l = ( length - ( 0.45 * bends ( _resnsppoly ) * width ) ) 
 effL = l 
 segL = l 
 r = R_nsppoly * ( l / w ) 
 ];
LVS_CHECK_PROPERTY R ( g45rnspp ) w w -tolerance 0;
LVS_CHECK_PROPERTY R ( g45rnspp ) l l -tolerance 0;
DEVICE R ( g45rnspp ) _resnsppoly_nw poly_conn ( PLUS ) poly_conn ( MINUS ) nwell_conn ( B ) ( PLUS MINUS ) -model g45rnspp [ property w , effW , l , effL , r , segW , segL 
 width = perim_co ( _resnsppoly_nw , poly_conn ) / 2 
 length = perim_out ( _resnsppoly_nw , poly_conn ) / 2 
 w = width 
 effW = width 
 segW = width 
 l = ( length - ( 0.45 * bends ( _resnsppoly_nw ) * width ) ) 
 effL = l 
 segL = l 
 r = R_nsppoly * ( l / w ) 
 ];
LVS_CHECK_PROPERTY R ( g45rnspp ) w w -tolerance 0;
LVS_CHECK_PROPERTY R ( g45rnspp ) l l -tolerance 0;
DEVICE R ( g45rnws ) _resnwsti nwell_conn ( PLUS ) nwell_conn ( MINUS ) psubstrate ( B ) ( PLUS MINUS ) -model g45rnws [ property w , effW , l , effL , r , segW , segL 
 width = perim_co ( _resnwsti , nwell_conn ) / 2 
 length = perim_out ( _resnwsti , nwell_conn ) / 2 
 w = width 
 effW = width 
 segW = width 
 l = ( length - ( 0.45 * bends ( _resnwsti ) * width ) ) 
 effL = l 
 segL = l 
 r = R_nwell * ( l / w ) 
 ];
LVS_CHECK_PROPERTY R ( g45rnws ) w w -tolerance 0;
LVS_CHECK_PROPERTY R ( g45rnws ) l l -tolerance 0;
DEVICE R ( g45rnwo ) _resnwoxide nwell_conn ( PLUS ) nwell_conn ( MINUS ) psubstrate ( B ) ( PLUS MINUS ) -model g45rnwo [ property w , effW , l , effL , r , segW , segL 
 width = perim_co ( _resnwoxide , nwell_conn ) / 2 
 length = perim_out ( _resnwoxide , nwell_conn ) / 2 
 w = width 
 effW = width 
 segW = width 
 l = ( length - ( 0.45 * bends ( _resnwoxide ) * width ) ) 
 effL = l 
 segL = l 
 r = R_nwell * ( l / w ) 
 ];
LVS_CHECK_PROPERTY R ( g45rnwo ) w w -tolerance 0;
LVS_CHECK_PROPERTY R ( g45rnwo ) l l -tolerance 0;
DEVICE D ( g45nd1svt ) _ndio psubstrate ( PLUS ) ndiff_conn ( MINUS ) -model g45nd1svt [ property area , pj 
 area = area ( _ndio ) 
 pj = perimeter ( _ndio ) 
 ];
LVS_CHECK_PROPERTY D ( g45nd1svt ) A A -tolerance 0;
LVS_CHECK_PROPERTY D ( g45nd1svt ) P P -tolerance 0;
DEVICE D ( g45nd1lvt ) _ndio_lvt psubstrate ( PLUS ) ndiff_conn ( MINUS ) -model g45nd1lvt [ property area , pj 
 area = area ( _ndio_lvt ) 
 pj = perimeter ( _ndio_lvt ) 
 ];
LVS_CHECK_PROPERTY D ( g45nd1lvt ) A A -tolerance 0;
LVS_CHECK_PROPERTY D ( g45nd1lvt ) P P -tolerance 0;
DEVICE D ( g45nd1hvt ) _ndio_hvt psubstrate ( PLUS ) ndiff_conn ( MINUS ) -model g45nd1hvt [ property area , pj 
 area = area ( _ndio_hvt ) 
 pj = perimeter ( _ndio_hvt ) 
 ];
LVS_CHECK_PROPERTY D ( g45nd1hvt ) A A -tolerance 0;
LVS_CHECK_PROPERTY D ( g45nd1hvt ) P P -tolerance 0;
DEVICE D ( g45nd1nvt ) _ndio_nvt psubstrate ( PLUS ) ndiff_conn ( MINUS ) -model g45nd1nvt [ property area , pj 
 area = area ( _ndio_nvt ) 
 pj = perimeter ( _ndio_nvt ) 
 ];
LVS_CHECK_PROPERTY D ( g45nd1nvt ) A A -tolerance 0;
LVS_CHECK_PROPERTY D ( g45nd1nvt ) P P -tolerance 0;
DEVICE D ( g45nd2svt ) _ndio_2v psubstrate ( PLUS ) ndiff_conn ( MINUS ) -model g45nd2svt [ property area , pj 
 area = area ( _ndio_2v ) 
 pj = perimeter ( _ndio_2v ) 
 ];
LVS_CHECK_PROPERTY D ( g45nd2svt ) A A -tolerance 0;
LVS_CHECK_PROPERTY D ( g45nd2svt ) P P -tolerance 0;
DEVICE D ( g45nd2nvt ) _ndio_2v_nvt psubstrate ( PLUS ) ndiff_conn ( MINUS ) -model g45nd2nvt [ property area , pj 
 area = area ( _ndio_2v_nvt ) 
 pj = perimeter ( _ndio_2v_nvt ) 
 ];
LVS_CHECK_PROPERTY D ( g45nd2nvt ) A A -tolerance 0;
LVS_CHECK_PROPERTY D ( g45nd2nvt ) P P -tolerance 0;
DEVICE D ( g45pd1svt ) _pdio pdiff_conn ( PLUS ) nwell_conn ( MINUS ) -model g45pd1svt [ property area , pj 
 area = area ( _pdio ) 
 pj = perimeter ( _pdio ) 
 ];
LVS_CHECK_PROPERTY D ( g45pd1svt ) A A -tolerance 0;
LVS_CHECK_PROPERTY D ( g45pd1svt ) P P -tolerance 0;
DEVICE D ( g45pd1lvt ) _pdio_lvt pdiff_conn ( PLUS ) nwell_conn ( MINUS ) -model g45pd1lvt [ property area , pj 
 area = area ( _pdio_lvt ) 
 pj = perimeter ( _pdio_lvt ) 
 ];
LVS_CHECK_PROPERTY D ( g45pd1lvt ) A A -tolerance 0;
LVS_CHECK_PROPERTY D ( g45pd1lvt ) P P -tolerance 0;
DEVICE D ( g45pd1hvt ) _pdio_hvt pdiff_conn ( PLUS ) nwell_conn ( MINUS ) -model g45pd1hvt [ property area , pj 
 area = area ( _pdio_hvt ) 
 pj = perimeter ( _pdio_hvt ) 
 ];
LVS_CHECK_PROPERTY D ( g45pd1hvt ) A A -tolerance 0;
LVS_CHECK_PROPERTY D ( g45pd1hvt ) P P -tolerance 0;
DEVICE D ( g45pd2svt ) _pdio_2v pdiff_conn ( PLUS ) nwell_conn ( MINUS ) -model g45pd2svt [ property area , pj 
 area = area ( _pdio_2v ) 
 pj = perimeter ( _pdio_2v ) 
 ];
LVS_CHECK_PROPERTY D ( g45pd2svt ) A A -tolerance 0;
LVS_CHECK_PROPERTY D ( g45pd2svt ) P P -tolerance 0;
DEVICE Q ( g45vpnp2 ) _vpnp2 psubstrate ( C ) nwell_conn ( B ) pdiff_conn ( E ) -model g45vpnp2 [ property area 
 area = area ( E ) * 1 
 ];
LVS_CHECK_PROPERTY Q ( g45vpnp2 ) A A -tolerance 0;
DEVICE Q ( g45vpnp5 ) _vpnp5 psubstrate ( C ) nwell_conn ( B ) pdiff_conn ( E ) -model g45vpnp5 [ property area 
 area = area ( E ) * 1 
 ];
LVS_CHECK_PROPERTY Q ( g45vpnp5 ) A A -tolerance 0;
DEVICE Q ( g45vpnp10 ) _vpnp10 psubstrate ( C ) nwell_conn ( B ) pdiff_conn ( E ) -model g45vpnp10 [ property area 
 area = area ( E ) * 1 
 ];
LVS_CHECK_PROPERTY Q ( g45vpnp10 ) A A -tolerance 0;
DEVICE Q ( g45vnpn2 ) _npn2 nwell_conn ( C ) psubstrate ( B ) npn_emit ( E ) -model g45vnpn2 [ property area 
 area = area ( E ) * 1 
 ];
LVS_CHECK_PROPERTY Q ( g45vnpn2 ) A A -tolerance 0;
DEVICE Q ( g45vnpn5 ) _npn5 nwell_conn ( C ) psubstrate ( B ) npn_emit ( E ) -model g45vnpn5 [ property area 
 area = area ( E ) * 1 
 ];
LVS_CHECK_PROPERTY Q ( g45vnpn5 ) A A -tolerance 0;
DEVICE Q ( g45vnpn10 ) _npn10 nwell_conn ( C ) psubstrate ( B ) npn_emit ( E ) -model g45vnpn10 [ property area 
 area = area ( E ) * 1 
 ];
LVS_CHECK_PROPERTY Q ( g45vnpn10 ) A A -tolerance 0;
DEVICE C ( g45cmim ) _mimcap CapMetal ( PLUS ) metal10_conn ( MINUS ) psubstrate ( B ) -model g45cmim [ property w , l , c , area , pj 
 w = ( ( perimeter ( _mimcap ) *0.25 ) + 0.5*sqrt ( ( 0.25*pow ( perimeter ( _mimcap ) , 2 ) ) - ( 4*area ( _mimcap ) ) ) ) 
 l = ( ( perimeter ( _mimcap ) *0.25 ) - 0.5*sqrt ( ( 0.25*pow ( perimeter ( _mimcap ) , 2 ) ) - ( 4*area ( _mimcap ) ) ) ) 
 c = area ( _mimcap ) *1e-15 + perimeter ( _mimcap ) *1e-16 
 area = area ( _mimcap ) 
 pj = perimeter ( _mimcap ) 
 ];
LVS_CHECK_PROPERTY C ( g45cmim ) l l -tolerance 0;
LVS_CHECK_PROPERTY C ( g45cmim ) w w -tolerance 0;
LVS_REDUCE_DEVICE C ( g45cmim ) -parallel yes [ tolerance l 0 w 0 
 effective l , w 
 l = sum ( l ) / count ( ) 
 w = sum ( w ) 
 ];
DEVICE L ( g45inda ) _ind_a ind10 ( PLUS ) ind11 ( MINUS ) psubstrate ( B ) ( PLUS MINUS ) < inda_width > < ind2_space > < inda_rad > < ind_nr > -model g45inda [ property width space nr rad 
 width = area ( inda_width ) * 100000000 
 space = area ( ind2_space ) * 50000000 
 nr = count ( ind_nr ) - 0.5 
 rad = area ( inda_rad ) * 5000000 
 ];
LVS_CHECK_PROPERTY L ( g45inda ) width width -tolerance 0;
LVS_CHECK_PROPERTY L ( g45inda ) space space -tolerance 0;
LVS_CHECK_PROPERTY L ( g45inda ) nr nr -tolerance 0;
LVS_CHECK_PROPERTY L ( g45inda ) rad rad -tolerance 0;
SELECT -inside ind10 _ind_s _ind_s_enc;
DEVICE L ( g45inds ) _ind_s ind11 ( PLUS ) ind11 ( MINUS ) psubstrate ( B ) ( PLUS MINUS ) -model g45inds < inds_width > < ind2_sp1 > < ind_rad > < _ind_s_enc > [ property width rad space nr 
 width = area ( inds_width ) * 100000000 
 space = area ( ind2_sp1 ) * 1000000 
 rad = area ( ind_rad ) * 5000000 
 nr = ( count ( _ind_s_enc ) + 1 ) 
 ];
LVS_CHECK_PROPERTY L ( g45inds ) width width -tolerance 0;
LVS_CHECK_PROPERTY L ( g45inds ) space space -tolerance 0;
LVS_CHECK_PROPERTY L ( g45inds ) nr nr -tolerance 0;
 LVS_CHECK_PROPERTY L ( g45inds ) rad rad -tolerance 0;

tcl_code wpe_procedure
{
proc calc_sca { SCH SCV W L scref} {
set  sca1 0.0
set  sca2 0.0
set  SCref  [ expr { [$scref] * 1e-6 } ]
set  slice_count1 [ $SCH slice_count ]
set  slice_count2 [ $SCV slice_count ]

for { set i 0 } { $i < $slice_count1} { incr i } {
    set sca1 [ expr { $sca1 + ([$SCH w $i] * ( (($SCref * $SCref/[$SCH a $i]) - ($SCref * $SCref/([$SCH a $i] + [$L]))) + (($SCref * $SCref/[$SCH b $i]) - ($SCref * $SCref/([$SCH b $i] + [$L]))) ) ) }]
}

for { set i 0 } { $i < $slice_count2} { incr i } {
    set sca2 [ expr { $sca2 + ([$SCV w $i] * ( (($SCref * $SCref/[$SCV a $i]) - ($SCref * $SCref/([$SCV a $i] + [$W]))) + (($SCref * $SCref/[$SCV b $i]) - ($SCref * $SCref/([$SCV b $i] + [$W]))) ) ) }]
}

return [ expr { ($sca1 + $sca2) / (([$W] * [$L])) }]
}

proc calc_scb { SCH SCV W L scref} {
set  scb1 0.0
set  scb2 0.0
set  SCref [ expr { [$scref] * 1e-06 } ]
set  slice_count1 [ $SCH slice_count ]
set  slice_count2 [ $SCV slice_count ]

for { set i 0 } { $i < $slice_count1} { incr i } {
    set expo_ha1 [ expr { exp(-10*[$SCH a $i]/$SCref) } ]
    set expo_ha2 [ expr { exp(-10*([$SCH a $i]+[$L])/$SCref) } ]
    set expo_hb1 [ expr { exp(-10*[$SCH b $i]/$SCref) } ]
    set expo_hb2 [ expr { exp(-10*([$SCH b $i]+[$L])/$SCref) } ]
    set scb1 [ expr {$scb1 + ([$SCH w $i] * (([$SCH a $i]/10 + $SCref/100)*$expo_ha1 - (([$SCH a $i] + [$L])/10 + $SCref/100)*$expo_ha2 + ([$SCH b $i]/10 + $SCref/100)*$expo_hb1 - (([$SCH b $i] + [$L])/10 + $SCref/100)*$expo_hb2) ) }]
}

for { set i 0 } { $i < $slice_count2} { incr i } {
    set expo_va1 [ expr { exp(-10*[$SCV a $i]/$SCref) } ]
    set expo_va2 [ expr { exp(-10*([$SCV a $i]+[$W])/$SCref) } ]
    set expo_vb1 [ expr { exp(-10*[$SCV b $i]/$SCref) } ]
    set expo_vb2 [ expr { exp(-10*([$SCV b $i]+[$W])/$SCref) } ]
    set scb2 [ expr {$scb2 + ([$SCV w $i] * (([$SCV a $i]/10 + $SCref/100)*$expo_va1 - (([$SCV a $i] + [$W])/10 + $SCref/100)*$expo_va2 + ([$SCV b $i]/10 + $SCref/100)*$expo_vb1 - (([$SCV b $i] + [$W])/10 + $SCref/100)*$expo_vb2) ) }]
}

return [ expr { ($scb1 + $scb2) / (([$W] * [$L])) }]
}

proc calc_scc { SCH SCV W L scref} {
set  scc1 0.0
set  scc2 0.0
set  SCref [ expr { [$scref] * 1e-6 } ]
set  slice_count1 [ $SCH slice_count ]
set  slice_count2 [ $SCV slice_count ]

for { set i 0 } { $i < $slice_count1} { incr i } {
    set expo_ha1 [ expr { exp(-20*[$SCH a $i]/$SCref) } ]
    set expo_ha2 [ expr { exp(-20*([$SCH a $i]+[$L])/$SCref) } ]
    set expo_hb1 [ expr { exp(-20*[$SCH b $i]/$SCref) } ]
    set expo_hb2 [ expr { exp(-20*([$SCH b $i]+[$L])/$SCref) } ]
    set scc1 [ expr {$scc1 + ([$SCH w $i] * (([$SCH a $i]/20 + $SCref/400)*$expo_ha1 - (([$SCH a $i] + [$L])/20 + $SCref/400)*$expo_ha2 + ([$SCH b $i]/20 + $SCref/400)*$expo_hb1 - (([$SCH b $i] + [$L])/20 + $SCref/400)*$expo_hb2) ) }]
}

for { set i 0 } { $i < $slice_count2} { incr i } {
    set expo_va1 [ expr { exp(-20*[$SCV a $i]/$SCref) } ]
    set expo_va2 [ expr { exp(-20*([$SCV a $i]+[$W])/$SCref) } ]
    set expo_vb1 [ expr { exp(-20*[$SCV b $i]/$SCref) } ]
    set expo_vb2 [ expr { exp(-20*([$SCV b $i]+[$W])/$SCref) } ]
    set scc2 [ expr {$scc2 + ([$SCV w $i] * (([$SCV a $i]/20 + $SCref/400)*$expo_va1 - (([$SCV a $i] + [$W])/20 + $SCref/400)*$expo_va2 + ([$SCV b $i]/20 + $SCref/400)*$expo_vb1 - (([$SCV b $i] + [$W])/20 + $SCref/400)*$expo_vb2) ) }]
}

return [ expr { ($scc1 + $scc2) / (([$W] * [$L])) }]
}

};


########################################################################
checkout license ...
########################################################################
This mode requires 1 primary license.
Checking out SoftShare license Phys_Ver_Sys_LVS_XL 16.1 Qty: 1 ... succeeded (1s).



########################################################################
Optimizing Rules ...
########################################################################
[WARN] Neither hcell nor -automatch option is specified.
Time: cpu=0.13/0.13  real=0.58/0.58  Memory: 13.98/14.61/15.12


########################################################################
Loading Layout Data ...
########################################################################
Parsing Layer Mapping File adder1bit.lmap ...

GDSII Input Summary

Date: Sun Nov 17 14:10:46 2019
GDSII file: /home/013829283/224hw31/EE224_Project/adder1bit/adder1bit.gds
GDSII size: 38912
GDSII version: 5.0
GDSII library name: EE224_Project
Last Modified: 14:10:18 11/17/2019
Last Accessed: 14:10:41 11/17/2019
data base unit in user units    : 0.0005
physical size of data base unit : 5e-10
magnification: 1

loading cell M1_PO_CDNS_1 ...
loading cell M1_PO_CDNS_2 ...
loading cell M1_PO_CDNS_3 ...
loading cell M1_PO_CDNS_4 ...
loading cell M1_PO_CDNS_5 ...
loading cell M1_PO_CDNS_6 ...
loading cell M1_PO_CDNS_7 ...
loading cell nmos1v_CDNS_8 ...
loading cell nmos1v_CDNS_9 ...
loading cell nmos1v_CDNS_10 ...
loading cell nmos1v_CDNS_11 ...
loading cell pmos1v_CDNS_12 ...
loading cell nmos1v_CDNS_13 ...
loading cell pmos1v_CDNS_14 ...
loading cell pmos1v_CDNS_15 ...
loading cell pmos1v_CDNS_16 ...
loading cell nmos1v_CDNS_17 ...
loading cell adder1bit ...
Time: cpu=0.00/0.13  real=0.10/0.69  Memory: 22.03/22.65/22.65


Cell Summary:
----------------------------------------------------------------------------
    CELL              INSTANCE    GEOMETRY      LABELS        HREF        FREF
----------------------------------------------------------------------------
M1_PO_CDNS_1                 0           3           0           3           3
M1_PO_CDNS_2                 0           3           0           3           3
M1_PO_CDNS_3                 0           3           0           4           4
M1_PO_CDNS_4                 0           3           0           8           8
M1_PO_CDNS_5                 0           4           0           2           2
M1_PO_CDNS_6                 0           4           0           1           1
M1_PO_CDNS_7                 0           4           0           1           1
nmos1v_CDNS_8                0          16           0           3           3
nmos1v_CDNS_9                0          17           0           5           5
nmos1v_CDNS_10               0          18           0           2           2
nmos1v_CDNS_11               0          20           0           1           1
pmos1v_CDNS_12               0          45           0           3           3
nmos1v_CDNS_13               0          16           0           1           1
pmos1v_CDNS_14               0          36           0           2           2
pmos1v_CDNS_15               0          24           0           7           7
pmos1v_CDNS_16               0          18           0           2           2
nmos1v_CDNS_17               0          17           0           2           2
adder1bit                   50         261          12           1           1
----------------------------------------------------------------------------
TOTAL CELL = 18;  INSTANCE = 50;  GEOMETRY = 512;  LABEL = 12

Layer Summary:
----------------------------------------------------------------------------
    LAYER                       ID       HPN      HTC        FPN       FTC
----------------------------------------------------------------------------
BJTdum                        1000         0         0         0         0
Bondpad                       1001         0         0         0         0
Cap3dum                       1002         0         0         0         0
CapMetal                      1003         0         0         0         0
Capdum                        1004         0         0         0         0
Cont                          1005        99         0       282         0
DIOdummy                      1006         0         0         0         0
IND2dummy                     1007         0         0         0         0
INDdummy                      1008         0         0         0         0
M1Resdum                      1009         0         0         0         0
M2Resdum                      1010         0         0         0         0
M3Resdum                      1011         0         0         0         0
M4Resdum                      1012         0         0         0         0
M5Resdum                      1013         0         0         0         0
M6Resdum                      1014         0         0         0         0
M7Resdum                      1015         0         0         0         0
M8Resdum                      1016         0         0         0         0
M9Resdum                      1017         0         0         0         0
M10Resdum                     1018         0         0         0         0
M11Resdum                     1019         0         0         0         0
Metal1                        1020       188         0       254         0
Metal2                        1021         0         0         0         0
Metal3                        1022         0         0         0         0
Metal4                        1023         0         0         0         0
Metal5                        1024         0         0         0         0
Metal6                        1025         0         0         0         0
Metal7                        1026         0         0         0         0
Metal8                        1027         0         0         0         0
Metal9                        1028         0         0         0         0
Metal10                       1029         0         0         0         0
Metal11                       1030         0         0         0         0
NPN2dum                       1031         0         0         0         0
NPN5dum                       1032         0         0         0         0
NPN10dum                      1033         0         0         0         0
NPNdummy                      1034         0         0         0         0
Nburied                       1035         0         0         0         0
Nhvt                          1036         0         0         0         0
Nimp                          1037        16         0        42         0
Nlvt                          1038         0         0         0         0
Nwell                         1039         4         0        14         0
Nzvt                          1040         0         0         0         0
Oxide                         1041        30         0        84         0
Oxide_thk                     1042         0         0         0         0
PNPdummy                      1043         0         0         0         0
Phvt                          1044         0         0         0         0
Pimp                          1045        11         0        36         0
Plvt                          1046         0         0         0         0
Poly                          1047       164         0       269         0
Psub                          1048         0         0         0         0
ResWdum                       1049         0         0         0         0
Resdum                        1050         0         0         0         0
SiProt                        1051         0         0         0         0
Via1                          1052         0         0         0         0
Via2                          1053         0         0         0         0
Via3                          1054         0         0         0         0
Via4                          1055         0         0         0         0
Via5                          1056         0         0         0         0
Via6                          1057         0         0         0         0
Via7                          1058         0         0         0         0
Via8                          1059         0         0         0         0
Via9                          1060         0         0         0         0
Via10                         1061         0         0         0         0
ind10_text                    1062         0         0         0         0
ind11_text                    1063         0         0         0         0
metal1_conn_text              1064         0        12         0        12
metal2_conn_text              1065         0         0         0         0
metal3_conn_text              1066         0         0         0         0
metal4_conn_text              1067         0         0         0         0
metal5_conn_text              1068         0         0         0         0
metal6_conn_text              1069         0         0         0         0
metal7_conn_text              1070         0         0         0         0
metal8_conn_text              1071         0         0         0         0
metal9_conn_text              1072         0         0         0         0
metal10_conn_text             1073         0         0         0         0
metal11_conn_text             1074         0         0         0         0
m1_label                      1076         0         0         0         0
m2_label                      1077         0         0         0         0
m3_label                      1078         0         0         0         0
m4_label                      1079         0         0         0         0
m5_label                      1080         0         0         0         0
m6_label                      1081         0         0         0         0
m7_label                      1082         0         0         0         0
m8_label                      1083         0         0         0         0
m9_label                      1084         0         0         0         0
m10_label                     1085         0         0         0         0
m11_label                     1086         0         0         0         0
m1_pin                        1087         0         0         0         0
m2_pin                        1088         0         0         0         0
m3_pin                        1089         0         0         0         0
m4_pin                        1090         0         0         0         0
m5_pin                        1091         0         0         0         0
m6_pin                        1092         0         0         0         0
m7_pin                        1093         0         0         0         0
m8_pin                        1094         0         0         0         0
m9_pin                        1095         0         0         0         0
m10_pin                       1096         0         0         0         0
m11_pin                       1097         0         0         0         0
text                          1098         0         0         0         0
nwell_conn_text              10645         0         0         0         0
nwell_label                  10765         0         0         0         0
nwell_pin                    10875         0         0         0         0
----------------------------------------------------------------------------

CHIP EXTENT: 1250 1590 16660 20840

Time: cpu=0.00/0.13  real=0.01/0.69  Memory: 22.05/22.65/22.65


Ports ...
========================================================================

Texts For Connectivity ...
========================================================================
vdc (2.650, 8.080) 1064 adder1bit
SUM (8.310, 3.740) 1064 adder1bit
PM4 (2.465, 5.935) 1064 adder1bit
PM3 (2.230, 4.685) 1064 adder1bit
PM2 (1.770, 6.475) 1064 adder1bit
PM1 (3.025, 7.560) 1064 adder1bit
PM0 (1.815, 7.975) 1064 adder1bit
gnd (3.895, 1.090) 1064 adder1bit
cout (4.105, 1.645) 1064 adder1bit
Cin (1.005, 8.770) 1064 adder1bit
B (1.765, 8.365) 1064 adder1bit
A (0.975, 8.320) 1064 adder1bit

Texts For SELECT -LABEL ...
========================================================================

Texts For EXPAND_TEXT_ORIGIN ...
========================================================================

Texts For DFM_TEXT ...
========================================================================

Texts For Device Text Model Layer ...
========================================================================

Texts For Device Text Property Layer ...
========================================================================

########################################################################
Preparing Hierarchical Database ...
########################################################################

Constructing Hierarchical Database ...
========================================================================

    M1_PO_CDNS_6 is expanded.
    M1_PO_CDNS_7 is expanded.
Time: cpu=0.00/0.13  real=0.00/0.69  Memory: 22.05/22.65/22.65


  REORGANIZE HIERARCHIES (1)...

Time: cpu=0.00/0.13  real=0.00/0.69  Memory: 22.05/22.65/22.65

  REORGANIZE HIERARCHIES (2)...

Time: cpu=0.00/0.13  real=0.00/0.70  Memory: 22.05/22.65/22.65


Cell Summary:
----------------------------------------------------------------------------
    CELL              INSTANCE    GEOMETRY      LABELS        HREF        FREF
----------------------------------------------------------------------------
M1_PO_CDNS_1                 0           3           0           3           3
M1_PO_CDNS_2                 0           3           0           3           3
M1_PO_CDNS_3                 0           3           0           4           4
M1_PO_CDNS_4                 0           3           0           8           8
M1_PO_CDNS_5                 0           4           0           2           2
nmos1v_CDNS_8                0          16           0           3           3
nmos1v_CDNS_9                0          17           0           5           5
nmos1v_CDNS_10               0          18           0           2           2
nmos1v_CDNS_11               0          20           0           1           1
pmos1v_CDNS_12               0          45           0           3           3
nmos1v_CDNS_13               0          16           0           1           1
pmos1v_CDNS_14               0          36           0           2           2
pmos1v_CDNS_15               0          24           0           7           7
pmos1v_CDNS_16               0          18           0           2           2
nmos1v_CDNS_17               0          17           0           2           2
adder1bit                   48         269          12           1           1
----------------------------------------------------------------------------
TOTAL CELL = 16;  INSTANCE = 48;  GEOMETRY = 512;  LABEL = 12

Layer Summary:
----------------------------------------------------------------------------
    LAYER                       ID       HPN      HTC        FPN       FTC
----------------------------------------------------------------------------
BJTdum                        1000         0         0         0         0
Bondpad                       1001         0         0         0         0
Cap3dum                       1002         0         0         0         0
CapMetal                      1003         0         0         0         0
Capdum                        1004         0         0         0         0
Cont                          1005        99         0       282         0
DIOdummy                      1006         0         0         0         0
IND2dummy                     1007         0         0         0         0
INDdummy                      1008         0         0         0         0
M1Resdum                      1009         0         0         0         0
M2Resdum                      1010         0         0         0         0
M3Resdum                      1011         0         0         0         0
M4Resdum                      1012         0         0         0         0
M5Resdum                      1013         0         0         0         0
M6Resdum                      1014         0         0         0         0
M7Resdum                      1015         0         0         0         0
M8Resdum                      1016         0         0         0         0
M9Resdum                      1017         0         0         0         0
M10Resdum                     1018         0         0         0         0
M11Resdum                     1019         0         0         0         0
Metal1                        1020       188         0       254         0
Metal2                        1021         0         0         0         0
Metal3                        1022         0         0         0         0
Metal4                        1023         0         0         0         0
Metal5                        1024         0         0         0         0
Metal6                        1025         0         0         0         0
Metal7                        1026         0         0         0         0
Metal8                        1027         0         0         0         0
Metal9                        1028         0         0         0         0
Metal10                       1029         0         0         0         0
Metal11                       1030         0         0         0         0
NPN2dum                       1031         0         0         0         0
NPN5dum                       1032         0         0         0         0
NPN10dum                      1033         0         0         0         0
NPNdummy                      1034         0         0         0         0
Nburied                       1035         0         0         0         0
Nhvt                          1036         0         0         0         0
Nimp                          1037        16         0        42         0
Nlvt                          1038         0         0         0         0
Nwell                         1039         4         0        14         0
Nzvt                          1040         0         0         0         0
Oxide                         1041        30         0        84         0
Oxide_thk                     1042         0         0         0         0
PNPdummy                      1043         0         0         0         0
Phvt                          1044         0         0         0         0
Pimp                          1045        11         0        36         0
Plvt                          1046         0         0         0         0
Poly                          1047       164         0       269         0
Psub                          1048         0         0         0         0
ResWdum                       1049         0         0         0         0
Resdum                        1050         0         0         0         0
SiProt                        1051         0         0         0         0
Via1                          1052         0         0         0         0
Via2                          1053         0         0         0         0
Via3                          1054         0         0         0         0
Via4                          1055         0         0         0         0
Via5                          1056         0         0         0         0
Via6                          1057         0         0         0         0
Via7                          1058         0         0         0         0
Via8                          1059         0         0         0         0
Via9                          1060         0         0         0         0
Via10                         1061         0         0         0         0
ind10_text                    1062         0         0         0         0
ind11_text                    1063         0         0         0         0
metal1_conn_text              1064         0        12         0        12
metal2_conn_text              1065         0         0         0         0
metal3_conn_text              1066         0         0         0         0
metal4_conn_text              1067         0         0         0         0
metal5_conn_text              1068         0         0         0         0
metal6_conn_text              1069         0         0         0         0
metal7_conn_text              1070         0         0         0         0
metal8_conn_text              1071         0         0         0         0
metal9_conn_text              1072         0         0         0         0
metal10_conn_text             1073         0         0         0         0
metal11_conn_text             1074         0         0         0         0
m1_label                      1076         0         0         0         0
m2_label                      1077         0         0         0         0
m3_label                      1078         0         0         0         0
m4_label                      1079         0         0         0         0
m5_label                      1080         0         0         0         0
m6_label                      1081         0         0         0         0
m7_label                      1082         0         0         0         0
m8_label                      1083         0         0         0         0
m9_label                      1084         0         0         0         0
m10_label                     1085         0         0         0         0
m11_label                     1086         0         0         0         0
m1_pin                        1087         0         0         0         0
m2_pin                        1088         0         0         0         0
m3_pin                        1089         0         0         0         0
m4_pin                        1090         0         0         0         0
m5_pin                        1091         0         0         0         0
m6_pin                        1092         0         0         0         0
m7_pin                        1093         0         0         0         0
m8_pin                        1094         0         0         0         0
m9_pin                        1095         0         0         0         0
m10_pin                       1096         0         0         0         0
m11_pin                       1097         0         0         0         0
text                          1098         0         0         0         0
nwell_conn_text              10645         0         0         0         0
nwell_label                  10765         0         0         0         0
nwell_pin                    10875         0         0         0         0
----------------------------------------------------------------------------

Layer Summary(Texts For Connectivity):
----------------------------------------------------------------------------
    LAYER                       ID       TEXTS
----------------------------------------------------------------------------
metal1_conn_text              1064        12
----------------------------------------------------------------------------

Layer Summary(Texts For SELECT -LABEL):
----------------------------------------------------------------------------
    LAYER                       ID       TEXTS
----------------------------------------------------------------------------
----------------------------------------------------------------------------

Layer Summary(Texts For EXPAND_TEXT_ORIGIN):
----------------------------------------------------------------------------
    LAYER                       ID       TEXTS
----------------------------------------------------------------------------
----------------------------------------------------------------------------

Layer Summary(Texts For DFM_TEXT):
----------------------------------------------------------------------------
    LAYER                       ID       TEXTS
----------------------------------------------------------------------------
----------------------------------------------------------------------------
Time: cpu=0.00/0.13  real=0.00/0.70  Memory: 22.05/22.65/22.65


Compacting Hierarchy Library ...
========================================================================
Time: cpu=0.00/0.13  real=0.00/0.70  Memory: 13.99/14.61/22.65


Analyzing Cell Overlapings ...
========================================================================
Time: cpu=0.00/0.13  real=0.00/0.70  Memory: 13.99/14.61/18.63


Merge Layers ...
========================================================================
    Cont = OR Cont
    generate layer Cont, TYP = P, HPN = 99, FPN = 282, HEN = 396, FEN = 1128

    Metal1 = OR Metal1
    generate layer Metal1, TYP = P, HPN = 53, FPN = 104, HEN = 452, FEN = 656

    Nimp = OR Nimp
    generate layer Nimp, TYP = P, HPN = 10, FPN = 28, HEN = 88, FEN = 224

    Nwell = OR Nwell
    generate layer Nwell, TYP = P, HPN = 4, FPN = 14, HEN = 16, FEN = 56

    Oxide = OR Oxide
    generate layer Oxide, TYP = P, HPN = 10, FPN = 28, HEN = 40, FEN = 112

    Pimp = OR Pimp
    generate layer Pimp, TYP = P, HPN = 7, FPN = 22, HEN = 60, FEN = 200

    Poly = OR Poly
    generate layer Poly, TYP = P, HPN = 30, FPN = 63, HEN = 309, FEN = 441

Time: cpu=0.00/0.14  real=0.00/0.70  Memory: 13.99/14.61/22.65

Time: cpu=0.00/0.14  real=0.00/0.70  Memory: 13.99/14.61/14.61


########################################################################
Execute Operations ...
########################################################################


operation group: 1/249
    bulk = EXTENT
========================================================================
    generate layer bulk, TYP = P, HPN = 12, FPN = 33, HEN = 176, FEN = 260
Time: cpu=0.00/0.14  real=0.01/0.71  Memory: 13.99/14.61/22.65



operation group: 2/249
    L86607 = OR INDdummy M11Resdum
========================================================================
    generate layer L86607, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0
Time: cpu=0.00/0.14  real=0.00/0.71  Memory: 13.99/14.61/14.61



operation group: 3/249
    metal11_conn = NOT Metal11 L86607
========================================================================
    generate layer metal11_conn, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0
Time: cpu=0.00/0.14  real=0.00/0.71  Memory: 13.99/14.61/14.61

    delete layer L86607


operation group: 4/249
    bp_tap = AND Bondpad Metal9
========================================================================
    generate layer bp_tap, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0
Time: cpu=0.00/0.14  real=0.00/0.71  Memory: 13.99/14.61/14.61



operation group: 5/249
    L13465 = AND INDdummy Metal11
========================================================================
    generate layer L13465, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0
Time: cpu=0.00/0.14  real=0.00/0.71  Memory: 13.99/14.61/14.61



operation group: 6/249
    ind11 = SIZE L13465 -by 0.01 -overunder
========================================================================
    generate layer ind11, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0
Time: cpu=0.00/0.14  real=0.00/0.71  Memory: 13.99/14.61/14.61

    delete layer L13465


operation group: 7/249
    via10_cap = AND CapMetal Via10
========================================================================
    generate layer via10_cap, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0
Time: cpu=0.00/0.14  real=0.00/0.71  Memory: 13.99/14.61/14.61



operation group: 8/249
    L17074 = OR INDdummy M10Resdum
========================================================================
    generate layer L17074, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0
Time: cpu=0.00/0.14  real=0.00/0.71  Memory: 13.99/14.61/14.61



operation group: 9/249
    metal10_conn = NOT Metal10 L17074
========================================================================
    generate layer metal10_conn, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0
Time: cpu=0.00/0.14  real=0.00/0.71  Memory: 13.99/14.61/14.61

    delete layer L17074


operation group: 10/249
    via10_nocap = NOT Via10 CapMetal
========================================================================
    generate layer via10_nocap, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0
Time: cpu=0.00/0.14  real=0.00/0.71  Memory: 13.99/14.61/14.61



operation group: 11/249
    ind10 = AND INDdummy Metal10
========================================================================
    generate layer ind10, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0
Time: cpu=0.00/0.14  real=0.00/0.71  Memory: 13.99/14.61/14.61



operation group: 12/249
    _ind_a = SELECT -enclose INDdummy ind11 -lt 2
========================================================================
    generate layer _ind_a, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0
Time: cpu=0.00/0.14  real=0.00/0.71  Memory: 13.99/14.61/14.61



operation group: 13/249
    _ind_s1 = SELECT -interact INDdummy _ind_a -not
========================================================================
    generate layer _ind_s1, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0
Time: cpu=0.00/0.14  real=0.00/0.71  Memory: 13.99/14.61/14.61



operation group: 14/249
    _ind_s = SELECT -enclose _ind_s1 ind11
========================================================================
    generate layer _ind_s, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0
Time: cpu=0.00/0.14  real=0.00/0.71  Memory: 13.99/14.61/14.61

    delete layer _ind_s1


operation group: 15/249
    L13648 = AND Via10 _ind_s
========================================================================
    generate layer L13648, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0
Time: cpu=0.00/0.14  real=0.00/0.71  Memory: 13.99/14.61/14.61



operation group: 16/249
    L54420 = AND ind10 ind11
========================================================================
    generate layer L54420, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0
Time: cpu=0.00/0.14  real=0.00/0.71  Memory: 13.99/14.61/14.61



operation group: 17/249
    L42364 = AND L54420 _ind_s
========================================================================
    generate layer L42364, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0
Time: cpu=0.00/0.14  real=0.00/0.71  Memory: 13.99/14.61/14.61

    delete layer L54420


operation group: 18/249
    L83584 = OR ind10 ind11
========================================================================
    generate layer L83584, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0
Time: cpu=0.00/0.14  real=0.00/0.71  Memory: 13.99/14.61/14.61



operation group: 19/249
    L87155 = HOLES L83584 -inner
========================================================================
    generate layer L87155, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0
Time: cpu=0.00/0.14  real=0.00/0.71  Memory: 13.99/14.61/14.61

    delete layer L83584


operation group: 20/249
    ind_hole = VERTEX L87155 -lt 14
========================================================================
    generate layer ind_hole, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0
Time: cpu=0.00/0.14  real=0.00/0.71  Memory: 13.99/14.61/14.61

    delete layer L87155


operation group: 21/249
    L12760 = SELECT -touch L42364 ind_hole
========================================================================
    generate layer L12760, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0
Time: cpu=0.00/0.14  real=0.00/0.71  Memory: 13.99/14.61/14.61

    delete layer L42364


operation group: 22/249
    ind_ct = SELECT -interact L12760 Via10
========================================================================
    generate layer ind_ct, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0
Time: cpu=0.00/0.14  real=0.00/0.71  Memory: 13.99/14.61/14.61

    delete layer L12760


operation group: 23/249
    ind_via_diva = NOT L13648 ind_ct
========================================================================
    generate layer ind_via_diva, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0
Time: cpu=0.00/0.14  real=0.00/0.71  Memory: 13.99/14.61/14.61

    delete layer L13648


operation group: 24/249
    L47735 = OR CapMetal INDdummy
========================================================================
    generate layer L47735, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0
Time: cpu=0.00/0.14  real=0.00/0.71  Memory: 13.99/14.61/14.61



operation group: 25/249
    via10_nodev = NOT Via10 L47735
========================================================================
    generate layer via10_nodev, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0
Time: cpu=0.00/0.14  real=0.00/0.71  Memory: 13.99/14.61/14.61

    delete layer Via10
    delete layer L47735


operation group: 26/249
    metal9_conn = NOT Metal9 M9Resdum
========================================================================
    generate layer metal9_conn, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0
Time: cpu=0.00/0.14  real=0.00/0.71  Memory: 13.99/14.61/14.61



operation group: 27/249
    metal8_conn = NOT Metal8 M8Resdum
========================================================================
    generate layer metal8_conn, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0
Time: cpu=0.00/0.14  real=0.00/0.71  Memory: 13.99/14.61/14.61



operation group: 28/249
    metal7_conn = NOT Metal7 M7Resdum
========================================================================
    generate layer metal7_conn, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0
Time: cpu=0.00/0.14  real=0.00/0.71  Memory: 13.99/14.61/14.61



operation group: 29/249
    metal6_conn = NOT Metal6 M6Resdum
========================================================================
    generate layer metal6_conn, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0
Time: cpu=0.00/0.14  real=0.00/0.71  Memory: 13.99/14.61/14.61



operation group: 30/249
    metal5_conn = NOT Metal5 M5Resdum
========================================================================
    generate layer metal5_conn, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0
Time: cpu=0.00/0.14  real=0.00/0.71  Memory: 13.99/14.61/14.61



operation group: 31/249
    metal4_conn = NOT Metal4 M4Resdum
========================================================================
    generate layer metal4_conn, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0
Time: cpu=0.00/0.14  real=0.00/0.71  Memory: 13.99/14.61/14.61



operation group: 32/249
    metal3_conn = NOT Metal3 M3Resdum
========================================================================
    generate layer metal3_conn, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0
Time: cpu=0.00/0.14  real=0.00/0.71  Memory: 13.99/14.61/14.61



operation group: 33/249
    metal2_conn = NOT Metal2 M2Resdum
========================================================================
    generate layer metal2_conn, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0
Time: cpu=0.00/0.14  real=0.00/0.71  Memory: 13.99/14.61/14.61



operation group: 34/249
    metal1_conn = NOT Metal1 M1Resdum
========================================================================
    generate layer metal1_conn, TYP = P, HPN = 53, FPN = 104, HEN = 452, FEN = 656
Time: cpu=0.00/0.14  real=0.00/0.71  Memory: 13.99/14.61/14.61



operation group: 35/249
    poly_conn = NOT Poly Resdum
========================================================================
    generate layer poly_conn, TYP = P, HPN = 30, FPN = 63, HEN = 309, FEN = 441
Time: cpu=0.00/0.14  real=0.00/0.71  Memory: 13.99/14.61/14.61



operation group: 36/249
    cont_poly = AND Cont Poly
========================================================================
    generate layer cont_poly, TYP = P, HPN = 10, FPN = 26, HEN = 40, FEN = 104
Time: cpu=0.00/0.14  real=0.00/0.72  Memory: 13.99/14.61/22.65



operation group: 37/249
    pactive = AND Oxide Pimp
========================================================================
    generate layer pactive, TYP = P, HPN = 7, FPN = 22, HEN = 28, FEN = 88
Time: cpu=0.00/0.15  real=0.00/0.72  Memory: 13.99/14.61/18.63



operation group: 38/249
    pdiff = NOT pactive Poly
========================================================================
    generate layer pdiff, TYP = P, HPN = 11, FPN = 36, HEN = 44, FEN = 144
Time: cpu=0.00/0.15  real=0.00/0.72  Memory: 13.99/14.61/22.65



operation group: 39/249
    pdiff_conn = NOT pdiff Resdum
========================================================================
    generate layer pdiff_conn, TYP = P, HPN = 11, FPN = 36, HEN = 44, FEN = 144
Time: cpu=0.00/0.15  real=0.00/0.72  Memory: 13.99/14.61/14.61

    delete layer pdiff


operation group: 40/249
    cont_pdiff = AND Cont pdiff_conn
========================================================================
    generate layer cont_pdiff, TYP = P, HPN = 46, FPN = 143, HEN = 184, FEN = 572
Time: cpu=0.00/0.15  real=0.00/0.72  Memory: 13.99/14.61/18.63



operation group: 41/249
    nactive = AND Nimp Oxide
========================================================================
    generate layer nactive, TYP = P, HPN = 10, FPN = 28, HEN = 40, FEN = 112
Time: cpu=0.00/0.15  real=0.00/0.72  Memory: 13.99/14.61/18.63



operation group: 42/249
    ndiff = NOT nactive poly_conn
========================================================================
    generate layer ndiff, TYP = P, HPN = 16, FPN = 42, HEN = 64, FEN = 168
Time: cpu=0.00/0.15  real=0.00/0.73  Memory: 13.99/14.61/22.65



operation group: 43/249
    ndiff_conn = NOT ndiff Resdum
========================================================================
    generate layer ndiff_conn, TYP = P, HPN = 16, FPN = 42, HEN = 64, FEN = 168
Time: cpu=0.00/0.15  real=0.00/0.73  Memory: 13.99/14.61/14.61

    delete layer ndiff


operation group: 44/249
    L61645 = AND NPNdummy ndiff_conn
========================================================================
    generate layer L61645, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0
Time: cpu=0.00/0.15  real=0.00/0.73  Memory: 13.99/14.61/14.61



operation group: 45/249
    npn_emit = NOT L61645 Nwell
========================================================================
    generate layer npn_emit, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0
Time: cpu=0.00/0.15  real=0.00/0.73  Memory: 13.99/14.61/14.61

    delete layer L61645


operation group: 46/249
    cont_ndiff = AND Cont ndiff_conn
========================================================================
    generate layer cont_ndiff, TYP = P, HPN = 43, FPN = 113, HEN = 172, FEN = 452
Time: cpu=0.00/0.15  real=0.00/0.73  Memory: 13.99/14.61/18.63

    delete layer Cont


operation group: 47/249
    L98077 = AND Psub pdiff_conn
========================================================================
    generate layer L98077, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0
Time: cpu=0.00/0.15  real=0.00/0.73  Memory: 13.99/14.61/14.61



operation group: 48/249
    pnp_emit = AND L98077 PNPdummy
========================================================================
    generate layer pnp_emit, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0
Time: cpu=0.00/0.15  real=0.00/0.73  Memory: 13.99/14.61/14.61

    delete layer L98077


operation group: 49/249
    nb_tap = AND Nburied Nwell
========================================================================
    generate layer nb_tap, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0
Time: cpu=0.00/0.15  real=0.00/0.73  Memory: 13.99/14.61/14.61



operation group: 50/249
    L14174 = NOT bulk nb_tap
========================================================================
    generate layer L14174, TYP = P, HPN = 12, FPN = 33, HEN = 176, FEN = 260
Time: cpu=0.00/0.15  real=0.00/0.73  Memory: 13.99/14.61/14.61



operation group: 51/249
    L86601 = SIZE Psub -by -0.001
========================================================================
    generate layer L86601, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0
Time: cpu=0.00/0.15  real=0.00/0.73  Memory: 13.99/14.61/14.61



operation group: 52/249
    L7495 = NOT Psub L86601
========================================================================
    generate layer L7495, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0
Time: cpu=0.00/0.15  real=0.00/0.73  Memory: 13.99/14.61/14.61

    delete layer L86601


operation group: 53/249
    psubstrate = NOT L14174 L7495
========================================================================
    generate layer psubstrate, TYP = P, HPN = 12, FPN = 33, HEN = 176, FEN = 260
Time: cpu=0.00/0.15  real=0.00/0.73  Memory: 13.99/14.61/14.61

    delete layer L14174
    delete layer L7495


operation group: 54/249
    L65704 = NOT pdiff_conn Nwell
========================================================================
    generate layer L65704, TYP = P, HPN = 3, FPN = 8, HEN = 12, FEN = 32
Time: cpu=0.00/0.15  real=0.00/0.73  Memory: 13.99/14.61/18.63



operation group: 55/249
    ptap = NOT L65704 PNPdummy
========================================================================
    generate layer ptap, TYP = P, HPN = 3, FPN = 8, HEN = 12, FEN = 32
Time: cpu=0.00/0.16  real=0.00/0.73  Memory: 13.99/14.61/14.61

    delete layer L65704
    delete layer PNPdummy


operation group: 56/249
    nwell_conn = NOT Nwell ResWdum
========================================================================
    generate layer nwell_conn, TYP = P, HPN = 4, FPN = 14, HEN = 16, FEN = 56
Time: cpu=0.00/0.16  real=0.00/0.73  Memory: 13.99/14.61/14.61



operation group: 57/249
    L74405 = AND Nwell ndiff_conn
========================================================================
    generate layer L74405, TYP = P, HPN = 4, FPN = 14, HEN = 16, FEN = 56
Time: cpu=0.00/0.16  real=0.00/0.73  Memory: 13.99/14.61/18.63



operation group: 58/249
    L28555 = AND NPNdummy Psub
========================================================================
    generate layer L28555, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0
Time: cpu=0.00/0.16  real=0.00/0.73  Memory: 13.99/14.61/14.61

    delete layer Psub


operation group: 59/249
    ntap = NOT L74405 L28555
========================================================================
    generate layer ntap, TYP = P, HPN = 4, FPN = 14, HEN = 16, FEN = 56
Time: cpu=0.00/0.16  real=0.00/0.73  Memory: 13.99/14.61/14.61

    delete layer L74405
    delete layer L28555


operation group: 60/249
    CONNECT Bondpad metal11_conn -by bp_tap
    CONNECT ind11 metal11_conn
    CONNECT metal11_conn CapMetal -by via10_cap
    CONNECT metal11_conn metal10_conn -by via10_nocap
    CONNECT ind11 ind10 -by ind_via_diva
    CONNECT metal11_conn metal10_conn -by via10_nodev
    CONNECT ind_ct ind10
    CONNECT ind10 metal10_conn
    CONNECT metal10_conn metal9_conn -by Via9
    CONNECT metal9_conn metal8_conn -by Via8
    CONNECT metal8_conn metal7_conn -by Via7
    CONNECT metal7_conn metal6_conn -by Via6
    CONNECT metal6_conn metal5_conn -by Via5
    CONNECT metal5_conn metal4_conn -by Via4
    CONNECT metal4_conn metal3_conn -by Via3
    CONNECT metal3_conn metal2_conn -by Via2
    CONNECT metal2_conn metal1_conn -by Via1
    CONNECT metal1_conn poly_conn -by cont_poly
    CONNECT metal1_conn pdiff_conn -by cont_pdiff
    CONNECT metal1_conn npn_emit -by cont_ndiff
    CONNECT metal1_conn ndiff_conn -by cont_ndiff
    CONNECT metal1_conn pnp_emit -by cont_pdiff
    SCONNECT pdiff_conn psubstrate -by ptap
    SCONNECT ndiff_conn nwell_conn -by ntap
    SCONNECT nwell_conn Nburied -by nb_tap
========================================================================
    LVS_SOFTCHK psubstrate -TYPE CONTACT   Total Result        0 (       0)
    LVS_SOFTCHK nwell_conn -TYPE CONTACT   Total Result        0 (       0)
    LVS_SOFTCHK Nburied -TYPE CONTACT   Total Result        0 (       0)
[WARN] Unattached port label:
    Label "A" on layer 1064(metal1_conn_text) at (0.975, 8.320)

[WARN] Unattached port label:
    Label "Cin" on layer 1064(metal1_conn_text) at (1.005, 8.770)

[WARN] Unattached port label:
    Label "B" on layer 1064(metal1_conn_text) at (1.765, 8.365)

[WARN] Unattached port label:
    Label "PM2" on layer 1064(metal1_conn_text) at (1.770, 6.475)

[WARN] Unattached port label:
    Label "PM0" on layer 1064(metal1_conn_text) at (1.815, 7.975)

[WARN] Unattached port label:
    Label "PM3" on layer 1064(metal1_conn_text) at (2.230, 4.685)

[WARN] Unattached port label:
    Label "PM4" on layer 1064(metal1_conn_text) at (2.465, 5.935)

[WARN] Unattached port label:
    Label "vdc" on layer 1064(metal1_conn_text) at (2.650, 8.080)

[WARN] Unattached port label:
    Label "PM1" on layer 1064(metal1_conn_text) at (3.025, 7.560)

[WARN] Unattached port label:
    Label "gnd" on layer 1064(metal1_conn_text) at (3.895, 1.090)

[WARN] Unattached port label:
    Label "SUM" on layer 1064(metal1_conn_text) at (8.310, 3.740)

Time: cpu=0.01/0.17  real=0.04/0.77  Memory: 14.00/14.61/34.71

    delete layer bp_tap
    delete layer via10_cap
    delete layer via10_nocap
    delete layer ind_via_diva
    delete layer via10_nodev
    delete layer Via9
    delete layer Via8
    delete layer Via7
    delete layer Via6
    delete layer Via5
    delete layer Via4
    delete layer Via3
    delete layer Via2
    delete layer Via1
    delete layer cont_poly
    delete layer cont_ndiff
    delete layer cont_pdiff
    delete layer ptap
    delete layer ntap
    delete layer nb_tap


operation group: 61/249
    L28394 = NOT Oxide Oxide_thk
========================================================================
    generate layer L28394, TYP = P, HPN = 10, FPN = 28, HEN = 40, FEN = 112
Time: cpu=0.00/0.17  real=0.00/0.87  Memory: 14.00/14.61/14.61



operation group: 62/249
    L66375 = AND L28394 Poly
========================================================================
    generate layer L66375, TYP = P, HPN = 10, FPN = 28, HEN = 40, FEN = 112
Time: cpu=0.00/0.17  real=0.00/0.87  Memory: 14.00/14.61/22.65

    delete layer L28394


operation group: 63/249
    L89552 = AND L66375 Nimp
========================================================================
    generate layer L89552, TYP = P, HPN = 6, FPN = 14, HEN = 24, FEN = 56
Time: cpu=0.00/0.18  real=0.00/0.87  Memory: 14.00/14.61/18.63



operation group: 64/249
    L25035 = OR Nhvt Nzvt
========================================================================
    generate layer L25035, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0
Time: cpu=0.00/0.18  real=0.00/0.87  Memory: 14.00/14.61/14.61



operation group: 65/249
    L26526 = OR Cap3dum Capdum L25035 Nburied Nlvt
========================================================================
    generate layer L26526, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0
Time: cpu=0.00/0.18  real=0.00/0.87  Memory: 14.00/14.61/14.61



operation group: 66/249
    _nmos1v = NOT L89552 L26526
========================================================================
    generate layer _nmos1v, TYP = P, HPN = 6, FPN = 14, HEN = 24, FEN = 56
Time: cpu=0.00/0.18  real=0.00/0.87  Memory: 14.00/14.61/14.61

    delete layer L26526


operation group: 67/249
    _nmos1v_sti = AND psubstrate nactive
========================================================================
    generate layer _nmos1v_sti, TYP = P, HPN = 10, FPN = 28, HEN = 40, FEN = 112
Time: cpu=0.00/0.18  real=0.00/0.87  Memory: 14.00/14.61/18.63



operation group: 68/249
    _nmos1v_wpe_temp = SIZE _nmos1v -by 1
========================================================================
    generate layer _nmos1v_wpe_temp, TYP = P, HPN = 7, FPN = 15, HEN = 50, FEN = 82
Time: cpu=0.00/0.18  real=0.00/0.88  Memory: 14.00/14.61/22.65



operation group: 69/249
    _nmos1v_wpe = NOT _nmos1v_wpe_temp Nwell
========================================================================
    generate layer _nmos1v_wpe, TYP = P, HPN = 7, FPN = 15, HEN = 60, FEN = 92
Time: cpu=0.00/0.18  real=0.00/0.88  Memory: 14.00/14.61/22.65

    delete layer _nmos1v_wpe_temp


operation group: 70/249
    L87478 = AND L89552 Nhvt
========================================================================
    generate layer L87478, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0
Time: cpu=0.00/0.18  real=0.00/0.88  Memory: 14.00/14.61/14.61



operation group: 71/249
    L13756 = OR Nlvt Nburied Nzvt
========================================================================
    generate layer L13756, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0
Time: cpu=0.00/0.18  real=0.00/0.88  Memory: 14.00/14.61/14.61



operation group: 72/249
    _nmos1v_hvt = NOT L87478 L13756
========================================================================
    generate layer _nmos1v_hvt, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0
Time: cpu=0.00/0.18  real=0.00/0.88  Memory: 14.00/14.61/14.61

    delete layer L87478
    delete layer L13756


operation group: 73/249
    _nmos1v_hvt_wpe_temp = SIZE _nmos1v_hvt -by 1
========================================================================
    generate layer _nmos1v_hvt_wpe_temp, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0
Time: cpu=0.00/0.18  real=0.00/0.88  Memory: 14.00/14.61/14.61



operation group: 74/249
    _nmos1v_hvt_wpe = NOT _nmos1v_hvt_wpe_temp Nwell
========================================================================
    generate layer _nmos1v_hvt_wpe, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0
Time: cpu=0.00/0.18  real=0.00/0.88  Memory: 14.00/14.61/14.61

    delete layer _nmos1v_hvt_wpe_temp


operation group: 75/249
    L83634 = AND L89552 Nlvt
========================================================================
    generate layer L83634, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0
Time: cpu=0.00/0.18  real=0.00/0.88  Memory: 14.00/14.61/14.61



operation group: 76/249
    L68361 = OR L25035 Nburied
========================================================================
    generate layer L68361, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0
Time: cpu=0.00/0.18  real=0.00/0.88  Memory: 14.00/14.61/14.61

    delete layer L25035


operation group: 77/249
    _nmos1v_lvt = NOT L83634 L68361
========================================================================
    generate layer _nmos1v_lvt, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0
Time: cpu=0.00/0.18  real=0.00/0.88  Memory: 13.99/14.61/14.61

    delete layer L83634
    delete layer L68361


operation group: 78/249
    _nmos1v_lvt_wpe_temp = SIZE _nmos1v_lvt -by 1
========================================================================
    generate layer _nmos1v_lvt_wpe_temp, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0
Time: cpu=0.00/0.18  real=0.00/0.88  Memory: 13.99/14.61/14.61



operation group: 79/249
    _nmos1v_lvt_wpe = NOT _nmos1v_lvt_wpe_temp Nwell
========================================================================
    generate layer _nmos1v_lvt_wpe, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0
Time: cpu=0.00/0.18  real=0.00/0.88  Memory: 13.99/14.61/14.61

    delete layer _nmos1v_lvt_wpe_temp


operation group: 80/249
    L70180 = AND L89552 Nzvt
========================================================================
    generate layer L70180, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0
Time: cpu=0.00/0.18  real=0.00/0.88  Memory: 13.99/14.61/14.61



operation group: 81/249
    L21328 = NOT L70180 Nhvt
========================================================================
    generate layer L21328, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0
Time: cpu=0.00/0.18  real=0.00/0.88  Memory: 13.99/14.61/14.61

    delete layer L70180


operation group: 82/249
    _nmos_12_native = NOT L21328 Nburied
========================================================================
    generate layer _nmos_12_native, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0
Time: cpu=0.00/0.18  real=0.00/0.88  Memory: 13.99/14.61/14.61

    delete layer L21328


operation group: 83/249
    _nmos_12_native_wpe_temp = SIZE _nmos_12_native -by 1
========================================================================
    generate layer _nmos_12_native_wpe_temp, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0
Time: cpu=0.00/0.18  real=0.00/0.88  Memory: 13.99/14.61/14.61



operation group: 84/249
    _nmos_12_native_wpe = NOT _nmos_12_native_wpe_temp Nwell
========================================================================
    generate layer _nmos_12_native_wpe, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0
Time: cpu=0.00/0.18  real=0.00/0.88  Memory: 13.99/14.61/14.61

    delete layer _nmos_12_native_wpe_temp


operation group: 85/249
    L24975 = AND Oxide Oxide_thk
========================================================================
    generate layer L24975, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0
Time: cpu=0.00/0.18  real=0.00/0.88  Memory: 13.99/14.61/14.61



operation group: 86/249
    L98842 = AND L24975 Poly
========================================================================
    generate layer L98842, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0
Time: cpu=0.00/0.18  real=0.00/0.88  Memory: 13.99/14.61/14.61

    delete layer L24975


operation group: 87/249
    L14186 = AND L98842 Nimp
========================================================================
    generate layer L14186, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0
Time: cpu=0.00/0.18  real=0.00/0.88  Memory: 13.99/14.61/14.61



operation group: 88/249
    L55994 = NOT L14186 Nzvt
========================================================================
    generate layer L55994, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0
Time: cpu=0.00/0.18  real=0.00/0.88  Memory: 13.99/14.61/14.61



operation group: 89/249
    L55604 = NOT L55994 Nhvt
========================================================================
    generate layer L55604, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0
Time: cpu=0.00/0.18  real=0.00/0.88  Memory: 13.99/14.61/14.61

    delete layer L55994


operation group: 90/249
    L64343 = NOT L55604 Nburied
========================================================================
    generate layer L64343, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0
Time: cpu=0.00/0.18  real=0.00/0.88  Memory: 13.99/14.61/14.61

    delete layer L55604


operation group: 91/249
    L8948 = OR Cap3dum Capdum
========================================================================
    generate layer L8948, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0
Time: cpu=0.00/0.18  real=0.00/0.88  Memory: 13.99/14.61/14.61



operation group: 92/249
    _nmos_25 = NOT L64343 L8948
========================================================================
    generate layer _nmos_25, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0
Time: cpu=0.00/0.18  real=0.00/0.88  Memory: 13.99/14.61/14.61



operation group: 93/249
    _nmos_25_wpe_temp = SIZE _nmos_25 -by 1
========================================================================
    generate layer _nmos_25_wpe_temp, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0
Time: cpu=0.00/0.18  real=0.00/0.88  Memory: 13.99/14.61/14.61



operation group: 94/249
    _nmos_25_wpe = NOT _nmos_25_wpe_temp Nwell
========================================================================
    generate layer _nmos_25_wpe, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0
Time: cpu=0.00/0.18  real=0.00/0.88  Memory: 13.99/14.61/14.61

    delete layer _nmos_25_wpe_temp


operation group: 95/249
    L15681 = AND L14186 Nzvt
========================================================================
    generate layer L15681, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0
Time: cpu=0.00/0.18  real=0.00/0.88  Memory: 13.99/14.61/14.61

    delete layer L14186


operation group: 96/249
    L10869 = NOT L15681 Nhvt
========================================================================
    generate layer L10869, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0
Time: cpu=0.00/0.18  real=0.00/0.88  Memory: 13.99/14.61/14.61

    delete layer L15681


operation group: 97/249
    _nmos_25_native = NOT L10869 Nburied
========================================================================
    generate layer _nmos_25_native, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0
Time: cpu=0.00/0.18  real=0.00/0.88  Memory: 13.99/14.61/14.61

    delete layer L10869


operation group: 98/249
    _nmos_25_native_wpe_temp = SIZE _nmos_25_native -by 1
========================================================================
    generate layer _nmos_25_native_wpe_temp, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0
Time: cpu=0.00/0.18  real=0.00/0.88  Memory: 13.99/14.61/14.61



operation group: 99/249
    _nmos_25_native_wpe = NOT _nmos_25_native_wpe_temp Nwell
========================================================================
    generate layer _nmos_25_native_wpe, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0
Time: cpu=0.00/0.18  real=0.00/0.88  Memory: 13.99/14.61/14.61

    delete layer _nmos_25_native_wpe_temp


operation group: 100/249
    L25441 = NOT L89552 Nzvt
========================================================================
    layer L25441 not generated, operation is dynamically optimized out.
Time: cpu=0.00/0.18  real=0.00/0.88  Memory: 13.99/14.61/14.61

    delete layer L89552


operation group: 101/249
    L70734 = NOT L25441 Nhvt
========================================================================
    layer L70734 not generated, operation is dynamically optimized out.
Time: cpu=0.00/0.18  real=0.00/0.88  Memory: 13.99/14.61/14.61

    delete layer L25441


operation group: 102/249
    L8530 = NOT L70734 Nburied
========================================================================
    layer L8530 not generated, operation is dynamically optimized out.
Time: cpu=0.00/0.18  real=0.00/0.88  Memory: 13.99/14.61/14.61

    delete layer L70734


operation group: 103/249
    _nmoscap1v = AND Capdum L8530
========================================================================
    generate layer _nmoscap1v, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0
Time: cpu=0.00/0.18  real=0.00/0.88  Memory: 13.99/14.61/14.61

    delete layer L8530


operation group: 104/249
    _nmoscap2v = AND Capdum L64343
========================================================================
    generate layer _nmoscap2v, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0
Time: cpu=0.00/0.18  real=0.00/0.88  Memory: 13.99/14.61/14.61

    delete layer L64343


operation group: 105/249
    L29970 = AND L66375 Pimp
========================================================================
    generate layer L29970, TYP = P, HPN = 4, FPN = 14, HEN = 16, FEN = 56
Time: cpu=0.00/0.18  real=0.00/0.88  Memory: 13.99/14.61/18.63

    delete layer L66375


operation group: 106/249
    L85139 = OR Cap3dum Capdum Phvt Plvt
========================================================================
    generate layer L85139, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0
Time: cpu=0.00/0.18  real=0.00/0.88  Memory: 13.99/14.61/14.61

    delete layer Cap3dum


operation group: 107/249
    _pmos1v = NOT L29970 L85139
========================================================================
    generate layer _pmos1v, TYP = P, HPN = 4, FPN = 14, HEN = 16, FEN = 56
Time: cpu=0.00/0.18  real=0.00/0.88  Memory: 13.99/14.61/14.61

    delete layer L85139


operation group: 108/249
    _pmos1v_hvt = AND L29970 Phvt
========================================================================
    generate layer _pmos1v_hvt, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0
Time: cpu=0.00/0.18  real=0.00/0.88  Memory: 13.99/14.61/14.61



operation group: 109/249
    _pmos1v_lvt = AND L29970 Plvt
========================================================================
    generate layer _pmos1v_lvt, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0
Time: cpu=0.00/0.18  real=0.00/0.88  Memory: 13.99/14.61/14.61



operation group: 110/249
    L73768 = AND L98842 Pimp
========================================================================
    generate layer L73768, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0
Time: cpu=0.00/0.18  real=0.00/0.88  Memory: 13.99/14.61/14.61

    delete layer L98842


operation group: 111/249
    _pmos2v = NOT L73768 L8948
========================================================================
    generate layer _pmos2v, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0
Time: cpu=0.00/0.18  real=0.00/0.88  Memory: 13.99/14.61/14.61

    delete layer L8948


operation group: 112/249
    L5017 = NOT L29970 Nzvt
========================================================================
    layer L5017 not generated, operation is dynamically optimized out.
Time: cpu=0.00/0.18  real=0.00/0.88  Memory: 13.99/14.61/14.61

    delete layer L29970


operation group: 113/249
    L28655 = NOT L5017 Nhvt
========================================================================
    layer L28655 not generated, operation is dynamically optimized out.
Time: cpu=0.00/0.18  real=0.00/0.88  Memory: 13.99/14.61/14.61

    delete layer L5017


operation group: 114/249
    L38143 = NOT L28655 Nburied
========================================================================
    layer L38143 not generated, operation is dynamically optimized out.
Time: cpu=0.00/0.18  real=0.00/0.88  Memory: 13.99/14.61/14.61

    delete layer L28655


operation group: 115/249
    _pmoscap1v = AND Capdum L38143
========================================================================
    generate layer _pmoscap1v, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0
Time: cpu=0.00/0.18  real=0.00/0.88  Memory: 13.99/14.61/14.61

    delete layer L38143


operation group: 116/249
    L4203 = NOT L73768 Nzvt
========================================================================
    generate layer L4203, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0
Time: cpu=0.00/0.18  real=0.00/0.88  Memory: 13.99/14.61/14.61

    delete layer L73768


operation group: 117/249
    L16207 = NOT L4203 Nhvt
========================================================================
    generate layer L16207, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0
Time: cpu=0.00/0.18  real=0.00/0.88  Memory: 13.99/14.61/14.61

    delete layer L4203


operation group: 118/249
    L72451 = NOT L16207 Nburied
========================================================================
    generate layer L72451, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0
Time: cpu=0.00/0.18  real=0.00/0.88  Memory: 13.99/14.61/14.61

    delete layer L16207


operation group: 119/249
    _pmoscap2v = AND Capdum L72451
========================================================================
    generate layer _pmoscap2v, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0
Time: cpu=0.00/0.18  real=0.00/0.88  Memory: 13.99/14.61/14.61

    delete layer Capdum
    delete layer L72451


operation group: 120/249
    _resm1 = AND M1Resdum Metal1
========================================================================
    generate layer _resm1, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0
Time: cpu=0.00/0.18  real=0.00/0.88  Memory: 13.99/14.61/14.61

    delete layer M1Resdum
    delete layer Metal1


operation group: 121/249
    _resm2 = AND M2Resdum Metal2
========================================================================
    generate layer _resm2, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0
Time: cpu=0.00/0.18  real=0.00/0.88  Memory: 13.99/14.61/14.61

    delete layer M2Resdum
    delete layer Metal2


operation group: 122/249
    _resm3 = AND M3Resdum Metal3
========================================================================
    generate layer _resm3, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0
Time: cpu=0.00/0.18  real=0.00/0.88  Memory: 13.99/14.61/14.61

    delete layer M3Resdum
    delete layer Metal3


operation group: 123/249
    _resm4 = AND M4Resdum Metal4
========================================================================
    generate layer _resm4, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0
Time: cpu=0.00/0.18  real=0.00/0.88  Memory: 13.99/14.61/14.61

    delete layer M4Resdum
    delete layer Metal4


operation group: 124/249
    _resm5 = AND M5Resdum Metal5
========================================================================
    generate layer _resm5, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0
Time: cpu=0.00/0.18  real=0.00/0.88  Memory: 13.99/14.61/14.61

    delete layer M5Resdum
    delete layer Metal5


operation group: 125/249
    _resm6 = AND M6Resdum Metal6
========================================================================
    generate layer _resm6, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0
Time: cpu=0.00/0.18  real=0.00/0.88  Memory: 13.99/14.61/14.61

    delete layer M6Resdum
    delete layer Metal6


operation group: 126/249
    _resm7 = AND M7Resdum Metal7
========================================================================
    generate layer _resm7, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0
Time: cpu=0.00/0.18  real=0.00/0.88  Memory: 13.99/14.61/14.61

    delete layer M7Resdum
    delete layer Metal7


operation group: 127/249
    _resm8 = AND M8Resdum Metal8
========================================================================
    generate layer _resm8, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0
Time: cpu=0.00/0.18  real=0.00/0.88  Memory: 13.99/14.61/14.61

    delete layer M8Resdum
    delete layer Metal8


operation group: 128/249
    _resm9 = AND M9Resdum Metal9
========================================================================
    generate layer _resm9, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0
Time: cpu=0.00/0.18  real=0.00/0.88  Memory: 13.99/14.61/14.61

    delete layer M9Resdum
    delete layer Metal9


operation group: 129/249
    _resm10 = AND M10Resdum Metal10
========================================================================
    generate layer _resm10, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0
Time: cpu=0.00/0.18  real=0.00/0.88  Memory: 13.99/14.61/14.61

    delete layer M10Resdum
    delete layer Metal10


operation group: 130/249
    _resm11 = AND M11Resdum Metal11
========================================================================
    generate layer _resm11, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0
Time: cpu=0.00/0.18  real=0.00/0.88  Memory: 13.99/14.61/14.61

    delete layer M11Resdum
    delete layer Metal11


operation group: 131/249
    L62496 = SELECT -interact nactive SiProt -not
========================================================================
    layer L62496 not generated, operation is dynamically optimized out.
Time: cpu=0.00/0.18  real=0.00/0.88  Memory: 13.99/14.61/14.61



operation group: 132/249
    L426 = AND L62496 Resdum
========================================================================
    generate layer L426, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0
Time: cpu=0.00/0.18  real=0.00/0.88  Memory: 13.99/14.61/14.61

    delete layer L62496


operation group: 133/249
    _ressndiff = NOT L426 Nwell
========================================================================
    generate layer _ressndiff, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0
Time: cpu=0.00/0.18  real=0.00/0.88  Memory: 13.99/14.61/14.61

    delete layer L426


operation group: 134/249
    L18758 = AND SiProt nactive
========================================================================
    generate layer L18758, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0
Time: cpu=0.00/0.18  real=0.00/0.88  Memory: 13.99/14.61/14.61

    delete layer nactive


operation group: 135/249
    L23316 = AND L18758 Resdum
========================================================================
    generate layer L23316, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0
Time: cpu=0.00/0.18  real=0.00/0.88  Memory: 13.99/14.61/14.61

    delete layer L18758


operation group: 136/249
    _resnsndiff = NOT L23316 Nwell
========================================================================
    generate layer _resnsndiff, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0
Time: cpu=0.00/0.18  real=0.00/0.88  Memory: 13.99/14.61/14.61

    delete layer L23316


operation group: 137/249
    L90381 = NOT Poly SiProt
========================================================================
    layer L90381 not generated, operation is dynamically optimized out.
Time: cpu=0.00/0.18  real=0.00/0.88  Memory: 13.99/14.61/14.61



operation group: 138/249
    L49196 = AND L90381 Nimp
========================================================================
    layer L49196 not generated, operation is dynamically optimized out.
Time: cpu=0.00/0.18  real=0.00/0.88  Memory: 13.99/14.61/14.61



operation group: 139/249
    L17878 = AND L49196 Resdum
========================================================================
    generate layer L17878, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0
Time: cpu=0.00/0.18  real=0.00/0.88  Memory: 13.99/14.61/14.61

    delete layer L49196


operation group: 140/249
    _ressnpoly = NOT L17878 Nwell
========================================================================
    generate layer _ressnpoly, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0
Time: cpu=0.00/0.18  real=0.00/0.88  Memory: 13.99/14.61/14.61



operation group: 141/249
    _ressnpoly_nw = AND L17878 Nwell
========================================================================
    generate layer _ressnpoly_nw, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0
Time: cpu=0.00/0.18  real=0.00/0.88  Memory: 13.99/14.61/14.61

    delete layer L17878


operation group: 142/249
    L5240 = AND Poly SiProt
========================================================================
    generate layer L5240, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0
Time: cpu=0.00/0.18  real=0.00/0.88  Memory: 13.99/14.61/14.61

    delete layer Poly


operation group: 143/249
    L1378 = AND L5240 Nimp
========================================================================
    generate layer L1378, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0
Time: cpu=0.00/0.18  real=0.00/0.88  Memory: 13.99/14.61/14.61



operation group: 144/249
    L66582 = AND L1378 Resdum
========================================================================
    generate layer L66582, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0
Time: cpu=0.00/0.18  real=0.00/0.88  Memory: 13.99/14.61/14.61

    delete layer L1378


operation group: 145/249
    _resnsnpoly = NOT L66582 Nwell
========================================================================
    generate layer _resnsnpoly, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0
Time: cpu=0.00/0.18  real=0.00/0.88  Memory: 13.99/14.61/14.61



operation group: 146/249
    _resnsnpoly_nw = AND L66582 Nwell
========================================================================
    generate layer _resnsnpoly_nw, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0
Time: cpu=0.00/0.18  real=0.00/0.88  Memory: 13.99/14.61/14.61

    delete layer L66582


operation group: 147/249
    L79746 = SELECT -interact pactive SiProt -not
========================================================================
    layer L79746 not generated, operation is dynamically optimized out.
Time: cpu=0.00/0.18  real=0.00/0.88  Memory: 13.99/14.61/14.61



operation group: 148/249
    L22728 = AND L79746 Resdum
========================================================================
    generate layer L22728, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0
Time: cpu=0.00/0.18  real=0.00/0.88  Memory: 13.99/14.61/14.61

    delete layer L79746


operation group: 149/249
    _resspdiff = AND L22728 Nwell
========================================================================
    generate layer _resspdiff, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0
Time: cpu=0.00/0.18  real=0.00/0.88  Memory: 13.99/14.61/14.61

    delete layer L22728


operation group: 150/249
    L88604 = AND SiProt pactive
========================================================================
    generate layer L88604, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0
Time: cpu=0.00/0.18  real=0.00/0.88  Memory: 13.99/14.61/14.61



operation group: 151/249
    L197 = AND L88604 Resdum
========================================================================
    generate layer L197, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0
Time: cpu=0.00/0.18  real=0.00/0.88  Memory: 13.99/14.61/14.61

    delete layer L88604


operation group: 152/249
    _resnspdiff = AND L197 Nwell
========================================================================
    generate layer _resnspdiff, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0
Time: cpu=0.00/0.18  real=0.00/0.88  Memory: 13.99/14.61/14.61

    delete layer L197


operation group: 153/249
    L8778 = AND L90381 Pimp
========================================================================
    layer L8778 not generated, operation is dynamically optimized out.
Time: cpu=0.00/0.18  real=0.00/0.88  Memory: 13.99/14.61/14.61

    delete layer L90381


operation group: 154/249
    L54937 = AND L8778 Resdum
========================================================================
    generate layer L54937, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0
Time: cpu=0.00/0.18  real=0.00/0.88  Memory: 13.99/14.61/14.61

    delete layer L8778


operation group: 155/249
    _ressppoly = NOT L54937 Nwell
========================================================================
    generate layer _ressppoly, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0
Time: cpu=0.00/0.18  real=0.00/0.88  Memory: 13.99/14.61/14.61



operation group: 156/249
    _ressppoly_nw = AND L54937 Nwell
========================================================================
    generate layer _ressppoly_nw, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0
Time: cpu=0.00/0.18  real=0.00/0.88  Memory: 13.99/14.61/14.61

    delete layer L54937


operation group: 157/249
    L60960 = AND L5240 Pimp
========================================================================
    generate layer L60960, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0
Time: cpu=0.00/0.18  real=0.00/0.88  Memory: 13.99/14.61/14.61

    delete layer L5240


operation group: 158/249
    L4294 = AND L60960 Resdum
========================================================================
    generate layer L4294, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0
Time: cpu=0.00/0.18  real=0.00/0.88  Memory: 13.99/14.61/14.61

    delete layer L60960
    delete layer Resdum


operation group: 159/249
    _resnsppoly = NOT L4294 Nwell
========================================================================
    generate layer _resnsppoly, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0
Time: cpu=0.00/0.18  real=0.00/0.88  Memory: 13.99/14.61/14.61



operation group: 160/249
    _resnsppoly_nw = AND L4294 Nwell
========================================================================
    generate layer _resnsppoly_nw, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0
Time: cpu=0.00/0.18  real=0.00/0.88  Memory: 13.99/14.61/14.61

    delete layer L4294


operation group: 161/249
    L25544 = SELECT -interact Nwell SiProt -not
========================================================================
    layer L25544 not generated, operation is dynamically optimized out.
Time: cpu=0.00/0.18  real=0.00/0.88  Memory: 13.99/14.61/14.61



operation group: 162/249
    _resnwsti = AND L25544 ResWdum
========================================================================
    generate layer _resnwsti, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0
Time: cpu=0.00/0.18  real=0.00/0.88  Memory: 13.99/14.61/14.61

    delete layer L25544


operation group: 163/249
    L40182 = AND Nwell SiProt
========================================================================
    generate layer L40182, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0
Time: cpu=0.00/0.18  real=0.00/0.88  Memory: 13.99/14.61/14.61

    delete layer SiProt


operation group: 164/249
    _resnwoxide = AND L40182 ResWdum
========================================================================
    generate layer _resnwoxide, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0
Time: cpu=0.00/0.18  real=0.00/0.88  Memory: 13.99/14.61/14.61

    delete layer L40182
    delete layer ResWdum


operation group: 165/249
    L54696 = AND DIOdummy Oxide
========================================================================
    generate layer L54696, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0
Time: cpu=0.00/0.18  real=0.00/0.88  Memory: 13.99/14.61/14.61

    delete layer DIOdummy
    delete layer Oxide


operation group: 166/249
    L97435 = NOT L54696 Oxide_thk
========================================================================
    generate layer L97435, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0
Time: cpu=0.00/0.18  real=0.00/0.88  Memory: 13.99/14.61/14.61



operation group: 167/249
    L21623 = AND L97435 Nimp
========================================================================
    generate layer L21623, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0
Time: cpu=0.00/0.18  real=0.00/0.88  Memory: 13.99/14.61/14.61



operation group: 168/249
    L12020 = NOT L21623 Nlvt
========================================================================
    generate layer L12020, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0
Time: cpu=0.00/0.18  real=0.00/0.88  Memory: 13.99/14.61/14.61

    delete layer L21623


operation group: 169/249
    L4397 = NOT L12020 Nhvt
========================================================================
    generate layer L4397, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0
Time: cpu=0.00/0.18  real=0.00/0.88  Memory: 13.99/14.61/14.61

    delete layer L12020


operation group: 170/249
    L8315 = NOT L4397 Nzvt
========================================================================
    generate layer L8315, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0
Time: cpu=0.00/0.18  real=0.00/0.88  Memory: 13.99/14.61/14.61

    delete layer L4397


operation group: 171/249
    _ndio = NOT L8315 Nwell
========================================================================
    generate layer _ndio, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0
Time: cpu=0.00/0.18  real=0.00/0.88  Memory: 13.99/14.61/14.61

    delete layer L8315


operation group: 172/249
    L18457 = AND L97435 Nlvt
========================================================================
    generate layer L18457, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0
Time: cpu=0.00/0.18  real=0.00/0.88  Memory: 13.99/14.61/14.61



operation group: 173/249
    _ndio_lvt = NOT L18457 Nwell
========================================================================
    generate layer _ndio_lvt, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0
Time: cpu=0.00/0.18  real=0.00/0.88  Memory: 13.99/14.61/14.61

    delete layer L18457


operation group: 174/249
    L22301 = AND L97435 Nhvt
========================================================================
    generate layer L22301, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0
Time: cpu=0.00/0.18  real=0.00/0.88  Memory: 13.99/14.61/14.61



operation group: 175/249
    _ndio_hvt = NOT L22301 Nwell
========================================================================
    generate layer _ndio_hvt, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0
Time: cpu=0.00/0.18  real=0.00/0.88  Memory: 13.99/14.61/14.61

    delete layer L22301


operation group: 176/249
    L5003 = AND L97435 Nzvt
========================================================================
    generate layer L5003, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0
Time: cpu=0.00/0.18  real=0.00/0.88  Memory: 13.99/14.61/14.61



operation group: 177/249
    _ndio_nvt = NOT L5003 Nwell
========================================================================
    generate layer _ndio_nvt, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0
Time: cpu=0.00/0.18  real=0.00/0.88  Memory: 13.99/14.61/14.61

    delete layer L5003


operation group: 178/249
    L77738 = AND L54696 Oxide_thk
========================================================================
    generate layer L77738, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0
Time: cpu=0.00/0.18  real=0.00/0.88  Memory: 13.99/14.61/14.61

    delete layer L54696
    delete layer Oxide_thk


operation group: 179/249
    L56549 = AND L77738 Nimp
========================================================================
    generate layer L56549, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0
Time: cpu=0.00/0.18  real=0.00/0.88  Memory: 13.99/14.61/14.61

    delete layer Nimp


operation group: 180/249
    L18325 = NOT L56549 Nlvt
========================================================================
    generate layer L18325, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0
Time: cpu=0.00/0.18  real=0.00/0.88  Memory: 13.99/14.61/14.61

    delete layer L56549
    delete layer Nlvt


operation group: 181/249
    L87119 = NOT L18325 Nhvt
========================================================================
    generate layer L87119, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0
Time: cpu=0.00/0.18  real=0.00/0.88  Memory: 13.99/14.61/14.61

    delete layer L18325
    delete layer Nhvt


operation group: 182/249
    L50344 = NOT L87119 Nzvt
========================================================================
    generate layer L50344, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0
Time: cpu=0.00/0.18  real=0.00/0.88  Memory: 13.99/14.61/14.61

    delete layer L87119


operation group: 183/249
    _ndio_2v = NOT L50344 Nwell
========================================================================
    generate layer _ndio_2v, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0
Time: cpu=0.00/0.18  real=0.00/0.88  Memory: 13.99/14.61/14.61

    delete layer L50344


operation group: 184/249
    L73169 = AND L77738 Nzvt
========================================================================
    generate layer L73169, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0
Time: cpu=0.00/0.18  real=0.00/0.88  Memory: 13.99/14.61/14.61

    delete layer Nzvt


operation group: 185/249
    _ndio_2v_nvt = NOT L73169 Nwell
========================================================================
    generate layer _ndio_2v_nvt, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0
Time: cpu=0.00/0.18  real=0.00/0.88  Memory: 13.99/14.61/14.61

    delete layer L73169


operation group: 186/249
    L62041 = AND L97435 Pimp
========================================================================
    generate layer L62041, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0
Time: cpu=0.00/0.18  real=0.00/0.88  Memory: 13.99/14.61/14.61



operation group: 187/249
    L28017 = NOT L62041 Plvt
========================================================================
    generate layer L28017, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0
Time: cpu=0.00/0.18  real=0.00/0.88  Memory: 13.99/14.61/14.61

    delete layer L62041


operation group: 188/249
    L17166 = NOT L28017 Phvt
========================================================================
    generate layer L17166, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0
Time: cpu=0.00/0.18  real=0.00/0.88  Memory: 13.99/14.61/14.61

    delete layer L28017


operation group: 189/249
    _pdio = AND L17166 Nwell
========================================================================
    generate layer _pdio, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0
Time: cpu=0.00/0.18  real=0.00/0.88  Memory: 13.99/14.61/14.61

    delete layer L17166


operation group: 190/249
    L58875 = AND L97435 Plvt
========================================================================
    generate layer L58875, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0
Time: cpu=0.00/0.18  real=0.00/0.88  Memory: 13.99/14.61/14.61



operation group: 191/249
    _pdio_lvt = AND L58875 Nwell
========================================================================
    generate layer _pdio_lvt, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0
Time: cpu=0.00/0.18  real=0.00/0.88  Memory: 13.99/14.61/14.61

    delete layer L58875


operation group: 192/249
    L62719 = AND L97435 Phvt
========================================================================
    generate layer L62719, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0
Time: cpu=0.00/0.18  real=0.00/0.88  Memory: 13.99/14.61/14.61

    delete layer L97435


operation group: 193/249
    _pdio_hvt = AND L62719 Nwell
========================================================================
    generate layer _pdio_hvt, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0
Time: cpu=0.00/0.18  real=0.00/0.88  Memory: 13.99/14.61/14.61

    delete layer L62719


operation group: 194/249
    L16131 = AND L77738 Pimp
========================================================================
    generate layer L16131, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0
Time: cpu=0.00/0.18  real=0.00/0.88  Memory: 13.99/14.61/14.61

    delete layer L77738
    delete layer Pimp


operation group: 195/249
    L48360 = NOT L16131 Plvt
========================================================================
    generate layer L48360, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0
Time: cpu=0.00/0.18  real=0.00/0.88  Memory: 13.99/14.61/14.61

    delete layer L16131
    delete layer Plvt


operation group: 196/249
    L917 = NOT L48360 Phvt
========================================================================
    generate layer L917, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0
Time: cpu=0.00/0.18  real=0.00/0.88  Memory: 13.98/14.61/14.61

    delete layer L48360
    delete layer Phvt


operation group: 197/249
    _pdio_2v = AND L917 Nwell
========================================================================
    generate layer _pdio_2v, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0
Time: cpu=0.00/0.18  real=0.00/0.88  Memory: 13.98/14.61/14.61

    delete layer L917
    delete layer Nwell


operation group: 198/249
    L68803 = AND BJTdum pdiff_conn
========================================================================
    generate layer L68803, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0
Time: cpu=0.00/0.18  real=0.00/0.88  Memory: 13.98/14.61/14.61

    delete layer BJTdum


operation group: 199/249
    _vpnp2 = AREA L68803 -eq 4
========================================================================
    generate layer _vpnp2, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0
Time: cpu=0.00/0.18  real=0.00/0.88  Memory: 13.98/14.61/14.61



operation group: 200/249
    _vpnp5 = AREA L68803 -eq 25
========================================================================
    generate layer _vpnp5, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0
Time: cpu=0.00/0.18  real=0.00/0.88  Memory: 13.98/14.61/14.61



operation group: 201/249
    _vpnp10 = AREA L68803 -eq 100
========================================================================
    generate layer _vpnp10, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0
Time: cpu=0.00/0.18  real=0.00/0.88  Memory: 13.98/14.61/14.61

    delete layer L68803


operation group: 202/249
    _npn2 = AND NPN2dum NPNdummy
========================================================================
    generate layer _npn2, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0
Time: cpu=0.00/0.18  real=0.00/0.88  Memory: 13.98/14.61/14.61

    delete layer NPN2dum


operation group: 203/249
    _npn5 = AND NPN5dum NPNdummy
========================================================================
    generate layer _npn5, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0
Time: cpu=0.00/0.18  real=0.00/0.88  Memory: 13.98/14.61/14.61

    delete layer NPN5dum


operation group: 204/249
    _npn10 = AND NPN10dum NPNdummy
========================================================================
    generate layer _npn10, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0
Time: cpu=0.00/0.18  real=0.00/0.88  Memory: 13.98/14.61/14.61

    delete layer NPN10dum
    delete layer NPNdummy


operation group: 205/249
    L92042 = AND metal10_conn metal11_conn
========================================================================
    generate layer L92042, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0
Time: cpu=0.00/0.18  real=0.00/0.88  Memory: 13.98/14.61/14.61



operation group: 206/249
    _mimcap = SELECT -interact CapMetal L92042
========================================================================
    generate layer _mimcap, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0
Time: cpu=0.00/0.18  real=0.00/0.88  Memory: 13.98/14.61/14.61

    delete layer L92042


operation group: 207/249
    L57315 = ANGLE IND2dummy -ltgt 0 90 -not
========================================================================
    generate layer L57315, TYP = E, HPN = 0, FPN = 0, HEN = 0, FEN = 0
Time: cpu=0.00/0.18  real=0.00/0.88  Memory: 13.98/14.61/14.61



operation group: 208/249
    L71536 = EDGE_EXPAND L57315 -outside_by 0.01
========================================================================
    generate layer L71536, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0
Time: cpu=0.00/0.18  real=0.00/0.88  Memory: 13.98/14.61/14.61

    delete layer L57315


operation group: 209/249
    L93547 = NOT L71536 IND2dummy
========================================================================
    generate layer L93547, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0
Time: cpu=0.00/0.18  real=0.00/0.88  Memory: 13.98/14.61/14.61

    delete layer L71536


operation group: 210/249
    ind2_width = SELECT -inside L93547 ind11
========================================================================
    generate layer ind2_width, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0
Time: cpu=0.00/0.18  real=0.00/0.88  Memory: 13.98/14.61/14.61

    delete layer L93547


operation group: 211/249
    inda_width = AND _ind_a ind2_width
========================================================================
    generate layer inda_width, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0
Time: cpu=0.00/0.18  real=0.00/0.88  Memory: 13.98/14.61/14.61



operation group: 212/249
    ind_nr = NOT ind10 ind11
========================================================================
    generate layer ind_nr, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0
Time: cpu=0.00/0.18  real=0.00/0.88  Memory: 13.98/14.61/14.61



operation group: 213/249
    L69850 = SELECT -touch ind_nr IND2dummy
========================================================================
    generate layer L69850, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0
Time: cpu=0.00/0.18  real=0.00/0.88  Memory: 13.98/14.61/14.61



operation group: 214/249
    L78036 = ANGLE L69850 -ltgt 0 90 -not
========================================================================
    generate layer L78036, TYP = E, HPN = 0, FPN = 0, HEN = 0, FEN = 0
Time: cpu=0.00/0.18  real=0.00/0.88  Memory: 13.98/14.61/14.61

    delete layer L69850


operation group: 215/249
    L91609 = EDGE_EXPAND L78036 -outside_by 0.01
========================================================================
    generate layer L91609, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0
Time: cpu=0.00/0.18  real=0.00/0.88  Memory: 13.98/14.61/14.61

    delete layer L78036


operation group: 216/249
    L15138 = NOT L91609 ind11
========================================================================
    generate layer L15138, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0
Time: cpu=0.00/0.18  real=0.00/0.88  Memory: 13.98/14.61/14.61

    delete layer L91609


operation group: 217/249
    L37576 = NOT L15138 ind10
========================================================================
    generate layer L37576, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0
Time: cpu=0.00/0.18  real=0.00/0.88  Memory: 13.98/14.61/14.61

    delete layer L15138


operation group: 218/249
    ind2_space = VERTEX L37576 -lt 5
========================================================================
    generate layer ind2_space, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0
Time: cpu=0.00/0.18  real=0.00/0.88  Memory: 13.98/14.61/14.61

    delete layer L37576


operation group: 219/249
    L69131 = AND _ind_a ind_hole
========================================================================
    generate layer L69131, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0
Time: cpu=0.00/0.18  real=0.00/0.88  Memory: 13.98/14.61/14.61



operation group: 220/249
    L1472 = SIZE L69131 -by 0.1
========================================================================
    generate layer L1472, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0
Time: cpu=0.00/0.18  real=0.00/0.88  Memory: 13.98/14.61/14.61



operation group: 221/249
    L62333 = NOT L1472 L69131
========================================================================
    generate layer L62333, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0
Time: cpu=0.00/0.18  real=0.00/0.88  Memory: 13.98/14.61/14.61

    delete layer L69131


operation group: 222/249
    L82556 = EDGE_EXPAND L1472 -inside_by 0.1
========================================================================
    generate layer L82556, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0
Time: cpu=0.00/0.18  real=0.00/0.88  Memory: 13.98/14.61/14.61

    delete layer L1472


operation group: 223/249
    L28951 = NOT L62333 L82556
========================================================================
    generate layer L28951, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0
Time: cpu=0.00/0.18  real=0.00/0.88  Memory: 13.98/14.61/14.61

    delete layer L62333
    delete layer L82556


operation group: 224/249
    L87029 = ANGLE L28951 -ltgt 0 90 -not
========================================================================
    generate layer L87029, TYP = E, HPN = 0, FPN = 0, HEN = 0, FEN = 0
Time: cpu=0.00/0.18  real=0.00/0.88  Memory: 13.98/14.61/14.61



operation group: 225/249
    L27296 = EDGE_EXPAND L87029 -outside_by 101
========================================================================
    generate layer L27296, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0
Time: cpu=0.00/0.18  real=0.00/0.88  Memory: 13.98/14.61/14.61

    delete layer L87029


operation group: 226/249
    L13931 = OR L27296 L28951
========================================================================
    generate layer L13931, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0
Time: cpu=0.00/0.18  real=0.00/0.88  Memory: 13.98/14.61/14.61

    delete layer L27296
    delete layer L28951


operation group: 227/249
    L10222 = AND L13931 ind_hole
========================================================================
    generate layer L10222, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0
Time: cpu=0.00/0.18  real=0.00/0.88  Memory: 13.98/14.61/14.61

    delete layer L13931


operation group: 228/249
    L25455 = ANGLE L10222 -ltgt 0 90
========================================================================
    generate layer L25455, TYP = E, HPN = 0, FPN = 0, HEN = 0, FEN = 0
Time: cpu=0.00/0.18  real=0.00/0.88  Memory: 13.98/14.61/14.61



operation group: 229/249
    L96841 = EDGE_EXPAND L25455 -inside_by 0.001
========================================================================
    generate layer L96841, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0
Time: cpu=0.00/0.18  real=0.00/0.88  Memory: 13.98/14.61/14.61

    delete layer L25455


operation group: 230/249
    L68829 = SELECT -interact L10222 L96841 -not
========================================================================
    generate layer L68829, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0
Time: cpu=0.00/0.18  real=0.00/0.88  Memory: 13.98/14.61/14.61

    delete layer L10222
    delete layer L96841


operation group: 231/249
    inda_rad = AREA L68829 -gt 0.8
========================================================================
    generate layer inda_rad, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0
Time: cpu=0.00/0.18  real=0.00/0.88  Memory: 13.98/14.61/14.61

    delete layer L68829


operation group: 232/249
    inds_width = AND _ind_s ind2_width
========================================================================
    generate layer inds_width, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0
Time: cpu=0.00/0.18  real=0.00/0.88  Memory: 13.98/14.61/14.61

    delete layer ind2_width


operation group: 233/249
    L70261 = SIZE IND2dummy -by 5
========================================================================
    generate layer L70261, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0
Time: cpu=0.00/0.18  real=0.00/0.88  Memory: 13.98/14.61/14.61

    delete layer IND2dummy


operation group: 234/249
    L66884 = SIZE INDdummy -by -1
========================================================================
    generate layer L66884, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0
Time: cpu=0.00/0.18  real=0.00/0.88  Memory: 13.98/14.61/14.61



operation group: 235/249
    L26372 = NOT L70261 L66884
========================================================================
    generate layer L26372, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0
Time: cpu=0.00/0.18  real=0.00/0.88  Memory: 13.98/14.61/14.61

    delete layer L70261
    delete layer L66884


operation group: 236/249
    L19884 = AND INDdummy L26372
========================================================================
    generate layer L19884, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0
Time: cpu=0.00/0.18  real=0.00/0.88  Memory: 13.98/14.61/14.61

    delete layer INDdummy
    delete layer L26372


operation group: 237/249
    L73859 = NOT L19884 ind11
========================================================================
    generate layer L73859, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0
Time: cpu=0.00/0.18  real=0.00/0.88  Memory: 13.98/14.61/14.61

    delete layer L19884


operation group: 238/249
    L50941 = EDGE_BOOLEAN ind11 L73859 -coincident_only -outside
========================================================================
    generate layer L50941, TYP = E, HPN = 0, FPN = 0, HEN = 0, FEN = 0
Time: cpu=0.00/0.18  real=0.00/0.88  Memory: 13.98/14.61/14.61



operation group: 239/249
    L12819 = EDGE_EXPAND L50941 -inside_by 0.001
========================================================================
    generate layer L12819, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0
Time: cpu=0.00/0.18  real=0.00/0.88  Memory: 13.98/14.61/14.61

    delete layer L50941


operation group: 240/249
    L33493 = SELECT -interact ind11 L12819
========================================================================
    generate layer L33493, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0
Time: cpu=0.00/0.18  real=0.00/0.88  Memory: 13.98/14.61/14.61

    delete layer L12819


operation group: 241/249
    ind2_sp1 = SELECT -interact L73859 L33493 -eq 2
========================================================================
    generate layer ind2_sp1, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0
Time: cpu=0.00/0.18  real=0.00/0.88  Memory: 13.98/14.61/14.61

    delete layer L73859
    delete layer L33493


operation group: 242/249
    L65767 = ANGLE ind_ct -ltgt 0 90 -not
========================================================================
    generate layer L65767, TYP = E, HPN = 0, FPN = 0, HEN = 0, FEN = 0
Time: cpu=0.00/0.18  real=0.00/0.88  Memory: 13.98/14.61/14.61



operation group: 243/249
    L12066 = EDGE_EXPAND L65767 -outside_by 0.1
========================================================================
    generate layer L12066, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0
Time: cpu=0.00/0.18  real=0.00/0.88  Memory: 13.98/14.61/14.61

    delete layer L65767


operation group: 244/249
    L64022 = AND L12066 ind10
========================================================================
    generate layer L64022, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0
Time: cpu=0.00/0.18  real=0.00/0.88  Memory: 13.98/14.61/14.61

    delete layer L12066


operation group: 245/249
    L30099 = EDGE_BOOLEAN L64022 ind_hole -coincident_only -outside
========================================================================
    generate layer L30099, TYP = E, HPN = 0, FPN = 0, HEN = 0, FEN = 0
Time: cpu=0.00/0.18  real=0.00/0.88  Memory: 13.98/14.61/14.61

    delete layer L64022


operation group: 246/249
    L43958 = EDGE_EXPAND L30099 -outside_by 101
========================================================================
    generate layer L43958, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0
Time: cpu=0.00/0.18  real=0.00/0.88  Memory: 13.98/14.61/14.61

    delete layer L30099


operation group: 247/249
    ind_rad = AND L43958 ind_hole
========================================================================
    generate layer ind_rad, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0
Time: cpu=0.00/0.18  real=0.00/0.88  Memory: 13.98/14.61/14.61

    delete layer L43958
    delete layer ind_hole


operation group: 248/249
    _ind_s_enc = SELECT -inside ind10 _ind_s
========================================================================
    generate layer _ind_s_enc, TYP = P, HPN = 0, FPN = 0, HEN = 0, FEN = 0
Time: cpu=0.00/0.18  real=0.00/0.88  Memory: 13.98/14.61/14.61



operation group: 249/249
    DEVICE MN( g45n1svt) _nmos1v ( S D) -model g45n1svt < _nmos1v_sti> < _nmos1v_wpe> poly_conn( G) ndiff_conn( S) ndiff_conn( D) psubstrate( B) [
		width = (perim_co(_nmos1v, ndiff_conn) / 2)
		fw = width
		w = width
		l = (area(_nmos1v) / width)
		ad = area(D)
		as = area(S)
		pd = perim(D)
		ps = perim(S)
		s = enc_vec(_nmos1v_sti, 2.000000)
		sw = SUM(s :: w)
		sa = SUM((s :: a) * ((s :: w) / sw))
		sb = SUM((s :: b) * ((s :: w) / sw))
		sch = enc_per(_nmos1v, _nmos1v_wpe, S, 1.000000)
		scv = enc_par(_nmos1v, _nmos1v_wpe, S, 1.000000)
		sca = TVF_NUM_FUN("calc_sca", "wpe_procedure", sch, scv, w, l, 1)
		scb = TVF_NUM_FUN("calc_scb", "wpe_procedure", sch, scv, w, l, 1)
		scc = TVF_NUM_FUN("calc_scc", "wpe_procedure", sch, scv, w, l, 1)
	]

    DEVICE MN( g45n1hvt) _nmos1v_hvt ( S D) -model g45n1hvt < _nmos1v_sti> < _nmos1v_hvt_wpe> poly_conn( G) ndiff_conn( S) ndiff_conn( D) psubstrate( B) [
		width = (perim_co(_nmos1v_hvt, ndiff_conn) / 2)
		fw = width
		w = width
		l = (area(_nmos1v_hvt) / width)
		ad = area(D)
		as = area(S)
		pd = perim(D)
		ps = perim(S)
		s = enc_vec(_nmos1v_sti, 2.000000)
		sw = SUM(s :: w)
		sa = SUM((s :: a) * ((s :: w) / sw))
		sb = SUM((s :: b) * ((s :: w) / sw))
		sch = enc_per(_nmos1v_hvt, _nmos1v_hvt_wpe, S, 1.000000)
		scv = enc_par(_nmos1v_hvt, _nmos1v_hvt_wpe, S, 1.000000)
		sca = TVF_NUM_FUN("calc_sca", "wpe_procedure", sch, scv, w, l, 1)
		scb = TVF_NUM_FUN("calc_scb", "wpe_procedure", sch, scv, w, l, 1)
		scc = TVF_NUM_FUN("calc_scc", "wpe_procedure", sch, scv, w, l, 1)
	]

    DEVICE MN( g45n1lvt) _nmos1v_lvt ( S D) -model g45n1lvt < _nmos1v_sti> < _nmos1v_lvt_wpe> poly_conn( G) ndiff_conn( S) ndiff_conn( D) psubstrate( B) [
		width = (perim_co(_nmos1v_lvt, ndiff_conn) / 2)
		w = width
		l = (area(_nmos1v_lvt) / width)
		ad = area(D)
		as = area(S)
		pd = perim(D)
		ps = perim(S)
		s = enc_vec(_nmos1v_sti, 2.000000)
		sw = SUM(s :: w)
		sa = SUM((s :: a) * ((s :: w) / sw))
		sb = SUM((s :: b) * ((s :: w) / sw))
		sch = enc_per(_nmos1v_lvt, _nmos1v_lvt_wpe, S, 1.000000)
		scv = enc_par(_nmos1v_lvt, _nmos1v_lvt_wpe, S, 1.000000)
		sca = TVF_NUM_FUN("calc_sca", "wpe_procedure", sch, scv, w, l, 1)
		scb = TVF_NUM_FUN("calc_scb", "wpe_procedure", sch, scv, w, l, 1)
		scc = TVF_NUM_FUN("calc_scc", "wpe_procedure", sch, scv, w, l, 1)
	]

    DEVICE MN( g45n1nvt) _nmos_12_native ( S D) -model g45n1nvt < _nmos1v_sti> < _nmos_12_native_wpe> poly_conn( G) ndiff_conn( S) ndiff_conn( D) psubstrate( B) [
		width = (perim_co(_nmos_12_native, ndiff_conn) / 2)
		fw = width
		w = width
		l = (area(_nmos_12_native) / width)
		ad = area(D)
		as = area(S)
		pd = perim(D)
		ps = perim(S)
		s = enc_vec(_nmos1v_sti, 2.000000)
		sw = SUM(s :: w)
		sa = SUM((s :: a) * ((s :: w) / sw))
		sb = SUM((s :: b) * ((s :: w) / sw))
		sch = enc_per(_nmos_12_native, _nmos_12_native_wpe, S, 1.000000)
		scv = enc_par(_nmos_12_native, _nmos_12_native_wpe, S, 1.000000)
		sca = TVF_NUM_FUN("calc_sca", "wpe_procedure", sch, scv, w, l, 1)
		scb = TVF_NUM_FUN("calc_scb", "wpe_procedure", sch, scv, w, l, 1)
		scc = TVF_NUM_FUN("calc_scc", "wpe_procedure", sch, scv, w, l, 1)
	]

    DEVICE MN( g45n2svt) _nmos_25 ( S D) -model g45n2svt < _nmos1v_sti> < _nmos_25_wpe> poly_conn( G) ndiff_conn( S) ndiff_conn( D) psubstrate( B) [
		width = (perim_co(_nmos_25, ndiff_conn) / 2)
		fw = width
		w = width
		l = (area(_nmos_25) / width)
		ad = area(D)
		as = area(S)
		pd = perim(D)
		ps = perim(S)
		s = enc_vec(_nmos1v_sti, 2.000000)
		sw = SUM(s :: w)
		sa = SUM((s :: a) * ((s :: w) / sw))
		sb = SUM((s :: b) * ((s :: w) / sw))
		sch = enc_per(_nmos_25, _nmos_25_wpe, S, 1.000000)
		scv = enc_par(_nmos_25, _nmos_25_wpe, S, 1.000000)
		sca = TVF_NUM_FUN("calc_sca", "wpe_procedure", sch, scv, w, l, 1)
		scb = TVF_NUM_FUN("calc_scb", "wpe_procedure", sch, scv, w, l, 1)
		scc = TVF_NUM_FUN("calc_scc", "wpe_procedure", sch, scv, w, l, 1)
	]

    DEVICE MN( g45n2nvt) _nmos_25_native ( S D) -model g45n2nvt < _nmos1v_sti> < _nmos_25_native_wpe> poly_conn( G) ndiff_conn( S) ndiff_conn( D) psubstrate( B) [
		width = (perim_co(_nmos_25_native, ndiff_conn) / 2)
		fw = width
		w = width
		l = (area(_nmos_25_native) / width)
		ad = area(D)
		as = area(S)
		pd = perim(D)
		ps = perim(S)
		s = enc_vec(_nmos1v_sti, 2.000000)
		sw = SUM(s :: w)
		sa = SUM((s :: a) * ((s :: w) / sw))
		sb = SUM((s :: b) * ((s :: w) / sw))
		sch = enc_per(_nmos_25_native, _nmos_25_native_wpe, S, 1.000000)
		scv = enc_par(_nmos_25_native, _nmos_25_native_wpe, S, 1.000000)
		sca = TVF_NUM_FUN("calc_sca", "wpe_procedure", sch, scv, w, l, 1)
		scb = TVF_NUM_FUN("calc_scb", "wpe_procedure", sch, scv, w, l, 1)
		scc = TVF_NUM_FUN("calc_scc", "wpe_procedure", sch, scv, w, l, 1)
	]

    DEVICE MN( g45ncap1) _nmoscap1v ( S D) -model g45ncap1 poly_conn( G) ndiff_conn( S) ndiff_conn( D) psubstrate( B) [
		width = (perim_co(_nmoscap1v, ndiff_conn) / 2)
		w = width
		l = (area(_nmoscap1v) / width)
		ad = area(D)
		as = area(S)
		pd = perim(D)
		ps = perim(S)
	]

    DEVICE MN( g45ncap2) _nmoscap2v ( S D) -model g45ncap2 poly_conn( G) ndiff_conn( S) ndiff_conn( D) psubstrate( B) [
		width = (perim_co(_nmoscap2v, ndiff_conn) / 2)
		w = width
		l = (area(_nmoscap2v) / width)
		ad = area(D)
		as = area(S)
		pd = perim(D)
		ps = perim(S)
	]

    DEVICE MP( g45p1svt) _pmos1v ( S D) -model g45p1svt < pactive> poly_conn( G) pdiff_conn( S) pdiff_conn( D) nwell_conn( B) [
		width = (perim_co(_pmos1v, pdiff_conn) / 2)
		fw = width
		w = width
		l = (area(_pmos1v) / width)
		ad = area(D)
		as = area(S)
		pd = perim(D)
		ps = perim(S)
		s = enc_vec(pactive, 2.000000)
		sw = SUM(s :: w)
		sa = SUM((s :: a) * ((s :: w) / sw))
		sb = SUM((s :: b) * ((s :: w) / sw))
		sch = enc_per(_pmos1v, nwell_conn, S, 1.000000)
		scv = enc_par(_pmos1v, nwell_conn, S, 1.000000)
		sca = TVF_NUM_FUN("calc_sca", "wpe_procedure", sch, scv, w, l, 1)
		scb = TVF_NUM_FUN("calc_scb", "wpe_procedure", sch, scv, w, l, 1)
		scc = TVF_NUM_FUN("calc_scc", "wpe_procedure", sch, scv, w, l, 1)
	]

    DEVICE MP( g45p1hvt) _pmos1v_hvt ( S D) -model g45p1hvt < pactive> poly_conn( G) pdiff_conn( S) pdiff_conn( D) nwell_conn( B) [
		width = (perim_co(_pmos1v_hvt, pdiff_conn) / 2)
		fw = width
		w = width
		l = (area(_pmos1v_hvt) / width)
		ad = area(D)
		as = area(S)
		pd = perim(D)
		ps = perim(S)
		s = enc_vec(pactive, 2.000000)
		sw = SUM(s :: w)
		sa = SUM((s :: a) * ((s :: w) / sw))
		sb = SUM((s :: b) * ((s :: w) / sw))
		sch = enc_per(_pmos1v_hvt, nwell_conn, S, 1.000000)
		scv = enc_par(_pmos1v_hvt, nwell_conn, S, 1.000000)
		sca = TVF_NUM_FUN("calc_sca", "wpe_procedure", sch, scv, w, l, 1)
		scb = TVF_NUM_FUN("calc_scb", "wpe_procedure", sch, scv, w, l, 1)
		scc = TVF_NUM_FUN("calc_scc", "wpe_procedure", sch, scv, w, l, 1)
	]

    DEVICE MP( g45p1lvt) _pmos1v_lvt ( S D) -model g45p1lvt < pactive> poly_conn( G) pdiff_conn( S) pdiff_conn( D) nwell_conn( B) [
		width = (perim_co(_pmos1v_lvt, pdiff_conn) / 2)
		fw = width
		w = width
		l = (area(_pmos1v_lvt) / width)
		ad = area(D)
		as = area(S)
		pd = perim(D)
		ps = perim(S)
		s = enc_vec(pactive, 2.000000)
		sw = SUM(s :: w)
		sa = SUM((s :: a) * ((s :: w) / sw))
		sb = SUM((s :: b) * ((s :: w) / sw))
		sch = enc_per(_pmos1v_lvt, nwell_conn, S, 1.000000)
		scv = enc_par(_pmos1v_lvt, nwell_conn, S, 1.000000)
		sca = TVF_NUM_FUN("calc_sca", "wpe_procedure", sch, scv, w, l, 1)
		scb = TVF_NUM_FUN("calc_scb", "wpe_procedure", sch, scv, w, l, 1)
		scc = TVF_NUM_FUN("calc_scc", "wpe_procedure", sch, scv, w, l, 1)
	]

    DEVICE MP( g45p2svt) _pmos2v ( S D) -model g45p2svt < pactive> poly_conn( G) pdiff_conn( S) pdiff_conn( D) nwell_conn( B) [
		width = (perim_co(_pmos2v, pdiff_conn) / 2)
		fw = width
		w = width
		l = (area(_pmos2v) / width)
		ad = area(D)
		as = area(S)
		pd = perim(D)
		ps = perim(S)
		s = enc_vec(pactive, 2.000000)
		sw = SUM(s :: w)
		sa = SUM((s :: a) * ((s :: w) / sw))
		sb = SUM((s :: b) * ((s :: w) / sw))
		sch = enc_per(_pmos2v, nwell_conn, S, 1.000000)
		scv = enc_par(_pmos2v, nwell_conn, S, 1.000000)
		sca = TVF_NUM_FUN("calc_sca", "wpe_procedure", sch, scv, w, l, 1)
		scb = TVF_NUM_FUN("calc_scb", "wpe_procedure", sch, scv, w, l, 1)
		scc = TVF_NUM_FUN("calc_scc", "wpe_procedure", sch, scv, w, l, 1)
	]

    DEVICE MP( g45pcap1) _pmoscap1v ( S D) -model g45pcap1 poly_conn( G) pdiff_conn( S) pdiff_conn( D) nwell_conn( B) [
		width = (perim_co(_pmoscap1v, pdiff_conn) / 2)
		w = width
		l = (area(_pmoscap1v) / width)
		ad = area(D)
		as = area(S)
		pd = perim(D)
		ps = perim(S)
	]

    DEVICE MP( g45pcap2) _pmoscap2v ( S D) -model g45pcap2 poly_conn( G) pdiff_conn( S) pdiff_conn( D) nwell_conn( B) [
		width = (perim_co(_pmoscap2v, pdiff_conn) / 2)
		w = width
		l = (area(_pmoscap2v) / width)
		ad = area(D)
		as = area(S)
		pd = perim(D)
		ps = perim(S)
	]

    DEVICE R( g45rm1) _resm1 metal1_conn( PLUS) metal1_conn( MINUS) ( PLUS MINUS) -model g45rm1 [
		width = (perim_co(_resm1, metal1_conn) / 2)
		length = (perim_out(_resm1, metal1_conn) / 2)
		w = width
		effW = width
		segW = width
		l = (length - ((0.45 * bends(_resm1)) * width))
		effL = l
		segL = l
		r = (0.0736 * (l / w))
	]

    DEVICE R( g45rm2) _resm2 metal2_conn( PLUS) metal2_conn( MINUS) ( PLUS MINUS) -model g45rm2 [
		width = (perim_co(_resm2, metal2_conn) / 2)
		length = (perim_out(_resm2, metal2_conn) / 2)
		w = width
		effW = width
		segW = width
		l = (length - ((0.45 * bends(_resm2)) * width))
		effL = l
		segL = l
		r = (0.0604 * (l / w))
	]

    DEVICE R( g45rm3) _resm3 metal3_conn( PLUS) metal3_conn( MINUS) ( PLUS MINUS) -model g45rm3 [
		width = (perim_co(_resm3, metal3_conn) / 2)
		length = (perim_out(_resm3, metal3_conn) / 2)
		w = width
		effW = width
		segW = width
		l = (length - ((0.45 * bends(_resm3)) * width))
		effL = l
		segL = l
		r = (0.0604 * (l / w))
	]

    DEVICE R( g45rm4) _resm4 metal4_conn( PLUS) metal4_conn( MINUS) ( PLUS MINUS) -model g45rm4 [
		width = (perim_co(_resm4, metal4_conn) / 2)
		length = (perim_out(_resm4, metal4_conn) / 2)
		w = width
		effW = width
		segW = width
		l = (length - ((0.45 * bends(_resm4)) * width))
		effL = l
		segL = l
		r = (0.0604 * (l / w))
	]

    DEVICE R( g45rm5) _resm5 metal5_conn( PLUS) metal5_conn( MINUS) ( PLUS MINUS) -model g45rm5 [
		width = (perim_co(_resm5, metal5_conn) / 2)
		length = (perim_out(_resm5, metal5_conn) / 2)
		w = width
		effW = width
		segW = width
		l = (length - ((0.45 * bends(_resm5)) * width))
		effL = l
		segL = l
		r = (0.0604 * (l / w))
	]

    DEVICE R( g45rm6) _resm6 metal6_conn( PLUS) metal6_conn( MINUS) ( PLUS MINUS) -model g45rm6 [
		width = (perim_co(_resm6, metal6_conn) / 2)
		length = (perim_out(_resm6, metal6_conn) / 2)
		w = width
		effW = width
		segW = width
		l = (length - ((0.45 * bends(_resm6)) * width))
		effL = l
		segL = l
		r = (0.0604 * (l / w))
	]

    DEVICE R( g45rm7) _resm7 metal7_conn( PLUS) metal7_conn( MINUS) ( PLUS MINUS) -model g45rm7 [
		width = (perim_co(_resm7, metal7_conn) / 2)
		length = (perim_out(_resm7, metal7_conn) / 2)
		w = width
		effW = width
		segW = width
		l = (length - ((0.45 * bends(_resm7)) * width))
		effL = l
		segL = l
		r = (0.0604 * (l / w))
	]

    DEVICE R( g45rm8) _resm8 metal8_conn( PLUS) metal8_conn( MINUS) ( PLUS MINUS) -model g45rm8 [
		width = (perim_co(_resm8, metal8_conn) / 2)
		length = (perim_out(_resm8, metal8_conn) / 2)
		w = width
		effW = width
		segW = width
		l = (length - ((0.45 * bends(_resm8)) * width))
		effL = l
		segL = l
		r = (0.0214 * (l / w))
	]

    DEVICE R( g45rm9) _resm9 metal9_conn( PLUS) metal9_conn( MINUS) ( PLUS MINUS) -model g45rm9 [
		width = (perim_co(_resm9, metal9_conn) / 2)
		length = (perim_out(_resm9, metal9_conn) / 2)
		w = width
		effW = width
		segW = width
		l = (length - ((0.45 * bends(_resm9)) * width))
		effL = l
		segL = l
		r = (0.0214 * (l / w))
	]

    DEVICE R( g45rm10) _resm10 metal10_conn( PLUS) metal10_conn( MINUS) ( PLUS MINUS) -model g45rm10 [
		width = (perim_co(_resm10, metal10_conn) / 2)
		length = (perim_out(_resm10, metal10_conn) / 2)
		w = width
		effW = width
		segW = width
		l = (length - ((0.45 * bends(_resm10)) * width))
		effL = l
		segL = l
		r = (0.0214 * (l / w))
	]

    DEVICE R( g45rm11) _resm11 metal11_conn( PLUS) metal11_conn( MINUS) ( PLUS MINUS) -model g45rm11 [
		width = (perim_co(_resm11, metal11_conn) / 2)
		length = (perim_out(_resm11, metal11_conn) / 2)
		w = width
		effW = width
		segW = width
		l = (length - ((0.45 * bends(_resm11)) * width))
		effL = l
		segL = l
		r = (0.021 * (l / w))
	]

    DEVICE R( g45rsnd) _ressndiff ndiff_conn( PLUS) ndiff_conn( MINUS) psubstrate( B) ( PLUS MINUS) -model g45rsnd [
		width = (perim_co(_ressndiff, ndiff_conn) / 2)
		length = (perim_out(_ressndiff, ndiff_conn) / 2)
		w = width
		effW = width
		segW = width
		l = (length - ((0.45 * bends(_ressndiff)) * width))
		effL = l
		segL = l
		r = (18 * (l / w))
	]

    DEVICE R( g45rnsnd) _resnsndiff ndiff_conn( PLUS) ndiff_conn( MINUS) psubstrate( B) ( PLUS MINUS) -model g45rnsnd [
		width = (perim_co(_resnsndiff, ndiff_conn) / 2)
		length = (perim_out(_resnsndiff, ndiff_conn) / 2)
		w = width
		effW = width
		segW = width
		l = (length - ((0.45 * bends(_resnsndiff)) * width))
		effL = l
		segL = l
		r = (100 * (l / w))
	]

    DEVICE R( g45rsnp) _ressnpoly poly_conn( PLUS) poly_conn( MINUS) psubstrate( B) ( PLUS MINUS) -model g45rsnp [
		width = (perim_co(_ressnpoly, poly_conn) / 2)
		length = (perim_out(_ressnpoly, poly_conn) / 2)
		w = width
		effW = width
		segW = width
		l = (length - ((0.45 * bends(_ressnpoly)) * width))
		effL = l
		segL = l
		r = (15 * (l / w))
	]

    DEVICE R( g45rsnp) _ressnpoly_nw poly_conn( PLUS) poly_conn( MINUS) nwell_conn( B) ( PLUS MINUS) -model g45rsnp [
		width = (perim_co(_ressnpoly_nw, poly_conn) / 2)
		length = (perim_out(_ressnpoly_nw, poly_conn) / 2)
		w = width
		effW = width
		segW = width
		l = (length - ((0.45 * bends(_ressnpoly_nw)) * width))
		effL = l
		segL = l
		r = (15 * (l / w))
	]

    DEVICE R( g45rnsnp) _resnsnpoly poly_conn( PLUS) poly_conn( MINUS) psubstrate( B) ( PLUS MINUS) -model g45rnsnp [
		width = (perim_co(_resnsnpoly, poly_conn) / 2)
		length = (perim_out(_resnsnpoly, poly_conn) / 2)
		w = width
		effW = width
		segW = width
		l = (length - ((0.45 * bends(_resnsnpoly)) * width))
		effL = l
		segL = l
		r = (200 * (l / w))
	]

    DEVICE R( g45rnsnp) _resnsnpoly_nw poly_conn( PLUS) poly_conn( MINUS) nwell_conn( B) ( PLUS MINUS) -model g45rnsnp [
		width = (perim_co(_resnsnpoly_nw, poly_conn) / 2)
		length = (perim_out(_resnsnpoly_nw, poly_conn) / 2)
		w = width
		effW = width
		segW = width
		l = (length - ((0.45 * bends(_resnsnpoly_nw)) * width))
		effL = l
		segL = l
		r = (200 * (l / w))
	]

    DEVICE R( g45rspd) _resspdiff pdiff_conn( PLUS) pdiff_conn( MINUS) nwell_conn( B) ( PLUS MINUS) -model g45rspd [
		width = (perim_co(_resspdiff, pdiff_conn) / 2)
		length = (perim_out(_resspdiff, pdiff_conn) / 2)
		w = width
		effW = width
		segW = width
		l = (length - ((0.45 * bends(_resspdiff)) * width))
		effL = l
		segL = l
		r = (15 * (l / w))
	]

    DEVICE R( g45rnspd) _resnspdiff pdiff_conn( PLUS) pdiff_conn( MINUS) nwell_conn( B) ( PLUS MINUS) -model g45rnspd [
		width = (perim_co(_resnspdiff, pdiff_conn) / 2)
		length = (perim_out(_resnspdiff, pdiff_conn) / 2)
		w = width
		effW = width
		segW = width
		l = (length - ((0.45 * bends(_resnspdiff)) * width))
		effL = l
		segL = l
		r = (200 * (l / w))
	]

    DEVICE R( g45rspp) _ressppoly poly_conn( PLUS) poly_conn( MINUS) psubstrate( B) ( PLUS MINUS) -model g45rspp [
		width = (perim_co(_ressppoly, poly_conn) / 2)
		length = (perim_out(_ressppoly, poly_conn) / 2)
		w = width
		effW = width
		segW = width
		l = (length - ((0.45 * bends(_ressppoly)) * width))
		effL = l
		segL = l
		r = (15 * (l / w))
	]

    DEVICE R( g45rspp) _ressppoly_nw poly_conn( PLUS) poly_conn( MINUS) nwell_conn( B) ( PLUS MINUS) -model g45rspp [
		width = (perim_co(_ressppoly_nw, poly_conn) / 2)
		length = (perim_out(_ressppoly_nw, poly_conn) / 2)
		w = width
		effW = width
		segW = width
		l = (length - ((0.45 * bends(_ressppoly_nw)) * width))
		effL = l
		segL = l
		r = (15 * (l / w))
	]

    DEVICE R( g45rnspp) _resnsppoly poly_conn( PLUS) poly_conn( MINUS) psubstrate( B) ( PLUS MINUS) -model g45rnspp [
		width = (perim_co(_resnsppoly, poly_conn) / 2)
		length = (perim_out(_resnsppoly, poly_conn) / 2)
		w = width
		effW = width
		segW = width
		l = (length - ((0.45 * bends(_resnsppoly)) * width))
		effL = l
		segL = l
		r = (650 * (l / w))
	]

    DEVICE R( g45rnspp) _resnsppoly_nw poly_conn( PLUS) poly_conn( MINUS) nwell_conn( B) ( PLUS MINUS) -model g45rnspp [
		width = (perim_co(_resnsppoly_nw, poly_conn) / 2)
		length = (perim_out(_resnsppoly_nw, poly_conn) / 2)
		w = width
		effW = width
		segW = width
		l = (length - ((0.45 * bends(_resnsppoly_nw)) * width))
		effL = l
		segL = l
		r = (650 * (l / w))
	]

    DEVICE R( g45rnws) _resnwsti nwell_conn( PLUS) nwell_conn( MINUS) psubstrate( B) ( PLUS MINUS) -model g45rnws [
		width = (perim_co(_resnwsti, nwell_conn) / 2)
		length = (perim_out(_resnwsti, nwell_conn) / 2)
		w = width
		effW = width
		segW = width
		l = (length - ((0.45 * bends(_resnwsti)) * width))
		effL = l
		segL = l
		r = (450 * (l / w))
	]

    DEVICE R( g45rnwo) _resnwoxide nwell_conn( PLUS) nwell_conn( MINUS) psubstrate( B) ( PLUS MINUS) -model g45rnwo [
		width = (perim_co(_resnwoxide, nwell_conn) / 2)
		length = (perim_out(_resnwoxide, nwell_conn) / 2)
		w = width
		effW = width
		segW = width
		l = (length - ((0.45 * bends(_resnwoxide)) * width))
		effL = l
		segL = l
		r = (450 * (l / w))
	]

    DEVICE D( g45nd1svt) _ndio psubstrate( PLUS) ndiff_conn( MINUS) -model g45nd1svt [
		area = area(_ndio)
		pj = perim(_ndio)
	]

    DEVICE D( g45nd1lvt) _ndio_lvt psubstrate( PLUS) ndiff_conn( MINUS) -model g45nd1lvt [
		area = area(_ndio_lvt)
		pj = perim(_ndio_lvt)
	]

    DEVICE D( g45nd1hvt) _ndio_hvt psubstrate( PLUS) ndiff_conn( MINUS) -model g45nd1hvt [
		area = area(_ndio_hvt)
		pj = perim(_ndio_hvt)
	]

    DEVICE D( g45nd1nvt) _ndio_nvt psubstrate( PLUS) ndiff_conn( MINUS) -model g45nd1nvt [
		area = area(_ndio_nvt)
		pj = perim(_ndio_nvt)
	]

    DEVICE D( g45nd2svt) _ndio_2v psubstrate( PLUS) ndiff_conn( MINUS) -model g45nd2svt [
		area = area(_ndio_2v)
		pj = perim(_ndio_2v)
	]

    DEVICE D( g45nd2nvt) _ndio_2v_nvt psubstrate( PLUS) ndiff_conn( MINUS) -model g45nd2nvt [
		area = area(_ndio_2v_nvt)
		pj = perim(_ndio_2v_nvt)
	]

    DEVICE D( g45pd1svt) _pdio pdiff_conn( PLUS) nwell_conn( MINUS) -model g45pd1svt [
		area = area(_pdio)
		pj = perim(_pdio)
	]

    DEVICE D( g45pd1lvt) _pdio_lvt pdiff_conn( PLUS) nwell_conn( MINUS) -model g45pd1lvt [
		area = area(_pdio_lvt)
		pj = perim(_pdio_lvt)
	]

    DEVICE D( g45pd1hvt) _pdio_hvt pdiff_conn( PLUS) nwell_conn( MINUS) -model g45pd1hvt [
		area = area(_pdio_hvt)
		pj = perim(_pdio_hvt)
	]

    DEVICE D( g45pd2svt) _pdio_2v pdiff_conn( PLUS) nwell_conn( MINUS) -model g45pd2svt [
		area = area(_pdio_2v)
		pj = perim(_pdio_2v)
	]

    DEVICE Q( g45vpnp2) _vpnp2 psubstrate( C) nwell_conn( B) pdiff_conn( E) -model g45vpnp2 [
		area = (area(E) * 1)
	]

    DEVICE Q( g45vpnp5) _vpnp5 psubstrate( C) nwell_conn( B) pdiff_conn( E) -model g45vpnp5 [
		area = (area(E) * 1)
	]

    DEVICE Q( g45vpnp10) _vpnp10 psubstrate( C) nwell_conn( B) pdiff_conn( E) -model g45vpnp10 [
		area = (area(E) * 1)
	]

    DEVICE Q( g45vnpn2) _npn2 nwell_conn( C) psubstrate( B) npn_emit( E) -model g45vnpn2 [
		area = (area(E) * 1)
	]

    DEVICE Q( g45vnpn5) _npn5 nwell_conn( C) psubstrate( B) npn_emit( E) -model g45vnpn5 [
		area = (area(E) * 1)
	]

    DEVICE Q( g45vnpn10) _npn10 nwell_conn( C) psubstrate( B) npn_emit( E) -model g45vnpn10 [
		area = (area(E) * 1)
	]

    DEVICE C( g45cmim) _mimcap CapMetal( PLUS) metal10_conn( MINUS) psubstrate( B) -model g45cmim [
		w = ((perim(_mimcap) * 0.25) + (0.5 * sqrt(((0.25 * pow(perim(_mimcap), 2)) - (4 * area(_mimcap))))))
		l = ((perim(_mimcap) * 0.25) - (0.5 * sqrt(((0.25 * pow(perim(_mimcap), 2)) - (4 * area(_mimcap))))))
		c = ((area(_mimcap) * 1e-15) + (perim(_mimcap) * 1e-16))
		area = area(_mimcap)
		pj = perim(_mimcap)
	]

    DEVICE L( g45inda) _ind_a ind10( PLUS) ind11( MINUS) psubstrate( B) ( PLUS MINUS) < inda_width> < ind2_space> < inda_rad> < ind_nr> -model g45inda [
		width = (area(inda_width) * 100000000)
		space = (area(ind2_space) * 50000000)
		nr = (count(ind_nr) - 0.5)
		rad = (area(inda_rad) * 5000000)
	]

    DEVICE L( g45inds) _ind_s ind11( PLUS) ind11( MINUS) psubstrate( B) ( PLUS MINUS) -model g45inds < inds_width> < ind2_sp1> < ind_rad> < _ind_s_enc> [
		width = (area(inds_width) * 100000000)
		space = (area(ind2_sp1) * 1000000)
		rad = (area(ind_rad) * 5000000)
		nr = (count(_ind_s_enc) + 1)
	]

========================================================================


DEVICE RECOGNITION ... 
    delete layer _EPTMPL262414
    delete layer _EPTMPL262445
Write DEVICES ... 

Time: cpu=0.01/0.19  real=0.03/0.91  Memory: 13.98/14.61/26.67

    delete layer _nmos1v
    delete layer _nmos1v_wpe
    delete layer _nmos1v_hvt
    delete layer _nmos1v_hvt_wpe
    delete layer _nmos1v_lvt
    delete layer _nmos1v_lvt_wpe
    delete layer _nmos_12_native
    delete layer _nmos_12_native_wpe
    delete layer _nmos_25
    delete layer _nmos_25_wpe
    delete layer _nmos_25_native
    delete layer _nmos1v_sti
    delete layer _nmos_25_native_wpe
    delete layer _nmoscap1v
    delete layer _nmoscap2v
    delete layer _pmos1v
    delete layer _pmos1v_hvt
    delete layer _pmos1v_lvt
    delete layer _pmos2v
    delete layer pactive
    delete layer _pmoscap1v
    delete layer _pmoscap2v
    delete layer _resm1
    delete layer _resm2
    delete layer _resm3
    delete layer _resm4
    delete layer _resm5
    delete layer _resm6
    delete layer _resm7
    delete layer _resm8
    delete layer _resm9
    delete layer _resm10
    delete layer _resm11
    delete layer _ressndiff
    delete layer _resnsndiff
    delete layer _ressnpoly
    delete layer _ressnpoly_nw
    delete layer _resnsnpoly
    delete layer _resnsnpoly_nw
    delete layer _resspdiff
    delete layer _resnspdiff
    delete layer _ressppoly
    delete layer _ressppoly_nw
    delete layer _resnsppoly
    delete layer poly_conn
    delete layer _resnsppoly_nw
    delete layer _resnwsti
    delete layer _resnwoxide
    delete layer _ndio
    delete layer _ndio_lvt
    delete layer _ndio_hvt
    delete layer _ndio_nvt
    delete layer _ndio_2v
    delete layer ndiff_conn
    delete layer _ndio_2v_nvt
    delete layer _pdio
    delete layer _pdio_lvt
    delete layer _pdio_hvt
    delete layer _pdio_2v
    delete layer _vpnp2
    delete layer _vpnp5
    delete layer pdiff_conn
    delete layer _vpnp10
    delete layer _npn2
    delete layer _npn5
    delete layer nwell_conn
    delete layer _npn10
    delete layer _mimcap
    delete layer _ind_a
    delete layer inda_width
    delete layer ind2_space
    delete layer inda_rad
    delete layer ind_nr
    delete layer psubstrate
    delete layer _ind_s
    delete layer inds_width
    delete layer ind2_sp1
    delete layer ind_rad
    delete layer _ind_s_enc


########################################################################
Outputting Results ...
########################################################################

   ONE LAYER BOOLEAN: Cumulative Time CPU =        0(s) REAL =        0(s)
   TWO LAYER BOOLEAN: Cumulative Time CPU =        0(s) REAL =        0(s)
 POLYGON TOPOLOGICAL: Cumulative Time CPU =        0(s) REAL =        0(s)
 POLYGON MEASUREMENT: Cumulative Time CPU =        0(s) REAL =        0(s)
                SIZE: Cumulative Time CPU =        0(s) REAL =        0(s)
    EDGE TOPOLOGICAL: Cumulative Time CPU =        0(s) REAL =        0(s)
    EDGE MEASUREMENT: Cumulative Time CPU =        0(s) REAL =        0(s)
               STAMP: Cumulative Time CPU =        0(s) REAL =        0(s)
       ONE LAYER DRC: Cumulative Time CPU =        0(s) REAL =        0(s)
       TWO LAYER DRC: Cumulative Time CPU =        0(s) REAL =        0(s)
            NET AREA: Cumulative Time CPU =        0(s) REAL =        0(s)
             DENSITY: Cumulative Time CPU =        0(s) REAL =        0(s)
       MISCELLANEOUS: Cumulative Time CPU =        0(s) REAL =        0(s)
             CONNECT: Cumulative Time CPU =        0(s) REAL =        0(s)
              DEVICE: Cumulative Time CPU =        0(s) REAL =        0(s)
                 ERC: Cumulative Time CPU =        0(s) REAL =        0(s)
       PATTERN_MATCH: Cumulative Time CPU =        0(s) REAL =        0(s)
            DFM FILL: Cumulative Time CPU =        0(s) REAL =        0(s)


Total CPU Time                    : 0(s)
Total Real Time                   : 1(s)
Peak Memory Used                  : 35(M)
Total Original Geometry           : 512(981)
Total ERC RuleChecks              : 0
Total ERC Results                 : 0 (0)
Summary can be found in file adder1bit.sum


Creating extracted connectivity database ...
CmdLine: /apps/cadence/PVS161/tools.lnx86/pvs/bin/64bit/edbToEcdb -kf -edb adder1bit_20940.db -ecdb ./ -topcell adder1bit -netlist svdb/adder1bit.net -layermap svdb/adder1bit.ecdbmap -textmap svdb/adder1bit.ports -dependmap adder1bit.lmap.perc -lvsfile svdb/adder1bit.lvsfile -saveFloatingNets .adder1bit.info.softchk 
Legend for cell operations:
   C - Cells
   P - Pins
   N - Net
   D - Device
   I - Insts
   S - Shapes
   X - Delete cell memory
Opening layer file 'adder1bit_20940.db/__layer'...
Loading layer map file 'svdb/adder1bit.ecdbmap'...
Loading text map file 'svdb/adder1bit.ports'...
Loading dependency map file 'adder1bit.lmap.perc'...
Opening output file './/.adder1bit.ecdb'...
Loading Floating nets file '.adder1bit.info.softchk'...
Loading lvs file 'svdb/adder1bit.lvsfile'...
Pre loading edb directory contents...
Writing db header information...(0s)
Transfering cdl structures to ecdb structures...
Cell(0): L readEDB...edb data not found...(0s)
Cell(1): M1_PO_CDNS_1 readEDB...Link SIDN...Save IOPNLX...Done...(0s)
Cell(2): M1_PO_CDNS_2 readEDB...Link SIDN...Save IOPNLX...Done...(0s)
Cell(3): M1_PO_CDNS_3 readEDB...Link SIDN...Save IOPNLX...Done...(0s)
Cell(4): M1_PO_CDNS_4 readEDB...Link SIDN...Save IOPNLX...Done...(0s)
Cell(5): M1_PO_CDNS_5 readEDB...Link SIDN...Save IOPNLX...Done...(0s)
Cell(6): nmos1v_CDNS_8 readEDB...Link SIDN...Save IOPNLX...Done...(0s)
Cell(7): nmos1v_CDNS_9 readEDB...Link SIDN...Save IOPNLX...Done...(0s)
Cell(8): nmos1v_CDNS_10 readEDB...Link SIDN...Save IOPNLX...Done...(0s)
Cell(9): nmos1v_CDNS_11 readEDB...Link SIDN...Save IOPNLX...Done...(0s)
Cell(10): pmos1v_CDNS_12 readEDB...Link SIDN...Save IOPNLX...Done...(0s)
Cell(11): nmos1v_CDNS_13 readEDB...Link SIDN...Save IOPNLX...Done...(0s)
Cell(12): pmos1v_CDNS_14 readEDB...Link SIDN...Save IOPNLX...Done...(0s)
Cell(13): pmos1v_CDNS_15 readEDB...Link SIDN...Save IOPNLX...Done...(0s)
Cell(14): pmos1v_CDNS_16 readEDB...Link SIDN...Save IOPNLX...Done...(0s)
Cell(15): nmos1v_CDNS_17 readEDB...Link SIDN...Save IOPNLX...Done...(0s)
Cell(16): adder1bit readEDB...Link SIDN...Save IOPNLX...Done...(0s)
Cells creation time: (0s)
Write netlist items...(0s)
Saving name table to db...
Save device templates to the db...
Save connect rules to the db...
Write calculated header information to the top of file...
Erasing cdl subckts...
(0s)
ecdb created...TOTAL TIME: (0s)
Total CPU Time      : 0(s)
Total Real Time     : 0(s)
   Read edb time    : 0(s)
   Write ecdb time  : 0(s)
Peak Memory Used    : 98.69(M)

edbToEcdb Header Information:
  ECDB file version   : 30
  DevTmpl offset      : 83838
  Connect offset      : 0
  NameTable offset    : 18302
  Layer Map offset    : 149
  Cell Start offset   : 17112
  Cell End offset     : 18302
  Aux Data offset     : 86110
  Nvn Labels offset   : 0
  NVP                 : 
  Scale               : 8000
  File size           : 86123
  Cell count          : 17
  ECDB create time    : 0
  EDB info            : 10
  EDB info (Trans)    : WRITTEN_64 W_NOT_NET_ORDER 

edbToEcdb Sizes written to disk (MB):
  NameTbl             :     0.065536
  Layers              :     0.004255
  Shapes              :     0.005314
  XYTree              :     0.003509
  LookUpTbls          :     0.000816
  Cells               :     0.001374
  Insts               :     0.001134
  Ports               :     0.001128
  Nets                :     0.000496
  Pins                :     0.000103
  Labels              :     0.000028
  DevTmpl             :     0.002268
  Connect             :     0.000000
  Header              :     0.000139
  AuxData             :     0.000011
  NvnLabels           :     0.000002
---------------------------------
  Total               :     0.086113

edbToEcdb Done


Creating extraction database ...
********************************************************************************
pvsextdb 16.15-s010 64 bit (Fri Jun 28 22:24:07 PDT 2019)
Build Ref No.: 010 Production (06-28-2019) [pvs_1615]

Copyright 2019 Cadence Design Systems, Inc.
All rights reserved worldwide.

Build O/S:       Linux x86_64 2.6.18-194.el5
Executed on:     coe-ee-cad20.sjsuad.sjsu.edu (Linux x86_64 3.10.0-1062.1.2.el7.x86_64)
Process Id:      21020
Starting Time:   Sun Nov 17 14:10:47 2019 (Sun Nov 17 22:10:47 2019 GMT)
With parameters: -license_timeout 300 adder1bit.rep REPORTDB 
********************************************************************************

Processing file adder1bit.rep
Completed creation of REPORTDB


Netlist Extraction Finished Normally. Sun Nov 17 14:10:47 2019




Comparing netlists ...
********************************************************************************
pvsnvn 16.15-s010 64 bit (Fri Jun 28 22:24:07 PDT 2019)
Build Ref No.: 010 Production (06-28-2019) [pvs_1615]

Copyright 2019 Cadence Design Systems, Inc.
All rights reserved worldwide.

Build O/S:       Linux x86_64 2.6.18-194.el5
Executed on:     coe-ee-cad20.sjsuad.sjsu.edu (Linux x86_64 3.10.0-1062.1.2.el7.x86_64)
Process Id:      21041
Starting Time:   Sun Nov 17 14:10:47 2019 (Sun Nov 17 22:10:47 2019 GMT)
With parameters: -ai .technology.rul.rsf 
********************************************************************************

Setup VLDB (0s)
Init sch rules (0s)
Init lay rules (0s)
Init structures (0s)
Set cells to delete (0s)
Reading schematic network
 inputting cdl netlist /home/013829283/224hw31/EE224_Project/adder1bit/netlist...
  WARNING (NVN-13002): *.BIPOLAR is not supported.
  WARNING (NVN-13002): *.RESI is not supported.
  WARNING (NVN-13002): *.RESVAL is not supported.
  WARNING (NVN-13002): *.CAPVAL is not supported.
  WARNING (NVN-13002): *.DIOPERI is not supported.
  WARNING (NVN-13002): *.DIOAREA is not supported.
  WARNING (NVN-13002): *.EQUATION is not supported.
WARNING (NVN-13003): "*.SCALE" is not supported. Use ".OPTION SCALE" instead or specify  'lvs_cdn_flow_options -cdl_use_scale' in the rule file.
  WARNING (NVN-13002): *.PIN is not supported.
 finished loading cdl netlist /home/013829283/224hw31/EE224_Project/adder1bit/netlist (0s)
 commit cdl netlist(s)...
 finished committing cdl netlists (0s)
Post sch netlist rule processing (0s)
Reading layout network
 inputting (fast parser) cdl netlist  /home/013829283/224hw31/EE224_Project/adder1bit/adder1bit.spi...
 finished loading cdl netlist /home/013829283/224hw31/EE224_Project/adder1bit/adder1bit.spi (0s)
 commit cdl netlist(s)...
 finished committing cdl netlists (0s)
Post lay netlist rule processing (0s)
Processing blackBox rules (0s)
Processing bindings (0s)
Commit sch verilog netlist (0s)
Commit lay verilog netlist (0s)
Erase netlist data (0s)
Set blackbox cells (0s)
Sch put cells in memory (0s)
Sch update netlist rules (0s)
Sch adjust device pins (0s)
Sch calc hier order (0s)
Sch process inherited connections (0s)
Sch generate qrc files (0s)
Sch handle global pins (0s)
Sch apply rule actions with processed netlist (0s)
Sch process cell supply (0s)
Lay put cells in memory (0s)
Lay update netlist rules (0s)
Lay calc hier order (0s)
Lay process inherited connections (0s)
Lay generate qrc files (0s)
Lay handle global pins (0s)
Lay apply rule actions with processed netlist (0s)
Lay process cell supply (0s)
Check if interposer flow (0s)
Check binding file (0s)
Set topcell global pin indicator (0s)
Calculate preserve parameterized cells (0s)
Check generic device bindings (0s)
Calculate primitive device bindings (0s)
Remove unused device parameters (0s)
Set instances to flatten inside cells (0s)
Calculate parameters (0s)
Start sch normalization (0s)
Start lay normalization (0s)
Calculate primitive device bindings (2nd time) (0s)
Finalize binding (0s)
Check expand on pin error (0s)
Sch join nets (0s)
Sch setup hier normalization (0s)
Sch remove feedthroughs and black box cell instances (0s)
Sch remove identical pins (0s)
Sch calc connection counts (0s)
Run genHierCells (0s)
Reset normalization flags (0s)
Lay join nets (0s)
Lay setup hier normalization (0s)
Lay remove feedthroughs and black box cell instances (0s)
Lay remove identical pins (0s)
Lay calc connection counts (0s)
Normalize sch (0s)
Read in color file (0s)
Set scale factor per cell (0s)
Setup property init rules (0s)
Write sch vldb file (0s)
Write lay vldb file (0s)
Apply preserve parameterized cells (0s)
Cleanup after VLDB processing (0s)
WARNING (NVN-15002): Rule 'lvs_recognize_gates -all' was set, but either
the power net or the ground net (or both) was missing as follows.
    schematic power
    schematic ground
    layout power
    layout ground
Rule 'lvs_recognize_gates -all' requires both power and ground nets to operate.
These can be identified using rules 'lvs_power_name' and 'lvs_ground_name'.
Resetting rule to 'lvs_recognize_gates -simple'

Cell comparison output format:
   <Comparing|Top Cell> <Layout Cell> vs <Schematic Cell>
      <Layout instances> insts vs <Schematic instances> insts  (<Time>)-<Status>

Top Cell  adder1bit vs adder1bit
   22 insts vs 28 insts . . . . . . . . . . . . . . . . . . . . .  (0s)-mismatch

Generating the LVS report...
  Report Init (1s)
  Load common queries (0s)
  Create report (0s)
  Cleanup (0s)
Report finished

Extraction Run Summary
Total CPU Time        : 0(s)
Total Real Time       : 1(s)
Peak Memory Used      : 35.00(M)


NVN Run Summary
Total CPU Time        : 0(s)
Total Real Time       : 1(s)
Peak Memory Used      : 240.33(M)


LVS Summary
Total CPU Time        : 0(s)
Total Real Time       : 2(s)
Peak Memory Used      : 240.33(M)

    ###########################################################################################
    #                                                                                         #
    # Run Result             : MISMATCH                                                       #
    #                                                                                         #
    # Run Summary            : [ERROR] Connectivity Mismatches                                #
    #                        : [WARN]  Extraction Warnings (refer to Extraction Report File)  #
    #                        : [INFO]  ERC Results: Empty                                     #
    #                                                                                         #
    # ERC Summary File       : adder1bit.sum                                                  #
    # Extraction Report File : adder1bit.rep                                                  #
    # Comparison Report File : adder1bit.rep.cls                                              #
    #                                                                                         #
    ###########################################################################################

Checking in all SoftShare licenses.


PVS Comparison Finished. Sun Nov 17 14:10:48 2019



