/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [3:0] _02_;
  wire [12:0] _03_;
  wire celloutsig_0_0z;
  wire celloutsig_0_11z;
  wire [13:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [8:0] celloutsig_0_14z;
  wire [5:0] celloutsig_0_15z;
  wire [3:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [21:0] celloutsig_0_18z;
  wire [2:0] celloutsig_0_1z;
  wire [3:0] celloutsig_0_20z;
  wire [15:0] celloutsig_0_21z;
  wire [13:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire celloutsig_0_3z;
  wire [4:0] celloutsig_0_43z;
  wire celloutsig_0_4z;
  wire celloutsig_0_51z;
  wire [3:0] celloutsig_0_57z;
  wire celloutsig_0_58z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [6:0] celloutsig_0_7z;
  wire [8:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [11:0] celloutsig_1_10z;
  wire [2:0] celloutsig_1_11z;
  wire [9:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_3z;
  wire [20:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [14:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_31z = celloutsig_0_9z ? celloutsig_0_24z[8] : celloutsig_0_24z[2];
  assign celloutsig_0_25z = celloutsig_0_11z ? celloutsig_0_21z[13] : celloutsig_0_7z[4];
  assign celloutsig_0_3z = ~(in_data[24] & celloutsig_0_2z);
  assign celloutsig_0_2z = !(celloutsig_0_0z ? celloutsig_0_1z[1] : celloutsig_0_1z[0]);
  assign celloutsig_0_11z = ~(celloutsig_0_8z[7] | celloutsig_0_4z);
  assign celloutsig_1_0z = ~((in_data[124] | in_data[136]) & (in_data[150] | in_data[146]));
  assign celloutsig_1_18z = ~((celloutsig_1_4z[0] | celloutsig_1_3z) & (celloutsig_1_17z | in_data[167]));
  assign celloutsig_1_5z = ~(celloutsig_1_4z[7] ^ celloutsig_1_4z[18]);
  assign celloutsig_1_6z = ~(celloutsig_1_4z[15] ^ celloutsig_1_0z);
  reg [3:0] _13_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _13_ <= 4'h0;
    else _13_ <= { in_data[27:26], celloutsig_0_4z, celloutsig_0_9z };
  assign { _02_[3:1], _01_ } = _13_;
  reg [12:0] _14_;
  always_ff @(negedge celloutsig_1_18z, negedge clkin_data[64])
    if (!clkin_data[64]) _14_ <= 13'h0000;
    else _14_ <= { in_data[29:20], celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_4z };
  assign { _03_[12:5], _00_, _03_[3:0] } = _14_;
  assign celloutsig_1_11z = { celloutsig_1_9z[8:7], celloutsig_1_3z } & { celloutsig_1_9z[12:11], celloutsig_1_0z };
  assign celloutsig_1_7z = { in_data[167:163], celloutsig_1_1z } >= { celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_1_19z = celloutsig_1_4z[13:10] >= celloutsig_1_4z[18:15];
  assign celloutsig_0_4z = { in_data[24:23], celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_0z } > { in_data[63:59], celloutsig_0_0z, celloutsig_0_3z };
  assign celloutsig_1_13z = celloutsig_1_9z[6:3] > { celloutsig_1_12z[2:0], celloutsig_1_3z };
  assign celloutsig_0_0z = in_data[59:50] && in_data[62:53];
  assign celloutsig_0_58z = celloutsig_0_24z[12:8] && celloutsig_0_43z;
  assign celloutsig_0_17z = celloutsig_0_8z[5:2] && celloutsig_0_7z[5:2];
  assign celloutsig_0_5z = ! { in_data[68], celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_1_10z = { in_data[182:175], celloutsig_1_6z, 1'h1, celloutsig_1_5z, celloutsig_1_1z } % { 1'h1, celloutsig_1_9z[8:3], 1'h1, celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_6z };
  assign celloutsig_1_12z = celloutsig_1_10z[11:2] % { 1'h1, celloutsig_1_6z, celloutsig_1_11z, celloutsig_1_11z, celloutsig_1_7z, 1'h1 };
  assign celloutsig_0_8z = { celloutsig_0_7z[5:2], celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_4z } % { 1'h1, celloutsig_0_7z[5:2], 1'h1, celloutsig_0_7z[0], celloutsig_0_6z, celloutsig_0_2z };
  assign celloutsig_0_15z = in_data[17:12] * celloutsig_0_8z[8:3];
  assign celloutsig_0_24z = { celloutsig_0_7z[2], 1'h1, celloutsig_0_16z, celloutsig_0_17z, celloutsig_0_3z, celloutsig_0_15z } * { celloutsig_0_12z[10:6], celloutsig_0_8z };
  assign celloutsig_0_57z = celloutsig_0_17z ? _03_[8:5] : { celloutsig_0_21z[4:2], celloutsig_0_51z };
  assign celloutsig_0_14z = celloutsig_0_2z ? { celloutsig_0_7z[4:2], celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_11z, celloutsig_0_5z, celloutsig_0_11z, celloutsig_0_0z } : celloutsig_0_12z[9:1];
  assign celloutsig_0_20z = celloutsig_0_6z ? { celloutsig_0_18z[9:8], celloutsig_0_11z, celloutsig_0_3z } : { celloutsig_0_18z[17:16], celloutsig_0_0z, celloutsig_0_13z };
  assign celloutsig_0_51z = { celloutsig_0_20z[2:0], celloutsig_0_16z, celloutsig_0_25z, celloutsig_0_31z } !== { celloutsig_0_12z[11:7], celloutsig_0_16z };
  assign celloutsig_0_6z = { in_data[38:32], celloutsig_0_4z } !== { celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_1z };
  assign celloutsig_1_3z = { 1'h1, celloutsig_1_1z, celloutsig_1_1z, 1'h1 } !== in_data[116:113];
  assign celloutsig_1_17z = { 1'h1, celloutsig_1_13z, celloutsig_1_13z, celloutsig_1_7z } !== { celloutsig_1_10z[11:9], 1'h1 };
  assign celloutsig_1_1z = & { celloutsig_1_0z, in_data[179] };
  assign celloutsig_0_13z = & { celloutsig_0_11z, in_data[71:66] };
  assign celloutsig_1_9z = { in_data[181:173], celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_6z } << { celloutsig_1_4z[17:4], celloutsig_1_5z };
  assign celloutsig_0_43z = { celloutsig_0_0z, _02_[3:1], _01_ } <<< { celloutsig_0_7z[4:2], celloutsig_0_11z, celloutsig_0_9z };
  assign celloutsig_1_4z = in_data[163:143] <<< { in_data[140:133], celloutsig_1_3z, celloutsig_1_3z, 2'h3, celloutsig_1_3z, 1'h1, celloutsig_1_1z, 1'h1, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z, 1'h1 };
  assign celloutsig_0_12z = { in_data[22:13], celloutsig_0_4z, celloutsig_0_9z, celloutsig_0_5z, celloutsig_0_2z } - { in_data[35:30], celloutsig_0_6z, celloutsig_0_7z[6:2], 1'h1, celloutsig_0_7z[0] };
  assign celloutsig_0_16z = { celloutsig_0_1z[2:1], celloutsig_0_13z, celloutsig_0_0z } - { celloutsig_0_8z[5:4], celloutsig_0_11z, celloutsig_0_3z };
  assign celloutsig_0_21z = { celloutsig_0_15z[4:0], celloutsig_0_13z, celloutsig_0_14z, celloutsig_0_0z } - { celloutsig_0_12z[12:7], celloutsig_0_2z, celloutsig_0_8z };
  assign celloutsig_0_1z = { in_data[58:57], celloutsig_0_0z } ^ in_data[61:59];
  assign celloutsig_0_18z = { celloutsig_0_17z, celloutsig_0_15z, celloutsig_0_16z, celloutsig_0_6z, celloutsig_0_15z, celloutsig_0_9z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_3z } ^ { celloutsig_0_15z[3:0], celloutsig_0_16z, celloutsig_0_0z, _02_[3:1], _01_, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_13z, celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_0z };
  assign celloutsig_0_9z = ~((celloutsig_0_5z & celloutsig_0_0z) | (in_data[53] & celloutsig_0_1z[2]));
  assign { celloutsig_0_7z[0], celloutsig_0_7z[2], celloutsig_0_7z[5:3], celloutsig_0_7z[6] } = { celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_0z } ~^ { celloutsig_0_4z, in_data[50], in_data[53:51], in_data[54] };
  assign _02_[0] = _01_;
  assign _03_[4] = _00_;
  assign celloutsig_0_7z[1] = 1'h1;
  assign { out_data[128], out_data[96], out_data[35:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_57z, celloutsig_0_58z };
endmodule
