// Seed: 3520333443
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  inout wire id_7;
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_9;
  assign id_9 = id_8;
  wire id_10;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_5;
  and (id_2, id_7, id_1, id_9, id_3, id_5, id_8, id_6);
  assign id_2 = id_1;
  wire id_6;
  wire id_7;
  id_8(
      .id_0(id_3), .id_1(1), .id_2(1), .id_3(id_1), .id_4(1), .id_5(id_6)
  ); id_9(
      id_1, id_4, id_1 == 1, 1'b0
  ); module_0(
      id_4, id_3, id_5, id_4, id_6, id_6, id_7, id_7
  );
endmodule
