{
  "fileIDs": {
      "1": "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v",
      "2": "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/wrapper_multi_enc_decx2x4.sv",
      "3": "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/topenc_decx2.sv",
      "4": "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/multi_enc_decx2x4.sv",
      "5": "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/encoder.sv",
      "6": "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/multi_enc_decx2x4/wrapper_rtl/decoder.sv"
  },
  "hierTree": [
      {
          "file": "2",
          "internalSignals": [
              {
                  "name": "datain",
                  "range": {
                      "lsb": 0,
                      "msb": 127
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "datain1",
                  "range": {
                      "lsb": 0,
                      "msb": 127
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "datain1_0",
                  "range": {
                      "lsb": 0,
                      "msb": 127
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "datain_0",
                  "range": {
                      "lsb": 0,
                      "msb": 127
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "dataout",
                  "range": {
                      "lsb": 0,
                      "msb": 127
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "dataout1",
                  "range": {
                      "lsb": 0,
                      "msb": 127
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "dataout1_0",
                  "range": {
                      "lsb": 0,
                      "msb": 127
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "dataout_0",
                  "range": {
                      "lsb": 0,
                      "msb": 127
                  },
                  "type": "LOGIC"
              }
          ],
          "language": "SystemVerilog",
          "line": 8,
          "moduleInsts": [
              {
                   "file": "2",
                   "instName": "multi_enc_decx2x4",
                   "line": 70,
                   "module":  "multi_enc_decx2x4",
                   "parameters": []
              }
          ],
          "ports": [
              {
                  "direction": "Input",
                  "name": "clock",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "datain_temp",
                  "range": {
                      "lsb": 0,
                      "msb": 127
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "reset",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dataout_temp",
                  "range": {
                      "lsb": 0,
                      "msb": 127
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "select_datain_temp",
                  "range": {
                      "lsb": 0,
                      "msb": 1
                  },
                  "type": "LOGIC"
              }
          ],
          "topModule": "wrapper_multi_enc_decx2x4"
      }
  ],
  "modules": {
      "decoder128": {
          "file": "6",
          "language": "SystemVerilog",
          "line": 1,
          "module": "decoder128",
          "ports": [
              {
                  "direction": "Input",
                  "name": "datain",
                  "range": {
                      "lsb": 0,
                      "msb": 6
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dataout",
                  "range": {
                      "lsb": 0,
                      "msb": 127
                  },
                  "type": "LOGIC"
              }
          ]
      },
      "encoder128": {
          "file": "5",
          "language": "SystemVerilog",
          "line": 1,
          "module": "encoder128",
          "ports": [
              {
                  "direction": "Input",
                  "name": "datain",
                  "range": {
                      "lsb": 0,
                      "msb": 127
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dataout",
                  "range": {
                      "lsb": 0,
                      "msb": 6
                  },
                  "type": "LOGIC"
              }
          ]
      },
      "multi_enc_decx2x4": {
          "file": "4",
          "internalSignals": [
              {
                  "name": "dataout1_0_net_0",
                  "range": {
                      "lsb": 0,
                      "msb": 127
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "dataout1_0_net_1",
                  "range": {
                      "lsb": 0,
                      "msb": 127
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "dataout1_net_0",
                  "range": {
                      "lsb": 0,
                      "msb": 127
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "dataout1_net_1",
                  "range": {
                      "lsb": 0,
                      "msb": 127
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "dataout_0_net_0",
                  "range": {
                      "lsb": 0,
                      "msb": 127
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "dataout_0_net_1",
                  "range": {
                      "lsb": 0,
                      "msb": 127
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "dataout_net_0",
                  "range": {
                      "lsb": 0,
                      "msb": 127
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "dataout_net_1",
                  "range": {
                      "lsb": 0,
                      "msb": 127
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "top_0_dataout",
                  "range": {
                      "lsb": 0,
                      "msb": 127
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "top_1_dataout1",
                  "range": {
                      "lsb": 0,
                      "msb": 127
                  },
                  "type": "LOGIC"
              }
          ],
          "language": "SystemVerilog",
          "line": 9,
          "module": "multi_enc_decx2x4",
          "moduleInsts": [
              {
                   "file": "4",
                   "instName": "top_0",
                   "line": 74,
                   "module":  "top",
                   "parameters": []
              },
              {
                   "file": "4",
                   "instName": "top_1",
                   "line": 86,
                   "module":  "top",
                   "parameters": []
              },
              {
                   "file": "4",
                   "instName": "top_2",
                   "line": 98,
                   "module":  "top",
                   "parameters": []
              }
          ],
          "ports": [
              {
                  "direction": "Input",
                  "name": "clock",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "datain",
                  "range": {
                      "lsb": 0,
                      "msb": 127
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "datain1",
                  "range": {
                      "lsb": 0,
                      "msb": 127
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "datain1_0",
                  "range": {
                      "lsb": 0,
                      "msb": 127
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "datain_0",
                  "range": {
                      "lsb": 0,
                      "msb": 127
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "reset",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dataout",
                  "range": {
                      "lsb": 0,
                      "msb": 127
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dataout1",
                  "range": {
                      "lsb": 0,
                      "msb": 127
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dataout1_0",
                  "range": {
                      "lsb": 0,
                      "msb": 127
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dataout_0",
                  "range": {
                      "lsb": 0,
                      "msb": 127
                  },
                  "type": "LOGIC"
              }
          ]
      },
      "top": {
          "file": "3",
          "internalSignals": [
              {
                  "name": "data_encin",
                  "range": {
                      "lsb": 0,
                      "msb": 127
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "data_encin1",
                  "range": {
                      "lsb": 0,
                      "msb": 127
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "data_encout",
                  "range": {
                      "lsb": 0,
                      "msb": 6
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "data_encout1",
                  "range": {
                      "lsb": 0,
                      "msb": 6
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "enc_out",
                  "range": {
                      "lsb": 0,
                      "msb": 6
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "enc_out1",
                  "range": {
                      "lsb": 0,
                      "msb": 6
                  },
                  "type": "LOGIC"
              }
          ],
          "language": "SystemVerilog",
          "line": 2,
          "module": "top",
          "moduleInsts": [
              {
                   "file": "3",
                   "instName": "U01",
                   "line": 25,
                   "module":  "encoder128",
                   "parameters": []
              },
              {
                   "file": "3",
                   "instName": "U011",
                   "line": 28,
                   "module":  "encoder128",
                   "parameters": []
              },
              {
                   "file": "3",
                   "instName": "U02",
                   "line": 26,
                   "module":  "decoder128",
                   "parameters": []
              },
              {
                   "file": "3",
                   "instName": "U021",
                   "line": 29,
                   "module":  "decoder128",
                   "parameters": []
              }
          ],
          "ports": [
              {
                  "direction": "Input",
                  "name": "clock",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "reset",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "datain",
                  "range": {
                      "lsb": 0,
                      "msb": 127
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dataout",
                  "range": {
                      "lsb": 0,
                      "msb": 127
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "datain1",
                  "range": {
                      "lsb": 0,
                      "msb": 127
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dataout1",
                  "range": {
                      "lsb": 0,
                      "msb": 127
                  },
                  "type": "LOGIC"
              }
          ]
      }
  }
}
