-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2019.1
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity tancalc_data_read3710 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    m_axi_input_V_AWVALID : OUT STD_LOGIC;
    m_axi_input_V_AWREADY : IN STD_LOGIC;
    m_axi_input_V_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_input_V_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_input_V_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_input_V_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_input_V_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_input_V_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_input_V_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_input_V_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_input_V_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_input_V_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_input_V_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_input_V_WVALID : OUT STD_LOGIC;
    m_axi_input_V_WREADY : IN STD_LOGIC;
    m_axi_input_V_WDATA : OUT STD_LOGIC_VECTOR (511 downto 0);
    m_axi_input_V_WSTRB : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_input_V_WLAST : OUT STD_LOGIC;
    m_axi_input_V_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_input_V_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_input_V_ARVALID : OUT STD_LOGIC;
    m_axi_input_V_ARREADY : IN STD_LOGIC;
    m_axi_input_V_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_input_V_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_input_V_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_input_V_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_input_V_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_input_V_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_input_V_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_input_V_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_input_V_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_input_V_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_input_V_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_input_V_RVALID : IN STD_LOGIC;
    m_axi_input_V_RREADY : OUT STD_LOGIC;
    m_axi_input_V_RDATA : IN STD_LOGIC_VECTOR (511 downto 0);
    m_axi_input_V_RLAST : IN STD_LOGIC;
    m_axi_input_V_RID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_input_V_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_input_V_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_input_V_BVALID : IN STD_LOGIC;
    m_axi_input_V_BREADY : OUT STD_LOGIC;
    m_axi_input_V_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_input_V_BID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_input_V_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    input_V_offset : IN STD_LOGIC_VECTOR (57 downto 0);
    data_num_0_i : IN STD_LOGIC_VECTOR (6 downto 0);
    p_read : IN STD_LOGIC_VECTOR (1023 downto 0);
    p_read1 : IN STD_LOGIC_VECTOR (1023 downto 0);
    p_read2 : IN STD_LOGIC_VECTOR (1023 downto 0);
    p_read3 : IN STD_LOGIC_VECTOR (1023 downto 0);
    p_read4 : IN STD_LOGIC_VECTOR (1023 downto 0);
    p_read5 : IN STD_LOGIC_VECTOR (1023 downto 0);
    p_read6 : IN STD_LOGIC_VECTOR (1023 downto 0);
    p_read7 : IN STD_LOGIC_VECTOR (1023 downto 0);
    p_read8 : IN STD_LOGIC_VECTOR (1023 downto 0);
    p_read9 : IN STD_LOGIC_VECTOR (1023 downto 0);
    p_read10 : IN STD_LOGIC_VECTOR (1023 downto 0);
    p_read11 : IN STD_LOGIC_VECTOR (1023 downto 0);
    p_read12 : IN STD_LOGIC_VECTOR (1023 downto 0);
    p_read13 : IN STD_LOGIC_VECTOR (1023 downto 0);
    p_read14 : IN STD_LOGIC_VECTOR (1023 downto 0);
    p_read15 : IN STD_LOGIC_VECTOR (1023 downto 0);
    p_read16 : IN STD_LOGIC_VECTOR (10 downto 0);
    p_read17 : IN STD_LOGIC_VECTOR (10 downto 0);
    p_read18 : IN STD_LOGIC_VECTOR (10 downto 0);
    p_read19 : IN STD_LOGIC_VECTOR (10 downto 0);
    p_read20 : IN STD_LOGIC_VECTOR (10 downto 0);
    p_read21 : IN STD_LOGIC_VECTOR (10 downto 0);
    p_read22 : IN STD_LOGIC_VECTOR (10 downto 0);
    p_read23 : IN STD_LOGIC_VECTOR (10 downto 0);
    p_read24 : IN STD_LOGIC_VECTOR (10 downto 0);
    p_read25 : IN STD_LOGIC_VECTOR (10 downto 0);
    p_read26 : IN STD_LOGIC_VECTOR (10 downto 0);
    p_read27 : IN STD_LOGIC_VECTOR (10 downto 0);
    p_read28 : IN STD_LOGIC_VECTOR (10 downto 0);
    p_read29 : IN STD_LOGIC_VECTOR (10 downto 0);
    p_read30 : IN STD_LOGIC_VECTOR (10 downto 0);
    p_read31 : IN STD_LOGIC_VECTOR (9 downto 0);
    cmpr_chunk_num_0_i : IN STD_LOGIC_VECTOR (1 downto 0);
    data_num_0_i_c_din : OUT STD_LOGIC_VECTOR (5 downto 0);
    data_num_0_i_c_full_n : IN STD_LOGIC;
    data_num_0_i_c_write : OUT STD_LOGIC;
    cmpr_local_0_V_c_din : OUT STD_LOGIC_VECTOR (1023 downto 0);
    cmpr_local_0_V_c_full_n : IN STD_LOGIC;
    cmpr_local_0_V_c_write : OUT STD_LOGIC;
    cmpr_local_1_V_c_din : OUT STD_LOGIC_VECTOR (1023 downto 0);
    cmpr_local_1_V_c_full_n : IN STD_LOGIC;
    cmpr_local_1_V_c_write : OUT STD_LOGIC;
    cmpr_local_2_V_c_din : OUT STD_LOGIC_VECTOR (1023 downto 0);
    cmpr_local_2_V_c_full_n : IN STD_LOGIC;
    cmpr_local_2_V_c_write : OUT STD_LOGIC;
    cmpr_local_3_V_c_din : OUT STD_LOGIC_VECTOR (1023 downto 0);
    cmpr_local_3_V_c_full_n : IN STD_LOGIC;
    cmpr_local_3_V_c_write : OUT STD_LOGIC;
    cmpr_local_4_V_c_din : OUT STD_LOGIC_VECTOR (1023 downto 0);
    cmpr_local_4_V_c_full_n : IN STD_LOGIC;
    cmpr_local_4_V_c_write : OUT STD_LOGIC;
    cmpr_local_5_V_c_din : OUT STD_LOGIC_VECTOR (1023 downto 0);
    cmpr_local_5_V_c_full_n : IN STD_LOGIC;
    cmpr_local_5_V_c_write : OUT STD_LOGIC;
    cmpr_local_6_V_c_din : OUT STD_LOGIC_VECTOR (1023 downto 0);
    cmpr_local_6_V_c_full_n : IN STD_LOGIC;
    cmpr_local_6_V_c_write : OUT STD_LOGIC;
    cmpr_local_7_V_c_din : OUT STD_LOGIC_VECTOR (1023 downto 0);
    cmpr_local_7_V_c_full_n : IN STD_LOGIC;
    cmpr_local_7_V_c_write : OUT STD_LOGIC;
    cmpr_local_8_V_c_din : OUT STD_LOGIC_VECTOR (1023 downto 0);
    cmpr_local_8_V_c_full_n : IN STD_LOGIC;
    cmpr_local_8_V_c_write : OUT STD_LOGIC;
    cmpr_local_9_V_c_din : OUT STD_LOGIC_VECTOR (1023 downto 0);
    cmpr_local_9_V_c_full_n : IN STD_LOGIC;
    cmpr_local_9_V_c_write : OUT STD_LOGIC;
    cmpr_local_10_V_c_din : OUT STD_LOGIC_VECTOR (1023 downto 0);
    cmpr_local_10_V_c_full_n : IN STD_LOGIC;
    cmpr_local_10_V_c_write : OUT STD_LOGIC;
    cmpr_local_11_V_c_din : OUT STD_LOGIC_VECTOR (1023 downto 0);
    cmpr_local_11_V_c_full_n : IN STD_LOGIC;
    cmpr_local_11_V_c_write : OUT STD_LOGIC;
    cmpr_local_12_V_c_din : OUT STD_LOGIC_VECTOR (1023 downto 0);
    cmpr_local_12_V_c_full_n : IN STD_LOGIC;
    cmpr_local_12_V_c_write : OUT STD_LOGIC;
    cmpr_local_13_V_c_din : OUT STD_LOGIC_VECTOR (1023 downto 0);
    cmpr_local_13_V_c_full_n : IN STD_LOGIC;
    cmpr_local_13_V_c_write : OUT STD_LOGIC;
    cmpr_local_14_V_c_din : OUT STD_LOGIC_VECTOR (1023 downto 0);
    cmpr_local_14_V_c_full_n : IN STD_LOGIC;
    cmpr_local_14_V_c_write : OUT STD_LOGIC;
    cmpr_local_15_V_c_din : OUT STD_LOGIC_VECTOR (1023 downto 0);
    cmpr_local_15_V_c_full_n : IN STD_LOGIC;
    cmpr_local_15_V_c_write : OUT STD_LOGIC;
    cmprpop_local_0_V_c_din : OUT STD_LOGIC_VECTOR (10 downto 0);
    cmprpop_local_0_V_c_full_n : IN STD_LOGIC;
    cmprpop_local_0_V_c_write : OUT STD_LOGIC;
    cmprpop_local_1_V_c_din : OUT STD_LOGIC_VECTOR (10 downto 0);
    cmprpop_local_1_V_c_full_n : IN STD_LOGIC;
    cmprpop_local_1_V_c_write : OUT STD_LOGIC;
    cmprpop_local_2_V_c_din : OUT STD_LOGIC_VECTOR (10 downto 0);
    cmprpop_local_2_V_c_full_n : IN STD_LOGIC;
    cmprpop_local_2_V_c_write : OUT STD_LOGIC;
    cmprpop_local_3_V_c_din : OUT STD_LOGIC_VECTOR (10 downto 0);
    cmprpop_local_3_V_c_full_n : IN STD_LOGIC;
    cmprpop_local_3_V_c_write : OUT STD_LOGIC;
    cmprpop_local_4_V_c_din : OUT STD_LOGIC_VECTOR (10 downto 0);
    cmprpop_local_4_V_c_full_n : IN STD_LOGIC;
    cmprpop_local_4_V_c_write : OUT STD_LOGIC;
    cmprpop_local_5_V_c_din : OUT STD_LOGIC_VECTOR (10 downto 0);
    cmprpop_local_5_V_c_full_n : IN STD_LOGIC;
    cmprpop_local_5_V_c_write : OUT STD_LOGIC;
    cmprpop_local_6_V_c_din : OUT STD_LOGIC_VECTOR (10 downto 0);
    cmprpop_local_6_V_c_full_n : IN STD_LOGIC;
    cmprpop_local_6_V_c_write : OUT STD_LOGIC;
    cmprpop_local_7_V_c_din : OUT STD_LOGIC_VECTOR (10 downto 0);
    cmprpop_local_7_V_c_full_n : IN STD_LOGIC;
    cmprpop_local_7_V_c_write : OUT STD_LOGIC;
    cmprpop_local_8_V_c_din : OUT STD_LOGIC_VECTOR (10 downto 0);
    cmprpop_local_8_V_c_full_n : IN STD_LOGIC;
    cmprpop_local_8_V_c_write : OUT STD_LOGIC;
    cmprpop_local_9_V_c_din : OUT STD_LOGIC_VECTOR (10 downto 0);
    cmprpop_local_9_V_c_full_n : IN STD_LOGIC;
    cmprpop_local_9_V_c_write : OUT STD_LOGIC;
    cmprpop_local_10_V_c_din : OUT STD_LOGIC_VECTOR (10 downto 0);
    cmprpop_local_10_V_c_full_n : IN STD_LOGIC;
    cmprpop_local_10_V_c_write : OUT STD_LOGIC;
    cmprpop_local_11_V_c_din : OUT STD_LOGIC_VECTOR (10 downto 0);
    cmprpop_local_11_V_c_full_n : IN STD_LOGIC;
    cmprpop_local_11_V_c_write : OUT STD_LOGIC;
    cmprpop_local_12_V_c_din : OUT STD_LOGIC_VECTOR (10 downto 0);
    cmprpop_local_12_V_c_full_n : IN STD_LOGIC;
    cmprpop_local_12_V_c_write : OUT STD_LOGIC;
    cmprpop_local_13_V_c_din : OUT STD_LOGIC_VECTOR (10 downto 0);
    cmprpop_local_13_V_c_full_n : IN STD_LOGIC;
    cmprpop_local_13_V_c_write : OUT STD_LOGIC;
    cmprpop_local_14_V_c_din : OUT STD_LOGIC_VECTOR (10 downto 0);
    cmprpop_local_14_V_c_full_n : IN STD_LOGIC;
    cmprpop_local_14_V_c_write : OUT STD_LOGIC;
    cmprpop_local_15_V_c_din : OUT STD_LOGIC_VECTOR (9 downto 0);
    cmprpop_local_15_V_c_full_n : IN STD_LOGIC;
    cmprpop_local_15_V_c_write : OUT STD_LOGIC;
    cmpr_chunk_num_0_i_c_din : OUT STD_LOGIC_VECTOR (1 downto 0);
    cmpr_chunk_num_0_i_c_full_n : IN STD_LOGIC;
    cmpr_chunk_num_0_i_c_write : OUT STD_LOGIC;
    output_V_offset : IN STD_LOGIC_VECTOR (57 downto 0);
    output_V_offset_out_din : OUT STD_LOGIC_VECTOR (57 downto 0);
    output_V_offset_out_full_n : IN STD_LOGIC;
    output_V_offset_out_write : OUT STD_LOGIC;
    ap_return_0 : OUT STD_LOGIC_VECTOR (1023 downto 0);
    ap_return_1 : OUT STD_LOGIC_VECTOR (1023 downto 0);
    ap_return_2 : OUT STD_LOGIC_VECTOR (1023 downto 0);
    ap_return_3 : OUT STD_LOGIC_VECTOR (1023 downto 0);
    ap_return_4 : OUT STD_LOGIC_VECTOR (10 downto 0);
    ap_return_5 : OUT STD_LOGIC_VECTOR (10 downto 0);
    ap_return_6 : OUT STD_LOGIC_VECTOR (10 downto 0);
    ap_return_7 : OUT STD_LOGIC_VECTOR (10 downto 0) );
end;


architecture behav of tancalc_data_read3710 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (9 downto 0) := "0000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (9 downto 0) := "0000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (9 downto 0) := "0000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (9 downto 0) := "0000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (9 downto 0) := "0000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (9 downto 0) := "0000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (9 downto 0) := "0001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (9 downto 0) := "0010000000";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (9 downto 0) := "0100000000";
    constant ap_ST_fsm_state20 : STD_LOGIC_VECTOR (9 downto 0) := "1000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv512_lc_1 : STD_LOGIC_VECTOR (511 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv7_1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_const_lv4_8 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv10_1FF : STD_LOGIC_VECTOR (9 downto 0) := "0111111111";
    constant ap_const_lv11_3FF : STD_LOGIC_VECTOR (10 downto 0) := "01111111111";
    constant ap_const_lv1024_lc_2 : STD_LOGIC_VECTOR (1023 downto 0) := "1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";

    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (9 downto 0) := "0000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal input_V_blk_n_AR : STD_LOGIC;
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal input_V_blk_n_R : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal icmp_ln27_reg_1355 : STD_LOGIC_VECTOR (0 downto 0);
    signal data_num_0_i_c_blk_n : STD_LOGIC;
    signal cmpr_local_0_V_c_blk_n : STD_LOGIC;
    signal cmpr_local_1_V_c_blk_n : STD_LOGIC;
    signal cmpr_local_2_V_c_blk_n : STD_LOGIC;
    signal cmpr_local_3_V_c_blk_n : STD_LOGIC;
    signal cmpr_local_4_V_c_blk_n : STD_LOGIC;
    signal cmpr_local_5_V_c_blk_n : STD_LOGIC;
    signal cmpr_local_6_V_c_blk_n : STD_LOGIC;
    signal cmpr_local_7_V_c_blk_n : STD_LOGIC;
    signal cmpr_local_8_V_c_blk_n : STD_LOGIC;
    signal cmpr_local_9_V_c_blk_n : STD_LOGIC;
    signal cmpr_local_10_V_c_blk_n : STD_LOGIC;
    signal cmpr_local_11_V_c_blk_n : STD_LOGIC;
    signal cmpr_local_12_V_c_blk_n : STD_LOGIC;
    signal cmpr_local_13_V_c_blk_n : STD_LOGIC;
    signal cmpr_local_14_V_c_blk_n : STD_LOGIC;
    signal cmpr_local_15_V_c_blk_n : STD_LOGIC;
    signal cmprpop_local_0_V_c_blk_n : STD_LOGIC;
    signal cmprpop_local_1_V_c_blk_n : STD_LOGIC;
    signal cmprpop_local_2_V_c_blk_n : STD_LOGIC;
    signal cmprpop_local_3_V_c_blk_n : STD_LOGIC;
    signal cmprpop_local_4_V_c_blk_n : STD_LOGIC;
    signal cmprpop_local_5_V_c_blk_n : STD_LOGIC;
    signal cmprpop_local_6_V_c_blk_n : STD_LOGIC;
    signal cmprpop_local_7_V_c_blk_n : STD_LOGIC;
    signal cmprpop_local_8_V_c_blk_n : STD_LOGIC;
    signal cmprpop_local_9_V_c_blk_n : STD_LOGIC;
    signal cmprpop_local_10_V_c_blk_n : STD_LOGIC;
    signal cmprpop_local_11_V_c_blk_n : STD_LOGIC;
    signal cmprpop_local_12_V_c_blk_n : STD_LOGIC;
    signal cmprpop_local_13_V_c_blk_n : STD_LOGIC;
    signal cmprpop_local_14_V_c_blk_n : STD_LOGIC;
    signal cmprpop_local_15_V_c_blk_n : STD_LOGIC;
    signal cmpr_chunk_num_0_i_c_blk_n : STD_LOGIC;
    signal output_V_offset_out_blk_n : STD_LOGIC;
    signal data_part_num_0_i_i_i_i_i_i_reg_763 : STD_LOGIC_VECTOR (3 downto 0);
    signal data_part_num_0_i_i_i_i_i_i_reg_763_pp0_iter1_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_block_state9_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter5 : BOOLEAN;
    signal ap_block_state15_pp0_stage0_iter6 : BOOLEAN;
    signal ap_block_state16_pp0_stage0_iter7 : BOOLEAN;
    signal ap_block_state17_pp0_stage0_iter8 : BOOLEAN;
    signal ap_block_state18_pp0_stage0_iter9 : BOOLEAN;
    signal ap_block_state19_pp0_stage0_iter10 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal ref_local_2_V3_016_i_i_i_reg_775 : STD_LOGIC_VECTOR (1023 downto 0);
    signal write_flag9_0_i_i_i_reg_787 : STD_LOGIC_VECTOR (0 downto 0);
    signal write_flag6_0_i_i_i_reg_798 : STD_LOGIC_VECTOR (0 downto 0);
    signal ref_local_3_V4_015_i_i_i_reg_809 : STD_LOGIC_VECTOR (1023 downto 0);
    signal write_flag12_0_i_i_i_reg_821 : STD_LOGIC_VECTOR (0 downto 0);
    signal ref_local_1_V2_014_i_i_i_reg_832 : STD_LOGIC_VECTOR (1023 downto 0);
    signal refpop_local_0_V5_013_i_i_i_reg_844 : STD_LOGIC_VECTOR (10 downto 0);
    signal write_flag15_0_i_i_i_reg_856 : STD_LOGIC_VECTOR (0 downto 0);
    signal write_flag3_0_i_i_i_reg_867 : STD_LOGIC_VECTOR (0 downto 0);
    signal refpop_local_1_V6_012_i_i_i_reg_878 : STD_LOGIC_VECTOR (10 downto 0);
    signal write_flag18_0_i_i_i_reg_890 : STD_LOGIC_VECTOR (0 downto 0);
    signal ref_local_0_V1_011_i_i_i_reg_901 : STD_LOGIC_VECTOR (1023 downto 0);
    signal refpop_local_2_V7_010_i_i_i_reg_913 : STD_LOGIC_VECTOR (10 downto 0);
    signal write_flag21_0_i_i_i_reg_925 : STD_LOGIC_VECTOR (0 downto 0);
    signal write_flag_0_i_i_i_reg_936 : STD_LOGIC_VECTOR (0 downto 0);
    signal refpop_local_3_V8_09_i_i_i_reg_947 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln219_fu_983_p2 : STD_LOGIC_VECTOR (58 downto 0);
    signal add_ln219_reg_1344 : STD_LOGIC_VECTOR (58 downto 0);
    signal ap_block_state1 : BOOLEAN;
    signal icmp_ln27_fu_999_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln27_reg_1355_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln27_reg_1355_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln27_reg_1355_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln27_reg_1355_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln27_reg_1355_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln27_reg_1355_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln27_reg_1355_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln27_reg_1355_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln27_reg_1355_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal data_part_num_fu_1005_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal data_part_num_reg_1359 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC := '0';
    signal trunc_ln29_1_i_i_i_reg_1364 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln29_1_i_i_i_reg_1364_pp0_iter2_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln29_1_i_i_i_reg_1364_pp0_iter3_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln29_1_i_i_i_reg_1364_pp0_iter4_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln29_1_i_i_i_reg_1364_pp0_iter5_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln29_1_i_i_i_reg_1364_pp0_iter6_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln29_1_i_i_i_reg_1364_pp0_iter7_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln29_1_i_i_i_reg_1364_pp0_iter8_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln29_1_i_i_i_reg_1364_pp0_iter9_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal temp_input_V_reg_1376 : STD_LOGIC_VECTOR (511 downto 0);
    signal write_flag_1_i_i_i_fu_1021_p6 : STD_LOGIC_VECTOR (0 downto 0);
    signal write_flag21_1_i_i_i_fu_1035_p6 : STD_LOGIC_VECTOR (0 downto 0);
    signal write_flag18_1_i_i_i_fu_1049_p6 : STD_LOGIC_VECTOR (0 downto 0);
    signal write_flag3_1_i_i_i_fu_1063_p6 : STD_LOGIC_VECTOR (0 downto 0);
    signal write_flag15_1_i_i_i_fu_1077_p6 : STD_LOGIC_VECTOR (0 downto 0);
    signal write_flag12_1_i_i_i_fu_1091_p6 : STD_LOGIC_VECTOR (0 downto 0);
    signal write_flag6_1_i_i_i_fu_1105_p6 : STD_LOGIC_VECTOR (0 downto 0);
    signal write_flag9_1_i_i_i_fu_1119_p6 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln364_fu_1184_p1 : STD_LOGIC_VECTOR (511 downto 0);
    signal trunc_ln364_reg_1421 : STD_LOGIC_VECTOR (511 downto 0);
    signal ref_local_0_V1_1_i_i_i_fu_1188_p6 : STD_LOGIC_VECTOR (1023 downto 0);
    signal ref_local_0_V1_1_i_i_i_reg_1426 : STD_LOGIC_VECTOR (1023 downto 0);
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ref_local_1_V2_1_i_i_i_fu_1201_p6 : STD_LOGIC_VECTOR (1023 downto 0);
    signal ref_local_1_V2_1_i_i_i_reg_1431 : STD_LOGIC_VECTOR (1023 downto 0);
    signal ref_local_3_V4_1_i_i_i_fu_1214_p6 : STD_LOGIC_VECTOR (1023 downto 0);
    signal ref_local_3_V4_1_i_i_i_reg_1436 : STD_LOGIC_VECTOR (1023 downto 0);
    signal ref_local_2_V3_1_i_i_i_fu_1227_p6 : STD_LOGIC_VECTOR (1023 downto 0);
    signal ref_local_2_V3_1_i_i_i_reg_1441 : STD_LOGIC_VECTOR (1023 downto 0);
    signal refpop_local_3_V8_1_i_i_i_fu_1244_p6 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_enable_reg_pp0_iter10 : STD_LOGIC := '0';
    signal refpop_local_2_V7_1_i_i_i_fu_1257_p6 : STD_LOGIC_VECTOR (10 downto 0);
    signal refpop_local_1_V6_1_i_i_i_fu_1270_p6 : STD_LOGIC_VECTOR (10 downto 0);
    signal refpop_local_0_V5_1_i_i_i_fu_1283_p6 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_condition_pp0_exit_iter1_state10 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter8 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter9 : STD_LOGIC := '0';
    signal grp_popcnt_fu_959_ap_return : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_popcnt_fu_959_ap_ce : STD_LOGIC;
    signal ap_block_state9_pp0_stage0_iter0_ignore_call15 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter1_ignore_call15 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter2_ignore_call15 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter3_ignore_call15 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter4_ignore_call15 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter5_ignore_call15 : BOOLEAN;
    signal ap_block_state15_pp0_stage0_iter6_ignore_call15 : BOOLEAN;
    signal ap_block_state16_pp0_stage0_iter7_ignore_call15 : BOOLEAN;
    signal ap_block_state17_pp0_stage0_iter8_ignore_call15 : BOOLEAN;
    signal ap_block_state18_pp0_stage0_iter9_ignore_call15 : BOOLEAN;
    signal ap_block_state19_pp0_stage0_iter10_ignore_call15 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp305 : BOOLEAN;
    signal ap_phi_mux_data_part_num_0_i_i_i_i_i_i_phi_fu_767_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_phi_mux_ref_local_2_V3_016_i_i_i_phi_fu_779_p4 : STD_LOGIC_VECTOR (1023 downto 0);
    signal ap_phi_mux_ref_local_3_V4_015_i_i_i_phi_fu_813_p4 : STD_LOGIC_VECTOR (1023 downto 0);
    signal ap_phi_mux_ref_local_1_V2_014_i_i_i_phi_fu_836_p4 : STD_LOGIC_VECTOR (1023 downto 0);
    signal ap_phi_mux_ref_local_0_V1_011_i_i_i_phi_fu_905_p4 : STD_LOGIC_VECTOR (1023 downto 0);
    signal zext_ln219_2_fu_989_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal shl_ln138_fu_969_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal zext_ln219_fu_975_p1 : STD_LOGIC_VECTOR (58 downto 0);
    signal zext_ln219_1_fu_979_p1 : STD_LOGIC_VECTOR (58 downto 0);
    signal write_flag_1_i_i_i_fu_1021_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal write_flag21_1_i_i_i_fu_1035_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal write_flag18_1_i_i_i_fu_1049_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal write_flag3_1_i_i_i_fu_1063_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal write_flag15_1_i_i_i_fu_1077_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal write_flag12_1_i_i_i_fu_1091_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal write_flag6_1_i_i_i_fu_1105_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal write_flag9_1_i_i_i_fu_1119_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln30_fu_1133_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln_i_i_i_fu_1137_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal num_hi_fu_1145_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln647_fu_1158_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal xor_ln647_fu_1162_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln647_1_fu_1168_p1 : STD_LOGIC_VECTOR (1023 downto 0);
    signal p_Result_s_fu_1151_p3 : STD_LOGIC_VECTOR (1023 downto 0);
    signal lshr_ln647_fu_1172_p2 : STD_LOGIC_VECTOR (1023 downto 0);
    signal p_Result_1_fu_1178_p2 : STD_LOGIC_VECTOR (1023 downto 0);
    signal zext_ln35_fu_1240_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_CS_fsm_state20 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state20 : signal is "none";
    signal ap_NS_fsm : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;

    component tancalc_popcnt IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        x_V : IN STD_LOGIC_VECTOR (511 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (9 downto 0);
        ap_ce : IN STD_LOGIC );
    end component;


    component tancalc_tancalc_mux_42_1_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (0 downto 0);
        din1 : IN STD_LOGIC_VECTOR (0 downto 0);
        din2 : IN STD_LOGIC_VECTOR (0 downto 0);
        din3 : IN STD_LOGIC_VECTOR (0 downto 0);
        din4 : IN STD_LOGIC_VECTOR (1 downto 0);
        dout : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component tancalc_tancalc_mux_42_1024_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (1023 downto 0);
        din1 : IN STD_LOGIC_VECTOR (1023 downto 0);
        din2 : IN STD_LOGIC_VECTOR (1023 downto 0);
        din3 : IN STD_LOGIC_VECTOR (1023 downto 0);
        din4 : IN STD_LOGIC_VECTOR (1 downto 0);
        dout : OUT STD_LOGIC_VECTOR (1023 downto 0) );
    end component;


    component tancalc_tancalc_mux_42_11_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (10 downto 0);
        din1 : IN STD_LOGIC_VECTOR (10 downto 0);
        din2 : IN STD_LOGIC_VECTOR (10 downto 0);
        din3 : IN STD_LOGIC_VECTOR (10 downto 0);
        din4 : IN STD_LOGIC_VECTOR (1 downto 0);
        dout : OUT STD_LOGIC_VECTOR (10 downto 0) );
    end component;



begin
    grp_popcnt_fu_959 : component tancalc_popcnt
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        x_V => trunc_ln364_reg_1421,
        ap_return => grp_popcnt_fu_959_ap_return,
        ap_ce => grp_popcnt_fu_959_ap_ce);

    tancalc_mux_42_1_1_1_U120 : component tancalc_tancalc_mux_42_1_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 1,
        din1_WIDTH => 1,
        din2_WIDTH => 1,
        din3_WIDTH => 1,
        din4_WIDTH => 2,
        dout_WIDTH => 1)
    port map (
        din0 => ap_const_lv1_1,
        din1 => write_flag_0_i_i_i_reg_936,
        din2 => write_flag_0_i_i_i_reg_936,
        din3 => write_flag_0_i_i_i_reg_936,
        din4 => write_flag_1_i_i_i_fu_1021_p5,
        dout => write_flag_1_i_i_i_fu_1021_p6);

    tancalc_mux_42_1_1_1_U121 : component tancalc_tancalc_mux_42_1_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 1,
        din1_WIDTH => 1,
        din2_WIDTH => 1,
        din3_WIDTH => 1,
        din4_WIDTH => 2,
        dout_WIDTH => 1)
    port map (
        din0 => write_flag21_0_i_i_i_reg_925,
        din1 => write_flag21_0_i_i_i_reg_925,
        din2 => write_flag21_0_i_i_i_reg_925,
        din3 => ap_const_lv1_1,
        din4 => write_flag21_1_i_i_i_fu_1035_p5,
        dout => write_flag21_1_i_i_i_fu_1035_p6);

    tancalc_mux_42_1_1_1_U122 : component tancalc_tancalc_mux_42_1_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 1,
        din1_WIDTH => 1,
        din2_WIDTH => 1,
        din3_WIDTH => 1,
        din4_WIDTH => 2,
        dout_WIDTH => 1)
    port map (
        din0 => write_flag18_0_i_i_i_reg_890,
        din1 => write_flag18_0_i_i_i_reg_890,
        din2 => ap_const_lv1_1,
        din3 => write_flag18_0_i_i_i_reg_890,
        din4 => write_flag18_1_i_i_i_fu_1049_p5,
        dout => write_flag18_1_i_i_i_fu_1049_p6);

    tancalc_mux_42_1_1_1_U123 : component tancalc_tancalc_mux_42_1_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 1,
        din1_WIDTH => 1,
        din2_WIDTH => 1,
        din3_WIDTH => 1,
        din4_WIDTH => 2,
        dout_WIDTH => 1)
    port map (
        din0 => write_flag3_0_i_i_i_reg_867,
        din1 => ap_const_lv1_1,
        din2 => write_flag3_0_i_i_i_reg_867,
        din3 => write_flag3_0_i_i_i_reg_867,
        din4 => write_flag3_1_i_i_i_fu_1063_p5,
        dout => write_flag3_1_i_i_i_fu_1063_p6);

    tancalc_mux_42_1_1_1_U124 : component tancalc_tancalc_mux_42_1_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 1,
        din1_WIDTH => 1,
        din2_WIDTH => 1,
        din3_WIDTH => 1,
        din4_WIDTH => 2,
        dout_WIDTH => 1)
    port map (
        din0 => write_flag15_0_i_i_i_reg_856,
        din1 => ap_const_lv1_1,
        din2 => write_flag15_0_i_i_i_reg_856,
        din3 => write_flag15_0_i_i_i_reg_856,
        din4 => write_flag15_1_i_i_i_fu_1077_p5,
        dout => write_flag15_1_i_i_i_fu_1077_p6);

    tancalc_mux_42_1_1_1_U125 : component tancalc_tancalc_mux_42_1_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 1,
        din1_WIDTH => 1,
        din2_WIDTH => 1,
        din3_WIDTH => 1,
        din4_WIDTH => 2,
        dout_WIDTH => 1)
    port map (
        din0 => ap_const_lv1_1,
        din1 => write_flag12_0_i_i_i_reg_821,
        din2 => write_flag12_0_i_i_i_reg_821,
        din3 => write_flag12_0_i_i_i_reg_821,
        din4 => write_flag12_1_i_i_i_fu_1091_p5,
        dout => write_flag12_1_i_i_i_fu_1091_p6);

    tancalc_mux_42_1_1_1_U126 : component tancalc_tancalc_mux_42_1_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 1,
        din1_WIDTH => 1,
        din2_WIDTH => 1,
        din3_WIDTH => 1,
        din4_WIDTH => 2,
        dout_WIDTH => 1)
    port map (
        din0 => write_flag6_0_i_i_i_reg_798,
        din1 => write_flag6_0_i_i_i_reg_798,
        din2 => ap_const_lv1_1,
        din3 => write_flag6_0_i_i_i_reg_798,
        din4 => write_flag6_1_i_i_i_fu_1105_p5,
        dout => write_flag6_1_i_i_i_fu_1105_p6);

    tancalc_mux_42_1_1_1_U127 : component tancalc_tancalc_mux_42_1_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 1,
        din1_WIDTH => 1,
        din2_WIDTH => 1,
        din3_WIDTH => 1,
        din4_WIDTH => 2,
        dout_WIDTH => 1)
    port map (
        din0 => write_flag9_0_i_i_i_reg_787,
        din1 => write_flag9_0_i_i_i_reg_787,
        din2 => write_flag9_0_i_i_i_reg_787,
        din3 => ap_const_lv1_1,
        din4 => write_flag9_1_i_i_i_fu_1119_p5,
        dout => write_flag9_1_i_i_i_fu_1119_p6);

    tancalc_mux_42_1024_1_1_U128 : component tancalc_tancalc_mux_42_1024_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 1024,
        din1_WIDTH => 1024,
        din2_WIDTH => 1024,
        din3_WIDTH => 1024,
        din4_WIDTH => 2,
        dout_WIDTH => 1024)
    port map (
        din0 => p_Result_s_fu_1151_p3,
        din1 => ap_phi_mux_ref_local_0_V1_011_i_i_i_phi_fu_905_p4,
        din2 => ap_phi_mux_ref_local_0_V1_011_i_i_i_phi_fu_905_p4,
        din3 => ap_phi_mux_ref_local_0_V1_011_i_i_i_phi_fu_905_p4,
        din4 => trunc_ln29_1_i_i_i_reg_1364,
        dout => ref_local_0_V1_1_i_i_i_fu_1188_p6);

    tancalc_mux_42_1024_1_1_U129 : component tancalc_tancalc_mux_42_1024_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 1024,
        din1_WIDTH => 1024,
        din2_WIDTH => 1024,
        din3_WIDTH => 1024,
        din4_WIDTH => 2,
        dout_WIDTH => 1024)
    port map (
        din0 => ap_phi_mux_ref_local_1_V2_014_i_i_i_phi_fu_836_p4,
        din1 => p_Result_s_fu_1151_p3,
        din2 => ap_phi_mux_ref_local_1_V2_014_i_i_i_phi_fu_836_p4,
        din3 => ap_phi_mux_ref_local_1_V2_014_i_i_i_phi_fu_836_p4,
        din4 => trunc_ln29_1_i_i_i_reg_1364,
        dout => ref_local_1_V2_1_i_i_i_fu_1201_p6);

    tancalc_mux_42_1024_1_1_U130 : component tancalc_tancalc_mux_42_1024_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 1024,
        din1_WIDTH => 1024,
        din2_WIDTH => 1024,
        din3_WIDTH => 1024,
        din4_WIDTH => 2,
        dout_WIDTH => 1024)
    port map (
        din0 => ap_phi_mux_ref_local_3_V4_015_i_i_i_phi_fu_813_p4,
        din1 => ap_phi_mux_ref_local_3_V4_015_i_i_i_phi_fu_813_p4,
        din2 => ap_phi_mux_ref_local_3_V4_015_i_i_i_phi_fu_813_p4,
        din3 => p_Result_s_fu_1151_p3,
        din4 => trunc_ln29_1_i_i_i_reg_1364,
        dout => ref_local_3_V4_1_i_i_i_fu_1214_p6);

    tancalc_mux_42_1024_1_1_U131 : component tancalc_tancalc_mux_42_1024_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 1024,
        din1_WIDTH => 1024,
        din2_WIDTH => 1024,
        din3_WIDTH => 1024,
        din4_WIDTH => 2,
        dout_WIDTH => 1024)
    port map (
        din0 => ap_phi_mux_ref_local_2_V3_016_i_i_i_phi_fu_779_p4,
        din1 => ap_phi_mux_ref_local_2_V3_016_i_i_i_phi_fu_779_p4,
        din2 => p_Result_s_fu_1151_p3,
        din3 => ap_phi_mux_ref_local_2_V3_016_i_i_i_phi_fu_779_p4,
        din4 => trunc_ln29_1_i_i_i_reg_1364,
        dout => ref_local_2_V3_1_i_i_i_fu_1227_p6);

    tancalc_mux_42_11_1_1_U132 : component tancalc_tancalc_mux_42_11_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 11,
        din1_WIDTH => 11,
        din2_WIDTH => 11,
        din3_WIDTH => 11,
        din4_WIDTH => 2,
        dout_WIDTH => 11)
    port map (
        din0 => refpop_local_3_V8_09_i_i_i_reg_947,
        din1 => refpop_local_3_V8_09_i_i_i_reg_947,
        din2 => refpop_local_3_V8_09_i_i_i_reg_947,
        din3 => zext_ln35_fu_1240_p1,
        din4 => trunc_ln29_1_i_i_i_reg_1364_pp0_iter9_reg,
        dout => refpop_local_3_V8_1_i_i_i_fu_1244_p6);

    tancalc_mux_42_11_1_1_U133 : component tancalc_tancalc_mux_42_11_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 11,
        din1_WIDTH => 11,
        din2_WIDTH => 11,
        din3_WIDTH => 11,
        din4_WIDTH => 2,
        dout_WIDTH => 11)
    port map (
        din0 => refpop_local_2_V7_010_i_i_i_reg_913,
        din1 => refpop_local_2_V7_010_i_i_i_reg_913,
        din2 => zext_ln35_fu_1240_p1,
        din3 => refpop_local_2_V7_010_i_i_i_reg_913,
        din4 => trunc_ln29_1_i_i_i_reg_1364_pp0_iter9_reg,
        dout => refpop_local_2_V7_1_i_i_i_fu_1257_p6);

    tancalc_mux_42_11_1_1_U134 : component tancalc_tancalc_mux_42_11_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 11,
        din1_WIDTH => 11,
        din2_WIDTH => 11,
        din3_WIDTH => 11,
        din4_WIDTH => 2,
        dout_WIDTH => 11)
    port map (
        din0 => refpop_local_1_V6_012_i_i_i_reg_878,
        din1 => zext_ln35_fu_1240_p1,
        din2 => refpop_local_1_V6_012_i_i_i_reg_878,
        din3 => refpop_local_1_V6_012_i_i_i_reg_878,
        din4 => trunc_ln29_1_i_i_i_reg_1364_pp0_iter9_reg,
        dout => refpop_local_1_V6_1_i_i_i_fu_1270_p6);

    tancalc_mux_42_11_1_1_U135 : component tancalc_tancalc_mux_42_11_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 11,
        din1_WIDTH => 11,
        din2_WIDTH => 11,
        din3_WIDTH => 11,
        din4_WIDTH => 2,
        dout_WIDTH => 11)
    port map (
        din0 => zext_ln35_fu_1240_p1,
        din1 => refpop_local_0_V5_013_i_i_i_reg_844,
        din2 => refpop_local_0_V5_013_i_i_i_reg_844,
        din3 => refpop_local_0_V5_013_i_i_i_reg_844,
        din4 => trunc_ln29_1_i_i_i_reg_1364_pp0_iter9_reg,
        dout => refpop_local_0_V5_1_i_i_i_fu_1283_p6);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (icmp_ln27_fu_999_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter10 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                    ap_enable_reg_pp0_iter10 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then
                    if ((ap_const_logic_1 = ap_condition_pp0_exit_iter1_state10)) then 
                        ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter0;
                    elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                        ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter8 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter9 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
                end if; 
            end if;
        end if;
    end process;


    data_part_num_0_i_i_i_i_i_i_reg_763_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln27_reg_1355 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                data_part_num_0_i_i_i_i_i_i_reg_763 <= data_part_num_reg_1359;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                data_part_num_0_i_i_i_i_i_i_reg_763 <= ap_const_lv4_0;
            end if; 
        end if;
    end process;

    write_flag12_0_i_i_i_reg_821_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln27_reg_1355 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                write_flag12_0_i_i_i_reg_821 <= write_flag12_1_i_i_i_fu_1091_p6;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                write_flag12_0_i_i_i_reg_821 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    write_flag15_0_i_i_i_reg_856_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln27_reg_1355 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                write_flag15_0_i_i_i_reg_856 <= write_flag15_1_i_i_i_fu_1077_p6;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                write_flag15_0_i_i_i_reg_856 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    write_flag18_0_i_i_i_reg_890_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln27_reg_1355 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                write_flag18_0_i_i_i_reg_890 <= write_flag18_1_i_i_i_fu_1049_p6;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                write_flag18_0_i_i_i_reg_890 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    write_flag21_0_i_i_i_reg_925_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln27_reg_1355 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                write_flag21_0_i_i_i_reg_925 <= write_flag21_1_i_i_i_fu_1035_p6;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                write_flag21_0_i_i_i_reg_925 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    write_flag3_0_i_i_i_reg_867_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln27_reg_1355 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                write_flag3_0_i_i_i_reg_867 <= write_flag3_1_i_i_i_fu_1063_p6;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                write_flag3_0_i_i_i_reg_867 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    write_flag6_0_i_i_i_reg_798_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln27_reg_1355 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                write_flag6_0_i_i_i_reg_798 <= write_flag6_1_i_i_i_fu_1105_p6;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                write_flag6_0_i_i_i_reg_798 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    write_flag9_0_i_i_i_reg_787_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln27_reg_1355 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                write_flag9_0_i_i_i_reg_787 <= write_flag9_1_i_i_i_fu_1119_p6;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                write_flag9_0_i_i_i_reg_787 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    write_flag_0_i_i_i_reg_936_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln27_reg_1355 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                write_flag_0_i_i_i_reg_936 <= write_flag_1_i_i_i_fu_1021_p6;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                write_flag_0_i_i_i_reg_936 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((output_V_offset_out_full_n = ap_const_logic_0) or (cmpr_chunk_num_0_i_c_full_n = ap_const_logic_0) or (cmprpop_local_15_V_c_full_n = ap_const_logic_0) or (cmprpop_local_14_V_c_full_n = ap_const_logic_0) or (cmprpop_local_13_V_c_full_n = ap_const_logic_0) or (cmprpop_local_12_V_c_full_n = ap_const_logic_0) or (cmprpop_local_11_V_c_full_n = ap_const_logic_0) or (cmprpop_local_10_V_c_full_n = ap_const_logic_0) or (cmprpop_local_9_V_c_full_n = ap_const_logic_0) or (cmprpop_local_8_V_c_full_n = ap_const_logic_0) or (cmprpop_local_7_V_c_full_n = ap_const_logic_0) or (cmprpop_local_6_V_c_full_n = ap_const_logic_0) or (cmprpop_local_5_V_c_full_n = ap_const_logic_0) or (cmprpop_local_4_V_c_full_n = ap_const_logic_0) or (cmprpop_local_3_V_c_full_n = ap_const_logic_0) or (cmprpop_local_2_V_c_full_n = ap_const_logic_0) or (cmprpop_local_1_V_c_full_n = ap_const_logic_0) or (cmprpop_local_0_V_c_full_n = ap_const_logic_0) or (cmpr_local_15_V_c_full_n = ap_const_logic_0) or (cmpr_local_14_V_c_full_n = ap_const_logic_0) or (cmpr_local_13_V_c_full_n = ap_const_logic_0) or (cmpr_local_12_V_c_full_n = ap_const_logic_0) or (cmpr_local_11_V_c_full_n = ap_const_logic_0) or (cmpr_local_10_V_c_full_n = ap_const_logic_0) or (cmpr_local_9_V_c_full_n = ap_const_logic_0) or (cmpr_local_8_V_c_full_n = ap_const_logic_0) or (cmpr_local_7_V_c_full_n = ap_const_logic_0) or (cmpr_local_6_V_c_full_n = ap_const_logic_0) or (cmpr_local_5_V_c_full_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (cmpr_local_4_V_c_full_n = ap_const_logic_0) or (cmpr_local_3_V_c_full_n = ap_const_logic_0) or (cmpr_local_2_V_c_full_n = ap_const_logic_0) or (cmpr_local_1_V_c_full_n = ap_const_logic_0) or (cmpr_local_0_V_c_full_n = ap_const_logic_0) or (data_num_0_i_c_full_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                add_ln219_reg_1344 <= add_ln219_fu_983_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                data_part_num_0_i_i_i_i_i_i_reg_763_pp0_iter1_reg <= data_part_num_0_i_i_i_i_i_i_reg_763;
                icmp_ln27_reg_1355 <= icmp_ln27_fu_999_p2;
                icmp_ln27_reg_1355_pp0_iter1_reg <= icmp_ln27_reg_1355;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                data_part_num_reg_1359 <= data_part_num_fu_1005_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                icmp_ln27_reg_1355_pp0_iter2_reg <= icmp_ln27_reg_1355_pp0_iter1_reg;
                icmp_ln27_reg_1355_pp0_iter3_reg <= icmp_ln27_reg_1355_pp0_iter2_reg;
                icmp_ln27_reg_1355_pp0_iter4_reg <= icmp_ln27_reg_1355_pp0_iter3_reg;
                icmp_ln27_reg_1355_pp0_iter5_reg <= icmp_ln27_reg_1355_pp0_iter4_reg;
                icmp_ln27_reg_1355_pp0_iter6_reg <= icmp_ln27_reg_1355_pp0_iter5_reg;
                icmp_ln27_reg_1355_pp0_iter7_reg <= icmp_ln27_reg_1355_pp0_iter6_reg;
                icmp_ln27_reg_1355_pp0_iter8_reg <= icmp_ln27_reg_1355_pp0_iter7_reg;
                icmp_ln27_reg_1355_pp0_iter9_reg <= icmp_ln27_reg_1355_pp0_iter8_reg;
                trunc_ln29_1_i_i_i_reg_1364_pp0_iter2_reg <= trunc_ln29_1_i_i_i_reg_1364;
                trunc_ln29_1_i_i_i_reg_1364_pp0_iter3_reg <= trunc_ln29_1_i_i_i_reg_1364_pp0_iter2_reg;
                trunc_ln29_1_i_i_i_reg_1364_pp0_iter4_reg <= trunc_ln29_1_i_i_i_reg_1364_pp0_iter3_reg;
                trunc_ln29_1_i_i_i_reg_1364_pp0_iter5_reg <= trunc_ln29_1_i_i_i_reg_1364_pp0_iter4_reg;
                trunc_ln29_1_i_i_i_reg_1364_pp0_iter6_reg <= trunc_ln29_1_i_i_i_reg_1364_pp0_iter5_reg;
                trunc_ln29_1_i_i_i_reg_1364_pp0_iter7_reg <= trunc_ln29_1_i_i_i_reg_1364_pp0_iter6_reg;
                trunc_ln29_1_i_i_i_reg_1364_pp0_iter8_reg <= trunc_ln29_1_i_i_i_reg_1364_pp0_iter7_reg;
                trunc_ln29_1_i_i_i_reg_1364_pp0_iter9_reg <= trunc_ln29_1_i_i_i_reg_1364_pp0_iter8_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln27_reg_1355_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then
                ref_local_0_V1_011_i_i_i_reg_901 <= ref_local_0_V1_1_i_i_i_reg_1426;
                ref_local_1_V2_014_i_i_i_reg_832 <= ref_local_1_V2_1_i_i_i_reg_1431;
                ref_local_2_V3_016_i_i_i_reg_775 <= ref_local_2_V3_1_i_i_i_reg_1441;
                ref_local_3_V4_015_i_i_i_reg_809 <= ref_local_3_V4_1_i_i_i_reg_1436;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln27_reg_1355_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                ref_local_0_V1_1_i_i_i_reg_1426 <= ref_local_0_V1_1_i_i_i_fu_1188_p6;
                ref_local_1_V2_1_i_i_i_reg_1431 <= ref_local_1_V2_1_i_i_i_fu_1201_p6;
                ref_local_2_V3_1_i_i_i_reg_1441 <= ref_local_2_V3_1_i_i_i_fu_1227_p6;
                ref_local_3_V4_1_i_i_i_reg_1436 <= ref_local_3_V4_1_i_i_i_fu_1214_p6;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln27_reg_1355_pp0_iter9_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1))) then
                refpop_local_0_V5_013_i_i_i_reg_844 <= refpop_local_0_V5_1_i_i_i_fu_1283_p6;
                refpop_local_1_V6_012_i_i_i_reg_878 <= refpop_local_1_V6_1_i_i_i_fu_1270_p6;
                refpop_local_2_V7_010_i_i_i_reg_913 <= refpop_local_2_V7_1_i_i_i_fu_1257_p6;
                refpop_local_3_V8_09_i_i_i_reg_947 <= refpop_local_3_V8_1_i_i_i_fu_1244_p6;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln27_reg_1355 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                temp_input_V_reg_1376 <= m_axi_input_V_RDATA;
                trunc_ln29_1_i_i_i_reg_1364 <= data_part_num_0_i_i_i_i_i_i_reg_763(2 downto 1);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln27_reg_1355_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                trunc_ln364_reg_1421 <= trunc_ln364_fu_1184_p1;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, m_axi_input_V_ARREADY, data_num_0_i_c_full_n, cmpr_local_0_V_c_full_n, cmpr_local_1_V_c_full_n, cmpr_local_2_V_c_full_n, cmpr_local_3_V_c_full_n, cmpr_local_4_V_c_full_n, cmpr_local_5_V_c_full_n, cmpr_local_6_V_c_full_n, cmpr_local_7_V_c_full_n, cmpr_local_8_V_c_full_n, cmpr_local_9_V_c_full_n, cmpr_local_10_V_c_full_n, cmpr_local_11_V_c_full_n, cmpr_local_12_V_c_full_n, cmpr_local_13_V_c_full_n, cmpr_local_14_V_c_full_n, cmpr_local_15_V_c_full_n, cmprpop_local_0_V_c_full_n, cmprpop_local_1_V_c_full_n, cmprpop_local_2_V_c_full_n, cmprpop_local_3_V_c_full_n, cmprpop_local_4_V_c_full_n, cmprpop_local_5_V_c_full_n, cmprpop_local_6_V_c_full_n, cmprpop_local_7_V_c_full_n, cmprpop_local_8_V_c_full_n, cmprpop_local_9_V_c_full_n, cmprpop_local_10_V_c_full_n, cmprpop_local_11_V_c_full_n, cmprpop_local_12_V_c_full_n, cmprpop_local_13_V_c_full_n, cmprpop_local_14_V_c_full_n, cmprpop_local_15_V_c_full_n, cmpr_chunk_num_0_i_c_full_n, output_V_offset_out_full_n, ap_CS_fsm_state2, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_subdone, ap_enable_reg_pp0_iter9)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((output_V_offset_out_full_n = ap_const_logic_0) or (cmpr_chunk_num_0_i_c_full_n = ap_const_logic_0) or (cmprpop_local_15_V_c_full_n = ap_const_logic_0) or (cmprpop_local_14_V_c_full_n = ap_const_logic_0) or (cmprpop_local_13_V_c_full_n = ap_const_logic_0) or (cmprpop_local_12_V_c_full_n = ap_const_logic_0) or (cmprpop_local_11_V_c_full_n = ap_const_logic_0) or (cmprpop_local_10_V_c_full_n = ap_const_logic_0) or (cmprpop_local_9_V_c_full_n = ap_const_logic_0) or (cmprpop_local_8_V_c_full_n = ap_const_logic_0) or (cmprpop_local_7_V_c_full_n = ap_const_logic_0) or (cmprpop_local_6_V_c_full_n = ap_const_logic_0) or (cmprpop_local_5_V_c_full_n = ap_const_logic_0) or (cmprpop_local_4_V_c_full_n = ap_const_logic_0) or (cmprpop_local_3_V_c_full_n = ap_const_logic_0) or (cmprpop_local_2_V_c_full_n = ap_const_logic_0) or (cmprpop_local_1_V_c_full_n = ap_const_logic_0) or (cmprpop_local_0_V_c_full_n = ap_const_logic_0) or (cmpr_local_15_V_c_full_n = ap_const_logic_0) or (cmpr_local_14_V_c_full_n = ap_const_logic_0) or (cmpr_local_13_V_c_full_n = ap_const_logic_0) or (cmpr_local_12_V_c_full_n = ap_const_logic_0) or (cmpr_local_11_V_c_full_n = ap_const_logic_0) or (cmpr_local_10_V_c_full_n = ap_const_logic_0) or (cmpr_local_9_V_c_full_n = ap_const_logic_0) or (cmpr_local_8_V_c_full_n = ap_const_logic_0) or (cmpr_local_7_V_c_full_n = ap_const_logic_0) or (cmpr_local_6_V_c_full_n = ap_const_logic_0) or (cmpr_local_5_V_c_full_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (cmpr_local_4_V_c_full_n = ap_const_logic_0) or (cmpr_local_3_V_c_full_n = ap_const_logic_0) or (cmpr_local_2_V_c_full_n = ap_const_logic_0) or (cmpr_local_1_V_c_full_n = ap_const_logic_0) or (cmpr_local_0_V_c_full_n = ap_const_logic_0) or (data_num_0_i_c_full_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((m_axi_input_V_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and not(((ap_enable_reg_pp0_iter9 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1))))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif ((((ap_enable_reg_pp0_iter9 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then
                    ap_NS_fsm <= ap_ST_fsm_state20;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_state20 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXX";
        end case;
    end process;
    add_ln219_fu_983_p2 <= std_logic_vector(unsigned(zext_ln219_fu_975_p1) + unsigned(zext_ln219_1_fu_979_p1));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(8);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state20 <= ap_CS_fsm(9);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_11001_assign_proc : process(m_axi_input_V_RVALID, ap_enable_reg_pp0_iter1, icmp_ln27_reg_1355)
    begin
                ap_block_pp0_stage0_11001 <= ((icmp_ln27_reg_1355 = ap_const_lv1_0) and (m_axi_input_V_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp305_assign_proc : process(m_axi_input_V_RVALID, ap_enable_reg_pp0_iter1, icmp_ln27_reg_1355)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp305 <= ((icmp_ln27_reg_1355 = ap_const_lv1_0) and (m_axi_input_V_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(m_axi_input_V_RVALID, ap_enable_reg_pp0_iter1, icmp_ln27_reg_1355)
    begin
                ap_block_pp0_stage0_subdone <= ((icmp_ln27_reg_1355 = ap_const_lv1_0) and (m_axi_input_V_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1));
    end process;


    ap_block_state1_assign_proc : process(ap_start, ap_done_reg, data_num_0_i_c_full_n, cmpr_local_0_V_c_full_n, cmpr_local_1_V_c_full_n, cmpr_local_2_V_c_full_n, cmpr_local_3_V_c_full_n, cmpr_local_4_V_c_full_n, cmpr_local_5_V_c_full_n, cmpr_local_6_V_c_full_n, cmpr_local_7_V_c_full_n, cmpr_local_8_V_c_full_n, cmpr_local_9_V_c_full_n, cmpr_local_10_V_c_full_n, cmpr_local_11_V_c_full_n, cmpr_local_12_V_c_full_n, cmpr_local_13_V_c_full_n, cmpr_local_14_V_c_full_n, cmpr_local_15_V_c_full_n, cmprpop_local_0_V_c_full_n, cmprpop_local_1_V_c_full_n, cmprpop_local_2_V_c_full_n, cmprpop_local_3_V_c_full_n, cmprpop_local_4_V_c_full_n, cmprpop_local_5_V_c_full_n, cmprpop_local_6_V_c_full_n, cmprpop_local_7_V_c_full_n, cmprpop_local_8_V_c_full_n, cmprpop_local_9_V_c_full_n, cmprpop_local_10_V_c_full_n, cmprpop_local_11_V_c_full_n, cmprpop_local_12_V_c_full_n, cmprpop_local_13_V_c_full_n, cmprpop_local_14_V_c_full_n, cmprpop_local_15_V_c_full_n, cmpr_chunk_num_0_i_c_full_n, output_V_offset_out_full_n)
    begin
                ap_block_state1 <= ((output_V_offset_out_full_n = ap_const_logic_0) or (cmpr_chunk_num_0_i_c_full_n = ap_const_logic_0) or (cmprpop_local_15_V_c_full_n = ap_const_logic_0) or (cmprpop_local_14_V_c_full_n = ap_const_logic_0) or (cmprpop_local_13_V_c_full_n = ap_const_logic_0) or (cmprpop_local_12_V_c_full_n = ap_const_logic_0) or (cmprpop_local_11_V_c_full_n = ap_const_logic_0) or (cmprpop_local_10_V_c_full_n = ap_const_logic_0) or (cmprpop_local_9_V_c_full_n = ap_const_logic_0) or (cmprpop_local_8_V_c_full_n = ap_const_logic_0) or (cmprpop_local_7_V_c_full_n = ap_const_logic_0) or (cmprpop_local_6_V_c_full_n = ap_const_logic_0) or (cmprpop_local_5_V_c_full_n = ap_const_logic_0) or (cmprpop_local_4_V_c_full_n = ap_const_logic_0) or (cmprpop_local_3_V_c_full_n = ap_const_logic_0) or (cmprpop_local_2_V_c_full_n = ap_const_logic_0) or (cmprpop_local_1_V_c_full_n = ap_const_logic_0) or (cmprpop_local_0_V_c_full_n = ap_const_logic_0) or (cmpr_local_15_V_c_full_n = ap_const_logic_0) or (cmpr_local_14_V_c_full_n = ap_const_logic_0) or (cmpr_local_13_V_c_full_n = ap_const_logic_0) or (cmpr_local_12_V_c_full_n = ap_const_logic_0) or (cmpr_local_11_V_c_full_n = ap_const_logic_0) or (cmpr_local_10_V_c_full_n = ap_const_logic_0) or (cmpr_local_9_V_c_full_n = ap_const_logic_0) or (cmpr_local_8_V_c_full_n = ap_const_logic_0) or (cmpr_local_7_V_c_full_n = ap_const_logic_0) or (cmpr_local_6_V_c_full_n = ap_const_logic_0) or (cmpr_local_5_V_c_full_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (cmpr_local_4_V_c_full_n = ap_const_logic_0) or (cmpr_local_3_V_c_full_n = ap_const_logic_0) or (cmpr_local_2_V_c_full_n = ap_const_logic_0) or (cmpr_local_1_V_c_full_n = ap_const_logic_0) or (cmpr_local_0_V_c_full_n = ap_const_logic_0) or (data_num_0_i_c_full_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1));
    end process;


    ap_block_state10_pp0_stage0_iter1_assign_proc : process(m_axi_input_V_RVALID, icmp_ln27_reg_1355)
    begin
                ap_block_state10_pp0_stage0_iter1 <= ((icmp_ln27_reg_1355 = ap_const_lv1_0) and (m_axi_input_V_RVALID = ap_const_logic_0));
    end process;


    ap_block_state10_pp0_stage0_iter1_ignore_call15_assign_proc : process(m_axi_input_V_RVALID, icmp_ln27_reg_1355)
    begin
                ap_block_state10_pp0_stage0_iter1_ignore_call15 <= ((icmp_ln27_reg_1355 = ap_const_lv1_0) and (m_axi_input_V_RVALID = ap_const_logic_0));
    end process;

        ap_block_state11_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter2_ignore_call15 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter3_ignore_call15 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter4_ignore_call15 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter5_ignore_call15 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage0_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage0_iter6_ignore_call15 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp0_stage0_iter7 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp0_stage0_iter7_ignore_call15 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state17_pp0_stage0_iter8 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state17_pp0_stage0_iter8_ignore_call15 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state18_pp0_stage0_iter9 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state18_pp0_stage0_iter9_ignore_call15 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state19_pp0_stage0_iter10 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state19_pp0_stage0_iter10_ignore_call15 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter0_ignore_call15 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_pp0_exit_iter1_state10_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            ap_condition_pp0_exit_iter1_state10 <= ap_const_logic_1;
        else 
            ap_condition_pp0_exit_iter1_state10 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_done_reg, ap_CS_fsm_state20)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter10, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9)
    begin
        if (((ap_enable_reg_pp0_iter9 = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter10 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_data_part_num_0_i_i_i_i_i_i_phi_fu_767_p4_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, icmp_ln27_reg_1355, data_part_num_0_i_i_i_i_i_i_reg_763, data_part_num_reg_1359)
    begin
        if (((icmp_ln27_reg_1355 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_phi_mux_data_part_num_0_i_i_i_i_i_i_phi_fu_767_p4 <= data_part_num_reg_1359;
        else 
            ap_phi_mux_data_part_num_0_i_i_i_i_i_i_phi_fu_767_p4 <= data_part_num_0_i_i_i_i_i_i_reg_763;
        end if; 
    end process;


    ap_phi_mux_ref_local_0_V1_011_i_i_i_phi_fu_905_p4_assign_proc : process(ap_block_pp0_stage0, ref_local_0_V1_011_i_i_i_reg_901, icmp_ln27_reg_1355_pp0_iter2_reg, ref_local_0_V1_1_i_i_i_reg_1426, ap_enable_reg_pp0_iter3)
    begin
        if (((icmp_ln27_reg_1355_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            ap_phi_mux_ref_local_0_V1_011_i_i_i_phi_fu_905_p4 <= ref_local_0_V1_1_i_i_i_reg_1426;
        else 
            ap_phi_mux_ref_local_0_V1_011_i_i_i_phi_fu_905_p4 <= ref_local_0_V1_011_i_i_i_reg_901;
        end if; 
    end process;


    ap_phi_mux_ref_local_1_V2_014_i_i_i_phi_fu_836_p4_assign_proc : process(ap_block_pp0_stage0, ref_local_1_V2_014_i_i_i_reg_832, icmp_ln27_reg_1355_pp0_iter2_reg, ref_local_1_V2_1_i_i_i_reg_1431, ap_enable_reg_pp0_iter3)
    begin
        if (((icmp_ln27_reg_1355_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            ap_phi_mux_ref_local_1_V2_014_i_i_i_phi_fu_836_p4 <= ref_local_1_V2_1_i_i_i_reg_1431;
        else 
            ap_phi_mux_ref_local_1_V2_014_i_i_i_phi_fu_836_p4 <= ref_local_1_V2_014_i_i_i_reg_832;
        end if; 
    end process;


    ap_phi_mux_ref_local_2_V3_016_i_i_i_phi_fu_779_p4_assign_proc : process(ap_block_pp0_stage0, ref_local_2_V3_016_i_i_i_reg_775, icmp_ln27_reg_1355_pp0_iter2_reg, ref_local_2_V3_1_i_i_i_reg_1441, ap_enable_reg_pp0_iter3)
    begin
        if (((icmp_ln27_reg_1355_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            ap_phi_mux_ref_local_2_V3_016_i_i_i_phi_fu_779_p4 <= ref_local_2_V3_1_i_i_i_reg_1441;
        else 
            ap_phi_mux_ref_local_2_V3_016_i_i_i_phi_fu_779_p4 <= ref_local_2_V3_016_i_i_i_reg_775;
        end if; 
    end process;


    ap_phi_mux_ref_local_3_V4_015_i_i_i_phi_fu_813_p4_assign_proc : process(ap_block_pp0_stage0, ref_local_3_V4_015_i_i_i_reg_809, icmp_ln27_reg_1355_pp0_iter2_reg, ref_local_3_V4_1_i_i_i_reg_1436, ap_enable_reg_pp0_iter3)
    begin
        if (((icmp_ln27_reg_1355_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            ap_phi_mux_ref_local_3_V4_015_i_i_i_phi_fu_813_p4 <= ref_local_3_V4_1_i_i_i_reg_1436;
        else 
            ap_phi_mux_ref_local_3_V4_015_i_i_i_phi_fu_813_p4 <= ref_local_3_V4_015_i_i_i_reg_809;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state20)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    ap_return_0 <= ref_local_0_V1_011_i_i_i_reg_901;
    ap_return_1 <= ref_local_1_V2_014_i_i_i_reg_832;
    ap_return_2 <= ref_local_2_V3_016_i_i_i_reg_775;
    ap_return_3 <= ref_local_3_V4_015_i_i_i_reg_809;
    ap_return_4 <= refpop_local_0_V5_013_i_i_i_reg_844;
    ap_return_5 <= refpop_local_1_V6_012_i_i_i_reg_878;
    ap_return_6 <= refpop_local_2_V7_010_i_i_i_reg_913;
    ap_return_7 <= refpop_local_3_V8_09_i_i_i_reg_947;

    cmpr_chunk_num_0_i_c_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, cmpr_chunk_num_0_i_c_full_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            cmpr_chunk_num_0_i_c_blk_n <= cmpr_chunk_num_0_i_c_full_n;
        else 
            cmpr_chunk_num_0_i_c_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    cmpr_chunk_num_0_i_c_din <= cmpr_chunk_num_0_i;

    cmpr_chunk_num_0_i_c_write_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, data_num_0_i_c_full_n, cmpr_local_0_V_c_full_n, cmpr_local_1_V_c_full_n, cmpr_local_2_V_c_full_n, cmpr_local_3_V_c_full_n, cmpr_local_4_V_c_full_n, cmpr_local_5_V_c_full_n, cmpr_local_6_V_c_full_n, cmpr_local_7_V_c_full_n, cmpr_local_8_V_c_full_n, cmpr_local_9_V_c_full_n, cmpr_local_10_V_c_full_n, cmpr_local_11_V_c_full_n, cmpr_local_12_V_c_full_n, cmpr_local_13_V_c_full_n, cmpr_local_14_V_c_full_n, cmpr_local_15_V_c_full_n, cmprpop_local_0_V_c_full_n, cmprpop_local_1_V_c_full_n, cmprpop_local_2_V_c_full_n, cmprpop_local_3_V_c_full_n, cmprpop_local_4_V_c_full_n, cmprpop_local_5_V_c_full_n, cmprpop_local_6_V_c_full_n, cmprpop_local_7_V_c_full_n, cmprpop_local_8_V_c_full_n, cmprpop_local_9_V_c_full_n, cmprpop_local_10_V_c_full_n, cmprpop_local_11_V_c_full_n, cmprpop_local_12_V_c_full_n, cmprpop_local_13_V_c_full_n, cmprpop_local_14_V_c_full_n, cmprpop_local_15_V_c_full_n, cmpr_chunk_num_0_i_c_full_n, output_V_offset_out_full_n)
    begin
        if ((not(((output_V_offset_out_full_n = ap_const_logic_0) or (cmpr_chunk_num_0_i_c_full_n = ap_const_logic_0) or (cmprpop_local_15_V_c_full_n = ap_const_logic_0) or (cmprpop_local_14_V_c_full_n = ap_const_logic_0) or (cmprpop_local_13_V_c_full_n = ap_const_logic_0) or (cmprpop_local_12_V_c_full_n = ap_const_logic_0) or (cmprpop_local_11_V_c_full_n = ap_const_logic_0) or (cmprpop_local_10_V_c_full_n = ap_const_logic_0) or (cmprpop_local_9_V_c_full_n = ap_const_logic_0) or (cmprpop_local_8_V_c_full_n = ap_const_logic_0) or (cmprpop_local_7_V_c_full_n = ap_const_logic_0) or (cmprpop_local_6_V_c_full_n = ap_const_logic_0) or (cmprpop_local_5_V_c_full_n = ap_const_logic_0) or (cmprpop_local_4_V_c_full_n = ap_const_logic_0) or (cmprpop_local_3_V_c_full_n = ap_const_logic_0) or (cmprpop_local_2_V_c_full_n = ap_const_logic_0) or (cmprpop_local_1_V_c_full_n = ap_const_logic_0) or (cmprpop_local_0_V_c_full_n = ap_const_logic_0) or (cmpr_local_15_V_c_full_n = ap_const_logic_0) or (cmpr_local_14_V_c_full_n = ap_const_logic_0) or (cmpr_local_13_V_c_full_n = ap_const_logic_0) or (cmpr_local_12_V_c_full_n = ap_const_logic_0) or (cmpr_local_11_V_c_full_n = ap_const_logic_0) or (cmpr_local_10_V_c_full_n = ap_const_logic_0) or (cmpr_local_9_V_c_full_n = ap_const_logic_0) or (cmpr_local_8_V_c_full_n = ap_const_logic_0) or (cmpr_local_7_V_c_full_n = ap_const_logic_0) or (cmpr_local_6_V_c_full_n = ap_const_logic_0) or (cmpr_local_5_V_c_full_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (cmpr_local_4_V_c_full_n = ap_const_logic_0) or (cmpr_local_3_V_c_full_n = ap_const_logic_0) or (cmpr_local_2_V_c_full_n = ap_const_logic_0) or (cmpr_local_1_V_c_full_n = ap_const_logic_0) or (cmpr_local_0_V_c_full_n = ap_const_logic_0) or (data_num_0_i_c_full_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            cmpr_chunk_num_0_i_c_write <= ap_const_logic_1;
        else 
            cmpr_chunk_num_0_i_c_write <= ap_const_logic_0;
        end if; 
    end process;


    cmpr_local_0_V_c_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, cmpr_local_0_V_c_full_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            cmpr_local_0_V_c_blk_n <= cmpr_local_0_V_c_full_n;
        else 
            cmpr_local_0_V_c_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    cmpr_local_0_V_c_din <= p_read;

    cmpr_local_0_V_c_write_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, data_num_0_i_c_full_n, cmpr_local_0_V_c_full_n, cmpr_local_1_V_c_full_n, cmpr_local_2_V_c_full_n, cmpr_local_3_V_c_full_n, cmpr_local_4_V_c_full_n, cmpr_local_5_V_c_full_n, cmpr_local_6_V_c_full_n, cmpr_local_7_V_c_full_n, cmpr_local_8_V_c_full_n, cmpr_local_9_V_c_full_n, cmpr_local_10_V_c_full_n, cmpr_local_11_V_c_full_n, cmpr_local_12_V_c_full_n, cmpr_local_13_V_c_full_n, cmpr_local_14_V_c_full_n, cmpr_local_15_V_c_full_n, cmprpop_local_0_V_c_full_n, cmprpop_local_1_V_c_full_n, cmprpop_local_2_V_c_full_n, cmprpop_local_3_V_c_full_n, cmprpop_local_4_V_c_full_n, cmprpop_local_5_V_c_full_n, cmprpop_local_6_V_c_full_n, cmprpop_local_7_V_c_full_n, cmprpop_local_8_V_c_full_n, cmprpop_local_9_V_c_full_n, cmprpop_local_10_V_c_full_n, cmprpop_local_11_V_c_full_n, cmprpop_local_12_V_c_full_n, cmprpop_local_13_V_c_full_n, cmprpop_local_14_V_c_full_n, cmprpop_local_15_V_c_full_n, cmpr_chunk_num_0_i_c_full_n, output_V_offset_out_full_n)
    begin
        if ((not(((output_V_offset_out_full_n = ap_const_logic_0) or (cmpr_chunk_num_0_i_c_full_n = ap_const_logic_0) or (cmprpop_local_15_V_c_full_n = ap_const_logic_0) or (cmprpop_local_14_V_c_full_n = ap_const_logic_0) or (cmprpop_local_13_V_c_full_n = ap_const_logic_0) or (cmprpop_local_12_V_c_full_n = ap_const_logic_0) or (cmprpop_local_11_V_c_full_n = ap_const_logic_0) or (cmprpop_local_10_V_c_full_n = ap_const_logic_0) or (cmprpop_local_9_V_c_full_n = ap_const_logic_0) or (cmprpop_local_8_V_c_full_n = ap_const_logic_0) or (cmprpop_local_7_V_c_full_n = ap_const_logic_0) or (cmprpop_local_6_V_c_full_n = ap_const_logic_0) or (cmprpop_local_5_V_c_full_n = ap_const_logic_0) or (cmprpop_local_4_V_c_full_n = ap_const_logic_0) or (cmprpop_local_3_V_c_full_n = ap_const_logic_0) or (cmprpop_local_2_V_c_full_n = ap_const_logic_0) or (cmprpop_local_1_V_c_full_n = ap_const_logic_0) or (cmprpop_local_0_V_c_full_n = ap_const_logic_0) or (cmpr_local_15_V_c_full_n = ap_const_logic_0) or (cmpr_local_14_V_c_full_n = ap_const_logic_0) or (cmpr_local_13_V_c_full_n = ap_const_logic_0) or (cmpr_local_12_V_c_full_n = ap_const_logic_0) or (cmpr_local_11_V_c_full_n = ap_const_logic_0) or (cmpr_local_10_V_c_full_n = ap_const_logic_0) or (cmpr_local_9_V_c_full_n = ap_const_logic_0) or (cmpr_local_8_V_c_full_n = ap_const_logic_0) or (cmpr_local_7_V_c_full_n = ap_const_logic_0) or (cmpr_local_6_V_c_full_n = ap_const_logic_0) or (cmpr_local_5_V_c_full_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (cmpr_local_4_V_c_full_n = ap_const_logic_0) or (cmpr_local_3_V_c_full_n = ap_const_logic_0) or (cmpr_local_2_V_c_full_n = ap_const_logic_0) or (cmpr_local_1_V_c_full_n = ap_const_logic_0) or (cmpr_local_0_V_c_full_n = ap_const_logic_0) or (data_num_0_i_c_full_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            cmpr_local_0_V_c_write <= ap_const_logic_1;
        else 
            cmpr_local_0_V_c_write <= ap_const_logic_0;
        end if; 
    end process;


    cmpr_local_10_V_c_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, cmpr_local_10_V_c_full_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            cmpr_local_10_V_c_blk_n <= cmpr_local_10_V_c_full_n;
        else 
            cmpr_local_10_V_c_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    cmpr_local_10_V_c_din <= p_read10;

    cmpr_local_10_V_c_write_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, data_num_0_i_c_full_n, cmpr_local_0_V_c_full_n, cmpr_local_1_V_c_full_n, cmpr_local_2_V_c_full_n, cmpr_local_3_V_c_full_n, cmpr_local_4_V_c_full_n, cmpr_local_5_V_c_full_n, cmpr_local_6_V_c_full_n, cmpr_local_7_V_c_full_n, cmpr_local_8_V_c_full_n, cmpr_local_9_V_c_full_n, cmpr_local_10_V_c_full_n, cmpr_local_11_V_c_full_n, cmpr_local_12_V_c_full_n, cmpr_local_13_V_c_full_n, cmpr_local_14_V_c_full_n, cmpr_local_15_V_c_full_n, cmprpop_local_0_V_c_full_n, cmprpop_local_1_V_c_full_n, cmprpop_local_2_V_c_full_n, cmprpop_local_3_V_c_full_n, cmprpop_local_4_V_c_full_n, cmprpop_local_5_V_c_full_n, cmprpop_local_6_V_c_full_n, cmprpop_local_7_V_c_full_n, cmprpop_local_8_V_c_full_n, cmprpop_local_9_V_c_full_n, cmprpop_local_10_V_c_full_n, cmprpop_local_11_V_c_full_n, cmprpop_local_12_V_c_full_n, cmprpop_local_13_V_c_full_n, cmprpop_local_14_V_c_full_n, cmprpop_local_15_V_c_full_n, cmpr_chunk_num_0_i_c_full_n, output_V_offset_out_full_n)
    begin
        if ((not(((output_V_offset_out_full_n = ap_const_logic_0) or (cmpr_chunk_num_0_i_c_full_n = ap_const_logic_0) or (cmprpop_local_15_V_c_full_n = ap_const_logic_0) or (cmprpop_local_14_V_c_full_n = ap_const_logic_0) or (cmprpop_local_13_V_c_full_n = ap_const_logic_0) or (cmprpop_local_12_V_c_full_n = ap_const_logic_0) or (cmprpop_local_11_V_c_full_n = ap_const_logic_0) or (cmprpop_local_10_V_c_full_n = ap_const_logic_0) or (cmprpop_local_9_V_c_full_n = ap_const_logic_0) or (cmprpop_local_8_V_c_full_n = ap_const_logic_0) or (cmprpop_local_7_V_c_full_n = ap_const_logic_0) or (cmprpop_local_6_V_c_full_n = ap_const_logic_0) or (cmprpop_local_5_V_c_full_n = ap_const_logic_0) or (cmprpop_local_4_V_c_full_n = ap_const_logic_0) or (cmprpop_local_3_V_c_full_n = ap_const_logic_0) or (cmprpop_local_2_V_c_full_n = ap_const_logic_0) or (cmprpop_local_1_V_c_full_n = ap_const_logic_0) or (cmprpop_local_0_V_c_full_n = ap_const_logic_0) or (cmpr_local_15_V_c_full_n = ap_const_logic_0) or (cmpr_local_14_V_c_full_n = ap_const_logic_0) or (cmpr_local_13_V_c_full_n = ap_const_logic_0) or (cmpr_local_12_V_c_full_n = ap_const_logic_0) or (cmpr_local_11_V_c_full_n = ap_const_logic_0) or (cmpr_local_10_V_c_full_n = ap_const_logic_0) or (cmpr_local_9_V_c_full_n = ap_const_logic_0) or (cmpr_local_8_V_c_full_n = ap_const_logic_0) or (cmpr_local_7_V_c_full_n = ap_const_logic_0) or (cmpr_local_6_V_c_full_n = ap_const_logic_0) or (cmpr_local_5_V_c_full_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (cmpr_local_4_V_c_full_n = ap_const_logic_0) or (cmpr_local_3_V_c_full_n = ap_const_logic_0) or (cmpr_local_2_V_c_full_n = ap_const_logic_0) or (cmpr_local_1_V_c_full_n = ap_const_logic_0) or (cmpr_local_0_V_c_full_n = ap_const_logic_0) or (data_num_0_i_c_full_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            cmpr_local_10_V_c_write <= ap_const_logic_1;
        else 
            cmpr_local_10_V_c_write <= ap_const_logic_0;
        end if; 
    end process;


    cmpr_local_11_V_c_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, cmpr_local_11_V_c_full_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            cmpr_local_11_V_c_blk_n <= cmpr_local_11_V_c_full_n;
        else 
            cmpr_local_11_V_c_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    cmpr_local_11_V_c_din <= p_read11;

    cmpr_local_11_V_c_write_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, data_num_0_i_c_full_n, cmpr_local_0_V_c_full_n, cmpr_local_1_V_c_full_n, cmpr_local_2_V_c_full_n, cmpr_local_3_V_c_full_n, cmpr_local_4_V_c_full_n, cmpr_local_5_V_c_full_n, cmpr_local_6_V_c_full_n, cmpr_local_7_V_c_full_n, cmpr_local_8_V_c_full_n, cmpr_local_9_V_c_full_n, cmpr_local_10_V_c_full_n, cmpr_local_11_V_c_full_n, cmpr_local_12_V_c_full_n, cmpr_local_13_V_c_full_n, cmpr_local_14_V_c_full_n, cmpr_local_15_V_c_full_n, cmprpop_local_0_V_c_full_n, cmprpop_local_1_V_c_full_n, cmprpop_local_2_V_c_full_n, cmprpop_local_3_V_c_full_n, cmprpop_local_4_V_c_full_n, cmprpop_local_5_V_c_full_n, cmprpop_local_6_V_c_full_n, cmprpop_local_7_V_c_full_n, cmprpop_local_8_V_c_full_n, cmprpop_local_9_V_c_full_n, cmprpop_local_10_V_c_full_n, cmprpop_local_11_V_c_full_n, cmprpop_local_12_V_c_full_n, cmprpop_local_13_V_c_full_n, cmprpop_local_14_V_c_full_n, cmprpop_local_15_V_c_full_n, cmpr_chunk_num_0_i_c_full_n, output_V_offset_out_full_n)
    begin
        if ((not(((output_V_offset_out_full_n = ap_const_logic_0) or (cmpr_chunk_num_0_i_c_full_n = ap_const_logic_0) or (cmprpop_local_15_V_c_full_n = ap_const_logic_0) or (cmprpop_local_14_V_c_full_n = ap_const_logic_0) or (cmprpop_local_13_V_c_full_n = ap_const_logic_0) or (cmprpop_local_12_V_c_full_n = ap_const_logic_0) or (cmprpop_local_11_V_c_full_n = ap_const_logic_0) or (cmprpop_local_10_V_c_full_n = ap_const_logic_0) or (cmprpop_local_9_V_c_full_n = ap_const_logic_0) or (cmprpop_local_8_V_c_full_n = ap_const_logic_0) or (cmprpop_local_7_V_c_full_n = ap_const_logic_0) or (cmprpop_local_6_V_c_full_n = ap_const_logic_0) or (cmprpop_local_5_V_c_full_n = ap_const_logic_0) or (cmprpop_local_4_V_c_full_n = ap_const_logic_0) or (cmprpop_local_3_V_c_full_n = ap_const_logic_0) or (cmprpop_local_2_V_c_full_n = ap_const_logic_0) or (cmprpop_local_1_V_c_full_n = ap_const_logic_0) or (cmprpop_local_0_V_c_full_n = ap_const_logic_0) or (cmpr_local_15_V_c_full_n = ap_const_logic_0) or (cmpr_local_14_V_c_full_n = ap_const_logic_0) or (cmpr_local_13_V_c_full_n = ap_const_logic_0) or (cmpr_local_12_V_c_full_n = ap_const_logic_0) or (cmpr_local_11_V_c_full_n = ap_const_logic_0) or (cmpr_local_10_V_c_full_n = ap_const_logic_0) or (cmpr_local_9_V_c_full_n = ap_const_logic_0) or (cmpr_local_8_V_c_full_n = ap_const_logic_0) or (cmpr_local_7_V_c_full_n = ap_const_logic_0) or (cmpr_local_6_V_c_full_n = ap_const_logic_0) or (cmpr_local_5_V_c_full_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (cmpr_local_4_V_c_full_n = ap_const_logic_0) or (cmpr_local_3_V_c_full_n = ap_const_logic_0) or (cmpr_local_2_V_c_full_n = ap_const_logic_0) or (cmpr_local_1_V_c_full_n = ap_const_logic_0) or (cmpr_local_0_V_c_full_n = ap_const_logic_0) or (data_num_0_i_c_full_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            cmpr_local_11_V_c_write <= ap_const_logic_1;
        else 
            cmpr_local_11_V_c_write <= ap_const_logic_0;
        end if; 
    end process;


    cmpr_local_12_V_c_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, cmpr_local_12_V_c_full_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            cmpr_local_12_V_c_blk_n <= cmpr_local_12_V_c_full_n;
        else 
            cmpr_local_12_V_c_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    cmpr_local_12_V_c_din <= p_read12;

    cmpr_local_12_V_c_write_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, data_num_0_i_c_full_n, cmpr_local_0_V_c_full_n, cmpr_local_1_V_c_full_n, cmpr_local_2_V_c_full_n, cmpr_local_3_V_c_full_n, cmpr_local_4_V_c_full_n, cmpr_local_5_V_c_full_n, cmpr_local_6_V_c_full_n, cmpr_local_7_V_c_full_n, cmpr_local_8_V_c_full_n, cmpr_local_9_V_c_full_n, cmpr_local_10_V_c_full_n, cmpr_local_11_V_c_full_n, cmpr_local_12_V_c_full_n, cmpr_local_13_V_c_full_n, cmpr_local_14_V_c_full_n, cmpr_local_15_V_c_full_n, cmprpop_local_0_V_c_full_n, cmprpop_local_1_V_c_full_n, cmprpop_local_2_V_c_full_n, cmprpop_local_3_V_c_full_n, cmprpop_local_4_V_c_full_n, cmprpop_local_5_V_c_full_n, cmprpop_local_6_V_c_full_n, cmprpop_local_7_V_c_full_n, cmprpop_local_8_V_c_full_n, cmprpop_local_9_V_c_full_n, cmprpop_local_10_V_c_full_n, cmprpop_local_11_V_c_full_n, cmprpop_local_12_V_c_full_n, cmprpop_local_13_V_c_full_n, cmprpop_local_14_V_c_full_n, cmprpop_local_15_V_c_full_n, cmpr_chunk_num_0_i_c_full_n, output_V_offset_out_full_n)
    begin
        if ((not(((output_V_offset_out_full_n = ap_const_logic_0) or (cmpr_chunk_num_0_i_c_full_n = ap_const_logic_0) or (cmprpop_local_15_V_c_full_n = ap_const_logic_0) or (cmprpop_local_14_V_c_full_n = ap_const_logic_0) or (cmprpop_local_13_V_c_full_n = ap_const_logic_0) or (cmprpop_local_12_V_c_full_n = ap_const_logic_0) or (cmprpop_local_11_V_c_full_n = ap_const_logic_0) or (cmprpop_local_10_V_c_full_n = ap_const_logic_0) or (cmprpop_local_9_V_c_full_n = ap_const_logic_0) or (cmprpop_local_8_V_c_full_n = ap_const_logic_0) or (cmprpop_local_7_V_c_full_n = ap_const_logic_0) or (cmprpop_local_6_V_c_full_n = ap_const_logic_0) or (cmprpop_local_5_V_c_full_n = ap_const_logic_0) or (cmprpop_local_4_V_c_full_n = ap_const_logic_0) or (cmprpop_local_3_V_c_full_n = ap_const_logic_0) or (cmprpop_local_2_V_c_full_n = ap_const_logic_0) or (cmprpop_local_1_V_c_full_n = ap_const_logic_0) or (cmprpop_local_0_V_c_full_n = ap_const_logic_0) or (cmpr_local_15_V_c_full_n = ap_const_logic_0) or (cmpr_local_14_V_c_full_n = ap_const_logic_0) or (cmpr_local_13_V_c_full_n = ap_const_logic_0) or (cmpr_local_12_V_c_full_n = ap_const_logic_0) or (cmpr_local_11_V_c_full_n = ap_const_logic_0) or (cmpr_local_10_V_c_full_n = ap_const_logic_0) or (cmpr_local_9_V_c_full_n = ap_const_logic_0) or (cmpr_local_8_V_c_full_n = ap_const_logic_0) or (cmpr_local_7_V_c_full_n = ap_const_logic_0) or (cmpr_local_6_V_c_full_n = ap_const_logic_0) or (cmpr_local_5_V_c_full_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (cmpr_local_4_V_c_full_n = ap_const_logic_0) or (cmpr_local_3_V_c_full_n = ap_const_logic_0) or (cmpr_local_2_V_c_full_n = ap_const_logic_0) or (cmpr_local_1_V_c_full_n = ap_const_logic_0) or (cmpr_local_0_V_c_full_n = ap_const_logic_0) or (data_num_0_i_c_full_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            cmpr_local_12_V_c_write <= ap_const_logic_1;
        else 
            cmpr_local_12_V_c_write <= ap_const_logic_0;
        end if; 
    end process;


    cmpr_local_13_V_c_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, cmpr_local_13_V_c_full_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            cmpr_local_13_V_c_blk_n <= cmpr_local_13_V_c_full_n;
        else 
            cmpr_local_13_V_c_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    cmpr_local_13_V_c_din <= p_read13;

    cmpr_local_13_V_c_write_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, data_num_0_i_c_full_n, cmpr_local_0_V_c_full_n, cmpr_local_1_V_c_full_n, cmpr_local_2_V_c_full_n, cmpr_local_3_V_c_full_n, cmpr_local_4_V_c_full_n, cmpr_local_5_V_c_full_n, cmpr_local_6_V_c_full_n, cmpr_local_7_V_c_full_n, cmpr_local_8_V_c_full_n, cmpr_local_9_V_c_full_n, cmpr_local_10_V_c_full_n, cmpr_local_11_V_c_full_n, cmpr_local_12_V_c_full_n, cmpr_local_13_V_c_full_n, cmpr_local_14_V_c_full_n, cmpr_local_15_V_c_full_n, cmprpop_local_0_V_c_full_n, cmprpop_local_1_V_c_full_n, cmprpop_local_2_V_c_full_n, cmprpop_local_3_V_c_full_n, cmprpop_local_4_V_c_full_n, cmprpop_local_5_V_c_full_n, cmprpop_local_6_V_c_full_n, cmprpop_local_7_V_c_full_n, cmprpop_local_8_V_c_full_n, cmprpop_local_9_V_c_full_n, cmprpop_local_10_V_c_full_n, cmprpop_local_11_V_c_full_n, cmprpop_local_12_V_c_full_n, cmprpop_local_13_V_c_full_n, cmprpop_local_14_V_c_full_n, cmprpop_local_15_V_c_full_n, cmpr_chunk_num_0_i_c_full_n, output_V_offset_out_full_n)
    begin
        if ((not(((output_V_offset_out_full_n = ap_const_logic_0) or (cmpr_chunk_num_0_i_c_full_n = ap_const_logic_0) or (cmprpop_local_15_V_c_full_n = ap_const_logic_0) or (cmprpop_local_14_V_c_full_n = ap_const_logic_0) or (cmprpop_local_13_V_c_full_n = ap_const_logic_0) or (cmprpop_local_12_V_c_full_n = ap_const_logic_0) or (cmprpop_local_11_V_c_full_n = ap_const_logic_0) or (cmprpop_local_10_V_c_full_n = ap_const_logic_0) or (cmprpop_local_9_V_c_full_n = ap_const_logic_0) or (cmprpop_local_8_V_c_full_n = ap_const_logic_0) or (cmprpop_local_7_V_c_full_n = ap_const_logic_0) or (cmprpop_local_6_V_c_full_n = ap_const_logic_0) or (cmprpop_local_5_V_c_full_n = ap_const_logic_0) or (cmprpop_local_4_V_c_full_n = ap_const_logic_0) or (cmprpop_local_3_V_c_full_n = ap_const_logic_0) or (cmprpop_local_2_V_c_full_n = ap_const_logic_0) or (cmprpop_local_1_V_c_full_n = ap_const_logic_0) or (cmprpop_local_0_V_c_full_n = ap_const_logic_0) or (cmpr_local_15_V_c_full_n = ap_const_logic_0) or (cmpr_local_14_V_c_full_n = ap_const_logic_0) or (cmpr_local_13_V_c_full_n = ap_const_logic_0) or (cmpr_local_12_V_c_full_n = ap_const_logic_0) or (cmpr_local_11_V_c_full_n = ap_const_logic_0) or (cmpr_local_10_V_c_full_n = ap_const_logic_0) or (cmpr_local_9_V_c_full_n = ap_const_logic_0) or (cmpr_local_8_V_c_full_n = ap_const_logic_0) or (cmpr_local_7_V_c_full_n = ap_const_logic_0) or (cmpr_local_6_V_c_full_n = ap_const_logic_0) or (cmpr_local_5_V_c_full_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (cmpr_local_4_V_c_full_n = ap_const_logic_0) or (cmpr_local_3_V_c_full_n = ap_const_logic_0) or (cmpr_local_2_V_c_full_n = ap_const_logic_0) or (cmpr_local_1_V_c_full_n = ap_const_logic_0) or (cmpr_local_0_V_c_full_n = ap_const_logic_0) or (data_num_0_i_c_full_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            cmpr_local_13_V_c_write <= ap_const_logic_1;
        else 
            cmpr_local_13_V_c_write <= ap_const_logic_0;
        end if; 
    end process;


    cmpr_local_14_V_c_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, cmpr_local_14_V_c_full_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            cmpr_local_14_V_c_blk_n <= cmpr_local_14_V_c_full_n;
        else 
            cmpr_local_14_V_c_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    cmpr_local_14_V_c_din <= p_read14;

    cmpr_local_14_V_c_write_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, data_num_0_i_c_full_n, cmpr_local_0_V_c_full_n, cmpr_local_1_V_c_full_n, cmpr_local_2_V_c_full_n, cmpr_local_3_V_c_full_n, cmpr_local_4_V_c_full_n, cmpr_local_5_V_c_full_n, cmpr_local_6_V_c_full_n, cmpr_local_7_V_c_full_n, cmpr_local_8_V_c_full_n, cmpr_local_9_V_c_full_n, cmpr_local_10_V_c_full_n, cmpr_local_11_V_c_full_n, cmpr_local_12_V_c_full_n, cmpr_local_13_V_c_full_n, cmpr_local_14_V_c_full_n, cmpr_local_15_V_c_full_n, cmprpop_local_0_V_c_full_n, cmprpop_local_1_V_c_full_n, cmprpop_local_2_V_c_full_n, cmprpop_local_3_V_c_full_n, cmprpop_local_4_V_c_full_n, cmprpop_local_5_V_c_full_n, cmprpop_local_6_V_c_full_n, cmprpop_local_7_V_c_full_n, cmprpop_local_8_V_c_full_n, cmprpop_local_9_V_c_full_n, cmprpop_local_10_V_c_full_n, cmprpop_local_11_V_c_full_n, cmprpop_local_12_V_c_full_n, cmprpop_local_13_V_c_full_n, cmprpop_local_14_V_c_full_n, cmprpop_local_15_V_c_full_n, cmpr_chunk_num_0_i_c_full_n, output_V_offset_out_full_n)
    begin
        if ((not(((output_V_offset_out_full_n = ap_const_logic_0) or (cmpr_chunk_num_0_i_c_full_n = ap_const_logic_0) or (cmprpop_local_15_V_c_full_n = ap_const_logic_0) or (cmprpop_local_14_V_c_full_n = ap_const_logic_0) or (cmprpop_local_13_V_c_full_n = ap_const_logic_0) or (cmprpop_local_12_V_c_full_n = ap_const_logic_0) or (cmprpop_local_11_V_c_full_n = ap_const_logic_0) or (cmprpop_local_10_V_c_full_n = ap_const_logic_0) or (cmprpop_local_9_V_c_full_n = ap_const_logic_0) or (cmprpop_local_8_V_c_full_n = ap_const_logic_0) or (cmprpop_local_7_V_c_full_n = ap_const_logic_0) or (cmprpop_local_6_V_c_full_n = ap_const_logic_0) or (cmprpop_local_5_V_c_full_n = ap_const_logic_0) or (cmprpop_local_4_V_c_full_n = ap_const_logic_0) or (cmprpop_local_3_V_c_full_n = ap_const_logic_0) or (cmprpop_local_2_V_c_full_n = ap_const_logic_0) or (cmprpop_local_1_V_c_full_n = ap_const_logic_0) or (cmprpop_local_0_V_c_full_n = ap_const_logic_0) or (cmpr_local_15_V_c_full_n = ap_const_logic_0) or (cmpr_local_14_V_c_full_n = ap_const_logic_0) or (cmpr_local_13_V_c_full_n = ap_const_logic_0) or (cmpr_local_12_V_c_full_n = ap_const_logic_0) or (cmpr_local_11_V_c_full_n = ap_const_logic_0) or (cmpr_local_10_V_c_full_n = ap_const_logic_0) or (cmpr_local_9_V_c_full_n = ap_const_logic_0) or (cmpr_local_8_V_c_full_n = ap_const_logic_0) or (cmpr_local_7_V_c_full_n = ap_const_logic_0) or (cmpr_local_6_V_c_full_n = ap_const_logic_0) or (cmpr_local_5_V_c_full_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (cmpr_local_4_V_c_full_n = ap_const_logic_0) or (cmpr_local_3_V_c_full_n = ap_const_logic_0) or (cmpr_local_2_V_c_full_n = ap_const_logic_0) or (cmpr_local_1_V_c_full_n = ap_const_logic_0) or (cmpr_local_0_V_c_full_n = ap_const_logic_0) or (data_num_0_i_c_full_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            cmpr_local_14_V_c_write <= ap_const_logic_1;
        else 
            cmpr_local_14_V_c_write <= ap_const_logic_0;
        end if; 
    end process;


    cmpr_local_15_V_c_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, cmpr_local_15_V_c_full_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            cmpr_local_15_V_c_blk_n <= cmpr_local_15_V_c_full_n;
        else 
            cmpr_local_15_V_c_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    cmpr_local_15_V_c_din <= p_read15;

    cmpr_local_15_V_c_write_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, data_num_0_i_c_full_n, cmpr_local_0_V_c_full_n, cmpr_local_1_V_c_full_n, cmpr_local_2_V_c_full_n, cmpr_local_3_V_c_full_n, cmpr_local_4_V_c_full_n, cmpr_local_5_V_c_full_n, cmpr_local_6_V_c_full_n, cmpr_local_7_V_c_full_n, cmpr_local_8_V_c_full_n, cmpr_local_9_V_c_full_n, cmpr_local_10_V_c_full_n, cmpr_local_11_V_c_full_n, cmpr_local_12_V_c_full_n, cmpr_local_13_V_c_full_n, cmpr_local_14_V_c_full_n, cmpr_local_15_V_c_full_n, cmprpop_local_0_V_c_full_n, cmprpop_local_1_V_c_full_n, cmprpop_local_2_V_c_full_n, cmprpop_local_3_V_c_full_n, cmprpop_local_4_V_c_full_n, cmprpop_local_5_V_c_full_n, cmprpop_local_6_V_c_full_n, cmprpop_local_7_V_c_full_n, cmprpop_local_8_V_c_full_n, cmprpop_local_9_V_c_full_n, cmprpop_local_10_V_c_full_n, cmprpop_local_11_V_c_full_n, cmprpop_local_12_V_c_full_n, cmprpop_local_13_V_c_full_n, cmprpop_local_14_V_c_full_n, cmprpop_local_15_V_c_full_n, cmpr_chunk_num_0_i_c_full_n, output_V_offset_out_full_n)
    begin
        if ((not(((output_V_offset_out_full_n = ap_const_logic_0) or (cmpr_chunk_num_0_i_c_full_n = ap_const_logic_0) or (cmprpop_local_15_V_c_full_n = ap_const_logic_0) or (cmprpop_local_14_V_c_full_n = ap_const_logic_0) or (cmprpop_local_13_V_c_full_n = ap_const_logic_0) or (cmprpop_local_12_V_c_full_n = ap_const_logic_0) or (cmprpop_local_11_V_c_full_n = ap_const_logic_0) or (cmprpop_local_10_V_c_full_n = ap_const_logic_0) or (cmprpop_local_9_V_c_full_n = ap_const_logic_0) or (cmprpop_local_8_V_c_full_n = ap_const_logic_0) or (cmprpop_local_7_V_c_full_n = ap_const_logic_0) or (cmprpop_local_6_V_c_full_n = ap_const_logic_0) or (cmprpop_local_5_V_c_full_n = ap_const_logic_0) or (cmprpop_local_4_V_c_full_n = ap_const_logic_0) or (cmprpop_local_3_V_c_full_n = ap_const_logic_0) or (cmprpop_local_2_V_c_full_n = ap_const_logic_0) or (cmprpop_local_1_V_c_full_n = ap_const_logic_0) or (cmprpop_local_0_V_c_full_n = ap_const_logic_0) or (cmpr_local_15_V_c_full_n = ap_const_logic_0) or (cmpr_local_14_V_c_full_n = ap_const_logic_0) or (cmpr_local_13_V_c_full_n = ap_const_logic_0) or (cmpr_local_12_V_c_full_n = ap_const_logic_0) or (cmpr_local_11_V_c_full_n = ap_const_logic_0) or (cmpr_local_10_V_c_full_n = ap_const_logic_0) or (cmpr_local_9_V_c_full_n = ap_const_logic_0) or (cmpr_local_8_V_c_full_n = ap_const_logic_0) or (cmpr_local_7_V_c_full_n = ap_const_logic_0) or (cmpr_local_6_V_c_full_n = ap_const_logic_0) or (cmpr_local_5_V_c_full_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (cmpr_local_4_V_c_full_n = ap_const_logic_0) or (cmpr_local_3_V_c_full_n = ap_const_logic_0) or (cmpr_local_2_V_c_full_n = ap_const_logic_0) or (cmpr_local_1_V_c_full_n = ap_const_logic_0) or (cmpr_local_0_V_c_full_n = ap_const_logic_0) or (data_num_0_i_c_full_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            cmpr_local_15_V_c_write <= ap_const_logic_1;
        else 
            cmpr_local_15_V_c_write <= ap_const_logic_0;
        end if; 
    end process;


    cmpr_local_1_V_c_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, cmpr_local_1_V_c_full_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            cmpr_local_1_V_c_blk_n <= cmpr_local_1_V_c_full_n;
        else 
            cmpr_local_1_V_c_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    cmpr_local_1_V_c_din <= p_read1;

    cmpr_local_1_V_c_write_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, data_num_0_i_c_full_n, cmpr_local_0_V_c_full_n, cmpr_local_1_V_c_full_n, cmpr_local_2_V_c_full_n, cmpr_local_3_V_c_full_n, cmpr_local_4_V_c_full_n, cmpr_local_5_V_c_full_n, cmpr_local_6_V_c_full_n, cmpr_local_7_V_c_full_n, cmpr_local_8_V_c_full_n, cmpr_local_9_V_c_full_n, cmpr_local_10_V_c_full_n, cmpr_local_11_V_c_full_n, cmpr_local_12_V_c_full_n, cmpr_local_13_V_c_full_n, cmpr_local_14_V_c_full_n, cmpr_local_15_V_c_full_n, cmprpop_local_0_V_c_full_n, cmprpop_local_1_V_c_full_n, cmprpop_local_2_V_c_full_n, cmprpop_local_3_V_c_full_n, cmprpop_local_4_V_c_full_n, cmprpop_local_5_V_c_full_n, cmprpop_local_6_V_c_full_n, cmprpop_local_7_V_c_full_n, cmprpop_local_8_V_c_full_n, cmprpop_local_9_V_c_full_n, cmprpop_local_10_V_c_full_n, cmprpop_local_11_V_c_full_n, cmprpop_local_12_V_c_full_n, cmprpop_local_13_V_c_full_n, cmprpop_local_14_V_c_full_n, cmprpop_local_15_V_c_full_n, cmpr_chunk_num_0_i_c_full_n, output_V_offset_out_full_n)
    begin
        if ((not(((output_V_offset_out_full_n = ap_const_logic_0) or (cmpr_chunk_num_0_i_c_full_n = ap_const_logic_0) or (cmprpop_local_15_V_c_full_n = ap_const_logic_0) or (cmprpop_local_14_V_c_full_n = ap_const_logic_0) or (cmprpop_local_13_V_c_full_n = ap_const_logic_0) or (cmprpop_local_12_V_c_full_n = ap_const_logic_0) or (cmprpop_local_11_V_c_full_n = ap_const_logic_0) or (cmprpop_local_10_V_c_full_n = ap_const_logic_0) or (cmprpop_local_9_V_c_full_n = ap_const_logic_0) or (cmprpop_local_8_V_c_full_n = ap_const_logic_0) or (cmprpop_local_7_V_c_full_n = ap_const_logic_0) or (cmprpop_local_6_V_c_full_n = ap_const_logic_0) or (cmprpop_local_5_V_c_full_n = ap_const_logic_0) or (cmprpop_local_4_V_c_full_n = ap_const_logic_0) or (cmprpop_local_3_V_c_full_n = ap_const_logic_0) or (cmprpop_local_2_V_c_full_n = ap_const_logic_0) or (cmprpop_local_1_V_c_full_n = ap_const_logic_0) or (cmprpop_local_0_V_c_full_n = ap_const_logic_0) or (cmpr_local_15_V_c_full_n = ap_const_logic_0) or (cmpr_local_14_V_c_full_n = ap_const_logic_0) or (cmpr_local_13_V_c_full_n = ap_const_logic_0) or (cmpr_local_12_V_c_full_n = ap_const_logic_0) or (cmpr_local_11_V_c_full_n = ap_const_logic_0) or (cmpr_local_10_V_c_full_n = ap_const_logic_0) or (cmpr_local_9_V_c_full_n = ap_const_logic_0) or (cmpr_local_8_V_c_full_n = ap_const_logic_0) or (cmpr_local_7_V_c_full_n = ap_const_logic_0) or (cmpr_local_6_V_c_full_n = ap_const_logic_0) or (cmpr_local_5_V_c_full_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (cmpr_local_4_V_c_full_n = ap_const_logic_0) or (cmpr_local_3_V_c_full_n = ap_const_logic_0) or (cmpr_local_2_V_c_full_n = ap_const_logic_0) or (cmpr_local_1_V_c_full_n = ap_const_logic_0) or (cmpr_local_0_V_c_full_n = ap_const_logic_0) or (data_num_0_i_c_full_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            cmpr_local_1_V_c_write <= ap_const_logic_1;
        else 
            cmpr_local_1_V_c_write <= ap_const_logic_0;
        end if; 
    end process;


    cmpr_local_2_V_c_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, cmpr_local_2_V_c_full_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            cmpr_local_2_V_c_blk_n <= cmpr_local_2_V_c_full_n;
        else 
            cmpr_local_2_V_c_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    cmpr_local_2_V_c_din <= p_read2;

    cmpr_local_2_V_c_write_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, data_num_0_i_c_full_n, cmpr_local_0_V_c_full_n, cmpr_local_1_V_c_full_n, cmpr_local_2_V_c_full_n, cmpr_local_3_V_c_full_n, cmpr_local_4_V_c_full_n, cmpr_local_5_V_c_full_n, cmpr_local_6_V_c_full_n, cmpr_local_7_V_c_full_n, cmpr_local_8_V_c_full_n, cmpr_local_9_V_c_full_n, cmpr_local_10_V_c_full_n, cmpr_local_11_V_c_full_n, cmpr_local_12_V_c_full_n, cmpr_local_13_V_c_full_n, cmpr_local_14_V_c_full_n, cmpr_local_15_V_c_full_n, cmprpop_local_0_V_c_full_n, cmprpop_local_1_V_c_full_n, cmprpop_local_2_V_c_full_n, cmprpop_local_3_V_c_full_n, cmprpop_local_4_V_c_full_n, cmprpop_local_5_V_c_full_n, cmprpop_local_6_V_c_full_n, cmprpop_local_7_V_c_full_n, cmprpop_local_8_V_c_full_n, cmprpop_local_9_V_c_full_n, cmprpop_local_10_V_c_full_n, cmprpop_local_11_V_c_full_n, cmprpop_local_12_V_c_full_n, cmprpop_local_13_V_c_full_n, cmprpop_local_14_V_c_full_n, cmprpop_local_15_V_c_full_n, cmpr_chunk_num_0_i_c_full_n, output_V_offset_out_full_n)
    begin
        if ((not(((output_V_offset_out_full_n = ap_const_logic_0) or (cmpr_chunk_num_0_i_c_full_n = ap_const_logic_0) or (cmprpop_local_15_V_c_full_n = ap_const_logic_0) or (cmprpop_local_14_V_c_full_n = ap_const_logic_0) or (cmprpop_local_13_V_c_full_n = ap_const_logic_0) or (cmprpop_local_12_V_c_full_n = ap_const_logic_0) or (cmprpop_local_11_V_c_full_n = ap_const_logic_0) or (cmprpop_local_10_V_c_full_n = ap_const_logic_0) or (cmprpop_local_9_V_c_full_n = ap_const_logic_0) or (cmprpop_local_8_V_c_full_n = ap_const_logic_0) or (cmprpop_local_7_V_c_full_n = ap_const_logic_0) or (cmprpop_local_6_V_c_full_n = ap_const_logic_0) or (cmprpop_local_5_V_c_full_n = ap_const_logic_0) or (cmprpop_local_4_V_c_full_n = ap_const_logic_0) or (cmprpop_local_3_V_c_full_n = ap_const_logic_0) or (cmprpop_local_2_V_c_full_n = ap_const_logic_0) or (cmprpop_local_1_V_c_full_n = ap_const_logic_0) or (cmprpop_local_0_V_c_full_n = ap_const_logic_0) or (cmpr_local_15_V_c_full_n = ap_const_logic_0) or (cmpr_local_14_V_c_full_n = ap_const_logic_0) or (cmpr_local_13_V_c_full_n = ap_const_logic_0) or (cmpr_local_12_V_c_full_n = ap_const_logic_0) or (cmpr_local_11_V_c_full_n = ap_const_logic_0) or (cmpr_local_10_V_c_full_n = ap_const_logic_0) or (cmpr_local_9_V_c_full_n = ap_const_logic_0) or (cmpr_local_8_V_c_full_n = ap_const_logic_0) or (cmpr_local_7_V_c_full_n = ap_const_logic_0) or (cmpr_local_6_V_c_full_n = ap_const_logic_0) or (cmpr_local_5_V_c_full_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (cmpr_local_4_V_c_full_n = ap_const_logic_0) or (cmpr_local_3_V_c_full_n = ap_const_logic_0) or (cmpr_local_2_V_c_full_n = ap_const_logic_0) or (cmpr_local_1_V_c_full_n = ap_const_logic_0) or (cmpr_local_0_V_c_full_n = ap_const_logic_0) or (data_num_0_i_c_full_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            cmpr_local_2_V_c_write <= ap_const_logic_1;
        else 
            cmpr_local_2_V_c_write <= ap_const_logic_0;
        end if; 
    end process;


    cmpr_local_3_V_c_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, cmpr_local_3_V_c_full_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            cmpr_local_3_V_c_blk_n <= cmpr_local_3_V_c_full_n;
        else 
            cmpr_local_3_V_c_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    cmpr_local_3_V_c_din <= p_read3;

    cmpr_local_3_V_c_write_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, data_num_0_i_c_full_n, cmpr_local_0_V_c_full_n, cmpr_local_1_V_c_full_n, cmpr_local_2_V_c_full_n, cmpr_local_3_V_c_full_n, cmpr_local_4_V_c_full_n, cmpr_local_5_V_c_full_n, cmpr_local_6_V_c_full_n, cmpr_local_7_V_c_full_n, cmpr_local_8_V_c_full_n, cmpr_local_9_V_c_full_n, cmpr_local_10_V_c_full_n, cmpr_local_11_V_c_full_n, cmpr_local_12_V_c_full_n, cmpr_local_13_V_c_full_n, cmpr_local_14_V_c_full_n, cmpr_local_15_V_c_full_n, cmprpop_local_0_V_c_full_n, cmprpop_local_1_V_c_full_n, cmprpop_local_2_V_c_full_n, cmprpop_local_3_V_c_full_n, cmprpop_local_4_V_c_full_n, cmprpop_local_5_V_c_full_n, cmprpop_local_6_V_c_full_n, cmprpop_local_7_V_c_full_n, cmprpop_local_8_V_c_full_n, cmprpop_local_9_V_c_full_n, cmprpop_local_10_V_c_full_n, cmprpop_local_11_V_c_full_n, cmprpop_local_12_V_c_full_n, cmprpop_local_13_V_c_full_n, cmprpop_local_14_V_c_full_n, cmprpop_local_15_V_c_full_n, cmpr_chunk_num_0_i_c_full_n, output_V_offset_out_full_n)
    begin
        if ((not(((output_V_offset_out_full_n = ap_const_logic_0) or (cmpr_chunk_num_0_i_c_full_n = ap_const_logic_0) or (cmprpop_local_15_V_c_full_n = ap_const_logic_0) or (cmprpop_local_14_V_c_full_n = ap_const_logic_0) or (cmprpop_local_13_V_c_full_n = ap_const_logic_0) or (cmprpop_local_12_V_c_full_n = ap_const_logic_0) or (cmprpop_local_11_V_c_full_n = ap_const_logic_0) or (cmprpop_local_10_V_c_full_n = ap_const_logic_0) or (cmprpop_local_9_V_c_full_n = ap_const_logic_0) or (cmprpop_local_8_V_c_full_n = ap_const_logic_0) or (cmprpop_local_7_V_c_full_n = ap_const_logic_0) or (cmprpop_local_6_V_c_full_n = ap_const_logic_0) or (cmprpop_local_5_V_c_full_n = ap_const_logic_0) or (cmprpop_local_4_V_c_full_n = ap_const_logic_0) or (cmprpop_local_3_V_c_full_n = ap_const_logic_0) or (cmprpop_local_2_V_c_full_n = ap_const_logic_0) or (cmprpop_local_1_V_c_full_n = ap_const_logic_0) or (cmprpop_local_0_V_c_full_n = ap_const_logic_0) or (cmpr_local_15_V_c_full_n = ap_const_logic_0) or (cmpr_local_14_V_c_full_n = ap_const_logic_0) or (cmpr_local_13_V_c_full_n = ap_const_logic_0) or (cmpr_local_12_V_c_full_n = ap_const_logic_0) or (cmpr_local_11_V_c_full_n = ap_const_logic_0) or (cmpr_local_10_V_c_full_n = ap_const_logic_0) or (cmpr_local_9_V_c_full_n = ap_const_logic_0) or (cmpr_local_8_V_c_full_n = ap_const_logic_0) or (cmpr_local_7_V_c_full_n = ap_const_logic_0) or (cmpr_local_6_V_c_full_n = ap_const_logic_0) or (cmpr_local_5_V_c_full_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (cmpr_local_4_V_c_full_n = ap_const_logic_0) or (cmpr_local_3_V_c_full_n = ap_const_logic_0) or (cmpr_local_2_V_c_full_n = ap_const_logic_0) or (cmpr_local_1_V_c_full_n = ap_const_logic_0) or (cmpr_local_0_V_c_full_n = ap_const_logic_0) or (data_num_0_i_c_full_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            cmpr_local_3_V_c_write <= ap_const_logic_1;
        else 
            cmpr_local_3_V_c_write <= ap_const_logic_0;
        end if; 
    end process;


    cmpr_local_4_V_c_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, cmpr_local_4_V_c_full_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            cmpr_local_4_V_c_blk_n <= cmpr_local_4_V_c_full_n;
        else 
            cmpr_local_4_V_c_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    cmpr_local_4_V_c_din <= p_read4;

    cmpr_local_4_V_c_write_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, data_num_0_i_c_full_n, cmpr_local_0_V_c_full_n, cmpr_local_1_V_c_full_n, cmpr_local_2_V_c_full_n, cmpr_local_3_V_c_full_n, cmpr_local_4_V_c_full_n, cmpr_local_5_V_c_full_n, cmpr_local_6_V_c_full_n, cmpr_local_7_V_c_full_n, cmpr_local_8_V_c_full_n, cmpr_local_9_V_c_full_n, cmpr_local_10_V_c_full_n, cmpr_local_11_V_c_full_n, cmpr_local_12_V_c_full_n, cmpr_local_13_V_c_full_n, cmpr_local_14_V_c_full_n, cmpr_local_15_V_c_full_n, cmprpop_local_0_V_c_full_n, cmprpop_local_1_V_c_full_n, cmprpop_local_2_V_c_full_n, cmprpop_local_3_V_c_full_n, cmprpop_local_4_V_c_full_n, cmprpop_local_5_V_c_full_n, cmprpop_local_6_V_c_full_n, cmprpop_local_7_V_c_full_n, cmprpop_local_8_V_c_full_n, cmprpop_local_9_V_c_full_n, cmprpop_local_10_V_c_full_n, cmprpop_local_11_V_c_full_n, cmprpop_local_12_V_c_full_n, cmprpop_local_13_V_c_full_n, cmprpop_local_14_V_c_full_n, cmprpop_local_15_V_c_full_n, cmpr_chunk_num_0_i_c_full_n, output_V_offset_out_full_n)
    begin
        if ((not(((output_V_offset_out_full_n = ap_const_logic_0) or (cmpr_chunk_num_0_i_c_full_n = ap_const_logic_0) or (cmprpop_local_15_V_c_full_n = ap_const_logic_0) or (cmprpop_local_14_V_c_full_n = ap_const_logic_0) or (cmprpop_local_13_V_c_full_n = ap_const_logic_0) or (cmprpop_local_12_V_c_full_n = ap_const_logic_0) or (cmprpop_local_11_V_c_full_n = ap_const_logic_0) or (cmprpop_local_10_V_c_full_n = ap_const_logic_0) or (cmprpop_local_9_V_c_full_n = ap_const_logic_0) or (cmprpop_local_8_V_c_full_n = ap_const_logic_0) or (cmprpop_local_7_V_c_full_n = ap_const_logic_0) or (cmprpop_local_6_V_c_full_n = ap_const_logic_0) or (cmprpop_local_5_V_c_full_n = ap_const_logic_0) or (cmprpop_local_4_V_c_full_n = ap_const_logic_0) or (cmprpop_local_3_V_c_full_n = ap_const_logic_0) or (cmprpop_local_2_V_c_full_n = ap_const_logic_0) or (cmprpop_local_1_V_c_full_n = ap_const_logic_0) or (cmprpop_local_0_V_c_full_n = ap_const_logic_0) or (cmpr_local_15_V_c_full_n = ap_const_logic_0) or (cmpr_local_14_V_c_full_n = ap_const_logic_0) or (cmpr_local_13_V_c_full_n = ap_const_logic_0) or (cmpr_local_12_V_c_full_n = ap_const_logic_0) or (cmpr_local_11_V_c_full_n = ap_const_logic_0) or (cmpr_local_10_V_c_full_n = ap_const_logic_0) or (cmpr_local_9_V_c_full_n = ap_const_logic_0) or (cmpr_local_8_V_c_full_n = ap_const_logic_0) or (cmpr_local_7_V_c_full_n = ap_const_logic_0) or (cmpr_local_6_V_c_full_n = ap_const_logic_0) or (cmpr_local_5_V_c_full_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (cmpr_local_4_V_c_full_n = ap_const_logic_0) or (cmpr_local_3_V_c_full_n = ap_const_logic_0) or (cmpr_local_2_V_c_full_n = ap_const_logic_0) or (cmpr_local_1_V_c_full_n = ap_const_logic_0) or (cmpr_local_0_V_c_full_n = ap_const_logic_0) or (data_num_0_i_c_full_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            cmpr_local_4_V_c_write <= ap_const_logic_1;
        else 
            cmpr_local_4_V_c_write <= ap_const_logic_0;
        end if; 
    end process;


    cmpr_local_5_V_c_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, cmpr_local_5_V_c_full_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            cmpr_local_5_V_c_blk_n <= cmpr_local_5_V_c_full_n;
        else 
            cmpr_local_5_V_c_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    cmpr_local_5_V_c_din <= p_read5;

    cmpr_local_5_V_c_write_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, data_num_0_i_c_full_n, cmpr_local_0_V_c_full_n, cmpr_local_1_V_c_full_n, cmpr_local_2_V_c_full_n, cmpr_local_3_V_c_full_n, cmpr_local_4_V_c_full_n, cmpr_local_5_V_c_full_n, cmpr_local_6_V_c_full_n, cmpr_local_7_V_c_full_n, cmpr_local_8_V_c_full_n, cmpr_local_9_V_c_full_n, cmpr_local_10_V_c_full_n, cmpr_local_11_V_c_full_n, cmpr_local_12_V_c_full_n, cmpr_local_13_V_c_full_n, cmpr_local_14_V_c_full_n, cmpr_local_15_V_c_full_n, cmprpop_local_0_V_c_full_n, cmprpop_local_1_V_c_full_n, cmprpop_local_2_V_c_full_n, cmprpop_local_3_V_c_full_n, cmprpop_local_4_V_c_full_n, cmprpop_local_5_V_c_full_n, cmprpop_local_6_V_c_full_n, cmprpop_local_7_V_c_full_n, cmprpop_local_8_V_c_full_n, cmprpop_local_9_V_c_full_n, cmprpop_local_10_V_c_full_n, cmprpop_local_11_V_c_full_n, cmprpop_local_12_V_c_full_n, cmprpop_local_13_V_c_full_n, cmprpop_local_14_V_c_full_n, cmprpop_local_15_V_c_full_n, cmpr_chunk_num_0_i_c_full_n, output_V_offset_out_full_n)
    begin
        if ((not(((output_V_offset_out_full_n = ap_const_logic_0) or (cmpr_chunk_num_0_i_c_full_n = ap_const_logic_0) or (cmprpop_local_15_V_c_full_n = ap_const_logic_0) or (cmprpop_local_14_V_c_full_n = ap_const_logic_0) or (cmprpop_local_13_V_c_full_n = ap_const_logic_0) or (cmprpop_local_12_V_c_full_n = ap_const_logic_0) or (cmprpop_local_11_V_c_full_n = ap_const_logic_0) or (cmprpop_local_10_V_c_full_n = ap_const_logic_0) or (cmprpop_local_9_V_c_full_n = ap_const_logic_0) or (cmprpop_local_8_V_c_full_n = ap_const_logic_0) or (cmprpop_local_7_V_c_full_n = ap_const_logic_0) or (cmprpop_local_6_V_c_full_n = ap_const_logic_0) or (cmprpop_local_5_V_c_full_n = ap_const_logic_0) or (cmprpop_local_4_V_c_full_n = ap_const_logic_0) or (cmprpop_local_3_V_c_full_n = ap_const_logic_0) or (cmprpop_local_2_V_c_full_n = ap_const_logic_0) or (cmprpop_local_1_V_c_full_n = ap_const_logic_0) or (cmprpop_local_0_V_c_full_n = ap_const_logic_0) or (cmpr_local_15_V_c_full_n = ap_const_logic_0) or (cmpr_local_14_V_c_full_n = ap_const_logic_0) or (cmpr_local_13_V_c_full_n = ap_const_logic_0) or (cmpr_local_12_V_c_full_n = ap_const_logic_0) or (cmpr_local_11_V_c_full_n = ap_const_logic_0) or (cmpr_local_10_V_c_full_n = ap_const_logic_0) or (cmpr_local_9_V_c_full_n = ap_const_logic_0) or (cmpr_local_8_V_c_full_n = ap_const_logic_0) or (cmpr_local_7_V_c_full_n = ap_const_logic_0) or (cmpr_local_6_V_c_full_n = ap_const_logic_0) or (cmpr_local_5_V_c_full_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (cmpr_local_4_V_c_full_n = ap_const_logic_0) or (cmpr_local_3_V_c_full_n = ap_const_logic_0) or (cmpr_local_2_V_c_full_n = ap_const_logic_0) or (cmpr_local_1_V_c_full_n = ap_const_logic_0) or (cmpr_local_0_V_c_full_n = ap_const_logic_0) or (data_num_0_i_c_full_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            cmpr_local_5_V_c_write <= ap_const_logic_1;
        else 
            cmpr_local_5_V_c_write <= ap_const_logic_0;
        end if; 
    end process;


    cmpr_local_6_V_c_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, cmpr_local_6_V_c_full_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            cmpr_local_6_V_c_blk_n <= cmpr_local_6_V_c_full_n;
        else 
            cmpr_local_6_V_c_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    cmpr_local_6_V_c_din <= p_read6;

    cmpr_local_6_V_c_write_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, data_num_0_i_c_full_n, cmpr_local_0_V_c_full_n, cmpr_local_1_V_c_full_n, cmpr_local_2_V_c_full_n, cmpr_local_3_V_c_full_n, cmpr_local_4_V_c_full_n, cmpr_local_5_V_c_full_n, cmpr_local_6_V_c_full_n, cmpr_local_7_V_c_full_n, cmpr_local_8_V_c_full_n, cmpr_local_9_V_c_full_n, cmpr_local_10_V_c_full_n, cmpr_local_11_V_c_full_n, cmpr_local_12_V_c_full_n, cmpr_local_13_V_c_full_n, cmpr_local_14_V_c_full_n, cmpr_local_15_V_c_full_n, cmprpop_local_0_V_c_full_n, cmprpop_local_1_V_c_full_n, cmprpop_local_2_V_c_full_n, cmprpop_local_3_V_c_full_n, cmprpop_local_4_V_c_full_n, cmprpop_local_5_V_c_full_n, cmprpop_local_6_V_c_full_n, cmprpop_local_7_V_c_full_n, cmprpop_local_8_V_c_full_n, cmprpop_local_9_V_c_full_n, cmprpop_local_10_V_c_full_n, cmprpop_local_11_V_c_full_n, cmprpop_local_12_V_c_full_n, cmprpop_local_13_V_c_full_n, cmprpop_local_14_V_c_full_n, cmprpop_local_15_V_c_full_n, cmpr_chunk_num_0_i_c_full_n, output_V_offset_out_full_n)
    begin
        if ((not(((output_V_offset_out_full_n = ap_const_logic_0) or (cmpr_chunk_num_0_i_c_full_n = ap_const_logic_0) or (cmprpop_local_15_V_c_full_n = ap_const_logic_0) or (cmprpop_local_14_V_c_full_n = ap_const_logic_0) or (cmprpop_local_13_V_c_full_n = ap_const_logic_0) or (cmprpop_local_12_V_c_full_n = ap_const_logic_0) or (cmprpop_local_11_V_c_full_n = ap_const_logic_0) or (cmprpop_local_10_V_c_full_n = ap_const_logic_0) or (cmprpop_local_9_V_c_full_n = ap_const_logic_0) or (cmprpop_local_8_V_c_full_n = ap_const_logic_0) or (cmprpop_local_7_V_c_full_n = ap_const_logic_0) or (cmprpop_local_6_V_c_full_n = ap_const_logic_0) or (cmprpop_local_5_V_c_full_n = ap_const_logic_0) or (cmprpop_local_4_V_c_full_n = ap_const_logic_0) or (cmprpop_local_3_V_c_full_n = ap_const_logic_0) or (cmprpop_local_2_V_c_full_n = ap_const_logic_0) or (cmprpop_local_1_V_c_full_n = ap_const_logic_0) or (cmprpop_local_0_V_c_full_n = ap_const_logic_0) or (cmpr_local_15_V_c_full_n = ap_const_logic_0) or (cmpr_local_14_V_c_full_n = ap_const_logic_0) or (cmpr_local_13_V_c_full_n = ap_const_logic_0) or (cmpr_local_12_V_c_full_n = ap_const_logic_0) or (cmpr_local_11_V_c_full_n = ap_const_logic_0) or (cmpr_local_10_V_c_full_n = ap_const_logic_0) or (cmpr_local_9_V_c_full_n = ap_const_logic_0) or (cmpr_local_8_V_c_full_n = ap_const_logic_0) or (cmpr_local_7_V_c_full_n = ap_const_logic_0) or (cmpr_local_6_V_c_full_n = ap_const_logic_0) or (cmpr_local_5_V_c_full_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (cmpr_local_4_V_c_full_n = ap_const_logic_0) or (cmpr_local_3_V_c_full_n = ap_const_logic_0) or (cmpr_local_2_V_c_full_n = ap_const_logic_0) or (cmpr_local_1_V_c_full_n = ap_const_logic_0) or (cmpr_local_0_V_c_full_n = ap_const_logic_0) or (data_num_0_i_c_full_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            cmpr_local_6_V_c_write <= ap_const_logic_1;
        else 
            cmpr_local_6_V_c_write <= ap_const_logic_0;
        end if; 
    end process;


    cmpr_local_7_V_c_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, cmpr_local_7_V_c_full_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            cmpr_local_7_V_c_blk_n <= cmpr_local_7_V_c_full_n;
        else 
            cmpr_local_7_V_c_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    cmpr_local_7_V_c_din <= p_read7;

    cmpr_local_7_V_c_write_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, data_num_0_i_c_full_n, cmpr_local_0_V_c_full_n, cmpr_local_1_V_c_full_n, cmpr_local_2_V_c_full_n, cmpr_local_3_V_c_full_n, cmpr_local_4_V_c_full_n, cmpr_local_5_V_c_full_n, cmpr_local_6_V_c_full_n, cmpr_local_7_V_c_full_n, cmpr_local_8_V_c_full_n, cmpr_local_9_V_c_full_n, cmpr_local_10_V_c_full_n, cmpr_local_11_V_c_full_n, cmpr_local_12_V_c_full_n, cmpr_local_13_V_c_full_n, cmpr_local_14_V_c_full_n, cmpr_local_15_V_c_full_n, cmprpop_local_0_V_c_full_n, cmprpop_local_1_V_c_full_n, cmprpop_local_2_V_c_full_n, cmprpop_local_3_V_c_full_n, cmprpop_local_4_V_c_full_n, cmprpop_local_5_V_c_full_n, cmprpop_local_6_V_c_full_n, cmprpop_local_7_V_c_full_n, cmprpop_local_8_V_c_full_n, cmprpop_local_9_V_c_full_n, cmprpop_local_10_V_c_full_n, cmprpop_local_11_V_c_full_n, cmprpop_local_12_V_c_full_n, cmprpop_local_13_V_c_full_n, cmprpop_local_14_V_c_full_n, cmprpop_local_15_V_c_full_n, cmpr_chunk_num_0_i_c_full_n, output_V_offset_out_full_n)
    begin
        if ((not(((output_V_offset_out_full_n = ap_const_logic_0) or (cmpr_chunk_num_0_i_c_full_n = ap_const_logic_0) or (cmprpop_local_15_V_c_full_n = ap_const_logic_0) or (cmprpop_local_14_V_c_full_n = ap_const_logic_0) or (cmprpop_local_13_V_c_full_n = ap_const_logic_0) or (cmprpop_local_12_V_c_full_n = ap_const_logic_0) or (cmprpop_local_11_V_c_full_n = ap_const_logic_0) or (cmprpop_local_10_V_c_full_n = ap_const_logic_0) or (cmprpop_local_9_V_c_full_n = ap_const_logic_0) or (cmprpop_local_8_V_c_full_n = ap_const_logic_0) or (cmprpop_local_7_V_c_full_n = ap_const_logic_0) or (cmprpop_local_6_V_c_full_n = ap_const_logic_0) or (cmprpop_local_5_V_c_full_n = ap_const_logic_0) or (cmprpop_local_4_V_c_full_n = ap_const_logic_0) or (cmprpop_local_3_V_c_full_n = ap_const_logic_0) or (cmprpop_local_2_V_c_full_n = ap_const_logic_0) or (cmprpop_local_1_V_c_full_n = ap_const_logic_0) or (cmprpop_local_0_V_c_full_n = ap_const_logic_0) or (cmpr_local_15_V_c_full_n = ap_const_logic_0) or (cmpr_local_14_V_c_full_n = ap_const_logic_0) or (cmpr_local_13_V_c_full_n = ap_const_logic_0) or (cmpr_local_12_V_c_full_n = ap_const_logic_0) or (cmpr_local_11_V_c_full_n = ap_const_logic_0) or (cmpr_local_10_V_c_full_n = ap_const_logic_0) or (cmpr_local_9_V_c_full_n = ap_const_logic_0) or (cmpr_local_8_V_c_full_n = ap_const_logic_0) or (cmpr_local_7_V_c_full_n = ap_const_logic_0) or (cmpr_local_6_V_c_full_n = ap_const_logic_0) or (cmpr_local_5_V_c_full_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (cmpr_local_4_V_c_full_n = ap_const_logic_0) or (cmpr_local_3_V_c_full_n = ap_const_logic_0) or (cmpr_local_2_V_c_full_n = ap_const_logic_0) or (cmpr_local_1_V_c_full_n = ap_const_logic_0) or (cmpr_local_0_V_c_full_n = ap_const_logic_0) or (data_num_0_i_c_full_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            cmpr_local_7_V_c_write <= ap_const_logic_1;
        else 
            cmpr_local_7_V_c_write <= ap_const_logic_0;
        end if; 
    end process;


    cmpr_local_8_V_c_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, cmpr_local_8_V_c_full_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            cmpr_local_8_V_c_blk_n <= cmpr_local_8_V_c_full_n;
        else 
            cmpr_local_8_V_c_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    cmpr_local_8_V_c_din <= p_read8;

    cmpr_local_8_V_c_write_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, data_num_0_i_c_full_n, cmpr_local_0_V_c_full_n, cmpr_local_1_V_c_full_n, cmpr_local_2_V_c_full_n, cmpr_local_3_V_c_full_n, cmpr_local_4_V_c_full_n, cmpr_local_5_V_c_full_n, cmpr_local_6_V_c_full_n, cmpr_local_7_V_c_full_n, cmpr_local_8_V_c_full_n, cmpr_local_9_V_c_full_n, cmpr_local_10_V_c_full_n, cmpr_local_11_V_c_full_n, cmpr_local_12_V_c_full_n, cmpr_local_13_V_c_full_n, cmpr_local_14_V_c_full_n, cmpr_local_15_V_c_full_n, cmprpop_local_0_V_c_full_n, cmprpop_local_1_V_c_full_n, cmprpop_local_2_V_c_full_n, cmprpop_local_3_V_c_full_n, cmprpop_local_4_V_c_full_n, cmprpop_local_5_V_c_full_n, cmprpop_local_6_V_c_full_n, cmprpop_local_7_V_c_full_n, cmprpop_local_8_V_c_full_n, cmprpop_local_9_V_c_full_n, cmprpop_local_10_V_c_full_n, cmprpop_local_11_V_c_full_n, cmprpop_local_12_V_c_full_n, cmprpop_local_13_V_c_full_n, cmprpop_local_14_V_c_full_n, cmprpop_local_15_V_c_full_n, cmpr_chunk_num_0_i_c_full_n, output_V_offset_out_full_n)
    begin
        if ((not(((output_V_offset_out_full_n = ap_const_logic_0) or (cmpr_chunk_num_0_i_c_full_n = ap_const_logic_0) or (cmprpop_local_15_V_c_full_n = ap_const_logic_0) or (cmprpop_local_14_V_c_full_n = ap_const_logic_0) or (cmprpop_local_13_V_c_full_n = ap_const_logic_0) or (cmprpop_local_12_V_c_full_n = ap_const_logic_0) or (cmprpop_local_11_V_c_full_n = ap_const_logic_0) or (cmprpop_local_10_V_c_full_n = ap_const_logic_0) or (cmprpop_local_9_V_c_full_n = ap_const_logic_0) or (cmprpop_local_8_V_c_full_n = ap_const_logic_0) or (cmprpop_local_7_V_c_full_n = ap_const_logic_0) or (cmprpop_local_6_V_c_full_n = ap_const_logic_0) or (cmprpop_local_5_V_c_full_n = ap_const_logic_0) or (cmprpop_local_4_V_c_full_n = ap_const_logic_0) or (cmprpop_local_3_V_c_full_n = ap_const_logic_0) or (cmprpop_local_2_V_c_full_n = ap_const_logic_0) or (cmprpop_local_1_V_c_full_n = ap_const_logic_0) or (cmprpop_local_0_V_c_full_n = ap_const_logic_0) or (cmpr_local_15_V_c_full_n = ap_const_logic_0) or (cmpr_local_14_V_c_full_n = ap_const_logic_0) or (cmpr_local_13_V_c_full_n = ap_const_logic_0) or (cmpr_local_12_V_c_full_n = ap_const_logic_0) or (cmpr_local_11_V_c_full_n = ap_const_logic_0) or (cmpr_local_10_V_c_full_n = ap_const_logic_0) or (cmpr_local_9_V_c_full_n = ap_const_logic_0) or (cmpr_local_8_V_c_full_n = ap_const_logic_0) or (cmpr_local_7_V_c_full_n = ap_const_logic_0) or (cmpr_local_6_V_c_full_n = ap_const_logic_0) or (cmpr_local_5_V_c_full_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (cmpr_local_4_V_c_full_n = ap_const_logic_0) or (cmpr_local_3_V_c_full_n = ap_const_logic_0) or (cmpr_local_2_V_c_full_n = ap_const_logic_0) or (cmpr_local_1_V_c_full_n = ap_const_logic_0) or (cmpr_local_0_V_c_full_n = ap_const_logic_0) or (data_num_0_i_c_full_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            cmpr_local_8_V_c_write <= ap_const_logic_1;
        else 
            cmpr_local_8_V_c_write <= ap_const_logic_0;
        end if; 
    end process;


    cmpr_local_9_V_c_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, cmpr_local_9_V_c_full_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            cmpr_local_9_V_c_blk_n <= cmpr_local_9_V_c_full_n;
        else 
            cmpr_local_9_V_c_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    cmpr_local_9_V_c_din <= p_read9;

    cmpr_local_9_V_c_write_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, data_num_0_i_c_full_n, cmpr_local_0_V_c_full_n, cmpr_local_1_V_c_full_n, cmpr_local_2_V_c_full_n, cmpr_local_3_V_c_full_n, cmpr_local_4_V_c_full_n, cmpr_local_5_V_c_full_n, cmpr_local_6_V_c_full_n, cmpr_local_7_V_c_full_n, cmpr_local_8_V_c_full_n, cmpr_local_9_V_c_full_n, cmpr_local_10_V_c_full_n, cmpr_local_11_V_c_full_n, cmpr_local_12_V_c_full_n, cmpr_local_13_V_c_full_n, cmpr_local_14_V_c_full_n, cmpr_local_15_V_c_full_n, cmprpop_local_0_V_c_full_n, cmprpop_local_1_V_c_full_n, cmprpop_local_2_V_c_full_n, cmprpop_local_3_V_c_full_n, cmprpop_local_4_V_c_full_n, cmprpop_local_5_V_c_full_n, cmprpop_local_6_V_c_full_n, cmprpop_local_7_V_c_full_n, cmprpop_local_8_V_c_full_n, cmprpop_local_9_V_c_full_n, cmprpop_local_10_V_c_full_n, cmprpop_local_11_V_c_full_n, cmprpop_local_12_V_c_full_n, cmprpop_local_13_V_c_full_n, cmprpop_local_14_V_c_full_n, cmprpop_local_15_V_c_full_n, cmpr_chunk_num_0_i_c_full_n, output_V_offset_out_full_n)
    begin
        if ((not(((output_V_offset_out_full_n = ap_const_logic_0) or (cmpr_chunk_num_0_i_c_full_n = ap_const_logic_0) or (cmprpop_local_15_V_c_full_n = ap_const_logic_0) or (cmprpop_local_14_V_c_full_n = ap_const_logic_0) or (cmprpop_local_13_V_c_full_n = ap_const_logic_0) or (cmprpop_local_12_V_c_full_n = ap_const_logic_0) or (cmprpop_local_11_V_c_full_n = ap_const_logic_0) or (cmprpop_local_10_V_c_full_n = ap_const_logic_0) or (cmprpop_local_9_V_c_full_n = ap_const_logic_0) or (cmprpop_local_8_V_c_full_n = ap_const_logic_0) or (cmprpop_local_7_V_c_full_n = ap_const_logic_0) or (cmprpop_local_6_V_c_full_n = ap_const_logic_0) or (cmprpop_local_5_V_c_full_n = ap_const_logic_0) or (cmprpop_local_4_V_c_full_n = ap_const_logic_0) or (cmprpop_local_3_V_c_full_n = ap_const_logic_0) or (cmprpop_local_2_V_c_full_n = ap_const_logic_0) or (cmprpop_local_1_V_c_full_n = ap_const_logic_0) or (cmprpop_local_0_V_c_full_n = ap_const_logic_0) or (cmpr_local_15_V_c_full_n = ap_const_logic_0) or (cmpr_local_14_V_c_full_n = ap_const_logic_0) or (cmpr_local_13_V_c_full_n = ap_const_logic_0) or (cmpr_local_12_V_c_full_n = ap_const_logic_0) or (cmpr_local_11_V_c_full_n = ap_const_logic_0) or (cmpr_local_10_V_c_full_n = ap_const_logic_0) or (cmpr_local_9_V_c_full_n = ap_const_logic_0) or (cmpr_local_8_V_c_full_n = ap_const_logic_0) or (cmpr_local_7_V_c_full_n = ap_const_logic_0) or (cmpr_local_6_V_c_full_n = ap_const_logic_0) or (cmpr_local_5_V_c_full_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (cmpr_local_4_V_c_full_n = ap_const_logic_0) or (cmpr_local_3_V_c_full_n = ap_const_logic_0) or (cmpr_local_2_V_c_full_n = ap_const_logic_0) or (cmpr_local_1_V_c_full_n = ap_const_logic_0) or (cmpr_local_0_V_c_full_n = ap_const_logic_0) or (data_num_0_i_c_full_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            cmpr_local_9_V_c_write <= ap_const_logic_1;
        else 
            cmpr_local_9_V_c_write <= ap_const_logic_0;
        end if; 
    end process;


    cmprpop_local_0_V_c_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, cmprpop_local_0_V_c_full_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            cmprpop_local_0_V_c_blk_n <= cmprpop_local_0_V_c_full_n;
        else 
            cmprpop_local_0_V_c_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    cmprpop_local_0_V_c_din <= p_read16;

    cmprpop_local_0_V_c_write_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, data_num_0_i_c_full_n, cmpr_local_0_V_c_full_n, cmpr_local_1_V_c_full_n, cmpr_local_2_V_c_full_n, cmpr_local_3_V_c_full_n, cmpr_local_4_V_c_full_n, cmpr_local_5_V_c_full_n, cmpr_local_6_V_c_full_n, cmpr_local_7_V_c_full_n, cmpr_local_8_V_c_full_n, cmpr_local_9_V_c_full_n, cmpr_local_10_V_c_full_n, cmpr_local_11_V_c_full_n, cmpr_local_12_V_c_full_n, cmpr_local_13_V_c_full_n, cmpr_local_14_V_c_full_n, cmpr_local_15_V_c_full_n, cmprpop_local_0_V_c_full_n, cmprpop_local_1_V_c_full_n, cmprpop_local_2_V_c_full_n, cmprpop_local_3_V_c_full_n, cmprpop_local_4_V_c_full_n, cmprpop_local_5_V_c_full_n, cmprpop_local_6_V_c_full_n, cmprpop_local_7_V_c_full_n, cmprpop_local_8_V_c_full_n, cmprpop_local_9_V_c_full_n, cmprpop_local_10_V_c_full_n, cmprpop_local_11_V_c_full_n, cmprpop_local_12_V_c_full_n, cmprpop_local_13_V_c_full_n, cmprpop_local_14_V_c_full_n, cmprpop_local_15_V_c_full_n, cmpr_chunk_num_0_i_c_full_n, output_V_offset_out_full_n)
    begin
        if ((not(((output_V_offset_out_full_n = ap_const_logic_0) or (cmpr_chunk_num_0_i_c_full_n = ap_const_logic_0) or (cmprpop_local_15_V_c_full_n = ap_const_logic_0) or (cmprpop_local_14_V_c_full_n = ap_const_logic_0) or (cmprpop_local_13_V_c_full_n = ap_const_logic_0) or (cmprpop_local_12_V_c_full_n = ap_const_logic_0) or (cmprpop_local_11_V_c_full_n = ap_const_logic_0) or (cmprpop_local_10_V_c_full_n = ap_const_logic_0) or (cmprpop_local_9_V_c_full_n = ap_const_logic_0) or (cmprpop_local_8_V_c_full_n = ap_const_logic_0) or (cmprpop_local_7_V_c_full_n = ap_const_logic_0) or (cmprpop_local_6_V_c_full_n = ap_const_logic_0) or (cmprpop_local_5_V_c_full_n = ap_const_logic_0) or (cmprpop_local_4_V_c_full_n = ap_const_logic_0) or (cmprpop_local_3_V_c_full_n = ap_const_logic_0) or (cmprpop_local_2_V_c_full_n = ap_const_logic_0) or (cmprpop_local_1_V_c_full_n = ap_const_logic_0) or (cmprpop_local_0_V_c_full_n = ap_const_logic_0) or (cmpr_local_15_V_c_full_n = ap_const_logic_0) or (cmpr_local_14_V_c_full_n = ap_const_logic_0) or (cmpr_local_13_V_c_full_n = ap_const_logic_0) or (cmpr_local_12_V_c_full_n = ap_const_logic_0) or (cmpr_local_11_V_c_full_n = ap_const_logic_0) or (cmpr_local_10_V_c_full_n = ap_const_logic_0) or (cmpr_local_9_V_c_full_n = ap_const_logic_0) or (cmpr_local_8_V_c_full_n = ap_const_logic_0) or (cmpr_local_7_V_c_full_n = ap_const_logic_0) or (cmpr_local_6_V_c_full_n = ap_const_logic_0) or (cmpr_local_5_V_c_full_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (cmpr_local_4_V_c_full_n = ap_const_logic_0) or (cmpr_local_3_V_c_full_n = ap_const_logic_0) or (cmpr_local_2_V_c_full_n = ap_const_logic_0) or (cmpr_local_1_V_c_full_n = ap_const_logic_0) or (cmpr_local_0_V_c_full_n = ap_const_logic_0) or (data_num_0_i_c_full_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            cmprpop_local_0_V_c_write <= ap_const_logic_1;
        else 
            cmprpop_local_0_V_c_write <= ap_const_logic_0;
        end if; 
    end process;


    cmprpop_local_10_V_c_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, cmprpop_local_10_V_c_full_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            cmprpop_local_10_V_c_blk_n <= cmprpop_local_10_V_c_full_n;
        else 
            cmprpop_local_10_V_c_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    cmprpop_local_10_V_c_din <= p_read26;

    cmprpop_local_10_V_c_write_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, data_num_0_i_c_full_n, cmpr_local_0_V_c_full_n, cmpr_local_1_V_c_full_n, cmpr_local_2_V_c_full_n, cmpr_local_3_V_c_full_n, cmpr_local_4_V_c_full_n, cmpr_local_5_V_c_full_n, cmpr_local_6_V_c_full_n, cmpr_local_7_V_c_full_n, cmpr_local_8_V_c_full_n, cmpr_local_9_V_c_full_n, cmpr_local_10_V_c_full_n, cmpr_local_11_V_c_full_n, cmpr_local_12_V_c_full_n, cmpr_local_13_V_c_full_n, cmpr_local_14_V_c_full_n, cmpr_local_15_V_c_full_n, cmprpop_local_0_V_c_full_n, cmprpop_local_1_V_c_full_n, cmprpop_local_2_V_c_full_n, cmprpop_local_3_V_c_full_n, cmprpop_local_4_V_c_full_n, cmprpop_local_5_V_c_full_n, cmprpop_local_6_V_c_full_n, cmprpop_local_7_V_c_full_n, cmprpop_local_8_V_c_full_n, cmprpop_local_9_V_c_full_n, cmprpop_local_10_V_c_full_n, cmprpop_local_11_V_c_full_n, cmprpop_local_12_V_c_full_n, cmprpop_local_13_V_c_full_n, cmprpop_local_14_V_c_full_n, cmprpop_local_15_V_c_full_n, cmpr_chunk_num_0_i_c_full_n, output_V_offset_out_full_n)
    begin
        if ((not(((output_V_offset_out_full_n = ap_const_logic_0) or (cmpr_chunk_num_0_i_c_full_n = ap_const_logic_0) or (cmprpop_local_15_V_c_full_n = ap_const_logic_0) or (cmprpop_local_14_V_c_full_n = ap_const_logic_0) or (cmprpop_local_13_V_c_full_n = ap_const_logic_0) or (cmprpop_local_12_V_c_full_n = ap_const_logic_0) or (cmprpop_local_11_V_c_full_n = ap_const_logic_0) or (cmprpop_local_10_V_c_full_n = ap_const_logic_0) or (cmprpop_local_9_V_c_full_n = ap_const_logic_0) or (cmprpop_local_8_V_c_full_n = ap_const_logic_0) or (cmprpop_local_7_V_c_full_n = ap_const_logic_0) or (cmprpop_local_6_V_c_full_n = ap_const_logic_0) or (cmprpop_local_5_V_c_full_n = ap_const_logic_0) or (cmprpop_local_4_V_c_full_n = ap_const_logic_0) or (cmprpop_local_3_V_c_full_n = ap_const_logic_0) or (cmprpop_local_2_V_c_full_n = ap_const_logic_0) or (cmprpop_local_1_V_c_full_n = ap_const_logic_0) or (cmprpop_local_0_V_c_full_n = ap_const_logic_0) or (cmpr_local_15_V_c_full_n = ap_const_logic_0) or (cmpr_local_14_V_c_full_n = ap_const_logic_0) or (cmpr_local_13_V_c_full_n = ap_const_logic_0) or (cmpr_local_12_V_c_full_n = ap_const_logic_0) or (cmpr_local_11_V_c_full_n = ap_const_logic_0) or (cmpr_local_10_V_c_full_n = ap_const_logic_0) or (cmpr_local_9_V_c_full_n = ap_const_logic_0) or (cmpr_local_8_V_c_full_n = ap_const_logic_0) or (cmpr_local_7_V_c_full_n = ap_const_logic_0) or (cmpr_local_6_V_c_full_n = ap_const_logic_0) or (cmpr_local_5_V_c_full_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (cmpr_local_4_V_c_full_n = ap_const_logic_0) or (cmpr_local_3_V_c_full_n = ap_const_logic_0) or (cmpr_local_2_V_c_full_n = ap_const_logic_0) or (cmpr_local_1_V_c_full_n = ap_const_logic_0) or (cmpr_local_0_V_c_full_n = ap_const_logic_0) or (data_num_0_i_c_full_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            cmprpop_local_10_V_c_write <= ap_const_logic_1;
        else 
            cmprpop_local_10_V_c_write <= ap_const_logic_0;
        end if; 
    end process;


    cmprpop_local_11_V_c_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, cmprpop_local_11_V_c_full_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            cmprpop_local_11_V_c_blk_n <= cmprpop_local_11_V_c_full_n;
        else 
            cmprpop_local_11_V_c_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    cmprpop_local_11_V_c_din <= p_read27;

    cmprpop_local_11_V_c_write_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, data_num_0_i_c_full_n, cmpr_local_0_V_c_full_n, cmpr_local_1_V_c_full_n, cmpr_local_2_V_c_full_n, cmpr_local_3_V_c_full_n, cmpr_local_4_V_c_full_n, cmpr_local_5_V_c_full_n, cmpr_local_6_V_c_full_n, cmpr_local_7_V_c_full_n, cmpr_local_8_V_c_full_n, cmpr_local_9_V_c_full_n, cmpr_local_10_V_c_full_n, cmpr_local_11_V_c_full_n, cmpr_local_12_V_c_full_n, cmpr_local_13_V_c_full_n, cmpr_local_14_V_c_full_n, cmpr_local_15_V_c_full_n, cmprpop_local_0_V_c_full_n, cmprpop_local_1_V_c_full_n, cmprpop_local_2_V_c_full_n, cmprpop_local_3_V_c_full_n, cmprpop_local_4_V_c_full_n, cmprpop_local_5_V_c_full_n, cmprpop_local_6_V_c_full_n, cmprpop_local_7_V_c_full_n, cmprpop_local_8_V_c_full_n, cmprpop_local_9_V_c_full_n, cmprpop_local_10_V_c_full_n, cmprpop_local_11_V_c_full_n, cmprpop_local_12_V_c_full_n, cmprpop_local_13_V_c_full_n, cmprpop_local_14_V_c_full_n, cmprpop_local_15_V_c_full_n, cmpr_chunk_num_0_i_c_full_n, output_V_offset_out_full_n)
    begin
        if ((not(((output_V_offset_out_full_n = ap_const_logic_0) or (cmpr_chunk_num_0_i_c_full_n = ap_const_logic_0) or (cmprpop_local_15_V_c_full_n = ap_const_logic_0) or (cmprpop_local_14_V_c_full_n = ap_const_logic_0) or (cmprpop_local_13_V_c_full_n = ap_const_logic_0) or (cmprpop_local_12_V_c_full_n = ap_const_logic_0) or (cmprpop_local_11_V_c_full_n = ap_const_logic_0) or (cmprpop_local_10_V_c_full_n = ap_const_logic_0) or (cmprpop_local_9_V_c_full_n = ap_const_logic_0) or (cmprpop_local_8_V_c_full_n = ap_const_logic_0) or (cmprpop_local_7_V_c_full_n = ap_const_logic_0) or (cmprpop_local_6_V_c_full_n = ap_const_logic_0) or (cmprpop_local_5_V_c_full_n = ap_const_logic_0) or (cmprpop_local_4_V_c_full_n = ap_const_logic_0) or (cmprpop_local_3_V_c_full_n = ap_const_logic_0) or (cmprpop_local_2_V_c_full_n = ap_const_logic_0) or (cmprpop_local_1_V_c_full_n = ap_const_logic_0) or (cmprpop_local_0_V_c_full_n = ap_const_logic_0) or (cmpr_local_15_V_c_full_n = ap_const_logic_0) or (cmpr_local_14_V_c_full_n = ap_const_logic_0) or (cmpr_local_13_V_c_full_n = ap_const_logic_0) or (cmpr_local_12_V_c_full_n = ap_const_logic_0) or (cmpr_local_11_V_c_full_n = ap_const_logic_0) or (cmpr_local_10_V_c_full_n = ap_const_logic_0) or (cmpr_local_9_V_c_full_n = ap_const_logic_0) or (cmpr_local_8_V_c_full_n = ap_const_logic_0) or (cmpr_local_7_V_c_full_n = ap_const_logic_0) or (cmpr_local_6_V_c_full_n = ap_const_logic_0) or (cmpr_local_5_V_c_full_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (cmpr_local_4_V_c_full_n = ap_const_logic_0) or (cmpr_local_3_V_c_full_n = ap_const_logic_0) or (cmpr_local_2_V_c_full_n = ap_const_logic_0) or (cmpr_local_1_V_c_full_n = ap_const_logic_0) or (cmpr_local_0_V_c_full_n = ap_const_logic_0) or (data_num_0_i_c_full_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            cmprpop_local_11_V_c_write <= ap_const_logic_1;
        else 
            cmprpop_local_11_V_c_write <= ap_const_logic_0;
        end if; 
    end process;


    cmprpop_local_12_V_c_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, cmprpop_local_12_V_c_full_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            cmprpop_local_12_V_c_blk_n <= cmprpop_local_12_V_c_full_n;
        else 
            cmprpop_local_12_V_c_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    cmprpop_local_12_V_c_din <= p_read28;

    cmprpop_local_12_V_c_write_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, data_num_0_i_c_full_n, cmpr_local_0_V_c_full_n, cmpr_local_1_V_c_full_n, cmpr_local_2_V_c_full_n, cmpr_local_3_V_c_full_n, cmpr_local_4_V_c_full_n, cmpr_local_5_V_c_full_n, cmpr_local_6_V_c_full_n, cmpr_local_7_V_c_full_n, cmpr_local_8_V_c_full_n, cmpr_local_9_V_c_full_n, cmpr_local_10_V_c_full_n, cmpr_local_11_V_c_full_n, cmpr_local_12_V_c_full_n, cmpr_local_13_V_c_full_n, cmpr_local_14_V_c_full_n, cmpr_local_15_V_c_full_n, cmprpop_local_0_V_c_full_n, cmprpop_local_1_V_c_full_n, cmprpop_local_2_V_c_full_n, cmprpop_local_3_V_c_full_n, cmprpop_local_4_V_c_full_n, cmprpop_local_5_V_c_full_n, cmprpop_local_6_V_c_full_n, cmprpop_local_7_V_c_full_n, cmprpop_local_8_V_c_full_n, cmprpop_local_9_V_c_full_n, cmprpop_local_10_V_c_full_n, cmprpop_local_11_V_c_full_n, cmprpop_local_12_V_c_full_n, cmprpop_local_13_V_c_full_n, cmprpop_local_14_V_c_full_n, cmprpop_local_15_V_c_full_n, cmpr_chunk_num_0_i_c_full_n, output_V_offset_out_full_n)
    begin
        if ((not(((output_V_offset_out_full_n = ap_const_logic_0) or (cmpr_chunk_num_0_i_c_full_n = ap_const_logic_0) or (cmprpop_local_15_V_c_full_n = ap_const_logic_0) or (cmprpop_local_14_V_c_full_n = ap_const_logic_0) or (cmprpop_local_13_V_c_full_n = ap_const_logic_0) or (cmprpop_local_12_V_c_full_n = ap_const_logic_0) or (cmprpop_local_11_V_c_full_n = ap_const_logic_0) or (cmprpop_local_10_V_c_full_n = ap_const_logic_0) or (cmprpop_local_9_V_c_full_n = ap_const_logic_0) or (cmprpop_local_8_V_c_full_n = ap_const_logic_0) or (cmprpop_local_7_V_c_full_n = ap_const_logic_0) or (cmprpop_local_6_V_c_full_n = ap_const_logic_0) or (cmprpop_local_5_V_c_full_n = ap_const_logic_0) or (cmprpop_local_4_V_c_full_n = ap_const_logic_0) or (cmprpop_local_3_V_c_full_n = ap_const_logic_0) or (cmprpop_local_2_V_c_full_n = ap_const_logic_0) or (cmprpop_local_1_V_c_full_n = ap_const_logic_0) or (cmprpop_local_0_V_c_full_n = ap_const_logic_0) or (cmpr_local_15_V_c_full_n = ap_const_logic_0) or (cmpr_local_14_V_c_full_n = ap_const_logic_0) or (cmpr_local_13_V_c_full_n = ap_const_logic_0) or (cmpr_local_12_V_c_full_n = ap_const_logic_0) or (cmpr_local_11_V_c_full_n = ap_const_logic_0) or (cmpr_local_10_V_c_full_n = ap_const_logic_0) or (cmpr_local_9_V_c_full_n = ap_const_logic_0) or (cmpr_local_8_V_c_full_n = ap_const_logic_0) or (cmpr_local_7_V_c_full_n = ap_const_logic_0) or (cmpr_local_6_V_c_full_n = ap_const_logic_0) or (cmpr_local_5_V_c_full_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (cmpr_local_4_V_c_full_n = ap_const_logic_0) or (cmpr_local_3_V_c_full_n = ap_const_logic_0) or (cmpr_local_2_V_c_full_n = ap_const_logic_0) or (cmpr_local_1_V_c_full_n = ap_const_logic_0) or (cmpr_local_0_V_c_full_n = ap_const_logic_0) or (data_num_0_i_c_full_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            cmprpop_local_12_V_c_write <= ap_const_logic_1;
        else 
            cmprpop_local_12_V_c_write <= ap_const_logic_0;
        end if; 
    end process;


    cmprpop_local_13_V_c_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, cmprpop_local_13_V_c_full_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            cmprpop_local_13_V_c_blk_n <= cmprpop_local_13_V_c_full_n;
        else 
            cmprpop_local_13_V_c_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    cmprpop_local_13_V_c_din <= p_read29;

    cmprpop_local_13_V_c_write_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, data_num_0_i_c_full_n, cmpr_local_0_V_c_full_n, cmpr_local_1_V_c_full_n, cmpr_local_2_V_c_full_n, cmpr_local_3_V_c_full_n, cmpr_local_4_V_c_full_n, cmpr_local_5_V_c_full_n, cmpr_local_6_V_c_full_n, cmpr_local_7_V_c_full_n, cmpr_local_8_V_c_full_n, cmpr_local_9_V_c_full_n, cmpr_local_10_V_c_full_n, cmpr_local_11_V_c_full_n, cmpr_local_12_V_c_full_n, cmpr_local_13_V_c_full_n, cmpr_local_14_V_c_full_n, cmpr_local_15_V_c_full_n, cmprpop_local_0_V_c_full_n, cmprpop_local_1_V_c_full_n, cmprpop_local_2_V_c_full_n, cmprpop_local_3_V_c_full_n, cmprpop_local_4_V_c_full_n, cmprpop_local_5_V_c_full_n, cmprpop_local_6_V_c_full_n, cmprpop_local_7_V_c_full_n, cmprpop_local_8_V_c_full_n, cmprpop_local_9_V_c_full_n, cmprpop_local_10_V_c_full_n, cmprpop_local_11_V_c_full_n, cmprpop_local_12_V_c_full_n, cmprpop_local_13_V_c_full_n, cmprpop_local_14_V_c_full_n, cmprpop_local_15_V_c_full_n, cmpr_chunk_num_0_i_c_full_n, output_V_offset_out_full_n)
    begin
        if ((not(((output_V_offset_out_full_n = ap_const_logic_0) or (cmpr_chunk_num_0_i_c_full_n = ap_const_logic_0) or (cmprpop_local_15_V_c_full_n = ap_const_logic_0) or (cmprpop_local_14_V_c_full_n = ap_const_logic_0) or (cmprpop_local_13_V_c_full_n = ap_const_logic_0) or (cmprpop_local_12_V_c_full_n = ap_const_logic_0) or (cmprpop_local_11_V_c_full_n = ap_const_logic_0) or (cmprpop_local_10_V_c_full_n = ap_const_logic_0) or (cmprpop_local_9_V_c_full_n = ap_const_logic_0) or (cmprpop_local_8_V_c_full_n = ap_const_logic_0) or (cmprpop_local_7_V_c_full_n = ap_const_logic_0) or (cmprpop_local_6_V_c_full_n = ap_const_logic_0) or (cmprpop_local_5_V_c_full_n = ap_const_logic_0) or (cmprpop_local_4_V_c_full_n = ap_const_logic_0) or (cmprpop_local_3_V_c_full_n = ap_const_logic_0) or (cmprpop_local_2_V_c_full_n = ap_const_logic_0) or (cmprpop_local_1_V_c_full_n = ap_const_logic_0) or (cmprpop_local_0_V_c_full_n = ap_const_logic_0) or (cmpr_local_15_V_c_full_n = ap_const_logic_0) or (cmpr_local_14_V_c_full_n = ap_const_logic_0) or (cmpr_local_13_V_c_full_n = ap_const_logic_0) or (cmpr_local_12_V_c_full_n = ap_const_logic_0) or (cmpr_local_11_V_c_full_n = ap_const_logic_0) or (cmpr_local_10_V_c_full_n = ap_const_logic_0) or (cmpr_local_9_V_c_full_n = ap_const_logic_0) or (cmpr_local_8_V_c_full_n = ap_const_logic_0) or (cmpr_local_7_V_c_full_n = ap_const_logic_0) or (cmpr_local_6_V_c_full_n = ap_const_logic_0) or (cmpr_local_5_V_c_full_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (cmpr_local_4_V_c_full_n = ap_const_logic_0) or (cmpr_local_3_V_c_full_n = ap_const_logic_0) or (cmpr_local_2_V_c_full_n = ap_const_logic_0) or (cmpr_local_1_V_c_full_n = ap_const_logic_0) or (cmpr_local_0_V_c_full_n = ap_const_logic_0) or (data_num_0_i_c_full_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            cmprpop_local_13_V_c_write <= ap_const_logic_1;
        else 
            cmprpop_local_13_V_c_write <= ap_const_logic_0;
        end if; 
    end process;


    cmprpop_local_14_V_c_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, cmprpop_local_14_V_c_full_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            cmprpop_local_14_V_c_blk_n <= cmprpop_local_14_V_c_full_n;
        else 
            cmprpop_local_14_V_c_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    cmprpop_local_14_V_c_din <= p_read30;

    cmprpop_local_14_V_c_write_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, data_num_0_i_c_full_n, cmpr_local_0_V_c_full_n, cmpr_local_1_V_c_full_n, cmpr_local_2_V_c_full_n, cmpr_local_3_V_c_full_n, cmpr_local_4_V_c_full_n, cmpr_local_5_V_c_full_n, cmpr_local_6_V_c_full_n, cmpr_local_7_V_c_full_n, cmpr_local_8_V_c_full_n, cmpr_local_9_V_c_full_n, cmpr_local_10_V_c_full_n, cmpr_local_11_V_c_full_n, cmpr_local_12_V_c_full_n, cmpr_local_13_V_c_full_n, cmpr_local_14_V_c_full_n, cmpr_local_15_V_c_full_n, cmprpop_local_0_V_c_full_n, cmprpop_local_1_V_c_full_n, cmprpop_local_2_V_c_full_n, cmprpop_local_3_V_c_full_n, cmprpop_local_4_V_c_full_n, cmprpop_local_5_V_c_full_n, cmprpop_local_6_V_c_full_n, cmprpop_local_7_V_c_full_n, cmprpop_local_8_V_c_full_n, cmprpop_local_9_V_c_full_n, cmprpop_local_10_V_c_full_n, cmprpop_local_11_V_c_full_n, cmprpop_local_12_V_c_full_n, cmprpop_local_13_V_c_full_n, cmprpop_local_14_V_c_full_n, cmprpop_local_15_V_c_full_n, cmpr_chunk_num_0_i_c_full_n, output_V_offset_out_full_n)
    begin
        if ((not(((output_V_offset_out_full_n = ap_const_logic_0) or (cmpr_chunk_num_0_i_c_full_n = ap_const_logic_0) or (cmprpop_local_15_V_c_full_n = ap_const_logic_0) or (cmprpop_local_14_V_c_full_n = ap_const_logic_0) or (cmprpop_local_13_V_c_full_n = ap_const_logic_0) or (cmprpop_local_12_V_c_full_n = ap_const_logic_0) or (cmprpop_local_11_V_c_full_n = ap_const_logic_0) or (cmprpop_local_10_V_c_full_n = ap_const_logic_0) or (cmprpop_local_9_V_c_full_n = ap_const_logic_0) or (cmprpop_local_8_V_c_full_n = ap_const_logic_0) or (cmprpop_local_7_V_c_full_n = ap_const_logic_0) or (cmprpop_local_6_V_c_full_n = ap_const_logic_0) or (cmprpop_local_5_V_c_full_n = ap_const_logic_0) or (cmprpop_local_4_V_c_full_n = ap_const_logic_0) or (cmprpop_local_3_V_c_full_n = ap_const_logic_0) or (cmprpop_local_2_V_c_full_n = ap_const_logic_0) or (cmprpop_local_1_V_c_full_n = ap_const_logic_0) or (cmprpop_local_0_V_c_full_n = ap_const_logic_0) or (cmpr_local_15_V_c_full_n = ap_const_logic_0) or (cmpr_local_14_V_c_full_n = ap_const_logic_0) or (cmpr_local_13_V_c_full_n = ap_const_logic_0) or (cmpr_local_12_V_c_full_n = ap_const_logic_0) or (cmpr_local_11_V_c_full_n = ap_const_logic_0) or (cmpr_local_10_V_c_full_n = ap_const_logic_0) or (cmpr_local_9_V_c_full_n = ap_const_logic_0) or (cmpr_local_8_V_c_full_n = ap_const_logic_0) or (cmpr_local_7_V_c_full_n = ap_const_logic_0) or (cmpr_local_6_V_c_full_n = ap_const_logic_0) or (cmpr_local_5_V_c_full_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (cmpr_local_4_V_c_full_n = ap_const_logic_0) or (cmpr_local_3_V_c_full_n = ap_const_logic_0) or (cmpr_local_2_V_c_full_n = ap_const_logic_0) or (cmpr_local_1_V_c_full_n = ap_const_logic_0) or (cmpr_local_0_V_c_full_n = ap_const_logic_0) or (data_num_0_i_c_full_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            cmprpop_local_14_V_c_write <= ap_const_logic_1;
        else 
            cmprpop_local_14_V_c_write <= ap_const_logic_0;
        end if; 
    end process;


    cmprpop_local_15_V_c_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, cmprpop_local_15_V_c_full_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            cmprpop_local_15_V_c_blk_n <= cmprpop_local_15_V_c_full_n;
        else 
            cmprpop_local_15_V_c_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    cmprpop_local_15_V_c_din <= p_read31;

    cmprpop_local_15_V_c_write_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, data_num_0_i_c_full_n, cmpr_local_0_V_c_full_n, cmpr_local_1_V_c_full_n, cmpr_local_2_V_c_full_n, cmpr_local_3_V_c_full_n, cmpr_local_4_V_c_full_n, cmpr_local_5_V_c_full_n, cmpr_local_6_V_c_full_n, cmpr_local_7_V_c_full_n, cmpr_local_8_V_c_full_n, cmpr_local_9_V_c_full_n, cmpr_local_10_V_c_full_n, cmpr_local_11_V_c_full_n, cmpr_local_12_V_c_full_n, cmpr_local_13_V_c_full_n, cmpr_local_14_V_c_full_n, cmpr_local_15_V_c_full_n, cmprpop_local_0_V_c_full_n, cmprpop_local_1_V_c_full_n, cmprpop_local_2_V_c_full_n, cmprpop_local_3_V_c_full_n, cmprpop_local_4_V_c_full_n, cmprpop_local_5_V_c_full_n, cmprpop_local_6_V_c_full_n, cmprpop_local_7_V_c_full_n, cmprpop_local_8_V_c_full_n, cmprpop_local_9_V_c_full_n, cmprpop_local_10_V_c_full_n, cmprpop_local_11_V_c_full_n, cmprpop_local_12_V_c_full_n, cmprpop_local_13_V_c_full_n, cmprpop_local_14_V_c_full_n, cmprpop_local_15_V_c_full_n, cmpr_chunk_num_0_i_c_full_n, output_V_offset_out_full_n)
    begin
        if ((not(((output_V_offset_out_full_n = ap_const_logic_0) or (cmpr_chunk_num_0_i_c_full_n = ap_const_logic_0) or (cmprpop_local_15_V_c_full_n = ap_const_logic_0) or (cmprpop_local_14_V_c_full_n = ap_const_logic_0) or (cmprpop_local_13_V_c_full_n = ap_const_logic_0) or (cmprpop_local_12_V_c_full_n = ap_const_logic_0) or (cmprpop_local_11_V_c_full_n = ap_const_logic_0) or (cmprpop_local_10_V_c_full_n = ap_const_logic_0) or (cmprpop_local_9_V_c_full_n = ap_const_logic_0) or (cmprpop_local_8_V_c_full_n = ap_const_logic_0) or (cmprpop_local_7_V_c_full_n = ap_const_logic_0) or (cmprpop_local_6_V_c_full_n = ap_const_logic_0) or (cmprpop_local_5_V_c_full_n = ap_const_logic_0) or (cmprpop_local_4_V_c_full_n = ap_const_logic_0) or (cmprpop_local_3_V_c_full_n = ap_const_logic_0) or (cmprpop_local_2_V_c_full_n = ap_const_logic_0) or (cmprpop_local_1_V_c_full_n = ap_const_logic_0) or (cmprpop_local_0_V_c_full_n = ap_const_logic_0) or (cmpr_local_15_V_c_full_n = ap_const_logic_0) or (cmpr_local_14_V_c_full_n = ap_const_logic_0) or (cmpr_local_13_V_c_full_n = ap_const_logic_0) or (cmpr_local_12_V_c_full_n = ap_const_logic_0) or (cmpr_local_11_V_c_full_n = ap_const_logic_0) or (cmpr_local_10_V_c_full_n = ap_const_logic_0) or (cmpr_local_9_V_c_full_n = ap_const_logic_0) or (cmpr_local_8_V_c_full_n = ap_const_logic_0) or (cmpr_local_7_V_c_full_n = ap_const_logic_0) or (cmpr_local_6_V_c_full_n = ap_const_logic_0) or (cmpr_local_5_V_c_full_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (cmpr_local_4_V_c_full_n = ap_const_logic_0) or (cmpr_local_3_V_c_full_n = ap_const_logic_0) or (cmpr_local_2_V_c_full_n = ap_const_logic_0) or (cmpr_local_1_V_c_full_n = ap_const_logic_0) or (cmpr_local_0_V_c_full_n = ap_const_logic_0) or (data_num_0_i_c_full_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            cmprpop_local_15_V_c_write <= ap_const_logic_1;
        else 
            cmprpop_local_15_V_c_write <= ap_const_logic_0;
        end if; 
    end process;


    cmprpop_local_1_V_c_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, cmprpop_local_1_V_c_full_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            cmprpop_local_1_V_c_blk_n <= cmprpop_local_1_V_c_full_n;
        else 
            cmprpop_local_1_V_c_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    cmprpop_local_1_V_c_din <= p_read17;

    cmprpop_local_1_V_c_write_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, data_num_0_i_c_full_n, cmpr_local_0_V_c_full_n, cmpr_local_1_V_c_full_n, cmpr_local_2_V_c_full_n, cmpr_local_3_V_c_full_n, cmpr_local_4_V_c_full_n, cmpr_local_5_V_c_full_n, cmpr_local_6_V_c_full_n, cmpr_local_7_V_c_full_n, cmpr_local_8_V_c_full_n, cmpr_local_9_V_c_full_n, cmpr_local_10_V_c_full_n, cmpr_local_11_V_c_full_n, cmpr_local_12_V_c_full_n, cmpr_local_13_V_c_full_n, cmpr_local_14_V_c_full_n, cmpr_local_15_V_c_full_n, cmprpop_local_0_V_c_full_n, cmprpop_local_1_V_c_full_n, cmprpop_local_2_V_c_full_n, cmprpop_local_3_V_c_full_n, cmprpop_local_4_V_c_full_n, cmprpop_local_5_V_c_full_n, cmprpop_local_6_V_c_full_n, cmprpop_local_7_V_c_full_n, cmprpop_local_8_V_c_full_n, cmprpop_local_9_V_c_full_n, cmprpop_local_10_V_c_full_n, cmprpop_local_11_V_c_full_n, cmprpop_local_12_V_c_full_n, cmprpop_local_13_V_c_full_n, cmprpop_local_14_V_c_full_n, cmprpop_local_15_V_c_full_n, cmpr_chunk_num_0_i_c_full_n, output_V_offset_out_full_n)
    begin
        if ((not(((output_V_offset_out_full_n = ap_const_logic_0) or (cmpr_chunk_num_0_i_c_full_n = ap_const_logic_0) or (cmprpop_local_15_V_c_full_n = ap_const_logic_0) or (cmprpop_local_14_V_c_full_n = ap_const_logic_0) or (cmprpop_local_13_V_c_full_n = ap_const_logic_0) or (cmprpop_local_12_V_c_full_n = ap_const_logic_0) or (cmprpop_local_11_V_c_full_n = ap_const_logic_0) or (cmprpop_local_10_V_c_full_n = ap_const_logic_0) or (cmprpop_local_9_V_c_full_n = ap_const_logic_0) or (cmprpop_local_8_V_c_full_n = ap_const_logic_0) or (cmprpop_local_7_V_c_full_n = ap_const_logic_0) or (cmprpop_local_6_V_c_full_n = ap_const_logic_0) or (cmprpop_local_5_V_c_full_n = ap_const_logic_0) or (cmprpop_local_4_V_c_full_n = ap_const_logic_0) or (cmprpop_local_3_V_c_full_n = ap_const_logic_0) or (cmprpop_local_2_V_c_full_n = ap_const_logic_0) or (cmprpop_local_1_V_c_full_n = ap_const_logic_0) or (cmprpop_local_0_V_c_full_n = ap_const_logic_0) or (cmpr_local_15_V_c_full_n = ap_const_logic_0) or (cmpr_local_14_V_c_full_n = ap_const_logic_0) or (cmpr_local_13_V_c_full_n = ap_const_logic_0) or (cmpr_local_12_V_c_full_n = ap_const_logic_0) or (cmpr_local_11_V_c_full_n = ap_const_logic_0) or (cmpr_local_10_V_c_full_n = ap_const_logic_0) or (cmpr_local_9_V_c_full_n = ap_const_logic_0) or (cmpr_local_8_V_c_full_n = ap_const_logic_0) or (cmpr_local_7_V_c_full_n = ap_const_logic_0) or (cmpr_local_6_V_c_full_n = ap_const_logic_0) or (cmpr_local_5_V_c_full_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (cmpr_local_4_V_c_full_n = ap_const_logic_0) or (cmpr_local_3_V_c_full_n = ap_const_logic_0) or (cmpr_local_2_V_c_full_n = ap_const_logic_0) or (cmpr_local_1_V_c_full_n = ap_const_logic_0) or (cmpr_local_0_V_c_full_n = ap_const_logic_0) or (data_num_0_i_c_full_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            cmprpop_local_1_V_c_write <= ap_const_logic_1;
        else 
            cmprpop_local_1_V_c_write <= ap_const_logic_0;
        end if; 
    end process;


    cmprpop_local_2_V_c_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, cmprpop_local_2_V_c_full_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            cmprpop_local_2_V_c_blk_n <= cmprpop_local_2_V_c_full_n;
        else 
            cmprpop_local_2_V_c_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    cmprpop_local_2_V_c_din <= p_read18;

    cmprpop_local_2_V_c_write_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, data_num_0_i_c_full_n, cmpr_local_0_V_c_full_n, cmpr_local_1_V_c_full_n, cmpr_local_2_V_c_full_n, cmpr_local_3_V_c_full_n, cmpr_local_4_V_c_full_n, cmpr_local_5_V_c_full_n, cmpr_local_6_V_c_full_n, cmpr_local_7_V_c_full_n, cmpr_local_8_V_c_full_n, cmpr_local_9_V_c_full_n, cmpr_local_10_V_c_full_n, cmpr_local_11_V_c_full_n, cmpr_local_12_V_c_full_n, cmpr_local_13_V_c_full_n, cmpr_local_14_V_c_full_n, cmpr_local_15_V_c_full_n, cmprpop_local_0_V_c_full_n, cmprpop_local_1_V_c_full_n, cmprpop_local_2_V_c_full_n, cmprpop_local_3_V_c_full_n, cmprpop_local_4_V_c_full_n, cmprpop_local_5_V_c_full_n, cmprpop_local_6_V_c_full_n, cmprpop_local_7_V_c_full_n, cmprpop_local_8_V_c_full_n, cmprpop_local_9_V_c_full_n, cmprpop_local_10_V_c_full_n, cmprpop_local_11_V_c_full_n, cmprpop_local_12_V_c_full_n, cmprpop_local_13_V_c_full_n, cmprpop_local_14_V_c_full_n, cmprpop_local_15_V_c_full_n, cmpr_chunk_num_0_i_c_full_n, output_V_offset_out_full_n)
    begin
        if ((not(((output_V_offset_out_full_n = ap_const_logic_0) or (cmpr_chunk_num_0_i_c_full_n = ap_const_logic_0) or (cmprpop_local_15_V_c_full_n = ap_const_logic_0) or (cmprpop_local_14_V_c_full_n = ap_const_logic_0) or (cmprpop_local_13_V_c_full_n = ap_const_logic_0) or (cmprpop_local_12_V_c_full_n = ap_const_logic_0) or (cmprpop_local_11_V_c_full_n = ap_const_logic_0) or (cmprpop_local_10_V_c_full_n = ap_const_logic_0) or (cmprpop_local_9_V_c_full_n = ap_const_logic_0) or (cmprpop_local_8_V_c_full_n = ap_const_logic_0) or (cmprpop_local_7_V_c_full_n = ap_const_logic_0) or (cmprpop_local_6_V_c_full_n = ap_const_logic_0) or (cmprpop_local_5_V_c_full_n = ap_const_logic_0) or (cmprpop_local_4_V_c_full_n = ap_const_logic_0) or (cmprpop_local_3_V_c_full_n = ap_const_logic_0) or (cmprpop_local_2_V_c_full_n = ap_const_logic_0) or (cmprpop_local_1_V_c_full_n = ap_const_logic_0) or (cmprpop_local_0_V_c_full_n = ap_const_logic_0) or (cmpr_local_15_V_c_full_n = ap_const_logic_0) or (cmpr_local_14_V_c_full_n = ap_const_logic_0) or (cmpr_local_13_V_c_full_n = ap_const_logic_0) or (cmpr_local_12_V_c_full_n = ap_const_logic_0) or (cmpr_local_11_V_c_full_n = ap_const_logic_0) or (cmpr_local_10_V_c_full_n = ap_const_logic_0) or (cmpr_local_9_V_c_full_n = ap_const_logic_0) or (cmpr_local_8_V_c_full_n = ap_const_logic_0) or (cmpr_local_7_V_c_full_n = ap_const_logic_0) or (cmpr_local_6_V_c_full_n = ap_const_logic_0) or (cmpr_local_5_V_c_full_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (cmpr_local_4_V_c_full_n = ap_const_logic_0) or (cmpr_local_3_V_c_full_n = ap_const_logic_0) or (cmpr_local_2_V_c_full_n = ap_const_logic_0) or (cmpr_local_1_V_c_full_n = ap_const_logic_0) or (cmpr_local_0_V_c_full_n = ap_const_logic_0) or (data_num_0_i_c_full_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            cmprpop_local_2_V_c_write <= ap_const_logic_1;
        else 
            cmprpop_local_2_V_c_write <= ap_const_logic_0;
        end if; 
    end process;


    cmprpop_local_3_V_c_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, cmprpop_local_3_V_c_full_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            cmprpop_local_3_V_c_blk_n <= cmprpop_local_3_V_c_full_n;
        else 
            cmprpop_local_3_V_c_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    cmprpop_local_3_V_c_din <= p_read19;

    cmprpop_local_3_V_c_write_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, data_num_0_i_c_full_n, cmpr_local_0_V_c_full_n, cmpr_local_1_V_c_full_n, cmpr_local_2_V_c_full_n, cmpr_local_3_V_c_full_n, cmpr_local_4_V_c_full_n, cmpr_local_5_V_c_full_n, cmpr_local_6_V_c_full_n, cmpr_local_7_V_c_full_n, cmpr_local_8_V_c_full_n, cmpr_local_9_V_c_full_n, cmpr_local_10_V_c_full_n, cmpr_local_11_V_c_full_n, cmpr_local_12_V_c_full_n, cmpr_local_13_V_c_full_n, cmpr_local_14_V_c_full_n, cmpr_local_15_V_c_full_n, cmprpop_local_0_V_c_full_n, cmprpop_local_1_V_c_full_n, cmprpop_local_2_V_c_full_n, cmprpop_local_3_V_c_full_n, cmprpop_local_4_V_c_full_n, cmprpop_local_5_V_c_full_n, cmprpop_local_6_V_c_full_n, cmprpop_local_7_V_c_full_n, cmprpop_local_8_V_c_full_n, cmprpop_local_9_V_c_full_n, cmprpop_local_10_V_c_full_n, cmprpop_local_11_V_c_full_n, cmprpop_local_12_V_c_full_n, cmprpop_local_13_V_c_full_n, cmprpop_local_14_V_c_full_n, cmprpop_local_15_V_c_full_n, cmpr_chunk_num_0_i_c_full_n, output_V_offset_out_full_n)
    begin
        if ((not(((output_V_offset_out_full_n = ap_const_logic_0) or (cmpr_chunk_num_0_i_c_full_n = ap_const_logic_0) or (cmprpop_local_15_V_c_full_n = ap_const_logic_0) or (cmprpop_local_14_V_c_full_n = ap_const_logic_0) or (cmprpop_local_13_V_c_full_n = ap_const_logic_0) or (cmprpop_local_12_V_c_full_n = ap_const_logic_0) or (cmprpop_local_11_V_c_full_n = ap_const_logic_0) or (cmprpop_local_10_V_c_full_n = ap_const_logic_0) or (cmprpop_local_9_V_c_full_n = ap_const_logic_0) or (cmprpop_local_8_V_c_full_n = ap_const_logic_0) or (cmprpop_local_7_V_c_full_n = ap_const_logic_0) or (cmprpop_local_6_V_c_full_n = ap_const_logic_0) or (cmprpop_local_5_V_c_full_n = ap_const_logic_0) or (cmprpop_local_4_V_c_full_n = ap_const_logic_0) or (cmprpop_local_3_V_c_full_n = ap_const_logic_0) or (cmprpop_local_2_V_c_full_n = ap_const_logic_0) or (cmprpop_local_1_V_c_full_n = ap_const_logic_0) or (cmprpop_local_0_V_c_full_n = ap_const_logic_0) or (cmpr_local_15_V_c_full_n = ap_const_logic_0) or (cmpr_local_14_V_c_full_n = ap_const_logic_0) or (cmpr_local_13_V_c_full_n = ap_const_logic_0) or (cmpr_local_12_V_c_full_n = ap_const_logic_0) or (cmpr_local_11_V_c_full_n = ap_const_logic_0) or (cmpr_local_10_V_c_full_n = ap_const_logic_0) or (cmpr_local_9_V_c_full_n = ap_const_logic_0) or (cmpr_local_8_V_c_full_n = ap_const_logic_0) or (cmpr_local_7_V_c_full_n = ap_const_logic_0) or (cmpr_local_6_V_c_full_n = ap_const_logic_0) or (cmpr_local_5_V_c_full_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (cmpr_local_4_V_c_full_n = ap_const_logic_0) or (cmpr_local_3_V_c_full_n = ap_const_logic_0) or (cmpr_local_2_V_c_full_n = ap_const_logic_0) or (cmpr_local_1_V_c_full_n = ap_const_logic_0) or (cmpr_local_0_V_c_full_n = ap_const_logic_0) or (data_num_0_i_c_full_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            cmprpop_local_3_V_c_write <= ap_const_logic_1;
        else 
            cmprpop_local_3_V_c_write <= ap_const_logic_0;
        end if; 
    end process;


    cmprpop_local_4_V_c_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, cmprpop_local_4_V_c_full_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            cmprpop_local_4_V_c_blk_n <= cmprpop_local_4_V_c_full_n;
        else 
            cmprpop_local_4_V_c_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    cmprpop_local_4_V_c_din <= p_read20;

    cmprpop_local_4_V_c_write_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, data_num_0_i_c_full_n, cmpr_local_0_V_c_full_n, cmpr_local_1_V_c_full_n, cmpr_local_2_V_c_full_n, cmpr_local_3_V_c_full_n, cmpr_local_4_V_c_full_n, cmpr_local_5_V_c_full_n, cmpr_local_6_V_c_full_n, cmpr_local_7_V_c_full_n, cmpr_local_8_V_c_full_n, cmpr_local_9_V_c_full_n, cmpr_local_10_V_c_full_n, cmpr_local_11_V_c_full_n, cmpr_local_12_V_c_full_n, cmpr_local_13_V_c_full_n, cmpr_local_14_V_c_full_n, cmpr_local_15_V_c_full_n, cmprpop_local_0_V_c_full_n, cmprpop_local_1_V_c_full_n, cmprpop_local_2_V_c_full_n, cmprpop_local_3_V_c_full_n, cmprpop_local_4_V_c_full_n, cmprpop_local_5_V_c_full_n, cmprpop_local_6_V_c_full_n, cmprpop_local_7_V_c_full_n, cmprpop_local_8_V_c_full_n, cmprpop_local_9_V_c_full_n, cmprpop_local_10_V_c_full_n, cmprpop_local_11_V_c_full_n, cmprpop_local_12_V_c_full_n, cmprpop_local_13_V_c_full_n, cmprpop_local_14_V_c_full_n, cmprpop_local_15_V_c_full_n, cmpr_chunk_num_0_i_c_full_n, output_V_offset_out_full_n)
    begin
        if ((not(((output_V_offset_out_full_n = ap_const_logic_0) or (cmpr_chunk_num_0_i_c_full_n = ap_const_logic_0) or (cmprpop_local_15_V_c_full_n = ap_const_logic_0) or (cmprpop_local_14_V_c_full_n = ap_const_logic_0) or (cmprpop_local_13_V_c_full_n = ap_const_logic_0) or (cmprpop_local_12_V_c_full_n = ap_const_logic_0) or (cmprpop_local_11_V_c_full_n = ap_const_logic_0) or (cmprpop_local_10_V_c_full_n = ap_const_logic_0) or (cmprpop_local_9_V_c_full_n = ap_const_logic_0) or (cmprpop_local_8_V_c_full_n = ap_const_logic_0) or (cmprpop_local_7_V_c_full_n = ap_const_logic_0) or (cmprpop_local_6_V_c_full_n = ap_const_logic_0) or (cmprpop_local_5_V_c_full_n = ap_const_logic_0) or (cmprpop_local_4_V_c_full_n = ap_const_logic_0) or (cmprpop_local_3_V_c_full_n = ap_const_logic_0) or (cmprpop_local_2_V_c_full_n = ap_const_logic_0) or (cmprpop_local_1_V_c_full_n = ap_const_logic_0) or (cmprpop_local_0_V_c_full_n = ap_const_logic_0) or (cmpr_local_15_V_c_full_n = ap_const_logic_0) or (cmpr_local_14_V_c_full_n = ap_const_logic_0) or (cmpr_local_13_V_c_full_n = ap_const_logic_0) or (cmpr_local_12_V_c_full_n = ap_const_logic_0) or (cmpr_local_11_V_c_full_n = ap_const_logic_0) or (cmpr_local_10_V_c_full_n = ap_const_logic_0) or (cmpr_local_9_V_c_full_n = ap_const_logic_0) or (cmpr_local_8_V_c_full_n = ap_const_logic_0) or (cmpr_local_7_V_c_full_n = ap_const_logic_0) or (cmpr_local_6_V_c_full_n = ap_const_logic_0) or (cmpr_local_5_V_c_full_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (cmpr_local_4_V_c_full_n = ap_const_logic_0) or (cmpr_local_3_V_c_full_n = ap_const_logic_0) or (cmpr_local_2_V_c_full_n = ap_const_logic_0) or (cmpr_local_1_V_c_full_n = ap_const_logic_0) or (cmpr_local_0_V_c_full_n = ap_const_logic_0) or (data_num_0_i_c_full_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            cmprpop_local_4_V_c_write <= ap_const_logic_1;
        else 
            cmprpop_local_4_V_c_write <= ap_const_logic_0;
        end if; 
    end process;


    cmprpop_local_5_V_c_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, cmprpop_local_5_V_c_full_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            cmprpop_local_5_V_c_blk_n <= cmprpop_local_5_V_c_full_n;
        else 
            cmprpop_local_5_V_c_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    cmprpop_local_5_V_c_din <= p_read21;

    cmprpop_local_5_V_c_write_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, data_num_0_i_c_full_n, cmpr_local_0_V_c_full_n, cmpr_local_1_V_c_full_n, cmpr_local_2_V_c_full_n, cmpr_local_3_V_c_full_n, cmpr_local_4_V_c_full_n, cmpr_local_5_V_c_full_n, cmpr_local_6_V_c_full_n, cmpr_local_7_V_c_full_n, cmpr_local_8_V_c_full_n, cmpr_local_9_V_c_full_n, cmpr_local_10_V_c_full_n, cmpr_local_11_V_c_full_n, cmpr_local_12_V_c_full_n, cmpr_local_13_V_c_full_n, cmpr_local_14_V_c_full_n, cmpr_local_15_V_c_full_n, cmprpop_local_0_V_c_full_n, cmprpop_local_1_V_c_full_n, cmprpop_local_2_V_c_full_n, cmprpop_local_3_V_c_full_n, cmprpop_local_4_V_c_full_n, cmprpop_local_5_V_c_full_n, cmprpop_local_6_V_c_full_n, cmprpop_local_7_V_c_full_n, cmprpop_local_8_V_c_full_n, cmprpop_local_9_V_c_full_n, cmprpop_local_10_V_c_full_n, cmprpop_local_11_V_c_full_n, cmprpop_local_12_V_c_full_n, cmprpop_local_13_V_c_full_n, cmprpop_local_14_V_c_full_n, cmprpop_local_15_V_c_full_n, cmpr_chunk_num_0_i_c_full_n, output_V_offset_out_full_n)
    begin
        if ((not(((output_V_offset_out_full_n = ap_const_logic_0) or (cmpr_chunk_num_0_i_c_full_n = ap_const_logic_0) or (cmprpop_local_15_V_c_full_n = ap_const_logic_0) or (cmprpop_local_14_V_c_full_n = ap_const_logic_0) or (cmprpop_local_13_V_c_full_n = ap_const_logic_0) or (cmprpop_local_12_V_c_full_n = ap_const_logic_0) or (cmprpop_local_11_V_c_full_n = ap_const_logic_0) or (cmprpop_local_10_V_c_full_n = ap_const_logic_0) or (cmprpop_local_9_V_c_full_n = ap_const_logic_0) or (cmprpop_local_8_V_c_full_n = ap_const_logic_0) or (cmprpop_local_7_V_c_full_n = ap_const_logic_0) or (cmprpop_local_6_V_c_full_n = ap_const_logic_0) or (cmprpop_local_5_V_c_full_n = ap_const_logic_0) or (cmprpop_local_4_V_c_full_n = ap_const_logic_0) or (cmprpop_local_3_V_c_full_n = ap_const_logic_0) or (cmprpop_local_2_V_c_full_n = ap_const_logic_0) or (cmprpop_local_1_V_c_full_n = ap_const_logic_0) or (cmprpop_local_0_V_c_full_n = ap_const_logic_0) or (cmpr_local_15_V_c_full_n = ap_const_logic_0) or (cmpr_local_14_V_c_full_n = ap_const_logic_0) or (cmpr_local_13_V_c_full_n = ap_const_logic_0) or (cmpr_local_12_V_c_full_n = ap_const_logic_0) or (cmpr_local_11_V_c_full_n = ap_const_logic_0) or (cmpr_local_10_V_c_full_n = ap_const_logic_0) or (cmpr_local_9_V_c_full_n = ap_const_logic_0) or (cmpr_local_8_V_c_full_n = ap_const_logic_0) or (cmpr_local_7_V_c_full_n = ap_const_logic_0) or (cmpr_local_6_V_c_full_n = ap_const_logic_0) or (cmpr_local_5_V_c_full_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (cmpr_local_4_V_c_full_n = ap_const_logic_0) or (cmpr_local_3_V_c_full_n = ap_const_logic_0) or (cmpr_local_2_V_c_full_n = ap_const_logic_0) or (cmpr_local_1_V_c_full_n = ap_const_logic_0) or (cmpr_local_0_V_c_full_n = ap_const_logic_0) or (data_num_0_i_c_full_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            cmprpop_local_5_V_c_write <= ap_const_logic_1;
        else 
            cmprpop_local_5_V_c_write <= ap_const_logic_0;
        end if; 
    end process;


    cmprpop_local_6_V_c_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, cmprpop_local_6_V_c_full_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            cmprpop_local_6_V_c_blk_n <= cmprpop_local_6_V_c_full_n;
        else 
            cmprpop_local_6_V_c_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    cmprpop_local_6_V_c_din <= p_read22;

    cmprpop_local_6_V_c_write_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, data_num_0_i_c_full_n, cmpr_local_0_V_c_full_n, cmpr_local_1_V_c_full_n, cmpr_local_2_V_c_full_n, cmpr_local_3_V_c_full_n, cmpr_local_4_V_c_full_n, cmpr_local_5_V_c_full_n, cmpr_local_6_V_c_full_n, cmpr_local_7_V_c_full_n, cmpr_local_8_V_c_full_n, cmpr_local_9_V_c_full_n, cmpr_local_10_V_c_full_n, cmpr_local_11_V_c_full_n, cmpr_local_12_V_c_full_n, cmpr_local_13_V_c_full_n, cmpr_local_14_V_c_full_n, cmpr_local_15_V_c_full_n, cmprpop_local_0_V_c_full_n, cmprpop_local_1_V_c_full_n, cmprpop_local_2_V_c_full_n, cmprpop_local_3_V_c_full_n, cmprpop_local_4_V_c_full_n, cmprpop_local_5_V_c_full_n, cmprpop_local_6_V_c_full_n, cmprpop_local_7_V_c_full_n, cmprpop_local_8_V_c_full_n, cmprpop_local_9_V_c_full_n, cmprpop_local_10_V_c_full_n, cmprpop_local_11_V_c_full_n, cmprpop_local_12_V_c_full_n, cmprpop_local_13_V_c_full_n, cmprpop_local_14_V_c_full_n, cmprpop_local_15_V_c_full_n, cmpr_chunk_num_0_i_c_full_n, output_V_offset_out_full_n)
    begin
        if ((not(((output_V_offset_out_full_n = ap_const_logic_0) or (cmpr_chunk_num_0_i_c_full_n = ap_const_logic_0) or (cmprpop_local_15_V_c_full_n = ap_const_logic_0) or (cmprpop_local_14_V_c_full_n = ap_const_logic_0) or (cmprpop_local_13_V_c_full_n = ap_const_logic_0) or (cmprpop_local_12_V_c_full_n = ap_const_logic_0) or (cmprpop_local_11_V_c_full_n = ap_const_logic_0) or (cmprpop_local_10_V_c_full_n = ap_const_logic_0) or (cmprpop_local_9_V_c_full_n = ap_const_logic_0) or (cmprpop_local_8_V_c_full_n = ap_const_logic_0) or (cmprpop_local_7_V_c_full_n = ap_const_logic_0) or (cmprpop_local_6_V_c_full_n = ap_const_logic_0) or (cmprpop_local_5_V_c_full_n = ap_const_logic_0) or (cmprpop_local_4_V_c_full_n = ap_const_logic_0) or (cmprpop_local_3_V_c_full_n = ap_const_logic_0) or (cmprpop_local_2_V_c_full_n = ap_const_logic_0) or (cmprpop_local_1_V_c_full_n = ap_const_logic_0) or (cmprpop_local_0_V_c_full_n = ap_const_logic_0) or (cmpr_local_15_V_c_full_n = ap_const_logic_0) or (cmpr_local_14_V_c_full_n = ap_const_logic_0) or (cmpr_local_13_V_c_full_n = ap_const_logic_0) or (cmpr_local_12_V_c_full_n = ap_const_logic_0) or (cmpr_local_11_V_c_full_n = ap_const_logic_0) or (cmpr_local_10_V_c_full_n = ap_const_logic_0) or (cmpr_local_9_V_c_full_n = ap_const_logic_0) or (cmpr_local_8_V_c_full_n = ap_const_logic_0) or (cmpr_local_7_V_c_full_n = ap_const_logic_0) or (cmpr_local_6_V_c_full_n = ap_const_logic_0) or (cmpr_local_5_V_c_full_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (cmpr_local_4_V_c_full_n = ap_const_logic_0) or (cmpr_local_3_V_c_full_n = ap_const_logic_0) or (cmpr_local_2_V_c_full_n = ap_const_logic_0) or (cmpr_local_1_V_c_full_n = ap_const_logic_0) or (cmpr_local_0_V_c_full_n = ap_const_logic_0) or (data_num_0_i_c_full_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            cmprpop_local_6_V_c_write <= ap_const_logic_1;
        else 
            cmprpop_local_6_V_c_write <= ap_const_logic_0;
        end if; 
    end process;


    cmprpop_local_7_V_c_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, cmprpop_local_7_V_c_full_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            cmprpop_local_7_V_c_blk_n <= cmprpop_local_7_V_c_full_n;
        else 
            cmprpop_local_7_V_c_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    cmprpop_local_7_V_c_din <= p_read23;

    cmprpop_local_7_V_c_write_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, data_num_0_i_c_full_n, cmpr_local_0_V_c_full_n, cmpr_local_1_V_c_full_n, cmpr_local_2_V_c_full_n, cmpr_local_3_V_c_full_n, cmpr_local_4_V_c_full_n, cmpr_local_5_V_c_full_n, cmpr_local_6_V_c_full_n, cmpr_local_7_V_c_full_n, cmpr_local_8_V_c_full_n, cmpr_local_9_V_c_full_n, cmpr_local_10_V_c_full_n, cmpr_local_11_V_c_full_n, cmpr_local_12_V_c_full_n, cmpr_local_13_V_c_full_n, cmpr_local_14_V_c_full_n, cmpr_local_15_V_c_full_n, cmprpop_local_0_V_c_full_n, cmprpop_local_1_V_c_full_n, cmprpop_local_2_V_c_full_n, cmprpop_local_3_V_c_full_n, cmprpop_local_4_V_c_full_n, cmprpop_local_5_V_c_full_n, cmprpop_local_6_V_c_full_n, cmprpop_local_7_V_c_full_n, cmprpop_local_8_V_c_full_n, cmprpop_local_9_V_c_full_n, cmprpop_local_10_V_c_full_n, cmprpop_local_11_V_c_full_n, cmprpop_local_12_V_c_full_n, cmprpop_local_13_V_c_full_n, cmprpop_local_14_V_c_full_n, cmprpop_local_15_V_c_full_n, cmpr_chunk_num_0_i_c_full_n, output_V_offset_out_full_n)
    begin
        if ((not(((output_V_offset_out_full_n = ap_const_logic_0) or (cmpr_chunk_num_0_i_c_full_n = ap_const_logic_0) or (cmprpop_local_15_V_c_full_n = ap_const_logic_0) or (cmprpop_local_14_V_c_full_n = ap_const_logic_0) or (cmprpop_local_13_V_c_full_n = ap_const_logic_0) or (cmprpop_local_12_V_c_full_n = ap_const_logic_0) or (cmprpop_local_11_V_c_full_n = ap_const_logic_0) or (cmprpop_local_10_V_c_full_n = ap_const_logic_0) or (cmprpop_local_9_V_c_full_n = ap_const_logic_0) or (cmprpop_local_8_V_c_full_n = ap_const_logic_0) or (cmprpop_local_7_V_c_full_n = ap_const_logic_0) or (cmprpop_local_6_V_c_full_n = ap_const_logic_0) or (cmprpop_local_5_V_c_full_n = ap_const_logic_0) or (cmprpop_local_4_V_c_full_n = ap_const_logic_0) or (cmprpop_local_3_V_c_full_n = ap_const_logic_0) or (cmprpop_local_2_V_c_full_n = ap_const_logic_0) or (cmprpop_local_1_V_c_full_n = ap_const_logic_0) or (cmprpop_local_0_V_c_full_n = ap_const_logic_0) or (cmpr_local_15_V_c_full_n = ap_const_logic_0) or (cmpr_local_14_V_c_full_n = ap_const_logic_0) or (cmpr_local_13_V_c_full_n = ap_const_logic_0) or (cmpr_local_12_V_c_full_n = ap_const_logic_0) or (cmpr_local_11_V_c_full_n = ap_const_logic_0) or (cmpr_local_10_V_c_full_n = ap_const_logic_0) or (cmpr_local_9_V_c_full_n = ap_const_logic_0) or (cmpr_local_8_V_c_full_n = ap_const_logic_0) or (cmpr_local_7_V_c_full_n = ap_const_logic_0) or (cmpr_local_6_V_c_full_n = ap_const_logic_0) or (cmpr_local_5_V_c_full_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (cmpr_local_4_V_c_full_n = ap_const_logic_0) or (cmpr_local_3_V_c_full_n = ap_const_logic_0) or (cmpr_local_2_V_c_full_n = ap_const_logic_0) or (cmpr_local_1_V_c_full_n = ap_const_logic_0) or (cmpr_local_0_V_c_full_n = ap_const_logic_0) or (data_num_0_i_c_full_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            cmprpop_local_7_V_c_write <= ap_const_logic_1;
        else 
            cmprpop_local_7_V_c_write <= ap_const_logic_0;
        end if; 
    end process;


    cmprpop_local_8_V_c_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, cmprpop_local_8_V_c_full_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            cmprpop_local_8_V_c_blk_n <= cmprpop_local_8_V_c_full_n;
        else 
            cmprpop_local_8_V_c_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    cmprpop_local_8_V_c_din <= p_read24;

    cmprpop_local_8_V_c_write_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, data_num_0_i_c_full_n, cmpr_local_0_V_c_full_n, cmpr_local_1_V_c_full_n, cmpr_local_2_V_c_full_n, cmpr_local_3_V_c_full_n, cmpr_local_4_V_c_full_n, cmpr_local_5_V_c_full_n, cmpr_local_6_V_c_full_n, cmpr_local_7_V_c_full_n, cmpr_local_8_V_c_full_n, cmpr_local_9_V_c_full_n, cmpr_local_10_V_c_full_n, cmpr_local_11_V_c_full_n, cmpr_local_12_V_c_full_n, cmpr_local_13_V_c_full_n, cmpr_local_14_V_c_full_n, cmpr_local_15_V_c_full_n, cmprpop_local_0_V_c_full_n, cmprpop_local_1_V_c_full_n, cmprpop_local_2_V_c_full_n, cmprpop_local_3_V_c_full_n, cmprpop_local_4_V_c_full_n, cmprpop_local_5_V_c_full_n, cmprpop_local_6_V_c_full_n, cmprpop_local_7_V_c_full_n, cmprpop_local_8_V_c_full_n, cmprpop_local_9_V_c_full_n, cmprpop_local_10_V_c_full_n, cmprpop_local_11_V_c_full_n, cmprpop_local_12_V_c_full_n, cmprpop_local_13_V_c_full_n, cmprpop_local_14_V_c_full_n, cmprpop_local_15_V_c_full_n, cmpr_chunk_num_0_i_c_full_n, output_V_offset_out_full_n)
    begin
        if ((not(((output_V_offset_out_full_n = ap_const_logic_0) or (cmpr_chunk_num_0_i_c_full_n = ap_const_logic_0) or (cmprpop_local_15_V_c_full_n = ap_const_logic_0) or (cmprpop_local_14_V_c_full_n = ap_const_logic_0) or (cmprpop_local_13_V_c_full_n = ap_const_logic_0) or (cmprpop_local_12_V_c_full_n = ap_const_logic_0) or (cmprpop_local_11_V_c_full_n = ap_const_logic_0) or (cmprpop_local_10_V_c_full_n = ap_const_logic_0) or (cmprpop_local_9_V_c_full_n = ap_const_logic_0) or (cmprpop_local_8_V_c_full_n = ap_const_logic_0) or (cmprpop_local_7_V_c_full_n = ap_const_logic_0) or (cmprpop_local_6_V_c_full_n = ap_const_logic_0) or (cmprpop_local_5_V_c_full_n = ap_const_logic_0) or (cmprpop_local_4_V_c_full_n = ap_const_logic_0) or (cmprpop_local_3_V_c_full_n = ap_const_logic_0) or (cmprpop_local_2_V_c_full_n = ap_const_logic_0) or (cmprpop_local_1_V_c_full_n = ap_const_logic_0) or (cmprpop_local_0_V_c_full_n = ap_const_logic_0) or (cmpr_local_15_V_c_full_n = ap_const_logic_0) or (cmpr_local_14_V_c_full_n = ap_const_logic_0) or (cmpr_local_13_V_c_full_n = ap_const_logic_0) or (cmpr_local_12_V_c_full_n = ap_const_logic_0) or (cmpr_local_11_V_c_full_n = ap_const_logic_0) or (cmpr_local_10_V_c_full_n = ap_const_logic_0) or (cmpr_local_9_V_c_full_n = ap_const_logic_0) or (cmpr_local_8_V_c_full_n = ap_const_logic_0) or (cmpr_local_7_V_c_full_n = ap_const_logic_0) or (cmpr_local_6_V_c_full_n = ap_const_logic_0) or (cmpr_local_5_V_c_full_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (cmpr_local_4_V_c_full_n = ap_const_logic_0) or (cmpr_local_3_V_c_full_n = ap_const_logic_0) or (cmpr_local_2_V_c_full_n = ap_const_logic_0) or (cmpr_local_1_V_c_full_n = ap_const_logic_0) or (cmpr_local_0_V_c_full_n = ap_const_logic_0) or (data_num_0_i_c_full_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            cmprpop_local_8_V_c_write <= ap_const_logic_1;
        else 
            cmprpop_local_8_V_c_write <= ap_const_logic_0;
        end if; 
    end process;


    cmprpop_local_9_V_c_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, cmprpop_local_9_V_c_full_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            cmprpop_local_9_V_c_blk_n <= cmprpop_local_9_V_c_full_n;
        else 
            cmprpop_local_9_V_c_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    cmprpop_local_9_V_c_din <= p_read25;

    cmprpop_local_9_V_c_write_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, data_num_0_i_c_full_n, cmpr_local_0_V_c_full_n, cmpr_local_1_V_c_full_n, cmpr_local_2_V_c_full_n, cmpr_local_3_V_c_full_n, cmpr_local_4_V_c_full_n, cmpr_local_5_V_c_full_n, cmpr_local_6_V_c_full_n, cmpr_local_7_V_c_full_n, cmpr_local_8_V_c_full_n, cmpr_local_9_V_c_full_n, cmpr_local_10_V_c_full_n, cmpr_local_11_V_c_full_n, cmpr_local_12_V_c_full_n, cmpr_local_13_V_c_full_n, cmpr_local_14_V_c_full_n, cmpr_local_15_V_c_full_n, cmprpop_local_0_V_c_full_n, cmprpop_local_1_V_c_full_n, cmprpop_local_2_V_c_full_n, cmprpop_local_3_V_c_full_n, cmprpop_local_4_V_c_full_n, cmprpop_local_5_V_c_full_n, cmprpop_local_6_V_c_full_n, cmprpop_local_7_V_c_full_n, cmprpop_local_8_V_c_full_n, cmprpop_local_9_V_c_full_n, cmprpop_local_10_V_c_full_n, cmprpop_local_11_V_c_full_n, cmprpop_local_12_V_c_full_n, cmprpop_local_13_V_c_full_n, cmprpop_local_14_V_c_full_n, cmprpop_local_15_V_c_full_n, cmpr_chunk_num_0_i_c_full_n, output_V_offset_out_full_n)
    begin
        if ((not(((output_V_offset_out_full_n = ap_const_logic_0) or (cmpr_chunk_num_0_i_c_full_n = ap_const_logic_0) or (cmprpop_local_15_V_c_full_n = ap_const_logic_0) or (cmprpop_local_14_V_c_full_n = ap_const_logic_0) or (cmprpop_local_13_V_c_full_n = ap_const_logic_0) or (cmprpop_local_12_V_c_full_n = ap_const_logic_0) or (cmprpop_local_11_V_c_full_n = ap_const_logic_0) or (cmprpop_local_10_V_c_full_n = ap_const_logic_0) or (cmprpop_local_9_V_c_full_n = ap_const_logic_0) or (cmprpop_local_8_V_c_full_n = ap_const_logic_0) or (cmprpop_local_7_V_c_full_n = ap_const_logic_0) or (cmprpop_local_6_V_c_full_n = ap_const_logic_0) or (cmprpop_local_5_V_c_full_n = ap_const_logic_0) or (cmprpop_local_4_V_c_full_n = ap_const_logic_0) or (cmprpop_local_3_V_c_full_n = ap_const_logic_0) or (cmprpop_local_2_V_c_full_n = ap_const_logic_0) or (cmprpop_local_1_V_c_full_n = ap_const_logic_0) or (cmprpop_local_0_V_c_full_n = ap_const_logic_0) or (cmpr_local_15_V_c_full_n = ap_const_logic_0) or (cmpr_local_14_V_c_full_n = ap_const_logic_0) or (cmpr_local_13_V_c_full_n = ap_const_logic_0) or (cmpr_local_12_V_c_full_n = ap_const_logic_0) or (cmpr_local_11_V_c_full_n = ap_const_logic_0) or (cmpr_local_10_V_c_full_n = ap_const_logic_0) or (cmpr_local_9_V_c_full_n = ap_const_logic_0) or (cmpr_local_8_V_c_full_n = ap_const_logic_0) or (cmpr_local_7_V_c_full_n = ap_const_logic_0) or (cmpr_local_6_V_c_full_n = ap_const_logic_0) or (cmpr_local_5_V_c_full_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (cmpr_local_4_V_c_full_n = ap_const_logic_0) or (cmpr_local_3_V_c_full_n = ap_const_logic_0) or (cmpr_local_2_V_c_full_n = ap_const_logic_0) or (cmpr_local_1_V_c_full_n = ap_const_logic_0) or (cmpr_local_0_V_c_full_n = ap_const_logic_0) or (data_num_0_i_c_full_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            cmprpop_local_9_V_c_write <= ap_const_logic_1;
        else 
            cmprpop_local_9_V_c_write <= ap_const_logic_0;
        end if; 
    end process;


    data_num_0_i_c_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, data_num_0_i_c_full_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            data_num_0_i_c_blk_n <= data_num_0_i_c_full_n;
        else 
            data_num_0_i_c_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    data_num_0_i_c_din <= data_num_0_i(6 - 1 downto 0);

    data_num_0_i_c_write_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, data_num_0_i_c_full_n, cmpr_local_0_V_c_full_n, cmpr_local_1_V_c_full_n, cmpr_local_2_V_c_full_n, cmpr_local_3_V_c_full_n, cmpr_local_4_V_c_full_n, cmpr_local_5_V_c_full_n, cmpr_local_6_V_c_full_n, cmpr_local_7_V_c_full_n, cmpr_local_8_V_c_full_n, cmpr_local_9_V_c_full_n, cmpr_local_10_V_c_full_n, cmpr_local_11_V_c_full_n, cmpr_local_12_V_c_full_n, cmpr_local_13_V_c_full_n, cmpr_local_14_V_c_full_n, cmpr_local_15_V_c_full_n, cmprpop_local_0_V_c_full_n, cmprpop_local_1_V_c_full_n, cmprpop_local_2_V_c_full_n, cmprpop_local_3_V_c_full_n, cmprpop_local_4_V_c_full_n, cmprpop_local_5_V_c_full_n, cmprpop_local_6_V_c_full_n, cmprpop_local_7_V_c_full_n, cmprpop_local_8_V_c_full_n, cmprpop_local_9_V_c_full_n, cmprpop_local_10_V_c_full_n, cmprpop_local_11_V_c_full_n, cmprpop_local_12_V_c_full_n, cmprpop_local_13_V_c_full_n, cmprpop_local_14_V_c_full_n, cmprpop_local_15_V_c_full_n, cmpr_chunk_num_0_i_c_full_n, output_V_offset_out_full_n)
    begin
        if ((not(((output_V_offset_out_full_n = ap_const_logic_0) or (cmpr_chunk_num_0_i_c_full_n = ap_const_logic_0) or (cmprpop_local_15_V_c_full_n = ap_const_logic_0) or (cmprpop_local_14_V_c_full_n = ap_const_logic_0) or (cmprpop_local_13_V_c_full_n = ap_const_logic_0) or (cmprpop_local_12_V_c_full_n = ap_const_logic_0) or (cmprpop_local_11_V_c_full_n = ap_const_logic_0) or (cmprpop_local_10_V_c_full_n = ap_const_logic_0) or (cmprpop_local_9_V_c_full_n = ap_const_logic_0) or (cmprpop_local_8_V_c_full_n = ap_const_logic_0) or (cmprpop_local_7_V_c_full_n = ap_const_logic_0) or (cmprpop_local_6_V_c_full_n = ap_const_logic_0) or (cmprpop_local_5_V_c_full_n = ap_const_logic_0) or (cmprpop_local_4_V_c_full_n = ap_const_logic_0) or (cmprpop_local_3_V_c_full_n = ap_const_logic_0) or (cmprpop_local_2_V_c_full_n = ap_const_logic_0) or (cmprpop_local_1_V_c_full_n = ap_const_logic_0) or (cmprpop_local_0_V_c_full_n = ap_const_logic_0) or (cmpr_local_15_V_c_full_n = ap_const_logic_0) or (cmpr_local_14_V_c_full_n = ap_const_logic_0) or (cmpr_local_13_V_c_full_n = ap_const_logic_0) or (cmpr_local_12_V_c_full_n = ap_const_logic_0) or (cmpr_local_11_V_c_full_n = ap_const_logic_0) or (cmpr_local_10_V_c_full_n = ap_const_logic_0) or (cmpr_local_9_V_c_full_n = ap_const_logic_0) or (cmpr_local_8_V_c_full_n = ap_const_logic_0) or (cmpr_local_7_V_c_full_n = ap_const_logic_0) or (cmpr_local_6_V_c_full_n = ap_const_logic_0) or (cmpr_local_5_V_c_full_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (cmpr_local_4_V_c_full_n = ap_const_logic_0) or (cmpr_local_3_V_c_full_n = ap_const_logic_0) or (cmpr_local_2_V_c_full_n = ap_const_logic_0) or (cmpr_local_1_V_c_full_n = ap_const_logic_0) or (cmpr_local_0_V_c_full_n = ap_const_logic_0) or (data_num_0_i_c_full_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            data_num_0_i_c_write <= ap_const_logic_1;
        else 
            data_num_0_i_c_write <= ap_const_logic_0;
        end if; 
    end process;

    data_part_num_fu_1005_p2 <= std_logic_vector(unsigned(ap_phi_mux_data_part_num_0_i_i_i_i_i_i_phi_fu_767_p4) + unsigned(ap_const_lv4_1));

    grp_popcnt_fu_959_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp305)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp305) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_popcnt_fu_959_ap_ce <= ap_const_logic_1;
        else 
            grp_popcnt_fu_959_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    icmp_ln27_fu_999_p2 <= "1" when (ap_phi_mux_data_part_num_0_i_i_i_i_i_i_phi_fu_767_p4 = ap_const_lv4_8) else "0";

    input_V_blk_n_AR_assign_proc : process(m_axi_input_V_ARREADY, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            input_V_blk_n_AR <= m_axi_input_V_ARREADY;
        else 
            input_V_blk_n_AR <= ap_const_logic_1;
        end if; 
    end process;


    input_V_blk_n_R_assign_proc : process(m_axi_input_V_RVALID, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, icmp_ln27_reg_1355)
    begin
        if (((icmp_ln27_reg_1355 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            input_V_blk_n_R <= m_axi_input_V_RVALID;
        else 
            input_V_blk_n_R <= ap_const_logic_1;
        end if; 
    end process;

    lshr_ln647_fu_1172_p2 <= std_logic_vector(shift_right(unsigned(ap_const_lv1024_lc_2),to_integer(unsigned('0' & zext_ln647_1_fu_1168_p1(31-1 downto 0)))));
    m_axi_input_V_ARADDR <= zext_ln219_2_fu_989_p1;
    m_axi_input_V_ARBURST <= ap_const_lv2_0;
    m_axi_input_V_ARCACHE <= ap_const_lv4_0;
    m_axi_input_V_ARID <= ap_const_lv1_0;
    m_axi_input_V_ARLEN <= ap_const_lv32_8;
    m_axi_input_V_ARLOCK <= ap_const_lv2_0;
    m_axi_input_V_ARPROT <= ap_const_lv3_0;
    m_axi_input_V_ARQOS <= ap_const_lv4_0;
    m_axi_input_V_ARREGION <= ap_const_lv4_0;
    m_axi_input_V_ARSIZE <= ap_const_lv3_0;
    m_axi_input_V_ARUSER <= ap_const_lv1_0;

    m_axi_input_V_ARVALID_assign_proc : process(m_axi_input_V_ARREADY, ap_CS_fsm_state2)
    begin
        if (((m_axi_input_V_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            m_axi_input_V_ARVALID <= ap_const_logic_1;
        else 
            m_axi_input_V_ARVALID <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_input_V_AWADDR <= ap_const_lv64_0;
    m_axi_input_V_AWBURST <= ap_const_lv2_0;
    m_axi_input_V_AWCACHE <= ap_const_lv4_0;
    m_axi_input_V_AWID <= ap_const_lv1_0;
    m_axi_input_V_AWLEN <= ap_const_lv32_0;
    m_axi_input_V_AWLOCK <= ap_const_lv2_0;
    m_axi_input_V_AWPROT <= ap_const_lv3_0;
    m_axi_input_V_AWQOS <= ap_const_lv4_0;
    m_axi_input_V_AWREGION <= ap_const_lv4_0;
    m_axi_input_V_AWSIZE <= ap_const_lv3_0;
    m_axi_input_V_AWUSER <= ap_const_lv1_0;
    m_axi_input_V_AWVALID <= ap_const_logic_0;
    m_axi_input_V_BREADY <= ap_const_logic_0;

    m_axi_input_V_RREADY_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln27_reg_1355, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln27_reg_1355 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            m_axi_input_V_RREADY <= ap_const_logic_1;
        else 
            m_axi_input_V_RREADY <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_input_V_WDATA <= ap_const_lv512_lc_1;
    m_axi_input_V_WID <= ap_const_lv1_0;
    m_axi_input_V_WLAST <= ap_const_logic_0;
    m_axi_input_V_WSTRB <= ap_const_lv64_0;
    m_axi_input_V_WUSER <= ap_const_lv1_0;
    m_axi_input_V_WVALID <= ap_const_logic_0;
    num_hi_fu_1145_p2 <= (shl_ln_i_i_i_fu_1137_p3 or ap_const_lv10_1FF);

    output_V_offset_out_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, output_V_offset_out_full_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            output_V_offset_out_blk_n <= output_V_offset_out_full_n;
        else 
            output_V_offset_out_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    output_V_offset_out_din <= output_V_offset;

    output_V_offset_out_write_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, data_num_0_i_c_full_n, cmpr_local_0_V_c_full_n, cmpr_local_1_V_c_full_n, cmpr_local_2_V_c_full_n, cmpr_local_3_V_c_full_n, cmpr_local_4_V_c_full_n, cmpr_local_5_V_c_full_n, cmpr_local_6_V_c_full_n, cmpr_local_7_V_c_full_n, cmpr_local_8_V_c_full_n, cmpr_local_9_V_c_full_n, cmpr_local_10_V_c_full_n, cmpr_local_11_V_c_full_n, cmpr_local_12_V_c_full_n, cmpr_local_13_V_c_full_n, cmpr_local_14_V_c_full_n, cmpr_local_15_V_c_full_n, cmprpop_local_0_V_c_full_n, cmprpop_local_1_V_c_full_n, cmprpop_local_2_V_c_full_n, cmprpop_local_3_V_c_full_n, cmprpop_local_4_V_c_full_n, cmprpop_local_5_V_c_full_n, cmprpop_local_6_V_c_full_n, cmprpop_local_7_V_c_full_n, cmprpop_local_8_V_c_full_n, cmprpop_local_9_V_c_full_n, cmprpop_local_10_V_c_full_n, cmprpop_local_11_V_c_full_n, cmprpop_local_12_V_c_full_n, cmprpop_local_13_V_c_full_n, cmprpop_local_14_V_c_full_n, cmprpop_local_15_V_c_full_n, cmpr_chunk_num_0_i_c_full_n, output_V_offset_out_full_n)
    begin
        if ((not(((output_V_offset_out_full_n = ap_const_logic_0) or (cmpr_chunk_num_0_i_c_full_n = ap_const_logic_0) or (cmprpop_local_15_V_c_full_n = ap_const_logic_0) or (cmprpop_local_14_V_c_full_n = ap_const_logic_0) or (cmprpop_local_13_V_c_full_n = ap_const_logic_0) or (cmprpop_local_12_V_c_full_n = ap_const_logic_0) or (cmprpop_local_11_V_c_full_n = ap_const_logic_0) or (cmprpop_local_10_V_c_full_n = ap_const_logic_0) or (cmprpop_local_9_V_c_full_n = ap_const_logic_0) or (cmprpop_local_8_V_c_full_n = ap_const_logic_0) or (cmprpop_local_7_V_c_full_n = ap_const_logic_0) or (cmprpop_local_6_V_c_full_n = ap_const_logic_0) or (cmprpop_local_5_V_c_full_n = ap_const_logic_0) or (cmprpop_local_4_V_c_full_n = ap_const_logic_0) or (cmprpop_local_3_V_c_full_n = ap_const_logic_0) or (cmprpop_local_2_V_c_full_n = ap_const_logic_0) or (cmprpop_local_1_V_c_full_n = ap_const_logic_0) or (cmprpop_local_0_V_c_full_n = ap_const_logic_0) or (cmpr_local_15_V_c_full_n = ap_const_logic_0) or (cmpr_local_14_V_c_full_n = ap_const_logic_0) or (cmpr_local_13_V_c_full_n = ap_const_logic_0) or (cmpr_local_12_V_c_full_n = ap_const_logic_0) or (cmpr_local_11_V_c_full_n = ap_const_logic_0) or (cmpr_local_10_V_c_full_n = ap_const_logic_0) or (cmpr_local_9_V_c_full_n = ap_const_logic_0) or (cmpr_local_8_V_c_full_n = ap_const_logic_0) or (cmpr_local_7_V_c_full_n = ap_const_logic_0) or (cmpr_local_6_V_c_full_n = ap_const_logic_0) or (cmpr_local_5_V_c_full_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (cmpr_local_4_V_c_full_n = ap_const_logic_0) or (cmpr_local_3_V_c_full_n = ap_const_logic_0) or (cmpr_local_2_V_c_full_n = ap_const_logic_0) or (cmpr_local_1_V_c_full_n = ap_const_logic_0) or (cmpr_local_0_V_c_full_n = ap_const_logic_0) or (data_num_0_i_c_full_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            output_V_offset_out_write <= ap_const_logic_1;
        else 
            output_V_offset_out_write <= ap_const_logic_0;
        end if; 
    end process;

    p_Result_1_fu_1178_p2 <= (p_Result_s_fu_1151_p3 and lshr_ln647_fu_1172_p2);
    p_Result_s_fu_1151_p3 <= (ap_const_lv512_lc_1 & temp_input_V_reg_1376);
    shl_ln138_fu_969_p2 <= std_logic_vector(shift_left(unsigned(data_num_0_i),to_integer(unsigned('0' & ap_const_lv7_1(7-1 downto 0)))));
    shl_ln_i_i_i_fu_1137_p3 <= (trunc_ln30_fu_1133_p1 & ap_const_lv9_0);
    trunc_ln30_fu_1133_p1 <= data_part_num_0_i_i_i_i_i_i_reg_763_pp0_iter1_reg(1 - 1 downto 0);
    trunc_ln364_fu_1184_p1 <= p_Result_1_fu_1178_p2(512 - 1 downto 0);
    write_flag12_1_i_i_i_fu_1091_p5 <= data_part_num_0_i_i_i_i_i_i_reg_763(2 downto 1);
    write_flag15_1_i_i_i_fu_1077_p5 <= data_part_num_0_i_i_i_i_i_i_reg_763(2 downto 1);
    write_flag18_1_i_i_i_fu_1049_p5 <= data_part_num_0_i_i_i_i_i_i_reg_763(2 downto 1);
    write_flag21_1_i_i_i_fu_1035_p5 <= data_part_num_0_i_i_i_i_i_i_reg_763(2 downto 1);
    write_flag3_1_i_i_i_fu_1063_p5 <= data_part_num_0_i_i_i_i_i_i_reg_763(2 downto 1);
    write_flag6_1_i_i_i_fu_1105_p5 <= data_part_num_0_i_i_i_i_i_i_reg_763(2 downto 1);
    write_flag9_1_i_i_i_fu_1119_p5 <= data_part_num_0_i_i_i_i_i_i_reg_763(2 downto 1);
    write_flag_1_i_i_i_fu_1021_p5 <= data_part_num_0_i_i_i_i_i_i_reg_763(2 downto 1);
    xor_ln647_fu_1162_p2 <= (zext_ln647_fu_1158_p1 xor ap_const_lv11_3FF);
    zext_ln219_1_fu_979_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(input_V_offset),59));
    zext_ln219_2_fu_989_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln219_reg_1344),64));
    zext_ln219_fu_975_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln138_fu_969_p2),59));
    zext_ln35_fu_1240_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_popcnt_fu_959_ap_return),11));
    zext_ln647_1_fu_1168_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(xor_ln647_fu_1162_p2),1024));
    zext_ln647_fu_1158_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(num_hi_fu_1145_p2),11));
end behav;
