# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do Lab4_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/intelFPGA_lite/18.1/ECE\ 385/Lab4 {C:/intelFPGA_lite/18.1/ECE 385/Lab4/Register_unit.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:35:39 on Feb 25,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/intelFPGA_lite/18.1/ECE 385/Lab4" C:/intelFPGA_lite/18.1/ECE 385/Lab4/Register_unit.sv 
# -- Compiling module register_unit
# 
# Top level modules:
# 	register_unit
# End time: 14:35:39 on Feb 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/intelFPGA_lite/18.1/ECE\ 385/Lab4 {C:/intelFPGA_lite/18.1/ECE 385/Lab4/Reg_8.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:35:39 on Feb 25,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/intelFPGA_lite/18.1/ECE 385/Lab4" C:/intelFPGA_lite/18.1/ECE 385/Lab4/Reg_8.sv 
# -- Compiling module reg_8
# 
# Top level modules:
# 	reg_8
# End time: 14:35:39 on Feb 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/intelFPGA_lite/18.1/ECE\ 385/Lab4 {C:/intelFPGA_lite/18.1/ECE 385/Lab4/Control.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:35:39 on Feb 25,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/intelFPGA_lite/18.1/ECE 385/Lab4" C:/intelFPGA_lite/18.1/ECE 385/Lab4/Control.sv 
# -- Compiling module control
# 
# Top level modules:
# 	control
# End time: 14:35:39 on Feb 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/intelFPGA_lite/18.1/ECE\ 385/Lab4 {C:/intelFPGA_lite/18.1/ECE 385/Lab4/adder9.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:35:39 on Feb 25,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/intelFPGA_lite/18.1/ECE 385/Lab4" C:/intelFPGA_lite/18.1/ECE 385/Lab4/adder9.sv 
# -- Compiling module adder9
# 
# Top level modules:
# 	adder9
# End time: 14:35:39 on Feb 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/intelFPGA_lite/18.1/ECE\ 385/Lab4 {C:/intelFPGA_lite/18.1/ECE 385/Lab4/Synchronizers.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:35:39 on Feb 25,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/intelFPGA_lite/18.1/ECE 385/Lab4" C:/intelFPGA_lite/18.1/ECE 385/Lab4/Synchronizers.sv 
# -- Compiling module sync
# -- Compiling module sync_r0
# -- Compiling module sync_r1
# 
# Top level modules:
# 	sync
# 	sync_r0
# 	sync_r1
# End time: 14:35:39 on Feb 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/intelFPGA_lite/18.1/ECE\ 385/Lab4 {C:/intelFPGA_lite/18.1/ECE 385/Lab4/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:35:39 on Feb 25,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/intelFPGA_lite/18.1/ECE 385/Lab4" C:/intelFPGA_lite/18.1/ECE 385/Lab4/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 14:35:39 on Feb 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/intelFPGA_lite/18.1/ECE\ 385/Lab4 {C:/intelFPGA_lite/18.1/ECE 385/Lab4/full_adder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:35:39 on Feb 25,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/intelFPGA_lite/18.1/ECE 385/Lab4" C:/intelFPGA_lite/18.1/ECE 385/Lab4/full_adder.sv 
# -- Compiling module full_adder
# 
# Top level modules:
# 	full_adder
# End time: 14:35:39 on Feb 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/intelFPGA_lite/18.1/ECE\ 385/Lab4 {C:/intelFPGA_lite/18.1/ECE 385/Lab4/subtracter9.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:35:39 on Feb 25,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/intelFPGA_lite/18.1/ECE 385/Lab4" C:/intelFPGA_lite/18.1/ECE 385/Lab4/subtracter9.sv 
# -- Compiling module subtracter9
# 
# Top level modules:
# 	subtracter9
# End time: 14:35:39 on Feb 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/intelFPGA_lite/18.1/ECE\ 385/Lab4 {C:/intelFPGA_lite/18.1/ECE 385/Lab4/multiplier_top_level.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:35:39 on Feb 25,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/intelFPGA_lite/18.1/ECE 385/Lab4" C:/intelFPGA_lite/18.1/ECE 385/Lab4/multiplier_top_level.sv 
# -- Compiling module multiplier_top_level
# 
# Top level modules:
# 	multiplier_top_level
# End time: 14:35:39 on Feb 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/intelFPGA_lite/18.1/ECE\ 385/Lab4 {C:/intelFPGA_lite/18.1/ECE 385/Lab4/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:35:39 on Feb 25,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/intelFPGA_lite/18.1/ECE 385/Lab4" C:/intelFPGA_lite/18.1/ECE 385/Lab4/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 14:35:39 on Feb 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  testbench
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 14:35:40 on Feb 25,2023
# Loading sv_std.std
# Loading work.testbench
# Loading work.multiplier_top_level
# Loading work.register_unit
# Loading work.reg_8
# Loading work.adder9
# Loading work.full_adder
# Loading work.subtracter9
# Loading work.control
# Loading work.HexDriver
# Loading work.sync
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/ECE 385/Lab4/Register_unit.sv(8): [PCDPC] - Port size (1) does not match connection size (32) for port 'Load'. The port definition is at: C:/intelFPGA_lite/18.1/ECE 385/Lab4/Reg_8.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/Multiplier/reg_unit/reg_A File: C:/intelFPGA_lite/18.1/ECE 385/Lab4/Reg_8.sv
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/ECE 385/Lab4/adder9.sv(9): [PCDPC] - Port size (1) does not match connection size (32) for port 'cin'. The port definition is at: C:/intelFPGA_lite/18.1/ECE 385/Lab4/full_adder.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/Multiplier/reg_unit/reg_A/AD0/FA0 File: C:/intelFPGA_lite/18.1/ECE 385/Lab4/full_adder.sv
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/ECE 385/Lab4/subtracter9.sv(9): [PCDPC] - Port size (1) does not match connection size (32) for port 'cin'. The port definition is at: C:/intelFPGA_lite/18.1/ECE 385/Lab4/full_adder.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/Multiplier/reg_unit/reg_A/SUB0/FA0 File: C:/intelFPGA_lite/18.1/ECE 385/Lab4/full_adder.sv
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/ECE 385/Lab4/Register_unit.sv(10): [PCDPC] - Port size (1) does not match connection size (32) for port 'Clear_En'. The port definition is at: C:/intelFPGA_lite/18.1/ECE 385/Lab4/Reg_8.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/Multiplier/reg_unit/reg_B File: C:/intelFPGA_lite/18.1/ECE 385/Lab4/Reg_8.sv
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/ECE 385/Lab4/Register_unit.sv(10): [PCDPC] - Port size (1) does not match connection size (32) for port 'Add_En'. The port definition is at: C:/intelFPGA_lite/18.1/ECE 385/Lab4/Reg_8.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/Multiplier/reg_unit/reg_B File: C:/intelFPGA_lite/18.1/ECE 385/Lab4/Reg_8.sv
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/ECE 385/Lab4/Register_unit.sv(10): [PCDPC] - Port size (1) does not match connection size (32) for port 'Sub_En'. The port definition is at: C:/intelFPGA_lite/18.1/ECE 385/Lab4/Reg_8.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/Multiplier/reg_unit/reg_B File: C:/intelFPGA_lite/18.1/ECE 385/Lab4/Reg_8.sv
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/ECE 385/Lab4/adder9.sv(9): [PCDPC] - Port size (1) does not match connection size (32) for port 'cin'. The port definition is at: C:/intelFPGA_lite/18.1/ECE 385/Lab4/full_adder.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/Multiplier/reg_unit/reg_B/AD0/FA0 File: C:/intelFPGA_lite/18.1/ECE 385/Lab4/full_adder.sv
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/ECE 385/Lab4/subtracter9.sv(9): [PCDPC] - Port size (1) does not match connection size (32) for port 'cin'. The port definition is at: C:/intelFPGA_lite/18.1/ECE 385/Lab4/full_adder.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/Multiplier/reg_unit/reg_B/SUB0/FA0 File: C:/intelFPGA_lite/18.1/ECE 385/Lab4/full_adder.sv
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: kkhua  Hostname: LAPTOP-98F8GOOP  ProcessID: 28580
#           Attempting to use alternate WLF file "./wlftewnza6".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftewnza6
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Warning: (vsim-8315) C:/intelFPGA_lite/18.1/ECE 385/Lab4/Control.sv(25): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/Multiplier/control_unit
# ** Warning: (vsim-8315) C:/intelFPGA_lite/18.1/ECE 385/Lab4/Control.sv(25): No condition is true in the unique/priority if/case statement.
#    Time: 10 ns  Iteration: 2  Instance: /testbench/Multiplier/control_unit
# ** Warning: (vsim-8315) C:/intelFPGA_lite/18.1/ECE 385/Lab4/Control.sv(25): No condition is true in the unique/priority if/case statement.
#    Time: 30 ns  Iteration: 2  Instance: /testbench/Multiplier/control_unit
restart -f
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/ECE 385/Lab4/Register_unit.sv(8): [PCDPC] - Port size (1) does not match connection size (32) for port 'Load'. The port definition is at: C:/intelFPGA_lite/18.1/ECE 385/Lab4/Reg_8.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/Multiplier/reg_unit/reg_A File: C:/intelFPGA_lite/18.1/ECE 385/Lab4/Reg_8.sv
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/ECE 385/Lab4/adder9.sv(9): [PCDPC] - Port size (1) does not match connection size (32) for port 'cin'. The port definition is at: C:/intelFPGA_lite/18.1/ECE 385/Lab4/full_adder.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/Multiplier/reg_unit/reg_A/AD0/FA0 File: C:/intelFPGA_lite/18.1/ECE 385/Lab4/full_adder.sv
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/ECE 385/Lab4/subtracter9.sv(9): [PCDPC] - Port size (1) does not match connection size (32) for port 'cin'. The port definition is at: C:/intelFPGA_lite/18.1/ECE 385/Lab4/full_adder.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/Multiplier/reg_unit/reg_A/SUB0/FA0 File: C:/intelFPGA_lite/18.1/ECE 385/Lab4/full_adder.sv
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/ECE 385/Lab4/Register_unit.sv(10): [PCDPC] - Port size (1) does not match connection size (32) for port 'Clear_En'. The port definition is at: C:/intelFPGA_lite/18.1/ECE 385/Lab4/Reg_8.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/Multiplier/reg_unit/reg_B File: C:/intelFPGA_lite/18.1/ECE 385/Lab4/Reg_8.sv
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/ECE 385/Lab4/Register_unit.sv(10): [PCDPC] - Port size (1) does not match connection size (32) for port 'Add_En'. The port definition is at: C:/intelFPGA_lite/18.1/ECE 385/Lab4/Reg_8.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/Multiplier/reg_unit/reg_B File: C:/intelFPGA_lite/18.1/ECE 385/Lab4/Reg_8.sv
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/ECE 385/Lab4/Register_unit.sv(10): [PCDPC] - Port size (1) does not match connection size (32) for port 'Sub_En'. The port definition is at: C:/intelFPGA_lite/18.1/ECE 385/Lab4/Reg_8.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/Multiplier/reg_unit/reg_B File: C:/intelFPGA_lite/18.1/ECE 385/Lab4/Reg_8.sv
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/ECE 385/Lab4/adder9.sv(9): [PCDPC] - Port size (1) does not match connection size (32) for port 'cin'. The port definition is at: C:/intelFPGA_lite/18.1/ECE 385/Lab4/full_adder.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/Multiplier/reg_unit/reg_B/AD0/FA0 File: C:/intelFPGA_lite/18.1/ECE 385/Lab4/full_adder.sv
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/ECE 385/Lab4/subtracter9.sv(9): [PCDPC] - Port size (1) does not match connection size (32) for port 'cin'. The port definition is at: C:/intelFPGA_lite/18.1/ECE 385/Lab4/full_adder.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/Multiplier/reg_unit/reg_B/SUB0/FA0 File: C:/intelFPGA_lite/18.1/ECE 385/Lab4/full_adder.sv
run 5000ns
# ** Warning: (vsim-8315) C:/intelFPGA_lite/18.1/ECE 385/Lab4/Control.sv(25): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/Multiplier/control_unit
# ** Warning: (vsim-8315) C:/intelFPGA_lite/18.1/ECE 385/Lab4/Control.sv(25): No condition is true in the unique/priority if/case statement.
#    Time: 10 ns  Iteration: 2  Instance: /testbench/Multiplier/control_unit
# ** Warning: (vsim-8315) C:/intelFPGA_lite/18.1/ECE 385/Lab4/Control.sv(25): No condition is true in the unique/priority if/case statement.
#    Time: 30 ns  Iteration: 2  Instance: /testbench/Multiplier/control_unit
# End time: 14:39:33 on Feb 25,2023, Elapsed time: 0:03:53
# Errors: 0, Warnings: 24
