Checking out Encounter license ...
[05/15 20:37:23     0s] Virtuoso_Digital_Implem 14.1 license checkout succeeded.
[05/15 20:37:27     0s] 	Maximum number of instance allowed (1 x 50000).
[05/15 20:37:27     0s] SGN Version : 10.10-p122 (27-Nov-2013) (64 bit executable)
[05/15 20:37:32     0s] This Encounter release has been compiled with OA version 22.43-p033.
[05/15 20:37:40     0s] 
[05/15 20:37:40     1s] *******************************************************************
*   Copyright (c)  Cadence Design Systems, Inc.  1996 - 2014.     *
*                     All rights reserved.                        *
*                                                                 *
*                                                                 *
*                                                                 *
* This program contains confidential and trade secret information *
* of Cadence Design Systems, Inc. and is protected by copyright   *
* law and international treaties.  Any reproduction, use,         *
* distribution or disclosure of this program or any portion of it,*
* or any attempt to obtain a human-readable version of this       *
* program, without the express, prior written consent of          *
* Cadence Design Systems, Inc., is strictly prohibited.           *
*                                                                 *
*                 Cadence Design Systems, Inc.                    *
*                    2655 Seely Avenue                            *
*                   San Jose, CA 95134,  USA                      *
*                                                                 *
*                                                                 *
*******************************************************************

[05/15 20:37:53     2s] @(#)CDS: Encounter v14.14-s028_1 (64bit) 09/15/2014 13:21 (Linux 2.6)
[05/15 20:37:53     2s] @(#)CDS: NanoRoute v14.14-s012 NR140903-2301/14_14-UB (database version 2.30, 241.6.1) {superthreading v1.19}
[05/15 20:37:53     2s] @(#)CDS: CeltIC v14.14-s011_1 (64bit) 09/01/2014 04:04:31 (Linux 2.6.18-194.el5)
[05/15 20:37:53     2s] @(#)CDS: AAE 14.14-s011 (64bit) 09/15/2014 (Linux 2.6.18-194.el5)
[05/15 20:37:53     2s] @(#)CDS: CTE 14.14-s011_1 (64bit) Sep  3 2014 06:24:39 (Linux 2.6.18-194.el5)
[05/15 20:37:53     2s] @(#)CDS: CPE v14.14-s022
[05/15 20:37:53     2s] @(#)CDS: IQRC/TQRC 13.2.0-s451 (64bit) Tue Jul 22 19:06:40 PDT 2014 (Linux 2.6.18-194.el5)
[05/15 20:37:53     2s] --- Starting "Encounter v14.14-s028_1" on Mon May 15 20:37:53 2017 (mem=97.7M) ---
[05/15 20:37:53     2s] --- Running on tlab-01.ece.northwestern.edu (x86_64 w/Linux 2.6.32-642.6.2.el6.x86_64) ---
[05/15 20:37:53     2s] This version was compiled on Mon Sep 15 13:21:48 PDT 2014.
[05/15 20:37:53     2s] Set DBUPerIGU to 1000.
[05/15 20:37:53     2s] Set net toggle Scale Factor to 1.00
[05/15 20:37:53     2s] Set Shrink Factor to 1.00000
[05/15 20:37:53     2s] 
[05/15 20:37:55     3s] **INFO:  MMMC transition support version v31-84 
[05/15 20:37:55     3s] 
[05/15 20:37:55     3s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[05/15 20:37:55     3s] <CMD> suppressMessage ENCEXT-2799
[05/15 20:37:55     3s] <CMD> win
[05/15 20:37:55     3s] <CMD> set init_gnd_net VSS
[05/15 20:39:29    12s] <CMD> set init_lef_file /vol/ece303/encounter_tutorial/NangateOpenCellLibrary.lef
[05/15 20:39:29    12s] <CMD> set init_design_settop 0
[05/15 20:39:29    12s] <CMD> set init_verilog ../synthesis/r2g_output/r2g.v
[05/15 20:39:29    12s] <CMD> set init_mmmc_file ../../alu_conv.view
[05/15 20:39:29    12s] <CMD> set init_pwr_net VDD
[05/15 20:39:29    12s] <CMD> init_design
[05/15 20:39:29    12s] 
[05/15 20:39:29    12s] Loading LEF file /vol/ece303/encounter_tutorial/NangateOpenCellLibrary.lef ...
[05/15 20:39:29    12s] Set DBUPerIGU to M2 pitch 380.
[05/15 20:39:30    12s] 
[05/15 20:39:30    12s] viaInitial starts at Mon May 15 20:39:30 2017
viaInitial ends at Mon May 15 20:39:30 2017
*** Begin netlist parsing (mem=388.8M) ***
[05/15 20:39:30    12s] Reading netlist ...
[05/15 20:39:30    12s] Backslashed names will retain backslash and a trailing blank character.
[05/15 20:39:30    12s] Reading verilog netlist '../synthesis/r2g_output/r2g.v'
[05/15 20:39:30    12s] 
[05/15 20:39:30    12s] *** Memory Usage v#1 (Current mem = 388.773M, initial mem = 97.723M) ***
[05/15 20:39:30    12s] *** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=388.8M) ***
[05/15 20:39:30    12s] Top level cell is alu_conv.
[05/15 20:39:30    12s] Reading lib timing library '/vol/ece303/encounter_tutorial/NangateOpenCellLibrary_typical.lib' ...
[05/15 20:39:30    12s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND2_X1' is not defined in the library.
[05/15 20:39:31    12s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND2_X2' is not defined in the library.
[05/15 20:39:31    12s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND2_X4' is not defined in the library.
[05/15 20:39:31    12s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND3_X1' is not defined in the library.
[05/15 20:39:31    12s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND3_X2' is not defined in the library.
[05/15 20:39:31    12s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND3_X4' is not defined in the library.
[05/15 20:39:31    12s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND4_X1' is not defined in the library.
[05/15 20:39:31    12s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND4_X2' is not defined in the library.
[05/15 20:39:31    12s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND4_X4' is not defined in the library.
[05/15 20:39:31    12s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI21_X1' is not defined in the library.
[05/15 20:39:31    12s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI21_X2' is not defined in the library.
[05/15 20:39:31    12s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI21_X4' is not defined in the library.
[05/15 20:39:31    12s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI22_X1' is not defined in the library.
[05/15 20:39:31    12s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI22_X2' is not defined in the library.
[05/15 20:39:31    12s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI22_X4' is not defined in the library.
[05/15 20:39:31    12s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI211_X1' is not defined in the library.
[05/15 20:39:31    12s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI211_X2' is not defined in the library.
[05/15 20:39:31    12s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI211_X4' is not defined in the library.
[05/15 20:39:31    12s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI221_X1' is not defined in the library.
[05/15 20:39:31    12s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI221_X2' is not defined in the library.
[05/15 20:39:31    12s] Message <TECHLIB-436> has exceeded the message display limit of '20'. setMessageLimit/set_message_limit sets the limit. unsetMessageLimit/unset_message_limit can be used to reset this.
[05/15 20:39:31    12s] Read 134 cells in library 'NangateOpenCellLibrary' 
[05/15 20:39:32    12s] *** End library_loading (cpu=0.00min, mem=0.0M, fe_cpu=0.21min, fe_real=2.15min, fe_mem=396.7M) ***
[05/15 20:39:32    12s] Starting recursive module instantiation check.
[05/15 20:39:32    12s] No recursion found.
[05/15 20:39:32    12s] Building hierarchical netlist for Cell alu_conv ...
[05/15 20:39:32    12s] *** Netlist is unique.
[05/15 20:39:32    12s] ** info: there are 135 modules.
[05/15 20:39:32    12s] ** info: there are 203 stdCell insts.
[05/15 20:39:32    12s] 
[05/15 20:39:32    12s] *** Memory Usage v#1 (Current mem = 406.273M, initial mem = 97.723M) ***
[05/15 20:39:32    12s] Generated pitch 1.68 in metal10 is different from 1.6 defined in technology file in preferred direction.
[05/15 20:39:32    12s] Generated pitch 0.84 in metal8 is different from 0.8 defined in technology file in preferred direction.
[05/15 20:39:32    12s] Generated pitch 0.84 in metal7 is different from 0.8 defined in technology file in preferred direction.
[05/15 20:39:32    12s] Set Using Default Delay Limit as 1000.
[05/15 20:39:32    12s] Set Default Net Delay as 1000 ps.
[05/15 20:39:32    12s] Set Default Net Load as 0.5 pF. 
[05/15 20:39:32    12s] Set Input Pin Transition Delay as 0.1 ps.
[05/15 20:39:32    12s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[05/15 20:39:32    12s] **WARN: (ENCEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[05/15 20:39:32    12s] Type 'man ENCEXT-2773' for more detail.
[05/15 20:39:32    12s] **WARN: (ENCEXT-2773):	The via resistance between layers M1 and M2 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[05/15 20:39:32    12s] Type 'man ENCEXT-2773' for more detail.
[05/15 20:39:32    12s] **WARN: (ENCEXT-2773):	The via resistance between layers M2 and M3 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[05/15 20:39:32    12s] Type 'man ENCEXT-2773' for more detail.
[05/15 20:39:32    12s] **WARN: (ENCEXT-2773):	The via resistance between layers M3 and M4 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[05/15 20:39:32    12s] Type 'man ENCEXT-2773' for more detail.
[05/15 20:39:32    12s] **WARN: (ENCEXT-2773):	The via resistance between layers M4 and M5 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[05/15 20:39:32    12s] Type 'man ENCEXT-2773' for more detail.
[05/15 20:39:32    12s] **WARN: (ENCEXT-2773):	The via resistance between layers M5 and M6 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[05/15 20:39:32    12s] Type 'man ENCEXT-2773' for more detail.
[05/15 20:39:32    12s] **WARN: (ENCEXT-2773):	The via resistance between layers M6 and M7 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[05/15 20:39:32    12s] Type 'man ENCEXT-2773' for more detail.
[05/15 20:39:32    12s] **WARN: (ENCEXT-2773):	The via resistance between layers M7 and M8 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[05/15 20:39:32    12s] Type 'man ENCEXT-2773' for more detail.
[05/15 20:39:32    12s] **WARN: (ENCEXT-2773):	The via resistance between layers M8 and M9 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[05/15 20:39:32    12s] Type 'man ENCEXT-2773' for more detail.
[05/15 20:39:32    12s] **WARN: (ENCEXT-2773):	The via resistance between layers M9 and M10 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[05/15 20:39:32    12s] Type 'man ENCEXT-2773' for more detail.
[05/15 20:39:32    12s] **WARN: (ENCEXT-2766):	Sheet resistance for layer M1 is not defined in the cap table. LEF value 0.38 will be used.
[05/15 20:39:32    12s] **WARN: (ENCEXT-2766):	Sheet resistance for layer M2 is not defined in the cap table. LEF value 0.25 will be used.
[05/15 20:39:32    12s] **WARN: (ENCEXT-2766):	Sheet resistance for layer M3 is not defined in the cap table. LEF value 0.25 will be used.
[05/15 20:39:32    12s] **WARN: (ENCEXT-2766):	Sheet resistance for layer M4 is not defined in the cap table. LEF value 0.21 will be used.
[05/15 20:39:32    12s] **WARN: (ENCEXT-2766):	Sheet resistance for layer M5 is not defined in the cap table. LEF value 0.21 will be used.
[05/15 20:39:32    12s] **WARN: (ENCEXT-2766):	Sheet resistance for layer M6 is not defined in the cap table. LEF value 0.21 will be used.
[05/15 20:39:32    12s] **WARN: (ENCEXT-2766):	Sheet resistance for layer M7 is not defined in the cap table. LEF value 0.075 will be used.
[05/15 20:39:32    12s] **WARN: (ENCEXT-2766):	Sheet resistance for layer M8 is not defined in the cap table. LEF value 0.075 will be used.
[05/15 20:39:32    12s] **WARN: (ENCEXT-2766):	Sheet resistance for layer M9 is not defined in the cap table. LEF value 0.03 will be used.
[05/15 20:39:32    12s] **WARN: (ENCEXT-2766):	Sheet resistance for layer M10 is not defined in the cap table. LEF value 0.03 will be used.
[05/15 20:39:32    12s] Summary of Active RC-Corners : 
[05/15 20:39:32    12s]  
[05/15 20:39:32    12s]  Analysis View: an
[05/15 20:39:32    12s]     RC-Corner Name        : rc
[05/15 20:39:32    12s]     RC-Corner Index       : 0
[05/15 20:39:32    12s]     RC-Corner Temperature : 25 Celsius
[05/15 20:39:32    12s]     RC-Corner Cap Table   : ''
[05/15 20:39:32    12s]     RC-Corner PreRoute Res Factor         : 1
[05/15 20:39:32    12s]     RC-Corner PreRoute Cap Factor         : 1
[05/15 20:39:32    12s]     RC-Corner PostRoute Res Factor        : 1
[05/15 20:39:32    12s]     RC-Corner PostRoute Cap Factor        : 1
[05/15 20:39:32    12s]     RC-Corner PostRoute XCap Factor       : 1
[05/15 20:39:32    12s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[05/15 20:39:32    12s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[05/15 20:39:32    12s]     RC-Corner PostRoute Clock Cap Factor  : 1   	[Derived from postRoute_cap (effortLevel low)]
[05/15 20:39:32    12s]     RC-Corner PostRoute Clock Res Factor  : 1   	[Derived from postRoute_res (effortLevel low)]
[05/15 20:39:32    12s] *Info: initialize multi-corner CTS.
[05/15 20:39:32    12s] CTE reading timing constraint file '../synthesis/r2g_output/r2g.sdc' ...
[05/15 20:39:32    12s] Current (total cpu=0:00:12.7, real=0:02:09, peak res=384.6M, current mem=501.5M)
[05/15 20:39:32    12s] INFO (CTE): Constraints read successfully.
[05/15 20:39:32    12s] WARNING (CTE-25): Line: 9, 10 of File ../synthesis/r2g_output/r2g.sdc : Skipped unsupported command: set_units
[05/15 20:39:32    12s] 
[05/15 20:39:32    12s] 
[05/15 20:39:32    12s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=391.6M, current mem=508.0M)
[05/15 20:39:32    12s] Current (total cpu=0:00:12.8, real=0:02:09, peak res=391.6M, current mem=508.0M)
[05/15 20:39:32    12s] **WARN: (TA-976):	Path groups asserted by the group_path constraint are considered by the software to be global in nature - they cannot be restricted to specific constraint modes. Due to this restriction, the group_path constraint is not supported directly in the constraint files which are configured in mode-specific commands such as create_constraint_mode. The current group_path entry will be ignored. You can enter the group_path constraint interactively or as part of a general command script -  where it will be interpreted as global and will be in effect for all modes.
[05/15 20:39:32    12s] Total number of combinational cells: 99
[05/15 20:39:32    12s] Total number of sequential cells: 29
[05/15 20:39:32    12s] Total number of tristate cells: 6
[05/15 20:39:32    12s] Total number of level shifter cells: 0
[05/15 20:39:32    12s] Total number of power gating cells: 0
[05/15 20:39:32    12s] Total number of isolation cells: 0
[05/15 20:39:32    12s] Total number of power switch cells: 0
[05/15 20:39:32    12s] Total number of pulse generator cells: 0
[05/15 20:39:32    12s] Total number of always on buffers: 0
[05/15 20:39:32    12s] Total number of retention cells: 0
[05/15 20:39:32    12s] List of usable buffers: BUF_X1 BUF_X2 BUF_X4 BUF_X8 BUF_X16 BUF_X32 CLKBUF_X1 CLKBUF_X2 CLKBUF_X3
[05/15 20:39:32    12s] Total number of usable buffers: 9
[05/15 20:39:32    12s] List of unusable buffers:
[05/15 20:39:32    12s] Total number of unusable buffers: 0
[05/15 20:39:32    12s] List of usable inverters: INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32
[05/15 20:39:32    12s] Total number of usable inverters: 6
[05/15 20:39:32    12s] List of unusable inverters:
[05/15 20:39:32    12s] Total number of unusable inverters: 0
[05/15 20:39:32    12s] List of identified usable delay cells:
[05/15 20:39:32    12s] Total number of identified usable delay cells: 0
[05/15 20:39:32    12s] List of identified unusable delay cells:
[05/15 20:39:32    12s] Total number of identified unusable delay cells: 0
[05/15 20:39:32    12s] No delay cells were detected in the set of buffers. Buffers will be used to fix hold violations.
[05/15 20:39:32    12s] 
[05/15 20:39:32    12s] *** Summary of all messages that are not suppressed in this session:
[05/15 20:39:32    12s] Severity  ID               Count  Summary                                  
[05/15 20:39:32    12s] WARNING   ENCEXT-2766         10  Sheet resistance for layer %s is not def...
[05/15 20:39:32    12s] WARNING   ENCEXT-2773         10  The via resistance between layers %s and...
[05/15 20:39:32    12s] WARNING   TA-976               1  Path groups asserted by the group_path c...
[05/15 20:39:32    12s] WARNING   TECHLIB-436         20  Attribute '%s' on '%s' pin '%s' of cell ...
[05/15 20:39:32    12s] *** Message Summary: 41 warning(s), 0 error(s)
[05/15 20:39:32    12s] 
[05/15 20:39:32    12s] <CMD> fit
[05/15 20:39:42    13s] <CMD> setDrawView fplan
[05/15 20:39:42    13s] <CMD> getIoFlowFlag
[05/15 20:39:44    13s] <CMD> floorPlan -site CORE -r 1.0 0.63 0 0 0 0
[05/15 20:39:53    14s] **ERROR: (ENCFP-993):	Cannot find site 'CORE'  to create rows. Check there is a specified site for rows.
[05/15 20:39:53    14s] 
[05/15 20:39:53    14s] <CMD> uiSetTool select
[05/15 20:39:53    14s] <CMD> getIoFlowFlag
[05/15 20:39:55    14s] <CMD> globalNetConnect VDD -type pgpin -pin VDD -inst *
[05/15 20:40:04    14s] <CMD> globalNetConnect VSS -type pgpin -pin VSS -inst *
[05/15 20:40:04    14s] <CMD> globalNetConnect VDD -type tiehi
[05/15 20:40:04    14s] <CMD> globalNetConnect VSS -type tielo
[05/15 20:40:05    14s] <CMD> setPinAssignMode -pinEditInBatch true
[05/15 20:40:46    17s] <CMD> editPin -pinWidth 0.07 -pinDepth 0.07 -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -side Right -layer 3 -spreadType center -spacing 0.5 -pin {{out[0]} {out[1]} {out[2]} {out[3]} {out[4]} {out[5]} {out[6]} {out[7]}}
[05/15 20:40:46    17s] Successfully spread [8] pins.
[05/15 20:40:46    17s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 519.8M).
[05/15 20:40:46    17s] <CMD> setPinAssignMode -pinEditInBatch true
[05/15 20:41:07    18s] <CMD> editPin -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 3 -spreadType center -spacing 0.4 -pin {{a0_mux[0]} {a0_mux[1]} {a0_mux[2]} {a0_mux[3]} {a0_mux[4]} {a0_mux[5]} {a0_mux[6]} {a0_mux[7]} {a1_mux[0]} {a1_mux[1]} {a1_mux[2]} {a1_mux[3]} {a1_mux[4]} {a1_mux[5]} {a1_mux[6]} {a1_mux[7]} a_sel {b[0]} {b[1]} {b[2]} {b[3]} {b[4]} {b[5]} {b[6]} {b[7]} {ctrl[0]} {ctrl[1]} {ctrl[2]} sel VDD VSS}
[05/15 20:41:07    18s] Successfully spread [31] pins.
[05/15 20:41:07    18s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 519.8M).
[05/15 20:41:07    18s] <CMD> setPinAssignMode -pinEditInBatch true
[05/15 20:41:08    18s] <CMD> editPin -pinWidth 0.07 -pinDepth 0.07 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 3 -spreadType center -spacing 0.42 -pin {{a0_mux[0]} {a0_mux[1]} {a0_mux[2]} {a0_mux[3]} {a0_mux[4]} {a0_mux[5]} {a0_mux[6]} {a0_mux[7]} {a1_mux[0]} {a1_mux[1]} {a1_mux[2]} {a1_mux[3]} {a1_mux[4]} {a1_mux[5]} {a1_mux[6]} {a1_mux[7]} a_sel {b[0]} {b[1]} {b[2]} {b[3]} {b[4]} {b[5]} {b[6]} {b[7]} {ctrl[0]} {ctrl[1]} {ctrl[2]} sel VDD VSS}
[05/15 20:41:08    18s] Successfully spread [31] pins.
[05/15 20:41:08    18s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 519.8M).
[05/15 20:41:08    18s] <CMD> addStripe -block_ring_top_layer_limit metal5 -max_same_layer_jog_length 1.6 -padcore_ring_bottom_layer_limit metal3 -set_to_set_distance 5 -stacked_via_top_layer metal10 -padcore_ring_top_layer_limit metal5 -spacing 1 -xleft_offset 1 -merge_stripes_value 0.095 -layer metal4 -block_ring_bottom_layer_limit metal3 -width 1 -nets {VSS VDD } -stacked_via_bottom_layer metal1
[05/15 20:41:36    20s] **WARN: (ENCPP-4022):	Option "-stacked_via_top_layer" is obsolete and has been replaced by "setAddStripeMode -stacked_via_top_layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "setAddStripeMode -stacked_via_top_layer layerName"..
[05/15 20:41:36    20s] **WARN: (ENCPP-4022):	Option "-stacked_via_bottom_layer" is obsolete and has been replaced by "setAddStripeMode -stacked_via_bottom_layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "setAddStripeMode -stacked_via_bottom_layer layerName"..
[05/15 20:41:36    20s] 
[05/15 20:41:36    20s] Starting stripe generation ...
[05/15 20:41:36    20s] Non-Default setAddStripeOption Settings :
[05/15 20:41:36    20s]   NONE
[05/15 20:41:36    20s] The core ring for VSS is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
[05/15 20:41:36    20s] The core ring for VDD is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
[05/15 20:41:36    20s] Stripe generation is complete; vias are now being generated.
[05/15 20:41:36    20s] The power planner created 8 wires.
[05/15 20:41:36    20s] *** Ending Stripe Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 519.8M) ***
[05/15 20:41:36    20s] <CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { 1 10 } -blockPinTarget { nearestRingStripe nearestTarget } -padPinPortConnect { allPort oneGeom } -checkAlignedSecondaryPin 1 -blockPin useLef -allowJogging 1 -crossoverViaBottomLayer 1 -allowLayerChange 1 -targetViaTopLayer 10 -crossoverViaTopLayer 10 -targetViaBottomLayer 1 -nets { VSS VDD }
[05/15 20:41:56    21s] **WARN: (ENCSR-4054):	Option -checkAlignedSecondaryPin is obsolete. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove -checkAlignedSecondaryPin from the script.
[05/15 20:41:56    21s] **WARN: (ENCSR-4053):	Option -crossoverViaBottomLayer is obsolete and has been replaced by -crossoverViaLayerRange. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update the script to use -crossoverViaLayerRange.
[05/15 20:41:56    21s] **WARN: (ENCSR-4053):	Option -targetViaTopLayer is obsolete and has been replaced by -targetViaLayerRange. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update the script to use -targetViaLayerRange.
[05/15 20:41:56    21s] **WARN: (ENCSR-4053):	Option -crossoverViaTopLayer is obsolete and has been replaced by -crossoverViaLayerRange. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update the script to use -crossoverViaLayerRange.
[05/15 20:41:56    21s] **WARN: (ENCSR-4053):	Option -targetViaBottomLayer is obsolete and has been replaced by -targetViaLayerRange. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update the script to use -targetViaLayerRange.
[05/15 20:41:56    21s] *** Begin SPECIAL ROUTE on Mon May 15 20:41:56 2017 ***
[05/15 20:41:56    21s] SPECIAL ROUTE ran on directory: /home/bwj4163/eecs303/lab/alu/backend
[05/15 20:41:56    21s] SPECIAL ROUTE ran on machine: tlab-01.ece.northwestern.edu (Linux 2.6.32-642.6.2.el6.x86_64 Xeon 1.60Ghz)
[05/15 20:41:56    21s] 
[05/15 20:41:56    21s] Begin option processing ...
[05/15 20:41:56    21s] srouteConnectPowerBump set to false
[05/15 20:41:56    21s] routeSelectNet set to "VSS VDD"
[05/15 20:41:56    21s] routeSpecial set to true
[05/15 20:41:56    21s] srouteBlockPin set to "useLef"
[05/15 20:41:56    21s] srouteBottomLayerLimit set to 1
[05/15 20:41:56    21s] srouteBottomTargetLayerLimit set to 1
[05/15 20:41:56    21s] srouteConnectConverterPin set to false
[05/15 20:41:56    21s] srouteCrossoverViaBottomLayer set to 1
[05/15 20:41:56    21s] srouteCrossoverViaTopLayer set to 10
[05/15 20:41:56    21s] srouteFollowCorePinEnd set to 3
[05/15 20:41:56    21s] srouteJogControl set to "preferWithChanges differentLayer"
[05/15 20:41:56    21s] srouteLevelShifterMaxGap set to 1
[05/15 20:41:56    21s] sroutePadPinAllPorts set to true
[05/15 20:41:56    21s] sroutePreserveExistingRoutes set to true
[05/15 20:41:56    21s] srouteRoutePowerBarPortOnBothDir set to true
[05/15 20:41:56    21s] srouteStopBlockPin set to "nearestTarget"
[05/15 20:41:56    21s] srouteTopLayerLimit set to 10
[05/15 20:41:56    21s] srouteTopTargetLayerLimit set to 10
[05/15 20:41:56    21s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1069.00 megs.
[05/15 20:41:56    21s] 
[05/15 20:41:56    21s] Reading DB technology information...
[05/15 20:41:56    21s] Finished reading DB technology information.
[05/15 20:41:56    21s] Reading floorplan and netlist information...
[05/15 20:41:56    21s] Finished reading floorplan and netlist information.
[05/15 20:41:56    21s] Read in 22 layers, 10 routing layers, 1 overlap layer
[05/15 20:41:56    21s] Read in 134 macros, 21 used
[05/15 20:41:56    21s] Read in 21 components
[05/15 20:41:56    21s]   21 core components: 21 unplaced, 0 placed, 0 fixed
[05/15 20:41:56    21s] Read in 39 physical pins
[05/15 20:41:56    21s]   39 physical pins: 0 unplaced, 39 placed, 0 fixed
[05/15 20:41:56    21s] Read in 39 nets
[05/15 20:41:56    21s] Read in 2 special nets, 2 routed
[05/15 20:41:56    21s] Read in 81 terminals
[05/15 20:41:56    21s] 2 nets selected.
[05/15 20:41:56    21s] 
[05/15 20:41:56    21s] Begin power routing ...
[05/15 20:41:56    21s] **WARN: (ENCSR-1254):	Cannot find any block pin of net VDD. Check netlist, or change option to include the pin.
[05/15 20:41:56    21s] **WARN: (ENCSR-1256):	Cannot find any CORE class pad pin of net VDD. Change routing area or layer to include the expected pin, or check netlist, or change port class in LEF file.
[05/15 20:41:56    21s] Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in LEF file, or change option to include pin in given range.
[05/15 20:41:56    21s] **WARN: (ENCSR-1254):	Cannot find any block pin of net VSS. Check netlist, or change option to include the pin.
[05/15 20:41:56    21s] **WARN: (ENCSR-1256):	Cannot find any CORE class pad pin of net VSS. Change routing area or layer to include the expected pin, or check netlist, or change port class in LEF file.
[05/15 20:41:56    21s] Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in LEF file, or change option to include pin in given range.
[05/15 20:41:56    21s] CPU time for FollowPin 0 seconds
[05/15 20:41:56    21s] CPU time for FollowPin 0 seconds
[05/15 20:41:56    21s]   Number of IO ports routed: 0
[05/15 20:41:56    21s]   Number of Block ports routed: 0
[05/15 20:41:56    21s]   Number of Stripe ports routed: 0
[05/15 20:41:56    21s]   Number of Core ports routed: 0  open: 14
[05/15 20:41:56    21s]   Number of Pad ports routed: 0
[05/15 20:41:56    21s]   Number of Power Bump ports routed: 0
[05/15 20:41:56    21s]   Number of Followpin connections: 14
[05/15 20:41:56    21s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1076.00 megs.
[05/15 20:41:56    21s] 
[05/15 20:41:56    21s] 
[05/15 20:41:56    21s] 
[05/15 20:41:56    21s]  Begin updating DB with routing results ...
[05/15 20:41:56    21s]  Updating DB with 39 io pins ...
[05/15 20:41:56    21s]  Updating DB with 30 via definition ...Extracting standard cell pins and blockage ...... 
[05/15 20:41:56    21s] Pin and blockage extraction finished
[05/15 20:41:56    21s] 
[05/15 20:41:56    21s] 
sroute post-processing starts at Mon May 15 20:41:56 2017
The viaGen is rebuilding shadow vias for net VSS.
[05/15 20:41:56    21s] sroute post-processing ends at Mon May 15 20:41:56 2017

sroute post-processing starts at Mon May 15 20:41:56 2017
The viaGen is rebuilding shadow vias for net VDD.
[05/15 20:41:56    21s] sroute post-processing ends at Mon May 15 20:41:56 2017
sroute: Total CPU time used = 0:0:0
[05/15 20:41:56    21s] sroute: Total Real time used = 0:0:0
[05/15 20:41:56    21s] sroute: Total Memory used = 7.30 megs
[05/15 20:41:56    21s] sroute: Total Peak Memory used = 527.13 megs
[05/15 20:41:56    21s] <CMD> editPowerVia -skip_via_on_pin Standardcell -bottom_layer metal1 -add_vias 1 -top_layer metal8
[05/15 20:42:23    23s] 
[05/15 20:42:23    23s] The editPowerVia process is running on the entire design.
[05/15 20:42:23    23s] The editPowervia process started at Mon May 15 20:42:23 2017.
[05/15 20:42:23    23s] **WARN: (ENCPP-612):	The intersection area is insufficient to satisfy the LEF MINIMUMCUT rule, so no via was created between layer: metal2 & metal3, size: 0.07 x 0.05 at (0.04, 15.34)
[05/15 20:42:23    23s] **WARN: (ENCPP-528):	ViaGen failed to add via between layer metal1 & metal3 at (0.04, 15.34)
[05/15 20:42:23    23s] The editPowervia process ended at Mon May 15 20:42:23 2017.
[05/15 20:42:23    23s] <CMD> saveDesign alu_power.enc
[05/15 20:42:23    23s] Writing Netlist "alu_power.enc.dat.tmp/alu_conv.v.gz" ...
[05/15 20:42:23    23s] Saving AAE Data ...
[05/15 20:42:23    23s] Saving configuration ...
[05/15 20:42:23    23s] Saving preference file alu_power.enc.dat.tmp/enc.pref.tcl ...
[05/15 20:42:23    23s] Saving floorplan ...
[05/15 20:42:23    23s] Saving Drc markers ...
[05/15 20:42:23    23s] ... 14 markers are saved ...
[05/15 20:42:23    23s] ... 0 geometry drc markers are saved ...
[05/15 20:42:23    23s] ... 0 antenna drc markers are saved ...
[05/15 20:42:23    23s] Saving placement ...
[05/15 20:42:23    23s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=527.1M) ***
[05/15 20:42:23    23s] Saving route ...
[05/15 20:42:23    23s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=527.1M) ***
[05/15 20:42:23    23s] Writing DEF file 'alu_power.enc.dat.tmp/alu_conv.def.gz', current time is Mon May 15 20:42:23 2017 ...
[05/15 20:42:23    23s] unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
[05/15 20:42:23    23s] DEF file 'alu_power.enc.dat.tmp/alu_conv.def.gz' is written, current time is Mon May 15 20:42:23 2017 ...
[05/15 20:42:23    23s] Copying timing libraries...
[05/15 20:42:23    23s] .
[05/15 20:42:23    23s] Copying LEF files...
[05/15 20:42:23    23s] .
[05/15 20:42:23    23s] Copying Constraints file(s)...
[05/15 20:42:23    23s] Modifying View File...
[05/15 20:42:24    23s] Updating MMMC files...
[05/15 20:42:24    23s] Checking if file contains nested files: r2g.sdc
[05/15 20:42:24    23s] Modifying Globals File...
[05/15 20:42:24    23s] Modifying Power Constraints File...
[05/15 20:42:24    23s] Generated self-contained design: /home/bwj4163/eecs303/lab/alu/backend
[05/15 20:42:24    23s] *** Message Summary: 0 warning(s), 0 error(s)
[05/15 20:42:24    23s] 
[05/15 20:42:24    23s] <CMD> setEndCapMode -reset
[05/15 20:42:24    23s] <CMD> setEndCapMode -boundary_tap false
[05/15 20:42:24    23s] <CMD> setPlaceMode -resetsetPlaceMode -congEffort auto -timingDriven 1 -modulePlan 1 -clkGateAware 1 -powerDriven 0 -ignoreScan 1 -reorderScan 1 -ignoreSpare 0 -placeIOPins 0 -moduleAwareSpare 0 -preserveRouting 0 -rmAffectedRouting 0 -checkRoute 0 -swapEEQ 0
[05/15 20:42:33    24s] 
[05/15 20:42:33    24s] Usage: setPlaceMode [-help] [-reset] [-adaptive {false|true|auto}]
[05/15 20:42:33    24s]                     [-allowBorderPinAbut {true|false}]
[05/15 20:42:33    24s]                     [-autoBlockageInChannel {none|soft|partial}]
[05/15 20:42:33    24s]                     [-checkCutSpacing {true|false}]
[05/15 20:42:33    24s]                     [-checkPinLayerForAccess <layer-list>]
[05/15 20:42:33    24s]                     [-checkRoute {true|false}] [-clkGateAware {true|false}]
[05/15 20:42:33    24s]                     [-clusterMode {true|false|auto}]
[05/15 20:42:33    24s]                     [-colorAwareLegal {true|false}]
[05/15 20:42:33    24s]                     [-congEffort {low|medium|high|auto}]
[05/15 20:42:33    24s]                     [-congRepairEffort {medium|high}]
[05/15 20:42:33    24s]                     [-contextAwareLegal {true|false}]
[05/15 20:42:33    24s]                     [-coreEngineEffort {medium|high}] [-doRPlace {true|false}]
[05/15 20:42:33    24s]                     [-dptFlow {false|true|auto}]
[05/15 20:42:33    24s]                     [-fillerGapEffort {none|low|medium|high}]
[05/15 20:42:33    24s]                     [-fillerGapMinGap <micron>] [-fillerGapRadius <micron>]
[05/15 20:42:33    24s]                     [-fixedShifter {true|false}] [-fp {true|false}]
[05/15 20:42:33    24s]                     [-groupFlopToGate {false|true|auto}]
[05/15 20:42:33    24s]                     [-groupFlopToGateHalfPerim <value>]
[05/15 20:42:33    24s]                     [-groupFlopToGateMaxFanout <value>]
[05/15 20:42:33    24s]                     [-groupFlopToGateMinFanout <value>]
[05/15 20:42:33    24s]                     [-groupFlopToMacro {true|false}]
[05/15 20:42:33    24s]                     [-groupFlopToMacroLevel <value>]
[05/15 20:42:33    24s]                     [-groupFlopToMacroList <value>] [-hardFence {true|false}]
[05/15 20:42:33    24s]                     [-honorImplantSpacing {true|false}]
[05/15 20:42:33    24s]                     [-ignoreScan {true|1|false|0|auto}]
[05/15 20:42:33    24s]                     [-ignoreSpare {true|false}] [-ioPinBlockage {true|false}]
[05/15 20:42:33    24s]                     [-maxDensity <value>] [-maxShifterColDepth <value>]
[05/15 20:42:33    24s]                     [-maxShifterDepth <value>] [-maxShifterRowDepth <value>]
[05/15 20:42:33    24s]                     [-moduleAwareSpare {true|false}]
[05/15 20:42:33    24s]                     [-modulePadding <module factor>]
[05/15 20:42:33    24s]                     [-padFixedInsts {true|false}]
[05/15 20:42:33    24s]                     [-padForPinNearBorder {true|false}]
[05/15 20:42:33    24s]                     [-placeIoPins {true|false}] [-powerDriven {true|false}]
[05/15 20:42:33    24s]                     [-prerouteAsObs {layerNum ...}]
[05/15 20:42:33    24s]                     [-preserveRouting {true|false}] [-quickCTS {true|false}]
[05/15 20:42:33    24s]                     [-reorderScan {true|false}]
[05/15 20:42:33    24s]                     [-rmAffectedRouting {true|false}]
[05/15 20:42:33    24s]                     [-sdpAlignment {true|false}] [-sdpPlace {false|true}]
[05/15 20:42:33    24s]                     [-selectiveBlockage {true|false}]
[05/15 20:42:33    24s]                     [-slackDriven {true|false}]
[05/15 20:42:33    24s]                     [-softGuideStrength {low|medium|high}]
[05/15 20:42:33    24s]                     [-swapEEQ {true|false}] [-timingDriven {true|false}]
[05/15 20:42:33    24s]                     [-uniformDensity {false|true}] [-viaInPin {true|false}]
[05/15 20:42:33    24s]                     [-wireLenOptEffort {none|medium|high}]
[05/15 20:42:33    24s] 
[05/15 20:42:33    24s] **ERROR: (ENCTCM-48):	"-resetsetPlaceMode" is not a legal option for command "setPlaceMode". Either the current option or an option prior to it is not specified correctly.
[05/15 20:42:33    24s] 
[05/15 20:42:33    24s] <CMD> setPlaceMode -congEffort auto -timingDriven 1 -modulePlan 1 -clkGateAware 1 -powerDriven 0 -ignoreScan 1 -reorderScan 1 -ignoreSpare 0 -placeIOPins 0 -moduleAwareSpare 0 -preserveRouting 0 -rmAffectedRouting 0 -checkRoute 0 -swapEEQ 0
[05/15 20:42:48    25s] <CMD> setPlaceMode -fp false
[05/15 20:42:54    25s] <CMD> placeDesign
[05/15 20:42:54    25s] *** Starting placeDesign default flow ***
[05/15 20:42:54    25s] **INFO: Enable pre-place timing setting for timing analysis
[05/15 20:42:54    25s] Set Using Default Delay Limit as 101.
[05/15 20:42:54    25s] **WARN: (ENCDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[05/15 20:42:54    25s] Set Default Net Delay as 0 ps.
[05/15 20:42:54    25s] Set Default Net Load as 0 pF. 
[05/15 20:42:54    25s] **INFO: Analyzing IO path groups for slack adjustment
[05/15 20:42:54    25s] *** Start deleteBufferTree ***
[05/15 20:42:54    25s] #################################################################################
[05/15 20:42:54    25s] # Design Stage: PreRoute
[05/15 20:42:54    25s] # Design Mode: 90nm
[05/15 20:42:54    25s] # Analysis Mode: MMMC non-OCV
[05/15 20:42:54    25s] # Extraction Mode: default
[05/15 20:42:54    25s] # Delay Calculation Options: engine=aae signOff=true SIAware=false(opt_signoff)
[05/15 20:42:54    25s] # Switching Delay Calculation Engine to AAE
[05/15 20:42:54    25s] #################################################################################
[05/15 20:42:54    25s] Calculate delays in Single mode...
[05/15 20:42:54    25s] Topological Sorting (CPU = 0:00:00.0, MEM = 542.7M, InitMEM = 542.7M)
[05/15 20:42:54    25s] siFlow : Timing analysis mode is single, using late cdB files
[05/15 20:42:54    25s]  AAE_INFO: Swapping Delay calculation library interface data to disk.
[05/15 20:42:54    25s] *** Memory pool thread-safe mode activated.
[05/15 20:42:54    25s] AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/15 20:42:54    25s] AAE_THRD: End delay calculation. (MEM=594.973 CPU=0:00:00.0 REAL=0:00:00.0)
[05/15 20:42:54    25s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 595.0M) ***
[05/15 20:42:54    25s] Info: Detect buffers to remove automatically.
[05/15 20:42:55    25s] Analyzing netlist ...
[05/15 20:42:55    25s] All-RC-Corners-Per-Net-In-Memory is turned ON...
[05/15 20:42:55    25s] Updating netlist
[05/15 20:42:55    25s] 
[05/15 20:42:55    25s] *summary: 12 instances (buffers/inverters) removed
[05/15 20:42:55    25s] *** Finish deleteBufferTree (0:00:00.1) ***
[05/15 20:42:55    25s] **INFO: Disable pre-place timing setting for timing analysis
[05/15 20:42:55    25s] Set Using Default Delay Limit as 1000.
[05/15 20:42:55    25s] Set Default Net Delay as 1000 ps.
[05/15 20:42:55    25s] Set Default Net Load as 0.5 pF. 
[05/15 20:42:55    25s] *** Starting "NanoPlace(TM) placement v#3 (mem=586.9M)" ...
[05/15 20:42:55    25s] **WARN: (ENCTS-403):	Delay calculation was forced to extrapolate table data outside of the characterized range. In some cases, extrapolation can reduce the accuracy of the delay calculation. You can enable more detailed reporting of these cases by enabling the command 'setDelayCalMode -reportOutBound true'.
[05/15 20:42:55    25s] Type 'man ENCTS-403' for more detail.
[05/15 20:42:55    25s] *** Build Buffered Sizing Timing Model
[05/15 20:42:55    25s] (cpu=0:00:00.4 mem=586.9M) ***
[05/15 20:42:55    25s] *** Build Virtual Sizing Timing Model
[05/15 20:42:55    25s] (cpu=0:00:00.4 mem=587.9M) ***
[05/15 20:42:55    25s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[05/15 20:42:55    25s] **WARN: (ENCSP-9042):	Scan chains were not defined, -ignoreScan option will be ignored.
[05/15 20:42:55    26s] Define the scan chains before using this option.
[05/15 20:42:55    26s] Type 'man ENCSP-9042' for more detail.
[05/15 20:42:55    26s] #std cell=191 (0 fixed + 191 movable) #block=0 (0 floating + 0 preplaced)
[05/15 20:42:55    26s] #ioInst=0 #net=221 #term=724 #term/net=3.28, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=36
[05/15 20:42:55    26s] stdCell: 191 single + 0 double + 0 multi
[05/15 20:42:55    26s] Total standard cell length = 0.1693 (mm), area = 0.0002 (mm^2)
[05/15 20:42:55    26s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[05/15 20:42:55    26s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/15 20:42:55    26s] Average module density = 0.679.
[05/15 20:42:55    26s] Density for the design = 0.679.
[05/15 20:42:55    26s]        = stdcell_area 891 sites (237 um^2) / alloc_area 1313 sites (349 um^2).
[05/15 20:42:55    26s] Pin Density = 0.813.
[05/15 20:42:55    26s]             = total # of pins 724 / total Instance area 891.
[05/15 20:42:55    26s] Clock gating cells determined by native netlist tracing.
[05/15 20:42:55    26s] Iteration  1: Total net bbox = 5.754e+02 (4.57e+02 1.18e+02)
[05/15 20:42:55    26s]               Est.  stn bbox = 6.197e+02 (4.91e+02 1.28e+02)
[05/15 20:42:55    26s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 597.5M
[05/15 20:42:55    26s] Iteration  2: Total net bbox = 5.754e+02 (4.57e+02 1.18e+02)
[05/15 20:42:55    26s]               Est.  stn bbox = 6.197e+02 (4.91e+02 1.28e+02)
[05/15 20:42:55    26s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 597.5M
[05/15 20:42:55    26s] Iteration  3: Total net bbox = 5.355e+02 (3.94e+02 1.42e+02)
[05/15 20:42:55    26s]               Est.  stn bbox = 5.841e+02 (4.31e+02 1.53e+02)
[05/15 20:42:55    26s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 597.5M
[05/15 20:42:55    26s] Iteration  4: Total net bbox = 1.232e+03 (6.89e+02 5.43e+02)
[05/15 20:42:55    26s]               Est.  stn bbox = 1.356e+03 (7.54e+02 6.01e+02)
[05/15 20:42:55    26s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 597.5M
[05/15 20:42:55    26s] Iteration  5: Total net bbox = 1.375e+03 (7.56e+02 6.19e+02)
[05/15 20:42:55    26s]               Est.  stn bbox = 1.508e+03 (8.23e+02 6.85e+02)
[05/15 20:42:55    26s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 597.5M
[05/15 20:42:55    26s] Iteration  6: Total net bbox = 1.401e+03 (7.65e+02 6.37e+02)
[05/15 20:42:55    26s]               Est.  stn bbox = 1.535e+03 (8.31e+02 7.04e+02)
[05/15 20:42:55    26s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 597.5M
[05/15 20:42:55    26s] *** cost = 1.401e+03 (7.65e+02 6.37e+02) (cpu for global=0:00:00.0) real=0:00:00.0***
[05/15 20:42:55    26s] Info: 0 clock gating cells identified, 0 (on average) moved
[05/15 20:42:55    26s] Core Placement runtime cpu: 0:00:00.0 real: 0:00:00.0
[05/15 20:42:55    26s] **WARN: (ENCSP-9025):	No scan chain specified/traced.
[05/15 20:42:55    26s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[05/15 20:42:55    26s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/15 20:42:55    26s] *** Starting refinePlace (0:00:26.3 mem=571.2M) ***
[05/15 20:42:55    26s] Total net length = 1.401e+03 (7.646e+02 6.369e+02) (ext = 2.563e+02)
[05/15 20:42:55    26s] Move report: Timing Driven Placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/15 20:42:55    26s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 571.2MB
[05/15 20:42:55    26s] Starting refinePlace ...
[05/15 20:42:55    26s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/15 20:42:55    26s]   Spread Effort: high, pre-route mode, useDDP on.
[05/15 20:42:56    26s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.4, real=0:00:01.0, mem=571.2MB) @(0:00:26.3 - 0:00:26.7).
[05/15 20:42:56    26s] Move report: preRPlace moves 191 insts, mean move: 0.74 um, max move: 2.08 um
[05/15 20:42:56    26s] 	Max move on inst (drc_bufs4203): (2.02, 10.90) --> (3.80, 11.20)
[05/15 20:42:56    26s] 	Length: 2 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: INV_X1
[05/15 20:42:56    26s] wireLenOptFixPriorityInst 0 inst fixed
[05/15 20:42:56    26s] Placement tweakage begins.
[05/15 20:42:56    26s] wire length = 1.487e+03 = 8.042e+02 H + 6.824e+02 V
[05/15 20:42:56    26s] wire length = 1.418e+03 = 7.353e+02 H + 6.824e+02 V
[05/15 20:42:56    26s] Placement tweakage ends.
[05/15 20:42:56    26s] Move report: tweak moves 57 insts, mean move: 0.91 um, max move: 3.04 um
[05/15 20:42:56    26s] 	Max move on inst (g3849): (0.00, 11.20) --> (3.04, 11.20)
[05/15 20:42:56    26s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/15 20:42:56    26s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=571.2MB) @(0:00:26.7 - 0:00:26.7).
[05/15 20:42:56    26s] Move report: Detail placement moves 191 insts, mean move: 0.80 um, max move: 2.86 um
[05/15 20:42:56    26s] 	Max move on inst (g3921): (11.65, 14.14) --> (8.93, 14.00)
[05/15 20:42:56    26s] 	Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 571.2MB
[05/15 20:42:56    26s] Statistics of distance of Instance movement in refine placement:
[05/15 20:42:56    26s]   maximum (X+Y) =         2.86 um
[05/15 20:42:56    26s]   inst (g3921) with max move: (11.65, 14.1435) -> (8.93, 14)
[05/15 20:42:56    26s]   mean    (X+Y) =         0.80 um
[05/15 20:42:56    26s] Total instances flipped for WireLenOpt: 2
[05/15 20:42:56    26s] Summary Report:
[05/15 20:42:56    26s] Instances move: 191 (out of 191 movable)
[05/15 20:42:56    26s] Mean displacement: 0.80 um
[05/15 20:42:56    26s] Max displacement: 2.86 um (Instance: g3921) (11.65, 14.1435) -> (8.93, 14)
[05/15 20:42:56    26s] 	Length: 6 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: XOR2_X1
[05/15 20:42:56    26s] Total instances moved : 191
[05/15 20:42:56    26s] Total net length = 1.418e+03 (7.353e+02 6.824e+02) (ext = 2.617e+02)
[05/15 20:42:56    26s] Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 571.2MB
[05/15 20:42:56    26s] [CPU] RefinePlace/total (cpu=0:00:00.4, real=0:00:01.0, mem=571.2MB) @(0:00:26.3 - 0:00:26.7).
[05/15 20:42:56    26s] *** Finished refinePlace (0:00:26.7 mem=571.2M) ***
[05/15 20:42:56    26s] Total net length = 1.417e+03 (7.348e+02 6.821e+02) (ext = 2.671e+02)
[05/15 20:42:56    26s] *** End of Placement (cpu=0:00:01.1, real=0:00:01.0, mem=571.2M) ***
[05/15 20:42:56    26s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[05/15 20:42:56    26s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/15 20:42:56    26s] default core: bins with density >  0.75 =    0 % ( 0 / 4 )
[05/15 20:42:56    26s] Density distribution unevenness ratio = 1.216%
[05/15 20:42:56    26s] *** Free Virtual Timing Model ...(mem=571.2M)
[05/15 20:42:56    26s] Starting congestion repair ...
[05/15 20:42:56    26s] *** Starting trialRoute (mem=571.2M) ***
[05/15 20:42:56    26s] 
[05/15 20:42:56    26s] There are 0 guide points passed to trialRoute for fixed pins.
[05/15 20:42:56    26s] There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
[05/15 20:42:56    26s] Options:  -noPinGuide
[05/15 20:42:56    26s] 
[05/15 20:42:56    26s] routingBox: (-3200 -3200) (41830 39600)
[05/15 20:42:56    26s] coreBox:    (0 0) (38630 36400)
[05/15 20:42:56    26s] 
[05/15 20:42:56    26s] Phase 1a route (0:00:00.0 571.2M):
[05/15 20:42:56    26s] Est net length = 1.577e+03um = 8.316e+02H + 7.455e+02V
[05/15 20:42:56    26s] Usage: (27.3%H 58.3%V) = (1.200e+03um 1.986e+03um) = (636 980)
[05/15 20:42:56    26s] Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
[05/15 20:42:56    26s] Overflow: 10 = 0 (0.00% H) + 10 (8.39% V)
[05/15 20:42:56    26s] 
[05/15 20:42:56    26s] Phase 1b route (0:00:00.0 572.2M):
[05/15 20:42:56    26s] Usage: (27.2%H 58.3%V) = (1.196e+03um 1.984e+03um) = (634 980)
[05/15 20:42:56    26s] Overflow: 9 = 0 (0.00% H) + 9 (7.56% V)
[05/15 20:42:56    26s] 
[05/15 20:42:56    26s] Phase 1c route (0:00:00.0 572.2M):
[05/15 20:42:56    26s] Usage: (27.0%H 58.3%V) = (1.189e+03um 1.988e+03um) = (630 981)
[05/15 20:42:56    26s] Overflow: 9 = 0 (0.00% H) + 9 (7.56% V)
[05/15 20:42:56    26s] 
[05/15 20:42:56    26s] Phase 1d route (0:00:00.0 572.2M):
[05/15 20:42:56    26s] Usage: (27.1%H 58.4%V) = (1.190e+03um 1.988e+03um) = (631 982)
[05/15 20:42:56    26s] Overflow: 8 = 0 (0.00% H) + 8 (6.39% V)
[05/15 20:42:56    26s] 
[05/15 20:42:56    26s] Phase 1a-1d Overflow: 0.00% H + 6.39% V (0:00:00.0 572.2M)

[05/15 20:42:56    26s] 
[05/15 20:42:56    26s] Phase 1e route (0:00:00.0 572.2M):
[05/15 20:42:56    26s] Usage: (27.2%H 58.4%V) = (1.196e+03um 1.984e+03um) = (633 982)
[05/15 20:42:56    26s] Overflow: 5 = 0 (0.00% H) + 5 (4.13% V)
[05/15 20:42:56    26s] 
[05/15 20:42:56    26s] Phase 1f route (0:00:00.0 572.2M):
[05/15 20:42:56    26s] Usage: (27.4%H 58.4%V) = (1.206e+03um 1.981e+03um) = (638 982)
[05/15 20:42:56    26s] Overflow: 3 = 0 (0.00% H) + 3 (2.48% V)
[05/15 20:42:56    26s] 
[05/15 20:42:56    26s] Congestion distribution:
[05/15 20:42:56    26s] 
[05/15 20:42:56    26s] Remain	cntH		cntV
[05/15 20:42:56    26s] --------------------------------------
[05/15 20:42:56    26s]  -1:	0	 0.00%	3	 2.48%
[05/15 20:42:56    26s] --------------------------------------
[05/15 20:42:56    26s]   0:	0	 0.00%	12	 9.92%
[05/15 20:42:56    26s]   1:	0	 0.00%	9	 7.44%
[05/15 20:42:56    26s]   2:	0	 0.00%	6	 4.96%
[05/15 20:42:56    26s]   3:	0	 0.00%	11	 9.09%
[05/15 20:42:56    26s]   4:	0	 0.00%	10	 8.26%
[05/15 20:42:56    26s]   5:	121	100.00%	70	57.85%
[05/15 20:42:56    26s] 
[05/15 20:42:56    26s] 
[05/15 20:42:56    26s] Phase 1e-1f Overflow: 0.00% H + 2.48% V (0:00:00.0 572.2M)

[05/15 20:42:56    26s] Global route (cpu=0.0s real=0.0s 572.2M)
[05/15 20:42:56    26s] 
[05/15 20:42:56    26s] 
[05/15 20:42:56    26s] *** After '-updateRemainTrks' operation: 
[05/15 20:42:56    26s] 
[05/15 20:42:56    26s] Usage: (33.9%H 64.4%V) = (1.537e+03um 2.171e+03um) = (790 1083)
[05/15 20:42:56    26s] Overflow: 34 = 0 (0.00% H) + 34 (28.51% V)
[05/15 20:42:56    26s] 
[05/15 20:42:56    26s] Phase 1l Overflow: 0.00% H + 28.51% V (0:00:00.0 580.2M)

[05/15 20:42:56    26s] 
[05/15 20:42:56    26s] Congestion distribution:
[05/15 20:42:56    26s] 
[05/15 20:42:56    26s] Remain	cntH		cntV
[05/15 20:42:56    26s] --------------------------------------
[05/15 20:42:56    26s]  -5:	0	 0.00%	3	 2.48%
[05/15 20:42:56    26s]  -4:	0	 0.00%	2	 1.65%
[05/15 20:42:56    26s]  -3:	0	 0.00%	5	 4.13%
[05/15 20:42:56    26s]  -2:	0	 0.00%	5	 4.13%
[05/15 20:42:56    26s]  -1:	0	 0.00%	6	 4.96%
[05/15 20:42:56    26s] --------------------------------------
[05/15 20:42:56    26s]   0:	0	 0.00%	4	 3.31%
[05/15 20:42:56    26s]   1:	0	 0.00%	7	 5.79%
[05/15 20:42:56    26s]   2:	0	 0.00%	9	 7.44%
[05/15 20:42:56    26s]   3:	2	 1.65%	7	 5.79%
[05/15 20:42:56    26s]   4:	3	 2.48%	8	 6.61%
[05/15 20:42:56    26s]   5:	116	95.87%	65	53.72%
[05/15 20:42:56    26s] 
[05/15 20:42:56    26s] 
[05/15 20:42:56    26s] *** Completed Phase 1 route (0:00:00.0 580.2M) ***
[05/15 20:42:56    26s] 
[05/15 20:42:56    26s] 
[05/15 20:42:56    26s] Total length: 1.908e+03um, number of vias: 1465
[05/15 20:42:56    26s] M1(H) length: 1.176e+02um, number of vias: 688
[05/15 20:42:56    26s] M2(V) length: 7.236e+02um, number of vias: 466
[05/15 20:42:56    26s] M3(H) length: 7.362e+02um, number of vias: 117
[05/15 20:42:56    26s] M4(V) length: 7.224e+01um, number of vias: 94
[05/15 20:42:56    26s] M5(H) length: 9.464e+01um, number of vias: 100
[05/15 20:42:56    26s] M6(V) length: 1.641e+02um, number of vias: 0
[05/15 20:42:56    26s] M7(H) length: 0.000e+00um, number of vias: 0
[05/15 20:42:56    26s] M8(V) length: 0.000e+00um, number of vias: 0
[05/15 20:42:56    26s] M9(H) length: 0.000e+00um, number of vias: 0
[05/15 20:42:56    26s] M10(V) length: 0.000e+00um
[05/15 20:42:56    26s] *** Completed Phase 2 route (0:00:00.0 580.2M) ***
[05/15 20:42:56    26s] 
[05/15 20:42:56    26s] *** Finished all Phases (cpu=0:00:00.0 mem=580.2M) ***
[05/15 20:42:56    26s] Peak Memory Usage was 580.2M 
[05/15 20:42:56    26s] *** Finished trialRoute (cpu=0:00:00.0 mem=580.2M) ***
[05/15 20:42:56    26s] 
[05/15 20:42:56    26s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[05/15 20:42:56    26s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/15 20:42:56    26s] Local HotSpot Analysis: normalized max congestion hotspot area = 5.00, normalized total congestion hotspot area = 5.00 (area is in unit of 4 std-cell row bins)
[05/15 20:42:56    26s] 
[05/15 20:42:56    26s] ** np local hotspot detection info verbose **
[05/15 20:42:56    26s] level 0: max group area = 5.00 (0.42%) total group area = 5.00 (0.42%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[05/15 20:42:56    26s] 
[05/15 20:42:56    26s] describeCongestion: hCong = 0.00 vCong = 0.34
[05/15 20:42:56    26s] Trial Route Overflow 0.000000(H) 28.510278(V).
[05/15 20:42:56    26s] Start repairing congestion with level 2.
[05/15 20:42:56    26s] congRepair additional round: bin height 2 and width 2
[05/15 20:42:56    26s] Apply auto density screen in post-place stage.
[05/15 20:42:56    26s] Auto density screen increases utilization from 0.679 to 0.769
[05/15 20:42:56    26s] Auto density screen runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 580.2M
[05/15 20:42:56    26s] Iteration  5: Total net bbox = 1.329e+03 (7.20e+02 6.09e+02)
[05/15 20:42:56    26s]               Est.  stn bbox = 1.456e+03 (7.83e+02 6.74e+02)
[05/15 20:42:56    26s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 580.2M
[05/15 20:42:56    26s] Iteration  6: Total net bbox = 1.417e+03 (7.55e+02 6.62e+02)
[05/15 20:42:56    26s]               Est.  stn bbox = 1.552e+03 (8.21e+02 7.31e+02)
[05/15 20:42:56    26s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 580.2M
[05/15 20:42:56    26s] Iteration  7: Total net bbox = 1.441e+03 (7.62e+02 6.80e+02)
[05/15 20:42:56    26s]               Est.  stn bbox = 1.575e+03 (8.26e+02 7.49e+02)
[05/15 20:42:56    26s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 580.2M
[05/15 20:42:56    26s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[05/15 20:42:56    26s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/15 20:42:56    26s] *** Starting refinePlace (0:00:26.8 mem=580.2M) ***
[05/15 20:42:56    26s] Total net length = 1.460e+03 (7.673e+02 6.927e+02) (ext = 2.573e+02)
[05/15 20:42:56    26s] Move report: Timing Driven Placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/15 20:42:56    26s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 580.2MB
[05/15 20:42:56    26s] Starting refinePlace ...
[05/15 20:42:56    26s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/15 20:42:56    26s]   Spread Effort: high, pre-route mode, useDDP on.
[05/15 20:42:56    27s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.4, real=0:00:00.0, mem=580.2MB) @(0:00:26.8 - 0:00:27.2).
[05/15 20:42:56    27s] Move report: preRPlace moves 191 insts, mean move: 0.47 um, max move: 1.72 um
[05/15 20:42:56    27s] 	Max move on inst (g3988): (0.20, 6.19) --> (1.33, 5.60)
[05/15 20:42:56    27s] 	Length: 7 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: MUX2_X1
[05/15 20:42:56    27s] wireLenOptFixPriorityInst 0 inst fixed
[05/15 20:42:56    27s] Placement tweakage begins.
[05/15 20:42:56    27s] wire length = 1.488e+03 = 7.764e+02 H + 7.114e+02 V
[05/15 20:42:56    27s] wire length = 1.434e+03 = 7.221e+02 H + 7.114e+02 V
[05/15 20:42:56    27s] Placement tweakage ends.
[05/15 20:42:56    27s] Move report: tweak moves 38 insts, mean move: 1.08 um, max move: 3.80 um
[05/15 20:42:56    27s] 	Max move on inst (g3885): (16.53, 1.40) --> (12.73, 1.40)
[05/15 20:42:56    27s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/15 20:42:56    27s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=580.2MB) @(0:00:27.2 - 0:00:27.2).
[05/15 20:42:56    27s] Move report: Detail placement moves 191 insts, mean move: 0.61 um, max move: 4.17 um
[05/15 20:42:56    27s] 	Max move on inst (g3885): (16.62, 1.68) --> (12.73, 1.40)
[05/15 20:42:56    27s] 	Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 580.2MB
[05/15 20:42:56    27s] Statistics of distance of Instance movement in refine placement:
[05/15 20:42:56    27s]   maximum (X+Y) =         4.17 um
[05/15 20:42:56    27s]   inst (g3885) with max move: (16.621, 1.6785) -> (12.73, 1.4)
[05/15 20:42:56    27s]   mean    (X+Y) =         0.61 um
[05/15 20:42:56    27s] Total instances flipped for WireLenOpt: 4
[05/15 20:42:56    27s] Summary Report:
[05/15 20:42:56    27s] Instances move: 191 (out of 191 movable)
[05/15 20:42:56    27s] Mean displacement: 0.61 um
[05/15 20:42:56    27s] Max displacement: 4.17 um (Instance: g3885) (16.621, 1.6785) -> (12.73, 1.4)
[05/15 20:42:56    27s] 	Length: 2 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: INV_X1
[05/15 20:42:56    27s] Total instances moved : 191
[05/15 20:42:56    27s] Total net length = 1.434e+03 (7.221e+02 7.114e+02) (ext = 2.644e+02)
[05/15 20:42:56    27s] Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 580.2MB
[05/15 20:42:56    27s] [CPU] RefinePlace/total (cpu=0:00:00.4, real=0:00:00.0, mem=580.2MB) @(0:00:26.8 - 0:00:27.2).
[05/15 20:42:56    27s] *** Finished refinePlace (0:00:27.2 mem=580.2M) ***
[05/15 20:42:56    27s] Total net length = 1.432e+03 (7.221e+02 7.104e+02) (ext = 2.657e+02)
[05/15 20:42:56    27s] *** Starting trialRoute (mem=580.2M) ***
[05/15 20:42:56    27s] 
[05/15 20:42:56    27s] There are 0 guide points passed to trialRoute for fixed pins.
[05/15 20:42:56    27s] There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
[05/15 20:42:56    27s] Options:  -noPinGuide
[05/15 20:42:56    27s] 
[05/15 20:42:56    27s] routingBox: (-3200 -3200) (41830 39600)
[05/15 20:42:56    27s] coreBox:    (0 0) (38630 36400)
[05/15 20:42:56    27s] 
[05/15 20:42:56    27s] Phase 1a route (0:00:00.0 580.2M):
[05/15 20:42:56    27s] Est net length = 1.580e+03um = 8.007e+02H + 7.791e+02V
[05/15 20:42:56    27s] Usage: (26.6%H 59.3%V) = (1.159e+03um 1.921e+03um) = (620 989)
[05/15 20:42:56    27s] Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
[05/15 20:42:56    27s] Overflow: 8 = 0 (0.00% H) + 8 (6.25% V)
[05/15 20:42:56    27s] 
[05/15 20:42:56    27s] Phase 1b route (0:00:00.0 580.2M):
[05/15 20:42:56    27s] Usage: (26.5%H 59.2%V) = (1.151e+03um 1.922e+03um) = (617 988)
[05/15 20:42:56    27s] Overflow: 8 = 0 (0.00% H) + 8 (6.25% V)
[05/15 20:42:56    27s] 
[05/15 20:42:56    27s] Phase 1c route (0:00:00.0 580.2M):
[05/15 20:42:56    27s] Usage: (26.4%H 59.1%V) = (1.147e+03um 1.917e+03um) = (615 986)
[05/15 20:42:56    27s] Overflow: 7 = 0 (0.00% H) + 7 (5.42% V)
[05/15 20:42:56    27s] 
[05/15 20:42:56    27s] Phase 1d route (0:00:00.0 580.2M):
[05/15 20:42:56    27s] Usage: (26.5%H 59.3%V) = (1.151e+03um 1.922e+03um) = (617 989)
[05/15 20:42:56    27s] Overflow: 6 = 0 (0.00% H) + 6 (4.82% V)
[05/15 20:42:56    27s] 
[05/15 20:42:56    27s] Phase 1a-1d Overflow: 0.00% H + 4.82% V (0:00:00.0 580.2M)

[05/15 20:42:56    27s] 
[05/15 20:42:56    27s] Phase 1e route (0:00:00.0 580.2M):
[05/15 20:42:56    27s] Usage: (26.7%H 59.0%V) = (1.162e+03um 1.907e+03um) = (623 984)
[05/15 20:42:56    27s] Overflow: 2 = 0 (0.00% H) + 2 (2.00% V)
[05/15 20:42:56    27s] 
[05/15 20:42:56    27s] Phase 1f route (0:00:00.0 580.2M):
[05/15 20:42:56    27s] Usage: (27.0%H 59.2%V) = (1.174e+03um 1.910e+03um) = (629 987)
[05/15 20:42:56    27s] Overflow: 1 = 0 (0.00% H) + 1 (0.83% V)
[05/15 20:42:56    27s] 
[05/15 20:42:56    27s] Congestion distribution:
[05/15 20:42:56    27s] 
[05/15 20:42:56    27s] Remain	cntH		cntV
[05/15 20:42:56    27s] --------------------------------------
[05/15 20:42:56    27s]  -1:	0	 0.00%	1	 0.83%
[05/15 20:42:56    27s] --------------------------------------
[05/15 20:42:56    27s]   0:	0	 0.00%	7	 5.79%
[05/15 20:42:56    27s]   1:	0	 0.00%	6	 4.96%
[05/15 20:42:56    27s]   2:	0	 0.00%	4	 3.31%
[05/15 20:42:56    27s]   3:	0	 0.00%	11	 9.09%
[05/15 20:42:56    27s]   4:	0	 0.00%	17	14.05%
[05/15 20:42:56    27s]   5:	121	100.00%	75	61.98%
[05/15 20:42:56    27s] 
[05/15 20:42:56    27s] 
[05/15 20:42:56    27s] Phase 1e-1f Overflow: 0.00% H + 0.83% V (0:00:00.0 580.2M)

[05/15 20:42:56    27s] Global route (cpu=0.0s real=0.0s 580.2M)
[05/15 20:42:56    27s] 
[05/15 20:42:56    27s] 
[05/15 20:42:56    27s] *** After '-updateRemainTrks' operation: 
[05/15 20:42:56    27s] 
[05/15 20:42:56    27s] Usage: (32.6%H 63.7%V) = (1.460e+03um 2.018e+03um) = (760 1063)
[05/15 20:42:56    27s] Overflow: 12 = 0 (0.00% H) + 12 (10.27% V)
[05/15 20:42:56    27s] 
[05/15 20:42:56    27s] Phase 1l Overflow: 0.00% H + 10.27% V (0:00:00.0 580.2M)

[05/15 20:42:56    27s] 
[05/15 20:42:56    27s] Congestion distribution:
[05/15 20:42:56    27s] 
[05/15 20:42:56    27s] Remain	cntH		cntV
[05/15 20:42:56    27s] --------------------------------------
[05/15 20:42:56    27s]  -5:	0	 0.00%	1	 0.83%
[05/15 20:42:56    27s]  -3:	0	 0.00%	1	 0.83%
[05/15 20:42:56    27s]  -2:	0	 0.00%	3	 2.48%
[05/15 20:42:56    27s]  -1:	0	 0.00%	4	 3.31%
[05/15 20:42:56    27s] --------------------------------------
[05/15 20:42:56    27s]   0:	0	 0.00%	2	 1.65%
[05/15 20:42:56    27s]   1:	0	 0.00%	4	 3.31%
[05/15 20:42:56    27s]   2:	1	 0.83%	11	 9.09%
[05/15 20:42:56    27s]   3:	0	 0.00%	16	13.22%
[05/15 20:42:56    27s]   4:	1	 0.83%	19	15.70%
[05/15 20:42:56    27s]   5:	119	98.35%	60	49.59%
[05/15 20:42:56    27s] 
[05/15 20:42:56    27s] 
[05/15 20:42:56    27s] *** Completed Phase 1 route (0:00:00.0 580.2M) ***
[05/15 20:42:56    27s] 
[05/15 20:42:56    27s] 
[05/15 20:42:56    27s] Total length: 1.922e+03um, number of vias: 1423
[05/15 20:42:56    27s] M1(H) length: 1.156e+02um, number of vias: 690
[05/15 20:42:56    27s] M2(V) length: 7.880e+02um, number of vias: 452
[05/15 20:42:56    27s] M3(H) length: 7.279e+02um, number of vias: 106
[05/15 20:42:56    27s] M4(V) length: 6.762e+01um, number of vias: 89
[05/15 20:42:56    27s] M5(H) length: 7.644e+01um, number of vias: 86
[05/15 20:42:56    27s] M6(V) length: 1.467e+02um, number of vias: 0
[05/15 20:42:56    27s] M7(H) length: 0.000e+00um, number of vias: 0
[05/15 20:42:56    27s] M8(V) length: 0.000e+00um, number of vias: 0
[05/15 20:42:56    27s] M9(H) length: 0.000e+00um, number of vias: 0
[05/15 20:42:56    27s] M10(V) length: 0.000e+00um
[05/15 20:42:56    27s] *** Completed Phase 2 route (0:00:00.0 580.2M) ***
[05/15 20:42:56    27s] 
[05/15 20:42:56    27s] *** Finished all Phases (cpu=0:00:00.0 mem=580.2M) ***
[05/15 20:42:56    27s] Peak Memory Usage was 580.2M 
[05/15 20:42:56    27s] *** Finished trialRoute (cpu=0:00:00.0 mem=580.2M) ***
[05/15 20:42:56    27s] 
[05/15 20:42:56    27s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[05/15 20:42:56    27s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/15 20:42:56    27s] Local HotSpot Analysis: normalized max congestion hotspot area = 1.00, normalized total congestion hotspot area = 1.00 (area is in unit of 4 std-cell row bins)
[05/15 20:42:56    27s] 
[05/15 20:42:56    27s] ** np local hotspot detection info verbose **
[05/15 20:42:56    27s] level 0: max group area = 1.00 (0.08%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[05/15 20:42:56    27s] 
[05/15 20:42:56    27s] describeCongestion: hCong = 0.00 vCong = 0.06
[05/15 20:42:56    27s] End of congRepair (cpu=0:00:00.5, real=0:00:00.0)
[05/15 20:42:56    27s] *** Finishing placeDesign default flow ***
[05/15 20:42:56    27s] **placeDesign ... cpu = 0: 0: 2, real = 0: 0: 3, mem = 572.2M **
[05/15 20:42:57    27s] 
[05/15 20:42:57    27s] *** Summary of all messages that are not suppressed in this session:
[05/15 20:42:57    27s] Severity  ID               Count  Summary                                  
[05/15 20:42:57    27s] WARNING   ENCTS-403            1  Delay calculation was forced to extrapol...
[05/15 20:42:57    27s] WARNING   ENCDC-1629           1  The default delay limit was set to %d. T...
[05/15 20:42:57    27s] WARNING   ENCSP-9025           1  No scan chain specified/traced.          
[05/15 20:42:57    27s] WARNING   ENCSP-9042           1  Scan chains were not defined, -ignoreSca...
[05/15 20:42:57    27s] *** Message Summary: 4 warning(s), 0 error(s)
[05/15 20:42:57    27s] 
[05/15 20:42:57    27s] <CMD> timeDesign -preCTS -numPaths 200
[05/15 20:42:57    27s] *** Starting trialRoute (mem=572.2M) ***
[05/15 20:42:57    27s] 
[05/15 20:42:57    27s] There are 0 guide points passed to trialRoute for fixed pins.
[05/15 20:42:57    27s] There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
[05/15 20:42:57    27s] Start to check current routing status for nets...
[05/15 20:42:57    27s] All nets are already routed correctly.
[05/15 20:42:57    27s] *** Finishing trialRoute (mem=572.2M) ***
[05/15 20:42:57    27s] 
[05/15 20:42:57    27s] Extraction called for design 'alu_conv' of instances=191 and nets=238 using extraction engine 'preRoute' .
[05/15 20:42:57    27s] **WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
[05/15 20:42:57    27s] PreRoute RC Extraction called for design alu_conv.
[05/15 20:42:57    27s] RC Extraction called in multi-corner(1) mode.
[05/15 20:42:57    27s] **WARN: (ENCEXT-6197):	Capacitance table file not specified. This will result in lower parasitic accuracy using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the capacitance table file using 'generateCapTbl' command and specify it before extraction.
[05/15 20:42:57    27s] RCMode: PreRoute
[05/15 20:42:57    27s]       RC Corner Indexes            0   
[05/15 20:42:57    27s] Capacitance Scaling Factor   : 1.00000 
[05/15 20:42:57    27s] Resistance Scaling Factor    : 1.00000 
[05/15 20:42:57    27s] Clock Cap. Scaling Factor    : 1.00000 
[05/15 20:42:57    27s] Clock Res. Scaling Factor    : 1.00000 
[05/15 20:42:57    27s] Shrink Factor                : 1.00000
[05/15 20:42:57    27s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/15 20:42:57    27s] Initializing multi-corner resistance tables ...
[05/15 20:42:57    27s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 572.176M)
[05/15 20:42:57    27s] Found active setup analysis view an
[05/15 20:42:57    27s] Found active hold analysis view an
[05/15 20:42:57    27s] **WARN: (ENCEXT-2882):	Unable to find resistance for via 'via1_4' in capacitance table or LEF files. Check the capacitance table and LEF files. Assigning default value of 4.0 ohms.
[05/15 20:42:57    27s] **WARN: (ENCEXT-2882):	Unable to find resistance for via 'via2_8' in capacitance table or LEF files. Check the capacitance table and LEF files. Assigning default value of 4.0 ohms.
[05/15 20:42:57    27s] **WARN: (ENCEXT-2882):	Unable to find resistance for via 'via3_2' in capacitance table or LEF files. Check the capacitance table and LEF files. Assigning default value of 4.0 ohms.
[05/15 20:42:57    27s] **WARN: (ENCEXT-2882):	Unable to find resistance for via 'via4_0' in capacitance table or LEF files. Check the capacitance table and LEF files. Assigning default value of 4.0 ohms.
[05/15 20:42:57    27s] **WARN: (ENCEXT-2882):	Unable to find resistance for via 'via5_0' in capacitance table or LEF files. Check the capacitance table and LEF files. Assigning default value of 4.0 ohms.
[05/15 20:42:57    27s] AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/15 20:42:57    27s] AAE_THRD: End delay calculation. (MEM=611.309 CPU=0:00:00.0 REAL=0:00:00.0)
[05/15 20:42:57    27s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+
|     Setup mode     |   all   | default |
+--------------------+---------+---------+
|           WNS (ns):|  0.307  |  0.307  |
|           TNS (ns):|  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |
|          All Paths:|    8    |    8    |
+--------------------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      1 (9)       |   -0.007   |      1 (9)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 67.860%
Routing Overflow: 0.00% H and 10.27% V
------------------------------------------------------------
Reported timing to dir ./timingReports
[05/15 20:42:57    27s] Total CPU time: 0.16 sec
[05/15 20:42:57    27s] Total Real time: 0.0 sec
[05/15 20:42:57    27s] Total Memory Usage: 601.761719 Mbytes
[05/15 20:42:57    27s] <CMD> optDesign -preCTS -numPaths 200
[05/15 20:42:57    27s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[05/15 20:42:57    27s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/15 20:42:57    27s] GigaOpt running with 1 threads.
[05/15 20:42:57    27s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 607.8M, totSessionCpu=0:00:28 **
[05/15 20:42:57    27s] Added -handlePreroute to trialRouteMode
[05/15 20:42:57    27s] *** optDesign -preCTS ***
[05/15 20:42:57    27s] DRC Margin: user margin 0.0; extra margin 0.2
[05/15 20:42:57    27s] Setup Target Slack: user slack 0; extra slack 0.1
[05/15 20:42:57    27s] Hold Target Slack: user slack 0
[05/15 20:42:57    27s] Multi-VT timing optimization disabled based on library information.
[05/15 20:42:57    27s] *** Starting trialRoute (mem=607.8M) ***
[05/15 20:42:57    27s] 
[05/15 20:42:57    27s] There are 0 guide points passed to trialRoute for fixed pins.
[05/15 20:42:57    27s] There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
[05/15 20:42:57    27s] Start to check current routing status for nets...
[05/15 20:42:57    27s] All nets are already routed correctly.
[05/15 20:42:57    27s] *** Finishing trialRoute (mem=607.8M) ***
[05/15 20:42:57    27s] 
[05/15 20:42:57    27s] Found active setup analysis view an
[05/15 20:42:57    27s] Found active hold analysis view an
[05/15 20:42:57    27s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.307  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|    8    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      1 (9)       |   -0.007   |      1 (9)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 67.860%
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 605.8M, totSessionCpu=0:00:28 **
[05/15 20:42:57    27s] ** INFO : this run is activating placeOpt flow focusing on WNS only...
[05/15 20:42:57    27s] *** Starting optimizing excluded clock nets MEM= 606.8M) ***
[05/15 20:42:57    27s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 606.8M) ***
[05/15 20:42:57    27s] *info: There are 9 candidate Buffer cells
[05/15 20:42:57    27s] *info: There are 6 candidate Inverter cells
[05/15 20:42:57    27s] 
[05/15 20:42:58    28s] Netlist preparation processing... 
[05/15 20:42:58    28s] Removed 0 instance
[05/15 20:42:58    28s] *info: Marking 0 isolation instances dont touch
[05/15 20:42:58    28s] *info: Marking 0 level shifter instances dont touch
[05/15 20:42:58    28s] **optDesign ... cpu = 0:00:00, real = 0:00:01, mem = 681.5M, totSessionCpu=0:00:28 **
[05/15 20:42:58    28s] Begin: GigaOpt high fanout net optimization
[05/15 20:42:58    28s] End: GigaOpt high fanout net optimization
[05/15 20:42:58    28s] Begin: GigaOpt DRV Optimization
[05/15 20:42:58    28s] Begin: Processing multi-driver nets
[05/15 20:42:58    28s] *** Starting multi-driver net buffering ***
[05/15 20:42:58    28s] *summary: 0 non-ignored multi-driver nets.
[05/15 20:42:58    28s] *** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=735.0M) ***
[05/15 20:42:58    28s] End: Processing multi-driver nets
[05/15 20:42:58    28s] +--------------------------------------------------------------------------------------------------------------------------+
[05/15 20:42:58    28s] |      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |         |            |           |
[05/15 20:42:58    28s] +--------------------------------------------------------------------------------------------------------------------------+
[05/15 20:42:58    28s] |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  | Density |    Real    |    Mem    |
[05/15 20:42:58    28s] +--------------------------------------------------------------------------------------------------------------------------+
[05/15 20:42:58    28s] DrvVio net n_35 maxTran 
[05/15 20:42:58    28s] DrvVio net n_74 maxTran 
[05/15 20:42:58    28s] DrvVio net n_79 maxTran 
[05/15 20:42:58    28s] DrvVio net n_153 maxTran 
[05/15 20:42:58    28s] DrvVio net n_161 maxTran 
[05/15 20:42:58    28s] DrvVio net n_202 maxTran 
[05/15 20:42:58    28s] |     6   |    45   |     0   |      0  |     0   |     0   |     0   |     0   | 0.31 |  67.86  |            |           |
[05/15 20:42:58    28s] DrvVio net n_74 maxTran 
[05/15 20:42:58    28s] DrvVio net n_79 maxTran 
[05/15 20:42:58    28s] |     2   |    10   |     0   |      0  |     0   |     0   |     0   |     0   | 0.31 |  68.62  |   0:00:00.0|     737.0M|
[05/15 20:42:58    28s] +--------------------------------------------------------------------------------------------------------------------------+
[05/15 20:42:58    28s] 
[05/15 20:42:58    28s] *** Finish DRV Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=737.0M) ***
[05/15 20:42:58    28s] 
[05/15 20:42:58    28s] End: GigaOpt DRV Optimization
[05/15 20:42:58    28s] Found active setup analysis view an
[05/15 20:42:58    28s] Found active hold analysis view an
[05/15 20:42:58    28s] 
------------------------------------------------------------
            post DRV Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.313  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|    8    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 68.621%
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 698.9M, totSessionCpu=0:00:28 **
[05/15 20:42:58    28s] Begin: GigaOpt Global Optimization
[05/15 20:42:58    28s] *info: 2 special nets excluded.
[05/15 20:42:58    28s] *info: 9 no-driver nets excluded.
[05/15 20:42:58    28s] ** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
[05/15 20:42:58    28s] +--------+--------+----------+------------+--------+----------+---------+-------------+
[05/15 20:42:58    28s] |  WNS   |  TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup|  End Point  |
[05/15 20:42:58    28s] +--------+--------+----------+------------+--------+----------+---------+-------------+
[05/15 20:42:58    28s] |   0.000|   0.000|    68.62%|   0:00:00.0|  737.0M|        an|       NA| NA          |
[05/15 20:42:58    28s] +--------+--------+----------+------------+--------+----------+---------+-------------+
[05/15 20:42:58    28s] 
[05/15 20:42:58    28s] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=737.0M) ***
[05/15 20:42:58    28s] 
[05/15 20:42:58    28s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=737.0M) ***
[05/15 20:42:58    28s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[05/15 20:42:58    28s] End: GigaOpt Global Optimization
[05/15 20:42:58    28s] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 696.9M, totSessionCpu=0:00:29 **
[05/15 20:42:58    28s] *** Timing Is met
[05/15 20:42:58    28s] *** Check timing (0:00:00.0)
[05/15 20:42:58    28s] Begin: Area Reclaim Optimization
[05/15 20:42:58    28s] Reclaim Optimization WNS Slack 0.023  TNS Slack 0.000 Density 68.62
[05/15 20:42:58    28s] +----------+---------+--------+--------+------------+--------+
[05/15 20:42:58    28s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[05/15 20:42:58    28s] +----------+---------+--------+--------+------------+--------+
[05/15 20:42:58    28s] |    68.62%|        -|   0.023|   0.000|   0:00:00.0|  737.0M|
[05/15 20:42:58    28s] |    68.62%|        0|   0.023|   0.000|   0:00:00.0|  737.0M|
[05/15 20:42:58    28s] |    68.62%|        0|   0.023|   0.000|   0:00:00.0|  737.0M|
[05/15 20:42:58    28s] |    68.62%|        0|   0.023|   0.000|   0:00:00.0|  737.0M|
[05/15 20:42:58    28s] +----------+---------+--------+--------+------------+--------+
[05/15 20:42:58    28s] Reclaim Optimization End WNS Slack 0.023  TNS Slack 0.000 Density 68.62
[05/15 20:42:58    28s] 
[05/15 20:42:58    28s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[05/15 20:42:58    28s] --------------------------------------------------------------
[05/15 20:42:58    28s] |                                   | Total     | Sequential |
[05/15 20:42:58    28s] --------------------------------------------------------------
[05/15 20:42:58    28s] | Num insts resized                 |       0  |       0    |
[05/15 20:42:58    28s] | Num insts undone                  |       0  |       0    |
[05/15 20:42:58    28s] | Num insts Downsized               |       0  |       0    |
[05/15 20:42:58    28s] | Num insts Samesized               |       0  |       0    |
[05/15 20:42:58    28s] | Num insts Upsized                 |       0  |       0    |
[05/15 20:42:58    28s] | Num multiple commits+uncommits    |       0  |       -    |
[05/15 20:42:58    28s] --------------------------------------------------------------
[05/15 20:42:58    28s] ** Finished Core Area Reclaim Optimization (cpu = 0:00:00.1) (real = 0:00:00.0) **
[05/15 20:42:58    28s] Executing incremental physical updates
[05/15 20:42:58    28s] Executing incremental physical updates
[05/15 20:42:58    28s] ** Finished Area Reclaim Optimization (cpu=0:00:00, real=0:00:00, mem=698.87M, totSessionCpu=0:00:29).
[05/15 20:42:58    28s] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 698.9M, totSessionCpu=0:00:29 **
[05/15 20:42:58    28s] **INFO : Launching the early exit mechanism
[05/15 20:42:58    28s] *** Starting refinePlace (0:00:28.9 mem=698.9M) ***
[05/15 20:42:58    28s] Total net length = 1.572e+03 (8.092e+02 7.626e+02) (ext = 2.867e+02)
[05/15 20:42:58    28s] default core: bins with density >  0.75 =   25 % ( 1 / 4 )
[05/15 20:42:58    28s] Density distribution unevenness ratio = 7.976%
[05/15 20:42:58    28s] RPlace IncrNP: Rollback Lev = -5
[05/15 20:42:58    28s] RPlace: Density =0.855856, incremental np is triggered.
[05/15 20:42:58    28s] default core: bins with density >  0.75 =    0 % ( 0 / 4 )
[05/15 20:42:59    29s] Density distribution unevenness ratio = 1.687%
[05/15 20:42:59    29s] RPlace postIncrNP: Density = 0.855856 -> 0.706757.
[05/15 20:42:59    29s] RPlace postIncrNP Info: Density distribution changes:
[05/15 20:42:59    29s] [1.10+      ] :	 0 (0.00%) -> 0 (0.00%)
[05/15 20:42:59    29s] [1.05 - 1.10] :	 0 (0.00%) -> 0 (0.00%)
[05/15 20:42:59    29s] [1.00 - 1.05] :	 0 (0.00%) -> 0 (0.00%)
[05/15 20:42:59    29s] [0.95 - 1.00] :	 0 (0.00%) -> 0 (0.00%)
[05/15 20:42:59    29s] [0.90 - 0.95] :	 0 (0.00%) -> 0 (0.00%)
[05/15 20:42:59    29s] [0.85 - 0.90] :	 1 (25.00%) -> 0 (0.00%)
[05/15 20:42:59    29s] [0.80 - 0.85] :	 0 (0.00%) -> 0 (0.00%)
[05/15 20:42:59    29s] [CPU] RefinePlace/IncrNP (cpu=0:00:00.1, real=0:00:01.0, mem=700.9MB) @(0:00:28.9 - 0:00:29.0).
[05/15 20:42:59    29s] Move report: incrNP moves 184 insts, mean move: 1.98 um, max move: 6.10 um
[05/15 20:42:59    29s] 	Max move on inst (g3887): (13.49, 9.80) --> (15.39, 5.60)
[05/15 20:42:59    29s] Move report: Timing Driven Placement moves 184 insts, mean move: 1.98 um, max move: 6.10 um
[05/15 20:42:59    29s] 	Max move on inst (g3887): (13.49, 9.80) --> (15.39, 5.60)
[05/15 20:42:59    29s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 700.9MB
[05/15 20:42:59    29s] Starting refinePlace ...
[05/15 20:42:59    29s]   Spread Effort: high, pre-route mode, useDDP on.
[05/15 20:42:59    29s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=700.9MB) @(0:00:29.0 - 0:00:29.1).
[05/15 20:42:59    29s] Move report: preRPlace moves 64 insts, mean move: 0.36 um, max move: 0.95 um
[05/15 20:42:59    29s] 	Max move on inst (g3874): (1.71, 7.00) --> (2.66, 7.00)
[05/15 20:42:59    29s] 	Length: 4 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: OAI21_X1
[05/15 20:42:59    29s] wireLenOptFixPriorityInst 0 inst fixed
[05/15 20:42:59    29s] Placement tweakage begins.
[05/15 20:42:59    29s] wire length = 1.409e+03 = 7.739e+02 H + 6.353e+02 V
[05/15 20:42:59    29s] wire length = 1.366e+03 = 7.306e+02 H + 6.353e+02 V
[05/15 20:42:59    29s] Placement tweakage ends.
[05/15 20:42:59    29s] Move report: tweak moves 44 insts, mean move: 0.89 um, max move: 2.28 um
[05/15 20:42:59    29s] 	Max move on inst (drc_bufs4243): (2.28, 14.00) --> (0.00, 14.00)
[05/15 20:42:59    29s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/15 20:42:59    29s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=700.9MB) @(0:00:29.1 - 0:00:29.1).
[05/15 20:42:59    29s] Move report: Detail placement moves 88 insts, mean move: 0.60 um, max move: 2.47 um
[05/15 20:42:59    29s] 	Max move on inst (drc_bufs4243): (2.47, 14.00) --> (0.00, 14.00)
[05/15 20:42:59    29s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 700.9MB
[05/15 20:42:59    29s] Statistics of distance of Instance movement in refine placement:
[05/15 20:42:59    29s]   maximum (X+Y) =         6.10 um
[05/15 20:42:59    29s]   inst (g3887) with max move: (13.49, 9.8) -> (15.39, 5.6)
[05/15 20:42:59    29s]   mean    (X+Y) =         2.00 um
[05/15 20:42:59    29s] Total instances flipped for WireLenOpt: 3
[05/15 20:42:59    29s] Summary Report:
[05/15 20:42:59    29s] Instances move: 182 (out of 191 movable)
[05/15 20:42:59    29s] Mean displacement: 2.00 um
[05/15 20:42:59    29s] Max displacement: 6.10 um (Instance: g3887) (13.49, 9.8) -> (15.39, 5.6)
[05/15 20:42:59    29s] 	Length: 2 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: INV_X1
[05/15 20:42:59    29s] Total instances moved : 182
[05/15 20:42:59    29s] Total net length = 1.366e+03 (7.306e+02 6.353e+02) (ext = 2.496e+02)
[05/15 20:42:59    29s] Runtime: CPU: 0:00:00.2 REAL: 0:00:01.0 MEM: 700.9MB
[05/15 20:42:59    29s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:01.0, mem=700.9MB) @(0:00:28.9 - 0:00:29.1).
[05/15 20:42:59    29s] *** Finished refinePlace (0:00:29.1 mem=700.9M) ***
[05/15 20:42:59    29s] Total net length = 1.371e+03 (7.308e+02 6.402e+02) (ext = 2.545e+02)
[05/15 20:42:59    29s] default core: bins with density >  0.75 =    0 % ( 0 / 4 )
[05/15 20:42:59    29s] Density distribution unevenness ratio = 1.798%
[05/15 20:42:59    29s] **WARN: (ENCSP-9025):	No scan chain specified/traced.
[05/15 20:42:59    29s] *** Starting trialRoute (mem=700.9M) ***
[05/15 20:42:59    29s] 
[05/15 20:42:59    29s] There are 0 guide points passed to trialRoute for fixed pins.
[05/15 20:42:59    29s] There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
[05/15 20:42:59    29s] Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide
[05/15 20:42:59    29s] 
[05/15 20:42:59    29s] Nr of prerouted/Fixed nets = 0
[05/15 20:42:59    29s] routingBox: (-3200 -3200) (41830 39600)
[05/15 20:42:59    29s] coreBox:    (0 0) (38630 36400)
[05/15 20:42:59    29s] 
[05/15 20:42:59    29s] Phase 1a route (0:00:00.0 700.9M):
[05/15 20:42:59    29s] Est net length = 1.536e+03um = 8.024e+02H + 7.336e+02V
[05/15 20:42:59    29s] Usage: (26.6%H 57.9%V) = (1.153e+03um 1.788e+03um) = (619 962)
[05/15 20:42:59    29s] Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
[05/15 20:42:59    29s] Overflow: 3 = 0 (0.00% H) + 3 (2.48% V)
[05/15 20:42:59    29s] 
[05/15 20:42:59    29s] Phase 1b route (0:00:00.0 700.9M):
[05/15 20:42:59    29s] Usage: (26.5%H 57.9%V) = (1.147e+03um 1.785e+03um) = (617 961)
[05/15 20:42:59    29s] Overflow: 3 = 0 (0.00% H) + 3 (2.48% V)
[05/15 20:42:59    29s] 
[05/15 20:42:59    29s] Phase 1c route (0:00:00.0 700.9M):
[05/15 20:42:59    29s] Usage: (26.3%H 57.9%V) = (1.139e+03um 1.788e+03um) = (613 961)
[05/15 20:42:59    29s] Overflow: 3 = 0 (0.00% H) + 3 (2.48% V)
[05/15 20:42:59    29s] 
[05/15 20:42:59    29s] Phase 1d route (0:00:00.0 700.9M):
[05/15 20:42:59    29s] Usage: (26.3%H 57.9%V) = (1.139e+03um 1.788e+03um) = (613 961)
[05/15 20:42:59    29s] Overflow: 3 = 0 (0.00% H) + 3 (2.48% V)
[05/15 20:42:59    29s] 
[05/15 20:42:59    29s] Phase 1a-1d Overflow: 0.00% H + 2.48% V (0:00:00.0 700.9M)

[05/15 20:42:59    29s] 
[05/15 20:42:59    29s] Phase 1e route (0:00:00.0 700.9M):
[05/15 20:42:59    29s] Usage: (26.4%H 57.8%V) = (1.143e+03um 1.785e+03um) = (615 960)
[05/15 20:42:59    29s] Overflow: 2 = 0 (0.00% H) + 2 (1.65% V)
[05/15 20:42:59    29s] 
[05/15 20:42:59    29s] Phase 1f route (0:00:00.0 700.9M):
[05/15 20:42:59    29s] Usage: (26.4%H 57.8%V) = (1.143e+03um 1.785e+03um) = (615 960)
[05/15 20:42:59    29s] Overflow: 2 = 0 (0.00% H) + 2 (1.65% V)
[05/15 20:42:59    29s] 
[05/15 20:42:59    29s] Congestion distribution:
[05/15 20:42:59    29s] 
[05/15 20:42:59    29s] Remain	cntH		cntV
[05/15 20:42:59    29s] --------------------------------------
[05/15 20:42:59    29s]  -1:	0	 0.00%	2	 1.65%
[05/15 20:42:59    29s] --------------------------------------
[05/15 20:42:59    29s]   0:	0	 0.00%	3	 2.48%
[05/15 20:42:59    29s]   1:	0	 0.00%	10	 8.26%
[05/15 20:42:59    29s]   2:	0	 0.00%	13	10.74%
[05/15 20:42:59    29s]   3:	0	 0.00%	15	12.40%
[05/15 20:42:59    29s]   4:	0	 0.00%	9	 7.44%
[05/15 20:42:59    29s]   5:	121	100.00%	69	57.02%
[05/15 20:42:59    29s] 
[05/15 20:42:59    29s] 
[05/15 20:42:59    29s] Phase 1e-1f Overflow: 0.00% H + 1.65% V (0:00:00.0 700.9M)

[05/15 20:42:59    29s] Global route (cpu=0.0s real=0.0s 700.9M)
[05/15 20:42:59    29s] 
[05/15 20:42:59    29s] 
[05/15 20:42:59    29s] *** After '-updateRemainTrks' operation: 
[05/15 20:42:59    29s] 
[05/15 20:42:59    29s] Usage: (33.9%H 65.1%V) = (1.530e+03um 1.997e+03um) = (791 1082)
[05/15 20:42:59    29s] Overflow: 23 = 0 (0.00% H) + 23 (19.42% V)
[05/15 20:42:59    29s] 
[05/15 20:42:59    29s] Phase 1l Overflow: 0.00% H + 19.42% V (0:00:00.0 708.9M)

[05/15 20:42:59    29s] 
[05/15 20:42:59    29s] Congestion distribution:
[05/15 20:42:59    29s] 
[05/15 20:42:59    29s] Remain	cntH		cntV
[05/15 20:42:59    29s] --------------------------------------
[05/15 20:42:59    29s]  -5:	0	 0.00%	1	 0.83%
[05/15 20:42:59    29s]  -3:	0	 0.00%	3	 2.48%
[05/15 20:42:59    29s]  -2:	0	 0.00%	4	 3.31%
[05/15 20:42:59    29s]  -1:	0	 0.00%	10	 8.26%
[05/15 20:42:59    29s] --------------------------------------
[05/15 20:42:59    29s]   0:	0	 0.00%	9	 7.44%
[05/15 20:42:59    29s]   1:	0	 0.00%	8	 6.61%
[05/15 20:42:59    29s]   2:	0	 0.00%	10	 8.26%
[05/15 20:42:59    29s]   3:	0	 0.00%	6	 4.96%
[05/15 20:42:59    29s]   4:	2	 1.65%	8	 6.61%
[05/15 20:42:59    29s]   5:	119	98.35%	62	51.24%
[05/15 20:42:59    29s] 
[05/15 20:42:59    29s] 
[05/15 20:42:59    29s] *** Completed Phase 1 route (0:00:00.0 708.9M) ***
[05/15 20:42:59    29s] 
[05/15 20:42:59    29s] 
[05/15 20:42:59    29s] Total length: 1.917e+03um, number of vias: 1505
[05/15 20:42:59    29s] M1(H) length: 1.266e+02um, number of vias: 689
[05/15 20:42:59    29s] M2(V) length: 6.990e+02um, number of vias: 480
[05/15 20:42:59    29s] M3(H) length: 7.555e+02um, number of vias: 127
[05/15 20:42:59    29s] M4(V) length: 8.008e+01um, number of vias: 106
[05/15 20:42:59    29s] M5(H) length: 9.156e+01um, number of vias: 103
[05/15 20:42:59    29s] M6(V) length: 1.644e+02um, number of vias: 0
[05/15 20:42:59    29s] M7(H) length: 0.000e+00um, number of vias: 0
[05/15 20:42:59    29s] M8(V) length: 0.000e+00um, number of vias: 0
[05/15 20:42:59    29s] M9(H) length: 0.000e+00um, number of vias: 0
[05/15 20:42:59    29s] M10(V) length: 0.000e+00um
[05/15 20:42:59    29s] *** Completed Phase 2 route (0:00:00.0 708.9M) ***
[05/15 20:42:59    29s] 
[05/15 20:42:59    29s] *** Finished all Phases (cpu=0:00:00.0 mem=708.9M) ***
[05/15 20:42:59    29s] Peak Memory Usage was 708.9M 
[05/15 20:42:59    29s] *** Finished trialRoute (cpu=0:00:00.0 mem=708.9M) ***
[05/15 20:42:59    29s] 
[05/15 20:42:59    29s] Extraction called for design 'alu_conv' of instances=191 and nets=238 using extraction engine 'preRoute' .
[05/15 20:42:59    29s] **WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
[05/15 20:42:59    29s] PreRoute RC Extraction called for design alu_conv.
[05/15 20:42:59    29s] RC Extraction called in multi-corner(1) mode.
[05/15 20:42:59    29s] **WARN: (ENCEXT-6197):	Capacitance table file not specified. This will result in lower parasitic accuracy using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the capacitance table file using 'generateCapTbl' command and specify it before extraction.
[05/15 20:42:59    29s] RCMode: PreRoute
[05/15 20:42:59    29s]       RC Corner Indexes            0   
[05/15 20:42:59    29s] Capacitance Scaling Factor   : 1.00000 
[05/15 20:42:59    29s] Resistance Scaling Factor    : 1.00000 
[05/15 20:42:59    29s] Clock Cap. Scaling Factor    : 1.00000 
[05/15 20:42:59    29s] Clock Res. Scaling Factor    : 1.00000 
[05/15 20:42:59    29s] Shrink Factor                : 1.00000
[05/15 20:42:59    29s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/15 20:42:59    29s] Initializing multi-corner resistance tables ...
[05/15 20:42:59    29s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 708.867M)
[05/15 20:42:59    29s] Trial Route Overflow 0.0(H) 19.4204611432(V)
[05/15 20:42:59    29s] Starting congestion repair ...
[05/15 20:42:59    29s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[05/15 20:42:59    29s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/15 20:42:59    29s] Local HotSpot Analysis: normalized max congestion hotspot area = 2.00, normalized total congestion hotspot area = 2.00 (area is in unit of 4 std-cell row bins)
[05/15 20:42:59    29s] 
[05/15 20:42:59    29s] ** np local hotspot detection info verbose **
[05/15 20:42:59    29s] level 0: max group area = 2.00 (0.17%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[05/15 20:42:59    29s] 
[05/15 20:42:59    29s] describeCongestion: hCong = 0.00 vCong = 0.30
[05/15 20:42:59    29s] Start repairing congestion with level 2.
[05/15 20:42:59    29s] congRepair additional round: bin height 2 and width 2
[05/15 20:42:59    29s] Apply auto density screen in post-place stage.
[05/15 20:42:59    29s] Auto density screen increases utilization from 0.686 to 0.755
[05/15 20:42:59    29s] Auto density screen runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 700.8M
[05/15 20:42:59    29s] Iteration  5: Total net bbox = 1.311e+03 (7.08e+02 6.02e+02)
[05/15 20:42:59    29s]               Est.  stn bbox = 1.436e+03 (7.69e+02 6.66e+02)
[05/15 20:42:59    29s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 700.8M
[05/15 20:42:59    29s] Iteration  6: Total net bbox = 1.405e+03 (7.42e+02 6.64e+02)
[05/15 20:42:59    29s]               Est.  stn bbox = 1.539e+03 (8.07e+02 7.32e+02)
[05/15 20:42:59    29s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 700.8M
[05/15 20:42:59    29s] Iteration  7: Total net bbox = 1.447e+03 (7.61e+02 6.86e+02)
[05/15 20:42:59    29s]               Est.  stn bbox = 1.582e+03 (8.26e+02 7.56e+02)
[05/15 20:42:59    29s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 700.8M
[05/15 20:42:59    29s] *** Starting trialRoute (mem=700.8M) ***
[05/15 20:42:59    29s] 
[05/15 20:42:59    29s] There are 0 guide points passed to trialRoute for fixed pins.
[05/15 20:42:59    29s] There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
[05/15 20:42:59    29s] Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide
[05/15 20:42:59    29s] 
[05/15 20:42:59    29s] Nr of prerouted/Fixed nets = 0
[05/15 20:42:59    29s] routingBox: (-3200 -3200) (41830 39600)
[05/15 20:42:59    29s] coreBox:    (0 0) (38630 36400)
[05/15 20:42:59    29s] 
[05/15 20:42:59    29s] Phase 1a route (0:00:00.0 700.8M):
[05/15 20:42:59    29s] Est net length = 1.651e+03um = 8.568e+02H + 7.945e+02V
[05/15 20:42:59    29s] Usage: (28.5%H 59.4%V) = (1.237e+03um 1.909e+03um) = (663 987)
[05/15 20:42:59    29s] Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
[05/15 20:42:59    29s] Overflow: 1 = 0 (0.00% H) + 1 (0.83% V)
[05/15 20:42:59    29s] 
[05/15 20:42:59    29s] Phase 1b route (0:00:00.0 700.8M):
[05/15 20:42:59    29s] Usage: (28.3%H 59.4%V) = (1.230e+03um 1.907e+03um) = (660 987)
[05/15 20:42:59    29s] Overflow: 1 = 0 (0.00% H) + 1 (0.83% V)
[05/15 20:42:59    29s] 
[05/15 20:42:59    29s] Phase 1c route (0:00:00.0 700.8M):
[05/15 20:42:59    29s] Usage: (28.2%H 59.4%V) = (1.223e+03um 1.906e+03um) = (656 986)
[05/15 20:42:59    29s] Overflow: 1 = 0 (0.00% H) + 1 (0.83% V)
[05/15 20:42:59    29s] 
[05/15 20:42:59    29s] Phase 1d route (0:00:00.0 700.8M):
[05/15 20:42:59    29s] Usage: (28.2%H 59.4%V) = (1.225e+03um 1.909e+03um) = (657 987)
[05/15 20:42:59    29s] Overflow: 1 = 0 (0.00% H) + 1 (0.83% V)
[05/15 20:42:59    29s] 
[05/15 20:42:59    29s] Phase 1a-1d Overflow: 0.00% H + 0.83% V (0:00:00.0 700.8M)

[05/15 20:42:59    29s] 
[05/15 20:42:59    29s] Phase 1e route (0:00:00.0 700.8M):
[05/15 20:42:59    29s] Usage: (28.2%H 59.4%V) = (1.225e+03um 1.907e+03um) = (657 987)
[05/15 20:42:59    29s] Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)
[05/15 20:42:59    29s] 
[05/15 20:42:59    29s] Phase 1f route (0:00:00.0 700.8M):
[05/15 20:42:59    29s] Usage: (28.2%H 59.4%V) = (1.225e+03um 1.907e+03um) = (657 987)
[05/15 20:42:59    29s] Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)
[05/15 20:42:59    29s] 
[05/15 20:42:59    29s] Congestion distribution:
[05/15 20:42:59    29s] 
[05/15 20:42:59    29s] Remain	cntH		cntV
[05/15 20:42:59    29s] --------------------------------------
[05/15 20:42:59    29s] --------------------------------------
[05/15 20:42:59    29s]   0:	0	 0.00%	4	 3.31%
[05/15 20:42:59    29s]   1:	0	 0.00%	11	 9.09%
[05/15 20:42:59    29s]   2:	0	 0.00%	6	 4.96%
[05/15 20:42:59    29s]   3:	0	 0.00%	10	 8.26%
[05/15 20:42:59    29s]   4:	0	 0.00%	19	15.70%
[05/15 20:42:59    29s]   5:	121	100.00%	71	58.68%
[05/15 20:42:59    29s] 
[05/15 20:42:59    29s] 
[05/15 20:42:59    29s] Phase 1e-1f Overflow: 0.00% H + 0.00% V (0:00:00.0 700.8M)

[05/15 20:42:59    29s] Global route (cpu=0.0s real=0.0s 700.8M)
[05/15 20:42:59    29s] 
[05/15 20:42:59    29s] 
[05/15 20:42:59    29s] *** After '-updateRemainTrks' operation: 
[05/15 20:42:59    29s] 
[05/15 20:42:59    29s] Usage: (34.3%H 66.3%V) = (1.543e+03um 2.112e+03um) = (800 1102)
[05/15 20:42:59    29s] Overflow: 17 = 0 (0.00% H) + 17 (14.03% V)
[05/15 20:42:59    29s] 
[05/15 20:42:59    29s] Phase 1l Overflow: 0.00% H + 14.03% V (0:00:00.0 700.8M)

[05/15 20:42:59    29s] 
[05/15 20:42:59    29s] Congestion distribution:
[05/15 20:42:59    29s] 
[05/15 20:42:59    29s] Remain	cntH		cntV
[05/15 20:42:59    29s] --------------------------------------
[05/15 20:42:59    29s]  -4:	0	 0.00%	2	 1.65%
[05/15 20:42:59    29s]  -3:	0	 0.00%	1	 0.83%
[05/15 20:42:59    29s]  -2:	0	 0.00%	3	 2.48%
[05/15 20:42:59    29s]  -1:	0	 0.00%	7	 5.79%
[05/15 20:42:59    29s] --------------------------------------
[05/15 20:42:59    29s]   0:	0	 0.00%	6	 4.96%
[05/15 20:42:59    29s]   1:	0	 0.00%	8	 6.61%
[05/15 20:42:59    29s]   2:	0	 0.00%	10	 8.26%
[05/15 20:42:59    29s]   3:	1	 0.83%	9	 7.44%
[05/15 20:42:59    29s]   4:	3	 2.48%	11	 9.09%
[05/15 20:42:59    29s]   5:	117	96.69%	64	52.89%
[05/15 20:42:59    29s] 
[05/15 20:42:59    29s] 
[05/15 20:42:59    29s] *** Completed Phase 1 route (0:00:00.0 700.8M) ***
[05/15 20:42:59    29s] 
[05/15 20:42:59    29s] 
[05/15 20:42:59    29s] Total length: 1.957e+03um, number of vias: 1478
[05/15 20:42:59    29s] M1(H) length: 1.255e+02um, number of vias: 689
[05/15 20:42:59    29s] M2(V) length: 7.342e+02um, number of vias: 497
[05/15 20:42:59    29s] M3(H) length: 7.919e+02um, number of vias: 121
[05/15 20:42:59    29s] M4(V) length: 7.224e+01um, number of vias: 86
[05/15 20:42:59    29s] M5(H) length: 6.804e+01um, number of vias: 85
[05/15 20:42:59    29s] M6(V) length: 1.649e+02um, number of vias: 0
[05/15 20:42:59    29s] M7(H) length: 0.000e+00um, number of vias: 0
[05/15 20:42:59    29s] M8(V) length: 0.000e+00um, number of vias: 0
[05/15 20:42:59    29s] M9(H) length: 0.000e+00um, number of vias: 0
[05/15 20:42:59    29s] M10(V) length: 0.000e+00um
[05/15 20:42:59    29s] *** Completed Phase 2 route (0:00:00.0 700.8M) ***
[05/15 20:42:59    29s] 
[05/15 20:42:59    29s] *** Finished all Phases (cpu=0:00:00.0 mem=700.8M) ***
[05/15 20:42:59    29s] Peak Memory Usage was 700.8M 
[05/15 20:42:59    29s] *** Finished trialRoute (cpu=0:00:00.0 mem=700.8M) ***
[05/15 20:42:59    29s] 
[05/15 20:42:59    29s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[05/15 20:42:59    29s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/15 20:42:59    29s] Local HotSpot Analysis: normalized max congestion hotspot area = 2.00, normalized total congestion hotspot area = 2.00 (area is in unit of 4 std-cell row bins)
[05/15 20:42:59    29s] 
[05/15 20:42:59    29s] ** np local hotspot detection info verbose **
[05/15 20:42:59    29s] level 0: max group area = 2.00 (0.17%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[05/15 20:42:59    29s] 
[05/15 20:42:59    29s] describeCongestion: hCong = 0.00 vCong = 0.07
[05/15 20:42:59    29s] End of congRepair (cpu=0:00:00.1, real=0:00:00.0)
[05/15 20:42:59    29s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[05/15 20:42:59    29s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/15 20:42:59    29s] *** Starting refinePlace (0:00:29.3 mem=700.8M) ***
[05/15 20:42:59    29s] Total net length = 1.595e+03 (8.448e+02 7.504e+02) (ext = 2.764e+02)
[05/15 20:42:59    29s] Move report: Timing Driven Placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/15 20:42:59    29s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 700.8MB
[05/15 20:42:59    29s] Starting refinePlace ...
[05/15 20:42:59    29s]   Spread Effort: high, pre-route mode, useDDP on.
[05/15 20:42:59    29s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.3, real=0:00:00.0, mem=700.8MB) @(0:00:29.3 - 0:00:29.5).
[05/15 20:42:59    29s] Move report: preRPlace moves 191 insts, mean move: 0.44 um, max move: 1.66 um
[05/15 20:42:59    29s] 	Max move on inst (drc_bufs4163): (2.92, 6.80) --> (2.47, 5.60)
[05/15 20:42:59    29s] 	Length: 2 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: INV_X1
[05/15 20:42:59    29s] wireLenOptFixPriorityInst 0 inst fixed
[05/15 20:42:59    29s] Placement tweakage begins.
[05/15 20:42:59    29s] wire length = 1.481e+03 = 7.686e+02 H + 7.125e+02 V
[05/15 20:42:59    29s] wire length = 1.424e+03 = 7.118e+02 H + 7.125e+02 V
[05/15 20:42:59    29s] Placement tweakage ends.
[05/15 20:42:59    29s] Move report: tweak moves 32 insts, mean move: 1.07 um, max move: 3.04 um
[05/15 20:42:59    29s] 	Max move on inst (g3979): (0.00, 11.20) --> (3.04, 11.20)
[05/15 20:42:59    29s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/15 20:42:59    29s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=700.8MB) @(0:00:29.5 - 0:00:29.5).
[05/15 20:42:59    29s] Move report: Detail placement moves 191 insts, mean move: 0.56 um, max move: 2.75 um
[05/15 20:42:59    29s] 	Max move on inst (drc_bufs4183): (9.34, 16.09) --> (11.40, 15.40)
[05/15 20:42:59    29s] 	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 700.8MB
[05/15 20:42:59    29s] Statistics of distance of Instance movement in refine placement:
[05/15 20:42:59    29s]   maximum (X+Y) =         2.75 um
[05/15 20:42:59    29s]   inst (drc_bufs4183) with max move: (9.336, 16.0875) -> (11.4, 15.4)
[05/15 20:42:59    29s]   mean    (X+Y) =         0.56 um
[05/15 20:42:59    29s] Total instances flipped for WireLenOpt: 2
[05/15 20:42:59    29s] Summary Report:
[05/15 20:42:59    29s] Instances move: 191 (out of 191 movable)
[05/15 20:42:59    29s] Mean displacement: 0.56 um
[05/15 20:42:59    29s] Max displacement: 2.75 um (Instance: drc_bufs4183) (9.336, 16.0875) -> (11.4, 15.4)
[05/15 20:42:59    29s] 	Length: 2 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: INV_X1
[05/15 20:42:59    29s] Total instances moved : 191
[05/15 20:42:59    29s] Total net length = 1.424e+03 (7.118e+02 7.125e+02) (ext = 2.651e+02)
[05/15 20:42:59    29s] Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 700.8MB
[05/15 20:42:59    29s] [CPU] RefinePlace/total (cpu=0:00:00.3, real=0:00:00.0, mem=700.8MB) @(0:00:29.3 - 0:00:29.5).
[05/15 20:42:59    29s] *** Finished refinePlace (0:00:29.5 mem=700.8M) ***
[05/15 20:42:59    29s] Total net length = 1.426e+03 (7.120e+02 7.142e+02) (ext = 2.685e+02)
[05/15 20:42:59    29s] default core: bins with density >  0.75 =    0 % ( 0 / 4 )
[05/15 20:42:59    29s] Density distribution unevenness ratio = 3.685%
[05/15 20:42:59    29s] *** Starting trialRoute (mem=700.8M) ***
[05/15 20:42:59    29s] 
[05/15 20:42:59    29s] There are 0 guide points passed to trialRoute for fixed pins.
[05/15 20:42:59    29s] There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
[05/15 20:42:59    29s] Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide
[05/15 20:42:59    29s] 
[05/15 20:42:59    29s] Nr of prerouted/Fixed nets = 0
[05/15 20:42:59    29s] routingBox: (-3200 -3200) (41830 39600)
[05/15 20:42:59    29s] coreBox:    (0 0) (38630 36400)
[05/15 20:42:59    29s] 
[05/15 20:42:59    29s] Phase 1a route (0:00:00.0 700.8M):
[05/15 20:42:59    29s] Est net length = 1.550e+03um = 7.691e+02H + 7.812e+02V
[05/15 20:42:59    29s] Usage: (25.6%H 58.6%V) = (1.096e+03um 1.895e+03um) = (596 975)
[05/15 20:42:59    29s] Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
[05/15 20:42:59    29s] Overflow: 4 = 0 (0.00% H) + 4 (3.16% V)
[05/15 20:42:59    29s] 
[05/15 20:42:59    29s] Phase 1b route (0:00:00.0 700.8M):
[05/15 20:42:59    29s] Usage: (25.5%H 58.6%V) = (1.092e+03um 1.896e+03um) = (594 975)
[05/15 20:42:59    29s] Overflow: 4 = 0 (0.00% H) + 4 (3.16% V)
[05/15 20:42:59    29s] 
[05/15 20:42:59    29s] Phase 1c route (0:00:00.0 700.8M):
[05/15 20:42:59    29s] Usage: (25.3%H 58.5%V) = (1.085e+03um 1.893e+03um) = (589 974)
[05/15 20:42:59    29s] Overflow: 4 = 0 (0.00% H) + 4 (3.16% V)
[05/15 20:42:59    29s] 
[05/15 20:42:59    29s] Phase 1d route (0:00:00.0 700.8M):
[05/15 20:42:59    29s] Usage: (25.4%H 58.7%V) = (1.088e+03um 1.898e+03um) = (591 976)
[05/15 20:42:59    29s] Overflow: 3 = 0 (0.00% H) + 3 (2.82% V)
[05/15 20:42:59    29s] 
[05/15 20:42:59    29s] Phase 1a-1d Overflow: 0.00% H + 2.82% V (0:00:00.0 700.8M)

[05/15 20:42:59    29s] 
[05/15 20:42:59    29s] Phase 1e route (0:00:00.0 700.8M):
[05/15 20:42:59    29s] Usage: (25.4%H 58.7%V) = (1.092e+03um 1.898e+03um) = (591 977)
[05/15 20:42:59    29s] Overflow: 2 = 0 (0.00% H) + 2 (1.65% V)
[05/15 20:42:59    29s] 
[05/15 20:42:59    29s] Phase 1f route (0:00:00.0 700.8M):
[05/15 20:42:59    29s] Usage: (25.5%H 59.0%V) = (1.099e+03um 1.902e+03um) = (595 981)
[05/15 20:42:59    29s] Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)
[05/15 20:42:59    29s] 
[05/15 20:42:59    29s] Congestion distribution:
[05/15 20:42:59    29s] 
[05/15 20:42:59    29s] Remain	cntH		cntV
[05/15 20:42:59    29s] --------------------------------------
[05/15 20:42:59    29s] --------------------------------------
[05/15 20:42:59    29s]   0:	0	 0.00%	4	 3.31%
[05/15 20:42:59    29s]   1:	0	 0.00%	6	 4.96%
[05/15 20:42:59    29s]   2:	0	 0.00%	9	 7.44%
[05/15 20:42:59    29s]   3:	0	 0.00%	13	10.74%
[05/15 20:42:59    29s]   4:	0	 0.00%	20	16.53%
[05/15 20:42:59    29s]   5:	121	100.00%	69	57.02%
[05/15 20:42:59    29s] 
[05/15 20:42:59    29s] 
[05/15 20:42:59    29s] Phase 1e-1f Overflow: 0.00% H + 0.00% V (0:00:00.0 700.8M)

[05/15 20:42:59    29s] Global route (cpu=0.0s real=0.0s 700.8M)
[05/15 20:42:59    29s] 
[05/15 20:42:59    29s] 
[05/15 20:42:59    29s] *** After '-updateRemainTrks' operation: 
[05/15 20:42:59    29s] 
[05/15 20:42:59    29s] Usage: (31.0%H 63.8%V) = (1.379e+03um 2.029e+03um) = (723 1062)
[05/15 20:42:59    29s] Overflow: 11 = 1 (0.83% H) + 10 (8.61% V)
[05/15 20:42:59    29s] 
[05/15 20:42:59    29s] Phase 1l Overflow: 0.83% H + 8.61% V (0:00:00.0 700.8M)

[05/15 20:42:59    29s] 
[05/15 20:42:59    29s] Congestion distribution:
[05/15 20:42:59    29s] 
[05/15 20:42:59    29s] Remain	cntH		cntV
[05/15 20:42:59    29s] --------------------------------------
[05/15 20:42:59    29s]  -4:	0	 0.00%	3	 2.48%
[05/15 20:42:59    29s]  -2:	0	 0.00%	1	 0.83%
[05/15 20:42:59    29s]  -1:	1	 0.83%	3	 2.48%
[05/15 20:42:59    29s] --------------------------------------
[05/15 20:42:59    29s]   0:	0	 0.00%	5	 4.13%
[05/15 20:42:59    29s]   1:	0	 0.00%	9	 7.44%
[05/15 20:42:59    29s]   2:	0	 0.00%	9	 7.44%
[05/15 20:42:59    29s]   3:	0	 0.00%	11	 9.09%
[05/15 20:42:59    29s]   4:	2	 1.65%	11	 9.09%
[05/15 20:42:59    29s]   5:	118	97.52%	69	57.02%
[05/15 20:42:59    29s] 
[05/15 20:42:59    29s] 
[05/15 20:42:59    29s] *** Completed Phase 1 route (0:00:00.0 700.8M) ***
[05/15 20:42:59    29s] 
[05/15 20:42:59    29s] 
[05/15 20:42:59    29s] Total length: 1.889e+03um, number of vias: 1404
[05/15 20:42:59    29s] M1(H) length: 1.242e+02um, number of vias: 689
[05/15 20:42:59    29s] M2(V) length: 7.489e+02um, number of vias: 451
[05/15 20:42:59    29s] M3(H) length: 6.704e+02um, number of vias: 102
[05/15 20:42:59    29s] M4(V) length: 6.048e+01um, number of vias: 80
[05/15 20:42:59    29s] M5(H) length: 1.140e+02um, number of vias: 82
[05/15 20:42:59    29s] M6(V) length: 1.711e+02um, number of vias: 0
[05/15 20:42:59    29s] M7(H) length: 0.000e+00um, number of vias: 0
[05/15 20:42:59    29s] M8(V) length: 0.000e+00um, number of vias: 0
[05/15 20:42:59    29s] M9(H) length: 0.000e+00um, number of vias: 0
[05/15 20:42:59    29s] M10(V) length: 0.000e+00um
[05/15 20:42:59    29s] *** Completed Phase 2 route (0:00:00.0 700.8M) ***
[05/15 20:42:59    29s] 
[05/15 20:42:59    29s] *** Finished all Phases (cpu=0:00:00.0 mem=700.8M) ***
[05/15 20:42:59    29s] Peak Memory Usage was 700.8M 
[05/15 20:42:59    29s] *** Finished trialRoute (cpu=0:00:00.0 mem=700.8M) ***
[05/15 20:42:59    29s] 
[05/15 20:42:59    29s] Extraction called for design 'alu_conv' of instances=191 and nets=238 using extraction engine 'preRoute' .
[05/15 20:42:59    29s] **WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
[05/15 20:42:59    29s] PreRoute RC Extraction called for design alu_conv.
[05/15 20:42:59    29s] RC Extraction called in multi-corner(1) mode.
[05/15 20:42:59    29s] **WARN: (ENCEXT-6197):	Capacitance table file not specified. This will result in lower parasitic accuracy using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the capacitance table file using 'generateCapTbl' command and specify it before extraction.
[05/15 20:42:59    29s] RCMode: PreRoute
[05/15 20:42:59    29s]       RC Corner Indexes            0   
[05/15 20:42:59    29s] Capacitance Scaling Factor   : 1.00000 
[05/15 20:42:59    29s] Resistance Scaling Factor    : 1.00000 
[05/15 20:42:59    29s] Clock Cap. Scaling Factor    : 1.00000 
[05/15 20:42:59    29s] Clock Res. Scaling Factor    : 1.00000 
[05/15 20:42:59    29s] Shrink Factor                : 1.00000
[05/15 20:42:59    29s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/15 20:42:59    29s] Initializing multi-corner resistance tables ...
[05/15 20:42:59    29s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 700.820M)
[05/15 20:42:59    29s] Found active setup analysis view an
[05/15 20:42:59    29s] Found active hold analysis view an
[05/15 20:42:59    29s] AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/15 20:42:59    29s] AAE_THRD: End delay calculation. (MEM=693.145 CPU=0:00:00.0 REAL=0:00:00.0)
[05/15 20:42:59    29s] 
------------------------------------------------------------
     Summary (cpu=0.01min real=0.02min mem=692.8M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.318  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|    8    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 68.621%
------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 685.6M, totSessionCpu=0:00:30 **
[05/15 20:42:59    29s] *** Timing Is met
[05/15 20:42:59    29s] *** Check timing (0:00:00.0)
[05/15 20:42:59    29s] Begin: GigaOpt harden opt
[05/15 20:42:59    29s] *info: 2 special nets excluded.
[05/15 20:42:59    29s] *info: 9 no-driver nets excluded.
[05/15 20:42:59    29s] Active Path Group: default 
[05/15 20:42:59    29s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+-------------+
[05/15 20:42:59    29s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|  End Point  |
[05/15 20:42:59    29s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+-------------+
[05/15 20:42:59    29s] |   0.318|    0.318|   0.000|    0.000|    68.62%|   0:00:00.0|  739.0M|        an|  default| out[7]      |
[05/15 20:42:59    29s] |   0.318|    0.318|   0.000|    0.000|    68.62%|   0:00:00.0|  739.0M|        an|  default| out[7]      |
[05/15 20:42:59    29s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+-------------+
[05/15 20:42:59    29s] 
[05/15 20:42:59    29s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=739.0M) ***
[05/15 20:42:59    29s] End: GigaOpt harden opt
[05/15 20:42:59    29s] Reported timing to dir ./timingReports
[05/15 20:42:59    29s] **optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 698.9M, totSessionCpu=0:00:30 **
[05/15 20:42:59    29s] Found active setup analysis view an
[05/15 20:42:59    29s] Found active hold analysis view an
[05/15 20:42:59    29s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+
|     Setup mode     |   all   | default |
+--------------------+---------+---------+
|           WNS (ns):|  0.318  |  0.318  |
|           TNS (ns):|  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |
|          All Paths:|    8    |    8    |
+--------------------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 68.621%
Routing Overflow: 0.83% H and 8.61% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 696.9M, totSessionCpu=0:00:30 **
[05/15 20:42:59    29s] *** Finished optDesign ***
[05/15 20:42:59    29s] <CMD> setDrawView place
[05/15 20:42:59    29s] <CMD> saveDesign alu_conv_pl.enc
[05/15 20:43:01    29s] Writing Netlist "alu_conv_pl.enc.dat.tmp/alu_conv.v.gz" ...
[05/15 20:43:01    29s] Saving AAE Data ...
[05/15 20:43:01    29s] Saving configuration ...
[05/15 20:43:01    29s] Saving preference file alu_conv_pl.enc.dat.tmp/enc.pref.tcl ...
[05/15 20:43:01    29s] Saving floorplan ...
[05/15 20:43:01    29s] Saving Drc markers ...
[05/15 20:43:01    29s] ... 14 markers are saved ...
[05/15 20:43:01    29s] ... 0 geometry drc markers are saved ...
[05/15 20:43:01    29s] ... 0 antenna drc markers are saved ...
[05/15 20:43:01    29s] Saving placement ...
[05/15 20:43:01    29s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=626.1M) ***
[05/15 20:43:01    29s] Saving route ...
[05/15 20:43:01    29s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=626.1M) ***
[05/15 20:43:01    29s] Writing DEF file 'alu_conv_pl.enc.dat.tmp/alu_conv.def.gz', current time is Mon May 15 20:43:01 2017 ...
[05/15 20:43:01    29s] unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
[05/15 20:43:01    29s] DEF file 'alu_conv_pl.enc.dat.tmp/alu_conv.def.gz' is written, current time is Mon May 15 20:43:01 2017 ...
[05/15 20:43:01    29s] Copying timing libraries...
[05/15 20:43:01    29s] .
[05/15 20:43:01    29s] Copying LEF files...
[05/15 20:43:01    29s] .
[05/15 20:43:01    29s] Copying Constraints file(s)...
[05/15 20:43:01    29s] Modifying View File...
[05/15 20:43:01    30s] Updating MMMC files...
[05/15 20:43:01    30s] Checking if file contains nested files: r2g.sdc
[05/15 20:43:01    30s] Modifying Globals File...
[05/15 20:43:02    30s] Modifying Power Constraints File...
[05/15 20:43:02    30s] Generated self-contained design: /home/bwj4163/eecs303/lab/alu/backend
[05/15 20:43:02    30s] *** Message Summary: 0 warning(s), 0 error(s)
[05/15 20:43:02    30s] 
[05/15 20:43:02    30s] <CMD> setCTSMode -engine ck
[05/15 20:43:15    30s] <CMD> clockDesign -specFile Clock.ctstch -outDir clock_report -unfixedInstBeforeCTS
[05/15 20:43:15    30s] -engine ck                              # enums={ck ccopt}, default=ck, user setting
[05/15 20:43:15    30s] **clockDesign ... cpu = 0:00:00, real = 0:00:00, mem = 626.1M **
[05/15 20:43:15    30s] setCTSMode -engine ck -moveGateLimit 25
[05/15 20:43:15    30s] <clockDesign INFO> 'setCTSMode -routeClkNet true' is set inside clockDesign.
[05/15 20:43:15    30s] 
[05/15 20:43:15    30s] **ERROR: (ENCCK-2002):	Cannot open Clock.ctstch: couldn't open "Clock.ctstch": no such file or directory
[05/15 20:43:15    30s]   clockDesign
[05/15 20:43:15    30s]     [-specFile {filename1 filename2 ...}]
[05/15 20:43:15    30s]     [-genSpecOnly filename]
[05/15 20:43:15    30s]     [-outDir dirname]
[05/15 20:43:15    30s]     [-clk clockname]
[05/15 20:43:15    30s]     [-macromodel filename]
[05/15 20:43:15    30s]     [-check]
[05/15 20:43:15    30s]     [-fixedInstBeforeCTS | -unfixedInstBeforeCTS]
[05/15 20:43:15    30s]     [-noDeleteClockTree]
[05/15 20:43:15    30s]     [-postCTSsdcFile filename]
[05/15 20:43:15    30s]     [-incrPostCTSsdcFile filename]
[05/15 20:43:15    30s]     [-pulsedLatch]
[05/15 20:43:15    30s]     [-honorSDCDontTouch]
[05/15 20:43:15    30s]     [-preserveAssertion]
[05/15 20:43:15    30s]     [-skipTimeDesign]
[05/15 20:43:15    30s]     [-noSkipTimeDesign]
[05/15 20:43:15    30s]   
[05/15 20:43:15    30s] **clockDesign ... cpu = 0:00:00, real = 0:00:00, mem = 626.1M **
[05/15 20:43:15    30s] 
[05/15 20:43:15    30s] *** Summary of all messages that are not suppressed in this session:
[05/15 20:43:15    30s] Severity  ID               Count  Summary                                  
[05/15 20:43:15    30s] ERROR     ENCCK-2002           1  Cannot open %s: %s                       
[05/15 20:43:15    30s] *** Message Summary: 0 warning(s), 1 error(s)
[05/15 20:43:15    30s] 
[05/15 20:43:15    30s] <CMD> checkPlace alu.checkPlace
[05/15 20:43:15    30s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[05/15 20:43:15    30s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/15 20:43:15    30s] Begin checking placement ... (start mem=626.1M, init mem=626.1M)
[05/15 20:43:15    30s] *info: Placed = 191           
[05/15 20:43:15    30s] *info: Unplaced = 0           
[05/15 20:43:15    30s] Placement Density:68.62%(240/349)
[05/15 20:43:15    30s] Finished checkPlace (cpu: total=0:00:00.0, vio checks=0:00:00.0; mem=626.1M)
[05/15 20:43:15    30s] <CMD> timeDesign -postCTS -numPaths 200
[05/15 20:43:15    30s] **WARN: (ENCEXT-3493):	The design extraction status has been reset by the setExtractRCMode command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s).
[05/15 20:43:15    30s] Type 'man ENCEXT-3493' for more detail.
[05/15 20:43:15    30s] *** Starting trialRoute (mem=614.8M) ***
[05/15 20:43:15    30s] 
[05/15 20:43:15    30s] There are 0 guide points passed to trialRoute for fixed pins.
[05/15 20:43:15    30s] There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
[05/15 20:43:15    30s] Start to check current routing status for nets...
[05/15 20:43:15    30s] All nets are already routed correctly.
[05/15 20:43:15    30s] *** Finishing trialRoute (mem=614.8M) ***
[05/15 20:43:15    30s] 
[05/15 20:43:15    30s] Extraction called for design 'alu_conv' of instances=191 and nets=238 using extraction engine 'preRoute' .
[05/15 20:43:15    30s] **WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
[05/15 20:43:15    30s] PreRoute RC Extraction called for design alu_conv.
[05/15 20:43:15    30s] RC Extraction called in multi-corner(1) mode.
[05/15 20:43:15    30s] **WARN: (ENCEXT-6197):	Capacitance table file not specified. This will result in lower parasitic accuracy using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the capacitance table file using 'generateCapTbl' command and specify it before extraction.
[05/15 20:43:15    30s] RCMode: PreRoute
[05/15 20:43:15    30s]       RC Corner Indexes            0   
[05/15 20:43:15    30s] Capacitance Scaling Factor   : 1.00000 
[05/15 20:43:15    30s] Resistance Scaling Factor    : 1.00000 
[05/15 20:43:15    30s] Clock Cap. Scaling Factor    : 1.00000 
[05/15 20:43:15    30s] Clock Res. Scaling Factor    : 1.00000 
[05/15 20:43:15    30s] Shrink Factor                : 1.00000
[05/15 20:43:15    30s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/15 20:43:15    30s] Initializing multi-corner resistance tables ...
[05/15 20:43:15    30s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 614.816M)
[05/15 20:43:15    30s] Found active setup analysis view an
[05/15 20:43:15    30s] Found active hold analysis view an
[05/15 20:43:15    30s] AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/15 20:43:15    30s] AAE_THRD: End delay calculation. (MEM=619.156 CPU=0:00:00.0 REAL=0:00:00.0)
[05/15 20:43:15    30s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+
|     Setup mode     |   all   | default |
+--------------------+---------+---------+
|           WNS (ns):|  0.318  |  0.318  |
|           TNS (ns):|  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |
|          All Paths:|    8    |    8    |
+--------------------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 68.621%
Routing Overflow: 0.83% H and 8.61% V
------------------------------------------------------------
Reported timing to dir ./timingReports
[05/15 20:43:15    31s] Total CPU time: 0.15 sec
[05/15 20:43:15    31s] Total Real time: 0.0 sec
[05/15 20:43:15    31s] Total Memory Usage: 609.609375 Mbytes
[05/15 20:43:15    31s] <CMD> timeDesign -postCTS -hold -numPaths 200
[05/15 20:43:15    31s] **WARN: (ENCEXT-3493):	The design extraction status has been reset by the setExtractRCMode command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s).
[05/15 20:43:15    31s] Type 'man ENCEXT-3493' for more detail.
[05/15 20:43:15    31s] *** Starting trialRoute (mem=599.6M) ***
[05/15 20:43:15    31s] 
[05/15 20:43:15    31s] There are 0 guide points passed to trialRoute for fixed pins.
[05/15 20:43:15    31s] There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
[05/15 20:43:15    31s] Start to check current routing status for nets...
[05/15 20:43:15    31s] All nets are already routed correctly.
[05/15 20:43:15    31s] *** Finishing trialRoute (mem=599.6M) ***
[05/15 20:43:15    31s] 
[05/15 20:43:15    31s] Extraction called for design 'alu_conv' of instances=191 and nets=238 using extraction engine 'preRoute' .
[05/15 20:43:15    31s] **WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
[05/15 20:43:15    31s] PreRoute RC Extraction called for design alu_conv.
[05/15 20:43:15    31s] RC Extraction called in multi-corner(1) mode.
[05/15 20:43:15    31s] **WARN: (ENCEXT-6197):	Capacitance table file not specified. This will result in lower parasitic accuracy using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the capacitance table file using 'generateCapTbl' command and specify it before extraction.
[05/15 20:43:15    31s] RCMode: PreRoute
[05/15 20:43:15    31s]       RC Corner Indexes            0   
[05/15 20:43:15    31s] Capacitance Scaling Factor   : 1.00000 
[05/15 20:43:15    31s] Resistance Scaling Factor    : 1.00000 
[05/15 20:43:15    31s] Clock Cap. Scaling Factor    : 1.00000 
[05/15 20:43:15    31s] Clock Res. Scaling Factor    : 1.00000 
[05/15 20:43:15    31s] Shrink Factor                : 1.00000
[05/15 20:43:15    31s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/15 20:43:15    31s] Initializing multi-corner resistance tables ...
[05/15 20:43:15    31s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 599.555M)
[05/15 20:43:15    31s] Found active setup analysis view an
[05/15 20:43:15    31s] Found active hold analysis view an
[05/15 20:43:15    31s] AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/15 20:43:15    31s] AAE_THRD: End delay calculation. (MEM=619.156 CPU=0:00:00.0 REAL=0:00:00.0)
[05/15 20:43:15    31s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+
|     Hold mode      |   all   | default |
+--------------------+---------+---------+
|           WNS (ns):|  0.000  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |
|          All Paths:|    0    |    0    |
+--------------------+---------+---------+

Density: 68.621%
Routing Overflow: 0.83% H and 8.61% V
------------------------------------------------------------
Reported timing to dir ./timingReports
[05/15 20:43:15    31s] Total CPU time: 0.12 sec
[05/15 20:43:15    31s] Total Real time: 0.0 sec
[05/15 20:43:15    31s] Total Memory Usage: 599.554688 Mbytes
[05/15 20:43:15    31s] <CMD> optDesign -postCTS -numPaths 200
[05/15 20:43:15    31s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[05/15 20:43:15    31s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/15 20:43:15    31s] GigaOpt running with 1 threads.
[05/15 20:43:15    31s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 603.6M, totSessionCpu=0:00:31 **
[05/15 20:43:15    31s] *** optDesign -postCTS ***
[05/15 20:43:15    31s] DRC Margin: user margin 0.0; extra margin 0.2
[05/15 20:43:15    31s] Hold Target Slack: user slack 0
[05/15 20:43:15    31s] Setup Target Slack: user slack 0; extra slack 0.1
[05/15 20:43:15    31s] Multi-VT timing optimization disabled based on library information.
[05/15 20:43:15    31s] *** Starting trialRoute (mem=603.6M) ***
[05/15 20:43:15    31s] 
[05/15 20:43:15    31s] There are 0 guide points passed to trialRoute for fixed pins.
[05/15 20:43:15    31s] There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
[05/15 20:43:15    31s] Start to check current routing status for nets...
[05/15 20:43:15    31s] All nets are already routed correctly.
[05/15 20:43:15    31s] *** Finishing trialRoute (mem=603.6M) ***
[05/15 20:43:15    31s] 
[05/15 20:43:15    31s] Found active setup analysis view an
[05/15 20:43:16    31s] Found active hold analysis view an
[05/15 20:43:16    31s] AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/15 20:43:16    31s] AAE_THRD: End delay calculation. (MEM=690.984 CPU=0:00:00.0 REAL=0:00:00.0)
[05/15 20:43:16    31s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.318  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|    8    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 68.621%
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:01, mem = 683.4M, totSessionCpu=0:00:31 **
[05/15 20:43:16    31s] ** INFO : this run is activating placeOpt flow focusing on WNS only...
[05/15 20:43:16    31s] *** Starting optimizing excluded clock nets MEM= 685.4M) ***
[05/15 20:43:16    31s] *info: There are no clock nets marked defIn, clock nets will not be optimized.
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 685.4M) ***
[05/15 20:43:16    31s] *** Starting optimizing excluded clock nets MEM= 685.4M) ***
[05/15 20:43:16    31s] *info: There are no clock nets marked defIn, clock nets will not be optimized.
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 685.4M) ***
[05/15 20:43:16    31s] Begin: Area Reclaim Optimization
[05/15 20:43:16    31s] Reclaim Optimization WNS Slack 0.023  TNS Slack 0.000 Density 68.62
[05/15 20:43:16    31s] +----------+---------+--------+--------+------------+--------+
[05/15 20:43:16    31s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[05/15 20:43:16    31s] +----------+---------+--------+--------+------------+--------+
[05/15 20:43:16    31s] |    68.62%|        -|   0.023|   0.000|   0:00:00.0|  746.9M|
[05/15 20:43:16    31s] |    68.62%|        0|   0.023|   0.000|   0:00:00.0|  746.9M|
[05/15 20:43:16    31s] |    68.62%|        0|   0.023|   0.000|   0:00:00.0|  746.9M|
[05/15 20:43:16    31s] |    68.62%|        0|   0.023|   0.000|   0:00:00.0|  746.9M|
[05/15 20:43:16    31s] |    68.62%|        0|   0.023|   0.000|   0:00:00.0|  746.9M|
[05/15 20:43:16    31s] +----------+---------+--------+--------+------------+--------+
[05/15 20:43:16    31s] Reclaim Optimization End WNS Slack 0.023  TNS Slack 0.000 Density 68.62
[05/15 20:43:16    31s] 
[05/15 20:43:16    31s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[05/15 20:43:16    31s] --------------------------------------------------------------
[05/15 20:43:16    31s] |                                   | Total     | Sequential |
[05/15 20:43:16    31s] --------------------------------------------------------------
[05/15 20:43:16    31s] | Num insts resized                 |       0  |       0    |
[05/15 20:43:16    31s] | Num insts undone                  |       0  |       0    |
[05/15 20:43:16    31s] | Num insts Downsized               |       0  |       0    |
[05/15 20:43:16    31s] | Num insts Samesized               |       0  |       0    |
[05/15 20:43:16    31s] | Num insts Upsized                 |       0  |       0    |
[05/15 20:43:16    31s] | Num multiple commits+uncommits    |       0  |       -    |
[05/15 20:43:16    31s] --------------------------------------------------------------
[05/15 20:43:16    31s] ** Finished Core Area Reclaim Optimization (cpu = 0:00:00.2) (real = 0:00:00.0) **
[05/15 20:43:16    31s] Executing incremental physical updates
[05/15 20:43:16    31s] Executing incremental physical updates
[05/15 20:43:16    31s] *** Starting refinePlace (0:00:31.7 mem=712.3M) ***
[05/15 20:43:16    31s] Total net length = 1.555e+03 (7.906e+02 7.643e+02) (ext = 2.875e+02)
[05/15 20:43:16    31s] default core: bins with density >  0.75 =   25 % ( 1 / 4 )
[05/15 20:43:16    31s] Density distribution unevenness ratio = 7.421%
[05/15 20:43:16    31s] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=712.3MB) @(0:00:31.7 - 0:00:31.7).
[05/15 20:43:16    31s] Move report: Timing Driven Placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/15 20:43:16    31s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 712.3MB
[05/15 20:43:16    31s] Starting refinePlace ...
[05/15 20:43:16    31s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/15 20:43:16    31s]   Spread Effort: high, pre-route mode, useDDP on.
[05/15 20:43:16    31s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=712.3MB) @(0:00:31.7 - 0:00:31.7).
[05/15 20:43:16    31s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/15 20:43:16    31s] wireLenOptFixPriorityInst 0 inst fixed
[05/15 20:43:16    31s] Placement tweakage begins.
[05/15 20:43:16    31s] wire length = 1.426e+03 = 7.120e+02 H + 7.142e+02 V
[05/15 20:43:16    31s] wire length = 1.426e+03 = 7.118e+02 H + 7.142e+02 V
[05/15 20:43:16    31s] Placement tweakage ends.
[05/15 20:43:16    31s] Move report: tweak moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/15 20:43:16    31s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/15 20:43:16    31s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=712.3MB) @(0:00:31.7 - 0:00:31.7).
[05/15 20:43:16    31s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/15 20:43:16    31s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 712.3MB
[05/15 20:43:16    31s] Statistics of distance of Instance movement in refine placement:
[05/15 20:43:16    31s]   maximum (X+Y) =         0.00 um
[05/15 20:43:16    31s]   mean    (X+Y) =         0.00 um
[05/15 20:43:16    31s] Total instances flipped for WireLenOpt: 2
[05/15 20:43:16    31s] Summary Report:
[05/15 20:43:16    31s] Instances move: 0 (out of 191 movable)
[05/15 20:43:16    31s] Mean displacement: 0.00 um
[05/15 20:43:16    31s] Max displacement: 0.00 um 
[05/15 20:43:16    31s] Total instances moved : 0
[05/15 20:43:16    31s] Total net length = 1.426e+03 (7.118e+02 7.142e+02) (ext = 2.690e+02)
[05/15 20:43:16    31s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 712.3MB
[05/15 20:43:16    31s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=712.3MB) @(0:00:31.7 - 0:00:31.7).
[05/15 20:43:16    31s] *** Finished refinePlace (0:00:31.7 mem=712.3M) ***
[05/15 20:43:16    31s] Ripped up 0 affected routes.
[05/15 20:43:16    31s] ** Finished Area Reclaim Optimization (cpu=0:00:00, real=0:00:00, mem=702.71M, totSessionCpu=0:00:32).
[05/15 20:43:16    31s] *** Starting trialRoute (mem=702.7M) ***
[05/15 20:43:16    31s] 
[05/15 20:43:16    31s] There are 0 guide points passed to trialRoute for fixed pins.
[05/15 20:43:16    31s] There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
[05/15 20:43:16    31s] Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide
[05/15 20:43:16    31s] 
[05/15 20:43:16    31s] Nr of prerouted/Fixed nets = 0
[05/15 20:43:16    31s] routingBox: (-3200 -3200) (41830 39600)
[05/15 20:43:16    31s] coreBox:    (0 0) (38630 36400)
[05/15 20:43:16    31s] 
[05/15 20:43:16    31s] Phase 1a route (0:00:00.0 702.7M):
[05/15 20:43:16    31s] Est net length = 1.550e+03um = 7.691e+02H + 7.812e+02V
[05/15 20:43:16    31s] Usage: (25.6%H 58.6%V) = (1.096e+03um 1.895e+03um) = (596 975)
[05/15 20:43:16    31s] Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
[05/15 20:43:16    31s] Overflow: 4 = 0 (0.00% H) + 4 (3.16% V)
[05/15 20:43:16    31s] 
[05/15 20:43:16    31s] Phase 1b route (0:00:00.0 703.7M):
[05/15 20:43:16    31s] Usage: (25.5%H 58.6%V) = (1.092e+03um 1.896e+03um) = (594 975)
[05/15 20:43:16    31s] Overflow: 4 = 0 (0.00% H) + 4 (3.16% V)
[05/15 20:43:16    31s] 
[05/15 20:43:16    31s] Phase 1c route (0:00:00.0 703.7M):
[05/15 20:43:16    31s] Usage: (25.3%H 58.5%V) = (1.085e+03um 1.893e+03um) = (589 974)
[05/15 20:43:16    31s] Overflow: 4 = 0 (0.00% H) + 4 (3.16% V)
[05/15 20:43:16    31s] 
[05/15 20:43:16    31s] Phase 1d route (0:00:00.0 703.7M):
[05/15 20:43:16    31s] Usage: (25.4%H 58.7%V) = (1.088e+03um 1.898e+03um) = (591 976)
[05/15 20:43:16    31s] Overflow: 3 = 0 (0.00% H) + 3 (2.82% V)
[05/15 20:43:16    31s] 
[05/15 20:43:16    31s] Phase 1a-1d Overflow: 0.00% H + 2.82% V (0:00:00.0 703.7M)

[05/15 20:43:16    31s] 
[05/15 20:43:16    31s] Phase 1e route (0:00:00.0 703.7M):
[05/15 20:43:16    31s] Usage: (25.4%H 58.7%V) = (1.092e+03um 1.898e+03um) = (591 977)
[05/15 20:43:16    31s] Overflow: 2 = 0 (0.00% H) + 2 (1.65% V)
[05/15 20:43:16    31s] 
[05/15 20:43:16    31s] Phase 1f route (0:00:00.0 703.7M):
[05/15 20:43:16    31s] Usage: (25.5%H 59.0%V) = (1.099e+03um 1.902e+03um) = (595 981)
[05/15 20:43:16    31s] Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)
[05/15 20:43:16    31s] 
[05/15 20:43:16    31s] Congestion distribution:
[05/15 20:43:16    31s] 
[05/15 20:43:16    31s] Remain	cntH		cntV
[05/15 20:43:16    31s] --------------------------------------
[05/15 20:43:16    31s] --------------------------------------
[05/15 20:43:16    31s]   0:	0	 0.00%	4	 3.31%
[05/15 20:43:16    31s]   1:	0	 0.00%	6	 4.96%
[05/15 20:43:16    31s]   2:	0	 0.00%	9	 7.44%
[05/15 20:43:16    31s]   3:	0	 0.00%	13	10.74%
[05/15 20:43:16    31s]   4:	0	 0.00%	20	16.53%
[05/15 20:43:16    31s]   5:	121	100.00%	69	57.02%
[05/15 20:43:16    31s] 
[05/15 20:43:16    31s] 
[05/15 20:43:16    31s] Phase 1e-1f Overflow: 0.00% H + 0.00% V (0:00:00.0 703.7M)

[05/15 20:43:16    31s] Global route (cpu=0.0s real=0.0s 703.7M)
[05/15 20:43:16    31s] 
[05/15 20:43:16    31s] 
[05/15 20:43:16    31s] *** After '-updateRemainTrks' operation: 
[05/15 20:43:16    31s] 
[05/15 20:43:16    31s] Usage: (31.0%H 63.8%V) = (1.379e+03um 2.029e+03um) = (723 1062)
[05/15 20:43:16    31s] Overflow: 11 = 1 (0.83% H) + 10 (8.61% V)
[05/15 20:43:16    31s] 
[05/15 20:43:16    31s] Phase 1l Overflow: 0.83% H + 8.61% V (0:00:00.0 711.7M)

[05/15 20:43:16    31s] 
[05/15 20:43:16    31s] Congestion distribution:
[05/15 20:43:16    31s] 
[05/15 20:43:16    31s] Remain	cntH		cntV
[05/15 20:43:16    31s] --------------------------------------
[05/15 20:43:16    31s]  -4:	0	 0.00%	3	 2.48%
[05/15 20:43:16    31s]  -2:	0	 0.00%	1	 0.83%
[05/15 20:43:16    31s]  -1:	1	 0.83%	3	 2.48%
[05/15 20:43:16    31s] --------------------------------------
[05/15 20:43:16    31s]   0:	0	 0.00%	5	 4.13%
[05/15 20:43:16    31s]   1:	0	 0.00%	9	 7.44%
[05/15 20:43:16    31s]   2:	0	 0.00%	9	 7.44%
[05/15 20:43:16    31s]   3:	0	 0.00%	11	 9.09%
[05/15 20:43:16    31s]   4:	2	 1.65%	11	 9.09%
[05/15 20:43:16    31s]   5:	118	97.52%	69	57.02%
[05/15 20:43:16    31s] 
[05/15 20:43:16    31s] 
[05/15 20:43:16    31s] *** Completed Phase 1 route (0:00:00.0 711.7M) ***
[05/15 20:43:16    31s] 
[05/15 20:43:16    31s] 
[05/15 20:43:16    31s] Total length: 1.889e+03um, number of vias: 1404
[05/15 20:43:16    31s] M1(H) length: 1.242e+02um, number of vias: 689
[05/15 20:43:16    31s] M2(V) length: 7.489e+02um, number of vias: 451
[05/15 20:43:16    31s] M3(H) length: 6.704e+02um, number of vias: 102
[05/15 20:43:16    31s] M4(V) length: 6.048e+01um, number of vias: 80
[05/15 20:43:16    31s] M5(H) length: 1.140e+02um, number of vias: 82
[05/15 20:43:16    31s] M6(V) length: 1.711e+02um, number of vias: 0
[05/15 20:43:16    31s] M7(H) length: 0.000e+00um, number of vias: 0
[05/15 20:43:16    31s] M8(V) length: 0.000e+00um, number of vias: 0
[05/15 20:43:16    31s] M9(H) length: 0.000e+00um, number of vias: 0
[05/15 20:43:16    31s] M10(V) length: 0.000e+00um
[05/15 20:43:16    31s] *** Completed Phase 2 route (0:00:00.0 711.7M) ***
[05/15 20:43:16    31s] 
[05/15 20:43:16    31s] *** Finished all Phases (cpu=0:00:00.0 mem=711.7M) ***
[05/15 20:43:16    31s] Peak Memory Usage was 711.7M 
[05/15 20:43:16    31s] *** Finished trialRoute (cpu=0:00:00.0 mem=711.7M) ***
[05/15 20:43:16    31s] 
[05/15 20:43:16    31s] Extraction called for design 'alu_conv' of instances=191 and nets=238 using extraction engine 'preRoute' .
[05/15 20:43:16    31s] **WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
[05/15 20:43:16    31s] PreRoute RC Extraction called for design alu_conv.
[05/15 20:43:16    31s] RC Extraction called in multi-corner(1) mode.
[05/15 20:43:16    31s] **WARN: (ENCEXT-6197):	Capacitance table file not specified. This will result in lower parasitic accuracy using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the capacitance table file using 'generateCapTbl' command and specify it before extraction.
[05/15 20:43:16    31s] RCMode: PreRoute
[05/15 20:43:16    31s]       RC Corner Indexes            0   
[05/15 20:43:16    31s] Capacitance Scaling Factor   : 1.00000 
[05/15 20:43:16    31s] Resistance Scaling Factor    : 1.00000 
[05/15 20:43:16    31s] Clock Cap. Scaling Factor    : 1.00000 
[05/15 20:43:16    31s] Clock Res. Scaling Factor    : 1.00000 
[05/15 20:43:16    31s] Shrink Factor                : 1.00000
[05/15 20:43:16    31s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/15 20:43:16    31s] Initializing multi-corner resistance tables ...
[05/15 20:43:16    31s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 711.715M)
[05/15 20:43:16    31s] #################################################################################
[05/15 20:43:16    31s] # Design Stage: PreRoute
[05/15 20:43:16    31s] # Design Mode: 90nm
[05/15 20:43:16    31s] # Analysis Mode: MMMC non-OCV
[05/15 20:43:16    31s] # Extraction Mode: default
[05/15 20:43:16    31s] # Delay Calculation Options: engine=aae signOff=true SIAware=false(opt_signoff)
[05/15 20:43:16    31s] # Switching Delay Calculation Engine to AAE
[05/15 20:43:16    31s] #################################################################################
[05/15 20:43:16    31s] AAE_INFO: 1 threads acquired from CTE. No license checked out.
[05/15 20:43:16    31s] Calculate delays in Single mode...
[05/15 20:43:16    31s] Topological Sorting (CPU = 0:00:00.0, MEM = 701.7M, InitMEM = 701.7M)
[05/15 20:43:16    31s] AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/15 20:43:16    31s] AAE_THRD: End delay calculation. (MEM=695.992 CPU=0:00:00.0 REAL=0:00:00.0)
[05/15 20:43:16    31s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 696.0M) ***
[05/15 20:43:16    31s] Found active setup analysis view an
[05/15 20:43:16    31s] Found active hold analysis view an
[05/15 20:43:16    31s] 
------------------------------------------------------------
     Summary (cpu=0.00min real=0.00min mem=686.5M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.318  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|    8    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 68.621%
Routing Overflow: 0.83% H and 8.61% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:01, mem = 688.5M, totSessionCpu=0:00:32 **
[05/15 20:43:16    31s] Begin: GigaOpt Optimization in WNS mode
[05/15 20:43:16    31s] *info: 2 special nets excluded.
[05/15 20:43:16    31s] *info: 9 no-driver nets excluded.
[05/15 20:43:16    31s] ** GigaOpt Optimizer WNS Slack 0.012 TNS Slack 0.000 Density 68.62
[05/15 20:43:16    31s] 
[05/15 20:43:16    31s] *** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=741.9M) ***
[05/15 20:43:16    31s] 
[05/15 20:43:16    31s] End: GigaOpt Optimization in WNS mode
[05/15 20:43:16    31s] Found active setup analysis view an
[05/15 20:43:16    31s] Found active hold analysis view an
[05/15 20:43:16    31s] 
------------------------------------------------------------
     Summary (cpu=0.00min real=0.00min mem=701.7M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.318  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|    8    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 68.621%
Routing Overflow: 0.83% H and 8.61% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 701.7M, totSessionCpu=0:00:32 **
[05/15 20:43:16    31s] Begin: GigaOpt harden opt
[05/15 20:43:16    31s] *info: 2 special nets excluded.
[05/15 20:43:16    31s] *info: 9 no-driver nets excluded.
[05/15 20:43:16    31s] Active Path Group: default 
[05/15 20:43:16    31s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+-------------+
[05/15 20:43:16    31s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|  End Point  |
[05/15 20:43:16    31s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+-------------+
[05/15 20:43:16    31s] |   0.318|    0.318|   0.000|    0.000|    68.62%|   0:00:00.0|  741.9M|        an|  default| out[7]      |
[05/15 20:43:16    31s] |   0.318|    0.318|   0.000|    0.000|    68.62%|   0:00:00.0|  741.9M|        an|  default| out[7]      |
[05/15 20:43:16    31s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+-------------+
[05/15 20:43:16    31s] 
[05/15 20:43:16    31s] *** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=741.9M) ***
[05/15 20:43:16    31s] End: GigaOpt harden opt
[05/15 20:43:16    31s] Reported timing to dir ./timingReports
[05/15 20:43:16    31s] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 701.7M, totSessionCpu=0:00:32 **
[05/15 20:43:16    31s] Found active setup analysis view an
[05/15 20:43:16    31s] Found active hold analysis view an
[05/15 20:43:16    31s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+
|     Setup mode     |   all   | default |
+--------------------+---------+---------+
|           WNS (ns):|  0.318  |  0.318  |
|           TNS (ns):|  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |
|          All Paths:|    8    |    8    |
+--------------------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 68.621%
Routing Overflow: 0.83% H and 8.61% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 699.7M, totSessionCpu=0:00:32 **
[05/15 20:43:16    32s] *** Finished optDesign ***
[05/15 20:43:16    32s] <CMD> optDesign -postCTS -hold -numPaths 200
[05/15 20:43:16    32s] GigaOpt running with 1 threads.
[05/15 20:43:16    32s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[05/15 20:43:16    32s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/15 20:43:16    32s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 639.2M, totSessionCpu=0:00:32 **
[05/15 20:43:16    32s] *** optDesign -postCTS ***
[05/15 20:43:16    32s] DRC Margin: user margin 0.0; extra margin 0.2
[05/15 20:43:16    32s] Hold Target Slack: user slack 0
[05/15 20:43:16    32s] Setup Target Slack: user slack 0;
[05/15 20:43:16    32s] *** Starting trialRoute (mem=639.2M) ***
[05/15 20:43:16    32s] 
[05/15 20:43:16    32s] There are 0 guide points passed to trialRoute for fixed pins.
[05/15 20:43:16    32s] There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
[05/15 20:43:16    32s] Start to check current routing status for nets...
[05/15 20:43:16    32s] All nets are already routed correctly.
[05/15 20:43:16    32s] *** Finishing trialRoute (mem=639.2M) ***
[05/15 20:43:16    32s] 
[05/15 20:43:16    32s] *info: All cells identified as Buffer and Delay cells:
[05/15 20:43:17    32s] *info: --------------------------------------------------
[05/15 20:43:17    32s] *info:         CLKBUF_X1         -   NangateOpenCellLibrary
[05/15 20:43:17    32s] *info:            BUF_X1         -   NangateOpenCellLibrary
[05/15 20:43:17    32s] *info:         CLKBUF_X2         -   NangateOpenCellLibrary
[05/15 20:43:17    32s] *info:            BUF_X2         -   NangateOpenCellLibrary
[05/15 20:43:17    32s] *info:         CLKBUF_X3         -   NangateOpenCellLibrary
[05/15 20:43:17    32s] *info:            BUF_X4         -   NangateOpenCellLibrary
[05/15 20:43:17    32s] *info:            BUF_X8         -   NangateOpenCellLibrary
[05/15 20:43:17    32s] *info:           BUF_X16         -   NangateOpenCellLibrary
[05/15 20:43:17    32s] *info:           BUF_X32         -   NangateOpenCellLibrary
[05/15 20:43:17    32s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[05/15 20:43:17    32s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/15 20:43:17    32s] GigaOpt Hold Optimizer is used
[05/15 20:43:17    32s] gigaOpt Hold fixing search radius: 56.000000 Microns (40 stdCellHgt)
[05/15 20:43:17    32s] *info: Run optDesign holdfix with 1 thread.
[05/15 20:43:17    32s] Starting initialization (fixHold) cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:00:32.4 mem=787.7M ***
[05/15 20:43:17    32s] #################################################################################
[05/15 20:43:17    32s] # Design Stage: PreRoute
[05/15 20:43:17    32s] # Design Mode: 90nm
[05/15 20:43:17    32s] # Analysis Mode: MMMC non-OCV
[05/15 20:43:17    32s] # Extraction Mode: default
[05/15 20:43:17    32s] # Delay Calculation Options: engine=aae signOff=true SIAware=false(opt_signoff)
[05/15 20:43:17    32s] # Switching Delay Calculation Engine to AAE
[05/15 20:43:17    32s] #################################################################################
[05/15 20:43:17    32s] AAE_INFO: 1 threads acquired from CTE. No license checked out.
[05/15 20:43:17    32s] Calculate delays in Single mode...
[05/15 20:43:17    32s] Topological Sorting (CPU = 0:00:00.0, MEM = 785.7M, InitMEM = 785.7M)
[05/15 20:43:17    32s] AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/15 20:43:17    32s] AAE_THRD: End delay calculation. (MEM=750.293 CPU=0:00:00.0 REAL=0:00:00.0)
[05/15 20:43:17    32s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 750.3M) ***
[05/15 20:43:17    32s] Done building cte hold timing graph (fixHold) cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:00:32.5 mem=750.3M ***
[05/15 20:43:17    32s] *** Hold timing is met. Hold fixing is not needed 
[05/15 20:43:17    32s] #################################################################################
[05/15 20:43:17    32s] # Design Stage: PreRoute
[05/15 20:43:17    32s] # Design Mode: 90nm
[05/15 20:43:17    32s] # Analysis Mode: MMMC non-OCV
[05/15 20:43:17    32s] # Extraction Mode: default
[05/15 20:43:17    32s] # Delay Calculation Options: engine=aae signOff=true SIAware=false(opt_signoff)
[05/15 20:43:17    32s] # Switching Delay Calculation Engine to AAE
[05/15 20:43:17    32s] #################################################################################
[05/15 20:43:17    32s] AAE_INFO: 1 threads acquired from CTE. No license checked out.
[05/15 20:43:17    32s] Calculate delays in Single mode...
[05/15 20:43:17    32s] Topological Sorting (CPU = 0:00:00.0, MEM = 697.4M, InitMEM = 697.4M)
[05/15 20:43:17    32s] AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/15 20:43:17    32s] AAE_THRD: End delay calculation. (MEM=696.156 CPU=0:00:00.0 REAL=0:00:00.0)
[05/15 20:43:17    32s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 696.2M) ***
[05/15 20:43:17    32s] **optDesign ... cpu = 0:00:00, real = 0:00:01, mem = 686.6M, totSessionCpu=0:00:33 **
[05/15 20:43:17    32s] Reported timing to dir ./timingReports
[05/15 20:43:17    32s] **optDesign ... cpu = 0:00:00, real = 0:00:01, mem = 688.6M, totSessionCpu=0:00:33 **
[05/15 20:43:17    32s] Found active setup analysis view an
[05/15 20:43:17    32s] Found active hold analysis view an
[05/15 20:43:17    32s] AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/15 20:43:17    32s] AAE_THRD: End delay calculation. (MEM=696.172 CPU=0:00:00.0 REAL=0:00:00.0)
[05/15 20:43:17    32s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+
|     Setup mode     |   all   | default |
+--------------------+---------+---------+
|           WNS (ns):|  0.318  |  0.318  |
|           TNS (ns):|  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |
|          All Paths:|    8    |    8    |
+--------------------+---------+---------+

+--------------------+---------+---------+
|     Hold mode      |   all   | default |
+--------------------+---------+---------+
|           WNS (ns):|  0.000  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |
|          All Paths:|    0    |    0    |
+--------------------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 68.621%
Routing Overflow: 0.83% H and 8.61% V
------------------------------------------------------------
*** Final Summary (holdfix) CPU=0:00:00.1, REAL=0:00:00.0, MEM=680.6M
[05/15 20:43:17    32s] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 678.6M, totSessionCpu=0:00:33 **
[05/15 20:43:17    32s] *** Finished optDesign ***
[05/15 20:43:17    32s] <CMD> timeDesign -postCTS -hold -numPaths 200
[05/15 20:43:17    32s] **WARN: (ENCEXT-3493):	The design extraction status has been reset by the setExtractRCMode command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s).
[05/15 20:43:17    32s] Type 'man ENCEXT-3493' for more detail.
[05/15 20:43:17    32s] *** Starting trialRoute (mem=615.2M) ***
[05/15 20:43:17    32s] 
[05/15 20:43:17    32s] There are 0 guide points passed to trialRoute for fixed pins.
[05/15 20:43:17    32s] There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
[05/15 20:43:17    32s] Start to check current routing status for nets...
[05/15 20:43:17    32s] All nets are already routed correctly.
[05/15 20:43:17    32s] *** Finishing trialRoute (mem=615.2M) ***
[05/15 20:43:17    32s] 
[05/15 20:43:17    32s] Extraction called for design 'alu_conv' of instances=191 and nets=238 using extraction engine 'preRoute' .
[05/15 20:43:17    32s] **WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
[05/15 20:43:17    32s] PreRoute RC Extraction called for design alu_conv.
[05/15 20:43:17    32s] RC Extraction called in multi-corner(1) mode.
[05/15 20:43:17    32s] **WARN: (ENCEXT-6197):	Capacitance table file not specified. This will result in lower parasitic accuracy using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the capacitance table file using 'generateCapTbl' command and specify it before extraction.
[05/15 20:43:17    32s] RCMode: PreRoute
[05/15 20:43:17    32s]       RC Corner Indexes            0   
[05/15 20:43:17    32s] Capacitance Scaling Factor   : 1.00000 
[05/15 20:43:17    32s] Resistance Scaling Factor    : 1.00000 
[05/15 20:43:17    32s] Clock Cap. Scaling Factor    : 1.00000 
[05/15 20:43:17    32s] Clock Res. Scaling Factor    : 1.00000 
[05/15 20:43:17    32s] Shrink Factor                : 1.00000
[05/15 20:43:17    32s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/15 20:43:17    32s] Initializing multi-corner resistance tables ...
[05/15 20:43:17    32s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 615.180M)
[05/15 20:43:17    32s] Found active setup analysis view an
[05/15 20:43:17    32s] Found active hold analysis view an
[05/15 20:43:17    32s] AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/15 20:43:17    32s] AAE_THRD: End delay calculation. (MEM=630.773 CPU=0:00:00.0 REAL=0:00:00.0)
[05/15 20:43:17    32s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+
|     Hold mode      |   all   | default |
+--------------------+---------+---------+
|           WNS (ns):|  0.000  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |
|          All Paths:|    0    |    0    |
+--------------------+---------+---------+

Density: 68.621%
Routing Overflow: 0.83% H and 8.61% V
------------------------------------------------------------
Reported timing to dir ./timingReports
[05/15 20:43:17    32s] Total CPU time: 0.11 sec
[05/15 20:43:17    32s] Total Real time: 0.0 sec
[05/15 20:43:17    32s] Total Memory Usage: 607.171875 Mbytes
[05/15 20:43:17    32s] <CMD> timeDesign -postCTS -numPaths 200
[05/15 20:43:17    32s] **WARN: (ENCEXT-3493):	The design extraction status has been reset by the setExtractRCMode command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s).
[05/15 20:43:17    32s] Type 'man ENCEXT-3493' for more detail.
[05/15 20:43:17    32s] *** Starting trialRoute (mem=607.2M) ***
[05/15 20:43:17    32s] 
[05/15 20:43:17    32s] There are 0 guide points passed to trialRoute for fixed pins.
[05/15 20:43:17    32s] There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
[05/15 20:43:17    32s] Start to check current routing status for nets...
[05/15 20:43:17    32s] All nets are already routed correctly.
[05/15 20:43:17    32s] *** Finishing trialRoute (mem=607.2M) ***
[05/15 20:43:17    32s] 
[05/15 20:43:17    32s] Extraction called for design 'alu_conv' of instances=191 and nets=238 using extraction engine 'preRoute' .
[05/15 20:43:17    32s] **WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
[05/15 20:43:17    32s] PreRoute RC Extraction called for design alu_conv.
[05/15 20:43:17    32s] RC Extraction called in multi-corner(1) mode.
[05/15 20:43:17    32s] **WARN: (ENCEXT-6197):	Capacitance table file not specified. This will result in lower parasitic accuracy using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the capacitance table file using 'generateCapTbl' command and specify it before extraction.
[05/15 20:43:17    32s] RCMode: PreRoute
[05/15 20:43:17    32s]       RC Corner Indexes            0   
[05/15 20:43:17    32s] Capacitance Scaling Factor   : 1.00000 
[05/15 20:43:17    32s] Resistance Scaling Factor    : 1.00000 
[05/15 20:43:17    32s] Clock Cap. Scaling Factor    : 1.00000 
[05/15 20:43:17    32s] Clock Res. Scaling Factor    : 1.00000 
[05/15 20:43:17    32s] Shrink Factor                : 1.00000
[05/15 20:43:17    32s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/15 20:43:17    32s] Initializing multi-corner resistance tables ...
[05/15 20:43:17    32s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 607.172M)
[05/15 20:43:17    32s] Found active setup analysis view an
[05/15 20:43:17    32s] Found active hold analysis view an
[05/15 20:43:17    32s] AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/15 20:43:17    32s] AAE_THRD: End delay calculation. (MEM=626.773 CPU=0:00:00.0 REAL=0:00:00.0)
[05/15 20:43:17    32s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+
|     Setup mode     |   all   | default |
+--------------------+---------+---------+
|           WNS (ns):|  0.318  |  0.318  |
|           TNS (ns):|  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |
|          All Paths:|    8    |    8    |
+--------------------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 68.621%
Routing Overflow: 0.83% H and 8.61% V
------------------------------------------------------------
Reported timing to dir ./timingReports
[05/15 20:43:17    32s] Total CPU time: 0.14 sec
[05/15 20:43:17    32s] Total Real time: 0.0 sec
[05/15 20:43:17    32s] Total Memory Usage: 617.226562 Mbytes
[05/15 20:43:17    32s] <CMD> saveDesign alu_clk.enc
[05/15 20:43:19    33s] Writing Netlist "alu_clk.enc.dat.tmp/alu_conv.v.gz" ...
[05/15 20:43:19    33s] Saving AAE Data ...
[05/15 20:43:19    33s] Saving configuration ...
[05/15 20:43:19    33s] Saving preference file alu_clk.enc.dat.tmp/enc.pref.tcl ...
[05/15 20:43:19    33s] Saving floorplan ...
[05/15 20:43:19    33s] Saving Drc markers ...
[05/15 20:43:19    33s] ... 14 markers are saved ...
[05/15 20:43:19    33s] ... 0 geometry drc markers are saved ...
[05/15 20:43:19    33s] ... 0 antenna drc markers are saved ...
[05/15 20:43:19    33s] Saving placement ...
[05/15 20:43:19    33s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=617.2M) ***
[05/15 20:43:19    33s] Saving route ...
[05/15 20:43:19    33s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=617.2M) ***
[05/15 20:43:19    33s] Writing DEF file 'alu_clk.enc.dat.tmp/alu_conv.def.gz', current time is Mon May 15 20:43:19 2017 ...
[05/15 20:43:19    33s] unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
[05/15 20:43:19    33s] DEF file 'alu_clk.enc.dat.tmp/alu_conv.def.gz' is written, current time is Mon May 15 20:43:19 2017 ...
[05/15 20:43:19    33s] Copying timing libraries...
[05/15 20:43:19    33s] .
[05/15 20:43:19    33s] Copying LEF files...
[05/15 20:43:19    33s] .
[05/15 20:43:19    33s] Copying Constraints file(s)...
[05/15 20:43:19    33s] Modifying View File...
[05/15 20:43:19    33s] Updating MMMC files...
[05/15 20:43:19    33s] Checking if file contains nested files: r2g.sdc
[05/15 20:43:19    33s] Modifying Globals File...
[05/15 20:43:19    33s] Modifying Power Constraints File...
[05/15 20:43:19    33s] Generated self-contained design: /home/bwj4163/eecs303/lab/alu/backend
[05/15 20:43:20    33s] *** Message Summary: 0 warning(s), 0 error(s)
[05/15 20:43:20    33s] 
[05/15 20:43:20    33s] <CMD> getFillerMode -quiet
[05/15 20:43:28    33s] <CMD> addFillerGap 0.6
[05/15 20:43:28    33s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[05/15 20:43:28    33s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/15 20:43:28    33s] Processing top-level gaps.
[05/15 20:43:28    33s] Statistics of distance of Instance movement in refine placement:
[05/15 20:43:28    33s]   maximum (X+Y) =         0.57 um
[05/15 20:43:28    33s]   inst (g3795) with max move: (18.24, 14) -> (17.67, 14)
[05/15 20:43:28    33s]   mean    (X+Y) =         0.20 um
[05/15 20:43:28    33s] Summary Report:
[05/15 20:43:28    33s] Instances move: 73 (out of 191 movable)
[05/15 20:43:28    33s] Mean displacement: 0.20 um
[05/15 20:43:28    33s] Max displacement: 0.57 um (Instance: g3795) (18.24, 14) -> (17.67, 14)
[05/15 20:43:28    33s] 	Length: 2 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: INV_X1
[05/15 20:43:28    33s] Total instances moved : 73
[05/15 20:43:28    33s] <CMD> addFiller -cell FILLCELL_X1 FILLCELL_X2 FILLCELL_X4 FILLCELL_X8 -prefix FILLER -markFixed
[05/15 20:43:28    33s] **WARN: (ENCSP-9057):	Fillers being added in a FIXED mode to the whole design. Some subsequent
[05/15 20:43:28    33s] operations, such as antenna fixing, may fail due to fillers being marked
[05/15 20:43:28    33s] as 'FIXED'. If this was not intended, use deleteFiller command to undo.
[05/15 20:43:28    33s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[05/15 20:43:28    33s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/15 20:43:28    33s] *INFO: Adding fillers to top-module.
[05/15 20:43:28    33s] *INFO:   Added 4 filler insts (cell FILLCELL_X8 / prefix FILLER).
[05/15 20:43:28    33s] *INFO:   Added 41 filler insts (cell FILLCELL_X4 / prefix FILLER).
[05/15 20:43:28    33s] *INFO:   Added 216 filler insts (cell FILLCELL_X1 / prefix FILLER).
[05/15 20:43:28    33s] *INFO:   Added 0 filler inst  (cell FILLCELL_X2 / prefix FILLER).
[05/15 20:43:28    33s] *INFO: Total 261 filler insts added - prefix FILLER (CPU: 0:00:00.0).
[05/15 20:43:28    33s] For 261 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
[05/15 20:43:28    33s] <CMD> saveDesign alu_powerroute_clk_filler.enc
[05/15 20:43:29    33s] Writing Netlist "alu_powerroute_clk_filler.enc.dat.tmp/alu_conv.v.gz" ...
[05/15 20:43:29    33s] Saving AAE Data ...
[05/15 20:43:29    33s] Saving configuration ...
[05/15 20:43:29    33s] Saving preference file alu_powerroute_clk_filler.enc.dat.tmp/enc.pref.tcl ...
[05/15 20:43:29    33s] Saving floorplan ...
[05/15 20:43:29    34s] Saving Drc markers ...
[05/15 20:43:29    34s] ... 14 markers are saved ...
[05/15 20:43:29    34s] ... 0 geometry drc markers are saved ...
[05/15 20:43:29    34s] ... 0 antenna drc markers are saved ...
[05/15 20:43:29    34s] Saving placement ...
[05/15 20:43:29    34s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=617.3M) ***
[05/15 20:43:29    34s] Saving route ...
[05/15 20:43:29    34s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=617.3M) ***
[05/15 20:43:29    34s] Writing DEF file 'alu_powerroute_clk_filler.enc.dat.tmp/alu_conv.def.gz', current time is Mon May 15 20:43:29 2017 ...
[05/15 20:43:29    34s] unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
[05/15 20:43:29    34s] DEF file 'alu_powerroute_clk_filler.enc.dat.tmp/alu_conv.def.gz' is written, current time is Mon May 15 20:43:29 2017 ...
[05/15 20:43:29    34s] Copying timing libraries...
[05/15 20:43:29    34s] .
[05/15 20:43:29    34s] Copying LEF files...
[05/15 20:43:29    34s] .
[05/15 20:43:29    34s] Copying Constraints file(s)...
[05/15 20:43:29    34s] Modifying View File...
[05/15 20:43:29    34s] Updating MMMC files...
[05/15 20:43:29    34s] Checking if file contains nested files: r2g.sdc
[05/15 20:43:29    34s] Modifying Globals File...
[05/15 20:43:29    34s] Modifying Power Constraints File...
[05/15 20:43:29    34s] Generated self-contained design: /home/bwj4163/eecs303/lab/alu/backend
[05/15 20:43:30    34s] *** Message Summary: 0 warning(s), 0 error(s)
[05/15 20:43:30    34s] 
[05/15 20:43:30    34s] <CMD> setAnalysisMode -cppr none -clockGatingCheck true -timeBorrowing true -useOutputPinCap true -sequentialConstProp false -timingSelfLoopsNoSkew false -enableMultipleDriveNet true -clkSrcPath true -warn true -usefulSkew false -analysisType onChipVariation -log true
[05/15 20:43:42    34s] <CMD> setNanoRouteMode -quiet -drouteFixAntenna false
[05/15 20:43:47    35s] <CMD> setNanoRouteMode -quiet -routeTopRoutingLayer default
[05/15 20:43:47    35s] <CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer default
[05/15 20:43:47    35s] <CMD> setNanoRouteMode -quiet -drouteEndIteration default
[05/15 20:43:47    35s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven false
[05/15 20:43:48    35s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven false
[05/15 20:43:57    35s] <CMD> setNanoRouteMode -quiet -routeTopRoutingLayer 6
[05/15 20:43:57    35s] <CMD> routeDesign -globalDetail
[05/15 20:43:57    35s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 562.47 (MB), peak = 653.75 (MB)
[05/15 20:43:57    35s] #WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
[05/15 20:43:57    35s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[05/15 20:43:57    35s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/15 20:43:57    35s] Begin checking placement ... (start mem=609.2M, init mem=609.2M)
[05/15 20:43:57    35s] *info: Placed = 452            (Fixed = 261)
[05/15 20:43:57    35s] *info: Unplaced = 0           
[05/15 20:43:57    35s] Placement Density:100.00%(240/240)
[05/15 20:43:57    35s] Finished checkPlace (cpu: total=0:00:00.0, vio checks=0:00:00.0; mem=609.2M)
[05/15 20:43:57    35s] #**INFO: honoring user setting for routeWithTimingDriven set to false
[05/15 20:43:57    35s] #**INFO: honoring user setting for routeWithSiDriven set to false
[05/15 20:43:57    35s] 
[05/15 20:43:57    35s] changeUseClockNetStatus Option :  -noFixedNetWires 
[05/15 20:43:57    35s] *** Changed status on (0) nets in Clock.
[05/15 20:43:57    35s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=609.2M) ***
[05/15 20:43:57    35s] 
[05/15 20:43:57    35s] globalDetailRoute
[05/15 20:43:57    35s] 
[05/15 20:43:57    35s] ### setNanoRouteMode -drouteFixAntenna false
[05/15 20:43:57    35s] ### setNanoRouteMode -routeTopRoutingLayer 6
[05/15 20:43:57    35s] ### setNanoRouteMode -routeWithSiDriven false
[05/15 20:43:57    35s] ### setNanoRouteMode -routeWithTimingDriven false
[05/15 20:43:57    35s] #Start globalDetailRoute on Mon May 15 20:43:57 2017
[05/15 20:43:57    35s] #
[05/15 20:43:57    35s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 562.54 (MB), peak = 653.75 (MB)
[05/15 20:43:57    35s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 562.18 (MB), peak = 653.75 (MB)
[05/15 20:43:57    35s] #NanoRoute Version v14.14-s012 NR140903-2301/14_14-UB
[05/15 20:43:57    35s] #Start routing data preparation.
[05/15 20:43:57    35s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal1 is not specified for width 0.070.
[05/15 20:43:57    35s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal2 is not specified for width 0.070.
[05/15 20:43:57    35s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal1 is not specified for width 0.070.
[05/15 20:43:57    35s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal2 is not specified for width 0.070.
[05/15 20:43:57    35s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal2 is not specified for width 0.070.
[05/15 20:43:57    35s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal3 is not specified for width 0.070.
[05/15 20:43:57    35s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal2 is not specified for width 0.070.
[05/15 20:43:57    35s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal3 is not specified for width 0.070.
[05/15 20:43:57    35s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal3 is not specified for width 0.070.
[05/15 20:43:57    35s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal4 is not specified for width 0.140.
[05/15 20:43:57    35s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal3 is not specified for width 0.070.
[05/15 20:43:57    35s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal4 is not specified for width 0.140.
[05/15 20:43:57    35s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal4 is not specified for width 0.140.
[05/15 20:43:57    35s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal5 is not specified for width 0.140.
[05/15 20:43:57    35s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal4 is not specified for width 0.140.
[05/15 20:43:57    35s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal5 is not specified for width 0.140.
[05/15 20:43:57    35s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal5 is not specified for width 0.140.
[05/15 20:43:57    35s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal6 is not specified for width 0.140.
[05/15 20:43:57    35s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal5 is not specified for width 0.140.
[05/15 20:43:57    35s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal6 is not specified for width 0.140.
[05/15 20:43:57    35s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal6 is not specified for width 0.140.
[05/15 20:43:57    35s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal7 is not specified for width 0.400.
[05/15 20:43:57    35s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal6 is not specified for width 0.140.
[05/15 20:43:57    35s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal7 is not specified for width 0.400.
[05/15 20:43:57    35s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal7 is not specified for width 0.400.
[05/15 20:43:57    35s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal8 is not specified for width 0.400.
[05/15 20:43:57    35s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal7 is not specified for width 0.400.
[05/15 20:43:57    35s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal8 is not specified for width 0.400.
[05/15 20:43:57    35s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal8 is not specified for width 0.400.
[05/15 20:43:57    35s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal9 is not specified for width 0.800.
[05/15 20:43:57    35s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal8 is not specified for width 0.400.
[05/15 20:43:57    35s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal9 is not specified for width 0.800.
[05/15 20:43:57    35s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal9 is not specified for width 0.800.
[05/15 20:43:57    35s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal10 is not specified for width 0.800.
[05/15 20:43:57    35s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal9 is not specified for width 0.800.
[05/15 20:43:57    35s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal10 is not specified for width 0.800.
[05/15 20:43:57    35s] #Minimum voltage of a net in the design = 0.000.
[05/15 20:43:57    35s] #Maximum voltage of a net in the design = 1.100.
[05/15 20:43:57    35s] #Voltage range [0.000 - 1.100] has 236 nets.
[05/15 20:43:57    35s] #Voltage range [0.000 - 0.000] has 1 net.
[05/15 20:43:57    35s] #Voltage range [1.100 - 1.100] has 1 net.
[05/15 20:43:57    35s] # metal1       H   Track-Pitch = 0.140    Line-2-Via Pitch = 0.135
[05/15 20:43:57    35s] # metal2       V   Track-Pitch = 0.190    Line-2-Via Pitch = 0.140
[05/15 20:43:57    35s] # metal3       H   Track-Pitch = 0.140    Line-2-Via Pitch = 0.140
[05/15 20:43:57    35s] # metal4       V   Track-Pitch = 0.280    Line-2-Via Pitch = 0.280
[05/15 20:43:57    35s] # metal5       H   Track-Pitch = 0.280    Line-2-Via Pitch = 0.280
[05/15 20:43:57    35s] # metal6       V   Track-Pitch = 0.280    Line-2-Via Pitch = 0.280
[05/15 20:43:57    35s] # metal7       H   Track-Pitch = 0.840    Line-2-Via Pitch = 0.800
[05/15 20:43:57    35s] # metal8       V   Track-Pitch = 0.840    Line-2-Via Pitch = 0.800
[05/15 20:43:57    35s] # metal9       H   Track-Pitch = 1.600    Line-2-Via Pitch = 1.600
[05/15 20:43:57    35s] # metal10      V   Track-Pitch = 1.680    Line-2-Via Pitch = 1.600
[05/15 20:43:57    35s] #Regenerating Ggrids automatically.
[05/15 20:43:57    35s] #Auto generating G-grids with size=15 tracks, using layer metal2's pitch = 0.190.
[05/15 20:43:57    35s] #Using automatically generated G-grids.
[05/15 20:43:57    35s] #Done routing data preparation.
[05/15 20:43:57    35s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 598.86 (MB), peak = 653.75 (MB)
[05/15 20:43:57    35s] #Merging special wires...
[05/15 20:43:57    35s] #223 (93.70%) nets are without wires.
[05/15 20:43:57    35s] #15 nets are fixed|skipped|trivial (not extracted).
[05/15 20:43:57    35s] #Total number of nets = 238.
[05/15 20:43:57    35s] #Number of eco nets is 0
[05/15 20:43:57    35s] #
[05/15 20:43:57    35s] #Start data preparation...
[05/15 20:43:57    35s] #
[05/15 20:43:57    35s] #Data preparation is done on Mon May 15 20:43:57 2017
[05/15 20:43:57    35s] #
[05/15 20:43:57    35s] #Analyzing routing resource...
[05/15 20:43:57    35s] #Routing resource analysis is done on Mon May 15 20:43:57 2017
[05/15 20:43:57    35s] #
[05/15 20:43:57    35s] #  Resource Analysis:
[05/15 20:43:57    35s] #
[05/15 20:43:57    35s] #               Routing  #Avail      #Track     #Total     %Gcell
[05/15 20:43:57    35s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[05/15 20:43:57    35s] #  --------------------------------------------------------------
[05/15 20:43:57    35s] #  Metal 1        H         130           0          42    95.24%
[05/15 20:43:57    35s] #  Metal 2        V         102           0          42     0.00%
[05/15 20:43:57    35s] #  Metal 3        H         128           0          42     0.00%
[05/15 20:43:57    35s] #  Metal 4        V           0          67          42   100.00%
[05/15 20:43:57    35s] #  Metal 5        H          63           0          42     0.00%
[05/15 20:43:57    35s] #  Metal 6        V          67           0          42     0.00%
[05/15 20:43:57    35s] #  --------------------------------------------------------------
[05/15 20:43:57    35s] #  Total                    490      16.67%  252    32.54%
[05/15 20:43:57    35s] #
[05/15 20:43:57    35s] #
[05/15 20:43:57    35s] #
[05/15 20:43:57    35s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 599.09 (MB), peak = 653.75 (MB)
[05/15 20:43:57    35s] #
[05/15 20:43:57    35s] #start global routing iteration 1...
[05/15 20:43:57    35s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 600.18 (MB), peak = 653.75 (MB)
[05/15 20:43:57    35s] #
[05/15 20:43:57    35s] #start global routing iteration 2...
[05/15 20:43:57    35s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 600.27 (MB), peak = 653.75 (MB)
[05/15 20:43:57    35s] #
[05/15 20:43:57    35s] #
[05/15 20:43:57    35s] #Total number of trivial nets (e.g. < 2 pins) = 15 (skipped).
[05/15 20:43:57    35s] #Total number of routable nets = 223.
[05/15 20:43:57    35s] #Total number of nets in the design = 238.
[05/15 20:43:57    35s] #
[05/15 20:43:57    35s] #223 routable nets have only global wires.
[05/15 20:43:57    35s] #
[05/15 20:43:57    35s] #Routed nets constraints summary:
[05/15 20:43:57    35s] #-----------------------------
[05/15 20:43:57    35s] #        Rules   Unconstrained  
[05/15 20:43:57    35s] #-----------------------------
[05/15 20:43:57    35s] #      Default             223  
[05/15 20:43:57    35s] #-----------------------------
[05/15 20:43:57    35s] #        Total             223  
[05/15 20:43:57    35s] #-----------------------------
[05/15 20:43:57    35s] #
[05/15 20:43:57    35s] #Routing constraints summary of the whole design:
[05/15 20:43:57    35s] #-----------------------------
[05/15 20:43:57    35s] #        Rules   Unconstrained  
[05/15 20:43:57    35s] #-----------------------------
[05/15 20:43:57    35s] #      Default             223  
[05/15 20:43:57    35s] #-----------------------------
[05/15 20:43:57    35s] #        Total             223  
[05/15 20:43:57    35s] #-----------------------------
[05/15 20:43:57    35s] #
[05/15 20:43:57    35s] #
[05/15 20:43:57    35s] #  Congestion Analysis: (blocked Gcells are excluded)
[05/15 20:43:57    35s] #
[05/15 20:43:57    35s] #                 OverCon       OverCon       OverCon       OverCon          
[05/15 20:43:57    35s] #                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
[05/15 20:43:57    35s] #     Layer         (1-3)         (4-7)        (8-11)       (12-15)   OverCon
[05/15 20:43:57    35s] #  --------------------------------------------------------------------------
[05/15 20:43:57    35s] #   Metal 1      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[05/15 20:43:57    35s] #   Metal 2      4(9.52%)     15(35.7%)     13(31.0%)     10(23.8%)  ( 100+%)
[05/15 20:43:57    35s] #   Metal 3     10(23.8%)      1(2.38%)      0(0.00%)      0(0.00%)   (26.2%)
[05/15 20:43:57    35s] #   Metal 5      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[05/15 20:43:57    35s] #   Metal 6      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[05/15 20:43:57    35s] #  --------------------------------------------------------------------------
[05/15 20:43:57    35s] #     Total     14(7.87%)     16(8.99%)     13(7.30%)     10(5.62%)   (29.8%)
[05/15 20:43:57    35s] #
[05/15 20:43:57    35s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 15
[05/15 20:43:57    35s] #
[05/15 20:43:57    35s] #Complete Global Routing.
[05/15 20:43:57    35s] #Total wire length = 1717 um.
[05/15 20:43:57    35s] #Total half perimeter of net bounding box = 1600 um.
[05/15 20:43:57    35s] #Total wire length on LAYER metal1 = 0 um.
[05/15 20:43:57    35s] #Total wire length on LAYER metal2 = 442 um.
[05/15 20:43:57    35s] #Total wire length on LAYER metal3 = 836 um.
[05/15 20:43:57    35s] #Total wire length on LAYER metal4 = 0 um.
[05/15 20:43:57    35s] #Total wire length on LAYER metal5 = 158 um.
[05/15 20:43:57    35s] #Total wire length on LAYER metal6 = 281 um.
[05/15 20:43:57    35s] #Total wire length on LAYER metal7 = 0 um.
[05/15 20:43:57    35s] #Total wire length on LAYER metal8 = 0 um.
[05/15 20:43:57    35s] #Total wire length on LAYER metal9 = 0 um.
[05/15 20:43:57    35s] #Total wire length on LAYER metal10 = 0 um.
[05/15 20:43:57    35s] #Total number of vias = 1260
[05/15 20:43:57    35s] #Up-Via Summary (total 1260):
[05/15 20:43:57    35s] #           
[05/15 20:43:57    35s] #-----------------------
[05/15 20:43:57    35s] #  Metal 1          644
[05/15 20:43:57    35s] #  Metal 2          356
[05/15 20:43:57    35s] #  Metal 3           86
[05/15 20:43:57    35s] #  Metal 4           86
[05/15 20:43:57    35s] #  Metal 5           88
[05/15 20:43:57    35s] #-----------------------
[05/15 20:43:57    35s] #                  1260 
[05/15 20:43:57    35s] #
[05/15 20:43:57    35s] #Max overcon = 15 tracks.
[05/15 20:43:57    35s] #Total overcon = 29.78%.
[05/15 20:43:57    35s] #Worst layer Gcell overcon rate = 26.19%.
[05/15 20:43:57    35s] #
[05/15 20:43:57    35s] #Start data preparation for track assignment...
[05/15 20:43:57    35s] #
[05/15 20:43:57    35s] #Data preparation is done on Mon May 15 20:43:57 2017
[05/15 20:43:57    35s] #
[05/15 20:43:57    35s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 600.32 (MB), peak = 653.75 (MB)
[05/15 20:43:57    35s] #Start Track Assignment.
[05/15 20:43:57    35s] #Done with 18 horizontal wires in 1 hboxes and 20 vertical wires in 1 hboxes.
[05/15 20:43:57    36s] #Done with 13 horizontal wires in 1 hboxes and 11 vertical wires in 1 hboxes.
[05/15 20:43:57    36s] #Complete Track Assignment.
[05/15 20:43:57    36s] #Total wire length = 1652 um.
[05/15 20:43:57    36s] #Total half perimeter of net bounding box = 1600 um.
[05/15 20:43:57    36s] #Total wire length on LAYER metal1 = 1 um.
[05/15 20:43:57    36s] #Total wire length on LAYER metal2 = 412 um.
[05/15 20:43:57    36s] #Total wire length on LAYER metal3 = 812 um.
[05/15 20:43:57    36s] #Total wire length on LAYER metal4 = 0 um.
[05/15 20:43:57    36s] #Total wire length on LAYER metal5 = 161 um.
[05/15 20:43:57    36s] #Total wire length on LAYER metal6 = 267 um.
[05/15 20:43:57    36s] #Total wire length on LAYER metal7 = 0 um.
[05/15 20:43:57    36s] #Total wire length on LAYER metal8 = 0 um.
[05/15 20:43:57    36s] #Total wire length on LAYER metal9 = 0 um.
[05/15 20:43:57    36s] #Total wire length on LAYER metal10 = 0 um.
[05/15 20:43:57    36s] #Total number of vias = 1260
[05/15 20:43:57    36s] #Up-Via Summary (total 1260):
[05/15 20:43:57    36s] #           
[05/15 20:43:57    36s] #-----------------------
[05/15 20:43:57    36s] #  Metal 1          644
[05/15 20:43:57    36s] #  Metal 2          356
[05/15 20:43:57    36s] #  Metal 3           86
[05/15 20:43:57    36s] #  Metal 4           86
[05/15 20:43:57    36s] #  Metal 5           88
[05/15 20:43:57    36s] #-----------------------
[05/15 20:43:57    36s] #                  1260 
[05/15 20:43:57    36s] #
[05/15 20:43:57    36s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 567.53 (MB), peak = 653.75 (MB)
[05/15 20:43:57    36s] #
[05/15 20:43:57    36s] #Cpu time = 00:00:00
[05/15 20:43:57    36s] #Elapsed time = 00:00:00
[05/15 20:43:57    36s] #Increased memory = 5.34 (MB)
[05/15 20:43:57    36s] #Total memory = 567.53 (MB)
[05/15 20:43:57    36s] #Peak memory = 653.75 (MB)
[05/15 20:43:57    36s] #
[05/15 20:43:57    36s] #Start Detail Routing..
[05/15 20:43:57    36s] #start initial detail routing ...
[05/15 20:43:57    36s] #    number of violations = 0
[05/15 20:43:57    36s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 620.55 (MB), peak = 653.75 (MB)
[05/15 20:43:57    36s] #start 1st optimization iteration ...
[05/15 20:43:57    36s] #    number of violations = 0
[05/15 20:43:57    36s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 620.55 (MB), peak = 653.75 (MB)
[05/15 20:43:57    36s] #Complete Detail Routing.
[05/15 20:43:57    36s] #Total wire length = 1632 um.
[05/15 20:43:57    36s] #Total half perimeter of net bounding box = 1600 um.
[05/15 20:43:57    36s] #Total wire length on LAYER metal1 = 65 um.
[05/15 20:43:57    36s] #Total wire length on LAYER metal2 = 600 um.
[05/15 20:43:57    36s] #Total wire length on LAYER metal3 = 778 um.
[05/15 20:43:57    36s] #Total wire length on LAYER metal4 = 0 um.
[05/15 20:43:57    36s] #Total wire length on LAYER metal5 = 31 um.
[05/15 20:43:57    36s] #Total wire length on LAYER metal6 = 158 um.
[05/15 20:43:57    36s] #Total wire length on LAYER metal7 = 0 um.
[05/15 20:43:57    36s] #Total wire length on LAYER metal8 = 0 um.
[05/15 20:43:57    36s] #Total wire length on LAYER metal9 = 0 um.
[05/15 20:43:57    36s] #Total wire length on LAYER metal10 = 0 um.
[05/15 20:43:57    36s] #Total number of vias = 1632
[05/15 20:43:57    36s] #Up-Via Summary (total 1632):
[05/15 20:43:57    36s] #           
[05/15 20:43:57    36s] #-----------------------
[05/15 20:43:57    36s] #  Metal 1          708
[05/15 20:43:57    36s] #  Metal 2          694
[05/15 20:43:57    36s] #  Metal 3           81
[05/15 20:43:57    36s] #  Metal 4           81
[05/15 20:43:57    36s] #  Metal 5           68
[05/15 20:43:57    36s] #-----------------------
[05/15 20:43:57    36s] #                  1632 
[05/15 20:43:57    36s] #
[05/15 20:43:57    36s] #Total number of DRC violations = 0
[05/15 20:43:57    36s] #Cpu time = 00:00:00
[05/15 20:43:57    36s] #Elapsed time = 00:00:00
[05/15 20:43:57    36s] #Increased memory = 53.02 (MB)
[05/15 20:43:57    36s] #Total memory = 620.55 (MB)
[05/15 20:43:57    36s] #Peak memory = 653.75 (MB)
[05/15 20:43:57    36s] #
[05/15 20:43:57    36s] #Start Post Route wire spreading..
[05/15 20:43:57    36s] #
[05/15 20:43:57    36s] #Start data preparation for wire spreading...
[05/15 20:43:57    36s] #
[05/15 20:43:57    36s] #Data preparation is done on Mon May 15 20:43:57 2017
[05/15 20:43:57    36s] #
[05/15 20:43:57    36s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 620.58 (MB), peak = 653.75 (MB)
[05/15 20:43:57    36s] #
[05/15 20:43:57    36s] #Spread distance (# of tracks): min = 0.500000; max = 2.000000
[05/15 20:43:57    36s] #
[05/15 20:43:57    36s] #Start Post Route Wire Spread.
[05/15 20:43:57    36s] #Done with 52 horizontal wires in 1 hboxes and 19 vertical wires in 1 hboxes.
[05/15 20:43:57    36s] #Complete Post Route Wire Spread.
[05/15 20:43:57    36s] #
[05/15 20:43:57    36s] #Total wire length = 1653 um.
[05/15 20:43:57    36s] #Total half perimeter of net bounding box = 1600 um.
[05/15 20:43:57    36s] #Total wire length on LAYER metal1 = 65 um.
[05/15 20:43:57    36s] #Total wire length on LAYER metal2 = 601 um.
[05/15 20:43:57    36s] #Total wire length on LAYER metal3 = 790 um.
[05/15 20:43:57    36s] #Total wire length on LAYER metal4 = 0 um.
[05/15 20:43:57    36s] #Total wire length on LAYER metal5 = 31 um.
[05/15 20:43:57    36s] #Total wire length on LAYER metal6 = 166 um.
[05/15 20:43:57    36s] #Total wire length on LAYER metal7 = 0 um.
[05/15 20:43:57    36s] #Total wire length on LAYER metal8 = 0 um.
[05/15 20:43:57    36s] #Total wire length on LAYER metal9 = 0 um.
[05/15 20:43:57    36s] #Total wire length on LAYER metal10 = 0 um.
[05/15 20:43:57    36s] #Total number of vias = 1632
[05/15 20:43:57    36s] #Up-Via Summary (total 1632):
[05/15 20:43:57    36s] #           
[05/15 20:43:57    36s] #-----------------------
[05/15 20:43:57    36s] #  Metal 1          708
[05/15 20:43:57    36s] #  Metal 2          694
[05/15 20:43:57    36s] #  Metal 3           81
[05/15 20:43:57    36s] #  Metal 4           81
[05/15 20:43:57    36s] #  Metal 5           68
[05/15 20:43:57    36s] #-----------------------
[05/15 20:43:57    36s] #                  1632 
[05/15 20:43:57    36s] #
[05/15 20:43:57    36s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 573.88 (MB), peak = 653.75 (MB)
[05/15 20:43:57    36s] #
[05/15 20:43:57    36s] #Post Route wire spread is done.
[05/15 20:43:57    36s] #Total wire length = 1653 um.
[05/15 20:43:57    36s] #Total half perimeter of net bounding box = 1600 um.
[05/15 20:43:57    36s] #Total wire length on LAYER metal1 = 65 um.
[05/15 20:43:57    36s] #Total wire length on LAYER metal2 = 601 um.
[05/15 20:43:57    36s] #Total wire length on LAYER metal3 = 790 um.
[05/15 20:43:57    36s] #Total wire length on LAYER metal4 = 0 um.
[05/15 20:43:57    36s] #Total wire length on LAYER metal5 = 31 um.
[05/15 20:43:57    36s] #Total wire length on LAYER metal6 = 166 um.
[05/15 20:43:57    36s] #Total wire length on LAYER metal7 = 0 um.
[05/15 20:43:57    36s] #Total wire length on LAYER metal8 = 0 um.
[05/15 20:43:57    36s] #Total wire length on LAYER metal9 = 0 um.
[05/15 20:43:57    36s] #Total wire length on LAYER metal10 = 0 um.
[05/15 20:43:57    36s] #Total number of vias = 1632
[05/15 20:43:57    36s] #Up-Via Summary (total 1632):
[05/15 20:43:57    36s] #           
[05/15 20:43:57    36s] #-----------------------
[05/15 20:43:57    36s] #  Metal 1          708
[05/15 20:43:57    36s] #  Metal 2          694
[05/15 20:43:57    36s] #  Metal 3           81
[05/15 20:43:57    36s] #  Metal 4           81
[05/15 20:43:57    36s] #  Metal 5           68
[05/15 20:43:57    36s] #-----------------------
[05/15 20:43:57    36s] #                  1632 
[05/15 20:43:57    36s] #
[05/15 20:43:57    36s] #
[05/15 20:43:57    36s] #Start DRC checking..
[05/15 20:43:57    36s] #    number of violations = 0
[05/15 20:43:57    36s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 605.30 (MB), peak = 653.75 (MB)
[05/15 20:43:57    36s] #    number of violations = 0
[05/15 20:43:57    36s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 605.30 (MB), peak = 653.75 (MB)
[05/15 20:43:57    36s] #CELL_VIEW alu_conv,init has no DRC violation.
[05/15 20:43:57    36s] #Total number of DRC violations = 0
[05/15 20:43:57    36s] #detailRoute Statistics:
[05/15 20:43:57    36s] #Cpu time = 00:00:01
[05/15 20:43:57    36s] #Elapsed time = 00:00:01
[05/15 20:43:57    36s] #Increased memory = 37.77 (MB)
[05/15 20:43:57    36s] #Total memory = 605.30 (MB)
[05/15 20:43:57    36s] #Peak memory = 653.75 (MB)
[05/15 20:43:57    36s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 605.30 (MB), peak = 653.75 (MB)
[05/15 20:43:57    36s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 605.37 (MB), peak = 653.75 (MB)
[05/15 20:43:57    36s] #
[05/15 20:43:57    36s] #globalDetailRoute statistics:
[05/15 20:43:57    36s] #Cpu time = 00:00:01
[05/15 20:43:57    36s] #Elapsed time = 00:00:01
[05/15 20:43:57    36s] #Increased memory = 42.86 (MB)
[05/15 20:43:57    36s] #Total memory = 605.38 (MB)
[05/15 20:43:57    36s] #Peak memory = 653.75 (MB)
[05/15 20:43:57    36s] #Number of warnings = 36
[05/15 20:43:57    36s] #Total number of warnings = 37
[05/15 20:43:57    36s] #Number of fails = 0
[05/15 20:43:57    36s] #Total number of fails = 0
[05/15 20:43:57    36s] #Complete globalDetailRoute on Mon May 15 20:43:57 2017
[05/15 20:43:57    36s] #
[05/15 20:43:57    36s] #routeDesign: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 605.38 (MB), peak = 653.75 (MB)
[05/15 20:43:57    36s] *** Message Summary: 0 warning(s), 0 error(s)
[05/15 20:43:58    36s] 
[05/15 20:43:58    36s] <CMD> saveDesign alu_conv _powerroute_clk_filler.enc
[05/15 20:43:59    36s] **WARN: (ENCSYT-6235):	Session name is already specified. Ignore the extra one '_powerroute_clk_filler.enc'.
[05/15 20:43:59    36s] Writing Netlist "alu_conv.dat.tmp/alu_conv.v.gz" ...
[05/15 20:43:59    36s] Saving AAE Data ...
[05/15 20:43:59    36s] Saving configuration ...
[05/15 20:43:59    36s] Saving preference file alu_conv.dat.tmp/enc.pref.tcl ...
[05/15 20:43:59    36s] Saving floorplan ...
[05/15 20:43:59    36s] Saving Drc markers ...
[05/15 20:43:59    36s] ... 14 markers are saved ...
[05/15 20:43:59    36s] ... 0 geometry drc markers are saved ...
[05/15 20:43:59    36s] ... 0 antenna drc markers are saved ...
[05/15 20:43:59    36s] Saving placement ...
[05/15 20:43:59    36s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=633.1M) ***
[05/15 20:43:59    36s] Saving route ...
[05/15 20:43:59    36s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=633.1M) ***
[05/15 20:43:59    36s] Writing DEF file 'alu_conv.dat.tmp/alu_conv.def.gz', current time is Mon May 15 20:43:59 2017 ...
[05/15 20:43:59    36s] unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
[05/15 20:43:59    36s] DEF file 'alu_conv.dat.tmp/alu_conv.def.gz' is written, current time is Mon May 15 20:43:59 2017 ...
[05/15 20:43:59    36s] Copying timing libraries...
[05/15 20:44:00    36s] .
[05/15 20:44:00    36s] Copying LEF files...
[05/15 20:44:00    36s] .
[05/15 20:44:00    36s] Copying Constraints file(s)...
[05/15 20:44:00    36s] Modifying View File...
[05/15 20:44:00    36s] Updating MMMC files...
[05/15 20:44:00    36s] Checking if file contains nested files: r2g.sdc
[05/15 20:44:00    36s] Modifying Globals File...
[05/15 20:44:00    36s] Modifying Power Constraints File...
[05/15 20:44:00    36s] Generated self-contained design: /home/bwj4163/eecs303/lab/alu/backend
[05/15 20:44:00    36s] 
[05/15 20:44:00    36s] *** Summary of all messages that are not suppressed in this session:
[05/15 20:44:00    36s] Severity  ID               Count  Summary                                  
[05/15 20:44:00    36s] WARNING   ENCSYT-6235          1  Session name is already specified. Ignor...
[05/15 20:44:00    36s] *** Message Summary: 1 warning(s), 0 error(s)
[05/15 20:44:00    36s] 
[05/15 20:44:00    36s] <CMD> timeDesign -postRoute -pathReports -drvReports -slackReports -numPaths 400 -prefix alu_conv_postRoute -outDir timingReports
[05/15 20:44:15    37s] Switching SI Aware to true by default in postroute mode   
[05/15 20:44:15    37s] **WARN: (ENCDC-2614):	Cannot invoke the command -siAware true option of set_delay_cal_mode command with Encounter_Digital_Impl_Sys_L license. This feature requires an Encounter_Digital_Impl_Sys_XL or equivalent license. Update the license file or remove the option from the command. Skipped -siAware true option.
[05/15 20:44:15    37s] **WARN: (ENCDC-2614):	Cannot invoke the command -siAware true option of set_delay_cal_mode command with Encounter_Digital_Impl_Sys_L license. This feature requires an Encounter_Digital_Impl_Sys_XL or equivalent license. Update the license file or remove the option from the command. Skipped -siAware true option.
[05/15 20:44:15    37s] **WARN: (ENCDC-2614):	Cannot invoke the command -siAware true option of set_delay_cal_mode command with Encounter_Digital_Impl_Sys_L license. This feature requires an Encounter_Digital_Impl_Sys_XL or equivalent license. Update the license file or remove the option from the command. Skipped -siAware true option.
[05/15 20:44:15    37s] **WARN: (ENCDC-2614):	Cannot invoke the command -siAware true option of set_delay_cal_mode command with Encounter_Digital_Impl_Sys_L license. This feature requires an Encounter_Digital_Impl_Sys_XL or equivalent license. Update the license file or remove the option from the command. Skipped -siAware true option.
[05/15 20:44:15    37s] This command "timeDesign -postRoute -pathReports -drvReports -slackReports ..." required an extra checkout of license tpsxl.
[05/15 20:44:15    37s] Additional license(s) checked out: 1 'Tempus_Timing_Signoff_XL' license(s)
[05/15 20:44:15    37s] Extraction called for design 'alu_conv' of instances=452 and nets=238 using extraction engine 'postRoute' at effort level 'low' .
[05/15 20:44:15    37s] **WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
[05/15 20:44:15    37s] PostRoute (effortLevel low) RC Extraction called for design alu_conv.
[05/15 20:44:15    37s] RC Extraction called in multi-corner(1) mode.
[05/15 20:44:15    37s] **WARN: (ENCEXT-6197):	Capacitance table file not specified. This will result in lower parasitic accuracy using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the capacitance table file using 'generateCapTbl' command and specify it before extraction.
[05/15 20:44:15    37s] **WARN: (ENCEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
[05/15 20:44:15    37s] * Layer Id             : 1 - M1
[05/15 20:44:15    37s]       Thickness        : 0.13
[05/15 20:44:15    37s]       Min Width        : 0.07
[05/15 20:44:15    37s]       Layer Dielectric : 4.1
[05/15 20:44:15    37s] * Layer Id             : 2 - M2
[05/15 20:44:15    37s]       Thickness        : 0.14
[05/15 20:44:15    37s]       Min Width        : 0.07
[05/15 20:44:15    37s]       Layer Dielectric : 4.1
[05/15 20:44:15    37s] * Layer Id             : 3 - M3
[05/15 20:44:15    37s]       Thickness        : 0.14
[05/15 20:44:15    37s]       Min Width        : 0.07
[05/15 20:44:15    37s]       Layer Dielectric : 4.1
[05/15 20:44:15    37s] * Layer Id             : 4 - M4
[05/15 20:44:15    37s]       Thickness        : 0.28
[05/15 20:44:15    37s]       Min Width        : 0.14
[05/15 20:44:15    37s]       Layer Dielectric : 4.1
[05/15 20:44:15    37s] * Layer Id             : 5 - M5
[05/15 20:44:15    37s]       Thickness        : 0.28
[05/15 20:44:15    37s]       Min Width        : 0.14
[05/15 20:44:15    37s]       Layer Dielectric : 4.1
[05/15 20:44:15    37s] * Layer Id             : 6 - M6
[05/15 20:44:15    37s]       Thickness        : 0.28
[05/15 20:44:15    37s]       Min Width        : 0.14
[05/15 20:44:15    37s]       Layer Dielectric : 4.1
[05/15 20:44:15    37s] * Layer Id             : 7 - M7
[05/15 20:44:15    37s]       Thickness        : 0.8
[05/15 20:44:15    37s]       Min Width        : 0.4
[05/15 20:44:15    37s]       Layer Dielectric : 4.1
[05/15 20:44:15    37s] * Layer Id             : 8 - M8
[05/15 20:44:15    37s]       Thickness        : 0.8
[05/15 20:44:15    37s]       Min Width        : 0.4
[05/15 20:44:15    37s]       Layer Dielectric : 4.1
[05/15 20:44:15    37s] * Layer Id             : 9 - M9
[05/15 20:44:15    37s]       Thickness        : 2
[05/15 20:44:15    37s]       Min Width        : 0.8
[05/15 20:44:15    37s]       Layer Dielectric : 4.1
[05/15 20:44:15    37s] * Layer Id             : 10 - M10
[05/15 20:44:15    37s]       Thickness        : 2
[05/15 20:44:15    37s]       Min Width        : 0.8
[05/15 20:44:15    37s]       Layer Dielectric : 4.1
[05/15 20:44:15    37s] extractDetailRC Option : -outfile ./alu_conv_27336_HLljsA.rcdb.d  -basic
[05/15 20:44:15    37s] RC Mode: PostRoute effortLevel low [Basic CapTable, LEF Resistances]
[05/15 20:44:15    37s]       RC Corner Indexes            0   
[05/15 20:44:15    37s] Capacitance Scaling Factor   : 1.00000 
[05/15 20:44:15    37s] Coupling Cap. Scaling Factor : 1.00000 
[05/15 20:44:15    37s] Resistance Scaling Factor    : 1.00000 
[05/15 20:44:15    37s] Clock Cap. Scaling Factor    : 1.00000 
[05/15 20:44:15    37s] Clock Res. Scaling Factor    : 1.00000 
[05/15 20:44:15    37s] Shrink Factor                : 1.00000
[05/15 20:44:15    37s] Initializing multi-corner resistance tables ...
[05/15 20:44:15    37s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 633.2M)
[05/15 20:44:15    37s] Creating parasitic data file './alu_conv_27336_HLljsA.rcdb.d/header.da' in memory efficient access mode for storing RC.
[05/15 20:44:15    37s] Extracted 10.0908% (CPU Time= 0:00:00.0  MEM= 635.2M)
[05/15 20:44:15    37s] Extracted 20.0747% (CPU Time= 0:00:00.0  MEM= 635.2M)
[05/15 20:44:15    37s] Extracted 30.0587% (CPU Time= 0:00:00.0  MEM= 635.2M)
[05/15 20:44:15    37s] Extracted 40.0961% (CPU Time= 0:00:00.0  MEM= 635.2M)
[05/15 20:44:15    37s] Extracted 50.0801% (CPU Time= 0:00:00.0  MEM= 635.2M)
[05/15 20:44:15    37s] Extracted 60.0641% (CPU Time= 0:00:00.0  MEM= 635.2M)
[05/15 20:44:15    37s] Extracted 70.1014% (CPU Time= 0:00:00.0  MEM= 635.2M)
[05/15 20:44:15    37s] Extracted 80.0854% (CPU Time= 0:00:00.0  MEM= 635.2M)
[05/15 20:44:15    37s] Extracted 90.0694% (CPU Time= 0:00:00.0  MEM= 635.2M)
[05/15 20:44:15    37s] Extracted 100% (CPU Time= 0:00:00.0  MEM= 635.2M)
[05/15 20:44:15    37s] Number of Extracted Resistors     : 3501
[05/15 20:44:15    37s] Number of Extracted Ground Cap.   : 3715
[05/15 20:44:15    37s] Number of Extracted Coupling Cap. : 0
[05/15 20:44:15    37s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=635.152M)
[05/15 20:44:15    37s] Opening parasitic data file './alu_conv_27336_HLljsA.rcdb.d/header.da' for reading.
[05/15 20:44:15    37s] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:01.0, current mem=635.152M)
[05/15 20:44:16    37s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:01.0  MEM: 635.152M)
[05/15 20:44:16    37s] Begin: glitch net info
[05/15 20:44:16    37s] glitch slack range: number of glitch nets
[05/15 20:44:16    37s] glitch slack < -0.32 : 0
[05/15 20:44:16    37s] -0.32 < glitch slack < -0.28 : 0
[05/15 20:44:16    37s] -0.28 < glitch slack < -0.24 : 0
[05/15 20:44:16    37s] -0.24 < glitch slack < -0.2 : 0
[05/15 20:44:16    37s] -0.2 < glitch slack < -0.16 : 0
[05/15 20:44:16    37s] -0.16 < glitch slack < -0.12 : 0
[05/15 20:44:16    37s] -0.12 < glitch slack < -0.08 : 0
[05/15 20:44:16    37s] -0.08 < glitch slack < -0.04 : 0
[05/15 20:44:16    37s] -0.04 < glitch slack : 0
[05/15 20:44:16    37s] End: glitch net info
[05/15 20:44:16    37s] Found active setup analysis view an
[05/15 20:44:16    37s] Found active hold analysis view an
[05/15 20:44:16    37s] **ERROR: (ENCESI-2017):	There is no coupling capacitance found in the design. Use setDelayCalMode -siAware false to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run.
[05/15 20:44:16    38s] Opening parasitic data file './alu_conv_27336_HLljsA.rcdb.d/header.da' for reading.
[05/15 20:44:16    38s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 657.2M)
[05/15 20:44:16    38s] AAE_INFO: 1 threads acquired from CTE. No license checked out.
[05/15 20:44:16    38s] AAE_INFO-618: Total number of nets in the design is 226,  100.0 percent of the nets selected for SI analysis
[05/15 20:44:16    38s] AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/15 20:44:16    38s] AAE_THRD: End delay calculation. (MEM=656.758 CPU=0:00:00.1 REAL=0:00:00.0)
[05/15 20:44:16    38s] **ERROR: (ENCESI-2017):	There is no coupling capacitance found in the design. Use setDelayCalMode -siAware false to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run.
[05/15 20:44:16    38s] AAE_INFO-618: Total number of nets in the design is 226,  100.0 percent of the nets selected for SI analysis
[05/15 20:44:16    38s] AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/15 20:44:16    38s] AAE_THRD: End delay calculation. (MEM=648.758 CPU=0:00:00.0 REAL=0:00:00.0)
[05/15 20:44:16    38s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+
|     Setup mode     |   all   | default |
+--------------------+---------+---------+
|           WNS (ns):|  0.316  |  0.316  |
|           TNS (ns):|  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |
|          All Paths:|    8    |    8    |
+--------------------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 100.000%
Total number of glitch violations: 0
------------------------------------------------------------
Reported timing to dir timingReports
[05/15 20:44:16    38s] Total CPU time: 0.27 sec
[05/15 20:44:16    38s] Total Real time: 1.0 sec
[05/15 20:44:16    38s] Total Memory Usage: 639.210938 Mbytes
[05/15 20:44:16    38s] <CMD> clearClockDomains
[05/15 20:44:16    38s] **WARN: (ENCSYC-6123):	The clearClockDomains command is obsolete - support for this command will 
[05/15 20:44:16    38s]  be discontinued in a future release of the software. You should update your scripts to be 
[05/15 20:44:16    38s]  compatible with the path group based flow - refer to the reset_path_group command. 
[05/15 20:44:16    38s]  In this release, the clearClockDomains command will be translated to the equivalent commands 
[05/15 20:44:16    38s]  for the path group flow. You may also set 'setAnalysisMode -honorClockDomains true' for backward 
[05/15 20:44:16    38s]  compatibility with previous releases.
[05/15 20:44:16    38s] <CMD> timeDesign -postRoute -hold -pathReports -slackReports -numPaths 400 -prefix alu_conv_postRoute -outDir timingReports
[05/15 20:44:16    38s] Closing parasitic data file './alu_conv_27336_HLljsA.rcdb.d'. 220 times net's RC data read were performed.
[05/15 20:44:16    38s] **WARN: (ENCEXT-3493):	The design extraction status has been reset by the setExtractRCMode command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s).
[05/15 20:44:16    38s] Type 'man ENCEXT-3493' for more detail.
[05/15 20:44:16    38s]  Reset EOS DB
[05/15 20:44:16    38s] Ignoring AAE DB Resetting ...
[05/15 20:44:16    38s] Extraction called for design 'alu_conv' of instances=452 and nets=238 using extraction engine 'postRoute' at effort level 'low' .
[05/15 20:44:16    38s] **WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
[05/15 20:44:16    38s] PostRoute (effortLevel low) RC Extraction called for design alu_conv.
[05/15 20:44:16    38s] RC Extraction called in multi-corner(1) mode.
[05/15 20:44:16    38s] **WARN: (ENCEXT-6197):	Capacitance table file not specified. This will result in lower parasitic accuracy using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the capacitance table file using 'generateCapTbl' command and specify it before extraction.
[05/15 20:44:16    38s] **WARN: (ENCEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
[05/15 20:44:16    38s] * Layer Id             : 1 - M1
[05/15 20:44:16    38s]       Thickness        : 0.13
[05/15 20:44:16    38s]       Min Width        : 0.07
[05/15 20:44:16    38s]       Layer Dielectric : 4.1
[05/15 20:44:16    38s] * Layer Id             : 2 - M2
[05/15 20:44:16    38s]       Thickness        : 0.14
[05/15 20:44:16    38s]       Min Width        : 0.07
[05/15 20:44:16    38s]       Layer Dielectric : 4.1
[05/15 20:44:16    38s] * Layer Id             : 3 - M3
[05/15 20:44:16    38s]       Thickness        : 0.14
[05/15 20:44:16    38s]       Min Width        : 0.07
[05/15 20:44:16    38s]       Layer Dielectric : 4.1
[05/15 20:44:16    38s] * Layer Id             : 4 - M4
[05/15 20:44:16    38s]       Thickness        : 0.28
[05/15 20:44:16    38s]       Min Width        : 0.14
[05/15 20:44:16    38s]       Layer Dielectric : 4.1
[05/15 20:44:16    38s] * Layer Id             : 5 - M5
[05/15 20:44:16    38s]       Thickness        : 0.28
[05/15 20:44:16    38s]       Min Width        : 0.14
[05/15 20:44:16    38s]       Layer Dielectric : 4.1
[05/15 20:44:16    38s] * Layer Id             : 6 - M6
[05/15 20:44:16    38s]       Thickness        : 0.28
[05/15 20:44:16    38s]       Min Width        : 0.14
[05/15 20:44:16    38s]       Layer Dielectric : 4.1
[05/15 20:44:16    38s] * Layer Id             : 7 - M7
[05/15 20:44:16    38s]       Thickness        : 0.8
[05/15 20:44:16    38s]       Min Width        : 0.4
[05/15 20:44:16    38s]       Layer Dielectric : 4.1
[05/15 20:44:16    38s] * Layer Id             : 8 - M8
[05/15 20:44:16    38s]       Thickness        : 0.8
[05/15 20:44:16    38s]       Min Width        : 0.4
[05/15 20:44:16    38s]       Layer Dielectric : 4.1
[05/15 20:44:16    38s] * Layer Id             : 9 - M9
[05/15 20:44:16    38s]       Thickness        : 2
[05/15 20:44:16    38s]       Min Width        : 0.8
[05/15 20:44:16    38s]       Layer Dielectric : 4.1
[05/15 20:44:16    38s] * Layer Id             : 10 - M10
[05/15 20:44:16    38s]       Thickness        : 2
[05/15 20:44:16    38s]       Min Width        : 0.8
[05/15 20:44:16    38s]       Layer Dielectric : 4.1
[05/15 20:44:16    38s] extractDetailRC Option : -outfile ./alu_conv_27336_HLljsA.rcdb.d -maxResLength 200  -basic
[05/15 20:44:16    38s] RC Mode: PostRoute effortLevel low [Basic CapTable, LEF Resistances]
[05/15 20:44:16    38s]       RC Corner Indexes            0   
[05/15 20:44:16    38s] Capacitance Scaling Factor   : 1.00000 
[05/15 20:44:16    38s] Coupling Cap. Scaling Factor : 1.00000 
[05/15 20:44:16    38s] Resistance Scaling Factor    : 1.00000 
[05/15 20:44:16    38s] Clock Cap. Scaling Factor    : 1.00000 
[05/15 20:44:16    38s] Clock Res. Scaling Factor    : 1.00000 
[05/15 20:44:16    38s] Shrink Factor                : 1.00000
[05/15 20:44:16    38s] Initializing multi-corner resistance tables ...
[05/15 20:44:16    38s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 639.2M)
[05/15 20:44:16    38s] Creating parasitic data file './alu_conv_27336_HLljsA.rcdb.d/header.da' in memory efficient access mode for storing RC.
[05/15 20:44:16    38s] Extracted 10.0908% (CPU Time= 0:00:00.0  MEM= 647.2M)
[05/15 20:44:16    38s] Extracted 20.0747% (CPU Time= 0:00:00.0  MEM= 647.2M)
[05/15 20:44:16    38s] Extracted 30.0587% (CPU Time= 0:00:00.0  MEM= 647.2M)
[05/15 20:44:16    38s] Extracted 40.0961% (CPU Time= 0:00:00.0  MEM= 647.2M)
[05/15 20:44:16    38s] Extracted 50.0801% (CPU Time= 0:00:00.0  MEM= 647.2M)
[05/15 20:44:16    38s] Extracted 60.0641% (CPU Time= 0:00:00.0  MEM= 647.2M)
[05/15 20:44:16    38s] Extracted 70.1014% (CPU Time= 0:00:00.0  MEM= 647.2M)
[05/15 20:44:16    38s] Extracted 80.0854% (CPU Time= 0:00:00.0  MEM= 647.2M)
[05/15 20:44:16    38s] Extracted 90.0694% (CPU Time= 0:00:00.0  MEM= 647.2M)
[05/15 20:44:16    38s] Extracted 100% (CPU Time= 0:00:00.0  MEM= 647.2M)
[05/15 20:44:16    38s] Number of Extracted Resistors     : 3501
[05/15 20:44:16    38s] Number of Extracted Ground Cap.   : 3715
[05/15 20:44:16    38s] Number of Extracted Coupling Cap. : 5880
[05/15 20:44:16    38s] Opening parasitic data file './alu_conv_27336_HLljsA.rcdb.d/header.da' for reading.
[05/15 20:44:16    38s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[05/15 20:44:16    38s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 647.2M)
[05/15 20:44:16    38s] Creating parasitic data file './alu_conv_27336_HLljsA.rcdb_Filter.rcdb.d/header.da' in memory efficient access mode for storing RC.
[05/15 20:44:16    38s] Closing parasitic data file './alu_conv_27336_HLljsA.rcdb.d'. 221 times net's RC data read were performed.
[05/15 20:44:16    38s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=653.223M)
[05/15 20:44:16    38s] Opening parasitic data file './alu_conv_27336_HLljsA.rcdb.d/header.da' for reading.
[05/15 20:44:16    38s] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=653.223M)
[05/15 20:44:16    38s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 653.223M)
[05/15 20:44:16    38s] Generate Hold TimingWindows
[05/15 20:44:16    38s] SI flow with analysisType aae and Opt Signoff SI using infinite TWs ...
[05/15 20:44:16    38s] SI iteration 1 ... 
[05/15 20:44:16    38s] #################################################################################
[05/15 20:44:16    38s] # Design Stage: PostRoute
[05/15 20:44:16    38s] # Design Mode: 90nm
[05/15 20:44:16    38s] # Analysis Mode: MMMC OCV
[05/15 20:44:16    38s] # Extraction Mode: detail/spef
[05/15 20:44:16    38s] # Delay Calculation Options: engine=aae signOff=true SIAware=true(opt_signoff)
[05/15 20:44:16    38s] # Switching Delay Calculation Engine to AAE-SI
[05/15 20:44:16    38s] #################################################################################
[05/15 20:44:16    38s] AAE_INFO: 1 threads acquired from CTE. No license checked out.
[05/15 20:44:16    38s] Setting infinite Tws ...
[05/15 20:44:16    38s] Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 643.2M)
[05/15 20:44:16    38s] 	 First Iteration Infinite Tw... 
[05/15 20:44:16    38s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 643.2M)
[05/15 20:44:16    38s] Calculate late delays in OCV mode...
[05/15 20:44:16    38s] Calculate early delays in OCV mode...
[05/15 20:44:16    38s] Topological Sorting (CPU = 0:00:00.0, MEM = 643.2M, InitMEM = 643.2M)
[05/15 20:44:16    38s] Initializing multi-corner resistance tables ...
[05/15 20:44:16    38s] Opening parasitic data file './alu_conv_27336_HLljsA.rcdb.d/header.da' for reading.
[05/15 20:44:16    38s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 661.2M)
[05/15 20:44:16    38s] AAE_INFO: 1 threads acquired from CTE. No license checked out.
[05/15 20:44:16    38s] AAE_INFO-618: Total number of nets in the design is 226,  100.0 percent of the nets selected for SI analysis
[05/15 20:44:16    38s] AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/15 20:44:16    38s] AAE_THRD: End delay calculation. (MEM=656.766 CPU=0:00:00.1 REAL=0:00:00.0)
[05/15 20:44:16    38s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 656.8M) ***
[05/15 20:44:16    38s] Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 656.8M)
[05/15 20:44:16    38s] Add other clocks and setupCteToAAEClockMapping during iter 1
[05/15 20:44:16    38s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 647.2M)
[05/15 20:44:16    38s] SI iteration 2 ... 
[05/15 20:44:16    38s] AAE_INFO: 1 threads acquired from CTE. No license checked out.
[05/15 20:44:16    38s] Calculate late delays in OCV mode...
[05/15 20:44:16    38s] Calculate early delays in OCV mode...
[05/15 20:44:16    38s] AAE_INFO-618: Total number of nets in the design is 226,  100.0 percent of the nets selected for SI analysis
[05/15 20:44:16    38s] AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/15 20:44:16    38s] AAE_THRD: End delay calculation. (MEM=648.766 CPU=0:00:00.1 REAL=0:00:00.0)
[05/15 20:44:16    38s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 648.8M) ***
[05/15 20:44:16    38s] Found active setup analysis view an
[05/15 20:44:16    38s] Found active hold analysis view an
[05/15 20:44:16    38s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+
|     Hold mode      |   all   | default |
+--------------------+---------+---------+
|           WNS (ns):|  0.000  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |
|          All Paths:|    0    |    0    |
+--------------------+---------+---------+

Density: 100.000%
------------------------------------------------------------
Reported timing to dir timingReports
[05/15 20:44:16    38s] Total CPU time: 0.3 sec
[05/15 20:44:16    38s] Total Real time: 0.0 sec
[05/15 20:44:16    38s] Total Memory Usage: 639.226562 Mbytes
[05/15 20:44:16    38s] Note that the timing reported is with the SI estimation engine used to drive postroute optimization. Use timeDesign -si -signoff with setDelayCalMode -SIAware false to get the accurate signoff SI timing.
[05/15 20:44:16    38s] Reset AAE Options
[05/15 20:44:16    38s] <CMD> saveDesign alu_final_layout.enc
[05/15 20:44:18    38s] The in-memory database contained RC information but was not saved. To save 
[05/15 20:44:18    38s] the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
[05/15 20:44:18    38s] so it should only be saved when it is really desired.
[05/15 20:44:18    38s] Writing Netlist "alu_final_layout.enc.dat.tmp/alu_conv.v.gz" ...
[05/15 20:44:18    38s] Saving AAE Data ...
[05/15 20:44:18    38s] Saving configuration ...
[05/15 20:44:18    38s] Saving preference file alu_final_layout.enc.dat.tmp/enc.pref.tcl ...
[05/15 20:44:18    38s] Saving floorplan ...
[05/15 20:44:18    38s] Saving Drc markers ...
[05/15 20:44:18    38s] ... 14 markers are saved ...
[05/15 20:44:18    38s] ... 0 geometry drc markers are saved ...
[05/15 20:44:18    38s] ... 0 antenna drc markers are saved ...
[05/15 20:44:18    38s] Saving placement ...
[05/15 20:44:18    38s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=629.2M) ***
[05/15 20:44:18    38s] Saving route ...
[05/15 20:44:18    38s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=629.2M) ***
[05/15 20:44:18    38s] Writing DEF file 'alu_final_layout.enc.dat.tmp/alu_conv.def.gz', current time is Mon May 15 20:44:18 2017 ...
[05/15 20:44:18    38s] unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
[05/15 20:44:18    38s] DEF file 'alu_final_layout.enc.dat.tmp/alu_conv.def.gz' is written, current time is Mon May 15 20:44:18 2017 ...
[05/15 20:44:18    38s] Copying timing libraries...
[05/15 20:44:18    38s] .
[05/15 20:44:18    38s] Copying LEF files...
[05/15 20:44:18    38s] .
[05/15 20:44:18    38s] Copying Constraints file(s)...
[05/15 20:44:18    38s] Modifying View File...
[05/15 20:44:18    38s] Updating MMMC files...
[05/15 20:44:18    38s] Checking if file contains nested files: r2g.sdc
[05/15 20:44:18    38s] Modifying Globals File...
[05/15 20:44:19    38s] Modifying Power Constraints File...
[05/15 20:44:19    38s] Generated self-contained design: /home/bwj4163/eecs303/lab/alu/backend
[05/15 20:44:19    38s] *** Message Summary: 0 warning(s), 0 error(s)
[05/15 20:44:19    38s] 
[05/15 20:44:19    38s] <CMD> saveNetlist -phys -includePowerGround alu_conv_phy.v -excludeLeafCell
[05/15 20:44:28    39s] Writing Netlist "alu_conv_phy.v" ...
[05/15 20:44:28    39s] Pwr name (VDD).
[05/15 20:44:28    39s] Gnd name (VSS).
[05/15 20:44:28    39s] 1 Pwr names and 1 Gnd names.
[05/15 20:44:28    39s] Creating all pg connections for top cell (alu_conv).
[05/15 20:44:28    39s] <CMD> saveNetlist alu_conv_nophy.v -excludeLeafCell
[05/15 20:44:28    39s] Writing Netlist "alu_conv_nophy.v" ...
[05/15 20:44:28    39s] <CMD> write_sdf alu_conv.sdf
[05/15 20:44:29    39s] **WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_parallel_arcs'. This setting is recommended for generating SDF for functional  simulation applications.
[05/15 20:44:29    39s] SI flow with analysisType aae and Opt Signoff SI using infinite TWs ...
[05/15 20:44:29    39s] SI iteration 1 ... 
[05/15 20:44:29    39s] #################################################################################
[05/15 20:44:29    39s] # Design Stage: PostRoute
[05/15 20:44:29    39s] # Design Mode: 90nm
[05/15 20:44:29    39s] # Analysis Mode: MMMC OCV
[05/15 20:44:29    39s] # Extraction Mode: detail/spef
[05/15 20:44:29    39s] # Delay Calculation Options: engine=aae signOff=true SIAware=true(opt_signoff)
[05/15 20:44:29    39s] # Switching Delay Calculation Engine to AAE-SI
[05/15 20:44:29    39s] #################################################################################
[05/15 20:44:29    39s] Setting infinite Tws ...
[05/15 20:44:29    39s] Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 629.2M)
[05/15 20:44:29    39s] 	 First Iteration Infinite Tw... 
[05/15 20:44:29    39s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 629.2M)
[05/15 20:44:29    39s] Topological Sorting (CPU = 0:00:00.0, MEM = 629.2M, InitMEM = 629.2M)
[05/15 20:44:29    39s] AAE_INFO-618: Total number of nets in the design is 226,  100.0 percent of the nets selected for SI analysis
[05/15 20:44:29    39s] AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/15 20:44:29    39s] AAE_THRD: End delay calculation. (MEM=658.793 CPU=0:00:00.1 REAL=0:00:00.0)
[05/15 20:44:29    39s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 658.8M) ***
[05/15 20:44:29    39s] Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 658.8M)
[05/15 20:44:29    39s] Add other clocks and setupCteToAAEClockMapping during iter 1
[05/15 20:44:29    39s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 649.3M)
[05/15 20:44:29    39s] SI iteration 2 ... 
[05/15 20:44:29    39s] AAE_INFO-618: Total number of nets in the design is 226,  100.0 percent of the nets selected for SI analysis
[05/15 20:44:30    39s] AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/15 20:44:30    39s] AAE_THRD: End delay calculation. (MEM=658.793 CPU=0:00:00.1 REAL=0:00:01.0)
[05/15 20:44:30    39s] *** CDM Built up (cpu=0:00:00.1  real=0:00:01.0  mem= 658.8M) ***
[05/15 20:44:30    39s] <CMD> report_area
[05/15 20:44:43    40s] <CMD> report_timing
[05/15 20:44:59    41s] SI flow with analysisType aae and Opt Signoff SI using infinite TWs ...
[05/15 20:44:59    41s] SI iteration 1 ... 
[05/15 20:44:59    41s] #################################################################################
[05/15 20:44:59    41s] # Design Stage: PostRoute
[05/15 20:44:59    41s] # Design Mode: 90nm
[05/15 20:44:59    41s] # Analysis Mode: MMMC OCV
[05/15 20:44:59    41s] # Extraction Mode: detail/spef
[05/15 20:44:59    41s] # Delay Calculation Options: engine=aae signOff=true SIAware=true(opt_signoff)
[05/15 20:44:59    41s] # Switching Delay Calculation Engine to AAE-SI
[05/15 20:44:59    41s] #################################################################################
[05/15 20:44:59    41s] Setting infinite Tws ...
[05/15 20:44:59    41s] Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 640.7M)
[05/15 20:44:59    41s] 	 First Iteration Infinite Tw... 
[05/15 20:44:59    41s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 640.7M)
[05/15 20:44:59    41s] Calculate early delays in OCV mode...
[05/15 20:44:59    41s] Calculate late delays in OCV mode...
[05/15 20:44:59    41s] Topological Sorting (CPU = 0:00:00.0, MEM = 640.7M, InitMEM = 640.7M)
[05/15 20:44:59    41s] AAE_INFO-618: Total number of nets in the design is 226,  100.0 percent of the nets selected for SI analysis
[05/15 20:44:59    41s] AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/15 20:44:59    41s] AAE_THRD: End delay calculation. (MEM=658.793 CPU=0:00:00.0 REAL=0:00:00.0)
[05/15 20:44:59    41s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 658.8M) ***
[05/15 20:44:59    41s] Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 658.8M)
[05/15 20:44:59    41s] Add other clocks and setupCteToAAEClockMapping during iter 1
[05/15 20:44:59    41s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 649.3M)
[05/15 20:44:59    41s] SI iteration 2 ... 
[05/15 20:44:59    41s] Calculate early delays in OCV mode...
[05/15 20:44:59    41s] Calculate late delays in OCV mode...
[05/15 20:44:59    41s] AAE_INFO-618: Total number of nets in the design is 226,  100.0 percent of the nets selected for SI analysis
[05/15 20:44:59    41s] AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/15 20:44:59    41s] AAE_THRD: End delay calculation. (MEM=650.793 CPU=0:00:00.0 REAL=0:00:00.0)
[05/15 20:44:59    41s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 650.8M) ***
[05/15 20:44:59    41s] invalid command name "power_analysis"
[05/15 20:50:15    58s] ambiguous command name "run": runCLP runLEC runN2NOpt runNetlistRestruct runRcNetlistRestruct runVirtualPartitionTop run_abstract run_decap_eco run_vsr
[05/15 20:50:26    59s] invalid command name "power"
[05/15 20:50:36    60s] <CMD> set_power_analysis_mode -reset
[05/15 20:53:25    70s] <CMD> set_power_analysis_mode -method static -corner max -create_binary_db true -write_static_currents true -honor_negative_energy true -ignore_control_signals true
[05/15 20:53:25    70s] <CMD> set_power_output_dir -reset
[05/15 20:54:42    74s] <CMD> set_power_output_dir ./
[05/15 20:54:42    74s] <CMD> set_default_switching_activity -reset
[05/15 20:54:42    74s] <CMD> set_default_switching_activity -input_activity 0.2 -period 10.0
[05/15 20:54:42    74s] <CMD> read_activity_file -reset
[05/15 20:54:42    74s] <CMD> set_power -reset
[05/15 20:54:42    74s] <CMD> set_powerup_analysis -reset
[05/15 20:54:42    74s] <CMD> set_dynamic_power_simulation -reset
[05/15 20:54:42    74s] <CMD> report_power -rail_analysis_format VS -outfile .//alu_conv.rpt
[05/15 20:54:42    74s] 
[05/15 20:54:42    74s] Power Net Detected:
[05/15 20:54:42    74s]     Voltage	    Name
[05/15 20:54:42    74s]     0.00V	    VSS
[05/15 20:54:42    74s]     1.10V	    VDD
[05/15 20:54:42    74s] 
[05/15 20:54:42    74s] Begin Power Analysis
[05/15 20:54:42    74s] 
[05/15 20:54:42    74s]     0.00V	    VSS
[05/15 20:54:42    74s]     1.10V	    VDD
[05/15 20:54:42    74s] Begin Processing Timing Library for Power Calculation
[05/15 20:54:42    74s] 
[05/15 20:54:42    74s] Begin Processing Timing Library for Power Calculation
[05/15 20:54:42    74s] 
[05/15 20:54:42    74s] 
[05/15 20:54:42    74s] 
[05/15 20:54:42    74s] Begin Processing Power Net/Grid for Power Calculation
[05/15 20:54:42    74s] 
[05/15 20:54:42    74s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=600.11MB/600.11MB)
[05/15 20:54:42    74s] 
[05/15 20:54:42    74s] Begin Processing Timing Window Data for Power Calculation
[05/15 20:54:42    74s] 
[05/15 20:54:42    74s] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=600.14MB/600.14MB)
[05/15 20:54:42    74s] 
[05/15 20:54:42    74s] Begin Processing User Attributes
[05/15 20:54:42    74s] 
[05/15 20:54:42    74s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=600.18MB/600.18MB)
[05/15 20:54:42    74s] 
[05/15 20:54:42    74s] Begin Processing Signal Activity
[05/15 20:54:42    74s] 
[05/15 20:54:42    74s] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total)=600.36MB/600.36MB)
[05/15 20:54:43    74s] 
[05/15 20:54:43    74s] Begin Power Computation
[05/15 20:54:43    74s] 
[05/15 20:54:43    74s]       ----------------------------------------------------------
[05/15 20:54:43    74s]       # of cell(s) missing both power/leakage table: 0
[05/15 20:54:43    74s]       # of cell(s) missing power table: 0
[05/15 20:54:43    74s]       # of cell(s) missing leakage table: 0
[05/15 20:54:43    74s]       # of MSMV cell(s) missing power_level: 0
[05/15 20:54:43    74s]       ----------------------------------------------------------
[05/15 20:54:43    74s] 
[05/15 20:54:43    74s] 
[05/15 20:54:43    74s] Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=600.59MB/600.59MB)
[05/15 20:54:43    75s] 
[05/15 20:54:43    75s] Begin Processing User Attributes
[05/15 20:54:43    75s] 
[05/15 20:54:43    75s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=600.62MB/600.62MB)
[05/15 20:54:43    75s] 
[05/15 20:54:43    75s] Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total)=600.62MB/600.62MB)
[05/15 20:54:43    75s] 
[05/15 20:54:43    75s] <CMD> report_timing
[05/15 20:55:31    78s] <CMD> report_area
[05/15 20:56:16    80s] 
[05/15 20:57:55    86s] *** Memory Usage v#1 (Current mem = 650.801M, initial mem = 97.723M) ***
[05/15 20:57:55    86s] 
[05/15 20:57:55    86s] *** Summary of all messages that are not suppressed in this session:
[05/15 20:57:55    86s] Severity  ID               Count  Summary                                  
[05/15 20:57:55    86s] ERROR     ENCFP-993            1  Cannot find site '%s'  to create rows. C...
[05/15 20:57:55    86s] WARNING   ENCTS-403            1  Delay calculation was forced to extrapol...
[05/15 20:57:55    86s] WARNING   ENCEXT-2766         10  Sheet resistance for layer %s is not def...
[05/15 20:57:55    86s] WARNING   ENCEXT-2773         10  The via resistance between layers %s and...
[05/15 20:57:55    86s] WARNING   ENCEXT-2882          5  Unable to find resistance for via '%s' i...
[05/15 20:57:55    86s] WARNING   ENCEXT-3032          2  Because the cap table file was not provi...
[05/15 20:57:55    86s] WARNING   ENCEXT-3493          5  The design extraction status has been re...
[05/15 20:57:55    86s] WARNING   ENCEXT-3530         10  Use of command 'setDesignMode -process <...
[05/15 20:57:55    86s] WARNING   ENCEXT-6197         10  Capacitance table file not specified. Th...
[05/15 20:57:55    86s] WARNING   ENCSYT-6235          1  Session name is already specified. Ignor...
[05/15 20:57:55    86s] WARNING   ENCSYC-6123          1  The clearClockDomains command is obsolet...
[05/15 20:57:55    86s] ERROR     ENCCK-2002           1  Cannot open %s: %s                       
[05/15 20:57:55    86s] WARNING   ENCDC-1629           1  The default delay limit was set to %d. T...
[05/15 20:57:55    86s] WARNING   ENCDC-2614           4  Cannot invoke the command -siAware true ...
[05/15 20:57:55    86s] ERROR     ENCESI-2017          2  There is no coupling capacitance found i...
[05/15 20:57:55    86s] WARNING   ENCPP-528            1  ViaGen failed to add via %s              
[05/15 20:57:55    86s] WARNING   ENCPP-612            1  The intersection area is insufficient to...
[05/15 20:57:55    86s] WARNING   ENCPP-4022           2  Option "-%s" is obsolete and has been re...
[05/15 20:57:55    86s] WARNING   ENCSR-1254           2  Cannot find any block pin of net %s. Che...
[05/15 20:57:55    86s] WARNING   ENCSR-1256           2  Cannot find any CORE class pad pin of ne...
[05/15 20:57:55    86s] WARNING   ENCSR-4053           4  Option %s is obsolete and has been repla...
[05/15 20:57:55    86s] WARNING   ENCSR-4054           1  Option %s is obsolete. The obsolete opti...
[05/15 20:57:55    86s] WARNING   ENCSP-9025           2  No scan chain specified/traced.          
[05/15 20:57:55    86s] WARNING   ENCSP-9042           1  Scan chains were not defined, -ignoreSca...
[05/15 20:57:55    86s] WARNING   ENCSP-9057           1  Fillers being added in a FIXED mode to t...
[05/15 20:57:55    86s] ERROR     ENCTCM-48            1  "%s" is not a legal option for command "...
[05/15 20:57:55    86s] WARNING   TA-976               1  Path groups asserted by the group_path c...
[05/15 20:57:55    86s] WARNING   SDF-808              1  The software is currently operating in a...
[05/15 20:57:55    86s] WARNING   TECHLIB-436         20  Attribute '%s' on '%s' pin '%s' of cell ...
[05/15 20:57:55    86s] *** Message Summary: 99 warning(s), 5 error(s)
[05/15 20:57:55    86s] 
[05/15 20:57:55    86s] --- Ending "Encounter" (totcpu=0:01:26, real=0:20:32, mem=650.8M) ---
[05/15 20:57:55    86s] 