0.6
2018.3
Dec  7 2018
00:33:28
C:/Archlabs/lab02/lab02.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
C:/Archlabs/lab02/lab02.srcs/sim_1/new/adder_4bit_tb.v,1590113144,verilog,,,,adder_4bit_tb,,,,,,,,
C:/Archlabs/lab02/lab02.srcs/sources_1/new/adder_1bit.v,1590112389,verilog,,C:/Archlabs/lab02/lab02.srcs/sources_1/new/adder_4bits.v,,adder_1bit,,,,,,,,
C:/Archlabs/lab02/lab02.srcs/sources_1/new/adder_4bits.v,1590112828,verilog,,C:/Archlabs/lab02/lab02.srcs/sim_1/new/adder_4bit_tb.v,,adder_4bits,,,,,,,,
