Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date             : Tue Dec  9 19:47:30 2025
| Host             : pop-os running 64-bit Pop!_OS 22.04 LTS
| Command          : report_power -file SoC_wrapper_power_routed.rpt -pb SoC_wrapper_power_summary_routed.pb -rpx SoC_wrapper_power_routed.rpx
| Design           : SoC_wrapper
| Device           : xc7z020clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.579        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.435        |
| Device Static (W)        | 0.144        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 66.8         |
| Junction Temperature (C) | 43.2         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.022 |        8 |       --- |             --- |
| Slice Logic              |     0.015 |    90263 |       --- |             --- |
|   LUT as Logic           |     0.014 |    48632 |     53200 |           91.41 |
|   CARRY4                 |    <0.001 |     2077 |     13300 |           15.62 |
|   Register               |    <0.001 |    25297 |    106400 |           23.78 |
|   LUT as Distributed RAM |    <0.001 |     1244 |     17400 |            7.15 |
|   F7/F8 Muxes            |    <0.001 |     1383 |     53200 |            2.60 |
|   LUT as Shift Register  |    <0.001 |       89 |     17400 |            0.51 |
|   Others                 |     0.000 |      892 |       --- |             --- |
| Signals                  |     0.023 |    73628 |       --- |             --- |
| Block RAM                |     0.009 |     28.5 |       140 |           20.36 |
| MMCM                     |     0.106 |        1 |         4 |           25.00 |
| DSPs                     |    <0.001 |       27 |       220 |           12.27 |
| I/O                      |    <0.001 |        8 |       125 |            6.40 |
| PS7                      |     1.259 |        1 |       --- |             --- |
| Static Power             |     0.144 |          |           |                 |
| Total                    |     1.579 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     0.085 |       0.069 |      0.015 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.073 |       0.059 |      0.015 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.001 |       0.000 |      0.001 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.003 |       0.000 |      0.003 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccpint   |       1.000 |     0.679 |       0.650 |      0.029 |       NA    | Unspecified | NA         |
| Vccpaux   |       1.800 |     0.036 |       0.026 |      0.010 |       NA    | Unspecified | NA         |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |       NA    | Unspecified | NA         |
| Vcco_ddr  |       1.500 |     0.354 |       0.352 |      0.002 |       NA    | Unspecified | NA         |
| Vcco_mio0 |       3.300 |     0.003 |       0.002 |      0.001 |       NA    | Unspecified | NA         |
| Vcco_mio1 |       1.800 |     0.003 |       0.002 |      0.001 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                               | Action                                                                                                     |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                      |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                |                                                                                                            |
| I/O nodes activity          | Medium     | More than 5% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes        | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                          |                                                                                                            |
|                             |            |                                                       |                                                                                                            |
| Overall confidence level    | Medium     |                                                       |                                                                                                            |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+-----------------------------------------------+--------------------------------------------------------+-----------------+
| Clock                                         | Domain                                                 | Constraint (ns) |
+-----------------------------------------------+--------------------------------------------------------+-----------------+
| SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q | SoC_i/axi_jtag_0/inst/u_jtag_proc/tck                  |           160.0 |
| clk_25_SoC_clk_wiz_0_0                        | SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0            |            40.0 |
| clk_50_SoC_clk_wiz_0_0                        | SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0            |            20.0 |
| clk_fpga_0                                    | SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0] |            20.0 |
| clkfbout_SoC_clk_wiz_0_0                      | SoC_i/clk_wiz_0/inst/clkfbout_SoC_clk_wiz_0_0          |             8.0 |
| sys_clock                                     | sys_clock                                              |             8.0 |
+-----------------------------------------------+--------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------+-----------+
| Name                       | Power (W) |
+----------------------------+-----------+
| SoC_wrapper                |     1.435 |
|   SoC_i                    |     1.434 |
|     ariane_peripherals_0   |     0.004 |
|       inst                 |     0.004 |
|     axi_jtag_0             |     0.001 |
|       inst                 |     0.001 |
|     axi_mem_intercon       |     0.002 |
|       s00_couplers         |     0.002 |
|     axi_quad_spi_0         |     0.002 |
|       U0                   |     0.002 |
|     clk_wiz_0              |     0.107 |
|       inst                 |     0.107 |
|     cpu_0                  |     0.047 |
|       inst                 |     0.047 |
|     debug_module_wrapper_0 |     0.002 |
|       inst                 |     0.002 |
|     northbridge            |     0.006 |
|       axi_interconnect_0   |     0.005 |
|     processing_system7_0   |     1.259 |
|       inst                 |     1.259 |
|     ps7_0_axi_periph       |     0.002 |
|       s00_couplers         |     0.002 |
+----------------------------+-----------+


