<!-- HTML header for doxygen 1.9.1-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.2"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>ESP32 Quick Start Building Blocks: espressif.efuse.esp32s3beta2.mem_definition.EfuseDefineRegisters Class Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="customdoxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="2" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="logo.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">ESP32 Quick Start Building Blocks
   </div>
   <!-- PROJECT BRIEF is expected to be a URL -->
   <div id="projectbrief"><a href=https://github.com/IoTReady/esp32_firmware_base>https://github.com/IoTReady/esp32_firmware_base</a></div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.2 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('classespressif_1_1efuse_1_1esp32s3beta2_1_1mem__definition_1_1_efuse_define_registers.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-static-attribs">Static Public Attributes</a> &#124;
<a href="classespressif_1_1efuse_1_1esp32s3beta2_1_1mem__definition_1_1_efuse_define_registers-members.html">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">espressif.efuse.esp32s3beta2.mem_definition.EfuseDefineRegisters Class Reference</div>  </div>
</div><!--header-->
<div class="contents">
<div class="dynheader">
Inheritance diagram for espressif.efuse.esp32s3beta2.mem_definition.EfuseDefineRegisters:</div>
<div class="dyncontent">
 <div class="center">
  <img src="classespressif_1_1efuse_1_1esp32s3beta2_1_1mem__definition_1_1_efuse_define_registers.png" usemap="#espressif.efuse.esp32s3beta2.mem_5Fdefinition.EfuseDefineRegisters_map" alt=""/>
  <map id="espressif.efuse.esp32s3beta2.mem_5Fdefinition.EfuseDefineRegisters_map" name="espressif.efuse.esp32s3beta2.mem_5Fdefinition.EfuseDefineRegisters_map">
<area href="classespressif_1_1efuse_1_1mem__definition__base_1_1_efuse_registers_base.html" alt="espressif.efuse.mem_definition_base.EfuseRegistersBase" shape="rect" coords="0,56,392,80"/>
  </map>
</div></div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-static-attribs"></a>
Static Public Attributes</h2></td></tr>
<tr class="memitem:a2d0a3c17fd460af8ab55b0d7a923f5fe"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classespressif_1_1efuse_1_1esp32s3beta2_1_1mem__definition_1_1_efuse_define_registers.html#a2d0a3c17fd460af8ab55b0d7a923f5fe">EFUSE_ADDR_MASK</a> = 0x00000FFF</td></tr>
<tr class="separator:a2d0a3c17fd460af8ab55b0d7a923f5fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd20c79886bad1d30e7467c7b760014e"><td class="memItemLeft" align="right" valign="top">tuple&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classespressif_1_1efuse_1_1esp32s3beta2_1_1mem__definition_1_1_efuse_define_registers.html#afd20c79886bad1d30e7467c7b760014e">EFUSE_MEM_SIZE</a> = (0x01FC + 4)</td></tr>
<tr class="separator:afd20c79886bad1d30e7467c7b760014e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a46ebef1405bc212f6b46c467afb72916"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classespressif_1_1efuse_1_1esp32s3beta2_1_1mem__definition_1_1_efuse_define_registers.html#a46ebef1405bc212f6b46c467afb72916">DR_REG_EFUSE_BASE</a> = 0x6001A000</td></tr>
<tr class="separator:a46ebef1405bc212f6b46c467afb72916"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd543a37b22c530cf227b11b1182abf4"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classespressif_1_1efuse_1_1esp32s3beta2_1_1mem__definition_1_1_efuse_define_registers.html#acd543a37b22c530cf227b11b1182abf4">EFUSE_PGM_DATA0_REG</a> = <a class="el" href="classespressif_1_1efuse_1_1esp32s3beta2_1_1mem__definition_1_1_efuse_define_registers.html#a46ebef1405bc212f6b46c467afb72916">DR_REG_EFUSE_BASE</a></td></tr>
<tr class="separator:acd543a37b22c530cf227b11b1182abf4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af6762b554da4452cc0cbcc108e7f02eb"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classespressif_1_1efuse_1_1esp32s3beta2_1_1mem__definition_1_1_efuse_define_registers.html#af6762b554da4452cc0cbcc108e7f02eb">EFUSE_CHECK_VALUE0_REG</a> = <a class="el" href="classespressif_1_1efuse_1_1esp32s3beta2_1_1mem__definition_1_1_efuse_define_registers.html#a46ebef1405bc212f6b46c467afb72916">DR_REG_EFUSE_BASE</a> + 0x020</td></tr>
<tr class="separator:af6762b554da4452cc0cbcc108e7f02eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a228003dc68be37c2e1e1398eff24a0d1"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classespressif_1_1efuse_1_1esp32s3beta2_1_1mem__definition_1_1_efuse_define_registers.html#a228003dc68be37c2e1e1398eff24a0d1">EFUSE_CLK_REG</a> = <a class="el" href="classespressif_1_1efuse_1_1esp32s3beta2_1_1mem__definition_1_1_efuse_define_registers.html#a46ebef1405bc212f6b46c467afb72916">DR_REG_EFUSE_BASE</a> + 0x1C8</td></tr>
<tr class="separator:a228003dc68be37c2e1e1398eff24a0d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae8e7a7a3b08538c4ae706e5738bf6d8c"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classespressif_1_1efuse_1_1esp32s3beta2_1_1mem__definition_1_1_efuse_define_registers.html#ae8e7a7a3b08538c4ae706e5738bf6d8c">EFUSE_CONF_REG</a> = <a class="el" href="classespressif_1_1efuse_1_1esp32s3beta2_1_1mem__definition_1_1_efuse_define_registers.html#a46ebef1405bc212f6b46c467afb72916">DR_REG_EFUSE_BASE</a> + 0x1CC</td></tr>
<tr class="separator:ae8e7a7a3b08538c4ae706e5738bf6d8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae63dba40073c71f61b33cb8284dbc111"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classespressif_1_1efuse_1_1esp32s3beta2_1_1mem__definition_1_1_efuse_define_registers.html#ae63dba40073c71f61b33cb8284dbc111">EFUSE_STATUS_REG</a> = <a class="el" href="classespressif_1_1efuse_1_1esp32s3beta2_1_1mem__definition_1_1_efuse_define_registers.html#a46ebef1405bc212f6b46c467afb72916">DR_REG_EFUSE_BASE</a> + 0x1D0</td></tr>
<tr class="separator:ae63dba40073c71f61b33cb8284dbc111"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4df8309716aefb4ae9803d9702ff9005"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classespressif_1_1efuse_1_1esp32s3beta2_1_1mem__definition_1_1_efuse_define_registers.html#a4df8309716aefb4ae9803d9702ff9005">EFUSE_CMD_REG</a> = <a class="el" href="classespressif_1_1efuse_1_1esp32s3beta2_1_1mem__definition_1_1_efuse_define_registers.html#a46ebef1405bc212f6b46c467afb72916">DR_REG_EFUSE_BASE</a> + 0x1D4</td></tr>
<tr class="separator:a4df8309716aefb4ae9803d9702ff9005"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad97b9ac20f75fb046bcacfecf206aac2"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classespressif_1_1efuse_1_1esp32s3beta2_1_1mem__definition_1_1_efuse_define_registers.html#ad97b9ac20f75fb046bcacfecf206aac2">EFUSE_RD_RS_ERR0_REG</a> = <a class="el" href="classespressif_1_1efuse_1_1esp32s3beta2_1_1mem__definition_1_1_efuse_define_registers.html#a46ebef1405bc212f6b46c467afb72916">DR_REG_EFUSE_BASE</a> + 0x1C0</td></tr>
<tr class="separator:ad97b9ac20f75fb046bcacfecf206aac2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8253c8bb5de8c4a219e20003db797a7b"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classespressif_1_1efuse_1_1esp32s3beta2_1_1mem__definition_1_1_efuse_define_registers.html#a8253c8bb5de8c4a219e20003db797a7b">EFUSE_RD_RS_ERR1_REG</a> = <a class="el" href="classespressif_1_1efuse_1_1esp32s3beta2_1_1mem__definition_1_1_efuse_define_registers.html#a46ebef1405bc212f6b46c467afb72916">DR_REG_EFUSE_BASE</a> + 0x1C4</td></tr>
<tr class="separator:a8253c8bb5de8c4a219e20003db797a7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f64212e753fb0026ba30cc6b280ffb8"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classespressif_1_1efuse_1_1esp32s3beta2_1_1mem__definition_1_1_efuse_define_registers.html#a9f64212e753fb0026ba30cc6b280ffb8">EFUSE_WRITE_OP_CODE</a> = 0x5A5A</td></tr>
<tr class="separator:a9f64212e753fb0026ba30cc6b280ffb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad017924e9a38fd3661a99b701c33a926"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classespressif_1_1efuse_1_1esp32s3beta2_1_1mem__definition_1_1_efuse_define_registers.html#ad017924e9a38fd3661a99b701c33a926">EFUSE_READ_OP_CODE</a> = 0x5AA5</td></tr>
<tr class="separator:ad017924e9a38fd3661a99b701c33a926"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5dc3770ff1a6d910adb558fa73a6a57c"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classespressif_1_1efuse_1_1esp32s3beta2_1_1mem__definition_1_1_efuse_define_registers.html#a5dc3770ff1a6d910adb558fa73a6a57c">EFUSE_PGM_CMD_MASK</a> = 0x3</td></tr>
<tr class="separator:a5dc3770ff1a6d910adb558fa73a6a57c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a94f8dee40ea353aad155bff9a5633d24"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classespressif_1_1efuse_1_1esp32s3beta2_1_1mem__definition_1_1_efuse_define_registers.html#a94f8dee40ea353aad155bff9a5633d24">EFUSE_PGM_CMD</a> = 0x2</td></tr>
<tr class="separator:a94f8dee40ea353aad155bff9a5633d24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a06ab15c95069481f575ca20e8f8acb58"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classespressif_1_1efuse_1_1esp32s3beta2_1_1mem__definition_1_1_efuse_define_registers.html#a06ab15c95069481f575ca20e8f8acb58">EFUSE_READ_CMD</a> = 0x1</td></tr>
<tr class="separator:a06ab15c95069481f575ca20e8f8acb58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c8e5de1aa547a535652d40c450fb5a8"><td class="memItemLeft" align="right" valign="top">list&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classespressif_1_1efuse_1_1esp32s3beta2_1_1mem__definition_1_1_efuse_define_registers.html#a6c8e5de1aa547a535652d40c450fb5a8">BLOCK_ERRORS</a></td></tr>
<tr class="separator:a6c8e5de1aa547a535652d40c450fb5a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a52e45bbc6be115669a7acf400a76a78d"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classespressif_1_1efuse_1_1esp32s3beta2_1_1mem__definition_1_1_efuse_define_registers.html#a52e45bbc6be115669a7acf400a76a78d">EFUSE_WR_TIM_CONF2_REG</a> = <a class="el" href="classespressif_1_1efuse_1_1esp32s3beta2_1_1mem__definition_1_1_efuse_define_registers.html#a46ebef1405bc212f6b46c467afb72916">DR_REG_EFUSE_BASE</a> + 0x1F8</td></tr>
<tr class="separator:a52e45bbc6be115669a7acf400a76a78d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a274cfe930068fa1f5958fec9ada74e51"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classespressif_1_1efuse_1_1esp32s3beta2_1_1mem__definition_1_1_efuse_define_registers.html#a274cfe930068fa1f5958fec9ada74e51">EFUSE_PWR_OFF_NUM_S</a> = 0</td></tr>
<tr class="separator:a274cfe930068fa1f5958fec9ada74e51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e8eed887f6dfa1ff8bc068db1b6232f"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classespressif_1_1efuse_1_1esp32s3beta2_1_1mem__definition_1_1_efuse_define_registers.html#a3e8eed887f6dfa1ff8bc068db1b6232f">EFUSE_PWR_OFF_NUM_M</a> = 0xFFFF &lt;&lt; <a class="el" href="classespressif_1_1efuse_1_1esp32s3beta2_1_1mem__definition_1_1_efuse_define_registers.html#a274cfe930068fa1f5958fec9ada74e51">EFUSE_PWR_OFF_NUM_S</a></td></tr>
<tr class="separator:a3e8eed887f6dfa1ff8bc068db1b6232f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pub_static_attribs_classespressif_1_1efuse_1_1mem__definition__base_1_1_efuse_registers_base"><td colspan="2" onclick="javascript:toggleInherit('pub_static_attribs_classespressif_1_1efuse_1_1mem__definition__base_1_1_efuse_registers_base')"><img src="closed.png" alt="-"/>&#160;Static Public Attributes inherited from <a class="el" href="classespressif_1_1efuse_1_1mem__definition__base_1_1_efuse_registers_base.html">espressif.efuse.mem_definition_base.EfuseRegistersBase</a></td></tr>
<tr class="memitem:afeb42c20b2fb539565281dc0bc20aa68 inherit pub_static_attribs_classespressif_1_1efuse_1_1mem__definition__base_1_1_efuse_registers_base"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classespressif_1_1efuse_1_1mem__definition__base_1_1_efuse_registers_base.html#afeb42c20b2fb539565281dc0bc20aa68">CODING_SCHEME_NONE</a> = 0</td></tr>
<tr class="separator:afeb42c20b2fb539565281dc0bc20aa68 inherit pub_static_attribs_classespressif_1_1efuse_1_1mem__definition__base_1_1_efuse_registers_base"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a56263c30b40f281c199bddcd78e1ce11 inherit pub_static_attribs_classespressif_1_1efuse_1_1mem__definition__base_1_1_efuse_registers_base"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classespressif_1_1efuse_1_1mem__definition__base_1_1_efuse_registers_base.html#a56263c30b40f281c199bddcd78e1ce11">CODING_SCHEME_34</a> = 1</td></tr>
<tr class="separator:a56263c30b40f281c199bddcd78e1ce11 inherit pub_static_attribs_classespressif_1_1efuse_1_1mem__definition__base_1_1_efuse_registers_base"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb8029978a6304da37691ae569a11649 inherit pub_static_attribs_classespressif_1_1efuse_1_1mem__definition__base_1_1_efuse_registers_base"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classespressif_1_1efuse_1_1mem__definition__base_1_1_efuse_registers_base.html#abb8029978a6304da37691ae569a11649">CODING_SCHEME_REPEAT</a> = 2</td></tr>
<tr class="separator:abb8029978a6304da37691ae569a11649 inherit pub_static_attribs_classespressif_1_1efuse_1_1mem__definition__base_1_1_efuse_registers_base"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a433ed6f18c1785e53c3cf34bbc48749b inherit pub_static_attribs_classespressif_1_1efuse_1_1mem__definition__base_1_1_efuse_registers_base"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classespressif_1_1efuse_1_1mem__definition__base_1_1_efuse_registers_base.html#a433ed6f18c1785e53c3cf34bbc48749b">CODING_SCHEME_NONE_RECOVERY</a> = 3</td></tr>
<tr class="separator:a433ed6f18c1785e53c3cf34bbc48749b inherit pub_static_attribs_classespressif_1_1efuse_1_1mem__definition__base_1_1_efuse_registers_base"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac3b8c95176da70d59784ae778ab2a540 inherit pub_static_attribs_classespressif_1_1efuse_1_1mem__definition__base_1_1_efuse_registers_base"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classespressif_1_1efuse_1_1mem__definition__base_1_1_efuse_registers_base.html#ac3b8c95176da70d59784ae778ab2a540">CODING_SCHEME_RS</a> = 4</td></tr>
<tr class="separator:ac3b8c95176da70d59784ae778ab2a540 inherit pub_static_attribs_classespressif_1_1efuse_1_1mem__definition__base_1_1_efuse_registers_base"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a15e7ed6bd143e1481459a41ff6b0f06b inherit pub_static_attribs_classespressif_1_1efuse_1_1mem__definition__base_1_1_efuse_registers_base"><td class="memItemLeft" align="right" valign="top">float&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classespressif_1_1efuse_1_1mem__definition__base_1_1_efuse_registers_base.html#a15e7ed6bd143e1481459a41ff6b0f06b">EFUSE_BURN_TIMEOUT</a> = 0.250</td></tr>
<tr class="separator:a15e7ed6bd143e1481459a41ff6b0f06b inherit pub_static_attribs_classespressif_1_1efuse_1_1mem__definition__base_1_1_efuse_registers_base"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Member Data Documentation</h2>
<a id="a6c8e5de1aa547a535652d40c450fb5a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6c8e5de1aa547a535652d40c450fb5a8">&#9670;&nbsp;</a></span>BLOCK_ERRORS</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">list espressif.efuse.esp32s3beta2.mem_definition.EfuseDefineRegisters.BLOCK_ERRORS</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=  [</div>
<div class="line">        <span class="comment"># error reg,            err_num,    fail_bit</span></div>
<div class="line">        (<span class="keywordtype">None</span>,                  <span class="keywordtype">None</span>,       <span class="keywordtype">None</span>),  <span class="comment"># BLOCK0</span></div>
<div class="line">        (EFUSE_RD_RS_ERR0_REG,  0x7 &lt;&lt; 0,     3),     <span class="comment"># MAC_SPI_8M_0</span></div>
<div class="line">        (EFUSE_RD_RS_ERR0_REG,  0x7 &lt;&lt; 4,     7),     <span class="comment"># BLOCK_SYS_DATA</span></div>
<div class="line">        (EFUSE_RD_RS_ERR0_REG,  0x7 &lt;&lt; 8,     11),    <span class="comment"># BLOCK_USR_DATA</span></div>
<div class="line">        (EFUSE_RD_RS_ERR0_REG,  0x7 &lt;&lt; 12,    15),    <span class="comment"># BLOCK_KEY0</span></div>
<div class="line">        (EFUSE_RD_RS_ERR0_REG,  0x7 &lt;&lt; 16,    19),    <span class="comment"># BLOCK_KEY1</span></div>
<div class="line">        (EFUSE_RD_RS_ERR0_REG,  0x7 &lt;&lt; 20,    23),    <span class="comment"># BLOCK_KEY2</span></div>
<div class="line">        (EFUSE_RD_RS_ERR0_REG,  0x7 &lt;&lt; 24,    27),    <span class="comment"># BLOCK_KEY3</span></div>
<div class="line">        (EFUSE_RD_RS_ERR0_REG,  0x7 &lt;&lt; 28,    31),    <span class="comment"># BLOCK_KEY4</span></div>
<div class="line">        (EFUSE_RD_RS_ERR1_REG,  0x7 &lt;&lt; 0,     3),     <span class="comment"># BLOCK_KEY5</span></div>
<div class="line">        (EFUSE_RD_RS_ERR1_REG,  0x7 &lt;&lt; 4,     7),     <span class="comment"># BLOCK_KEY6</span></div>
<div class="line">    ]</div>
</div><!-- fragment -->
</div>
</div>
<a id="a46ebef1405bc212f6b46c467afb72916"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a46ebef1405bc212f6b46c467afb72916">&#9670;&nbsp;</a></span>DR_REG_EFUSE_BASE</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int espressif.efuse.esp32s3beta2.mem_definition.EfuseDefineRegisters.DR_REG_EFUSE_BASE = 0x6001A000</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a2d0a3c17fd460af8ab55b0d7a923f5fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2d0a3c17fd460af8ab55b0d7a923f5fe">&#9670;&nbsp;</a></span>EFUSE_ADDR_MASK</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int espressif.efuse.esp32s3beta2.mem_definition.EfuseDefineRegisters.EFUSE_ADDR_MASK = 0x00000FFF</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="af6762b554da4452cc0cbcc108e7f02eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af6762b554da4452cc0cbcc108e7f02eb">&#9670;&nbsp;</a></span>EFUSE_CHECK_VALUE0_REG</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int espressif.efuse.esp32s3beta2.mem_definition.EfuseDefineRegisters.EFUSE_CHECK_VALUE0_REG = <a class="el" href="classespressif_1_1efuse_1_1esp32s3beta2_1_1mem__definition_1_1_efuse_define_registers.html#a46ebef1405bc212f6b46c467afb72916">DR_REG_EFUSE_BASE</a> + 0x020</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a228003dc68be37c2e1e1398eff24a0d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a228003dc68be37c2e1e1398eff24a0d1">&#9670;&nbsp;</a></span>EFUSE_CLK_REG</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int espressif.efuse.esp32s3beta2.mem_definition.EfuseDefineRegisters.EFUSE_CLK_REG = <a class="el" href="classespressif_1_1efuse_1_1esp32s3beta2_1_1mem__definition_1_1_efuse_define_registers.html#a46ebef1405bc212f6b46c467afb72916">DR_REG_EFUSE_BASE</a> + 0x1C8</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a4df8309716aefb4ae9803d9702ff9005"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4df8309716aefb4ae9803d9702ff9005">&#9670;&nbsp;</a></span>EFUSE_CMD_REG</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int espressif.efuse.esp32s3beta2.mem_definition.EfuseDefineRegisters.EFUSE_CMD_REG = <a class="el" href="classespressif_1_1efuse_1_1esp32s3beta2_1_1mem__definition_1_1_efuse_define_registers.html#a46ebef1405bc212f6b46c467afb72916">DR_REG_EFUSE_BASE</a> + 0x1D4</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="ae8e7a7a3b08538c4ae706e5738bf6d8c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae8e7a7a3b08538c4ae706e5738bf6d8c">&#9670;&nbsp;</a></span>EFUSE_CONF_REG</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int espressif.efuse.esp32s3beta2.mem_definition.EfuseDefineRegisters.EFUSE_CONF_REG = <a class="el" href="classespressif_1_1efuse_1_1esp32s3beta2_1_1mem__definition_1_1_efuse_define_registers.html#a46ebef1405bc212f6b46c467afb72916">DR_REG_EFUSE_BASE</a> + 0x1CC</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="afd20c79886bad1d30e7467c7b760014e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afd20c79886bad1d30e7467c7b760014e">&#9670;&nbsp;</a></span>EFUSE_MEM_SIZE</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">tuple espressif.efuse.esp32s3beta2.mem_definition.EfuseDefineRegisters.EFUSE_MEM_SIZE = (0x01FC + 4)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a94f8dee40ea353aad155bff9a5633d24"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a94f8dee40ea353aad155bff9a5633d24">&#9670;&nbsp;</a></span>EFUSE_PGM_CMD</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int espressif.efuse.esp32s3beta2.mem_definition.EfuseDefineRegisters.EFUSE_PGM_CMD = 0x2</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a5dc3770ff1a6d910adb558fa73a6a57c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5dc3770ff1a6d910adb558fa73a6a57c">&#9670;&nbsp;</a></span>EFUSE_PGM_CMD_MASK</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int espressif.efuse.esp32s3beta2.mem_definition.EfuseDefineRegisters.EFUSE_PGM_CMD_MASK = 0x3</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="acd543a37b22c530cf227b11b1182abf4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acd543a37b22c530cf227b11b1182abf4">&#9670;&nbsp;</a></span>EFUSE_PGM_DATA0_REG</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int espressif.efuse.esp32s3beta2.mem_definition.EfuseDefineRegisters.EFUSE_PGM_DATA0_REG = <a class="el" href="classespressif_1_1efuse_1_1esp32s3beta2_1_1mem__definition_1_1_efuse_define_registers.html#a46ebef1405bc212f6b46c467afb72916">DR_REG_EFUSE_BASE</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a3e8eed887f6dfa1ff8bc068db1b6232f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3e8eed887f6dfa1ff8bc068db1b6232f">&#9670;&nbsp;</a></span>EFUSE_PWR_OFF_NUM_M</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int espressif.efuse.esp32s3beta2.mem_definition.EfuseDefineRegisters.EFUSE_PWR_OFF_NUM_M = 0xFFFF &lt;&lt; <a class="el" href="classespressif_1_1efuse_1_1esp32s3beta2_1_1mem__definition_1_1_efuse_define_registers.html#a274cfe930068fa1f5958fec9ada74e51">EFUSE_PWR_OFF_NUM_S</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a274cfe930068fa1f5958fec9ada74e51"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a274cfe930068fa1f5958fec9ada74e51">&#9670;&nbsp;</a></span>EFUSE_PWR_OFF_NUM_S</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int espressif.efuse.esp32s3beta2.mem_definition.EfuseDefineRegisters.EFUSE_PWR_OFF_NUM_S = 0</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="ad97b9ac20f75fb046bcacfecf206aac2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad97b9ac20f75fb046bcacfecf206aac2">&#9670;&nbsp;</a></span>EFUSE_RD_RS_ERR0_REG</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int espressif.efuse.esp32s3beta2.mem_definition.EfuseDefineRegisters.EFUSE_RD_RS_ERR0_REG = <a class="el" href="classespressif_1_1efuse_1_1esp32s3beta2_1_1mem__definition_1_1_efuse_define_registers.html#a46ebef1405bc212f6b46c467afb72916">DR_REG_EFUSE_BASE</a> + 0x1C0</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a8253c8bb5de8c4a219e20003db797a7b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8253c8bb5de8c4a219e20003db797a7b">&#9670;&nbsp;</a></span>EFUSE_RD_RS_ERR1_REG</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int espressif.efuse.esp32s3beta2.mem_definition.EfuseDefineRegisters.EFUSE_RD_RS_ERR1_REG = <a class="el" href="classespressif_1_1efuse_1_1esp32s3beta2_1_1mem__definition_1_1_efuse_define_registers.html#a46ebef1405bc212f6b46c467afb72916">DR_REG_EFUSE_BASE</a> + 0x1C4</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a06ab15c95069481f575ca20e8f8acb58"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a06ab15c95069481f575ca20e8f8acb58">&#9670;&nbsp;</a></span>EFUSE_READ_CMD</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int espressif.efuse.esp32s3beta2.mem_definition.EfuseDefineRegisters.EFUSE_READ_CMD = 0x1</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="ad017924e9a38fd3661a99b701c33a926"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad017924e9a38fd3661a99b701c33a926">&#9670;&nbsp;</a></span>EFUSE_READ_OP_CODE</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int espressif.efuse.esp32s3beta2.mem_definition.EfuseDefineRegisters.EFUSE_READ_OP_CODE = 0x5AA5</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="ae63dba40073c71f61b33cb8284dbc111"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae63dba40073c71f61b33cb8284dbc111">&#9670;&nbsp;</a></span>EFUSE_STATUS_REG</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int espressif.efuse.esp32s3beta2.mem_definition.EfuseDefineRegisters.EFUSE_STATUS_REG = <a class="el" href="classespressif_1_1efuse_1_1esp32s3beta2_1_1mem__definition_1_1_efuse_define_registers.html#a46ebef1405bc212f6b46c467afb72916">DR_REG_EFUSE_BASE</a> + 0x1D0</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a52e45bbc6be115669a7acf400a76a78d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a52e45bbc6be115669a7acf400a76a78d">&#9670;&nbsp;</a></span>EFUSE_WR_TIM_CONF2_REG</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int espressif.efuse.esp32s3beta2.mem_definition.EfuseDefineRegisters.EFUSE_WR_TIM_CONF2_REG = <a class="el" href="classespressif_1_1efuse_1_1esp32s3beta2_1_1mem__definition_1_1_efuse_define_registers.html#a46ebef1405bc212f6b46c467afb72916">DR_REG_EFUSE_BASE</a> + 0x1F8</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a9f64212e753fb0026ba30cc6b280ffb8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9f64212e753fb0026ba30cc6b280ffb8">&#9670;&nbsp;</a></span>EFUSE_WRITE_OP_CODE</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int espressif.efuse.esp32s3beta2.mem_definition.EfuseDefineRegisters.EFUSE_WRITE_OP_CODE = 0x5A5A</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<hr/>The documentation for this class was generated from the following file:<ul>
<li>examples/aws_iot/venv/lib/python3.6/site-packages/espressif/efuse/esp32s3beta2/<a class="el" href="esp32s3beta2_2mem__definition_8py.html">mem_definition.py</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- HTML footer for doxygen 1.9.1-->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="namespaceespressif.html">espressif</a></li><li class="navelem"><a class="el" href="namespaceespressif_1_1efuse.html">efuse</a></li><li class="navelem"><a class="el" href="namespaceespressif_1_1efuse_1_1esp32s3beta2.html">esp32s3beta2</a></li><li class="navelem"><a class="el" href="namespaceespressif_1_1efuse_1_1esp32s3beta2_1_1mem__definition.html">mem_definition</a></li><li class="navelem"><a class="el" href="classespressif_1_1efuse_1_1esp32s3beta2_1_1mem__definition_1_1_efuse_define_registers.html">EfuseDefineRegisters</a></li>
    <li class="footer">Generated by <a href="https://iotready.co"> IoTReady </a><img class="footer" src="logo.png" width="30" height="30" alt="IoTReady"/></a></li>
  </ul>
</div>
</body>
</html>
