INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/actividad3/fp_add/fp_add.srcs/sources_1/new/fp_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/actividad3/fp_add/fp_add.srcs/sources_1/new/fp_add.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_add
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/actividad3/fp_add/fp_add.srcs/sources_1/new/fp_alignment.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_alignment
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/actividad3/fp_add/fp_add.srcs/sources_1/new/fp_leading_zeros.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_leading_zeros
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/actividad3/fp_add/fp_add.srcs/sources_1/new/fp_norm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_norm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/actividad3/fp_add/fp_add.srcs/sources_1/new/fp_sorter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_sorter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/actividad3/fp_add/fp_add.srcs/sources_1/new/fp_sum_frac.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_sum_frac
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/actividad3/fp_add/fp_add.srcs/sim_1/new/fp_add_sim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_add_sim
