// Seed: 3361836637
module module_0 (
    input logic id_0,
    input id_1
);
  assign id_2 = id_0;
  assign id_2 = id_2;
  tri   id_3;
  logic id_4;
  assign id_3[1 : 1] = 1'b0;
  real id_5;
endmodule
