$date
	Sat Oct 22 22:37:38 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#1011441
b11101 !
1"
#1011442
b11101 &
b11101 %
1$
#1011443
0"
#1011446
b1011000 &
b1011000 %
#1011450
b101100 &
b101100 %
#1011454
b10110 &
b10110 %
#1011458
b1011 &
b1011 %
#1011462
b100010 &
b100010 %
#1011466
b10001 &
b10001 %
#1011470
b110100 &
b110100 %
#1011474
b11010 &
b11010 %
#1011478
b1101 &
b1101 %
#1011482
b101000 &
b101000 %
#1011486
b10100 &
b10100 %
#1011490
b1010 &
b1010 %
#1011494
b101 &
b101 %
#1011498
b10000 &
b10000 %
#1011502
b1000 &
b1000 %
#1011506
b100 &
b100 %
#1011510
b10 &
b10 %
#1011514
b1 &
b1 %
1#
#1011518
b0 &
0#
b0 %
0$
#2087254
b1000 &
b1000 %
1$
b1000 !
1"
#2087255
0"
#2087258
b100 &
b100 %
#2087262
b10 &
b10 %
#2087266
b1 &
b1 %
1#
#2087270
b0 &
0#
b0 %
0$
#3005937
b10100 !
1"
#3005938
b10100 &
b10100 %
1$
#3005939
0"
#3005942
b1010 &
b1010 %
#3005946
b101 &
b101 %
#3005950
b10000 &
b10000 %
#3005954
b1000 &
b1000 %
#3005958
b100 &
b100 %
#3005962
b10 &
b10 %
#3005966
b1 &
1#
b1 %
#3005970
b0 &
b0 %
0#
0$
#4500012
