
* Instruction Set
	* ARM: instructions are all 32 bits long
	* Thumb: instructions are a mix of 16 and 32 bits
	* NEON: 32 bit **SIMD** instructions
	* **Load/Store** Architecture: no direct manipulation of memory contents
	* Cores are either in **ARM** state or **Thumb** state
	* reduce branching through the use of **conditional execution**
* ARM Register Set
	* 不同mode有專屬register set，共有**37個registers** (32-bits long)，有interrupt就直接切換
	* User mode / IRQ / FIQ / Undef / Abort / SVC
	* r13(sp), r14(lr) 不用特別保留 sp: stack pointer, lr: link register (存return address)
	* **cpsr** (Current Program Status Register) 當前程序狀態寄存器, **spsr** (Saved Program Status Register) 保存的程序狀態寄存器
	* Copies CPSR into SPSR_[mode]
	* Stores the return address in LR_[mode]
* Program Status Registers: 描述CPU的狀態 → **N**egative, **Z**ero, **C**arried out, o**V**erflowed
* Multiple Register Data Transfer
	* Syntax: LDM/STM 
	* 4 addressing modes
		* Increment after/before (IA/IB)
		* decrement after/before (DA/DB)
		* I往後數；D往前數
		* A包含；B不包含
		* !會修改base register (以4Bytes為單位)
* Exception: **任何**打斷當前指令流程並需要立即處理的事件。內部如系統呼叫、指令錯誤，外部如interrupt。
* Interrupt: 專指來自處理器**外部**的事件，如周邊設備發出的信號或其他硬體信號。

