iverilog -o output.vvp my_design.v my_testbench.v

vvp output.vvp

gtkwave dump.vcd


verilator -Wall --sv --cc --exe *.sv --top-module cpu_tb --timing
make -C obj_dir -f Vcpu_tb.mk
./obj_dir/Vcpu_tb
