[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of ASFC8G31M-51BIN production of ALLIANCE MEMORY INC. from the text:Revision Details Date \nRev 1.0 Initial Release  Dec. 2021Revision History    \n8GB eMM C 153ball FBGA PACKAGE\nASFC8G31M-51BIN\nConfidential\n-1ÿ\x0f39-\nRev.1.0 December  2021\nCONTENTS  \n1 Product Overview  ................................ ................................ ................................ ................................ ............  5\n1.1 Product Description  ................................ ................................ ................................ ................................ ....................  5 \n1.2  Product  Ordering Information  .................................................................................................................................. 5\n1.3 Key Features  ................................ ................................ ................................ ................................ ................................  6 \n2 Package Information  ................................ ................................ ................................ ................................ ........  7\n2.1 Package Dimension  ................................ ................................ ................................ ................................ .....................  7 \n2.2 Ball & Signal Assignment  ................................ ................................ ................................ ................................ .............  8 \n2.3 Pr oduct Architecture  ................................ ................................ ................................ ................................ .................  10 \n3 Technical Notes  ................................ ................................ ................................ ................................ ..............  11\n3.1 HS400 Interface  ................................ ................................ ................................ ................................ .........................  11 \n3.2 Partition Management  ................................ ................................ ................................ ................................ ..............  11 \n3.2.1 Boot Area Partition and RPMB Area Partition  ................................ ................................ ................................ ... 11 \n3.2.2 Enhanced Partition (Area)  ................................ ................................ ................................ ................................ .. 12 \n3.2.3 User Density  ................................ ................................ ................................ ................................ .......................  12 \n3.3 Boot operation  ................................ ................................ ................................ ................................ ..........................  12 \n3.4 Field Firmware Upgrade (FFU)  ................................ ................................ ................................ ................................ .. 14 \n3.5 Cache  ................................ ................................ ................................ ................................ ................................ .........  14 \n3.6 Packed Commands  ................................ ................................ ................................ ................................ ....................  14 \n3.7 Secure Delete  ................................ ................................ ................................ ................................ ............................  14 \n3.7.1 Sanitize  ................................ ................................ ................................ ................................ ...............................  14 \n3.7.2 Secure Erase  ................................ ................................ ................................ ................................ .......................  14 \n3.7.3 Secure Trim  ................................ ................................ ................................ ................................ ........................  14 \n3.8 High Priority Interrupt (HPI)  ................................ ................................ ................................ ................................ ...... 15 \n3.9 Device Health  ................................ ................................ ................................ ................................ ............................  15 \n3.10 Auto Power Saving Mode  ................................ ................................ ................................ ................................ ........  15 \n3.11 Enhanced Strobe  ................................ ................................ ................................ ................................ .....................  16 \n3.12 Performance  ................................ ................................ ................................ ................................ ...........................  16 \n4 Register Value  ................................ ................................ ................................ ................................ .................  17\n4.1 OCR Register  ................................ ................................ ................................ ................................ .............................  17 \n4.2 CID Register  ................................ ................................ ................................ ................................ ...............................  17 \n4.2.1 Product name table (In CID Register)  ................................ ................................ ................................ .................  18 \n4.3 RCA Register  ................................ ................................ ................................ ................................ ..............................  19 \n4.4 CSD Register  ................................ ................................ ................................ ................................ ..............................  19 \nASFC8G31M-51BIN\nConfidential\n-2ÿ\x0f39-\nRev.1.0 December  2021\n4.5 Extended CSD Register (EXT_CSD)  ................................ ................................ ................................ ............................  21 \n5 AC Parameter  ................................ ................................ ................................ ................................ .................  30\n5.1 Timing Parameter ................................ ................................ ................................ ................................ ......................  30 \n5.2 Bus Timing Specification in HS400 mode  ................................ ................................ ................................ ..................  31 \n5.2.1 HS400 Device Input Timing  ................................ ................................ ................................ ................................  31 \n5.2.2 HS400 Device Output Timing  ................................ ................................ ................................ .............................  32 \n5.3 Bus Signal Levels  ................................ ................................ ................................ ................................ .......................  33 \n6 DC Parameter  ................................ ................................ ................................ ................................ .................  34\n6.1 Power Consumption ................................ ................................ ................................ ................................ ..................  34 \n6.2 Supply Voltage  ................................ ................................ ................................ ................................ ..........................  34 \n6.3 Bus Signal Line Load  ................................ ................................ ................................ ................................ ..................  35 \n7 Power Delivery And Capacitor Specifications  ................................ ................................ ................................ ... 36\n7.1 Power Domains  ................................ ................................ ................................ ................................ .........................  36 \n7.2 Capacitor Connection Guidelines  ................................ ................................ ................................ ..............................  36 \n8 Part number system ........................................................................................................................................ 39\nFIGURE CONTENTS  \nFigure 1. 11.5 x 13.0 x 1.0 (mm) Package Dimension  ................................ ................................ ................................ ... 7 \nFigure 2. eMMC Package B all Assignment  ................................ ................................ ................................ ....................  8 \nFigure 3. ASFC8G31M-51BIN  Block Diagram .............................................................................................................. 10\nFigure 4 . embedded MultiMediaCard state diagram (boot mode)  ................................ ................................ ............  13 \nFigure 5 . embedded M ultiMediaCard state diagram (alternative boot mode)  ................................ ..........................  13 \nFigure 6 . HS400 Device Input Timing Diagram  ................................ ................................ ................................ ............  31 \nFigure 7 . HS400 Device Output Timing Diagram  ................................ ................................ ................................ .........  32 \nFigure 8 . Bus Signal Levels ................................ ................................ ................................ ................................ ...........  33 \nFigure 9 . Recommended Power Domain Connections  ................................ ................................ ...............................  38 \nASFC8G31M-51BIN\nConfidential\n-3ÿ\x0f39-\nRev.1.0 December  2021\nTABLE CONTENTS  \nTable 1. Ordering Information ...................................................................................................................................... 5\nTable 2 . Ball  & Signal Assignment  ................................ ................................ ................................ ................................ . 8 \nTable 3 . Setting sequence of Boot Area Partition size and RPMB Area Partition size  ................................ ................  11 \nTable 4 . Capacity according to partition  ................................ ................................ ................................ .....................  12 \nTable 5 . Maximum Enhanced Partition Size ................................ ................................ ................................ ................  12 \nTable 6 . User Density Size  ................................ ................................ ................................ ................................ ...........  12 \nTable 7 . Boot ack, boot data and initialization Time  ................................ ................................ ................................ ... 13 \nTable 8 . Auto Power Saving Mode enter and exit  ................................ ................................ ................................ ...... 15 \nTable 9 . Auto Power Saving Mode and Sleep Mode  ................................ ................................ ................................ ... 15 \nTable 10 . Sustained Sequential Performance  ................................ ................................ ................................ .............  16 \nTable 11 . OCR Register  ................................ ................................ ................................ ................................ ................  17 \nTable 12 . CID Register  ................................ ................................ ................................ ................................ .................  18 \nTable 13 . Product name table  ................................ ................................ ................................ ................................ ..... 18 \nTable 14. ASFC8G31M-51BIN  Typical CSD Register... .................................................................................................. 19\nTable 15. ASFC8G31M-51BIN  Typical EXT_CSD Register ............................................................................................. 21\nTable 16 . Timing Parameter  ................................ ................................ ................................ ................................ ........  30 \nTable 17 . HS400 Device Input Timing  ................................ ................................ ................................ .........................  31 \nTable 18 . HS400 Device Output Timing  ................................ ................................ ................................ ......................  32 \nTable 19 . Bus Signal Levels  ................................ ................................ ................................ ................................ ..........  33 \nTable 20 . Active Power Consumption during operation  ................................ ................................ .............................  34 \nTable 21 . Standby Power Consumption in auto power saving mode and standby state  ................................ ...........  34 \nTable 22 . Sleep Power Consumption in Sleep State  ................................ ................................ ................................ ... 34 \nTable 23 . Supply Voltage  ................................ ................................ ................................ ................................ .............  34 \nTable 24 . Bus SIgnal Line Load  ................................ ................................ ................................ ................................ .... 35 \nTable 25 . Capacitance and Resistance for HS400 mode  ................................ ................................ .............................  35 \nTable 26 . Power Domains  ................................ ................................ ................................ ................................ ...........  36 \nTable 27. Part number system  .................................................................................................................................... 39\nASFC8G31M-51BIN\nConfidential \n-4ÿ\x0f39-\nRev.1.0 December 2021 \n1 Product Overview  \n1.1 Product Description \nAlliance Memory\'s 8GB eMMC device (AS08FC) is a high performance embedded MMC solution designed for \nembedded NAND flash applications. It supports eMMC/JEDEC 5.1 industry standard and is backward compatible with \neMMC 4.5 & 5.0 version.  \n  AS08FC device contains both MLC NAND flash and eMMC controller. A single 3V supply voltage is for the NAND \narea (VCC) with internal regulator and Dual supply voltages 1.8V or 3V (VCCQ) for eMMC controller. Customers find it \neasy to use AS08FC without having to consider any changes inside device such as Flash, leading to easier & \nfaster development of applications (fast time to market).\nAlliance Memory’s featured embedded flash management software or FTL(Flash Transition Layer) of eMMC manages \nhigh reliability with noticeable Wear Leveling, Bad Block Management and strong ECC and achieves high \nperformance. \n1.2 Product Ordering Information \nTable 1. Ordering Information \nCapacities \n(GB)Part NumbereMMC \nVersion NAND \nDieTemperaturePackage  Size\n(mm)Package\nType\n8 ASFC8G31M-51BIN 5.1 64Gb x 1Industrial Grade \n-40OC ~ 85OC11.5 x13.0x1.0 153ball\nFBGA \nNote1. HS200/HS400 can be supported at only VCCQ 1.8V \nASFC8G31M-51BIN\nConfidential\n-5ÿ\x0f39-\nRev.1.0 December  2021\nASFC8G31M-51BIN\nConfidential\n-6ÿ\x0f39-\nRev.1.0 December  20211.3 Key Features \n\uf0a7Supports features of eMMC5.1 which are defined in JEDEC Standard\n- Supported Features : Boot, RPMB, Write Protection, DDR, HS200, Multi-partitioning, Secure Erase/Trim,\nTrim, HPI, Background operation, Enhance Reliable Write, Discard, Sanitize, Security features, Partition\ntypes, Packed commands, Real time clock, Dynamic device capacity, Power off notification, Thermal spec, \nCache, HS400, Field Firmware Update, Security Removal type, Device Health Report, Enhanced Strobe, \nCommand Queuing, Secure Write protection  \n- Non-supported Features : Large Sector Size (4KB)\n\uf0a7Supports Enhanced Strobe feature of new eMMC standard of version 5.1.\n\uf0a7Full backward compatibility with previous eMMC 4.41/4.5/5.0 specification and MultiMediaCard\nsystem specification (1bit data bus, multi-eMMC systems)\n\uf0a7Programmable bus width : 1bit (Default), 4bit and 8bit Data bus.\n\uf0a7MMC I/F Clock Frequency : 0 ~ 200MHz\n\uf0a7MMC I/F Boot Frequency : 0 ~ 52MHz\n\uf0a7Operating Temperature : -40OC ~ 85OC\n\uf0a7Storage Temperature : -40OC ~ 85OC\n\uf0a7Operating Power Supply\n\uf0a7VCC : 2.7V ~ 3.6V (for NAND Flash Memory)\n\uf0a7VCCQ : 1.7V ~ 1.95V or 2.7V ~ 3.6V (for Interface)\n2 Package Information  \n2.1 Package Dimension  \nFigure 1. 11.5 x 13.0 x 1.0 (mm) Package Dimension  \nASFC8G31M-51BIN\nConfidential\n-7ÿ\x0f39-\nRev.1.0 December  2021\n2.2 Ball & Signal Assignment  \nFigure 2. eMMC Package Ball Assignment  \nTable 2. Ball & Signal Assignment  \nNo Signal  Type  Description  \nA3 DAT0  \nI/O Bidirectional channel used for data transfer  A4 DAT1  \nA5 DAT2  \nB2 DAT3  \nB3 DAT4  \nASFC8G31M-51BIN\nConfidential\n-8ÿ\x0f39-\nRev.1.0 December  2021A\nB\nC\nD\nE\nF\nG\nH\nJ\nK\nL\nM\nN\nPA\nB\nC\nD\nE\nF\nG\nH\nJ\nK\nL\nM\nN\nP1\nNC\nNC\nNC\nNC\nNC\nNC\nNC\nNC\nNC\nNC\nNC\nNC\nNC\nNC\n12\nNC\nDAT3\n VDDI\nNC\nNC\nNC\nNC\nNC\nNC\nNC\nNC\nNC\nVSSQ\nNC\n23\nDAT0\nDAT4\nNC\nNC\nNC\nNC\nRFU\nNC\nNC\nNC\nNC\nNC\nNC\nVCCQ\n34\nDAT1\nDAT5\nVSSQ\nNC\nVCCQ\nVCCQ\nVSSQ\n45\nDAT2\nDAT6\nNC\nRFU\nVCC\nVSS\nDS\nVSS\nRSTN\nCMD\nVSSQ\nVCCQ\n56\nVSS\nDAT7\nVCCQ\nVCC\nRFU\nCLK\nNC\nVSSQ\n67\nNC\nNC\nVSS\nRFU\nNC\nNC\n78\nNC\nNC\nNC\nRFU\nVSS\nNC\nNC\nNC\n89\nNC\nNC\nNC\nRFU\nVCC\nNC\nNC\nNC\n910\nNC\nNC\nNC\nRFU\nRFU\nRFU\nVSS\nVCC\nRFU\nNC\nNC\nRFU\n1011\nNC\nNC\nNC\nNC\nNC\nNC\n1112\nNC\nNC\nNC\nNC\nNC\nNC\nNC\nNC\nNC\nNC\nNC\nNC\nNC\nNC\n1213\nNC\nNC\nNC\nNC\nNC\nNC\nNC\nNC\nNC\nNC\nNC\nNC\nNC\nNC\n1314\nNC\nNC\nNC\nNC\nNC\nNC\nNC\nNC\nNC\nNC\nNC\nNC\nNC\nNC\n14RFU\nRFU\nB4 DAT5  \nB5 DAT6  \nB6 DAT7  \nM5 CMD  I/O Command: A bidirectional channel used for device initialization and command \ntransfers. Command operates in two modes, open-drain for initialization and push-pull \nfor fast command transfer. \nM6 CLK \nI Clock: Each cycle directs a 1 -bit transfer on the command and DAT lines  \nK5 RSTN Hardware reset  signal pin  \nH5 Data \nStrobe O Data Strobe : Supports Enhanced strobe of eMMC ver. 5.1\nE6 VCC \nP Flash I/O and memory power supply  F5 VCC \nJ10 VCC \nK9 VCC \nC6 VCCQ \nP Memory controller core and MMC I/F I/O power supply  M4 VCCQ \nN4 VCCQ \nP3 VCCQ \nP5 VCCQ \nE7 VSS \nP Flash I/O and memory ground connection  G5 VSS \nH10 VSS \nK8 VSS \nA6 VSS \nJ5 VSS \nC4 VSSQ \nP Memory controller core and MMC I/F ground connection  N2 VSSQ \nN5 VSSQ \nP4 VSSQ \nP6 VSSQ \nC2 VDDi Internal power node. Connect 0.1uF capacitor from VDDi to ground  \nNOTE \nI/O = Bi-direction, I = Input, O = Output, P = Power/Analog, RFU = Reserved for Future Use\nASFC8G31M-51BIN\nConfidential\n-9ÿ\x0f39-\nRev.1.0 December  2021\n2.3 Product Architecture  \neMMC consists of NAND Flash and Controller. VCCQ is for Controller power and VCC is for Flash power\nFigure 3. ASFC8G31M-51BIN  Block Diagram \nASFC8G31M-51BIN\nConfidential \n-10ÿ\x0f39-\nRev.1.0 December 2021 \n\n3 Technical Notes  \n3.1 HS400 Interface  \nSupport HS400 DDR interface timing mode to achieve a bus speed of 400 MB/s at 200MHz clock frequency with \n8bit bus width only and the 1.7 ~ 1.95V VCCQ option. At this mode, the host may need to have an adjustable sampling\npoint to reliably receive the incoming data, due to the speed. Please refer to JESD84-B50-1 standard for \nadditional information. \n3.2 Partition Management  \nThe device initially consists of two Boot partitions, RPMB(Replay Protected Memory Block) partition and User Data \nArea. Both Boot and RPMB area have fixed size of area and can’t be adjusted.  \n① ② ③ ④\nUser DensityBoot\nPartition #1, \n#2 RPMB 4 General Purpose Partitions (GPP)Enhanced \nUser Data\nArea\n3.2.1  Boot Area Partition and RPMB Area Partition \nThe device has fixed size of Boot and RPMB area. \nBoot partition size is calculated as (128KB * BOOT_SIZE_MULT) \nThe size of Boot Area Partition 1 and 2 cannot be set independently. It is set as same value. \nRPMB partition size is calculated as (128KB * RPMB_SIZE_MULT). \nIn RPMB partition, CMD 0, 6, 8, 12, 13, 15, 18, 23, 25 are admitted. \nAccess Size of RPMB partition is defined as the below: \nTable 3 . Setting sequence of Boot Area Partition size and RPMB Area Partition size \nREL_WR_SEC_C Description\nREL_WR_SEC_C = 1 Access sizes 256B and 512B supported to RPMB partition \nREL_WR_SEC_C > 1 Access sizes up to REL_WR_SEC_C * 512B supported to RPMB partition with 256B granularity \nAny undefined set of parameters or sequence of commands results in failure access. \nIf the failure is in data programming case, the data is not programmed. \nIf the failure occurs in data read case, the read data is ‘0x00’.\nASFC8G31M-51BIN\nConfidential \n-11ÿ\x0f39-\nRev.1.0 December 2021 \nTable  4. Capacity according to partition  \nDevice  Boot partition 1  \n[KB]Boot partition 2  \n[KB]RPMB  \n[KB]\n8GB 4,096 4,096 4,096 \n3.2.2 Enhanced Partition (Area) \nAlliance  8GB eMMC applies SLC Mode for Enhanced User Data Area and it leads to occupying double size of original  \nset up size if master set some area of User Data Area as enhanced user area. For example, if master set 1MB as \nenhanced mode, then, total 2MB of user data area is used for it. Max Enhanced user Data Area follows below formula \nof JESD84-B50-1. \nMax Enhanced User Data Area size is defined as (MAX_ENH_SIZE_MULT x HC_WP_GRP_SIZE x HC_ERASE_GRP_SIZE  x 512Kbytes )\nTable 5. Maximum Enhanced Partition Size \nDevice LBA [Hex] LBA [Dec.] Max. Enhanced Partition Size\n8GB 0x72000 0 7,471,104 3648 MB\n3.2.3 User Density \nAs mentioned in 3.2.2 Enhanced Partition(Area) section, total User Density depends on partition type to be set.  \nAlliance ’s 4GB applies SLC mode for Enhanced user area and so, assigning any size for it occupies double of that\nvalue assigned. For example, assigning 64MB in the SLC mode takes 128MB of capacity in MLC. \nTable 6. User Density Size \nDevice LBA [Hex] LBA [Dec.] User Partition Size\n8GB 0xe40000 14942208 7296 MB\n3.3 Boot operation \nDevice supports not only boot mode but also alternative boot mode. Device supports high speed timing and dual data  \nrate during boot. \nASFC8G31M-51BIN\nConfidential\n-12ÿ\x0f39-\nRev.1.0 December  2021\nFigure 4. embedded MultiMediaCard state diagram (boot mode)  \nCLK\nCMDDAT[0]\nS 010 E\nBoot Data TimeS512B + CRC E\nMin 8 clocks + 48 \nclocks = 56 clocks\nrequired from CMD \nsignal high to next\nMMC command.Boot\nACK\nTimeBoot terminatedCMD1 RESP CMD2 RESP\nFigure 5 . embedded MultiMediaCard state diagram (alternative boot mode) \nCLK\nCMDDAT[0]\nS 010 E\nBoot Data TimeS512B + CRC E\nCMD1\nTimeBoot\nACK\nTimeBoot terminatedCMD1 RESP CMD2\nMin 74 Clocks\nrequired after power isstable to startbootcommandCMD0 CMD0 Reset\nTable 7. Boot ack, boot data and initialization Time  \nTiming Factor Value\n(1) Boot ACK Time < 50 ms  \n(2) Boot Data Time < 1 sec  \n(3)Initialization Time < 1 sec \nNOTE \n1)The value for this initialization time is for such case which includes partition setting also. For details, please refer\nto INI_TIMEOUT_AP in Extended CSD Register of JESD84 -B50-1.\nNormal initialization time (without partition setting) is completed within  1sec  \nASFC8G31M-51BIN\nConfidential\n-13ÿ\x0f39-\nRev.1.0 December  2021\n3.4 Field Firmware Upgrade (FFU)  \nField Firmware Updat es (FFU) is for customer’s FW updating in field for those cas es of debugging , enhancing and \nadding new features o f FW itself. The host can downloa d a new versio n of the firmware into the eMMC device by this \nmechanism an d whol e FFU process ca n happ en without affecting an y user/OS dat a, even in parallel with Host’s \nperforming other operations.  \nRefer to JEDEC Standards No. JESD84-B50-1 for additional information.\n3.5 Cache  \nThis device  supports 128KB of volatile memory as an eMMC cache for performance improvement of both sequential \nand random access. For additional information please refer to JESD84 -B50 standard.  \n3.6 Packed Commands  \nThis device  supports packed commands feature of eMMC stan dard version 5.0 and allows the host to pack Read or \nWrite commands into groups (of single type of operation) and transfer these to the device in a single transfer on the \nbus, which leads reducing overall bus overheads and thus, enables optimal system perf ormance.  \nPlease refer to JESD84 -B50 for information details.  \n3.7 Secure Delete  \n3.7.1  Sanitize  \nThe device  supports Sanitize operation for removing data from the unmapped user address space in the device, \nphysically. Device keeps the sanitize operation until one of the following events occurs, with keeping busy asserted, \nSanitize operation is complete\nHPI is used to abort the operation\nPower failure\nHardware reset\nNo data should exist in the unmapped host address space after the sanitize operation is completed.  \n3.7.2  Secure Erase  \nThis device  supports the optional Secure Erase command, which is for backward compatibility reasons, as well as \nstandard erase command. Host will erase provided range of LBAs and ensure no older copies of this data exist in the \nflash with this command.  \nPlease refer to JEDEC Standards No. JESD84 -B50 for more information.  \n3.7.3  Secure Trim  \nThis device  supports Secure Trim command which is similar to the Secure Erase command but different in that \nperforms a secure purge operation on write blocks instead of erase groups. This is for backward compatibility reasons.  \nASFC8G31M-51BIN\nConfidential\n-14ÿ\x0f39-\nRev.1.0 December  2021\nThe secure trim command is performed in two steps: \n1)Mark the LBA range as candidate for erase.\n2)Do Erase the marked address range and then, ensure no old copies are left within that range. .\nFor additional information refer to JEDEC Standards No. JESD84 -B50.  \n3.8 High Priority Interrupt (HPI)  \nThis device supports High Priority Interrupt and prevent problem of Host being stalled due to too much delayed Write \noperation by new paging request of operating system, by user. It will delay the request for new paging until currently \ngoing write operation is complet ed.  \nPlease refer to JEDEC Standards No. JESD84 -B50 for more information.  \n3.9 Device Health  \nThis device s upports Device Health Report feature which is featured to others in that separately report SLC type area \nand other area by each bytes of DEVICE_LIFE_TIME _EST_TYP_A[268] and  \nDEVICE_LIFE_TIME_EST_TYP_A[269], respectively. It can be queried by standard MMC command for getting Extended \nCSD structure. Please refer to below and JEDEC Standards No. JESD84 -B50 for details.  \nDEVICE_LIFE_TIME_EST_TYP_A[268], The ho st may use it to query health information of SLC area  \nDEVICE_LIFE_TIME_EST_TYP_B[269], The host may use it to query health information of other partition area.  \n3.10 Auto Power Saving Mode  \nThis device  supports Auto Power Saving Mode which can save power consu mption . Device will enter this mode if host \ndoes not issue any command during 20ms, after completion of previously issued command.  \nAny newly issued commands during this mode will be carried normally.  \nTable 8. Auto Power Saving Mode enter and exit  \nMode Enter Condition Escape Condition\nAuto Power Saving Mode  When previous operation which came from Host is \ncompleted and no command is issued during a certain time. If Host issues any command  \nTable 9. Auto Power Saving Mode and Sleep Mode  \nAuto Power Saving Mode Sleep Mode\nNAND Power  ON ON/OFF \nGotoSleep Time  < 100ms < 52.43ms\nASFC8G31M-51BIN\nConfidential\n-15ÿ\x0f39-\nRev.1.0 December  2021\n3.11 Enhanced Strobe \nAlliance 8GB eMMC supports Enhanced Strobe which is new feature of eMMC version 5.1 standard to \nsynchronize CMD response. Host shall support this feature and it enables faster and more reliable operation. \nFor more information, please refer to JEDEC Standards No. JESD84-B 50. \n3.12 Performance  \nTable 10. Sustained Sequential Performance  \nCapacity  (GB)  Sequential Read  (MB/s)  Sequential Write  (MB/s)  \n8 140 80\nNOTE \nTest Condition: Bus width x8, HS400, 512KB data transfer, Packed Off, Cache On, w/o file system \noverhead, measured on Alliance ’s internal board at Clean Case(WAI=1)\nASFC8G31M-51BIN\nConfidential\n-16ÿ\x0f39-\nRev.1.0 December  2021\n4 Register Value \nFollowing sections are for describing all register value of eMMC device at its default in the AS08FC. And these\nvalues here may be updated in later version without notice.  \nTher e are defined total six registers in this section: OCR, CID, CSD, EXT_CS D, RC A and DSR. All of them has its own \ncommands corresponded and for details, pleas e refer JEDEC Standards No. JESD84-B50 for details. The OCR, CID and \nCSD registers has information o f device and content, while th e RCA and DSR registers are for configuring param eters of \ndevice. For the EXT_CS D register, it contains both device specific information an d actual configuration parameters.  \n4.1 OCR Register  \nThe operation conditions register (OCR) contains: VCC voltage profile of the device, access mode indication, status \ninformation bit. The status bit is set when the device finished its power  up procedure.  \nAll eMMC devices shall have this register implemented.  \nTable 11. OCR Register  \nOCR bit  VCCQ Voltage Window2 Register Value  \n[6:0]  Reserved  00 00000b  \n[7] 1.70 ~ 1.95  1b \n[14:8]  2.0 ~ 2.6  000 0000b  \n[23:15]  2.7 ~ 3.6 1 1111 1111b  \n[28:24]  Reserved  0 0000b  \n[30:29]  Access Mode  00b (byte mode) -[2GB]  \n10b (sector mode) -[*Higher than 2GB only]  \n[31] eMMC power up status bit (busy)1 \nNOTE \n1) This bit is set to LOW if the eMMC has not finished the power up routine .\n2) The voltage for internal flash memory(V CC) should be 2.7  ~ 3.6V regardless of OCR register value.\n4.2 CID Register  \nThe device  Identification (CID) register is 128bits wide. It contains the  device identification information used during the \ndevice identification phase (eMMC protocol). eMMC device shall have a unique identification number.  \nUsers ca n define their own CID register  and t he CID contents will be programmed into the eMMC device  when  \nfirmware fusing process . After the programming is complet e, end users cannot change CID, unless the whole foundry \nproduction program is re -done.  Users can install the new downloaded firmware into the device  by using FFU (Field \nFirmware Update) mode . \nASFC8G31M-51BIN\nConfidential\n-17ÿ\x0f39-\nRev.1.0 December  2021\nTabl e 12. CID Register  \nName Field Width CID-slice CID Value\nManufacturer ID  MID  8 [127:120]  0x52\nReserved  6 [119:114]  --- \nCard/BGA  CBX 2 [113:112]  0x01 \nOEM/Application ID  OID 8 [111:104]  0x52\nProduct name  PNM  48 [103:56]  8GB :” AS08FC” \n0x4153303 84643\nProduct revision  PRV 8 [55:48]  0x01 \nProduct serial number  PSN 32 [47:16]  ---3 \nManufacturing date  MDT  8 [15:8]  ---4 \nCRC7 checksum  CRC 7 [7:1]  ---5 \nnot used, always ’1’  - 1 [0:0]  --- \nNOTE \n1),4),5) description are same as eMMC JEDEC standard \n2) PRV is composed of the revision count of controller and the revision count of F/W patch\n3) A 32 bits unsigned binary integer. (Random  and Manufacture  Number)\n4.2.1  Product name table (In CID Register)  \nTable 13. Product name table  \nPart NumberDensity  \n(GB)Product Name in CID Register  \n(PNM)PKG  \nType  \nASFC8G31M-51BIN 8 AS08FC 11.5x13.0x1.0  \nASFC8G31M-51BIN\nConfidential\n-18ÿ\x0f39-\nRev.1.0 December  2021\n4.3 RCA Register  \nThe writable 16 -bit relative device address (RCA) register carries the device address assigned by the host during the \ndevice identification. This address is used for the addressed host -device communication after the device identification \nprocedure. The default value of the RCA register  is 0x0001. The value 0x0000 is reserved to set all devices into the \nStand -by State with CMD7 . \n4.4 CSD Register  \nThe device Specific Data (CS D) register provides information on ho w to access the device contents. Th e CSD defines the \ndata format, error correction typ e, maximum data access time, data transfer speed, whether the DS R register can be \nused etc. The programmable part of the register (entries marked by W or E) can be changed by CMD27. \nThe CSD register defines the behavior or of eMMC devices. The eMMC behavior is related to the controller design. The \nfollowing table shows a typical CSD definition of ASFC 8G31M-51BIN  based eMMC. If users need to add on more  \nfeatures, firmware or hardware modifications may be necessary. \n※Note that th e register values  are preliminary data and may be updated in a later version . And the updated value will\nbe supported by specified application note later . \nTable 14. ASFC8G31M-51BIN  Typical CSD Register \nName  Field  Bit Type  Slice  Value  Note  \nCSD structure  CSD_STRUCTURE  2 R [127 :126]  3h \nSystem specification version  SPEC_VERS  4 R [125 :122]  4h \nReserved  - 2 R [121 :120]  - \nData read access -time  1 TAAC  8 R [119 :112]  27h \nData read access -time  2 in CLK cycles  (NSAC x 100) NSAC  8 R [111 :104]  01h \nMax. bus clock frequency  TRAN_SPEED  8 R [103 :96] 32h \nDevice command classes  CCC 12 R [95:84]  0F5h  \nMax. read data block length  READ_BL_LEN  4 R [83:80]  9h \nPartial blocks for read allowed  READ_BL_PARTIAL  1 R [79:79]  0h \nWrite block misalignment  WRITE_BLK_MISALIGN  1 R [78:78] 0h \nRead block misalignment  READ_BLK_MISALIGN  1 R [77:77] 0h \nDSR implemented  DSR_IMP  1 R [76:76] 0h \nReserved  - 2 R [75:74] - \nDevice size  C_SIZE  12 R [73:62] FFFh \nMax read current @VCCQ min VCCQ_R_CURR_MIN  3 R [61:59] 7h \nMax read current @VCCQ max VCCQ_R_CURR_MAX  3 R [58:56] 7h \nMax write current @VCCQ min VCCQ_W_CURR_MIN  3 R [55:53] 7h \nMax write current @VCCQ max VCCQ_W_CURR_MAX  3 R [52:50] 7h \nDevice size multiplier  C_SIZE_MULT  3 R [49:47] 7h \nErase group size  ERASE_GRP_SIZE  5 R [46:42] 1Fh \nErase group size multiplier  ERASE_GRP_MULT  5 R [41:37] 1Fh \nWrite protect group size  WP_GRP_SIZE  5 R [36:32] 0Fh \nASFC8G31M-51BIN\nConfidential\n-19ÿ\x0f39-\nRev.1.0 December  2021\nName  Field  Bit Type  Slice  Value  Note  \nWrite protect group enable  WP_GRP_ENABLE  1 R [31:31] 1h \nManufacturer default ECC  DEFAULT_ECC  2 R [30:29] 0h \nWrite speed factor  R2W_FACTOR  3 R [28:26] 2h \nMax . write data block length  WRITE_BL_LEN  4 R [25:22] 9h \nPartial blocks for write allowed  WRITE_BL_PARTIAL  1 R [21:21] 0h \nReserved  - 4 R [20:17] - \nContent protection application  CONTENT_PROT_APP  1 R [16:16] 0h \nFile forma t group  FILE_FORMAT_GRP  1 R/W  [15:15] 0h \nCopy flag (OTP)  COPY  1 R/W  [14:14] 0h \nPermanent write protection  PERM_WRITE_PROTECT  1 R/W  [13:13] 0h \nTemporary write protection  TMP_WRITE_PROTECT  1 R/W/E  [12:12] 0h \nFile format  FILE_FORMAT  2 R/W  [11:10] 0h \nECC code  ECC 2 R/W/E  [9:8] 0h \nCRC CRC 7 R/W/E  [7:1] \nNot used, always ‘1’  - 1 - [0:0] \nNOTE \n: The type of the CSD Registry entries in the Tabl e 14 is c oded a s follows. \nR: Re ad on ly \nW: One time programmabl e and no t readable \nR/W: One tim e programmable and readable \nW/E: Multipl e writabl e wit h value kep t after power failur e, H/W r eset assertion an d any CMD 0 rese t and no t readable. \nR/W/E : Mu ltiple writab le with valu e kep t after power failur e, H/W res et assertion and any CM D0 reset and readable. \nR/W/C_P : Writable aft er value cleared by pow er failur e and HW/res t assertio n (th e valu e no t cleared by CMD 0 reset) \nand readable. \nR/W/E_P : Multiple writabl e wit h value res et afte r power failur e, H/W r eset assertio n an d any CMD 0 res et an d readable. \nW/E_P : Mu ltiple writab le with valu e rese t after power failure , H/W rese t assertion and any CM D0 res et and not \nreadable. \nASFC8G31M-51BIN\nConfidential\n-20ÿ\x0f39-\nRev.1.0 December  2021-- \n4.5 Extended CSD Register (EXT_CSD)  \nThe Extended CSD register defines the additional behavior of eMMC devices due to limited CSD information. The \nfollowing table shows a typical extended CSD definition of ASFC 8G31M-51BIN  based eMMC. If users need to add on \nmore features, firmware or hardware modifications may be necessary. \nNote that the register values are preliminary data and may be updated in a later version. And the updated value will\nbe supported by specified application note later . \nTable 15. ASFC8G31M-51BIN  Typical EXT_CSD Register \nName  Field  Byte  Type  Slice  Value  Note  \nReserved  - 6 - [511:506]  - \nExtended Security \nCommands Error  EXT_SECURITY_ERR  1 R [505]  0h \nSupported command sets  S_CMD_SET  1 R [504]  1h Allocated by MMCA  \nHPI features  HPI_FEATURES  1 R [503]  1h HPI type CMD13  \nBackground operations \nsupport  BKOPS_SUPPORT  1 R [502]  1h BKOPS supported  \nMax packed read \ncommands  MAX_PACKED_READS  1 R [501]  3Fh Max. 63 commands \nin a packed cmd  \nMax packed write \ncommands  MAX_PACKED_WRITES  1 R [500]  3Fh Max. 63 commands \nin a packed cmd  \nData Tag Support  DATA_TAG_SUPPORT  1 R [499]  1h Support Data Tag  \nTag Unit Size  TAG_UNIT_SIZE  1 R [498]  0h \nTag Resources Size  TAG_RES_SIZE  1 R [497]  0h \nContext management \ncapabilities  CONTEXT_CAPABILITIES  1 R [496]  78h Max Tag Size = 8*2  \n= 16MB  \nMax_Context ID = 8  \nLarge Unit size  LARGE_UNIT_SIZE_M1  1 R [495]  1h 1MB*2=2MB  \nExtended partitions \nattribute support  EXT_SUPPORT  1 R [494]  3h Support "System \ncode" and  \n"Non -persistent"  \nSupported modes  SUPPORTED_MODES  1 R [493]  1h FFU is supported  \nFFU features  FFU_FEATURES  1 R [492]  0h \nOperation codes timeout  OPERATION_CODE_TIMEO \nUT 1 R [491]  17h (2^23)*100us = \n838.86s  \nFFU Argument  FFU_ARG  4 R [490:487]  FFFAFFF0h  \nASFC8G31M-51BIN\nConfidential\n-21ÿ\x0f39-\nRev.1.0 December  2021\nBarrier support  BARRIER_SUPPORT  1 R [486]  1h Support barrier  \nReserved  - 177 - [485:309]  - \nCMD Queuing Support  CMDQ_SUPPORT  1 R [308]  1h Support CMDQ  \nCMD Queuing Depth  CMDQ_DEPTH  1 R [307]  1Fh 32 CMDQ_DEPTH  \nReserved  - 1 - [306]  \nNumber of FW sectors \ncorrectly programmed  NUMBER_OF_FW_SECTOR \nS_CORRECTLY_PROGRAM \nMED  4 R [305:302]  0000h  \nVendor proprietary health \nreport  VENDOR_PROPRIETARY_H \nEALTH_REPORT  32 R [301:270]  TBD \nDevice life time estimation \ntype B  DEVICE_LIFE_TIME_EST_T \nYP_B  1 R [269]  1h \nDevice life time estimation \ntype A  DEVICE_LIFE_TIME_EST_T \nYP_A  1 R [268]  1h \nPre EOL information  PRE_EOL_INFO  1 R [267]  1h \nOptimal read size  OPTIMAL_READ_SIZE  1 R [266]  40h \nOptimal write size  OPTIMAL_WRITE_SIZE  1 R [265]  40h \nOptimal trim unit size  OPTIMAL_TRIM_UNIT_SIZE  1 R [264]  7h \nDevice version  DEVICE_VERSION  2 R [263:262]  385h \nFirmware version  FIRMWARE_VERSION  8 R [261:254]  \nPower class for 200MHz, \nDDR at VCC=3.6V  PWR_CL_DDR_200_360  1 R [253]  0h \nCache size CACHE_SIZE  4 R [252:249]  0400h  128KB (depending  \non 16KB*CE)  \nGeneric CMD6 timeout  GENERIC_CMD6_TIME  1 R [248]  5h 5x10ms = 50ms  \nPower off notification (long) \ntimeout  POWER_OFF_LONG_TIME  1 R [247]  64h 100x10ms = \n1000ms  \nBackground operations \nstatus  BKOPS_STATUS  1 R [246]  0h No operations \nrequired  \nNumber of correctly \nprogrammed sectors  CORRECTLY_PRG_ \nSECTORS_NUM  4 R [245:242]  0h Run Time update  \nFirst initialization time after  \npartitioning  INI_TIMEOUT_AP  1 R [241]  0Ah Initial time out 1s  \nCache Flushing Policy  CACHE_FLUSH_POLICY  1 R [240]  1h Support  cache  \nflushing  policy  \nPower class for 52MHz,  \nDDR at V CC = 3.6V  PWR_CL_DDR_52_360  1 R [239]  0h RMS 100mA,  \nPeak 200mA  \nASFC8G31M-51BIN\nConfidential\n-22ÿ\x0f39-\nRev.1.0 December  2021\nPower class for 52MHz,  \nDDR at V CC = 1.95V  PWR_CL_DDR_52_195  1 R [238]  0h RMS 65mA,  \nPeak 130mA  \nPower class for 200MHz at  \nVCCQ =1.95V, V CC = 3.6V  PWR_CL_200_195  1 R [237]  0h \nPower class for 200MHz, at  \nVCCQ=1.3V, V CC=3.6V  PWR_CL_200_130  1 R [236]  0h \nMinimum write  \nperformance for 8bit at \n52MHz in DDR mode  MIN_PERF_DDR_W_8_52  1 R [235]  0h For devices not  \nreaching the \n4.8MB/s value  \nMinimum read performance \nfor 8bit at 52MHz in DDR \nmode  MIN_PERF_DDR_R_8_52  1 R [234]  0h For devices not \nreaching the \n4.8MB/s value  \nReserved  - 1 - [233]  - \nTRIM multiplier  TRIM_MULT  1 R [232]  02h Trim time out  \n300ms  \nSecure feature support  SEC_FEATURE_SUPPORT  1 R [231]  55h 1.Support the\nsecure and \ninsecure trim \noperations.  \n2.Support the\nautomatic secure \npurge operation on \nretired defective \nportions of the \narray.  \n3.Secure purge\noperations are \nsupported.  \nSecure Erase Multiplier  SEC_ERASE_MULT  1 R [230]  FFh\nSecure Trim Multiplier  SEC_TRIM_MULT  1 R [229]  FFh\nBoot information  BOOT_INFO  1 R [228]  7h \nReserved  - 1 - [227]  - \nBoot partition size  BOOT_SIZE_MULTI  1 R [226]  20h 32 x 128KB = 4MB  \nASFC8G31M-51BIN\nConfidential\n-23ÿ\x0f39-\nRev.1.0 December  2021\nAccess size  ACC_SIZE  1 R [225]  6h super page size = \n64 x 512B = 32KB  \nHigh-capacity erase unit \nsize HC_ERASE_GRP_SIZE  1 R [224]  1h high capacity erase \ngroup size 1 x \n512KB  \nHigh-capacity erase \ntimeout  ERASE_TIMEOUT_MULT  1 R [223]  2h \nReliable write sector count  REL_WR_SEC_C  1 R [222]  1h \nHigh-capacity write protect \ngroup size  HC_WP_GRP_SIZE  1 R [221]  10h \nSleep current (VCC)  S_C_VCC  1 R [220]  7h VCC < 128uA for \nsleep  \nSleep current (VCCQ)  S_C_VCCQ  1 R [219]  7h VCCQ < 128uA for \nsleep  \nProduction state  \nawareness timeout  PRODUCTION_STATE_AWA  \nRENESS_TIMEOUT  1 R [218]  17h (2^23)*100us =  \n838.86s  \nSleep/awake timeout  S_A_TIMEOUT  1 R [217]  11h (2^17)*100ns  \n=13ms \nSleep Notification Timeout  SLEEP_NOTIFICATION_TI \nME 1 R [216]  0Ch (2^12)*10us = \n40.960ms  \nSector count  SEC_COUNT  4 R [215:212]  →8GB : e40000 h\nSecure Write Protect  \nInformation  SECURE_WP_INFO  1 R [211]  1h Support Secure  \nwrite protect  \nMinimum write \nperformance for 8bit  \nat 52MHz  MIN_PERF_W_8_52  1 R [210]  0h \nMinimum read performance  \nfor 8bit at 52MHz  MIN_PERF_R_8_52  1 R [209]  0h \nMinimum write \nperformance for 8bit at  \n26MHz, for 4bit at 52MHz  MIN_PERF_W_8_26_4_52  1 R [208]  0h \nMinimum read performance  \nfor 8bit at 26MHz, for 4bit at \n52MHz  MIN_PERF_R_8_26_4_52  1 R [207]  0h \nMinimum write  \nperformance for 4bit at \n26MHz  MIN_PERF_W_4_26  1 R [206]  0h \nASFC8G31M-51BIN\nConfidential\n-24ÿ\x0f39-\nRev.1.0 December  2021\nMinimum read performance \nfor 4bit at 26MHz  MIN_PERF_R_4_26  1 R [205]  0h \nReserved  - 1 - [204]  - \nPower class for 26 MHz at  \n3.6 V  1 R PWR_CL_26_360  1 R [203]  0h \nPower class for 52 MHz at  \n3.6 V 1 R  PWR_CL_52_360  1 R [202]  0h \nPower class for 26 MHz at  \n1.95 V 1 R  PWR_CL_26_195  1 R [201]  0h \nPower class for 52 MHz at  \n1.95 V 1 R  PWR_CL_52_195  1 R [200]  0h \nPartition switching timing  PARTITION_SWITCH_TIME  1 R [199]  6h 6x10ms = 60ms\nOut-of-interrupt busy timing  OUT_OF_INTERRUPT_TIME  1 R [198]  5h 5x10ms = 50ms\nI/O Driver Strength  DRIVER_STRENGTH  1 R [197]  1Fh Support \nType0/Type1/Type2  \n/Type3/Type4  \nDevice type  DEVICE_TYPE  1 R [196]  57h \nReserved  - 1 - [195]  - \nCSD STRUCTURE  CSD_STRUCTURE  1 R [194]  2h \nReserved  - 1 - [193]  - \nExtended CSD revision  EXT_CSD_REV  1 R [192]  8h Support JEDEC \neMMC v5.1  \nCommand set  CMD_SET  1 R/W/E_P  [191]  0h \nReserved  - 1 - [190]  - \nCommand set revision  CMD_SET_REV  1 R [189]  0h \nReserved  - 1 - [188]  - \nPower class  POWER_CLASS  1 R/W/E_P  [187]  0h \nReserved  - 1 - [186]  - \nHigh-speed interface timing  HS_TIMING  1 R/W/E_P  [185]  0h \nStrobe Support  STROBE_SUPPORT  1 R [184]  1h Support strobe \nBus width mode  BUS_WIDTH  1 W/E_P  [183]  0h \nReserved  - 1 - [182]  - \nErased memory content  ERASED_MEM_CONT  1 R [181]  0h \nReserved  - 1 - [180]  - \nASFC8G31M-51BIN\nConfidential\n-25ÿ\x0f39-\nRev.1.0 December  2021\nPartition configuration  PARTITION_CONFIG  1 R/W/E \nR/W/E_P  [179]  0h \nBoot configuration \nprotection  BOOT_CONFIG_PROT  1 R/W \nR/W/C_P  [178]  0h \nBoot bus conditions  BOOT_BUS_CONDITIONS  1 R/W/E  [177]  0h \nReserved  - 1 - [176]  - \nHigh-density erase group \ndefinition  ERASE_GROUP_DEF  1 R/W/E  [175]  0h \nBoot write protection status \nregisters  BOOT_WP_STATUS  1 R [174]  0h \nBoot area write protection  \nregister  BOOT_WP  1 R/W \nR/W/C_P  [173]  0h \nReserved  - 1 - [172]  - \nUser area write protection \nregister  USER_WP  \n1 R/W \nR/W/C_P \nR/W/E_P  [171]  0h \nReserved  - 1 - [170]  - \nFW configuration  FW_CONFIG  1 R/W [169]  0h \nRPMB size  RPMB_SIZE_MULT  1 R [168]  20h \nWrite reliability setting \nregister  WR_REL_SET  1 R/W [167]  1Fh Use 1Fh for SPOR; \nUse 00h for  \nperformance  \nWrite reliability parameter  \nregister  WR_REL_PARAM  1 R [166]  15h \nStart sanitize operation  SANITIZE_START  1 W/E_P  [165]  0h \nManually start background \noperations  BKOPS_START  1 W/E_P  [164]  0h \nEnable background \noperations handshake  BKOPS_EN  1 R/W & \nR/W/E  [163]  0h \nH/W reset function  RST_n_FUNCTION  1 R/W [162]  0h \nHPI management  HPI_MGMT  1 R/W/E_P  [161]  0h \nPartitioning support  PARTITIONING_SUPPORT  1 R [160]  7h Support partitioning \nSupport enhanced \nfeature  \nSupport Ext_Attr  \nMax enhanced area size  MAX_ENH_SIZE_MULT  3 R [159:157]  1C8h\nASFC8G31M-51BIN\nConfidential\n-26ÿ\x0f39-\nRev.1.0 December  2021\nPartitions attribute  PARTITIONS_ATTRIBUTE  1 R/W [156]  0h \nPartitioning setting  PARTITION_SETTING_  \nCOMPLETED  1 R/W [155]  0h \nGeneral purpose partition  \nsize GP_SIZE_MULT  12 R/W [154:143]  0h \nEnhanced user data area \nsize ENH_SIZE_MULT  3 R/W [142:140]  0h \nEnhanced user data start \naddress  ENH_START_ADDR  4 R/W [139:136]  0h \nReserved  - 1 - [135]  - \nSecure bad block \nmanagement  SEC_BAD_BLK_MGMNT  1 R/W [134]  0h \nProduction state  \nawareness  PRODUCTION_STATE_AWA  \nRENESS  1 R/W/E  [133]  0h \nPackage Case  \nTemperature is controlled  TCASE_SUPPORT  1 W/E_P  [132]  0h \nPeriodic Wake -up PERIODIC_WAKEUP  1 R/W/E  [131]  0h \nProgram CID/CSD in DDR \nmode support  PROGRAM_CID_CSD_DDR_ \nSUPPORT  1 R [130]  0h \nReserved  - 2 TBD [129:128]  - \nVendor Specific Fields  VENDOR_SPECIFIC_FIELD  64 <vendor \nspecific>  [127:64]  3700C8 h\nNative sector size  NATIVE_SECTOR_SIZE  1 R [63] 1h 4KB \nSector size emulation  USE_NATIVE_SECTOR  1 R/W [62] 0h \nSector size  DATA_SECTOR_SIZE  1 R [61] 0h Default 512B  \n1st initialization after  \ndisabling sector size \nemulation  INI_TIMEOUT_EMU  1 R [60] 0Ah 100ms*10=1000 ms  \nClass 6 commands control  CLASS_6_CTRL  1 R/W/E_P  [59] 0h \nNumber of  addressed  \ngroup to be  Released  DYNCAP_NEEDED  1 R [58] 0h \nException events control  EXCEPTION_EVENTS_CTRL  2 R/W/E_P  [57:56]  00h \n1.URGENT_BKOPS\nstatus bit is  support  \n2.DYNCAP_NEEDED\nstatus bit is  support  \n3.SYSPOOL_EXHAU\nASFC8G31M-51BIN\nConfidential\n-27ÿ\x0f39-\nRev.1.0 December  2021\nSTED status bit is \nsupport  \n4.PACKED_FAILURE\nstatus bit is  support  \nException events status  EXCEPTION_EVENTS_STAT  \nUS 2 R [55:54]  00h Device Run Time  \nupdate  \nExtended Partitions \nAttribute  EXT_PARTITIONS_ATTRIBU \nTE 2 R/W [53:52]  00h \nContext configuration  CONTEXT_CONF  15 R/W/E_P  [51:37]  0h \nPacked command status  PACKED_COMMAND_STAT \nUS 1 R [36] 0h Device Run Time \nupdate  \nPacked command failure  \nindex  PACKED_FAILURE_INDEX  1 R [35] 0h Device Run Time  \nupdate  \nPower Off Notification  POWER_OFF_NOTIFICATIO  \nN 1 R/W/E_P  [34] 0h \nControl to turn the Cache \nON/OFF  CACHE_CTRL  1 R/W/E_P  [33] 0h \nFlushing of the cache  FLUSH_CACHE  1 W/E_P  [32] 0h \nControl to turn the Barrier \nON/OFF  BARRIER_CTRL  1 R/W [31] 0h \nMode config  MODE_CONFIG  1 R/W/E_P  [30] 0h \nMode operation codes  MODE_OPERATION_CODE \nS 1 W/E_P  [29] 0h \nReserved  - 1 TBD [28:27]  - \nFFU status  FFU_STATUS  1 R [26] 0h \nPre loading data size  PRE_LOADING_DATA_SIZE  4 R/W/E_P  [25:22]  0h \nMax pre loading data size  MAX_PRE_LOADING_DATA  \n_SIZE  4 R [21:18]  E40000h\nProduct state awareness \nenablement  PRODUCT_STATE_AWARE \nNESS_ENABLEMENT  1 R/W/E & \nR [17] 01h Manual mode only  \nSecure Removal Type  SECURE_REMOVAL_TYPE  1 R/W & R  [16] 3Bh \nCommand Queue Mode  \nEnable  CMDQ_MODE_EN  1 R/W/E_P  [15] 0h Enable by CMDQ  \nprocess  \nReserved  - 15 - [14:0]  - \nASFC8G31M-51BIN\nConfidential\n-28ÿ\x0f39-\nRev.1.0 December  2021\n1. The definitions of cell types are shown as follows: R: Read only.\nW: One time programmabl e and not readable. R/W: On e tim e programmabl e an d readable. \nW/E: Multipl e writabl e wit h value kept after power failur e, H/W reset assertion and any CMD0 reset and not readable. \nR/W/E: Multiple writable with valu e kept after power failur e, H/W reset assertion and any CMD0 reset and readable. \nR/W/C_P: Writable after value cleared by power failur e and H/Wrest assertio n (th e valu e not cleared by CMD0 reset) \nand readable. \nR/W/E_P: Multiple writabl e with valu e reset after power failure, H/W reset assertion an d any CMD0 reset and readable. \nW/E_P: Multiple writab le with valu e reset after power failure , H/W reset assertion and any CMD0 reset and not \nreadable. \n2. Reserved bits should be  read as “0”.\nASFC8G31M-51BIN\nConfidential\n-29ÿ\x0f39-\nRev.1.0 December  2021NOTE\n5 AC Parameter  \n5.1 Timing Parameter  \nTable 16. Timing Parameter  \nTiming Paramter Max. Value\nInitialization Time (tINIT)  Normal 1) 1 sec \nAfter partition setting 2) 1sec \nRead Timeout  150ms  \nWrite Timeout  600ms  \nErase Timeout  600ms  \nForce Erase Timeout  3 min \nSecure Erase Timeout  153 sec\nSecure Trim step  Timeout  153 sec\nTrim Timeout  600 ms \nPartition Switching Timeout (after Init)  60ms \nPower Off Notification (Short) Timeout  50ms  \nPower Off Notification (Long) Timeout  1000 ms \nNOTE \n1) Normal Initialization  Time without partition setting\n2) For the Initialization Time after partition setting, refer to INI_TIMEOUT_AP in 6.4 EXT_CSD register\n3) All those Timeout Values specified in the above Table are only for testing purposes under specific test case\nonly and it can vary in real cases. Also, it may be affected may vary due to user environment.\nASFC8G31M-51BIN\nConfidential\n-30ÿ\x0f39-\nRev.1.0 December  2021\n5.2 Bus Timing Specification in HS400 mode  \n5.2.1  HS400 Device Input Timing  \nFigure 6. HS400 Device Input Tim ing Diagram  \nVT Clock\nInputtPERIOD\ntCKDCDtCKMPW\nVIH\nVILDAT[7-0]\nInputValid\nWindowValid\nWindowtISU tIH tISU tIHVCCQ\nVSS\nVCCQ\nVSStCKDCD\ntCKMPW\nNOTE  \n1) tISU and t IH are measured at V IL (max) and V IH (min) .\n2) VIH denotes V IH (min) and V IL denotes V IL (max)\nTable 17. HS400 Device Input Timing  \nParameter  Symbol  Min Max  Unit  Remark  \nInput CLK  \nCycle time data transfer mode  tPERIOD  5 - ns 200MHz(Max), between rising edges  \nwith respect to V T. \nSlew rate  SR 1.125  - V/ns  \nDuty cycle distortion  tCKDCD  0.0 0.3 ns \nMinimum pulse width  tCKMPW  2.2 - ns \nInput DAT (referenced to CLK)  \nInput set -up time  tISUddr  0.4 - ns \nInput hold time  tIHddr 0.4 - ns \nSlew rate  SR 1.125  - V/ns  \nASFC8G31M-51BIN\nConfidential\n-31ÿ\x0f39-\nRev.1.0 December  2021\n5.2.2  HS400 Device Output Timing  \nData Strobe is used to read data (data read and CRC status response read) in HS400 mode. The device output value of \nData Strobe is “High -Z” when the  device is not in outputting data(data read, CRC status response). Data Strobe is \ntoggled only during data read period.  \nFigure 7. HS400 Device Output Timing Diagram  \nVTData StrobetPERIOD\nVOH\nVOLDAT[7-0]\nOutputValid\nWindowValid\nWindowtRQ tRQHVCCQ\nVSS\nVCCQ\nVSStDSDCDtDSDCD\ntDSMPW tDSMPW\nNOTE \n1) VOH denotes V OH (min) and VOL denotes V OL (max).\nTable 18. HS400 Device Output Timing  \nParameter  Symbol  Min Max  Unit  Remark  \nData Strobe  \nCycle time data transfer mode  tPERIOD  5 - ns 200MHz( max), between rising \nedges  with respect to V T. \nSlew rate  SR 1.125  - V/ns  \nDuty cycle distortion  tDSDCD  0.0 0.2 ns \nMinimum pulse width  tDSMPW  2.0 - ns \nRead pre -amble  tRPRE 0.4 - tPERIOD  \nRead post -amble  tRPST 0.4 - tPERIOD  \nOutput DAT (referenced to Data Strobe ) \nOutput  skew  tRQ - 0.4 ns \nOutput  hold skew  tRQH - 0.4 ns \nSlew rate  SR 1.125  - V/ns  \nASFC8G31M-51BIN\nConfidential\n-32ÿ\x0f39-\nRev.1.0 December  2021\n5.3 Bus Signal Levels  \nAs the bus can be supplied with a variable supply voltage, all signal levels are related to the supply voltage.  \nFigure 8. Bus Signal Levels  \nInput\nHigh Level\nInput\nLow LevelUndefinedOutput\nHigh Level\nOutput\nLow LevelV\ntVCCQ\nVIHVOH\nVIL\nVSSVOL\nTable 19. Bus Signal Levels  \nParameter  Symbol  Min Max  Unit  Remark  \nOpen -drain mode  \nOutput HIGH voltage  VOH VCCQ – 0.2 - V - \nOutput LOW voltage  VOL - 0.3 V IOL = 2mA\nPush -pull mode  (High -voltage eMMC ) \nOutput HIGH voltage  VOH 0.75 x VCCQ - V IOH = –100uA @ V CCQ min \nOutput LOW voltage  VOL - 0.125 x VCCQ V IOL = 100uA @ V CCQ min \nInput HIGH voltage  VIH 0.625 x VCCQ VCCQ + 0.3  V \nInput LOW voltage  VIL VSS – 0.3 0.25 x VCCQ V \nPush -pull mode  (1.70 ~ 1.95  V) \nOutput HIGH voltage  VOH VCCQ – 0.45  - V IOH = –2mA  \nOutput LOW voltage  VOL - 0.45  V IOL = 2mA  \nInput HIGH voltage  VIH 0.65 x VCCQ 1) VCCQ + 0.3  V \nInput LOW voltage  VIL VSS – 0.3 0.35 x VCCQ 2) V \nNOTE  \n1) Because V OH depends on external resistance value (including outside the package), this value does not apply as\ndevice specification.   Host is responsible to choose the external pull -up and open drain resistance value to \nmeet V OH Min value.  \n2) 0.7 x VCCQ for MMC4.3 and o lder revisions.\n3) 0.3 x VCCQ for MMC4.3 and older revisions.\nASFC8G31M-51BIN\nConfidential\n-33ÿ\x0f39-\nRev.1.0 December  2021\n6 DC Parameter  \n6.1 Power Consumption  \nTable 20. Active Power Consumption during operation  \nDensity  (GB) NAND Type  (MLC) CTRL (Max RMS,mA) NAND  (Max RMS, mA)\n8 64Gb x 1 120 120 \nNOTE \n*Power Measurement conditions: Bus configuration =x8 @200MHz DDR\n* Typical value is measured at Vcc=3.3V, Vccq=1.8V, TA=25° C. Not 100% tested.\n* The measurement for max RMS current is the average RMS current consumption over a period of 100ms\nTable 21. Standby Power Consumption in auto power saving mode and standby state  \nDensity  \n(GB)NAND Type  \n(MLC)CTRL  (Ave. RMS, uA) NAND  (Ave. RMS, uA)\n25°C (Typ)  85°C 25°C (Typ)  85°C \n8 64Gb x 1 130 800 40 50 \n*Power Measurement conditions: Bus configuration =x8, No CLK\n*Typical value is measured at Vcc=3.3V, Vccq=1.8V  TA=25° C. Not 100% tested.\nTable 22. Sleep Power Consumption in Sleep State  \nDensity  \n(GB)NAND Type  \n(MLC)CTRL  (uA)\nNAND  (uA)  \n25°C (Typ)  85°C \n8 64Gb x 1 130 800 refer *1\n* Power Measurement conditions: Bus configuration =x8, No CLK\n* Typical value is measured at Vcc=3.3V, VccQ=1.8V, TA=25° C. Not 100% tested.\n*1) In auto power saving mode, NAND power can not be turned off, However in sleep mode NAND power can be\nturned off. If NAND power is alive, NAND power is same with that of the Standby state.  \n6.2 Supply Voltage  \nTable 23. Supply Voltage  \nSymbol  Min (V)  Max (V)  \nVCCQ (Low)  1.7 1.95  \nVCCQ (High)  2.7 3.6 \nVCC 2.7 3.6 \nVSS -0.5 0.5 \nASFC8G31M-51BIN\nConfidential\n-34ÿ\x0f39-\nRev.1.0 December  2021NOTE \nNOTE \n6.3 Bus Signal Line Load  \nThe total capacitance CL of each line of the eMMC bus is the sum of the bus master capacitance CHOST, the bus \ncapacitance CBUS itself and the capacitance CDEVICE of the eMMC connected to this line:\nCL = C HOST + C BUS + C DEVICE  \nThe su m of the hos t and b us capacitances should b e und er 20pF. \nTable 24. Bus Signal Line Load \nParameter Symbol Min Typ Max Unit Remark\nPull-up resistance for CMD  RCMD 4.7 100 KOhm  to prevent bus floating  \nPull-up resistance for DAT0 -DAT7  RDAT 10 100 KOhm  to prevent bus floating  \nInternal pull up resistance DAT1 -DAT7  Rint 10 150 KOhm  to prevent unconnected  \nlines floating  \nSingle Device capacitance  CDEVICE  6 pF \nMaximum signal line inductance  16 nH fPP <= 52 MHz  \nTable 25. Capacitance and Resistance for HS400 mode  \nParameter Symbol Min Typ Max Unit Remark\nBus signal line capacitance  CL 13 pF Single Device  \nSingle Device capacitance  CDEVICE  6 pF \nPull-down resistance for D S Data Strobe RData Strobe  10 100 KOhm  \nASFC8G31M-51BIN\nConfidential\n-35ÿ\x0f39-\nRev.1.0 December  2021\n7 Power  Delivery And Capacitor Specifications  \n7.1 Power Domains \nAlliance  8GB eMMC has three power domains assigned to V CCQ, VCC and V DDi, as shown below.\nTable 26. Power Domains  \nSymbol  Power Domain  Comments  \nVCCQ Host Interface  \nVCC Memory  \nVDDi Internal  VDDi is the internal regulator connection to an external decoupling capacitor.  \n7.2 Capacitor Connection Guidelines  \nIt is recommended to place the following capacitors on V CC & V CCQ domains:  \n•C_1/C_3= 4.7uF\n∗E.g. :\nManufacturer Manufacturer P/N\nMURATA  GRM185R60J475ME15D  \nTAIYO YUDEN  JMK107BJ475MK -T \n•C_2/C_4/C_6= 0.1uF\n∗E.g. :\nManufacturer Manufacturer P/N\nMURATA  GRM155R71A104KA01D  \nKYOCERA  CM05X5R104K06AH  \nFor V CC (3.3V), it is recommended to place:  \n•C_5(Vcc) = 10uF\n∗E.g. :\nManufacturer Manufacturer P/N\nTAIYO YUDEN  JMK107ABJ106MAHT  \nPANASONIC  ECJ-1VB0J106M  \nSAMSUNG  CL10A106MQ8NNNC  \nASFC8G31M-51BIN\nConfidential\n-36ÿ\x0f39-\nRev.1.0 December  2021\nCapacitors Type:  \n•SMT-Ceramic\n•X5R/X7R\n•6.3V/10V\n•Min height – 0.55mm\n•Foot Print: 0402 or above\nSuggest ed capacitor s shoul d be locat ed as clos e to the suppl y ba ll as possib le and the y wil l eliminat e as muc h trace \ninductan ce effect s as possib le and give clean er voltag e suppl y to de vice. Also , the y reduc e lead lengt h and eliminate \nnoise coupli ng on to through-hole components, whic h may hav e effect s of antenna.  \nMake all of the powe r (hig h current ) trac es as short , direct, an d thick as possib le and pu t all capacitors as clos e to each \nothe r as possib le, for reducin g EMI radiat ed by t he po wer traces du e to the hig h switchin g current s throug h them. \nAgai n, it sha ll also reduc e lead inductan ce and resistanc e as well and thus , nois e spik es, ringings , and resistiv e losses \nwhich ca use voltag e errors.  \nFor the groun d of thes e capacitors , the y shoul d be connect ed clos e togeth er direct ly to a groun d plan e an d it is also \nrecommen ded t o have a groun d plan e on bot h sides of the P CB, t o reduc e nois e by eliminatin g groun d loo p error s as \nwell.  \nThe loop inductance p er capacito r shall not exceed 3nH (both on V CC/VCCQ & V SS/V SSQ loops).  \nMultiple via connections are recommended per each capacitor pad.  \nOn test platforms, where the AS08FC socket is in use, the loop inductance per capacitor shall not exceed 5nH (both  \non V CC/V CCQ & V SS/V SSQ loop).  \nNo passives should be placed below the AS08FC device (between AS08FC & PCB).\nSignal Traces: \n•Data, CMD, CLK & RCLK bus trace length mismatch should be minimal (up to +/-1mm).\n•Traces should be 50ohm controlled impedance.\nASFC8G31M-51BIN\nConfidential\n-37ÿ\x0f39-\nRev.1.0 December  2021\nFigure 9. Recommended Power Domain Con nections  \nNote \nCoupling capacitor should be connected with VDD and VSS as closely as possible. \nASFC8G31M-51BIN\nConfidential\n-38ÿ\x0f39-\nRev.1.0 December  2021\n8 Part number system\nTable 27. Part number system\nAlliance Memory, Inc. \n12815 NE 124th St STE#D  \nKirkland, WA 98034 , USA\nTel: +1(425)898-4456\nFax +1(425)896-8628\n www.alliancememory.com\nCopyright © Allianc e M\nemory \nAll Rights Reserved\n© Copyright 2007 Alliance Memory, Inc. All rights reserved. Our three-point logo, our name and Intelliwatt are \ntrademarks or registered trademarks of Alliance. All other brand and product names may be the trademarks of their \nrespective companies. Alliance reserves the right to make changes to this document and its products at any time without notice. Alliance assumes no responsibility for any errors that may appear in this document. The data contained herein represents Alliance\'s best data and/or estimates at the time of issuance. Alliance reserves the right to change or correct this data at any time, without notice. If the product described herein is under development, significant changes to these specifications are possible. The information in this product data sheet is intended to be general descriptive information for potential customers and users, and is not intended to operate as, or provide, any guarantee or warrantee to any user or customer. Alliance does not assume any responsibility or liability arising out of the application or use of any product described herein, and disclaims any express or implied warranties related to the sale and/or use of Alliance products including liability or warranties related to fitness for a particular purpose, merchantability, or infringement of any intellectual property rights, except as express agreed to in Alliance\'s Terms and Conditions of Sale (which are available from Alliance). All sales of Alliance products are made exclusively according to Alliance\'s Terms and Conditions of Sale. The purchase of products from Alliance does not convey a license under any patent rights, copyrights; mask works rights, trademarks, or any other intellectual property rights of Alliance or third parties. Alliance does not authorize its products for use as critical components in life-supporting systems where a malfunction or failure may reasonably be expected to result in significant injury to the user, and the inclusion of Alliance products in such life-supporting systems implies that the manufacturer assumes all risk of such use and agrees to indemnify Alliance against all claims arising from such use. \nAS FC8G 3 1 M X -51 B I N XX\nAlliance\nMemoryeMMC\nSeries\n(F lash +\nController)Density\n4G=4GB\n8G=\n8GBFlash\nVoltage\n3=\n3.3V\n1=1.8VNAND\n Die\n1=Single\n2=Dual DieNAND\nT\nype\nS\n = SLC\nM =\n MLCGeneration\nC\node\nBlank = rev0\nA = revA\nB =\n revBeMMC\nVersion\n51 \n= 5.1Pa\nckage Type\nB =\n 153b FBGA\n(11.5x13mm)O\nperating\nTemperature\nI = I\nndustrial\n(-40°C~85°C)ROHS\nCompliantPacking Type\nNone:Tray\nTR:Reel\nASFC8G31M-51BIN\nConfidential\n-39ÿ\x0f39-\nRev.1.0 December  2021\nMouser Electronics\n  \nAuthorized Distributor\n \n  \nClick to View Pricing, Inventory, Delivery & Lifecycle Information:\n \n \n \n Alliance Memory:   \n\xa0 ASFC8G31M-51BIN\xa0 ASFC8G31M-51BINTR\n'}]
!==============================================================================!
### Component Summary: ASFC8G31M-51BIN

#### Key Specifications:
- **Voltage Ratings:**
  - VCC (NAND Flash Memory): 2.7V to 3.6V
  - VCCQ (Interface): 1.7V to 1.95V or 2.7V to 3.6V
- **Current Ratings:**
  - Maximum RMS current for NAND: 120 mA
  - Maximum RMS current for Controller: 120 mA
- **Power Consumption:**
  - Active Power Consumption: 120 mA (NAND) and 120 mA (Controller) during operation.
  - Standby Power Consumption: 130 µA (typical at 25°C) in auto power saving mode.
  - Sleep Power Consumption: 130 µA (typical at 25°C).
- **Operating Temperature Range:**
  - -40°C to 85°C (Industrial Grade)
- **Package Type:**
  - 153-ball FBGA (11.5 x 13.0 x 1.0 mm)
- **Special Features:**
  - Supports eMMC 5.1 standard with backward compatibility to eMMC 4.5 and 5.0.
  - Features include Boot, RPMB, Write Protection, DDR, HS200, Multi-partitioning, Secure Erase/Trim, and more.
  - Enhanced Strobe feature for improved performance.
  - Auto Power Saving Mode.
  - Field Firmware Upgrade (FFU) capability.
- **Moisture Sensitive Level (MSL):**
  - MSL Level: Not specified in the provided text.

#### Description:
The ASFC8G31M-51BIN is an 8GB embedded MultiMediaCard (eMMC) device produced by Alliance Memory Inc. It integrates NAND flash memory and an eMMC controller, designed for high-performance embedded applications. This component adheres to the eMMC/JEDEC 5.1 industry standard, ensuring compatibility with various systems while providing advanced features for data management and security.

#### Typical Applications:
The ASFC8G31M-51BIN is typically used in:
- **Consumer Electronics:** Smartphones, tablets, and other portable devices requiring reliable storage solutions.
- **Industrial Applications:** Embedded systems that demand high durability and performance under varying environmental conditions.
- **Automotive Systems:** For data storage in infotainment systems and other automotive electronics.
- **IoT Devices:** Providing storage for data logging and firmware updates in Internet of Things applications.
- **Medical Devices:** Where reliable and secure data storage is critical.

This component is particularly suitable for applications that require fast data access, high reliability, and efficient power management, making it a versatile choice for modern electronic designs.