# Reading E:/intelFPGA/18.1/modelsim_ase/tcl/vsim/pref.tcl
