{
    "spec": "Module name: soc_system_mm_interconnect_0. Module specification: This module implements a complex memory-mapped interconnect structure for a System-on-Chip (SoC) design, connecting multiple master and slave components. It supports AXI and Avalon interfaces, handling tasks such as address decoding, data transfer, and bus arbitration. The module has numerous input and output ports for AXI master interfaces (e.g., hps_0_h2f_axi_master_*), clock and reset signals, and various slave interface signals (e.g., button_pio_s1_*). Internal signals include crossbar multiplexers (e.g., rsp_xbar_mux_src_*), master and slave translators (e.g., *_translator_avalon_universal_*), burst adapters (burst_adapter_*), and width adapters (",
    "gpt-message": [
        {
            "role": "system",
            "content": "You are an expert in hardware design with a deep understanding of Verilog RTL codes. Now I want to train a large language model for code comment generation tasks specifically focused on Verilog RTL codes. And I want you to help me process the raw data, transforming it into suitable formats that can serve as inputs and outputs for the model."
        },
        {
            "role": "user",
            "content": "Name of the module and its functionality is as follows: \nBased on the provided Verilog code, here are the answers to your questions:\n\nModule name: soc_system_mm_interconnect_0\n\nExplanation: This module appears to be an interconnect component in a System-on-Chip (SoC) design. It implements a complex memory-mapped interconnect structure, likely connecting multiple master and slave components in the SoC. The module contains numerous input and output ports for AXI and Avalon interfaces, as well as internal logic for address routing, data width adaptation, and bus protocol conversion. It manages communication between different parts of the system, handling tasks such as address decoding, data transfer, and bus arbitration. The interconnect seems to support multiple channels, burst transfers, and different data widths, indicating it's designed for a flexible and high-performance SoC architecture."
        },
        {
            "role": "user",
            "content": "Input and output ports and their explanation is as follows: \nBased on the provided Verilog code, here are the answers to your questions:\n\nInput ports:\n- hps_0_h2f_axi_master_* (multiple signals)\n- hps_0_h2f_lw_axi_master_* (multiple signals)\n- clk_0_clk\n- hps_0_h2f_axi_master_agent_clk_reset_reset_bridge_in_reset_reset\n- master_non_sec_clk_reset_reset_bridge_in_reset_reset\n- onchip_memory2_0_reset1_reset_bridge_in_reset_reset\n- master_non_sec_master_* (multiple signals)\n- button_pio_s1_readdata\n- dipsw_pio_s1_readdata\n- intr_capturer_0_avalon_slave_0_readdata\n- jtag_uart_avalon_jtag_slave_readdata\n- jtag_uart_avalon_jtag_slave_waitrequest\n- led_pio_s1_readdata\n- onchip_memory2_0_s1_readdata\n- sysid_qsys_control_slave_readdata\n\nExplanation: These input ports include AXI master interfaces, clock and reset signals, and various slave interface signals for different components in the SoC. They provide data, control, and status information to the interconnect module.\n\nOutput ports:\n- hps_0_h2f_axi_master_* (multiple signals)\n- hps_0_h2f_lw_axi_master_* (multiple signals)\n- master_non_sec_master_* (multiple signals)\n- button_pio_s1_* (multiple signals)\n- dipsw_pio_s1_* (multiple signals)\n- intr_capturer_0_avalon_slave_0_* (multiple signals)\n- jtag_uart_avalon_jtag_slave_* (multiple signals)\n- led_pio_s1_* (multiple signals)\n- onchip_memory2_0_s1_* (multiple signals)\n- sysid_qsys_control_slave_address\n\nExplanation: These output ports include AXI slave interfaces, control signals for various slave components, and address/data signals for memory and peripherals. They allow the interconnect to control and communicate with different parts of the SoC system."
        },
        {
            "role": "user",
            "content": "Internal signals and their explanation is as follows: \nBased on the provided Verilog code, here are the answers to your questions:\n\nInternal signals:\nrsp_xbar_mux_src_endofpacket, rsp_xbar_mux_src_valid, rsp_xbar_mux_src_startofpacket, rsp_xbar_mux_src_data, rsp_xbar_mux_src_channel, rsp_xbar_mux_src_ready, rsp_xbar_mux_001_src_*, master_non_sec_master_translator_avalon_universal_master_0_*, onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_m0_*, led_pio_s1_translator_avalon_universal_slave_0_agent_m0_*, dipsw_pio_s1_translator_avalon_universal_slave_0_agent_m0_*, button_pio_s1_translator_avalon_universal_slave_0_agent_m0_*, jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_*, intr_capturer_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_m0_*, sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_m0_*, cmd_xbar_mux_src_*, burst_adapter_source0_*, width_adapter_src_*, limiter_cmd_src_*, addr_router_src_*, id_router_src_*.\n\nExplanation: These internal signals are used for various purposes within the interconnect module:\n\n1. Response crossbar multiplexer signals (rsp_xbar_mux_src_*) handle routing of responses from slaves to masters.\n2. Master and slave translator signals (*_translator_avalon_universal_*) facilitate protocol conversion between different bus interfaces.\n3. Command crossbar multiplexer signals (cmd_xbar_mux_src_*) manage routing of commands from masters to slaves.\n4. Burst adapter signals (burst_adapter_source0_*) handle burst transactions between components with different burst capabilities.\n5. Width adapter signals (width_adapter_src_*) manage data width conversions between components with different data widths.\n6. Limiter signals (limiter_cmd_src_*) control the rate of transactions to prevent overwhelming slower components.\n7. Address router signals (addr_router_src_*) decode addresses and route transactions to the appropriate slaves.\n8. ID router signals (id_router_src_*) handle transaction IDs for out-of-order processing and response matching.\n\nThese signals work together to manage the complex routing, conversion, and control tasks within the interconnect module."
        },
        {
            "role": "user",
            "content": "Original Verilog code is as follows: \n```verilog\n\n\n\n\n\n\n\n`timescale 1 ps / 1 ps\nmodule soc_system_mm_interconnect_0 (\n\t\tinput  wire [11:0]  hps_0_h2f_axi_master_awid,                                        \n\t\tinput  wire [29:0]  hps_0_h2f_axi_master_awaddr,                                      \n\t\tinput  wire [3:0]   hps_0_h2f_axi_master_awlen,                                       \n\t\tinput  wire [2:0]   hps_0_h2f_axi_master_awsize,                                      \n\t\tinput  wire [1:0]   hps_0_h2f_axi_master_awburst,                                     \n\t\tinput  wire [1:0]   hps_0_h2f_axi_master_awlock,                                      \n\t\tinput  wire [3:0]   hps_0_h2f_axi_master_awcache,                                     \n\t\tinput  wire [2:0]   hps_0_h2f_axi_master_awprot,                                      \n\t\tinput  wire         hps_0_h2f_axi_master_awvalid,                                     \n\t\toutput wire         hps_0_h2f_axi_master_awready,                                     \n\t\tinput  wire [11:0]  hps_0_h2f_axi_master_wid,                                         \n\t\tinput  wire [127:0] hps_0_h2f_axi_master_wdata,                                       \n\t\tinput  wire [15:0]  hps_0_h2f_axi_master_wstrb,                                       \n\t\tinput  wire         hps_0_h2f_axi_master_wlast,                                       \n\t\tinput  wire         hps_0_h2f_axi_master_wvalid,                                      \n\t\toutput wire         hps_0_h2f_axi_master_wready,                                      \n\t\toutput wire [11:0]  hps_0_h2f_axi_master_bid,                                         \n\t\toutput wire [1:0]   hps_0_h2f_axi_master_bresp,                                       \n\t\toutput wire         hps_0_h2f_axi_master_bvalid,                                      \n\t\tinput  wire         hps_0_h2f_axi_master_bready,                                      \n\t\tinput  wire [11:0]  hps_0_h2f_axi_master_arid,                                        \n\t\tinput  wire [29:0]  hps_0_h2f_axi_master_araddr,                                      \n\t\tinput  wire [3:0]   hps_0_h2f_axi_master_arlen,                                       \n\t\tinput  wire [2:0]   hps_0_h2f_axi_master_arsize,                                      \n\t\tinput  wire [1:0]   hps_0_h2f_axi_master_arburst,                                     \n\t\tinput  wire [1:0]   hps_0_h2f_axi_master_arlock,                                      \n\t\tinput  wire [3:0]   hps_0_h2f_axi_master_arcache,                                     \n\t\tinput  wire [2:0]   hps_0_h2f_axi_master_arprot,                                      \n\t\tinput  wire         hps_0_h2f_axi_master_arvalid,                                     \n\t\toutput wire         hps_0_h2f_axi_master_arready,                                     \n\t\toutput wire [11:0]  hps_0_h2f_axi_master_rid,                                         \n\t\toutput wire [127:0] hps_0_h2f_axi_master_rdata,                                       \n\t\toutput wire [1:0]   hps_0_h2f_axi_master_rresp,                                       \n\t\toutput wire         hps_0_h2f_axi_master_rlast,                                       \n\t\toutput wire         hps_0_h2f_axi_master_rvalid,                                      \n\t\tinput  wire         hps_0_h2f_axi_master_rready,                                      \n\t\tinput  wire [11:0]  hps_0_h2f_lw_axi_master_awid,                                     \n\t\tinput  wire [20:0]  hps_0_h2f_lw_axi_master_awaddr,                                   \n\t\tinput  wire [3:0]   hps_0_h2f_lw_axi_master_awlen,                                    \n\t\tinput  wire [2:0]   hps_0_h2f_lw_axi_master_awsize,                                   \n\t\tinput  wire [1:0]   hps_0_h2f_lw_axi_master_awburst,                                  \n\t\tinput  wire [1:0]   hps_0_h2f_lw_axi_master_awlock,                                   \n\t\tinput  wire [3:0]   hps_0_h2f_lw_axi_master_awcache,                                  \n\t\tinput  wire [2:0]   hps_0_h2f_lw_axi_master_awprot,                                   \n\t\tinput  wire         hps_0_h2f_lw_axi_master_awvalid,                                  \n\t\toutput wire         hps_0_h2f_lw_axi_master_awready,                                  \n\t\tinput  wire [11:0]  hps_0_h2f_lw_axi_master_wid,                                      \n\t\tinput  wire [31:0]  hps_0_h2f_lw_axi_master_wdata,                                    \n\t\tinput  wire [3:0]   hps_0_h2f_lw_axi_master_wstrb,                                    \n\t\tinput  wire         hps_0_h2f_lw_axi_master_wlast,                                    \n\t\tinput  wire         hps_0_h2f_lw_axi_master_wvalid,                                   \n\t\toutput wire         hps_0_h2f_lw_axi_master_wready,                                   \n\t\toutput wire [11:0]  hps_0_h2f_lw_axi_master_bid,                                      \n\t\toutput wire [1:0]   hps_0_h2f_lw_axi_master_bresp,                                    \n\t\toutput wire         hps_0_h2f_lw_axi_master_bvalid,                                   \n\t\tinput  wire         hps_0_h2f_lw_axi_master_bready,                                   \n\t\tinput  wire [11:0]  hps_0_h2f_lw_axi_master_arid,                                     \n\t\tinput  wire [20:0]  hps_0_h2f_lw_axi_master_araddr,                                   \n\t\tinput  wire [3:0]   hps_0_h2f_lw_axi_master_arlen,                                    \n\t\tinput  wire [2:0]   hps_0_h2f_lw_axi_master_arsize,                                   \n\t\tinput  wire [1:0]   hps_0_h2f_lw_axi_master_arburst,                                  \n\t\tinput  wire [1:0]   hps_0_h2f_lw_axi_master_arlock,                                   \n\t\tinput  wire [3:0]   hps_0_h2f_lw_axi_master_arcache,                                  \n\t\tinput  wire [2:0]   hps_0_h2f_lw_axi_master_arprot,                                   \n\t\tinput  wire         hps_0_h2f_lw_axi_master_arvalid,                                  \n\t\toutput wire         hps_0_h2f_lw_axi_master_arready,                                  \n\t\toutput wire [11:0]  hps_0_h2f_lw_axi_master_rid,                                      \n\t\toutput wire [31:0]  hps_0_h2f_lw_axi_master_rdata,                                    \n\t\toutput wire [1:0]   hps_0_h2f_lw_axi_master_rresp,                                    \n\t\toutput wire         hps_0_h2f_lw_axi_master_rlast,                                    \n\t\toutput wire         hps_0_h2f_lw_axi_master_rvalid,                                   \n\t\tinput  wire         hps_0_h2f_lw_axi_master_rready,                                   \n\t\tinput  wire         clk_0_clk_clk,                                                    \n\t\tinput  wire         hps_0_h2f_axi_master_agent_clk_reset_reset_bridge_in_reset_reset, \n\t\tinput  wire         master_non_sec_clk_reset_reset_bridge_in_reset_reset,             \n\t\tinput  wire         onchip_memory2_0_reset1_reset_bridge_in_reset_reset,              \n\t\tinput  wire [31:0]  master_non_sec_master_address,                                    \n\t\toutput wire         master_non_sec_master_waitrequest,                                \n\t\tinput  wire [3:0]   master_non_sec_master_byteenable,                                 \n\t\tinput  wire         master_non_sec_master_read,                                       \n\t\toutput wire [31:0]  master_non_sec_master_readdata,                                   \n\t\toutput wire         master_non_sec_master_readdatavalid,                              \n\t\tinput  wire         master_non_sec_master_write,                                      \n\t\tinput  wire [31:0]  master_non_sec_master_writedata,                                  \n\t\toutput wire [1:0]   button_pio_s1_address,                                            \n\t\toutput wire         button_pio_s1_write,                                              \n\t\tinput  wire [31:0]  button_pio_s1_readdata,                                           \n\t\toutput wire [31:0]  button_pio_s1_writedata,                                          \n\t\toutput wire         button_pio_s1_chipselect,                                         \n\t\toutput wire [1:0]   dipsw_pio_s1_address,                                             \n\t\toutput wire         dipsw_pio_s1_write,                                               \n\t\tinput  wire [31:0]  dipsw_pio_s1_readdata,                                            \n\t\toutput wire [31:0]  dipsw_pio_s1_writedata,                                           \n\t\toutput wire         dipsw_pio_s1_chipselect,                                          \n\t\toutput wire [0:0]   intr_capturer_0_avalon_slave_0_address,                           \n\t\toutput wire         intr_capturer_0_avalon_slave_0_read,                              \n\t\tinput  wire [31:0]  intr_capturer_0_avalon_slave_0_readdata,                          \n\t\toutput wire [0:0]   jtag_uart_avalon_jtag_slave_address,                              \n\t\toutput wire         jtag_uart_avalon_jtag_slave_write,                                \n\t\toutput wire         jtag_uart_avalon_jtag_slave_read,                                 \n\t\tinput  wire [31:0]  jtag_uart_avalon_jtag_slave_readdata,                             \n\t\toutput wire [31:0]  jtag_uart_avalon_jtag_slave_writedata,                            \n\t\tinput  wire         jtag_uart_avalon_jtag_slave_waitrequest,                          \n\t\toutput wire         jtag_uart_avalon_jtag_slave_chipselect,                           \n\t\toutput wire [1:0]   led_pio_s1_address,                                               \n\t\toutput wire         led_pio_s1_write,                                                 \n\t\tinput  wire [31:0]  led_pio_s1_readdata,                                              \n\t\toutput wire [31:0]  led_pio_s1_writedata,                                             \n\t\toutput wire         led_pio_s1_chipselect,                                            \n\t\toutput wire [12:0]  onchip_memory2_0_s1_address,                                      \n\t\toutput wire         onchip_memory2_0_s1_write,                                        \n\t\tinput  wire [63:0]  onchip_memory2_0_s1_readdata,                                     \n\t\toutput wire [63:0]  onchip_memory2_0_s1_writedata,                                    \n\t\toutput wire [7:0]   onchip_memory2_0_s1_byteenable,                                   \n\t\toutput wire         onchip_memory2_0_s1_chipselect,                                   \n\t\toutput wire         onchip_memory2_0_s1_clken,                                        \n\t\toutput wire [0:0]   sysid_qsys_control_slave_address,                                 \n\t\tinput  wire [31:0]  sysid_qsys_control_slave_readdata                                 \n\t);\n\n\twire          rsp_xbar_mux_src_endofpacket;                                                                        \n\twire          rsp_xbar_mux_src_valid;                                                                              \n\twire          rsp_xbar_mux_src_startofpacket;                                                                      \n\twire  [238:0] rsp_xbar_mux_src_data;                                                                               \n\twire    [6:0] rsp_xbar_mux_src_channel;                                                                            \n\twire          rsp_xbar_mux_src_ready;                                                                              \n\twire          rsp_xbar_mux_001_src_endofpacket;                                                                    \n\twire          rsp_xbar_mux_001_src_valid;                                                                          \n\twire          rsp_xbar_mux_001_src_startofpacket;                                                                  \n\twire  [238:0] rsp_xbar_mux_001_src_data;                                                                           \n\twire    [6:0] rsp_xbar_mux_001_src_channel;                                                                        \n\twire          rsp_xbar_mux_001_src_ready;                                                                          \n\twire          master_non_sec_master_translator_avalon_universal_master_0_waitrequest;                              \n\twire    [2:0] master_non_sec_master_translator_avalon_universal_master_0_burstcount;                               \n\twire   [31:0] master_non_sec_master_translator_avalon_universal_master_0_writedata;                                \n\twire   [31:0] master_non_sec_master_translator_avalon_universal_master_0_address;                                  \n\twire          master_non_sec_master_translator_avalon_universal_master_0_lock;                                     \n\twire          master_non_sec_master_translator_avalon_universal_master_0_write;                                    \n\twire          master_non_sec_master_translator_avalon_universal_master_0_read;                                     \n\twire   [31:0] master_non_sec_master_translator_avalon_universal_master_0_readdata;                                 \n\twire          master_non_sec_master_translator_avalon_universal_master_0_debugaccess;                              \n\twire    [3:0] master_non_sec_master_translator_avalon_universal_master_0_byteenable;                               \n\twire          master_non_sec_master_translator_avalon_universal_master_0_readdatavalid;                            \n\twire          onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_m0_waitrequest;                        \n\twire    [3:0] onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_m0_burstcount;                         \n\twire   [63:0] onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_m0_writedata;                          \n\twire   [31:0] onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_m0_address;                            \n\twire          onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_m0_write;                              \n\twire          onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_m0_lock;                               \n\twire          onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_m0_read;                               \n\twire   [63:0] onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_m0_readdata;                           \n\twire          onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_m0_readdatavalid;                      \n\twire          onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_m0_debugaccess;                        \n\twire    [7:0] onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_m0_byteenable;                         \n\twire          onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rf_source_endofpacket;                 \n\twire          onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rf_source_valid;                       \n\twire          onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rf_source_startofpacket;               \n\twire  [167:0] onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rf_source_data;                        \n\twire          onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rf_source_ready;                       \n\twire          onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket;              \n\twire          onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid;                    \n\twire          onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket;            \n\twire  [167:0] onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data;                     \n\twire          onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready;                    \n\twire          onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid;                  \n\twire   [65:0] onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data;                   \n\twire          onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready;                  \n\twire          onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_out_valid;                  \n\twire   [65:0] onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_out_data;                   \n\twire          onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_out_ready;                  \n\twire          led_pio_s1_translator_avalon_universal_slave_0_agent_m0_waitrequest;                                 \n\twire    [2:0] led_pio_s1_translator_avalon_universal_slave_0_agent_m0_burstcount;                                  \n\twire   [31:0] led_pio_s1_translator_avalon_universal_slave_0_agent_m0_writedata;                                   \n\twire   [31:0] led_pio_s1_translator_avalon_universal_slave_0_agent_m0_address;                                     \n\twire          led_pio_s1_translator_avalon_universal_slave_0_agent_m0_write;                                       \n\twire          led_pio_s1_translator_avalon_universal_slave_0_agent_m0_lock;                                        \n\twire          led_pio_s1_translator_avalon_universal_slave_0_agent_m0_read;                                        \n\twire   [31:0] led_pio_s1_translator_avalon_universal_slave_0_agent_m0_readdata;                                    \n\twire          led_pio_s1_translator_avalon_universal_slave_0_agent_m0_readdatavalid;                               \n\twire          led_pio_s1_translator_avalon_universal_slave_0_agent_m0_debugaccess;                                 \n\twire    [3:0] led_pio_s1_translator_avalon_universal_slave_0_agent_m0_byteenable;                                  \n\twire          led_pio_s1_translator_avalon_universal_slave_0_agent_rf_source_endofpacket;                          \n\twire          led_pio_s1_translator_avalon_universal_slave_0_agent_rf_source_valid;                                \n\twire          led_pio_s1_translator_avalon_universal_slave_0_agent_rf_source_startofpacket;                        \n\twire  [131:0] led_pio_s1_translator_avalon_universal_slave_0_agent_rf_source_data;                                 \n\twire          led_pio_s1_translator_avalon_universal_slave_0_agent_rf_source_ready;                                \n\twire          led_pio_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket;                       \n\twire          led_pio_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid;                             \n\twire          led_pio_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket;                     \n\twire  [131:0] led_pio_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data;                              \n\twire          led_pio_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready;                             \n\twire          led_pio_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid;                           \n\twire   [33:0] led_pio_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data;                            \n\twire          led_pio_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready;                           \n\twire          led_pio_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_out_valid;                           \n\twire   [33:0] led_pio_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_out_data;                            \n\twire          led_pio_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_out_ready;                           \n\twire          dipsw_pio_s1_translator_avalon_universal_slave_0_agent_m0_waitrequest;                               \n\twire    [2:0] dipsw_pio_s1_translator_avalon_universal_slave_0_agent_m0_burstcount;                                \n\twire   [31:0] dipsw_pio_s1_translator_avalon_universal_slave_0_agent_m0_writedata;                                 \n\twire   [31:0] dipsw_pio_s1_translator_avalon_universal_slave_0_agent_m0_address;                                   \n\twire          dipsw_pio_s1_translator_avalon_universal_slave_0_agent_m0_write;                                     \n\twire          dipsw_pio_s1_translator_avalon_universal_slave_0_agent_m0_lock;                                      \n\twire          dipsw_pio_s1_translator_avalon_universal_slave_0_agent_m0_read;                                      \n\twire   [31:0] dipsw_pio_s1_translator_avalon_universal_slave_0_agent_m0_readdata;                                  \n\twire          dipsw_pio_s1_translator_avalon_universal_slave_0_agent_m0_readdatavalid;                             \n\twire          dipsw_pio_s1_translator_avalon_universal_slave_0_agent_m0_debugaccess;                               \n\twire    [3:0] dipsw_pio_s1_translator_avalon_universal_slave_0_agent_m0_byteenable;                                \n\twire          dipsw_pio_s1_translator_avalon_universal_slave_0_agent_rf_source_endofpacket;                        \n\twire          dipsw_pio_s1_translator_avalon_universal_slave_0_agent_rf_source_valid;                              \n\twire          dipsw_pio_s1_translator_avalon_universal_slave_0_agent_rf_source_startofpacket;                      \n\twire  [131:0] dipsw_pio_s1_translator_avalon_universal_slave_0_agent_rf_source_data;                               \n\twire          dipsw_pio_s1_translator_avalon_universal_slave_0_agent_rf_source_ready;                              \n\twire          dipsw_pio_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket;                     \n\twire          dipsw_pio_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid;                           \n\twire          dipsw_pio_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket;                   \n\twire  [131:0] dipsw_pio_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data;                            \n\twire          dipsw_pio_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready;                           \n\twire          dipsw_pio_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid;                         \n\twire   [33:0] dipsw_pio_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data;                          \n\twire          dipsw_pio_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready;                         \n\twire          dipsw_pio_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_out_valid;                         \n\twire   [33:0] dipsw_pio_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_out_data;                          \n\twire          dipsw_pio_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_out_ready;                         \n\twire          button_pio_s1_translator_avalon_universal_slave_0_agent_m0_waitrequest;                              \n\twire    [2:0] button_pio_s1_translator_avalon_universal_slave_0_agent_m0_burstcount;                               \n\twire   [31:0] button_pio_s1_translator_avalon_universal_slave_0_agent_m0_writedata;                                \n\twire   [31:0] button_pio_s1_translator_avalon_universal_slave_0_agent_m0_address;                                  \n\twire          button_pio_s1_translator_avalon_universal_slave_0_agent_m0_write;                                    \n\twire          button_pio_s1_translator_avalon_universal_slave_0_agent_m0_lock;                                     \n\twire          button_pio_s1_translator_avalon_universal_slave_0_agent_m0_read;                                     \n\twire   [31:0] button_pio_s1_translator_avalon_universal_slave_0_agent_m0_readdata;                                 \n\twire          button_pio_s1_translator_avalon_universal_slave_0_agent_m0_readdatavalid;                            \n\twire          button_pio_s1_translator_avalon_universal_slave_0_agent_m0_debugaccess;                              \n\twire    [3:0] button_pio_s1_translator_avalon_universal_slave_0_agent_m0_byteenable;                               \n\twire          button_pio_s1_translator_avalon_universal_slave_0_agent_rf_source_endofpacket;                       \n\twire          button_pio_s1_translator_avalon_universal_slave_0_agent_rf_source_valid;                             \n\twire          button_pio_s1_translator_avalon_universal_slave_0_agent_rf_source_startofpacket;                     \n\twire  [131:0] button_pio_s1_translator_avalon_universal_slave_0_agent_rf_source_data;                              \n\twire          button_pio_s1_translator_avalon_universal_slave_0_agent_rf_source_ready;                             \n\twire          button_pio_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket;                    \n\twire          button_pio_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid;                          \n\twire          button_pio_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket;                  \n\twire  [131:0] button_pio_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data;                           \n\twire          button_pio_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready;                          \n\twire          button_pio_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid;                        \n\twire   [33:0] button_pio_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data;                         \n\twire          button_pio_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready;                        \n\twire          button_pio_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_out_valid;                        \n\twire   [33:0] button_pio_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_out_data;                         \n\twire          button_pio_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_out_ready;                        \n\twire          jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_waitrequest;                \n\twire    [2:0] jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_burstcount;                 \n\twire   [31:0] jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_writedata;                  \n\twire   [31:0] jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_address;                    \n\twire          jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_write;                      \n\twire          jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_lock;                       \n\twire          jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_read;                       \n\twire   [31:0] jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_readdata;                   \n\twire          jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_readdatavalid;              \n\twire          jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_debugaccess;                \n\twire    [3:0] jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_byteenable;                 \n\twire          jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rf_source_endofpacket;         \n\twire          jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rf_source_valid;               \n\twire          jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rf_source_startofpacket;       \n\twire  [131:0] jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rf_source_data;                \n\twire          jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rf_source_ready;               \n\twire          jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket;      \n\twire          jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid;            \n\twire          jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket;    \n\twire  [131:0] jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data;             \n\twire          jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready;            \n\twire          jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid;          \n\twire   [33:0] jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data;           \n\twire          jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready;          \n\twire          jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo_out_valid;          \n\twire   [33:0] jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo_out_data;           \n\twire          jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo_out_ready;          \n\twire          intr_capturer_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_m0_waitrequest;             \n\twire    [2:0] intr_capturer_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_m0_burstcount;              \n\twire   [31:0] intr_capturer_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_m0_writedata;               \n\twire   [31:0] intr_capturer_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_m0_address;                 \n\twire          intr_capturer_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_m0_write;                   \n\twire          intr_capturer_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_m0_lock;                    \n\twire          intr_capturer_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_m0_read;                    \n\twire   [31:0] intr_capturer_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_m0_readdata;                \n\twire          intr_capturer_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_m0_readdatavalid;           \n\twire          intr_capturer_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_m0_debugaccess;             \n\twire    [3:0] intr_capturer_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_m0_byteenable;              \n\twire          intr_capturer_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rf_source_endofpacket;      \n\twire          intr_capturer_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rf_source_valid;            \n\twire          intr_capturer_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rf_source_startofpacket;    \n\twire  [131:0] intr_capturer_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rf_source_data;             \n\twire          intr_capturer_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rf_source_ready;            \n\twire          intr_capturer_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket;   \n\twire          intr_capturer_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid;         \n\twire          intr_capturer_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket; \n\twire  [131:0] intr_capturer_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data;          \n\twire          intr_capturer_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready;         \n\twire          intr_capturer_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid;       \n\twire   [33:0] intr_capturer_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data;        \n\twire          intr_capturer_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready;       \n\twire          intr_capturer_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo_out_valid;       \n\twire   [33:0] intr_capturer_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo_out_data;        \n\twire          intr_capturer_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo_out_ready;       \n\twire          cmd_xbar_mux_005_src_endofpacket;                                                                    \n\twire          cmd_xbar_mux_005_src_valid;                                                                          \n\twire          cmd_xbar_mux_005_src_startofpacket;                                                                  \n\twire  [130:0] cmd_xbar_mux_005_src_data;                                                                           \n\twire    [6:0] cmd_xbar_mux_005_src_channel;                                                                        \n\twire          cmd_xbar_mux_005_src_ready;                                                                          \n\twire          sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_m0_waitrequest;                   \n\twire    [2:0] sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_m0_burstcount;                    \n\twire   [31:0] sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_m0_writedata;                     \n\twire   [31:0] sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_m0_address;                       \n\twire          sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_m0_write;                         \n\twire          sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_m0_lock;                          \n\twire          sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_m0_read;                          \n\twire   [31:0] sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_m0_readdata;                      \n\twire          sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_m0_readdatavalid;                 \n\twire          sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_m0_debugaccess;                   \n\twire    [3:0] sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_m0_byteenable;                    \n\twire          sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rf_source_endofpacket;            \n\twire          sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rf_source_valid;                  \n\twire          sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rf_source_startofpacket;          \n\twire  [131:0] sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rf_source_data;                   \n\twire          sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rf_source_ready;                  \n\twire          sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket;         \n\twire          sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid;               \n\twire          sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket;       \n\twire  [131:0] sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data;                \n\twire          sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready;               \n\twire          sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid;             \n\twire   [33:0] sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data;              \n\twire          sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready;             \n\twire          sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo_out_valid;             \n\twire   [33:0] sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo_out_data;              \n\twire          sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo_out_ready;             \n\twire          hps_0_h2f_axi_master_agent_write_cp_endofpacket;                                                     \n\twire          hps_0_h2f_axi_master_agent_write_cp_valid;                                                           \n\twire          hps_0_h2f_axi_master_agent_write_cp_startofpacket;                                                   \n\twire  [238:0] hps_0_h2f_axi_master_agent_write_cp_data;                                                            \n\twire          hps_0_h2f_axi_master_agent_write_cp_ready;                                                           \n\twire          addr_router_src_endofpacket;                                                                         \n\twire          addr_router_src_valid;                                                                               \n\twire          addr_router_src_startofpacket;                                                                       \n\twire  [238:0] addr_router_src_data;                                                                                \n\twire    [6:0] addr_router_src_channel;                                                                             \n\twire          addr_router_src_ready;                                                                               \n\twire          hps_0_h2f_axi_master_agent_read_cp_endofpacket;                                                      \n\twire          hps_0_h2f_axi_master_agent_read_cp_valid;                                                            \n\twire          hps_0_h2f_axi_master_agent_read_cp_startofpacket;                                                    \n\twire  [238:0] hps_0_h2f_axi_master_agent_read_cp_data;                                                             \n\twire          hps_0_h2f_axi_master_agent_read_cp_ready;                                                            \n\twire          addr_router_001_src_endofpacket;                                                                     \n\twire          addr_router_001_src_valid;                                                                           \n\twire          addr_router_001_src_startofpacket;                                                                   \n\twire  [238:0] addr_router_001_src_data;                                                                            \n\twire    [6:0] addr_router_001_src_channel;                                                                         \n\twire          addr_router_001_src_ready;                                                                           \n\twire          master_non_sec_master_translator_avalon_universal_master_0_agent_cp_endofpacket;                     \n\twire          master_non_sec_master_translator_avalon_universal_master_0_agent_cp_valid;                           \n\twire          master_non_sec_master_translator_avalon_universal_master_0_agent_cp_startofpacket;                   \n\twire  [130:0] master_non_sec_master_translator_avalon_universal_master_0_agent_cp_data;                            \n\twire          master_non_sec_master_translator_avalon_universal_master_0_agent_cp_ready;                           \n\twire          hps_0_h2f_lw_axi_master_agent_write_cp_endofpacket;                                                  \n\twire          hps_0_h2f_lw_axi_master_agent_write_cp_valid;                                                        \n\twire          hps_0_h2f_lw_axi_master_agent_write_cp_startofpacket;                                                \n\twire  [130:0] hps_0_h2f_lw_axi_master_agent_write_cp_data;                                                         \n\twire          hps_0_h2f_lw_axi_master_agent_write_cp_ready;                                                        \n\twire          hps_0_h2f_lw_axi_master_agent_read_cp_endofpacket;                                                   \n\twire          hps_0_h2f_lw_axi_master_agent_read_cp_valid;                                                         \n\twire          hps_0_h2f_lw_axi_master_agent_read_cp_startofpacket;                                                 \n\twire  [130:0] hps_0_h2f_lw_axi_master_agent_read_cp_data;                                                          \n\twire          hps_0_h2f_lw_axi_master_agent_read_cp_ready;                                                         \n\twire          onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rp_endofpacket;                        \n\twire          onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rp_valid;                              \n\twire          onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rp_startofpacket;                      \n\twire  [166:0] onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rp_data;                               \n\twire          onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rp_ready;                              \n\twire          id_router_src_endofpacket;                                                                           \n\twire          id_router_src_valid;                                                                                 \n\twire          id_router_src_startofpacket;                                                                         \n\twire  [166:0] id_router_src_data;                                                                                  \n\twire    [6:0] id_router_src_channel;                                                                               \n\twire          id_router_src_ready;                                                                                 \n\twire          led_pio_s1_translator_avalon_universal_slave_0_agent_rp_endofpacket;                                 \n\twire          led_pio_s1_translator_avalon_universal_slave_0_agent_rp_valid;                                       \n\twire          led_pio_s1_translator_avalon_universal_slave_0_agent_rp_startofpacket;                               \n\twire  [130:0] led_pio_s1_translator_avalon_universal_slave_0_agent_rp_data;                                        \n\twire          led_pio_s1_translator_avalon_universal_slave_0_agent_rp_ready;                                       \n\twire          id_router_001_src_endofpacket;                                                                       \n\twire          id_router_001_src_valid;                                                                             \n\twire          id_router_001_src_startofpacket;                                                                     \n\twire  [130:0] id_router_001_src_data;                                                                              \n\twire    [6:0] id_router_001_src_channel;                                                                           \n\twire          id_router_001_src_ready;                                                                             \n\twire          dipsw_pio_s1_translator_avalon_universal_slave_0_agent_rp_endofpacket;                               \n\twire          dipsw_pio_s1_translator_avalon_universal_slave_0_agent_rp_valid;                                     \n\twire          dipsw_pio_s1_translator_avalon_universal_slave_0_agent_rp_startofpacket;                             \n\twire  [130:0] dipsw_pio_s1_translator_avalon_universal_slave_0_agent_rp_data;                                      \n\twire          dipsw_pio_s1_translator_avalon_universal_slave_0_agent_rp_ready;                                     \n\twire          id_router_002_src_endofpacket;                                                                       \n\twire          id_router_002_src_valid;                                                                             \n\twire          id_router_002_src_startofpacket;                                                                     \n\twire  [130:0] id_router_002_src_data;                                                                              \n\twire    [6:0] id_router_002_src_channel;                                                                           \n\twire          id_router_002_src_ready;                                                                             \n\twire          button_pio_s1_translator_avalon_universal_slave_0_agent_rp_endofpacket;                              \n\twire          button_pio_s1_translator_avalon_universal_slave_0_agent_rp_valid;                                    \n\twire          button_pio_s1_translator_avalon_universal_slave_0_agent_rp_startofpacket;                            \n\twire  [130:0] button_pio_s1_translator_avalon_universal_slave_0_agent_rp_data;                                     \n\twire          button_pio_s1_translator_avalon_universal_slave_0_agent_rp_ready;                                    \n\twire          id_router_003_src_endofpacket;                                                                       \n\twire          id_router_003_src_valid;                                                                             \n\twire          id_router_003_src_startofpacket;                                                                     \n\twire  [130:0] id_router_003_src_data;                                                                              \n\twire    [6:0] id_router_003_src_channel;                                                                           \n\twire          id_router_003_src_ready;                                                                             \n\twire          jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rp_endofpacket;                \n\twire          jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rp_valid;                      \n\twire          jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rp_startofpacket;              \n\twire  [130:0] jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rp_data;                       \n\twire          jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rp_ready;                      \n\twire          id_router_004_src_endofpacket;                                                                       \n\twire          id_router_004_src_valid;                                                                             \n\twire          id_router_004_src_startofpacket;                                                                     \n\twire  [130:0] id_router_004_src_data;                                                                              \n\twire    [6:0] id_router_004_src_channel;                                                                           \n\twire          id_router_004_src_ready;                                                                             \n\twire          intr_capturer_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rp_endofpacket;             \n\twire          intr_capturer_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rp_valid;                   \n\twire          intr_capturer_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rp_startofpacket;           \n\twire  [130:0] intr_capturer_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rp_data;                    \n\twire          intr_capturer_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rp_ready;                   \n\twire          id_router_005_src_endofpacket;                                                                       \n\twire          id_router_005_src_valid;                                                                             \n\twire          id_router_005_src_startofpacket;                                                                     \n\twire  [130:0] id_router_005_src_data;                                                                              \n\twire    [6:0] id_router_005_src_channel;                                                                           \n\twire          id_router_005_src_ready;                                                                             \n\twire          sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rp_endofpacket;                   \n\twire          sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rp_valid;                         \n\twire          sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rp_startofpacket;                 \n\twire  [130:0] sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rp_data;                          \n\twire          sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rp_ready;                         \n\twire          id_router_006_src_endofpacket;                                                                       \n\twire          id_router_006_src_valid;                                                                             \n\twire          id_router_006_src_startofpacket;                                                                     \n\twire  [130:0] id_router_006_src_data;                                                                              \n\twire    [6:0] id_router_006_src_channel;                                                                           \n\twire          id_router_006_src_ready;                                                                             \n\twire          addr_router_002_src_endofpacket;                                                                     \n\twire          addr_router_002_src_valid;                                                                           \n\twire          addr_router_002_src_startofpacket;                                                                   \n\twire  [130:0] addr_router_002_src_data;                                                                            \n\twire    [6:0] addr_router_002_src_channel;                                                                         \n\twire          addr_router_002_src_ready;                                                                           \n\twire          limiter_cmd_src_endofpacket;                                                                         \n\twire          limiter_cmd_src_startofpacket;                                                                       \n\twire  [130:0] limiter_cmd_src_data;                                                                                \n\twire    [6:0] limiter_cmd_src_channel;                                                                             \n\twire          limiter_cmd_src_ready;                                                                               \n\twire          rsp_xbar_mux_002_src_endofpacket;                                                                    \n\twire          rsp_xbar_mux_002_src_valid;                                                                          \n\twire          rsp_xbar_mux_002_src_startofpacket;                                                                  \n\twire  [130:0] rsp_xbar_mux_002_src_data;                                                                           \n\twire    [6:0] rsp_xbar_mux_002_src_channel;                                                                        \n\twire          rsp_xbar_mux_002_src_ready;                                                                          \n\twire          limiter_rsp_src_endofpacket;                                                                         \n\twire          limiter_rsp_src_valid;                                                                               \n\twire          limiter_rsp_src_startofpacket;                                                                       \n\twire  [130:0] limiter_rsp_src_data;                                                                                \n\twire    [6:0] limiter_rsp_src_channel;                                                                             \n\twire          limiter_rsp_src_ready;                                                                               \n\twire          addr_router_003_src_endofpacket;                                                                     \n\twire          addr_router_003_src_valid;                                                                           \n\twire          addr_router_003_src_startofpacket;                                                                   \n\twire  [130:0] addr_router_003_src_data;                                                                            \n\twire    [6:0] addr_router_003_src_channel;                                                                         \n\twire          addr_router_003_src_ready;                                                                           \n\twire          limiter_001_cmd_src_endofpacket;                                                                     \n\twire          limiter_001_cmd_src_startofpacket;                                                                   \n\twire  [130:0] limiter_001_cmd_src_data;                                                                            \n\twire    [6:0] limiter_001_cmd_src_channel;                                                                         \n\twire          limiter_001_cmd_src_ready;                                                                           \n\twire          rsp_xbar_mux_003_src_endofpacket;                                                                    \n\twire          rsp_xbar_mux_003_src_valid;                                                                          \n\twire          rsp_xbar_mux_003_src_startofpacket;                                                                  \n\twire  [130:0] rsp_xbar_mux_003_src_data;                                                                           \n\twire    [6:0] rsp_xbar_mux_003_src_channel;                                                                        \n\twire          rsp_xbar_mux_003_src_ready;                                                                          \n\twire          limiter_001_rsp_src_endofpacket;                                                                     \n\twire          limiter_001_rsp_src_valid;                                                                           \n\twire          limiter_001_rsp_src_startofpacket;                                                                   \n\twire  [130:0] limiter_001_rsp_src_data;                                                                            \n\twire    [6:0] limiter_001_rsp_src_channel;                                                                         \n\twire          limiter_001_rsp_src_ready;                                                                           \n\twire          addr_router_004_src_endofpacket;                                                                     \n\twire          addr_router_004_src_valid;                                                                           \n\twire          addr_router_004_src_startofpacket;                                                                   \n\twire  [130:0] addr_router_004_src_data;                                                                            \n\twire    [6:0] addr_router_004_src_channel;                                                                         \n\twire          addr_router_004_src_ready;                                                                           \n\twire          limiter_002_cmd_src_endofpacket;                                                                     \n\twire          limiter_002_cmd_src_startofpacket;                                                                   \n\twire  [130:0] limiter_002_cmd_src_data;                                                                            \n\twire    [6:0] limiter_002_cmd_src_channel;                                                                         \n\twire          limiter_002_cmd_src_ready;                                                                           \n\twire          rsp_xbar_mux_004_src_endofpacket;                                                                    \n\twire          rsp_xbar_mux_004_src_valid;                                                                          \n\twire          rsp_xbar_mux_004_src_startofpacket;                                                                  \n\twire  [130:0] rsp_xbar_mux_004_src_data;                                                                           \n\twire    [6:0] rsp_xbar_mux_004_src_channel;                                                                        \n\twire          rsp_xbar_mux_004_src_ready;                                                                          \n\twire          limiter_002_rsp_src_endofpacket;                                                                     \n\twire          limiter_002_rsp_src_valid;                                                                           \n\twire          limiter_002_rsp_src_startofpacket;                                                                   \n\twire  [130:0] limiter_002_rsp_src_data;                                                                            \n\twire    [6:0] limiter_002_rsp_src_channel;                                                                         \n\twire          limiter_002_rsp_src_ready;                                                                           \n\twire          cmd_xbar_mux_src_endofpacket;                                                                        \n\twire          cmd_xbar_mux_src_valid;                                                                              \n\twire          cmd_xbar_mux_src_startofpacket;                                                                      \n\twire  [166:0] cmd_xbar_mux_src_data;                                                                               \n\twire    [6:0] cmd_xbar_mux_src_channel;                                                                            \n\twire          cmd_xbar_mux_src_ready;                                                                              \n\twire          burst_adapter_source0_endofpacket;                                                                   \n\twire          burst_adapter_source0_valid;                                                                         \n\twire          burst_adapter_source0_startofpacket;                                                                 \n\twire  [166:0] burst_adapter_source0_data;                                                                          \n\twire          burst_adapter_source0_ready;                                                                         \n\twire    [6:0] burst_adapter_source0_channel;                                                                       \n\twire          cmd_xbar_mux_001_src_endofpacket;                                                                    \n\twire          cmd_xbar_mux_001_src_valid;                                                                          \n\twire          cmd_xbar_mux_001_src_startofpacket;                                                                  \n\twire  [130:0] cmd_xbar_mux_001_src_data;                                                                           \n\twire    [6:0] cmd_xbar_mux_001_src_channel;                                                                        \n\twire          cmd_xbar_mux_001_src_ready;                                                                          \n\twire          burst_adapter_001_source0_endofpacket;                                                               \n\twire          burst_adapter_001_source0_valid;                                                                     \n\twire          burst_adapter_001_source0_startofpacket;                                                             \n\twire  [130:0] burst_adapter_001_source0_data;                                                                      \n\twire          burst_adapter_001_source0_ready;                                                                     \n\twire    [6:0] burst_adapter_001_source0_channel;                                                                   \n\twire          cmd_xbar_mux_002_src_endofpacket;                                                                    \n\twire          cmd_xbar_mux_002_src_valid;                                                                          \n\twire          cmd_xbar_mux_002_src_startofpacket;                                                                  \n\twire  [130:0] cmd_xbar_mux_002_src_data;                                                                           \n\twire    [6:0] cmd_xbar_mux_002_src_channel;                                                                        \n\twire          cmd_xbar_mux_002_src_ready;                                                                          \n\twire          burst_adapter_002_source0_endofpacket;                                                               \n\twire          burst_adapter_002_source0_valid;                                                                     \n\twire          burst_adapter_002_source0_startofpacket;                                                             \n\twire  [130:0] burst_adapter_002_source0_data;                                                                      \n\twire          burst_adapter_002_source0_ready;                                                                     \n\twire    [6:0] burst_adapter_002_source0_channel;                                                                   \n\twire          cmd_xbar_mux_003_src_endofpacket;                                                                    \n\twire          cmd_xbar_mux_003_src_valid;                                                                          \n\twire          cmd_xbar_mux_003_src_startofpacket;                                                                  \n\twire  [130:0] cmd_xbar_mux_003_src_data;                                                                           \n\twire    [6:0] cmd_xbar_mux_003_src_channel;                                                                        \n\twire          cmd_xbar_mux_003_src_ready;                                                                          \n\twire          burst_adapter_003_source0_endofpacket;                                                               \n\twire          burst_adapter_003_source0_valid;                                                                     \n\twire          burst_adapter_003_source0_startofpacket;                                                             \n\twire  [130:0] burst_adapter_003_source0_data;                                                                      \n\twire          burst_adapter_003_source0_ready;                                                                     \n\twire    [6:0] burst_adapter_003_source0_channel;                                                                   \n\twire          cmd_xbar_mux_004_src_endofpacket;                                                                    \n\twire          cmd_xbar_mux_004_src_valid;                                                                          \n\twire          cmd_xbar_mux_004_src_startofpacket;                                                                  \n\twire  [130:0] cmd_xbar_mux_004_src_data;                                                                           \n\twire    [6:0] cmd_xbar_mux_004_src_channel;                                                                        \n\twire          cmd_xbar_mux_004_src_ready;                                                                          \n\twire          burst_adapter_004_source0_endofpacket;                                                               \n\twire          burst_adapter_004_source0_valid;                                                                     \n\twire          burst_adapter_004_source0_startofpacket;                                                             \n\twire  [130:0] burst_adapter_004_source0_data;                                                                      \n\twire          burst_adapter_004_source0_ready;                                                                     \n\twire    [6:0] burst_adapter_004_source0_channel;                                                                   \n\twire          cmd_xbar_mux_006_src_endofpacket;                                                                    \n\twire          cmd_xbar_mux_006_src_valid;                                                                          \n\twire          cmd_xbar_mux_006_src_startofpacket;                                                                  \n\twire  [130:0] cmd_xbar_mux_006_src_data;                                                                           \n\twire    [6:0] cmd_xbar_mux_006_src_channel;                                                                        \n\twire          cmd_xbar_mux_006_src_ready;                                                                          \n\twire          burst_adapter_005_source0_endofpacket;                                                               \n\twire          burst_adapter_005_source0_valid;                                                                     \n\twire          burst_adapter_005_source0_startofpacket;                                                             \n\twire  [130:0] burst_adapter_005_source0_data;                                                                      \n\twire          burst_adapter_005_source0_ready;                                                                     \n\twire    [6:0] burst_adapter_005_source0_channel;                                                                   \n\twire          cmd_xbar_demux_002_src1_endofpacket;                                                                 \n\twire          cmd_xbar_demux_002_src1_valid;                                                                       \n\twire          cmd_xbar_demux_002_src1_startofpacket;                                                               \n\twire  [130:0] cmd_xbar_demux_002_src1_data;                                                                        \n\twire    [6:0] cmd_xbar_demux_002_src1_channel;                                                                     \n\twire          cmd_xbar_demux_002_src1_ready;                                                                       \n\twire          cmd_xbar_demux_002_src2_endofpacket;                                                                 \n\twire          cmd_xbar_demux_002_src2_valid;                                                                       \n\twire          cmd_xbar_demux_002_src2_startofpacket;                                                               \n\twire  [130:0] cmd_xbar_demux_002_src2_data;                                                                        \n\twire    [6:0] cmd_xbar_demux_002_src2_channel;                                                                     \n\twire          cmd_xbar_demux_002_src2_ready;                                                                       \n\twire          cmd_xbar_demux_002_src3_endofpacket;                                                                 \n\twire          cmd_xbar_demux_002_src3_valid;                                                                       \n\twire          cmd_xbar_demux_002_src3_startofpacket;                                                               \n\twire  [130:0] cmd_xbar_demux_002_src3_data;                                                                        \n\twire    [6:0] cmd_xbar_demux_002_src3_channel;                                                                     \n\twire          cmd_xbar_demux_002_src3_ready;                                                                       \n\twire          cmd_xbar_demux_002_src4_endofpacket;                                                                 \n\twire          cmd_xbar_demux_002_src4_valid;                                                                       \n\twire          cmd_xbar_demux_002_src4_startofpacket;                                                               \n\twire  [130:0] cmd_xbar_demux_002_src4_data;                                                                        \n\twire    [6:0] cmd_xbar_demux_002_src4_channel;                                                                     \n\twire          cmd_xbar_demux_002_src4_ready;                                                                       \n\twire          cmd_xbar_demux_002_src5_endofpacket;                                                                 \n\twire          cmd_xbar_demux_002_src5_valid;                                                                       \n\twire          cmd_xbar_demux_002_src5_startofpacket;                                                               \n\twire  [130:0] cmd_xbar_demux_002_src5_data;                                                                        \n\twire    [6:0] cmd_xbar_demux_002_src5_channel;                                                                     \n\twire          cmd_xbar_demux_002_src5_ready;                                                                       \n\twire          cmd_xbar_demux_002_src6_endofpacket;                                                                 \n\twire          cmd_xbar_demux_002_src6_valid;                                                                       \n\twire          cmd_xbar_demux_002_src6_startofpacket;                                                               \n\twire  [130:0] cmd_xbar_demux_002_src6_data;                                                                        \n\twire    [6:0] cmd_xbar_demux_002_src6_channel;                                                                     \n\twire          cmd_xbar_demux_002_src6_ready;                                                                       \n\twire          cmd_xbar_demux_003_src0_endofpacket;                                                                 \n\twire          cmd_xbar_demux_003_src0_valid;                                                                       \n\twire          cmd_xbar_demux_003_src0_startofpacket;                                                               \n\twire  [130:0] cmd_xbar_demux_003_src0_data;                                                                        \n\twire    [6:0] cmd_xbar_demux_003_src0_channel;                                                                     \n\twire          cmd_xbar_demux_003_src0_ready;                                                                       \n\twire          cmd_xbar_demux_003_src1_endofpacket;                                                                 \n\twire          cmd_xbar_demux_003_src1_valid;                                                                       \n\twire          cmd_xbar_demux_003_src1_startofpacket;                                                               \n\twire  [130:0] cmd_xbar_demux_003_src1_data;                                                                        \n\twire    [6:0] cmd_xbar_demux_003_src1_channel;                                                                     \n\twire          cmd_xbar_demux_003_src1_ready;                                                                       \n\twire          cmd_xbar_demux_003_src2_endofpacket;                                                                 \n\twire          cmd_xbar_demux_003_src2_valid;                                                                       \n\twire          cmd_xbar_demux_003_src2_startofpacket;                                                               \n\twire  [130:0] cmd_xbar_demux_003_src2_data;                                                                        \n\twire    [6:0] cmd_xbar_demux_003_src2_channel;                                                                     \n\twire          cmd_xbar_demux_003_src2_ready;                                                                       \n\twire          cmd_xbar_demux_003_src3_endofpacket;                                                                 \n\twire          cmd_xbar_demux_003_src3_valid;                                                                       \n\twire          cmd_xbar_demux_003_src3_startofpacket;                                                               \n\twire  [130:0] cmd_xbar_demux_003_src3_data;                                                                        \n\twire    [6:0] cmd_xbar_demux_003_src3_channel;                                                                     \n\twire          cmd_xbar_demux_003_src3_ready;                                                                       \n\twire          cmd_xbar_demux_003_src4_endofpacket;                                                                 \n\twire          cmd_xbar_demux_003_src4_valid;                                                                       \n\twire          cmd_xbar_demux_003_src4_startofpacket;                                                               \n\twire  [130:0] cmd_xbar_demux_003_src4_data;                                                                        \n\twire    [6:0] cmd_xbar_demux_003_src4_channel;                                                                     \n\twire          cmd_xbar_demux_003_src4_ready;                                                                       \n\twire          cmd_xbar_demux_004_src0_endofpacket;                                                                 \n\twire          cmd_xbar_demux_004_src0_valid;                                                                       \n\twire          cmd_xbar_demux_004_src0_startofpacket;                                                               \n\twire  [130:0] cmd_xbar_demux_004_src0_data;                                                                        \n\twire    [6:0] cmd_xbar_demux_004_src0_channel;                                                                     \n\twire          cmd_xbar_demux_004_src0_ready;                                                                       \n\twire          cmd_xbar_demux_004_src1_endofpacket;                                                                 \n\twire          cmd_xbar_demux_004_src1_valid;                                                                       \n\twire          cmd_xbar_demux_004_src1_startofpacket;                                                               \n\twire  [130:0] cmd_xbar_demux_004_src1_data;                                                                        \n\twire    [6:0] cmd_xbar_demux_004_src1_channel;                                                                     \n\twire          cmd_xbar_demux_004_src1_ready;                                                                       \n\twire          cmd_xbar_demux_004_src2_endofpacket;                                                                 \n\twire          cmd_xbar_demux_004_src2_valid;                                                                       \n\twire          cmd_xbar_demux_004_src2_startofpacket;                                                               \n\twire  [130:0] cmd_xbar_demux_004_src2_data;                                                                        \n\twire    [6:0] cmd_xbar_demux_004_src2_channel;                                                                     \n\twire          cmd_xbar_demux_004_src2_ready;                                                                       \n\twire          cmd_xbar_demux_004_src3_endofpacket;                                                                 \n\twire          cmd_xbar_demux_004_src3_valid;                                                                       \n\twire          cmd_xbar_demux_004_src3_startofpacket;                                                               \n\twire  [130:0] cmd_xbar_demux_004_src3_data;                                                                        \n\twire    [6:0] cmd_xbar_demux_004_src3_channel;                                                                     \n\twire          cmd_xbar_demux_004_src3_ready;                                                                       \n\twire          cmd_xbar_demux_004_src4_endofpacket;                                                                 \n\twire          cmd_xbar_demux_004_src4_valid;                                                                       \n\twire          cmd_xbar_demux_004_src4_startofpacket;                                                               \n\twire  [130:0] cmd_xbar_demux_004_src4_data;                                                                        \n\twire    [6:0] cmd_xbar_demux_004_src4_channel;                                                                     \n\twire          cmd_xbar_demux_004_src4_ready;                                                                       \n\twire          rsp_xbar_demux_001_src0_endofpacket;                                                                 \n\twire          rsp_xbar_demux_001_src0_valid;                                                                       \n\twire          rsp_xbar_demux_001_src0_startofpacket;                                                               \n\twire  [130:0] rsp_xbar_demux_001_src0_data;                                                                        \n\twire    [6:0] rsp_xbar_demux_001_src0_channel;                                                                     \n\twire          rsp_xbar_demux_001_src0_ready;                                                                       \n\twire          rsp_xbar_demux_001_src1_endofpacket;                                                                 \n\twire          rsp_xbar_demux_001_src1_valid;                                                                       \n\twire          rsp_xbar_demux_001_src1_startofpacket;                                                               \n\twire  [130:0] rsp_xbar_demux_001_src1_data;                                                                        \n\twire    [6:0] rsp_xbar_demux_001_src1_channel;                                                                     \n\twire          rsp_xbar_demux_001_src1_ready;                                                                       \n\twire          rsp_xbar_demux_001_src2_endofpacket;                                                                 \n\twire          rsp_xbar_demux_001_src2_valid;                                                                       \n\twire          rsp_xbar_demux_001_src2_startofpacket;                                                               \n\twire  [130:0] rsp_xbar_demux_001_src2_data;                                                                        \n\twire    [6:0] rsp_xbar_demux_001_src2_channel;                                                                     \n\twire          rsp_xbar_demux_001_src2_ready;                                                                       \n\twire          rsp_xbar_demux_002_src0_endofpacket;                                                                 \n\twire          rsp_xbar_demux_002_src0_valid;                                                                       \n\twire          rsp_xbar_demux_002_src0_startofpacket;                                                               \n\twire  [130:0] rsp_xbar_demux_002_src0_data;                                                                        \n\twire    [6:0] rsp_xbar_demux_002_src0_channel;                                                                     \n\twire          rsp_xbar_demux_002_src0_ready;                                                                       \n\twire          rsp_xbar_demux_002_src1_endofpacket;                                                                 \n\twire          rsp_xbar_demux_002_src1_valid;                                                                       \n\twire          rsp_xbar_demux_002_src1_startofpacket;                                                               \n\twire  [130:0] rsp_xbar_demux_002_src1_data;                                                                        \n\twire    [6:0] rsp_xbar_demux_002_src1_channel;                                                                     \n\twire          rsp_xbar_demux_002_src1_ready;                                                                       \n\twire          rsp_xbar_demux_002_src2_endofpacket;                                                                 \n\twire          rsp_xbar_demux_002_src2_valid;                                                                       \n\twire          rsp_xbar_demux_002_src2_startofpacket;                                                               \n\twire  [130:0] rsp_xbar_demux_002_src2_data;                                                                        \n\twire    [6:0] rsp_xbar_demux_002_src2_channel;                                                                     \n\twire          rsp_xbar_demux_002_src2_ready;                                                                       \n\twire          rsp_xbar_demux_003_src0_endofpacket;                                                                 \n\twire          rsp_xbar_demux_003_src0_valid;                                                                       \n\twire          rsp_xbar_demux_003_src0_startofpacket;                                                               \n\twire  [130:0] rsp_xbar_demux_003_src0_data;                                                                        \n\twire    [6:0] rsp_xbar_demux_003_src0_channel;                                                                     \n\twire          rsp_xbar_demux_003_src0_ready;                                                                       \n\twire          rsp_xbar_demux_003_src1_endofpacket;                                                                 \n\twire          rsp_xbar_demux_003_src1_valid;                                                                       \n\twire          rsp_xbar_demux_003_src1_startofpacket;                                                               \n\twire  [130:0] rsp_xbar_demux_003_src1_data;                                                                        \n\twire    [6:0] rsp_xbar_demux_003_src1_channel;                                                                     \n\twire          rsp_xbar_demux_003_src1_ready;                                                                       \n\twire          rsp_xbar_demux_003_src2_endofpacket;                                                                 \n\twire          rsp_xbar_demux_003_src2_valid;                                                                       \n\twire          rsp_xbar_demux_003_src2_startofpacket;                                                               \n\twire  [130:0] rsp_xbar_demux_003_src2_data;                                                                        \n\twire    [6:0] rsp_xbar_demux_003_src2_channel;                                                                     \n\twire          rsp_xbar_demux_003_src2_ready;                                                                       \n\twire          rsp_xbar_demux_004_src0_endofpacket;                                                                 \n\twire          rsp_xbar_demux_004_src0_valid;                                                                       \n\twire          rsp_xbar_demux_004_src0_startofpacket;                                                               \n\twire  [130:0] rsp_xbar_demux_004_src0_data;                                                                        \n\twire    [6:0] rsp_xbar_demux_004_src0_channel;                                                                     \n\twire          rsp_xbar_demux_004_src0_ready;                                                                       \n\twire          rsp_xbar_demux_004_src1_endofpacket;                                                                 \n\twire          rsp_xbar_demux_004_src1_valid;                                                                       \n\twire          rsp_xbar_demux_004_src1_startofpacket;                                                               \n\twire  [130:0] rsp_xbar_demux_004_src1_data;                                                                        \n\twire    [6:0] rsp_xbar_demux_004_src1_channel;                                                                     \n\twire          rsp_xbar_demux_004_src1_ready;                                                                       \n\twire          rsp_xbar_demux_004_src2_endofpacket;                                                                 \n\twire          rsp_xbar_demux_004_src2_valid;                                                                       \n\twire          rsp_xbar_demux_004_src2_startofpacket;                                                               \n\twire  [130:0] rsp_xbar_demux_004_src2_data;                                                                        \n\twire    [6:0] rsp_xbar_demux_004_src2_channel;                                                                     \n\twire          rsp_xbar_demux_004_src2_ready;                                                                       \n\twire          rsp_xbar_demux_005_src0_endofpacket;                                                                 \n\twire          rsp_xbar_demux_005_src0_valid;                                                                       \n\twire          rsp_xbar_demux_005_src0_startofpacket;                                                               \n\twire  [130:0] rsp_xbar_demux_005_src0_data;                                                                        \n\twire    [6:0] rsp_xbar_demux_005_src0_channel;                                                                     \n\twire          rsp_xbar_demux_005_src0_ready;                                                                       \n\twire          rsp_xbar_demux_006_src0_endofpacket;                                                                 \n\twire          rsp_xbar_demux_006_src0_valid;                                                                       \n\twire          rsp_xbar_demux_006_src0_startofpacket;                                                               \n\twire  [130:0] rsp_xbar_demux_006_src0_data;                                                                        \n\twire    [6:0] rsp_xbar_demux_006_src0_channel;                                                                     \n\twire          rsp_xbar_demux_006_src0_ready;                                                                       \n\twire          rsp_xbar_demux_006_src1_endofpacket;                                                                 \n\twire          rsp_xbar_demux_006_src1_valid;                                                                       \n\twire          rsp_xbar_demux_006_src1_startofpacket;                                                               \n\twire  [130:0] rsp_xbar_demux_006_src1_data;                                                                        \n\twire    [6:0] rsp_xbar_demux_006_src1_channel;                                                                     \n\twire          rsp_xbar_demux_006_src1_ready;                                                                       \n\twire          rsp_xbar_demux_006_src2_endofpacket;                                                                 \n\twire          rsp_xbar_demux_006_src2_valid;                                                                       \n\twire          rsp_xbar_demux_006_src2_startofpacket;                                                               \n\twire  [130:0] rsp_xbar_demux_006_src2_data;                                                                        \n\twire    [6:0] rsp_xbar_demux_006_src2_channel;                                                                     \n\twire          rsp_xbar_demux_006_src2_ready;                                                                       \n\twire          cmd_xbar_demux_src0_endofpacket;                                                                     \n\twire          cmd_xbar_demux_src0_valid;                                                                           \n\twire          cmd_xbar_demux_src0_startofpacket;                                                                   \n\twire  [238:0] cmd_xbar_demux_src0_data;                                                                            \n\twire    [6:0] cmd_xbar_demux_src0_channel;                                                                         \n\twire          cmd_xbar_demux_src0_ready;                                                                           \n\twire          width_adapter_src_endofpacket;                                                                       \n\twire          width_adapter_src_valid;                                                                             \n\twire          width_adapter_src_startofpacket;                                                                     \n\twire  [166:0] width_adapter_src_data;                                                                              \n\twire          width_adapter_src_ready;                                                                             \n\twire    [6:0] width_adapter_src_channel;                                                                           \n\twire          cmd_xbar_demux_001_src0_endofpacket;                                                                 \n\twire          cmd_xbar_demux_001_src0_valid;                                                                       \n\twire          cmd_xbar_demux_001_src0_startofpacket;                                                               \n\twire  [238:0] cmd_xbar_demux_001_src0_data;                                                                        \n\twire    [6:0] cmd_xbar_demux_001_src0_channel;                                                                     \n\twire          cmd_xbar_demux_001_src0_ready;                                                                       \n\twire          width_adapter_001_src_endofpacket;                                                                   \n\twire          width_adapter_001_src_valid;                                                                         \n\twire          width_adapter_001_src_startofpacket;                                                                 \n\twire  [166:0] width_adapter_001_src_data;                                                                          \n\twire          width_adapter_001_src_ready;                                                                         \n\twire    [6:0] width_adapter_001_src_channel;                                                                       \n\twire          cmd_xbar_demux_002_src0_endofpacket;                                                                 \n\twire          cmd_xbar_demux_002_src0_valid;                                                                       \n\twire          cmd_xbar_demux_002_src0_startofpacket;                                                               \n\twire  [130:0] cmd_xbar_demux_002_src0_data;                                                                        \n\twire    [6:0] cmd_xbar_demux_002_src0_channel;                                                                     \n\twire          cmd_xbar_demux_002_src0_ready;                                                                       \n\twire          width_adapter_002_src_endofpacket;                                                                   \n\twire          width_adapter_002_src_valid;                                                                         \n\twire          width_adapter_002_src_startofpacket;                                                                 \n\twire  [166:0] width_adapter_002_src_data;                                                                          \n\twire          width_adapter_002_src_ready;                                                                         \n\twire    [6:0] width_adapter_002_src_channel;                                                                       \n\twire          rsp_xbar_demux_src0_endofpacket;                                                                     \n\twire          rsp_xbar_demux_src0_valid;                                                                           \n\twire          rsp_xbar_demux_src0_startofpacket;                                                                   \n\twire  [166:0] rsp_xbar_demux_src0_data;                                                                            \n\twire    [6:0] rsp_xbar_demux_src0_channel;                                                                         \n\twire          rsp_xbar_demux_src0_ready;                                                                           \n\twire          width_adapter_003_src_endofpacket;                                                                   \n\twire          width_adapter_003_src_valid;                                                                         \n\twire          width_adapter_003_src_startofpacket;                                                                 \n\twire  [238:0] width_adapter_003_src_data;                                                                          \n\twire          width_adapter_003_src_ready;                                                                         \n\twire    [6:0] width_adapter_003_src_channel;                                                                       \n\twire          rsp_xbar_demux_src1_endofpacket;                                                                     \n\twire          rsp_xbar_demux_src1_valid;                                                                           \n\twire          rsp_xbar_demux_src1_startofpacket;                                                                   \n\twire  [166:0] rsp_xbar_demux_src1_data;                                                                            \n\twire    [6:0] rsp_xbar_demux_src1_channel;                                                                         \n\twire          rsp_xbar_demux_src1_ready;                                                                           \n\twire          width_adapter_004_src_endofpacket;                                                                   \n\twire          width_adapter_004_src_valid;                                                                         \n\twire          width_adapter_004_src_startofpacket;                                                                 \n\twire  [238:0] width_adapter_004_src_data;                                                                          \n\twire          width_adapter_004_src_ready;                                                                         \n\twire    [6:0] width_adapter_004_src_channel;                                                                       \n\twire          rsp_xbar_demux_src2_endofpacket;                                                                     \n\twire          rsp_xbar_demux_src2_valid;                                                                           \n\twire          rsp_xbar_demux_src2_startofpacket;                                                                   \n\twire  [166:0] rsp_xbar_demux_src2_data;                                                                            \n\twire    [6:0] rsp_xbar_demux_src2_channel;                                                                         \n\twire          rsp_xbar_demux_src2_ready;                                                                           \n\twire          width_adapter_005_src_endofpacket;                                                                   \n\twire          width_adapter_005_src_valid;                                                                         \n\twire          width_adapter_005_src_startofpacket;                                                                 \n\twire  [130:0] width_adapter_005_src_data;                                                                          \n\twire          width_adapter_005_src_ready;                                                                         \n\twire    [6:0] width_adapter_005_src_channel;                                                                       \n\twire    [6:0] limiter_cmd_valid_data;                                                                              \n\twire    [6:0] limiter_001_cmd_valid_data;                                                                          \n\twire    [6:0] limiter_002_cmd_valid_data;                                                                          \n\n\taltera_merlin_master_translator #(\n\t\t.AV_ADDRESS_W                (32),\n\t\t.AV_DATA_W                   (32),\n\t\t.AV_BURSTCOUNT_W             (1),\n\t\t.AV_BYTEENABLE_W             (4),\n\t\t.UAV_ADDRESS_W               (32),\n\t\t.UAV_BURSTCOUNT_W            (3),\n\t\t.USE_READ                    (1),\n\t\t.USE_WRITE                   (1),\n\t\t.USE_BEGINBURSTTRANSFER      (0),\n\t\t.USE_BEGINTRANSFER           (0),\n\t\t.USE_CHIPSELECT              (0),\n\t\t.USE_BURSTCOUNT              (0),\n\t\t.USE_READDATAVALID           (1),\n\t\t.USE_WAITREQUEST             (1),\n\t\t.USE_READRESPONSE            (0),\n\t\t.USE_WRITERESPONSE           (0),\n\t\t.AV_SYMBOLS_PER_WORD         (4),\n\t\t.AV_ADDRESS_SYMBOLS          (1),\n\t\t.AV_BURSTCOUNT_SYMBOLS       (0),\n\t\t.AV_CONSTANT_BURST_BEHAVIOR  (0),\n\t\t.UAV_CONSTANT_BURST_BEHAVIOR (0),\n\t\t.AV_LINEWRAPBURSTS           (0),\n\t\t.AV_REGISTERINCOMINGSIGNALS  (0)\n\t) master_non_sec_master_translator (\n\t\t.clk                      (clk_0_clk_clk),                                                            \n\t\t.reset                    (onchip_memory2_0_reset1_reset_bridge_in_reset_reset),                      \n\t\t.uav_address              (master_non_sec_master_translator_avalon_universal_master_0_address),       \n\t\t.uav_burstcount           (master_non_sec_master_translator_avalon_universal_master_0_burstcount),    \n\t\t.uav_read                 (master_non_sec_master_translator_avalon_universal_master_0_read),          \n\t\t.uav_write                (master_non_sec_master_translator_avalon_universal_master_0_write),         \n\t\t.uav_waitrequest          (master_non_sec_master_translator_avalon_universal_master_0_waitrequest),   \n\t\t.uav_readdatavalid        (master_non_sec_master_translator_avalon_universal_master_0_readdatavalid), \n\t\t.uav_byteenable           (master_non_sec_master_translator_avalon_universal_master_0_byteenable),    \n\t\t.uav_readdata             (master_non_sec_master_translator_avalon_universal_master_0_readdata),      \n\t\t.uav_writedata            (master_non_sec_master_translator_avalon_universal_master_0_writedata),     \n\t\t.uav_lock                 (master_non_sec_master_translator_avalon_universal_master_0_lock),          \n\t\t.uav_debugaccess          (master_non_sec_master_translator_avalon_universal_master_0_debugaccess),   \n\t\t.av_address               (master_non_sec_master_address),                                            \n\t\t.av_waitrequest           (master_non_sec_master_waitrequest),                                        \n\t\t.av_byteenable            (master_non_sec_master_byteenable),                                         \n\t\t.av_read                  (master_non_sec_master_read),                                               \n\t\t.av_readdata              (master_non_sec_master_readdata),                                           \n\t\t.av_readdatavalid         (master_non_sec_master_readdatavalid),                                      \n\t\t.av_write                 (master_non_sec_master_write),                                              \n\t\t.av_writedata             (master_non_sec_master_writedata),                                          \n\t\t.av_burstcount            (1'b1),                                                                     \n\t\t.av_beginbursttransfer    (1'b0),                                                                     \n\t\t.av_begintransfer         (1'b0),                                                                     \n\t\t.av_chipselect            (1'b0),                                                                     \n\t\t.av_lock                  (1'b0),                                                                     \n\t\t.av_debugaccess           (1'b0),                                                                     \n\t\t.uav_clken                (),                                                                         \n\t\t.av_clken                 (1'b1),                                                                     \n\t\t.uav_response             (2'b00),                                                                    \n\t\t.av_response              (),                                                                         \n\t\t.uav_writeresponserequest (),                                                                         \n\t\t.uav_writeresponsevalid   (1'b0),                                                                     \n\t\t.av_writeresponserequest  (1'b0),                                                                     \n\t\t.av_writeresponsevalid    ()                                                                          \n\t);\n\n\taltera_merlin_slave_translator #(\n\t\t.AV_ADDRESS_W                   (13),\n\t\t.AV_DATA_W                      (64),\n\t\t.UAV_DATA_W                     (64),\n\t\t.AV_BURSTCOUNT_W                (1),\n\t\t.AV_BYTEENABLE_W                (8),\n\t\t.UAV_BYTEENABLE_W               (8),\n\t\t.UAV_ADDRESS_W                  (32),\n\t\t.UAV_BURSTCOUNT_W               (4),\n\t\t.AV_READLATENCY                 (1),\n\t\t.USE_READDATAVALID              (0),\n\t\t.USE_WAITREQUEST                (0),\n\t\t.USE_UAV_CLKEN                  (0),\n\t\t.USE_READRESPONSE               (0),\n\t\t.USE_WRITERESPONSE              (0),\n\t\t.AV_SYMBOLS_PER_WORD            (8),\n\t\t.AV_ADDRESS_SYMBOLS             (0),\n\t\t.AV_BURSTCOUNT_SYMBOLS          (0),\n\t\t.AV_CONSTANT_BURST_BEHAVIOR     (0),\n\t\t.UAV_CONSTANT_BURST_BEHAVIOR    (0),\n\t\t.AV_REQUIRE_UNALIGNED_ADDRESSES (0),\n\t\t.CHIPSELECT_THROUGH_READLATENCY (0),\n\t\t.AV_READ_WAIT_CYCLES            (0),\n\t\t.AV_WRITE_WAIT_CYCLES           (0),\n\t\t.AV_SETUP_WAIT_CYCLES           (0),\n\t\t.AV_DATA_HOLD_CYCLES            (0)\n\t) onchip_memory2_0_s1_translator (\n\t\t.clk                      (clk_0_clk_clk),                                                                  \n\t\t.reset                    (onchip_memory2_0_reset1_reset_bridge_in_reset_reset),                            \n\t\t.uav_address              (onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_m0_address),       \n\t\t.uav_burstcount           (onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_m0_burstcount),    \n\t\t.uav_read                 (onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_m0_read),          \n\t\t.uav_write                (onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_m0_write),         \n\t\t.uav_waitrequest          (onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_m0_waitrequest),   \n\t\t.uav_readdatavalid        (onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_m0_readdatavalid), \n\t\t.uav_byteenable           (onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_m0_byteenable),    \n\t\t.uav_readdata             (onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_m0_readdata),      \n\t\t.uav_writedata            (onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_m0_writedata),     \n\t\t.uav_lock                 (onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_m0_lock),          \n\t\t.uav_debugaccess          (onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_m0_debugaccess),   \n\t\t.av_address               (onchip_memory2_0_s1_address),                                                    \n\t\t.av_write                 (onchip_memory2_0_s1_write),                                                      \n\t\t.av_readdata              (onchip_memory2_0_s1_readdata),                                                   \n\t\t.av_writedata             (onchip_memory2_0_s1_writedata),                                                  \n\t\t.av_byteenable            (onchip_memory2_0_s1_byteenable),                                                 \n\t\t.av_chipselect            (onchip_memory2_0_s1_chipselect),                                                 \n\t\t.av_clken                 (onchip_memory2_0_s1_clken),                                                      \n\t\t.av_read                  (),                                                                               \n\t\t.av_begintransfer         (),                                                                               \n\t\t.av_beginbursttransfer    (),                                                                               \n\t\t.av_burstcount            (),                                                                               \n\t\t.av_readdatavalid         (1'b0),                                                                           \n\t\t.av_waitrequest           (1'b0),                                                                           \n\t\t.av_writebyteenable       (),                                                                               \n\t\t.av_lock                  (),                                                                               \n\t\t.uav_clken                (1'b0),                                                                           \n\t\t.av_debugaccess           (),                                                                               \n\t\t.av_outputenable          (),                                                                               \n\t\t.uav_response             (),                                                                               \n\t\t.av_response              (2'b00),                                                                          \n\t\t.uav_writeresponserequest (1'b0),                                                                           \n\t\t.uav_writeresponsevalid   (),                                                                               \n\t\t.av_writeresponserequest  (),                                                                               \n\t\t.av_writeresponsevalid    (1'b0)                                                                            \n\t);\n\n\taltera_merlin_slave_translator #(\n\t\t.AV_ADDRESS_W                   (2),\n\t\t.AV_DATA_W                      (32),\n\t\t.UAV_DATA_W                     (32),\n\t\t.AV_BURSTCOUNT_W                (1),\n\t\t.AV_BYTEENABLE_W                (1),\n\t\t.UAV_BYTEENABLE_W               (4),\n\t\t.UAV_ADDRESS_W                  (32),\n\t\t.UAV_BURSTCOUNT_W               (3),\n\t\t.AV_READLATENCY                 (0),\n\t\t.USE_READDATAVALID              (0),\n\t\t.USE_WAITREQUEST                (0),\n\t\t.USE_UAV_CLKEN                  (0),\n\t\t.USE_READRESPONSE               (0),\n\t\t.USE_WRITERESPONSE              (0),\n\t\t.AV_SYMBOLS_PER_WORD            (4),\n\t\t.AV_ADDRESS_SYMBOLS             (0),\n\t\t.AV_BURSTCOUNT_SYMBOLS          (0),\n\t\t.AV_CONSTANT_BURST_BEHAVIOR     (0),\n\t\t.UAV_CONSTANT_BURST_BEHAVIOR    (0),\n\t\t.AV_REQUIRE_UNALIGNED_ADDRESSES (0),\n\t\t.CHIPSELECT_THROUGH_READLATENCY (0),\n\t\t.AV_READ_WAIT_CYCLES            (1),\n\t\t.AV_WRITE_WAIT_CYCLES           (0),\n\t\t.AV_SETUP_WAIT_CYCLES           (0),\n\t\t.AV_DATA_HOLD_CYCLES            (0)\n\t) led_pio_s1_translator (\n\t\t.clk                      (clk_0_clk_clk),                                                         \n\t\t.reset                    (onchip_memory2_0_reset1_reset_bridge_in_reset_reset),                   \n\t\t.uav_address              (led_pio_s1_translator_avalon_universal_slave_0_agent_m0_address),       \n\t\t.uav_burstcount           (led_pio_s1_translator_avalon_universal_slave_0_agent_m0_burstcount),    \n\t\t.uav_read                 (led_pio_s1_translator_avalon_universal_slave_0_agent_m0_read),          \n\t\t.uav_write                (led_pio_s1_translator_avalon_universal_slave_0_agent_m0_write),         \n\t\t.uav_waitrequest          (led_pio_s1_translator_avalon_universal_slave_0_agent_m0_waitrequest),   \n\t\t.uav_readdatavalid        (led_pio_s1_translator_avalon_universal_slave_0_agent_m0_readdatavalid), \n\t\t.uav_byteenable           (led_pio_s1_translator_avalon_universal_slave_0_agent_m0_byteenable),    \n\t\t.uav_readdata             (led_pio_s1_translator_avalon_universal_slave_0_agent_m0_readdata),      \n\t\t.uav_writedata            (led_pio_s1_translator_avalon_universal_slave_0_agent_m0_writedata),     \n\t\t.uav_lock                 (led_pio_s1_translator_avalon_universal_slave_0_agent_m0_lock),          \n\t\t.uav_debugaccess          (led_pio_s1_translator_avalon_universal_slave_0_agent_m0_debugaccess),   \n\t\t.av_address               (led_pio_s1_address),                                                    \n\t\t.av_write                 (led_pio_s1_write),                                                      \n\t\t.av_readdata              (led_pio_s1_readdata),                                                   \n\t\t.av_writedata             (led_pio_s1_writedata),                                                  \n\t\t.av_chipselect            (led_pio_s1_chipselect),                                                 \n\t\t.av_read                  (),                                                                      \n\t\t.av_begintransfer         (),                                                                      \n\t\t.av_beginbursttransfer    (),                                                                      \n\t\t.av_burstcount            (),                                                                      \n\t\t.av_byteenable            (),                                                                      \n\t\t.av_readdatavalid         (1'b0),                                                                  \n\t\t.av_waitrequest           (1'b0),                                                                  \n\t\t.av_writebyteenable       (),                                                                      \n\t\t.av_lock                  (),                                                                      \n\t\t.av_clken                 (),                                                                      \n\t\t.uav_clken                (1'b0),                                                                  \n\t\t.av_debugaccess           (),                                                                      \n\t\t.av_outputenable          (),                                                                      \n\t\t.uav_response             (),                                                                      \n\t\t.av_response              (2'b00),                                                                 \n\t\t.uav_writeresponserequest (1'b0),                                                                  \n\t\t.uav_writeresponsevalid   (),                                                                      \n\t\t.av_writeresponserequest  (),                                                                      \n\t\t.av_writeresponsevalid    (1'b0)                                                                   \n\t);\n\n\taltera_merlin_slave_translator #(\n\t\t.AV_ADDRESS_W                   (2),\n\t\t.AV_DATA_W                      (32),\n\t\t.UAV_DATA_W                     (32),\n\t\t.AV_BURSTCOUNT_W                (1),\n\t\t.AV_BYTEENABLE_W                (1),\n\t\t.UAV_BYTEENABLE_W               (4),\n\t\t.UAV_ADDRESS_W                  (32),\n\t\t.UAV_BURSTCOUNT_W               (3),\n\t\t.AV_READLATENCY                 (0),\n\t\t.USE_READDATAVALID              (0),\n\t\t.USE_WAITREQUEST                (0),\n\t\t.USE_UAV_CLKEN                  (0),\n\t\t.USE_READRESPONSE               (0),\n\t\t.USE_WRITERESPONSE              (0),\n\t\t.AV_SYMBOLS_PER_WORD            (4),\n\t\t.AV_ADDRESS_SYMBOLS             (0),\n\t\t.AV_BURSTCOUNT_SYMBOLS          (0),\n\t\t.AV_CONSTANT_BURST_BEHAVIOR     (0),\n\t\t.UAV_CONSTANT_BURST_BEHAVIOR    (0),\n\t\t.AV_REQUIRE_UNALIGNED_ADDRESSES (0),\n\t\t.CHIPSELECT_THROUGH_READLATENCY (0),\n\t\t.AV_READ_WAIT_CYCLES            (1),\n\t\t.AV_WRITE_WAIT_CYCLES           (0),\n\t\t.AV_SETUP_WAIT_CYCLES           (0),\n\t\t.AV_DATA_HOLD_CYCLES            (0)\n\t) dipsw_pio_s1_translator (\n\t\t.clk                      (clk_0_clk_clk),                                                           \n\t\t.reset                    (onchip_memory2_0_reset1_reset_bridge_in_reset_reset),                     \n\t\t.uav_address              (dipsw_pio_s1_translator_avalon_universal_slave_0_agent_m0_address),       \n\t\t.uav_burstcount           (dipsw_pio_s1_translator_avalon_universal_slave_0_agent_m0_burstcount),    \n\t\t.uav_read                 (dipsw_pio_s1_translator_avalon_universal_slave_0_agent_m0_read),          \n\t\t.uav_write                (dipsw_pio_s1_translator_avalon_universal_slave_0_agent_m0_write),         \n\t\t.uav_waitrequest          (dipsw_pio_s1_translator_avalon_universal_slave_0_agent_m0_waitrequest),   \n\t\t.uav_readdatavalid        (dipsw_pio_s1_translator_avalon_universal_slave_0_agent_m0_readdatavalid), \n\t\t.uav_byteenable           (dipsw_pio_s1_translator_avalon_universal_slave_0_agent_m0_byteenable),    \n\t\t.uav_readdata             (dipsw_pio_s1_translator_avalon_universal_slave_0_agent_m0_readdata),      \n\t\t.uav_writedata            (dipsw_pio_s1_translator_avalon_universal_slave_0_agent_m0_writedata),     \n\t\t.uav_lock                 (dipsw_pio_s1_translator_avalon_universal_slave_0_agent_m0_lock),          \n\t\t.uav_debugaccess          (dipsw_pio_s1_translator_avalon_universal_slave_0_agent_m0_debugaccess),   \n\t\t.av_address               (dipsw_pio_s1_address),                                                    \n\t\t.av_write                 (dipsw_pio_s1_write),                                                      \n\t\t.av_readdata              (dipsw_pio_s1_readdata),                                                   \n\t\t.av_writedata             (dipsw_pio_s1_writedata),                                                  \n\t\t.av_chipselect            (dipsw_pio_s1_chipselect),                                                 \n\t\t.av_read                  (),                                                                        \n\t\t.av_begintransfer         (),                                                                        \n\t\t.av_beginbursttransfer    (),                                                                        \n\t\t.av_burstcount            (),                                                                        \n\t\t.av_byteenable            (),                                                                        \n\t\t.av_readdatavalid         (1'b0),                                                                    \n\t\t.av_waitrequest           (1'b0),                                                                    \n\t\t.av_writebyteenable       (),                                                                        \n\t\t.av_lock                  (),                                                                        \n\t\t.av_clken                 (),                                                                        \n\t\t.uav_clken                (1'b0),                                                                    \n\t\t.av_debugaccess           (),                                                                        \n\t\t.av_outputenable          (),                                                                        \n\t\t.uav_response             (),                                                                        \n\t\t.av_response              (2'b00),                                                                   \n\t\t.uav_writeresponserequest (1'b0),                                                                    \n\t\t.uav_writeresponsevalid   (),                                                                        \n\t\t.av_writeresponserequest  (),                                                                        \n\t\t.av_writeresponsevalid    (1'b0)                                                                     \n\t);\n\n\taltera_merlin_slave_translator #(\n\t\t.AV_ADDRESS_W                   (2),\n\t\t.AV_DATA_W                      (32),\n\t\t.UAV_DATA_W                     (32),\n\t\t.AV_BURSTCOUNT_W                (1),\n\t\t.AV_BYTEENABLE_W                (1),\n\t\t.UAV_BYTEENABLE_W               (4),\n\t\t.UAV_ADDRESS_W                  (32),\n\t\t.UAV_BURSTCOUNT_W               (3),\n\t\t.AV_READLATENCY                 (0),\n\t\t.USE_READDATAVALID              (0),\n\t\t.USE_WAITREQUEST                (0),\n\t\t.USE_UAV_CLKEN                  (0),\n\t\t.USE_READRESPONSE               (0),\n\t\t.USE_WRITERESPONSE              (0),\n\t\t.AV_SYMBOLS_PER_WORD            (4),\n\t\t.AV_ADDRESS_SYMBOLS             (0),\n\t\t.AV_BURSTCOUNT_SYMBOLS          (0),\n\t\t.AV_CONSTANT_BURST_BEHAVIOR     (0),\n\t\t.UAV_CONSTANT_BURST_BEHAVIOR    (0),\n\t\t.AV_REQUIRE_UNALIGNED_ADDRESSES (0),\n\t\t.CHIPSELECT_THROUGH_READLATENCY (0),\n\t\t.AV_READ_WAIT_CYCLES            (1),\n\t\t.AV_WRITE_WAIT_CYCLES           (0),\n\t\t.AV_SETUP_WAIT_CYCLES           (0),\n\t\t.AV_DATA_HOLD_CYCLES            (0)\n\t) button_pio_s1_translator (\n\t\t.clk                      (clk_0_clk_clk),                                                            \n\t\t.reset                    (onchip_memory2_0_reset1_reset_bridge_in_reset_reset),                      \n\t\t.uav_address              (button_pio_s1_translator_avalon_universal_slave_0_agent_m0_address),       \n\t\t.uav_burstcount           (button_pio_s1_translator_avalon_universal_slave_0_agent_m0_burstcount),    \n\t\t.uav_read                 (button_pio_s1_translator_avalon_universal_slave_0_agent_m0_read),          \n\t\t.uav_write                (button_pio_s1_translator_avalon_universal_slave_0_agent_m0_write),         \n\t\t.uav_waitrequest          (button_pio_s1_translator_avalon_universal_slave_0_agent_m0_waitrequest),   \n\t\t.uav_readdatavalid        (button_pio_s1_translator_avalon_universal_slave_0_agent_m0_readdatavalid), \n\t\t.uav_byteenable           (button_pio_s1_translator_avalon_universal_slave_0_agent_m0_byteenable),    \n\t\t.uav_readdata             (button_pio_s1_translator_avalon_universal_slave_0_agent_m0_readdata),      \n\t\t.uav_writedata            (button_pio_s1_translator_avalon_universal_slave_0_agent_m0_writedata),     \n\t\t.uav_lock                 (button_pio_s1_translator_avalon_universal_slave_0_agent_m0_lock),          \n\t\t.uav_debugaccess          (button_pio_s1_translator_avalon_universal_slave_0_agent_m0_debugaccess),   \n\t\t.av_address               (button_pio_s1_address),                                                    \n\t\t.av_write                 (button_pio_s1_write),                                                      \n\t\t.av_readdata              (button_pio_s1_readdata),                                                   \n\t\t.av_writedata             (button_pio_s1_writedata),                                                  \n\t\t.av_chipselect            (button_pio_s1_chipselect),                                                 \n\t\t.av_read                  (),                                                                         \n\t\t.av_begintransfer         (),                                                                         \n\t\t.av_beginbursttransfer    (),                                                                         \n\t\t.av_burstcount            (),                                                                         \n\t\t.av_byteenable            (),                                                                         \n\t\t.av_readdatavalid         (1'b0),                                                                     \n\t\t.av_waitrequest           (1'b0),                                                                     \n\t\t.av_writebyteenable       (),                                                                         \n\t\t.av_lock                  (),                                                                         \n\t\t.av_clken                 (),                                                                         \n\t\t.uav_clken                (1'b0),                                                                     \n\t\t.av_debugaccess           (),                                                                         \n\t\t.av_outputenable          (),                                                                         \n\t\t.uav_response             (),                                                                         \n\t\t.av_response              (2'b00),                                                                    \n\t\t.uav_writeresponserequest (1'b0),                                                                     \n\t\t.uav_writeresponsevalid   (),                                                                         \n\t\t.av_writeresponserequest  (),                                                                         \n\t\t.av_writeresponsevalid    (1'b0)                                                                      \n\t);\n\n\taltera_merlin_slave_translator #(\n\t\t.AV_ADDRESS_W                   (1),\n\t\t.AV_DATA_W                      (32),\n\t\t.UAV_DATA_W                     (32),\n\t\t.AV_BURSTCOUNT_W                (1),\n\t\t.AV_BYTEENABLE_W                (1),\n\t\t.UAV_BYTEENABLE_W               (4),\n\t\t.UAV_ADDRESS_W                  (32),\n\t\t.UAV_BURSTCOUNT_W               (3),\n\t\t.AV_READLATENCY                 (0),\n\t\t.USE_READDATAVALID              (0),\n\t\t.USE_WAITREQUEST                (1),\n\t\t.USE_UAV_CLKEN                  (0),\n\t\t.USE_READRESPONSE               (0),\n\t\t.USE_WRITERESPONSE              (0),\n\t\t.AV_SYMBOLS_PER_WORD            (4),\n\t\t.AV_ADDRESS_SYMBOLS             (0),\n\t\t.AV_BURSTCOUNT_SYMBOLS          (0),\n\t\t.AV_CONSTANT_BURST_BEHAVIOR     (0),\n\t\t.UAV_CONSTANT_BURST_BEHAVIOR    (0),\n\t\t.AV_REQUIRE_UNALIGNED_ADDRESSES (0),\n\t\t.CHIPSELECT_THROUGH_READLATENCY (0),\n\t\t.AV_READ_WAIT_CYCLES            (1),\n\t\t.AV_WRITE_WAIT_CYCLES           (0),\n\t\t.AV_SETUP_WAIT_CYCLES           (0),\n\t\t.AV_DATA_HOLD_CYCLES            (0)\n\t) jtag_uart_avalon_jtag_slave_translator (\n\t\t.clk                      (clk_0_clk_clk),                                                                          \n\t\t.reset                    (onchip_memory2_0_reset1_reset_bridge_in_reset_reset),                                    \n\t\t.uav_address              (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_address),       \n\t\t.uav_burstcount           (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_burstcount),    \n\t\t.uav_read                 (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_read),          \n\t\t.uav_write                (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_write),         \n\t\t.uav_waitrequest          (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_waitrequest),   \n\t\t.uav_readdatavalid        (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_readdatavalid), \n\t\t.uav_byteenable           (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_byteenable),    \n\t\t.uav_readdata             (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_readdata),      \n\t\t.uav_writedata            (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_writedata),     \n\t\t.uav_lock                 (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_lock),          \n\t\t.uav_debugaccess          (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_debugaccess),   \n\t\t.av_address               (jtag_uart_avalon_jtag_slave_address),                                                    \n\t\t.av_write                 (jtag_uart_avalon_jtag_slave_write),                                                      \n\t\t.av_read                  (jtag_uart_avalon_jtag_slave_read),                                                       \n\t\t.av_readdata              (jtag_uart_avalon_jtag_slave_readdata),                                                   \n\t\t.av_writedata             (jtag_uart_avalon_jtag_slave_writedata),                                                  \n\t\t.av_waitrequest           (jtag_uart_avalon_jtag_slave_waitrequest),                                                \n\t\t.av_chipselect            (jtag_uart_avalon_jtag_slave_chipselect),                                                 \n\t\t.av_begintransfer         (),                                                                                       \n\t\t.av_beginbursttransfer    (),                                                                                       \n\t\t.av_burstcount            (),                                                                                       \n\t\t.av_byteenable            (),                                                                                       \n\t\t.av_readdatavalid         (1'b0),                                                                                   \n\t\t.av_writebyteenable       (),                                                                                       \n\t\t.av_lock                  (),                                                                                       \n\t\t.av_clken                 (),                                                                                       \n\t\t.uav_clken                (1'b0),                                                                                   \n\t\t.av_debugaccess           (),                                                                                       \n\t\t.av_outputenable          (),                                                                                       \n\t\t.uav_response             (),                                                                                       \n\t\t.av_response              (2'b00),                                                                                  \n\t\t.uav_writeresponserequest (1'b0),                                                                                   \n\t\t.uav_writeresponsevalid   (),                                                                                       \n\t\t.av_writeresponserequest  (),                                                                                       \n\t\t.av_writeresponsevalid    (1'b0)                                                                                    \n\t);\n\n\taltera_merlin_slave_translator #(\n\t\t.AV_ADDRESS_W                   (1),\n\t\t.AV_DATA_W                      (32),\n\t\t.UAV_DATA_W                     (32),\n\t\t.AV_BURSTCOUNT_W                (1),\n\t\t.AV_BYTEENABLE_W                (4),\n\t\t.UAV_BYTEENABLE_W               (4),\n\t\t.UAV_ADDRESS_W                  (32),\n\t\t.UAV_BURSTCOUNT_W               (3),\n\t\t.AV_READLATENCY                 (0),\n\t\t.USE_READDATAVALID              (0),\n\t\t.USE_WAITREQUEST                (0),\n\t\t.USE_UAV_CLKEN                  (0),\n\t\t.USE_READRESPONSE               (0),\n\t\t.USE_WRITERESPONSE              (0),\n\t\t.AV_SYMBOLS_PER_WORD            (4),\n\t\t.AV_ADDRESS_SYMBOLS             (0),\n\t\t.AV_BURSTCOUNT_SYMBOLS          (0),\n\t\t.AV_CONSTANT_BURST_BEHAVIOR     (0),\n\t\t.UAV_CONSTANT_BURST_BEHAVIOR    (0),\n\t\t.AV_REQUIRE_UNALIGNED_ADDRESSES (0),\n\t\t.CHIPSELECT_THROUGH_READLATENCY (0),\n\t\t.AV_READ_WAIT_CYCLES            (1),\n\t\t.AV_WRITE_WAIT_CYCLES           (0),\n\t\t.AV_SETUP_WAIT_CYCLES           (0),\n\t\t.AV_DATA_HOLD_CYCLES            (0)\n\t) intr_capturer_0_avalon_slave_0_translator (\n\t\t.clk                      (clk_0_clk_clk),                                                                             \n\t\t.reset                    (onchip_memory2_0_reset1_reset_bridge_in_reset_reset),                                       \n\t\t.uav_address              (intr_capturer_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_m0_address),       \n\t\t.uav_burstcount           (intr_capturer_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_m0_burstcount),    \n\t\t.uav_read                 (intr_capturer_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_m0_read),          \n\t\t.uav_write                (intr_capturer_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_m0_write),         \n\t\t.uav_waitrequest          (intr_capturer_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_m0_waitrequest),   \n\t\t.uav_readdatavalid        (intr_capturer_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_m0_readdatavalid), \n\t\t.uav_byteenable           (intr_capturer_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_m0_byteenable),    \n\t\t.uav_readdata             (intr_capturer_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_m0_readdata),      \n\t\t.uav_writedata            (intr_capturer_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_m0_writedata),     \n\t\t.uav_lock                 (intr_capturer_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_m0_lock),          \n\t\t.uav_debugaccess          (intr_capturer_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_m0_debugaccess),   \n\t\t.av_address               (intr_capturer_0_avalon_slave_0_address),                                                    \n\t\t.av_read                  (intr_capturer_0_avalon_slave_0_read),                                                       \n\t\t.av_readdata              (intr_capturer_0_avalon_slave_0_readdata),                                                   \n\t\t.av_write                 (),                                                                                          \n\t\t.av_writedata             (),                                                                                          \n\t\t.av_begintransfer         (),                                                                                          \n\t\t.av_beginbursttransfer    (),                                                                                          \n\t\t.av_burstcount            (),                                                                                          \n\t\t.av_byteenable            (),                                                                                          \n\t\t.av_readdatavalid         (1'b0),                                                                                      \n\t\t.av_waitrequest           (1'b0),                                                                                      \n\t\t.av_writebyteenable       (),                                                                                          \n\t\t.av_lock                  (),                                                                                          \n\t\t.av_chipselect            (),                                                                                          \n\t\t.av_clken                 (),                                                                                          \n\t\t.uav_clken                (1'b0),                                                                                      \n\t\t.av_debugaccess           (),                                                                                          \n\t\t.av_outputenable          (),                                                                                          \n\t\t.uav_response             (),                                                                                          \n\t\t.av_response              (2'b00),                                                                                     \n\t\t.uav_writeresponserequest (1'b0),                                                                                      \n\t\t.uav_writeresponsevalid   (),                                                                                          \n\t\t.av_writeresponserequest  (),                                                                                          \n\t\t.av_writeresponsevalid    (1'b0)                                                                                       \n\t);\n\n\taltera_merlin_slave_translator #(\n\t\t.AV_ADDRESS_W                   (1),\n\t\t.AV_DATA_W                      (32),\n\t\t.UAV_DATA_W                     (32),\n\t\t.AV_BURSTCOUNT_W                (1),\n\t\t.AV_BYTEENABLE_W                (4),\n\t\t.UAV_BYTEENABLE_W               (4),\n\t\t.UAV_ADDRESS_W                  (32),\n\t\t.UAV_BURSTCOUNT_W               (3),\n\t\t.AV_READLATENCY                 (0),\n\t\t.USE_READDATAVALID              (0),\n\t\t.USE_WAITREQUEST                (0),\n\t\t.USE_UAV_CLKEN                  (0),\n\t\t.USE_READRESPONSE               (0),\n\t\t.USE_WRITERESPONSE              (0),\n\t\t.AV_SYMBOLS_PER_WORD            (4),\n\t\t.AV_ADDRESS_SYMBOLS             (0),\n\t\t.AV_BURSTCOUNT_SYMBOLS          (0),\n\t\t.AV_CONSTANT_BURST_BEHAVIOR     (0),\n\t\t.UAV_CONSTANT_BURST_BEHAVIOR    (0),\n\t\t.AV_REQUIRE_UNALIGNED_ADDRESSES (0),\n\t\t.CHIPSELECT_THROUGH_READLATENCY (0),\n\t\t.AV_READ_WAIT_CYCLES            (1),\n\t\t.AV_WRITE_WAIT_CYCLES           (0),\n\t\t.AV_SETUP_WAIT_CYCLES           (0),\n\t\t.AV_DATA_HOLD_CYCLES            (0)\n\t) sysid_qsys_control_slave_translator (\n\t\t.clk                      (clk_0_clk_clk),                                                                       \n\t\t.reset                    (onchip_memory2_0_reset1_reset_bridge_in_reset_reset),                                 \n\t\t.uav_address              (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_m0_address),       \n\t\t.uav_burstcount           (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_m0_burstcount),    \n\t\t.uav_read                 (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_m0_read),          \n\t\t.uav_write                (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_m0_write),         \n\t\t.uav_waitrequest          (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_m0_waitrequest),   \n\t\t.uav_readdatavalid        (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_m0_readdatavalid), \n\t\t.uav_byteenable           (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_m0_byteenable),    \n\t\t.uav_readdata             (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_m0_readdata),      \n\t\t.uav_writedata            (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_m0_writedata),     \n\t\t.uav_lock                 (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_m0_lock),          \n\t\t.uav_debugaccess          (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_m0_debugaccess),   \n\t\t.av_address               (sysid_qsys_control_slave_address),                                                    \n\t\t.av_readdata              (sysid_qsys_control_slave_readdata),                                                   \n\t\t.av_write                 (),                                                                                    \n\t\t.av_read                  (),                                                                                    \n\t\t.av_writedata             (),                                                                                    \n\t\t.av_begintransfer         (),                                                                                    \n\t\t.av_beginbursttransfer    (),                                                                                    \n\t\t.av_burstcount            (),                                                                                    \n\t\t.av_byteenable            (),                                                                                    \n\t\t.av_readdatavalid         (1'b0),                                                                                \n\t\t.av_waitrequest           (1'b0),                                                                                \n\t\t.av_writebyteenable       (),                                                                                    \n\t\t.av_lock                  (),                                                                                    \n\t\t.av_chipselect            (),                                                                                    \n\t\t.av_clken                 (),                                                                                    \n\t\t.uav_clken                (1'b0),                                                                                \n\t\t.av_debugaccess           (),                                                                                    \n\t\t.av_outputenable          (),                                                                                    \n\t\t.uav_response             (),                                                                                    \n\t\t.av_response              (2'b00),                                                                               \n\t\t.uav_writeresponserequest (1'b0),                                                                                \n\t\t.uav_writeresponsevalid   (),                                                                                    \n\t\t.av_writeresponserequest  (),                                                                                    \n\t\t.av_writeresponsevalid    (1'b0)                                                                                 \n\t);\n\n\taltera_merlin_axi_master_ni #(\n\t\t.ID_WIDTH                  (12),\n\t\t.ADDR_WIDTH                (30),\n\t\t.RDATA_WIDTH               (128),\n\t\t.WDATA_WIDTH               (128),\n\t\t.ADDR_USER_WIDTH           (1),\n\t\t.DATA_USER_WIDTH           (1),\n\t\t.AXI_BURST_LENGTH_WIDTH    (4),\n\t\t.AXI_LOCK_WIDTH            (2),\n\t\t.AXI_VERSION               (\"AXI3\"),\n\t\t.WRITE_ISSUING_CAPABILITY  (8),\n\t\t.READ_ISSUING_CAPABILITY   (8),\n\t\t.PKT_BEGIN_BURST           (207),\n\t\t.PKT_CACHE_H               (233),\n\t\t.PKT_CACHE_L               (230),\n\t\t.PKT_ADDR_SIDEBAND_H       (205),\n\t\t.PKT_ADDR_SIDEBAND_L       (205),\n\t\t.PKT_PROTECTION_H          (229),\n\t\t.PKT_PROTECTION_L          (227),\n\t\t.PKT_BURST_SIZE_H          (202),\n\t\t.PKT_BURST_SIZE_L          (200),\n\t\t.PKT_BURST_TYPE_H          (204),\n\t\t.PKT_BURST_TYPE_L          (203),\n\t\t.PKT_RESPONSE_STATUS_L     (234),\n\t\t.PKT_RESPONSE_STATUS_H     (235),\n\t\t.PKT_BURSTWRAP_H           (199),\n\t\t.PKT_BURSTWRAP_L           (191),\n\t\t.PKT_BYTE_CNT_H            (190),\n\t\t.PKT_BYTE_CNT_L            (182),\n\t\t.PKT_ADDR_H                (175),\n\t\t.PKT_ADDR_L                (144),\n\t\t.PKT_TRANS_EXCLUSIVE       (181),\n\t\t.PKT_TRANS_LOCK            (180),\n\t\t.PKT_TRANS_COMPRESSED_READ (176),\n\t\t.PKT_TRANS_POSTED          (177),\n\t\t.PKT_TRANS_WRITE           (178),\n\t\t.PKT_TRANS_READ            (179),\n\t\t.PKT_DATA_H                (127),\n\t\t.PKT_DATA_L                (0),\n\t\t.PKT_BYTEEN_H              (143),\n\t\t.PKT_BYTEEN_L              (128),\n\t\t.PKT_SRC_ID_H              (211),\n\t\t.PKT_SRC_ID_L              (209),\n\t\t.PKT_DEST_ID_H             (214),\n\t\t.PKT_DEST_ID_L             (212),\n\t\t.PKT_THREAD_ID_H           (226),\n\t\t.PKT_THREAD_ID_L           (215),\n\t\t.PKT_QOS_L                 (208),\n\t\t.PKT_QOS_H                 (208),\n\t\t.PKT_ORI_BURST_SIZE_L      (236),\n\t\t.PKT_ORI_BURST_SIZE_H      (238),\n\t\t.PKT_DATA_SIDEBAND_H       (206),\n\t\t.PKT_DATA_SIDEBAND_L       (206),\n\t\t.ST_DATA_W                 (239),\n\t\t.ST_CHANNEL_W              (7),\n\t\t.ID                        (0)\n\t) hps_0_h2f_axi_master_agent (\n\t\t.aclk                   (clk_0_clk_clk),                                                     \n\t\t.aresetn                (~hps_0_h2f_axi_master_agent_clk_reset_reset_bridge_in_reset_reset), \n\t\t.write_cp_valid         (hps_0_h2f_axi_master_agent_write_cp_valid),                         \n\t\t.write_cp_data          (hps_0_h2f_axi_master_agent_write_cp_data),                          \n\t\t.write_cp_startofpacket (hps_0_h2f_axi_master_agent_write_cp_startofpacket),                 \n\t\t.write_cp_endofpacket   (hps_0_h2f_axi_master_agent_write_cp_endofpacket),                   \n\t\t.write_cp_ready         (hps_0_h2f_axi_master_agent_write_cp_ready),                         \n\t\t.write_rp_valid         (rsp_xbar_mux_src_valid),                                            \n\t\t.write_rp_data          (rsp_xbar_mux_src_data),                                             \n\t\t.write_rp_channel       (rsp_xbar_mux_src_channel),                                          \n\t\t.write_rp_startofpacket (rsp_xbar_mux_src_startofpacket),                                    \n\t\t.write_rp_endofpacket   (rsp_xbar_mux_src_endofpacket),                                      \n\t\t.write_rp_ready         (rsp_xbar_mux_src_ready),                                            \n\t\t.read_cp_valid          (hps_0_h2f_axi_master_agent_read_cp_valid),                          \n\t\t.read_cp_data           (hps_0_h2f_axi_master_agent_read_cp_data),                           \n\t\t.read_cp_startofpacket  (hps_0_h2f_axi_master_agent_read_cp_startofpacket),                  \n\t\t.read_cp_endofpacket    (hps_0_h2f_axi_master_agent_read_cp_endofpacket),                    \n\t\t.read_cp_ready          (hps_0_h2f_axi_master_agent_read_cp_ready),                          \n\t\t.read_rp_valid          (rsp_xbar_mux_001_src_valid),                                        \n\t\t.read_rp_data           (rsp_xbar_mux_001_src_data),                                         \n\t\t.read_rp_channel        (rsp_xbar_mux_001_src_channel),                                      \n\t\t.read_rp_startofpacket  (rsp_xbar_mux_001_src_startofpacket),                                \n\t\t.read_rp_endofpacket    (rsp_xbar_mux_001_src_endofpacket),                                  \n\t\t.read_rp_ready          (rsp_xbar_mux_001_src_ready),                                        \n\t\t.awid                   (hps_0_h2f_axi_master_awid),                                         \n\t\t.awaddr                 (hps_0_h2f_axi_master_awaddr),                                       \n\t\t.awlen                  (hps_0_h2f_axi_master_awlen),                                        \n\t\t.awsize                 (hps_0_h2f_axi_master_awsize),                                       \n\t\t.awburst                (hps_0_h2f_axi_master_awburst),                                      \n\t\t.awlock                 (hps_0_h2f_axi_master_awlock),                                       \n\t\t.awcache                (hps_0_h2f_axi_master_awcache),                                      \n\t\t.awprot                 (hps_0_h2f_axi_master_awprot),                                       \n\t\t.awvalid                (hps_0_h2f_axi_master_awvalid),                                      \n\t\t.awready                (hps_0_h2f_axi_master_awready),                                      \n\t\t.wid                    (hps_0_h2f_axi_master_wid),                                          \n\t\t.wdata                  (hps_0_h2f_axi_master_wdata),                                        \n\t\t.wstrb                  (hps_0_h2f_axi_master_wstrb),                                        \n\t\t.wlast                  (hps_0_h2f_axi_master_wlast),                                        \n\t\t.wvalid                 (hps_0_h2f_axi_master_wvalid),                                       \n\t\t.wready                 (hps_0_h2f_axi_master_wready),                                       \n\t\t.bid                    (hps_0_h2f_axi_master_bid),                                          \n\t\t.bresp                  (hps_0_h2f_axi_master_bresp),                                        \n\t\t.bvalid                 (hps_0_h2f_axi_master_bvalid),                                       \n\t\t.bready                 (hps_0_h2f_axi_master_bready),                                       \n\t\t.arid                   (hps_0_h2f_axi_master_arid),                                         \n\t\t.araddr                 (hps_0_h2f_axi_master_araddr),                                       \n\t\t.arlen                  (hps_0_h2f_axi_master_arlen),                                        \n\t\t.arsize                 (hps_0_h2f_axi_master_arsize),                                       \n\t\t.arburst                (hps_0_h2f_axi_master_arburst),                                      \n\t\t.arlock                 (hps_0_h2f_axi_master_arlock),                                       \n\t\t.arcache                (hps_0_h2f_axi_master_arcache),                                      \n\t\t.arprot                 (hps_0_h2f_axi_master_arprot),                                       \n\t\t.arvalid                (hps_0_h2f_axi_master_arvalid),                                      \n\t\t.arready                (hps_0_h2f_axi_master_arready),                                      \n\t\t.rid                    (hps_0_h2f_axi_master_rid),                                          \n\t\t.rdata                  (hps_0_h2f_axi_master_rdata),                                        \n\t\t.rresp                  (hps_0_h2f_axi_master_rresp),                                        \n\t\t.rlast                  (hps_0_h2f_axi_master_rlast),                                        \n\t\t.rvalid                 (hps_0_h2f_axi_master_rvalid),                                       \n\t\t.rready                 (hps_0_h2f_axi_master_rready),                                       \n\t\t.awuser                 (1'b0),                                                              \n\t\t.aruser                 (1'b0),                                                              \n\t\t.awqos                  (4'b0000),                                                           \n\t\t.arqos                  (4'b0000),                                                           \n\t\t.awregion               (4'b0000),                                                           \n\t\t.arregion               (4'b0000),                                                           \n\t\t.wuser                  (8'b00000000),                                                       \n\t\t.ruser                  (),                                                                  \n\t\t.buser                  ()                                                                   \n\t);\n\n\taltera_merlin_master_agent #(\n\t\t.PKT_PROTECTION_H          (121),\n\t\t.PKT_PROTECTION_L          (119),\n\t\t.PKT_BEGIN_BURST           (99),\n\t\t.PKT_BURSTWRAP_H           (91),\n\t\t.PKT_BURSTWRAP_L           (83),\n\t\t.PKT_BURST_SIZE_H          (94),\n\t\t.PKT_BURST_SIZE_L          (92),\n\t\t.PKT_BURST_TYPE_H          (96),\n\t\t.PKT_BURST_TYPE_L          (95),\n\t\t.PKT_BYTE_CNT_H            (82),\n\t\t.PKT_BYTE_CNT_L            (74),\n\t\t.PKT_ADDR_H                (67),\n\t\t.PKT_ADDR_L                (36),\n\t\t.PKT_TRANS_COMPRESSED_READ (68),\n\t\t.PKT_TRANS_POSTED          (69),\n\t\t.PKT_TRANS_WRITE           (70),\n\t\t.PKT_TRANS_READ            (71),\n\t\t.PKT_TRANS_LOCK            (72),\n\t\t.PKT_TRANS_EXCLUSIVE       (73),\n\t\t.PKT_DATA_H                (31),\n\t\t.PKT_DATA_L                (0),\n\t\t.PKT_BYTEEN_H              (35),\n\t\t.PKT_BYTEEN_L              (32),\n\t\t.PKT_SRC_ID_H              (103),\n\t\t.PKT_SRC_ID_L              (101),\n\t\t.PKT_DEST_ID_H             (106),\n\t\t.PKT_DEST_ID_L             (104),\n\t\t.PKT_THREAD_ID_H           (118),\n\t\t.PKT_THREAD_ID_L           (107),\n\t\t.PKT_CACHE_H               (125),\n\t\t.PKT_CACHE_L               (122),\n\t\t.PKT_DATA_SIDEBAND_H       (98),\n\t\t.PKT_DATA_SIDEBAND_L       (98),\n\t\t.PKT_QOS_H                 (100),\n\t\t.PKT_QOS_L                 (100),\n\t\t.PKT_ADDR_SIDEBAND_H       (97),\n\t\t.PKT_ADDR_SIDEBAND_L       (97),\n\t\t.PKT_RESPONSE_STATUS_H     (127),\n\t\t.PKT_RESPONSE_STATUS_L     (126),\n\t\t.PKT_ORI_BURST_SIZE_L      (128),\n\t\t.PKT_ORI_BURST_SIZE_H      (130),\n\t\t.ST_DATA_W                 (131),\n\t\t.ST_CHANNEL_W              (7),\n\t\t.AV_BURSTCOUNT_W           (3),\n\t\t.SUPPRESS_0_BYTEEN_RSP     (1),\n\t\t.ID                        (2),\n\t\t.BURSTWRAP_VALUE           (511),\n\t\t.CACHE_VALUE               (0),\n\t\t.SECURE_ACCESS_BIT         (1),\n\t\t.USE_READRESPONSE          (0),\n\t\t.USE_WRITERESPONSE         (0)\n\t) master_non_sec_master_translator_avalon_universal_master_0_agent (\n\t\t.clk                     (clk_0_clk_clk),                                                                     \n\t\t.reset                   (onchip_memory2_0_reset1_reset_bridge_in_reset_reset),                               \n\t\t.av_address              (master_non_sec_master_translator_avalon_universal_master_0_address),                \n\t\t.av_write                (master_non_sec_master_translator_avalon_universal_master_0_write),                  \n\t\t.av_read                 (master_non_sec_master_translator_avalon_universal_master_0_read),                   \n\t\t.av_writedata            (master_non_sec_master_translator_avalon_universal_master_0_writedata),              \n\t\t.av_readdata             (master_non_sec_master_translator_avalon_universal_master_0_readdata),               \n\t\t.av_waitrequest          (master_non_sec_master_translator_avalon_universal_master_0_waitrequest),            \n\t\t.av_readdatavalid        (master_non_sec_master_translator_avalon_universal_master_0_readdatavalid),          \n\t\t.av_byteenable           (master_non_sec_master_translator_avalon_universal_master_0_byteenable),             \n\t\t.av_burstcount           (master_non_sec_master_translator_avalon_universal_master_0_burstcount),             \n\t\t.av_debugaccess          (master_non_sec_master_translator_avalon_universal_master_0_debugaccess),            \n\t\t.av_lock                 (master_non_sec_master_translator_avalon_universal_master_0_lock),                   \n\t\t.cp_valid                (master_non_sec_master_translator_avalon_universal_master_0_agent_cp_valid),         \n\t\t.cp_data                 (master_non_sec_master_translator_avalon_universal_master_0_agent_cp_data),          \n\t\t.cp_startofpacket        (master_non_sec_master_translator_avalon_universal_master_0_agent_cp_startofpacket), \n\t\t.cp_endofpacket          (master_non_sec_master_translator_avalon_universal_master_0_agent_cp_endofpacket),   \n\t\t.cp_ready                (master_non_sec_master_translator_avalon_universal_master_0_agent_cp_ready),         \n\t\t.rp_valid                (limiter_rsp_src_valid),                                                             \n\t\t.rp_data                 (limiter_rsp_src_data),                                                              \n\t\t.rp_channel              (limiter_rsp_src_channel),                                                           \n\t\t.rp_startofpacket        (limiter_rsp_src_startofpacket),                                                     \n\t\t.rp_endofpacket          (limiter_rsp_src_endofpacket),                                                       \n\t\t.rp_ready                (limiter_rsp_src_ready),                                                             \n\t\t.av_response             (),                                                                                  \n\t\t.av_writeresponserequest (1'b0),                                                                              \n\t\t.av_writeresponsevalid   ()                                                                                   \n\t);\n\n\taltera_merlin_axi_master_ni #(\n\t\t.ID_WIDTH                  (12),\n\t\t.ADDR_WIDTH                (21),\n\t\t.RDATA_WIDTH               (32),\n\t\t.WDATA_WIDTH               (32),\n\t\t.ADDR_USER_WIDTH           (1),\n\t\t.DATA_USER_WIDTH           (1),\n\t\t.AXI_BURST_LENGTH_WIDTH    (4),\n\t\t.AXI_LOCK_WIDTH            (2),\n\t\t.AXI_VERSION               (\"AXI3\"),\n\t\t.WRITE_ISSUING_CAPABILITY  (8),\n\t\t.READ_ISSUING_CAPABILITY   (8),\n\t\t.PKT_BEGIN_BURST           (99),\n\t\t.PKT_CACHE_H               (125),\n\t\t.PKT_CACHE_L               (122),\n\t\t.PKT_ADDR_SIDEBAND_H       (97),\n\t\t.PKT_ADDR_SIDEBAND_L       (97),\n\t\t.PKT_PROTECTION_H          (121),\n\t\t.PKT_PROTECTION_L          (119),\n\t\t.PKT_BURST_SIZE_H          (94),\n\t\t.PKT_BURST_SIZE_L          (92),\n\t\t.PKT_BURST_TYPE_H          (96),\n\t\t.PKT_BURST_TYPE_L          (95),\n\t\t.PKT_RESPONSE_STATUS_L     (126),\n\t\t.PKT_RESPONSE_STATUS_H     (127),\n\t\t.PKT_BURSTWRAP_H           (91),\n\t\t.PKT_BURSTWRAP_L           (83),\n\t\t.PKT_BYTE_CNT_H            (82),\n\t\t.PKT_BYTE_CNT_L            (74),\n\t\t.PKT_ADDR_H                (67),\n\t\t.PKT_ADDR_L                (36),\n\t\t.PKT_TRANS_EXCLUSIVE       (73),\n\t\t.PKT_TRANS_LOCK            (72),\n\t\t.PKT_TRANS_COMPRESSED_READ (68),\n\t\t.PKT_TRANS_POSTED          (69),\n\t\t.PKT_TRANS_WRITE           (70),\n\t\t.PKT_TRANS_READ            (71),\n\t\t.PKT_DATA_H                (31),\n\t\t.PKT_DATA_L                (0),\n\t\t.PKT_BYTEEN_H              (35),\n\t\t.PKT_BYTEEN_L              (32),\n\t\t.PKT_SRC_ID_H              (103),\n\t\t.PKT_SRC_ID_L              (101),\n\t\t.PKT_DEST_ID_H             (106),\n\t\t.PKT_DEST_ID_L             (104),\n\t\t.PKT_THREAD_ID_H           (118),\n\t\t.PKT_THREAD_ID_L           (107),\n\t\t.PKT_QOS_L                 (100),\n\t\t.PKT_QOS_H                 (100),\n\t\t.PKT_ORI_BURST_SIZE_L      (128),\n\t\t.PKT_ORI_BURST_SIZE_H      (130),\n\t\t.PKT_DATA_SIDEBAND_H       (98),\n\t\t.PKT_DATA_SIDEBAND_L       (98),\n\t\t.ST_DATA_W                 (131),\n\t\t.ST_CHANNEL_W              (7),\n\t\t.ID                        (1)\n\t) hps_0_h2f_lw_axi_master_agent (\n\t\t.aclk                   (clk_0_clk_clk),                                                     \n\t\t.aresetn                (~hps_0_h2f_axi_master_agent_clk_reset_reset_bridge_in_reset_reset), \n\t\t.write_cp_valid         (hps_0_h2f_lw_axi_master_agent_write_cp_valid),                      \n\t\t.write_cp_data          (hps_0_h2f_lw_axi_master_agent_write_cp_data),                       \n\t\t.write_cp_startofpacket (hps_0_h2f_lw_axi_master_agent_write_cp_startofpacket),              \n\t\t.write_cp_endofpacket   (hps_0_h2f_lw_axi_master_agent_write_cp_endofpacket),                \n\t\t.write_cp_ready         (hps_0_h2f_lw_axi_master_agent_write_cp_ready),                      \n\t\t.write_rp_valid         (limiter_001_rsp_src_valid),                                         \n\t\t.write_rp_data          (limiter_001_rsp_src_data),                                          \n\t\t.write_rp_channel       (limiter_001_rsp_src_channel),                                       \n\t\t.write_rp_startofpacket (limiter_001_rsp_src_startofpacket),                                 \n\t\t.write_rp_endofpacket   (limiter_001_rsp_src_endofpacket),                                   \n\t\t.write_rp_ready         (limiter_001_rsp_src_ready),                                         \n\t\t.read_cp_valid          (hps_0_h2f_lw_axi_master_agent_read_cp_valid),                       \n\t\t.read_cp_data           (hps_0_h2f_lw_axi_master_agent_read_cp_data),                        \n\t\t.read_cp_startofpacket  (hps_0_h2f_lw_axi_master_agent_read_cp_startofpacket),               \n\t\t.read_cp_endofpacket    (hps_0_h2f_lw_axi_master_agent_read_cp_endofpacket),                 \n\t\t.read_cp_ready          (hps_0_h2f_lw_axi_master_agent_read_cp_ready),                       \n\t\t.read_rp_valid          (limiter_002_rsp_src_valid),                                         \n\t\t.read_rp_data           (limiter_002_rsp_src_data),                                          \n\t\t.read_rp_channel        (limiter_002_rsp_src_channel),                                       \n\t\t.read_rp_startofpacket  (limiter_002_rsp_src_startofpacket),                                 \n\t\t.read_rp_endofpacket    (limiter_002_rsp_src_endofpacket),                                   \n\t\t.read_rp_ready          (limiter_002_rsp_src_ready),                                         \n\t\t.awid                   (hps_0_h2f_lw_axi_master_awid),                                      \n\t\t.awaddr                 (hps_0_h2f_lw_axi_master_awaddr),                                    \n\t\t.awlen                  (hps_0_h2f_lw_axi_master_awlen),                                     \n\t\t.awsize                 (hps_0_h2f_lw_axi_master_awsize),                                    \n\t\t.awburst                (hps_0_h2f_lw_axi_master_awburst),                                   \n\t\t.awlock                 (hps_0_h2f_lw_axi_master_awlock),                                    \n\t\t.awcache                (hps_0_h2f_lw_axi_master_awcache),                                   \n\t\t.awprot                 (hps_0_h2f_lw_axi_master_awprot),                                    \n\t\t.awvalid                (hps_0_h2f_lw_axi_master_awvalid),                                   \n\t\t.awready                (hps_0_h2f_lw_axi_master_awready),                                   \n\t\t.wid                    (hps_0_h2f_lw_axi_master_wid),                                       \n\t\t.wdata                  (hps_0_h2f_lw_axi_master_wdata),                                     \n\t\t.wstrb                  (hps_0_h2f_lw_axi_master_wstrb),                                     \n\t\t.wlast                  (hps_0_h2f_lw_axi_master_wlast),                                     \n\t\t.wvalid                 (hps_0_h2f_lw_axi_master_wvalid),                                    \n\t\t.wready                 (hps_0_h2f_lw_axi_master_wready),                                    \n\t\t.bid                    (hps_0_h2f_lw_axi_master_bid),                                       \n\t\t.bresp                  (hps_0_h2f_lw_axi_master_bresp),                                     \n\t\t.bvalid                 (hps_0_h2f_lw_axi_master_bvalid),                                    \n\t\t.bready                 (hps_0_h2f_lw_axi_master_bready),                                    \n\t\t.arid                   (hps_0_h2f_lw_axi_master_arid),                                      \n\t\t.araddr                 (hps_0_h2f_lw_axi_master_araddr),                                    \n\t\t.arlen                  (hps_0_h2f_lw_axi_master_arlen),                                     \n\t\t.arsize                 (hps_0_h2f_lw_axi_master_arsize),                                    \n\t\t.arburst                (hps_0_h2f_lw_axi_master_arburst),                                   \n\t\t.arlock                 (hps_0_h2f_lw_axi_master_arlock),                                    \n\t\t.arcache                (hps_0_h2f_lw_axi_master_arcache),                                   \n\t\t.arprot                 (hps_0_h2f_lw_axi_master_arprot),                                    \n\t\t.arvalid                (hps_0_h2f_lw_axi_master_arvalid),                                   \n\t\t.arready                (hps_0_h2f_lw_axi_master_arready),                                   \n\t\t.rid                    (hps_0_h2f_lw_axi_master_rid),                                       \n\t\t.rdata                  (hps_0_h2f_lw_axi_master_rdata),                                     \n\t\t.rresp                  (hps_0_h2f_lw_axi_master_rresp),                                     \n\t\t.rlast                  (hps_0_h2f_lw_axi_master_rlast),                                     \n\t\t.rvalid                 (hps_0_h2f_lw_axi_master_rvalid),                                    \n\t\t.rready                 (hps_0_h2f_lw_axi_master_rready),                                    \n\t\t.awuser                 (1'b0),                                                              \n\t\t.aruser                 (1'b0),                                                              \n\t\t.awqos                  (4'b0000),                                                           \n\t\t.arqos                  (4'b0000),                                                           \n\t\t.awregion               (4'b0000),                                                           \n\t\t.arregion               (4'b0000),                                                           \n\t\t.wuser                  (8'b00000000),                                                       \n\t\t.ruser                  (),                                                                  \n\t\t.buser                  ()                                                                   \n\t);\n\n\taltera_merlin_slave_agent #(\n\t\t.PKT_DATA_H                (63),\n\t\t.PKT_DATA_L                (0),\n\t\t.PKT_BEGIN_BURST           (135),\n\t\t.PKT_SYMBOL_W              (8),\n\t\t.PKT_BYTEEN_H              (71),\n\t\t.PKT_BYTEEN_L              (64),\n\t\t.PKT_ADDR_H                (103),\n\t\t.PKT_ADDR_L                (72),\n\t\t.PKT_TRANS_COMPRESSED_READ (104),\n\t\t.PKT_TRANS_POSTED          (105),\n\t\t.PKT_TRANS_WRITE           (106),\n\t\t.PKT_TRANS_READ            (107),\n\t\t.PKT_TRANS_LOCK            (108),\n\t\t.PKT_SRC_ID_H              (139),\n\t\t.PKT_SRC_ID_L              (137),\n\t\t.PKT_DEST_ID_H             (142),\n\t\t.PKT_DEST_ID_L             (140),\n\t\t.PKT_BURSTWRAP_H           (127),\n\t\t.PKT_BURSTWRAP_L           (119),\n\t\t.PKT_BYTE_CNT_H            (118),\n\t\t.PKT_BYTE_CNT_L            (110),\n\t\t.PKT_PROTECTION_H          (157),\n\t\t.PKT_PROTECTION_L          (155),\n\t\t.PKT_RESPONSE_STATUS_H     (163),\n\t\t.PKT_RESPONSE_STATUS_L     (162),\n\t\t.PKT_BURST_SIZE_H          (130),\n\t\t.PKT_BURST_SIZE_L          (128),\n\t\t.PKT_ORI_BURST_SIZE_L      (164),\n\t\t.PKT_ORI_BURST_SIZE_H      (166),\n\t\t.ST_CHANNEL_W              (7),\n\t\t.ST_DATA_W                 (167),\n\t\t.AVS_BURSTCOUNT_W          (4),\n\t\t.SUPPRESS_0_BYTEEN_CMD     (1),\n\t\t.PREVENT_FIFO_OVERFLOW     (1),\n\t\t.USE_READRESPONSE          (0),\n\t\t.USE_WRITERESPONSE         (0)\n\t) onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent (\n\t\t.clk                     (clk_0_clk_clk),                                                                            \n\t\t.reset                   (onchip_memory2_0_reset1_reset_bridge_in_reset_reset),                                      \n\t\t.m0_address              (onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_m0_address),                 \n\t\t.m0_burstcount           (onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_m0_burstcount),              \n\t\t.m0_byteenable           (onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_m0_byteenable),              \n\t\t.m0_debugaccess          (onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_m0_debugaccess),             \n\t\t.m0_lock                 (onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_m0_lock),                    \n\t\t.m0_readdata             (onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_m0_readdata),                \n\t\t.m0_readdatavalid        (onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_m0_readdatavalid),           \n\t\t.m0_read                 (onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_m0_read),                    \n\t\t.m0_waitrequest          (onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_m0_waitrequest),             \n\t\t.m0_writedata            (onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_m0_writedata),               \n\t\t.m0_write                (onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_m0_write),                   \n\t\t.rp_endofpacket          (onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rp_endofpacket),             \n\t\t.rp_ready                (onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rp_ready),                   \n\t\t.rp_valid                (onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rp_valid),                   \n\t\t.rp_data                 (onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rp_data),                    \n\t\t.rp_startofpacket        (onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rp_startofpacket),           \n\t\t.cp_ready                (burst_adapter_source0_ready),                                                              \n\t\t.cp_valid                (burst_adapter_source0_valid),                                                              \n\t\t.cp_data                 (burst_adapter_source0_data),                                                               \n\t\t.cp_startofpacket        (burst_adapter_source0_startofpacket),                                                      \n\t\t.cp_endofpacket          (burst_adapter_source0_endofpacket),                                                        \n\t\t.cp_channel              (burst_adapter_source0_channel),                                                            \n\t\t.rf_sink_ready           (onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready),         \n\t\t.rf_sink_valid           (onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid),         \n\t\t.rf_sink_startofpacket   (onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket), \n\t\t.rf_sink_endofpacket     (onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket),   \n\t\t.rf_sink_data            (onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data),          \n\t\t.rf_source_ready         (onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rf_source_ready),            \n\t\t.rf_source_valid         (onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rf_source_valid),            \n\t\t.rf_source_startofpacket (onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rf_source_startofpacket),    \n\t\t.rf_source_endofpacket   (onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rf_source_endofpacket),      \n\t\t.rf_source_data          (onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rf_source_data),             \n\t\t.rdata_fifo_sink_ready   (onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_out_ready),       \n\t\t.rdata_fifo_sink_valid   (onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_out_valid),       \n\t\t.rdata_fifo_sink_data    (onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_out_data),        \n\t\t.rdata_fifo_src_ready    (onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready),       \n\t\t.rdata_fifo_src_valid    (onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid),       \n\t\t.rdata_fifo_src_data     (onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data),        \n\t\t.m0_response             (2'b00),                                                                                    \n\t\t.m0_writeresponserequest (),                                                                                         \n\t\t.m0_writeresponsevalid   (1'b0)                                                                                      \n\t);\n\n\taltera_avalon_sc_fifo #(\n\t\t.SYMBOLS_PER_BEAT    (1),\n\t\t.BITS_PER_SYMBOL     (168),\n\t\t.FIFO_DEPTH          (2),\n\t\t.CHANNEL_WIDTH       (0),\n\t\t.ERROR_WIDTH         (0),\n\t\t.USE_PACKETS         (1),\n\t\t.USE_FILL_LEVEL      (0),\n\t\t.EMPTY_LATENCY       (1),\n\t\t.USE_MEMORY_BLOCKS   (0),\n\t\t.USE_STORE_FORWARD   (0),\n\t\t.USE_ALMOST_FULL_IF  (0),\n\t\t.USE_ALMOST_EMPTY_IF (0)\n\t) onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo (\n\t\t.clk               (clk_0_clk_clk),                                                                            \n\t\t.reset             (onchip_memory2_0_reset1_reset_bridge_in_reset_reset),                                      \n\t\t.in_data           (onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rf_source_data),             \n\t\t.in_valid          (onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rf_source_valid),            \n\t\t.in_ready          (onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rf_source_ready),            \n\t\t.in_startofpacket  (onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rf_source_startofpacket),    \n\t\t.in_endofpacket    (onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rf_source_endofpacket),      \n\t\t.out_data          (onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data),          \n\t\t.out_valid         (onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid),         \n\t\t.out_ready         (onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready),         \n\t\t.out_startofpacket (onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket), \n\t\t.out_endofpacket   (onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket),   \n\t\t.csr_address       (2'b00),                                                                                    \n\t\t.csr_read          (1'b0),                                                                                     \n\t\t.csr_write         (1'b0),                                                                                     \n\t\t.csr_readdata      (),                                                                                         \n\t\t.csr_writedata     (32'b00000000000000000000000000000000),                                                     \n\t\t.almost_full_data  (),                                                                                         \n\t\t.almost_empty_data (),                                                                                         \n\t\t.in_empty          (1'b0),                                                                                     \n\t\t.out_empty         (),                                                                                         \n\t\t.in_error          (1'b0),                                                                                     \n\t\t.out_error         (),                                                                                         \n\t\t.in_channel        (1'b0),                                                                                     \n\t\t.out_channel       ()                                                                                          \n\t);\n\n\taltera_avalon_sc_fifo #(\n\t\t.SYMBOLS_PER_BEAT    (1),\n\t\t.BITS_PER_SYMBOL     (66),\n\t\t.FIFO_DEPTH          (2),\n\t\t.CHANNEL_WIDTH       (0),\n\t\t.ERROR_WIDTH         (0),\n\t\t.USE_PACKETS         (0),\n\t\t.USE_FILL_LEVEL      (0),\n\t\t.EMPTY_LATENCY       (0),\n\t\t.USE_MEMORY_BLOCKS   (0),\n\t\t.USE_STORE_FORWARD   (0),\n\t\t.USE_ALMOST_FULL_IF  (0),\n\t\t.USE_ALMOST_EMPTY_IF (0)\n\t) onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo (\n\t\t.clk               (clk_0_clk_clk),                                                                      \n\t\t.reset             (onchip_memory2_0_reset1_reset_bridge_in_reset_reset),                                \n\t\t.in_data           (onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data),  \n\t\t.in_valid          (onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid), \n\t\t.in_ready          (onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready), \n\t\t.out_data          (onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_out_data),  \n\t\t.out_valid         (onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_out_valid), \n\t\t.out_ready         (onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_out_ready), \n\t\t.csr_address       (2'b00),                                                                              \n\t\t.csr_read          (1'b0),                                                                               \n\t\t.csr_write         (1'b0),                                                                               \n\t\t.csr_readdata      (),                                                                                   \n\t\t.csr_writedata     (32'b00000000000000000000000000000000),                                               \n\t\t.almost_full_data  (),                                                                                   \n\t\t.almost_empty_data (),                                                                                   \n\t\t.in_startofpacket  (1'b0),                                                                               \n\t\t.in_endofpacket    (1'b0),                                                                               \n\t\t.out_startofpacket (),                                                                                   \n\t\t.out_endofpacket   (),                                                                                   \n\t\t.in_empty          (1'b0),                                                                               \n\t\t.out_empty         (),                                                                                   \n\t\t.in_error          (1'b0),                                                                               \n\t\t.out_error         (),                                                                                   \n\t\t.in_channel        (1'b0),                                                                               \n\t\t.out_channel       ()                                                                                    \n\t);\n\n\taltera_merlin_slave_agent #(\n\t\t.PKT_DATA_H                (31),\n\t\t.PKT_DATA_L                (0),\n\t\t.PKT_BEGIN_BURST           (99),\n\t\t.PKT_SYMBOL_W              (8),\n\t\t.PKT_BYTEEN_H              (35),\n\t\t.PKT_BYTEEN_L              (32),\n\t\t.PKT_ADDR_H                (67),\n\t\t.PKT_ADDR_L                (36),\n\t\t.PKT_TRANS_COMPRESSED_READ (68),\n\t\t.PKT_TRANS_POSTED          (69),\n\t\t.PKT_TRANS_WRITE           (70),\n\t\t.PKT_TRANS_READ            (71),\n\t\t.PKT_TRANS_LOCK            (72),\n\t\t.PKT_SRC_ID_H              (103),\n\t\t.PKT_SRC_ID_L              (101),\n\t\t.PKT_DEST_ID_H             (106),\n\t\t.PKT_DEST_ID_L             (104),\n\t\t.PKT_BURSTWRAP_H           (91),\n\t\t.PKT_BURSTWRAP_L           (83),\n\t\t.PKT_BYTE_CNT_H            (82),\n\t\t.PKT_BYTE_CNT_L            (74),\n\t\t.PKT_PROTECTION_H          (121),\n\t\t.PKT_PROTECTION_L          (119),\n\t\t.PKT_RESPONSE_STATUS_H     (127),\n\t\t.PKT_RESPONSE_STATUS_L     (126),\n\t\t.PKT_BURST_SIZE_H          (94),\n\t\t.PKT_BURST_SIZE_L          (92),\n\t\t.PKT_ORI_BURST_SIZE_L      (128),\n\t\t.PKT_ORI_BURST_SIZE_H      (130),\n\t\t.ST_CHANNEL_W              (7),\n\t\t.ST_DATA_W                 (131),\n\t\t.AVS_BURSTCOUNT_W          (3),\n\t\t.SUPPRESS_0_BYTEEN_CMD     (1),\n\t\t.PREVENT_FIFO_OVERFLOW     (1),\n\t\t.USE_READRESPONSE          (0),\n\t\t.USE_WRITERESPONSE         (0)\n\t) led_pio_s1_translator_avalon_universal_slave_0_agent (\n\t\t.clk                     (clk_0_clk_clk),                                                                   \n\t\t.reset                   (onchip_memory2_0_reset1_reset_bridge_in_reset_reset),                             \n\t\t.m0_address              (led_pio_s1_translator_avalon_universal_slave_0_agent_m0_address),                 \n\t\t.m0_burstcount           (led_pio_s1_translator_avalon_universal_slave_0_agent_m0_burstcount),              \n\t\t.m0_byteenable           (led_pio_s1_translator_avalon_universal_slave_0_agent_m0_byteenable),              \n\t\t.m0_debugaccess          (led_pio_s1_translator_avalon_universal_slave_0_agent_m0_debugaccess),             \n\t\t.m0_lock                 (led_pio_s1_translator_avalon_universal_slave_0_agent_m0_lock),                    \n\t\t.m0_readdata             (led_pio_s1_translator_avalon_universal_slave_0_agent_m0_readdata),                \n\t\t.m0_readdatavalid        (led_pio_s1_translator_avalon_universal_slave_0_agent_m0_readdatavalid),           \n\t\t.m0_read                 (led_pio_s1_translator_avalon_universal_slave_0_agent_m0_read),                    \n\t\t.m0_waitrequest          (led_pio_s1_translator_avalon_universal_slave_0_agent_m0_waitrequest),             \n\t\t.m0_writedata            (led_pio_s1_translator_avalon_universal_slave_0_agent_m0_writedata),               \n\t\t.m0_write                (led_pio_s1_translator_avalon_universal_slave_0_agent_m0_write),                   \n\t\t.rp_endofpacket          (led_pio_s1_translator_avalon_universal_slave_0_agent_rp_endofpacket),             \n\t\t.rp_ready                (led_pio_s1_translator_avalon_universal_slave_0_agent_rp_ready),                   \n\t\t.rp_valid                (led_pio_s1_translator_avalon_universal_slave_0_agent_rp_valid),                   \n\t\t.rp_data                 (led_pio_s1_translator_avalon_universal_slave_0_agent_rp_data),                    \n\t\t.rp_startofpacket        (led_pio_s1_translator_avalon_universal_slave_0_agent_rp_startofpacket),           \n\t\t.cp_ready                (burst_adapter_001_source0_ready),                                                 \n\t\t.cp_valid                (burst_adapter_001_source0_valid),                                                 \n\t\t.cp_data                 (burst_adapter_001_source0_data),                                                  \n\t\t.cp_startofpacket        (burst_adapter_001_source0_startofpacket),                                         \n\t\t.cp_endofpacket          (burst_adapter_001_source0_endofpacket),                                           \n\t\t.cp_channel              (burst_adapter_001_source0_channel),                                               \n\t\t.rf_sink_ready           (led_pio_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready),         \n\t\t.rf_sink_valid           (led_pio_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid),         \n\t\t.rf_sink_startofpacket   (led_pio_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket), \n\t\t.rf_sink_endofpacket     (led_pio_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket),   \n\t\t.rf_sink_data            (led_pio_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data),          \n\t\t.rf_source_ready         (led_pio_s1_translator_avalon_universal_slave_0_agent_rf_source_ready),            \n\t\t.rf_source_valid         (led_pio_s1_translator_avalon_universal_slave_0_agent_rf_source_valid),            \n\t\t.rf_source_startofpacket (led_pio_s1_translator_avalon_universal_slave_0_agent_rf_source_startofpacket),    \n\t\t.rf_source_endofpacket   (led_pio_s1_translator_avalon_universal_slave_0_agent_rf_source_endofpacket),      \n\t\t.rf_source_data          (led_pio_s1_translator_avalon_universal_slave_0_agent_rf_source_data),             \n\t\t.rdata_fifo_sink_ready   (led_pio_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_out_ready),       \n\t\t.rdata_fifo_sink_valid   (led_pio_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_out_valid),       \n\t\t.rdata_fifo_sink_data    (led_pio_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_out_data),        \n\t\t.rdata_fifo_src_ready    (led_pio_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready),       \n\t\t.rdata_fifo_src_valid    (led_pio_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid),       \n\t\t.rdata_fifo_src_data     (led_pio_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data),        \n\t\t.m0_response             (2'b00),                                                                           \n\t\t.m0_writeresponserequest (),                                                                                \n\t\t.m0_writeresponsevalid   (1'b0)                                                                             \n\t);\n\n\taltera_avalon_sc_fifo #(\n\t\t.SYMBOLS_PER_BEAT    (1),\n\t\t.BITS_PER_SYMBOL     (132),\n\t\t.FIFO_DEPTH          (2),\n\t\t.CHANNEL_WIDTH       (0),\n\t\t.ERROR_WIDTH         (0),\n\t\t.USE_PACKETS         (1),\n\t\t.USE_FILL_LEVEL      (0),\n\t\t.EMPTY_LATENCY       (1),\n\t\t.USE_MEMORY_BLOCKS   (0),\n\t\t.USE_STORE_FORWARD   (0),\n\t\t.USE_ALMOST_FULL_IF  (0),\n\t\t.USE_ALMOST_EMPTY_IF (0)\n\t) led_pio_s1_translator_avalon_universal_slave_0_agent_rsp_fifo (\n\t\t.clk               (clk_0_clk_clk),                                                                   \n\t\t.reset             (onchip_memory2_0_reset1_reset_bridge_in_reset_reset),                             \n\t\t.in_data           (led_pio_s1_translator_avalon_universal_slave_0_agent_rf_source_data),             \n\t\t.in_valid          (led_pio_s1_translator_avalon_universal_slave_0_agent_rf_source_valid),            \n\t\t.in_ready          (led_pio_s1_translator_avalon_universal_slave_0_agent_rf_source_ready),            \n\t\t.in_startofpacket  (led_pio_s1_translator_avalon_universal_slave_0_agent_rf_source_startofpacket),    \n\t\t.in_endofpacket    (led_pio_s1_translator_avalon_universal_slave_0_agent_rf_source_endofpacket),      \n\t\t.out_data          (led_pio_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data),          \n\t\t.out_valid         (led_pio_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid),         \n\t\t.out_ready         (led_pio_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready),         \n\t\t.out_startofpacket (led_pio_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket), \n\t\t.out_endofpacket   (led_pio_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket),   \n\t\t.csr_address       (2'b00),                                                                           \n\t\t.csr_read          (1'b0),                                                                            \n\t\t.csr_write         (1'b0),                                                                            \n\t\t.csr_readdata      (),                                                                                \n\t\t.csr_writedata     (32'b00000000000000000000000000000000),                                            \n\t\t.almost_full_data  (),                                                                                \n\t\t.almost_empty_data (),                                                                                \n\t\t.in_empty          (1'b0),                                                                            \n\t\t.out_empty         (),                                                                                \n\t\t.in_error          (1'b0),                                                                            \n\t\t.out_error         (),                                                                                \n\t\t.in_channel        (1'b0),                                                                            \n\t\t.out_channel       ()                                                                                 \n\t);\n\n\taltera_avalon_sc_fifo #(\n\t\t.SYMBOLS_PER_BEAT    (1),\n\t\t.BITS_PER_SYMBOL     (34),\n\t\t.FIFO_DEPTH          (2),\n\t\t.CHANNEL_WIDTH       (0),\n\t\t.ERROR_WIDTH         (0),\n\t\t.USE_PACKETS         (0),\n\t\t.USE_FILL_LEVEL      (0),\n\t\t.EMPTY_LATENCY       (0),\n\t\t.USE_MEMORY_BLOCKS   (0),\n\t\t.USE_STORE_FORWARD   (0),\n\t\t.USE_ALMOST_FULL_IF  (0),\n\t\t.USE_ALMOST_EMPTY_IF (0)\n\t) led_pio_s1_translator_avalon_universal_slave_0_agent_rdata_fifo (\n\t\t.clk               (clk_0_clk_clk),                                                             \n\t\t.reset             (onchip_memory2_0_reset1_reset_bridge_in_reset_reset),                       \n\t\t.in_data           (led_pio_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data),  \n\t\t.in_valid          (led_pio_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid), \n\t\t.in_ready          (led_pio_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready), \n\t\t.out_data          (led_pio_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_out_data),  \n\t\t.out_valid         (led_pio_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_out_valid), \n\t\t.out_ready         (led_pio_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_out_ready), \n\t\t.csr_address       (2'b00),                                                                     \n\t\t.csr_read          (1'b0),                                                                      \n\t\t.csr_write         (1'b0),                                                                      \n\t\t.csr_readdata      (),                                                                          \n\t\t.csr_writedata     (32'b00000000000000000000000000000000),                                      \n\t\t.almost_full_data  (),                                                                          \n\t\t.almost_empty_data (),                                                                          \n\t\t.in_startofpacket  (1'b0),                                                                      \n\t\t.in_endofpacket    (1'b0),                                                                      \n\t\t.out_startofpacket (),                                                                          \n\t\t.out_endofpacket   (),                                                                          \n\t\t.in_empty          (1'b0),                                                                      \n\t\t.out_empty         (),                                                                          \n\t\t.in_error          (1'b0),                                                                      \n\t\t.out_error         (),                                                                          \n\t\t.in_channel        (1'b0),                                                                      \n\t\t.out_channel       ()                                                                           \n\t);\n\n\taltera_merlin_slave_agent #(\n\t\t.PKT_DATA_H                (31),\n\t\t.PKT_DATA_L                (0),\n\t\t.PKT_BEGIN_BURST           (99),\n\t\t.PKT_SYMBOL_W              (8),\n\t\t.PKT_BYTEEN_H              (35),\n\t\t.PKT_BYTEEN_L              (32),\n\t\t.PKT_ADDR_H                (67),\n\t\t.PKT_ADDR_L                (36),\n\t\t.PKT_TRANS_COMPRESSED_READ (68),\n\t\t.PKT_TRANS_POSTED          (69),\n\t\t.PKT_TRANS_WRITE           (70),\n\t\t.PKT_TRANS_READ            (71),\n\t\t.PKT_TRANS_LOCK            (72),\n\t\t.PKT_SRC_ID_H              (103),\n\t\t.PKT_SRC_ID_L              (101),\n\t\t.PKT_DEST_ID_H             (106),\n\t\t.PKT_DEST_ID_L             (104),\n\t\t.PKT_BURSTWRAP_H           (91),\n\t\t.PKT_BURSTWRAP_L           (83),\n\t\t.PKT_BYTE_CNT_H            (82),\n\t\t.PKT_BYTE_CNT_L            (74),\n\t\t.PKT_PROTECTION_H          (121),\n\t\t.PKT_PROTECTION_L          (119),\n\t\t.PKT_RESPONSE_STATUS_H     (127),\n\t\t.PKT_RESPONSE_STATUS_L     (126),\n\t\t.PKT_BURST_SIZE_H          (94),\n\t\t.PKT_BURST_SIZE_L          (92),\n\t\t.PKT_ORI_BURST_SIZE_L      (128),\n\t\t.PKT_ORI_BURST_SIZE_H      (130),\n\t\t.ST_CHANNEL_W              (7),\n\t\t.ST_DATA_W                 (131),\n\t\t.AVS_BURSTCOUNT_W          (3),\n\t\t.SUPPRESS_0_BYTEEN_CMD     (1),\n\t\t.PREVENT_FIFO_OVERFLOW     (1),\n\t\t.USE_READRESPONSE          (0),\n\t\t.USE_WRITERESPONSE         (0)\n\t) dipsw_pio_s1_translator_avalon_universal_slave_0_agent (\n\t\t.clk                     (clk_0_clk_clk),                                                                     \n\t\t.reset                   (onchip_memory2_0_reset1_reset_bridge_in_reset_reset),                               \n\t\t.m0_address              (dipsw_pio_s1_translator_avalon_universal_slave_0_agent_m0_address),                 \n\t\t.m0_burstcount           (dipsw_pio_s1_translator_avalon_universal_slave_0_agent_m0_burstcount),              \n\t\t.m0_byteenable           (dipsw_pio_s1_translator_avalon_universal_slave_0_agent_m0_byteenable),              \n\t\t.m0_debugaccess          (dipsw_pio_s1_translator_avalon_universal_slave_0_agent_m0_debugaccess),             \n\t\t.m0_lock                 (dipsw_pio_s1_translator_avalon_universal_slave_0_agent_m0_lock),                    \n\t\t.m0_readdata             (dipsw_pio_s1_translator_avalon_universal_slave_0_agent_m0_readdata),                \n\t\t.m0_readdatavalid        (dipsw_pio_s1_translator_avalon_universal_slave_0_agent_m0_readdatavalid),           \n\t\t.m0_read                 (dipsw_pio_s1_translator_avalon_universal_slave_0_agent_m0_read),                    \n\t\t.m0_waitrequest          (dipsw_pio_s1_translator_avalon_universal_slave_0_agent_m0_waitrequest),             \n\t\t.m0_writedata            (dipsw_pio_s1_translator_avalon_universal_slave_0_agent_m0_writedata),               \n\t\t.m0_write                (dipsw_pio_s1_translator_avalon_universal_slave_0_agent_m0_write),                   \n\t\t.rp_endofpacket          (dipsw_pio_s1_translator_avalon_universal_slave_0_agent_rp_endofpacket),             \n\t\t.rp_ready                (dipsw_pio_s1_translator_avalon_universal_slave_0_agent_rp_ready),                   \n\t\t.rp_valid                (dipsw_pio_s1_translator_avalon_universal_slave_0_agent_rp_valid),                   \n\t\t.rp_data                 (dipsw_pio_s1_translator_avalon_universal_slave_0_agent_rp_data),                    \n\t\t.rp_startofpacket        (dipsw_pio_s1_translator_avalon_universal_slave_0_agent_rp_startofpacket),           \n\t\t.cp_ready                (burst_adapter_002_source0_ready),                                                   \n\t\t.cp_valid                (burst_adapter_002_source0_valid),                                                   \n\t\t.cp_data                 (burst_adapter_002_source0_data),                                                    \n\t\t.cp_startofpacket        (burst_adapter_002_source0_startofpacket),                                           \n\t\t.cp_endofpacket          (burst_adapter_002_source0_endofpacket),                                             \n\t\t.cp_channel              (burst_adapter_002_source0_channel),                                                 \n\t\t.rf_sink_ready           (dipsw_pio_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready),         \n\t\t.rf_sink_valid           (dipsw_pio_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid),         \n\t\t.rf_sink_startofpacket   (dipsw_pio_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket), \n\t\t.rf_sink_endofpacket     (dipsw_pio_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket),   \n\t\t.rf_sink_data            (dipsw_pio_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data),          \n\t\t.rf_source_ready         (dipsw_pio_s1_translator_avalon_universal_slave_0_agent_rf_source_ready),            \n\t\t.rf_source_valid         (dipsw_pio_s1_translator_avalon_universal_slave_0_agent_rf_source_valid),            \n\t\t.rf_source_startofpacket (dipsw_pio_s1_translator_avalon_universal_slave_0_agent_rf_source_startofpacket),    \n\t\t.rf_source_endofpacket   (dipsw_pio_s1_translator_avalon_universal_slave_0_agent_rf_source_endofpacket),      \n\t\t.rf_source_data          (dipsw_pio_s1_translator_avalon_universal_slave_0_agent_rf_source_data),             \n\t\t.rdata_fifo_sink_ready   (dipsw_pio_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_out_ready),       \n\t\t.rdata_fifo_sink_valid   (dipsw_pio_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_out_valid),       \n\t\t.rdata_fifo_sink_data    (dipsw_pio_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_out_data),        \n\t\t.rdata_fifo_src_ready    (dipsw_pio_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready),       \n\t\t.rdata_fifo_src_valid    (dipsw_pio_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid),       \n\t\t.rdata_fifo_src_data     (dipsw_pio_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data),        \n\t\t.m0_response             (2'b00),                                                                             \n\t\t.m0_writeresponserequest (),                                                                                  \n\t\t.m0_writeresponsevalid   (1'b0)                                                                               \n\t);\n\n\taltera_avalon_sc_fifo #(\n\t\t.SYMBOLS_PER_BEAT    (1),\n\t\t.BITS_PER_SYMBOL     (132),\n\t\t.FIFO_DEPTH          (2),\n\t\t.CHANNEL_WIDTH       (0),\n\t\t.ERROR_WIDTH         (0),\n\t\t.USE_PACKETS         (1),\n\t\t.USE_FILL_LEVEL      (0),\n\t\t.EMPTY_LATENCY       (1),\n\t\t.USE_MEMORY_BLOCKS   (0),\n\t\t.USE_STORE_FORWARD   (0),\n\t\t.USE_ALMOST_FULL_IF  (0),\n\t\t.USE_ALMOST_EMPTY_IF (0)\n\t) dipsw_pio_s1_translator_avalon_universal_slave_0_agent_rsp_fifo (\n\t\t.clk               (clk_0_clk_clk),                                                                     \n\t\t.reset             (onchip_memory2_0_reset1_reset_bridge_in_reset_reset),                               \n\t\t.in_data           (dipsw_pio_s1_translator_avalon_universal_slave_0_agent_rf_source_data),             \n\t\t.in_valid          (dipsw_pio_s1_translator_avalon_universal_slave_0_agent_rf_source_valid),            \n\t\t.in_ready          (dipsw_pio_s1_translator_avalon_universal_slave_0_agent_rf_source_ready),            \n\t\t.in_startofpacket  (dipsw_pio_s1_translator_avalon_universal_slave_0_agent_rf_source_startofpacket),    \n\t\t.in_endofpacket    (dipsw_pio_s1_translator_avalon_universal_slave_0_agent_rf_source_endofpacket),      \n\t\t.out_data          (dipsw_pio_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data),          \n\t\t.out_valid         (dipsw_pio_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid),         \n\t\t.out_ready         (dipsw_pio_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready),         \n\t\t.out_startofpacket (dipsw_pio_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket), \n\t\t.out_endofpacket   (dipsw_pio_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket),   \n\t\t.csr_address       (2'b00),                                                                             \n\t\t.csr_read          (1'b0),                                                                              \n\t\t.csr_write         (1'b0),                                                                              \n\t\t.csr_readdata      (),                                                                                  \n\t\t.csr_writedata     (32'b00000000000000000000000000000000),                                              \n\t\t.almost_full_data  (),                                                                                  \n\t\t.almost_empty_data (),                                                                                  \n\t\t.in_empty          (1'b0),                                                                              \n\t\t.out_empty         (),                                                                                  \n\t\t.in_error          (1'b0),                                                                              \n\t\t.out_error         (),                                                                                  \n\t\t.in_channel        (1'b0),                                                                              \n\t\t.out_channel       ()                                                                                   \n\t);\n\n\taltera_avalon_sc_fifo #(\n\t\t.SYMBOLS_PER_BEAT    (1),\n\t\t.BITS_PER_SYMBOL     (34),\n\t\t.FIFO_DEPTH          (2),\n\t\t.CHANNEL_WIDTH       (0),\n\t\t.ERROR_WIDTH         (0),\n\t\t.USE_PACKETS         (0),\n\t\t.USE_FILL_LEVEL      (0),\n\t\t.EMPTY_LATENCY       (0),\n\t\t.USE_MEMORY_BLOCKS   (0),\n\t\t.USE_STORE_FORWARD   (0),\n\t\t.USE_ALMOST_FULL_IF  (0),\n\t\t.USE_ALMOST_EMPTY_IF (0)\n\t) dipsw_pio_s1_translator_avalon_universal_slave_0_agent_rdata_fifo (\n\t\t.clk               (clk_0_clk_clk),                                                               \n\t\t.reset             (onchip_memory2_0_reset1_reset_bridge_in_reset_reset),                         \n\t\t.in_data           (dipsw_pio_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data),  \n\t\t.in_valid          (dipsw_pio_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid), \n\t\t.in_ready          (dipsw_pio_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready), \n\t\t.out_data          (dipsw_pio_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_out_data),  \n\t\t.out_valid         (dipsw_pio_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_out_valid), \n\t\t.out_ready         (dipsw_pio_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_out_ready), \n\t\t.csr_address       (2'b00),                                                                       \n\t\t.csr_read          (1'b0),                                                                        \n\t\t.csr_write         (1'b0),                                                                        \n\t\t.csr_readdata      (),                                                                            \n\t\t.csr_writedata     (32'b00000000000000000000000000000000),                                        \n\t\t.almost_full_data  (),                                                                            \n\t\t.almost_empty_data (),                                                                            \n\t\t.in_startofpacket  (1'b0),                                                                        \n\t\t.in_endofpacket    (1'b0),                                                                        \n\t\t.out_startofpacket (),                                                                            \n\t\t.out_endofpacket   (),                                                                            \n\t\t.in_empty          (1'b0),                                                                        \n\t\t.out_empty         (),                                                                            \n\t\t.in_error          (1'b0),                                                                        \n\t\t.out_error         (),                                                                            \n\t\t.in_channel        (1'b0),                                                                        \n\t\t.out_channel       ()                                                                             \n\t);\n\n\taltera_merlin_slave_agent #(\n\t\t.PKT_DATA_H                (31),\n\t\t.PKT_DATA_L                (0),\n\t\t.PKT_BEGIN_BURST           (99),\n\t\t.PKT_SYMBOL_W              (8),\n\t\t.PKT_BYTEEN_H              (35),\n\t\t.PKT_BYTEEN_L              (32),\n\t\t.PKT_ADDR_H                (67),\n\t\t.PKT_ADDR_L                (36),\n\t\t.PKT_TRANS_COMPRESSED_READ (68),\n\t\t.PKT_TRANS_POSTED          (69),\n\t\t.PKT_TRANS_WRITE           (70),\n\t\t.PKT_TRANS_READ            (71),\n\t\t.PKT_TRANS_LOCK            (72),\n\t\t.PKT_SRC_ID_H              (103),\n\t\t.PKT_SRC_ID_L              (101),\n\t\t.PKT_DEST_ID_H             (106),\n\t\t.PKT_DEST_ID_L             (104),\n\t\t.PKT_BURSTWRAP_H           (91),\n\t\t.PKT_BURSTWRAP_L           (83),\n\t\t.PKT_BYTE_CNT_H            (82),\n\t\t.PKT_BYTE_CNT_L            (74),\n\t\t.PKT_PROTECTION_H          (121),\n\t\t.PKT_PROTECTION_L          (119),\n\t\t.PKT_RESPONSE_STATUS_H     (127),\n\t\t.PKT_RESPONSE_STATUS_L     (126),\n\t\t.PKT_BURST_SIZE_H          (94),\n\t\t.PKT_BURST_SIZE_L          (92),\n\t\t.PKT_ORI_BURST_SIZE_L      (128),\n\t\t.PKT_ORI_BURST_SIZE_H      (130),\n\t\t.ST_CHANNEL_W              (7),\n\t\t.ST_DATA_W                 (131),\n\t\t.AVS_BURSTCOUNT_W          (3),\n\t\t.SUPPRESS_0_BYTEEN_CMD     (1),\n\t\t.PREVENT_FIFO_OVERFLOW     (1),\n\t\t.USE_READRESPONSE          (0),\n\t\t.USE_WRITERESPONSE         (0)\n\t) button_pio_s1_translator_avalon_universal_slave_0_agent (\n\t\t.clk                     (clk_0_clk_clk),                                                                      \n\t\t.reset                   (onchip_memory2_0_reset1_reset_bridge_in_reset_reset),                                \n\t\t.m0_address              (button_pio_s1_translator_avalon_universal_slave_0_agent_m0_address),                 \n\t\t.m0_burstcount           (button_pio_s1_translator_avalon_universal_slave_0_agent_m0_burstcount),              \n\t\t.m0_byteenable           (button_pio_s1_translator_avalon_universal_slave_0_agent_m0_byteenable),              \n\t\t.m0_debugaccess          (button_pio_s1_translator_avalon_universal_slave_0_agent_m0_debugaccess),             \n\t\t.m0_lock                 (button_pio_s1_translator_avalon_universal_slave_0_agent_m0_lock),                    \n\t\t.m0_readdata             (button_pio_s1_translator_avalon_universal_slave_0_agent_m0_readdata),                \n\t\t.m0_readdatavalid        (button_pio_s1_translator_avalon_universal_slave_0_agent_m0_readdatavalid),           \n\t\t.m0_read                 (button_pio_s1_translator_avalon_universal_slave_0_agent_m0_read),                    \n\t\t.m0_waitrequest          (button_pio_s1_translator_avalon_universal_slave_0_agent_m0_waitrequest),             \n\t\t.m0_writedata            (button_pio_s1_translator_avalon_universal_slave_0_agent_m0_writedata),               \n\t\t.m0_write                (button_pio_s1_translator_avalon_universal_slave_0_agent_m0_write),                   \n\t\t.rp_endofpacket          (button_pio_s1_translator_avalon_universal_slave_0_agent_rp_endofpacket),             \n\t\t.rp_ready                (button_pio_s1_translator_avalon_universal_slave_0_agent_rp_ready),                   \n\t\t.rp_valid                (button_pio_s1_translator_avalon_universal_slave_0_agent_rp_valid),                   \n\t\t.rp_data                 (button_pio_s1_translator_avalon_universal_slave_0_agent_rp_data),                    \n\t\t.rp_startofpacket        (button_pio_s1_translator_avalon_universal_slave_0_agent_rp_startofpacket),           \n\t\t.cp_ready                (burst_adapter_003_source0_ready),                                                    \n\t\t.cp_valid                (burst_adapter_003_source0_valid),                                                    \n\t\t.cp_data                 (burst_adapter_003_source0_data),                                                     \n\t\t.cp_startofpacket        (burst_adapter_003_source0_startofpacket),                                            \n\t\t.cp_endofpacket          (burst_adapter_003_source0_endofpacket),                                              \n\t\t.cp_channel              (burst_adapter_003_source0_channel),                                                  \n\t\t.rf_sink_ready           (button_pio_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready),         \n\t\t.rf_sink_valid           (button_pio_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid),         \n\t\t.rf_sink_startofpacket   (button_pio_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket), \n\t\t.rf_sink_endofpacket     (button_pio_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket),   \n\t\t.rf_sink_data            (button_pio_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data),          \n\t\t.rf_source_ready         (button_pio_s1_translator_avalon_universal_slave_0_agent_rf_source_ready),            \n\t\t.rf_source_valid         (button_pio_s1_translator_avalon_universal_slave_0_agent_rf_source_valid),            \n\t\t.rf_source_startofpacket (button_pio_s1_translator_avalon_universal_slave_0_agent_rf_source_startofpacket),    \n\t\t.rf_source_endofpacket   (button_pio_s1_translator_avalon_universal_slave_0_agent_rf_source_endofpacket),      \n\t\t.rf_source_data          (button_pio_s1_translator_avalon_universal_slave_0_agent_rf_source_data),             \n\t\t.rdata_fifo_sink_ready   (button_pio_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_out_ready),       \n\t\t.rdata_fifo_sink_valid   (button_pio_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_out_valid),       \n\t\t.rdata_fifo_sink_data    (button_pio_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_out_data),        \n\t\t.rdata_fifo_src_ready    (button_pio_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready),       \n\t\t.rdata_fifo_src_valid    (button_pio_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid),       \n\t\t.rdata_fifo_src_data     (button_pio_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data),        \n\t\t.m0_response             (2'b00),                                                                              \n\t\t.m0_writeresponserequest (),                                                                                   \n\t\t.m0_writeresponsevalid   (1'b0)                                                                                \n\t);\n\n\taltera_avalon_sc_fifo #(\n\t\t.SYMBOLS_PER_BEAT    (1),\n\t\t.BITS_PER_SYMBOL     (132),\n\t\t.FIFO_DEPTH          (2),\n\t\t.CHANNEL_WIDTH       (0),\n\t\t.ERROR_WIDTH         (0),\n\t\t.USE_PACKETS         (1),\n\t\t.USE_FILL_LEVEL      (0),\n\t\t.EMPTY_LATENCY       (1),\n\t\t.USE_MEMORY_BLOCKS   (0),\n\t\t.USE_STORE_FORWARD   (0),\n\t\t.USE_ALMOST_FULL_IF  (0),\n\t\t.USE_ALMOST_EMPTY_IF (0)\n\t) button_pio_s1_translator_avalon_universal_slave_0_agent_rsp_fifo (\n\t\t.clk               (clk_0_clk_clk),                                                                      \n\t\t.reset             (onchip_memory2_0_reset1_reset_bridge_in_reset_reset),                                \n\t\t.in_data           (button_pio_s1_translator_avalon_universal_slave_0_agent_rf_source_data),             \n\t\t.in_valid          (button_pio_s1_translator_avalon_universal_slave_0_agent_rf_source_valid),            \n\t\t.in_ready          (button_pio_s1_translator_avalon_universal_slave_0_agent_rf_source_ready),            \n\t\t.in_startofpacket  (button_pio_s1_translator_avalon_universal_slave_0_agent_rf_source_startofpacket),    \n\t\t.in_endofpacket    (button_pio_s1_translator_avalon_universal_slave_0_agent_rf_source_endofpacket),      \n\t\t.out_data          (button_pio_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data),          \n\t\t.out_valid         (button_pio_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid),         \n\t\t.out_ready         (button_pio_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready),         \n\t\t.out_startofpacket (button_pio_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket), \n\t\t.out_endofpacket   (button_pio_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket),   \n\t\t.csr_address       (2'b00),                                                                              \n\t\t.csr_read          (1'b0),                                                                               \n\t\t.csr_write         (1'b0),                                                                               \n\t\t.csr_readdata      (),                                                                                   \n\t\t.csr_writedata     (32'b00000000000000000000000000000000),                                               \n\t\t.almost_full_data  (),                                                                                   \n\t\t.almost_empty_data (),                                                                                   \n\t\t.in_empty          (1'b0),                                                                               \n\t\t.out_empty         (),                                                                                   \n\t\t.in_error          (1'b0),                                                                               \n\t\t.out_error         (),                                                                                   \n\t\t.in_channel        (1'b0),                                                                               \n\t\t.out_channel       ()                                                                                    \n\t);\n\n\taltera_avalon_sc_fifo #(\n\t\t.SYMBOLS_PER_BEAT    (1),\n\t\t.BITS_PER_SYMBOL     (34),\n\t\t.FIFO_DEPTH          (2),\n\t\t.CHANNEL_WIDTH       (0),\n\t\t.ERROR_WIDTH         (0),\n\t\t.USE_PACKETS         (0),\n\t\t.USE_FILL_LEVEL      (0),\n\t\t.EMPTY_LATENCY       (0),\n\t\t.USE_MEMORY_BLOCKS   (0),\n\t\t.USE_STORE_FORWARD   (0),\n\t\t.USE_ALMOST_FULL_IF  (0),\n\t\t.USE_ALMOST_EMPTY_IF (0)\n\t) button_pio_s1_translator_avalon_universal_slave_0_agent_rdata_fifo (\n\t\t.clk               (clk_0_clk_clk),                                                                \n\t\t.reset             (onchip_memory2_0_reset1_reset_bridge_in_reset_reset),                          \n\t\t.in_data           (button_pio_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data),  \n\t\t.in_valid          (button_pio_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid), \n\t\t.in_ready          (button_pio_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready), \n\t\t.out_data          (button_pio_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_out_data),  \n\t\t.out_valid         (button_pio_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_out_valid), \n\t\t.out_ready         (button_pio_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_out_ready), \n\t\t.csr_address       (2'b00),                                                                        \n\t\t.csr_read          (1'b0),                                                                         \n\t\t.csr_write         (1'b0),                                                                         \n\t\t.csr_readdata      (),                                                                             \n\t\t.csr_writedata     (32'b00000000000000000000000000000000),                                         \n\t\t.almost_full_data  (),                                                                             \n\t\t.almost_empty_data (),                                                                             \n\t\t.in_startofpacket  (1'b0),                                                                         \n\t\t.in_endofpacket    (1'b0),                                                                         \n\t\t.out_startofpacket (),                                                                             \n\t\t.out_endofpacket   (),                                                                             \n\t\t.in_empty          (1'b0),                                                                         \n\t\t.out_empty         (),                                                                             \n\t\t.in_error          (1'b0),                                                                         \n\t\t.out_error         (),                                                                             \n\t\t.in_channel        (1'b0),                                                                         \n\t\t.out_channel       ()                                                                              \n\t);\n\n\taltera_merlin_slave_agent #(\n\t\t.PKT_DATA_H                (31),\n\t\t.PKT_DATA_L                (0),\n\t\t.PKT_BEGIN_BURST           (99),\n\t\t.PKT_SYMBOL_W              (8),\n\t\t.PKT_BYTEEN_H              (35),\n\t\t.PKT_BYTEEN_L              (32),\n\t\t.PKT_ADDR_H                (67),\n\t\t.PKT_ADDR_L                (36),\n\t\t.PKT_TRANS_COMPRESSED_READ (68),\n\t\t.PKT_TRANS_POSTED          (69),\n\t\t.PKT_TRANS_WRITE           (70),\n\t\t.PKT_TRANS_READ            (71),\n\t\t.PKT_TRANS_LOCK            (72),\n\t\t.PKT_SRC_ID_H              (103),\n\t\t.PKT_SRC_ID_L              (101),\n\t\t.PKT_DEST_ID_H             (106),\n\t\t.PKT_DEST_ID_L             (104),\n\t\t.PKT_BURSTWRAP_H           (91),\n\t\t.PKT_BURSTWRAP_L           (83),\n\t\t.PKT_BYTE_CNT_H            (82),\n\t\t.PKT_BYTE_CNT_L            (74),\n\t\t.PKT_PROTECTION_H          (121),\n\t\t.PKT_PROTECTION_L          (119),\n\t\t.PKT_RESPONSE_STATUS_H     (127),\n\t\t.PKT_RESPONSE_STATUS_L     (126),\n\t\t.PKT_BURST_SIZE_H          (94),\n\t\t.PKT_BURST_SIZE_L          (92),\n\t\t.PKT_ORI_BURST_SIZE_L      (128),\n\t\t.PKT_ORI_BURST_SIZE_H      (130),\n\t\t.ST_CHANNEL_W              (7),\n\t\t.ST_DATA_W                 (131),\n\t\t.AVS_BURSTCOUNT_W          (3),\n\t\t.SUPPRESS_0_BYTEEN_CMD     (1),\n\t\t.PREVENT_FIFO_OVERFLOW     (1),\n\t\t.USE_READRESPONSE          (0),\n\t\t.USE_WRITERESPONSE         (0)\n\t) jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent (\n\t\t.clk                     (clk_0_clk_clk),                                                                                    \n\t\t.reset                   (onchip_memory2_0_reset1_reset_bridge_in_reset_reset),                                              \n\t\t.m0_address              (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_address),                 \n\t\t.m0_burstcount           (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_burstcount),              \n\t\t.m0_byteenable           (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_byteenable),              \n\t\t.m0_debugaccess          (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_debugaccess),             \n\t\t.m0_lock                 (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_lock),                    \n\t\t.m0_readdata             (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_readdata),                \n\t\t.m0_readdatavalid        (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_readdatavalid),           \n\t\t.m0_read                 (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_read),                    \n\t\t.m0_waitrequest          (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_waitrequest),             \n\t\t.m0_writedata            (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_writedata),               \n\t\t.m0_write                (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_write),                   \n\t\t.rp_endofpacket          (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rp_endofpacket),             \n\t\t.rp_ready                (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rp_ready),                   \n\t\t.rp_valid                (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rp_valid),                   \n\t\t.rp_data                 (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rp_data),                    \n\t\t.rp_startofpacket        (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rp_startofpacket),           \n\t\t.cp_ready                (burst_adapter_004_source0_ready),                                                                  \n\t\t.cp_valid                (burst_adapter_004_source0_valid),                                                                  \n\t\t.cp_data                 (burst_adapter_004_source0_data),                                                                   \n\t\t.cp_startofpacket        (burst_adapter_004_source0_startofpacket),                                                          \n\t\t.cp_endofpacket          (burst_adapter_004_source0_endofpacket),                                                            \n\t\t.cp_channel              (burst_adapter_004_source0_channel),                                                                \n\t\t.rf_sink_ready           (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready),         \n\t\t.rf_sink_valid           (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid),         \n\t\t.rf_sink_startofpacket   (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket), \n\t\t.rf_sink_endofpacket     (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket),   \n\t\t.rf_sink_data            (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data),          \n\t\t.rf_source_ready         (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rf_source_ready),            \n\t\t.rf_source_valid         (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rf_source_valid),            \n\t\t.rf_source_startofpacket (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rf_source_startofpacket),    \n\t\t.rf_source_endofpacket   (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rf_source_endofpacket),      \n\t\t.rf_source_data          (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rf_source_data),             \n\t\t.rdata_fifo_sink_ready   (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo_out_ready),       \n\t\t.rdata_fifo_sink_valid   (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo_out_valid),       \n\t\t.rdata_fifo_sink_data    (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo_out_data),        \n\t\t.rdata_fifo_src_ready    (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready),       \n\t\t.rdata_fifo_src_valid    (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid),       \n\t\t.rdata_fifo_src_data     (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data),        \n\t\t.m0_response             (2'b00),                                                                                            \n\t\t.m0_writeresponserequest (),                                                                                                 \n\t\t.m0_writeresponsevalid   (1'b0)                                                                                              \n\t);\n\n\taltera_avalon_sc_fifo #(\n\t\t.SYMBOLS_PER_BEAT    (1),\n\t\t.BITS_PER_SYMBOL     (132),\n\t\t.FIFO_DEPTH          (2),\n\t\t.CHANNEL_WIDTH       (0),\n\t\t.ERROR_WIDTH         (0),\n\t\t.USE_PACKETS         (1),\n\t\t.USE_FILL_LEVEL      (0),\n\t\t.EMPTY_LATENCY       (1),\n\t\t.USE_MEMORY_BLOCKS   (0),\n\t\t.USE_STORE_FORWARD   (0),\n\t\t.USE_ALMOST_FULL_IF  (0),\n\t\t.USE_ALMOST_EMPTY_IF (0)\n\t) jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo (\n\t\t.clk               (clk_0_clk_clk),                                                                                    \n\t\t.reset             (onchip_memory2_0_reset1_reset_bridge_in_reset_reset),                                              \n\t\t.in_data           (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rf_source_data),             \n\t\t.in_valid          (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rf_source_valid),            \n\t\t.in_ready          (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rf_source_ready),            \n\t\t.in_startofpacket  (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rf_source_startofpacket),    \n\t\t.in_endofpacket    (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rf_source_endofpacket),      \n\t\t.out_data          (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data),          \n\t\t.out_valid         (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid),         \n\t\t.out_ready         (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready),         \n\t\t.out_startofpacket (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket), \n\t\t.out_endofpacket   (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket),   \n\t\t.csr_address       (2'b00),                                                                                            \n\t\t.csr_read          (1'b0),                                                                                             \n\t\t.csr_write         (1'b0),                                                                                             \n\t\t.csr_readdata      (),                                                                                                 \n\t\t.csr_writedata     (32'b00000000000000000000000000000000),                                                             \n\t\t.almost_full_data  (),                                                                                                 \n\t\t.almost_empty_data (),                                                                                                 \n\t\t.in_empty          (1'b0),                                                                                             \n\t\t.out_empty         (),                                                                                                 \n\t\t.in_error          (1'b0),                                                                                             \n\t\t.out_error         (),                                                                                                 \n\t\t.in_channel        (1'b0),                                                                                             \n\t\t.out_channel       ()                                                                                                  \n\t);\n\n\taltera_avalon_sc_fifo #(\n\t\t.SYMBOLS_PER_BEAT    (1),\n\t\t.BITS_PER_SYMBOL     (34),\n\t\t.FIFO_DEPTH          (2),\n\t\t.CHANNEL_WIDTH       (0),\n\t\t.ERROR_WIDTH         (0),\n\t\t.USE_PACKETS         (0),\n\t\t.USE_FILL_LEVEL      (0),\n\t\t.EMPTY_LATENCY       (0),\n\t\t.USE_MEMORY_BLOCKS   (0),\n\t\t.USE_STORE_FORWARD   (0),\n\t\t.USE_ALMOST_FULL_IF  (0),\n\t\t.USE_ALMOST_EMPTY_IF (0)\n\t) jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo (\n\t\t.clk               (clk_0_clk_clk),                                                                              \n\t\t.reset             (onchip_memory2_0_reset1_reset_bridge_in_reset_reset),                                        \n\t\t.in_data           (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data),  \n\t\t.in_valid          (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid), \n\t\t.in_ready          (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready), \n\t\t.out_data          (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo_out_data),  \n\t\t.out_valid         (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo_out_valid), \n\t\t.out_ready         (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo_out_ready), \n\t\t.csr_address       (2'b00),                                                                                      \n\t\t.csr_read          (1'b0),                                                                                       \n\t\t.csr_write         (1'b0),                                                                                       \n\t\t.csr_readdata      (),                                                                                           \n\t\t.csr_writedata     (32'b00000000000000000000000000000000),                                                       \n\t\t.almost_full_data  (),                                                                                           \n\t\t.almost_empty_data (),                                                                                           \n\t\t.in_startofpacket  (1'b0),                                                                                       \n\t\t.in_endofpacket    (1'b0),                                                                                       \n\t\t.out_startofpacket (),                                                                                           \n\t\t.out_endofpacket   (),                                                                                           \n\t\t.in_empty          (1'b0),                                                                                       \n\t\t.out_empty         (),                                                                                           \n\t\t.in_error          (1'b0),                                                                                       \n\t\t.out_error         (),                                                                                           \n\t\t.in_channel        (1'b0),                                                                                       \n\t\t.out_channel       ()                                                                                            \n\t);\n\n\taltera_merlin_slave_agent #(\n\t\t.PKT_DATA_H                (31),\n\t\t.PKT_DATA_L                (0),\n\t\t.PKT_BEGIN_BURST           (99),\n\t\t.PKT_SYMBOL_W              (8),\n\t\t.PKT_BYTEEN_H              (35),\n\t\t.PKT_BYTEEN_L              (32),\n\t\t.PKT_ADDR_H                (67),\n\t\t.PKT_ADDR_L                (36),\n\t\t.PKT_TRANS_COMPRESSED_READ (68),\n\t\t.PKT_TRANS_POSTED          (69),\n\t\t.PKT_TRANS_WRITE           (70),\n\t\t.PKT_TRANS_READ            (71),\n\t\t.PKT_TRANS_LOCK            (72),\n\t\t.PKT_SRC_ID_H              (103),\n\t\t.PKT_SRC_ID_L              (101),\n\t\t.PKT_DEST_ID_H             (106),\n\t\t.PKT_DEST_ID_L             (104),\n\t\t.PKT_BURSTWRAP_H           (91),\n\t\t.PKT_BURSTWRAP_L           (83),\n\t\t.PKT_BYTE_CNT_H            (82),\n\t\t.PKT_BYTE_CNT_L            (74),\n\t\t.PKT_PROTECTION_H          (121),\n\t\t.PKT_PROTECTION_L          (119),\n\t\t.PKT_RESPONSE_STATUS_H     (127),\n\t\t.PKT_RESPONSE_STATUS_L     (126),\n\t\t.PKT_BURST_SIZE_H          (94),\n\t\t.PKT_BURST_SIZE_L          (92),\n\t\t.PKT_ORI_BURST_SIZE_L      (128),\n\t\t.PKT_ORI_BURST_SIZE_H      (130),\n\t\t.ST_CHANNEL_W              (7),\n\t\t.ST_DATA_W                 (131),\n\t\t.AVS_BURSTCOUNT_W          (3),\n\t\t.SUPPRESS_0_BYTEEN_CMD     (1),\n\t\t.PREVENT_FIFO_OVERFLOW     (1),\n\t\t.USE_READRESPONSE          (0),\n\t\t.USE_WRITERESPONSE         (0)\n\t) intr_capturer_0_avalon_slave_0_translator_avalon_universal_slave_0_agent (\n\t\t.clk                     (clk_0_clk_clk),                                                                                       \n\t\t.reset                   (onchip_memory2_0_reset1_reset_bridge_in_reset_reset),                                                 \n\t\t.m0_address              (intr_capturer_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_m0_address),                 \n\t\t.m0_burstcount           (intr_capturer_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_m0_burstcount),              \n\t\t.m0_byteenable           (intr_capturer_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_m0_byteenable),              \n\t\t.m0_debugaccess          (intr_capturer_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_m0_debugaccess),             \n\t\t.m0_lock                 (intr_capturer_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_m0_lock),                    \n\t\t.m0_readdata             (intr_capturer_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_m0_readdata),                \n\t\t.m0_readdatavalid        (intr_capturer_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_m0_readdatavalid),           \n\t\t.m0_read                 (intr_capturer_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_m0_read),                    \n\t\t.m0_waitrequest          (intr_capturer_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_m0_waitrequest),             \n\t\t.m0_writedata            (intr_capturer_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_m0_writedata),               \n\t\t.m0_write                (intr_capturer_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_m0_write),                   \n\t\t.rp_endofpacket          (intr_capturer_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rp_endofpacket),             \n\t\t.rp_ready                (intr_capturer_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rp_ready),                   \n\t\t.rp_valid                (intr_capturer_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rp_valid),                   \n\t\t.rp_data                 (intr_capturer_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rp_data),                    \n\t\t.rp_startofpacket        (intr_capturer_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rp_startofpacket),           \n\t\t.cp_ready                (cmd_xbar_mux_005_src_ready),                                                                          \n\t\t.cp_valid                (cmd_xbar_mux_005_src_valid),                                                                          \n\t\t.cp_data                 (cmd_xbar_mux_005_src_data),                                                                           \n\t\t.cp_startofpacket        (cmd_xbar_mux_005_src_startofpacket),                                                                  \n\t\t.cp_endofpacket          (cmd_xbar_mux_005_src_endofpacket),                                                                    \n\t\t.cp_channel              (cmd_xbar_mux_005_src_channel),                                                                        \n\t\t.rf_sink_ready           (intr_capturer_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready),         \n\t\t.rf_sink_valid           (intr_capturer_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid),         \n\t\t.rf_sink_startofpacket   (intr_capturer_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket), \n\t\t.rf_sink_endofpacket     (intr_capturer_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket),   \n\t\t.rf_sink_data            (intr_capturer_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data),          \n\t\t.rf_source_ready         (intr_capturer_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rf_source_ready),            \n\t\t.rf_source_valid         (intr_capturer_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rf_source_valid),            \n\t\t.rf_source_startofpacket (intr_capturer_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rf_source_startofpacket),    \n\t\t.rf_source_endofpacket   (intr_capturer_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rf_source_endofpacket),      \n\t\t.rf_source_data          (intr_capturer_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rf_source_data),             \n\t\t.rdata_fifo_sink_ready   (intr_capturer_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo_out_ready),       \n\t\t.rdata_fifo_sink_valid   (intr_capturer_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo_out_valid),       \n\t\t.rdata_fifo_sink_data    (intr_capturer_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo_out_data),        \n\t\t.rdata_fifo_src_ready    (intr_capturer_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready),       \n\t\t.rdata_fifo_src_valid    (intr_capturer_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid),       \n\t\t.rdata_fifo_src_data     (intr_capturer_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data),        \n\t\t.m0_response             (2'b00),                                                                                               \n\t\t.m0_writeresponserequest (),                                                                                                    \n\t\t.m0_writeresponsevalid   (1'b0)                                                                                                 \n\t);\n\n\taltera_avalon_sc_fifo #(\n\t\t.SYMBOLS_PER_BEAT    (1),\n\t\t.BITS_PER_SYMBOL     (132),\n\t\t.FIFO_DEPTH          (2),\n\t\t.CHANNEL_WIDTH       (0),\n\t\t.ERROR_WIDTH         (0),\n\t\t.USE_PACKETS         (1),\n\t\t.USE_FILL_LEVEL      (0),\n\t\t.EMPTY_LATENCY       (1),\n\t\t.USE_MEMORY_BLOCKS   (0),\n\t\t.USE_STORE_FORWARD   (0),\n\t\t.USE_ALMOST_FULL_IF  (0),\n\t\t.USE_ALMOST_EMPTY_IF (0)\n\t) intr_capturer_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo (\n\t\t.clk               (clk_0_clk_clk),                                                                                       \n\t\t.reset             (onchip_memory2_0_reset1_reset_bridge_in_reset_reset),                                                 \n\t\t.in_data           (intr_capturer_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rf_source_data),             \n\t\t.in_valid          (intr_capturer_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rf_source_valid),            \n\t\t.in_ready          (intr_capturer_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rf_source_ready),            \n\t\t.in_startofpacket  (intr_capturer_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rf_source_startofpacket),    \n\t\t.in_endofpacket    (intr_capturer_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rf_source_endofpacket),      \n\t\t.out_data          (intr_capturer_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data),          \n\t\t.out_valid         (intr_capturer_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid),         \n\t\t.out_ready         (intr_capturer_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready),         \n\t\t.out_startofpacket (intr_capturer_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket), \n\t\t.out_endofpacket   (intr_capturer_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket),   \n\t\t.csr_address       (2'b00),                                                                                               \n\t\t.csr_read          (1'b0),                                                                                                \n\t\t.csr_write         (1'b0),                                                                                                \n\t\t.csr_readdata      (),                                                                                                    \n\t\t.csr_writedata     (32'b00000000000000000000000000000000),                                                                \n\t\t.almost_full_data  (),                                                                                                    \n\t\t.almost_empty_data (),                                                                                                    \n\t\t.in_empty          (1'b0),                                                                                                \n\t\t.out_empty         (),                                                                                                    \n\t\t.in_error          (1'b0),                                                                                                \n\t\t.out_error         (),                                                                                                    \n\t\t.in_channel        (1'b0),                                                                                                \n\t\t.out_channel       ()                                                                                                     \n\t);\n\n\taltera_avalon_sc_fifo #(\n\t\t.SYMBOLS_PER_BEAT    (1),\n\t\t.BITS_PER_SYMBOL     (34),\n\t\t.FIFO_DEPTH          (2),\n\t\t.CHANNEL_WIDTH       (0),\n\t\t.ERROR_WIDTH         (0),\n\t\t.USE_PACKETS         (0),\n\t\t.USE_FILL_LEVEL      (0),\n\t\t.EMPTY_LATENCY       (0),\n\t\t.USE_MEMORY_BLOCKS   (0),\n\t\t.USE_STORE_FORWARD   (0),\n\t\t.USE_ALMOST_FULL_IF  (0),\n\t\t.USE_ALMOST_EMPTY_IF (0)\n\t) intr_capturer_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo (\n\t\t.clk               (clk_0_clk_clk),                                                                                 \n\t\t.reset             (onchip_memory2_0_reset1_reset_bridge_in_reset_reset),                                           \n\t\t.in_data           (intr_capturer_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data),  \n\t\t.in_valid          (intr_capturer_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid), \n\t\t.in_ready          (intr_capturer_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready), \n\t\t.out_data          (intr_capturer_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo_out_data),  \n\t\t.out_valid         (intr_capturer_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo_out_valid), \n\t\t.out_ready         (intr_capturer_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo_out_ready), \n\t\t.csr_address       (2'b00),                                                                                         \n\t\t.csr_read          (1'b0),                                                                                          \n\t\t.csr_write         (1'b0),                                                                                          \n\t\t.csr_readdata      (),                                                                                              \n\t\t.csr_writedata     (32'b00000000000000000000000000000000),                                                          \n\t\t.almost_full_data  (),                                                                                              \n\t\t.almost_empty_data (),                                                                                              \n\t\t.in_startofpacket  (1'b0),                                                                                          \n\t\t.in_endofpacket    (1'b0),                                                                                          \n\t\t.out_startofpacket (),                                                                                              \n\t\t.out_endofpacket   (),                                                                                              \n\t\t.in_empty          (1'b0),                                                                                          \n\t\t.out_empty         (),                                                                                              \n\t\t.in_error          (1'b0),                                                                                          \n\t\t.out_error         (),                                                                                              \n\t\t.in_channel        (1'b0),                                                                                          \n\t\t.out_channel       ()                                                                                               \n\t);\n\n\taltera_merlin_slave_agent #(\n\t\t.PKT_DATA_H                (31),\n\t\t.PKT_DATA_L                (0),\n\t\t.PKT_BEGIN_BURST           (99),\n\t\t.PKT_SYMBOL_W              (8),\n\t\t.PKT_BYTEEN_H              (35),\n\t\t.PKT_BYTEEN_L              (32),\n\t\t.PKT_ADDR_H                (67),\n\t\t.PKT_ADDR_L                (36),\n\t\t.PKT_TRANS_COMPRESSED_READ (68),\n\t\t.PKT_TRANS_POSTED          (69),\n\t\t.PKT_TRANS_WRITE           (70),\n\t\t.PKT_TRANS_READ            (71),\n\t\t.PKT_TRANS_LOCK            (72),\n\t\t.PKT_SRC_ID_H              (103),\n\t\t.PKT_SRC_ID_L              (101),\n\t\t.PKT_DEST_ID_H             (106),\n\t\t.PKT_DEST_ID_L             (104),\n\t\t.PKT_BURSTWRAP_H           (91),\n\t\t.PKT_BURSTWRAP_L           (83),\n\t\t.PKT_BYTE_CNT_H            (82),\n\t\t.PKT_BYTE_CNT_L            (74),\n\t\t.PKT_PROTECTION_H          (121),\n\t\t.PKT_PROTECTION_L          (119),\n\t\t.PKT_RESPONSE_STATUS_H     (127),\n\t\t.PKT_RESPONSE_STATUS_L     (126),\n\t\t.PKT_BURST_SIZE_H          (94),\n\t\t.PKT_BURST_SIZE_L          (92),\n\t\t.PKT_ORI_BURST_SIZE_L      (128),\n\t\t.PKT_ORI_BURST_SIZE_H      (130),\n\t\t.ST_CHANNEL_W              (7),\n\t\t.ST_DATA_W                 (131),\n\t\t.AVS_BURSTCOUNT_W          (3),\n\t\t.SUPPRESS_0_BYTEEN_CMD     (1),\n\t\t.PREVENT_FIFO_OVERFLOW     (1),\n\t\t.USE_READRESPONSE          (0),\n\t\t.USE_WRITERESPONSE         (0)\n\t) sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent (\n\t\t.clk                     (clk_0_clk_clk),                                                                                 \n\t\t.reset                   (onchip_memory2_0_reset1_reset_bridge_in_reset_reset),                                           \n\t\t.m0_address              (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_m0_address),                 \n\t\t.m0_burstcount           (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_m0_burstcount),              \n\t\t.m0_byteenable           (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_m0_byteenable),              \n\t\t.m0_debugaccess          (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_m0_debugaccess),             \n\t\t.m0_lock                 (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_m0_lock),                    \n\t\t.m0_readdata             (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_m0_readdata),                \n\t\t.m0_readdatavalid        (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_m0_readdatavalid),           \n\t\t.m0_read                 (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_m0_read),                    \n\t\t.m0_waitrequest          (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_m0_waitrequest),             \n\t\t.m0_writedata            (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_m0_writedata),               \n\t\t.m0_write                (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_m0_write),                   \n\t\t.rp_endofpacket          (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rp_endofpacket),             \n\t\t.rp_ready                (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rp_ready),                   \n\t\t.rp_valid                (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rp_valid),                   \n\t\t.rp_data                 (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rp_data),                    \n\t\t.rp_startofpacket        (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rp_startofpacket),           \n\t\t.cp_ready                (burst_adapter_005_source0_ready),                                                               \n\t\t.cp_valid                (burst_adapter_005_source0_valid),                                                               \n\t\t.cp_data                 (burst_adapter_005_source0_data),                                                                \n\t\t.cp_startofpacket        (burst_adapter_005_source0_startofpacket),                                                       \n\t\t.cp_endofpacket          (burst_adapter_005_source0_endofpacket),                                                         \n\t\t.cp_channel              (burst_adapter_005_source0_channel),                                                             \n\t\t.rf_sink_ready           (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready),         \n\t\t.rf_sink_valid           (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid),         \n\t\t.rf_sink_startofpacket   (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket), \n\t\t.rf_sink_endofpacket     (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket),   \n\t\t.rf_sink_data            (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data),          \n\t\t.rf_source_ready         (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rf_source_ready),            \n\t\t.rf_source_valid         (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rf_source_valid),            \n\t\t.rf_source_startofpacket (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rf_source_startofpacket),    \n\t\t.rf_source_endofpacket   (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rf_source_endofpacket),      \n\t\t.rf_source_data          (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rf_source_data),             \n\t\t.rdata_fifo_sink_ready   (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo_out_ready),       \n\t\t.rdata_fifo_sink_valid   (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo_out_valid),       \n\t\t.rdata_fifo_sink_data    (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo_out_data),        \n\t\t.rdata_fifo_src_ready    (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready),       \n\t\t.rdata_fifo_src_valid    (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid),       \n\t\t.rdata_fifo_src_data     (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data),        \n\t\t.m0_response             (2'b00),                                                                                         \n\t\t.m0_writeresponserequest (),                                                                                              \n\t\t.m0_writeresponsevalid   (1'b0)                                                                                           \n\t);\n\n\taltera_avalon_sc_fifo #(\n\t\t.SYMBOLS_PER_BEAT    (1),\n\t\t.BITS_PER_SYMBOL     (132),\n\t\t.FIFO_DEPTH          (2),\n\t\t.CHANNEL_WIDTH       (0),\n\t\t.ERROR_WIDTH         (0),\n\t\t.USE_PACKETS         (1),\n\t\t.USE_FILL_LEVEL      (0),\n\t\t.EMPTY_LATENCY       (1),\n\t\t.USE_MEMORY_BLOCKS   (0),\n\t\t.USE_STORE_FORWARD   (0),\n\t\t.USE_ALMOST_FULL_IF  (0),\n\t\t.USE_ALMOST_EMPTY_IF (0)\n\t) sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo (\n\t\t.clk               (clk_0_clk_clk),                                                                                 \n\t\t.reset             (onchip_memory2_0_reset1_reset_bridge_in_reset_reset),                                           \n\t\t.in_data           (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rf_source_data),             \n\t\t.in_valid          (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rf_source_valid),            \n\t\t.in_ready          (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rf_source_ready),            \n\t\t.in_startofpacket  (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rf_source_startofpacket),    \n\t\t.in_endofpacket    (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rf_source_endofpacket),      \n\t\t.out_data          (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data),          \n\t\t.out_valid         (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid),         \n\t\t.out_ready         (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready),         \n\t\t.out_startofpacket (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket), \n\t\t.out_endofpacket   (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket),   \n\t\t.csr_address       (2'b00),                                                                                         \n\t\t.csr_read          (1'b0),                                                                                          \n\t\t.csr_write         (1'b0),                                                                                          \n\t\t.csr_readdata      (),                                                                                              \n\t\t.csr_writedata     (32'b00000000000000000000000000000000),                                                          \n\t\t.almost_full_data  (),                                                                                              \n\t\t.almost_empty_data (),                                                                                              \n\t\t.in_empty          (1'b0),                                                                                          \n\t\t.out_empty         (),                                                                                              \n\t\t.in_error          (1'b0),                                                                                          \n\t\t.out_error         (),                                                                                              \n\t\t.in_channel        (1'b0),                                                                                          \n\t\t.out_channel       ()                                                                                               \n\t);\n\n\taltera_avalon_sc_fifo #(\n\t\t.SYMBOLS_PER_BEAT    (1),\n\t\t.BITS_PER_SYMBOL     (34),\n\t\t.FIFO_DEPTH          (2),\n\t\t.CHANNEL_WIDTH       (0),\n\t\t.ERROR_WIDTH         (0),\n\t\t.USE_PACKETS         (0),\n\t\t.USE_FILL_LEVEL      (0),\n\t\t.EMPTY_LATENCY       (0),\n\t\t.USE_MEMORY_BLOCKS   (0),\n\t\t.USE_STORE_FORWARD   (0),\n\t\t.USE_ALMOST_FULL_IF  (0),\n\t\t.USE_ALMOST_EMPTY_IF (0)\n\t) sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo (\n\t\t.clk               (clk_0_clk_clk),                                                                           \n\t\t.reset             (onchip_memory2_0_reset1_reset_bridge_in_reset_reset),                                     \n\t\t.in_data           (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data),  \n\t\t.in_valid          (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid), \n\t\t.in_ready          (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready), \n\t\t.out_data          (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo_out_data),  \n\t\t.out_valid         (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo_out_valid), \n\t\t.out_ready         (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo_out_ready), \n\t\t.csr_address       (2'b00),                                                                                   \n\t\t.csr_read          (1'b0),                                                                                    \n\t\t.csr_write         (1'b0),                                                                                    \n\t\t.csr_readdata      (),                                                                                        \n\t\t.csr_writedata     (32'b00000000000000000000000000000000),                                                    \n\t\t.almost_full_data  (),                                                                                        \n\t\t.almost_empty_data (),                                                                                        \n\t\t.in_startofpacket  (1'b0),                                                                                    \n\t\t.in_endofpacket    (1'b0),                                                                                    \n\t\t.out_startofpacket (),                                                                                        \n\t\t.out_endofpacket   (),                                                                                        \n\t\t.in_empty          (1'b0),                                                                                    \n\t\t.out_empty         (),                                                                                        \n\t\t.in_error          (1'b0),                                                                                    \n\t\t.out_error         (),                                                                                        \n\t\t.in_channel        (1'b0),                                                                                    \n\t\t.out_channel       ()                                                                                         \n\t);\n\n\tsoc_system_mm_interconnect_0_addr_router addr_router (\n\t\t.sink_ready         (hps_0_h2f_axi_master_agent_write_cp_ready),                        \n\t\t.sink_valid         (hps_0_h2f_axi_master_agent_write_cp_valid),                        \n\t\t.sink_data          (hps_0_h2f_axi_master_agent_write_cp_data),                         \n\t\t.sink_startofpacket (hps_0_h2f_axi_master_agent_write_cp_startofpacket),                \n\t\t.sink_endofpacket   (hps_0_h2f_axi_master_agent_write_cp_endofpacket),                  \n\t\t.clk                (clk_0_clk_clk),                                                    \n\t\t.reset              (hps_0_h2f_axi_master_agent_clk_reset_reset_bridge_in_reset_reset), \n\t\t.src_ready          (addr_router_src_ready),                                            \n\t\t.src_valid          (addr_router_src_valid),                                            \n\t\t.src_data           (addr_router_src_data),                                             \n\t\t.src_channel        (addr_router_src_channel),                                          \n\t\t.src_startofpacket  (addr_router_src_startofpacket),                                    \n\t\t.src_endofpacket    (addr_router_src_endofpacket)                                       \n\t);\n\n\tsoc_system_mm_interconnect_0_addr_router addr_router_001 (\n\t\t.sink_ready         (hps_0_h2f_axi_master_agent_read_cp_ready),                         \n\t\t.sink_valid         (hps_0_h2f_axi_master_agent_read_cp_valid),                         \n\t\t.sink_data          (hps_0_h2f_axi_master_agent_read_cp_data),                          \n\t\t.sink_startofpacket (hps_0_h2f_axi_master_agent_read_cp_startofpacket),                 \n\t\t.sink_endofpacket   (hps_0_h2f_axi_master_agent_read_cp_endofpacket),                   \n\t\t.clk                (clk_0_clk_clk),                                                    \n\t\t.reset              (hps_0_h2f_axi_master_agent_clk_reset_reset_bridge_in_reset_reset), \n\t\t.src_ready          (addr_router_001_src_ready),                                        \n\t\t.src_valid          (addr_router_001_src_valid),                                        \n\t\t.src_data           (addr_router_001_src_data),                                         \n\t\t.src_channel        (addr_router_001_src_channel),                                      \n\t\t.src_startofpacket  (addr_router_001_src_startofpacket),                                \n\t\t.src_endofpacket    (addr_router_001_src_endofpacket)                                   \n\t);\n\n\tsoc_system_mm_interconnect_0_addr_router_002 addr_router_002 (\n\t\t.sink_ready         (master_non_sec_master_translator_avalon_universal_master_0_agent_cp_ready),         \n\t\t.sink_valid         (master_non_sec_master_translator_avalon_universal_master_0_agent_cp_valid),         \n\t\t.sink_data          (master_non_sec_master_translator_avalon_universal_master_0_agent_cp_data),          \n\t\t.sink_startofpacket (master_non_sec_master_translator_avalon_universal_master_0_agent_cp_startofpacket), \n\t\t.sink_endofpacket   (master_non_sec_master_translator_avalon_universal_master_0_agent_cp_endofpacket),   \n\t\t.clk                (clk_0_clk_clk),                                                                     \n\t\t.reset              (onchip_memory2_0_reset1_reset_bridge_in_reset_reset),                               \n\t\t.src_ready          (addr_router_002_src_ready),                                                         \n\t\t.src_valid          (addr_router_002_src_valid),                                                         \n\t\t.src_data           (addr_router_002_src_data),                                                          \n\t\t.src_channel        (addr_router_002_src_channel),                                                       \n\t\t.src_startofpacket  (addr_router_002_src_startofpacket),                                                 \n\t\t.src_endofpacket    (addr_router_002_src_endofpacket)                                                    \n\t);\n\n\tsoc_system_mm_interconnect_0_addr_router_003 addr_router_003 (\n\t\t.sink_ready         (hps_0_h2f_lw_axi_master_agent_write_cp_ready),                     \n\t\t.sink_valid         (hps_0_h2f_lw_axi_master_agent_write_cp_valid),                     \n\t\t.sink_data          (hps_0_h2f_lw_axi_master_agent_write_cp_data),                      \n\t\t.sink_startofpacket (hps_0_h2f_lw_axi_master_agent_write_cp_startofpacket),             \n\t\t.sink_endofpacket   (hps_0_h2f_lw_axi_master_agent_write_cp_endofpacket),               \n\t\t.clk                (clk_0_clk_clk),                                                    \n\t\t.reset              (hps_0_h2f_axi_master_agent_clk_reset_reset_bridge_in_reset_reset), \n\t\t.src_ready          (addr_router_003_src_ready),                                        \n\t\t.src_valid          (addr_router_003_src_valid),                                        \n\t\t.src_data           (addr_router_003_src_data),                                         \n\t\t.src_channel        (addr_router_003_src_channel),                                      \n\t\t.src_startofpacket  (addr_router_003_src_startofpacket),                                \n\t\t.src_endofpacket    (addr_router_003_src_endofpacket)                                   \n\t);\n\n\tsoc_system_mm_interconnect_0_addr_router_003 addr_router_004 (\n\t\t.sink_ready         (hps_0_h2f_lw_axi_master_agent_read_cp_ready),                      \n\t\t.sink_valid         (hps_0_h2f_lw_axi_master_agent_read_cp_valid),                      \n\t\t.sink_data          (hps_0_h2f_lw_axi_master_agent_read_cp_data),                       \n\t\t.sink_startofpacket (hps_0_h2f_lw_axi_master_agent_read_cp_startofpacket),              \n\t\t.sink_endofpacket   (hps_0_h2f_lw_axi_master_agent_read_cp_endofpacket),                \n\t\t.clk                (clk_0_clk_clk),                                                    \n\t\t.reset              (hps_0_h2f_axi_master_agent_clk_reset_reset_bridge_in_reset_reset), \n\t\t.src_ready          (addr_router_004_src_ready),                                        \n\t\t.src_valid          (addr_router_004_src_valid),                                        \n\t\t.src_data           (addr_router_004_src_data),                                         \n\t\t.src_channel        (addr_router_004_src_channel),                                      \n\t\t.src_startofpacket  (addr_router_004_src_startofpacket),                                \n\t\t.src_endofpacket    (addr_router_004_src_endofpacket)                                   \n\t);\n\n\tsoc_system_mm_interconnect_0_id_router id_router (\n\t\t.sink_ready         (onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rp_ready),         \n\t\t.sink_valid         (onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rp_valid),         \n\t\t.sink_data          (onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rp_data),          \n\t\t.sink_startofpacket (onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rp_startofpacket), \n\t\t.sink_endofpacket   (onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rp_endofpacket),   \n\t\t.clk                (clk_0_clk_clk),                                                                  \n\t\t.reset              (onchip_memory2_0_reset1_reset_bridge_in_reset_reset),                            \n\t\t.src_ready          (id_router_src_ready),                                                            \n\t\t.src_valid          (id_router_src_valid),                                                            \n\t\t.src_data           (id_router_src_data),                                                             \n\t\t.src_channel        (id_router_src_channel),                                                          \n\t\t.src_startofpacket  (id_router_src_startofpacket),                                                    \n\t\t.src_endofpacket    (id_router_src_endofpacket)                                                       \n\t);\n\n\tsoc_system_mm_interconnect_0_id_router_001 id_router_001 (\n\t\t.sink_ready         (led_pio_s1_translator_avalon_universal_slave_0_agent_rp_ready),         \n\t\t.sink_valid         (led_pio_s1_translator_avalon_universal_slave_0_agent_rp_valid),         \n\t\t.sink_data          (led_pio_s1_translator_avalon_universal_slave_0_agent_rp_data),          \n\t\t.sink_startofpacket (led_pio_s1_translator_avalon_universal_slave_0_agent_rp_startofpacket), \n\t\t.sink_endofpacket   (led_pio_s1_translator_avalon_universal_slave_0_agent_rp_endofpacket),   \n\t\t.clk                (clk_0_clk_clk),                                                         \n\t\t.reset              (onchip_memory2_0_reset1_reset_bridge_in_reset_reset),                   \n\t\t.src_ready          (id_router_001_src_ready),                                               \n\t\t.src_valid          (id_router_001_src_valid),                                               \n\t\t.src_data           (id_router_001_src_data),                                                \n\t\t.src_channel        (id_router_001_src_channel),                                             \n\t\t.src_startofpacket  (id_router_001_src_startofpacket),                                       \n\t\t.src_endofpacket    (id_router_001_src_endofpacket)                                          \n\t);\n\n\tsoc_system_mm_interconnect_0_id_router_001 id_router_002 (\n\t\t.sink_ready         (dipsw_pio_s1_translator_avalon_universal_slave_0_agent_rp_ready),         \n\t\t.sink_valid         (dipsw_pio_s1_translator_avalon_universal_slave_0_agent_rp_valid),         \n\t\t.sink_data          (dipsw_pio_s1_translator_avalon_universal_slave_0_agent_rp_data),          \n\t\t.sink_startofpacket (dipsw_pio_s1_translator_avalon_universal_slave_0_agent_rp_startofpacket), \n\t\t.sink_endofpacket   (dipsw_pio_s1_translator_avalon_universal_slave_0_agent_rp_endofpacket),   \n\t\t.clk                (clk_0_clk_clk),                                                           \n\t\t.reset              (onchip_memory2_0_reset1_reset_bridge_in_reset_reset),                     \n\t\t.src_ready          (id_router_002_src_ready),                                                 \n\t\t.src_valid          (id_router_002_src_valid),                                                 \n\t\t.src_data           (id_router_002_src_data),                                                  \n\t\t.src_channel        (id_router_002_src_channel),                                               \n\t\t.src_startofpacket  (id_router_002_src_startofpacket),                                         \n\t\t.src_endofpacket    (id_router_002_src_endofpacket)                                            \n\t);\n\n\tsoc_system_mm_interconnect_0_id_router_001 id_router_003 (\n\t\t.sink_ready         (button_pio_s1_translator_avalon_universal_slave_0_agent_rp_ready),         \n\t\t.sink_valid         (button_pio_s1_translator_avalon_universal_slave_0_agent_rp_valid),         \n\t\t.sink_data          (button_pio_s1_translator_avalon_universal_slave_0_agent_rp_data),          \n\t\t.sink_startofpacket (button_pio_s1_translator_avalon_universal_slave_0_agent_rp_startofpacket), \n\t\t.sink_endofpacket   (button_pio_s1_translator_avalon_universal_slave_0_agent_rp_endofpacket),   \n\t\t.clk                (clk_0_clk_clk),                                                            \n\t\t.reset              (onchip_memory2_0_reset1_reset_bridge_in_reset_reset),                      \n\t\t.src_ready          (id_router_003_src_ready),                                                  \n\t\t.src_valid          (id_router_003_src_valid),                                                  \n\t\t.src_data           (id_router_003_src_data),                                                   \n\t\t.src_channel        (id_router_003_src_channel),                                                \n\t\t.src_startofpacket  (id_router_003_src_startofpacket),                                          \n\t\t.src_endofpacket    (id_router_003_src_endofpacket)                                             \n\t);\n\n\tsoc_system_mm_interconnect_0_id_router_001 id_router_004 (\n\t\t.sink_ready         (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rp_ready),         \n\t\t.sink_valid         (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rp_valid),         \n\t\t.sink_data          (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rp_data),          \n\t\t.sink_startofpacket (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rp_startofpacket), \n\t\t.sink_endofpacket   (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rp_endofpacket),   \n\t\t.clk                (clk_0_clk_clk),                                                                          \n\t\t.reset              (onchip_memory2_0_reset1_reset_bridge_in_reset_reset),                                    \n\t\t.src_ready          (id_router_004_src_ready),                                                                \n\t\t.src_valid          (id_router_004_src_valid),                                                                \n\t\t.src_data           (id_router_004_src_data),                                                                 \n\t\t.src_channel        (id_router_004_src_channel),                                                              \n\t\t.src_startofpacket  (id_router_004_src_startofpacket),                                                        \n\t\t.src_endofpacket    (id_router_004_src_endofpacket)                                                           \n\t);\n\n\tsoc_system_mm_interconnect_0_id_router_005 id_router_005 (\n\t\t.sink_ready         (intr_capturer_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rp_ready),         \n\t\t.sink_valid         (intr_capturer_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rp_valid),         \n\t\t.sink_data          (intr_capturer_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rp_data),          \n\t\t.sink_startofpacket (intr_capturer_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rp_startofpacket), \n\t\t.sink_endofpacket   (intr_capturer_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rp_endofpacket),   \n\t\t.clk                (clk_0_clk_clk),                                                                             \n\t\t.reset              (onchip_memory2_0_reset1_reset_bridge_in_reset_reset),                                       \n\t\t.src_ready          (id_router_005_src_ready),                                                                   \n\t\t.src_valid          (id_router_005_src_valid),                                                                   \n\t\t.src_data           (id_router_005_src_data),                                                                    \n\t\t.src_channel        (id_router_005_src_channel),                                                                 \n\t\t.src_startofpacket  (id_router_005_src_startofpacket),                                                           \n\t\t.src_endofpacket    (id_router_005_src_endofpacket)                                                              \n\t);\n\n\tsoc_system_mm_interconnect_0_id_router_001 id_router_006 (\n\t\t.sink_ready         (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rp_ready),         \n\t\t.sink_valid         (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rp_valid),         \n\t\t.sink_data          (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rp_data),          \n\t\t.sink_startofpacket (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rp_startofpacket), \n\t\t.sink_endofpacket   (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rp_endofpacket),   \n\t\t.clk                (clk_0_clk_clk),                                                                       \n\t\t.reset              (onchip_memory2_0_reset1_reset_bridge_in_reset_reset),                                 \n\t\t.src_ready          (id_router_006_src_ready),                                                             \n\t\t.src_valid          (id_router_006_src_valid),                                                             \n\t\t.src_data           (id_router_006_src_data),                                                              \n\t\t.src_channel        (id_router_006_src_channel),                                                           \n\t\t.src_startofpacket  (id_router_006_src_startofpacket),                                                     \n\t\t.src_endofpacket    (id_router_006_src_endofpacket)                                                        \n\t);\n\n\taltera_merlin_traffic_limiter #(\n\t\t.PKT_DEST_ID_H             (106),\n\t\t.PKT_DEST_ID_L             (104),\n\t\t.PKT_SRC_ID_H              (103),\n\t\t.PKT_SRC_ID_L              (101),\n\t\t.PKT_TRANS_POSTED          (69),\n\t\t.PKT_TRANS_WRITE           (70),\n\t\t.MAX_OUTSTANDING_RESPONSES (3),\n\t\t.PIPELINED                 (0),\n\t\t.ST_DATA_W                 (131),\n\t\t.ST_CHANNEL_W              (7),\n\t\t.VALID_WIDTH               (7),\n\t\t.ENFORCE_ORDER             (1),\n\t\t.PREVENT_HAZARDS           (0),\n\t\t.PKT_BYTE_CNT_H            (82),\n\t\t.PKT_BYTE_CNT_L            (74),\n\t\t.PKT_BYTEEN_H              (35),\n\t\t.PKT_BYTEEN_L              (32),\n\t\t.REORDER                   (0)\n\t) limiter (\n\t\t.clk                    (clk_0_clk_clk),                                       \n\t\t.reset                  (onchip_memory2_0_reset1_reset_bridge_in_reset_reset), \n\t\t.cmd_sink_ready         (addr_router_002_src_ready),                           \n\t\t.cmd_sink_valid         (addr_router_002_src_valid),                           \n\t\t.cmd_sink_data          (addr_router_002_src_data),                            \n\t\t.cmd_sink_channel       (addr_router_002_src_channel),                         \n\t\t.cmd_sink_startofpacket (addr_router_002_src_startofpacket),                   \n\t\t.cmd_sink_endofpacket   (addr_router_002_src_endofpacket),                     \n\t\t.cmd_src_ready          (limiter_cmd_src_ready),                               \n\t\t.cmd_src_data           (limiter_cmd_src_data),                                \n\t\t.cmd_src_channel        (limiter_cmd_src_channel),                             \n\t\t.cmd_src_startofpacket  (limiter_cmd_src_startofpacket),                       \n\t\t.cmd_src_endofpacket    (limiter_cmd_src_endofpacket),                         \n\t\t.rsp_sink_ready         (rsp_xbar_mux_002_src_ready),                          \n\t\t.rsp_sink_valid         (rsp_xbar_mux_002_src_valid),                          \n\t\t.rsp_sink_channel       (rsp_xbar_mux_002_src_channel),                        \n\t\t.rsp_sink_data          (rsp_xbar_mux_002_src_data),                           \n\t\t.rsp_sink_startofpacket (rsp_xbar_mux_002_src_startofpacket),                  \n\t\t.rsp_sink_endofpacket   (rsp_xbar_mux_002_src_endofpacket),                    \n\t\t.rsp_src_ready          (limiter_rsp_src_ready),                               \n\t\t.rsp_src_valid          (limiter_rsp_src_valid),                               \n\t\t.rsp_src_data           (limiter_rsp_src_data),                                \n\t\t.rsp_src_channel        (limiter_rsp_src_channel),                             \n\t\t.rsp_src_startofpacket  (limiter_rsp_src_startofpacket),                       \n\t\t.rsp_src_endofpacket    (limiter_rsp_src_endofpacket),                         \n\t\t.cmd_src_valid          (limiter_cmd_valid_data)                               \n\t);\n\n\taltera_merlin_traffic_limiter #(\n\t\t.PKT_DEST_ID_H             (106),\n\t\t.PKT_DEST_ID_L             (104),\n\t\t.PKT_SRC_ID_H              (103),\n\t\t.PKT_SRC_ID_L              (101),\n\t\t.PKT_TRANS_POSTED          (69),\n\t\t.PKT_TRANS_WRITE           (70),\n\t\t.MAX_OUTSTANDING_RESPONSES (3),\n\t\t.PIPELINED                 (0),\n\t\t.ST_DATA_W                 (131),\n\t\t.ST_CHANNEL_W              (7),\n\t\t.VALID_WIDTH               (7),\n\t\t.ENFORCE_ORDER             (1),\n\t\t.PREVENT_HAZARDS           (0),\n\t\t.PKT_BYTE_CNT_H            (82),\n\t\t.PKT_BYTE_CNT_L            (74),\n\t\t.PKT_BYTEEN_H              (35),\n\t\t.PKT_BYTEEN_L              (32),\n\t\t.REORDER                   (0)\n\t) limiter_001 (\n\t\t.clk                    (clk_0_clk_clk),                                                    \n\t\t.reset                  (hps_0_h2f_axi_master_agent_clk_reset_reset_bridge_in_reset_reset), \n\t\t.cmd_sink_ready         (addr_router_003_src_ready),                                        \n\t\t.cmd_sink_valid         (addr_router_003_src_valid),                                        \n\t\t.cmd_sink_data          (addr_router_003_src_data),                                         \n\t\t.cmd_sink_channel       (addr_router_003_src_channel),                                      \n\t\t.cmd_sink_startofpacket (addr_router_003_src_startofpacket),                                \n\t\t.cmd_sink_endofpacket   (addr_router_003_src_endofpacket),                                  \n\t\t.cmd_src_ready          (limiter_001_cmd_src_ready),                                        \n\t\t.cmd_src_data           (limiter_001_cmd_src_data),                                         \n\t\t.cmd_src_channel        (limiter_001_cmd_src_channel),                                      \n\t\t.cmd_src_startofpacket  (limiter_001_cmd_src_startofpacket),                                \n\t\t.cmd_src_endofpacket    (limiter_001_cmd_src_endofpacket),                                  \n\t\t.rsp_sink_ready         (rsp_xbar_mux_003_src_ready),                                       \n\t\t.rsp_sink_valid         (rsp_xbar_mux_003_src_valid),                                       \n\t\t.rsp_sink_channel       (rsp_xbar_mux_003_src_channel),                                     \n\t\t.rsp_sink_data          (rsp_xbar_mux_003_src_data),                                        \n\t\t.rsp_sink_startofpacket (rsp_xbar_mux_003_src_startofpacket),                               \n\t\t.rsp_sink_endofpacket   (rsp_xbar_mux_003_src_endofpacket),                                 \n\t\t.rsp_src_ready          (limiter_001_rsp_src_ready),                                        \n\t\t.rsp_src_valid          (limiter_001_rsp_src_valid),                                        \n\t\t.rsp_src_data           (limiter_001_rsp_src_data),                                         \n\t\t.rsp_src_channel        (limiter_001_rsp_src_channel),                                      \n\t\t.rsp_src_startofpacket  (limiter_001_rsp_src_startofpacket),                                \n\t\t.rsp_src_endofpacket    (limiter_001_rsp_src_endofpacket),                                  \n\t\t.cmd_src_valid          (limiter_001_cmd_valid_data)                                        \n\t);\n\n\taltera_merlin_traffic_limiter #(\n\t\t.PKT_DEST_ID_H             (106),\n\t\t.PKT_DEST_ID_L             (104),\n\t\t.PKT_SRC_ID_H              (103),\n\t\t.PKT_SRC_ID_L              (101),\n\t\t.PKT_TRANS_POSTED          (69),\n\t\t.PKT_TRANS_WRITE           (70),\n\t\t.MAX_OUTSTANDING_RESPONSES (3),\n\t\t.PIPELINED                 (0),\n\t\t.ST_DATA_W                 (131),\n\t\t.ST_CHANNEL_W              (7),\n\t\t.VALID_WIDTH               (7),\n\t\t.ENFORCE_ORDER             (1),\n\t\t.PREVENT_HAZARDS           (0),\n\t\t.PKT_BYTE_CNT_H            (82),\n\t\t.PKT_BYTE_CNT_L            (74),\n\t\t.PKT_BYTEEN_H              (35),\n\t\t.PKT_BYTEEN_L              (32),\n\t\t.REORDER                   (0)\n\t) limiter_002 (\n\t\t.clk                    (clk_0_clk_clk),                                                    \n\t\t.reset                  (hps_0_h2f_axi_master_agent_clk_reset_reset_bridge_in_reset_reset), \n\t\t.cmd_sink_ready         (addr_router_004_src_ready),                                        \n\t\t.cmd_sink_valid         (addr_router_004_src_valid),                                        \n\t\t.cmd_sink_data          (addr_router_004_src_data),                                         \n\t\t.cmd_sink_channel       (addr_router_004_src_channel),                                      \n\t\t.cmd_sink_startofpacket (addr_router_004_src_startofpacket),                                \n\t\t.cmd_sink_endofpacket   (addr_router_004_src_endofpacket),                                  \n\t\t.cmd_src_ready          (limiter_002_cmd_src_ready),                                        \n\t\t.cmd_src_data           (limiter_002_cmd_src_data),                                         \n\t\t.cmd_src_channel        (limiter_002_cmd_src_channel),                                      \n\t\t.cmd_src_startofpacket  (limiter_002_cmd_src_startofpacket),                                \n\t\t.cmd_src_endofpacket    (limiter_002_cmd_src_endofpacket),                                  \n\t\t.rsp_sink_ready         (rsp_xbar_mux_004_src_ready),                                       \n\t\t.rsp_sink_valid         (rsp_xbar_mux_004_src_valid),                                       \n\t\t.rsp_sink_channel       (rsp_xbar_mux_004_src_channel),                                     \n\t\t.rsp_sink_data          (rsp_xbar_mux_004_src_data),                                        \n\t\t.rsp_sink_startofpacket (rsp_xbar_mux_004_src_startofpacket),                               \n\t\t.rsp_sink_endofpacket   (rsp_xbar_mux_004_src_endofpacket),                                 \n\t\t.rsp_src_ready          (limiter_002_rsp_src_ready),                                        \n\t\t.rsp_src_valid          (limiter_002_rsp_src_valid),                                        \n\t\t.rsp_src_data           (limiter_002_rsp_src_data),                                         \n\t\t.rsp_src_channel        (limiter_002_rsp_src_channel),                                      \n\t\t.rsp_src_startofpacket  (limiter_002_rsp_src_startofpacket),                                \n\t\t.rsp_src_endofpacket    (limiter_002_rsp_src_endofpacket),                                  \n\t\t.cmd_src_valid          (limiter_002_cmd_valid_data)                                        \n\t);\n\n\taltera_merlin_burst_adapter #(\n\t\t.PKT_ADDR_H                (103),\n\t\t.PKT_ADDR_L                (72),\n\t\t.PKT_BEGIN_BURST           (135),\n\t\t.PKT_BYTE_CNT_H            (118),\n\t\t.PKT_BYTE_CNT_L            (110),\n\t\t.PKT_BYTEEN_H              (71),\n\t\t.PKT_BYTEEN_L              (64),\n\t\t.PKT_BURST_SIZE_H          (130),\n\t\t.PKT_BURST_SIZE_L          (128),\n\t\t.PKT_BURST_TYPE_H          (132),\n\t\t.PKT_BURST_TYPE_L          (131),\n\t\t.PKT_BURSTWRAP_H           (127),\n\t\t.PKT_BURSTWRAP_L           (119),\n\t\t.PKT_TRANS_COMPRESSED_READ (104),\n\t\t.PKT_TRANS_WRITE           (106),\n\t\t.PKT_TRANS_READ            (107),\n\t\t.OUT_NARROW_SIZE           (0),\n\t\t.IN_NARROW_SIZE            (1),\n\t\t.OUT_FIXED                 (0),\n\t\t.OUT_COMPLETE_WRAP         (0),\n\t\t.ST_DATA_W                 (167),\n\t\t.ST_CHANNEL_W              (7),\n\t\t.OUT_BYTE_CNT_H            (113),\n\t\t.OUT_BURSTWRAP_H           (127),\n\t\t.COMPRESSED_READ_SUPPORT   (1),\n\t\t.BYTEENABLE_SYNTHESIS      (1),\n\t\t.PIPE_INPUTS               (0),\n\t\t.NO_WRAP_SUPPORT           (0),\n\t\t.BURSTWRAP_CONST_MASK      (0),\n\t\t.BURSTWRAP_CONST_VALUE     (0)\n\t) burst_adapter (\n\t\t.clk                   (clk_0_clk_clk),                                       \n\t\t.reset                 (onchip_memory2_0_reset1_reset_bridge_in_reset_reset), \n\t\t.sink0_valid           (cmd_xbar_mux_src_valid),                              \n\t\t.sink0_data            (cmd_xbar_mux_src_data),                               \n\t\t.sink0_channel         (cmd_xbar_mux_src_channel),                            \n\t\t.sink0_startofpacket   (cmd_xbar_mux_src_startofpacket),                      \n\t\t.sink0_endofpacket     (cmd_xbar_mux_src_endofpacket),                        \n\t\t.sink0_ready           (cmd_xbar_mux_src_ready),                              \n\t\t.source0_valid         (burst_adapter_source0_valid),                         \n\t\t.source0_data          (burst_adapter_source0_data),                          \n\t\t.source0_channel       (burst_adapter_source0_channel),                       \n\t\t.source0_startofpacket (burst_adapter_source0_startofpacket),                 \n\t\t.source0_endofpacket   (burst_adapter_source0_endofpacket),                   \n\t\t.source0_ready         (burst_adapter_source0_ready)                          \n\t);\n\n\taltera_merlin_burst_adapter #(\n\t\t.PKT_ADDR_H                (67),\n\t\t.PKT_ADDR_L                (36),\n\t\t.PKT_BEGIN_BURST           (99),\n\t\t.PKT_BYTE_CNT_H            (82),\n\t\t.PKT_BYTE_CNT_L            (74),\n\t\t.PKT_BYTEEN_H              (35),\n\t\t.PKT_BYTEEN_L              (32),\n\t\t.PKT_BURST_SIZE_H          (94),\n\t\t.PKT_BURST_SIZE_L          (92),\n\t\t.PKT_BURST_TYPE_H          (96),\n\t\t.PKT_BURST_TYPE_L          (95),\n\t\t.PKT_BURSTWRAP_H           (91),\n\t\t.PKT_BURSTWRAP_L           (83),\n\t\t.PKT_TRANS_COMPRESSED_READ (68),\n\t\t.PKT_TRANS_WRITE           (70),\n\t\t.PKT_TRANS_READ            (71),\n\t\t.OUT_NARROW_SIZE           (0),\n\t\t.IN_NARROW_SIZE            (1),\n\t\t.OUT_FIXED                 (0),\n\t\t.OUT_COMPLETE_WRAP         (0),\n\t\t.ST_DATA_W                 (131),\n\t\t.ST_CHANNEL_W              (7),\n\t\t.OUT_BYTE_CNT_H            (76),\n\t\t.OUT_BURSTWRAP_H           (91),\n\t\t.COMPRESSED_READ_SUPPORT   (1),\n\t\t.BYTEENABLE_SYNTHESIS      (1),\n\t\t.PIPE_INPUTS               (0),\n\t\t.NO_WRAP_SUPPORT           (0),\n\t\t.BURSTWRAP_CONST_MASK      (0),\n\t\t.BURSTWRAP_CONST_VALUE     (0)\n\t) burst_adapter_001 (\n\t\t.clk                   (clk_0_clk_clk),                                       \n\t\t.reset                 (onchip_memory2_0_reset1_reset_bridge_in_reset_reset), \n\t\t.sink0_valid           (cmd_xbar_mux_001_src_valid),                          \n\t\t.sink0_data            (cmd_xbar_mux_001_src_data),                           \n\t\t.sink0_channel         (cmd_xbar_mux_001_src_channel),                        \n\t\t.sink0_startofpacket   (cmd_xbar_mux_001_src_startofpacket),                  \n\t\t.sink0_endofpacket     (cmd_xbar_mux_001_src_endofpacket),                    \n\t\t.sink0_ready           (cmd_xbar_mux_001_src_ready),                          \n\t\t.source0_valid         (burst_adapter_001_source0_valid),                     \n\t\t.source0_data          (burst_adapter_001_source0_data),                      \n\t\t.source0_channel       (burst_adapter_001_source0_channel),                   \n\t\t.source0_startofpacket (burst_adapter_001_source0_startofpacket),             \n\t\t.source0_endofpacket   (burst_adapter_001_source0_endofpacket),               \n\t\t.source0_ready         (burst_adapter_001_source0_ready)                      \n\t);\n\n\taltera_merlin_burst_adapter #(\n\t\t.PKT_ADDR_H                (67),\n\t\t.PKT_ADDR_L                (36),\n\t\t.PKT_BEGIN_BURST           (99),\n\t\t.PKT_BYTE_CNT_H            (82),\n\t\t.PKT_BYTE_CNT_L            (74),\n\t\t.PKT_BYTEEN_H              (35),\n\t\t.PKT_BYTEEN_L              (32),\n\t\t.PKT_BURST_SIZE_H          (94),\n\t\t.PKT_BURST_SIZE_L          (92),\n\t\t.PKT_BURST_TYPE_H          (96),\n\t\t.PKT_BURST_TYPE_L          (95),\n\t\t.PKT_BURSTWRAP_H           (91),\n\t\t.PKT_BURSTWRAP_L           (83),\n\t\t.PKT_TRANS_COMPRESSED_READ (68),\n\t\t.PKT_TRANS_WRITE           (70),\n\t\t.PKT_TRANS_READ            (71),\n\t\t.OUT_NARROW_SIZE           (0),\n\t\t.IN_NARROW_SIZE            (1),\n\t\t.OUT_FIXED                 (0),\n\t\t.OUT_COMPLETE_WRAP         (0),\n\t\t.ST_DATA_W                 (131),\n\t\t.ST_CHANNEL_W              (7),\n\t\t.OUT_BYTE_CNT_H            (76),\n\t\t.OUT_BURSTWRAP_H           (91),\n\t\t.COMPRESSED_READ_SUPPORT   (1),\n\t\t.BYTEENABLE_SYNTHESIS      (1),\n\t\t.PIPE_INPUTS               (0),\n\t\t.NO_WRAP_SUPPORT           (0),\n\t\t.BURSTWRAP_CONST_MASK      (0),\n\t\t.BURSTWRAP_CONST_VALUE     (0)\n\t) burst_adapter_002 (\n\t\t.clk                   (clk_0_clk_clk),                                       \n\t\t.reset                 (onchip_memory2_0_reset1_reset_bridge_in_reset_reset), \n\t\t.sink0_valid           (cmd_xbar_mux_002_src_valid),                          \n\t\t.sink0_data            (cmd_xbar_mux_002_src_data),                           \n\t\t.sink0_channel         (cmd_xbar_mux_002_src_channel),                        \n\t\t.sink0_startofpacket   (cmd_xbar_mux_002_src_startofpacket),                  \n\t\t.sink0_endofpacket     (cmd_xbar_mux_002_src_endofpacket),                    \n\t\t.sink0_ready           (cmd_xbar_mux_002_src_ready),                          \n\t\t.source0_valid         (burst_adapter_002_source0_valid),                     \n\t\t.source0_data          (burst_adapter_002_source0_data),                      \n\t\t.source0_channel       (burst_adapter_002_source0_channel),                   \n\t\t.source0_startofpacket (burst_adapter_002_source0_startofpacket),             \n\t\t.source0_endofpacket   (burst_adapter_002_source0_endofpacket),               \n\t\t.source0_ready         (burst_adapter_002_source0_ready)                      \n\t);\n\n\taltera_merlin_burst_adapter #(\n\t\t.PKT_ADDR_H                (67),\n\t\t.PKT_ADDR_L                (36),\n\t\t.PKT_BEGIN_BURST           (99),\n\t\t.PKT_BYTE_CNT_H            (82),\n\t\t.PKT_BYTE_CNT_L            (74),\n\t\t.PKT_BYTEEN_H              (35),\n\t\t.PKT_BYTEEN_L              (32),\n\t\t.PKT_BURST_SIZE_H          (94),\n\t\t.PKT_BURST_SIZE_L          (92),\n\t\t.PKT_BURST_TYPE_H          (96),\n\t\t.PKT_BURST_TYPE_L          (95),\n\t\t.PKT_BURSTWRAP_H           (91),\n\t\t.PKT_BURSTWRAP_L           (83),\n\t\t.PKT_TRANS_COMPRESSED_READ (68),\n\t\t.PKT_TRANS_WRITE           (70),\n\t\t.PKT_TRANS_READ            (71),\n\t\t.OUT_NARROW_SIZE           (0),\n\t\t.IN_NARROW_SIZE            (1),\n\t\t.OUT_FIXED                 (0),\n\t\t.OUT_COMPLETE_WRAP         (0),\n\t\t.ST_DATA_W                 (131),\n\t\t.ST_CHANNEL_W              (7),\n\t\t.OUT_BYTE_CNT_H            (76),\n\t\t.OUT_BURSTWRAP_H           (91),\n\t\t.COMPRESSED_READ_SUPPORT   (1),\n\t\t.BYTEENABLE_SYNTHESIS      (1),\n\t\t.PIPE_INPUTS               (0),\n\t\t.NO_WRAP_SUPPORT           (0),\n\t\t.BURSTWRAP_CONST_MASK      (0),\n\t\t.BURSTWRAP_CONST_VALUE     (0)\n\t) burst_adapter_003 (\n\t\t.clk                   (clk_0_clk_clk),                                       \n\t\t.reset                 (onchip_memory2_0_reset1_reset_bridge_in_reset_reset), \n\t\t.sink0_valid           (cmd_xbar_mux_003_src_valid),                          \n\t\t.sink0_data            (cmd_xbar_mux_003_src_data),                           \n\t\t.sink0_channel         (cmd_xbar_mux_003_src_channel),                        \n\t\t.sink0_startofpacket   (cmd_xbar_mux_003_src_startofpacket),                  \n\t\t.sink0_endofpacket     (cmd_xbar_mux_003_src_endofpacket),                    \n\t\t.sink0_ready           (cmd_xbar_mux_003_src_ready),                          \n\t\t.source0_valid         (burst_adapter_003_source0_valid),                     \n\t\t.source0_data          (burst_adapter_003_source0_data),                      \n\t\t.source0_channel       (burst_adapter_003_source0_channel),                   \n\t\t.source0_startofpacket (burst_adapter_003_source0_startofpacket),             \n\t\t.source0_endofpacket   (burst_adapter_003_source0_endofpacket),               \n\t\t.source0_ready         (burst_adapter_003_source0_ready)                      \n\t);\n\n\taltera_merlin_burst_adapter #(\n\t\t.PKT_ADDR_H                (67),\n\t\t.PKT_ADDR_L                (36),\n\t\t.PKT_BEGIN_BURST           (99),\n\t\t.PKT_BYTE_CNT_H            (82),\n\t\t.PKT_BYTE_CNT_L            (74),\n\t\t.PKT_BYTEEN_H              (35),\n\t\t.PKT_BYTEEN_L              (32),\n\t\t.PKT_BURST_SIZE_H          (94),\n\t\t.PKT_BURST_SIZE_L          (92),\n\t\t.PKT_BURST_TYPE_H          (96),\n\t\t.PKT_BURST_TYPE_L          (95),\n\t\t.PKT_BURSTWRAP_H           (91),\n\t\t.PKT_BURSTWRAP_L           (83),\n\t\t.PKT_TRANS_COMPRESSED_READ (68),\n\t\t.PKT_TRANS_WRITE           (70),\n\t\t.PKT_TRANS_READ            (71),\n\t\t.OUT_NARROW_SIZE           (0),\n\t\t.IN_NARROW_SIZE            (1),\n\t\t.OUT_FIXED                 (0),\n\t\t.OUT_COMPLETE_WRAP         (0),\n\t\t.ST_DATA_W                 (131),\n\t\t.ST_CHANNEL_W              (7),\n\t\t.OUT_BYTE_CNT_H            (76),\n\t\t.OUT_BURSTWRAP_H           (91),\n\t\t.COMPRESSED_READ_SUPPORT   (1),\n\t\t.BYTEENABLE_SYNTHESIS      (1),\n\t\t.PIPE_INPUTS               (0),\n\t\t.NO_WRAP_SUPPORT           (0),\n\t\t.BURSTWRAP_CONST_MASK      (0),\n\t\t.BURSTWRAP_CONST_VALUE     (0)\n\t) burst_adapter_004 (\n\t\t.clk                   (clk_0_clk_clk),                                       \n\t\t.reset                 (onchip_memory2_0_reset1_reset_bridge_in_reset_reset), \n\t\t.sink0_valid           (cmd_xbar_mux_004_src_valid),                          \n\t\t.sink0_data            (cmd_xbar_mux_004_src_data),                           \n\t\t.sink0_channel         (cmd_xbar_mux_004_src_channel),                        \n\t\t.sink0_startofpacket   (cmd_xbar_mux_004_src_startofpacket),                  \n\t\t.sink0_endofpacket     (cmd_xbar_mux_004_src_endofpacket),                    \n\t\t.sink0_ready           (cmd_xbar_mux_004_src_ready),                          \n\t\t.source0_valid         (burst_adapter_004_source0_valid),                     \n\t\t.source0_data          (burst_adapter_004_source0_data),                      \n\t\t.source0_channel       (burst_adapter_004_source0_channel),                   \n\t\t.source0_startofpacket (burst_adapter_004_source0_startofpacket),             \n\t\t.source0_endofpacket   (burst_adapter_004_source0_endofpacket),               \n\t\t.source0_ready         (burst_adapter_004_source0_ready)                      \n\t);\n\n\taltera_merlin_burst_adapter #(\n\t\t.PKT_ADDR_H                (67),\n\t\t.PKT_ADDR_L                (36),\n\t\t.PKT_BEGIN_BURST           (99),\n\t\t.PKT_BYTE_CNT_H            (82),\n\t\t.PKT_BYTE_CNT_L            (74),\n\t\t.PKT_BYTEEN_H              (35),\n\t\t.PKT_BYTEEN_L              (32),\n\t\t.PKT_BURST_SIZE_H          (94),\n\t\t.PKT_BURST_SIZE_L          (92),\n\t\t.PKT_BURST_TYPE_H          (96),\n\t\t.PKT_BURST_TYPE_L          (95),\n\t\t.PKT_BURSTWRAP_H           (91),\n\t\t.PKT_BURSTWRAP_L           (83),\n\t\t.PKT_TRANS_COMPRESSED_READ (68),\n\t\t.PKT_TRANS_WRITE           (70),\n\t\t.PKT_TRANS_READ            (71),\n\t\t.OUT_NARROW_SIZE           (0),\n\t\t.IN_NARROW_SIZE            (1),\n\t\t.OUT_FIXED                 (0),\n\t\t.OUT_COMPLETE_WRAP         (0),\n\t\t.ST_DATA_W                 (131),\n\t\t.ST_CHANNEL_W              (7),\n\t\t.OUT_BYTE_CNT_H            (76),\n\t\t.OUT_BURSTWRAP_H           (91),\n\t\t.COMPRESSED_READ_SUPPORT   (1),\n\t\t.BYTEENABLE_SYNTHESIS      (1),\n\t\t.PIPE_INPUTS               (0),\n\t\t.NO_WRAP_SUPPORT           (0),\n\t\t.BURSTWRAP_CONST_MASK      (0),\n\t\t.BURSTWRAP_CONST_VALUE     (0)\n\t) burst_adapter_005 (\n\t\t.clk                   (clk_0_clk_clk),                                       \n\t\t.reset                 (onchip_memory2_0_reset1_reset_bridge_in_reset_reset), \n\t\t.sink0_valid           (cmd_xbar_mux_006_src_valid),                          \n\t\t.sink0_data            (cmd_xbar_mux_006_src_data),                           \n\t\t.sink0_channel         (cmd_xbar_mux_006_src_channel),                        \n\t\t.sink0_startofpacket   (cmd_xbar_mux_006_src_startofpacket),                  \n\t\t.sink0_endofpacket     (cmd_xbar_mux_006_src_endofpacket),                    \n\t\t.sink0_ready           (cmd_xbar_mux_006_src_ready),                          \n\t\t.source0_valid         (burst_adapter_005_source0_valid),                     \n\t\t.source0_data          (burst_adapter_005_source0_data),                      \n\t\t.source0_channel       (burst_adapter_005_source0_channel),                   \n\t\t.source0_startofpacket (burst_adapter_005_source0_startofpacket),             \n\t\t.source0_endofpacket   (burst_adapter_005_source0_endofpacket),               \n\t\t.source0_ready         (burst_adapter_005_source0_ready)                      \n\t);\n\n\tsoc_system_mm_interconnect_0_cmd_xbar_demux cmd_xbar_demux (\n\t\t.clk                (clk_0_clk_clk),                                                    \n\t\t.reset              (hps_0_h2f_axi_master_agent_clk_reset_reset_bridge_in_reset_reset), \n\t\t.sink_ready         (addr_router_src_ready),                                            \n\t\t.sink_channel       (addr_router_src_channel),                                          \n\t\t.sink_data          (addr_router_src_data),                                             \n\t\t.sink_startofpacket (addr_router_src_startofpacket),                                    \n\t\t.sink_endofpacket   (addr_router_src_endofpacket),                                      \n\t\t.sink_valid         (addr_router_src_valid),                                            \n\t\t.src0_ready         (cmd_xbar_demux_src0_ready),                                        \n\t\t.src0_valid         (cmd_xbar_demux_src0_valid),                                        \n\t\t.src0_data          (cmd_xbar_demux_src0_data),                                         \n\t\t.src0_channel       (cmd_xbar_demux_src0_channel),                                      \n\t\t.src0_startofpacket (cmd_xbar_demux_src0_startofpacket),                                \n\t\t.src0_endofpacket   (cmd_xbar_demux_src0_endofpacket)                                   \n\t);\n\n\tsoc_system_mm_interconnect_0_cmd_xbar_demux cmd_xbar_demux_001 (\n\t\t.clk                (clk_0_clk_clk),                                                    \n\t\t.reset              (hps_0_h2f_axi_master_agent_clk_reset_reset_bridge_in_reset_reset), \n\t\t.sink_ready         (addr_router_001_src_ready),                                        \n\t\t.sink_channel       (addr_router_001_src_channel),                                      \n\t\t.sink_data          (addr_router_001_src_data),                                         \n\t\t.sink_startofpacket (addr_router_001_src_startofpacket),                                \n\t\t.sink_endofpacket   (addr_router_001_src_endofpacket),                                  \n\t\t.sink_valid         (addr_router_001_src_valid),                                        \n\t\t.src0_ready         (cmd_xbar_demux_001_src0_ready),                                    \n\t\t.src0_valid         (cmd_xbar_demux_001_src0_valid),                                    \n\t\t.src0_data          (cmd_xbar_demux_001_src0_data),                                     \n\t\t.src0_channel       (cmd_xbar_demux_001_src0_channel),                                  \n\t\t.src0_startofpacket (cmd_xbar_demux_001_src0_startofpacket),                            \n\t\t.src0_endofpacket   (cmd_xbar_demux_001_src0_endofpacket)                               \n\t);\n\n\tsoc_system_mm_interconnect_0_cmd_xbar_demux_002 cmd_xbar_demux_002 (\n\t\t.clk                (clk_0_clk_clk),                                       \n\t\t.reset              (onchip_memory2_0_reset1_reset_bridge_in_reset_reset), \n\t\t.sink_ready         (limiter_cmd_src_ready),                               \n\t\t.sink_channel       (limiter_cmd_src_channel),                             \n\t\t.sink_data          (limiter_cmd_src_data),                                \n\t\t.sink_startofpacket (limiter_cmd_src_startofpacket),                       \n\t\t.sink_endofpacket   (limiter_cmd_src_endofpacket),                         \n\t\t.sink_valid         (limiter_cmd_valid_data),                              \n\t\t.src0_ready         (cmd_xbar_demux_002_src0_ready),                       \n\t\t.src0_valid         (cmd_xbar_demux_002_src0_valid),                       \n\t\t.src0_data          (cmd_xbar_demux_002_src0_data),                        \n\t\t.src0_channel       (cmd_xbar_demux_002_src0_channel),                     \n\t\t.src0_startofpacket (cmd_xbar_demux_002_src0_startofpacket),               \n\t\t.src0_endofpacket   (cmd_xbar_demux_002_src0_endofpacket),                 \n\t\t.src1_ready         (cmd_xbar_demux_002_src1_ready),                       \n\t\t.src1_valid         (cmd_xbar_demux_002_src1_valid),                       \n\t\t.src1_data          (cmd_xbar_demux_002_src1_data),                        \n\t\t.src1_channel       (cmd_xbar_demux_002_src1_channel),                     \n\t\t.src1_startofpacket (cmd_xbar_demux_002_src1_startofpacket),               \n\t\t.src1_endofpacket   (cmd_xbar_demux_002_src1_endofpacket),                 \n\t\t.src2_ready         (cmd_xbar_demux_002_src2_ready),                       \n\t\t.src2_valid         (cmd_xbar_demux_002_src2_valid),                       \n\t\t.src2_data          (cmd_xbar_demux_002_src2_data),                        \n\t\t.src2_channel       (cmd_xbar_demux_002_src2_channel),                     \n\t\t.src2_startofpacket (cmd_xbar_demux_002_src2_startofpacket),               \n\t\t.src2_endofpacket   (cmd_xbar_demux_002_src2_endofpacket),                 \n\t\t.src3_ready         (cmd_xbar_demux_002_src3_ready),                       \n\t\t.src3_valid         (cmd_xbar_demux_002_src3_valid),                       \n\t\t.src3_data          (cmd_xbar_demux_002_src3_data),                        \n\t\t.src3_channel       (cmd_xbar_demux_002_src3_channel),                     \n\t\t.src3_startofpacket (cmd_xbar_demux_002_src3_startofpacket),               \n\t\t.src3_endofpacket   (cmd_xbar_demux_002_src3_endofpacket),                 \n\t\t.src4_ready         (cmd_xbar_demux_002_src4_ready),                       \n\t\t.src4_valid         (cmd_xbar_demux_002_src4_valid),                       \n\t\t.src4_data          (cmd_xbar_demux_002_src4_data),                        \n\t\t.src4_channel       (cmd_xbar_demux_002_src4_channel),                     \n\t\t.src4_startofpacket (cmd_xbar_demux_002_src4_startofpacket),               \n\t\t.src4_endofpacket   (cmd_xbar_demux_002_src4_endofpacket),                 \n\t\t.src5_ready         (cmd_xbar_demux_002_src5_ready),                       \n\t\t.src5_valid         (cmd_xbar_demux_002_src5_valid),                       \n\t\t.src5_data          (cmd_xbar_demux_002_src5_data),                        \n\t\t.src5_channel       (cmd_xbar_demux_002_src5_channel),                     \n\t\t.src5_startofpacket (cmd_xbar_demux_002_src5_startofpacket),               \n\t\t.src5_endofpacket   (cmd_xbar_demux_002_src5_endofpacket),                 \n\t\t.src6_ready         (cmd_xbar_demux_002_src6_ready),                       \n\t\t.src6_valid         (cmd_xbar_demux_002_src6_valid),                       \n\t\t.src6_data          (cmd_xbar_demux_002_src6_data),                        \n\t\t.src6_channel       (cmd_xbar_demux_002_src6_channel),                     \n\t\t.src6_startofpacket (cmd_xbar_demux_002_src6_startofpacket),               \n\t\t.src6_endofpacket   (cmd_xbar_demux_002_src6_endofpacket)                  \n\t);\n\n\tsoc_system_mm_interconnect_0_cmd_xbar_demux_003 cmd_xbar_demux_003 (\n\t\t.clk                (clk_0_clk_clk),                                                    \n\t\t.reset              (hps_0_h2f_axi_master_agent_clk_reset_reset_bridge_in_reset_reset), \n\t\t.sink_ready         (limiter_001_cmd_src_ready),                                        \n\t\t.sink_channel       (limiter_001_cmd_src_channel),                                      \n\t\t.sink_data          (limiter_001_cmd_src_data),                                         \n\t\t.sink_startofpacket (limiter_001_cmd_src_startofpacket),                                \n\t\t.sink_endofpacket   (limiter_001_cmd_src_endofpacket),                                  \n\t\t.sink_valid         (limiter_001_cmd_valid_data),                                       \n\t\t.src0_ready         (cmd_xbar_demux_003_src0_ready),                                    \n\t\t.src0_valid         (cmd_xbar_demux_003_src0_valid),                                    \n\t\t.src0_data          (cmd_xbar_demux_003_src0_data),                                     \n\t\t.src0_channel       (cmd_xbar_demux_003_src0_channel),                                  \n\t\t.src0_startofpacket (cmd_xbar_demux_003_src0_startofpacket),                            \n\t\t.src0_endofpacket   (cmd_xbar_demux_003_src0_endofpacket),                              \n\t\t.src1_ready         (cmd_xbar_demux_003_src1_ready),                                    \n\t\t.src1_valid         (cmd_xbar_demux_003_src1_valid),                                    \n\t\t.src1_data          (cmd_xbar_demux_003_src1_data),                                     \n\t\t.src1_channel       (cmd_xbar_demux_003_src1_channel),                                  \n\t\t.src1_startofpacket (cmd_xbar_demux_003_src1_startofpacket),                            \n\t\t.src1_endofpacket   (cmd_xbar_demux_003_src1_endofpacket),                              \n\t\t.src2_ready         (cmd_xbar_demux_003_src2_ready),                                    \n\t\t.src2_valid         (cmd_xbar_demux_003_src2_valid),                                    \n\t\t.src2_data          (cmd_xbar_demux_003_src2_data),                                     \n\t\t.src2_channel       (cmd_xbar_demux_003_src2_channel),                                  \n\t\t.src2_startofpacket (cmd_xbar_demux_003_src2_startofpacket),                            \n\t\t.src2_endofpacket   (cmd_xbar_demux_003_src2_endofpacket),                              \n\t\t.src3_ready         (cmd_xbar_demux_003_src3_ready),                                    \n\t\t.src3_valid         (cmd_xbar_demux_003_src3_valid),                                    \n\t\t.src3_data          (cmd_xbar_demux_003_src3_data),                                     \n\t\t.src3_channel       (cmd_xbar_demux_003_src3_channel),                                  \n\t\t.src3_startofpacket (cmd_xbar_demux_003_src3_startofpacket),                            \n\t\t.src3_endofpacket   (cmd_xbar_demux_003_src3_endofpacket),                              \n\t\t.src4_ready         (cmd_xbar_demux_003_src4_ready),                                    \n\t\t.src4_valid         (cmd_xbar_demux_003_src4_valid),                                    \n\t\t.src4_data          (cmd_xbar_demux_003_src4_data),                                     \n\t\t.src4_channel       (cmd_xbar_demux_003_src4_channel),                                  \n\t\t.src4_startofpacket (cmd_xbar_demux_003_src4_startofpacket),                            \n\t\t.src4_endofpacket   (cmd_xbar_demux_003_src4_endofpacket)                               \n\t);\n\n\tsoc_system_mm_interconnect_0_cmd_xbar_demux_003 cmd_xbar_demux_004 (\n\t\t.clk                (clk_0_clk_clk),                                                    \n\t\t.reset              (hps_0_h2f_axi_master_agent_clk_reset_reset_bridge_in_reset_reset), \n\t\t.sink_ready         (limiter_002_cmd_src_ready),                                        \n\t\t.sink_channel       (limiter_002_cmd_src_channel),                                      \n\t\t.sink_data          (limiter_002_cmd_src_data),                                         \n\t\t.sink_startofpacket (limiter_002_cmd_src_startofpacket),                                \n\t\t.sink_endofpacket   (limiter_002_cmd_src_endofpacket),                                  \n\t\t.sink_valid         (limiter_002_cmd_valid_data),                                       \n\t\t.src0_ready         (cmd_xbar_demux_004_src0_ready),                                    \n\t\t.src0_valid         (cmd_xbar_demux_004_src0_valid),                                    \n\t\t.src0_data          (cmd_xbar_demux_004_src0_data),                                     \n\t\t.src0_channel       (cmd_xbar_demux_004_src0_channel),                                  \n\t\t.src0_startofpacket (cmd_xbar_demux_004_src0_startofpacket),                            \n\t\t.src0_endofpacket   (cmd_xbar_demux_004_src0_endofpacket),                              \n\t\t.src1_ready         (cmd_xbar_demux_004_src1_ready),                                    \n\t\t.src1_valid         (cmd_xbar_demux_004_src1_valid),                                    \n\t\t.src1_data          (cmd_xbar_demux_004_src1_data),                                     \n\t\t.src1_channel       (cmd_xbar_demux_004_src1_channel),                                  \n\t\t.src1_startofpacket (cmd_xbar_demux_004_src1_startofpacket),                            \n\t\t.src1_endofpacket   (cmd_xbar_demux_004_src1_endofpacket),                              \n\t\t.src2_ready         (cmd_xbar_demux_004_src2_ready),                                    \n\t\t.src2_valid         (cmd_xbar_demux_004_src2_valid),                                    \n\t\t.src2_data          (cmd_xbar_demux_004_src2_data),                                     \n\t\t.src2_channel       (cmd_xbar_demux_004_src2_channel),                                  \n\t\t.src2_startofpacket (cmd_xbar_demux_004_src2_startofpacket),                            \n\t\t.src2_endofpacket   (cmd_xbar_demux_004_src2_endofpacket),                              \n\t\t.src3_ready         (cmd_xbar_demux_004_src3_ready),                                    \n\t\t.src3_valid         (cmd_xbar_demux_004_src3_valid),                                    \n\t\t.src3_data          (cmd_xbar_demux_004_src3_data),                                     \n\t\t.src3_channel       (cmd_xbar_demux_004_src3_channel),                                  \n\t\t.src3_startofpacket (cmd_xbar_demux_004_src3_startofpacket),                            \n\t\t.src3_endofpacket   (cmd_xbar_demux_004_src3_endofpacket),                              \n\t\t.src4_ready         (cmd_xbar_demux_004_src4_ready),                                    \n\t\t.src4_valid         (cmd_xbar_demux_004_src4_valid),                                    \n\t\t.src4_data          (cmd_xbar_demux_004_src4_data),                                     \n\t\t.src4_channel       (cmd_xbar_demux_004_src4_channel),                                  \n\t\t.src4_startofpacket (cmd_xbar_demux_004_src4_startofpacket),                            \n\t\t.src4_endofpacket   (cmd_xbar_demux_004_src4_endofpacket)                               \n\t);\n\n\tsoc_system_mm_interconnect_0_cmd_xbar_mux cmd_xbar_mux (\n\t\t.clk                 (clk_0_clk_clk),                                       \n\t\t.reset               (onchip_memory2_0_reset1_reset_bridge_in_reset_reset), \n\t\t.src_ready           (cmd_xbar_mux_src_ready),                              \n\t\t.src_valid           (cmd_xbar_mux_src_valid),                              \n\t\t.src_data            (cmd_xbar_mux_src_data),                               \n\t\t.src_channel         (cmd_xbar_mux_src_channel),                            \n\t\t.src_startofpacket   (cmd_xbar_mux_src_startofpacket),                      \n\t\t.src_endofpacket     (cmd_xbar_mux_src_endofpacket),                        \n\t\t.sink0_ready         (width_adapter_src_ready),                             \n\t\t.sink0_valid         (width_adapter_src_valid),                             \n\t\t.sink0_channel       (width_adapter_src_channel),                           \n\t\t.sink0_data          (width_adapter_src_data),                              \n\t\t.sink0_startofpacket (width_adapter_src_startofpacket),                     \n\t\t.sink0_endofpacket   (width_adapter_src_endofpacket),                       \n\t\t.sink1_ready         (width_adapter_001_src_ready),                         \n\t\t.sink1_valid         (width_adapter_001_src_valid),                         \n\t\t.sink1_channel       (width_adapter_001_src_channel),                       \n\t\t.sink1_data          (width_adapter_001_src_data),                          \n\t\t.sink1_startofpacket (width_adapter_001_src_startofpacket),                 \n\t\t.sink1_endofpacket   (width_adapter_001_src_endofpacket),                   \n\t\t.sink2_ready         (width_adapter_002_src_ready),                         \n\t\t.sink2_valid         (width_adapter_002_src_valid),                         \n\t\t.sink2_channel       (width_adapter_002_src_channel),                       \n\t\t.sink2_data          (width_adapter_002_src_data),                          \n\t\t.sink2_startofpacket (width_adapter_002_src_startofpacket),                 \n\t\t.sink2_endofpacket   (width_adapter_002_src_endofpacket)                    \n\t);\n\n\tsoc_system_mm_interconnect_0_cmd_xbar_mux_001 cmd_xbar_mux_001 (\n\t\t.clk                 (clk_0_clk_clk),                                       \n\t\t.reset               (onchip_memory2_0_reset1_reset_bridge_in_reset_reset), \n\t\t.src_ready           (cmd_xbar_mux_001_src_ready),                          \n\t\t.src_valid           (cmd_xbar_mux_001_src_valid),                          \n\t\t.src_data            (cmd_xbar_mux_001_src_data),                           \n\t\t.src_channel         (cmd_xbar_mux_001_src_channel),                        \n\t\t.src_startofpacket   (cmd_xbar_mux_001_src_startofpacket),                  \n\t\t.src_endofpacket     (cmd_xbar_mux_001_src_endofpacket),                    \n\t\t.sink0_ready         (cmd_xbar_demux_002_src1_ready),                       \n\t\t.sink0_valid         (cmd_xbar_demux_002_src1_valid),                       \n\t\t.sink0_channel       (cmd_xbar_demux_002_src1_channel),                     \n\t\t.sink0_data          (cmd_xbar_demux_002_src1_data),                        \n\t\t.sink0_startofpacket (cmd_xbar_demux_002_src1_startofpacket),               \n\t\t.sink0_endofpacket   (cmd_xbar_demux_002_src1_endofpacket),                 \n\t\t.sink1_ready         (cmd_xbar_demux_003_src0_ready),                       \n\t\t.sink1_valid         (cmd_xbar_demux_003_src0_valid),                       \n\t\t.sink1_channel       (cmd_xbar_demux_003_src0_channel),                     \n\t\t.sink1_data          (cmd_xbar_demux_003_src0_data),                        \n\t\t.sink1_startofpacket (cmd_xbar_demux_003_src0_startofpacket),               \n\t\t.sink1_endofpacket   (cmd_xbar_demux_003_src0_endofpacket),                 \n\t\t.sink2_ready         (cmd_xbar_demux_004_src0_ready),                       \n\t\t.sink2_valid         (cmd_xbar_demux_004_src0_valid),                       \n\t\t.sink2_channel       (cmd_xbar_demux_004_src0_channel),                     \n\t\t.sink2_data          (cmd_xbar_demux_004_src0_data),                        \n\t\t.sink2_startofpacket (cmd_xbar_demux_004_src0_startofpacket),               \n\t\t.sink2_endofpacket   (cmd_xbar_demux_004_src0_endofpacket)                  \n\t);\n\n\tsoc_system_mm_interconnect_0_cmd_xbar_mux_001 cmd_xbar_mux_002 (\n\t\t.clk                 (clk_0_clk_clk),                                       \n\t\t.reset               (onchip_memory2_0_reset1_reset_bridge_in_reset_reset), \n\t\t.src_ready           (cmd_xbar_mux_002_src_ready),                          \n\t\t.src_valid           (cmd_xbar_mux_002_src_valid),                          \n\t\t.src_data            (cmd_xbar_mux_002_src_data),                           \n\t\t.src_channel         (cmd_xbar_mux_002_src_channel),                        \n\t\t.src_startofpacket   (cmd_xbar_mux_002_src_startofpacket),                  \n\t\t.src_endofpacket     (cmd_xbar_mux_002_src_endofpacket),                    \n\t\t.sink0_ready         (cmd_xbar_demux_002_src2_ready),                       \n\t\t.sink0_valid         (cmd_xbar_demux_002_src2_valid),                       \n\t\t.sink0_channel       (cmd_xbar_demux_002_src2_channel),                     \n\t\t.sink0_data          (cmd_xbar_demux_002_src2_data),                        \n\t\t.sink0_startofpacket (cmd_xbar_demux_002_src2_startofpacket),               \n\t\t.sink0_endofpacket   (cmd_xbar_demux_002_src2_endofpacket),                 \n\t\t.sink1_ready         (cmd_xbar_demux_003_src1_ready),                       \n\t\t.sink1_valid         (cmd_xbar_demux_003_src1_valid),                       \n\t\t.sink1_channel       (cmd_xbar_demux_003_src1_channel),                     \n\t\t.sink1_data          (cmd_xbar_demux_003_src1_data),                        \n\t\t.sink1_startofpacket (cmd_xbar_demux_003_src1_startofpacket),               \n\t\t.sink1_endofpacket   (cmd_xbar_demux_003_src1_endofpacket),                 \n\t\t.sink2_ready         (cmd_xbar_demux_004_src1_ready),                       \n\t\t.sink2_valid         (cmd_xbar_demux_004_src1_valid),                       \n\t\t.sink2_channel       (cmd_xbar_demux_004_src1_channel),                     \n\t\t.sink2_data          (cmd_xbar_demux_004_src1_data),                        \n\t\t.sink2_startofpacket (cmd_xbar_demux_004_src1_startofpacket),               \n\t\t.sink2_endofpacket   (cmd_xbar_demux_004_src1_endofpacket)                  \n\t);\n\n\tsoc_system_mm_interconnect_0_cmd_xbar_mux_001 cmd_xbar_mux_003 (\n\t\t.clk                 (clk_0_clk_clk),                                       \n\t\t.reset               (onchip_memory2_0_reset1_reset_bridge_in_reset_reset), \n\t\t.src_ready           (cmd_xbar_mux_003_src_ready),                          \n\t\t.src_valid           (cmd_xbar_mux_003_src_valid),                          \n\t\t.src_data            (cmd_xbar_mux_003_src_data),                           \n\t\t.src_channel         (cmd_xbar_mux_003_src_channel),                        \n\t\t.src_startofpacket   (cmd_xbar_mux_003_src_startofpacket),                  \n\t\t.src_endofpacket     (cmd_xbar_mux_003_src_endofpacket),                    \n\t\t.sink0_ready         (cmd_xbar_demux_002_src3_ready),                       \n\t\t.sink0_valid         (cmd_xbar_demux_002_src3_valid),                       \n\t\t.sink0_channel       (cmd_xbar_demux_002_src3_channel),                     \n\t\t.sink0_data          (cmd_xbar_demux_002_src3_data),                        \n\t\t.sink0_startofpacket (cmd_xbar_demux_002_src3_startofpacket),               \n\t\t.sink0_endofpacket   (cmd_xbar_demux_002_src3_endofpacket),                 \n\t\t.sink1_ready         (cmd_xbar_demux_003_src2_ready),                       \n\t\t.sink1_valid         (cmd_xbar_demux_003_src2_valid),                       \n\t\t.sink1_channel       (cmd_xbar_demux_003_src2_channel),                     \n\t\t.sink1_data          (cmd_xbar_demux_003_src2_data),                        \n\t\t.sink1_startofpacket (cmd_xbar_demux_003_src2_startofpacket),               \n\t\t.sink1_endofpacket   (cmd_xbar_demux_003_src2_endofpacket),                 \n\t\t.sink2_ready         (cmd_xbar_demux_004_src2_ready),                       \n\t\t.sink2_valid         (cmd_xbar_demux_004_src2_valid),                       \n\t\t.sink2_channel       (cmd_xbar_demux_004_src2_channel),                     \n\t\t.sink2_data          (cmd_xbar_demux_004_src2_data),                        \n\t\t.sink2_startofpacket (cmd_xbar_demux_004_src2_startofpacket),               \n\t\t.sink2_endofpacket   (cmd_xbar_demux_004_src2_endofpacket)                  \n\t);\n\n\tsoc_system_mm_interconnect_0_cmd_xbar_mux_001 cmd_xbar_mux_004 (\n\t\t.clk                 (clk_0_clk_clk),                                       \n\t\t.reset               (onchip_memory2_0_reset1_reset_bridge_in_reset_reset), \n\t\t.src_ready           (cmd_xbar_mux_004_src_ready),                          \n\t\t.src_valid           (cmd_xbar_mux_004_src_valid),                          \n\t\t.src_data            (cmd_xbar_mux_004_src_data),                           \n\t\t.src_channel         (cmd_xbar_mux_004_src_channel),                        \n\t\t.src_startofpacket   (cmd_xbar_mux_004_src_startofpacket),                  \n\t\t.src_endofpacket     (cmd_xbar_mux_004_src_endofpacket),                    \n\t\t.sink0_ready         (cmd_xbar_demux_002_src4_ready),                       \n\t\t.sink0_valid         (cmd_xbar_demux_002_src4_valid),                       \n\t\t.sink0_channel       (cmd_xbar_demux_002_src4_channel),                     \n\t\t.sink0_data          (cmd_xbar_demux_002_src4_data),                        \n\t\t.sink0_startofpacket (cmd_xbar_demux_002_src4_startofpacket),               \n\t\t.sink0_endofpacket   (cmd_xbar_demux_002_src4_endofpacket),                 \n\t\t.sink1_ready         (cmd_xbar_demux_003_src3_ready),                       \n\t\t.sink1_valid         (cmd_xbar_demux_003_src3_valid),                       \n\t\t.sink1_channel       (cmd_xbar_demux_003_src3_channel),                     \n\t\t.sink1_data          (cmd_xbar_demux_003_src3_data),                        \n\t\t.sink1_startofpacket (cmd_xbar_demux_003_src3_startofpacket),               \n\t\t.sink1_endofpacket   (cmd_xbar_demux_003_src3_endofpacket),                 \n\t\t.sink2_ready         (cmd_xbar_demux_004_src3_ready),                       \n\t\t.sink2_valid         (cmd_xbar_demux_004_src3_valid),                       \n\t\t.sink2_channel       (cmd_xbar_demux_004_src3_channel),                     \n\t\t.sink2_data          (cmd_xbar_demux_004_src3_data),                        \n\t\t.sink2_startofpacket (cmd_xbar_demux_004_src3_startofpacket),               \n\t\t.sink2_endofpacket   (cmd_xbar_demux_004_src3_endofpacket)                  \n\t);\n\n\tsoc_system_mm_interconnect_0_cmd_xbar_mux_005 cmd_xbar_mux_005 (\n\t\t.clk                 (clk_0_clk_clk),                                       \n\t\t.reset               (onchip_memory2_0_reset1_reset_bridge_in_reset_reset), \n\t\t.src_ready           (cmd_xbar_mux_005_src_ready),                          \n\t\t.src_valid           (cmd_xbar_mux_005_src_valid),                          \n\t\t.src_data            (cmd_xbar_mux_005_src_data),                           \n\t\t.src_channel         (cmd_xbar_mux_005_src_channel),                        \n\t\t.src_startofpacket   (cmd_xbar_mux_005_src_startofpacket),                  \n\t\t.src_endofpacket     (cmd_xbar_mux_005_src_endofpacket),                    \n\t\t.sink0_ready         (cmd_xbar_demux_002_src5_ready),                       \n\t\t.sink0_valid         (cmd_xbar_demux_002_src5_valid),                       \n\t\t.sink0_channel       (cmd_xbar_demux_002_src5_channel),                     \n\t\t.sink0_data          (cmd_xbar_demux_002_src5_data),                        \n\t\t.sink0_startofpacket (cmd_xbar_demux_002_src5_startofpacket),               \n\t\t.sink0_endofpacket   (cmd_xbar_demux_002_src5_endofpacket)                  \n\t);\n\n\tsoc_system_mm_interconnect_0_cmd_xbar_mux_001 cmd_xbar_mux_006 (\n\t\t.clk                 (clk_0_clk_clk),                                       \n\t\t.reset               (onchip_memory2_0_reset1_reset_bridge_in_reset_reset), \n\t\t.src_ready           (cmd_xbar_mux_006_src_ready),                          \n\t\t.src_valid           (cmd_xbar_mux_006_src_valid),                          \n\t\t.src_data            (cmd_xbar_mux_006_src_data),                           \n\t\t.src_channel         (cmd_xbar_mux_006_src_channel),                        \n\t\t.src_startofpacket   (cmd_xbar_mux_006_src_startofpacket),                  \n\t\t.src_endofpacket     (cmd_xbar_mux_006_src_endofpacket),                    \n\t\t.sink0_ready         (cmd_xbar_demux_002_src6_ready),                       \n\t\t.sink0_valid         (cmd_xbar_demux_002_src6_valid),                       \n\t\t.sink0_channel       (cmd_xbar_demux_002_src6_channel),                     \n\t\t.sink0_data          (cmd_xbar_demux_002_src6_data),                        \n\t\t.sink0_startofpacket (cmd_xbar_demux_002_src6_startofpacket),               \n\t\t.sink0_endofpacket   (cmd_xbar_demux_002_src6_endofpacket),                 \n\t\t.sink1_ready         (cmd_xbar_demux_003_src4_ready),                       \n\t\t.sink1_valid         (cmd_xbar_demux_003_src4_valid),                       \n\t\t.sink1_channel       (cmd_xbar_demux_003_src4_channel),                     \n\t\t.sink1_data          (cmd_xbar_demux_003_src4_data),                        \n\t\t.sink1_startofpacket (cmd_xbar_demux_003_src4_startofpacket),               \n\t\t.sink1_endofpacket   (cmd_xbar_demux_003_src4_endofpacket),                 \n\t\t.sink2_ready         (cmd_xbar_demux_004_src4_ready),                       \n\t\t.sink2_valid         (cmd_xbar_demux_004_src4_valid),                       \n\t\t.sink2_channel       (cmd_xbar_demux_004_src4_channel),                     \n\t\t.sink2_data          (cmd_xbar_demux_004_src4_data),                        \n\t\t.sink2_startofpacket (cmd_xbar_demux_004_src4_startofpacket),               \n\t\t.sink2_endofpacket   (cmd_xbar_demux_004_src4_endofpacket)                  \n\t);\n\n\tsoc_system_mm_interconnect_0_rsp_xbar_demux rsp_xbar_demux (\n\t\t.clk                (clk_0_clk_clk),                                       \n\t\t.reset              (onchip_memory2_0_reset1_reset_bridge_in_reset_reset), \n\t\t.sink_ready         (id_router_src_ready),                                 \n\t\t.sink_channel       (id_router_src_channel),                               \n\t\t.sink_data          (id_router_src_data),                                  \n\t\t.sink_startofpacket (id_router_src_startofpacket),                         \n\t\t.sink_endofpacket   (id_router_src_endofpacket),                           \n\t\t.sink_valid         (id_router_src_valid),                                 \n\t\t.src0_ready         (rsp_xbar_demux_src0_ready),                           \n\t\t.src0_valid         (rsp_xbar_demux_src0_valid),                           \n\t\t.src0_data          (rsp_xbar_demux_src0_data),                            \n\t\t.src0_channel       (rsp_xbar_demux_src0_channel),                         \n\t\t.src0_startofpacket (rsp_xbar_demux_src0_startofpacket),                   \n\t\t.src0_endofpacket   (rsp_xbar_demux_src0_endofpacket),                     \n\t\t.src1_ready         (rsp_xbar_demux_src1_ready),                           \n\t\t.src1_valid         (rsp_xbar_demux_src1_valid),                           \n\t\t.src1_data          (rsp_xbar_demux_src1_data),                            \n\t\t.src1_channel       (rsp_xbar_demux_src1_channel),                         \n\t\t.src1_startofpacket (rsp_xbar_demux_src1_startofpacket),                   \n\t\t.src1_endofpacket   (rsp_xbar_demux_src1_endofpacket),                     \n\t\t.src2_ready         (rsp_xbar_demux_src2_ready),                           \n\t\t.src2_valid         (rsp_xbar_demux_src2_valid),                           \n\t\t.src2_data          (rsp_xbar_demux_src2_data),                            \n\t\t.src2_channel       (rsp_xbar_demux_src2_channel),                         \n\t\t.src2_startofpacket (rsp_xbar_demux_src2_startofpacket),                   \n\t\t.src2_endofpacket   (rsp_xbar_demux_src2_endofpacket)                      \n\t);\n\n\tsoc_system_mm_interconnect_0_rsp_xbar_demux_001 rsp_xbar_demux_001 (\n\t\t.clk                (clk_0_clk_clk),                                       \n\t\t.reset              (onchip_memory2_0_reset1_reset_bridge_in_reset_reset), \n\t\t.sink_ready         (id_router_001_src_ready),                             \n\t\t.sink_channel       (id_router_001_src_channel),                           \n\t\t.sink_data          (id_router_001_src_data),                              \n\t\t.sink_startofpacket (id_router_001_src_startofpacket),                     \n\t\t.sink_endofpacket   (id_router_001_src_endofpacket),                       \n\t\t.sink_valid         (id_router_001_src_valid),                             \n\t\t.src0_ready         (rsp_xbar_demux_001_src0_ready),                       \n\t\t.src0_valid         (rsp_xbar_demux_001_src0_valid),                       \n\t\t.src0_data          (rsp_xbar_demux_001_src0_data),                        \n\t\t.src0_channel       (rsp_xbar_demux_001_src0_channel),                     \n\t\t.src0_startofpacket (rsp_xbar_demux_001_src0_startofpacket),               \n\t\t.src0_endofpacket   (rsp_xbar_demux_001_src0_endofpacket),                 \n\t\t.src1_ready         (rsp_xbar_demux_001_src1_ready),                       \n\t\t.src1_valid         (rsp_xbar_demux_001_src1_valid),                       \n\t\t.src1_data          (rsp_xbar_demux_001_src1_data),                        \n\t\t.src1_channel       (rsp_xbar_demux_001_src1_channel),                     \n\t\t.src1_startofpacket (rsp_xbar_demux_001_src1_startofpacket),               \n\t\t.src1_endofpacket   (rsp_xbar_demux_001_src1_endofpacket),                 \n\t\t.src2_ready         (rsp_xbar_demux_001_src2_ready),                       \n\t\t.src2_valid         (rsp_xbar_demux_001_src2_valid),                       \n\t\t.src2_data          (rsp_xbar_demux_001_src2_data),                        \n\t\t.src2_channel       (rsp_xbar_demux_001_src2_channel),                     \n\t\t.src2_startofpacket (rsp_xbar_demux_001_src2_startofpacket),               \n\t\t.src2_endofpacket   (rsp_xbar_demux_001_src2_endofpacket)                  \n\t);\n\n\tsoc_system_mm_interconnect_0_rsp_xbar_demux_001 rsp_xbar_demux_002 (\n\t\t.clk                (clk_0_clk_clk),                                       \n\t\t.reset              (onchip_memory2_0_reset1_reset_bridge_in_reset_reset), \n\t\t.sink_ready         (id_router_002_src_ready),                             \n\t\t.sink_channel       (id_router_002_src_channel),                           \n\t\t.sink_data          (id_router_002_src_data),                              \n\t\t.sink_startofpacket (id_router_002_src_startofpacket),                     \n\t\t.sink_endofpacket   (id_router_002_src_endofpacket),                       \n\t\t.sink_valid         (id_router_002_src_valid),                             \n\t\t.src0_ready         (rsp_xbar_demux_002_src0_ready),                       \n\t\t.src0_valid         (rsp_xbar_demux_002_src0_valid),                       \n\t\t.src0_data          (rsp_xbar_demux_002_src0_data),                        \n\t\t.src0_channel       (rsp_xbar_demux_002_src0_channel),                     \n\t\t.src0_startofpacket (rsp_xbar_demux_002_src0_startofpacket),               \n\t\t.src0_endofpacket   (rsp_xbar_demux_002_src0_endofpacket),                 \n\t\t.src1_ready         (rsp_xbar_demux_002_src1_ready),                       \n\t\t.src1_valid         (rsp_xbar_demux_002_src1_valid),                       \n\t\t.src1_data          (rsp_xbar_demux_002_src1_data),                        \n\t\t.src1_channel       (rsp_xbar_demux_002_src1_channel),                     \n\t\t.src1_startofpacket (rsp_xbar_demux_002_src1_startofpacket),               \n\t\t.src1_endofpacket   (rsp_xbar_demux_002_src1_endofpacket),                 \n\t\t.src2_ready         (rsp_xbar_demux_002_src2_ready),                       \n\t\t.src2_valid         (rsp_xbar_demux_002_src2_valid),                       \n\t\t.src2_data          (rsp_xbar_demux_002_src2_data),                        \n\t\t.src2_channel       (rsp_xbar_demux_002_src2_channel),                     \n\t\t.src2_startofpacket (rsp_xbar_demux_002_src2_startofpacket),               \n\t\t.src2_endofpacket   (rsp_xbar_demux_002_src2_endofpacket)                  \n\t);\n\n\tsoc_system_mm_interconnect_0_rsp_xbar_demux_001 rsp_xbar_demux_003 (\n\t\t.clk                (clk_0_clk_clk),                                       \n\t\t.reset              (onchip_memory2_0_reset1_reset_bridge_in_reset_reset), \n\t\t.sink_ready         (id_router_003_src_ready),                             \n\t\t.sink_channel       (id_router_003_src_channel),                           \n\t\t.sink_data          (id_router_003_src_data),                              \n\t\t.sink_startofpacket (id_router_003_src_startofpacket),                     \n\t\t.sink_endofpacket   (id_router_003_src_endofpacket),                       \n\t\t.sink_valid         (id_router_003_src_valid),                             \n\t\t.src0_ready         (rsp_xbar_demux_003_src0_ready),                       \n\t\t.src0_valid         (rsp_xbar_demux_003_src0_valid),                       \n\t\t.src0_data          (rsp_xbar_demux_003_src0_data),                        \n\t\t.src0_channel       (rsp_xbar_demux_003_src0_channel),                     \n\t\t.src0_startofpacket (rsp_xbar_demux_003_src0_startofpacket),               \n\t\t.src0_endofpacket   (rsp_xbar_demux_003_src0_endofpacket),                 \n\t\t.src1_ready         (rsp_xbar_demux_003_src1_ready),                       \n\t\t.src1_valid         (rsp_xbar_demux_003_src1_valid),                       \n\t\t.src1_data          (rsp_xbar_demux_003_src1_data),                        \n\t\t.src1_channel       (rsp_xbar_demux_003_src1_channel),                     \n\t\t.src1_startofpacket (rsp_xbar_demux_003_src1_startofpacket),               \n\t\t.src1_endofpacket   (rsp_xbar_demux_003_src1_endofpacket),                 \n\t\t.src2_ready         (rsp_xbar_demux_003_src2_ready),                       \n\t\t.src2_valid         (rsp_xbar_demux_003_src2_valid),                       \n\t\t.src2_data          (rsp_xbar_demux_003_src2_data),                        \n\t\t.src2_channel       (rsp_xbar_demux_003_src2_channel),                     \n\t\t.src2_startofpacket (rsp_xbar_demux_003_src2_startofpacket),               \n\t\t.src2_endofpacket   (rsp_xbar_demux_003_src2_endofpacket)                  \n\t);\n\n\tsoc_system_mm_interconnect_0_rsp_xbar_demux_001 rsp_xbar_demux_004 (\n\t\t.clk                (clk_0_clk_clk),                                       \n\t\t.reset              (onchip_memory2_0_reset1_reset_bridge_in_reset_reset), \n\t\t.sink_ready         (id_router_004_src_ready),                             \n\t\t.sink_channel       (id_router_004_src_channel),                           \n\t\t.sink_data          (id_router_004_src_data),                              \n\t\t.sink_startofpacket (id_router_004_src_startofpacket),                     \n\t\t.sink_endofpacket   (id_router_004_src_endofpacket),                       \n\t\t.sink_valid         (id_router_004_src_valid),                             \n\t\t.src0_ready         (rsp_xbar_demux_004_src0_ready),                       \n\t\t.src0_valid         (rsp_xbar_demux_004_src0_valid),                       \n\t\t.src0_data          (rsp_xbar_demux_004_src0_data),                        \n\t\t.src0_channel       (rsp_xbar_demux_004_src0_channel),                     \n\t\t.src0_startofpacket (rsp_xbar_demux_004_src0_startofpacket),               \n\t\t.src0_endofpacket   (rsp_xbar_demux_004_src0_endofpacket),                 \n\t\t.src1_ready         (rsp_xbar_demux_004_src1_ready),                       \n\t\t.src1_valid         (rsp_xbar_demux_004_src1_valid),                       \n\t\t.src1_data          (rsp_xbar_demux_004_src1_data),                        \n\t\t.src1_channel       (rsp_xbar_demux_004_src1_channel),                     \n\t\t.src1_startofpacket (rsp_xbar_demux_004_src1_startofpacket),               \n\t\t.src1_endofpacket   (rsp_xbar_demux_004_src1_endofpacket),                 \n\t\t.src2_ready         (rsp_xbar_demux_004_src2_ready),                       \n\t\t.src2_valid         (rsp_xbar_demux_004_src2_valid),                       \n\t\t.src2_data          (rsp_xbar_demux_004_src2_data),                        \n\t\t.src2_channel       (rsp_xbar_demux_004_src2_channel),                     \n\t\t.src2_startofpacket (rsp_xbar_demux_004_src2_startofpacket),               \n\t\t.src2_endofpacket   (rsp_xbar_demux_004_src2_endofpacket)                  \n\t);\n\n\tsoc_system_mm_interconnect_0_rsp_xbar_demux_005 rsp_xbar_demux_005 (\n\t\t.clk                (clk_0_clk_clk),                                       \n\t\t.reset              (onchip_memory2_0_reset1_reset_bridge_in_reset_reset), \n\t\t.sink_ready         (id_router_005_src_ready),                             \n\t\t.sink_channel       (id_router_005_src_channel),                           \n\t\t.sink_data          (id_router_005_src_data),                              \n\t\t.sink_startofpacket (id_router_005_src_startofpacket),                     \n\t\t.sink_endofpacket   (id_router_005_src_endofpacket),                       \n\t\t.sink_valid         (id_router_005_src_valid),                             \n\t\t.src0_ready         (rsp_xbar_demux_005_src0_ready),                       \n\t\t.src0_valid         (rsp_xbar_demux_005_src0_valid),                       \n\t\t.src0_data          (rsp_xbar_demux_005_src0_data),                        \n\t\t.src0_channel       (rsp_xbar_demux_005_src0_channel),                     \n\t\t.src0_startofpacket (rsp_xbar_demux_005_src0_startofpacket),               \n\t\t.src0_endofpacket   (rsp_xbar_demux_005_src0_endofpacket)                  \n\t);\n\n\tsoc_system_mm_interconnect_0_rsp_xbar_demux_001 rsp_xbar_demux_006 (\n\t\t.clk                (clk_0_clk_clk),                                       \n\t\t.reset              (onchip_memory2_0_reset1_reset_bridge_in_reset_reset), \n\t\t.sink_ready         (id_router_006_src_ready),                             \n\t\t.sink_channel       (id_router_006_src_channel),                           \n\t\t.sink_data          (id_router_006_src_data),                              \n\t\t.sink_startofpacket (id_router_006_src_startofpacket),                     \n\t\t.sink_endofpacket   (id_router_006_src_endofpacket),                       \n\t\t.sink_valid         (id_router_006_src_valid),                             \n\t\t.src0_ready         (rsp_xbar_demux_006_src0_ready),                       \n\t\t.src0_valid         (rsp_xbar_demux_006_src0_valid),                       \n\t\t.src0_data          (rsp_xbar_demux_006_src0_data),                        \n\t\t.src0_channel       (rsp_xbar_demux_006_src0_channel),                     \n\t\t.src0_startofpacket (rsp_xbar_demux_006_src0_startofpacket),               \n\t\t.src0_endofpacket   (rsp_xbar_demux_006_src0_endofpacket),                 \n\t\t.src1_ready         (rsp_xbar_demux_006_src1_ready),                       \n\t\t.src1_valid         (rsp_xbar_demux_006_src1_valid),                       \n\t\t.src1_data          (rsp_xbar_demux_006_src1_data),                        \n\t\t.src1_channel       (rsp_xbar_demux_006_src1_channel),                     \n\t\t.src1_startofpacket (rsp_xbar_demux_006_src1_startofpacket),               \n\t\t.src1_endofpacket   (rsp_xbar_demux_006_src1_endofpacket),                 \n\t\t.src2_ready         (rsp_xbar_demux_006_src2_ready),                       \n\t\t.src2_valid         (rsp_xbar_demux_006_src2_valid),                       \n\t\t.src2_data          (rsp_xbar_demux_006_src2_data),                        \n\t\t.src2_channel       (rsp_xbar_demux_006_src2_channel),                     \n\t\t.src2_startofpacket (rsp_xbar_demux_006_src2_startofpacket),               \n\t\t.src2_endofpacket   (rsp_xbar_demux_006_src2_endofpacket)                  \n\t);\n\n\tsoc_system_mm_interconnect_0_rsp_xbar_mux rsp_xbar_mux (\n\t\t.clk                 (clk_0_clk_clk),                                                    \n\t\t.reset               (hps_0_h2f_axi_master_agent_clk_reset_reset_bridge_in_reset_reset), \n\t\t.src_ready           (rsp_xbar_mux_src_ready),                                           \n\t\t.src_valid           (rsp_xbar_mux_src_valid),                                           \n\t\t.src_data            (rsp_xbar_mux_src_data),                                            \n\t\t.src_channel         (rsp_xbar_mux_src_channel),                                         \n\t\t.src_startofpacket   (rsp_xbar_mux_src_startofpacket),                                   \n\t\t.src_endofpacket     (rsp_xbar_mux_src_endofpacket),                                     \n\t\t.sink0_ready         (width_adapter_003_src_ready),                                      \n\t\t.sink0_valid         (width_adapter_003_src_valid),                                      \n\t\t.sink0_channel       (width_adapter_003_src_channel),                                    \n\t\t.sink0_data          (width_adapter_003_src_data),                                       \n\t\t.sink0_startofpacket (width_adapter_003_src_startofpacket),                              \n\t\t.sink0_endofpacket   (width_adapter_003_src_endofpacket)                                 \n\t);\n\n\tsoc_system_mm_interconnect_0_rsp_xbar_mux rsp_xbar_mux_001 (\n\t\t.clk                 (clk_0_clk_clk),                                                    \n\t\t.reset               (hps_0_h2f_axi_master_agent_clk_reset_reset_bridge_in_reset_reset), \n\t\t.src_ready           (rsp_xbar_mux_001_src_ready),                                       \n\t\t.src_valid           (rsp_xbar_mux_001_src_valid),                                       \n\t\t.src_data            (rsp_xbar_mux_001_src_data),                                        \n\t\t.src_channel         (rsp_xbar_mux_001_src_channel),                                     \n\t\t.src_startofpacket   (rsp_xbar_mux_001_src_startofpacket),                               \n\t\t.src_endofpacket     (rsp_xbar_mux_001_src_endofpacket),                                 \n\t\t.sink0_ready         (width_adapter_004_src_ready),                                      \n\t\t.sink0_valid         (width_adapter_004_src_valid),                                      \n\t\t.sink0_channel       (width_adapter_004_src_channel),                                    \n\t\t.sink0_data          (width_adapter_004_src_data),                                       \n\t\t.sink0_startofpacket (width_adapter_004_src_startofpacket),                              \n\t\t.sink0_endofpacket   (width_adapter_004_src_endofpacket)                                 \n\t);\n\n\tsoc_system_mm_interconnect_0_rsp_xbar_mux_002 rsp_xbar_mux_002 (\n\t\t.clk                 (clk_0_clk_clk),                                       \n\t\t.reset               (onchip_memory2_0_reset1_reset_bridge_in_reset_reset), \n\t\t.src_ready           (rsp_xbar_mux_002_src_ready),                          \n\t\t.src_valid           (rsp_xbar_mux_002_src_valid),                          \n\t\t.src_data            (rsp_xbar_mux_002_src_data),                           \n\t\t.src_channel         (rsp_xbar_mux_002_src_channel),                        \n\t\t.src_startofpacket   (rsp_xbar_mux_002_src_startofpacket),                  \n\t\t.src_endofpacket     (rsp_xbar_mux_002_src_endofpacket),                    \n\t\t.sink0_ready         (width_adapter_005_src_ready),                         \n\t\t.sink0_valid         (width_adapter_005_src_valid),                         \n\t\t.sink0_channel       (width_adapter_005_src_channel),                       \n\t\t.sink0_data          (width_adapter_005_src_data),                          \n\t\t.sink0_startofpacket (width_adapter_005_src_startofpacket),                 \n\t\t.sink0_endofpacket   (width_adapter_005_src_endofpacket),                   \n\t\t.sink1_ready         (rsp_xbar_demux_001_src0_ready),                       \n\t\t.sink1_valid         (rsp_xbar_demux_001_src0_valid),                       \n\t\t.sink1_channel       (rsp_xbar_demux_001_src0_channel),                     \n\t\t.sink1_data          (rsp_xbar_demux_001_src0_data),                        \n\t\t.sink1_startofpacket (rsp_xbar_demux_001_src0_startofpacket),               \n\t\t.sink1_endofpacket   (rsp_xbar_demux_001_src0_endofpacket),                 \n\t\t.sink2_ready         (rsp_xbar_demux_002_src0_ready),                       \n\t\t.sink2_valid         (rsp_xbar_demux_002_src0_valid),                       \n\t\t.sink2_channel       (rsp_xbar_demux_002_src0_channel),                     \n\t\t.sink2_data          (rsp_xbar_demux_002_src0_data),                        \n\t\t.sink2_startofpacket (rsp_xbar_demux_002_src0_startofpacket),               \n\t\t.sink2_endofpacket   (rsp_xbar_demux_002_src0_endofpacket),                 \n\t\t.sink3_ready         (rsp_xbar_demux_003_src0_ready),                       \n\t\t.sink3_valid         (rsp_xbar_demux_003_src0_valid),                       \n\t\t.sink3_channel       (rsp_xbar_demux_003_src0_channel),                     \n\t\t.sink3_data          (rsp_xbar_demux_003_src0_data),                        \n\t\t.sink3_startofpacket (rsp_xbar_demux_003_src0_startofpacket),               \n\t\t.sink3_endofpacket   (rsp_xbar_demux_003_src0_endofpacket),                 \n\t\t.sink4_ready         (rsp_xbar_demux_004_src0_ready),                       \n\t\t.sink4_valid         (rsp_xbar_demux_004_src0_valid),                       \n\t\t.sink4_channel       (rsp_xbar_demux_004_src0_channel),                     \n\t\t.sink4_data          (rsp_xbar_demux_004_src0_data),                        \n\t\t.sink4_startofpacket (rsp_xbar_demux_004_src0_startofpacket),               \n\t\t.sink4_endofpacket   (rsp_xbar_demux_004_src0_endofpacket),                 \n\t\t.sink5_ready         (rsp_xbar_demux_005_src0_ready),                       \n\t\t.sink5_valid         (rsp_xbar_demux_005_src0_valid),                       \n\t\t.sink5_channel       (rsp_xbar_demux_005_src0_channel),                     \n\t\t.sink5_data          (rsp_xbar_demux_005_src0_data),                        \n\t\t.sink5_startofpacket (rsp_xbar_demux_005_src0_startofpacket),               \n\t\t.sink5_endofpacket   (rsp_xbar_demux_005_src0_endofpacket),                 \n\t\t.sink6_ready         (rsp_xbar_demux_006_src0_ready),                       \n\t\t.sink6_valid         (rsp_xbar_demux_006_src0_valid),                       \n\t\t.sink6_channel       (rsp_xbar_demux_006_src0_channel),                     \n\t\t.sink6_data          (rsp_xbar_demux_006_src0_data),                        \n\t\t.sink6_startofpacket (rsp_xbar_demux_006_src0_startofpacket),               \n\t\t.sink6_endofpacket   (rsp_xbar_demux_006_src0_endofpacket)                  \n\t);\n\n\tsoc_system_mm_interconnect_0_rsp_xbar_mux_003 rsp_xbar_mux_003 (\n\t\t.clk                 (clk_0_clk_clk),                                                    \n\t\t.reset               (hps_0_h2f_axi_master_agent_clk_reset_reset_bridge_in_reset_reset), \n\t\t.src_ready           (rsp_xbar_mux_003_src_ready),                                       \n\t\t.src_valid           (rsp_xbar_mux_003_src_valid),                                       \n\t\t.src_data            (rsp_xbar_mux_003_src_data),                                        \n\t\t.src_channel         (rsp_xbar_mux_003_src_channel),                                     \n\t\t.src_startofpacket   (rsp_xbar_mux_003_src_startofpacket),                               \n\t\t.src_endofpacket     (rsp_xbar_mux_003_src_endofpacket),                                 \n\t\t.sink0_ready         (rsp_xbar_demux_001_src1_ready),                                    \n\t\t.sink0_valid         (rsp_xbar_demux_001_src1_valid),                                    \n\t\t.sink0_channel       (rsp_xbar_demux_001_src1_channel),                                  \n\t\t.sink0_data          (rsp_xbar_demux_001_src1_data),                                     \n\t\t.sink0_startofpacket (rsp_xbar_demux_001_src1_startofpacket),                            \n\t\t.sink0_endofpacket   (rsp_xbar_demux_001_src1_endofpacket),                              \n\t\t.sink1_ready         (rsp_xbar_demux_002_src1_ready),                                    \n\t\t.sink1_valid         (rsp_xbar_demux_002_src1_valid),                                    \n\t\t.sink1_channel       (rsp_xbar_demux_002_src1_channel),                                  \n\t\t.sink1_data          (rsp_xbar_demux_002_src1_data),                                     \n\t\t.sink1_startofpacket (rsp_xbar_demux_002_src1_startofpacket),                            \n\t\t.sink1_endofpacket   (rsp_xbar_demux_002_src1_endofpacket),                              \n\t\t.sink2_ready         (rsp_xbar_demux_003_src1_ready),                                    \n\t\t.sink2_valid         (rsp_xbar_demux_003_src1_valid),                                    \n\t\t.sink2_channel       (rsp_xbar_demux_003_src1_channel),                                  \n\t\t.sink2_data          (rsp_xbar_demux_003_src1_data),                                     \n\t\t.sink2_startofpacket (rsp_xbar_demux_003_src1_startofpacket),                            \n\t\t.sink2_endofpacket   (rsp_xbar_demux_003_src1_endofpacket),                              \n\t\t.sink3_ready         (rsp_xbar_demux_004_src1_ready),                                    \n\t\t.sink3_valid         (rsp_xbar_demux_004_src1_valid),                                    \n\t\t.sink3_channel       (rsp_xbar_demux_004_src1_channel),                                  \n\t\t.sink3_data          (rsp_xbar_demux_004_src1_data),                                     \n\t\t.sink3_startofpacket (rsp_xbar_demux_004_src1_startofpacket),                            \n\t\t.sink3_endofpacket   (rsp_xbar_demux_004_src1_endofpacket),                              \n\t\t.sink4_ready         (rsp_xbar_demux_006_src1_ready),                                    \n\t\t.sink4_valid         (rsp_xbar_demux_006_src1_valid),                                    \n\t\t.sink4_channel       (rsp_xbar_demux_006_src1_channel),                                  \n\t\t.sink4_data          (rsp_xbar_demux_006_src1_data),                                     \n\t\t.sink4_startofpacket (rsp_xbar_demux_006_src1_startofpacket),                            \n\t\t.sink4_endofpacket   (rsp_xbar_demux_006_src1_endofpacket)                               \n\t);\n\n\tsoc_system_mm_interconnect_0_rsp_xbar_mux_003 rsp_xbar_mux_004 (\n\t\t.clk                 (clk_0_clk_clk),                                                    \n\t\t.reset               (hps_0_h2f_axi_master_agent_clk_reset_reset_bridge_in_reset_reset), \n\t\t.src_ready           (rsp_xbar_mux_004_src_ready),                                       \n\t\t.src_valid           (rsp_xbar_mux_004_src_valid),                                       \n\t\t.src_data            (rsp_xbar_mux_004_src_data),                                        \n\t\t.src_channel         (rsp_xbar_mux_004_src_channel),                                     \n\t\t.src_startofpacket   (rsp_xbar_mux_004_src_startofpacket),                               \n\t\t.src_endofpacket     (rsp_xbar_mux_004_src_endofpacket),                                 \n\t\t.sink0_ready         (rsp_xbar_demux_001_src2_ready),                                    \n\t\t.sink0_valid         (rsp_xbar_demux_001_src2_valid),                                    \n\t\t.sink0_channel       (rsp_xbar_demux_001_src2_channel),                                  \n\t\t.sink0_data          (rsp_xbar_demux_001_src2_data),                                     \n\t\t.sink0_startofpacket (rsp_xbar_demux_001_src2_startofpacket),                            \n\t\t.sink0_endofpacket   (rsp_xbar_demux_001_src2_endofpacket),                              \n\t\t.sink1_ready         (rsp_xbar_demux_002_src2_ready),                                    \n\t\t.sink1_valid         (rsp_xbar_demux_002_src2_valid),                                    \n\t\t.sink1_channel       (rsp_xbar_demux_002_src2_channel),                                  \n\t\t.sink1_data          (rsp_xbar_demux_002_src2_data),                                     \n\t\t.sink1_startofpacket (rsp_xbar_demux_002_src2_startofpacket),                            \n\t\t.sink1_endofpacket   (rsp_xbar_demux_002_src2_endofpacket),                              \n\t\t.sink2_ready         (rsp_xbar_demux_003_src2_ready),                                    \n\t\t.sink2_valid         (rsp_xbar_demux_003_src2_valid),                                    \n\t\t.sink2_channel       (rsp_xbar_demux_003_src2_channel),                                  \n\t\t.sink2_data          (rsp_xbar_demux_003_src2_data),                                     \n\t\t.sink2_startofpacket (rsp_xbar_demux_003_src2_startofpacket),                            \n\t\t.sink2_endofpacket   (rsp_xbar_demux_003_src2_endofpacket),                              \n\t\t.sink3_ready         (rsp_xbar_demux_004_src2_ready),                                    \n\t\t.sink3_valid         (rsp_xbar_demux_004_src2_valid),                                    \n\t\t.sink3_channel       (rsp_xbar_demux_004_src2_channel),                                  \n\t\t.sink3_data          (rsp_xbar_demux_004_src2_data),                                     \n\t\t.sink3_startofpacket (rsp_xbar_demux_004_src2_startofpacket),                            \n\t\t.sink3_endofpacket   (rsp_xbar_demux_004_src2_endofpacket),                              \n\t\t.sink4_ready         (rsp_xbar_demux_006_src2_ready),                                    \n\t\t.sink4_valid         (rsp_xbar_demux_006_src2_valid),                                    \n\t\t.sink4_channel       (rsp_xbar_demux_006_src2_channel),                                  \n\t\t.sink4_data          (rsp_xbar_demux_006_src2_data),                                     \n\t\t.sink4_startofpacket (rsp_xbar_demux_006_src2_startofpacket),                            \n\t\t.sink4_endofpacket   (rsp_xbar_demux_006_src2_endofpacket)                               \n\t);\n\n\taltera_merlin_width_adapter #(\n\t\t.IN_PKT_ADDR_H                 (175),\n\t\t.IN_PKT_ADDR_L                 (144),\n\t\t.IN_PKT_DATA_H                 (127),\n\t\t.IN_PKT_DATA_L                 (0),\n\t\t.IN_PKT_BYTEEN_H               (143),\n\t\t.IN_PKT_BYTEEN_L               (128),\n\t\t.IN_PKT_BYTE_CNT_H             (190),\n\t\t.IN_PKT_BYTE_CNT_L             (182),\n\t\t.IN_PKT_TRANS_COMPRESSED_READ  (176),\n\t\t.IN_PKT_BURSTWRAP_H            (199),\n\t\t.IN_PKT_BURSTWRAP_L            (191),\n\t\t.IN_PKT_BURST_SIZE_H           (202),\n\t\t.IN_PKT_BURST_SIZE_L           (200),\n\t\t.IN_PKT_RESPONSE_STATUS_H      (235),\n\t\t.IN_PKT_RESPONSE_STATUS_L      (234),\n\t\t.IN_PKT_TRANS_EXCLUSIVE        (181),\n\t\t.IN_PKT_BURST_TYPE_H           (204),\n\t\t.IN_PKT_BURST_TYPE_L           (203),\n\t\t.IN_PKT_ORI_BURST_SIZE_L       (236),\n\t\t.IN_PKT_ORI_BURST_SIZE_H       (238),\n\t\t.IN_ST_DATA_W                  (239),\n\t\t.OUT_PKT_ADDR_H                (103),\n\t\t.OUT_PKT_ADDR_L                (72),\n\t\t.OUT_PKT_DATA_H                (63),\n\t\t.OUT_PKT_DATA_L                (0),\n\t\t.OUT_PKT_BYTEEN_H              (71),\n\t\t.OUT_PKT_BYTEEN_L              (64),\n\t\t.OUT_PKT_BYTE_CNT_H            (118),\n\t\t.OUT_PKT_BYTE_CNT_L            (110),\n\t\t.OUT_PKT_TRANS_COMPRESSED_READ (104),\n\t\t.OUT_PKT_BURST_SIZE_H          (130),\n\t\t.OUT_PKT_BURST_SIZE_L          (128),\n\t\t.OUT_PKT_RESPONSE_STATUS_H     (163),\n\t\t.OUT_PKT_RESPONSE_STATUS_L     (162),\n\t\t.OUT_PKT_TRANS_EXCLUSIVE       (109),\n\t\t.OUT_PKT_BURST_TYPE_H          (132),\n\t\t.OUT_PKT_BURST_TYPE_L          (131),\n\t\t.OUT_PKT_ORI_BURST_SIZE_L      (164),\n\t\t.OUT_PKT_ORI_BURST_SIZE_H      (166),\n\t\t.OUT_ST_DATA_W                 (167),\n\t\t.ST_CHANNEL_W                  (7),\n\t\t.OPTIMIZE_FOR_RSP              (0),\n\t\t.RESPONSE_PATH                 (0),\n\t\t.CONSTANT_BURST_SIZE           (0),\n\t\t.PACKING                       (0)\n\t) width_adapter (\n\t\t.clk                  (clk_0_clk_clk),                                                    \n\t\t.reset                (hps_0_h2f_axi_master_agent_clk_reset_reset_bridge_in_reset_reset), \n\t\t.in_valid             (cmd_xbar_demux_src0_valid),                                        \n\t\t.in_channel           (cmd_xbar_demux_src0_channel),                                      \n\t\t.in_startofpacket     (cmd_xbar_demux_src0_startofpacket),                                \n\t\t.in_endofpacket       (cmd_xbar_demux_src0_endofpacket),                                  \n\t\t.in_ready             (cmd_xbar_demux_src0_ready),                                        \n\t\t.in_data              (cmd_xbar_demux_src0_data),                                         \n\t\t.out_endofpacket      (width_adapter_src_endofpacket),                                    \n\t\t.out_data             (width_adapter_src_data),                                           \n\t\t.out_channel          (width_adapter_src_channel),                                        \n\t\t.out_valid            (width_adapter_src_valid),                                          \n\t\t.out_ready            (width_adapter_src_ready),                                          \n\t\t.out_startofpacket    (width_adapter_src_startofpacket),                                  \n\t\t.in_command_size_data (3'b000)                                                            \n\t);\n\n\taltera_merlin_width_adapter #(\n\t\t.IN_PKT_ADDR_H                 (175),\n\t\t.IN_PKT_ADDR_L                 (144),\n\t\t.IN_PKT_DATA_H                 (127),\n\t\t.IN_PKT_DATA_L                 (0),\n\t\t.IN_PKT_BYTEEN_H               (143),\n\t\t.IN_PKT_BYTEEN_L               (128),\n\t\t.IN_PKT_BYTE_CNT_H             (190),\n\t\t.IN_PKT_BYTE_CNT_L             (182),\n\t\t.IN_PKT_TRANS_COMPRESSED_READ  (176),\n\t\t.IN_PKT_BURSTWRAP_H            (199),\n\t\t.IN_PKT_BURSTWRAP_L            (191),\n\t\t.IN_PKT_BURST_SIZE_H           (202),\n\t\t.IN_PKT_BURST_SIZE_L           (200),\n\t\t.IN_PKT_RESPONSE_STATUS_H      (235),\n\t\t.IN_PKT_RESPONSE_STATUS_L      (234),\n\t\t.IN_PKT_TRANS_EXCLUSIVE        (181),\n\t\t.IN_PKT_BURST_TYPE_H           (204),\n\t\t.IN_PKT_BURST_TYPE_L           (203),\n\t\t.IN_PKT_ORI_BURST_SIZE_L       (236),\n\t\t.IN_PKT_ORI_BURST_SIZE_H       (238),\n\t\t.IN_ST_DATA_W                  (239),\n\t\t.OUT_PKT_ADDR_H                (103),\n\t\t.OUT_PKT_ADDR_L                (72),\n\t\t.OUT_PKT_DATA_H                (63),\n\t\t.OUT_PKT_DATA_L                (0),\n\t\t.OUT_PKT_BYTEEN_H              (71),\n\t\t.OUT_PKT_BYTEEN_L              (64),\n\t\t.OUT_PKT_BYTE_CNT_H            (118),\n\t\t.OUT_PKT_BYTE_CNT_L            (110),\n\t\t.OUT_PKT_TRANS_COMPRESSED_READ (104),\n\t\t.OUT_PKT_BURST_SIZE_H          (130),\n\t\t.OUT_PKT_BURST_SIZE_L          (128),\n\t\t.OUT_PKT_RESPONSE_STATUS_H     (163),\n\t\t.OUT_PKT_RESPONSE_STATUS_L     (162),\n\t\t.OUT_PKT_TRANS_EXCLUSIVE       (109),\n\t\t.OUT_PKT_BURST_TYPE_H          (132),\n\t\t.OUT_PKT_BURST_TYPE_L          (131),\n\t\t.OUT_PKT_ORI_BURST_SIZE_L      (164),\n\t\t.OUT_PKT_ORI_BURST_SIZE_H      (166),\n\t\t.OUT_ST_DATA_W                 (167),\n\t\t.ST_CHANNEL_W                  (7),\n\t\t.OPTIMIZE_FOR_RSP              (0),\n\t\t.RESPONSE_PATH                 (0),\n\t\t.CONSTANT_BURST_SIZE           (0),\n\t\t.PACKING                       (0)\n\t) width_adapter_001 (\n\t\t.clk                  (clk_0_clk_clk),                                                    \n\t\t.reset                (hps_0_h2f_axi_master_agent_clk_reset_reset_bridge_in_reset_reset), \n\t\t.in_valid             (cmd_xbar_demux_001_src0_valid),                                    \n\t\t.in_channel           (cmd_xbar_demux_001_src0_channel),                                  \n\t\t.in_startofpacket     (cmd_xbar_demux_001_src0_startofpacket),                            \n\t\t.in_endofpacket       (cmd_xbar_demux_001_src0_endofpacket),                              \n\t\t.in_ready             (cmd_xbar_demux_001_src0_ready),                                    \n\t\t.in_data              (cmd_xbar_demux_001_src0_data),                                     \n\t\t.out_endofpacket      (width_adapter_001_src_endofpacket),                                \n\t\t.out_data             (width_adapter_001_src_data),                                       \n\t\t.out_channel          (width_adapter_001_src_channel),                                    \n\t\t.out_valid            (width_adapter_001_src_valid),                                      \n\t\t.out_ready            (width_adapter_001_src_ready),                                      \n\t\t.out_startofpacket    (width_adapter_001_src_startofpacket),                              \n\t\t.in_command_size_data (3'b000)                                                            \n\t);\n\n\taltera_merlin_width_adapter #(\n\t\t.IN_PKT_ADDR_H                 (67),\n\t\t.IN_PKT_ADDR_L                 (36),\n\t\t.IN_PKT_DATA_H                 (31),\n\t\t.IN_PKT_DATA_L                 (0),\n\t\t.IN_PKT_BYTEEN_H               (35),\n\t\t.IN_PKT_BYTEEN_L               (32),\n\t\t.IN_PKT_BYTE_CNT_H             (82),\n\t\t.IN_PKT_BYTE_CNT_L             (74),\n\t\t.IN_PKT_TRANS_COMPRESSED_READ  (68),\n\t\t.IN_PKT_BURSTWRAP_H            (91),\n\t\t.IN_PKT_BURSTWRAP_L            (83),\n\t\t.IN_PKT_BURST_SIZE_H           (94),\n\t\t.IN_PKT_BURST_SIZE_L           (92),\n\t\t.IN_PKT_RESPONSE_STATUS_H      (127),\n\t\t.IN_PKT_RESPONSE_STATUS_L      (126),\n\t\t.IN_PKT_TRANS_EXCLUSIVE        (73),\n\t\t.IN_PKT_BURST_TYPE_H           (96),\n\t\t.IN_PKT_BURST_TYPE_L           (95),\n\t\t.IN_PKT_ORI_BURST_SIZE_L       (128),\n\t\t.IN_PKT_ORI_BURST_SIZE_H       (130),\n\t\t.IN_ST_DATA_W                  (131),\n\t\t.OUT_PKT_ADDR_H                (103),\n\t\t.OUT_PKT_ADDR_L                (72),\n\t\t.OUT_PKT_DATA_H                (63),\n\t\t.OUT_PKT_DATA_L                (0),\n\t\t.OUT_PKT_BYTEEN_H              (71),\n\t\t.OUT_PKT_BYTEEN_L              (64),\n\t\t.OUT_PKT_BYTE_CNT_H            (118),\n\t\t.OUT_PKT_BYTE_CNT_L            (110),\n\t\t.OUT_PKT_TRANS_COMPRESSED_READ (104),\n\t\t.OUT_PKT_BURST_SIZE_H          (130),\n\t\t.OUT_PKT_BURST_SIZE_L          (128),\n\t\t.OUT_PKT_RESPONSE_STATUS_H     (163),\n\t\t.OUT_PKT_RESPONSE_STATUS_L     (162),\n\t\t.OUT_PKT_TRANS_EXCLUSIVE       (109),\n\t\t.OUT_PKT_BURST_TYPE_H          (132),\n\t\t.OUT_PKT_BURST_TYPE_L          (131),\n\t\t.OUT_PKT_ORI_BURST_SIZE_L      (164),\n\t\t.OUT_PKT_ORI_BURST_SIZE_H      (166),\n\t\t.OUT_ST_DATA_W                 (167),\n\t\t.ST_CHANNEL_W                  (7),\n\t\t.OPTIMIZE_FOR_RSP              (0),\n\t\t.RESPONSE_PATH                 (0),\n\t\t.CONSTANT_BURST_SIZE           (0),\n\t\t.PACKING                       (0)\n\t) width_adapter_002 (\n\t\t.clk                  (clk_0_clk_clk),                                       \n\t\t.reset                (onchip_memory2_0_reset1_reset_bridge_in_reset_reset), \n\t\t.in_valid             (cmd_xbar_demux_002_src0_valid),                       \n\t\t.in_channel           (cmd_xbar_demux_002_src0_channel),                     \n\t\t.in_startofpacket     (cmd_xbar_demux_002_src0_startofpacket),               \n\t\t.in_endofpacket       (cmd_xbar_demux_002_src0_endofpacket),                 \n\t\t.in_ready             (cmd_xbar_demux_002_src0_ready),                       \n\t\t.in_data              (cmd_xbar_demux_002_src0_data),                        \n\t\t.out_endofpacket      (width_adapter_002_src_endofpacket),                   \n\t\t.out_data             (width_adapter_002_src_data),                          \n\t\t.out_channel          (width_adapter_002_src_channel),                       \n\t\t.out_valid            (width_adapter_002_src_valid),                         \n\t\t.out_ready            (width_adapter_002_src_ready),                         \n\t\t.out_startofpacket    (width_adapter_002_src_startofpacket),                 \n\t\t.in_command_size_data (3'b000)                                               \n\t);\n\n\taltera_merlin_width_adapter #(\n\t\t.IN_PKT_ADDR_H                 (103),\n\t\t.IN_PKT_ADDR_L                 (72),\n\t\t.IN_PKT_DATA_H                 (63),\n\t\t.IN_PKT_DATA_L                 (0),\n\t\t.IN_PKT_BYTEEN_H               (71),\n\t\t.IN_PKT_BYTEEN_L               (64),\n\t\t.IN_PKT_BYTE_CNT_H             (118),\n\t\t.IN_PKT_BYTE_CNT_L             (110),\n\t\t.IN_PKT_TRANS_COMPRESSED_READ  (104),\n\t\t.IN_PKT_BURSTWRAP_H            (127),\n\t\t.IN_PKT_BURSTWRAP_L            (119),\n\t\t.IN_PKT_BURST_SIZE_H           (130),\n\t\t.IN_PKT_BURST_SIZE_L           (128),\n\t\t.IN_PKT_RESPONSE_STATUS_H      (163),\n\t\t.IN_PKT_RESPONSE_STATUS_L      (162),\n\t\t.IN_PKT_TRANS_EXCLUSIVE        (109),\n\t\t.IN_PKT_BURST_TYPE_H           (132),\n\t\t.IN_PKT_BURST_TYPE_L           (131),\n\t\t.IN_PKT_ORI_BURST_SIZE_L       (164),\n\t\t.IN_PKT_ORI_BURST_SIZE_H       (166),\n\t\t.IN_ST_DATA_W                  (167),\n\t\t.OUT_PKT_ADDR_H                (175),\n\t\t.OUT_PKT_ADDR_L                (144),\n\t\t.OUT_PKT_DATA_H                (127),\n\t\t.OUT_PKT_DATA_L                (0),\n\t\t.OUT_PKT_BYTEEN_H              (143),\n\t\t.OUT_PKT_BYTEEN_L              (128),\n\t\t.OUT_PKT_BYTE_CNT_H            (190),\n\t\t.OUT_PKT_BYTE_CNT_L            (182),\n\t\t.OUT_PKT_TRANS_COMPRESSED_READ (176),\n\t\t.OUT_PKT_BURST_SIZE_H          (202),\n\t\t.OUT_PKT_BURST_SIZE_L          (200),\n\t\t.OUT_PKT_RESPONSE_STATUS_H     (235),\n\t\t.OUT_PKT_RESPONSE_STATUS_L     (234),\n\t\t.OUT_PKT_TRANS_EXCLUSIVE       (181),\n\t\t.OUT_PKT_BURST_TYPE_H          (204),\n\t\t.OUT_PKT_BURST_TYPE_L          (203),\n\t\t.OUT_PKT_ORI_BURST_SIZE_L      (236),\n\t\t.OUT_PKT_ORI_BURST_SIZE_H      (238),\n\t\t.OUT_ST_DATA_W                 (239),\n\t\t.ST_CHANNEL_W                  (7),\n\t\t.OPTIMIZE_FOR_RSP              (0),\n\t\t.RESPONSE_PATH                 (1),\n\t\t.CONSTANT_BURST_SIZE           (0),\n\t\t.PACKING                       (1)\n\t) width_adapter_003 (\n\t\t.clk                  (clk_0_clk_clk),                                       \n\t\t.reset                (onchip_memory2_0_reset1_reset_bridge_in_reset_reset), \n\t\t.in_valid             (rsp_xbar_demux_src0_valid),                           \n\t\t.in_channel           (rsp_xbar_demux_src0_channel),                         \n\t\t.in_startofpacket     (rsp_xbar_demux_src0_startofpacket),                   \n\t\t.in_endofpacket       (rsp_xbar_demux_src0_endofpacket),                     \n\t\t.in_ready             (rsp_xbar_demux_src0_ready),                           \n\t\t.in_data              (rsp_xbar_demux_src0_data),                            \n\t\t.out_endofpacket      (width_adapter_003_src_endofpacket),                   \n\t\t.out_data             (width_adapter_003_src_data),                          \n\t\t.out_channel          (width_adapter_003_src_channel),                       \n\t\t.out_valid            (width_adapter_003_src_valid),                         \n\t\t.out_ready            (width_adapter_003_src_ready),                         \n\t\t.out_startofpacket    (width_adapter_003_src_startofpacket),                 \n\t\t.in_command_size_data (3'b000)                                               \n\t);\n\n\taltera_merlin_width_adapter #(\n\t\t.IN_PKT_ADDR_H                 (103),\n\t\t.IN_PKT_ADDR_L                 (72),\n\t\t.IN_PKT_DATA_H                 (63),\n\t\t.IN_PKT_DATA_L                 (0),\n\t\t.IN_PKT_BYTEEN_H               (71),\n\t\t.IN_PKT_BYTEEN_L               (64),\n\t\t.IN_PKT_BYTE_CNT_H             (118),\n\t\t.IN_PKT_BYTE_CNT_L             (110),\n\t\t.IN_PKT_TRANS_COMPRESSED_READ  (104),\n\t\t.IN_PKT_BURSTWRAP_H            (127),\n\t\t.IN_PKT_BURSTWRAP_L            (119),\n\t\t.IN_PKT_BURST_SIZE_H           (130),\n\t\t.IN_PKT_BURST_SIZE_L           (128),\n\t\t.IN_PKT_RESPONSE_STATUS_H      (163),\n\t\t.IN_PKT_RESPONSE_STATUS_L      (162),\n\t\t.IN_PKT_TRANS_EXCLUSIVE        (109),\n\t\t.IN_PKT_BURST_TYPE_H           (132),\n\t\t.IN_PKT_BURST_TYPE_L           (131),\n\t\t.IN_PKT_ORI_BURST_SIZE_L       (164),\n\t\t.IN_PKT_ORI_BURST_SIZE_H       (166),\n\t\t.IN_ST_DATA_W                  (167),\n\t\t.OUT_PKT_ADDR_H                (175),\n\t\t.OUT_PKT_ADDR_L                (144),\n\t\t.OUT_PKT_DATA_H                (127),\n\t\t.OUT_PKT_DATA_L                (0),\n\t\t.OUT_PKT_BYTEEN_H              (143),\n\t\t.OUT_PKT_BYTEEN_L              (128),\n\t\t.OUT_PKT_BYTE_CNT_H            (190),\n\t\t.OUT_PKT_BYTE_CNT_L            (182),\n\t\t.OUT_PKT_TRANS_COMPRESSED_READ (176),\n\t\t.OUT_PKT_BURST_SIZE_H          (202),\n\t\t.OUT_PKT_BURST_SIZE_L          (200),\n\t\t.OUT_PKT_RESPONSE_STATUS_H     (235),\n\t\t.OUT_PKT_RESPONSE_STATUS_L     (234),\n\t\t.OUT_PKT_TRANS_EXCLUSIVE       (181),\n\t\t.OUT_PKT_BURST_TYPE_H          (204),\n\t\t.OUT_PKT_BURST_TYPE_L          (203),\n\t\t.OUT_PKT_ORI_BURST_SIZE_L      (236),\n\t\t.OUT_PKT_ORI_BURST_SIZE_H      (238),\n\t\t.OUT_ST_DATA_W                 (239),\n\t\t.ST_CHANNEL_W                  (7),\n\t\t.OPTIMIZE_FOR_RSP              (0),\n\t\t.RESPONSE_PATH                 (1),\n\t\t.CONSTANT_BURST_SIZE           (0),\n\t\t.PACKING                       (1)\n\t) width_adapter_004 (\n\t\t.clk                  (clk_0_clk_clk),                                       \n\t\t.reset                (onchip_memory2_0_reset1_reset_bridge_in_reset_reset), \n\t\t.in_valid             (rsp_xbar_demux_src1_valid),                           \n\t\t.in_channel           (rsp_xbar_demux_src1_channel),                         \n\t\t.in_startofpacket     (rsp_xbar_demux_src1_startofpacket),                   \n\t\t.in_endofpacket       (rsp_xbar_demux_src1_endofpacket),                     \n\t\t.in_ready             (rsp_xbar_demux_src1_ready),                           \n\t\t.in_data              (rsp_xbar_demux_src1_data),                            \n\t\t.out_endofpacket      (width_adapter_004_src_endofpacket),                   \n\t\t.out_data             (width_adapter_004_src_data),                          \n\t\t.out_channel          (width_adapter_004_src_channel),                       \n\t\t.out_valid            (width_adapter_004_src_valid),                         \n\t\t.out_ready            (width_adapter_004_src_ready),                         \n\t\t.out_startofpacket    (width_adapter_004_src_startofpacket),                 \n\t\t.in_command_size_data (3'b000)                                               \n\t);\n\n\taltera_merlin_width_adapter #(\n\t\t.IN_PKT_ADDR_H                 (103),\n\t\t.IN_PKT_ADDR_L                 (72),\n\t\t.IN_PKT_DATA_H                 (63),\n\t\t.IN_PKT_DATA_L                 (0),\n\t\t.IN_PKT_BYTEEN_H               (71),\n\t\t.IN_PKT_BYTEEN_L               (64),\n\t\t.IN_PKT_BYTE_CNT_H             (118),\n\t\t.IN_PKT_BYTE_CNT_L             (110),\n\t\t.IN_PKT_TRANS_COMPRESSED_READ  (104),\n\t\t.IN_PKT_BURSTWRAP_H            (127),\n\t\t.IN_PKT_BURSTWRAP_L            (119),\n\t\t.IN_PKT_BURST_SIZE_H           (130),\n\t\t.IN_PKT_BURST_SIZE_L           (128),\n\t\t.IN_PKT_RESPONSE_STATUS_H      (163),\n\t\t.IN_PKT_RESPONSE_STATUS_L      (162),\n\t\t.IN_PKT_TRANS_EXCLUSIVE        (109),\n\t\t.IN_PKT_BURST_TYPE_H           (132),\n\t\t.IN_PKT_BURST_TYPE_L           (131),\n\t\t.IN_PKT_ORI_BURST_SIZE_L       (164),\n\t\t.IN_PKT_ORI_BURST_SIZE_H       (166),\n\t\t.IN_ST_DATA_W                  (167),\n\t\t.OUT_PKT_ADDR_H                (67),\n\t\t.OUT_PKT_ADDR_L                (36),\n\t\t.OUT_PKT_DATA_H                (31),\n\t\t.OUT_PKT_DATA_L                (0),\n\t\t.OUT_PKT_BYTEEN_H              (35),\n\t\t.OUT_PKT_BYTEEN_L              (32),\n\t\t.OUT_PKT_BYTE_CNT_H            (82),\n\t\t.OUT_PKT_BYTE_CNT_L            (74),\n\t\t.OUT_PKT_TRANS_COMPRESSED_READ (68),\n\t\t.OUT_PKT_BURST_SIZE_H          (94),\n\t\t.OUT_PKT_BURST_SIZE_L          (92),\n\t\t.OUT_PKT_RESPONSE_STATUS_H     (127),\n\t\t.OUT_PKT_RESPONSE_STATUS_L     (126),\n\t\t.OUT_PKT_TRANS_EXCLUSIVE       (73),\n\t\t.OUT_PKT_BURST_TYPE_H          (96),\n\t\t.OUT_PKT_BURST_TYPE_L          (95),\n\t\t.OUT_PKT_ORI_BURST_SIZE_L      (128),\n\t\t.OUT_PKT_ORI_BURST_SIZE_H      (130),\n\t\t.OUT_ST_DATA_W                 (131),\n\t\t.ST_CHANNEL_W                  (7),\n\t\t.OPTIMIZE_FOR_RSP              (1),\n\t\t.RESPONSE_PATH                 (1),\n\t\t.CONSTANT_BURST_SIZE           (0),\n\t\t.PACKING                       (1)\n\t) width_adapter_005 (\n\t\t.clk                  (clk_0_clk_clk),                                       \n\t\t.reset                (onchip_memory2_0_reset1_reset_bridge_in_reset_reset), \n\t\t.in_valid             (rsp_xbar_demux_src2_valid),                           \n\t\t.in_channel           (rsp_xbar_demux_src2_channel),                         \n\t\t.in_startofpacket     (rsp_xbar_demux_src2_startofpacket),                   \n\t\t.in_endofpacket       (rsp_xbar_demux_src2_endofpacket),                     \n\t\t.in_ready             (rsp_xbar_demux_src2_ready),                           \n\t\t.in_data              (rsp_xbar_demux_src2_data),                            \n\t\t.out_endofpacket      (width_adapter_005_src_endofpacket),                   \n\t\t.out_data             (width_adapter_005_src_data),                          \n\t\t.out_channel          (width_adapter_005_src_channel),                       \n\t\t.out_valid            (width_adapter_005_src_valid),                         \n\t\t.out_ready            (width_adapter_005_src_ready),                         \n\t\t.out_startofpacket    (width_adapter_005_src_startofpacket),                 \n\t\t.in_command_size_data (3'b000)                                               \n\t);\n\nendmodule\n```"
        },
        {
            "role": "user",
            "content": "Based on the provided original Verilog code, its comments and above answers, generate a detailed specification for the module. Include the following information in a single, concise paragraph:\n1. The name of the module.\n2. A simple explanation of the module's functionality.\n3. The input and output ports, along with a brief explanation of each.\n4. The internal signals used within the module, with a brief explanation of their purpose.\n5. An overview of the different blocks or sections in the code and their functions.\nEnsure that the specification is clear and accurately reflects the details from the code and comments.\nYour answer should be structured and well-organized, providing a comprehensive and detailed overview of the module's design and operation.\nPlease provide your answer in the following format:\nModule name: [module name]. Module specification: [module specification]."
        },
        {
            "role": "assistant",
            "content": "Module name: soc_system_mm_interconnect_0. Module specification: This module implements a complex memory-mapped interconnect structure for a System-on-Chip (SoC) design, connecting multiple master and slave components. It supports AXI and Avalon interfaces, handling tasks such as address decoding, data transfer, and bus arbitration. The module has numerous input and output ports for AXI master interfaces (e.g., hps_0_h2f_axi_master_*), clock and reset signals, and various slave interface signals (e.g., button_pio_s1_*). Internal signals include crossbar multiplexers (e.g., rsp_xbar_mux_src_*), master and slave translators (e.g., *_translator_avalon_universal_*), burst adapters (burst_adapter_*), and width adapters ("
        }
    ],
    "claude-message": [
        {
            "role": "user",
            "content": [
                {
                    "type": "text",
                    "text": "You are an expert in hardware design with a deep understanding of Verilog RTL codes. Now I want to train a large language model for code comment generation tasks specifically focused on Verilog RTL codes. And I want you to help me process the raw data, transforming it into suitable formats that can serve as inputs and outputs for the model."
                },
                {
                    "type": "text",
                    "text": "Name of the module and its functionality is as follows: \nBased on the provided Verilog code, here are the answers to your questions:\n\nModule name: soc_system_mm_interconnect_0\n\nExplanation: This module appears to be an interconnect component in a System-on-Chip (SoC) design. It implements a complex memory-mapped interconnect structure, likely connecting multiple master and slave components in the SoC. The module contains numerous input and output ports for AXI and Avalon interfaces, as well as internal logic for address routing, data width adaptation, and bus protocol conversion. It manages communication between different parts of the system, handling tasks such as address decoding, data transfer, and bus arbitration. The interconnect seems to support multiple channels, burst transfers, and different data widths, indicating it's designed for a flexible and high-performance SoC architecture."
                },
                {
                    "type": "text",
                    "text": "Input and output ports and their explanation is as follows: \nBased on the provided Verilog code, here are the answers to your questions:\n\nInput ports:\n- hps_0_h2f_axi_master_* (multiple signals)\n- hps_0_h2f_lw_axi_master_* (multiple signals)\n- clk_0_clk\n- hps_0_h2f_axi_master_agent_clk_reset_reset_bridge_in_reset_reset\n- master_non_sec_clk_reset_reset_bridge_in_reset_reset\n- onchip_memory2_0_reset1_reset_bridge_in_reset_reset\n- master_non_sec_master_* (multiple signals)\n- button_pio_s1_readdata\n- dipsw_pio_s1_readdata\n- intr_capturer_0_avalon_slave_0_readdata\n- jtag_uart_avalon_jtag_slave_readdata\n- jtag_uart_avalon_jtag_slave_waitrequest\n- led_pio_s1_readdata\n- onchip_memory2_0_s1_readdata\n- sysid_qsys_control_slave_readdata\n\nExplanation: These input ports include AXI master interfaces, clock and reset signals, and various slave interface signals for different components in the SoC. They provide data, control, and status information to the interconnect module.\n\nOutput ports:\n- hps_0_h2f_axi_master_* (multiple signals)\n- hps_0_h2f_lw_axi_master_* (multiple signals)\n- master_non_sec_master_* (multiple signals)\n- button_pio_s1_* (multiple signals)\n- dipsw_pio_s1_* (multiple signals)\n- intr_capturer_0_avalon_slave_0_* (multiple signals)\n- jtag_uart_avalon_jtag_slave_* (multiple signals)\n- led_pio_s1_* (multiple signals)\n- onchip_memory2_0_s1_* (multiple signals)\n- sysid_qsys_control_slave_address\n\nExplanation: These output ports include AXI slave interfaces, control signals for various slave components, and address/data signals for memory and peripherals. They allow the interconnect to control and communicate with different parts of the SoC system."
                },
                {
                    "type": "text",
                    "text": "Internal signals and their explanation is as follows: \nBased on the provided Verilog code, here are the answers to your questions:\n\nInternal signals:\nrsp_xbar_mux_src_endofpacket, rsp_xbar_mux_src_valid, rsp_xbar_mux_src_startofpacket, rsp_xbar_mux_src_data, rsp_xbar_mux_src_channel, rsp_xbar_mux_src_ready, rsp_xbar_mux_001_src_*, master_non_sec_master_translator_avalon_universal_master_0_*, onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_m0_*, led_pio_s1_translator_avalon_universal_slave_0_agent_m0_*, dipsw_pio_s1_translator_avalon_universal_slave_0_agent_m0_*, button_pio_s1_translator_avalon_universal_slave_0_agent_m0_*, jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_*, intr_capturer_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_m0_*, sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_m0_*, cmd_xbar_mux_src_*, burst_adapter_source0_*, width_adapter_src_*, limiter_cmd_src_*, addr_router_src_*, id_router_src_*.\n\nExplanation: These internal signals are used for various purposes within the interconnect module:\n\n1. Response crossbar multiplexer signals (rsp_xbar_mux_src_*) handle routing of responses from slaves to masters.\n2. Master and slave translator signals (*_translator_avalon_universal_*) facilitate protocol conversion between different bus interfaces.\n3. Command crossbar multiplexer signals (cmd_xbar_mux_src_*) manage routing of commands from masters to slaves.\n4. Burst adapter signals (burst_adapter_source0_*) handle burst transactions between components with different burst capabilities.\n5. Width adapter signals (width_adapter_src_*) manage data width conversions between components with different data widths.\n6. Limiter signals (limiter_cmd_src_*) control the rate of transactions to prevent overwhelming slower components.\n7. Address router signals (addr_router_src_*) decode addresses and route transactions to the appropriate slaves.\n8. ID router signals (id_router_src_*) handle transaction IDs for out-of-order processing and response matching.\n\nThese signals work together to manage the complex routing, conversion, and control tasks within the interconnect module."
                },
                {
                    "type": "text",
                    "text": "Original Verilog code is as follows: \n<code>\n\n\n\n\n\n\n`timescale 1 ps / 1 ps\nmodule soc_system_mm_interconnect_0 (\n\t\tinput  wire [11:0]  hps_0_h2f_axi_master_awid,                                        \n\t\tinput  wire [29:0]  hps_0_h2f_axi_master_awaddr,                                      \n\t\tinput  wire [3:0]   hps_0_h2f_axi_master_awlen,                                       \n\t\tinput  wire [2:0]   hps_0_h2f_axi_master_awsize,                                      \n\t\tinput  wire [1:0]   hps_0_h2f_axi_master_awburst,                                     \n\t\tinput  wire [1:0]   hps_0_h2f_axi_master_awlock,                                      \n\t\tinput  wire [3:0]   hps_0_h2f_axi_master_awcache,                                     \n\t\tinput  wire [2:0]   hps_0_h2f_axi_master_awprot,                                      \n\t\tinput  wire         hps_0_h2f_axi_master_awvalid,                                     \n\t\toutput wire         hps_0_h2f_axi_master_awready,                                     \n\t\tinput  wire [11:0]  hps_0_h2f_axi_master_wid,                                         \n\t\tinput  wire [127:0] hps_0_h2f_axi_master_wdata,                                       \n\t\tinput  wire [15:0]  hps_0_h2f_axi_master_wstrb,                                       \n\t\tinput  wire         hps_0_h2f_axi_master_wlast,                                       \n\t\tinput  wire         hps_0_h2f_axi_master_wvalid,                                      \n\t\toutput wire         hps_0_h2f_axi_master_wready,                                      \n\t\toutput wire [11:0]  hps_0_h2f_axi_master_bid,                                         \n\t\toutput wire [1:0]   hps_0_h2f_axi_master_bresp,                                       \n\t\toutput wire         hps_0_h2f_axi_master_bvalid,                                      \n\t\tinput  wire         hps_0_h2f_axi_master_bready,                                      \n\t\tinput  wire [11:0]  hps_0_h2f_axi_master_arid,                                        \n\t\tinput  wire [29:0]  hps_0_h2f_axi_master_araddr,                                      \n\t\tinput  wire [3:0]   hps_0_h2f_axi_master_arlen,                                       \n\t\tinput  wire [2:0]   hps_0_h2f_axi_master_arsize,                                      \n\t\tinput  wire [1:0]   hps_0_h2f_axi_master_arburst,                                     \n\t\tinput  wire [1:0]   hps_0_h2f_axi_master_arlock,                                      \n\t\tinput  wire [3:0]   hps_0_h2f_axi_master_arcache,                                     \n\t\tinput  wire [2:0]   hps_0_h2f_axi_master_arprot,                                      \n\t\tinput  wire         hps_0_h2f_axi_master_arvalid,                                     \n\t\toutput wire         hps_0_h2f_axi_master_arready,                                     \n\t\toutput wire [11:0]  hps_0_h2f_axi_master_rid,                                         \n\t\toutput wire [127:0] hps_0_h2f_axi_master_rdata,                                       \n\t\toutput wire [1:0]   hps_0_h2f_axi_master_rresp,                                       \n\t\toutput wire         hps_0_h2f_axi_master_rlast,                                       \n\t\toutput wire         hps_0_h2f_axi_master_rvalid,                                      \n\t\tinput  wire         hps_0_h2f_axi_master_rready,                                      \n\t\tinput  wire [11:0]  hps_0_h2f_lw_axi_master_awid,                                     \n\t\tinput  wire [20:0]  hps_0_h2f_lw_axi_master_awaddr,                                   \n\t\tinput  wire [3:0]   hps_0_h2f_lw_axi_master_awlen,                                    \n\t\tinput  wire [2:0]   hps_0_h2f_lw_axi_master_awsize,                                   \n\t\tinput  wire [1:0]   hps_0_h2f_lw_axi_master_awburst,                                  \n\t\tinput  wire [1:0]   hps_0_h2f_lw_axi_master_awlock,                                   \n\t\tinput  wire [3:0]   hps_0_h2f_lw_axi_master_awcache,                                  \n\t\tinput  wire [2:0]   hps_0_h2f_lw_axi_master_awprot,                                   \n\t\tinput  wire         hps_0_h2f_lw_axi_master_awvalid,                                  \n\t\toutput wire         hps_0_h2f_lw_axi_master_awready,                                  \n\t\tinput  wire [11:0]  hps_0_h2f_lw_axi_master_wid,                                      \n\t\tinput  wire [31:0]  hps_0_h2f_lw_axi_master_wdata,                                    \n\t\tinput  wire [3:0]   hps_0_h2f_lw_axi_master_wstrb,                                    \n\t\tinput  wire         hps_0_h2f_lw_axi_master_wlast,                                    \n\t\tinput  wire         hps_0_h2f_lw_axi_master_wvalid,                                   \n\t\toutput wire         hps_0_h2f_lw_axi_master_wready,                                   \n\t\toutput wire [11:0]  hps_0_h2f_lw_axi_master_bid,                                      \n\t\toutput wire [1:0]   hps_0_h2f_lw_axi_master_bresp,                                    \n\t\toutput wire         hps_0_h2f_lw_axi_master_bvalid,                                   \n\t\tinput  wire         hps_0_h2f_lw_axi_master_bready,                                   \n\t\tinput  wire [11:0]  hps_0_h2f_lw_axi_master_arid,                                     \n\t\tinput  wire [20:0]  hps_0_h2f_lw_axi_master_araddr,                                   \n\t\tinput  wire [3:0]   hps_0_h2f_lw_axi_master_arlen,                                    \n\t\tinput  wire [2:0]   hps_0_h2f_lw_axi_master_arsize,                                   \n\t\tinput  wire [1:0]   hps_0_h2f_lw_axi_master_arburst,                                  \n\t\tinput  wire [1:0]   hps_0_h2f_lw_axi_master_arlock,                                   \n\t\tinput  wire [3:0]   hps_0_h2f_lw_axi_master_arcache,                                  \n\t\tinput  wire [2:0]   hps_0_h2f_lw_axi_master_arprot,                                   \n\t\tinput  wire         hps_0_h2f_lw_axi_master_arvalid,                                  \n\t\toutput wire         hps_0_h2f_lw_axi_master_arready,                                  \n\t\toutput wire [11:0]  hps_0_h2f_lw_axi_master_rid,                                      \n\t\toutput wire [31:0]  hps_0_h2f_lw_axi_master_rdata,                                    \n\t\toutput wire [1:0]   hps_0_h2f_lw_axi_master_rresp,                                    \n\t\toutput wire         hps_0_h2f_lw_axi_master_rlast,                                    \n\t\toutput wire         hps_0_h2f_lw_axi_master_rvalid,                                   \n\t\tinput  wire         hps_0_h2f_lw_axi_master_rready,                                   \n\t\tinput  wire         clk_0_clk_clk,                                                    \n\t\tinput  wire         hps_0_h2f_axi_master_agent_clk_reset_reset_bridge_in_reset_reset, \n\t\tinput  wire         master_non_sec_clk_reset_reset_bridge_in_reset_reset,             \n\t\tinput  wire         onchip_memory2_0_reset1_reset_bridge_in_reset_reset,              \n\t\tinput  wire [31:0]  master_non_sec_master_address,                                    \n\t\toutput wire         master_non_sec_master_waitrequest,                                \n\t\tinput  wire [3:0]   master_non_sec_master_byteenable,                                 \n\t\tinput  wire         master_non_sec_master_read,                                       \n\t\toutput wire [31:0]  master_non_sec_master_readdata,                                   \n\t\toutput wire         master_non_sec_master_readdatavalid,                              \n\t\tinput  wire         master_non_sec_master_write,                                      \n\t\tinput  wire [31:0]  master_non_sec_master_writedata,                                  \n\t\toutput wire [1:0]   button_pio_s1_address,                                            \n\t\toutput wire         button_pio_s1_write,                                              \n\t\tinput  wire [31:0]  button_pio_s1_readdata,                                           \n\t\toutput wire [31:0]  button_pio_s1_writedata,                                          \n\t\toutput wire         button_pio_s1_chipselect,                                         \n\t\toutput wire [1:0]   dipsw_pio_s1_address,                                             \n\t\toutput wire         dipsw_pio_s1_write,                                               \n\t\tinput  wire [31:0]  dipsw_pio_s1_readdata,                                            \n\t\toutput wire [31:0]  dipsw_pio_s1_writedata,                                           \n\t\toutput wire         dipsw_pio_s1_chipselect,                                          \n\t\toutput wire [0:0]   intr_capturer_0_avalon_slave_0_address,                           \n\t\toutput wire         intr_capturer_0_avalon_slave_0_read,                              \n\t\tinput  wire [31:0]  intr_capturer_0_avalon_slave_0_readdata,                          \n\t\toutput wire [0:0]   jtag_uart_avalon_jtag_slave_address,                              \n\t\toutput wire         jtag_uart_avalon_jtag_slave_write,                                \n\t\toutput wire         jtag_uart_avalon_jtag_slave_read,                                 \n\t\tinput  wire [31:0]  jtag_uart_avalon_jtag_slave_readdata,                             \n\t\toutput wire [31:0]  jtag_uart_avalon_jtag_slave_writedata,                            \n\t\tinput  wire         jtag_uart_avalon_jtag_slave_waitrequest,                          \n\t\toutput wire         jtag_uart_avalon_jtag_slave_chipselect,                           \n\t\toutput wire [1:0]   led_pio_s1_address,                                               \n\t\toutput wire         led_pio_s1_write,                                                 \n\t\tinput  wire [31:0]  led_pio_s1_readdata,                                              \n\t\toutput wire [31:0]  led_pio_s1_writedata,                                             \n\t\toutput wire         led_pio_s1_chipselect,                                            \n\t\toutput wire [12:0]  onchip_memory2_0_s1_address,                                      \n\t\toutput wire         onchip_memory2_0_s1_write,                                        \n\t\tinput  wire [63:0]  onchip_memory2_0_s1_readdata,                                     \n\t\toutput wire [63:0]  onchip_memory2_0_s1_writedata,                                    \n\t\toutput wire [7:0]   onchip_memory2_0_s1_byteenable,                                   \n\t\toutput wire         onchip_memory2_0_s1_chipselect,                                   \n\t\toutput wire         onchip_memory2_0_s1_clken,                                        \n\t\toutput wire [0:0]   sysid_qsys_control_slave_address,                                 \n\t\tinput  wire [31:0]  sysid_qsys_control_slave_readdata                                 \n\t);\n\n\twire          rsp_xbar_mux_src_endofpacket;                                                                        \n\twire          rsp_xbar_mux_src_valid;                                                                              \n\twire          rsp_xbar_mux_src_startofpacket;                                                                      \n\twire  [238:0] rsp_xbar_mux_src_data;                                                                               \n\twire    [6:0] rsp_xbar_mux_src_channel;                                                                            \n\twire          rsp_xbar_mux_src_ready;                                                                              \n\twire          rsp_xbar_mux_001_src_endofpacket;                                                                    \n\twire          rsp_xbar_mux_001_src_valid;                                                                          \n\twire          rsp_xbar_mux_001_src_startofpacket;                                                                  \n\twire  [238:0] rsp_xbar_mux_001_src_data;                                                                           \n\twire    [6:0] rsp_xbar_mux_001_src_channel;                                                                        \n\twire          rsp_xbar_mux_001_src_ready;                                                                          \n\twire          master_non_sec_master_translator_avalon_universal_master_0_waitrequest;                              \n\twire    [2:0] master_non_sec_master_translator_avalon_universal_master_0_burstcount;                               \n\twire   [31:0] master_non_sec_master_translator_avalon_universal_master_0_writedata;                                \n\twire   [31:0] master_non_sec_master_translator_avalon_universal_master_0_address;                                  \n\twire          master_non_sec_master_translator_avalon_universal_master_0_lock;                                     \n\twire          master_non_sec_master_translator_avalon_universal_master_0_write;                                    \n\twire          master_non_sec_master_translator_avalon_universal_master_0_read;                                     \n\twire   [31:0] master_non_sec_master_translator_avalon_universal_master_0_readdata;                                 \n\twire          master_non_sec_master_translator_avalon_universal_master_0_debugaccess;                              \n\twire    [3:0] master_non_sec_master_translator_avalon_universal_master_0_byteenable;                               \n\twire          master_non_sec_master_translator_avalon_universal_master_0_readdatavalid;                            \n\twire          onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_m0_waitrequest;                        \n\twire    [3:0] onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_m0_burstcount;                         \n\twire   [63:0] onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_m0_writedata;                          \n\twire   [31:0] onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_m0_address;                            \n\twire          onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_m0_write;                              \n\twire          onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_m0_lock;                               \n\twire          onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_m0_read;                               \n\twire   [63:0] onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_m0_readdata;                           \n\twire          onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_m0_readdatavalid;                      \n\twire          onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_m0_debugaccess;                        \n\twire    [7:0] onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_m0_byteenable;                         \n\twire          onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rf_source_endofpacket;                 \n\twire          onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rf_source_valid;                       \n\twire          onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rf_source_startofpacket;               \n\twire  [167:0] onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rf_source_data;                        \n\twire          onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rf_source_ready;                       \n\twire          onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket;              \n\twire          onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid;                    \n\twire          onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket;            \n\twire  [167:0] onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data;                     \n\twire          onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready;                    \n\twire          onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid;                  \n\twire   [65:0] onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data;                   \n\twire          onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready;                  \n\twire          onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_out_valid;                  \n\twire   [65:0] onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_out_data;                   \n\twire          onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_out_ready;                  \n\twire          led_pio_s1_translator_avalon_universal_slave_0_agent_m0_waitrequest;                                 \n\twire    [2:0] led_pio_s1_translator_avalon_universal_slave_0_agent_m0_burstcount;                                  \n\twire   [31:0] led_pio_s1_translator_avalon_universal_slave_0_agent_m0_writedata;                                   \n\twire   [31:0] led_pio_s1_translator_avalon_universal_slave_0_agent_m0_address;                                     \n\twire          led_pio_s1_translator_avalon_universal_slave_0_agent_m0_write;                                       \n\twire          led_pio_s1_translator_avalon_universal_slave_0_agent_m0_lock;                                        \n\twire          led_pio_s1_translator_avalon_universal_slave_0_agent_m0_read;                                        \n\twire   [31:0] led_pio_s1_translator_avalon_universal_slave_0_agent_m0_readdata;                                    \n\twire          led_pio_s1_translator_avalon_universal_slave_0_agent_m0_readdatavalid;                               \n\twire          led_pio_s1_translator_avalon_universal_slave_0_agent_m0_debugaccess;                                 \n\twire    [3:0] led_pio_s1_translator_avalon_universal_slave_0_agent_m0_byteenable;                                  \n\twire          led_pio_s1_translator_avalon_universal_slave_0_agent_rf_source_endofpacket;                          \n\twire          led_pio_s1_translator_avalon_universal_slave_0_agent_rf_source_valid;                                \n\twire          led_pio_s1_translator_avalon_universal_slave_0_agent_rf_source_startofpacket;                        \n\twire  [131:0] led_pio_s1_translator_avalon_universal_slave_0_agent_rf_source_data;                                 \n\twire          led_pio_s1_translator_avalon_universal_slave_0_agent_rf_source_ready;                                \n\twire          led_pio_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket;                       \n\twire          led_pio_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid;                             \n\twire          led_pio_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket;                     \n\twire  [131:0] led_pio_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data;                              \n\twire          led_pio_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready;                             \n\twire          led_pio_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid;                           \n\twire   [33:0] led_pio_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data;                            \n\twire          led_pio_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready;                           \n\twire          led_pio_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_out_valid;                           \n\twire   [33:0] led_pio_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_out_data;                            \n\twire          led_pio_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_out_ready;                           \n\twire          dipsw_pio_s1_translator_avalon_universal_slave_0_agent_m0_waitrequest;                               \n\twire    [2:0] dipsw_pio_s1_translator_avalon_universal_slave_0_agent_m0_burstcount;                                \n\twire   [31:0] dipsw_pio_s1_translator_avalon_universal_slave_0_agent_m0_writedata;                                 \n\twire   [31:0] dipsw_pio_s1_translator_avalon_universal_slave_0_agent_m0_address;                                   \n\twire          dipsw_pio_s1_translator_avalon_universal_slave_0_agent_m0_write;                                     \n\twire          dipsw_pio_s1_translator_avalon_universal_slave_0_agent_m0_lock;                                      \n\twire          dipsw_pio_s1_translator_avalon_universal_slave_0_agent_m0_read;                                      \n\twire   [31:0] dipsw_pio_s1_translator_avalon_universal_slave_0_agent_m0_readdata;                                  \n\twire          dipsw_pio_s1_translator_avalon_universal_slave_0_agent_m0_readdatavalid;                             \n\twire          dipsw_pio_s1_translator_avalon_universal_slave_0_agent_m0_debugaccess;                               \n\twire    [3:0] dipsw_pio_s1_translator_avalon_universal_slave_0_agent_m0_byteenable;                                \n\twire          dipsw_pio_s1_translator_avalon_universal_slave_0_agent_rf_source_endofpacket;                        \n\twire          dipsw_pio_s1_translator_avalon_universal_slave_0_agent_rf_source_valid;                              \n\twire          dipsw_pio_s1_translator_avalon_universal_slave_0_agent_rf_source_startofpacket;                      \n\twire  [131:0] dipsw_pio_s1_translator_avalon_universal_slave_0_agent_rf_source_data;                               \n\twire          dipsw_pio_s1_translator_avalon_universal_slave_0_agent_rf_source_ready;                              \n\twire          dipsw_pio_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket;                     \n\twire          dipsw_pio_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid;                           \n\twire          dipsw_pio_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket;                   \n\twire  [131:0] dipsw_pio_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data;                            \n\twire          dipsw_pio_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready;                           \n\twire          dipsw_pio_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid;                         \n\twire   [33:0] dipsw_pio_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data;                          \n\twire          dipsw_pio_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready;                         \n\twire          dipsw_pio_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_out_valid;                         \n\twire   [33:0] dipsw_pio_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_out_data;                          \n\twire          dipsw_pio_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_out_ready;                         \n\twire          button_pio_s1_translator_avalon_universal_slave_0_agent_m0_waitrequest;                              \n\twire    [2:0] button_pio_s1_translator_avalon_universal_slave_0_agent_m0_burstcount;                               \n\twire   [31:0] button_pio_s1_translator_avalon_universal_slave_0_agent_m0_writedata;                                \n\twire   [31:0] button_pio_s1_translator_avalon_universal_slave_0_agent_m0_address;                                  \n\twire          button_pio_s1_translator_avalon_universal_slave_0_agent_m0_write;                                    \n\twire          button_pio_s1_translator_avalon_universal_slave_0_agent_m0_lock;                                     \n\twire          button_pio_s1_translator_avalon_universal_slave_0_agent_m0_read;                                     \n\twire   [31:0] button_pio_s1_translator_avalon_universal_slave_0_agent_m0_readdata;                                 \n\twire          button_pio_s1_translator_avalon_universal_slave_0_agent_m0_readdatavalid;                            \n\twire          button_pio_s1_translator_avalon_universal_slave_0_agent_m0_debugaccess;                              \n\twire    [3:0] button_pio_s1_translator_avalon_universal_slave_0_agent_m0_byteenable;                               \n\twire          button_pio_s1_translator_avalon_universal_slave_0_agent_rf_source_endofpacket;                       \n\twire          button_pio_s1_translator_avalon_universal_slave_0_agent_rf_source_valid;                             \n\twire          button_pio_s1_translator_avalon_universal_slave_0_agent_rf_source_startofpacket;                     \n\twire  [131:0] button_pio_s1_translator_avalon_universal_slave_0_agent_rf_source_data;                              \n\twire          button_pio_s1_translator_avalon_universal_slave_0_agent_rf_source_ready;                             \n\twire          button_pio_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket;                    \n\twire          button_pio_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid;                          \n\twire          button_pio_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket;                  \n\twire  [131:0] button_pio_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data;                           \n\twire          button_pio_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready;                          \n\twire          button_pio_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid;                        \n\twire   [33:0] button_pio_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data;                         \n\twire          button_pio_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready;                        \n\twire          button_pio_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_out_valid;                        \n\twire   [33:0] button_pio_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_out_data;                         \n\twire          button_pio_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_out_ready;                        \n\twire          jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_waitrequest;                \n\twire    [2:0] jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_burstcount;                 \n\twire   [31:0] jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_writedata;                  \n\twire   [31:0] jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_address;                    \n\twire          jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_write;                      \n\twire          jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_lock;                       \n\twire          jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_read;                       \n\twire   [31:0] jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_readdata;                   \n\twire          jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_readdatavalid;              \n\twire          jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_debugaccess;                \n\twire    [3:0] jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_byteenable;                 \n\twire          jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rf_source_endofpacket;         \n\twire          jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rf_source_valid;               \n\twire          jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rf_source_startofpacket;       \n\twire  [131:0] jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rf_source_data;                \n\twire          jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rf_source_ready;               \n\twire          jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket;      \n\twire          jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid;            \n\twire          jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket;    \n\twire  [131:0] jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data;             \n\twire          jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready;            \n\twire          jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid;          \n\twire   [33:0] jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data;           \n\twire          jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready;          \n\twire          jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo_out_valid;          \n\twire   [33:0] jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo_out_data;           \n\twire          jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo_out_ready;          \n\twire          intr_capturer_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_m0_waitrequest;             \n\twire    [2:0] intr_capturer_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_m0_burstcount;              \n\twire   [31:0] intr_capturer_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_m0_writedata;               \n\twire   [31:0] intr_capturer_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_m0_address;                 \n\twire          intr_capturer_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_m0_write;                   \n\twire          intr_capturer_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_m0_lock;                    \n\twire          intr_capturer_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_m0_read;                    \n\twire   [31:0] intr_capturer_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_m0_readdata;                \n\twire          intr_capturer_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_m0_readdatavalid;           \n\twire          intr_capturer_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_m0_debugaccess;             \n\twire    [3:0] intr_capturer_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_m0_byteenable;              \n\twire          intr_capturer_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rf_source_endofpacket;      \n\twire          intr_capturer_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rf_source_valid;            \n\twire          intr_capturer_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rf_source_startofpacket;    \n\twire  [131:0] intr_capturer_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rf_source_data;             \n\twire          intr_capturer_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rf_source_ready;            \n\twire          intr_capturer_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket;   \n\twire          intr_capturer_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid;         \n\twire          intr_capturer_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket; \n\twire  [131:0] intr_capturer_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data;          \n\twire          intr_capturer_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready;         \n\twire          intr_capturer_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid;       \n\twire   [33:0] intr_capturer_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data;        \n\twire          intr_capturer_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready;       \n\twire          intr_capturer_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo_out_valid;       \n\twire   [33:0] intr_capturer_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo_out_data;        \n\twire          intr_capturer_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo_out_ready;       \n\twire          cmd_xbar_mux_005_src_endofpacket;                                                                    \n\twire          cmd_xbar_mux_005_src_valid;                                                                          \n\twire          cmd_xbar_mux_005_src_startofpacket;                                                                  \n\twire  [130:0] cmd_xbar_mux_005_src_data;                                                                           \n\twire    [6:0] cmd_xbar_mux_005_src_channel;                                                                        \n\twire          cmd_xbar_mux_005_src_ready;                                                                          \n\twire          sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_m0_waitrequest;                   \n\twire    [2:0] sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_m0_burstcount;                    \n\twire   [31:0] sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_m0_writedata;                     \n\twire   [31:0] sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_m0_address;                       \n\twire          sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_m0_write;                         \n\twire          sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_m0_lock;                          \n\twire          sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_m0_read;                          \n\twire   [31:0] sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_m0_readdata;                      \n\twire          sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_m0_readdatavalid;                 \n\twire          sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_m0_debugaccess;                   \n\twire    [3:0] sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_m0_byteenable;                    \n\twire          sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rf_source_endofpacket;            \n\twire          sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rf_source_valid;                  \n\twire          sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rf_source_startofpacket;          \n\twire  [131:0] sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rf_source_data;                   \n\twire          sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rf_source_ready;                  \n\twire          sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket;         \n\twire          sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid;               \n\twire          sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket;       \n\twire  [131:0] sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data;                \n\twire          sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready;               \n\twire          sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid;             \n\twire   [33:0] sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data;              \n\twire          sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready;             \n\twire          sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo_out_valid;             \n\twire   [33:0] sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo_out_data;              \n\twire          sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo_out_ready;             \n\twire          hps_0_h2f_axi_master_agent_write_cp_endofpacket;                                                     \n\twire          hps_0_h2f_axi_master_agent_write_cp_valid;                                                           \n\twire          hps_0_h2f_axi_master_agent_write_cp_startofpacket;                                                   \n\twire  [238:0] hps_0_h2f_axi_master_agent_write_cp_data;                                                            \n\twire          hps_0_h2f_axi_master_agent_write_cp_ready;                                                           \n\twire          addr_router_src_endofpacket;                                                                         \n\twire          addr_router_src_valid;                                                                               \n\twire          addr_router_src_startofpacket;                                                                       \n\twire  [238:0] addr_router_src_data;                                                                                \n\twire    [6:0] addr_router_src_channel;                                                                             \n\twire          addr_router_src_ready;                                                                               \n\twire          hps_0_h2f_axi_master_agent_read_cp_endofpacket;                                                      \n\twire          hps_0_h2f_axi_master_agent_read_cp_valid;                                                            \n\twire          hps_0_h2f_axi_master_agent_read_cp_startofpacket;                                                    \n\twire  [238:0] hps_0_h2f_axi_master_agent_read_cp_data;                                                             \n\twire          hps_0_h2f_axi_master_agent_read_cp_ready;                                                            \n\twire          addr_router_001_src_endofpacket;                                                                     \n\twire          addr_router_001_src_valid;                                                                           \n\twire          addr_router_001_src_startofpacket;                                                                   \n\twire  [238:0] addr_router_001_src_data;                                                                            \n\twire    [6:0] addr_router_001_src_channel;                                                                         \n\twire          addr_router_001_src_ready;                                                                           \n\twire          master_non_sec_master_translator_avalon_universal_master_0_agent_cp_endofpacket;                     \n\twire          master_non_sec_master_translator_avalon_universal_master_0_agent_cp_valid;                           \n\twire          master_non_sec_master_translator_avalon_universal_master_0_agent_cp_startofpacket;                   \n\twire  [130:0] master_non_sec_master_translator_avalon_universal_master_0_agent_cp_data;                            \n\twire          master_non_sec_master_translator_avalon_universal_master_0_agent_cp_ready;                           \n\twire          hps_0_h2f_lw_axi_master_agent_write_cp_endofpacket;                                                  \n\twire          hps_0_h2f_lw_axi_master_agent_write_cp_valid;                                                        \n\twire          hps_0_h2f_lw_axi_master_agent_write_cp_startofpacket;                                                \n\twire  [130:0] hps_0_h2f_lw_axi_master_agent_write_cp_data;                                                         \n\twire          hps_0_h2f_lw_axi_master_agent_write_cp_ready;                                                        \n\twire          hps_0_h2f_lw_axi_master_agent_read_cp_endofpacket;                                                   \n\twire          hps_0_h2f_lw_axi_master_agent_read_cp_valid;                                                         \n\twire          hps_0_h2f_lw_axi_master_agent_read_cp_startofpacket;                                                 \n\twire  [130:0] hps_0_h2f_lw_axi_master_agent_read_cp_data;                                                          \n\twire          hps_0_h2f_lw_axi_master_agent_read_cp_ready;                                                         \n\twire          onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rp_endofpacket;                        \n\twire          onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rp_valid;                              \n\twire          onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rp_startofpacket;                      \n\twire  [166:0] onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rp_data;                               \n\twire          onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rp_ready;                              \n\twire          id_router_src_endofpacket;                                                                           \n\twire          id_router_src_valid;                                                                                 \n\twire          id_router_src_startofpacket;                                                                         \n\twire  [166:0] id_router_src_data;                                                                                  \n\twire    [6:0] id_router_src_channel;                                                                               \n\twire          id_router_src_ready;                                                                                 \n\twire          led_pio_s1_translator_avalon_universal_slave_0_agent_rp_endofpacket;                                 \n\twire          led_pio_s1_translator_avalon_universal_slave_0_agent_rp_valid;                                       \n\twire          led_pio_s1_translator_avalon_universal_slave_0_agent_rp_startofpacket;                               \n\twire  [130:0] led_pio_s1_translator_avalon_universal_slave_0_agent_rp_data;                                        \n\twire          led_pio_s1_translator_avalon_universal_slave_0_agent_rp_ready;                                       \n\twire          id_router_001_src_endofpacket;                                                                       \n\twire          id_router_001_src_valid;                                                                             \n\twire          id_router_001_src_startofpacket;                                                                     \n\twire  [130:0] id_router_001_src_data;                                                                              \n\twire    [6:0] id_router_001_src_channel;                                                                           \n\twire          id_router_001_src_ready;                                                                             \n\twire          dipsw_pio_s1_translator_avalon_universal_slave_0_agent_rp_endofpacket;                               \n\twire          dipsw_pio_s1_translator_avalon_universal_slave_0_agent_rp_valid;                                     \n\twire          dipsw_pio_s1_translator_avalon_universal_slave_0_agent_rp_startofpacket;                             \n\twire  [130:0] dipsw_pio_s1_translator_avalon_universal_slave_0_agent_rp_data;                                      \n\twire          dipsw_pio_s1_translator_avalon_universal_slave_0_agent_rp_ready;                                     \n\twire          id_router_002_src_endofpacket;                                                                       \n\twire          id_router_002_src_valid;                                                                             \n\twire          id_router_002_src_startofpacket;                                                                     \n\twire  [130:0] id_router_002_src_data;                                                                              \n\twire    [6:0] id_router_002_src_channel;                                                                           \n\twire          id_router_002_src_ready;                                                                             \n\twire          button_pio_s1_translator_avalon_universal_slave_0_agent_rp_endofpacket;                              \n\twire          button_pio_s1_translator_avalon_universal_slave_0_agent_rp_valid;                                    \n\twire          button_pio_s1_translator_avalon_universal_slave_0_agent_rp_startofpacket;                            \n\twire  [130:0] button_pio_s1_translator_avalon_universal_slave_0_agent_rp_data;                                     \n\twire          button_pio_s1_translator_avalon_universal_slave_0_agent_rp_ready;                                    \n\twire          id_router_003_src_endofpacket;                                                                       \n\twire          id_router_003_src_valid;                                                                             \n\twire          id_router_003_src_startofpacket;                                                                     \n\twire  [130:0] id_router_003_src_data;                                                                              \n\twire    [6:0] id_router_003_src_channel;                                                                           \n\twire          id_router_003_src_ready;                                                                             \n\twire          jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rp_endofpacket;                \n\twire          jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rp_valid;                      \n\twire          jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rp_startofpacket;              \n\twire  [130:0] jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rp_data;                       \n\twire          jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rp_ready;                      \n\twire          id_router_004_src_endofpacket;                                                                       \n\twire          id_router_004_src_valid;                                                                             \n\twire          id_router_004_src_startofpacket;                                                                     \n\twire  [130:0] id_router_004_src_data;                                                                              \n\twire    [6:0] id_router_004_src_channel;                                                                           \n\twire          id_router_004_src_ready;                                                                             \n\twire          intr_capturer_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rp_endofpacket;             \n\twire          intr_capturer_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rp_valid;                   \n\twire          intr_capturer_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rp_startofpacket;           \n\twire  [130:0] intr_capturer_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rp_data;                    \n\twire          intr_capturer_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rp_ready;                   \n\twire          id_router_005_src_endofpacket;                                                                       \n\twire          id_router_005_src_valid;                                                                             \n\twire          id_router_005_src_startofpacket;                                                                     \n\twire  [130:0] id_router_005_src_data;                                                                              \n\twire    [6:0] id_router_005_src_channel;                                                                           \n\twire          id_router_005_src_ready;                                                                             \n\twire          sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rp_endofpacket;                   \n\twire          sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rp_valid;                         \n\twire          sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rp_startofpacket;                 \n\twire  [130:0] sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rp_data;                          \n\twire          sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rp_ready;                         \n\twire          id_router_006_src_endofpacket;                                                                       \n\twire          id_router_006_src_valid;                                                                             \n\twire          id_router_006_src_startofpacket;                                                                     \n\twire  [130:0] id_router_006_src_data;                                                                              \n\twire    [6:0] id_router_006_src_channel;                                                                           \n\twire          id_router_006_src_ready;                                                                             \n\twire          addr_router_002_src_endofpacket;                                                                     \n\twire          addr_router_002_src_valid;                                                                           \n\twire          addr_router_002_src_startofpacket;                                                                   \n\twire  [130:0] addr_router_002_src_data;                                                                            \n\twire    [6:0] addr_router_002_src_channel;                                                                         \n\twire          addr_router_002_src_ready;                                                                           \n\twire          limiter_cmd_src_endofpacket;                                                                         \n\twire          limiter_cmd_src_startofpacket;                                                                       \n\twire  [130:0] limiter_cmd_src_data;                                                                                \n\twire    [6:0] limiter_cmd_src_channel;                                                                             \n\twire          limiter_cmd_src_ready;                                                                               \n\twire          rsp_xbar_mux_002_src_endofpacket;                                                                    \n\twire          rsp_xbar_mux_002_src_valid;                                                                          \n\twire          rsp_xbar_mux_002_src_startofpacket;                                                                  \n\twire  [130:0] rsp_xbar_mux_002_src_data;                                                                           \n\twire    [6:0] rsp_xbar_mux_002_src_channel;                                                                        \n\twire          rsp_xbar_mux_002_src_ready;                                                                          \n\twire          limiter_rsp_src_endofpacket;                                                                         \n\twire          limiter_rsp_src_valid;                                                                               \n\twire          limiter_rsp_src_startofpacket;                                                                       \n\twire  [130:0] limiter_rsp_src_data;                                                                                \n\twire    [6:0] limiter_rsp_src_channel;                                                                             \n\twire          limiter_rsp_src_ready;                                                                               \n\twire          addr_router_003_src_endofpacket;                                                                     \n\twire          addr_router_003_src_valid;                                                                           \n\twire          addr_router_003_src_startofpacket;                                                                   \n\twire  [130:0] addr_router_003_src_data;                                                                            \n\twire    [6:0] addr_router_003_src_channel;                                                                         \n\twire          addr_router_003_src_ready;                                                                           \n\twire          limiter_001_cmd_src_endofpacket;                                                                     \n\twire          limiter_001_cmd_src_startofpacket;                                                                   \n\twire  [130:0] limiter_001_cmd_src_data;                                                                            \n\twire    [6:0] limiter_001_cmd_src_channel;                                                                         \n\twire          limiter_001_cmd_src_ready;                                                                           \n\twire          rsp_xbar_mux_003_src_endofpacket;                                                                    \n\twire          rsp_xbar_mux_003_src_valid;                                                                          \n\twire          rsp_xbar_mux_003_src_startofpacket;                                                                  \n\twire  [130:0] rsp_xbar_mux_003_src_data;                                                                           \n\twire    [6:0] rsp_xbar_mux_003_src_channel;                                                                        \n\twire          rsp_xbar_mux_003_src_ready;                                                                          \n\twire          limiter_001_rsp_src_endofpacket;                                                                     \n\twire          limiter_001_rsp_src_valid;                                                                           \n\twire          limiter_001_rsp_src_startofpacket;                                                                   \n\twire  [130:0] limiter_001_rsp_src_data;                                                                            \n\twire    [6:0] limiter_001_rsp_src_channel;                                                                         \n\twire          limiter_001_rsp_src_ready;                                                                           \n\twire          addr_router_004_src_endofpacket;                                                                     \n\twire          addr_router_004_src_valid;                                                                           \n\twire          addr_router_004_src_startofpacket;                                                                   \n\twire  [130:0] addr_router_004_src_data;                                                                            \n\twire    [6:0] addr_router_004_src_channel;                                                                         \n\twire          addr_router_004_src_ready;                                                                           \n\twire          limiter_002_cmd_src_endofpacket;                                                                     \n\twire          limiter_002_cmd_src_startofpacket;                                                                   \n\twire  [130:0] limiter_002_cmd_src_data;                                                                            \n\twire    [6:0] limiter_002_cmd_src_channel;                                                                         \n\twire          limiter_002_cmd_src_ready;                                                                           \n\twire          rsp_xbar_mux_004_src_endofpacket;                                                                    \n\twire          rsp_xbar_mux_004_src_valid;                                                                          \n\twire          rsp_xbar_mux_004_src_startofpacket;                                                                  \n\twire  [130:0] rsp_xbar_mux_004_src_data;                                                                           \n\twire    [6:0] rsp_xbar_mux_004_src_channel;                                                                        \n\twire          rsp_xbar_mux_004_src_ready;                                                                          \n\twire          limiter_002_rsp_src_endofpacket;                                                                     \n\twire          limiter_002_rsp_src_valid;                                                                           \n\twire          limiter_002_rsp_src_startofpacket;                                                                   \n\twire  [130:0] limiter_002_rsp_src_data;                                                                            \n\twire    [6:0] limiter_002_rsp_src_channel;                                                                         \n\twire          limiter_002_rsp_src_ready;                                                                           \n\twire          cmd_xbar_mux_src_endofpacket;                                                                        \n\twire          cmd_xbar_mux_src_valid;                                                                              \n\twire          cmd_xbar_mux_src_startofpacket;                                                                      \n\twire  [166:0] cmd_xbar_mux_src_data;                                                                               \n\twire    [6:0] cmd_xbar_mux_src_channel;                                                                            \n\twire          cmd_xbar_mux_src_ready;                                                                              \n\twire          burst_adapter_source0_endofpacket;                                                                   \n\twire          burst_adapter_source0_valid;                                                                         \n\twire          burst_adapter_source0_startofpacket;                                                                 \n\twire  [166:0] burst_adapter_source0_data;                                                                          \n\twire          burst_adapter_source0_ready;                                                                         \n\twire    [6:0] burst_adapter_source0_channel;                                                                       \n\twire          cmd_xbar_mux_001_src_endofpacket;                                                                    \n\twire          cmd_xbar_mux_001_src_valid;                                                                          \n\twire          cmd_xbar_mux_001_src_startofpacket;                                                                  \n\twire  [130:0] cmd_xbar_mux_001_src_data;                                                                           \n\twire    [6:0] cmd_xbar_mux_001_src_channel;                                                                        \n\twire          cmd_xbar_mux_001_src_ready;                                                                          \n\twire          burst_adapter_001_source0_endofpacket;                                                               \n\twire          burst_adapter_001_source0_valid;                                                                     \n\twire          burst_adapter_001_source0_startofpacket;                                                             \n\twire  [130:0] burst_adapter_001_source0_data;                                                                      \n\twire          burst_adapter_001_source0_ready;                                                                     \n\twire    [6:0] burst_adapter_001_source0_channel;                                                                   \n\twire          cmd_xbar_mux_002_src_endofpacket;                                                                    \n\twire          cmd_xbar_mux_002_src_valid;                                                                          \n\twire          cmd_xbar_mux_002_src_startofpacket;                                                                  \n\twire  [130:0] cmd_xbar_mux_002_src_data;                                                                           \n\twire    [6:0] cmd_xbar_mux_002_src_channel;                                                                        \n\twire          cmd_xbar_mux_002_src_ready;                                                                          \n\twire          burst_adapter_002_source0_endofpacket;                                                               \n\twire          burst_adapter_002_source0_valid;                                                                     \n\twire          burst_adapter_002_source0_startofpacket;                                                             \n\twire  [130:0] burst_adapter_002_source0_data;                                                                      \n\twire          burst_adapter_002_source0_ready;                                                                     \n\twire    [6:0] burst_adapter_002_source0_channel;                                                                   \n\twire          cmd_xbar_mux_003_src_endofpacket;                                                                    \n\twire          cmd_xbar_mux_003_src_valid;                                                                          \n\twire          cmd_xbar_mux_003_src_startofpacket;                                                                  \n\twire  [130:0] cmd_xbar_mux_003_src_data;                                                                           \n\twire    [6:0] cmd_xbar_mux_003_src_channel;                                                                        \n\twire          cmd_xbar_mux_003_src_ready;                                                                          \n\twire          burst_adapter_003_source0_endofpacket;                                                               \n\twire          burst_adapter_003_source0_valid;                                                                     \n\twire          burst_adapter_003_source0_startofpacket;                                                             \n\twire  [130:0] burst_adapter_003_source0_data;                                                                      \n\twire          burst_adapter_003_source0_ready;                                                                     \n\twire    [6:0] burst_adapter_003_source0_channel;                                                                   \n\twire          cmd_xbar_mux_004_src_endofpacket;                                                                    \n\twire          cmd_xbar_mux_004_src_valid;                                                                          \n\twire          cmd_xbar_mux_004_src_startofpacket;                                                                  \n\twire  [130:0] cmd_xbar_mux_004_src_data;                                                                           \n\twire    [6:0] cmd_xbar_mux_004_src_channel;                                                                        \n\twire          cmd_xbar_mux_004_src_ready;                                                                          \n\twire          burst_adapter_004_source0_endofpacket;                                                               \n\twire          burst_adapter_004_source0_valid;                                                                     \n\twire          burst_adapter_004_source0_startofpacket;                                                             \n\twire  [130:0] burst_adapter_004_source0_data;                                                                      \n\twire          burst_adapter_004_source0_ready;                                                                     \n\twire    [6:0] burst_adapter_004_source0_channel;                                                                   \n\twire          cmd_xbar_mux_006_src_endofpacket;                                                                    \n\twire          cmd_xbar_mux_006_src_valid;                                                                          \n\twire          cmd_xbar_mux_006_src_startofpacket;                                                                  \n\twire  [130:0] cmd_xbar_mux_006_src_data;                                                                           \n\twire    [6:0] cmd_xbar_mux_006_src_channel;                                                                        \n\twire          cmd_xbar_mux_006_src_ready;                                                                          \n\twire          burst_adapter_005_source0_endofpacket;                                                               \n\twire          burst_adapter_005_source0_valid;                                                                     \n\twire          burst_adapter_005_source0_startofpacket;                                                             \n\twire  [130:0] burst_adapter_005_source0_data;                                                                      \n\twire          burst_adapter_005_source0_ready;                                                                     \n\twire    [6:0] burst_adapter_005_source0_channel;                                                                   \n\twire          cmd_xbar_demux_002_src1_endofpacket;                                                                 \n\twire          cmd_xbar_demux_002_src1_valid;                                                                       \n\twire          cmd_xbar_demux_002_src1_startofpacket;                                                               \n\twire  [130:0] cmd_xbar_demux_002_src1_data;                                                                        \n\twire    [6:0] cmd_xbar_demux_002_src1_channel;                                                                     \n\twire          cmd_xbar_demux_002_src1_ready;                                                                       \n\twire          cmd_xbar_demux_002_src2_endofpacket;                                                                 \n\twire          cmd_xbar_demux_002_src2_valid;                                                                       \n\twire          cmd_xbar_demux_002_src2_startofpacket;                                                               \n\twire  [130:0] cmd_xbar_demux_002_src2_data;                                                                        \n\twire    [6:0] cmd_xbar_demux_002_src2_channel;                                                                     \n\twire          cmd_xbar_demux_002_src2_ready;                                                                       \n\twire          cmd_xbar_demux_002_src3_endofpacket;                                                                 \n\twire          cmd_xbar_demux_002_src3_valid;                                                                       \n\twire          cmd_xbar_demux_002_src3_startofpacket;                                                               \n\twire  [130:0] cmd_xbar_demux_002_src3_data;                                                                        \n\twire    [6:0] cmd_xbar_demux_002_src3_channel;                                                                     \n\twire          cmd_xbar_demux_002_src3_ready;                                                                       \n\twire          cmd_xbar_demux_002_src4_endofpacket;                                                                 \n\twire          cmd_xbar_demux_002_src4_valid;                                                                       \n\twire          cmd_xbar_demux_002_src4_startofpacket;                                                               \n\twire  [130:0] cmd_xbar_demux_002_src4_data;                                                                        \n\twire    [6:0] cmd_xbar_demux_002_src4_channel;                                                                     \n\twire          cmd_xbar_demux_002_src4_ready;                                                                       \n\twire          cmd_xbar_demux_002_src5_endofpacket;                                                                 \n\twire          cmd_xbar_demux_002_src5_valid;                                                                       \n\twire          cmd_xbar_demux_002_src5_startofpacket;                                                               \n\twire  [130:0] cmd_xbar_demux_002_src5_data;                                                                        \n\twire    [6:0] cmd_xbar_demux_002_src5_channel;                                                                     \n\twire          cmd_xbar_demux_002_src5_ready;                                                                       \n\twire          cmd_xbar_demux_002_src6_endofpacket;                                                                 \n\twire          cmd_xbar_demux_002_src6_valid;                                                                       \n\twire          cmd_xbar_demux_002_src6_startofpacket;                                                               \n\twire  [130:0] cmd_xbar_demux_002_src6_data;                                                                        \n\twire    [6:0] cmd_xbar_demux_002_src6_channel;                                                                     \n\twire          cmd_xbar_demux_002_src6_ready;                                                                       \n\twire          cmd_xbar_demux_003_src0_endofpacket;                                                                 \n\twire          cmd_xbar_demux_003_src0_valid;                                                                       \n\twire          cmd_xbar_demux_003_src0_startofpacket;                                                               \n\twire  [130:0] cmd_xbar_demux_003_src0_data;                                                                        \n\twire    [6:0] cmd_xbar_demux_003_src0_channel;                                                                     \n\twire          cmd_xbar_demux_003_src0_ready;                                                                       \n\twire          cmd_xbar_demux_003_src1_endofpacket;                                                                 \n\twire          cmd_xbar_demux_003_src1_valid;                                                                       \n\twire          cmd_xbar_demux_003_src1_startofpacket;                                                               \n\twire  [130:0] cmd_xbar_demux_003_src1_data;                                                                        \n\twire    [6:0] cmd_xbar_demux_003_src1_channel;                                                                     \n\twire          cmd_xbar_demux_003_src1_ready;                                                                       \n\twire          cmd_xbar_demux_003_src2_endofpacket;                                                                 \n\twire          cmd_xbar_demux_003_src2_valid;                                                                       \n\twire          cmd_xbar_demux_003_src2_startofpacket;                                                               \n\twire  [130:0] cmd_xbar_demux_003_src2_data;                                                                        \n\twire    [6:0] cmd_xbar_demux_003_src2_channel;                                                                     \n\twire          cmd_xbar_demux_003_src2_ready;                                                                       \n\twire          cmd_xbar_demux_003_src3_endofpacket;                                                                 \n\twire          cmd_xbar_demux_003_src3_valid;                                                                       \n\twire          cmd_xbar_demux_003_src3_startofpacket;                                                               \n\twire  [130:0] cmd_xbar_demux_003_src3_data;                                                                        \n\twire    [6:0] cmd_xbar_demux_003_src3_channel;                                                                     \n\twire          cmd_xbar_demux_003_src3_ready;                                                                       \n\twire          cmd_xbar_demux_003_src4_endofpacket;                                                                 \n\twire          cmd_xbar_demux_003_src4_valid;                                                                       \n\twire          cmd_xbar_demux_003_src4_startofpacket;                                                               \n\twire  [130:0] cmd_xbar_demux_003_src4_data;                                                                        \n\twire    [6:0] cmd_xbar_demux_003_src4_channel;                                                                     \n\twire          cmd_xbar_demux_003_src4_ready;                                                                       \n\twire          cmd_xbar_demux_004_src0_endofpacket;                                                                 \n\twire          cmd_xbar_demux_004_src0_valid;                                                                       \n\twire          cmd_xbar_demux_004_src0_startofpacket;                                                               \n\twire  [130:0] cmd_xbar_demux_004_src0_data;                                                                        \n\twire    [6:0] cmd_xbar_demux_004_src0_channel;                                                                     \n\twire          cmd_xbar_demux_004_src0_ready;                                                                       \n\twire          cmd_xbar_demux_004_src1_endofpacket;                                                                 \n\twire          cmd_xbar_demux_004_src1_valid;                                                                       \n\twire          cmd_xbar_demux_004_src1_startofpacket;                                                               \n\twire  [130:0] cmd_xbar_demux_004_src1_data;                                                                        \n\twire    [6:0] cmd_xbar_demux_004_src1_channel;                                                                     \n\twire          cmd_xbar_demux_004_src1_ready;                                                                       \n\twire          cmd_xbar_demux_004_src2_endofpacket;                                                                 \n\twire          cmd_xbar_demux_004_src2_valid;                                                                       \n\twire          cmd_xbar_demux_004_src2_startofpacket;                                                               \n\twire  [130:0] cmd_xbar_demux_004_src2_data;                                                                        \n\twire    [6:0] cmd_xbar_demux_004_src2_channel;                                                                     \n\twire          cmd_xbar_demux_004_src2_ready;                                                                       \n\twire          cmd_xbar_demux_004_src3_endofpacket;                                                                 \n\twire          cmd_xbar_demux_004_src3_valid;                                                                       \n\twire          cmd_xbar_demux_004_src3_startofpacket;                                                               \n\twire  [130:0] cmd_xbar_demux_004_src3_data;                                                                        \n\twire    [6:0] cmd_xbar_demux_004_src3_channel;                                                                     \n\twire          cmd_xbar_demux_004_src3_ready;                                                                       \n\twire          cmd_xbar_demux_004_src4_endofpacket;                                                                 \n\twire          cmd_xbar_demux_004_src4_valid;                                                                       \n\twire          cmd_xbar_demux_004_src4_startofpacket;                                                               \n\twire  [130:0] cmd_xbar_demux_004_src4_data;                                                                        \n\twire    [6:0] cmd_xbar_demux_004_src4_channel;                                                                     \n\twire          cmd_xbar_demux_004_src4_ready;                                                                       \n\twire          rsp_xbar_demux_001_src0_endofpacket;                                                                 \n\twire          rsp_xbar_demux_001_src0_valid;                                                                       \n\twire          rsp_xbar_demux_001_src0_startofpacket;                                                               \n\twire  [130:0] rsp_xbar_demux_001_src0_data;                                                                        \n\twire    [6:0] rsp_xbar_demux_001_src0_channel;                                                                     \n\twire          rsp_xbar_demux_001_src0_ready;                                                                       \n\twire          rsp_xbar_demux_001_src1_endofpacket;                                                                 \n\twire          rsp_xbar_demux_001_src1_valid;                                                                       \n\twire          rsp_xbar_demux_001_src1_startofpacket;                                                               \n\twire  [130:0] rsp_xbar_demux_001_src1_data;                                                                        \n\twire    [6:0] rsp_xbar_demux_001_src1_channel;                                                                     \n\twire          rsp_xbar_demux_001_src1_ready;                                                                       \n\twire          rsp_xbar_demux_001_src2_endofpacket;                                                                 \n\twire          rsp_xbar_demux_001_src2_valid;                                                                       \n\twire          rsp_xbar_demux_001_src2_startofpacket;                                                               \n\twire  [130:0] rsp_xbar_demux_001_src2_data;                                                                        \n\twire    [6:0] rsp_xbar_demux_001_src2_channel;                                                                     \n\twire          rsp_xbar_demux_001_src2_ready;                                                                       \n\twire          rsp_xbar_demux_002_src0_endofpacket;                                                                 \n\twire          rsp_xbar_demux_002_src0_valid;                                                                       \n\twire          rsp_xbar_demux_002_src0_startofpacket;                                                               \n\twire  [130:0] rsp_xbar_demux_002_src0_data;                                                                        \n\twire    [6:0] rsp_xbar_demux_002_src0_channel;                                                                     \n\twire          rsp_xbar_demux_002_src0_ready;                                                                       \n\twire          rsp_xbar_demux_002_src1_endofpacket;                                                                 \n\twire          rsp_xbar_demux_002_src1_valid;                                                                       \n\twire          rsp_xbar_demux_002_src1_startofpacket;                                                               \n\twire  [130:0] rsp_xbar_demux_002_src1_data;                                                                        \n\twire    [6:0] rsp_xbar_demux_002_src1_channel;                                                                     \n\twire          rsp_xbar_demux_002_src1_ready;                                                                       \n\twire          rsp_xbar_demux_002_src2_endofpacket;                                                                 \n\twire          rsp_xbar_demux_002_src2_valid;                                                                       \n\twire          rsp_xbar_demux_002_src2_startofpacket;                                                               \n\twire  [130:0] rsp_xbar_demux_002_src2_data;                                                                        \n\twire    [6:0] rsp_xbar_demux_002_src2_channel;                                                                     \n\twire          rsp_xbar_demux_002_src2_ready;                                                                       \n\twire          rsp_xbar_demux_003_src0_endofpacket;                                                                 \n\twire          rsp_xbar_demux_003_src0_valid;                                                                       \n\twire          rsp_xbar_demux_003_src0_startofpacket;                                                               \n\twire  [130:0] rsp_xbar_demux_003_src0_data;                                                                        \n\twire    [6:0] rsp_xbar_demux_003_src0_channel;                                                                     \n\twire          rsp_xbar_demux_003_src0_ready;                                                                       \n\twire          rsp_xbar_demux_003_src1_endofpacket;                                                                 \n\twire          rsp_xbar_demux_003_src1_valid;                                                                       \n\twire          rsp_xbar_demux_003_src1_startofpacket;                                                               \n\twire  [130:0] rsp_xbar_demux_003_src1_data;                                                                        \n\twire    [6:0] rsp_xbar_demux_003_src1_channel;                                                                     \n\twire          rsp_xbar_demux_003_src1_ready;                                                                       \n\twire          rsp_xbar_demux_003_src2_endofpacket;                                                                 \n\twire          rsp_xbar_demux_003_src2_valid;                                                                       \n\twire          rsp_xbar_demux_003_src2_startofpacket;                                                               \n\twire  [130:0] rsp_xbar_demux_003_src2_data;                                                                        \n\twire    [6:0] rsp_xbar_demux_003_src2_channel;                                                                     \n\twire          rsp_xbar_demux_003_src2_ready;                                                                       \n\twire          rsp_xbar_demux_004_src0_endofpacket;                                                                 \n\twire          rsp_xbar_demux_004_src0_valid;                                                                       \n\twire          rsp_xbar_demux_004_src0_startofpacket;                                                               \n\twire  [130:0] rsp_xbar_demux_004_src0_data;                                                                        \n\twire    [6:0] rsp_xbar_demux_004_src0_channel;                                                                     \n\twire          rsp_xbar_demux_004_src0_ready;                                                                       \n\twire          rsp_xbar_demux_004_src1_endofpacket;                                                                 \n\twire          rsp_xbar_demux_004_src1_valid;                                                                       \n\twire          rsp_xbar_demux_004_src1_startofpacket;                                                               \n\twire  [130:0] rsp_xbar_demux_004_src1_data;                                                                        \n\twire    [6:0] rsp_xbar_demux_004_src1_channel;                                                                     \n\twire          rsp_xbar_demux_004_src1_ready;                                                                       \n\twire          rsp_xbar_demux_004_src2_endofpacket;                                                                 \n\twire          rsp_xbar_demux_004_src2_valid;                                                                       \n\twire          rsp_xbar_demux_004_src2_startofpacket;                                                               \n\twire  [130:0] rsp_xbar_demux_004_src2_data;                                                                        \n\twire    [6:0] rsp_xbar_demux_004_src2_channel;                                                                     \n\twire          rsp_xbar_demux_004_src2_ready;                                                                       \n\twire          rsp_xbar_demux_005_src0_endofpacket;                                                                 \n\twire          rsp_xbar_demux_005_src0_valid;                                                                       \n\twire          rsp_xbar_demux_005_src0_startofpacket;                                                               \n\twire  [130:0] rsp_xbar_demux_005_src0_data;                                                                        \n\twire    [6:0] rsp_xbar_demux_005_src0_channel;                                                                     \n\twire          rsp_xbar_demux_005_src0_ready;                                                                       \n\twire          rsp_xbar_demux_006_src0_endofpacket;                                                                 \n\twire          rsp_xbar_demux_006_src0_valid;                                                                       \n\twire          rsp_xbar_demux_006_src0_startofpacket;                                                               \n\twire  [130:0] rsp_xbar_demux_006_src0_data;                                                                        \n\twire    [6:0] rsp_xbar_demux_006_src0_channel;                                                                     \n\twire          rsp_xbar_demux_006_src0_ready;                                                                       \n\twire          rsp_xbar_demux_006_src1_endofpacket;                                                                 \n\twire          rsp_xbar_demux_006_src1_valid;                                                                       \n\twire          rsp_xbar_demux_006_src1_startofpacket;                                                               \n\twire  [130:0] rsp_xbar_demux_006_src1_data;                                                                        \n\twire    [6:0] rsp_xbar_demux_006_src1_channel;                                                                     \n\twire          rsp_xbar_demux_006_src1_ready;                                                                       \n\twire          rsp_xbar_demux_006_src2_endofpacket;                                                                 \n\twire          rsp_xbar_demux_006_src2_valid;                                                                       \n\twire          rsp_xbar_demux_006_src2_startofpacket;                                                               \n\twire  [130:0] rsp_xbar_demux_006_src2_data;                                                                        \n\twire    [6:0] rsp_xbar_demux_006_src2_channel;                                                                     \n\twire          rsp_xbar_demux_006_src2_ready;                                                                       \n\twire          cmd_xbar_demux_src0_endofpacket;                                                                     \n\twire          cmd_xbar_demux_src0_valid;                                                                           \n\twire          cmd_xbar_demux_src0_startofpacket;                                                                   \n\twire  [238:0] cmd_xbar_demux_src0_data;                                                                            \n\twire    [6:0] cmd_xbar_demux_src0_channel;                                                                         \n\twire          cmd_xbar_demux_src0_ready;                                                                           \n\twire          width_adapter_src_endofpacket;                                                                       \n\twire          width_adapter_src_valid;                                                                             \n\twire          width_adapter_src_startofpacket;                                                                     \n\twire  [166:0] width_adapter_src_data;                                                                              \n\twire          width_adapter_src_ready;                                                                             \n\twire    [6:0] width_adapter_src_channel;                                                                           \n\twire          cmd_xbar_demux_001_src0_endofpacket;                                                                 \n\twire          cmd_xbar_demux_001_src0_valid;                                                                       \n\twire          cmd_xbar_demux_001_src0_startofpacket;                                                               \n\twire  [238:0] cmd_xbar_demux_001_src0_data;                                                                        \n\twire    [6:0] cmd_xbar_demux_001_src0_channel;                                                                     \n\twire          cmd_xbar_demux_001_src0_ready;                                                                       \n\twire          width_adapter_001_src_endofpacket;                                                                   \n\twire          width_adapter_001_src_valid;                                                                         \n\twire          width_adapter_001_src_startofpacket;                                                                 \n\twire  [166:0] width_adapter_001_src_data;                                                                          \n\twire          width_adapter_001_src_ready;                                                                         \n\twire    [6:0] width_adapter_001_src_channel;                                                                       \n\twire          cmd_xbar_demux_002_src0_endofpacket;                                                                 \n\twire          cmd_xbar_demux_002_src0_valid;                                                                       \n\twire          cmd_xbar_demux_002_src0_startofpacket;                                                               \n\twire  [130:0] cmd_xbar_demux_002_src0_data;                                                                        \n\twire    [6:0] cmd_xbar_demux_002_src0_channel;                                                                     \n\twire          cmd_xbar_demux_002_src0_ready;                                                                       \n\twire          width_adapter_002_src_endofpacket;                                                                   \n\twire          width_adapter_002_src_valid;                                                                         \n\twire          width_adapter_002_src_startofpacket;                                                                 \n\twire  [166:0] width_adapter_002_src_data;                                                                          \n\twire          width_adapter_002_src_ready;                                                                         \n\twire    [6:0] width_adapter_002_src_channel;                                                                       \n\twire          rsp_xbar_demux_src0_endofpacket;                                                                     \n\twire          rsp_xbar_demux_src0_valid;                                                                           \n\twire          rsp_xbar_demux_src0_startofpacket;                                                                   \n\twire  [166:0] rsp_xbar_demux_src0_data;                                                                            \n\twire    [6:0] rsp_xbar_demux_src0_channel;                                                                         \n\twire          rsp_xbar_demux_src0_ready;                                                                           \n\twire          width_adapter_003_src_endofpacket;                                                                   \n\twire          width_adapter_003_src_valid;                                                                         \n\twire          width_adapter_003_src_startofpacket;                                                                 \n\twire  [238:0] width_adapter_003_src_data;                                                                          \n\twire          width_adapter_003_src_ready;                                                                         \n\twire    [6:0] width_adapter_003_src_channel;                                                                       \n\twire          rsp_xbar_demux_src1_endofpacket;                                                                     \n\twire          rsp_xbar_demux_src1_valid;                                                                           \n\twire          rsp_xbar_demux_src1_startofpacket;                                                                   \n\twire  [166:0] rsp_xbar_demux_src1_data;                                                                            \n\twire    [6:0] rsp_xbar_demux_src1_channel;                                                                         \n\twire          rsp_xbar_demux_src1_ready;                                                                           \n\twire          width_adapter_004_src_endofpacket;                                                                   \n\twire          width_adapter_004_src_valid;                                                                         \n\twire          width_adapter_004_src_startofpacket;                                                                 \n\twire  [238:0] width_adapter_004_src_data;                                                                          \n\twire          width_adapter_004_src_ready;                                                                         \n\twire    [6:0] width_adapter_004_src_channel;                                                                       \n\twire          rsp_xbar_demux_src2_endofpacket;                                                                     \n\twire          rsp_xbar_demux_src2_valid;                                                                           \n\twire          rsp_xbar_demux_src2_startofpacket;                                                                   \n\twire  [166:0] rsp_xbar_demux_src2_data;                                                                            \n\twire    [6:0] rsp_xbar_demux_src2_channel;                                                                         \n\twire          rsp_xbar_demux_src2_ready;                                                                           \n\twire          width_adapter_005_src_endofpacket;                                                                   \n\twire          width_adapter_005_src_valid;                                                                         \n\twire          width_adapter_005_src_startofpacket;                                                                 \n\twire  [130:0] width_adapter_005_src_data;                                                                          \n\twire          width_adapter_005_src_ready;                                                                         \n\twire    [6:0] width_adapter_005_src_channel;                                                                       \n\twire    [6:0] limiter_cmd_valid_data;                                                                              \n\twire    [6:0] limiter_001_cmd_valid_data;                                                                          \n\twire    [6:0] limiter_002_cmd_valid_data;                                                                          \n\n\taltera_merlin_master_translator #(\n\t\t.AV_ADDRESS_W                (32),\n\t\t.AV_DATA_W                   (32),\n\t\t.AV_BURSTCOUNT_W             (1),\n\t\t.AV_BYTEENABLE_W             (4),\n\t\t.UAV_ADDRESS_W               (32),\n\t\t.UAV_BURSTCOUNT_W            (3),\n\t\t.USE_READ                    (1),\n\t\t.USE_WRITE                   (1),\n\t\t.USE_BEGINBURSTTRANSFER      (0),\n\t\t.USE_BEGINTRANSFER           (0),\n\t\t.USE_CHIPSELECT              (0),\n\t\t.USE_BURSTCOUNT              (0),\n\t\t.USE_READDATAVALID           (1),\n\t\t.USE_WAITREQUEST             (1),\n\t\t.USE_READRESPONSE            (0),\n\t\t.USE_WRITERESPONSE           (0),\n\t\t.AV_SYMBOLS_PER_WORD         (4),\n\t\t.AV_ADDRESS_SYMBOLS          (1),\n\t\t.AV_BURSTCOUNT_SYMBOLS       (0),\n\t\t.AV_CONSTANT_BURST_BEHAVIOR  (0),\n\t\t.UAV_CONSTANT_BURST_BEHAVIOR (0),\n\t\t.AV_LINEWRAPBURSTS           (0),\n\t\t.AV_REGISTERINCOMINGSIGNALS  (0)\n\t) master_non_sec_master_translator (\n\t\t.clk                      (clk_0_clk_clk),                                                            \n\t\t.reset                    (onchip_memory2_0_reset1_reset_bridge_in_reset_reset),                      \n\t\t.uav_address              (master_non_sec_master_translator_avalon_universal_master_0_address),       \n\t\t.uav_burstcount           (master_non_sec_master_translator_avalon_universal_master_0_burstcount),    \n\t\t.uav_read                 (master_non_sec_master_translator_avalon_universal_master_0_read),          \n\t\t.uav_write                (master_non_sec_master_translator_avalon_universal_master_0_write),         \n\t\t.uav_waitrequest          (master_non_sec_master_translator_avalon_universal_master_0_waitrequest),   \n\t\t.uav_readdatavalid        (master_non_sec_master_translator_avalon_universal_master_0_readdatavalid), \n\t\t.uav_byteenable           (master_non_sec_master_translator_avalon_universal_master_0_byteenable),    \n\t\t.uav_readdata             (master_non_sec_master_translator_avalon_universal_master_0_readdata),      \n\t\t.uav_writedata            (master_non_sec_master_translator_avalon_universal_master_0_writedata),     \n\t\t.uav_lock                 (master_non_sec_master_translator_avalon_universal_master_0_lock),          \n\t\t.uav_debugaccess          (master_non_sec_master_translator_avalon_universal_master_0_debugaccess),   \n\t\t.av_address               (master_non_sec_master_address),                                            \n\t\t.av_waitrequest           (master_non_sec_master_waitrequest),                                        \n\t\t.av_byteenable            (master_non_sec_master_byteenable),                                         \n\t\t.av_read                  (master_non_sec_master_read),                                               \n\t\t.av_readdata              (master_non_sec_master_readdata),                                           \n\t\t.av_readdatavalid         (master_non_sec_master_readdatavalid),                                      \n\t\t.av_write                 (master_non_sec_master_write),                                              \n\t\t.av_writedata             (master_non_sec_master_writedata),                                          \n\t\t.av_burstcount            (1'b1),                                                                     \n\t\t.av_beginbursttransfer    (1'b0),                                                                     \n\t\t.av_begintransfer         (1'b0),                                                                     \n\t\t.av_chipselect            (1'b0),                                                                     \n\t\t.av_lock                  (1'b0),                                                                     \n\t\t.av_debugaccess           (1'b0),                                                                     \n\t\t.uav_clken                (),                                                                         \n\t\t.av_clken                 (1'b1),                                                                     \n\t\t.uav_response             (2'b00),                                                                    \n\t\t.av_response              (),                                                                         \n\t\t.uav_writeresponserequest (),                                                                         \n\t\t.uav_writeresponsevalid   (1'b0),                                                                     \n\t\t.av_writeresponserequest  (1'b0),                                                                     \n\t\t.av_writeresponsevalid    ()                                                                          \n\t);\n\n\taltera_merlin_slave_translator #(\n\t\t.AV_ADDRESS_W                   (13),\n\t\t.AV_DATA_W                      (64),\n\t\t.UAV_DATA_W                     (64),\n\t\t.AV_BURSTCOUNT_W                (1),\n\t\t.AV_BYTEENABLE_W                (8),\n\t\t.UAV_BYTEENABLE_W               (8),\n\t\t.UAV_ADDRESS_W                  (32),\n\t\t.UAV_BURSTCOUNT_W               (4),\n\t\t.AV_READLATENCY                 (1),\n\t\t.USE_READDATAVALID              (0),\n\t\t.USE_WAITREQUEST                (0),\n\t\t.USE_UAV_CLKEN                  (0),\n\t\t.USE_READRESPONSE               (0),\n\t\t.USE_WRITERESPONSE              (0),\n\t\t.AV_SYMBOLS_PER_WORD            (8),\n\t\t.AV_ADDRESS_SYMBOLS             (0),\n\t\t.AV_BURSTCOUNT_SYMBOLS          (0),\n\t\t.AV_CONSTANT_BURST_BEHAVIOR     (0),\n\t\t.UAV_CONSTANT_BURST_BEHAVIOR    (0),\n\t\t.AV_REQUIRE_UNALIGNED_ADDRESSES (0),\n\t\t.CHIPSELECT_THROUGH_READLATENCY (0),\n\t\t.AV_READ_WAIT_CYCLES            (0),\n\t\t.AV_WRITE_WAIT_CYCLES           (0),\n\t\t.AV_SETUP_WAIT_CYCLES           (0),\n\t\t.AV_DATA_HOLD_CYCLES            (0)\n\t) onchip_memory2_0_s1_translator (\n\t\t.clk                      (clk_0_clk_clk),                                                                  \n\t\t.reset                    (onchip_memory2_0_reset1_reset_bridge_in_reset_reset),                            \n\t\t.uav_address              (onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_m0_address),       \n\t\t.uav_burstcount           (onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_m0_burstcount),    \n\t\t.uav_read                 (onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_m0_read),          \n\t\t.uav_write                (onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_m0_write),         \n\t\t.uav_waitrequest          (onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_m0_waitrequest),   \n\t\t.uav_readdatavalid        (onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_m0_readdatavalid), \n\t\t.uav_byteenable           (onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_m0_byteenable),    \n\t\t.uav_readdata             (onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_m0_readdata),      \n\t\t.uav_writedata            (onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_m0_writedata),     \n\t\t.uav_lock                 (onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_m0_lock),          \n\t\t.uav_debugaccess          (onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_m0_debugaccess),   \n\t\t.av_address               (onchip_memory2_0_s1_address),                                                    \n\t\t.av_write                 (onchip_memory2_0_s1_write),                                                      \n\t\t.av_readdata              (onchip_memory2_0_s1_readdata),                                                   \n\t\t.av_writedata             (onchip_memory2_0_s1_writedata),                                                  \n\t\t.av_byteenable            (onchip_memory2_0_s1_byteenable),                                                 \n\t\t.av_chipselect            (onchip_memory2_0_s1_chipselect),                                                 \n\t\t.av_clken                 (onchip_memory2_0_s1_clken),                                                      \n\t\t.av_read                  (),                                                                               \n\t\t.av_begintransfer         (),                                                                               \n\t\t.av_beginbursttransfer    (),                                                                               \n\t\t.av_burstcount            (),                                                                               \n\t\t.av_readdatavalid         (1'b0),                                                                           \n\t\t.av_waitrequest           (1'b0),                                                                           \n\t\t.av_writebyteenable       (),                                                                               \n\t\t.av_lock                  (),                                                                               \n\t\t.uav_clken                (1'b0),                                                                           \n\t\t.av_debugaccess           (),                                                                               \n\t\t.av_outputenable          (),                                                                               \n\t\t.uav_response             (),                                                                               \n\t\t.av_response              (2'b00),                                                                          \n\t\t.uav_writeresponserequest (1'b0),                                                                           \n\t\t.uav_writeresponsevalid   (),                                                                               \n\t\t.av_writeresponserequest  (),                                                                               \n\t\t.av_writeresponsevalid    (1'b0)                                                                            \n\t);\n\n\taltera_merlin_slave_translator #(\n\t\t.AV_ADDRESS_W                   (2),\n\t\t.AV_DATA_W                      (32),\n\t\t.UAV_DATA_W                     (32),\n\t\t.AV_BURSTCOUNT_W                (1),\n\t\t.AV_BYTEENABLE_W                (1),\n\t\t.UAV_BYTEENABLE_W               (4),\n\t\t.UAV_ADDRESS_W                  (32),\n\t\t.UAV_BURSTCOUNT_W               (3),\n\t\t.AV_READLATENCY                 (0),\n\t\t.USE_READDATAVALID              (0),\n\t\t.USE_WAITREQUEST                (0),\n\t\t.USE_UAV_CLKEN                  (0),\n\t\t.USE_READRESPONSE               (0),\n\t\t.USE_WRITERESPONSE              (0),\n\t\t.AV_SYMBOLS_PER_WORD            (4),\n\t\t.AV_ADDRESS_SYMBOLS             (0),\n\t\t.AV_BURSTCOUNT_SYMBOLS          (0),\n\t\t.AV_CONSTANT_BURST_BEHAVIOR     (0),\n\t\t.UAV_CONSTANT_BURST_BEHAVIOR    (0),\n\t\t.AV_REQUIRE_UNALIGNED_ADDRESSES (0),\n\t\t.CHIPSELECT_THROUGH_READLATENCY (0),\n\t\t.AV_READ_WAIT_CYCLES            (1),\n\t\t.AV_WRITE_WAIT_CYCLES           (0),\n\t\t.AV_SETUP_WAIT_CYCLES           (0),\n\t\t.AV_DATA_HOLD_CYCLES            (0)\n\t) led_pio_s1_translator (\n\t\t.clk                      (clk_0_clk_clk),                                                         \n\t\t.reset                    (onchip_memory2_0_reset1_reset_bridge_in_reset_reset),                   \n\t\t.uav_address              (led_pio_s1_translator_avalon_universal_slave_0_agent_m0_address),       \n\t\t.uav_burstcount           (led_pio_s1_translator_avalon_universal_slave_0_agent_m0_burstcount),    \n\t\t.uav_read                 (led_pio_s1_translator_avalon_universal_slave_0_agent_m0_read),          \n\t\t.uav_write                (led_pio_s1_translator_avalon_universal_slave_0_agent_m0_write),         \n\t\t.uav_waitrequest          (led_pio_s1_translator_avalon_universal_slave_0_agent_m0_waitrequest),   \n\t\t.uav_readdatavalid        (led_pio_s1_translator_avalon_universal_slave_0_agent_m0_readdatavalid), \n\t\t.uav_byteenable           (led_pio_s1_translator_avalon_universal_slave_0_agent_m0_byteenable),    \n\t\t.uav_readdata             (led_pio_s1_translator_avalon_universal_slave_0_agent_m0_readdata),      \n\t\t.uav_writedata            (led_pio_s1_translator_avalon_universal_slave_0_agent_m0_writedata),     \n\t\t.uav_lock                 (led_pio_s1_translator_avalon_universal_slave_0_agent_m0_lock),          \n\t\t.uav_debugaccess          (led_pio_s1_translator_avalon_universal_slave_0_agent_m0_debugaccess),   \n\t\t.av_address               (led_pio_s1_address),                                                    \n\t\t.av_write                 (led_pio_s1_write),                                                      \n\t\t.av_readdata              (led_pio_s1_readdata),                                                   \n\t\t.av_writedata             (led_pio_s1_writedata),                                                  \n\t\t.av_chipselect            (led_pio_s1_chipselect),                                                 \n\t\t.av_read                  (),                                                                      \n\t\t.av_begintransfer         (),                                                                      \n\t\t.av_beginbursttransfer    (),                                                                      \n\t\t.av_burstcount            (),                                                                      \n\t\t.av_byteenable            (),                                                                      \n\t\t.av_readdatavalid         (1'b0),                                                                  \n\t\t.av_waitrequest           (1'b0),                                                                  \n\t\t.av_writebyteenable       (),                                                                      \n\t\t.av_lock                  (),                                                                      \n\t\t.av_clken                 (),                                                                      \n\t\t.uav_clken                (1'b0),                                                                  \n\t\t.av_debugaccess           (),                                                                      \n\t\t.av_outputenable          (),                                                                      \n\t\t.uav_response             (),                                                                      \n\t\t.av_response              (2'b00),                                                                 \n\t\t.uav_writeresponserequest (1'b0),                                                                  \n\t\t.uav_writeresponsevalid   (),                                                                      \n\t\t.av_writeresponserequest  (),                                                                      \n\t\t.av_writeresponsevalid    (1'b0)                                                                   \n\t);\n\n\taltera_merlin_slave_translator #(\n\t\t.AV_ADDRESS_W                   (2),\n\t\t.AV_DATA_W                      (32),\n\t\t.UAV_DATA_W                     (32),\n\t\t.AV_BURSTCOUNT_W                (1),\n\t\t.AV_BYTEENABLE_W                (1),\n\t\t.UAV_BYTEENABLE_W               (4),\n\t\t.UAV_ADDRESS_W                  (32),\n\t\t.UAV_BURSTCOUNT_W               (3),\n\t\t.AV_READLATENCY                 (0),\n\t\t.USE_READDATAVALID              (0),\n\t\t.USE_WAITREQUEST                (0),\n\t\t.USE_UAV_CLKEN                  (0),\n\t\t.USE_READRESPONSE               (0),\n\t\t.USE_WRITERESPONSE              (0),\n\t\t.AV_SYMBOLS_PER_WORD            (4),\n\t\t.AV_ADDRESS_SYMBOLS             (0),\n\t\t.AV_BURSTCOUNT_SYMBOLS          (0),\n\t\t.AV_CONSTANT_BURST_BEHAVIOR     (0),\n\t\t.UAV_CONSTANT_BURST_BEHAVIOR    (0),\n\t\t.AV_REQUIRE_UNALIGNED_ADDRESSES (0),\n\t\t.CHIPSELECT_THROUGH_READLATENCY (0),\n\t\t.AV_READ_WAIT_CYCLES            (1),\n\t\t.AV_WRITE_WAIT_CYCLES           (0),\n\t\t.AV_SETUP_WAIT_CYCLES           (0),\n\t\t.AV_DATA_HOLD_CYCLES            (0)\n\t) dipsw_pio_s1_translator (\n\t\t.clk                      (clk_0_clk_clk),                                                           \n\t\t.reset                    (onchip_memory2_0_reset1_reset_bridge_in_reset_reset),                     \n\t\t.uav_address              (dipsw_pio_s1_translator_avalon_universal_slave_0_agent_m0_address),       \n\t\t.uav_burstcount           (dipsw_pio_s1_translator_avalon_universal_slave_0_agent_m0_burstcount),    \n\t\t.uav_read                 (dipsw_pio_s1_translator_avalon_universal_slave_0_agent_m0_read),          \n\t\t.uav_write                (dipsw_pio_s1_translator_avalon_universal_slave_0_agent_m0_write),         \n\t\t.uav_waitrequest          (dipsw_pio_s1_translator_avalon_universal_slave_0_agent_m0_waitrequest),   \n\t\t.uav_readdatavalid        (dipsw_pio_s1_translator_avalon_universal_slave_0_agent_m0_readdatavalid), \n\t\t.uav_byteenable           (dipsw_pio_s1_translator_avalon_universal_slave_0_agent_m0_byteenable),    \n\t\t.uav_readdata             (dipsw_pio_s1_translator_avalon_universal_slave_0_agent_m0_readdata),      \n\t\t.uav_writedata            (dipsw_pio_s1_translator_avalon_universal_slave_0_agent_m0_writedata),     \n\t\t.uav_lock                 (dipsw_pio_s1_translator_avalon_universal_slave_0_agent_m0_lock),          \n\t\t.uav_debugaccess          (dipsw_pio_s1_translator_avalon_universal_slave_0_agent_m0_debugaccess),   \n\t\t.av_address               (dipsw_pio_s1_address),                                                    \n\t\t.av_write                 (dipsw_pio_s1_write),                                                      \n\t\t.av_readdata              (dipsw_pio_s1_readdata),                                                   \n\t\t.av_writedata             (dipsw_pio_s1_writedata),                                                  \n\t\t.av_chipselect            (dipsw_pio_s1_chipselect),                                                 \n\t\t.av_read                  (),                                                                        \n\t\t.av_begintransfer         (),                                                                        \n\t\t.av_beginbursttransfer    (),                                                                        \n\t\t.av_burstcount            (),                                                                        \n\t\t.av_byteenable            (),                                                                        \n\t\t.av_readdatavalid         (1'b0),                                                                    \n\t\t.av_waitrequest           (1'b0),                                                                    \n\t\t.av_writebyteenable       (),                                                                        \n\t\t.av_lock                  (),                                                                        \n\t\t.av_clken                 (),                                                                        \n\t\t.uav_clken                (1'b0),                                                                    \n\t\t.av_debugaccess           (),                                                                        \n\t\t.av_outputenable          (),                                                                        \n\t\t.uav_response             (),                                                                        \n\t\t.av_response              (2'b00),                                                                   \n\t\t.uav_writeresponserequest (1'b0),                                                                    \n\t\t.uav_writeresponsevalid   (),                                                                        \n\t\t.av_writeresponserequest  (),                                                                        \n\t\t.av_writeresponsevalid    (1'b0)                                                                     \n\t);\n\n\taltera_merlin_slave_translator #(\n\t\t.AV_ADDRESS_W                   (2),\n\t\t.AV_DATA_W                      (32),\n\t\t.UAV_DATA_W                     (32),\n\t\t.AV_BURSTCOUNT_W                (1),\n\t\t.AV_BYTEENABLE_W                (1),\n\t\t.UAV_BYTEENABLE_W               (4),\n\t\t.UAV_ADDRESS_W                  (32),\n\t\t.UAV_BURSTCOUNT_W               (3),\n\t\t.AV_READLATENCY                 (0),\n\t\t.USE_READDATAVALID              (0),\n\t\t.USE_WAITREQUEST                (0),\n\t\t.USE_UAV_CLKEN                  (0),\n\t\t.USE_READRESPONSE               (0),\n\t\t.USE_WRITERESPONSE              (0),\n\t\t.AV_SYMBOLS_PER_WORD            (4),\n\t\t.AV_ADDRESS_SYMBOLS             (0),\n\t\t.AV_BURSTCOUNT_SYMBOLS          (0),\n\t\t.AV_CONSTANT_BURST_BEHAVIOR     (0),\n\t\t.UAV_CONSTANT_BURST_BEHAVIOR    (0),\n\t\t.AV_REQUIRE_UNALIGNED_ADDRESSES (0),\n\t\t.CHIPSELECT_THROUGH_READLATENCY (0),\n\t\t.AV_READ_WAIT_CYCLES            (1),\n\t\t.AV_WRITE_WAIT_CYCLES           (0),\n\t\t.AV_SETUP_WAIT_CYCLES           (0),\n\t\t.AV_DATA_HOLD_CYCLES            (0)\n\t) button_pio_s1_translator (\n\t\t.clk                      (clk_0_clk_clk),                                                            \n\t\t.reset                    (onchip_memory2_0_reset1_reset_bridge_in_reset_reset),                      \n\t\t.uav_address              (button_pio_s1_translator_avalon_universal_slave_0_agent_m0_address),       \n\t\t.uav_burstcount           (button_pio_s1_translator_avalon_universal_slave_0_agent_m0_burstcount),    \n\t\t.uav_read                 (button_pio_s1_translator_avalon_universal_slave_0_agent_m0_read),          \n\t\t.uav_write                (button_pio_s1_translator_avalon_universal_slave_0_agent_m0_write),         \n\t\t.uav_waitrequest          (button_pio_s1_translator_avalon_universal_slave_0_agent_m0_waitrequest),   \n\t\t.uav_readdatavalid        (button_pio_s1_translator_avalon_universal_slave_0_agent_m0_readdatavalid), \n\t\t.uav_byteenable           (button_pio_s1_translator_avalon_universal_slave_0_agent_m0_byteenable),    \n\t\t.uav_readdata             (button_pio_s1_translator_avalon_universal_slave_0_agent_m0_readdata),      \n\t\t.uav_writedata            (button_pio_s1_translator_avalon_universal_slave_0_agent_m0_writedata),     \n\t\t.uav_lock                 (button_pio_s1_translator_avalon_universal_slave_0_agent_m0_lock),          \n\t\t.uav_debugaccess          (button_pio_s1_translator_avalon_universal_slave_0_agent_m0_debugaccess),   \n\t\t.av_address               (button_pio_s1_address),                                                    \n\t\t.av_write                 (button_pio_s1_write),                                                      \n\t\t.av_readdata              (button_pio_s1_readdata),                                                   \n\t\t.av_writedata             (button_pio_s1_writedata),                                                  \n\t\t.av_chipselect            (button_pio_s1_chipselect),                                                 \n\t\t.av_read                  (),                                                                         \n\t\t.av_begintransfer         (),                                                                         \n\t\t.av_beginbursttransfer    (),                                                                         \n\t\t.av_burstcount            (),                                                                         \n\t\t.av_byteenable            (),                                                                         \n\t\t.av_readdatavalid         (1'b0),                                                                     \n\t\t.av_waitrequest           (1'b0),                                                                     \n\t\t.av_writebyteenable       (),                                                                         \n\t\t.av_lock                  (),                                                                         \n\t\t.av_clken                 (),                                                                         \n\t\t.uav_clken                (1'b0),                                                                     \n\t\t.av_debugaccess           (),                                                                         \n\t\t.av_outputenable          (),                                                                         \n\t\t.uav_response             (),                                                                         \n\t\t.av_response              (2'b00),                                                                    \n\t\t.uav_writeresponserequest (1'b0),                                                                     \n\t\t.uav_writeresponsevalid   (),                                                                         \n\t\t.av_writeresponserequest  (),                                                                         \n\t\t.av_writeresponsevalid    (1'b0)                                                                      \n\t);\n\n\taltera_merlin_slave_translator #(\n\t\t.AV_ADDRESS_W                   (1),\n\t\t.AV_DATA_W                      (32),\n\t\t.UAV_DATA_W                     (32),\n\t\t.AV_BURSTCOUNT_W                (1),\n\t\t.AV_BYTEENABLE_W                (1),\n\t\t.UAV_BYTEENABLE_W               (4),\n\t\t.UAV_ADDRESS_W                  (32),\n\t\t.UAV_BURSTCOUNT_W               (3),\n\t\t.AV_READLATENCY                 (0),\n\t\t.USE_READDATAVALID              (0),\n\t\t.USE_WAITREQUEST                (1),\n\t\t.USE_UAV_CLKEN                  (0),\n\t\t.USE_READRESPONSE               (0),\n\t\t.USE_WRITERESPONSE              (0),\n\t\t.AV_SYMBOLS_PER_WORD            (4),\n\t\t.AV_ADDRESS_SYMBOLS             (0),\n\t\t.AV_BURSTCOUNT_SYMBOLS          (0),\n\t\t.AV_CONSTANT_BURST_BEHAVIOR     (0),\n\t\t.UAV_CONSTANT_BURST_BEHAVIOR    (0),\n\t\t.AV_REQUIRE_UNALIGNED_ADDRESSES (0),\n\t\t.CHIPSELECT_THROUGH_READLATENCY (0),\n\t\t.AV_READ_WAIT_CYCLES            (1),\n\t\t.AV_WRITE_WAIT_CYCLES           (0),\n\t\t.AV_SETUP_WAIT_CYCLES           (0),\n\t\t.AV_DATA_HOLD_CYCLES            (0)\n\t) jtag_uart_avalon_jtag_slave_translator (\n\t\t.clk                      (clk_0_clk_clk),                                                                          \n\t\t.reset                    (onchip_memory2_0_reset1_reset_bridge_in_reset_reset),                                    \n\t\t.uav_address              (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_address),       \n\t\t.uav_burstcount           (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_burstcount),    \n\t\t.uav_read                 (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_read),          \n\t\t.uav_write                (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_write),         \n\t\t.uav_waitrequest          (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_waitrequest),   \n\t\t.uav_readdatavalid        (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_readdatavalid), \n\t\t.uav_byteenable           (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_byteenable),    \n\t\t.uav_readdata             (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_readdata),      \n\t\t.uav_writedata            (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_writedata),     \n\t\t.uav_lock                 (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_lock),          \n\t\t.uav_debugaccess          (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_debugaccess),   \n\t\t.av_address               (jtag_uart_avalon_jtag_slave_address),                                                    \n\t\t.av_write                 (jtag_uart_avalon_jtag_slave_write),                                                      \n\t\t.av_read                  (jtag_uart_avalon_jtag_slave_read),                                                       \n\t\t.av_readdata              (jtag_uart_avalon_jtag_slave_readdata),                                                   \n\t\t.av_writedata             (jtag_uart_avalon_jtag_slave_writedata),                                                  \n\t\t.av_waitrequest           (jtag_uart_avalon_jtag_slave_waitrequest),                                                \n\t\t.av_chipselect            (jtag_uart_avalon_jtag_slave_chipselect),                                                 \n\t\t.av_begintransfer         (),                                                                                       \n\t\t.av_beginbursttransfer    (),                                                                                       \n\t\t.av_burstcount            (),                                                                                       \n\t\t.av_byteenable            (),                                                                                       \n\t\t.av_readdatavalid         (1'b0),                                                                                   \n\t\t.av_writebyteenable       (),                                                                                       \n\t\t.av_lock                  (),                                                                                       \n\t\t.av_clken                 (),                                                                                       \n\t\t.uav_clken                (1'b0),                                                                                   \n\t\t.av_debugaccess           (),                                                                                       \n\t\t.av_outputenable          (),                                                                                       \n\t\t.uav_response             (),                                                                                       \n\t\t.av_response              (2'b00),                                                                                  \n\t\t.uav_writeresponserequest (1'b0),                                                                                   \n\t\t.uav_writeresponsevalid   (),                                                                                       \n\t\t.av_writeresponserequest  (),                                                                                       \n\t\t.av_writeresponsevalid    (1'b0)                                                                                    \n\t);\n\n\taltera_merlin_slave_translator #(\n\t\t.AV_ADDRESS_W                   (1),\n\t\t.AV_DATA_W                      (32),\n\t\t.UAV_DATA_W                     (32),\n\t\t.AV_BURSTCOUNT_W                (1),\n\t\t.AV_BYTEENABLE_W                (4),\n\t\t.UAV_BYTEENABLE_W               (4),\n\t\t.UAV_ADDRESS_W                  (32),\n\t\t.UAV_BURSTCOUNT_W               (3),\n\t\t.AV_READLATENCY                 (0),\n\t\t.USE_READDATAVALID              (0),\n\t\t.USE_WAITREQUEST                (0),\n\t\t.USE_UAV_CLKEN                  (0),\n\t\t.USE_READRESPONSE               (0),\n\t\t.USE_WRITERESPONSE              (0),\n\t\t.AV_SYMBOLS_PER_WORD            (4),\n\t\t.AV_ADDRESS_SYMBOLS             (0),\n\t\t.AV_BURSTCOUNT_SYMBOLS          (0),\n\t\t.AV_CONSTANT_BURST_BEHAVIOR     (0),\n\t\t.UAV_CONSTANT_BURST_BEHAVIOR    (0),\n\t\t.AV_REQUIRE_UNALIGNED_ADDRESSES (0),\n\t\t.CHIPSELECT_THROUGH_READLATENCY (0),\n\t\t.AV_READ_WAIT_CYCLES            (1),\n\t\t.AV_WRITE_WAIT_CYCLES           (0),\n\t\t.AV_SETUP_WAIT_CYCLES           (0),\n\t\t.AV_DATA_HOLD_CYCLES            (0)\n\t) intr_capturer_0_avalon_slave_0_translator (\n\t\t.clk                      (clk_0_clk_clk),                                                                             \n\t\t.reset                    (onchip_memory2_0_reset1_reset_bridge_in_reset_reset),                                       \n\t\t.uav_address              (intr_capturer_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_m0_address),       \n\t\t.uav_burstcount           (intr_capturer_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_m0_burstcount),    \n\t\t.uav_read                 (intr_capturer_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_m0_read),          \n\t\t.uav_write                (intr_capturer_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_m0_write),         \n\t\t.uav_waitrequest          (intr_capturer_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_m0_waitrequest),   \n\t\t.uav_readdatavalid        (intr_capturer_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_m0_readdatavalid), \n\t\t.uav_byteenable           (intr_capturer_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_m0_byteenable),    \n\t\t.uav_readdata             (intr_capturer_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_m0_readdata),      \n\t\t.uav_writedata            (intr_capturer_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_m0_writedata),     \n\t\t.uav_lock                 (intr_capturer_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_m0_lock),          \n\t\t.uav_debugaccess          (intr_capturer_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_m0_debugaccess),   \n\t\t.av_address               (intr_capturer_0_avalon_slave_0_address),                                                    \n\t\t.av_read                  (intr_capturer_0_avalon_slave_0_read),                                                       \n\t\t.av_readdata              (intr_capturer_0_avalon_slave_0_readdata),                                                   \n\t\t.av_write                 (),                                                                                          \n\t\t.av_writedata             (),                                                                                          \n\t\t.av_begintransfer         (),                                                                                          \n\t\t.av_beginbursttransfer    (),                                                                                          \n\t\t.av_burstcount            (),                                                                                          \n\t\t.av_byteenable            (),                                                                                          \n\t\t.av_readdatavalid         (1'b0),                                                                                      \n\t\t.av_waitrequest           (1'b0),                                                                                      \n\t\t.av_writebyteenable       (),                                                                                          \n\t\t.av_lock                  (),                                                                                          \n\t\t.av_chipselect            (),                                                                                          \n\t\t.av_clken                 (),                                                                                          \n\t\t.uav_clken                (1'b0),                                                                                      \n\t\t.av_debugaccess           (),                                                                                          \n\t\t.av_outputenable          (),                                                                                          \n\t\t.uav_response             (),                                                                                          \n\t\t.av_response              (2'b00),                                                                                     \n\t\t.uav_writeresponserequest (1'b0),                                                                                      \n\t\t.uav_writeresponsevalid   (),                                                                                          \n\t\t.av_writeresponserequest  (),                                                                                          \n\t\t.av_writeresponsevalid    (1'b0)                                                                                       \n\t);\n\n\taltera_merlin_slave_translator #(\n\t\t.AV_ADDRESS_W                   (1),\n\t\t.AV_DATA_W                      (32),\n\t\t.UAV_DATA_W                     (32),\n\t\t.AV_BURSTCOUNT_W                (1),\n\t\t.AV_BYTEENABLE_W                (4),\n\t\t.UAV_BYTEENABLE_W               (4),\n\t\t.UAV_ADDRESS_W                  (32),\n\t\t.UAV_BURSTCOUNT_W               (3),\n\t\t.AV_READLATENCY                 (0),\n\t\t.USE_READDATAVALID              (0),\n\t\t.USE_WAITREQUEST                (0),\n\t\t.USE_UAV_CLKEN                  (0),\n\t\t.USE_READRESPONSE               (0),\n\t\t.USE_WRITERESPONSE              (0),\n\t\t.AV_SYMBOLS_PER_WORD            (4),\n\t\t.AV_ADDRESS_SYMBOLS             (0),\n\t\t.AV_BURSTCOUNT_SYMBOLS          (0),\n\t\t.AV_CONSTANT_BURST_BEHAVIOR     (0),\n\t\t.UAV_CONSTANT_BURST_BEHAVIOR    (0),\n\t\t.AV_REQUIRE_UNALIGNED_ADDRESSES (0),\n\t\t.CHIPSELECT_THROUGH_READLATENCY (0),\n\t\t.AV_READ_WAIT_CYCLES            (1),\n\t\t.AV_WRITE_WAIT_CYCLES           (0),\n\t\t.AV_SETUP_WAIT_CYCLES           (0),\n\t\t.AV_DATA_HOLD_CYCLES            (0)\n\t) sysid_qsys_control_slave_translator (\n\t\t.clk                      (clk_0_clk_clk),                                                                       \n\t\t.reset                    (onchip_memory2_0_reset1_reset_bridge_in_reset_reset),                                 \n\t\t.uav_address              (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_m0_address),       \n\t\t.uav_burstcount           (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_m0_burstcount),    \n\t\t.uav_read                 (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_m0_read),          \n\t\t.uav_write                (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_m0_write),         \n\t\t.uav_waitrequest          (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_m0_waitrequest),   \n\t\t.uav_readdatavalid        (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_m0_readdatavalid), \n\t\t.uav_byteenable           (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_m0_byteenable),    \n\t\t.uav_readdata             (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_m0_readdata),      \n\t\t.uav_writedata            (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_m0_writedata),     \n\t\t.uav_lock                 (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_m0_lock),          \n\t\t.uav_debugaccess          (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_m0_debugaccess),   \n\t\t.av_address               (sysid_qsys_control_slave_address),                                                    \n\t\t.av_readdata              (sysid_qsys_control_slave_readdata),                                                   \n\t\t.av_write                 (),                                                                                    \n\t\t.av_read                  (),                                                                                    \n\t\t.av_writedata             (),                                                                                    \n\t\t.av_begintransfer         (),                                                                                    \n\t\t.av_beginbursttransfer    (),                                                                                    \n\t\t.av_burstcount            (),                                                                                    \n\t\t.av_byteenable            (),                                                                                    \n\t\t.av_readdatavalid         (1'b0),                                                                                \n\t\t.av_waitrequest           (1'b0),                                                                                \n\t\t.av_writebyteenable       (),                                                                                    \n\t\t.av_lock                  (),                                                                                    \n\t\t.av_chipselect            (),                                                                                    \n\t\t.av_clken                 (),                                                                                    \n\t\t.uav_clken                (1'b0),                                                                                \n\t\t.av_debugaccess           (),                                                                                    \n\t\t.av_outputenable          (),                                                                                    \n\t\t.uav_response             (),                                                                                    \n\t\t.av_response              (2'b00),                                                                               \n\t\t.uav_writeresponserequest (1'b0),                                                                                \n\t\t.uav_writeresponsevalid   (),                                                                                    \n\t\t.av_writeresponserequest  (),                                                                                    \n\t\t.av_writeresponsevalid    (1'b0)                                                                                 \n\t);\n\n\taltera_merlin_axi_master_ni #(\n\t\t.ID_WIDTH                  (12),\n\t\t.ADDR_WIDTH                (30),\n\t\t.RDATA_WIDTH               (128),\n\t\t.WDATA_WIDTH               (128),\n\t\t.ADDR_USER_WIDTH           (1),\n\t\t.DATA_USER_WIDTH           (1),\n\t\t.AXI_BURST_LENGTH_WIDTH    (4),\n\t\t.AXI_LOCK_WIDTH            (2),\n\t\t.AXI_VERSION               (\"AXI3\"),\n\t\t.WRITE_ISSUING_CAPABILITY  (8),\n\t\t.READ_ISSUING_CAPABILITY   (8),\n\t\t.PKT_BEGIN_BURST           (207),\n\t\t.PKT_CACHE_H               (233),\n\t\t.PKT_CACHE_L               (230),\n\t\t.PKT_ADDR_SIDEBAND_H       (205),\n\t\t.PKT_ADDR_SIDEBAND_L       (205),\n\t\t.PKT_PROTECTION_H          (229),\n\t\t.PKT_PROTECTION_L          (227),\n\t\t.PKT_BURST_SIZE_H          (202),\n\t\t.PKT_BURST_SIZE_L          (200),\n\t\t.PKT_BURST_TYPE_H          (204),\n\t\t.PKT_BURST_TYPE_L          (203),\n\t\t.PKT_RESPONSE_STATUS_L     (234),\n\t\t.PKT_RESPONSE_STATUS_H     (235),\n\t\t.PKT_BURSTWRAP_H           (199),\n\t\t.PKT_BURSTWRAP_L           (191),\n\t\t.PKT_BYTE_CNT_H            (190),\n\t\t.PKT_BYTE_CNT_L            (182),\n\t\t.PKT_ADDR_H                (175),\n\t\t.PKT_ADDR_L                (144),\n\t\t.PKT_TRANS_EXCLUSIVE       (181),\n\t\t.PKT_TRANS_LOCK            (180),\n\t\t.PKT_TRANS_COMPRESSED_READ (176),\n\t\t.PKT_TRANS_POSTED          (177),\n\t\t.PKT_TRANS_WRITE           (178),\n\t\t.PKT_TRANS_READ            (179),\n\t\t.PKT_DATA_H                (127),\n\t\t.PKT_DATA_L                (0),\n\t\t.PKT_BYTEEN_H              (143),\n\t\t.PKT_BYTEEN_L              (128),\n\t\t.PKT_SRC_ID_H              (211),\n\t\t.PKT_SRC_ID_L              (209),\n\t\t.PKT_DEST_ID_H             (214),\n\t\t.PKT_DEST_ID_L             (212),\n\t\t.PKT_THREAD_ID_H           (226),\n\t\t.PKT_THREAD_ID_L           (215),\n\t\t.PKT_QOS_L                 (208),\n\t\t.PKT_QOS_H                 (208),\n\t\t.PKT_ORI_BURST_SIZE_L      (236),\n\t\t.PKT_ORI_BURST_SIZE_H      (238),\n\t\t.PKT_DATA_SIDEBAND_H       (206),\n\t\t.PKT_DATA_SIDEBAND_L       (206),\n\t\t.ST_DATA_W                 (239),\n\t\t.ST_CHANNEL_W              (7),\n\t\t.ID                        (0)\n\t) hps_0_h2f_axi_master_agent (\n\t\t.aclk                   (clk_0_clk_clk),                                                     \n\t\t.aresetn                (~hps_0_h2f_axi_master_agent_clk_reset_reset_bridge_in_reset_reset), \n\t\t.write_cp_valid         (hps_0_h2f_axi_master_agent_write_cp_valid),                         \n\t\t.write_cp_data          (hps_0_h2f_axi_master_agent_write_cp_data),                          \n\t\t.write_cp_startofpacket (hps_0_h2f_axi_master_agent_write_cp_startofpacket),                 \n\t\t.write_cp_endofpacket   (hps_0_h2f_axi_master_agent_write_cp_endofpacket),                   \n\t\t.write_cp_ready         (hps_0_h2f_axi_master_agent_write_cp_ready),                         \n\t\t.write_rp_valid         (rsp_xbar_mux_src_valid),                                            \n\t\t.write_rp_data          (rsp_xbar_mux_src_data),                                             \n\t\t.write_rp_channel       (rsp_xbar_mux_src_channel),                                          \n\t\t.write_rp_startofpacket (rsp_xbar_mux_src_startofpacket),                                    \n\t\t.write_rp_endofpacket   (rsp_xbar_mux_src_endofpacket),                                      \n\t\t.write_rp_ready         (rsp_xbar_mux_src_ready),                                            \n\t\t.read_cp_valid          (hps_0_h2f_axi_master_agent_read_cp_valid),                          \n\t\t.read_cp_data           (hps_0_h2f_axi_master_agent_read_cp_data),                           \n\t\t.read_cp_startofpacket  (hps_0_h2f_axi_master_agent_read_cp_startofpacket),                  \n\t\t.read_cp_endofpacket    (hps_0_h2f_axi_master_agent_read_cp_endofpacket),                    \n\t\t.read_cp_ready          (hps_0_h2f_axi_master_agent_read_cp_ready),                          \n\t\t.read_rp_valid          (rsp_xbar_mux_001_src_valid),                                        \n\t\t.read_rp_data           (rsp_xbar_mux_001_src_data),                                         \n\t\t.read_rp_channel        (rsp_xbar_mux_001_src_channel),                                      \n\t\t.read_rp_startofpacket  (rsp_xbar_mux_001_src_startofpacket),                                \n\t\t.read_rp_endofpacket    (rsp_xbar_mux_001_src_endofpacket),                                  \n\t\t.read_rp_ready          (rsp_xbar_mux_001_src_ready),                                        \n\t\t.awid                   (hps_0_h2f_axi_master_awid),                                         \n\t\t.awaddr                 (hps_0_h2f_axi_master_awaddr),                                       \n\t\t.awlen                  (hps_0_h2f_axi_master_awlen),                                        \n\t\t.awsize                 (hps_0_h2f_axi_master_awsize),                                       \n\t\t.awburst                (hps_0_h2f_axi_master_awburst),                                      \n\t\t.awlock                 (hps_0_h2f_axi_master_awlock),                                       \n\t\t.awcache                (hps_0_h2f_axi_master_awcache),                                      \n\t\t.awprot                 (hps_0_h2f_axi_master_awprot),                                       \n\t\t.awvalid                (hps_0_h2f_axi_master_awvalid),                                      \n\t\t.awready                (hps_0_h2f_axi_master_awready),                                      \n\t\t.wid                    (hps_0_h2f_axi_master_wid),                                          \n\t\t.wdata                  (hps_0_h2f_axi_master_wdata),                                        \n\t\t.wstrb                  (hps_0_h2f_axi_master_wstrb),                                        \n\t\t.wlast                  (hps_0_h2f_axi_master_wlast),                                        \n\t\t.wvalid                 (hps_0_h2f_axi_master_wvalid),                                       \n\t\t.wready                 (hps_0_h2f_axi_master_wready),                                       \n\t\t.bid                    (hps_0_h2f_axi_master_bid),                                          \n\t\t.bresp                  (hps_0_h2f_axi_master_bresp),                                        \n\t\t.bvalid                 (hps_0_h2f_axi_master_bvalid),                                       \n\t\t.bready                 (hps_0_h2f_axi_master_bready),                                       \n\t\t.arid                   (hps_0_h2f_axi_master_arid),                                         \n\t\t.araddr                 (hps_0_h2f_axi_master_araddr),                                       \n\t\t.arlen                  (hps_0_h2f_axi_master_arlen),                                        \n\t\t.arsize                 (hps_0_h2f_axi_master_arsize),                                       \n\t\t.arburst                (hps_0_h2f_axi_master_arburst),                                      \n\t\t.arlock                 (hps_0_h2f_axi_master_arlock),                                       \n\t\t.arcache                (hps_0_h2f_axi_master_arcache),                                      \n\t\t.arprot                 (hps_0_h2f_axi_master_arprot),                                       \n\t\t.arvalid                (hps_0_h2f_axi_master_arvalid),                                      \n\t\t.arready                (hps_0_h2f_axi_master_arready),                                      \n\t\t.rid                    (hps_0_h2f_axi_master_rid),                                          \n\t\t.rdata                  (hps_0_h2f_axi_master_rdata),                                        \n\t\t.rresp                  (hps_0_h2f_axi_master_rresp),                                        \n\t\t.rlast                  (hps_0_h2f_axi_master_rlast),                                        \n\t\t.rvalid                 (hps_0_h2f_axi_master_rvalid),                                       \n\t\t.rready                 (hps_0_h2f_axi_master_rready),                                       \n\t\t.awuser                 (1'b0),                                                              \n\t\t.aruser                 (1'b0),                                                              \n\t\t.awqos                  (4'b0000),                                                           \n\t\t.arqos                  (4'b0000),                                                           \n\t\t.awregion               (4'b0000),                                                           \n\t\t.arregion               (4'b0000),                                                           \n\t\t.wuser                  (8'b00000000),                                                       \n\t\t.ruser                  (),                                                                  \n\t\t.buser                  ()                                                                   \n\t);\n\n\taltera_merlin_master_agent #(\n\t\t.PKT_PROTECTION_H          (121),\n\t\t.PKT_PROTECTION_L          (119),\n\t\t.PKT_BEGIN_BURST           (99),\n\t\t.PKT_BURSTWRAP_H           (91),\n\t\t.PKT_BURSTWRAP_L           (83),\n\t\t.PKT_BURST_SIZE_H          (94),\n\t\t.PKT_BURST_SIZE_L          (92),\n\t\t.PKT_BURST_TYPE_H          (96),\n\t\t.PKT_BURST_TYPE_L          (95),\n\t\t.PKT_BYTE_CNT_H            (82),\n\t\t.PKT_BYTE_CNT_L            (74),\n\t\t.PKT_ADDR_H                (67),\n\t\t.PKT_ADDR_L                (36),\n\t\t.PKT_TRANS_COMPRESSED_READ (68),\n\t\t.PKT_TRANS_POSTED          (69),\n\t\t.PKT_TRANS_WRITE           (70),\n\t\t.PKT_TRANS_READ            (71),\n\t\t.PKT_TRANS_LOCK            (72),\n\t\t.PKT_TRANS_EXCLUSIVE       (73),\n\t\t.PKT_DATA_H                (31),\n\t\t.PKT_DATA_L                (0),\n\t\t.PKT_BYTEEN_H              (35),\n\t\t.PKT_BYTEEN_L              (32),\n\t\t.PKT_SRC_ID_H              (103),\n\t\t.PKT_SRC_ID_L              (101),\n\t\t.PKT_DEST_ID_H             (106),\n\t\t.PKT_DEST_ID_L             (104),\n\t\t.PKT_THREAD_ID_H           (118),\n\t\t.PKT_THREAD_ID_L           (107),\n\t\t.PKT_CACHE_H               (125),\n\t\t.PKT_CACHE_L               (122),\n\t\t.PKT_DATA_SIDEBAND_H       (98),\n\t\t.PKT_DATA_SIDEBAND_L       (98),\n\t\t.PKT_QOS_H                 (100),\n\t\t.PKT_QOS_L                 (100),\n\t\t.PKT_ADDR_SIDEBAND_H       (97),\n\t\t.PKT_ADDR_SIDEBAND_L       (97),\n\t\t.PKT_RESPONSE_STATUS_H     (127),\n\t\t.PKT_RESPONSE_STATUS_L     (126),\n\t\t.PKT_ORI_BURST_SIZE_L      (128),\n\t\t.PKT_ORI_BURST_SIZE_H      (130),\n\t\t.ST_DATA_W                 (131),\n\t\t.ST_CHANNEL_W              (7),\n\t\t.AV_BURSTCOUNT_W           (3),\n\t\t.SUPPRESS_0_BYTEEN_RSP     (1),\n\t\t.ID                        (2),\n\t\t.BURSTWRAP_VALUE           (511),\n\t\t.CACHE_VALUE               (0),\n\t\t.SECURE_ACCESS_BIT         (1),\n\t\t.USE_READRESPONSE          (0),\n\t\t.USE_WRITERESPONSE         (0)\n\t) master_non_sec_master_translator_avalon_universal_master_0_agent (\n\t\t.clk                     (clk_0_clk_clk),                                                                     \n\t\t.reset                   (onchip_memory2_0_reset1_reset_bridge_in_reset_reset),                               \n\t\t.av_address              (master_non_sec_master_translator_avalon_universal_master_0_address),                \n\t\t.av_write                (master_non_sec_master_translator_avalon_universal_master_0_write),                  \n\t\t.av_read                 (master_non_sec_master_translator_avalon_universal_master_0_read),                   \n\t\t.av_writedata            (master_non_sec_master_translator_avalon_universal_master_0_writedata),              \n\t\t.av_readdata             (master_non_sec_master_translator_avalon_universal_master_0_readdata),               \n\t\t.av_waitrequest          (master_non_sec_master_translator_avalon_universal_master_0_waitrequest),            \n\t\t.av_readdatavalid        (master_non_sec_master_translator_avalon_universal_master_0_readdatavalid),          \n\t\t.av_byteenable           (master_non_sec_master_translator_avalon_universal_master_0_byteenable),             \n\t\t.av_burstcount           (master_non_sec_master_translator_avalon_universal_master_0_burstcount),             \n\t\t.av_debugaccess          (master_non_sec_master_translator_avalon_universal_master_0_debugaccess),            \n\t\t.av_lock                 (master_non_sec_master_translator_avalon_universal_master_0_lock),                   \n\t\t.cp_valid                (master_non_sec_master_translator_avalon_universal_master_0_agent_cp_valid),         \n\t\t.cp_data                 (master_non_sec_master_translator_avalon_universal_master_0_agent_cp_data),          \n\t\t.cp_startofpacket        (master_non_sec_master_translator_avalon_universal_master_0_agent_cp_startofpacket), \n\t\t.cp_endofpacket          (master_non_sec_master_translator_avalon_universal_master_0_agent_cp_endofpacket),   \n\t\t.cp_ready                (master_non_sec_master_translator_avalon_universal_master_0_agent_cp_ready),         \n\t\t.rp_valid                (limiter_rsp_src_valid),                                                             \n\t\t.rp_data                 (limiter_rsp_src_data),                                                              \n\t\t.rp_channel              (limiter_rsp_src_channel),                                                           \n\t\t.rp_startofpacket        (limiter_rsp_src_startofpacket),                                                     \n\t\t.rp_endofpacket          (limiter_rsp_src_endofpacket),                                                       \n\t\t.rp_ready                (limiter_rsp_src_ready),                                                             \n\t\t.av_response             (),                                                                                  \n\t\t.av_writeresponserequest (1'b0),                                                                              \n\t\t.av_writeresponsevalid   ()                                                                                   \n\t);\n\n\taltera_merlin_axi_master_ni #(\n\t\t.ID_WIDTH                  (12),\n\t\t.ADDR_WIDTH                (21),\n\t\t.RDATA_WIDTH               (32),\n\t\t.WDATA_WIDTH               (32),\n\t\t.ADDR_USER_WIDTH           (1),\n\t\t.DATA_USER_WIDTH           (1),\n\t\t.AXI_BURST_LENGTH_WIDTH    (4),\n\t\t.AXI_LOCK_WIDTH            (2),\n\t\t.AXI_VERSION               (\"AXI3\"),\n\t\t.WRITE_ISSUING_CAPABILITY  (8),\n\t\t.READ_ISSUING_CAPABILITY   (8),\n\t\t.PKT_BEGIN_BURST           (99),\n\t\t.PKT_CACHE_H               (125),\n\t\t.PKT_CACHE_L               (122),\n\t\t.PKT_ADDR_SIDEBAND_H       (97),\n\t\t.PKT_ADDR_SIDEBAND_L       (97),\n\t\t.PKT_PROTECTION_H          (121),\n\t\t.PKT_PROTECTION_L          (119),\n\t\t.PKT_BURST_SIZE_H          (94),\n\t\t.PKT_BURST_SIZE_L          (92),\n\t\t.PKT_BURST_TYPE_H          (96),\n\t\t.PKT_BURST_TYPE_L          (95),\n\t\t.PKT_RESPONSE_STATUS_L     (126),\n\t\t.PKT_RESPONSE_STATUS_H     (127),\n\t\t.PKT_BURSTWRAP_H           (91),\n\t\t.PKT_BURSTWRAP_L           (83),\n\t\t.PKT_BYTE_CNT_H            (82),\n\t\t.PKT_BYTE_CNT_L            (74),\n\t\t.PKT_ADDR_H                (67),\n\t\t.PKT_ADDR_L                (36),\n\t\t.PKT_TRANS_EXCLUSIVE       (73),\n\t\t.PKT_TRANS_LOCK            (72),\n\t\t.PKT_TRANS_COMPRESSED_READ (68),\n\t\t.PKT_TRANS_POSTED          (69),\n\t\t.PKT_TRANS_WRITE           (70),\n\t\t.PKT_TRANS_READ            (71),\n\t\t.PKT_DATA_H                (31),\n\t\t.PKT_DATA_L                (0),\n\t\t.PKT_BYTEEN_H              (35),\n\t\t.PKT_BYTEEN_L              (32),\n\t\t.PKT_SRC_ID_H              (103),\n\t\t.PKT_SRC_ID_L              (101),\n\t\t.PKT_DEST_ID_H             (106),\n\t\t.PKT_DEST_ID_L             (104),\n\t\t.PKT_THREAD_ID_H           (118),\n\t\t.PKT_THREAD_ID_L           (107),\n\t\t.PKT_QOS_L                 (100),\n\t\t.PKT_QOS_H                 (100),\n\t\t.PKT_ORI_BURST_SIZE_L      (128),\n\t\t.PKT_ORI_BURST_SIZE_H      (130),\n\t\t.PKT_DATA_SIDEBAND_H       (98),\n\t\t.PKT_DATA_SIDEBAND_L       (98),\n\t\t.ST_DATA_W                 (131),\n\t\t.ST_CHANNEL_W              (7),\n\t\t.ID                        (1)\n\t) hps_0_h2f_lw_axi_master_agent (\n\t\t.aclk                   (clk_0_clk_clk),                                                     \n\t\t.aresetn                (~hps_0_h2f_axi_master_agent_clk_reset_reset_bridge_in_reset_reset), \n\t\t.write_cp_valid         (hps_0_h2f_lw_axi_master_agent_write_cp_valid),                      \n\t\t.write_cp_data          (hps_0_h2f_lw_axi_master_agent_write_cp_data),                       \n\t\t.write_cp_startofpacket (hps_0_h2f_lw_axi_master_agent_write_cp_startofpacket),              \n\t\t.write_cp_endofpacket   (hps_0_h2f_lw_axi_master_agent_write_cp_endofpacket),                \n\t\t.write_cp_ready         (hps_0_h2f_lw_axi_master_agent_write_cp_ready),                      \n\t\t.write_rp_valid         (limiter_001_rsp_src_valid),                                         \n\t\t.write_rp_data          (limiter_001_rsp_src_data),                                          \n\t\t.write_rp_channel       (limiter_001_rsp_src_channel),                                       \n\t\t.write_rp_startofpacket (limiter_001_rsp_src_startofpacket),                                 \n\t\t.write_rp_endofpacket   (limiter_001_rsp_src_endofpacket),                                   \n\t\t.write_rp_ready         (limiter_001_rsp_src_ready),                                         \n\t\t.read_cp_valid          (hps_0_h2f_lw_axi_master_agent_read_cp_valid),                       \n\t\t.read_cp_data           (hps_0_h2f_lw_axi_master_agent_read_cp_data),                        \n\t\t.read_cp_startofpacket  (hps_0_h2f_lw_axi_master_agent_read_cp_startofpacket),               \n\t\t.read_cp_endofpacket    (hps_0_h2f_lw_axi_master_agent_read_cp_endofpacket),                 \n\t\t.read_cp_ready          (hps_0_h2f_lw_axi_master_agent_read_cp_ready),                       \n\t\t.read_rp_valid          (limiter_002_rsp_src_valid),                                         \n\t\t.read_rp_data           (limiter_002_rsp_src_data),                                          \n\t\t.read_rp_channel        (limiter_002_rsp_src_channel),                                       \n\t\t.read_rp_startofpacket  (limiter_002_rsp_src_startofpacket),                                 \n\t\t.read_rp_endofpacket    (limiter_002_rsp_src_endofpacket),                                   \n\t\t.read_rp_ready          (limiter_002_rsp_src_ready),                                         \n\t\t.awid                   (hps_0_h2f_lw_axi_master_awid),                                      \n\t\t.awaddr                 (hps_0_h2f_lw_axi_master_awaddr),                                    \n\t\t.awlen                  (hps_0_h2f_lw_axi_master_awlen),                                     \n\t\t.awsize                 (hps_0_h2f_lw_axi_master_awsize),                                    \n\t\t.awburst                (hps_0_h2f_lw_axi_master_awburst),                                   \n\t\t.awlock                 (hps_0_h2f_lw_axi_master_awlock),                                    \n\t\t.awcache                (hps_0_h2f_lw_axi_master_awcache),                                   \n\t\t.awprot                 (hps_0_h2f_lw_axi_master_awprot),                                    \n\t\t.awvalid                (hps_0_h2f_lw_axi_master_awvalid),                                   \n\t\t.awready                (hps_0_h2f_lw_axi_master_awready),                                   \n\t\t.wid                    (hps_0_h2f_lw_axi_master_wid),                                       \n\t\t.wdata                  (hps_0_h2f_lw_axi_master_wdata),                                     \n\t\t.wstrb                  (hps_0_h2f_lw_axi_master_wstrb),                                     \n\t\t.wlast                  (hps_0_h2f_lw_axi_master_wlast),                                     \n\t\t.wvalid                 (hps_0_h2f_lw_axi_master_wvalid),                                    \n\t\t.wready                 (hps_0_h2f_lw_axi_master_wready),                                    \n\t\t.bid                    (hps_0_h2f_lw_axi_master_bid),                                       \n\t\t.bresp                  (hps_0_h2f_lw_axi_master_bresp),                                     \n\t\t.bvalid                 (hps_0_h2f_lw_axi_master_bvalid),                                    \n\t\t.bready                 (hps_0_h2f_lw_axi_master_bready),                                    \n\t\t.arid                   (hps_0_h2f_lw_axi_master_arid),                                      \n\t\t.araddr                 (hps_0_h2f_lw_axi_master_araddr),                                    \n\t\t.arlen                  (hps_0_h2f_lw_axi_master_arlen),                                     \n\t\t.arsize                 (hps_0_h2f_lw_axi_master_arsize),                                    \n\t\t.arburst                (hps_0_h2f_lw_axi_master_arburst),                                   \n\t\t.arlock                 (hps_0_h2f_lw_axi_master_arlock),                                    \n\t\t.arcache                (hps_0_h2f_lw_axi_master_arcache),                                   \n\t\t.arprot                 (hps_0_h2f_lw_axi_master_arprot),                                    \n\t\t.arvalid                (hps_0_h2f_lw_axi_master_arvalid),                                   \n\t\t.arready                (hps_0_h2f_lw_axi_master_arready),                                   \n\t\t.rid                    (hps_0_h2f_lw_axi_master_rid),                                       \n\t\t.rdata                  (hps_0_h2f_lw_axi_master_rdata),                                     \n\t\t.rresp                  (hps_0_h2f_lw_axi_master_rresp),                                     \n\t\t.rlast                  (hps_0_h2f_lw_axi_master_rlast),                                     \n\t\t.rvalid                 (hps_0_h2f_lw_axi_master_rvalid),                                    \n\t\t.rready                 (hps_0_h2f_lw_axi_master_rready),                                    \n\t\t.awuser                 (1'b0),                                                              \n\t\t.aruser                 (1'b0),                                                              \n\t\t.awqos                  (4'b0000),                                                           \n\t\t.arqos                  (4'b0000),                                                           \n\t\t.awregion               (4'b0000),                                                           \n\t\t.arregion               (4'b0000),                                                           \n\t\t.wuser                  (8'b00000000),                                                       \n\t\t.ruser                  (),                                                                  \n\t\t.buser                  ()                                                                   \n\t);\n\n\taltera_merlin_slave_agent #(\n\t\t.PKT_DATA_H                (63),\n\t\t.PKT_DATA_L                (0),\n\t\t.PKT_BEGIN_BURST           (135),\n\t\t.PKT_SYMBOL_W              (8),\n\t\t.PKT_BYTEEN_H              (71),\n\t\t.PKT_BYTEEN_L              (64),\n\t\t.PKT_ADDR_H                (103),\n\t\t.PKT_ADDR_L                (72),\n\t\t.PKT_TRANS_COMPRESSED_READ (104),\n\t\t.PKT_TRANS_POSTED          (105),\n\t\t.PKT_TRANS_WRITE           (106),\n\t\t.PKT_TRANS_READ            (107),\n\t\t.PKT_TRANS_LOCK            (108),\n\t\t.PKT_SRC_ID_H              (139),\n\t\t.PKT_SRC_ID_L              (137),\n\t\t.PKT_DEST_ID_H             (142),\n\t\t.PKT_DEST_ID_L             (140),\n\t\t.PKT_BURSTWRAP_H           (127),\n\t\t.PKT_BURSTWRAP_L           (119),\n\t\t.PKT_BYTE_CNT_H            (118),\n\t\t.PKT_BYTE_CNT_L            (110),\n\t\t.PKT_PROTECTION_H          (157),\n\t\t.PKT_PROTECTION_L          (155),\n\t\t.PKT_RESPONSE_STATUS_H     (163),\n\t\t.PKT_RESPONSE_STATUS_L     (162),\n\t\t.PKT_BURST_SIZE_H          (130),\n\t\t.PKT_BURST_SIZE_L          (128),\n\t\t.PKT_ORI_BURST_SIZE_L      (164),\n\t\t.PKT_ORI_BURST_SIZE_H      (166),\n\t\t.ST_CHANNEL_W              (7),\n\t\t.ST_DATA_W                 (167),\n\t\t.AVS_BURSTCOUNT_W          (4),\n\t\t.SUPPRESS_0_BYTEEN_CMD     (1),\n\t\t.PREVENT_FIFO_OVERFLOW     (1),\n\t\t.USE_READRESPONSE          (0),\n\t\t.USE_WRITERESPONSE         (0)\n\t) onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent (\n\t\t.clk                     (clk_0_clk_clk),                                                                            \n\t\t.reset                   (onchip_memory2_0_reset1_reset_bridge_in_reset_reset),                                      \n\t\t.m0_address              (onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_m0_address),                 \n\t\t.m0_burstcount           (onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_m0_burstcount),              \n\t\t.m0_byteenable           (onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_m0_byteenable),              \n\t\t.m0_debugaccess          (onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_m0_debugaccess),             \n\t\t.m0_lock                 (onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_m0_lock),                    \n\t\t.m0_readdata             (onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_m0_readdata),                \n\t\t.m0_readdatavalid        (onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_m0_readdatavalid),           \n\t\t.m0_read                 (onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_m0_read),                    \n\t\t.m0_waitrequest          (onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_m0_waitrequest),             \n\t\t.m0_writedata            (onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_m0_writedata),               \n\t\t.m0_write                (onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_m0_write),                   \n\t\t.rp_endofpacket          (onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rp_endofpacket),             \n\t\t.rp_ready                (onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rp_ready),                   \n\t\t.rp_valid                (onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rp_valid),                   \n\t\t.rp_data                 (onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rp_data),                    \n\t\t.rp_startofpacket        (onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rp_startofpacket),           \n\t\t.cp_ready                (burst_adapter_source0_ready),                                                              \n\t\t.cp_valid                (burst_adapter_source0_valid),                                                              \n\t\t.cp_data                 (burst_adapter_source0_data),                                                               \n\t\t.cp_startofpacket        (burst_adapter_source0_startofpacket),                                                      \n\t\t.cp_endofpacket          (burst_adapter_source0_endofpacket),                                                        \n\t\t.cp_channel              (burst_adapter_source0_channel),                                                            \n\t\t.rf_sink_ready           (onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready),         \n\t\t.rf_sink_valid           (onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid),         \n\t\t.rf_sink_startofpacket   (onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket), \n\t\t.rf_sink_endofpacket     (onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket),   \n\t\t.rf_sink_data            (onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data),          \n\t\t.rf_source_ready         (onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rf_source_ready),            \n\t\t.rf_source_valid         (onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rf_source_valid),            \n\t\t.rf_source_startofpacket (onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rf_source_startofpacket),    \n\t\t.rf_source_endofpacket   (onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rf_source_endofpacket),      \n\t\t.rf_source_data          (onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rf_source_data),             \n\t\t.rdata_fifo_sink_ready   (onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_out_ready),       \n\t\t.rdata_fifo_sink_valid   (onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_out_valid),       \n\t\t.rdata_fifo_sink_data    (onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_out_data),        \n\t\t.rdata_fifo_src_ready    (onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready),       \n\t\t.rdata_fifo_src_valid    (onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid),       \n\t\t.rdata_fifo_src_data     (onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data),        \n\t\t.m0_response             (2'b00),                                                                                    \n\t\t.m0_writeresponserequest (),                                                                                         \n\t\t.m0_writeresponsevalid   (1'b0)                                                                                      \n\t);\n\n\taltera_avalon_sc_fifo #(\n\t\t.SYMBOLS_PER_BEAT    (1),\n\t\t.BITS_PER_SYMBOL     (168),\n\t\t.FIFO_DEPTH          (2),\n\t\t.CHANNEL_WIDTH       (0),\n\t\t.ERROR_WIDTH         (0),\n\t\t.USE_PACKETS         (1),\n\t\t.USE_FILL_LEVEL      (0),\n\t\t.EMPTY_LATENCY       (1),\n\t\t.USE_MEMORY_BLOCKS   (0),\n\t\t.USE_STORE_FORWARD   (0),\n\t\t.USE_ALMOST_FULL_IF  (0),\n\t\t.USE_ALMOST_EMPTY_IF (0)\n\t) onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo (\n\t\t.clk               (clk_0_clk_clk),                                                                            \n\t\t.reset             (onchip_memory2_0_reset1_reset_bridge_in_reset_reset),                                      \n\t\t.in_data           (onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rf_source_data),             \n\t\t.in_valid          (onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rf_source_valid),            \n\t\t.in_ready          (onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rf_source_ready),            \n\t\t.in_startofpacket  (onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rf_source_startofpacket),    \n\t\t.in_endofpacket    (onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rf_source_endofpacket),      \n\t\t.out_data          (onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data),          \n\t\t.out_valid         (onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid),         \n\t\t.out_ready         (onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready),         \n\t\t.out_startofpacket (onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket), \n\t\t.out_endofpacket   (onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket),   \n\t\t.csr_address       (2'b00),                                                                                    \n\t\t.csr_read          (1'b0),                                                                                     \n\t\t.csr_write         (1'b0),                                                                                     \n\t\t.csr_readdata      (),                                                                                         \n\t\t.csr_writedata     (32'b00000000000000000000000000000000),                                                     \n\t\t.almost_full_data  (),                                                                                         \n\t\t.almost_empty_data (),                                                                                         \n\t\t.in_empty          (1'b0),                                                                                     \n\t\t.out_empty         (),                                                                                         \n\t\t.in_error          (1'b0),                                                                                     \n\t\t.out_error         (),                                                                                         \n\t\t.in_channel        (1'b0),                                                                                     \n\t\t.out_channel       ()                                                                                          \n\t);\n\n\taltera_avalon_sc_fifo #(\n\t\t.SYMBOLS_PER_BEAT    (1),\n\t\t.BITS_PER_SYMBOL     (66),\n\t\t.FIFO_DEPTH          (2),\n\t\t.CHANNEL_WIDTH       (0),\n\t\t.ERROR_WIDTH         (0),\n\t\t.USE_PACKETS         (0),\n\t\t.USE_FILL_LEVEL      (0),\n\t\t.EMPTY_LATENCY       (0),\n\t\t.USE_MEMORY_BLOCKS   (0),\n\t\t.USE_STORE_FORWARD   (0),\n\t\t.USE_ALMOST_FULL_IF  (0),\n\t\t.USE_ALMOST_EMPTY_IF (0)\n\t) onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo (\n\t\t.clk               (clk_0_clk_clk),                                                                      \n\t\t.reset             (onchip_memory2_0_reset1_reset_bridge_in_reset_reset),                                \n\t\t.in_data           (onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data),  \n\t\t.in_valid          (onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid), \n\t\t.in_ready          (onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready), \n\t\t.out_data          (onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_out_data),  \n\t\t.out_valid         (onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_out_valid), \n\t\t.out_ready         (onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_out_ready), \n\t\t.csr_address       (2'b00),                                                                              \n\t\t.csr_read          (1'b0),                                                                               \n\t\t.csr_write         (1'b0),                                                                               \n\t\t.csr_readdata      (),                                                                                   \n\t\t.csr_writedata     (32'b00000000000000000000000000000000),                                               \n\t\t.almost_full_data  (),                                                                                   \n\t\t.almost_empty_data (),                                                                                   \n\t\t.in_startofpacket  (1'b0),                                                                               \n\t\t.in_endofpacket    (1'b0),                                                                               \n\t\t.out_startofpacket (),                                                                                   \n\t\t.out_endofpacket   (),                                                                                   \n\t\t.in_empty          (1'b0),                                                                               \n\t\t.out_empty         (),                                                                                   \n\t\t.in_error          (1'b0),                                                                               \n\t\t.out_error         (),                                                                                   \n\t\t.in_channel        (1'b0),                                                                               \n\t\t.out_channel       ()                                                                                    \n\t);\n\n\taltera_merlin_slave_agent #(\n\t\t.PKT_DATA_H                (31),\n\t\t.PKT_DATA_L                (0),\n\t\t.PKT_BEGIN_BURST           (99),\n\t\t.PKT_SYMBOL_W              (8),\n\t\t.PKT_BYTEEN_H              (35),\n\t\t.PKT_BYTEEN_L              (32),\n\t\t.PKT_ADDR_H                (67),\n\t\t.PKT_ADDR_L                (36),\n\t\t.PKT_TRANS_COMPRESSED_READ (68),\n\t\t.PKT_TRANS_POSTED          (69),\n\t\t.PKT_TRANS_WRITE           (70),\n\t\t.PKT_TRANS_READ            (71),\n\t\t.PKT_TRANS_LOCK            (72),\n\t\t.PKT_SRC_ID_H              (103),\n\t\t.PKT_SRC_ID_L              (101),\n\t\t.PKT_DEST_ID_H             (106),\n\t\t.PKT_DEST_ID_L             (104),\n\t\t.PKT_BURSTWRAP_H           (91),\n\t\t.PKT_BURSTWRAP_L           (83),\n\t\t.PKT_BYTE_CNT_H            (82),\n\t\t.PKT_BYTE_CNT_L            (74),\n\t\t.PKT_PROTECTION_H          (121),\n\t\t.PKT_PROTECTION_L          (119),\n\t\t.PKT_RESPONSE_STATUS_H     (127),\n\t\t.PKT_RESPONSE_STATUS_L     (126),\n\t\t.PKT_BURST_SIZE_H          (94),\n\t\t.PKT_BURST_SIZE_L          (92),\n\t\t.PKT_ORI_BURST_SIZE_L      (128),\n\t\t.PKT_ORI_BURST_SIZE_H      (130),\n\t\t.ST_CHANNEL_W              (7),\n\t\t.ST_DATA_W                 (131),\n\t\t.AVS_BURSTCOUNT_W          (3),\n\t\t.SUPPRESS_0_BYTEEN_CMD     (1),\n\t\t.PREVENT_FIFO_OVERFLOW     (1),\n\t\t.USE_READRESPONSE          (0),\n\t\t.USE_WRITERESPONSE         (0)\n\t) led_pio_s1_translator_avalon_universal_slave_0_agent (\n\t\t.clk                     (clk_0_clk_clk),                                                                   \n\t\t.reset                   (onchip_memory2_0_reset1_reset_bridge_in_reset_reset),                             \n\t\t.m0_address              (led_pio_s1_translator_avalon_universal_slave_0_agent_m0_address),                 \n\t\t.m0_burstcount           (led_pio_s1_translator_avalon_universal_slave_0_agent_m0_burstcount),              \n\t\t.m0_byteenable           (led_pio_s1_translator_avalon_universal_slave_0_agent_m0_byteenable),              \n\t\t.m0_debugaccess          (led_pio_s1_translator_avalon_universal_slave_0_agent_m0_debugaccess),             \n\t\t.m0_lock                 (led_pio_s1_translator_avalon_universal_slave_0_agent_m0_lock),                    \n\t\t.m0_readdata             (led_pio_s1_translator_avalon_universal_slave_0_agent_m0_readdata),                \n\t\t.m0_readdatavalid        (led_pio_s1_translator_avalon_universal_slave_0_agent_m0_readdatavalid),           \n\t\t.m0_read                 (led_pio_s1_translator_avalon_universal_slave_0_agent_m0_read),                    \n\t\t.m0_waitrequest          (led_pio_s1_translator_avalon_universal_slave_0_agent_m0_waitrequest),             \n\t\t.m0_writedata            (led_pio_s1_translator_avalon_universal_slave_0_agent_m0_writedata),               \n\t\t.m0_write                (led_pio_s1_translator_avalon_universal_slave_0_agent_m0_write),                   \n\t\t.rp_endofpacket          (led_pio_s1_translator_avalon_universal_slave_0_agent_rp_endofpacket),             \n\t\t.rp_ready                (led_pio_s1_translator_avalon_universal_slave_0_agent_rp_ready),                   \n\t\t.rp_valid                (led_pio_s1_translator_avalon_universal_slave_0_agent_rp_valid),                   \n\t\t.rp_data                 (led_pio_s1_translator_avalon_universal_slave_0_agent_rp_data),                    \n\t\t.rp_startofpacket        (led_pio_s1_translator_avalon_universal_slave_0_agent_rp_startofpacket),           \n\t\t.cp_ready                (burst_adapter_001_source0_ready),                                                 \n\t\t.cp_valid                (burst_adapter_001_source0_valid),                                                 \n\t\t.cp_data                 (burst_adapter_001_source0_data),                                                  \n\t\t.cp_startofpacket        (burst_adapter_001_source0_startofpacket),                                         \n\t\t.cp_endofpacket          (burst_adapter_001_source0_endofpacket),                                           \n\t\t.cp_channel              (burst_adapter_001_source0_channel),                                               \n\t\t.rf_sink_ready           (led_pio_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready),         \n\t\t.rf_sink_valid           (led_pio_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid),         \n\t\t.rf_sink_startofpacket   (led_pio_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket), \n\t\t.rf_sink_endofpacket     (led_pio_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket),   \n\t\t.rf_sink_data            (led_pio_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data),          \n\t\t.rf_source_ready         (led_pio_s1_translator_avalon_universal_slave_0_agent_rf_source_ready),            \n\t\t.rf_source_valid         (led_pio_s1_translator_avalon_universal_slave_0_agent_rf_source_valid),            \n\t\t.rf_source_startofpacket (led_pio_s1_translator_avalon_universal_slave_0_agent_rf_source_startofpacket),    \n\t\t.rf_source_endofpacket   (led_pio_s1_translator_avalon_universal_slave_0_agent_rf_source_endofpacket),      \n\t\t.rf_source_data          (led_pio_s1_translator_avalon_universal_slave_0_agent_rf_source_data),             \n\t\t.rdata_fifo_sink_ready   (led_pio_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_out_ready),       \n\t\t.rdata_fifo_sink_valid   (led_pio_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_out_valid),       \n\t\t.rdata_fifo_sink_data    (led_pio_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_out_data),        \n\t\t.rdata_fifo_src_ready    (led_pio_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready),       \n\t\t.rdata_fifo_src_valid    (led_pio_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid),       \n\t\t.rdata_fifo_src_data     (led_pio_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data),        \n\t\t.m0_response             (2'b00),                                                                           \n\t\t.m0_writeresponserequest (),                                                                                \n\t\t.m0_writeresponsevalid   (1'b0)                                                                             \n\t);\n\n\taltera_avalon_sc_fifo #(\n\t\t.SYMBOLS_PER_BEAT    (1),\n\t\t.BITS_PER_SYMBOL     (132),\n\t\t.FIFO_DEPTH          (2),\n\t\t.CHANNEL_WIDTH       (0),\n\t\t.ERROR_WIDTH         (0),\n\t\t.USE_PACKETS         (1),\n\t\t.USE_FILL_LEVEL      (0),\n\t\t.EMPTY_LATENCY       (1),\n\t\t.USE_MEMORY_BLOCKS   (0),\n\t\t.USE_STORE_FORWARD   (0),\n\t\t.USE_ALMOST_FULL_IF  (0),\n\t\t.USE_ALMOST_EMPTY_IF (0)\n\t) led_pio_s1_translator_avalon_universal_slave_0_agent_rsp_fifo (\n\t\t.clk               (clk_0_clk_clk),                                                                   \n\t\t.reset             (onchip_memory2_0_reset1_reset_bridge_in_reset_reset),                             \n\t\t.in_data           (led_pio_s1_translator_avalon_universal_slave_0_agent_rf_source_data),             \n\t\t.in_valid          (led_pio_s1_translator_avalon_universal_slave_0_agent_rf_source_valid),            \n\t\t.in_ready          (led_pio_s1_translator_avalon_universal_slave_0_agent_rf_source_ready),            \n\t\t.in_startofpacket  (led_pio_s1_translator_avalon_universal_slave_0_agent_rf_source_startofpacket),    \n\t\t.in_endofpacket    (led_pio_s1_translator_avalon_universal_slave_0_agent_rf_source_endofpacket),      \n\t\t.out_data          (led_pio_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data),          \n\t\t.out_valid         (led_pio_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid),         \n\t\t.out_ready         (led_pio_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready),         \n\t\t.out_startofpacket (led_pio_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket), \n\t\t.out_endofpacket   (led_pio_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket),   \n\t\t.csr_address       (2'b00),                                                                           \n\t\t.csr_read          (1'b0),                                                                            \n\t\t.csr_write         (1'b0),                                                                            \n\t\t.csr_readdata      (),                                                                                \n\t\t.csr_writedata     (32'b00000000000000000000000000000000),                                            \n\t\t.almost_full_data  (),                                                                                \n\t\t.almost_empty_data (),                                                                                \n\t\t.in_empty          (1'b0),                                                                            \n\t\t.out_empty         (),                                                                                \n\t\t.in_error          (1'b0),                                                                            \n\t\t.out_error         (),                                                                                \n\t\t.in_channel        (1'b0),                                                                            \n\t\t.out_channel       ()                                                                                 \n\t);\n\n\taltera_avalon_sc_fifo #(\n\t\t.SYMBOLS_PER_BEAT    (1),\n\t\t.BITS_PER_SYMBOL     (34),\n\t\t.FIFO_DEPTH          (2),\n\t\t.CHANNEL_WIDTH       (0),\n\t\t.ERROR_WIDTH         (0),\n\t\t.USE_PACKETS         (0),\n\t\t.USE_FILL_LEVEL      (0),\n\t\t.EMPTY_LATENCY       (0),\n\t\t.USE_MEMORY_BLOCKS   (0),\n\t\t.USE_STORE_FORWARD   (0),\n\t\t.USE_ALMOST_FULL_IF  (0),\n\t\t.USE_ALMOST_EMPTY_IF (0)\n\t) led_pio_s1_translator_avalon_universal_slave_0_agent_rdata_fifo (\n\t\t.clk               (clk_0_clk_clk),                                                             \n\t\t.reset             (onchip_memory2_0_reset1_reset_bridge_in_reset_reset),                       \n\t\t.in_data           (led_pio_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data),  \n\t\t.in_valid          (led_pio_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid), \n\t\t.in_ready          (led_pio_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready), \n\t\t.out_data          (led_pio_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_out_data),  \n\t\t.out_valid         (led_pio_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_out_valid), \n\t\t.out_ready         (led_pio_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_out_ready), \n\t\t.csr_address       (2'b00),                                                                     \n\t\t.csr_read          (1'b0),                                                                      \n\t\t.csr_write         (1'b0),                                                                      \n\t\t.csr_readdata      (),                                                                          \n\t\t.csr_writedata     (32'b00000000000000000000000000000000),                                      \n\t\t.almost_full_data  (),                                                                          \n\t\t.almost_empty_data (),                                                                          \n\t\t.in_startofpacket  (1'b0),                                                                      \n\t\t.in_endofpacket    (1'b0),                                                                      \n\t\t.out_startofpacket (),                                                                          \n\t\t.out_endofpacket   (),                                                                          \n\t\t.in_empty          (1'b0),                                                                      \n\t\t.out_empty         (),                                                                          \n\t\t.in_error          (1'b0),                                                                      \n\t\t.out_error         (),                                                                          \n\t\t.in_channel        (1'b0),                                                                      \n\t\t.out_channel       ()                                                                           \n\t);\n\n\taltera_merlin_slave_agent #(\n\t\t.PKT_DATA_H                (31),\n\t\t.PKT_DATA_L                (0),\n\t\t.PKT_BEGIN_BURST           (99),\n\t\t.PKT_SYMBOL_W              (8),\n\t\t.PKT_BYTEEN_H              (35),\n\t\t.PKT_BYTEEN_L              (32),\n\t\t.PKT_ADDR_H                (67),\n\t\t.PKT_ADDR_L                (36),\n\t\t.PKT_TRANS_COMPRESSED_READ (68),\n\t\t.PKT_TRANS_POSTED          (69),\n\t\t.PKT_TRANS_WRITE           (70),\n\t\t.PKT_TRANS_READ            (71),\n\t\t.PKT_TRANS_LOCK            (72),\n\t\t.PKT_SRC_ID_H              (103),\n\t\t.PKT_SRC_ID_L              (101),\n\t\t.PKT_DEST_ID_H             (106),\n\t\t.PKT_DEST_ID_L             (104),\n\t\t.PKT_BURSTWRAP_H           (91),\n\t\t.PKT_BURSTWRAP_L           (83),\n\t\t.PKT_BYTE_CNT_H            (82),\n\t\t.PKT_BYTE_CNT_L            (74),\n\t\t.PKT_PROTECTION_H          (121),\n\t\t.PKT_PROTECTION_L          (119),\n\t\t.PKT_RESPONSE_STATUS_H     (127),\n\t\t.PKT_RESPONSE_STATUS_L     (126),\n\t\t.PKT_BURST_SIZE_H          (94),\n\t\t.PKT_BURST_SIZE_L          (92),\n\t\t.PKT_ORI_BURST_SIZE_L      (128),\n\t\t.PKT_ORI_BURST_SIZE_H      (130),\n\t\t.ST_CHANNEL_W              (7),\n\t\t.ST_DATA_W                 (131),\n\t\t.AVS_BURSTCOUNT_W          (3),\n\t\t.SUPPRESS_0_BYTEEN_CMD     (1),\n\t\t.PREVENT_FIFO_OVERFLOW     (1),\n\t\t.USE_READRESPONSE          (0),\n\t\t.USE_WRITERESPONSE         (0)\n\t) dipsw_pio_s1_translator_avalon_universal_slave_0_agent (\n\t\t.clk                     (clk_0_clk_clk),                                                                     \n\t\t.reset                   (onchip_memory2_0_reset1_reset_bridge_in_reset_reset),                               \n\t\t.m0_address              (dipsw_pio_s1_translator_avalon_universal_slave_0_agent_m0_address),                 \n\t\t.m0_burstcount           (dipsw_pio_s1_translator_avalon_universal_slave_0_agent_m0_burstcount),              \n\t\t.m0_byteenable           (dipsw_pio_s1_translator_avalon_universal_slave_0_agent_m0_byteenable),              \n\t\t.m0_debugaccess          (dipsw_pio_s1_translator_avalon_universal_slave_0_agent_m0_debugaccess),             \n\t\t.m0_lock                 (dipsw_pio_s1_translator_avalon_universal_slave_0_agent_m0_lock),                    \n\t\t.m0_readdata             (dipsw_pio_s1_translator_avalon_universal_slave_0_agent_m0_readdata),                \n\t\t.m0_readdatavalid        (dipsw_pio_s1_translator_avalon_universal_slave_0_agent_m0_readdatavalid),           \n\t\t.m0_read                 (dipsw_pio_s1_translator_avalon_universal_slave_0_agent_m0_read),                    \n\t\t.m0_waitrequest          (dipsw_pio_s1_translator_avalon_universal_slave_0_agent_m0_waitrequest),             \n\t\t.m0_writedata            (dipsw_pio_s1_translator_avalon_universal_slave_0_agent_m0_writedata),               \n\t\t.m0_write                (dipsw_pio_s1_translator_avalon_universal_slave_0_agent_m0_write),                   \n\t\t.rp_endofpacket          (dipsw_pio_s1_translator_avalon_universal_slave_0_agent_rp_endofpacket),             \n\t\t.rp_ready                (dipsw_pio_s1_translator_avalon_universal_slave_0_agent_rp_ready),                   \n\t\t.rp_valid                (dipsw_pio_s1_translator_avalon_universal_slave_0_agent_rp_valid),                   \n\t\t.rp_data                 (dipsw_pio_s1_translator_avalon_universal_slave_0_agent_rp_data),                    \n\t\t.rp_startofpacket        (dipsw_pio_s1_translator_avalon_universal_slave_0_agent_rp_startofpacket),           \n\t\t.cp_ready                (burst_adapter_002_source0_ready),                                                   \n\t\t.cp_valid                (burst_adapter_002_source0_valid),                                                   \n\t\t.cp_data                 (burst_adapter_002_source0_data),                                                    \n\t\t.cp_startofpacket        (burst_adapter_002_source0_startofpacket),                                           \n\t\t.cp_endofpacket          (burst_adapter_002_source0_endofpacket),                                             \n\t\t.cp_channel              (burst_adapter_002_source0_channel),                                                 \n\t\t.rf_sink_ready           (dipsw_pio_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready),         \n\t\t.rf_sink_valid           (dipsw_pio_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid),         \n\t\t.rf_sink_startofpacket   (dipsw_pio_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket), \n\t\t.rf_sink_endofpacket     (dipsw_pio_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket),   \n\t\t.rf_sink_data            (dipsw_pio_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data),          \n\t\t.rf_source_ready         (dipsw_pio_s1_translator_avalon_universal_slave_0_agent_rf_source_ready),            \n\t\t.rf_source_valid         (dipsw_pio_s1_translator_avalon_universal_slave_0_agent_rf_source_valid),            \n\t\t.rf_source_startofpacket (dipsw_pio_s1_translator_avalon_universal_slave_0_agent_rf_source_startofpacket),    \n\t\t.rf_source_endofpacket   (dipsw_pio_s1_translator_avalon_universal_slave_0_agent_rf_source_endofpacket),      \n\t\t.rf_source_data          (dipsw_pio_s1_translator_avalon_universal_slave_0_agent_rf_source_data),             \n\t\t.rdata_fifo_sink_ready   (dipsw_pio_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_out_ready),       \n\t\t.rdata_fifo_sink_valid   (dipsw_pio_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_out_valid),       \n\t\t.rdata_fifo_sink_data    (dipsw_pio_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_out_data),        \n\t\t.rdata_fifo_src_ready    (dipsw_pio_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready),       \n\t\t.rdata_fifo_src_valid    (dipsw_pio_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid),       \n\t\t.rdata_fifo_src_data     (dipsw_pio_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data),        \n\t\t.m0_response             (2'b00),                                                                             \n\t\t.m0_writeresponserequest (),                                                                                  \n\t\t.m0_writeresponsevalid   (1'b0)                                                                               \n\t);\n\n\taltera_avalon_sc_fifo #(\n\t\t.SYMBOLS_PER_BEAT    (1),\n\t\t.BITS_PER_SYMBOL     (132),\n\t\t.FIFO_DEPTH          (2),\n\t\t.CHANNEL_WIDTH       (0),\n\t\t.ERROR_WIDTH         (0),\n\t\t.USE_PACKETS         (1),\n\t\t.USE_FILL_LEVEL      (0),\n\t\t.EMPTY_LATENCY       (1),\n\t\t.USE_MEMORY_BLOCKS   (0),\n\t\t.USE_STORE_FORWARD   (0),\n\t\t.USE_ALMOST_FULL_IF  (0),\n\t\t.USE_ALMOST_EMPTY_IF (0)\n\t) dipsw_pio_s1_translator_avalon_universal_slave_0_agent_rsp_fifo (\n\t\t.clk               (clk_0_clk_clk),                                                                     \n\t\t.reset             (onchip_memory2_0_reset1_reset_bridge_in_reset_reset),                               \n\t\t.in_data           (dipsw_pio_s1_translator_avalon_universal_slave_0_agent_rf_source_data),             \n\t\t.in_valid          (dipsw_pio_s1_translator_avalon_universal_slave_0_agent_rf_source_valid),            \n\t\t.in_ready          (dipsw_pio_s1_translator_avalon_universal_slave_0_agent_rf_source_ready),            \n\t\t.in_startofpacket  (dipsw_pio_s1_translator_avalon_universal_slave_0_agent_rf_source_startofpacket),    \n\t\t.in_endofpacket    (dipsw_pio_s1_translator_avalon_universal_slave_0_agent_rf_source_endofpacket),      \n\t\t.out_data          (dipsw_pio_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data),          \n\t\t.out_valid         (dipsw_pio_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid),         \n\t\t.out_ready         (dipsw_pio_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready),         \n\t\t.out_startofpacket (dipsw_pio_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket), \n\t\t.out_endofpacket   (dipsw_pio_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket),   \n\t\t.csr_address       (2'b00),                                                                             \n\t\t.csr_read          (1'b0),                                                                              \n\t\t.csr_write         (1'b0),                                                                              \n\t\t.csr_readdata      (),                                                                                  \n\t\t.csr_writedata     (32'b00000000000000000000000000000000),                                              \n\t\t.almost_full_data  (),                                                                                  \n\t\t.almost_empty_data (),                                                                                  \n\t\t.in_empty          (1'b0),                                                                              \n\t\t.out_empty         (),                                                                                  \n\t\t.in_error          (1'b0),                                                                              \n\t\t.out_error         (),                                                                                  \n\t\t.in_channel        (1'b0),                                                                              \n\t\t.out_channel       ()                                                                                   \n\t);\n\n\taltera_avalon_sc_fifo #(\n\t\t.SYMBOLS_PER_BEAT    (1),\n\t\t.BITS_PER_SYMBOL     (34),\n\t\t.FIFO_DEPTH          (2),\n\t\t.CHANNEL_WIDTH       (0),\n\t\t.ERROR_WIDTH         (0),\n\t\t.USE_PACKETS         (0),\n\t\t.USE_FILL_LEVEL      (0),\n\t\t.EMPTY_LATENCY       (0),\n\t\t.USE_MEMORY_BLOCKS   (0),\n\t\t.USE_STORE_FORWARD   (0),\n\t\t.USE_ALMOST_FULL_IF  (0),\n\t\t.USE_ALMOST_EMPTY_IF (0)\n\t) dipsw_pio_s1_translator_avalon_universal_slave_0_agent_rdata_fifo (\n\t\t.clk               (clk_0_clk_clk),                                                               \n\t\t.reset             (onchip_memory2_0_reset1_reset_bridge_in_reset_reset),                         \n\t\t.in_data           (dipsw_pio_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data),  \n\t\t.in_valid          (dipsw_pio_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid), \n\t\t.in_ready          (dipsw_pio_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready), \n\t\t.out_data          (dipsw_pio_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_out_data),  \n\t\t.out_valid         (dipsw_pio_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_out_valid), \n\t\t.out_ready         (dipsw_pio_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_out_ready), \n\t\t.csr_address       (2'b00),                                                                       \n\t\t.csr_read          (1'b0),                                                                        \n\t\t.csr_write         (1'b0),                                                                        \n\t\t.csr_readdata      (),                                                                            \n\t\t.csr_writedata     (32'b00000000000000000000000000000000),                                        \n\t\t.almost_full_data  (),                                                                            \n\t\t.almost_empty_data (),                                                                            \n\t\t.in_startofpacket  (1'b0),                                                                        \n\t\t.in_endofpacket    (1'b0),                                                                        \n\t\t.out_startofpacket (),                                                                            \n\t\t.out_endofpacket   (),                                                                            \n\t\t.in_empty          (1'b0),                                                                        \n\t\t.out_empty         (),                                                                            \n\t\t.in_error          (1'b0),                                                                        \n\t\t.out_error         (),                                                                            \n\t\t.in_channel        (1'b0),                                                                        \n\t\t.out_channel       ()                                                                             \n\t);\n\n\taltera_merlin_slave_agent #(\n\t\t.PKT_DATA_H                (31),\n\t\t.PKT_DATA_L                (0),\n\t\t.PKT_BEGIN_BURST           (99),\n\t\t.PKT_SYMBOL_W              (8),\n\t\t.PKT_BYTEEN_H              (35),\n\t\t.PKT_BYTEEN_L              (32),\n\t\t.PKT_ADDR_H                (67),\n\t\t.PKT_ADDR_L                (36),\n\t\t.PKT_TRANS_COMPRESSED_READ (68),\n\t\t.PKT_TRANS_POSTED          (69),\n\t\t.PKT_TRANS_WRITE           (70),\n\t\t.PKT_TRANS_READ            (71),\n\t\t.PKT_TRANS_LOCK            (72),\n\t\t.PKT_SRC_ID_H              (103),\n\t\t.PKT_SRC_ID_L              (101),\n\t\t.PKT_DEST_ID_H             (106),\n\t\t.PKT_DEST_ID_L             (104),\n\t\t.PKT_BURSTWRAP_H           (91),\n\t\t.PKT_BURSTWRAP_L           (83),\n\t\t.PKT_BYTE_CNT_H            (82),\n\t\t.PKT_BYTE_CNT_L            (74),\n\t\t.PKT_PROTECTION_H          (121),\n\t\t.PKT_PROTECTION_L          (119),\n\t\t.PKT_RESPONSE_STATUS_H     (127),\n\t\t.PKT_RESPONSE_STATUS_L     (126),\n\t\t.PKT_BURST_SIZE_H          (94),\n\t\t.PKT_BURST_SIZE_L          (92),\n\t\t.PKT_ORI_BURST_SIZE_L      (128),\n\t\t.PKT_ORI_BURST_SIZE_H      (130),\n\t\t.ST_CHANNEL_W              (7),\n\t\t.ST_DATA_W                 (131),\n\t\t.AVS_BURSTCOUNT_W          (3),\n\t\t.SUPPRESS_0_BYTEEN_CMD     (1),\n\t\t.PREVENT_FIFO_OVERFLOW     (1),\n\t\t.USE_READRESPONSE          (0),\n\t\t.USE_WRITERESPONSE         (0)\n\t) button_pio_s1_translator_avalon_universal_slave_0_agent (\n\t\t.clk                     (clk_0_clk_clk),                                                                      \n\t\t.reset                   (onchip_memory2_0_reset1_reset_bridge_in_reset_reset),                                \n\t\t.m0_address              (button_pio_s1_translator_avalon_universal_slave_0_agent_m0_address),                 \n\t\t.m0_burstcount           (button_pio_s1_translator_avalon_universal_slave_0_agent_m0_burstcount),              \n\t\t.m0_byteenable           (button_pio_s1_translator_avalon_universal_slave_0_agent_m0_byteenable),              \n\t\t.m0_debugaccess          (button_pio_s1_translator_avalon_universal_slave_0_agent_m0_debugaccess),             \n\t\t.m0_lock                 (button_pio_s1_translator_avalon_universal_slave_0_agent_m0_lock),                    \n\t\t.m0_readdata             (button_pio_s1_translator_avalon_universal_slave_0_agent_m0_readdata),                \n\t\t.m0_readdatavalid        (button_pio_s1_translator_avalon_universal_slave_0_agent_m0_readdatavalid),           \n\t\t.m0_read                 (button_pio_s1_translator_avalon_universal_slave_0_agent_m0_read),                    \n\t\t.m0_waitrequest          (button_pio_s1_translator_avalon_universal_slave_0_agent_m0_waitrequest),             \n\t\t.m0_writedata            (button_pio_s1_translator_avalon_universal_slave_0_agent_m0_writedata),               \n\t\t.m0_write                (button_pio_s1_translator_avalon_universal_slave_0_agent_m0_write),                   \n\t\t.rp_endofpacket          (button_pio_s1_translator_avalon_universal_slave_0_agent_rp_endofpacket),             \n\t\t.rp_ready                (button_pio_s1_translator_avalon_universal_slave_0_agent_rp_ready),                   \n\t\t.rp_valid                (button_pio_s1_translator_avalon_universal_slave_0_agent_rp_valid),                   \n\t\t.rp_data                 (button_pio_s1_translator_avalon_universal_slave_0_agent_rp_data),                    \n\t\t.rp_startofpacket        (button_pio_s1_translator_avalon_universal_slave_0_agent_rp_startofpacket),           \n\t\t.cp_ready                (burst_adapter_003_source0_ready),                                                    \n\t\t.cp_valid                (burst_adapter_003_source0_valid),                                                    \n\t\t.cp_data                 (burst_adapter_003_source0_data),                                                     \n\t\t.cp_startofpacket        (burst_adapter_003_source0_startofpacket),                                            \n\t\t.cp_endofpacket          (burst_adapter_003_source0_endofpacket),                                              \n\t\t.cp_channel              (burst_adapter_003_source0_channel),                                                  \n\t\t.rf_sink_ready           (button_pio_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready),         \n\t\t.rf_sink_valid           (button_pio_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid),         \n\t\t.rf_sink_startofpacket   (button_pio_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket), \n\t\t.rf_sink_endofpacket     (button_pio_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket),   \n\t\t.rf_sink_data            (button_pio_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data),          \n\t\t.rf_source_ready         (button_pio_s1_translator_avalon_universal_slave_0_agent_rf_source_ready),            \n\t\t.rf_source_valid         (button_pio_s1_translator_avalon_universal_slave_0_agent_rf_source_valid),            \n\t\t.rf_source_startofpacket (button_pio_s1_translator_avalon_universal_slave_0_agent_rf_source_startofpacket),    \n\t\t.rf_source_endofpacket   (button_pio_s1_translator_avalon_universal_slave_0_agent_rf_source_endofpacket),      \n\t\t.rf_source_data          (button_pio_s1_translator_avalon_universal_slave_0_agent_rf_source_data),             \n\t\t.rdata_fifo_sink_ready   (button_pio_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_out_ready),       \n\t\t.rdata_fifo_sink_valid   (button_pio_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_out_valid),       \n\t\t.rdata_fifo_sink_data    (button_pio_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_out_data),        \n\t\t.rdata_fifo_src_ready    (button_pio_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready),       \n\t\t.rdata_fifo_src_valid    (button_pio_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid),       \n\t\t.rdata_fifo_src_data     (button_pio_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data),        \n\t\t.m0_response             (2'b00),                                                                              \n\t\t.m0_writeresponserequest (),                                                                                   \n\t\t.m0_writeresponsevalid   (1'b0)                                                                                \n\t);\n\n\taltera_avalon_sc_fifo #(\n\t\t.SYMBOLS_PER_BEAT    (1),\n\t\t.BITS_PER_SYMBOL     (132),\n\t\t.FIFO_DEPTH          (2),\n\t\t.CHANNEL_WIDTH       (0),\n\t\t.ERROR_WIDTH         (0),\n\t\t.USE_PACKETS         (1),\n\t\t.USE_FILL_LEVEL      (0),\n\t\t.EMPTY_LATENCY       (1),\n\t\t.USE_MEMORY_BLOCKS   (0),\n\t\t.USE_STORE_FORWARD   (0),\n\t\t.USE_ALMOST_FULL_IF  (0),\n\t\t.USE_ALMOST_EMPTY_IF (0)\n\t) button_pio_s1_translator_avalon_universal_slave_0_agent_rsp_fifo (\n\t\t.clk               (clk_0_clk_clk),                                                                      \n\t\t.reset             (onchip_memory2_0_reset1_reset_bridge_in_reset_reset),                                \n\t\t.in_data           (button_pio_s1_translator_avalon_universal_slave_0_agent_rf_source_data),             \n\t\t.in_valid          (button_pio_s1_translator_avalon_universal_slave_0_agent_rf_source_valid),            \n\t\t.in_ready          (button_pio_s1_translator_avalon_universal_slave_0_agent_rf_source_ready),            \n\t\t.in_startofpacket  (button_pio_s1_translator_avalon_universal_slave_0_agent_rf_source_startofpacket),    \n\t\t.in_endofpacket    (button_pio_s1_translator_avalon_universal_slave_0_agent_rf_source_endofpacket),      \n\t\t.out_data          (button_pio_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data),          \n\t\t.out_valid         (button_pio_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid),         \n\t\t.out_ready         (button_pio_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready),         \n\t\t.out_startofpacket (button_pio_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket), \n\t\t.out_endofpacket   (button_pio_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket),   \n\t\t.csr_address       (2'b00),                                                                              \n\t\t.csr_read          (1'b0),                                                                               \n\t\t.csr_write         (1'b0),                                                                               \n\t\t.csr_readdata      (),                                                                                   \n\t\t.csr_writedata     (32'b00000000000000000000000000000000),                                               \n\t\t.almost_full_data  (),                                                                                   \n\t\t.almost_empty_data (),                                                                                   \n\t\t.in_empty          (1'b0),                                                                               \n\t\t.out_empty         (),                                                                                   \n\t\t.in_error          (1'b0),                                                                               \n\t\t.out_error         (),                                                                                   \n\t\t.in_channel        (1'b0),                                                                               \n\t\t.out_channel       ()                                                                                    \n\t);\n\n\taltera_avalon_sc_fifo #(\n\t\t.SYMBOLS_PER_BEAT    (1),\n\t\t.BITS_PER_SYMBOL     (34),\n\t\t.FIFO_DEPTH          (2),\n\t\t.CHANNEL_WIDTH       (0),\n\t\t.ERROR_WIDTH         (0),\n\t\t.USE_PACKETS         (0),\n\t\t.USE_FILL_LEVEL      (0),\n\t\t.EMPTY_LATENCY       (0),\n\t\t.USE_MEMORY_BLOCKS   (0),\n\t\t.USE_STORE_FORWARD   (0),\n\t\t.USE_ALMOST_FULL_IF  (0),\n\t\t.USE_ALMOST_EMPTY_IF (0)\n\t) button_pio_s1_translator_avalon_universal_slave_0_agent_rdata_fifo (\n\t\t.clk               (clk_0_clk_clk),                                                                \n\t\t.reset             (onchip_memory2_0_reset1_reset_bridge_in_reset_reset),                          \n\t\t.in_data           (button_pio_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data),  \n\t\t.in_valid          (button_pio_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid), \n\t\t.in_ready          (button_pio_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready), \n\t\t.out_data          (button_pio_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_out_data),  \n\t\t.out_valid         (button_pio_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_out_valid), \n\t\t.out_ready         (button_pio_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_out_ready), \n\t\t.csr_address       (2'b00),                                                                        \n\t\t.csr_read          (1'b0),                                                                         \n\t\t.csr_write         (1'b0),                                                                         \n\t\t.csr_readdata      (),                                                                             \n\t\t.csr_writedata     (32'b00000000000000000000000000000000),                                         \n\t\t.almost_full_data  (),                                                                             \n\t\t.almost_empty_data (),                                                                             \n\t\t.in_startofpacket  (1'b0),                                                                         \n\t\t.in_endofpacket    (1'b0),                                                                         \n\t\t.out_startofpacket (),                                                                             \n\t\t.out_endofpacket   (),                                                                             \n\t\t.in_empty          (1'b0),                                                                         \n\t\t.out_empty         (),                                                                             \n\t\t.in_error          (1'b0),                                                                         \n\t\t.out_error         (),                                                                             \n\t\t.in_channel        (1'b0),                                                                         \n\t\t.out_channel       ()                                                                              \n\t);\n\n\taltera_merlin_slave_agent #(\n\t\t.PKT_DATA_H                (31),\n\t\t.PKT_DATA_L                (0),\n\t\t.PKT_BEGIN_BURST           (99),\n\t\t.PKT_SYMBOL_W              (8),\n\t\t.PKT_BYTEEN_H              (35),\n\t\t.PKT_BYTEEN_L              (32),\n\t\t.PKT_ADDR_H                (67),\n\t\t.PKT_ADDR_L                (36),\n\t\t.PKT_TRANS_COMPRESSED_READ (68),\n\t\t.PKT_TRANS_POSTED          (69),\n\t\t.PKT_TRANS_WRITE           (70),\n\t\t.PKT_TRANS_READ            (71),\n\t\t.PKT_TRANS_LOCK            (72),\n\t\t.PKT_SRC_ID_H              (103),\n\t\t.PKT_SRC_ID_L              (101),\n\t\t.PKT_DEST_ID_H             (106),\n\t\t.PKT_DEST_ID_L             (104),\n\t\t.PKT_BURSTWRAP_H           (91),\n\t\t.PKT_BURSTWRAP_L           (83),\n\t\t.PKT_BYTE_CNT_H            (82),\n\t\t.PKT_BYTE_CNT_L            (74),\n\t\t.PKT_PROTECTION_H          (121),\n\t\t.PKT_PROTECTION_L          (119),\n\t\t.PKT_RESPONSE_STATUS_H     (127),\n\t\t.PKT_RESPONSE_STATUS_L     (126),\n\t\t.PKT_BURST_SIZE_H          (94),\n\t\t.PKT_BURST_SIZE_L          (92),\n\t\t.PKT_ORI_BURST_SIZE_L      (128),\n\t\t.PKT_ORI_BURST_SIZE_H      (130),\n\t\t.ST_CHANNEL_W              (7),\n\t\t.ST_DATA_W                 (131),\n\t\t.AVS_BURSTCOUNT_W          (3),\n\t\t.SUPPRESS_0_BYTEEN_CMD     (1),\n\t\t.PREVENT_FIFO_OVERFLOW     (1),\n\t\t.USE_READRESPONSE          (0),\n\t\t.USE_WRITERESPONSE         (0)\n\t) jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent (\n\t\t.clk                     (clk_0_clk_clk),                                                                                    \n\t\t.reset                   (onchip_memory2_0_reset1_reset_bridge_in_reset_reset),                                              \n\t\t.m0_address              (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_address),                 \n\t\t.m0_burstcount           (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_burstcount),              \n\t\t.m0_byteenable           (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_byteenable),              \n\t\t.m0_debugaccess          (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_debugaccess),             \n\t\t.m0_lock                 (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_lock),                    \n\t\t.m0_readdata             (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_readdata),                \n\t\t.m0_readdatavalid        (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_readdatavalid),           \n\t\t.m0_read                 (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_read),                    \n\t\t.m0_waitrequest          (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_waitrequest),             \n\t\t.m0_writedata            (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_writedata),               \n\t\t.m0_write                (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_m0_write),                   \n\t\t.rp_endofpacket          (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rp_endofpacket),             \n\t\t.rp_ready                (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rp_ready),                   \n\t\t.rp_valid                (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rp_valid),                   \n\t\t.rp_data                 (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rp_data),                    \n\t\t.rp_startofpacket        (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rp_startofpacket),           \n\t\t.cp_ready                (burst_adapter_004_source0_ready),                                                                  \n\t\t.cp_valid                (burst_adapter_004_source0_valid),                                                                  \n\t\t.cp_data                 (burst_adapter_004_source0_data),                                                                   \n\t\t.cp_startofpacket        (burst_adapter_004_source0_startofpacket),                                                          \n\t\t.cp_endofpacket          (burst_adapter_004_source0_endofpacket),                                                            \n\t\t.cp_channel              (burst_adapter_004_source0_channel),                                                                \n\t\t.rf_sink_ready           (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready),         \n\t\t.rf_sink_valid           (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid),         \n\t\t.rf_sink_startofpacket   (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket), \n\t\t.rf_sink_endofpacket     (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket),   \n\t\t.rf_sink_data            (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data),          \n\t\t.rf_source_ready         (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rf_source_ready),            \n\t\t.rf_source_valid         (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rf_source_valid),            \n\t\t.rf_source_startofpacket (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rf_source_startofpacket),    \n\t\t.rf_source_endofpacket   (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rf_source_endofpacket),      \n\t\t.rf_source_data          (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rf_source_data),             \n\t\t.rdata_fifo_sink_ready   (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo_out_ready),       \n\t\t.rdata_fifo_sink_valid   (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo_out_valid),       \n\t\t.rdata_fifo_sink_data    (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo_out_data),        \n\t\t.rdata_fifo_src_ready    (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready),       \n\t\t.rdata_fifo_src_valid    (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid),       \n\t\t.rdata_fifo_src_data     (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data),        \n\t\t.m0_response             (2'b00),                                                                                            \n\t\t.m0_writeresponserequest (),                                                                                                 \n\t\t.m0_writeresponsevalid   (1'b0)                                                                                              \n\t);\n\n\taltera_avalon_sc_fifo #(\n\t\t.SYMBOLS_PER_BEAT    (1),\n\t\t.BITS_PER_SYMBOL     (132),\n\t\t.FIFO_DEPTH          (2),\n\t\t.CHANNEL_WIDTH       (0),\n\t\t.ERROR_WIDTH         (0),\n\t\t.USE_PACKETS         (1),\n\t\t.USE_FILL_LEVEL      (0),\n\t\t.EMPTY_LATENCY       (1),\n\t\t.USE_MEMORY_BLOCKS   (0),\n\t\t.USE_STORE_FORWARD   (0),\n\t\t.USE_ALMOST_FULL_IF  (0),\n\t\t.USE_ALMOST_EMPTY_IF (0)\n\t) jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo (\n\t\t.clk               (clk_0_clk_clk),                                                                                    \n\t\t.reset             (onchip_memory2_0_reset1_reset_bridge_in_reset_reset),                                              \n\t\t.in_data           (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rf_source_data),             \n\t\t.in_valid          (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rf_source_valid),            \n\t\t.in_ready          (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rf_source_ready),            \n\t\t.in_startofpacket  (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rf_source_startofpacket),    \n\t\t.in_endofpacket    (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rf_source_endofpacket),      \n\t\t.out_data          (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data),          \n\t\t.out_valid         (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid),         \n\t\t.out_ready         (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready),         \n\t\t.out_startofpacket (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket), \n\t\t.out_endofpacket   (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket),   \n\t\t.csr_address       (2'b00),                                                                                            \n\t\t.csr_read          (1'b0),                                                                                             \n\t\t.csr_write         (1'b0),                                                                                             \n\t\t.csr_readdata      (),                                                                                                 \n\t\t.csr_writedata     (32'b00000000000000000000000000000000),                                                             \n\t\t.almost_full_data  (),                                                                                                 \n\t\t.almost_empty_data (),                                                                                                 \n\t\t.in_empty          (1'b0),                                                                                             \n\t\t.out_empty         (),                                                                                                 \n\t\t.in_error          (1'b0),                                                                                             \n\t\t.out_error         (),                                                                                                 \n\t\t.in_channel        (1'b0),                                                                                             \n\t\t.out_channel       ()                                                                                                  \n\t);\n\n\taltera_avalon_sc_fifo #(\n\t\t.SYMBOLS_PER_BEAT    (1),\n\t\t.BITS_PER_SYMBOL     (34),\n\t\t.FIFO_DEPTH          (2),\n\t\t.CHANNEL_WIDTH       (0),\n\t\t.ERROR_WIDTH         (0),\n\t\t.USE_PACKETS         (0),\n\t\t.USE_FILL_LEVEL      (0),\n\t\t.EMPTY_LATENCY       (0),\n\t\t.USE_MEMORY_BLOCKS   (0),\n\t\t.USE_STORE_FORWARD   (0),\n\t\t.USE_ALMOST_FULL_IF  (0),\n\t\t.USE_ALMOST_EMPTY_IF (0)\n\t) jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo (\n\t\t.clk               (clk_0_clk_clk),                                                                              \n\t\t.reset             (onchip_memory2_0_reset1_reset_bridge_in_reset_reset),                                        \n\t\t.in_data           (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data),  \n\t\t.in_valid          (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid), \n\t\t.in_ready          (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready), \n\t\t.out_data          (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo_out_data),  \n\t\t.out_valid         (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo_out_valid), \n\t\t.out_ready         (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo_out_ready), \n\t\t.csr_address       (2'b00),                                                                                      \n\t\t.csr_read          (1'b0),                                                                                       \n\t\t.csr_write         (1'b0),                                                                                       \n\t\t.csr_readdata      (),                                                                                           \n\t\t.csr_writedata     (32'b00000000000000000000000000000000),                                                       \n\t\t.almost_full_data  (),                                                                                           \n\t\t.almost_empty_data (),                                                                                           \n\t\t.in_startofpacket  (1'b0),                                                                                       \n\t\t.in_endofpacket    (1'b0),                                                                                       \n\t\t.out_startofpacket (),                                                                                           \n\t\t.out_endofpacket   (),                                                                                           \n\t\t.in_empty          (1'b0),                                                                                       \n\t\t.out_empty         (),                                                                                           \n\t\t.in_error          (1'b0),                                                                                       \n\t\t.out_error         (),                                                                                           \n\t\t.in_channel        (1'b0),                                                                                       \n\t\t.out_channel       ()                                                                                            \n\t);\n\n\taltera_merlin_slave_agent #(\n\t\t.PKT_DATA_H                (31),\n\t\t.PKT_DATA_L                (0),\n\t\t.PKT_BEGIN_BURST           (99),\n\t\t.PKT_SYMBOL_W              (8),\n\t\t.PKT_BYTEEN_H              (35),\n\t\t.PKT_BYTEEN_L              (32),\n\t\t.PKT_ADDR_H                (67),\n\t\t.PKT_ADDR_L                (36),\n\t\t.PKT_TRANS_COMPRESSED_READ (68),\n\t\t.PKT_TRANS_POSTED          (69),\n\t\t.PKT_TRANS_WRITE           (70),\n\t\t.PKT_TRANS_READ            (71),\n\t\t.PKT_TRANS_LOCK            (72),\n\t\t.PKT_SRC_ID_H              (103),\n\t\t.PKT_SRC_ID_L              (101),\n\t\t.PKT_DEST_ID_H             (106),\n\t\t.PKT_DEST_ID_L             (104),\n\t\t.PKT_BURSTWRAP_H           (91),\n\t\t.PKT_BURSTWRAP_L           (83),\n\t\t.PKT_BYTE_CNT_H            (82),\n\t\t.PKT_BYTE_CNT_L            (74),\n\t\t.PKT_PROTECTION_H          (121),\n\t\t.PKT_PROTECTION_L          (119),\n\t\t.PKT_RESPONSE_STATUS_H     (127),\n\t\t.PKT_RESPONSE_STATUS_L     (126),\n\t\t.PKT_BURST_SIZE_H          (94),\n\t\t.PKT_BURST_SIZE_L          (92),\n\t\t.PKT_ORI_BURST_SIZE_L      (128),\n\t\t.PKT_ORI_BURST_SIZE_H      (130),\n\t\t.ST_CHANNEL_W              (7),\n\t\t.ST_DATA_W                 (131),\n\t\t.AVS_BURSTCOUNT_W          (3),\n\t\t.SUPPRESS_0_BYTEEN_CMD     (1),\n\t\t.PREVENT_FIFO_OVERFLOW     (1),\n\t\t.USE_READRESPONSE          (0),\n\t\t.USE_WRITERESPONSE         (0)\n\t) intr_capturer_0_avalon_slave_0_translator_avalon_universal_slave_0_agent (\n\t\t.clk                     (clk_0_clk_clk),                                                                                       \n\t\t.reset                   (onchip_memory2_0_reset1_reset_bridge_in_reset_reset),                                                 \n\t\t.m0_address              (intr_capturer_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_m0_address),                 \n\t\t.m0_burstcount           (intr_capturer_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_m0_burstcount),              \n\t\t.m0_byteenable           (intr_capturer_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_m0_byteenable),              \n\t\t.m0_debugaccess          (intr_capturer_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_m0_debugaccess),             \n\t\t.m0_lock                 (intr_capturer_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_m0_lock),                    \n\t\t.m0_readdata             (intr_capturer_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_m0_readdata),                \n\t\t.m0_readdatavalid        (intr_capturer_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_m0_readdatavalid),           \n\t\t.m0_read                 (intr_capturer_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_m0_read),                    \n\t\t.m0_waitrequest          (intr_capturer_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_m0_waitrequest),             \n\t\t.m0_writedata            (intr_capturer_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_m0_writedata),               \n\t\t.m0_write                (intr_capturer_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_m0_write),                   \n\t\t.rp_endofpacket          (intr_capturer_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rp_endofpacket),             \n\t\t.rp_ready                (intr_capturer_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rp_ready),                   \n\t\t.rp_valid                (intr_capturer_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rp_valid),                   \n\t\t.rp_data                 (intr_capturer_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rp_data),                    \n\t\t.rp_startofpacket        (intr_capturer_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rp_startofpacket),           \n\t\t.cp_ready                (cmd_xbar_mux_005_src_ready),                                                                          \n\t\t.cp_valid                (cmd_xbar_mux_005_src_valid),                                                                          \n\t\t.cp_data                 (cmd_xbar_mux_005_src_data),                                                                           \n\t\t.cp_startofpacket        (cmd_xbar_mux_005_src_startofpacket),                                                                  \n\t\t.cp_endofpacket          (cmd_xbar_mux_005_src_endofpacket),                                                                    \n\t\t.cp_channel              (cmd_xbar_mux_005_src_channel),                                                                        \n\t\t.rf_sink_ready           (intr_capturer_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready),         \n\t\t.rf_sink_valid           (intr_capturer_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid),         \n\t\t.rf_sink_startofpacket   (intr_capturer_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket), \n\t\t.rf_sink_endofpacket     (intr_capturer_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket),   \n\t\t.rf_sink_data            (intr_capturer_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data),          \n\t\t.rf_source_ready         (intr_capturer_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rf_source_ready),            \n\t\t.rf_source_valid         (intr_capturer_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rf_source_valid),            \n\t\t.rf_source_startofpacket (intr_capturer_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rf_source_startofpacket),    \n\t\t.rf_source_endofpacket   (intr_capturer_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rf_source_endofpacket),      \n\t\t.rf_source_data          (intr_capturer_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rf_source_data),             \n\t\t.rdata_fifo_sink_ready   (intr_capturer_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo_out_ready),       \n\t\t.rdata_fifo_sink_valid   (intr_capturer_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo_out_valid),       \n\t\t.rdata_fifo_sink_data    (intr_capturer_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo_out_data),        \n\t\t.rdata_fifo_src_ready    (intr_capturer_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready),       \n\t\t.rdata_fifo_src_valid    (intr_capturer_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid),       \n\t\t.rdata_fifo_src_data     (intr_capturer_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data),        \n\t\t.m0_response             (2'b00),                                                                                               \n\t\t.m0_writeresponserequest (),                                                                                                    \n\t\t.m0_writeresponsevalid   (1'b0)                                                                                                 \n\t);\n\n\taltera_avalon_sc_fifo #(\n\t\t.SYMBOLS_PER_BEAT    (1),\n\t\t.BITS_PER_SYMBOL     (132),\n\t\t.FIFO_DEPTH          (2),\n\t\t.CHANNEL_WIDTH       (0),\n\t\t.ERROR_WIDTH         (0),\n\t\t.USE_PACKETS         (1),\n\t\t.USE_FILL_LEVEL      (0),\n\t\t.EMPTY_LATENCY       (1),\n\t\t.USE_MEMORY_BLOCKS   (0),\n\t\t.USE_STORE_FORWARD   (0),\n\t\t.USE_ALMOST_FULL_IF  (0),\n\t\t.USE_ALMOST_EMPTY_IF (0)\n\t) intr_capturer_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo (\n\t\t.clk               (clk_0_clk_clk),                                                                                       \n\t\t.reset             (onchip_memory2_0_reset1_reset_bridge_in_reset_reset),                                                 \n\t\t.in_data           (intr_capturer_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rf_source_data),             \n\t\t.in_valid          (intr_capturer_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rf_source_valid),            \n\t\t.in_ready          (intr_capturer_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rf_source_ready),            \n\t\t.in_startofpacket  (intr_capturer_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rf_source_startofpacket),    \n\t\t.in_endofpacket    (intr_capturer_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rf_source_endofpacket),      \n\t\t.out_data          (intr_capturer_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data),          \n\t\t.out_valid         (intr_capturer_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid),         \n\t\t.out_ready         (intr_capturer_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready),         \n\t\t.out_startofpacket (intr_capturer_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket), \n\t\t.out_endofpacket   (intr_capturer_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket),   \n\t\t.csr_address       (2'b00),                                                                                               \n\t\t.csr_read          (1'b0),                                                                                                \n\t\t.csr_write         (1'b0),                                                                                                \n\t\t.csr_readdata      (),                                                                                                    \n\t\t.csr_writedata     (32'b00000000000000000000000000000000),                                                                \n\t\t.almost_full_data  (),                                                                                                    \n\t\t.almost_empty_data (),                                                                                                    \n\t\t.in_empty          (1'b0),                                                                                                \n\t\t.out_empty         (),                                                                                                    \n\t\t.in_error          (1'b0),                                                                                                \n\t\t.out_error         (),                                                                                                    \n\t\t.in_channel        (1'b0),                                                                                                \n\t\t.out_channel       ()                                                                                                     \n\t);\n\n\taltera_avalon_sc_fifo #(\n\t\t.SYMBOLS_PER_BEAT    (1),\n\t\t.BITS_PER_SYMBOL     (34),\n\t\t.FIFO_DEPTH          (2),\n\t\t.CHANNEL_WIDTH       (0),\n\t\t.ERROR_WIDTH         (0),\n\t\t.USE_PACKETS         (0),\n\t\t.USE_FILL_LEVEL      (0),\n\t\t.EMPTY_LATENCY       (0),\n\t\t.USE_MEMORY_BLOCKS   (0),\n\t\t.USE_STORE_FORWARD   (0),\n\t\t.USE_ALMOST_FULL_IF  (0),\n\t\t.USE_ALMOST_EMPTY_IF (0)\n\t) intr_capturer_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo (\n\t\t.clk               (clk_0_clk_clk),                                                                                 \n\t\t.reset             (onchip_memory2_0_reset1_reset_bridge_in_reset_reset),                                           \n\t\t.in_data           (intr_capturer_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data),  \n\t\t.in_valid          (intr_capturer_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid), \n\t\t.in_ready          (intr_capturer_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready), \n\t\t.out_data          (intr_capturer_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo_out_data),  \n\t\t.out_valid         (intr_capturer_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo_out_valid), \n\t\t.out_ready         (intr_capturer_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo_out_ready), \n\t\t.csr_address       (2'b00),                                                                                         \n\t\t.csr_read          (1'b0),                                                                                          \n\t\t.csr_write         (1'b0),                                                                                          \n\t\t.csr_readdata      (),                                                                                              \n\t\t.csr_writedata     (32'b00000000000000000000000000000000),                                                          \n\t\t.almost_full_data  (),                                                                                              \n\t\t.almost_empty_data (),                                                                                              \n\t\t.in_startofpacket  (1'b0),                                                                                          \n\t\t.in_endofpacket    (1'b0),                                                                                          \n\t\t.out_startofpacket (),                                                                                              \n\t\t.out_endofpacket   (),                                                                                              \n\t\t.in_empty          (1'b0),                                                                                          \n\t\t.out_empty         (),                                                                                              \n\t\t.in_error          (1'b0),                                                                                          \n\t\t.out_error         (),                                                                                              \n\t\t.in_channel        (1'b0),                                                                                          \n\t\t.out_channel       ()                                                                                               \n\t);\n\n\taltera_merlin_slave_agent #(\n\t\t.PKT_DATA_H                (31),\n\t\t.PKT_DATA_L                (0),\n\t\t.PKT_BEGIN_BURST           (99),\n\t\t.PKT_SYMBOL_W              (8),\n\t\t.PKT_BYTEEN_H              (35),\n\t\t.PKT_BYTEEN_L              (32),\n\t\t.PKT_ADDR_H                (67),\n\t\t.PKT_ADDR_L                (36),\n\t\t.PKT_TRANS_COMPRESSED_READ (68),\n\t\t.PKT_TRANS_POSTED          (69),\n\t\t.PKT_TRANS_WRITE           (70),\n\t\t.PKT_TRANS_READ            (71),\n\t\t.PKT_TRANS_LOCK            (72),\n\t\t.PKT_SRC_ID_H              (103),\n\t\t.PKT_SRC_ID_L              (101),\n\t\t.PKT_DEST_ID_H             (106),\n\t\t.PKT_DEST_ID_L             (104),\n\t\t.PKT_BURSTWRAP_H           (91),\n\t\t.PKT_BURSTWRAP_L           (83),\n\t\t.PKT_BYTE_CNT_H            (82),\n\t\t.PKT_BYTE_CNT_L            (74),\n\t\t.PKT_PROTECTION_H          (121),\n\t\t.PKT_PROTECTION_L          (119),\n\t\t.PKT_RESPONSE_STATUS_H     (127),\n\t\t.PKT_RESPONSE_STATUS_L     (126),\n\t\t.PKT_BURST_SIZE_H          (94),\n\t\t.PKT_BURST_SIZE_L          (92),\n\t\t.PKT_ORI_BURST_SIZE_L      (128),\n\t\t.PKT_ORI_BURST_SIZE_H      (130),\n\t\t.ST_CHANNEL_W              (7),\n\t\t.ST_DATA_W                 (131),\n\t\t.AVS_BURSTCOUNT_W          (3),\n\t\t.SUPPRESS_0_BYTEEN_CMD     (1),\n\t\t.PREVENT_FIFO_OVERFLOW     (1),\n\t\t.USE_READRESPONSE          (0),\n\t\t.USE_WRITERESPONSE         (0)\n\t) sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent (\n\t\t.clk                     (clk_0_clk_clk),                                                                                 \n\t\t.reset                   (onchip_memory2_0_reset1_reset_bridge_in_reset_reset),                                           \n\t\t.m0_address              (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_m0_address),                 \n\t\t.m0_burstcount           (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_m0_burstcount),              \n\t\t.m0_byteenable           (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_m0_byteenable),              \n\t\t.m0_debugaccess          (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_m0_debugaccess),             \n\t\t.m0_lock                 (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_m0_lock),                    \n\t\t.m0_readdata             (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_m0_readdata),                \n\t\t.m0_readdatavalid        (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_m0_readdatavalid),           \n\t\t.m0_read                 (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_m0_read),                    \n\t\t.m0_waitrequest          (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_m0_waitrequest),             \n\t\t.m0_writedata            (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_m0_writedata),               \n\t\t.m0_write                (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_m0_write),                   \n\t\t.rp_endofpacket          (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rp_endofpacket),             \n\t\t.rp_ready                (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rp_ready),                   \n\t\t.rp_valid                (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rp_valid),                   \n\t\t.rp_data                 (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rp_data),                    \n\t\t.rp_startofpacket        (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rp_startofpacket),           \n\t\t.cp_ready                (burst_adapter_005_source0_ready),                                                               \n\t\t.cp_valid                (burst_adapter_005_source0_valid),                                                               \n\t\t.cp_data                 (burst_adapter_005_source0_data),                                                                \n\t\t.cp_startofpacket        (burst_adapter_005_source0_startofpacket),                                                       \n\t\t.cp_endofpacket          (burst_adapter_005_source0_endofpacket),                                                         \n\t\t.cp_channel              (burst_adapter_005_source0_channel),                                                             \n\t\t.rf_sink_ready           (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready),         \n\t\t.rf_sink_valid           (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid),         \n\t\t.rf_sink_startofpacket   (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket), \n\t\t.rf_sink_endofpacket     (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket),   \n\t\t.rf_sink_data            (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data),          \n\t\t.rf_source_ready         (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rf_source_ready),            \n\t\t.rf_source_valid         (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rf_source_valid),            \n\t\t.rf_source_startofpacket (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rf_source_startofpacket),    \n\t\t.rf_source_endofpacket   (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rf_source_endofpacket),      \n\t\t.rf_source_data          (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rf_source_data),             \n\t\t.rdata_fifo_sink_ready   (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo_out_ready),       \n\t\t.rdata_fifo_sink_valid   (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo_out_valid),       \n\t\t.rdata_fifo_sink_data    (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo_out_data),        \n\t\t.rdata_fifo_src_ready    (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready),       \n\t\t.rdata_fifo_src_valid    (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid),       \n\t\t.rdata_fifo_src_data     (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data),        \n\t\t.m0_response             (2'b00),                                                                                         \n\t\t.m0_writeresponserequest (),                                                                                              \n\t\t.m0_writeresponsevalid   (1'b0)                                                                                           \n\t);\n\n\taltera_avalon_sc_fifo #(\n\t\t.SYMBOLS_PER_BEAT    (1),\n\t\t.BITS_PER_SYMBOL     (132),\n\t\t.FIFO_DEPTH          (2),\n\t\t.CHANNEL_WIDTH       (0),\n\t\t.ERROR_WIDTH         (0),\n\t\t.USE_PACKETS         (1),\n\t\t.USE_FILL_LEVEL      (0),\n\t\t.EMPTY_LATENCY       (1),\n\t\t.USE_MEMORY_BLOCKS   (0),\n\t\t.USE_STORE_FORWARD   (0),\n\t\t.USE_ALMOST_FULL_IF  (0),\n\t\t.USE_ALMOST_EMPTY_IF (0)\n\t) sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo (\n\t\t.clk               (clk_0_clk_clk),                                                                                 \n\t\t.reset             (onchip_memory2_0_reset1_reset_bridge_in_reset_reset),                                           \n\t\t.in_data           (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rf_source_data),             \n\t\t.in_valid          (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rf_source_valid),            \n\t\t.in_ready          (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rf_source_ready),            \n\t\t.in_startofpacket  (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rf_source_startofpacket),    \n\t\t.in_endofpacket    (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rf_source_endofpacket),      \n\t\t.out_data          (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data),          \n\t\t.out_valid         (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid),         \n\t\t.out_ready         (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready),         \n\t\t.out_startofpacket (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket), \n\t\t.out_endofpacket   (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket),   \n\t\t.csr_address       (2'b00),                                                                                         \n\t\t.csr_read          (1'b0),                                                                                          \n\t\t.csr_write         (1'b0),                                                                                          \n\t\t.csr_readdata      (),                                                                                              \n\t\t.csr_writedata     (32'b00000000000000000000000000000000),                                                          \n\t\t.almost_full_data  (),                                                                                              \n\t\t.almost_empty_data (),                                                                                              \n\t\t.in_empty          (1'b0),                                                                                          \n\t\t.out_empty         (),                                                                                              \n\t\t.in_error          (1'b0),                                                                                          \n\t\t.out_error         (),                                                                                              \n\t\t.in_channel        (1'b0),                                                                                          \n\t\t.out_channel       ()                                                                                               \n\t);\n\n\taltera_avalon_sc_fifo #(\n\t\t.SYMBOLS_PER_BEAT    (1),\n\t\t.BITS_PER_SYMBOL     (34),\n\t\t.FIFO_DEPTH          (2),\n\t\t.CHANNEL_WIDTH       (0),\n\t\t.ERROR_WIDTH         (0),\n\t\t.USE_PACKETS         (0),\n\t\t.USE_FILL_LEVEL      (0),\n\t\t.EMPTY_LATENCY       (0),\n\t\t.USE_MEMORY_BLOCKS   (0),\n\t\t.USE_STORE_FORWARD   (0),\n\t\t.USE_ALMOST_FULL_IF  (0),\n\t\t.USE_ALMOST_EMPTY_IF (0)\n\t) sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo (\n\t\t.clk               (clk_0_clk_clk),                                                                           \n\t\t.reset             (onchip_memory2_0_reset1_reset_bridge_in_reset_reset),                                     \n\t\t.in_data           (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data),  \n\t\t.in_valid          (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid), \n\t\t.in_ready          (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready), \n\t\t.out_data          (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo_out_data),  \n\t\t.out_valid         (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo_out_valid), \n\t\t.out_ready         (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo_out_ready), \n\t\t.csr_address       (2'b00),                                                                                   \n\t\t.csr_read          (1'b0),                                                                                    \n\t\t.csr_write         (1'b0),                                                                                    \n\t\t.csr_readdata      (),                                                                                        \n\t\t.csr_writedata     (32'b00000000000000000000000000000000),                                                    \n\t\t.almost_full_data  (),                                                                                        \n\t\t.almost_empty_data (),                                                                                        \n\t\t.in_startofpacket  (1'b0),                                                                                    \n\t\t.in_endofpacket    (1'b0),                                                                                    \n\t\t.out_startofpacket (),                                                                                        \n\t\t.out_endofpacket   (),                                                                                        \n\t\t.in_empty          (1'b0),                                                                                    \n\t\t.out_empty         (),                                                                                        \n\t\t.in_error          (1'b0),                                                                                    \n\t\t.out_error         (),                                                                                        \n\t\t.in_channel        (1'b0),                                                                                    \n\t\t.out_channel       ()                                                                                         \n\t);\n\n\tsoc_system_mm_interconnect_0_addr_router addr_router (\n\t\t.sink_ready         (hps_0_h2f_axi_master_agent_write_cp_ready),                        \n\t\t.sink_valid         (hps_0_h2f_axi_master_agent_write_cp_valid),                        \n\t\t.sink_data          (hps_0_h2f_axi_master_agent_write_cp_data),                         \n\t\t.sink_startofpacket (hps_0_h2f_axi_master_agent_write_cp_startofpacket),                \n\t\t.sink_endofpacket   (hps_0_h2f_axi_master_agent_write_cp_endofpacket),                  \n\t\t.clk                (clk_0_clk_clk),                                                    \n\t\t.reset              (hps_0_h2f_axi_master_agent_clk_reset_reset_bridge_in_reset_reset), \n\t\t.src_ready          (addr_router_src_ready),                                            \n\t\t.src_valid          (addr_router_src_valid),                                            \n\t\t.src_data           (addr_router_src_data),                                             \n\t\t.src_channel        (addr_router_src_channel),                                          \n\t\t.src_startofpacket  (addr_router_src_startofpacket),                                    \n\t\t.src_endofpacket    (addr_router_src_endofpacket)                                       \n\t);\n\n\tsoc_system_mm_interconnect_0_addr_router addr_router_001 (\n\t\t.sink_ready         (hps_0_h2f_axi_master_agent_read_cp_ready),                         \n\t\t.sink_valid         (hps_0_h2f_axi_master_agent_read_cp_valid),                         \n\t\t.sink_data          (hps_0_h2f_axi_master_agent_read_cp_data),                          \n\t\t.sink_startofpacket (hps_0_h2f_axi_master_agent_read_cp_startofpacket),                 \n\t\t.sink_endofpacket   (hps_0_h2f_axi_master_agent_read_cp_endofpacket),                   \n\t\t.clk                (clk_0_clk_clk),                                                    \n\t\t.reset              (hps_0_h2f_axi_master_agent_clk_reset_reset_bridge_in_reset_reset), \n\t\t.src_ready          (addr_router_001_src_ready),                                        \n\t\t.src_valid          (addr_router_001_src_valid),                                        \n\t\t.src_data           (addr_router_001_src_data),                                         \n\t\t.src_channel        (addr_router_001_src_channel),                                      \n\t\t.src_startofpacket  (addr_router_001_src_startofpacket),                                \n\t\t.src_endofpacket    (addr_router_001_src_endofpacket)                                   \n\t);\n\n\tsoc_system_mm_interconnect_0_addr_router_002 addr_router_002 (\n\t\t.sink_ready         (master_non_sec_master_translator_avalon_universal_master_0_agent_cp_ready),         \n\t\t.sink_valid         (master_non_sec_master_translator_avalon_universal_master_0_agent_cp_valid),         \n\t\t.sink_data          (master_non_sec_master_translator_avalon_universal_master_0_agent_cp_data),          \n\t\t.sink_startofpacket (master_non_sec_master_translator_avalon_universal_master_0_agent_cp_startofpacket), \n\t\t.sink_endofpacket   (master_non_sec_master_translator_avalon_universal_master_0_agent_cp_endofpacket),   \n\t\t.clk                (clk_0_clk_clk),                                                                     \n\t\t.reset              (onchip_memory2_0_reset1_reset_bridge_in_reset_reset),                               \n\t\t.src_ready          (addr_router_002_src_ready),                                                         \n\t\t.src_valid          (addr_router_002_src_valid),                                                         \n\t\t.src_data           (addr_router_002_src_data),                                                          \n\t\t.src_channel        (addr_router_002_src_channel),                                                       \n\t\t.src_startofpacket  (addr_router_002_src_startofpacket),                                                 \n\t\t.src_endofpacket    (addr_router_002_src_endofpacket)                                                    \n\t);\n\n\tsoc_system_mm_interconnect_0_addr_router_003 addr_router_003 (\n\t\t.sink_ready         (hps_0_h2f_lw_axi_master_agent_write_cp_ready),                     \n\t\t.sink_valid         (hps_0_h2f_lw_axi_master_agent_write_cp_valid),                     \n\t\t.sink_data          (hps_0_h2f_lw_axi_master_agent_write_cp_data),                      \n\t\t.sink_startofpacket (hps_0_h2f_lw_axi_master_agent_write_cp_startofpacket),             \n\t\t.sink_endofpacket   (hps_0_h2f_lw_axi_master_agent_write_cp_endofpacket),               \n\t\t.clk                (clk_0_clk_clk),                                                    \n\t\t.reset              (hps_0_h2f_axi_master_agent_clk_reset_reset_bridge_in_reset_reset), \n\t\t.src_ready          (addr_router_003_src_ready),                                        \n\t\t.src_valid          (addr_router_003_src_valid),                                        \n\t\t.src_data           (addr_router_003_src_data),                                         \n\t\t.src_channel        (addr_router_003_src_channel),                                      \n\t\t.src_startofpacket  (addr_router_003_src_startofpacket),                                \n\t\t.src_endofpacket    (addr_router_003_src_endofpacket)                                   \n\t);\n\n\tsoc_system_mm_interconnect_0_addr_router_003 addr_router_004 (\n\t\t.sink_ready         (hps_0_h2f_lw_axi_master_agent_read_cp_ready),                      \n\t\t.sink_valid         (hps_0_h2f_lw_axi_master_agent_read_cp_valid),                      \n\t\t.sink_data          (hps_0_h2f_lw_axi_master_agent_read_cp_data),                       \n\t\t.sink_startofpacket (hps_0_h2f_lw_axi_master_agent_read_cp_startofpacket),              \n\t\t.sink_endofpacket   (hps_0_h2f_lw_axi_master_agent_read_cp_endofpacket),                \n\t\t.clk                (clk_0_clk_clk),                                                    \n\t\t.reset              (hps_0_h2f_axi_master_agent_clk_reset_reset_bridge_in_reset_reset), \n\t\t.src_ready          (addr_router_004_src_ready),                                        \n\t\t.src_valid          (addr_router_004_src_valid),                                        \n\t\t.src_data           (addr_router_004_src_data),                                         \n\t\t.src_channel        (addr_router_004_src_channel),                                      \n\t\t.src_startofpacket  (addr_router_004_src_startofpacket),                                \n\t\t.src_endofpacket    (addr_router_004_src_endofpacket)                                   \n\t);\n\n\tsoc_system_mm_interconnect_0_id_router id_router (\n\t\t.sink_ready         (onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rp_ready),         \n\t\t.sink_valid         (onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rp_valid),         \n\t\t.sink_data          (onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rp_data),          \n\t\t.sink_startofpacket (onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rp_startofpacket), \n\t\t.sink_endofpacket   (onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rp_endofpacket),   \n\t\t.clk                (clk_0_clk_clk),                                                                  \n\t\t.reset              (onchip_memory2_0_reset1_reset_bridge_in_reset_reset),                            \n\t\t.src_ready          (id_router_src_ready),                                                            \n\t\t.src_valid          (id_router_src_valid),                                                            \n\t\t.src_data           (id_router_src_data),                                                             \n\t\t.src_channel        (id_router_src_channel),                                                          \n\t\t.src_startofpacket  (id_router_src_startofpacket),                                                    \n\t\t.src_endofpacket    (id_router_src_endofpacket)                                                       \n\t);\n\n\tsoc_system_mm_interconnect_0_id_router_001 id_router_001 (\n\t\t.sink_ready         (led_pio_s1_translator_avalon_universal_slave_0_agent_rp_ready),         \n\t\t.sink_valid         (led_pio_s1_translator_avalon_universal_slave_0_agent_rp_valid),         \n\t\t.sink_data          (led_pio_s1_translator_avalon_universal_slave_0_agent_rp_data),          \n\t\t.sink_startofpacket (led_pio_s1_translator_avalon_universal_slave_0_agent_rp_startofpacket), \n\t\t.sink_endofpacket   (led_pio_s1_translator_avalon_universal_slave_0_agent_rp_endofpacket),   \n\t\t.clk                (clk_0_clk_clk),                                                         \n\t\t.reset              (onchip_memory2_0_reset1_reset_bridge_in_reset_reset),                   \n\t\t.src_ready          (id_router_001_src_ready),                                               \n\t\t.src_valid          (id_router_001_src_valid),                                               \n\t\t.src_data           (id_router_001_src_data),                                                \n\t\t.src_channel        (id_router_001_src_channel),                                             \n\t\t.src_startofpacket  (id_router_001_src_startofpacket),                                       \n\t\t.src_endofpacket    (id_router_001_src_endofpacket)                                          \n\t);\n\n\tsoc_system_mm_interconnect_0_id_router_001 id_router_002 (\n\t\t.sink_ready         (dipsw_pio_s1_translator_avalon_universal_slave_0_agent_rp_ready),         \n\t\t.sink_valid         (dipsw_pio_s1_translator_avalon_universal_slave_0_agent_rp_valid),         \n\t\t.sink_data          (dipsw_pio_s1_translator_avalon_universal_slave_0_agent_rp_data),          \n\t\t.sink_startofpacket (dipsw_pio_s1_translator_avalon_universal_slave_0_agent_rp_startofpacket), \n\t\t.sink_endofpacket   (dipsw_pio_s1_translator_avalon_universal_slave_0_agent_rp_endofpacket),   \n\t\t.clk                (clk_0_clk_clk),                                                           \n\t\t.reset              (onchip_memory2_0_reset1_reset_bridge_in_reset_reset),                     \n\t\t.src_ready          (id_router_002_src_ready),                                                 \n\t\t.src_valid          (id_router_002_src_valid),                                                 \n\t\t.src_data           (id_router_002_src_data),                                                  \n\t\t.src_channel        (id_router_002_src_channel),                                               \n\t\t.src_startofpacket  (id_router_002_src_startofpacket),                                         \n\t\t.src_endofpacket    (id_router_002_src_endofpacket)                                            \n\t);\n\n\tsoc_system_mm_interconnect_0_id_router_001 id_router_003 (\n\t\t.sink_ready         (button_pio_s1_translator_avalon_universal_slave_0_agent_rp_ready),         \n\t\t.sink_valid         (button_pio_s1_translator_avalon_universal_slave_0_agent_rp_valid),         \n\t\t.sink_data          (button_pio_s1_translator_avalon_universal_slave_0_agent_rp_data),          \n\t\t.sink_startofpacket (button_pio_s1_translator_avalon_universal_slave_0_agent_rp_startofpacket), \n\t\t.sink_endofpacket   (button_pio_s1_translator_avalon_universal_slave_0_agent_rp_endofpacket),   \n\t\t.clk                (clk_0_clk_clk),                                                            \n\t\t.reset              (onchip_memory2_0_reset1_reset_bridge_in_reset_reset),                      \n\t\t.src_ready          (id_router_003_src_ready),                                                  \n\t\t.src_valid          (id_router_003_src_valid),                                                  \n\t\t.src_data           (id_router_003_src_data),                                                   \n\t\t.src_channel        (id_router_003_src_channel),                                                \n\t\t.src_startofpacket  (id_router_003_src_startofpacket),                                          \n\t\t.src_endofpacket    (id_router_003_src_endofpacket)                                             \n\t);\n\n\tsoc_system_mm_interconnect_0_id_router_001 id_router_004 (\n\t\t.sink_ready         (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rp_ready),         \n\t\t.sink_valid         (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rp_valid),         \n\t\t.sink_data          (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rp_data),          \n\t\t.sink_startofpacket (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rp_startofpacket), \n\t\t.sink_endofpacket   (jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rp_endofpacket),   \n\t\t.clk                (clk_0_clk_clk),                                                                          \n\t\t.reset              (onchip_memory2_0_reset1_reset_bridge_in_reset_reset),                                    \n\t\t.src_ready          (id_router_004_src_ready),                                                                \n\t\t.src_valid          (id_router_004_src_valid),                                                                \n\t\t.src_data           (id_router_004_src_data),                                                                 \n\t\t.src_channel        (id_router_004_src_channel),                                                              \n\t\t.src_startofpacket  (id_router_004_src_startofpacket),                                                        \n\t\t.src_endofpacket    (id_router_004_src_endofpacket)                                                           \n\t);\n\n\tsoc_system_mm_interconnect_0_id_router_005 id_router_005 (\n\t\t.sink_ready         (intr_capturer_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rp_ready),         \n\t\t.sink_valid         (intr_capturer_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rp_valid),         \n\t\t.sink_data          (intr_capturer_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rp_data),          \n\t\t.sink_startofpacket (intr_capturer_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rp_startofpacket), \n\t\t.sink_endofpacket   (intr_capturer_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rp_endofpacket),   \n\t\t.clk                (clk_0_clk_clk),                                                                             \n\t\t.reset              (onchip_memory2_0_reset1_reset_bridge_in_reset_reset),                                       \n\t\t.src_ready          (id_router_005_src_ready),                                                                   \n\t\t.src_valid          (id_router_005_src_valid),                                                                   \n\t\t.src_data           (id_router_005_src_data),                                                                    \n\t\t.src_channel        (id_router_005_src_channel),                                                                 \n\t\t.src_startofpacket  (id_router_005_src_startofpacket),                                                           \n\t\t.src_endofpacket    (id_router_005_src_endofpacket)                                                              \n\t);\n\n\tsoc_system_mm_interconnect_0_id_router_001 id_router_006 (\n\t\t.sink_ready         (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rp_ready),         \n\t\t.sink_valid         (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rp_valid),         \n\t\t.sink_data          (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rp_data),          \n\t\t.sink_startofpacket (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rp_startofpacket), \n\t\t.sink_endofpacket   (sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rp_endofpacket),   \n\t\t.clk                (clk_0_clk_clk),                                                                       \n\t\t.reset              (onchip_memory2_0_reset1_reset_bridge_in_reset_reset),                                 \n\t\t.src_ready          (id_router_006_src_ready),                                                             \n\t\t.src_valid          (id_router_006_src_valid),                                                             \n\t\t.src_data           (id_router_006_src_data),                                                              \n\t\t.src_channel        (id_router_006_src_channel),                                                           \n\t\t.src_startofpacket  (id_router_006_src_startofpacket),                                                     \n\t\t.src_endofpacket    (id_router_006_src_endofpacket)                                                        \n\t);\n\n\taltera_merlin_traffic_limiter #(\n\t\t.PKT_DEST_ID_H             (106),\n\t\t.PKT_DEST_ID_L             (104),\n\t\t.PKT_SRC_ID_H              (103),\n\t\t.PKT_SRC_ID_L              (101),\n\t\t.PKT_TRANS_POSTED          (69),\n\t\t.PKT_TRANS_WRITE           (70),\n\t\t.MAX_OUTSTANDING_RESPONSES (3),\n\t\t.PIPELINED                 (0),\n\t\t.ST_DATA_W                 (131),\n\t\t.ST_CHANNEL_W              (7),\n\t\t.VALID_WIDTH               (7),\n\t\t.ENFORCE_ORDER             (1),\n\t\t.PREVENT_HAZARDS           (0),\n\t\t.PKT_BYTE_CNT_H            (82),\n\t\t.PKT_BYTE_CNT_L            (74),\n\t\t.PKT_BYTEEN_H              (35),\n\t\t.PKT_BYTEEN_L              (32),\n\t\t.REORDER                   (0)\n\t) limiter (\n\t\t.clk                    (clk_0_clk_clk),                                       \n\t\t.reset                  (onchip_memory2_0_reset1_reset_bridge_in_reset_reset), \n\t\t.cmd_sink_ready         (addr_router_002_src_ready),                           \n\t\t.cmd_sink_valid         (addr_router_002_src_valid),                           \n\t\t.cmd_sink_data          (addr_router_002_src_data),                            \n\t\t.cmd_sink_channel       (addr_router_002_src_channel),                         \n\t\t.cmd_sink_startofpacket (addr_router_002_src_startofpacket),                   \n\t\t.cmd_sink_endofpacket   (addr_router_002_src_endofpacket),                     \n\t\t.cmd_src_ready          (limiter_cmd_src_ready),                               \n\t\t.cmd_src_data           (limiter_cmd_src_data),                                \n\t\t.cmd_src_channel        (limiter_cmd_src_channel),                             \n\t\t.cmd_src_startofpacket  (limiter_cmd_src_startofpacket),                       \n\t\t.cmd_src_endofpacket    (limiter_cmd_src_endofpacket),                         \n\t\t.rsp_sink_ready         (rsp_xbar_mux_002_src_ready),                          \n\t\t.rsp_sink_valid         (rsp_xbar_mux_002_src_valid),                          \n\t\t.rsp_sink_channel       (rsp_xbar_mux_002_src_channel),                        \n\t\t.rsp_sink_data          (rsp_xbar_mux_002_src_data),                           \n\t\t.rsp_sink_startofpacket (rsp_xbar_mux_002_src_startofpacket),                  \n\t\t.rsp_sink_endofpacket   (rsp_xbar_mux_002_src_endofpacket),                    \n\t\t.rsp_src_ready          (limiter_rsp_src_ready),                               \n\t\t.rsp_src_valid          (limiter_rsp_src_valid),                               \n\t\t.rsp_src_data           (limiter_rsp_src_data),                                \n\t\t.rsp_src_channel        (limiter_rsp_src_channel),                             \n\t\t.rsp_src_startofpacket  (limiter_rsp_src_startofpacket),                       \n\t\t.rsp_src_endofpacket    (limiter_rsp_src_endofpacket),                         \n\t\t.cmd_src_valid          (limiter_cmd_valid_data)                               \n\t);\n\n\taltera_merlin_traffic_limiter #(\n\t\t.PKT_DEST_ID_H             (106),\n\t\t.PKT_DEST_ID_L             (104),\n\t\t.PKT_SRC_ID_H              (103),\n\t\t.PKT_SRC_ID_L              (101),\n\t\t.PKT_TRANS_POSTED          (69),\n\t\t.PKT_TRANS_WRITE           (70),\n\t\t.MAX_OUTSTANDING_RESPONSES (3),\n\t\t.PIPELINED                 (0),\n\t\t.ST_DATA_W                 (131),\n\t\t.ST_CHANNEL_W              (7),\n\t\t.VALID_WIDTH               (7),\n\t\t.ENFORCE_ORDER             (1),\n\t\t.PREVENT_HAZARDS           (0),\n\t\t.PKT_BYTE_CNT_H            (82),\n\t\t.PKT_BYTE_CNT_L            (74),\n\t\t.PKT_BYTEEN_H              (35),\n\t\t.PKT_BYTEEN_L              (32),\n\t\t.REORDER                   (0)\n\t) limiter_001 (\n\t\t.clk                    (clk_0_clk_clk),                                                    \n\t\t.reset                  (hps_0_h2f_axi_master_agent_clk_reset_reset_bridge_in_reset_reset), \n\t\t.cmd_sink_ready         (addr_router_003_src_ready),                                        \n\t\t.cmd_sink_valid         (addr_router_003_src_valid),                                        \n\t\t.cmd_sink_data          (addr_router_003_src_data),                                         \n\t\t.cmd_sink_channel       (addr_router_003_src_channel),                                      \n\t\t.cmd_sink_startofpacket (addr_router_003_src_startofpacket),                                \n\t\t.cmd_sink_endofpacket   (addr_router_003_src_endofpacket),                                  \n\t\t.cmd_src_ready          (limiter_001_cmd_src_ready),                                        \n\t\t.cmd_src_data           (limiter_001_cmd_src_data),                                         \n\t\t.cmd_src_channel        (limiter_001_cmd_src_channel),                                      \n\t\t.cmd_src_startofpacket  (limiter_001_cmd_src_startofpacket),                                \n\t\t.cmd_src_endofpacket    (limiter_001_cmd_src_endofpacket),                                  \n\t\t.rsp_sink_ready         (rsp_xbar_mux_003_src_ready),                                       \n\t\t.rsp_sink_valid         (rsp_xbar_mux_003_src_valid),                                       \n\t\t.rsp_sink_channel       (rsp_xbar_mux_003_src_channel),                                     \n\t\t.rsp_sink_data          (rsp_xbar_mux_003_src_data),                                        \n\t\t.rsp_sink_startofpacket (rsp_xbar_mux_003_src_startofpacket),                               \n\t\t.rsp_sink_endofpacket   (rsp_xbar_mux_003_src_endofpacket),                                 \n\t\t.rsp_src_ready          (limiter_001_rsp_src_ready),                                        \n\t\t.rsp_src_valid          (limiter_001_rsp_src_valid),                                        \n\t\t.rsp_src_data           (limiter_001_rsp_src_data),                                         \n\t\t.rsp_src_channel        (limiter_001_rsp_src_channel),                                      \n\t\t.rsp_src_startofpacket  (limiter_001_rsp_src_startofpacket),                                \n\t\t.rsp_src_endofpacket    (limiter_001_rsp_src_endofpacket),                                  \n\t\t.cmd_src_valid          (limiter_001_cmd_valid_data)                                        \n\t);\n\n\taltera_merlin_traffic_limiter #(\n\t\t.PKT_DEST_ID_H             (106),\n\t\t.PKT_DEST_ID_L             (104),\n\t\t.PKT_SRC_ID_H              (103),\n\t\t.PKT_SRC_ID_L              (101),\n\t\t.PKT_TRANS_POSTED          (69),\n\t\t.PKT_TRANS_WRITE           (70),\n\t\t.MAX_OUTSTANDING_RESPONSES (3),\n\t\t.PIPELINED                 (0),\n\t\t.ST_DATA_W                 (131),\n\t\t.ST_CHANNEL_W              (7),\n\t\t.VALID_WIDTH               (7),\n\t\t.ENFORCE_ORDER             (1),\n\t\t.PREVENT_HAZARDS           (0),\n\t\t.PKT_BYTE_CNT_H            (82),\n\t\t.PKT_BYTE_CNT_L            (74),\n\t\t.PKT_BYTEEN_H              (35),\n\t\t.PKT_BYTEEN_L              (32),\n\t\t.REORDER                   (0)\n\t) limiter_002 (\n\t\t.clk                    (clk_0_clk_clk),                                                    \n\t\t.reset                  (hps_0_h2f_axi_master_agent_clk_reset_reset_bridge_in_reset_reset), \n\t\t.cmd_sink_ready         (addr_router_004_src_ready),                                        \n\t\t.cmd_sink_valid         (addr_router_004_src_valid),                                        \n\t\t.cmd_sink_data          (addr_router_004_src_data),                                         \n\t\t.cmd_sink_channel       (addr_router_004_src_channel),                                      \n\t\t.cmd_sink_startofpacket (addr_router_004_src_startofpacket),                                \n\t\t.cmd_sink_endofpacket   (addr_router_004_src_endofpacket),                                  \n\t\t.cmd_src_ready          (limiter_002_cmd_src_ready),                                        \n\t\t.cmd_src_data           (limiter_002_cmd_src_data),                                         \n\t\t.cmd_src_channel        (limiter_002_cmd_src_channel),                                      \n\t\t.cmd_src_startofpacket  (limiter_002_cmd_src_startofpacket),                                \n\t\t.cmd_src_endofpacket    (limiter_002_cmd_src_endofpacket),                                  \n\t\t.rsp_sink_ready         (rsp_xbar_mux_004_src_ready),                                       \n\t\t.rsp_sink_valid         (rsp_xbar_mux_004_src_valid),                                       \n\t\t.rsp_sink_channel       (rsp_xbar_mux_004_src_channel),                                     \n\t\t.rsp_sink_data          (rsp_xbar_mux_004_src_data),                                        \n\t\t.rsp_sink_startofpacket (rsp_xbar_mux_004_src_startofpacket),                               \n\t\t.rsp_sink_endofpacket   (rsp_xbar_mux_004_src_endofpacket),                                 \n\t\t.rsp_src_ready          (limiter_002_rsp_src_ready),                                        \n\t\t.rsp_src_valid          (limiter_002_rsp_src_valid),                                        \n\t\t.rsp_src_data           (limiter_002_rsp_src_data),                                         \n\t\t.rsp_src_channel        (limiter_002_rsp_src_channel),                                      \n\t\t.rsp_src_startofpacket  (limiter_002_rsp_src_startofpacket),                                \n\t\t.rsp_src_endofpacket    (limiter_002_rsp_src_endofpacket),                                  \n\t\t.cmd_src_valid          (limiter_002_cmd_valid_data)                                        \n\t);\n\n\taltera_merlin_burst_adapter #(\n\t\t.PKT_ADDR_H                (103),\n\t\t.PKT_ADDR_L                (72),\n\t\t.PKT_BEGIN_BURST           (135),\n\t\t.PKT_BYTE_CNT_H            (118),\n\t\t.PKT_BYTE_CNT_L            (110),\n\t\t.PKT_BYTEEN_H              (71),\n\t\t.PKT_BYTEEN_L              (64),\n\t\t.PKT_BURST_SIZE_H          (130),\n\t\t.PKT_BURST_SIZE_L          (128),\n\t\t.PKT_BURST_TYPE_H          (132),\n\t\t.PKT_BURST_TYPE_L          (131),\n\t\t.PKT_BURSTWRAP_H           (127),\n\t\t.PKT_BURSTWRAP_L           (119),\n\t\t.PKT_TRANS_COMPRESSED_READ (104),\n\t\t.PKT_TRANS_WRITE           (106),\n\t\t.PKT_TRANS_READ            (107),\n\t\t.OUT_NARROW_SIZE           (0),\n\t\t.IN_NARROW_SIZE            (1),\n\t\t.OUT_FIXED                 (0),\n\t\t.OUT_COMPLETE_WRAP         (0),\n\t\t.ST_DATA_W                 (167),\n\t\t.ST_CHANNEL_W              (7),\n\t\t.OUT_BYTE_CNT_H            (113),\n\t\t.OUT_BURSTWRAP_H           (127),\n\t\t.COMPRESSED_READ_SUPPORT   (1),\n\t\t.BYTEENABLE_SYNTHESIS      (1),\n\t\t.PIPE_INPUTS               (0),\n\t\t.NO_WRAP_SUPPORT           (0),\n\t\t.BURSTWRAP_CONST_MASK      (0),\n\t\t.BURSTWRAP_CONST_VALUE     (0)\n\t) burst_adapter (\n\t\t.clk                   (clk_0_clk_clk),                                       \n\t\t.reset                 (onchip_memory2_0_reset1_reset_bridge_in_reset_reset), \n\t\t.sink0_valid           (cmd_xbar_mux_src_valid),                              \n\t\t.sink0_data            (cmd_xbar_mux_src_data),                               \n\t\t.sink0_channel         (cmd_xbar_mux_src_channel),                            \n\t\t.sink0_startofpacket   (cmd_xbar_mux_src_startofpacket),                      \n\t\t.sink0_endofpacket     (cmd_xbar_mux_src_endofpacket),                        \n\t\t.sink0_ready           (cmd_xbar_mux_src_ready),                              \n\t\t.source0_valid         (burst_adapter_source0_valid),                         \n\t\t.source0_data          (burst_adapter_source0_data),                          \n\t\t.source0_channel       (burst_adapter_source0_channel),                       \n\t\t.source0_startofpacket (burst_adapter_source0_startofpacket),                 \n\t\t.source0_endofpacket   (burst_adapter_source0_endofpacket),                   \n\t\t.source0_ready         (burst_adapter_source0_ready)                          \n\t);\n\n\taltera_merlin_burst_adapter #(\n\t\t.PKT_ADDR_H                (67),\n\t\t.PKT_ADDR_L                (36),\n\t\t.PKT_BEGIN_BURST           (99),\n\t\t.PKT_BYTE_CNT_H            (82),\n\t\t.PKT_BYTE_CNT_L            (74),\n\t\t.PKT_BYTEEN_H              (35),\n\t\t.PKT_BYTEEN_L              (32),\n\t\t.PKT_BURST_SIZE_H          (94),\n\t\t.PKT_BURST_SIZE_L          (92),\n\t\t.PKT_BURST_TYPE_H          (96),\n\t\t.PKT_BURST_TYPE_L          (95),\n\t\t.PKT_BURSTWRAP_H           (91),\n\t\t.PKT_BURSTWRAP_L           (83),\n\t\t.PKT_TRANS_COMPRESSED_READ (68),\n\t\t.PKT_TRANS_WRITE           (70),\n\t\t.PKT_TRANS_READ            (71),\n\t\t.OUT_NARROW_SIZE           (0),\n\t\t.IN_NARROW_SIZE            (1),\n\t\t.OUT_FIXED                 (0),\n\t\t.OUT_COMPLETE_WRAP         (0),\n\t\t.ST_DATA_W                 (131),\n\t\t.ST_CHANNEL_W              (7),\n\t\t.OUT_BYTE_CNT_H            (76),\n\t\t.OUT_BURSTWRAP_H           (91),\n\t\t.COMPRESSED_READ_SUPPORT   (1),\n\t\t.BYTEENABLE_SYNTHESIS      (1),\n\t\t.PIPE_INPUTS               (0),\n\t\t.NO_WRAP_SUPPORT           (0),\n\t\t.BURSTWRAP_CONST_MASK      (0),\n\t\t.BURSTWRAP_CONST_VALUE     (0)\n\t) burst_adapter_001 (\n\t\t.clk                   (clk_0_clk_clk),                                       \n\t\t.reset                 (onchip_memory2_0_reset1_reset_bridge_in_reset_reset), \n\t\t.sink0_valid           (cmd_xbar_mux_001_src_valid),                          \n\t\t.sink0_data            (cmd_xbar_mux_001_src_data),                           \n\t\t.sink0_channel         (cmd_xbar_mux_001_src_channel),                        \n\t\t.sink0_startofpacket   (cmd_xbar_mux_001_src_startofpacket),                  \n\t\t.sink0_endofpacket     (cmd_xbar_mux_001_src_endofpacket),                    \n\t\t.sink0_ready           (cmd_xbar_mux_001_src_ready),                          \n\t\t.source0_valid         (burst_adapter_001_source0_valid),                     \n\t\t.source0_data          (burst_adapter_001_source0_data),                      \n\t\t.source0_channel       (burst_adapter_001_source0_channel),                   \n\t\t.source0_startofpacket (burst_adapter_001_source0_startofpacket),             \n\t\t.source0_endofpacket   (burst_adapter_001_source0_endofpacket),               \n\t\t.source0_ready         (burst_adapter_001_source0_ready)                      \n\t);\n\n\taltera_merlin_burst_adapter #(\n\t\t.PKT_ADDR_H                (67),\n\t\t.PKT_ADDR_L                (36),\n\t\t.PKT_BEGIN_BURST           (99),\n\t\t.PKT_BYTE_CNT_H            (82),\n\t\t.PKT_BYTE_CNT_L            (74),\n\t\t.PKT_BYTEEN_H              (35),\n\t\t.PKT_BYTEEN_L              (32),\n\t\t.PKT_BURST_SIZE_H          (94),\n\t\t.PKT_BURST_SIZE_L          (92),\n\t\t.PKT_BURST_TYPE_H          (96),\n\t\t.PKT_BURST_TYPE_L          (95),\n\t\t.PKT_BURSTWRAP_H           (91),\n\t\t.PKT_BURSTWRAP_L           (83),\n\t\t.PKT_TRANS_COMPRESSED_READ (68),\n\t\t.PKT_TRANS_WRITE           (70),\n\t\t.PKT_TRANS_READ            (71),\n\t\t.OUT_NARROW_SIZE           (0),\n\t\t.IN_NARROW_SIZE            (1),\n\t\t.OUT_FIXED                 (0),\n\t\t.OUT_COMPLETE_WRAP         (0),\n\t\t.ST_DATA_W                 (131),\n\t\t.ST_CHANNEL_W              (7),\n\t\t.OUT_BYTE_CNT_H            (76),\n\t\t.OUT_BURSTWRAP_H           (91),\n\t\t.COMPRESSED_READ_SUPPORT   (1),\n\t\t.BYTEENABLE_SYNTHESIS      (1),\n\t\t.PIPE_INPUTS               (0),\n\t\t.NO_WRAP_SUPPORT           (0),\n\t\t.BURSTWRAP_CONST_MASK      (0),\n\t\t.BURSTWRAP_CONST_VALUE     (0)\n\t) burst_adapter_002 (\n\t\t.clk                   (clk_0_clk_clk),                                       \n\t\t.reset                 (onchip_memory2_0_reset1_reset_bridge_in_reset_reset), \n\t\t.sink0_valid           (cmd_xbar_mux_002_src_valid),                          \n\t\t.sink0_data            (cmd_xbar_mux_002_src_data),                           \n\t\t.sink0_channel         (cmd_xbar_mux_002_src_channel),                        \n\t\t.sink0_startofpacket   (cmd_xbar_mux_002_src_startofpacket),                  \n\t\t.sink0_endofpacket     (cmd_xbar_mux_002_src_endofpacket),                    \n\t\t.sink0_ready           (cmd_xbar_mux_002_src_ready),                          \n\t\t.source0_valid         (burst_adapter_002_source0_valid),                     \n\t\t.source0_data          (burst_adapter_002_source0_data),                      \n\t\t.source0_channel       (burst_adapter_002_source0_channel),                   \n\t\t.source0_startofpacket (burst_adapter_002_source0_startofpacket),             \n\t\t.source0_endofpacket   (burst_adapter_002_source0_endofpacket),               \n\t\t.source0_ready         (burst_adapter_002_source0_ready)                      \n\t);\n\n\taltera_merlin_burst_adapter #(\n\t\t.PKT_ADDR_H                (67),\n\t\t.PKT_ADDR_L                (36),\n\t\t.PKT_BEGIN_BURST           (99),\n\t\t.PKT_BYTE_CNT_H            (82),\n\t\t.PKT_BYTE_CNT_L            (74),\n\t\t.PKT_BYTEEN_H              (35),\n\t\t.PKT_BYTEEN_L              (32),\n\t\t.PKT_BURST_SIZE_H          (94),\n\t\t.PKT_BURST_SIZE_L          (92),\n\t\t.PKT_BURST_TYPE_H          (96),\n\t\t.PKT_BURST_TYPE_L          (95),\n\t\t.PKT_BURSTWRAP_H           (91),\n\t\t.PKT_BURSTWRAP_L           (83),\n\t\t.PKT_TRANS_COMPRESSED_READ (68),\n\t\t.PKT_TRANS_WRITE           (70),\n\t\t.PKT_TRANS_READ            (71),\n\t\t.OUT_NARROW_SIZE           (0),\n\t\t.IN_NARROW_SIZE            (1),\n\t\t.OUT_FIXED                 (0),\n\t\t.OUT_COMPLETE_WRAP         (0),\n\t\t.ST_DATA_W                 (131),\n\t\t.ST_CHANNEL_W              (7),\n\t\t.OUT_BYTE_CNT_H            (76),\n\t\t.OUT_BURSTWRAP_H           (91),\n\t\t.COMPRESSED_READ_SUPPORT   (1),\n\t\t.BYTEENABLE_SYNTHESIS      (1),\n\t\t.PIPE_INPUTS               (0),\n\t\t.NO_WRAP_SUPPORT           (0),\n\t\t.BURSTWRAP_CONST_MASK      (0),\n\t\t.BURSTWRAP_CONST_VALUE     (0)\n\t) burst_adapter_003 (\n\t\t.clk                   (clk_0_clk_clk),                                       \n\t\t.reset                 (onchip_memory2_0_reset1_reset_bridge_in_reset_reset), \n\t\t.sink0_valid           (cmd_xbar_mux_003_src_valid),                          \n\t\t.sink0_data            (cmd_xbar_mux_003_src_data),                           \n\t\t.sink0_channel         (cmd_xbar_mux_003_src_channel),                        \n\t\t.sink0_startofpacket   (cmd_xbar_mux_003_src_startofpacket),                  \n\t\t.sink0_endofpacket     (cmd_xbar_mux_003_src_endofpacket),                    \n\t\t.sink0_ready           (cmd_xbar_mux_003_src_ready),                          \n\t\t.source0_valid         (burst_adapter_003_source0_valid),                     \n\t\t.source0_data          (burst_adapter_003_source0_data),                      \n\t\t.source0_channel       (burst_adapter_003_source0_channel),                   \n\t\t.source0_startofpacket (burst_adapter_003_source0_startofpacket),             \n\t\t.source0_endofpacket   (burst_adapter_003_source0_endofpacket),               \n\t\t.source0_ready         (burst_adapter_003_source0_ready)                      \n\t);\n\n\taltera_merlin_burst_adapter #(\n\t\t.PKT_ADDR_H                (67),\n\t\t.PKT_ADDR_L                (36),\n\t\t.PKT_BEGIN_BURST           (99),\n\t\t.PKT_BYTE_CNT_H            (82),\n\t\t.PKT_BYTE_CNT_L            (74),\n\t\t.PKT_BYTEEN_H              (35),\n\t\t.PKT_BYTEEN_L              (32),\n\t\t.PKT_BURST_SIZE_H          (94),\n\t\t.PKT_BURST_SIZE_L          (92),\n\t\t.PKT_BURST_TYPE_H          (96),\n\t\t.PKT_BURST_TYPE_L          (95),\n\t\t.PKT_BURSTWRAP_H           (91),\n\t\t.PKT_BURSTWRAP_L           (83),\n\t\t.PKT_TRANS_COMPRESSED_READ (68),\n\t\t.PKT_TRANS_WRITE           (70),\n\t\t.PKT_TRANS_READ            (71),\n\t\t.OUT_NARROW_SIZE           (0),\n\t\t.IN_NARROW_SIZE            (1),\n\t\t.OUT_FIXED                 (0),\n\t\t.OUT_COMPLETE_WRAP         (0),\n\t\t.ST_DATA_W                 (131),\n\t\t.ST_CHANNEL_W              (7),\n\t\t.OUT_BYTE_CNT_H            (76),\n\t\t.OUT_BURSTWRAP_H           (91),\n\t\t.COMPRESSED_READ_SUPPORT   (1),\n\t\t.BYTEENABLE_SYNTHESIS      (1),\n\t\t.PIPE_INPUTS               (0),\n\t\t.NO_WRAP_SUPPORT           (0),\n\t\t.BURSTWRAP_CONST_MASK      (0),\n\t\t.BURSTWRAP_CONST_VALUE     (0)\n\t) burst_adapter_004 (\n\t\t.clk                   (clk_0_clk_clk),                                       \n\t\t.reset                 (onchip_memory2_0_reset1_reset_bridge_in_reset_reset), \n\t\t.sink0_valid           (cmd_xbar_mux_004_src_valid),                          \n\t\t.sink0_data            (cmd_xbar_mux_004_src_data),                           \n\t\t.sink0_channel         (cmd_xbar_mux_004_src_channel),                        \n\t\t.sink0_startofpacket   (cmd_xbar_mux_004_src_startofpacket),                  \n\t\t.sink0_endofpacket     (cmd_xbar_mux_004_src_endofpacket),                    \n\t\t.sink0_ready           (cmd_xbar_mux_004_src_ready),                          \n\t\t.source0_valid         (burst_adapter_004_source0_valid),                     \n\t\t.source0_data          (burst_adapter_004_source0_data),                      \n\t\t.source0_channel       (burst_adapter_004_source0_channel),                   \n\t\t.source0_startofpacket (burst_adapter_004_source0_startofpacket),             \n\t\t.source0_endofpacket   (burst_adapter_004_source0_endofpacket),               \n\t\t.source0_ready         (burst_adapter_004_source0_ready)                      \n\t);\n\n\taltera_merlin_burst_adapter #(\n\t\t.PKT_ADDR_H                (67),\n\t\t.PKT_ADDR_L                (36),\n\t\t.PKT_BEGIN_BURST           (99),\n\t\t.PKT_BYTE_CNT_H            (82),\n\t\t.PKT_BYTE_CNT_L            (74),\n\t\t.PKT_BYTEEN_H              (35),\n\t\t.PKT_BYTEEN_L              (32),\n\t\t.PKT_BURST_SIZE_H          (94),\n\t\t.PKT_BURST_SIZE_L          (92),\n\t\t.PKT_BURST_TYPE_H          (96),\n\t\t.PKT_BURST_TYPE_L          (95),\n\t\t.PKT_BURSTWRAP_H           (91),\n\t\t.PKT_BURSTWRAP_L           (83),\n\t\t.PKT_TRANS_COMPRESSED_READ (68),\n\t\t.PKT_TRANS_WRITE           (70),\n\t\t.PKT_TRANS_READ            (71),\n\t\t.OUT_NARROW_SIZE           (0),\n\t\t.IN_NARROW_SIZE            (1),\n\t\t.OUT_FIXED                 (0),\n\t\t.OUT_COMPLETE_WRAP         (0),\n\t\t.ST_DATA_W                 (131),\n\t\t.ST_CHANNEL_W              (7),\n\t\t.OUT_BYTE_CNT_H            (76),\n\t\t.OUT_BURSTWRAP_H           (91),\n\t\t.COMPRESSED_READ_SUPPORT   (1),\n\t\t.BYTEENABLE_SYNTHESIS      (1),\n\t\t.PIPE_INPUTS               (0),\n\t\t.NO_WRAP_SUPPORT           (0),\n\t\t.BURSTWRAP_CONST_MASK      (0),\n\t\t.BURSTWRAP_CONST_VALUE     (0)\n\t) burst_adapter_005 (\n\t\t.clk                   (clk_0_clk_clk),                                       \n\t\t.reset                 (onchip_memory2_0_reset1_reset_bridge_in_reset_reset), \n\t\t.sink0_valid           (cmd_xbar_mux_006_src_valid),                          \n\t\t.sink0_data            (cmd_xbar_mux_006_src_data),                           \n\t\t.sink0_channel         (cmd_xbar_mux_006_src_channel),                        \n\t\t.sink0_startofpacket   (cmd_xbar_mux_006_src_startofpacket),                  \n\t\t.sink0_endofpacket     (cmd_xbar_mux_006_src_endofpacket),                    \n\t\t.sink0_ready           (cmd_xbar_mux_006_src_ready),                          \n\t\t.source0_valid         (burst_adapter_005_source0_valid),                     \n\t\t.source0_data          (burst_adapter_005_source0_data),                      \n\t\t.source0_channel       (burst_adapter_005_source0_channel),                   \n\t\t.source0_startofpacket (burst_adapter_005_source0_startofpacket),             \n\t\t.source0_endofpacket   (burst_adapter_005_source0_endofpacket),               \n\t\t.source0_ready         (burst_adapter_005_source0_ready)                      \n\t);\n\n\tsoc_system_mm_interconnect_0_cmd_xbar_demux cmd_xbar_demux (\n\t\t.clk                (clk_0_clk_clk),                                                    \n\t\t.reset              (hps_0_h2f_axi_master_agent_clk_reset_reset_bridge_in_reset_reset), \n\t\t.sink_ready         (addr_router_src_ready),                                            \n\t\t.sink_channel       (addr_router_src_channel),                                          \n\t\t.sink_data          (addr_router_src_data),                                             \n\t\t.sink_startofpacket (addr_router_src_startofpacket),                                    \n\t\t.sink_endofpacket   (addr_router_src_endofpacket),                                      \n\t\t.sink_valid         (addr_router_src_valid),                                            \n\t\t.src0_ready         (cmd_xbar_demux_src0_ready),                                        \n\t\t.src0_valid         (cmd_xbar_demux_src0_valid),                                        \n\t\t.src0_data          (cmd_xbar_demux_src0_data),                                         \n\t\t.src0_channel       (cmd_xbar_demux_src0_channel),                                      \n\t\t.src0_startofpacket (cmd_xbar_demux_src0_startofpacket),                                \n\t\t.src0_endofpacket   (cmd_xbar_demux_src0_endofpacket)                                   \n\t);\n\n\tsoc_system_mm_interconnect_0_cmd_xbar_demux cmd_xbar_demux_001 (\n\t\t.clk                (clk_0_clk_clk),                                                    \n\t\t.reset              (hps_0_h2f_axi_master_agent_clk_reset_reset_bridge_in_reset_reset), \n\t\t.sink_ready         (addr_router_001_src_ready),                                        \n\t\t.sink_channel       (addr_router_001_src_channel),                                      \n\t\t.sink_data          (addr_router_001_src_data),                                         \n\t\t.sink_startofpacket (addr_router_001_src_startofpacket),                                \n\t\t.sink_endofpacket   (addr_router_001_src_endofpacket),                                  \n\t\t.sink_valid         (addr_router_001_src_valid),                                        \n\t\t.src0_ready         (cmd_xbar_demux_001_src0_ready),                                    \n\t\t.src0_valid         (cmd_xbar_demux_001_src0_valid),                                    \n\t\t.src0_data          (cmd_xbar_demux_001_src0_data),                                     \n\t\t.src0_channel       (cmd_xbar_demux_001_src0_channel),                                  \n\t\t.src0_startofpacket (cmd_xbar_demux_001_src0_startofpacket),                            \n\t\t.src0_endofpacket   (cmd_xbar_demux_001_src0_endofpacket)                               \n\t);\n\n\tsoc_system_mm_interconnect_0_cmd_xbar_demux_002 cmd_xbar_demux_002 (\n\t\t.clk                (clk_0_clk_clk),                                       \n\t\t.reset              (onchip_memory2_0_reset1_reset_bridge_in_reset_reset), \n\t\t.sink_ready         (limiter_cmd_src_ready),                               \n\t\t.sink_channel       (limiter_cmd_src_channel),                             \n\t\t.sink_data          (limiter_cmd_src_data),                                \n\t\t.sink_startofpacket (limiter_cmd_src_startofpacket),                       \n\t\t.sink_endofpacket   (limiter_cmd_src_endofpacket),                         \n\t\t.sink_valid         (limiter_cmd_valid_data),                              \n\t\t.src0_ready         (cmd_xbar_demux_002_src0_ready),                       \n\t\t.src0_valid         (cmd_xbar_demux_002_src0_valid),                       \n\t\t.src0_data          (cmd_xbar_demux_002_src0_data),                        \n\t\t.src0_channel       (cmd_xbar_demux_002_src0_channel),                     \n\t\t.src0_startofpacket (cmd_xbar_demux_002_src0_startofpacket),               \n\t\t.src0_endofpacket   (cmd_xbar_demux_002_src0_endofpacket),                 \n\t\t.src1_ready         (cmd_xbar_demux_002_src1_ready),                       \n\t\t.src1_valid         (cmd_xbar_demux_002_src1_valid),                       \n\t\t.src1_data          (cmd_xbar_demux_002_src1_data),                        \n\t\t.src1_channel       (cmd_xbar_demux_002_src1_channel),                     \n\t\t.src1_startofpacket (cmd_xbar_demux_002_src1_startofpacket),               \n\t\t.src1_endofpacket   (cmd_xbar_demux_002_src1_endofpacket),                 \n\t\t.src2_ready         (cmd_xbar_demux_002_src2_ready),                       \n\t\t.src2_valid         (cmd_xbar_demux_002_src2_valid),                       \n\t\t.src2_data          (cmd_xbar_demux_002_src2_data),                        \n\t\t.src2_channel       (cmd_xbar_demux_002_src2_channel),                     \n\t\t.src2_startofpacket (cmd_xbar_demux_002_src2_startofpacket),               \n\t\t.src2_endofpacket   (cmd_xbar_demux_002_src2_endofpacket),                 \n\t\t.src3_ready         (cmd_xbar_demux_002_src3_ready),                       \n\t\t.src3_valid         (cmd_xbar_demux_002_src3_valid),                       \n\t\t.src3_data          (cmd_xbar_demux_002_src3_data),                        \n\t\t.src3_channel       (cmd_xbar_demux_002_src3_channel),                     \n\t\t.src3_startofpacket (cmd_xbar_demux_002_src3_startofpacket),               \n\t\t.src3_endofpacket   (cmd_xbar_demux_002_src3_endofpacket),                 \n\t\t.src4_ready         (cmd_xbar_demux_002_src4_ready),                       \n\t\t.src4_valid         (cmd_xbar_demux_002_src4_valid),                       \n\t\t.src4_data          (cmd_xbar_demux_002_src4_data),                        \n\t\t.src4_channel       (cmd_xbar_demux_002_src4_channel),                     \n\t\t.src4_startofpacket (cmd_xbar_demux_002_src4_startofpacket),               \n\t\t.src4_endofpacket   (cmd_xbar_demux_002_src4_endofpacket),                 \n\t\t.src5_ready         (cmd_xbar_demux_002_src5_ready),                       \n\t\t.src5_valid         (cmd_xbar_demux_002_src5_valid),                       \n\t\t.src5_data          (cmd_xbar_demux_002_src5_data),                        \n\t\t.src5_channel       (cmd_xbar_demux_002_src5_channel),                     \n\t\t.src5_startofpacket (cmd_xbar_demux_002_src5_startofpacket),               \n\t\t.src5_endofpacket   (cmd_xbar_demux_002_src5_endofpacket),                 \n\t\t.src6_ready         (cmd_xbar_demux_002_src6_ready),                       \n\t\t.src6_valid         (cmd_xbar_demux_002_src6_valid),                       \n\t\t.src6_data          (cmd_xbar_demux_002_src6_data),                        \n\t\t.src6_channel       (cmd_xbar_demux_002_src6_channel),                     \n\t\t.src6_startofpacket (cmd_xbar_demux_002_src6_startofpacket),               \n\t\t.src6_endofpacket   (cmd_xbar_demux_002_src6_endofpacket)                  \n\t);\n\n\tsoc_system_mm_interconnect_0_cmd_xbar_demux_003 cmd_xbar_demux_003 (\n\t\t.clk                (clk_0_clk_clk),                                                    \n\t\t.reset              (hps_0_h2f_axi_master_agent_clk_reset_reset_bridge_in_reset_reset), \n\t\t.sink_ready         (limiter_001_cmd_src_ready),                                        \n\t\t.sink_channel       (limiter_001_cmd_src_channel),                                      \n\t\t.sink_data          (limiter_001_cmd_src_data),                                         \n\t\t.sink_startofpacket (limiter_001_cmd_src_startofpacket),                                \n\t\t.sink_endofpacket   (limiter_001_cmd_src_endofpacket),                                  \n\t\t.sink_valid         (limiter_001_cmd_valid_data),                                       \n\t\t.src0_ready         (cmd_xbar_demux_003_src0_ready),                                    \n\t\t.src0_valid         (cmd_xbar_demux_003_src0_valid),                                    \n\t\t.src0_data          (cmd_xbar_demux_003_src0_data),                                     \n\t\t.src0_channel       (cmd_xbar_demux_003_src0_channel),                                  \n\t\t.src0_startofpacket (cmd_xbar_demux_003_src0_startofpacket),                            \n\t\t.src0_endofpacket   (cmd_xbar_demux_003_src0_endofpacket),                              \n\t\t.src1_ready         (cmd_xbar_demux_003_src1_ready),                                    \n\t\t.src1_valid         (cmd_xbar_demux_003_src1_valid),                                    \n\t\t.src1_data          (cmd_xbar_demux_003_src1_data),                                     \n\t\t.src1_channel       (cmd_xbar_demux_003_src1_channel),                                  \n\t\t.src1_startofpacket (cmd_xbar_demux_003_src1_startofpacket),                            \n\t\t.src1_endofpacket   (cmd_xbar_demux_003_src1_endofpacket),                              \n\t\t.src2_ready         (cmd_xbar_demux_003_src2_ready),                                    \n\t\t.src2_valid         (cmd_xbar_demux_003_src2_valid),                                    \n\t\t.src2_data          (cmd_xbar_demux_003_src2_data),                                     \n\t\t.src2_channel       (cmd_xbar_demux_003_src2_channel),                                  \n\t\t.src2_startofpacket (cmd_xbar_demux_003_src2_startofpacket),                            \n\t\t.src2_endofpacket   (cmd_xbar_demux_003_src2_endofpacket),                              \n\t\t.src3_ready         (cmd_xbar_demux_003_src3_ready),                                    \n\t\t.src3_valid         (cmd_xbar_demux_003_src3_valid),                                    \n\t\t.src3_data          (cmd_xbar_demux_003_src3_data),                                     \n\t\t.src3_channel       (cmd_xbar_demux_003_src3_channel),                                  \n\t\t.src3_startofpacket (cmd_xbar_demux_003_src3_startofpacket),                            \n\t\t.src3_endofpacket   (cmd_xbar_demux_003_src3_endofpacket),                              \n\t\t.src4_ready         (cmd_xbar_demux_003_src4_ready),                                    \n\t\t.src4_valid         (cmd_xbar_demux_003_src4_valid),                                    \n\t\t.src4_data          (cmd_xbar_demux_003_src4_data),                                     \n\t\t.src4_channel       (cmd_xbar_demux_003_src4_channel),                                  \n\t\t.src4_startofpacket (cmd_xbar_demux_003_src4_startofpacket),                            \n\t\t.src4_endofpacket   (cmd_xbar_demux_003_src4_endofpacket)                               \n\t);\n\n\tsoc_system_mm_interconnect_0_cmd_xbar_demux_003 cmd_xbar_demux_004 (\n\t\t.clk                (clk_0_clk_clk),                                                    \n\t\t.reset              (hps_0_h2f_axi_master_agent_clk_reset_reset_bridge_in_reset_reset), \n\t\t.sink_ready         (limiter_002_cmd_src_ready),                                        \n\t\t.sink_channel       (limiter_002_cmd_src_channel),                                      \n\t\t.sink_data          (limiter_002_cmd_src_data),                                         \n\t\t.sink_startofpacket (limiter_002_cmd_src_startofpacket),                                \n\t\t.sink_endofpacket   (limiter_002_cmd_src_endofpacket),                                  \n\t\t.sink_valid         (limiter_002_cmd_valid_data),                                       \n\t\t.src0_ready         (cmd_xbar_demux_004_src0_ready),                                    \n\t\t.src0_valid         (cmd_xbar_demux_004_src0_valid),                                    \n\t\t.src0_data          (cmd_xbar_demux_004_src0_data),                                     \n\t\t.src0_channel       (cmd_xbar_demux_004_src0_channel),                                  \n\t\t.src0_startofpacket (cmd_xbar_demux_004_src0_startofpacket),                            \n\t\t.src0_endofpacket   (cmd_xbar_demux_004_src0_endofpacket),                              \n\t\t.src1_ready         (cmd_xbar_demux_004_src1_ready),                                    \n\t\t.src1_valid         (cmd_xbar_demux_004_src1_valid),                                    \n\t\t.src1_data          (cmd_xbar_demux_004_src1_data),                                     \n\t\t.src1_channel       (cmd_xbar_demux_004_src1_channel),                                  \n\t\t.src1_startofpacket (cmd_xbar_demux_004_src1_startofpacket),                            \n\t\t.src1_endofpacket   (cmd_xbar_demux_004_src1_endofpacket),                              \n\t\t.src2_ready         (cmd_xbar_demux_004_src2_ready),                                    \n\t\t.src2_valid         (cmd_xbar_demux_004_src2_valid),                                    \n\t\t.src2_data          (cmd_xbar_demux_004_src2_data),                                     \n\t\t.src2_channel       (cmd_xbar_demux_004_src2_channel),                                  \n\t\t.src2_startofpacket (cmd_xbar_demux_004_src2_startofpacket),                            \n\t\t.src2_endofpacket   (cmd_xbar_demux_004_src2_endofpacket),                              \n\t\t.src3_ready         (cmd_xbar_demux_004_src3_ready),                                    \n\t\t.src3_valid         (cmd_xbar_demux_004_src3_valid),                                    \n\t\t.src3_data          (cmd_xbar_demux_004_src3_data),                                     \n\t\t.src3_channel       (cmd_xbar_demux_004_src3_channel),                                  \n\t\t.src3_startofpacket (cmd_xbar_demux_004_src3_startofpacket),                            \n\t\t.src3_endofpacket   (cmd_xbar_demux_004_src3_endofpacket),                              \n\t\t.src4_ready         (cmd_xbar_demux_004_src4_ready),                                    \n\t\t.src4_valid         (cmd_xbar_demux_004_src4_valid),                                    \n\t\t.src4_data          (cmd_xbar_demux_004_src4_data),                                     \n\t\t.src4_channel       (cmd_xbar_demux_004_src4_channel),                                  \n\t\t.src4_startofpacket (cmd_xbar_demux_004_src4_startofpacket),                            \n\t\t.src4_endofpacket   (cmd_xbar_demux_004_src4_endofpacket)                               \n\t);\n\n\tsoc_system_mm_interconnect_0_cmd_xbar_mux cmd_xbar_mux (\n\t\t.clk                 (clk_0_clk_clk),                                       \n\t\t.reset               (onchip_memory2_0_reset1_reset_bridge_in_reset_reset), \n\t\t.src_ready           (cmd_xbar_mux_src_ready),                              \n\t\t.src_valid           (cmd_xbar_mux_src_valid),                              \n\t\t.src_data            (cmd_xbar_mux_src_data),                               \n\t\t.src_channel         (cmd_xbar_mux_src_channel),                            \n\t\t.src_startofpacket   (cmd_xbar_mux_src_startofpacket),                      \n\t\t.src_endofpacket     (cmd_xbar_mux_src_endofpacket),                        \n\t\t.sink0_ready         (width_adapter_src_ready),                             \n\t\t.sink0_valid         (width_adapter_src_valid),                             \n\t\t.sink0_channel       (width_adapter_src_channel),                           \n\t\t.sink0_data          (width_adapter_src_data),                              \n\t\t.sink0_startofpacket (width_adapter_src_startofpacket),                     \n\t\t.sink0_endofpacket   (width_adapter_src_endofpacket),                       \n\t\t.sink1_ready         (width_adapter_001_src_ready),                         \n\t\t.sink1_valid         (width_adapter_001_src_valid),                         \n\t\t.sink1_channel       (width_adapter_001_src_channel),                       \n\t\t.sink1_data          (width_adapter_001_src_data),                          \n\t\t.sink1_startofpacket (width_adapter_001_src_startofpacket),                 \n\t\t.sink1_endofpacket   (width_adapter_001_src_endofpacket),                   \n\t\t.sink2_ready         (width_adapter_002_src_ready),                         \n\t\t.sink2_valid         (width_adapter_002_src_valid),                         \n\t\t.sink2_channel       (width_adapter_002_src_channel),                       \n\t\t.sink2_data          (width_adapter_002_src_data),                          \n\t\t.sink2_startofpacket (width_adapter_002_src_startofpacket),                 \n\t\t.sink2_endofpacket   (width_adapter_002_src_endofpacket)                    \n\t);\n\n\tsoc_system_mm_interconnect_0_cmd_xbar_mux_001 cmd_xbar_mux_001 (\n\t\t.clk                 (clk_0_clk_clk),                                       \n\t\t.reset               (onchip_memory2_0_reset1_reset_bridge_in_reset_reset), \n\t\t.src_ready           (cmd_xbar_mux_001_src_ready),                          \n\t\t.src_valid           (cmd_xbar_mux_001_src_valid),                          \n\t\t.src_data            (cmd_xbar_mux_001_src_data),                           \n\t\t.src_channel         (cmd_xbar_mux_001_src_channel),                        \n\t\t.src_startofpacket   (cmd_xbar_mux_001_src_startofpacket),                  \n\t\t.src_endofpacket     (cmd_xbar_mux_001_src_endofpacket),                    \n\t\t.sink0_ready         (cmd_xbar_demux_002_src1_ready),                       \n\t\t.sink0_valid         (cmd_xbar_demux_002_src1_valid),                       \n\t\t.sink0_channel       (cmd_xbar_demux_002_src1_channel),                     \n\t\t.sink0_data          (cmd_xbar_demux_002_src1_data),                        \n\t\t.sink0_startofpacket (cmd_xbar_demux_002_src1_startofpacket),               \n\t\t.sink0_endofpacket   (cmd_xbar_demux_002_src1_endofpacket),                 \n\t\t.sink1_ready         (cmd_xbar_demux_003_src0_ready),                       \n\t\t.sink1_valid         (cmd_xbar_demux_003_src0_valid),                       \n\t\t.sink1_channel       (cmd_xbar_demux_003_src0_channel),                     \n\t\t.sink1_data          (cmd_xbar_demux_003_src0_data),                        \n\t\t.sink1_startofpacket (cmd_xbar_demux_003_src0_startofpacket),               \n\t\t.sink1_endofpacket   (cmd_xbar_demux_003_src0_endofpacket),                 \n\t\t.sink2_ready         (cmd_xbar_demux_004_src0_ready),                       \n\t\t.sink2_valid         (cmd_xbar_demux_004_src0_valid),                       \n\t\t.sink2_channel       (cmd_xbar_demux_004_src0_channel),                     \n\t\t.sink2_data          (cmd_xbar_demux_004_src0_data),                        \n\t\t.sink2_startofpacket (cmd_xbar_demux_004_src0_startofpacket),               \n\t\t.sink2_endofpacket   (cmd_xbar_demux_004_src0_endofpacket)                  \n\t);\n\n\tsoc_system_mm_interconnect_0_cmd_xbar_mux_001 cmd_xbar_mux_002 (\n\t\t.clk                 (clk_0_clk_clk),                                       \n\t\t.reset               (onchip_memory2_0_reset1_reset_bridge_in_reset_reset), \n\t\t.src_ready           (cmd_xbar_mux_002_src_ready),                          \n\t\t.src_valid           (cmd_xbar_mux_002_src_valid),                          \n\t\t.src_data            (cmd_xbar_mux_002_src_data),                           \n\t\t.src_channel         (cmd_xbar_mux_002_src_channel),                        \n\t\t.src_startofpacket   (cmd_xbar_mux_002_src_startofpacket),                  \n\t\t.src_endofpacket     (cmd_xbar_mux_002_src_endofpacket),                    \n\t\t.sink0_ready         (cmd_xbar_demux_002_src2_ready),                       \n\t\t.sink0_valid         (cmd_xbar_demux_002_src2_valid),                       \n\t\t.sink0_channel       (cmd_xbar_demux_002_src2_channel),                     \n\t\t.sink0_data          (cmd_xbar_demux_002_src2_data),                        \n\t\t.sink0_startofpacket (cmd_xbar_demux_002_src2_startofpacket),               \n\t\t.sink0_endofpacket   (cmd_xbar_demux_002_src2_endofpacket),                 \n\t\t.sink1_ready         (cmd_xbar_demux_003_src1_ready),                       \n\t\t.sink1_valid         (cmd_xbar_demux_003_src1_valid),                       \n\t\t.sink1_channel       (cmd_xbar_demux_003_src1_channel),                     \n\t\t.sink1_data          (cmd_xbar_demux_003_src1_data),                        \n\t\t.sink1_startofpacket (cmd_xbar_demux_003_src1_startofpacket),               \n\t\t.sink1_endofpacket   (cmd_xbar_demux_003_src1_endofpacket),                 \n\t\t.sink2_ready         (cmd_xbar_demux_004_src1_ready),                       \n\t\t.sink2_valid         (cmd_xbar_demux_004_src1_valid),                       \n\t\t.sink2_channel       (cmd_xbar_demux_004_src1_channel),                     \n\t\t.sink2_data          (cmd_xbar_demux_004_src1_data),                        \n\t\t.sink2_startofpacket (cmd_xbar_demux_004_src1_startofpacket),               \n\t\t.sink2_endofpacket   (cmd_xbar_demux_004_src1_endofpacket)                  \n\t);\n\n\tsoc_system_mm_interconnect_0_cmd_xbar_mux_001 cmd_xbar_mux_003 (\n\t\t.clk                 (clk_0_clk_clk),                                       \n\t\t.reset               (onchip_memory2_0_reset1_reset_bridge_in_reset_reset), \n\t\t.src_ready           (cmd_xbar_mux_003_src_ready),                          \n\t\t.src_valid           (cmd_xbar_mux_003_src_valid),                          \n\t\t.src_data            (cmd_xbar_mux_003_src_data),                           \n\t\t.src_channel         (cmd_xbar_mux_003_src_channel),                        \n\t\t.src_startofpacket   (cmd_xbar_mux_003_src_startofpacket),                  \n\t\t.src_endofpacket     (cmd_xbar_mux_003_src_endofpacket),                    \n\t\t.sink0_ready         (cmd_xbar_demux_002_src3_ready),                       \n\t\t.sink0_valid         (cmd_xbar_demux_002_src3_valid),                       \n\t\t.sink0_channel       (cmd_xbar_demux_002_src3_channel),                     \n\t\t.sink0_data          (cmd_xbar_demux_002_src3_data),                        \n\t\t.sink0_startofpacket (cmd_xbar_demux_002_src3_startofpacket),               \n\t\t.sink0_endofpacket   (cmd_xbar_demux_002_src3_endofpacket),                 \n\t\t.sink1_ready         (cmd_xbar_demux_003_src2_ready),                       \n\t\t.sink1_valid         (cmd_xbar_demux_003_src2_valid),                       \n\t\t.sink1_channel       (cmd_xbar_demux_003_src2_channel),                     \n\t\t.sink1_data          (cmd_xbar_demux_003_src2_data),                        \n\t\t.sink1_startofpacket (cmd_xbar_demux_003_src2_startofpacket),               \n\t\t.sink1_endofpacket   (cmd_xbar_demux_003_src2_endofpacket),                 \n\t\t.sink2_ready         (cmd_xbar_demux_004_src2_ready),                       \n\t\t.sink2_valid         (cmd_xbar_demux_004_src2_valid),                       \n\t\t.sink2_channel       (cmd_xbar_demux_004_src2_channel),                     \n\t\t.sink2_data          (cmd_xbar_demux_004_src2_data),                        \n\t\t.sink2_startofpacket (cmd_xbar_demux_004_src2_startofpacket),               \n\t\t.sink2_endofpacket   (cmd_xbar_demux_004_src2_endofpacket)                  \n\t);\n\n\tsoc_system_mm_interconnect_0_cmd_xbar_mux_001 cmd_xbar_mux_004 (\n\t\t.clk                 (clk_0_clk_clk),                                       \n\t\t.reset               (onchip_memory2_0_reset1_reset_bridge_in_reset_reset), \n\t\t.src_ready           (cmd_xbar_mux_004_src_ready),                          \n\t\t.src_valid           (cmd_xbar_mux_004_src_valid),                          \n\t\t.src_data            (cmd_xbar_mux_004_src_data),                           \n\t\t.src_channel         (cmd_xbar_mux_004_src_channel),                        \n\t\t.src_startofpacket   (cmd_xbar_mux_004_src_startofpacket),                  \n\t\t.src_endofpacket     (cmd_xbar_mux_004_src_endofpacket),                    \n\t\t.sink0_ready         (cmd_xbar_demux_002_src4_ready),                       \n\t\t.sink0_valid         (cmd_xbar_demux_002_src4_valid),                       \n\t\t.sink0_channel       (cmd_xbar_demux_002_src4_channel),                     \n\t\t.sink0_data          (cmd_xbar_demux_002_src4_data),                        \n\t\t.sink0_startofpacket (cmd_xbar_demux_002_src4_startofpacket),               \n\t\t.sink0_endofpacket   (cmd_xbar_demux_002_src4_endofpacket),                 \n\t\t.sink1_ready         (cmd_xbar_demux_003_src3_ready),                       \n\t\t.sink1_valid         (cmd_xbar_demux_003_src3_valid),                       \n\t\t.sink1_channel       (cmd_xbar_demux_003_src3_channel),                     \n\t\t.sink1_data          (cmd_xbar_demux_003_src3_data),                        \n\t\t.sink1_startofpacket (cmd_xbar_demux_003_src3_startofpacket),               \n\t\t.sink1_endofpacket   (cmd_xbar_demux_003_src3_endofpacket),                 \n\t\t.sink2_ready         (cmd_xbar_demux_004_src3_ready),                       \n\t\t.sink2_valid         (cmd_xbar_demux_004_src3_valid),                       \n\t\t.sink2_channel       (cmd_xbar_demux_004_src3_channel),                     \n\t\t.sink2_data          (cmd_xbar_demux_004_src3_data),                        \n\t\t.sink2_startofpacket (cmd_xbar_demux_004_src3_startofpacket),               \n\t\t.sink2_endofpacket   (cmd_xbar_demux_004_src3_endofpacket)                  \n\t);\n\n\tsoc_system_mm_interconnect_0_cmd_xbar_mux_005 cmd_xbar_mux_005 (\n\t\t.clk                 (clk_0_clk_clk),                                       \n\t\t.reset               (onchip_memory2_0_reset1_reset_bridge_in_reset_reset), \n\t\t.src_ready           (cmd_xbar_mux_005_src_ready),                          \n\t\t.src_valid           (cmd_xbar_mux_005_src_valid),                          \n\t\t.src_data            (cmd_xbar_mux_005_src_data),                           \n\t\t.src_channel         (cmd_xbar_mux_005_src_channel),                        \n\t\t.src_startofpacket   (cmd_xbar_mux_005_src_startofpacket),                  \n\t\t.src_endofpacket     (cmd_xbar_mux_005_src_endofpacket),                    \n\t\t.sink0_ready         (cmd_xbar_demux_002_src5_ready),                       \n\t\t.sink0_valid         (cmd_xbar_demux_002_src5_valid),                       \n\t\t.sink0_channel       (cmd_xbar_demux_002_src5_channel),                     \n\t\t.sink0_data          (cmd_xbar_demux_002_src5_data),                        \n\t\t.sink0_startofpacket (cmd_xbar_demux_002_src5_startofpacket),               \n\t\t.sink0_endofpacket   (cmd_xbar_demux_002_src5_endofpacket)                  \n\t);\n\n\tsoc_system_mm_interconnect_0_cmd_xbar_mux_001 cmd_xbar_mux_006 (\n\t\t.clk                 (clk_0_clk_clk),                                       \n\t\t.reset               (onchip_memory2_0_reset1_reset_bridge_in_reset_reset), \n\t\t.src_ready           (cmd_xbar_mux_006_src_ready),                          \n\t\t.src_valid           (cmd_xbar_mux_006_src_valid),                          \n\t\t.src_data            (cmd_xbar_mux_006_src_data),                           \n\t\t.src_channel         (cmd_xbar_mux_006_src_channel),                        \n\t\t.src_startofpacket   (cmd_xbar_mux_006_src_startofpacket),                  \n\t\t.src_endofpacket     (cmd_xbar_mux_006_src_endofpacket),                    \n\t\t.sink0_ready         (cmd_xbar_demux_002_src6_ready),                       \n\t\t.sink0_valid         (cmd_xbar_demux_002_src6_valid),                       \n\t\t.sink0_channel       (cmd_xbar_demux_002_src6_channel),                     \n\t\t.sink0_data          (cmd_xbar_demux_002_src6_data),                        \n\t\t.sink0_startofpacket (cmd_xbar_demux_002_src6_startofpacket),               \n\t\t.sink0_endofpacket   (cmd_xbar_demux_002_src6_endofpacket),                 \n\t\t.sink1_ready         (cmd_xbar_demux_003_src4_ready),                       \n\t\t.sink1_valid         (cmd_xbar_demux_003_src4_valid),                       \n\t\t.sink1_channel       (cmd_xbar_demux_003_src4_channel),                     \n\t\t.sink1_data          (cmd_xbar_demux_003_src4_data),                        \n\t\t.sink1_startofpacket (cmd_xbar_demux_003_src4_startofpacket),               \n\t\t.sink1_endofpacket   (cmd_xbar_demux_003_src4_endofpacket),                 \n\t\t.sink2_ready         (cmd_xbar_demux_004_src4_ready),                       \n\t\t.sink2_valid         (cmd_xbar_demux_004_src4_valid),                       \n\t\t.sink2_channel       (cmd_xbar_demux_004_src4_channel),                     \n\t\t.sink2_data          (cmd_xbar_demux_004_src4_data),                        \n\t\t.sink2_startofpacket (cmd_xbar_demux_004_src4_startofpacket),               \n\t\t.sink2_endofpacket   (cmd_xbar_demux_004_src4_endofpacket)                  \n\t);\n\n\tsoc_system_mm_interconnect_0_rsp_xbar_demux rsp_xbar_demux (\n\t\t.clk                (clk_0_clk_clk),                                       \n\t\t.reset              (onchip_memory2_0_reset1_reset_bridge_in_reset_reset), \n\t\t.sink_ready         (id_router_src_ready),                                 \n\t\t.sink_channel       (id_router_src_channel),                               \n\t\t.sink_data          (id_router_src_data),                                  \n\t\t.sink_startofpacket (id_router_src_startofpacket),                         \n\t\t.sink_endofpacket   (id_router_src_endofpacket),                           \n\t\t.sink_valid         (id_router_src_valid),                                 \n\t\t.src0_ready         (rsp_xbar_demux_src0_ready),                           \n\t\t.src0_valid         (rsp_xbar_demux_src0_valid),                           \n\t\t.src0_data          (rsp_xbar_demux_src0_data),                            \n\t\t.src0_channel       (rsp_xbar_demux_src0_channel),                         \n\t\t.src0_startofpacket (rsp_xbar_demux_src0_startofpacket),                   \n\t\t.src0_endofpacket   (rsp_xbar_demux_src0_endofpacket),                     \n\t\t.src1_ready         (rsp_xbar_demux_src1_ready),                           \n\t\t.src1_valid         (rsp_xbar_demux_src1_valid),                           \n\t\t.src1_data          (rsp_xbar_demux_src1_data),                            \n\t\t.src1_channel       (rsp_xbar_demux_src1_channel),                         \n\t\t.src1_startofpacket (rsp_xbar_demux_src1_startofpacket),                   \n\t\t.src1_endofpacket   (rsp_xbar_demux_src1_endofpacket),                     \n\t\t.src2_ready         (rsp_xbar_demux_src2_ready),                           \n\t\t.src2_valid         (rsp_xbar_demux_src2_valid),                           \n\t\t.src2_data          (rsp_xbar_demux_src2_data),                            \n\t\t.src2_channel       (rsp_xbar_demux_src2_channel),                         \n\t\t.src2_startofpacket (rsp_xbar_demux_src2_startofpacket),                   \n\t\t.src2_endofpacket   (rsp_xbar_demux_src2_endofpacket)                      \n\t);\n\n\tsoc_system_mm_interconnect_0_rsp_xbar_demux_001 rsp_xbar_demux_001 (\n\t\t.clk                (clk_0_clk_clk),                                       \n\t\t.reset              (onchip_memory2_0_reset1_reset_bridge_in_reset_reset), \n\t\t.sink_ready         (id_router_001_src_ready),                             \n\t\t.sink_channel       (id_router_001_src_channel),                           \n\t\t.sink_data          (id_router_001_src_data),                              \n\t\t.sink_startofpacket (id_router_001_src_startofpacket),                     \n\t\t.sink_endofpacket   (id_router_001_src_endofpacket),                       \n\t\t.sink_valid         (id_router_001_src_valid),                             \n\t\t.src0_ready         (rsp_xbar_demux_001_src0_ready),                       \n\t\t.src0_valid         (rsp_xbar_demux_001_src0_valid),                       \n\t\t.src0_data          (rsp_xbar_demux_001_src0_data),                        \n\t\t.src0_channel       (rsp_xbar_demux_001_src0_channel),                     \n\t\t.src0_startofpacket (rsp_xbar_demux_001_src0_startofpacket),               \n\t\t.src0_endofpacket   (rsp_xbar_demux_001_src0_endofpacket),                 \n\t\t.src1_ready         (rsp_xbar_demux_001_src1_ready),                       \n\t\t.src1_valid         (rsp_xbar_demux_001_src1_valid),                       \n\t\t.src1_data          (rsp_xbar_demux_001_src1_data),                        \n\t\t.src1_channel       (rsp_xbar_demux_001_src1_channel),                     \n\t\t.src1_startofpacket (rsp_xbar_demux_001_src1_startofpacket),               \n\t\t.src1_endofpacket   (rsp_xbar_demux_001_src1_endofpacket),                 \n\t\t.src2_ready         (rsp_xbar_demux_001_src2_ready),                       \n\t\t.src2_valid         (rsp_xbar_demux_001_src2_valid),                       \n\t\t.src2_data          (rsp_xbar_demux_001_src2_data),                        \n\t\t.src2_channel       (rsp_xbar_demux_001_src2_channel),                     \n\t\t.src2_startofpacket (rsp_xbar_demux_001_src2_startofpacket),               \n\t\t.src2_endofpacket   (rsp_xbar_demux_001_src2_endofpacket)                  \n\t);\n\n\tsoc_system_mm_interconnect_0_rsp_xbar_demux_001 rsp_xbar_demux_002 (\n\t\t.clk                (clk_0_clk_clk),                                       \n\t\t.reset              (onchip_memory2_0_reset1_reset_bridge_in_reset_reset), \n\t\t.sink_ready         (id_router_002_src_ready),                             \n\t\t.sink_channel       (id_router_002_src_channel),                           \n\t\t.sink_data          (id_router_002_src_data),                              \n\t\t.sink_startofpacket (id_router_002_src_startofpacket),                     \n\t\t.sink_endofpacket   (id_router_002_src_endofpacket),                       \n\t\t.sink_valid         (id_router_002_src_valid),                             \n\t\t.src0_ready         (rsp_xbar_demux_002_src0_ready),                       \n\t\t.src0_valid         (rsp_xbar_demux_002_src0_valid),                       \n\t\t.src0_data          (rsp_xbar_demux_002_src0_data),                        \n\t\t.src0_channel       (rsp_xbar_demux_002_src0_channel),                     \n\t\t.src0_startofpacket (rsp_xbar_demux_002_src0_startofpacket),               \n\t\t.src0_endofpacket   (rsp_xbar_demux_002_src0_endofpacket),                 \n\t\t.src1_ready         (rsp_xbar_demux_002_src1_ready),                       \n\t\t.src1_valid         (rsp_xbar_demux_002_src1_valid),                       \n\t\t.src1_data          (rsp_xbar_demux_002_src1_data),                        \n\t\t.src1_channel       (rsp_xbar_demux_002_src1_channel),                     \n\t\t.src1_startofpacket (rsp_xbar_demux_002_src1_startofpacket),               \n\t\t.src1_endofpacket   (rsp_xbar_demux_002_src1_endofpacket),                 \n\t\t.src2_ready         (rsp_xbar_demux_002_src2_ready),                       \n\t\t.src2_valid         (rsp_xbar_demux_002_src2_valid),                       \n\t\t.src2_data          (rsp_xbar_demux_002_src2_data),                        \n\t\t.src2_channel       (rsp_xbar_demux_002_src2_channel),                     \n\t\t.src2_startofpacket (rsp_xbar_demux_002_src2_startofpacket),               \n\t\t.src2_endofpacket   (rsp_xbar_demux_002_src2_endofpacket)                  \n\t);\n\n\tsoc_system_mm_interconnect_0_rsp_xbar_demux_001 rsp_xbar_demux_003 (\n\t\t.clk                (clk_0_clk_clk),                                       \n\t\t.reset              (onchip_memory2_0_reset1_reset_bridge_in_reset_reset), \n\t\t.sink_ready         (id_router_003_src_ready),                             \n\t\t.sink_channel       (id_router_003_src_channel),                           \n\t\t.sink_data          (id_router_003_src_data),                              \n\t\t.sink_startofpacket (id_router_003_src_startofpacket),                     \n\t\t.sink_endofpacket   (id_router_003_src_endofpacket),                       \n\t\t.sink_valid         (id_router_003_src_valid),                             \n\t\t.src0_ready         (rsp_xbar_demux_003_src0_ready),                       \n\t\t.src0_valid         (rsp_xbar_demux_003_src0_valid),                       \n\t\t.src0_data          (rsp_xbar_demux_003_src0_data),                        \n\t\t.src0_channel       (rsp_xbar_demux_003_src0_channel),                     \n\t\t.src0_startofpacket (rsp_xbar_demux_003_src0_startofpacket),               \n\t\t.src0_endofpacket   (rsp_xbar_demux_003_src0_endofpacket),                 \n\t\t.src1_ready         (rsp_xbar_demux_003_src1_ready),                       \n\t\t.src1_valid         (rsp_xbar_demux_003_src1_valid),                       \n\t\t.src1_data          (rsp_xbar_demux_003_src1_data),                        \n\t\t.src1_channel       (rsp_xbar_demux_003_src1_channel),                     \n\t\t.src1_startofpacket (rsp_xbar_demux_003_src1_startofpacket),               \n\t\t.src1_endofpacket   (rsp_xbar_demux_003_src1_endofpacket),                 \n\t\t.src2_ready         (rsp_xbar_demux_003_src2_ready),                       \n\t\t.src2_valid         (rsp_xbar_demux_003_src2_valid),                       \n\t\t.src2_data          (rsp_xbar_demux_003_src2_data),                        \n\t\t.src2_channel       (rsp_xbar_demux_003_src2_channel),                     \n\t\t.src2_startofpacket (rsp_xbar_demux_003_src2_startofpacket),               \n\t\t.src2_endofpacket   (rsp_xbar_demux_003_src2_endofpacket)                  \n\t);\n\n\tsoc_system_mm_interconnect_0_rsp_xbar_demux_001 rsp_xbar_demux_004 (\n\t\t.clk                (clk_0_clk_clk),                                       \n\t\t.reset              (onchip_memory2_0_reset1_reset_bridge_in_reset_reset), \n\t\t.sink_ready         (id_router_004_src_ready),                             \n\t\t.sink_channel       (id_router_004_src_channel),                           \n\t\t.sink_data          (id_router_004_src_data),                              \n\t\t.sink_startofpacket (id_router_004_src_startofpacket),                     \n\t\t.sink_endofpacket   (id_router_004_src_endofpacket),                       \n\t\t.sink_valid         (id_router_004_src_valid),                             \n\t\t.src0_ready         (rsp_xbar_demux_004_src0_ready),                       \n\t\t.src0_valid         (rsp_xbar_demux_004_src0_valid),                       \n\t\t.src0_data          (rsp_xbar_demux_004_src0_data),                        \n\t\t.src0_channel       (rsp_xbar_demux_004_src0_channel),                     \n\t\t.src0_startofpacket (rsp_xbar_demux_004_src0_startofpacket),               \n\t\t.src0_endofpacket   (rsp_xbar_demux_004_src0_endofpacket),                 \n\t\t.src1_ready         (rsp_xbar_demux_004_src1_ready),                       \n\t\t.src1_valid         (rsp_xbar_demux_004_src1_valid),                       \n\t\t.src1_data          (rsp_xbar_demux_004_src1_data),                        \n\t\t.src1_channel       (rsp_xbar_demux_004_src1_channel),                     \n\t\t.src1_startofpacket (rsp_xbar_demux_004_src1_startofpacket),               \n\t\t.src1_endofpacket   (rsp_xbar_demux_004_src1_endofpacket),                 \n\t\t.src2_ready         (rsp_xbar_demux_004_src2_ready),                       \n\t\t.src2_valid         (rsp_xbar_demux_004_src2_valid),                       \n\t\t.src2_data          (rsp_xbar_demux_004_src2_data),                        \n\t\t.src2_channel       (rsp_xbar_demux_004_src2_channel),                     \n\t\t.src2_startofpacket (rsp_xbar_demux_004_src2_startofpacket),               \n\t\t.src2_endofpacket   (rsp_xbar_demux_004_src2_endofpacket)                  \n\t);\n\n\tsoc_system_mm_interconnect_0_rsp_xbar_demux_005 rsp_xbar_demux_005 (\n\t\t.clk                (clk_0_clk_clk),                                       \n\t\t.reset              (onchip_memory2_0_reset1_reset_bridge_in_reset_reset), \n\t\t.sink_ready         (id_router_005_src_ready),                             \n\t\t.sink_channel       (id_router_005_src_channel),                           \n\t\t.sink_data          (id_router_005_src_data),                              \n\t\t.sink_startofpacket (id_router_005_src_startofpacket),                     \n\t\t.sink_endofpacket   (id_router_005_src_endofpacket),                       \n\t\t.sink_valid         (id_router_005_src_valid),                             \n\t\t.src0_ready         (rsp_xbar_demux_005_src0_ready),                       \n\t\t.src0_valid         (rsp_xbar_demux_005_src0_valid),                       \n\t\t.src0_data          (rsp_xbar_demux_005_src0_data),                        \n\t\t.src0_channel       (rsp_xbar_demux_005_src0_channel),                     \n\t\t.src0_startofpacket (rsp_xbar_demux_005_src0_startofpacket),               \n\t\t.src0_endofpacket   (rsp_xbar_demux_005_src0_endofpacket)                  \n\t);\n\n\tsoc_system_mm_interconnect_0_rsp_xbar_demux_001 rsp_xbar_demux_006 (\n\t\t.clk                (clk_0_clk_clk),                                       \n\t\t.reset              (onchip_memory2_0_reset1_reset_bridge_in_reset_reset), \n\t\t.sink_ready         (id_router_006_src_ready),                             \n\t\t.sink_channel       (id_router_006_src_channel),                           \n\t\t.sink_data          (id_router_006_src_data),                              \n\t\t.sink_startofpacket (id_router_006_src_startofpacket),                     \n\t\t.sink_endofpacket   (id_router_006_src_endofpacket),                       \n\t\t.sink_valid         (id_router_006_src_valid),                             \n\t\t.src0_ready         (rsp_xbar_demux_006_src0_ready),                       \n\t\t.src0_valid         (rsp_xbar_demux_006_src0_valid),                       \n\t\t.src0_data          (rsp_xbar_demux_006_src0_data),                        \n\t\t.src0_channel       (rsp_xbar_demux_006_src0_channel),                     \n\t\t.src0_startofpacket (rsp_xbar_demux_006_src0_startofpacket),               \n\t\t.src0_endofpacket   (rsp_xbar_demux_006_src0_endofpacket),                 \n\t\t.src1_ready         (rsp_xbar_demux_006_src1_ready),                       \n\t\t.src1_valid         (rsp_xbar_demux_006_src1_valid),                       \n\t\t.src1_data          (rsp_xbar_demux_006_src1_data),                        \n\t\t.src1_channel       (rsp_xbar_demux_006_src1_channel),                     \n\t\t.src1_startofpacket (rsp_xbar_demux_006_src1_startofpacket),               \n\t\t.src1_endofpacket   (rsp_xbar_demux_006_src1_endofpacket),                 \n\t\t.src2_ready         (rsp_xbar_demux_006_src2_ready),                       \n\t\t.src2_valid         (rsp_xbar_demux_006_src2_valid),                       \n\t\t.src2_data          (rsp_xbar_demux_006_src2_data),                        \n\t\t.src2_channel       (rsp_xbar_demux_006_src2_channel),                     \n\t\t.src2_startofpacket (rsp_xbar_demux_006_src2_startofpacket),               \n\t\t.src2_endofpacket   (rsp_xbar_demux_006_src2_endofpacket)                  \n\t);\n\n\tsoc_system_mm_interconnect_0_rsp_xbar_mux rsp_xbar_mux (\n\t\t.clk                 (clk_0_clk_clk),                                                    \n\t\t.reset               (hps_0_h2f_axi_master_agent_clk_reset_reset_bridge_in_reset_reset), \n\t\t.src_ready           (rsp_xbar_mux_src_ready),                                           \n\t\t.src_valid           (rsp_xbar_mux_src_valid),                                           \n\t\t.src_data            (rsp_xbar_mux_src_data),                                            \n\t\t.src_channel         (rsp_xbar_mux_src_channel),                                         \n\t\t.src_startofpacket   (rsp_xbar_mux_src_startofpacket),                                   \n\t\t.src_endofpacket     (rsp_xbar_mux_src_endofpacket),                                     \n\t\t.sink0_ready         (width_adapter_003_src_ready),                                      \n\t\t.sink0_valid         (width_adapter_003_src_valid),                                      \n\t\t.sink0_channel       (width_adapter_003_src_channel),                                    \n\t\t.sink0_data          (width_adapter_003_src_data),                                       \n\t\t.sink0_startofpacket (width_adapter_003_src_startofpacket),                              \n\t\t.sink0_endofpacket   (width_adapter_003_src_endofpacket)                                 \n\t);\n\n\tsoc_system_mm_interconnect_0_rsp_xbar_mux rsp_xbar_mux_001 (\n\t\t.clk                 (clk_0_clk_clk),                                                    \n\t\t.reset               (hps_0_h2f_axi_master_agent_clk_reset_reset_bridge_in_reset_reset), \n\t\t.src_ready           (rsp_xbar_mux_001_src_ready),                                       \n\t\t.src_valid           (rsp_xbar_mux_001_src_valid),                                       \n\t\t.src_data            (rsp_xbar_mux_001_src_data),                                        \n\t\t.src_channel         (rsp_xbar_mux_001_src_channel),                                     \n\t\t.src_startofpacket   (rsp_xbar_mux_001_src_startofpacket),                               \n\t\t.src_endofpacket     (rsp_xbar_mux_001_src_endofpacket),                                 \n\t\t.sink0_ready         (width_adapter_004_src_ready),                                      \n\t\t.sink0_valid         (width_adapter_004_src_valid),                                      \n\t\t.sink0_channel       (width_adapter_004_src_channel),                                    \n\t\t.sink0_data          (width_adapter_004_src_data),                                       \n\t\t.sink0_startofpacket (width_adapter_004_src_startofpacket),                              \n\t\t.sink0_endofpacket   (width_adapter_004_src_endofpacket)                                 \n\t);\n\n\tsoc_system_mm_interconnect_0_rsp_xbar_mux_002 rsp_xbar_mux_002 (\n\t\t.clk                 (clk_0_clk_clk),                                       \n\t\t.reset               (onchip_memory2_0_reset1_reset_bridge_in_reset_reset), \n\t\t.src_ready           (rsp_xbar_mux_002_src_ready),                          \n\t\t.src_valid           (rsp_xbar_mux_002_src_valid),                          \n\t\t.src_data            (rsp_xbar_mux_002_src_data),                           \n\t\t.src_channel         (rsp_xbar_mux_002_src_channel),                        \n\t\t.src_startofpacket   (rsp_xbar_mux_002_src_startofpacket),                  \n\t\t.src_endofpacket     (rsp_xbar_mux_002_src_endofpacket),                    \n\t\t.sink0_ready         (width_adapter_005_src_ready),                         \n\t\t.sink0_valid         (width_adapter_005_src_valid),                         \n\t\t.sink0_channel       (width_adapter_005_src_channel),                       \n\t\t.sink0_data          (width_adapter_005_src_data),                          \n\t\t.sink0_startofpacket (width_adapter_005_src_startofpacket),                 \n\t\t.sink0_endofpacket   (width_adapter_005_src_endofpacket),                   \n\t\t.sink1_ready         (rsp_xbar_demux_001_src0_ready),                       \n\t\t.sink1_valid         (rsp_xbar_demux_001_src0_valid),                       \n\t\t.sink1_channel       (rsp_xbar_demux_001_src0_channel),                     \n\t\t.sink1_data          (rsp_xbar_demux_001_src0_data),                        \n\t\t.sink1_startofpacket (rsp_xbar_demux_001_src0_startofpacket),               \n\t\t.sink1_endofpacket   (rsp_xbar_demux_001_src0_endofpacket),                 \n\t\t.sink2_ready         (rsp_xbar_demux_002_src0_ready),                       \n\t\t.sink2_valid         (rsp_xbar_demux_002_src0_valid),                       \n\t\t.sink2_channel       (rsp_xbar_demux_002_src0_channel),                     \n\t\t.sink2_data          (rsp_xbar_demux_002_src0_data),                        \n\t\t.sink2_startofpacket (rsp_xbar_demux_002_src0_startofpacket),               \n\t\t.sink2_endofpacket   (rsp_xbar_demux_002_src0_endofpacket),                 \n\t\t.sink3_ready         (rsp_xbar_demux_003_src0_ready),                       \n\t\t.sink3_valid         (rsp_xbar_demux_003_src0_valid),                       \n\t\t.sink3_channel       (rsp_xbar_demux_003_src0_channel),                     \n\t\t.sink3_data          (rsp_xbar_demux_003_src0_data),                        \n\t\t.sink3_startofpacket (rsp_xbar_demux_003_src0_startofpacket),               \n\t\t.sink3_endofpacket   (rsp_xbar_demux_003_src0_endofpacket),                 \n\t\t.sink4_ready         (rsp_xbar_demux_004_src0_ready),                       \n\t\t.sink4_valid         (rsp_xbar_demux_004_src0_valid),                       \n\t\t.sink4_channel       (rsp_xbar_demux_004_src0_channel),                     \n\t\t.sink4_data          (rsp_xbar_demux_004_src0_data),                        \n\t\t.sink4_startofpacket (rsp_xbar_demux_004_src0_startofpacket),               \n\t\t.sink4_endofpacket   (rsp_xbar_demux_004_src0_endofpacket),                 \n\t\t.sink5_ready         (rsp_xbar_demux_005_src0_ready),                       \n\t\t.sink5_valid         (rsp_xbar_demux_005_src0_valid),                       \n\t\t.sink5_channel       (rsp_xbar_demux_005_src0_channel),                     \n\t\t.sink5_data          (rsp_xbar_demux_005_src0_data),                        \n\t\t.sink5_startofpacket (rsp_xbar_demux_005_src0_startofpacket),               \n\t\t.sink5_endofpacket   (rsp_xbar_demux_005_src0_endofpacket),                 \n\t\t.sink6_ready         (rsp_xbar_demux_006_src0_ready),                       \n\t\t.sink6_valid         (rsp_xbar_demux_006_src0_valid),                       \n\t\t.sink6_channel       (rsp_xbar_demux_006_src0_channel),                     \n\t\t.sink6_data          (rsp_xbar_demux_006_src0_data),                        \n\t\t.sink6_startofpacket (rsp_xbar_demux_006_src0_startofpacket),               \n\t\t.sink6_endofpacket   (rsp_xbar_demux_006_src0_endofpacket)                  \n\t);\n\n\tsoc_system_mm_interconnect_0_rsp_xbar_mux_003 rsp_xbar_mux_003 (\n\t\t.clk                 (clk_0_clk_clk),                                                    \n\t\t.reset               (hps_0_h2f_axi_master_agent_clk_reset_reset_bridge_in_reset_reset), \n\t\t.src_ready           (rsp_xbar_mux_003_src_ready),                                       \n\t\t.src_valid           (rsp_xbar_mux_003_src_valid),                                       \n\t\t.src_data            (rsp_xbar_mux_003_src_data),                                        \n\t\t.src_channel         (rsp_xbar_mux_003_src_channel),                                     \n\t\t.src_startofpacket   (rsp_xbar_mux_003_src_startofpacket),                               \n\t\t.src_endofpacket     (rsp_xbar_mux_003_src_endofpacket),                                 \n\t\t.sink0_ready         (rsp_xbar_demux_001_src1_ready),                                    \n\t\t.sink0_valid         (rsp_xbar_demux_001_src1_valid),                                    \n\t\t.sink0_channel       (rsp_xbar_demux_001_src1_channel),                                  \n\t\t.sink0_data          (rsp_xbar_demux_001_src1_data),                                     \n\t\t.sink0_startofpacket (rsp_xbar_demux_001_src1_startofpacket),                            \n\t\t.sink0_endofpacket   (rsp_xbar_demux_001_src1_endofpacket),                              \n\t\t.sink1_ready         (rsp_xbar_demux_002_src1_ready),                                    \n\t\t.sink1_valid         (rsp_xbar_demux_002_src1_valid),                                    \n\t\t.sink1_channel       (rsp_xbar_demux_002_src1_channel),                                  \n\t\t.sink1_data          (rsp_xbar_demux_002_src1_data),                                     \n\t\t.sink1_startofpacket (rsp_xbar_demux_002_src1_startofpacket),                            \n\t\t.sink1_endofpacket   (rsp_xbar_demux_002_src1_endofpacket),                              \n\t\t.sink2_ready         (rsp_xbar_demux_003_src1_ready),                                    \n\t\t.sink2_valid         (rsp_xbar_demux_003_src1_valid),                                    \n\t\t.sink2_channel       (rsp_xbar_demux_003_src1_channel),                                  \n\t\t.sink2_data          (rsp_xbar_demux_003_src1_data),                                     \n\t\t.sink2_startofpacket (rsp_xbar_demux_003_src1_startofpacket),                            \n\t\t.sink2_endofpacket   (rsp_xbar_demux_003_src1_endofpacket),                              \n\t\t.sink3_ready         (rsp_xbar_demux_004_src1_ready),                                    \n\t\t.sink3_valid         (rsp_xbar_demux_004_src1_valid),                                    \n\t\t.sink3_channel       (rsp_xbar_demux_004_src1_channel),                                  \n\t\t.sink3_data          (rsp_xbar_demux_004_src1_data),                                     \n\t\t.sink3_startofpacket (rsp_xbar_demux_004_src1_startofpacket),                            \n\t\t.sink3_endofpacket   (rsp_xbar_demux_004_src1_endofpacket),                              \n\t\t.sink4_ready         (rsp_xbar_demux_006_src1_ready),                                    \n\t\t.sink4_valid         (rsp_xbar_demux_006_src1_valid),                                    \n\t\t.sink4_channel       (rsp_xbar_demux_006_src1_channel),                                  \n\t\t.sink4_data          (rsp_xbar_demux_006_src1_data),                                     \n\t\t.sink4_startofpacket (rsp_xbar_demux_006_src1_startofpacket),                            \n\t\t.sink4_endofpacket   (rsp_xbar_demux_006_src1_endofpacket)                               \n\t);\n\n\tsoc_system_mm_interconnect_0_rsp_xbar_mux_003 rsp_xbar_mux_004 (\n\t\t.clk                 (clk_0_clk_clk),                                                    \n\t\t.reset               (hps_0_h2f_axi_master_agent_clk_reset_reset_bridge_in_reset_reset), \n\t\t.src_ready           (rsp_xbar_mux_004_src_ready),                                       \n\t\t.src_valid           (rsp_xbar_mux_004_src_valid),                                       \n\t\t.src_data            (rsp_xbar_mux_004_src_data),                                        \n\t\t.src_channel         (rsp_xbar_mux_004_src_channel),                                     \n\t\t.src_startofpacket   (rsp_xbar_mux_004_src_startofpacket),                               \n\t\t.src_endofpacket     (rsp_xbar_mux_004_src_endofpacket),                                 \n\t\t.sink0_ready         (rsp_xbar_demux_001_src2_ready),                                    \n\t\t.sink0_valid         (rsp_xbar_demux_001_src2_valid),                                    \n\t\t.sink0_channel       (rsp_xbar_demux_001_src2_channel),                                  \n\t\t.sink0_data          (rsp_xbar_demux_001_src2_data),                                     \n\t\t.sink0_startofpacket (rsp_xbar_demux_001_src2_startofpacket),                            \n\t\t.sink0_endofpacket   (rsp_xbar_demux_001_src2_endofpacket),                              \n\t\t.sink1_ready         (rsp_xbar_demux_002_src2_ready),                                    \n\t\t.sink1_valid         (rsp_xbar_demux_002_src2_valid),                                    \n\t\t.sink1_channel       (rsp_xbar_demux_002_src2_channel),                                  \n\t\t.sink1_data          (rsp_xbar_demux_002_src2_data),                                     \n\t\t.sink1_startofpacket (rsp_xbar_demux_002_src2_startofpacket),                            \n\t\t.sink1_endofpacket   (rsp_xbar_demux_002_src2_endofpacket),                              \n\t\t.sink2_ready         (rsp_xbar_demux_003_src2_ready),                                    \n\t\t.sink2_valid         (rsp_xbar_demux_003_src2_valid),                                    \n\t\t.sink2_channel       (rsp_xbar_demux_003_src2_channel),                                  \n\t\t.sink2_data          (rsp_xbar_demux_003_src2_data),                                     \n\t\t.sink2_startofpacket (rsp_xbar_demux_003_src2_startofpacket),                            \n\t\t.sink2_endofpacket   (rsp_xbar_demux_003_src2_endofpacket),                              \n\t\t.sink3_ready         (rsp_xbar_demux_004_src2_ready),                                    \n\t\t.sink3_valid         (rsp_xbar_demux_004_src2_valid),                                    \n\t\t.sink3_channel       (rsp_xbar_demux_004_src2_channel),                                  \n\t\t.sink3_data          (rsp_xbar_demux_004_src2_data),                                     \n\t\t.sink3_startofpacket (rsp_xbar_demux_004_src2_startofpacket),                            \n\t\t.sink3_endofpacket   (rsp_xbar_demux_004_src2_endofpacket),                              \n\t\t.sink4_ready         (rsp_xbar_demux_006_src2_ready),                                    \n\t\t.sink4_valid         (rsp_xbar_demux_006_src2_valid),                                    \n\t\t.sink4_channel       (rsp_xbar_demux_006_src2_channel),                                  \n\t\t.sink4_data          (rsp_xbar_demux_006_src2_data),                                     \n\t\t.sink4_startofpacket (rsp_xbar_demux_006_src2_startofpacket),                            \n\t\t.sink4_endofpacket   (rsp_xbar_demux_006_src2_endofpacket)                               \n\t);\n\n\taltera_merlin_width_adapter #(\n\t\t.IN_PKT_ADDR_H                 (175),\n\t\t.IN_PKT_ADDR_L                 (144),\n\t\t.IN_PKT_DATA_H                 (127),\n\t\t.IN_PKT_DATA_L                 (0),\n\t\t.IN_PKT_BYTEEN_H               (143),\n\t\t.IN_PKT_BYTEEN_L               (128),\n\t\t.IN_PKT_BYTE_CNT_H             (190),\n\t\t.IN_PKT_BYTE_CNT_L             (182),\n\t\t.IN_PKT_TRANS_COMPRESSED_READ  (176),\n\t\t.IN_PKT_BURSTWRAP_H            (199),\n\t\t.IN_PKT_BURSTWRAP_L            (191),\n\t\t.IN_PKT_BURST_SIZE_H           (202),\n\t\t.IN_PKT_BURST_SIZE_L           (200),\n\t\t.IN_PKT_RESPONSE_STATUS_H      (235),\n\t\t.IN_PKT_RESPONSE_STATUS_L      (234),\n\t\t.IN_PKT_TRANS_EXCLUSIVE        (181),\n\t\t.IN_PKT_BURST_TYPE_H           (204),\n\t\t.IN_PKT_BURST_TYPE_L           (203),\n\t\t.IN_PKT_ORI_BURST_SIZE_L       (236),\n\t\t.IN_PKT_ORI_BURST_SIZE_H       (238),\n\t\t.IN_ST_DATA_W                  (239),\n\t\t.OUT_PKT_ADDR_H                (103),\n\t\t.OUT_PKT_ADDR_L                (72),\n\t\t.OUT_PKT_DATA_H                (63),\n\t\t.OUT_PKT_DATA_L                (0),\n\t\t.OUT_PKT_BYTEEN_H              (71),\n\t\t.OUT_PKT_BYTEEN_L              (64),\n\t\t.OUT_PKT_BYTE_CNT_H            (118),\n\t\t.OUT_PKT_BYTE_CNT_L            (110),\n\t\t.OUT_PKT_TRANS_COMPRESSED_READ (104),\n\t\t.OUT_PKT_BURST_SIZE_H          (130),\n\t\t.OUT_PKT_BURST_SIZE_L          (128),\n\t\t.OUT_PKT_RESPONSE_STATUS_H     (163),\n\t\t.OUT_PKT_RESPONSE_STATUS_L     (162),\n\t\t.OUT_PKT_TRANS_EXCLUSIVE       (109),\n\t\t.OUT_PKT_BURST_TYPE_H          (132),\n\t\t.OUT_PKT_BURST_TYPE_L          (131),\n\t\t.OUT_PKT_ORI_BURST_SIZE_L      (164),\n\t\t.OUT_PKT_ORI_BURST_SIZE_H      (166),\n\t\t.OUT_ST_DATA_W                 (167),\n\t\t.ST_CHANNEL_W                  (7),\n\t\t.OPTIMIZE_FOR_RSP              (0),\n\t\t.RESPONSE_PATH                 (0),\n\t\t.CONSTANT_BURST_SIZE           (0),\n\t\t.PACKING                       (0)\n\t) width_adapter (\n\t\t.clk                  (clk_0_clk_clk),                                                    \n\t\t.reset                (hps_0_h2f_axi_master_agent_clk_reset_reset_bridge_in_reset_reset), \n\t\t.in_valid             (cmd_xbar_demux_src0_valid),                                        \n\t\t.in_channel           (cmd_xbar_demux_src0_channel),                                      \n\t\t.in_startofpacket     (cmd_xbar_demux_src0_startofpacket),                                \n\t\t.in_endofpacket       (cmd_xbar_demux_src0_endofpacket),                                  \n\t\t.in_ready             (cmd_xbar_demux_src0_ready),                                        \n\t\t.in_data              (cmd_xbar_demux_src0_data),                                         \n\t\t.out_endofpacket      (width_adapter_src_endofpacket),                                    \n\t\t.out_data             (width_adapter_src_data),                                           \n\t\t.out_channel          (width_adapter_src_channel),                                        \n\t\t.out_valid            (width_adapter_src_valid),                                          \n\t\t.out_ready            (width_adapter_src_ready),                                          \n\t\t.out_startofpacket    (width_adapter_src_startofpacket),                                  \n\t\t.in_command_size_data (3'b000)                                                            \n\t);\n\n\taltera_merlin_width_adapter #(\n\t\t.IN_PKT_ADDR_H                 (175),\n\t\t.IN_PKT_ADDR_L                 (144),\n\t\t.IN_PKT_DATA_H                 (127),\n\t\t.IN_PKT_DATA_L                 (0),\n\t\t.IN_PKT_BYTEEN_H               (143),\n\t\t.IN_PKT_BYTEEN_L               (128),\n\t\t.IN_PKT_BYTE_CNT_H             (190),\n\t\t.IN_PKT_BYTE_CNT_L             (182),\n\t\t.IN_PKT_TRANS_COMPRESSED_READ  (176),\n\t\t.IN_PKT_BURSTWRAP_H            (199),\n\t\t.IN_PKT_BURSTWRAP_L            (191),\n\t\t.IN_PKT_BURST_SIZE_H           (202),\n\t\t.IN_PKT_BURST_SIZE_L           (200),\n\t\t.IN_PKT_RESPONSE_STATUS_H      (235),\n\t\t.IN_PKT_RESPONSE_STATUS_L      (234),\n\t\t.IN_PKT_TRANS_EXCLUSIVE        (181),\n\t\t.IN_PKT_BURST_TYPE_H           (204),\n\t\t.IN_PKT_BURST_TYPE_L           (203),\n\t\t.IN_PKT_ORI_BURST_SIZE_L       (236),\n\t\t.IN_PKT_ORI_BURST_SIZE_H       (238),\n\t\t.IN_ST_DATA_W                  (239),\n\t\t.OUT_PKT_ADDR_H                (103),\n\t\t.OUT_PKT_ADDR_L                (72),\n\t\t.OUT_PKT_DATA_H                (63),\n\t\t.OUT_PKT_DATA_L                (0),\n\t\t.OUT_PKT_BYTEEN_H              (71),\n\t\t.OUT_PKT_BYTEEN_L              (64),\n\t\t.OUT_PKT_BYTE_CNT_H            (118),\n\t\t.OUT_PKT_BYTE_CNT_L            (110),\n\t\t.OUT_PKT_TRANS_COMPRESSED_READ (104),\n\t\t.OUT_PKT_BURST_SIZE_H          (130),\n\t\t.OUT_PKT_BURST_SIZE_L          (128),\n\t\t.OUT_PKT_RESPONSE_STATUS_H     (163),\n\t\t.OUT_PKT_RESPONSE_STATUS_L     (162),\n\t\t.OUT_PKT_TRANS_EXCLUSIVE       (109),\n\t\t.OUT_PKT_BURST_TYPE_H          (132),\n\t\t.OUT_PKT_BURST_TYPE_L          (131),\n\t\t.OUT_PKT_ORI_BURST_SIZE_L      (164),\n\t\t.OUT_PKT_ORI_BURST_SIZE_H      (166),\n\t\t.OUT_ST_DATA_W                 (167),\n\t\t.ST_CHANNEL_W                  (7),\n\t\t.OPTIMIZE_FOR_RSP              (0),\n\t\t.RESPONSE_PATH                 (0),\n\t\t.CONSTANT_BURST_SIZE           (0),\n\t\t.PACKING                       (0)\n\t) width_adapter_001 (\n\t\t.clk                  (clk_0_clk_clk),                                                    \n\t\t.reset                (hps_0_h2f_axi_master_agent_clk_reset_reset_bridge_in_reset_reset), \n\t\t.in_valid             (cmd_xbar_demux_001_src0_valid),                                    \n\t\t.in_channel           (cmd_xbar_demux_001_src0_channel),                                  \n\t\t.in_startofpacket     (cmd_xbar_demux_001_src0_startofpacket),                            \n\t\t.in_endofpacket       (cmd_xbar_demux_001_src0_endofpacket),                              \n\t\t.in_ready             (cmd_xbar_demux_001_src0_ready),                                    \n\t\t.in_data              (cmd_xbar_demux_001_src0_data),                                     \n\t\t.out_endofpacket      (width_adapter_001_src_endofpacket),                                \n\t\t.out_data             (width_adapter_001_src_data),                                       \n\t\t.out_channel          (width_adapter_001_src_channel),                                    \n\t\t.out_valid            (width_adapter_001_src_valid),                                      \n\t\t.out_ready            (width_adapter_001_src_ready),                                      \n\t\t.out_startofpacket    (width_adapter_001_src_startofpacket),                              \n\t\t.in_command_size_data (3'b000)                                                            \n\t);\n\n\taltera_merlin_width_adapter #(\n\t\t.IN_PKT_ADDR_H                 (67),\n\t\t.IN_PKT_ADDR_L                 (36),\n\t\t.IN_PKT_DATA_H                 (31),\n\t\t.IN_PKT_DATA_L                 (0),\n\t\t.IN_PKT_BYTEEN_H               (35),\n\t\t.IN_PKT_BYTEEN_L               (32),\n\t\t.IN_PKT_BYTE_CNT_H             (82),\n\t\t.IN_PKT_BYTE_CNT_L             (74),\n\t\t.IN_PKT_TRANS_COMPRESSED_READ  (68),\n\t\t.IN_PKT_BURSTWRAP_H            (91),\n\t\t.IN_PKT_BURSTWRAP_L            (83),\n\t\t.IN_PKT_BURST_SIZE_H           (94),\n\t\t.IN_PKT_BURST_SIZE_L           (92),\n\t\t.IN_PKT_RESPONSE_STATUS_H      (127),\n\t\t.IN_PKT_RESPONSE_STATUS_L      (126),\n\t\t.IN_PKT_TRANS_EXCLUSIVE        (73),\n\t\t.IN_PKT_BURST_TYPE_H           (96),\n\t\t.IN_PKT_BURST_TYPE_L           (95),\n\t\t.IN_PKT_ORI_BURST_SIZE_L       (128),\n\t\t.IN_PKT_ORI_BURST_SIZE_H       (130),\n\t\t.IN_ST_DATA_W                  (131),\n\t\t.OUT_PKT_ADDR_H                (103),\n\t\t.OUT_PKT_ADDR_L                (72),\n\t\t.OUT_PKT_DATA_H                (63),\n\t\t.OUT_PKT_DATA_L                (0),\n\t\t.OUT_PKT_BYTEEN_H              (71),\n\t\t.OUT_PKT_BYTEEN_L              (64),\n\t\t.OUT_PKT_BYTE_CNT_H            (118),\n\t\t.OUT_PKT_BYTE_CNT_L            (110),\n\t\t.OUT_PKT_TRANS_COMPRESSED_READ (104),\n\t\t.OUT_PKT_BURST_SIZE_H          (130),\n\t\t.OUT_PKT_BURST_SIZE_L          (128),\n\t\t.OUT_PKT_RESPONSE_STATUS_H     (163),\n\t\t.OUT_PKT_RESPONSE_STATUS_L     (162),\n\t\t.OUT_PKT_TRANS_EXCLUSIVE       (109),\n\t\t.OUT_PKT_BURST_TYPE_H          (132),\n\t\t.OUT_PKT_BURST_TYPE_L          (131),\n\t\t.OUT_PKT_ORI_BURST_SIZE_L      (164),\n\t\t.OUT_PKT_ORI_BURST_SIZE_H      (166),\n\t\t.OUT_ST_DATA_W                 (167),\n\t\t.ST_CHANNEL_W                  (7),\n\t\t.OPTIMIZE_FOR_RSP              (0),\n\t\t.RESPONSE_PATH                 (0),\n\t\t.CONSTANT_BURST_SIZE           (0),\n\t\t.PACKING                       (0)\n\t) width_adapter_002 (\n\t\t.clk                  (clk_0_clk_clk),                                       \n\t\t.reset                (onchip_memory2_0_reset1_reset_bridge_in_reset_reset), \n\t\t.in_valid             (cmd_xbar_demux_002_src0_valid),                       \n\t\t.in_channel           (cmd_xbar_demux_002_src0_channel),                     \n\t\t.in_startofpacket     (cmd_xbar_demux_002_src0_startofpacket),               \n\t\t.in_endofpacket       (cmd_xbar_demux_002_src0_endofpacket),                 \n\t\t.in_ready             (cmd_xbar_demux_002_src0_ready),                       \n\t\t.in_data              (cmd_xbar_demux_002_src0_data),                        \n\t\t.out_endofpacket      (width_adapter_002_src_endofpacket),                   \n\t\t.out_data             (width_adapter_002_src_data),                          \n\t\t.out_channel          (width_adapter_002_src_channel),                       \n\t\t.out_valid            (width_adapter_002_src_valid),                         \n\t\t.out_ready            (width_adapter_002_src_ready),                         \n\t\t.out_startofpacket    (width_adapter_002_src_startofpacket),                 \n\t\t.in_command_size_data (3'b000)                                               \n\t);\n\n\taltera_merlin_width_adapter #(\n\t\t.IN_PKT_ADDR_H                 (103),\n\t\t.IN_PKT_ADDR_L                 (72),\n\t\t.IN_PKT_DATA_H                 (63),\n\t\t.IN_PKT_DATA_L                 (0),\n\t\t.IN_PKT_BYTEEN_H               (71),\n\t\t.IN_PKT_BYTEEN_L               (64),\n\t\t.IN_PKT_BYTE_CNT_H             (118),\n\t\t.IN_PKT_BYTE_CNT_L             (110),\n\t\t.IN_PKT_TRANS_COMPRESSED_READ  (104),\n\t\t.IN_PKT_BURSTWRAP_H            (127),\n\t\t.IN_PKT_BURSTWRAP_L            (119),\n\t\t.IN_PKT_BURST_SIZE_H           (130),\n\t\t.IN_PKT_BURST_SIZE_L           (128),\n\t\t.IN_PKT_RESPONSE_STATUS_H      (163),\n\t\t.IN_PKT_RESPONSE_STATUS_L      (162),\n\t\t.IN_PKT_TRANS_EXCLUSIVE        (109),\n\t\t.IN_PKT_BURST_TYPE_H           (132),\n\t\t.IN_PKT_BURST_TYPE_L           (131),\n\t\t.IN_PKT_ORI_BURST_SIZE_L       (164),\n\t\t.IN_PKT_ORI_BURST_SIZE_H       (166),\n\t\t.IN_ST_DATA_W                  (167),\n\t\t.OUT_PKT_ADDR_H                (175),\n\t\t.OUT_PKT_ADDR_L                (144),\n\t\t.OUT_PKT_DATA_H                (127),\n\t\t.OUT_PKT_DATA_L                (0),\n\t\t.OUT_PKT_BYTEEN_H              (143),\n\t\t.OUT_PKT_BYTEEN_L              (128),\n\t\t.OUT_PKT_BYTE_CNT_H            (190),\n\t\t.OUT_PKT_BYTE_CNT_L            (182),\n\t\t.OUT_PKT_TRANS_COMPRESSED_READ (176),\n\t\t.OUT_PKT_BURST_SIZE_H          (202),\n\t\t.OUT_PKT_BURST_SIZE_L          (200),\n\t\t.OUT_PKT_RESPONSE_STATUS_H     (235),\n\t\t.OUT_PKT_RESPONSE_STATUS_L     (234),\n\t\t.OUT_PKT_TRANS_EXCLUSIVE       (181),\n\t\t.OUT_PKT_BURST_TYPE_H          (204),\n\t\t.OUT_PKT_BURST_TYPE_L          (203),\n\t\t.OUT_PKT_ORI_BURST_SIZE_L      (236),\n\t\t.OUT_PKT_ORI_BURST_SIZE_H      (238),\n\t\t.OUT_ST_DATA_W                 (239),\n\t\t.ST_CHANNEL_W                  (7),\n\t\t.OPTIMIZE_FOR_RSP              (0),\n\t\t.RESPONSE_PATH                 (1),\n\t\t.CONSTANT_BURST_SIZE           (0),\n\t\t.PACKING                       (1)\n\t) width_adapter_003 (\n\t\t.clk                  (clk_0_clk_clk),                                       \n\t\t.reset                (onchip_memory2_0_reset1_reset_bridge_in_reset_reset), \n\t\t.in_valid             (rsp_xbar_demux_src0_valid),                           \n\t\t.in_channel           (rsp_xbar_demux_src0_channel),                         \n\t\t.in_startofpacket     (rsp_xbar_demux_src0_startofpacket),                   \n\t\t.in_endofpacket       (rsp_xbar_demux_src0_endofpacket),                     \n\t\t.in_ready             (rsp_xbar_demux_src0_ready),                           \n\t\t.in_data              (rsp_xbar_demux_src0_data),                            \n\t\t.out_endofpacket      (width_adapter_003_src_endofpacket),                   \n\t\t.out_data             (width_adapter_003_src_data),                          \n\t\t.out_channel          (width_adapter_003_src_channel),                       \n\t\t.out_valid            (width_adapter_003_src_valid),                         \n\t\t.out_ready            (width_adapter_003_src_ready),                         \n\t\t.out_startofpacket    (width_adapter_003_src_startofpacket),                 \n\t\t.in_command_size_data (3'b000)                                               \n\t);\n\n\taltera_merlin_width_adapter #(\n\t\t.IN_PKT_ADDR_H                 (103),\n\t\t.IN_PKT_ADDR_L                 (72),\n\t\t.IN_PKT_DATA_H                 (63),\n\t\t.IN_PKT_DATA_L                 (0),\n\t\t.IN_PKT_BYTEEN_H               (71),\n\t\t.IN_PKT_BYTEEN_L               (64),\n\t\t.IN_PKT_BYTE_CNT_H             (118),\n\t\t.IN_PKT_BYTE_CNT_L             (110),\n\t\t.IN_PKT_TRANS_COMPRESSED_READ  (104),\n\t\t.IN_PKT_BURSTWRAP_H            (127),\n\t\t.IN_PKT_BURSTWRAP_L            (119),\n\t\t.IN_PKT_BURST_SIZE_H           (130),\n\t\t.IN_PKT_BURST_SIZE_L           (128),\n\t\t.IN_PKT_RESPONSE_STATUS_H      (163),\n\t\t.IN_PKT_RESPONSE_STATUS_L      (162),\n\t\t.IN_PKT_TRANS_EXCLUSIVE        (109),\n\t\t.IN_PKT_BURST_TYPE_H           (132),\n\t\t.IN_PKT_BURST_TYPE_L           (131),\n\t\t.IN_PKT_ORI_BURST_SIZE_L       (164),\n\t\t.IN_PKT_ORI_BURST_SIZE_H       (166),\n\t\t.IN_ST_DATA_W                  (167),\n\t\t.OUT_PKT_ADDR_H                (175),\n\t\t.OUT_PKT_ADDR_L                (144),\n\t\t.OUT_PKT_DATA_H                (127),\n\t\t.OUT_PKT_DATA_L                (0),\n\t\t.OUT_PKT_BYTEEN_H              (143),\n\t\t.OUT_PKT_BYTEEN_L              (128),\n\t\t.OUT_PKT_BYTE_CNT_H            (190),\n\t\t.OUT_PKT_BYTE_CNT_L            (182),\n\t\t.OUT_PKT_TRANS_COMPRESSED_READ (176),\n\t\t.OUT_PKT_BURST_SIZE_H          (202),\n\t\t.OUT_PKT_BURST_SIZE_L          (200),\n\t\t.OUT_PKT_RESPONSE_STATUS_H     (235),\n\t\t.OUT_PKT_RESPONSE_STATUS_L     (234),\n\t\t.OUT_PKT_TRANS_EXCLUSIVE       (181),\n\t\t.OUT_PKT_BURST_TYPE_H          (204),\n\t\t.OUT_PKT_BURST_TYPE_L          (203),\n\t\t.OUT_PKT_ORI_BURST_SIZE_L      (236),\n\t\t.OUT_PKT_ORI_BURST_SIZE_H      (238),\n\t\t.OUT_ST_DATA_W                 (239),\n\t\t.ST_CHANNEL_W                  (7),\n\t\t.OPTIMIZE_FOR_RSP              (0),\n\t\t.RESPONSE_PATH                 (1),\n\t\t.CONSTANT_BURST_SIZE           (0),\n\t\t.PACKING                       (1)\n\t) width_adapter_004 (\n\t\t.clk                  (clk_0_clk_clk),                                       \n\t\t.reset                (onchip_memory2_0_reset1_reset_bridge_in_reset_reset), \n\t\t.in_valid             (rsp_xbar_demux_src1_valid),                           \n\t\t.in_channel           (rsp_xbar_demux_src1_channel),                         \n\t\t.in_startofpacket     (rsp_xbar_demux_src1_startofpacket),                   \n\t\t.in_endofpacket       (rsp_xbar_demux_src1_endofpacket),                     \n\t\t.in_ready             (rsp_xbar_demux_src1_ready),                           \n\t\t.in_data              (rsp_xbar_demux_src1_data),                            \n\t\t.out_endofpacket      (width_adapter_004_src_endofpacket),                   \n\t\t.out_data             (width_adapter_004_src_data),                          \n\t\t.out_channel          (width_adapter_004_src_channel),                       \n\t\t.out_valid            (width_adapter_004_src_valid),                         \n\t\t.out_ready            (width_adapter_004_src_ready),                         \n\t\t.out_startofpacket    (width_adapter_004_src_startofpacket),                 \n\t\t.in_command_size_data (3'b000)                                               \n\t);\n\n\taltera_merlin_width_adapter #(\n\t\t.IN_PKT_ADDR_H                 (103),\n\t\t.IN_PKT_ADDR_L                 (72),\n\t\t.IN_PKT_DATA_H                 (63),\n\t\t.IN_PKT_DATA_L                 (0),\n\t\t.IN_PKT_BYTEEN_H               (71),\n\t\t.IN_PKT_BYTEEN_L               (64),\n\t\t.IN_PKT_BYTE_CNT_H             (118),\n\t\t.IN_PKT_BYTE_CNT_L             (110),\n\t\t.IN_PKT_TRANS_COMPRESSED_READ  (104),\n\t\t.IN_PKT_BURSTWRAP_H            (127),\n\t\t.IN_PKT_BURSTWRAP_L            (119),\n\t\t.IN_PKT_BURST_SIZE_H           (130),\n\t\t.IN_PKT_BURST_SIZE_L           (128),\n\t\t.IN_PKT_RESPONSE_STATUS_H      (163),\n\t\t.IN_PKT_RESPONSE_STATUS_L      (162),\n\t\t.IN_PKT_TRANS_EXCLUSIVE        (109),\n\t\t.IN_PKT_BURST_TYPE_H           (132),\n\t\t.IN_PKT_BURST_TYPE_L           (131),\n\t\t.IN_PKT_ORI_BURST_SIZE_L       (164),\n\t\t.IN_PKT_ORI_BURST_SIZE_H       (166),\n\t\t.IN_ST_DATA_W                  (167),\n\t\t.OUT_PKT_ADDR_H                (67),\n\t\t.OUT_PKT_ADDR_L                (36),\n\t\t.OUT_PKT_DATA_H                (31),\n\t\t.OUT_PKT_DATA_L                (0),\n\t\t.OUT_PKT_BYTEEN_H              (35),\n\t\t.OUT_PKT_BYTEEN_L              (32),\n\t\t.OUT_PKT_BYTE_CNT_H            (82),\n\t\t.OUT_PKT_BYTE_CNT_L            (74),\n\t\t.OUT_PKT_TRANS_COMPRESSED_READ (68),\n\t\t.OUT_PKT_BURST_SIZE_H          (94),\n\t\t.OUT_PKT_BURST_SIZE_L          (92),\n\t\t.OUT_PKT_RESPONSE_STATUS_H     (127),\n\t\t.OUT_PKT_RESPONSE_STATUS_L     (126),\n\t\t.OUT_PKT_TRANS_EXCLUSIVE       (73),\n\t\t.OUT_PKT_BURST_TYPE_H          (96),\n\t\t.OUT_PKT_BURST_TYPE_L          (95),\n\t\t.OUT_PKT_ORI_BURST_SIZE_L      (128),\n\t\t.OUT_PKT_ORI_BURST_SIZE_H      (130),\n\t\t.OUT_ST_DATA_W                 (131),\n\t\t.ST_CHANNEL_W                  (7),\n\t\t.OPTIMIZE_FOR_RSP              (1),\n\t\t.RESPONSE_PATH                 (1),\n\t\t.CONSTANT_BURST_SIZE           (0),\n\t\t.PACKING                       (1)\n\t) width_adapter_005 (\n\t\t.clk                  (clk_0_clk_clk),                                       \n\t\t.reset                (onchip_memory2_0_reset1_reset_bridge_in_reset_reset), \n\t\t.in_valid             (rsp_xbar_demux_src2_valid),                           \n\t\t.in_channel           (rsp_xbar_demux_src2_channel),                         \n\t\t.in_startofpacket     (rsp_xbar_demux_src2_startofpacket),                   \n\t\t.in_endofpacket       (rsp_xbar_demux_src2_endofpacket),                     \n\t\t.in_ready             (rsp_xbar_demux_src2_ready),                           \n\t\t.in_data              (rsp_xbar_demux_src2_data),                            \n\t\t.out_endofpacket      (width_adapter_005_src_endofpacket),                   \n\t\t.out_data             (width_adapter_005_src_data),                          \n\t\t.out_channel          (width_adapter_005_src_channel),                       \n\t\t.out_valid            (width_adapter_005_src_valid),                         \n\t\t.out_ready            (width_adapter_005_src_ready),                         \n\t\t.out_startofpacket    (width_adapter_005_src_startofpacket),                 \n\t\t.in_command_size_data (3'b000)                                               \n\t);\n\nendmodule\n</code>"
                },
                {
                    "type": "text",
                    "text": "Based on the provided original Verilog code, its comments and above answers, generate a detailed specification for the module. Include the following information in a single, concise paragraph:\n1. The name of the module.\n2. A simple explanation of the module's functionality.\n3. The input and output ports, along with a brief explanation of each.\n4. The internal signals used within the module, with a brief explanation of their purpose.\n5. An overview of the different blocks or sections in the code and their functions.\nEnsure that the specification is clear and accurately reflects the details from the code and comments.\nYour answer should be structured and well-organized, providing a comprehensive and detailed overview of the module's design and operation.\nPlease provide your answer in the following format:\nModule name: [module name]. Module specification: [module specification]."
                },
                {
                    "type": "text",
                    "text": "Module name: soc_system_mm_interconnect_0. Module specification: This module implements a complex memory-mapped interconnect structure for a System-on-Chip (SoC) design, connecting multiple master and slave components. It supports AXI and Avalon interfaces, handling tasks such as address decoding, data transfer, and bus arbitration. The module has numerous input and output ports for AXI master interfaces (e.g., hps_0_h2f_axi_master_*), clock and reset signals, and various slave interface signals (e.g., button_pio_s1_*). Internal signals include crossbar multiplexers (e.g., rsp_xbar_mux_src_*), master and slave translators (e.g., *_translator_avalon_universal_*), burst adapters (burst_adapter_*), and width adapters ("
                }
            ]
        }
    ]
}