INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Cyrill/Documents/S6/BA-GULFstream/shiftRegSynch_v2/shiftRegSynch.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
