$date
	Sat Sep  3 15:31:24 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module Q2_2_i_tb $end
$var wire 1 ! chk $end
$var wire 1 " a $end
$var reg 1 # x $end
$var reg 1 $ y $end
$var reg 1 % z $end
$scope module q2_2_i $end
$var wire 1 " a $end
$var wire 1 ! chk $end
$var wire 1 # x $end
$var wire 1 $ y $end
$var wire 1 % z $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0%
0$
0#
0"
0!
$end
#40
1%
#80
1"
1!
0%
1$
#120
1%
#140
1#
#160
