<!DOCTYPE html>
<html>
<head>
<meta charset="UTF-8">
<meta name="viewport" content="width=device-width, initial-scale=1">
<link rel="stylesheet" type="text/css" href="style.css">
<script src="script.js"></script>
<title>VMOVSH - Move Scalar FP16 Value </title></head>
<body>
<div id="head">
<a href="index.html">x86doc</a> › VMOVSH - Move Scalar FP16 Value </div>
<div id="body">
<h1>VMOVSH—Move Scalar FP16 Value</h1>
<table>
<tr>
<th>Opcode/Instruction</th>
<th>Op/En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th></tr>
<tr>
<td>
<p>EVEX.LLIG.F3.MAP5.W0  10  /r</p>
<p>VMOVSH xmm1{k1}{z}, m16</p></td>
<td>A</td>
<td>V/V</td>
<td>AVX512-FP16</td>
<td>Move FP16 value from m16 to xmm1 subject to writemask k1.</td></tr>
<tr>
<td>
<p>EVEX.LLIG.F3.MAP5.W0  11  /r</p>
<p>VMOVSH m16{k1}, xmm1</p></td>
<td>B</td>
<td>V/V</td>
<td>AVX512-FP16</td>
<td>Move low FP16 value from xmm1 to m16 subject to writemask k1.</td></tr>
<tr>
<td>
<p>EVEX.LLIG.F3.MAP5.W0  10  /r</p>
<p>VMOVSH xmm1{k1}{z}, xmm2, xmm3</p></td>
<td>C</td>
<td>V/V</td>
<td>AVX512-FP16</td>
<td>Move low FP16 values from xmm3 to xmm1 subject to writemask k1. Bits 127:16 of xmm2 are copied to xmm1[127:16].</td></tr>
<tr>
<td>
<p>EVEX.LLIG.F3.MAP5.W0  11  /r</p>
<p>VMOVSH xmm1{k1}{z}, xmm2, xmm3</p></td>
<td>D</td>
<td>V/V</td>
<td>AVX512-FP16</td>
<td>Move low FP16 values from xmm3 to xmm1 subject to writemask k1. Bits 127:16 of xmm2 are copied to xmm1[127:16].</td></tr></table>
<h3>Instruction Operand Encoding</h3>
<table>
<tr>
<th>Op/En</th>
<th>Tuple</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th></tr>
<tr>
<td>A</td>
<td>Scalar</td>
<td>ModRM:reg (w)</td>
<td>ModRM:r/m (r)</td>
<td>N/A</td>
<td>N/A</td></tr>
<tr>
<td>B</td>
<td>Scalar</td>
<td>ModRM:r/m (w)</td>
<td>ModRM:reg (r)</td>
<td>N/A</td>
<td>N/A</td></tr>
<tr>
<td>C</td>
<td>N/A</td>
<td>ModRM:reg (w)</td>
<td>VEX.vvvv (r)</td>
<td>ModRM:r/m (r)</td>
<td>N/A</td></tr>
<tr>
<td>D</td>
<td>N/A</td>
<td>ModRM:r/m (w)</td>
<td>VEX.vvvv (r)</td>
<td>ModRM:reg (r)</td>
<td>N/A</td></tr></table>
<p><strong>Description</strong></p>
<p>This instruction moves a FP16 value to a register or memory location.</p>
<p>The two register-only forms are aliases and differ only in where their operands are encoded; this is a side effect of the encodings selected.</p>
<p><strong>Operation</strong></p>
<p><strong>VMOVSH dest, src (two operand load)</strong></p>
<p>IF k1[0] or no writemask:</p>
<p>DEST.fp16[0] := SRC.fp16[0]</p>
<p>ELSE IF *zeroing*:</p>
<p>DEST.fp16[0] := 0</p>
<p>// ELSE DEST.fp16[0] remains unchanged</p>
<p>DEST[MAXVL:16] := 0</p>
<p><strong>VMOVSH dest, src (two operand store)</strong></p>
<p>IF k1[0] or no writemask:</p>
<p>DEST.fp16[0] := SRC.fp16[0]</p>
<p>// ELSE DEST.fp16[0] remains unchanged</p>
<p><strong>VMOVSH dest, src1, src2 (three operand copy)</strong></p>
<p>IF k1[0] or no writemask:</p>
<p>DEST.fp16[0] := SRC2.fp16[0]</p>
<p>ELSE IF *zeroing*:</p>
<p>DEST.fp16[0] := 0</p>
<p>// ELSE DEST.fp16[0] remains unchanged</p>
<p>DEST[127:16] := SRC1[127:16]</p>
<p>DEST[MAXVL:128] := 0</p>
<p><strong>Intel C/C++ Compiler Intrinsic Equivalent</strong></p>
<p>VMOVSH __m128h _mm_load_sh (void const* mem_addr);</p>
<p>VMOVSH __m128h _mm_mask_load_sh (__m128h src, __mmask8 k, void const* mem_addr);</p>
<p>VMOVSH __m128h _mm_maskz_load_sh (__mmask8 k, void const* mem_addr);</p>
<p>VMOVSH __m128h _mm_mask_move_sh (__m128h src, __mmask8 k, __m128h a, __m128h b);</p>
<p>VMOVSH __m128h _mm_maskz_move_sh (__mmask8 k, __m128h a, __m128h b);</p>
<p>VMOVSH __m128h _mm_move_sh (__m128h a, __m128h b);</p>
<p>VMOVSH void _mm_mask_store_sh (void * mem_addr, __mmask8 k, __m128h a);</p>
<p>VMOVSH void _mm_store_sh (void * mem_addr, __m128h a);</p>
<p><strong>SIMD Floating-Point Exceptions</strong></p>
<p>None</p>
<p><strong>Other Exceptions</strong></p>
<p>EVEX-encoded instruction, see Table 2-51, “Type E5 Class Exception Conditions.”</p></div></body></html>