lib_name: bag_analog_ec
cell_name: high_pass
pins: [ "out", "in", "bias", "VSS" ]
instances:
  XRDUM:
    lib_name: BAG_prim
    cell_name: res_standard
    instpins:
      PLUS:
        direction: inputOutput
        net_name: "bias"
        num_bits: 1
      MINUS:
        direction: inputOutput
        net_name: "bias"
        num_bits: 1
      BULK:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
  XR:
    lib_name: BAG_prim
    cell_name: res_standard
    instpins:
      PLUS:
        direction: inputOutput
        net_name: "xp"
        num_bits: 1
      MINUS:
        direction: inputOutput
        net_name: "bias"
        num_bits: 1
      BULK:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
  PIN3:
    lib_name: basic
    cell_name: iopin
    instpins: {}
  XRMI:
    lib_name: BAG_prim
    cell_name: res_metal
    instpins:
      MINUS:
        direction: inputOutput
        net_name: "yp"
        num_bits: 1
      PLUS:
        direction: inputOutput
        net_name: "in"
        num_bits: 1
  XRMO:
    lib_name: BAG_prim
    cell_name: res_metal
    instpins:
      MINUS:
        direction: inputOutput
        net_name: "xp"
        num_bits: 1
      PLUS:
        direction: inputOutput
        net_name: "out"
        num_bits: 1
  PIN1:
    lib_name: basic
    cell_name: ipin
    instpins: {}
  PIN2:
    lib_name: basic
    cell_name: ipin
    instpins: {}
  XNC0:
    lib_name: basic
    cell_name: noConn
    instpins:
      noConn:
        direction: inputOutput
        net_name: "yp"
        num_bits: 1
  PIN0:
    lib_name: basic
    cell_name: opin
    instpins: {}
