LIBRARY ieee;
USE ieee.std_logic_1164.all; 

LIBRARY work;
USE work.my_lib.all;

ENTITY top IS 
	PORT
	(
		data_in:  IN  STD_LOGIC;
		reset:  IN  STD_LOGIC;
		clk_50Mhz : in std_logic;
		data_out : out std_logic_vector(11 downto 0);
		Cs :out std_logic;
		clk_out :out STD_LOGIC
	);
END top;

ARCHITECTURE top_arch OF TOP IS 



SIGNAL	WIRE_compteur_angle :  STD_LOGIC_VECTOR(7 DOWNTO 0);
SIGNAL	clk_clk :  STD_LOGIC;
SIGNAL	leds_export :  STD_LOGIC_VECTOR(7 DOWNTO 0);
SIGNAL	reset_reset_n :  STD_LOGIC;


BEGIN 

b2v_inst9 : compas
	PORT MAP (
		clk_clk => clk,     
		input_angle_external_connection_export => WIRE_compteur_angle,
		leds_external_connection_export => data_compas,               
		reset_reset_n => raz_n);




b2v_inst10 : gestionnaire 
	PORT MAP
	(
		in_pwm_compas => in_pwm_compas,
		raz_n =>	raz_n,
		clk => clk,
		start_stop => start_stop,
		continu => continu,
		restart_out => restart_out,
		stop_out => stop_out,
		data_valid => data_valid,
		data_compas =>  WIRE_compteur_angle,
		pwm_s => pwm_s
	);


END top_arch; 