// Seed: 678658282
`timescale 1 ps / 1ps `timescale 1 ps / 1 ps
module module_0 (
    input id_0,
    output id_1,
    output id_2,
    inout id_3,
    input logic id_4
);
  logic id_5;
  assign id_3 = id_3 + 1'b0 + {1{1}};
endmodule
