# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../exer6.gen/sources_1/ip/fifo_generator_64_bit/sim/fifo_generator_64_bit.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
