

================================================================
== Vivado HLS Report for 'dummy_proc_be'
================================================================
* Date:           Fri Feb  2 16:43:26 2018

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        fft_filter_hlsprj
* Solution:       solution3
* Product family: kintex7
* Target device:  xc7k410tffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   3.30|      2.83|        0.41|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  18433|  18433|  18433|  18433|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-------+-------+----------+-----------+-----------+------+----------+
        |          |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-------+-------+----------+-----------+-----------+------+----------+
        |- Loop 1  |  18432|  18432|         9|          -|          -|  2048|    no    |
        +----------+-------+-------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	2  / true

* FSM state operations: 

 <State 1> : 0.87ns
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([2048 x i64]* %coefs, [1 x i8]* @p_str1, [12 x i8]* @p_str4, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([2048 x i64]* %output_xk1, [1 x i8]* @p_str1, [12 x i8]* @p_str3, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %input_xk2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str167, i32 0, i32 0, [1 x i8]* @p_str168, [1 x i8]* @p_str169, [1 x i8]* @p_str170, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str171, [1 x i8]* @p_str172)"
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %input_xk1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str161, i32 0, i32 0, [1 x i8]* @p_str162, [1 x i8]* @p_str163, [1 x i8]* @p_str164, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str165, [1 x i8]* @p_str166)"
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([2048 x i64]* %coefs, [10 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind"
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([2048 x i64]* %output_xk1, [10 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind"
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %out_r, [8 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"
ST_1 : Operation 18 [1/1] (0.87ns)   --->   "br label %1" [fft_filter_hlsprj/src/filter_fft.cpp:25]

 <State 2> : 2.27ns
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%i = phi i12 [ 0, %0 ], [ %i_2, %4 ]"
ST_2 : Operation 20 [1/1] (1.11ns)   --->   "%exitcond = icmp eq i12 %i, -2048" [fft_filter_hlsprj/src/filter_fft.cpp:25]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2048, i64 2048, i64 2048)"
ST_2 : Operation 22 [1/1] (1.35ns)   --->   "%i_2 = add i12 %i, 1" [fft_filter_hlsprj/src/filter_fft.cpp:25]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %5, label %2" [fft_filter_hlsprj/src/filter_fft.cpp:25]
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%tmp = zext i12 %i to i64" [fft_filter_hlsprj/src/filter_fft.cpp:26]
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%coefs_addr = getelementptr [2048 x i64]* %coefs, i64 0, i64 %tmp" [fft_filter_hlsprj/src/filter_fft.cpp:26]
ST_2 : Operation 26 [2/2] (2.26ns)   --->   "%coefs_load = load i64* %coefs_addr, align 8" [fft_filter_hlsprj/src/filter_fft.cpp:26]   --->   Core 57 'ROM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 64> <Depth = 2048> <ROM>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_7 = call i3 @_ssdm_op_PartSelect.i3.i12.i32.i32(i12 %i, i32 9, i32 11)" [fft_filter_hlsprj/src/filter_fft.cpp:27]
ST_2 : Operation 28 [1/1] (0.68ns)   --->   "%icmp = icmp eq i3 %tmp_7, 0" [fft_filter_hlsprj/src/filter_fft.cpp:27]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "ret void" [fft_filter_hlsprj/src/filter_fft.cpp:34]

 <State 3> : 2.27ns
ST_3 : Operation 30 [1/2] (2.26ns)   --->   "%coefs_load = load i64* %coefs_addr, align 8" [fft_filter_hlsprj/src/filter_fft.cpp:26]   --->   Core 57 'ROM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 64> <Depth = 2048> <ROM>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_5 = trunc i64 %coefs_load to i32" [fft_filter_hlsprj/src/filter_fft.cpp:26]
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%p_y_M_imag_V_read_a = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %coefs_load, i32 32, i32 63)" [fft_filter_hlsprj/src/filter_fft.cpp:26]
ST_3 : Operation 33 [1/1] (1.44ns)   --->   "%input_xk1_read = call i64 @_ssdm_op_Read.ap_fifo.volatile.i64P(i64* %input_xk1)" [fft_filter_hlsprj/src/filter_fft.cpp:26]   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 0> <FIFO>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%p_r_M_real_V = trunc i64 %input_xk1_read to i32" [fft_filter_hlsprj/src/filter_fft.cpp:26]
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%p_r_M_imag_V = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %input_xk1_read, i32 32, i32 63)" [fft_filter_hlsprj/src/filter_fft.cpp:26]
ST_3 : Operation 36 [1/1] (1.44ns)   --->   "%input_xk2_read = call i64 @_ssdm_op_Read.ap_fifo.volatile.i64P(i64* %input_xk2)" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/ap_fixed_special.h:93->fft_filter_hlsprj/src/filter_fft.cpp:28]   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 0> <FIFO>

 <State 4> : 2.83ns
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_1 = sext i32 %p_r_M_real_V to i63" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/ap_fixed_special.h:190->fft_filter_hlsprj/src/filter_fft.cpp:26]
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_2 = sext i32 %tmp_5 to i63" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/ap_fixed_special.h:190->fft_filter_hlsprj/src/filter_fft.cpp:26]
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_3 = sext i32 %p_r_M_imag_V to i63" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/ap_fixed_special.h:190->fft_filter_hlsprj/src/filter_fft.cpp:26]
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_4 = sext i32 %p_y_M_imag_V_read_a to i63" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/ap_fixed_special.h:190->fft_filter_hlsprj/src/filter_fft.cpp:26]
ST_4 : Operation 41 [5/5] (2.82ns)   --->   "%tmp1_i_i_cast = mul i63 %tmp_1, %tmp_2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/ap_fixed_special.h:190->fft_filter_hlsprj/src/filter_fft.cpp:26]   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 42 [5/5] (2.82ns)   --->   "%tmp_1_i_i_cast = mul i63 %tmp_3, %tmp_4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/ap_fixed_special.h:190->fft_filter_hlsprj/src/filter_fft.cpp:26]   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 43 [5/5] (2.82ns)   --->   "%tmp_2_i_i_cast = mul i63 %tmp_1, %tmp_4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/ap_fixed_special.h:191->fft_filter_hlsprj/src/filter_fft.cpp:26]   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 44 [5/5] (2.82ns)   --->   "%tmp_3_i_i_cast = mul i63 %tmp_2, %tmp_3" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/ap_fixed_special.h:191->fft_filter_hlsprj/src/filter_fft.cpp:26]   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

 <State 5> : 2.83ns
ST_5 : Operation 45 [4/5] (2.82ns)   --->   "%tmp1_i_i_cast = mul i63 %tmp_1, %tmp_2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/ap_fixed_special.h:190->fft_filter_hlsprj/src/filter_fft.cpp:26]   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 46 [4/5] (2.82ns)   --->   "%tmp_1_i_i_cast = mul i63 %tmp_3, %tmp_4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/ap_fixed_special.h:190->fft_filter_hlsprj/src/filter_fft.cpp:26]   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 47 [4/5] (2.82ns)   --->   "%tmp_2_i_i_cast = mul i63 %tmp_1, %tmp_4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/ap_fixed_special.h:191->fft_filter_hlsprj/src/filter_fft.cpp:26]   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 48 [4/5] (2.82ns)   --->   "%tmp_3_i_i_cast = mul i63 %tmp_2, %tmp_3" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/ap_fixed_special.h:191->fft_filter_hlsprj/src/filter_fft.cpp:26]   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

 <State 6> : 2.83ns
ST_6 : Operation 49 [3/5] (2.82ns)   --->   "%tmp1_i_i_cast = mul i63 %tmp_1, %tmp_2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/ap_fixed_special.h:190->fft_filter_hlsprj/src/filter_fft.cpp:26]   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 50 [3/5] (2.82ns)   --->   "%tmp_1_i_i_cast = mul i63 %tmp_3, %tmp_4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/ap_fixed_special.h:190->fft_filter_hlsprj/src/filter_fft.cpp:26]   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 51 [3/5] (2.82ns)   --->   "%tmp_2_i_i_cast = mul i63 %tmp_1, %tmp_4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/ap_fixed_special.h:191->fft_filter_hlsprj/src/filter_fft.cpp:26]   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 52 [3/5] (2.82ns)   --->   "%tmp_3_i_i_cast = mul i63 %tmp_2, %tmp_3" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/ap_fixed_special.h:191->fft_filter_hlsprj/src/filter_fft.cpp:26]   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

 <State 7> : 2.83ns
ST_7 : Operation 53 [2/5] (2.82ns)   --->   "%tmp1_i_i_cast = mul i63 %tmp_1, %tmp_2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/ap_fixed_special.h:190->fft_filter_hlsprj/src/filter_fft.cpp:26]   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 54 [2/5] (2.82ns)   --->   "%tmp_1_i_i_cast = mul i63 %tmp_3, %tmp_4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/ap_fixed_special.h:190->fft_filter_hlsprj/src/filter_fft.cpp:26]   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 55 [2/5] (2.82ns)   --->   "%tmp_2_i_i_cast = mul i63 %tmp_1, %tmp_4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/ap_fixed_special.h:191->fft_filter_hlsprj/src/filter_fft.cpp:26]   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 56 [2/5] (2.82ns)   --->   "%tmp_3_i_i_cast = mul i63 %tmp_2, %tmp_3" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/ap_fixed_special.h:191->fft_filter_hlsprj/src/filter_fft.cpp:26]   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

 <State 8> : 2.83ns
ST_8 : Operation 57 [1/5] (2.82ns)   --->   "%tmp1_i_i_cast = mul i63 %tmp_1, %tmp_2" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/ap_fixed_special.h:190->fft_filter_hlsprj/src/filter_fft.cpp:26]   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 58 [1/5] (2.82ns)   --->   "%tmp_1_i_i_cast = mul i63 %tmp_3, %tmp_4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/ap_fixed_special.h:190->fft_filter_hlsprj/src/filter_fft.cpp:26]   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 59 [1/5] (2.82ns)   --->   "%tmp_2_i_i_cast = mul i63 %tmp_1, %tmp_4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/ap_fixed_special.h:191->fft_filter_hlsprj/src/filter_fft.cpp:26]   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 60 [1/5] (2.82ns)   --->   "%tmp_3_i_i_cast = mul i63 %tmp_2, %tmp_3" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/ap_fixed_special.h:191->fft_filter_hlsprj/src/filter_fft.cpp:26]   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

 <State 9> : 1.72ns
ST_9 : Operation 61 [1/1] (1.72ns)   --->   "%p_Val2_s = sub i63 %tmp1_i_i_cast, %tmp_1_i_i_cast" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/ap_fixed_special.h:190->fft_filter_hlsprj/src/filter_fft.cpp:26]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 62 [1/1] (0.00ns)   --->   "%complex_M_real_V_wr = call i32 @_ssdm_op_PartSelect.i32.i63.i32.i32(i63 %p_Val2_s, i32 31, i32 62)" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/ap_fixed_special.h:190->fft_filter_hlsprj/src/filter_fft.cpp:26]
ST_9 : Operation 63 [1/1] (1.72ns)   --->   "%p_Val2_1 = add i63 %tmp_3_i_i_cast, %tmp_2_i_i_cast" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/ap_fixed_special.h:191->fft_filter_hlsprj/src/filter_fft.cpp:26]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 64 [1/1] (0.00ns)   --->   "%complex_M_imag_V_wr = call i32 @_ssdm_op_PartSelect.i32.i63.i32.i32(i63 %p_Val2_1, i32 31, i32 62)" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/ap_fixed_special.h:191->fft_filter_hlsprj/src/filter_fft.cpp:26]

 <State 10> : 2.27ns
ST_10 : Operation 65 [1/1] (0.00ns)   --->   "%output_xk1_addr = getelementptr [2048 x i64]* %output_xk1, i64 0, i64 %tmp" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/ap_fixed_special.h:93->fft_filter_hlsprj/src/filter_fft.cpp:26]
ST_10 : Operation 66 [1/1] (0.00ns)   --->   "%output_xk1_M_imag_V = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %complex_M_imag_V_wr, i32 %complex_M_real_V_wr)" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/ap_fixed_special.h:93->fft_filter_hlsprj/src/filter_fft.cpp:26]
ST_10 : Operation 67 [1/1] (2.26ns)   --->   "store i64 %output_xk1_M_imag_V, i64* %output_xk1_addr, align 8" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/ap_fixed_special.h:93->fft_filter_hlsprj/src/filter_fft.cpp:26]   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 2048> <RAM>
ST_10 : Operation 68 [1/1] (0.00ns)   --->   "br i1 %icmp, label %4, label %3" [fft_filter_hlsprj/src/filter_fft.cpp:27]
ST_10 : Operation 69 [1/1] (1.44ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i64P(i64* %out_r, i64 %input_xk2_read)" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/ap_fixed_special.h:93->fft_filter_hlsprj/src/filter_fft.cpp:30]   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 0> <FIFO>
ST_10 : Operation 70 [1/1] (0.00ns)   --->   "br label %4"
ST_10 : Operation 71 [1/1] (0.00ns)   --->   "br label %1" [fft_filter_hlsprj/src/filter_fft.cpp:25]


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.3ns, clock uncertainty: 0.412ns.

 <State 1>: 0.872ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', fft_filter_hlsprj/src/filter_fft.cpp:25) [15]  (0.872 ns)

 <State 2>: 2.27ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', fft_filter_hlsprj/src/filter_fft.cpp:25) [15]  (0 ns)
	'getelementptr' operation ('coefs_addr', fft_filter_hlsprj/src/filter_fft.cpp:26) [22]  (0 ns)
	'load' operation ('coefs_load', fft_filter_hlsprj/src/filter_fft.cpp:26) on array 'coefs' [23]  (2.27 ns)

 <State 3>: 2.27ns
The critical path consists of the following:
	'load' operation ('coefs_load', fft_filter_hlsprj/src/filter_fft.cpp:26) on array 'coefs' [23]  (2.27 ns)

 <State 4>: 2.83ns
The critical path consists of the following:
	'mul' operation ('tmp1_i_i_cast', /opt/Xilinx/Vivado/2017.4/common/technology/autopilot/ap_fixed_special.h:190->fft_filter_hlsprj/src/filter_fft.cpp:26) [33]  (2.83 ns)

 <State 5>: 2.83ns
The critical path consists of the following:
	'mul' operation ('tmp1_i_i_cast', /opt/Xilinx/Vivado/2017.4/common/technology/autopilot/ap_fixed_special.h:190->fft_filter_hlsprj/src/filter_fft.cpp:26) [33]  (2.83 ns)

 <State 6>: 2.83ns
The critical path consists of the following:
	'mul' operation ('tmp1_i_i_cast', /opt/Xilinx/Vivado/2017.4/common/technology/autopilot/ap_fixed_special.h:190->fft_filter_hlsprj/src/filter_fft.cpp:26) [33]  (2.83 ns)

 <State 7>: 2.83ns
The critical path consists of the following:
	'mul' operation ('tmp1_i_i_cast', /opt/Xilinx/Vivado/2017.4/common/technology/autopilot/ap_fixed_special.h:190->fft_filter_hlsprj/src/filter_fft.cpp:26) [33]  (2.83 ns)

 <State 8>: 2.83ns
The critical path consists of the following:
	'mul' operation ('tmp1_i_i_cast', /opt/Xilinx/Vivado/2017.4/common/technology/autopilot/ap_fixed_special.h:190->fft_filter_hlsprj/src/filter_fft.cpp:26) [33]  (2.83 ns)

 <State 9>: 1.72ns
The critical path consists of the following:
	'sub' operation ('__Val2__', /opt/Xilinx/Vivado/2017.4/common/technology/autopilot/ap_fixed_special.h:190->fft_filter_hlsprj/src/filter_fft.cpp:26) [35]  (1.72 ns)

 <State 10>: 2.27ns
The critical path consists of the following:
	'getelementptr' operation ('output_xk1_addr', /opt/Xilinx/Vivado/2017.4/common/technology/autopilot/ap_fixed_special.h:93->fft_filter_hlsprj/src/filter_fft.cpp:26) [41]  (0 ns)
	'store' operation (/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/ap_fixed_special.h:93->fft_filter_hlsprj/src/filter_fft.cpp:26) of variable 'output_xk1_M_imag_V', /opt/Xilinx/Vivado/2017.4/common/technology/autopilot/ap_fixed_special.h:93->fft_filter_hlsprj/src/filter_fft.cpp:26 on array 'output_xk1' [43]  (2.27 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
