# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../ip_cores.srcs/sources_1/ip/pll_ip" \
"../../../../ip_cores.srcs/sources_1/ip/pll_ip/pll_ip_clk_wiz.v" \
"../../../../ip_cores.srcs/sources_1/ip/pll_ip/pll_ip.v" \
"../../../../ip_cores.srcs/sources_1/new/pll.v" \
"../../../../ip_cores.srcs/sim_1/new/tb_pll.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
