--------------------------------------------------------------------------------
Release 10.1.03 Trace  (lin64)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

/afs/csail.mit.edu/proj/redsocs/Xilinx10.1/ISE/bin/lin64/unwrapped/trce -ise
/afs/athena.mit.edu/user/p/l/plancher/Desktop/6.111-Final-Project/Main_FPGA/Main_FPGA.ise
-intstyle ise -v 3 -s 4 -xml labkit labkit.ncd -o labkit.twr labkit.pcf -ucf
/afs/athena.mit.edu/user/p/l/plancher/Desktop/6.111-Final-Project/Sources/Main FPGA/labkit.ucf

Design file:              labkit.ncd
Physical constraint file: labkit.pcf
Device,package,speed:     xc2v6000,bf957,-4 (PRODUCTION 1.121 2008-07-25, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clock_27mhz
------------+------------+------------+------------------+--------+
            |  Setup to  |  Hold to   |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
button0     |    2.884(R)|   -1.044(R)|clock_27mhz_IBUFG |   0.000|
button1     |    3.581(R)|   -1.518(R)|clock_27mhz_IBUFG |   0.000|
button2     |    3.803(R)|   -1.389(R)|clock_27mhz_IBUFG |   0.000|
button3     |    3.792(R)|   -1.745(R)|clock_27mhz_IBUFG |   0.000|
button_enter|    4.291(R)|   -2.152(R)|clock_27mhz_IBUFG |   0.000|
switch<0>   |    6.198(R)|   -3.294(R)|clock_27mhz_IBUFG |   0.000|
switch<1>   |    7.025(R)|   -3.796(R)|clock_27mhz_IBUFG |   0.000|
switch<2>   |    6.643(R)|   -4.007(R)|clock_27mhz_IBUFG |   0.000|
user1<14>   |    7.227(R)|   -2.526(R)|clock_27mhz_IBUFG |   0.000|
user1<17>   |    9.097(R)|   -4.396(R)|clock_27mhz_IBUFG |   0.000|
user1<20>   |    8.945(R)|   -4.438(R)|clock_27mhz_IBUFG |   0.000|
user1<23>   |    9.033(R)|   -4.526(R)|clock_27mhz_IBUFG |   0.000|
user1<26>   |   10.580(R)|   -6.073(R)|clock_27mhz_IBUFG |   0.000|
user1<29>   |    8.935(R)|   -4.428(R)|clock_27mhz_IBUFG |   0.000|
------------+------------+------------+------------------+--------+

Clock clock_27mhz to Pad
----------------+------------+------------------+--------+
                | clk (edge) |                  | Clock  |
Destination     |   to PAD   |Internal Clock(s) | Phase  |
----------------+------------+------------------+--------+
disp_clock      |   12.319(R)|clock_27mhz_IBUFG |   0.000|
user1<12>       |   12.501(R)|clock_27mhz_IBUFG |   0.000|
user1<13>       |   12.880(R)|clock_27mhz_IBUFG |   0.000|
user1<15>       |   11.874(R)|clock_27mhz_IBUFG |   0.000|
user1<16>       |   14.090(R)|clock_27mhz_IBUFG |   0.000|
user1<18>       |   13.031(R)|clock_27mhz_IBUFG |   0.000|
user1<19>       |   12.462(R)|clock_27mhz_IBUFG |   0.000|
user1<21>       |   11.380(R)|clock_27mhz_IBUFG |   0.000|
user1<22>       |   13.007(R)|clock_27mhz_IBUFG |   0.000|
user1<24>       |   14.120(R)|clock_27mhz_IBUFG |   0.000|
user1<25>       |   13.289(R)|clock_27mhz_IBUFG |   0.000|
user1<27>       |   12.110(R)|clock_27mhz_IBUFG |   0.000|
user1<28>       |   11.529(R)|clock_27mhz_IBUFG |   0.000|
user1<31>       |   17.874(R)|clock_27mhz_IBUFG |   0.000|
vga_out_blank_b |   14.123(R)|clock_65mhz       |   0.000|
vga_out_blue<0> |   13.415(R)|clock_65mhz       |   0.000|
vga_out_blue<1> |   14.029(R)|clock_65mhz       |   0.000|
vga_out_blue<2> |   15.557(R)|clock_65mhz       |   0.000|
vga_out_blue<3> |   16.505(R)|clock_65mhz       |   0.000|
vga_out_blue<4> |   16.175(R)|clock_65mhz       |   0.000|
vga_out_blue<5> |   16.472(R)|clock_65mhz       |   0.000|
vga_out_blue<6> |   18.015(R)|clock_65mhz       |   0.000|
vga_out_blue<7> |   18.314(R)|clock_65mhz       |   0.000|
vga_out_green<0>|   12.186(R)|clock_65mhz       |   0.000|
vga_out_green<1>|   14.984(R)|clock_65mhz       |   0.000|
vga_out_green<2>|   13.407(R)|clock_65mhz       |   0.000|
vga_out_green<3>|   12.801(R)|clock_65mhz       |   0.000|
vga_out_green<4>|   16.230(R)|clock_65mhz       |   0.000|
vga_out_green<5>|   15.933(R)|clock_65mhz       |   0.000|
vga_out_green<6>|   16.531(R)|clock_65mhz       |   0.000|
vga_out_green<7>|   14.988(R)|clock_65mhz       |   0.000|
vga_out_hsync   |   13.409(R)|clock_65mhz       |   0.000|
vga_out_red<0>  |   14.349(R)|clock_65mhz       |   0.000|
vga_out_red<1>  |   15.294(R)|clock_65mhz       |   0.000|
vga_out_red<2>  |   14.052(R)|clock_65mhz       |   0.000|
vga_out_red<3>  |   14.051(R)|clock_65mhz       |   0.000|
vga_out_red<4>  |   15.283(R)|clock_65mhz       |   0.000|
vga_out_red<5>  |   14.342(R)|clock_65mhz       |   0.000|
vga_out_red<6>  |   15.573(R)|clock_65mhz       |   0.000|
vga_out_red<7>  |   14.963(R)|clock_65mhz       |   0.000|
vga_out_vsync   |   13.016(R)|clock_65mhz       |   0.000|
----------------+------------+------------------+--------+

Clock to Setup on destination clock clock_27mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock_27mhz    |   30.629|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+-------------------+---------+
Source Pad     |Destination Pad    |  Delay  |
---------------+-------------------+---------+
clock_27mhz    |vga_out_pixel_clock|   11.467|
---------------+-------------------+---------+


Analysis completed Mon Dec  7 13:57:20 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 449 MB



