{"nodes":[{"pos":[12,43],"content":"ARM Intrinsics | Microsoft Docs","needQuote":false,"needEscape":true,"nodes":[{"content":"ARM Intrinsics | Microsoft Docs","pos":[0,31]}]},{"content":"ARM Intrinsics","pos":[50945,50959]},{"content":"The Visual C++ compiler makes the following intrinsics available on the ARM architecture.","pos":[50960,51049]},{"content":"For more information about ARM, see the <bpt id=\"p1\">[</bpt>ARM Architecture Reference Manuals<ept id=\"p1\">](http://go.microsoft.com/fwlink/p/?LinkId=522049)</ept> and <bpt id=\"p2\">[</bpt>ARM Assembler Tools Guide<ept id=\"p2\">](http://go.microsoft.com/fwlink/p/?LinkId=246102)</ept> on the ARM Infocenter website.","pos":[51050,51287],"source":" For more information about ARM, see the [ARM Architecture Reference Manuals](http://go.microsoft.com/fwlink/p/?LinkId=522049) and [ARM Assembler Tools Guide](http://go.microsoft.com/fwlink/p/?LinkId=246102) on the ARM Infocenter website."},{"pos":[51316,51320],"content":"NEON"},{"content":"The NEON vector instruction set extensions for ARM provide Single Instruction Multiple Data (SIMD) capabilities that resemble those in the MMX and SSE vector instruction sets that are common to x86 and x64 architecture processors.","pos":[51324,51554]},{"content":"NEON intrinsics are supported, as provided in the header file <ph id=\"ph1\">`arm_neon.h`</ph>.","pos":[51561,51636],"source":"NEON intrinsics are supported, as provided in the header file `arm_neon.h`."},{"content":"The Visual C++ compiler support for NEON intrinsics resembles that of the ARM compiler, which is documented in Appendix G of the <bpt id=\"p1\">[</bpt>ARM Compiler toolchain, Version 4.1 Compiler Reference<ept id=\"p1\">](http://go.microsoft.com/fwlink/p/?LinkId=251083)</ept> on the ARM Infocenter website.","pos":[51637,51902],"source":" The Visual C++ compiler support for NEON intrinsics resembles that of the ARM compiler, which is documented in Appendix G of the [ARM Compiler toolchain, Version 4.1 Compiler Reference](http://go.microsoft.com/fwlink/p/?LinkId=251083) on the ARM Infocenter website."},{"content":"The primary difference between the Visual C++ compiler and the ARM compiler is that the Visual C++ compiler adds <ph id=\"ph1\">`_ex`</ph> variants of the <ph id=\"ph2\">`vldX`</ph> and <ph id=\"ph3\">`vstX`</ph> vector load and store instructions.","pos":[51909,52097],"source":"The primary difference between the Visual C++ compiler and the ARM compiler is that the Visual C++ compiler adds `_ex` variants of the `vldX` and `vstX` vector load and store instructions."},{"content":"The <ph id=\"ph1\">`_ex`</ph> variants take an additional parameter that specifies the alignment of the pointer argument but are otherwise identical to their non-<ph id=\"ph2\">`_ex`</ph> counterparts.","pos":[52098,52259],"source":" The `_ex` variants take an additional parameter that specifies the alignment of the pointer argument but are otherwise identical to their non-`_ex` counterparts."},{"pos":[52286,52317],"content":"ARM-specific Intrinsics Listing"},{"content":"Function Name","pos":[52324,52337]},{"content":"Instruction","pos":[52338,52349]},{"content":"Function Prototype","pos":[52350,52368]},{"content":"_arm_smlal","pos":[52440,52450]},{"content":"SMLAL","pos":[52451,52456]},{"content":"__int64 _arm_smlal(<ph id=\"ph1\">\\_</ph>_int64 _RdHiLo, int _Rn, int _Rm)","pos":[52457,52511],"source":"__int64 _arm_smlal(\\__int64 _RdHiLo, int _Rn, int _Rm)"},{"content":"_arm_umlal","pos":[52516,52526]},{"content":"UMLAL","pos":[52527,52532]},{"content":"unsigned __int64 _arm_umlal(unsigned <ph id=\"ph1\">\\_</ph>_int64 _RdHiLo, unsigned int _Rn, unsigned int _Rm)","pos":[52533,52623],"source":"unsigned __int64 _arm_umlal(unsigned \\__int64 _RdHiLo, unsigned int _Rn, unsigned int _Rm)"},{"content":"_arm_clz","pos":[52628,52636]},{"content":"CLZ","pos":[52637,52640]},{"content":"unsigned int _arm_clz(unsigned int _Rm)","pos":[52641,52680]},{"content":"_arm_qadd","pos":[52685,52694]},{"content":"QADD","pos":[52695,52699]},{"content":"int _arm_qadd(int _Rm, int _Rn)","pos":[52700,52731]},{"content":"_arm_qdadd","pos":[52736,52746]},{"content":"QDADD","pos":[52747,52752]},{"content":"int _arm_qdadd(int _Rm, int _Rn)","pos":[52753,52785]},{"content":"_arm_qdsub","pos":[52790,52800]},{"content":"QDSUB","pos":[52801,52806]},{"content":"int _arm_qdsub(int _Rm, int _Rn)","pos":[52807,52839]},{"content":"_arm_qsub","pos":[52844,52853]},{"content":"QSUB","pos":[52854,52858]},{"content":"int _arm_qsub(int _Rm, int _Rn)","pos":[52859,52890]},{"content":"_arm_smlabb","pos":[52895,52906]},{"content":"SMLABB","pos":[52907,52913]},{"content":"int _arm_smlabb(int _Rn, int _Rm, int _Ra)","pos":[52914,52956]},{"content":"_arm_smlabt","pos":[52961,52972]},{"content":"SMLABT","pos":[52973,52979]},{"content":"int _arm_smlabt(int _Rn, int _Rm, int _Ra)","pos":[52980,53022]},{"content":"_arm_smlatb","pos":[53027,53038]},{"content":"SMLATB","pos":[53039,53045]},{"content":"int _arm_smlatb(int _Rn, int _Rm, int _Ra)","pos":[53046,53088]},{"content":"_arm_smlatt","pos":[53093,53104]},{"content":"SMLATT","pos":[53105,53111]},{"content":"int _arm_smlatt(int _Rn, int _Rm, int _Ra)","pos":[53112,53154]},{"content":"_arm_smlalbb","pos":[53159,53171]},{"content":"SMLALBB","pos":[53172,53179]},{"content":"__int64 _arm_smlalbb(<ph id=\"ph1\">\\_</ph>_int64 _RdHiLo, int _Rn, int _Rm)","pos":[53180,53236],"source":"__int64 _arm_smlalbb(\\__int64 _RdHiLo, int _Rn, int _Rm)"},{"content":"_arm_smlalbt","pos":[53241,53253]},{"content":"SMLALBT","pos":[53254,53261]},{"content":"__int64 _arm_smlalbt(<ph id=\"ph1\">\\_</ph>_int64 _RdHiLo, int _Rn, int _Rm)","pos":[53262,53318],"source":"__int64 _arm_smlalbt(\\__int64 _RdHiLo, int _Rn, int _Rm)"},{"content":"_arm_smlaltb","pos":[53323,53335]},{"content":"SMLALTB","pos":[53336,53343]},{"content":"__int64 _arm_smlaltb(<ph id=\"ph1\">\\_</ph>_int64 _RdHiLo, int _Rn, int _Rm)","pos":[53344,53400],"source":"__int64 _arm_smlaltb(\\__int64 _RdHiLo, int _Rn, int _Rm)"},{"content":"_arm_smlaltt","pos":[53405,53417]},{"content":"SMLALTT","pos":[53418,53425]},{"content":"__int64 _arm_smlaltt(<ph id=\"ph1\">\\_</ph>_int64 _RdHiLo, int _Rn, int _Rm)","pos":[53426,53482],"source":"__int64 _arm_smlaltt(\\__int64 _RdHiLo, int _Rn, int _Rm)"},{"content":"_arm_smlawb","pos":[53487,53498]},{"content":"SMLAWB","pos":[53499,53505]},{"content":"int _arm_smlawb(int _Rn, int _Rm, int _Ra)","pos":[53506,53548]},{"content":"_arm_smlawt","pos":[53553,53564]},{"content":"SMLAWT","pos":[53565,53571]},{"content":"int _arm_smlawt(int _Rn, int _Rm, int _Ra)","pos":[53572,53614]},{"content":"_arm_smulbb","pos":[53619,53630]},{"content":"SMULBB","pos":[53631,53637]},{"content":"int _arm_smulbb(int _Rn, int _Rm)","pos":[53638,53671]},{"content":"_arm_smulbt","pos":[53676,53687]},{"content":"SMULBT","pos":[53688,53694]},{"content":"int _arm_smulbt(int _Rn, int _Rm)","pos":[53695,53728]},{"content":"_arm_smultb","pos":[53733,53744]},{"content":"SMULTB","pos":[53745,53751]},{"content":"int _arm_smultb(int _Rn, int _Rm)","pos":[53752,53785]},{"content":"_arm_smultt","pos":[53790,53801]},{"content":"SMULTT","pos":[53802,53808]},{"content":"int _arm_smultt(int _Rn, int _Rm)","pos":[53809,53842]},{"content":"_arm_smulwb","pos":[53847,53858]},{"content":"SMULWB","pos":[53859,53865]},{"content":"int _arm_smulwb(int _Rn, int _Rm)","pos":[53866,53899]},{"content":"_arm_smulwt","pos":[53904,53915]},{"content":"SMULWT","pos":[53916,53922]},{"content":"int _arm_smulwt(int _Rn, int _Rm)","pos":[53923,53956]},{"content":"_arm_sadd16","pos":[53961,53972]},{"content":"SADD16","pos":[53973,53979]},{"content":"int _arm_sadd16(int _Rn, int _Rm)","pos":[53980,54013]},{"content":"_arm_sadd8","pos":[54018,54028]},{"content":"SADD8","pos":[54029,54034]},{"content":"int _arm_sadd8(int _Rn, int _Rm)","pos":[54035,54067]},{"content":"_arm_sasx","pos":[54072,54081]},{"content":"SASX","pos":[54082,54086]},{"content":"int _arm_sasx(int _Rn, int _Rm)","pos":[54087,54118]},{"content":"_arm_ssax","pos":[54123,54132]},{"content":"SSAX","pos":[54133,54137]},{"content":"int _arm_ssax(int _Rn, int _Rm)","pos":[54138,54169]},{"content":"_arm_ssub16","pos":[54174,54185]},{"content":"SSUB16","pos":[54186,54192]},{"content":"int _arm_ssub16(int _Rn, int _Rm)","pos":[54193,54226]},{"content":"_arm_ssub8","pos":[54231,54241]},{"content":"SSUB8","pos":[54242,54247]},{"content":"int _arm_ssub8(int _Rn, int _Rm)","pos":[54248,54280]},{"content":"_arm_shadd16","pos":[54285,54297]},{"content":"SHADD16","pos":[54298,54305]},{"content":"int _arm_shadd16(int _Rn, int _Rm)","pos":[54306,54340]},{"content":"_arm_shadd8","pos":[54345,54356]},{"content":"SHADD8","pos":[54357,54363]},{"content":"int _arm_shadd8(int _Rn, int _Rm)","pos":[54364,54397]},{"content":"_arm_shasx","pos":[54402,54412]},{"content":"SHASX","pos":[54413,54418]},{"content":"int _arm_shasx(int _Rn, int _Rm)","pos":[54419,54451]},{"content":"_arm_shsax","pos":[54456,54466]},{"content":"SHSAX","pos":[54467,54472]},{"content":"int _arm_shsax(int _Rn, int _Rm)","pos":[54473,54505]},{"content":"_arm_shsub16","pos":[54510,54522]},{"content":"SHSUB16","pos":[54523,54530]},{"content":"int _arm_shsub16(int _Rn, int _Rm)","pos":[54531,54565]},{"content":"_arm_shsub8","pos":[54570,54581]},{"content":"SHSUB8","pos":[54582,54588]},{"content":"int _arm_shsub8(int _Rn, int _Rm)","pos":[54589,54622]},{"content":"_arm_qadd16","pos":[54627,54638]},{"content":"QADD16","pos":[54639,54645]},{"content":"int _arm_qadd16(int _Rn, int _Rm)","pos":[54646,54679]},{"content":"_arm_qadd8","pos":[54684,54694]},{"content":"QADD8","pos":[54695,54700]},{"content":"int _arm_qadd8(int _Rn, int _Rm)","pos":[54701,54733]},{"content":"_arm_qasx","pos":[54738,54747]},{"content":"QASX","pos":[54748,54752]},{"content":"int _arm_qasx(int _Rn, int _Rm)","pos":[54753,54784]},{"content":"_arm_qsax","pos":[54789,54798]},{"content":"QSAX","pos":[54799,54803]},{"content":"int _arm_qsax(int _Rn, int _Rm)","pos":[54804,54835]},{"content":"_arm_qsub16","pos":[54840,54851]},{"content":"QSUB16","pos":[54852,54858]},{"content":"int _arm_qsub16(int _Rn, int _Rm)","pos":[54859,54892]},{"content":"_arm_qsub8","pos":[54897,54907]},{"content":"QSUB8","pos":[54908,54913]},{"content":"int _arm_qsub8(int _Rn, int _Rm)","pos":[54914,54946]},{"content":"_arm_uadd16","pos":[54951,54962]},{"content":"UADD16","pos":[54963,54969]},{"content":"unsigned int _arm_uadd16(unsigned int _Rn, unsigned int _Rm)","pos":[54970,55030]},{"content":"_arm_uadd8","pos":[55035,55045]},{"content":"UADD8","pos":[55046,55051]},{"content":"unsigned int _arm_uadd8(unsigned int _Rn, unsigned int _Rm)","pos":[55052,55111]},{"content":"_arm_uasx","pos":[55116,55125]},{"content":"UASX","pos":[55126,55130]},{"content":"unsigned int _arm_uasx(unsigned int _Rn, unsigned int _Rm)","pos":[55131,55189]},{"content":"_arm_usax","pos":[55194,55203]},{"content":"USAX","pos":[55204,55208]},{"content":"unsigned int _arm_usax(unsigned int _Rn, unsigned int _Rm)","pos":[55209,55267]},{"content":"_arm_usub16","pos":[55272,55283]},{"content":"USUB16","pos":[55284,55290]},{"content":"unsigned int _arm_usub16(unsigned int _Rn, unsigned int _Rm)","pos":[55291,55351]},{"content":"_arm_usub8","pos":[55356,55366]},{"content":"USUB8","pos":[55367,55372]},{"content":"unsigned int _arm_usub8(unsigned int _Rn, unsigned int _Rm)","pos":[55373,55432]},{"content":"_arm_uhadd16","pos":[55437,55449]},{"content":"UHADD16","pos":[55450,55457]},{"content":"unsigned int _arm_uhadd16(unsigned int _Rn, unsigned int _Rm)","pos":[55458,55519]},{"content":"_arm_uhadd8","pos":[55524,55535]},{"content":"UHADD8","pos":[55536,55542]},{"content":"unsigned int _arm_uhadd8(unsigned int _Rn, unsigned int _Rm)","pos":[55543,55603]},{"content":"_arm_uhasx","pos":[55608,55618]},{"content":"UHASX","pos":[55619,55624]},{"content":"unsigned int _arm_uhasx(unsigned int _Rn, unsigned int _Rm)","pos":[55625,55684]},{"content":"_arm_uhsax","pos":[55689,55699]},{"content":"UHSAX","pos":[55700,55705]},{"content":"unsigned int _arm_uhsax(unsigned int _Rn, unsigned int _Rm)","pos":[55706,55765]},{"content":"_arm_uhsub16","pos":[55770,55782]},{"content":"UHSUB16","pos":[55783,55790]},{"content":"unsigned int _arm_uhsub16(unsigned int _Rn, unsigned int _Rm)","pos":[55791,55852]},{"content":"_arm_uhsub8","pos":[55857,55868]},{"content":"UHSUB8","pos":[55869,55875]},{"content":"unsigned int _arm_uhsub8(unsigned int _Rn, unsigned int _Rm)","pos":[55876,55936]},{"content":"_arm_uqadd16","pos":[55941,55953]},{"content":"UQADD16","pos":[55954,55961]},{"content":"unsigned int _arm_uqadd16(unsigned int _Rn, unsigned int _Rm)","pos":[55962,56023]},{"content":"_arm_uqadd8","pos":[56028,56039]},{"content":"UQADD8","pos":[56040,56046]},{"content":"unsigned int _arm_uqadd8(unsigned int _Rn, unsigned int _Rm)","pos":[56047,56107]},{"content":"_arm_uqasx","pos":[56112,56122]},{"content":"UQASX","pos":[56123,56128]},{"content":"unsigned int _arm_uqasx(unsigned int _Rn, unsigned int _Rm)","pos":[56129,56188]},{"content":"_arm_uqsax","pos":[56193,56203]},{"content":"UQSAX","pos":[56204,56209]},{"content":"unsigned int _arm_uqsax(unsigned int _Rn, unsigned int _Rm)","pos":[56210,56269]},{"content":"_arm_uqsub16","pos":[56274,56286]},{"content":"UQSUB16","pos":[56287,56294]},{"content":"unsigned int _arm_uqsub16(unsigned int _Rn, unsigned int _Rm)","pos":[56295,56356]},{"content":"_arm_uqsub8","pos":[56361,56372]},{"content":"UQSUB8","pos":[56373,56379]},{"content":"unsigned int _arm_uqsub8(unsigned int _Rn, unsigned int _Rm)","pos":[56380,56440]},{"content":"_arm_sxtab","pos":[56445,56455]},{"content":"SXTAB","pos":[56456,56461]},{"content":"int _arm_sxtab(int _Rn, int _Rm, unsigned int _Rotation)","pos":[56462,56518]},{"content":"_arm_sxtab16","pos":[56523,56535]},{"content":"SXTAB16","pos":[56536,56543]},{"content":"int _arm_sxtab16(int _Rn, int _Rm, unsigned int _Rotation)","pos":[56544,56602]},{"content":"_arm_sxtah","pos":[56607,56617]},{"content":"SXTAH","pos":[56618,56623]},{"content":"int _arm_sxtah(int _Rn, int _Rm, unsigned int _Rotation)","pos":[56624,56680]},{"content":"_arm_uxtab","pos":[56685,56695]},{"content":"UXTAB","pos":[56696,56701]},{"content":"unsigned int _arm_uxtab(unsigned int _Rn, unsigned int _Rm, unsigned int _Rotation)","pos":[56702,56785]},{"content":"_arm_uxtab16","pos":[56790,56802]},{"content":"UXTAB16","pos":[56803,56810]},{"content":"unsigned int _arm_uxta16b(unsigned int _Rn, unsigned int _Rm, unsigned int _Rotation)","pos":[56811,56896]},{"content":"_arm_uxtah","pos":[56901,56911]},{"content":"UXTAH","pos":[56912,56917]},{"content":"unsigned int _arm_uxtah(unsigned int _Rn, unsigned int _Rm, unsigned int _Rotation)","pos":[56918,57001]},{"content":"_arm_sxtb","pos":[57006,57015]},{"content":"SXTB","pos":[57016,57020]},{"content":"int _arm_sxtb(int _Rn, unsigned int _Rotation)","pos":[57021,57067]},{"content":"_arm_sxtb16","pos":[57072,57083]},{"content":"SXTB16","pos":[57084,57090]},{"content":"int _arm_sxtb16(int _Rn, unsigned int _Rotation)","pos":[57091,57139]},{"content":"_arm_sxth","pos":[57144,57153]},{"content":"SXTH","pos":[57154,57158]},{"content":"int _arm_sxth(int _Rn, unsigned int _Rotation)","pos":[57159,57205]},{"content":"_arm_uxtb","pos":[57210,57219]},{"content":"UXTB","pos":[57220,57224]},{"content":"unsigned int _arm_uxtb(unsigned int _Rn, unsigned int _Rotation)","pos":[57225,57289]},{"content":"_arm_uxtb16","pos":[57294,57305]},{"content":"UXTB16","pos":[57306,57312]},{"content":"unsigned int _arm_uxtb16(unsigned int _Rn, unsigned int _Rotation)","pos":[57313,57379]},{"content":"_arm_uxth","pos":[57384,57393]},{"content":"UXTH","pos":[57394,57398]},{"content":"unsigned int _arm_uxth(unsigned int _Rn, unsigned int _Rotation)","pos":[57399,57463]},{"content":"_arm_pkhbt","pos":[57468,57478]},{"content":"PKHBT","pos":[57479,57484]},{"content":"int _arm_pkhbt(int _Rn, int _Rm, unsigned int _Lsl_imm)","pos":[57485,57540]},{"content":"_arm_pkhtb","pos":[57545,57555]},{"content":"PKHTB","pos":[57556,57561]},{"content":"int _arm_pkhtb(int _Rn, int _Rm, unsigned int _Asr_imm)","pos":[57562,57617]},{"content":"_arm_usad8","pos":[57622,57632]},{"content":"USAD8","pos":[57633,57638]},{"content":"unsigned int _arm_usad8(unsigned int _Rn, unsigned int _Rm)","pos":[57639,57698]},{"content":"_arm_usada8","pos":[57703,57714]},{"content":"USADA8","pos":[57715,57721]},{"content":"unsigned int _arm_usada8(unsigned int _Rn, unsigned int _Rm, unsigned int _Ra)","pos":[57722,57800]},{"content":"_arm_ssat","pos":[57805,57814]},{"content":"SSAT","pos":[57815,57819]},{"content":"int _arm_ssat(unsigned int _Sat_imm, _int _Rn, _ARMINTR_SHIFT_T _Shift_type, unsigned int _Shift_imm)","pos":[57820,57921]},{"content":"_arm_usat","pos":[57926,57935]},{"content":"USAT","pos":[57936,57940]},{"content":"int _arm_usat(unsigned int _Sat_imm, _int _Rn, _ARMINTR_SHIFT_T _Shift_type, unsigned int _Shift_imm)","pos":[57941,58042]},{"content":"_arm_ssat16","pos":[58047,58058]},{"content":"SSAT16","pos":[58059,58065]},{"content":"int _arm_ssat16(unsigned int _Sat_imm, _int _Rn)","pos":[58066,58114]},{"content":"_arm_usat16","pos":[58119,58130]},{"content":"USAT16","pos":[58131,58137]},{"content":"int _arm_usat16(unsigned int _Sat_imm, _int _Rn)","pos":[58138,58186]},{"content":"_arm_rev","pos":[58191,58199]},{"content":"REV","pos":[58200,58203]},{"content":"unsigned int _arm_rev(unsigned int _Rm)","pos":[58204,58243]},{"content":"_arm_rev16","pos":[58248,58258]},{"content":"REV16","pos":[58259,58264]},{"content":"unsigned int _arm_rev16(unsigned int _Rm)","pos":[58265,58306]},{"content":"_arm_revsh","pos":[58311,58321]},{"content":"REVSH","pos":[58322,58327]},{"content":"unsigned int _arm_revsh(unsigned int _Rm)","pos":[58328,58369]},{"content":"_arm_smlad","pos":[58374,58384]},{"content":"SMLAD","pos":[58385,58390]},{"content":"int _arm_smlad(int _Rn, int _Rm, int _Ra)","pos":[58391,58432]},{"content":"_arm_smladx","pos":[58437,58448]},{"content":"SMLADX","pos":[58449,58455]},{"content":"int _arm_smladx(int _Rn, int _Rm, int _Ra)","pos":[58456,58498]},{"content":"_arm_smlsd","pos":[58503,58513]},{"content":"SMLSD","pos":[58514,58519]},{"content":"int _arm_smlsd(int _Rn, int _Rm, int _Ra)","pos":[58520,58561]},{"content":"_arm_smlsdx","pos":[58566,58577]},{"content":"SMLSDX","pos":[58578,58584]},{"content":"int _arm_smlsdx(int _Rn, int _Rm, int _Ra)","pos":[58585,58627]},{"content":"_arm_smmla","pos":[58632,58642]},{"content":"SMMLA","pos":[58643,58648]},{"content":"int _arm_smmla(int _Rn, int _Rm, int _Ra)","pos":[58649,58690]},{"content":"_arm_smmlar","pos":[58695,58706]},{"content":"SMMLAR","pos":[58707,58713]},{"content":"int _arm_smmlar(int _Rn, int _Rm, int _Ra)","pos":[58714,58756]},{"content":"_arm_smmls","pos":[58761,58771]},{"content":"SMMLS","pos":[58772,58777]},{"content":"int _arm_smmls(int _Rn, int _Rm, int _Ra)","pos":[58778,58819]},{"content":"_arm_smmlsr","pos":[58824,58835]},{"content":"SMMLSR","pos":[58836,58842]},{"content":"int _arm_smmlsr(int _Rn, int _Rm, int _Ra)","pos":[58843,58885]},{"content":"_arm_smmul","pos":[58890,58900]},{"content":"SMMUL","pos":[58901,58906]},{"content":"int _arm_smmul(int _Rn, int _Rm)","pos":[58907,58939]},{"content":"_arm_smmulr","pos":[58944,58955]},{"content":"SMMULR","pos":[58956,58962]},{"content":"int _arm_smmulr(int _Rn, int _Rm)","pos":[58963,58996]},{"content":"_arm_smlald","pos":[59001,59012]},{"content":"SMLALD","pos":[59013,59019]},{"content":"__int64 _arm_smlald(<ph id=\"ph1\">\\_</ph>_int64 _RdHiLo, int _Rn, int _Rm)","pos":[59020,59075],"source":"__int64 _arm_smlald(\\__int64 _RdHiLo, int _Rn, int _Rm)"},{"content":"_arm_smlaldx","pos":[59080,59092]},{"content":"SMLALDX","pos":[59093,59100]},{"content":"__int64 _arm_smlaldx(<ph id=\"ph1\">\\_</ph>_int64 _RdHiLo, int _Rn, int _Rm)","pos":[59101,59157],"source":"__int64 _arm_smlaldx(\\__int64 _RdHiLo, int _Rn, int _Rm)"},{"content":"_arm_smlsld","pos":[59162,59173]},{"content":"SMLSLD","pos":[59174,59180]},{"content":"__int64 _arm_smlsld(<ph id=\"ph1\">\\_</ph>_int64 _RdHiLo, int _Rn, int _Rm)","pos":[59181,59236],"source":"__int64 _arm_smlsld(\\__int64 _RdHiLo, int _Rn, int _Rm)"},{"content":"_arm_smlsldx","pos":[59241,59253]},{"content":"SMLSLDX","pos":[59254,59261]},{"content":"__int64 _arm_smlsldx(<ph id=\"ph1\">\\_</ph>_int64 _RdHiLo, int _Rn, int _Rm)","pos":[59262,59318],"source":"__int64 _arm_smlsldx(\\__int64 _RdHiLo, int _Rn, int _Rm)"},{"content":"_arm_smuad","pos":[59323,59333]},{"content":"SMUAD","pos":[59334,59339]},{"content":"int _arm_smuad(int _Rn, int _Rm)","pos":[59340,59372]},{"content":"_arm_smuadx","pos":[59377,59388]},{"content":"SMUADX","pos":[59389,59395]},{"content":"int _arm_muadxs(int _Rn, int _Rm)","pos":[59396,59429]},{"content":"_arm_smusd","pos":[59434,59444]},{"content":"SMUSD","pos":[59445,59450]},{"content":"int _arm_smusd(int _Rn, int _Rm)","pos":[59451,59483]},{"content":"_arm_smusdx","pos":[59488,59499]},{"content":"SMUSDX","pos":[59500,59506]},{"content":"int _arm_smusdx(int _Rn, int _Rm)","pos":[59507,59540]},{"content":"_arm_smull","pos":[59545,59555]},{"content":"SMULL","pos":[59556,59561]},{"content":"__int64 _arm_smull(int _Rn, int _Rm)","pos":[59562,59598]},{"content":"_arm_umull","pos":[59603,59613]},{"content":"UMULL","pos":[59614,59619]},{"content":"unsigned __int64 _arm_umull(unsigned int _Rn, unsigned int _Rm)","pos":[59620,59683]},{"content":"_arm_umaal","pos":[59688,59698]},{"content":"UMAAL","pos":[59699,59704]},{"content":"unsigned __int64 _arm_umaal(unsigned int _RdLo, unsigned int _RdHi, unsigned int _Rn, unsigned int _Rm)","pos":[59705,59808]},{"content":"_arm_bfc","pos":[59813,59821]},{"content":"BFC","pos":[59822,59825]},{"content":"unsigned int _arm_bfc(unsigned int _Rd, unsigned int _Lsb, unsigned int _Width)","pos":[59826,59905]},{"content":"_arm_bfi","pos":[59910,59918]},{"content":"BFI","pos":[59919,59922]},{"content":"unsigned int _arm_bfi(unsigned int _Rd, unsigned int _Rn, unsigned int _Lsb, unsigned int _Width)","pos":[59923,60020]},{"content":"_arm_rbit","pos":[60025,60034]},{"content":"RBIT","pos":[60035,60039]},{"content":"unsigned int _arm_rbit(unsigned int _Rm)","pos":[60040,60080]},{"content":"_arm_sbfx","pos":[60085,60094]},{"content":"SBFX","pos":[60095,60099]},{"content":"int _arm_sbfx(int _Rn, unsigned int _Lsb, unsigned int _Width)","pos":[60100,60162]},{"content":"_arm_ubfx","pos":[60167,60176]},{"content":"UBFX","pos":[60177,60181]},{"content":"unsigned int _arm_ubfx(unsigned int _Rn, unsigned int _Lsb, unsigned int _Width)","pos":[60182,60262]},{"content":"_arm_sdiv","pos":[60267,60276]},{"content":"SDIV","pos":[60277,60281]},{"content":"int _arm_sdiv(int _Rn, int _Rm)","pos":[60282,60313]},{"content":"_arm_udiv","pos":[60318,60327]},{"content":"UDIV","pos":[60328,60332]},{"content":"unsigned int _arm_udiv(unsigned int _Rn, unsigned int _Rm)","pos":[60333,60391]},{"content":"__cps","pos":[60396,60401]},{"content":"CPS","pos":[60402,60405]},{"content":"void __cps(unsigned int _Ops, unsigned int _Flags, unsigned int _Mode)","pos":[60406,60476]},{"content":"__dmb","pos":[60481,60486]},{"content":"DMB","pos":[60487,60490]},{"content":"void __dmb(unsigned int <ph id=\"ph1\">`_Type`</ph>)","pos":[60491,60523],"source":"void __dmb(unsigned int `_Type`)"},{"content":"Inserts a memory barrier operation into the instruction stream.","pos":[60536,60599]},{"content":"The parameter <ph id=\"ph1\">`_Type`</ph> specifies the kind of restriction that the barrier enforces.","pos":[60600,60682],"source":" The parameter `_Type` specifies the kind of restriction that the barrier enforces."},{"content":"For more information about the kinds of restrictions that can be enforced, see <bpt id=\"p1\">[</bpt>Memory Barrier Restrictions<ept id=\"p1\">](#BarrierRestrictions)</ept>.","pos":[60695,60826],"source":" For more information about the kinds of restrictions that can be enforced, see [Memory Barrier Restrictions](#BarrierRestrictions)."},{"content":"__dsb","pos":[60831,60836]},{"content":"DSB","pos":[60837,60840]},{"content":"void __dsb(unsigned int _Type)","pos":[60841,60871]},{"content":"Inserts a memory barrier operation into the instruction stream.","pos":[60884,60947]},{"content":"The parameter <ph id=\"ph1\">`_Type`</ph> specifies the kind of restriction that the barrier enforces.","pos":[60948,61030],"source":" The parameter `_Type` specifies the kind of restriction that the barrier enforces."},{"content":"For more information about the kinds of restrictions that can be enforced, see <bpt id=\"p1\">[</bpt>Memory Barrier Restrictions<ept id=\"p1\">](#BarrierRestrictions)</ept>.","pos":[61043,61174],"source":" For more information about the kinds of restrictions that can be enforced, see [Memory Barrier Restrictions](#BarrierRestrictions)."},{"content":"__isb","pos":[61179,61184]},{"content":"ISB","pos":[61185,61188]},{"content":"void __isb(unsigned int _Type)","pos":[61189,61219]},{"content":"Inserts a memory barrier operation into the instruction stream.","pos":[61232,61295]},{"content":"The parameter <ph id=\"ph1\">`_Type`</ph> specifies the kind of restriction that the barrier enforces.","pos":[61296,61378],"source":" The parameter `_Type` specifies the kind of restriction that the barrier enforces."},{"content":"For more information about the kinds of restrictions that can be enforced, see <bpt id=\"p1\">[</bpt>Memory Barrier Restrictions<ept id=\"p1\">](#BarrierRestrictions)</ept>.","pos":[61391,61522],"source":" For more information about the kinds of restrictions that can be enforced, see [Memory Barrier Restrictions](#BarrierRestrictions)."},{"content":"__emit","pos":[61527,61533]},{"content":"void __emit(unsigned <ph id=\"ph1\">\\_</ph>_int32 opcode)","pos":[61535,61572],"source":"void __emit(unsigned \\__int32 opcode)"},{"content":"Inserts a specified instruction into the stream of instructions that is output by the compiler.","pos":[61585,61680]},{"content":"The value of <ph id=\"ph1\">`opcode`</ph> must be a constant expression that is known at compile time.","pos":[61693,61775],"source":" The value of `opcode` must be a constant expression that is known at compile time."},{"content":"The size of an instruction word is 16 bits and the most significant 16 bits of <ph id=\"ph1\">`opcode`</ph> are ignored.","pos":[61776,61876],"source":" The size of an instruction word is 16 bits and the most significant 16 bits of `opcode` are ignored."},{"content":"The compiler makes no attempt to interpret the contents of <ph id=\"ph1\">`opcode`</ph> and does not guarantee a CPU or memory state before the inserted instruction is executed.","pos":[61889,62046],"source":" The compiler makes no attempt to interpret the contents of `opcode` and does not guarantee a CPU or memory state before the inserted instruction is executed."},{"content":"The compiler assumes that the CPU and memory states are unchanged after the inserted instruction is executed.","pos":[62059,62168]},{"content":"Therefore, instructions that do change state can have a detrimental impact on normal code that is generated by the compiler.","pos":[62169,62293]},{"content":"For this reason, use <ph id=\"ph1\">`emit`</ph> only to insert instructions that affect a CPU state that the compiler does not normally process—for example, coprocessor state—or to implement functions that are declared by using <ph id=\"ph2\">`declspec(naked)`</ph>.","pos":[62306,62532],"source":" For this reason, use `emit` only to insert instructions that affect a CPU state that the compiler does not normally process—for example, coprocessor state—or to implement functions that are declared by using `declspec(naked)`."},{"content":"__hvc","pos":[62537,62542]},{"content":"HVC","pos":[62543,62546]},{"content":"unsigned int __hvc(unsigned int, ...)","pos":[62547,62584]},{"content":"__iso_volatile_load16","pos":[62589,62610]},{"content":"__int16 <ph id=\"ph1\">\\_</ph>_iso_volatile_load16(const volatile <ph id=\"ph2\">\\_</ph>_int16 *)","pos":[62612,62669],"source":"__int16 \\__iso_volatile_load16(const volatile \\__int16 *)"},{"content":"For more information, see <bpt id=\"p1\">[</bpt>__iso_volatile_load/store instrinsics<ept id=\"p1\">](#IsoVolatileLoadStore)</ept>.","pos":[62682,62771],"source":" For more information, see [__iso_volatile_load/store instrinsics](#IsoVolatileLoadStore)."},{"content":"__iso_volatile_load32","pos":[62776,62797]},{"content":"__int32 <ph id=\"ph1\">\\_</ph>_iso_volatile_load32(const volatile <ph id=\"ph2\">\\_</ph>_int32 *)","pos":[62799,62856],"source":"__int32 \\__iso_volatile_load32(const volatile \\__int32 *)"},{"content":"For more information, see <bpt id=\"p1\">[</bpt>__iso_volatile_load/store instrinsics<ept id=\"p1\">](#IsoVolatileLoadStore)</ept>.","pos":[62869,62958],"source":" For more information, see [__iso_volatile_load/store instrinsics](#IsoVolatileLoadStore)."},{"content":"__iso_volatile_load64","pos":[62963,62984]},{"content":"__int64 <ph id=\"ph1\">\\_</ph>_iso_volatile_load64(const volatile <ph id=\"ph2\">\\_</ph>_int64 *)","pos":[62986,63043],"source":"__int64 \\__iso_volatile_load64(const volatile \\__int64 *)"},{"content":"For more information, see <bpt id=\"p1\">[</bpt>__iso_volatile_load/store instrinsics<ept id=\"p1\">](#IsoVolatileLoadStore)</ept>.","pos":[63056,63145],"source":" For more information, see [__iso_volatile_load/store instrinsics](#IsoVolatileLoadStore)."},{"content":"__iso_volatile_load8","pos":[63150,63170]},{"content":"__int8 <ph id=\"ph1\">\\_</ph>_iso_volatile_load8(const volatile <ph id=\"ph2\">\\_</ph>_int8 *)","pos":[63172,63226],"source":"__int8 \\__iso_volatile_load8(const volatile \\__int8 *)"},{"content":"For more information, see <bpt id=\"p1\">[</bpt>__iso_volatile_load/store instrinsics<ept id=\"p1\">](#IsoVolatileLoadStore)</ept>.","pos":[63239,63328],"source":" For more information, see [__iso_volatile_load/store instrinsics](#IsoVolatileLoadStore)."},{"content":"__iso_volatile_store16","pos":[63333,63355]},{"content":"void __iso_volatile_store16(volatile <ph id=\"ph1\">\\_</ph>_int16 *, <ph id=\"ph2\">\\_</ph>_int16)","pos":[63357,63415],"source":"void __iso_volatile_store16(volatile \\__int16 *, \\__int16)"},{"content":"For more information, see <bpt id=\"p1\">[</bpt>__iso_volatile_load/store instrinsics<ept id=\"p1\">](#IsoVolatileLoadStore)</ept>.","pos":[63428,63517],"source":" For more information, see [__iso_volatile_load/store instrinsics](#IsoVolatileLoadStore)."},{"content":"__iso_volatile_store32","pos":[63522,63544]},{"content":"void __iso_volatile_store32(volatile <ph id=\"ph1\">\\_</ph>_int32 *, <ph id=\"ph2\">\\_</ph>_int32)","pos":[63546,63604],"source":"void __iso_volatile_store32(volatile \\__int32 *, \\__int32)"},{"content":"For more information, see <bpt id=\"p1\">[</bpt>__iso_volatile_load/store instrinsics<ept id=\"p1\">](#IsoVolatileLoadStore)</ept>.","pos":[63617,63706],"source":" For more information, see [__iso_volatile_load/store instrinsics](#IsoVolatileLoadStore)."},{"content":"__iso_volatile_store64","pos":[63711,63733]},{"content":"void __iso_volatile_store64(volatile <ph id=\"ph1\">\\_</ph>_int64 *, <ph id=\"ph2\">\\_</ph>_int64)","pos":[63735,63793],"source":"void __iso_volatile_store64(volatile \\__int64 *, \\__int64)"},{"content":"For more information, see <bpt id=\"p1\">[</bpt>__iso_volatile_load/store instrinsics<ept id=\"p1\">](#IsoVolatileLoadStore)</ept>.","pos":[63806,63895],"source":" For more information, see [__iso_volatile_load/store instrinsics](#IsoVolatileLoadStore)."},{"content":"__iso_volatile_store8","pos":[63900,63921]},{"content":"void __iso_volatile_store8(volatile <ph id=\"ph1\">\\_</ph>_int8 *, <ph id=\"ph2\">\\_</ph>_int8)","pos":[63923,63978],"source":"void __iso_volatile_store8(volatile \\__int8 *, \\__int8)"},{"content":"For more information, see <bpt id=\"p1\">[</bpt>__iso_volatile_load/store instrinsics<ept id=\"p1\">](#IsoVolatileLoadStore)</ept>.","pos":[63991,64080],"source":" For more information, see [__iso_volatile_load/store instrinsics](#IsoVolatileLoadStore)."},{"content":"__ldrexd","pos":[64085,64093]},{"content":"LDREXD","pos":[64094,64100]},{"content":"__int64 <ph id=\"ph1\">\\_</ph>_ldrexd(const volatile <ph id=\"ph2\">\\_</ph>_int64 *)","pos":[64101,64145],"source":"__int64 \\__ldrexd(const volatile \\__int64 *)"},{"content":"__prefetch","pos":[64150,64160]},{"content":"PLD","pos":[64161,64164]},{"content":"void __cdecl <ph id=\"ph1\">\\_</ph>_prefetch(const void *)","pos":[64165,64203],"source":"void __cdecl \\__prefetch(const void *)"},{"content":"Provides a <ph id=\"ph1\">`PLD`</ph> memory hint to the system that memory at or near the specified address may be accessed soon.","pos":[64216,64325],"source":" Provides a `PLD` memory hint to the system that memory at or near the specified address may be accessed soon."},{"content":"Some systems may choose to optimize for that memory access pattern to increase runtime performance.","pos":[64326,64425]},{"content":"However, from the C++ language point of view, the function has no observable effect, and may do nothing at all.","pos":[64426,64537]},{"content":"__rdpmccntr64","pos":[64542,64555]},{"content":"unsigned __int64 <ph id=\"ph1\">\\_</ph>_rdpmccntr64(void)","pos":[64557,64594],"source":"unsigned __int64 \\__rdpmccntr64(void)"},{"content":"__sev","pos":[64599,64604]},{"content":"SEV","pos":[64605,64608]},{"content":"void __sev(void)","pos":[64609,64625]},{"content":"__static_assert","pos":[64630,64645]},{"content":"void __static_assert(int, const char *)","pos":[64647,64686]},{"content":"__swi","pos":[64691,64696]},{"content":"SVC","pos":[64697,64700]},{"content":"unsigned int __swi(unsigned int, ...)","pos":[64701,64738]},{"content":"__trap","pos":[64743,64749]},{"content":"BKPT","pos":[64750,64754]},{"content":"int __trap(int, ...)","pos":[64755,64775]},{"content":"__wfe","pos":[64780,64785]},{"content":"WFE","pos":[64786,64789]},{"content":"void __wfe(void)","pos":[64790,64806]},{"content":"__wfi","pos":[64811,64816]},{"content":"WFI","pos":[64817,64820]},{"content":"void __wfi(void)","pos":[64821,64837]},{"content":"_AddSatInt","pos":[64842,64852]},{"content":"QADD","pos":[64853,64857]},{"content":"int _AddSatInt(int, int)","pos":[64858,64882]},{"content":"_CopyDoubleFromInt64","pos":[64887,64907]},{"content":"double _CopyDoubleFromInt64(<ph id=\"ph1\">\\_</ph>_int64)","pos":[64909,64946],"source":"double _CopyDoubleFromInt64(\\__int64)"},{"content":"_CopyFloatFromInt32","pos":[64951,64970]},{"content":"float _CopyFloatFromInt32(<ph id=\"ph1\">\\_</ph>_int32)","pos":[64972,65007],"source":"float _CopyFloatFromInt32(\\__int32)"},{"content":"_CopyInt32FromFloat","pos":[65012,65031]},{"content":"__int32 _CopyInt32FromFloat(float)","pos":[65033,65067]},{"content":"_CopyInt64FromDouble","pos":[65072,65092]},{"content":"__int64 _CopyInt64FromDouble(double)","pos":[65094,65130]},{"content":"_CountLeadingOnes","pos":[65135,65152]},{"content":"unsigned int _CountLeadingOnes(unsigned long)","pos":[65154,65199]},{"content":"_CountLeadingOnes64","pos":[65204,65223]},{"content":"unsigned int _CountLeadingOnes64(unsigned <ph id=\"ph1\">\\_</ph>_int64)","pos":[65225,65276],"source":"unsigned int _CountLeadingOnes64(unsigned \\__int64)"},{"content":"_CountLeadingSigns","pos":[65281,65299]},{"content":"unsigned int _CountLeadingSigns(long)","pos":[65301,65338]},{"content":"_CountLeadingSigns64","pos":[65343,65363]},{"content":"unsigned int _CountLeadingSigns64(<ph id=\"ph1\">\\_</ph>_int64)","pos":[65365,65408],"source":"unsigned int _CountLeadingSigns64(\\__int64)"},{"content":"_CountLeadingZeros","pos":[65413,65431]},{"content":"unsigned int _CountLeadingZeros(unsigned long)","pos":[65433,65479]},{"content":"_CountLeadingZeros64","pos":[65484,65504]},{"content":"unsigned int _CountLeadingZeros64(unsigned <ph id=\"ph1\">\\_</ph>_int64)","pos":[65506,65558],"source":"unsigned int _CountLeadingZeros64(unsigned \\__int64)"},{"content":"_CountOneBits","pos":[65563,65576]},{"content":"unsigned int _CountOneBits(unsigned long)","pos":[65578,65619]},{"content":"_CountOneBits64","pos":[65624,65639]},{"content":"unsigned int _CountOneBits64(unsigned <ph id=\"ph1\">\\_</ph>_int64)","pos":[65641,65688],"source":"unsigned int _CountOneBits64(unsigned \\__int64)"},{"content":"_DAddSatInt","pos":[65693,65704]},{"content":"QDADD","pos":[65705,65710]},{"content":"int _DAddSatInt(int, int)","pos":[65711,65736]},{"content":"_DSubSatInt","pos":[65741,65752]},{"content":"QDSUB","pos":[65753,65758]},{"content":"int _DSubSatInt(int, int)","pos":[65759,65784]},{"content":"_isunordered","pos":[65789,65801]},{"content":"int _isunordered(double, double)","pos":[65803,65835]},{"content":"_isunorderedf","pos":[65840,65853]},{"content":"int _isunorderedf(float, float)","pos":[65855,65886]},{"content":"_MoveFromCoprocessor","pos":[65891,65911]},{"content":"MRC","pos":[65912,65915]},{"content":"unsigned int _MoveFromCoprocessor(unsigned int, unsigned int, unsigned int, unsigned int, unsigned int)","pos":[65916,66019]},{"content":"Reads data from an ARM coprocessor by using the coprocessor data transfer instructions.","pos":[66032,66119]},{"content":"For more information see <bpt id=\"p1\">[</bpt>_MoveFromCoprocessor, _MoveFromCoprocessor2<ept id=\"p1\">](#MoveFromCo)</ept>.","pos":[66120,66204],"source":" For more information see [_MoveFromCoprocessor, _MoveFromCoprocessor2](#MoveFromCo)."},{"content":"_MoveFromCoprocessor2","pos":[66209,66230]},{"content":"MRC2","pos":[66231,66235]},{"content":"unsigned int _MoveFromCoprocessor2(unsigned int, unsigned int, unsigned int, unsigned int, unsigned int)","pos":[66236,66340]},{"content":"Reads data from an ARM coprocessor by using the coprocessor data transfer instructions.","pos":[66353,66440]},{"content":"For more information see <bpt id=\"p1\">[</bpt>_MoveFromCoprocessor, _MoveFromCoprocessor2<ept id=\"p1\">](#MoveFromCo)</ept>.","pos":[66441,66525],"source":" For more information see [_MoveFromCoprocessor, _MoveFromCoprocessor2](#MoveFromCo)."},{"content":"_MoveFromCoprocessor64","pos":[66530,66552]},{"content":"MRRC","pos":[66553,66557]},{"content":"unsigned __int64 _MoveFromCoprocessor64(unsigned int, unsigned int, unsigned int)","pos":[66558,66639]},{"content":"Reads data from an ARM coprocessor by using the coprocessor data transfer instructions.","pos":[66652,66739]},{"content":"For more information see <bpt id=\"p1\">[</bpt>_MoveFromCoprocessor64<ept id=\"p1\">](#MoveFromCo64)</ept>.","pos":[66740,66805],"source":" For more information see [_MoveFromCoprocessor64](#MoveFromCo64)."},{"content":"_MoveToCoprocessor","pos":[66810,66828]},{"content":"MCR","pos":[66829,66832]},{"content":"void _MoveToCoprocessor(unsigned int, unsigned int, unsigned int, unsigned int, unsigned int, unsigned int)","pos":[66833,66940]},{"content":"Reads data from an ARM coprocessor by using the coprocessor data transfer instructions.","pos":[66953,67040]},{"content":"For more information see <bpt id=\"p1\">[</bpt>_MoveToCoprocessor, _MoveToCoprocessor2<ept id=\"p1\">](#MoveToCo)</ept>.","pos":[67041,67119],"source":" For more information see [_MoveToCoprocessor, _MoveToCoprocessor2](#MoveToCo)."},{"content":"_MoveToCoprocessor2","pos":[67124,67143]},{"content":"MCR2","pos":[67144,67148]},{"content":"void _MoveToCoprocessor2(unsigned int, unsigned int, unsigned int, unsigned int, unsigned int, unsigned int)","pos":[67149,67257]},{"content":"Reads data from an ARM coprocessor by using the coprocessor data transfer instructions.","pos":[67270,67357]},{"content":"For more information see <bpt id=\"p1\">[</bpt>_MoveToCoprocessor, _MoveToCoprocessor2<ept id=\"p1\">](#MoveToCo)</ept>.","pos":[67358,67436],"source":" For more information see [_MoveToCoprocessor, _MoveToCoprocessor2](#MoveToCo)."},{"content":"_MoveToCoprocessor64","pos":[67441,67461]},{"content":"MCRR","pos":[67462,67466]},{"content":"void _MoveToCoprocessor64(unsigned <ph id=\"ph1\">\\_</ph>_int64, unsigned int, unsigned int, unsigned int)","pos":[67467,67553],"source":"void _MoveToCoprocessor64(unsigned \\__int64, unsigned int, unsigned int, unsigned int)"},{"content":"Reads data from an ARM coprocessor by using the coprocessor data transfer instructions.","pos":[67566,67653]},{"content":"For more information see <bpt id=\"p1\">[</bpt>_MoveToCoprocessor64<ept id=\"p1\">](#MoveToCo64)</ept>.","pos":[67654,67715],"source":" For more information see [_MoveToCoprocessor64](#MoveToCo64)."},{"content":"_MulHigh","pos":[67720,67728]},{"content":"long _MulHigh(long, long)","pos":[67730,67755]},{"content":"_MulUnsignedHigh","pos":[67760,67776]},{"content":"unsigned long _MulUnsignedHigh(unsigned long, unsigned long)","pos":[67778,67838]},{"content":"_ReadBankedReg","pos":[67843,67857]},{"content":"MRS","pos":[67858,67861]},{"content":"int _ReadBankedReg(int _Reg)","pos":[67862,67890]},{"content":"_ReadStatusReg","pos":[67895,67909]},{"content":"MRS","pos":[67910,67913]},{"content":"int _ReadStatusReg(int)","pos":[67914,67937]},{"content":"_SubSatInt","pos":[67942,67952]},{"content":"QSUB","pos":[67953,67957]},{"content":"int _SubSatInt(int, int)","pos":[67958,67982]},{"content":"_WriteBankedReg","pos":[67987,68002]},{"content":"MSR","pos":[68003,68006]},{"content":"void _WriteBankedReg(int _Value, int _Reg)","pos":[68007,68049]},{"content":"_WriteStatusReg","pos":[68054,68069]},{"content":"MSR","pos":[68070,68073]},{"content":"void _WriteStatusReg(int, int, int)","pos":[68074,68109]},{"pos":[68117,68131],"content":"[<bpt id=\"p1\">[</bpt>NEON<ept id=\"p1\">](#top)</ept>]","source":"[[NEON](#top)]"},{"pos":[68177,68204],"content":"Memory Barrier Restrictions"},{"pos":[68208,68516],"content":"The intrinsic functions <ph id=\"ph1\">`__dmb`</ph> (data memory barrier), <ph id=\"ph2\">`__dsb`</ph> (data synchronization barrier), and <ph id=\"ph3\">`__isb`</ph> (instruction synchronization barrier) use the following predefined values to specify the memory barrier restriction in terms of the sharing domain and kind of access that are affected by the operation.","source":"The intrinsic functions `__dmb` (data memory barrier), `__dsb` (data synchronization barrier), and `__isb` (instruction synchronization barrier) use the following predefined values to specify the memory barrier restriction in terms of the sharing domain and kind of access that are affected by the operation."},{"content":"Restriction Value","pos":[68523,68540]},{"content":"Description","pos":[68541,68552]},{"content":"_ARM_BARRIER_SY","pos":[68603,68618]},{"content":"Full system, reads and writes.","pos":[68619,68649]},{"content":"_ARM_BARRIER_ST","pos":[68654,68669]},{"content":"Full system, writes only.","pos":[68670,68695]},{"content":"_ARM_BARRIER_ISH","pos":[68700,68716]},{"content":"Inner sharable, reads and writes.","pos":[68717,68750]},{"content":"_ARM_BARRIER_ISHST","pos":[68755,68773]},{"content":"Inner sharable, writes only.","pos":[68774,68802]},{"content":"_ARM_BARRIER_NSH","pos":[68807,68823]},{"content":"Non-sharable, reads and writes.","pos":[68824,68855]},{"content":"_ARM_BARRIER_NSHST","pos":[68860,68878]},{"content":"Non-sharable, writes only.","pos":[68879,68905]},{"content":"_ARM_BARRIER_OSH","pos":[68910,68926]},{"content":"Outer sharable, reads and writes.","pos":[68927,68960]},{"content":"_ARM_BARRIER_OSHST","pos":[68965,68983]},{"content":"Outer sharable, writes only.","pos":[68984,69012]},{"pos":[69020,69162],"content":"For the <ph id=\"ph1\">`__isb`</ph> intrinsic, the only restriction that is currently valid is _ARM_BARRIER_SY; all other values are reserved by the architecture.","source":"For the `__isb` intrinsic, the only restriction that is currently valid is _ARM_BARRIER_SY; all other values are reserved by the architecture."},{"pos":[69209,69246],"content":"__iso_volatile_load/store instrinsics"},{"content":"These intrinsic functions explicitly perform loads and stores that are not subject to compiler optimizations.","pos":[69250,69359]},{"content":"Parameters","pos":[69947,69957]},{"content":"The address of a memory location to read from or write to.","pos":[69980,70038]},{"content":"(store intrinsics only)","pos":[70053,70076]},{"content":"The value to write to the specified memory location.","pos":[70080,70132]},{"content":"Return Value (load intrinsics only)","pos":[70141,70176]},{"pos":[70185,70250],"content":"The value of the memory location that is specified by <ph id=\"ph1\">`Location`</ph>.","source":"The value of the memory location that is specified by `Location`."},{"content":"Remarks","pos":[70259,70266]},{"content":"You can use the <ph id=\"ph1\">`__iso_volatile_load8/16/32/64`</ph> and <ph id=\"ph2\">`__iso_volatile_store8/16/32/64`</ph> intrinsics to explicitly perform memory accesses that are not subject to compiler optimizations.","pos":[70275,70456],"source":"You can use the `__iso_volatile_load8/16/32/64` and `__iso_volatile_store8/16/32/64` intrinsics to explicitly perform memory accesses that are not subject to compiler optimizations."},{"content":"The compiler cannot remove, synthetize, or change the relative order of these operations, but it does not generate implicit hardware memory barriers.","pos":[70457,70606]},{"content":"Therefore, the hardware may still reorder the observable memory accesses across multiple threads.","pos":[70607,70704]},{"content":"More precisely, these intrinsics are equivalent to the following expressions as compiled under <bpt id=\"p1\">**</bpt>/volatile:iso<ept id=\"p1\">**</ept>.","pos":[70705,70818],"source":" More precisely, these intrinsics are equivalent to the following expressions as compiled under **/volatile:iso**."},{"content":"Notice that the intrinsics take volatile pointers to accommodate volatile variables.","pos":[71028,71112]},{"content":"However, there is no requirement or recommendation to use volatile pointers as arguments; the semantics of these operations are exactly the same if a regular, non-volatile type is used.","pos":[71113,71298]},{"pos":[71305,71491],"content":"For more information about the <bpt id=\"p1\">**</bpt>/volatile:iso<ept id=\"p1\">**</ept> command-line argument, see <bpt id=\"p2\">[</bpt>/volatile (volatile Keyword Interpretation)<ept id=\"p2\">](../build/reference/volatile-volatile-keyword-interpretation.md)</ept>.","source":"For more information about the **/volatile:iso** command-line argument, see [/volatile (volatile Keyword Interpretation)](../build/reference/volatile-volatile-keyword-interpretation.md)."},{"pos":[71528,71571],"content":"_MoveFromCoprocessor, _MoveFromCoprocessor2"},{"content":"These intrinsic functions read data from ARM coprocessors by using the coprocessor data transfer instructions.","pos":[71575,71685]},{"content":"Parameters","pos":[72062,72072]},{"content":"Coprocessor number in the range 0 to 15.","pos":[72093,72133]},{"content":"Coprocessor-specific opcode in the range 0 to 7","pos":[72153,72200]},{"content":"Coprocessor register number, in the range 0 to 15, that specifies the first operand to the instruction.","pos":[72216,72319]},{"content":"Coprocessor register number, in the range 0 to 15, that specifies an additional source or destination operand.","pos":[72335,72445]},{"content":"Additional coprocessor-specific opcode in the range 0 to 7.","pos":[72465,72524]},{"content":"Return Value","pos":[72533,72545]},{"content":"The value that is read from the coprocessor.","pos":[72554,72598]},{"content":"Remarks","pos":[72607,72614]},{"content":"The values of all five parameters of this intrinsic must be constant expressions that are known at compile time.","pos":[72623,72735]},{"content":"uses the MRC instruction; <ph id=\"ph1\">`_MoveFromCoprocessor2`</ph> uses MRC2.","pos":[72765,72825],"source":" uses the MRC instruction; `_MoveFromCoprocessor2` uses MRC2."},{"content":"The parameters correspond to bitfields that are encoded directly into the instruction word.","pos":[72826,72917]},{"content":"The interpretation of the parameters is coprocessor-dependent.","pos":[72918,72980]},{"content":"For more information, see the manual for the coprocessor in question.","pos":[72981,73050]},{"pos":[73089,73111],"content":"_MoveFromCoprocessor64"},{"content":"Reads data from ARM coprocessors by using the coprocessor data transfer instructions.","pos":[73115,73200]},{"content":"Parameters","pos":[73360,73370]},{"content":"Coprocessor number in the range 0 to 15.","pos":[73391,73431]},{"content":"Coprocessor-specific opcode in the range 0 to 15.","pos":[73451,73500]},{"content":"Coprocessor register number, in the range 0 to 15, that specifies an additional source or destination operand.","pos":[73516,73626]},{"content":"Returns Value","pos":[73635,73648]},{"content":"The value that is read from the coprocessor.","pos":[73657,73701]},{"content":"Remarks","pos":[73710,73717]},{"content":"The values of all three parameters of this intrinsic must be constant expressions that are known at compile time.","pos":[73726,73839]},{"content":"uses the MRRC instruction.","pos":[73871,73897]},{"content":"The parameters correspond to bitfields that are encoded directly into the instruction word.","pos":[73898,73989]},{"content":"The interpretation of the parameters is coprocessor-dependent.","pos":[73990,74052]},{"content":"For more information, see the manual for the coprocessor in question.","pos":[74053,74122]},{"pos":[74157,74196],"content":"_MoveToCoprocessor, _MoveToCoprocessor2"},{"content":"These intrinsic functions write data to ARM coprocessors by using the coprocessor data transfer instructions.","pos":[74200,74309]},{"content":"Parameters","pos":[74740,74750]},{"content":"The value to be written to the coprocessor.","pos":[74770,74813]},{"content":"Coprocessor number in the range 0 to 15.","pos":[74832,74872]},{"content":"Coprocessor-specific opcode in the range 0 to 7.","pos":[74892,74940]},{"content":"Coprocessor register number, in the range 0 to 15, that specifies the first operand to the instruction.","pos":[74956,75059]},{"content":"Coprocessor register number, in the range 0 to 15, that specifies an additional source or destination operand.","pos":[75075,75185]},{"content":"Additional coprocessor-specific opcode in the range 0 to 7.","pos":[75205,75264]},{"content":"Return Value","pos":[75273,75285]},{"content":"None.","pos":[75294,75299]},{"content":"Remarks","pos":[75308,75315]},{"pos":[75324,75480],"content":"The values of the <ph id=\"ph1\">`coproc`</ph>, <ph id=\"ph2\">`opcode1`</ph>, <ph id=\"ph3\">`crn`</ph>, <ph id=\"ph4\">`crm`</ph>, and <ph id=\"ph5\">`opcode2`</ph> parameters of this intrinsic must be constant expressions that are known at compile time.","source":"The values of the `coproc`, `opcode1`, `crn`, `crm`, and `opcode2` parameters of this intrinsic must be constant expressions that are known at compile time."},{"content":"uses the MCR instruction; <ph id=\"ph1\">`_MoveToCoprocessor2`</ph> uses MCR2.","pos":[75508,75566],"source":" uses the MCR instruction; `_MoveToCoprocessor2` uses MCR2."},{"content":"The parameters correspond to bitfields that are encoded directly into the instruction word.","pos":[75567,75658]},{"content":"The interpretation of the parameters is coprocessor-dependent.","pos":[75659,75721]},{"content":"For more information, see the manual for the coprocessor in question.","pos":[75722,75791]},{"pos":[75828,75848],"content":"_MoveToCoprocessor64"},{"content":"These intrinsic functions write data to ARM coprocessors by using the coprocessor data transfer instructions.","pos":[75852,75961]},{"content":"Parameters","pos":[76141,76151]},{"content":"Coprocessor number in the range 0 to 15.","pos":[76172,76212]},{"content":"Coprocessor-specific opcode in the range 0 to 15.","pos":[76232,76281]},{"content":"Coprocessor register number, in the range 0 to 15, that specifies an additional source or destination operand.","pos":[76297,76407]},{"content":"Return Value","pos":[76416,76428]},{"content":"None.","pos":[76437,76442]},{"content":"Remarks","pos":[76451,76458]},{"pos":[76467,76605],"content":"The values of the <ph id=\"ph1\">`coproc`</ph>, <ph id=\"ph2\">`opcode1`</ph>, and <ph id=\"ph3\">`crm`</ph> parameters of this intrinsic must be constant expressions that are known at compile time.","source":"The values of the `coproc`, `opcode1`, and `crm` parameters of this intrinsic must be constant expressions that are known at compile time."},{"content":"uses the MCRR instruction.","pos":[76637,76663]},{"content":"The parameters correspond to bitfields that are encoded directly into the instruction word.","pos":[76664,76755]},{"content":"The interpretation of the parameters is coprocessor-dependent.","pos":[76756,76818]},{"content":"For more information, see the manual for the coprocessor in question.","pos":[76819,76888]},{"pos":[76915,76966],"content":"ARM Support for Intrinsics from Other Architectures"},{"content":"The following table lists intrinsics from other architectures that are supported on ARM platforms.","pos":[76970,77068]},{"content":"Where the behavior of an intrinsic on ARM differs from its behavior on other hardware architectures, additional details are noted.","pos":[77069,77199]},{"content":"Function Name","pos":[77206,77219]},{"content":"Function Prototype","pos":[77220,77238]},{"content":"__assume","pos":[77292,77300]},{"content":"void __assume(int)","pos":[77301,77319]},{"content":"__code_seg","pos":[77324,77334]},{"content":"void __code_seg(const char *)","pos":[77335,77364]},{"content":"__debugbreak","pos":[77369,77381]},{"content":"void __cdecl <ph id=\"ph1\">\\_</ph>_debugbreak(void)","pos":[77382,77414],"source":"void __cdecl \\__debugbreak(void)"},{"content":"__fastfail","pos":[77419,77429]},{"content":"__declspec(noreturn) void <ph id=\"ph1\">\\_</ph>_fastfail(unsigned int)","pos":[77430,77481],"source":"__declspec(noreturn) void \\__fastfail(unsigned int)"},{"content":"__nop","pos":[77486,77491]},{"content":"void __nop(void) <bpt id=\"p1\">**</bpt>Note:<ept id=\"p1\">**</ept>  On ARM platforms, this function generates a NOP instruction if one is implemented in the target architecture; otherwise, an alternative instruction that does not change the state of the program or CPU is generated—for example, <ph id=\"ph1\">`MOV r8, r8`</ph>.","pos":[77492,77760],"source":"void __nop(void) **Note:**  On ARM platforms, this function generates a NOP instruction if one is implemented in the target architecture; otherwise, an alternative instruction that does not change the state of the program or CPU is generated—for example, `MOV r8, r8`."},{"content":"This is functionally equivalent to the <ph id=\"ph1\">\\_</ph>_nop intrinsic for other hardware architectures.","pos":[77761,77850],"source":" This is functionally equivalent to the \\__nop intrinsic for other hardware architectures."},{"content":"Because an instruction that has no effect on the state of the program or CPU might be ignored by the target architecture as an optimization, the instruction does not necessarily consume CPU cycles.","pos":[77851,78048]},{"content":"Therefore, do not use the <ph id=\"ph1\">\\_</ph>_nop intrinsic to manipulate the execution time of a code sequence unless you are certain about how the CPU will behave.","pos":[78049,78197],"source":" Therefore, do not use the \\__nop intrinsic to manipulate the execution time of a code sequence unless you are certain about how the CPU will behave."},{"content":"Instead, you can use the <ph id=\"ph1\">\\_</ph>_nop intrinsic to align the next instruction to a specific 32-bit boundary address.","pos":[78198,78308],"source":" Instead, you can use the \\__nop intrinsic to align the next instruction to a specific 32-bit boundary address."},{"content":"__yield","pos":[78313,78320]},{"content":"void __yield(void) <bpt id=\"p1\">**</bpt>Note:<ept id=\"p1\">**</ept>  On ARM platforms, this function generates the YIELD instruction, which indicates that the thread is performing a task that can be temporarily suspended from execution—for example, a spinlock—without adversely affecting the program.","pos":[78321,78582],"source":"void __yield(void) **Note:**  On ARM platforms, this function generates the YIELD instruction, which indicates that the thread is performing a task that can be temporarily suspended from execution—for example, a spinlock—without adversely affecting the program."},{"content":"This enables the CPU to execute other tasks during execution cycles that would otherwise be wasted.","pos":[78583,78682]},{"content":"_AddressOfReturnAddress","pos":[78687,78710]},{"content":"void * _AddressOfReturnAddress(void)","pos":[78711,78747]},{"content":"_BitScanForward","pos":[78752,78767]},{"content":"unsigned char _BitScanForward(unsigned long * _Index, unsigned long _Mask)","pos":[78768,78842]},{"content":"_BitScanReverse","pos":[78847,78862]},{"content":"unsigned char _BitScanReverse(unsigned long * _Index, unsigned long _Mask)","pos":[78863,78937]},{"content":"_bittest","pos":[78942,78950]},{"content":"unsigned char _bittest(long const *, long)","pos":[78951,78993]},{"content":"_bittestandcomplement","pos":[78998,79019]},{"content":"unsigned char _bittestandcomplement(long *, long)","pos":[79020,79069]},{"content":"_bittestandreset","pos":[79074,79090]},{"content":"unsigned char _bittestandreset(long *, long)","pos":[79091,79135]},{"content":"_bittestandset","pos":[79140,79154]},{"content":"unsigned char _bittestandset(long *, long)","pos":[79155,79197]},{"content":"_byteswap_uint64","pos":[79202,79218]},{"content":"unsigned __int64 <ph id=\"ph1\">\\_</ph>_cdecl _byteswap_uint64(unsigned <ph id=\"ph2\">\\_</ph>_int64)","pos":[79219,79280],"source":"unsigned __int64 \\__cdecl _byteswap_uint64(unsigned \\__int64)"},{"content":"_byteswap_ulong","pos":[79285,79300]},{"content":"unsigned long __cdecl _byteswap_ulong(unsigned long)","pos":[79301,79353]},{"content":"_byteswap_ushort","pos":[79358,79374]},{"content":"unsigned short __cdecl _byteswap_ushort(unsigned short)","pos":[79375,79430]},{"content":"_disable","pos":[79435,79443]},{"pos":[79444,79585],"content":"void __cdecl _disable(void) <bpt id=\"p1\">**</bpt>Note:<ept id=\"p1\">**</ept>  On ARM platforms, this function generates the CPSID instruction; it is only available as an intrinsic.","source":"void __cdecl _disable(void) **Note:**  On ARM platforms, this function generates the CPSID instruction; it is only available as an intrinsic."},{"content":"_enable","pos":[79590,79597]},{"pos":[79598,79738],"content":"void __cdecl _enable(void) <bpt id=\"p1\">**</bpt>Note:<ept id=\"p1\">**</ept>  On ARM platforms, this function generates the CPSIE instruction; it is only available as an intrinsic.","source":"void __cdecl _enable(void) **Note:**  On ARM platforms, this function generates the CPSIE instruction; it is only available as an intrinsic."},{"content":"_lrotl","pos":[79743,79749]},{"content":"unsigned long __cdecl _lrotl(unsigned long, int)","pos":[79750,79798]},{"content":"_lrotr","pos":[79803,79809]},{"content":"unsigned long __cdecl _lrotr(unsigned long, int)","pos":[79810,79858]},{"content":"_ReadBarrier","pos":[79863,79875]},{"content":"void _ReadBarrier(void)","pos":[79876,79899]},{"content":"_ReadWriteBarrier","pos":[79904,79921]},{"content":"void _ReadWriteBarrier(void)","pos":[79922,79950]},{"content":"_ReturnAddress","pos":[79955,79969]},{"content":"void * _ReturnAddress(void)","pos":[79970,79997]},{"content":"_rotl","pos":[80002,80007]},{"content":"unsigned int __cdecl _rotl(unsigned int _Value, int _Shift)","pos":[80008,80067]},{"content":"_rotl16","pos":[80072,80079]},{"content":"unsigned short _rotl16(unsigned short _Value, unsigned char _Shift)","pos":[80080,80147]},{"content":"_rotl64","pos":[80152,80159]},{"content":"unsigned __int64 <ph id=\"ph1\">\\_</ph>_cdecl _rotl64(unsigned <ph id=\"ph2\">\\_</ph>_int64 _Value, int _Shift)","pos":[80160,80231],"source":"unsigned __int64 \\__cdecl _rotl64(unsigned \\__int64 _Value, int _Shift)"},{"content":"_rotl8","pos":[80236,80242]},{"content":"unsigned char _rotl8(unsigned char _Value, unsigned char _Shift)","pos":[80243,80307]},{"content":"_rotr","pos":[80312,80317]},{"content":"unsigned int __cdecl _rotr(unsigned int _Value, int _Shift)","pos":[80318,80377]},{"content":"_rotr16","pos":[80382,80389]},{"content":"unsigned short _rotr16(unsigned short _Value, unsigned char _Shift)","pos":[80390,80457]},{"content":"_rotr64","pos":[80462,80469]},{"content":"unsigned __int64 <ph id=\"ph1\">\\_</ph>_cdecl _rotr64(unsigned <ph id=\"ph2\">\\_</ph>_int64 _Value, int _Shift)","pos":[80470,80541],"source":"unsigned __int64 \\__cdecl _rotr64(unsigned \\__int64 _Value, int _Shift)"},{"content":"_rotr8","pos":[80546,80552]},{"content":"unsigned char _rotr8(unsigned char _Value, unsigned char _Shift)","pos":[80553,80617]},{"content":"_setjmpex","pos":[80622,80631]},{"content":"int __cdecl _setjmpex(jmp_buf)","pos":[80632,80662]},{"content":"_WriteBarrier","pos":[80667,80680]},{"content":"void _WriteBarrier(void)","pos":[80681,80705]},{"pos":[80713,80727],"content":"[<bpt id=\"p1\">[</bpt>NEON<ept id=\"p1\">](#top)</ept>]","source":"[[NEON](#top)]"},{"content":"Interlocked Intrinsics","pos":[80736,80758]},{"content":"Interlocked intrinsics are a set of intrinsics that are used to perform atomic read-modify-write operations.","pos":[80762,80870]},{"content":"Some of them are common to all platforms.","pos":[80871,80912]},{"content":"They are listed separately here because there are a large number of them, but because their definitions are mostly redundant, it's easier to think about them in general terms.","pos":[80913,81088]},{"content":"Their names can be used to derive the exact behaviors.","pos":[81089,81143]},{"content":"The following table summarizes the ARM support of the non-bittest interlocked intrinsics.","pos":[81150,81239]},{"content":"Each cell in the table corresponds to a name that is derived by appending the operation name in the left-most cell of the row and the type name in the top-most cell of the column to <ph id=\"ph1\">`_Interlocked`</ph>.","pos":[81240,81437],"source":" Each cell in the table corresponds to a name that is derived by appending the operation name in the left-most cell of the row and the type name in the top-most cell of the column to `_Interlocked`."},{"content":"For example, the cell at the intersection of the <ph id=\"ph1\">`Xor`</ph> row and the <bpt id=\"p1\">**</bpt>8<ept id=\"p1\">**</ept> column corresponds to <ph id=\"ph2\">`_InterlockedXor8`</ph> and is fully supported.","pos":[81438,81575],"source":" For example, the cell at the intersection of the `Xor` row and the **8** column corresponds to `_InterlockedXor8` and is fully supported."},{"content":"Most of the supported functions offer these optional suffixes: <ph id=\"ph1\">`_acq`</ph>, <ph id=\"ph2\">`_rel`</ph>, and <ph id=\"ph3\">`_nf`</ph>.","pos":[81576,81665],"source":" Most of the supported functions offer these optional suffixes: `_acq`, `_rel`, and `_nf`."},{"content":"The <ph id=\"ph1\">`_acq`</ph> suffix indicates an \"acquire\" semantic and the <ph id=\"ph2\">`_rel`</ph> suffix indicates a \"release\" semantic.","pos":[81666,81769],"source":" The `_acq` suffix indicates an \"acquire\" semantic and the `_rel` suffix indicates a \"release\" semantic."},{"content":"The <ph id=\"ph1\">`_nf`</ph> or “no fence” suffix is unique to ARM and is discussed in the next section.","pos":[81770,81855],"source":" The `_nf` or “no fence” suffix is unique to ARM and is discussed in the next section."},{"content":"8","pos":[81863,81864]},{"content":"16","pos":[81865,81867]},{"content":"32","pos":[81868,81870]},{"content":"64","pos":[81871,81873]},{"content":"P","pos":[81874,81875]},{"content":"Add","pos":[81929,81932]},{"content":"None","pos":[81933,81937]},{"content":"None","pos":[81938,81942]},{"content":"Full","pos":[81943,81947]},{"content":"Full","pos":[81948,81952]},{"content":"None","pos":[81953,81957]},{"content":"And","pos":[81962,81965]},{"content":"Full","pos":[81966,81970]},{"content":"Full","pos":[81971,81975]},{"content":"Full","pos":[81976,81980]},{"content":"Full","pos":[81981,81985]},{"content":"None","pos":[81986,81990]},{"content":"CompareExchange","pos":[81995,82010]},{"content":"Full","pos":[82011,82015]},{"content":"Full","pos":[82016,82020]},{"content":"Full","pos":[82021,82025]},{"content":"Full","pos":[82026,82030]},{"content":"Full","pos":[82031,82035]},{"content":"Decrement","pos":[82040,82049]},{"content":"None","pos":[82050,82054]},{"content":"Full","pos":[82055,82059]},{"content":"Full","pos":[82060,82064]},{"content":"Full","pos":[82065,82069]},{"content":"None","pos":[82070,82074]},{"content":"Exchange","pos":[82079,82087]},{"content":"Partial","pos":[82088,82095]},{"content":"Partial","pos":[82096,82103]},{"content":"Partial","pos":[82104,82111]},{"content":"Partial","pos":[82112,82119]},{"content":"Partial","pos":[82120,82127]},{"content":"ExchangeAdd","pos":[82132,82143]},{"content":"Full","pos":[82144,82148]},{"content":"Full","pos":[82149,82153]},{"content":"Full","pos":[82154,82158]},{"content":"Full","pos":[82159,82163]},{"content":"None","pos":[82164,82168]},{"content":"Increment","pos":[82173,82182]},{"content":"None","pos":[82183,82187]},{"content":"Full","pos":[82188,82192]},{"content":"Full","pos":[82193,82197]},{"content":"Full","pos":[82198,82202]},{"content":"None","pos":[82203,82207]},{"content":"Or","pos":[82212,82214]},{"content":"Full","pos":[82215,82219]},{"content":"Full","pos":[82220,82224]},{"content":"Full","pos":[82225,82229]},{"content":"Full","pos":[82230,82234]},{"content":"None","pos":[82235,82239]},{"content":"Xor","pos":[82244,82247]},{"content":"Full","pos":[82248,82252]},{"content":"Full","pos":[82253,82257]},{"content":"Full","pos":[82258,82262]},{"content":"Full","pos":[82263,82267]},{"content":"None","pos":[82268,82272]},{"content":"Key:","pos":[82280,82284]},{"pos":[82294,82352],"content":"<bpt id=\"p1\">**</bpt>Full<ept id=\"p1\">**</ept>: supports plain, <ph id=\"ph1\">`_acq`</ph>, <ph id=\"ph2\">`_rel`</ph>, and <ph id=\"ph3\">`_nf`</ph> forms.","source":"**Full**: supports plain, `_acq`, `_rel`, and `_nf` forms."},{"pos":[82362,82415],"content":"<bpt id=\"p1\">**</bpt>Partial<ept id=\"p1\">**</ept>: supports plain, <ph id=\"ph1\">`_acq`</ph>, and <ph id=\"ph2\">`_nf`</ph> forms.","source":"**Partial**: supports plain, `_acq`, and `_nf` forms."},{"pos":[82425,82448],"content":"<bpt id=\"p1\">**</bpt>None<ept id=\"p1\">**</ept>: Not supported","source":"**None**: Not supported"},{"pos":[82484,82505],"content":"_nf (no fence) Suffix"},{"content":"The <ph id=\"ph1\">`_nf`</ph> or \"no fence\" suffix indicates that the operation does not behave as any kind of memory barrier.","pos":[82509,82615],"source":"The `_nf` or \"no fence\" suffix indicates that the operation does not behave as any kind of memory barrier."},{"content":"This is in contrast to the other three forms (plain, <ph id=\"ph1\">`_acq`</ph>, and <ph id=\"ph2\">`_rel`</ph>), which all behave as some kind of barrier.","pos":[82616,82731],"source":" This is in contrast to the other three forms (plain, `_acq`, and `_rel`), which all behave as some kind of barrier."},{"content":"One possible use of the <ph id=\"ph1\">`_nf`</ph> forms is to maintain a statistic counter that is updated by multiple threads at the same time but whose value is not otherwise used while multiple threads are executing.","pos":[82732,82931],"source":" One possible use of the `_nf` forms is to maintain a statistic counter that is updated by multiple threads at the same time but whose value is not otherwise used while multiple threads are executing."},{"content":"List of Interlocked Intrinsics","pos":[82941,82971]},{"content":"Function Name","pos":[82978,82991]},{"content":"Function Prototype","pos":[82992,83010]},{"content":"_InterlockedAdd","pos":[83064,83079]},{"content":"long _InterlockedAdd(long _volatile *, long)","pos":[83080,83124]},{"content":"_InterlockedAdd64","pos":[83129,83146]},{"content":"__int64 _InterlockedAdd64(<ph id=\"ph1\">\\_</ph>_int64 volatile *, <ph id=\"ph2\">\\_</ph>_int64)","pos":[83147,83203],"source":"__int64 _InterlockedAdd64(\\__int64 volatile *, \\__int64)"},{"content":"_InterlockedAdd64_acq","pos":[83208,83229]},{"content":"__int64 _InterlockedAdd64_acq(<ph id=\"ph1\">\\_</ph>_int64 volatile *, <ph id=\"ph2\">\\_</ph>_int64)","pos":[83230,83290],"source":"__int64 _InterlockedAdd64_acq(\\__int64 volatile *, \\__int64)"},{"content":"_InterlockedAdd64_nf","pos":[83295,83315]},{"content":"__int64 _InterlockedAdd64_nf(<ph id=\"ph1\">\\_</ph>_int64 volatile *, <ph id=\"ph2\">\\_</ph>_int64)","pos":[83316,83375],"source":"__int64 _InterlockedAdd64_nf(\\__int64 volatile *, \\__int64)"},{"content":"_InterlockedAdd64_rel","pos":[83380,83401]},{"content":"__int64 _InterlockedAdd64_rel(<ph id=\"ph1\">\\_</ph>_int64 volatile *, <ph id=\"ph2\">\\_</ph>_int64)","pos":[83402,83462],"source":"__int64 _InterlockedAdd64_rel(\\__int64 volatile *, \\__int64)"},{"content":"_InterlockedAdd_acq","pos":[83467,83486]},{"content":"long _InterlockedAdd_acq(long volatile *, long)","pos":[83487,83534]},{"content":"_InterlockedAdd_nf","pos":[83539,83557]},{"content":"long _InterlockedAdd_nf(long volatile *, long)","pos":[83558,83604]},{"content":"_InterlockedAdd_rel","pos":[83609,83628]},{"content":"long _InterlockedAdd_rel(long volatile *, long)","pos":[83629,83676]},{"content":"_InterlockedAnd","pos":[83681,83696]},{"content":"long _InterlockedAnd(long volatile *, long)","pos":[83697,83740]},{"content":"_InterlockedAnd16","pos":[83745,83762]},{"content":"short _InterlockedAnd16(short volatile *, short)","pos":[83763,83811]},{"content":"_InterlockedAnd16_acq","pos":[83816,83837]},{"content":"short _InterlockedAnd16_acq(short volatile *, short)","pos":[83838,83890]},{"content":"_InterlockedAnd16_nf","pos":[83895,83915]},{"content":"short _InterlockedAnd16_nf(short volatile *, short)","pos":[83916,83967]},{"content":"_InterlockedAnd16_rel","pos":[83972,83993]},{"content":"short _InterlockedAnd16_rel(short volatile *, short)","pos":[83994,84046]},{"content":"_InterlockedAnd64","pos":[84051,84068]},{"content":"__int64 _InterlockedAnd64(<ph id=\"ph1\">\\_</ph>_int64 volatile *, <ph id=\"ph2\">\\_</ph>_int64)","pos":[84069,84125],"source":"__int64 _InterlockedAnd64(\\__int64 volatile *, \\__int64)"},{"content":"_InterlockedAnd64_acq","pos":[84130,84151]},{"content":"__int64 _InterlockedAnd64_acq(<ph id=\"ph1\">\\_</ph>_int64 volatile *, <ph id=\"ph2\">\\_</ph>_int64)","pos":[84152,84212],"source":"__int64 _InterlockedAnd64_acq(\\__int64 volatile *, \\__int64)"},{"content":"_InterlockedAnd64_nf","pos":[84217,84237]},{"content":"__int64 _InterlockedAnd64_nf(<ph id=\"ph1\">\\_</ph>_int64 volatile *, <ph id=\"ph2\">\\_</ph>_int64)","pos":[84238,84297],"source":"__int64 _InterlockedAnd64_nf(\\__int64 volatile *, \\__int64)"},{"content":"_InterlockedAnd64_rel","pos":[84302,84323]},{"content":"__int64 _InterlockedAnd64_rel(<ph id=\"ph1\">\\_</ph>_int64 volatile *, <ph id=\"ph2\">\\_</ph>_int64)","pos":[84324,84384],"source":"__int64 _InterlockedAnd64_rel(\\__int64 volatile *, \\__int64)"},{"content":"_InterlockedAnd8","pos":[84389,84405]},{"content":"char _InterlockedAnd8(char volatile *, char)","pos":[84406,84450]},{"content":"_InterlockedAnd8_acq","pos":[84455,84475]},{"content":"char _InterlockedAnd8_acq(char volatile *, char)","pos":[84476,84524]},{"content":"_InterlockedAnd8_nf","pos":[84529,84548]},{"content":"char _InterlockedAnd8_nf(char volatile *, char)","pos":[84549,84596]},{"content":"_InterlockedAnd8_rel","pos":[84601,84621]},{"content":"char _InterlockedAnd8_rel(char volatile *, char)","pos":[84622,84670]},{"content":"_InterlockedAnd_acq","pos":[84675,84694]},{"content":"long _InterlockedAnd_acq(long volatile *, long)","pos":[84695,84742]},{"content":"_InterlockedAnd_nf","pos":[84747,84765]},{"content":"long _InterlockedAnd_nf(long volatile *, long)","pos":[84766,84812]},{"content":"_InterlockedAnd_rel","pos":[84817,84836]},{"content":"long _InterlockedAnd_rel(long volatile *, long)","pos":[84837,84884]},{"content":"_InterlockedCompareExchange","pos":[84889,84916]},{"content":"long __cdecl _InterlockedCompareExchange(long volatile *, long, long)","pos":[84917,84986]},{"content":"_InterlockedCompareExchange16","pos":[84991,85020]},{"content":"short _InterlockedCompareExchange16(short volatile *, short, short)","pos":[85021,85088]},{"content":"_InterlockedCompareExchange16_acq","pos":[85093,85126]},{"content":"short _InterlockedCompareExchange16_acq(short volatile *, short, short)","pos":[85127,85198]},{"content":"_InterlockedCompareExchange16_nf","pos":[85203,85235]},{"content":"short _InterlockedCompareExchange16_nf(short volatile *, short, short)","pos":[85236,85306]},{"content":"_InterlockedCompareExchange16_rel","pos":[85311,85344]},{"content":"short _InterlockedCompareExchange16_rel(short volatile *, short, short)","pos":[85345,85416]},{"content":"_InterlockedCompareExchange64","pos":[85421,85450]},{"content":"__int64 _InterlockedCompareExchange64(<ph id=\"ph1\">\\_</ph>_int64 volatile *, <ph id=\"ph2\">\\_</ph>_int64, <ph id=\"ph3\">\\_</ph>_int64)","pos":[85451,85529],"source":"__int64 _InterlockedCompareExchange64(\\__int64 volatile *, \\__int64, \\__int64)"},{"content":"_InterlockedCompareExchange64_acq","pos":[85534,85567]},{"content":"__int64 _InterlockedCompareExchange64_acq(<ph id=\"ph1\">\\_</ph>_int64 volatile *, <ph id=\"ph2\">\\_</ph>_int64, <ph id=\"ph3\">\\_</ph>_int64)","pos":[85568,85650],"source":"__int64 _InterlockedCompareExchange64_acq(\\__int64 volatile *, \\__int64, \\__int64)"},{"content":"_InterlockedCompareExchange64_nf","pos":[85655,85687]},{"content":"__int64 _InterlockedCompareExchange64_nf(<ph id=\"ph1\">\\_</ph>_int64 volatile *, <ph id=\"ph2\">\\_</ph>_int64, <ph id=\"ph3\">\\_</ph>_int64)","pos":[85688,85769],"source":"__int64 _InterlockedCompareExchange64_nf(\\__int64 volatile *, \\__int64, \\__int64)"},{"content":"_InterlockedCompareExchange64_rel","pos":[85774,85807]},{"content":"__int64 _InterlockedCompareExchange64_rel(<ph id=\"ph1\">\\_</ph>_int64 volatile *, <ph id=\"ph2\">\\_</ph>_int64, <ph id=\"ph3\">\\_</ph>_int64)","pos":[85808,85890],"source":"__int64 _InterlockedCompareExchange64_rel(\\__int64 volatile *, \\__int64, \\__int64)"},{"content":"_InterlockedCompareExchange8","pos":[85895,85923]},{"content":"char _InterlockedCompareExchange8(char volatile *, char, char)","pos":[85924,85986]},{"content":"_InterlockedCompareExchange8_acq","pos":[85991,86023]},{"content":"char _InterlockedCompareExchange8_acq(char volatile *, char, char)","pos":[86024,86090]},{"content":"_InterlockedCompareExchange8_nf","pos":[86095,86126]},{"content":"char _InterlockedCompareExchange8_nf(char volatile *, char, char)","pos":[86127,86192]},{"content":"_InterlockedCompareExchange8_rel","pos":[86197,86229]},{"content":"char _InterlockedCompareExchange8_rel(char volatile *, char, char)","pos":[86230,86296]},{"content":"_InterlockedCompareExchangePointer","pos":[86301,86335]},{"content":"void * _InterlockedCompareExchangePointer(void <ph id=\"ph1\">\\*</ph> volatile <ph id=\"ph2\">\\*</ph>, void <ph id=\"ph3\">\\*</ph>, void <ph id=\"ph4\">\\*</ph>)","pos":[86336,86416],"source":"void * _InterlockedCompareExchangePointer(void \\* volatile \\*, void \\*, void \\*)"},{"content":"_InterlockedCompareExchangePointer_acq","pos":[86421,86459]},{"content":"void * _InterlockedCompareExchangePointer_acq(void <ph id=\"ph1\">\\*</ph> volatile <ph id=\"ph2\">\\*</ph>, void <ph id=\"ph3\">\\*</ph>, void <ph id=\"ph4\">\\*</ph>)","pos":[86460,86544],"source":"void * _InterlockedCompareExchangePointer_acq(void \\* volatile \\*, void \\*, void \\*)"},{"content":"_InterlockedCompareExchangePointer_nf","pos":[86549,86586]},{"content":"void * _InterlockedCompareExchangePointer_nf(void <ph id=\"ph1\">\\*</ph> volatile <ph id=\"ph2\">\\*</ph>, void <ph id=\"ph3\">\\*</ph>, void <ph id=\"ph4\">\\*</ph>)","pos":[86587,86670],"source":"void * _InterlockedCompareExchangePointer_nf(void \\* volatile \\*, void \\*, void \\*)"},{"content":"_InterlockedCompareExchangePointer_rel","pos":[86675,86713]},{"content":"void * _InterlockedCompareExchangePointer_rel(void <ph id=\"ph1\">\\*</ph> volatile <ph id=\"ph2\">\\*</ph>, void <ph id=\"ph3\">\\*</ph>, void <ph id=\"ph4\">\\*</ph>)","pos":[86714,86798],"source":"void * _InterlockedCompareExchangePointer_rel(void \\* volatile \\*, void \\*, void \\*)"},{"content":"_InterlockedCompareExchange_acq","pos":[86803,86834]},{"content":"long _InterlockedCompareExchange_acq(long volatile *, long, long)","pos":[86835,86900]},{"content":"_InterlockedCompareExchange_nf","pos":[86905,86935]},{"content":"long _InterlockedCompareExchange_nf(long volatile *, long, long)","pos":[86936,87000]},{"content":"_InterlockedCompareExchange_rel","pos":[87005,87036]},{"content":"long _InterlockedCompareExchange_rel(long volatile *, long, long)","pos":[87037,87102]},{"content":"_InterlockedDecrement","pos":[87107,87128]},{"content":"long __cdecl _InterlockedDecrement(long volatile *)","pos":[87129,87180]},{"content":"_InterlockedDecrement16","pos":[87185,87208]},{"content":"short _InterlockedDecrement16(short volatile *)","pos":[87209,87256]},{"content":"_InterlockedDecrement16_acq","pos":[87261,87288]},{"content":"short _InterlockedDecrement16_acq(short volatile *)","pos":[87289,87340]},{"content":"_InterlockedDecrement16_nf","pos":[87345,87371]},{"content":"short _InterlockedDecrement16_nf(short volatile *)","pos":[87372,87422]},{"content":"_InterlockedDecrement16_rel","pos":[87427,87454]},{"content":"short _InterlockedDecrement16_rel(short volatile *)","pos":[87455,87506]},{"content":"_InterlockedDecrement64","pos":[87511,87534]},{"content":"__int64 _InterlockedDecrement64(<ph id=\"ph1\">\\_</ph>_int64 volatile *)","pos":[87535,87587],"source":"__int64 _InterlockedDecrement64(\\__int64 volatile *)"},{"content":"_InterlockedDecrement64_acq","pos":[87592,87619]},{"content":"__int64 _InterlockedDecrement64_acq(<ph id=\"ph1\">\\_</ph>_int64 volatile *)","pos":[87620,87676],"source":"__int64 _InterlockedDecrement64_acq(\\__int64 volatile *)"},{"content":"_InterlockedDecrement64_nf","pos":[87681,87707]},{"content":"__int64 _InterlockedDecrement64_nf(<ph id=\"ph1\">\\_</ph>_int64 volatile *)","pos":[87708,87763],"source":"__int64 _InterlockedDecrement64_nf(\\__int64 volatile *)"},{"content":"_InterlockedDecrement64_rel","pos":[87768,87795]},{"content":"__int64 _InterlockedDecrement64_rel(<ph id=\"ph1\">\\_</ph>_int64 volatile *)","pos":[87796,87852],"source":"__int64 _InterlockedDecrement64_rel(\\__int64 volatile *)"},{"content":"_InterlockedDecrement_acq","pos":[87857,87882]},{"content":"long _InterlockedDecrement_acq(long volatile *)","pos":[87883,87930]},{"content":"_InterlockedDecrement_nf","pos":[87935,87959]},{"content":"long _InterlockedDecrement_nf(long volatile *)","pos":[87960,88006]},{"content":"_InterlockedDecrement_rel","pos":[88011,88036]},{"content":"long _InterlockedDecrement_rel(long volatile *)","pos":[88037,88084]},{"content":"_InterlockedExchange","pos":[88089,88109]},{"content":"long __cdecl _InterlockedExchange(long volatile * _Target, long)","pos":[88110,88174]},{"content":"_InterlockedExchange16","pos":[88179,88201]},{"content":"short _InterlockedExchange16(short volatile * _Target, short)","pos":[88202,88263]},{"content":"_InterlockedExchange16_acq","pos":[88268,88294]},{"content":"short _InterlockedExchange16_acq(short volatile * _Target, short)","pos":[88295,88360]},{"content":"_InterlockedExchange16_nf","pos":[88365,88390]},{"content":"short _InterlockedExchange16_nf(short volatile * _Target, short)","pos":[88391,88455]},{"content":"_InterlockedExchange64","pos":[88460,88482]},{"content":"__int64 _InterlockedExchange64(<ph id=\"ph1\">\\_</ph>_int64 volatile * _Target, <ph id=\"ph2\">\\_</ph>_int64)","pos":[88483,88552],"source":"__int64 _InterlockedExchange64(\\__int64 volatile * _Target, \\__int64)"},{"content":"_InterlockedExchange64_acq","pos":[88557,88583]},{"content":"__int64 _InterlockedExchange64_acq(<ph id=\"ph1\">\\_</ph>_int64 volatile * _Target, <ph id=\"ph2\">\\_</ph>_int64)","pos":[88584,88657],"source":"__int64 _InterlockedExchange64_acq(\\__int64 volatile * _Target, \\__int64)"},{"content":"_InterlockedExchange64_nf","pos":[88662,88687]},{"content":"__int64 _InterlockedExchange64_nf(<ph id=\"ph1\">\\_</ph>_int64 volatile * _Target, <ph id=\"ph2\">\\_</ph>_int64)","pos":[88688,88760],"source":"__int64 _InterlockedExchange64_nf(\\__int64 volatile * _Target, \\__int64)"},{"content":"_InterlockedExchange8","pos":[88765,88786]},{"content":"char _InterlockedExchange8(char volatile * _Target, char)","pos":[88787,88844]},{"content":"_InterlockedExchange8_acq","pos":[88849,88874]},{"content":"char _InterlockedExchange8_acq(char volatile * _Target, char)","pos":[88875,88936]},{"content":"_InterlockedExchange8_nf","pos":[88941,88965]},{"content":"char _InterlockedExchange8_nf(char volatile * _Target, char)","pos":[88966,89026]},{"content":"_InterlockedExchangeAdd","pos":[89031,89054]},{"content":"long __cdecl _InterlockedExchangeAdd(long volatile *, long)","pos":[89055,89114]},{"content":"_InterlockedExchangeAdd16","pos":[89119,89144]},{"content":"short _InterlockedExchangeAdd16(short volatile *, short)","pos":[89145,89201]},{"content":"_InterlockedExchangeAdd16_acq","pos":[89206,89235]},{"content":"short _InterlockedExchangeAdd16_acq(short volatile *, short)","pos":[89236,89296]},{"content":"_InterlockedExchangeAdd16_nf","pos":[89301,89329]},{"content":"short _InterlockedExchangeAdd16_nf(short volatile *, short)","pos":[89330,89389]},{"content":"_InterlockedExchangeAdd16_rel","pos":[89394,89423]},{"content":"short _InterlockedExchangeAdd16_rel(short volatile *, short)","pos":[89424,89484]},{"content":"_InterlockedExchangeAdd64","pos":[89489,89514]},{"content":"__int64 _InterlockedExchangeAdd64(<ph id=\"ph1\">\\_</ph>_int64 volatile *, <ph id=\"ph2\">\\_</ph>_int64)","pos":[89515,89579],"source":"__int64 _InterlockedExchangeAdd64(\\__int64 volatile *, \\__int64)"},{"content":"_InterlockedExchangeAdd64_acq","pos":[89584,89613]},{"content":"__int64 _InterlockedExchangeAdd64_acq(<ph id=\"ph1\">\\_</ph>_int64 volatile *, <ph id=\"ph2\">\\_</ph>_int64)","pos":[89614,89682],"source":"__int64 _InterlockedExchangeAdd64_acq(\\__int64 volatile *, \\__int64)"},{"content":"_InterlockedExchangeAdd64_nf","pos":[89687,89715]},{"content":"__int64 _InterlockedExchangeAdd64_nf(<ph id=\"ph1\">\\_</ph>_int64 volatile *, <ph id=\"ph2\">\\_</ph>_int64)","pos":[89716,89783],"source":"__int64 _InterlockedExchangeAdd64_nf(\\__int64 volatile *, \\__int64)"},{"content":"_InterlockedExchangeAdd64_rel","pos":[89788,89817]},{"content":"__int64 _InterlockedExchangeAdd64_rel(<ph id=\"ph1\">\\_</ph>_int64 volatile *, <ph id=\"ph2\">\\_</ph>_int64)","pos":[89818,89886],"source":"__int64 _InterlockedExchangeAdd64_rel(\\__int64 volatile *, \\__int64)"},{"content":"_InterlockedExchangeAdd8","pos":[89891,89915]},{"content":"char _InterlockedExchangeAdd8(char volatile *, char)","pos":[89916,89968]},{"content":"_InterlockedExchangeAdd8_acq","pos":[89973,90001]},{"content":"char _InterlockedExchangeAdd8_acq(char volatile *, char)","pos":[90002,90058]},{"content":"_InterlockedExchangeAdd8_nf","pos":[90063,90090]},{"content":"char _InterlockedExchangeAdd8_nf(char volatile *, char)","pos":[90091,90146]},{"content":"_InterlockedExchangeAdd8_rel","pos":[90151,90179]},{"content":"char _InterlockedExchangeAdd8_rel(char volatile *, char)","pos":[90180,90236]},{"content":"_InterlockedExchangeAdd_acq","pos":[90241,90268]},{"content":"long _InterlockedExchangeAdd_acq(long volatile *, long)","pos":[90269,90324]},{"content":"_InterlockedExchangeAdd_nf","pos":[90329,90355]},{"content":"long _InterlockedExchangeAdd_nf(long volatile *, long)","pos":[90356,90410]},{"content":"_InterlockedExchangeAdd_rel","pos":[90415,90442]},{"content":"long _InterlockedExchangeAdd_rel(long volatile *, long)","pos":[90443,90498]},{"content":"_InterlockedExchangePointer","pos":[90503,90530]},{"content":"void * _InterlockedExchangePointer(void <ph id=\"ph1\">\\*</ph> volatile <ph id=\"ph2\">\\*</ph> _Target, void <ph id=\"ph3\">\\*</ph>)","pos":[90531,90603],"source":"void * _InterlockedExchangePointer(void \\* volatile \\* _Target, void \\*)"},{"content":"_InterlockedExchangePointer_acq","pos":[90608,90639]},{"content":"void * _InterlockedExchangePointer_acq(void <ph id=\"ph1\">\\*</ph> volatile <ph id=\"ph2\">\\*</ph> _Target, void <ph id=\"ph3\">\\*</ph>)","pos":[90640,90716],"source":"void * _InterlockedExchangePointer_acq(void \\* volatile \\* _Target, void \\*)"},{"content":"_InterlockedExchangePointer_nf","pos":[90721,90751]},{"content":"void * _InterlockedExchangePointer_nf(void <ph id=\"ph1\">\\*</ph> volatile <ph id=\"ph2\">\\*</ph> _Target, void <ph id=\"ph3\">\\*</ph>)","pos":[90752,90827],"source":"void * _InterlockedExchangePointer_nf(void \\* volatile \\* _Target, void \\*)"},{"content":"_InterlockedExchange_acq","pos":[90832,90856]},{"content":"long _InterlockedExchange_acq(long volatile * _Target, long)","pos":[90857,90917]},{"content":"_InterlockedExchange_nf","pos":[90922,90945]},{"content":"long _InterlockedExchange_nf(long volatile * _Target, long)","pos":[90946,91005]},{"content":"_InterlockedIncrement","pos":[91010,91031]},{"content":"long __cdecl _InterlockedIncrement(long volatile *)","pos":[91032,91083]},{"content":"_InterlockedIncrement16","pos":[91088,91111]},{"content":"short _InterlockedIncrement16(short volatile *)","pos":[91112,91159]},{"content":"_InterlockedIncrement16_acq","pos":[91164,91191]},{"content":"short _InterlockedIncrement16_acq(short volatile *)","pos":[91192,91243]},{"content":"_InterlockedIncrement16_nf","pos":[91248,91274]},{"content":"short _InterlockedIncrement16_nf(short volatile *)","pos":[91275,91325]},{"content":"_InterlockedIncrement16_rel","pos":[91330,91357]},{"content":"short _InterlockedIncrement16_rel(short volatile *)","pos":[91358,91409]},{"content":"_InterlockedIncrement64","pos":[91414,91437]},{"content":"__int64 _InterlockedIncrement64(<ph id=\"ph1\">\\_</ph>_int64 volatile *)","pos":[91438,91490],"source":"__int64 _InterlockedIncrement64(\\__int64 volatile *)"},{"content":"_InterlockedIncrement64_acq","pos":[91495,91522]},{"content":"__int64 _InterlockedIncrement64_acq(<ph id=\"ph1\">\\_</ph>_int64 volatile *)","pos":[91523,91579],"source":"__int64 _InterlockedIncrement64_acq(\\__int64 volatile *)"},{"content":"_InterlockedIncrement64_nf","pos":[91584,91610]},{"content":"__int64 _InterlockedIncrement64_nf(<ph id=\"ph1\">\\_</ph>_int64 volatile *)","pos":[91611,91666],"source":"__int64 _InterlockedIncrement64_nf(\\__int64 volatile *)"},{"content":"_InterlockedIncrement64_rel","pos":[91671,91698]},{"content":"__int64 _InterlockedIncrement64_rel(<ph id=\"ph1\">\\_</ph>_int64 volatile *)","pos":[91699,91755],"source":"__int64 _InterlockedIncrement64_rel(\\__int64 volatile *)"},{"content":"_InterlockedIncrement_acq","pos":[91760,91785]},{"content":"long _InterlockedIncrement_acq(long volatile *)","pos":[91786,91833]},{"content":"_InterlockedIncrement_nf","pos":[91838,91862]},{"content":"long _InterlockedIncrement_nf(long volatile *)","pos":[91863,91909]},{"content":"_InterlockedIncrement_rel","pos":[91914,91939]},{"content":"long _InterlockedIncrement_rel(long volatile *)","pos":[91940,91987]},{"content":"_InterlockedOr","pos":[91992,92006]},{"content":"long _InterlockedOr(long volatile *, long)","pos":[92007,92049]},{"content":"_InterlockedOr16","pos":[92054,92070]},{"content":"short _InterlockedOr16(short volatile *, short)","pos":[92071,92118]},{"content":"_InterlockedOr16_acq","pos":[92123,92143]},{"content":"short _InterlockedOr16_acq(short volatile *, short)","pos":[92144,92195]},{"content":"_InterlockedOr16_nf","pos":[92200,92219]},{"content":"short _InterlockedOr16_nf(short volatile *, short)","pos":[92220,92270]},{"content":"_InterlockedOr16_rel","pos":[92275,92295]},{"content":"short _InterlockedOr16_rel(short volatile *, short)","pos":[92296,92347]},{"content":"_InterlockedOr64","pos":[92352,92368]},{"content":"__int64 _InterlockedOr64(<ph id=\"ph1\">\\_</ph>_int64 volatile *, <ph id=\"ph2\">\\_</ph>_int64)","pos":[92369,92424],"source":"__int64 _InterlockedOr64(\\__int64 volatile *, \\__int64)"},{"content":"_InterlockedOr64_acq","pos":[92429,92449]},{"content":"__int64 _InterlockedOr64_acq(<ph id=\"ph1\">\\_</ph>_int64 volatile *, <ph id=\"ph2\">\\_</ph>_int64)","pos":[92450,92509],"source":"__int64 _InterlockedOr64_acq(\\__int64 volatile *, \\__int64)"},{"content":"_InterlockedOr64_nf","pos":[92514,92533]},{"content":"__int64 _InterlockedOr64_nf(<ph id=\"ph1\">\\_</ph>_int64 volatile *, <ph id=\"ph2\">\\_</ph>_int64)","pos":[92534,92592],"source":"__int64 _InterlockedOr64_nf(\\__int64 volatile *, \\__int64)"},{"content":"_InterlockedOr64_rel","pos":[92597,92617]},{"content":"__int64 _InterlockedOr64_rel(<ph id=\"ph1\">\\_</ph>_int64 volatile *, <ph id=\"ph2\">\\_</ph>_int64)","pos":[92618,92677],"source":"__int64 _InterlockedOr64_rel(\\__int64 volatile *, \\__int64)"},{"content":"_InterlockedOr8","pos":[92682,92697]},{"content":"char _InterlockedOr8(char volatile *, char)","pos":[92698,92741]},{"content":"_InterlockedOr8_acq","pos":[92746,92765]},{"content":"char _InterlockedOr8_acq(char volatile *, char)","pos":[92766,92813]},{"content":"_InterlockedOr8_nf","pos":[92818,92836]},{"content":"char _InterlockedOr8_nf(char volatile *, char)","pos":[92837,92883]},{"content":"_InterlockedOr8_rel","pos":[92888,92907]},{"content":"char _InterlockedOr8_rel(char volatile *, char)","pos":[92908,92955]},{"content":"_InterlockedOr_acq","pos":[92960,92978]},{"content":"long _InterlockedOr_acq(long volatile *, long)","pos":[92979,93025]},{"content":"_InterlockedOr_nf","pos":[93030,93047]},{"content":"long _InterlockedOr_nf(long volatile *, long)","pos":[93048,93093]},{"content":"_InterlockedOr_rel","pos":[93098,93116]},{"content":"long _InterlockedOr_rel(long volatile *, long)","pos":[93117,93163]},{"content":"_InterlockedXor","pos":[93168,93183]},{"content":"long _InterlockedXor(long volatile *, long)","pos":[93184,93227]},{"content":"_InterlockedXor16","pos":[93232,93249]},{"content":"short _InterlockedXor16(short volatile *, short)","pos":[93250,93298]},{"content":"_InterlockedXor16_acq","pos":[93303,93324]},{"content":"short _InterlockedXor16_acq(short volatile *, short)","pos":[93325,93377]},{"content":"_InterlockedXor16_nf","pos":[93382,93402]},{"content":"short _InterlockedXor16_nf(short volatile *, short)","pos":[93403,93454]},{"content":"_InterlockedXor16_rel","pos":[93459,93480]},{"content":"short _InterlockedXor16_rel(short volatile *, short)","pos":[93481,93533]},{"content":"_InterlockedXor64","pos":[93538,93555]},{"content":"__int64 _InterlockedXor64(<ph id=\"ph1\">\\_</ph>_int64 volatile *, <ph id=\"ph2\">\\_</ph>_int64)","pos":[93556,93612],"source":"__int64 _InterlockedXor64(\\__int64 volatile *, \\__int64)"},{"content":"_InterlockedXor64_acq","pos":[93617,93638]},{"content":"__int64 _InterlockedXor64_acq(<ph id=\"ph1\">\\_</ph>_int64 volatile *, <ph id=\"ph2\">\\_</ph>_int64)","pos":[93639,93699],"source":"__int64 _InterlockedXor64_acq(\\__int64 volatile *, \\__int64)"},{"content":"_InterlockedXor64_nf","pos":[93704,93724]},{"content":"__int64 _InterlockedXor64_nf(<ph id=\"ph1\">\\_</ph>_int64 volatile *, <ph id=\"ph2\">\\_</ph>_int64)","pos":[93725,93784],"source":"__int64 _InterlockedXor64_nf(\\__int64 volatile *, \\__int64)"},{"content":"_InterlockedXor64_rel","pos":[93789,93810]},{"content":"__int64 _InterlockedXor64_rel(<ph id=\"ph1\">\\_</ph>_int64 volatile *, <ph id=\"ph2\">\\_</ph>_int64)","pos":[93811,93871],"source":"__int64 _InterlockedXor64_rel(\\__int64 volatile *, \\__int64)"},{"content":"_InterlockedXor8","pos":[93876,93892]},{"content":"char _InterlockedXor8(char volatile *, char)","pos":[93893,93937]},{"content":"_InterlockedXor8_acq","pos":[93942,93962]},{"content":"char _InterlockedXor8_acq(char volatile *, char)","pos":[93963,94011]},{"content":"_InterlockedXor8_nf","pos":[94016,94035]},{"content":"char _InterlockedXor8_nf(char volatile *, char)","pos":[94036,94083]},{"content":"_InterlockedXor8_rel","pos":[94088,94108]},{"content":"char _InterlockedXor8_rel(char volatile *, char)","pos":[94109,94157]},{"content":"_InterlockedXor_acq","pos":[94162,94181]},{"content":"long _InterlockedXor_acq(long volatile *, long)","pos":[94182,94229]},{"content":"_InterlockedXor_nf","pos":[94234,94252]},{"content":"long _InterlockedXor_nf(long volatile *, long)","pos":[94253,94299]},{"content":"_InterlockedXor_rel","pos":[94304,94323]},{"content":"long _InterlockedXor_rel(long volatile *, long)","pos":[94324,94371]},{"pos":[94379,94393],"content":"[<bpt id=\"p1\">[</bpt>NEON<ept id=\"p1\">](#top)</ept>]","source":"[[NEON](#top)]"},{"content":"_interlockedbittest Intrinsics","pos":[94403,94433]},{"content":"The plain interlocked bittest intrinsics are common to all platforms.","pos":[94437,94506]},{"content":"ARM adds <ph id=\"ph1\">`_acq`</ph>, <ph id=\"ph2\">`_rel`</ph>, and <ph id=\"ph3\">`_nf`</ph> variants, which just modify the barrier semantics of an operation, as described in <bpt id=\"p1\">[</bpt>_nf (no fence) Suffix<ept id=\"p1\">](#nf_suffix)</ept> earlier in this article.","pos":[94507,94685],"source":" ARM adds `_acq`, `_rel`, and `_nf` variants, which just modify the barrier semantics of an operation, as described in [_nf (no fence) Suffix](#nf_suffix) earlier in this article."},{"content":"Function Name","pos":[94692,94705]},{"content":"Function Prototype","pos":[94706,94724]},{"content":"_interlockedbittestandreset","pos":[94778,94805]},{"content":"unsigned char _interlockedbittestandreset(long volatile *, long)","pos":[94806,94870]},{"content":"_interlockedbittestandreset_acq","pos":[94875,94906]},{"content":"unsigned char _interlockedbittestandreset_acq(long volatile *, long)","pos":[94907,94975]},{"content":"_interlockedbittestandreset_nf","pos":[94980,95010]},{"content":"unsigned char _interlockedbittestandreset_nf(long volatile *, long)","pos":[95011,95078]},{"content":"_interlockedbittestandreset_rel","pos":[95083,95114]},{"content":"unsigned char _interlockedbittestandreset_rel(long volatile *, long)","pos":[95115,95183]},{"content":"_interlockedbittestandset","pos":[95188,95213]},{"content":"unsigned char _interlockedbittestandset(long volatile *, long)","pos":[95214,95276]},{"content":"_interlockedbittestandset_acq","pos":[95281,95310]},{"content":"unsigned char _interlockedbittestandset_acq(long volatile *, long)","pos":[95311,95377]},{"content":"_interlockedbittestandset_nf","pos":[95382,95410]},{"content":"unsigned char _interlockedbittestandset_nf(long volatile *, long)","pos":[95411,95476]},{"content":"_interlockedbittestandset_rel","pos":[95481,95510]},{"content":"unsigned char _interlockedbittestandset_rel(long volatile *, long)","pos":[95511,95577]},{"pos":[95585,95599],"content":"[<bpt id=\"p1\">[</bpt>NEON<ept id=\"p1\">](#top)</ept>]","source":"[[NEON](#top)]"},{"content":"See Also","pos":[95608,95616]},{"content":"Compiler Intrinsics","pos":[95621,95640]},{"content":"ARM Assembler Reference","pos":[95685,95708]},{"content":"C++ Language Reference","pos":[95760,95782]}],"content":"---\ntitle: \"ARM Intrinsics | Microsoft Docs\"\nms.custom: \"\"\nms.date: \"11/04/2016\"\nms.reviewer: \"\"\nms.suite: \"\"\nms.technology: \n  - \"devlang-cpp\"\nms.tgt_pltfrm: \"\"\nms.topic: \"article\"\nf1_keywords: \n  - \"arm_neon/vsetq_lane_p8\"\n  - \"armintr/_arm_uxtb\"\n  - \"arm_neon/vld4_lane_p8\"\n  - \"arm_neon/vrshrn_n_s64\"\n  - \"arm_neon/vsli_n_u32\"\n  - \"arm_neon/vsraq_n_u16\"\n  - \"arm_neon/vcgt_f32\"\n  - \"armintr/__iso_volatile_store32\"\n  - \"arm_neon/vceqq_f32\"\n  - \"armintr/_arm_smlal\"\n  - \"arm_neon/vmull_n_s32\"\n  - \"arm_neon/vmax_s8\"\n  - \"arm_neon/vmvn_u32\"\n  - \"arm_neon/vrshl_u32\"\n  - \"arm_neon/int32x2_t\"\n  - \"arm_neon/vdupq_n_p8\"\n  - \"arm_neon/vpmax_u16\"\n  - \"arm_neon/vtrnq_s32\"\n  - \"arm_neon/vset_lane_f32\"\n  - \"arm_neon/vrev64_s8\"\n  - \"arm_neon/vtrnq_p8\"\n  - \"arm_neon/vqshlq_u64\"\n  - \"arm_neon/vld1q_dup_s64\"\n  - \"arm_neon/vmovq_n_u64\"\n  - \"arm_neon/vqshrn_n_u16\"\n  - \"arm_neon/vhadd_s32\"\n  - \"arm_neon/vrhaddq_u32\"\n  - \"arm_neon/vst1q_p8\"\n  - \"arm_neon/vshrn_n_s16\"\n  - \"arm_neon/vget_high_f32\"\n  - \"arm_neon/vuzpq_s16\"\n  - \"arm_neon/vand_u16\"\n  - \"arm_neon/vmulq_s32\"\n  - \"arm_neon/vrsraq_n_s64\"\n  - \"arm_neon/vceqq_s8\"\n  - \"arm_neon/uint64x1x3_t\"\n  - \"arm_neon/veor_u32\"\n  - \"armintr/_arm_pkhtb\"\n  - \"arm_neon/vorrq_u16\"\n  - \"arm_neon/vpaddl_s8\"\n  - \"arm_neon/vmla_n_s16\"\n  - \"arm_neon/vqdmlal_lane_s32\"\n  - \"arm_neon/vshlq_n_u8\"\n  - \"arm_neon/vst2_lane_p8\"\n  - \"arm_neon/vld3q_u16\"\n  - \"arm_neon/vandq_u8\"\n  - \"arm_neon/vst1_u64\"\n  - \"arm_neon/vaddq_s64\"\n  - \"arm_neon/vuzpq_u32\"\n  - \"arm_neon/vld3_lane_p8\"\n  - \"arm_neon/vminq_s32\"\n  - \"arm_neon/vabd_u16\"\n  - \"arm_neon/vdup_n_u32\"\n  - \"arm_neon/vmul_p8\"\n  - \"arm_neon/vsra_n_u16\"\n  - \"arm_neon/vst3q_u16\"\n  - \"arm_neon/int32x2x3_t\"\n  - \"arm_neon/vld2_dup_u16\"\n  - \"arm_neon/vrhaddq_u8\"\n  - \"arm_neon/vhadd_u8\"\n  - \"arm_neon/vgetq_lane_s32\"\n  - \"arm_neon/vcleq_u16\"\n  - \"arm_neon/vabdq_s8\"\n  - \"arm_neon/vrev16q_u8\"\n  - \"arm_neon/vqshlu_n_s64\"\n  - \"arm_neon/vcvt_n_s32_f32\"\n  - \"arm_neon/vqrshrn_n_s64\"\n  - \"arm_neon/vst1q_p16\"\n  - \"arm_neon/vgetq_lane_s16\"\n  - \"arm_neon/vtstq_u32\"\n  - \"arm_neon/vmlsl_n_s16\"\n  - \"arm_neon/vcge_s8\"\n  - \"arm_neon/vshr_n_s16\"\n  - \"armintr/_arm_rbit\"\n  - \"arm_neon/vmls_u32\"\n  - \"arm_neon/vmls_lane_u32\"\n  - \"arm_neon/vcvtq_n_s32_f32\"\n  - \"arm_neon/vqshl_n_s8\"\n  - \"arm_neon/vst1q_s16\"\n  - \"armintr/__emit\"\n  - \"arm_neon/vshlq_s64\"\n  - \"arm_neon/vuzp_s8\"\n  - \"arm_neon/vld1q_lane_s64\"\n  - \"arm_neon/veorq_s32\"\n  - \"arm_neon/vaddq_u64\"\n  - \"arm_neon/vceq_s32\"\n  - \"arm_neon/vmovn_u16\"\n  - \"arm_neon/vabal_s8\"\n  - \"arm_neon/vabsq_f32\"\n  - \"armintr/_arm_smuad\"\n  - \"arm_neon/veor_u8\"\n  - \"arm_neon/int16x4_t\"\n  - \"arm_neon/vsraq_n_s16\"\n  - \"arm_neon/vshlq_s8\"\n  - \"arm_neon/vcreate_u32\"\n  - \"arm_neon/vzipq_s8\"\n  - \"arm_neon/vst3q_u8\"\n  - \"arm_neon/int64x1x4_t\"\n  - \"armintr/__iso_volatile_store16\"\n  - \"arm_neon/vst4_lane_p16\"\n  - \"arm_neon/vld1_dup_p16\"\n  - \"arm_neon/vhadd_s16\"\n  - \"arm_neon/vtbl2_s8\"\n  - \"arm_neon/veorq_u32\"\n  - \"arm_neon/vqdmlal_lane_s16\"\n  - \"arm_neon/vrsra_n_u8\"\n  - \"arm_neon/vbslq_u16\"\n  - \"arm_neon/vget_low_s64\"\n  - \"arm_neon/vceq_u16\"\n  - \"arm_neon/vdupq_lane_u32\"\n  - \"arm_neon/vabdl_u32\"\n  - \"arm_neon/vmlal_s32\"\n  - \"arm_neon/vst1_lane_u8\"\n  - \"arm_neon/vld4q_f16\"\n  - \"arm_neon/vqdmlsl_s32\"\n  - \"arm_neon/vqrdmulh_s32\"\n  - \"arm_neon/vqrshl_u8\"\n  - \"arm_neon/uint32x4x4_t\"\n  - \"arm_neon/vabaq_u16\"\n  - \"arm_neon/vcnt_p8\"\n  - \"arm_neon/vld3q_s16\"\n  - \"arm_neon/vshl_n_u32\"\n  - \"arm_neon/vrev64q_u16\"\n  - \"arm_neon/vextq_s64\"\n  - \"arm_neon/vhsubq_s8\"\n  - \"arm_neon/vld2_dup_u8\"\n  - \"arm_neon/vst3_s16\"\n  - \"arm_neon/vorn_u16\"\n  - \"arm_neon/vst4_f16\"\n  - \"arm_neon/vpadalq_u8\"\n  - \"armintr/__iso_volatile_load8\"\n  - \"arm_neon/vmovl_u16\"\n  - \"arm_neon/vld4q_u32\"\n  - \"arm_neon/vcgt_u32\"\n  - \"arm_neon/vmlaq_n_u32\"\n  - \"arm_neon/vrsra_n_u64\"\n  - \"arm_neon/vst4_s8\"\n  - \"arm_neon/vcvtq_n_f32_u32\"\n  - \"arm_neon/vst2q_u16\"\n  - \"arm_neon/vqshrn_n_s16\"\n  - \"arm_neon/vld4_s16\"\n  - \"arm_neon/uint16x8x4_t\"\n  - \"arm_neon/vrsqrte_u32\"\n  - \"arm_neon/vcltq_s8\"\n  - \"arm_neon/vst3_u16\"\n  - \"arm_neon/vst2_f32\"\n  - \"arm_neon/vld2_u64\"\n  - \"arm_neon/vst1_u16\"\n  - \"arm_neon/vmls_s16\"\n  - \"arm_neon/vqrshlq_s32\"\n  - \"arm_neon/vqdmull_s16\"\n  - \"arm_neon/vld2_lane_p16\"\n  - \"arm_neon/vpaddlq_u8\"\n  - \"arm_neon/vcvt_n_f32_u32\"\n  - \"arm_neon/vcgtq_u8\"\n  - \"arm_neon/vshl_s32\"\n  - \"arm_neon/vtbx3_p8\"\n  - \"arm_neon/vld3_dup_s32\"\n  - \"arm_neon/int16x4x3_t\"\n  - \"arm_neon/vcale_f32\"\n  - \"arm_neon/vqabsq_s32\"\n  - \"arm_neon/vmulq_u16\"\n  - \"arm_neon/vst1_s8\"\n  - \"arm_neon/vclt_u8\"\n  - \"armintr/_arm_sxtb16\"\n  - \"arm_neon/vshr_n_s8\"\n  - \"arm_neon/vst1_lane_f16\"\n  - \"arm_neon/vorn_s64\"\n  - \"armintr/_arm_usub8\"\n  - \"arm_neon/vst4_lane_f32\"\n  - \"arm_neon/vmls_lane_u16\"\n  - \"arm_neon/vpaddl_u32\"\n  - \"arm_neon/vdup_lane_u64\"\n  - \"arm_neon/vsri_n_p16\"\n  - \"arm_neon/vqrshlq_u64\"\n  - \"arm_neon/vclz_s16\"\n  - \"arm_neon/vsra_n_u32\"\n  - \"arm_neon/vabaq_s8\"\n  - \"arm_neon/vst2_lane_s8\"\n  - \"arm_neon/vcvt_n_u32_f32\"\n  - \"arm_neon/vst3_u32\"\n  - \"arm_neon/vcvtq_f32_u32\"\n  - \"arm_neon/vraddhn_s64\"\n  - \"armintr/_arm_uqsax\"\n  - \"arm_neon/vshl_u8\"\n  - \"armintr/_arm_uqadd16\"\n  - \"arm_neon/vrsra_n_u16\"\n  - \"arm_neon/vrshl_u64\"\n  - \"arm_neon/int32x4x3_t\"\n  - \"arm_neon/vmull_u8\"\n  - \"arm_neon/vcombine_u64\"\n  - \"arm_neon/vmull_u16\"\n  - \"arm_neon/vld1_dup_s8\"\n  - \"armintr/_CountLeadingSigns64\"\n  - \"arm_neon/vqshlq_n_s32\"\n  - \"arm_neon/vrecpe_f32\"\n  - \"arm_neon/vsri_n_u32\"\n  - \"arm_neon/vrsraq_n_s8\"\n  - \"arm_neon/vsetq_lane_s16\"\n  - \"arm_neon/vget_high_u32\"\n  - \"arm_neon/vmlal_u32\"\n  - \"arm_neon/vdupq_lane_s16\"\n  - \"arm_neon/vsubq_u64\"\n  - \"arm_neon/vext_p8\"\n  - \"arm_neon/vshl_u16\"\n  - \"arm_neon/vmls_n_u16\"\n  - \"arm_neon/vmull_s16\"\n  - \"arm_neon/vmovq_n_s64\"\n  - \"arm_neon/vaddq_f32\"\n  - \"arm_neon/vshl_n_s16\"\n  - \"arm_neon/vext_p16\"\n  - \"arm_neon/vextq_u32\"\n  - \"arm_neon/vld1_p8\"\n  - \"arm_neon/veor_s32\"\n  - \"arm_neon/int16x8x4_t\"\n  - \"arm_neon/vst1q_u16\"\n  - \"arm_neon/vzipq_p8\"\n  - \"arm_neon/int32x4x4_t\"\n  - \"arm_neon/vqdmulhq_lane_s32\"\n  - \"arm_neon/vst3_lane_u32\"\n  - \"arm_neon/vhsubq_s32\"\n  - \"armintr/__static_assert\"\n  - \"arm_neon/vst3q_lane_u16\"\n  - \"arm_neon/vpmin_u32\"\n  - \"arm_neon/vrev64q_p16\"\n  - \"arm_neon/vcleq_f32\"\n  - \"arm_neon/vhsub_u16\"\n  - \"arm_neon/vld2_lane_s32\"\n  - \"arm_neon/vmlsl_s32\"\n  - \"armintr/_arm_rev\"\n  - \"arm_neon/vcgeq_s16\"\n  - \"arm_neon/vmulq_s8\"\n  - \"arm_neon/vsri_n_s8\"\n  - \"arm_neon/vpadd_f32\"\n  - \"arm_neon/vld1q_lane_f16\"\n  - \"arm_neon/vmls_u16\"\n  - \"arm_neon/vld1_lane_f32\"\n  - \"arm_neon/vmlaq_lane_s16\"\n  - \"arm_neon/vqadd_u32\"\n  - \"arm_neon/vmul_n_s32\"\n  - \"arm_neon/vld1q_dup_p8\"\n  - \"arm_neon/vtrnq_s8\"\n  - \"arm_neon/vbslq_p8\"\n  - \"arm_neon/vget_lane_s8\"\n  - \"arm_neon/vext_u16\"\n  - \"arm_neon/vsubq_s16\"\n  - \"arm_neon/vld4_lane_s8\"\n  - \"arm_neon/uint32x2x2_t\"\n  - \"arm_neon/vdup_n_s8\"\n  - \"arm_neon/vld4_lane_u16\"\n  - \"arm_neon/vmovq_n_s16\"\n  - \"arm_neon/vst4q_s32\"\n  - \"arm_neon/vst2q_f16\"\n  - \"arm_neon/vbslq_s16\"\n  - \"arm_neon/vand_u64\"\n  - \"arm_neon/poly16_t\"\n  - \"arm_neon/vaba_u16\"\n  - \"arm_neon/vqshlq_s64\"\n  - \"armintr/_arm_uxth\"\n  - \"arm_neon/vst2_lane_s16\"\n  - \"arm_neon/vand_u8\"\n  - \"arm_neon/int8x16x3_t\"\n  - \"arm_neon/vrev64_u16\"\n  - \"arm_neon/vld2_lane_s16\"\n  - \"arm_neon/vabaq_s16\"\n  - \"arm_neon/vsli_n_u8\"\n  - \"arm_neon/vsraq_n_u64\"\n  - \"arm_neon/vmlsl_s16\"\n  - \"arm_neon/vmovn_u64\"\n  - \"arm_neon/vld4_f32\"\n  - \"arm_neon/vst2q_f32\"\n  - \"arm_neon/vtbx3_u8\"\n  - \"arm_neon/vcombine_s8\"\n  - \"arm_neon/vqdmulhq_s32\"\n  - \"arm_neon/vgetq_lane_p8\"\n  - \"armintr/_arm_smusd\"\n  - \"arm_neon/vpmax_u32\"\n  - \"arm_neon/vceq_f32\"\n  - \"arm_neon/vsri_n_p8\"\n  - \"arm_neon/vhsubq_u8\"\n  - \"arm_neon/vuzp_s16\"\n  - \"arm_neon/uint32x2x4_t\"\n  - \"arm_neon/vst4_lane_s32\"\n  - \"arm_neon/vsli_n_p8\"\n  - \"arm_neon/vld3_lane_f16\"\n  - \"arm_neon/vbic_u64\"\n  - \"arm_neon/vmlal_u16\"\n  - \"arm_neon/vmvn_s8\"\n  - \"arm_neon/vtstq_s8\"\n  - \"arm_neon/vmaxq_s32\"\n  - \"arm_neon/vqmovn_u64\"\n  - \"armintr/_arm_ssax\"\n  - \"arm_neon/vext_u32\"\n  - \"arm_neon/vld1_dup_u64\"\n  - \"arm_neon/vmlal_n_s16\"\n  - \"armintr/_arm_smulbb\"\n  - \"arm_neon/vqrdmulhq_lane_s16\"\n  - \"arm_neon/vdup_n_p8\"\n  - \"arm_neon/vaba_s8\"\n  - \"arm_neon/vrshrq_n_s32\"\n  - \"arm_neon/vmvnq_s32\"\n  - \"arm_neon/vpadal_s32\"\n  - \"arm_neon/vqshl_s16\"\n  - \"arm_neon/vtrn_p8\"\n  - \"arm_neon/vzip_s16\"\n  - \"arm_neon/vcge_f32\"\n  - \"armintr/_arm_sxtab16\"\n  - \"arm_neon/vst1q_lane_u64\"\n  - \"arm_neon/vqrshlq_u16\"\n  - \"arm_neon/int8x8_t\"\n  - \"arm_neon/vorr_u8\"\n  - \"arm_neon/vrev64_f32\"\n  - \"arm_neon/vpaddlq_s16\"\n  - \"arm_neon/vdupq_lane_u64\"\n  - \"arm_neon/vcltq_u16\"\n  - \"arm_neon/vst3_lane_f32\"\n  - \"arm_neon/vld2_dup_f32\"\n  - \"armintr/_arm_smmul\"\n  - \"arm_neon/vbsl_s16\"\n  - \"arm_neon/vld1_lane_u8\"\n  - \"arm_neon/vld2q_lane_u16\"\n  - \"arm_neon/vqshlu_n_s32\"\n  - \"armintr/_arm_smlalbt\"\n  - \"arm_neon/vmla_s8\"\n  - \"arm_neon/vsli_n_p16\"\n  - \"arm_neon/vmla_u8\"\n  - \"arm_neon/vqaddq_s16\"\n  - \"arm_neon/vld3_p16\"\n  - \"arm_neon/uint64x2x4_t\"\n  - \"arm_neon/vcnt_u8\"\n  - \"arm_neon/vcltq_u8\"\n  - \"arm_neon/vtbx1_p8\"\n  - \"arm_neon/vrev32q_u16\"\n  - \"arm_neon/vld1_lane_u16\"\n  - \"arm_neon/vqadd_s16\"\n  - \"arm_neon/vcnt_s8\"\n  - \"armintr/_MulUnsignedHigh\"\n  - \"arm_neon/vsliq_n_u8\"\n  - \"arm_neon/vpmin_s16\"\n  - \"armintr/__iso_volatile_load16\"\n  - \"arm_neon/vst2_lane_f32\"\n  - \"arm_neon/vqsubq_s32\"\n  - \"arm_neon/vqshl_s32\"\n  - \"arm_neon/vsraq_n_u32\"\n  - \"arm_neon/vcreate_s32\"\n  - \"arm_neon/vld3q_lane_u32\"\n  - \"arm_neon/vaddq_u16\"\n  - \"arm_neon/vand_s32\"\n  - \"arm_neon/vbicq_s32\"\n  - \"armintr/_arm_smulbt\"\n  - \"arm_neon/vrsra_n_s8\"\n  - \"arm_neon/vshrq_n_u32\"\n  - \"arm_neon/vld4_f16\"\n  - \"arm_neon/vcagtq_f32\"\n  - \"arm_neon/vaddw_u32\"\n  - \"armintr/_arm_uxtah\"\n  - \"arm_neon/vtstq_u8\"\n  - \"arm_neon/vld1_dup_u16\"\n  - \"arm_neon/int16x4x4_t\"\n  - \"arm_neon/vqshluq_n_s8\"\n  - \"arm_neon/vqdmulhq_n_s32\"\n  - \"arm_neon/vst1_s64\"\n  - \"arm_neon/vrsubhn_u16\"\n  - \"arm_neon/vld4_dup_p16\"\n  - \"arm_neon/vmlaq_s32\"\n  - \"arm_neon/vnegq_s32\"\n  - \"arm_neon/vst2q_u8\"\n  - \"arm_neon/vget_low_s32\"\n  - \"arm_neon/vorn_u32\"\n  - \"arm_neon/vld1q_s8\"\n  - \"arm_neon/vandq_s64\"\n  - \"arm_neon/vmvn_p8\"\n  - \"arm_neon/vabdl_s16\"\n  - \"arm_neon/vqshl_u32\"\n  - \"arm_neon/vld3_dup_u16\"\n  - \"arm_neon/vmov_n_f32\"\n  - \"arm_neon/vcvt_f32_u32\"\n  - \"arm_neon/vrhadd_s8\"\n  - \"arm_neon/vpadal_u32\"\n  - \"armintr/_arm_ubfx\"\n  - \"arm_neon/vcgt_s8\"\n  - \"arm_neon/vget_lane_f32\"\n  - \"arm_neon/vcge_s16\"\n  - \"arm_neon/vmov_n_s64\"\n  - \"arm_neon/vmulq_n_f32\"\n  - \"arm_neon/vpadalq_u32\"\n  - \"armintr/_arm_smlaldx\"\n  - \"arm_neon/vtst_u16\"\n  - \"arm_neon/vmls_n_s16\"\n  - \"arm_neon/vcombine_f32\"\n  - \"arm_neon/vld1q_p16\"\n  - \"armintr/_arm_ssat\"\n  - \"arm_neon/vextq_s8\"\n  - \"arm_neon/vmax_u32\"\n  - \"arm_neon/vqsubq_s64\"\n  - \"arm_neon/vcltq_s16\"\n  - \"arm_neon/vst2q_s8\"\n  - \"arm_neon/vpmax_u8\"\n  - \"arm_neon/vld4_dup_p8\"\n  - \"arm_neon/vrshr_n_u64\"\n  - \"arm_neon/vqrshrun_n_s16\"\n  - \"arm_neon/vget_low_u64\"\n  - \"arm_neon/vst2q_s32\"\n  - \"arm_neon/vst4_s32\"\n  - \"arm_neon/vrshrq_n_u8\"\n  - \"arm_neon/vdupq_n_u64\"\n  - \"arm_neon/vsriq_n_u8\"\n  - \"arm_neon/vdupq_lane_u8\"\n  - \"arm_neon/vsriq_n_s64\"\n  - \"arm_neon/vget_low_u8\"\n  - \"arm_neon/vst1_lane_p16\"\n  - \"arm_neon/vld1q_lane_u8\"\n  - \"arm_neon/vcgt_s32\"\n  - \"arm_neon/vst1_lane_u32\"\n  - \"arm_neon/vzipq_p16\"\n  - \"arm_neon/vmvn_u16\"\n  - \"arm_neon/vld1q_lane_u16\"\n  - \"armintr/_MoveToCoprocessor64\"\n  - \"arm_neon/vdup_n_u16\"\n  - \"arm_neon/vzipq_f32\"\n  - \"arm_neon/vshl_s16\"\n  - \"arm_neon/vmlaq_n_s16\"\n  - \"arm_neon/vget_lane_s64\"\n  - \"arm_neon/vld1q_lane_f32\"\n  - \"arm_neon/vnegq_s16\"\n  - \"armintr/_arm_usax\"\n  - \"arm_neon/vabd_s16\"\n  - \"arm_neon/vmovq_n_u32\"\n  - \"arm_neon/vshlq_n_u16\"\n  - \"armintr/_CountLeadingSigns\"\n  - \"arm_neon/vld3q_f16\"\n  - \"arm_neon/vceqq_u32\"\n  - \"arm_neon/int8x8x2_t\"\n  - \"arm_neon/vst2_s64\"\n  - \"arm_neon/vst4q_lane_s16\"\n  - \"arm_neon/vorn_s32\"\n  - \"arm_neon/vcle_f32\"\n  - \"arm_neon/vld1_p16\"\n  - \"arm_neon/vtrn_u32\"\n  - \"arm_neon/vbsl_s32\"\n  - \"arm_neon/float32x2_t\"\n  - \"arm_neon/vmvn_s32\"\n  - \"arm_neon/vqdmlsl_lane_s16\"\n  - \"arm_neon/vtbl3_s8\"\n  - \"arm_neon/vsra_n_u8\"\n  - \"arm_neon/vcvtq_u32_f32\"\n  - \"arm_neon/vst1_p8\"\n  - \"arm_neon/vrev64_p16\"\n  - \"armintr/__ldrexd\"\n  - \"arm_neon/vcgeq_u8\"\n  - \"arm_neon/vmlal_n_s32\"\n  - \"arm_neon/vst1q_lane_p8\"\n  - \"arm_neon/vpadalq_s32\"\n  - \"arm_neon/vtstq_p8\"\n  - \"arm_neon/vld4_lane_u8\"\n  - \"armintr/_arm_ssub16\"\n  - \"arm_neon/vpaddlq_u16\"\n  - \"armintr/_arm_udiv\"\n  - \"arm_neon/vld1_lane_p8\"\n  - \"arm_neon/vst1q_u32\"\n  - \"arm_neon/vld1_f32\"\n  - \"arm_neon/uint64x2x2_t\"\n  - \"arm_neon/vqsubq_u64\"\n  - \"arm_neon/vld4q_s32\"\n  - \"arm_neon/vceq_s16\"\n  - \"arm_neon/vst3_s64\"\n  - \"arm_neon/vext_s8\"\n  - \"armintr/_arm_smlsd\"\n  - \"arm_neon/vpadal_s16\"\n  - \"arm_neon/vbic_s32\"\n  - \"arm_neon/vld1_dup_u8\"\n  - \"arm_neon/vclt_f32\"\n  - \"arm_neon/vrev64_s16\"\n  - \"arm_neon/vrshlq_s64\"\n  - \"arm_neon/vdupq_n_s64\"\n  - \"arm_neon/vuzp_p16\"\n  - \"arm_neon/vld3_dup_p16\"\n  - \"arm_neon/vcreate_s8\"\n  - \"armintr/_arm_smlatt\"\n  - \"arm_neon/vtst_s32\"\n  - \"arm_neon/vshrq_n_s64\"\n  - \"arm_neon/vqshlq_n_s64\"\n  - \"arm_neon/vqshlu_n_s16\"\n  - \"arm_neon/vcleq_s16\"\n  - \"arm_neon/vmull_lane_s16\"\n  - \"arm_neon/int32x4_t\"\n  - \"arm_neon/vqadd_s8\"\n  - \"arm_neon/vld2q_f16\"\n  - \"arm_neon/vld2q_lane_p16\"\n  - \"arm_neon/vadd_u32\"\n  - \"arm_neon/vcntq_u8\"\n  - \"arm_neon/vst1_f32\"\n  - \"arm_neon/vmaxq_u32\"\n  - \"arm_neon/vsub_u64\"\n  - \"arm_neon/vsubl_s32\"\n  - \"arm_neon/poly16x4_t\"\n  - \"arm_neon/vgetq_lane_u16\"\n  - \"arm_neon/vdup_lane_s32\"\n  - \"arm_neon/vrhadd_s32\"\n  - \"arm_neon/veorq_u8\"\n  - \"arm_neon/vclzq_s8\"\n  - \"arm_neon/vsliq_n_s64\"\n  - \"arm_neon/vpadalq_s16\"\n  - \"arm_neon/vmla_n_f32\"\n  - \"arm_neon/vcgt_u16\"\n  - \"armintr/_arm_usada8\"\n  - \"arm_neon/vabd_u32\"\n  - \"arm_neon/vgetq_lane_s8\"\n  - \"arm_neon/vqshlq_n_u64\"\n  - \"arm_neon/vabaq_u32\"\n  - \"armintr/_arm_uhsax\"\n  - \"arm_neon/vmulq_f32\"\n  - \"arm_neon/vld3_dup_s16\"\n  - \"arm_neon/vst3_f16\"\n  - \"arm_neon/vrshrq_n_s64\"\n  - \"armintr/__rdpmccntr64\"\n  - \"arm_neon/vclsq_s32\"\n  - \"arm_neon/vmax_u16\"\n  - \"arm_neon/vmvnq_p8\"\n  - \"arm_neon/veor_u16\"\n  - \"arm_neon/vqshrn_n_u32\"\n  - \"arm_neon/vextq_u64\"\n  - \"arm_neon/vld1q_f32\"\n  - \"arm_neon/vget_low_u32\"\n  - \"arm_neon/vhaddq_s32\"\n  - \"arm_neon/vminq_u16\"\n  - \"arm_neon/vqrdmulhq_lane_s32\"\n  - \"arm_neon/vmla_s16\"\n  - \"arm_neon/vadd_s16\"\n  - \"arm_neon/vbsl_u16\"\n  - \"arm_neon/vhsub_s8\"\n  - \"arm_neon/vld4q_lane_p16\"\n  - \"arm_neon/vld1_s16\"\n  - \"arm_neon/vst2q_lane_p16\"\n  - \"arm_neon/vld2_dup_s8\"\n  - \"arm_neon/vst3q_s16\"\n  - \"arm_neon/vcgeq_u32\"\n  - \"arm_neon/vabdq_s16\"\n  - \"arm_neon/vrhadd_u16\"\n  - \"arm_neon/vqshlq_n_u32\"\n  - \"arm_neon/vst4q_lane_u32\"\n  - \"arm_neon/vrsraq_n_u64\"\n  - \"arm_neon/vmlsq_n_s32\"\n  - \"arm_neon/vld4_u8\"\n  - \"arm_neon/vld2_f16\"\n  - \"arm_neon/vqshlq_u8\"\n  - \"arm_neon/vorrq_u64\"\n  - \"arm_neon/vmin_u16\"\n  - \"arm_neon/vext_u8\"\n  - \"arm_neon/vpaddl_s32\"\n  - \"arm_neon/vshlq_u64\"\n  - \"arm_neon/vst2q_lane_f16\"\n  - \"armintr/_arm_sbfx\"\n  - \"arm_neon/vld3_dup_f16\"\n  - \"armintr/_arm_uhasx\"\n  - \"arm_neon/vst2_lane_u8\"\n  - \"armintr/_arm_smultb\"\n  - \"arm_neon/vdup_n_p16\"\n  - \"arm_neon/vtrnq_u32\"\n  - \"arm_neon/vrshlq_u8\"\n  - \"arm_neon/vld4_lane_p16\"\n  - \"arm_neon/vsraq_n_s32\"\n  - \"arm_neon/vclt_s16\"\n  - \"arm_neon/vzip_u8\"\n  - \"arm_neon/vld3_lane_s16\"\n  - \"arm_neon/vceqq_s32\"\n  - \"arm_neon/vld3_dup_f32\"\n  - \"arm_neon/vld4q_lane_s32\"\n  - \"arm_neon/poly8x16x4_t\"\n  - \"arm_neon/uint64x1x2_t\"\n  - \"arm_neon/vqdmlal_n_s16\"\n  - \"arm_neon/vld2_dup_f16\"\n  - \"arm_neon/vshrq_n_s32\"\n  - \"arm_neon/vcleq_s8\"\n  - \"arm_neon/vld3_s32\"\n  - \"arm_neon/vqrshlq_s64\"\n  - \"arm_neon/vbsl_f32\"\n  - \"arm_neon/vext_s64\"\n  - \"arm_neon/vabaq_s32\"\n  - \"arm_neon/vmulq_s16\"\n  - \"arm_neon/vld3_lane_u16\"\n  - \"arm_neon/vld3q_lane_u16\"\n  - \"armintr/_arm_smlaltt\"\n  - \"arm_neon/poly8x8x2_t\"\n  - \"arm_neon/vst3q_u32\"\n  - \"armintr/_arm_smlsdx\"\n  - \"arm_neon/vqrshl_s64\"\n  - \"arm_neon/vextq_p8\"\n  - \"armintr/_arm_uhsub16\"\n  - \"arm_neon/vld3q_p8\"\n  - \"armintr/_arm_smlawt\"\n  - \"armintr/_arm_smlawb\"\n  - \"arm_neon/vdupq_lane_s8\"\n  - \"arm_neon/vaddl_s16\"\n  - \"arm_neon/vcombine_p16\"\n  - \"arm_neon/vzipq_u32\"\n  - \"arm_neon/poly16x8_t\"\n  - \"arm_neon/vshlq_n_s32\"\n  - \"arm_neon/vrshl_s8\"\n  - \"arm_neon/vst2_u64\"\n  - \"arm_neon/vrev64q_s8\"\n  - \"arm_neon/vst2q_lane_s32\"\n  - \"arm_neon/vld2_dup_s16\"\n  - \"arm_neon/vclt_u16\"\n  - \"arm_neon/vuzp_p8\"\n  - \"arm_neon/vshrq_n_s16\"\n  - \"arm_neon/vst3_u64\"\n  - \"arm_neon/vpmin_u16\"\n  - \"arm_neon/vld3q_lane_s32\"\n  - \"arm_neon/vmlal_s16\"\n  - \"arm_neon/poly16x4x4_t\"\n  - \"arm_neon/vorr_u16\"\n  - \"arm_neon/vsliq_n_s16\"\n  - \"arm_neon/vaddl_u8\"\n  - \"arm_neon/vld4_dup_s32\"\n  - \"arm_neon/vld2_f32\"\n  - \"arm_neon/vclt_u32\"\n  - \"arm_neon/vmull_lane_u16\"\n  - \"arm_neon/vsubw_u32\"\n  - \"arm_neon/vld2_dup_s32\"\n  - \"arm_neon/vuzp_s32\"\n  - \"arm_neon/vcge_s32\"\n  - \"arm_neon/vdup_lane_p16\"\n  - \"arm_neon/vpmin_s8\"\n  - \"arm_neon/vpaddlq_u32\"\n  - \"arm_neon/vmlaq_n_s32\"\n  - \"arm_neon/vshrn_n_u64\"\n  - \"arm_neon/vrshr_n_u16\"\n  - \"arm_neon/vld1_s64\"\n  - \"arm_neon/vbsl_u64\"\n  - \"armintr/_arm_smlad\"\n  - \"arm_neon/vqsub_s16\"\n  - \"arm_neon/vld4_p8\"\n  - \"arm_neon/vqdmulh_lane_s32\"\n  - \"arm_neon/vld3_dup_s64\"\n  - \"arm_neon/vornq_s32\"\n  - \"arm_neon/vpadd_u8\"\n  - \"arm_neon/vld3_lane_p16\"\n  - \"arm_neon/uint64x1x4_t\"\n  - \"arm_neon/vld3_u16\"\n  - \"armintr/_arm_shsax\"\n  - \"arm_neon/vabdq_u16\"\n  - \"arm_neon/vcgtq_f32\"\n  - \"arm_neon/vsubq_s8\"\n  - \"arm_neon/vget_low_f16\"\n  - \"arm_neon/vld4_dup_u64\"\n  - \"arm_neon/vst3_lane_s8\"\n  - \"armintr/_arm_ssat16\"\n  - \"arm_neon/vmlaq_f32\"\n  - \"arm_neon/vsri_n_s32\"\n  - \"arm_neon/vmax_u8\"\n  - \"arm_neon/vqadd_u8\"\n  - \"armintr/_arm_uqsub8\"\n  - \"armintr/_arm_clz\"\n  - \"arm_neon/vcgtq_s32\"\n  - \"arm_neon/vraddhn_s32\"\n  - \"arm_neon/vzip_s8\"\n  - \"arm_neon/veorq_s16\"\n  - \"arm_neon/vsetq_lane_s32\"\n  - \"arm_neon/vmul_n_u16\"\n  - \"armintr/_ReadBankedReg\"\n  - \"arm_neon/vld1q_u8\"\n  - \"arm_neon/vld4_p16\"\n  - \"arm_neon/int64x2x2_t\"\n  - \"arm_neon/vmaxq_s8\"\n  - \"arm_neon/vpmax_s16\"\n  - \"arm_neon/vshlq_u16\"\n  - \"arm_neon/vtrnq_p16\"\n  - \"arm_neon/vabal_u16\"\n  - \"arm_neon/vld2_lane_u16\"\n  - \"arm_neon/vrev32_u8\"\n  - \"arm_neon/vrshl_s32\"\n  - \"arm_neon/vget_low_f32\"\n  - \"arm_neon/vld2_s8\"\n  - \"arm_neon/vclzq_s16\"\n  - \"arm_neon/vqdmulhq_n_s16\"\n  - \"arm_neon/vset_lane_u64\"\n  - \"arm_neon/vld2_dup_p16\"\n  - \"arm_neon/vpaddlq_s32\"\n  - \"arm_neon/vld2q_p8\"\n  - \"arm_neon/vst3_lane_u8\"\n  - \"arm_neon/vld4_dup_f32\"\n  - \"arm_neon/vld2_s64\"\n  - \"arm_neon/vmls_u8\"\n  - \"arm_neon/vtbx4_u8\"\n  - \"arm_neon/vsetq_lane_f32\"\n  - \"arm_neon/vcvt_s32_f32\"\n  - \"arm_neon/vst3q_s32\"\n  - \"arm_neon/vmlsq_s8\"\n  - \"arm_neon/vmlaq_n_u16\"\n  - \"armintr/__iso_volatile_load64\"\n  - \"arm_neon/vcgt_u8\"\n  - \"arm_neon/vld2_dup_p8\"\n  - \"arm_neon/vmov_n_u8\"\n  - \"armintr/_arm_sasx\"\n  - \"arm_neon/vmovq_n_p16\"\n  - \"arm_neon/vmlaq_u32\"\n  - \"arm_neon/vst3_f32\"\n  - \"arm_neon/int32x2x4_t\"\n  - \"arm_neon/vld1q_lane_u64\"\n  - \"arm_neon/vclz_u16\"\n  - \"arm_neon/uint8x8_t\"\n  - \"arm_neon/vsub_u32\"\n  - \"arm_neon/vorn_u8\"\n  - \"armintr/__wfe\"\n  - \"arm_neon/vget_high_s16\"\n  - \"arm_neon/vzip_p8\"\n  - \"arm_neon/vmlal_lane_s16\"\n  - \"arm_neon/vmulq_u8\"\n  - \"armintr/_isunordered\"\n  - \"arm_neon/vld1_dup_f32\"\n  - \"arm_neon/vld4_lane_s16\"\n  - \"arm_neon/vdupq_n_s16\"\n  - \"arm_neon/vst3q_p16\"\n  - \"arm_neon/vst1_lane_f32\"\n  - \"arm_neon/float32x4x3_t\"\n  - \"arm_neon/vand_s8\"\n  - \"arm_neon/float32x2x4_t\"\n  - \"arm_neon/vld3_p8\"\n  - \"arm_neon/vmlaq_lane_u16\"\n  - \"armintr/_arm_uqsub16\"\n  - \"arm_neon/vget_high_s32\"\n  - \"arm_neon/vshl_n_s32\"\n  - \"arm_neon/vornq_s8\"\n  - \"arm_neon/vmlsl_n_u32\"\n  - \"arm_neon/vqshlq_n_s8\"\n  - \"arm_neon/int32x2x2_t\"\n  - \"arm_neon/int16x4x2_t\"\n  - \"arm_neon/vceqq_u8\"\n  - \"arm_neon/vcreate_f16\"\n  - \"arm_neon/vorn_s16\"\n  - \"arm_neon/vqmovn_s32\"\n  - \"arm_neon/vextq_u8\"\n  - \"arm_neon/vld4_s32\"\n  - \"armintr/_WriteStatusReg\"\n  - \"arm_neon/uint8x16_t\"\n  - \"arm_neon/vshrn_n_s64\"\n  - \"arm_neon/vmul_n_u32\"\n  - \"arm_neon/vabdl_u8\"\n  - \"arm_neon/vtbx3_s8\"\n  - \"arm_neon/vaddhn_s16\"\n  - \"arm_neon/vld3q_s8\"\n  - \"arm_neon/vmlsl_n_u16\"\n  - \"arm_neon/vrev64q_s32\"\n  - \"arm_neon/int16x8_t\"\n  - \"arm_neon/vext_s32\"\n  - \"arm_neon/vdupq_n_f32\"\n  - \"arm_neon/vld1q_lane_s32\"\n  - \"arm_neon/vqrshlq_u32\"\n  - \"arm_neon/vtbl2_u8\"\n  - \"arm_neon/vgetq_lane_u8\"\n  - \"arm_neon/veorq_u64\"\n  - \"arm_neon/vcntq_s8\"\n  - \"arm_neon/vbslq_p16\"\n  - \"arm_neon/vqnegq_s32\"\n  - \"arm_neon/vaddw_s32\"\n  - \"arm_neon/vmov_n_p8\"\n  - \"arm_neon/vmull_p8\"\n  - \"arm_neon/vld1_lane_u32\"\n  - \"arm_neon/vcombine_s16\"\n  - \"arm_neon/vqshrn_n_s64\"\n  - \"arm_neon/vceqq_s16\"\n  - \"arm_neon/vld4q_p16\"\n  - \"armintr/_ReadStatusReg\"\n  - \"armintr/_arm_qdadd\"\n  - \"arm_neon/uint32x4x2_t\"\n  - \"arm_neon/vcleq_u8\"\n  - \"armintr/_arm_sxtah\"\n  - \"arm_neon/vrhaddq_s32\"\n  - \"arm_neon/vset_lane_s64\"\n  - \"arm_neon/vld4_s64\"\n  - \"armintr/_DAddSatInt\"\n  - \"arm_neon/vorr_s8\"\n  - \"arm_neon/vst2_u32\"\n  - \"arm_neon/vshll_n_u16\"\n  - \"arm_neon/vld2_dup_u32\"\n  - \"arm_neon/vst3q_lane_s32\"\n  - \"arm_neon/vst3q_p8\"\n  - \"armintr/_MoveFromCoprocessor\"\n  - \"arm_neon/uint32x4_t\"\n  - \"arm_neon/vuzpq_s8\"\n  - \"arm_neon/vrecps_f32\"\n  - \"arm_neon/vst1_lane_s8\"\n  - \"arm_neon/vtbx1_s8\"\n  - \"arm_neon/uint16x8x3_t\"\n  - \"arm_neon/vpaddl_s16\"\n  - \"arm_neon/vsubq_s64\"\n  - \"arm_neon/vrsraq_n_u8\"\n  - \"arm_neon/vqadd_s64\"\n  - \"arm_neon/vst4_lane_s16\"\n  - \"arm_neon/vqadd_u16\"\n  - \"arm_neon/vset_lane_u32\"\n  - \"arm_neon/vand_u32\"\n  - \"arm_neon/vrsqrtsq_f32\"\n  - \"arm_neon/vqaddq_u32\"\n  - \"arm_neon/vsra_n_s64\"\n  - \"armintr/_arm_umlal\"\n  - \"arm_neon/vcvt_f32_f16\"\n  - \"arm_neon/vget_lane_u32\"\n  - \"arm_neon/vbsl_s8\"\n  - \"arm_neon/vrshlq_u32\"\n  - \"arm_neon/vqdmull_lane_s16\"\n  - \"arm_neon/vabsq_s32\"\n  - \"arm_neon/vld3_s8\"\n  - \"arm_neon/vst3q_lane_s16\"\n  - \"arm_neon/vld2q_lane_s16\"\n  - \"arm_neon/vst1_lane_s64\"\n  - \"arm_neon/vmov_n_u16\"\n  - \"arm_neon/vst4_lane_u8\"\n  - \"arm_neon/vshll_n_u32\"\n  - \"arm_neon/vqabs_s8\"\n  - \"arm_neon/vmvnq_u8\"\n  - \"arm_neon/vpadalq_u16\"\n  - \"arm_neon/vbsl_p16\"\n  - \"arm_neon/vqrshrn_n_u16\"\n  - \"arm_neon/vld3q_u32\"\n  - \"arm_neon/vcgeq_f32\"\n  - \"armintr/__iso_volatile_load32\"\n  - \"arm_neon/vrecpe_u32\"\n  - \"arm_neon/vld2_dup_u64\"\n  - \"arm_neon/vld3q_f32\"\n  - \"armintr/_arm_shsub8\"\n  - \"arm_neon/vdup_lane_s64\"\n  - \"arm_neon/vqrshl_s8\"\n  - \"arm_neon/vsliq_n_u16\"\n  - \"arm_neon/vld1q_u16\"\n  - \"arm_neon/vorr_u32\"\n  - \"arm_neon/vqrshl_s32\"\n  - \"armintr/__dmb\"\n  - \"arm_neon/veorq_s8\"\n  - \"arm_neon/vld1_u16\"\n  - \"arm_neon/vmov_n_u32\"\n  - \"arm_neon/vhsub_s16\"\n  - \"arm_neon/vst4q_lane_u16\"\n  - \"arm_neon/vbsl_u8\"\n  - \"armintr/_arm_uxtab\"\n  - \"arm_neon/vld2q_lane_f32\"\n  - \"arm_neon/vst2_p8\"\n  - \"armintr/_arm_smmla\"\n  - \"arm_neon/vaddw_u16\"\n  - \"arm_neon/vmlal_s8\"\n  - \"arm_neon/vtst_u32\"\n  - \"arm_neon/vtbl4_u8\"\n  - \"arm_neon/vcvt_n_f32_s32\"\n  - \"arm_neon/vcageq_f32\"\n  - \"arm_neon/vget_low_s16\"\n  - \"arm_neon/vdupq_n_u8\"\n  - \"arm_neon/vorn_s8\"\n  - \"arm_neon/uint8x16x3_t\"\n  - \"arm_neon/vabdq_u32\"\n  - \"arm_neon/vrev64_p8\"\n  - \"arm_neon/vqsubq_s8\"\n  - \"armintr/_arm_smlabb\"\n  - \"arm_neon/vbicq_s64\"\n  - \"arm_neon/vmaxq_u16\"\n  - \"arm_neon/vdup_n_u8\"\n  - \"arm_neon/veor_s8\"\n  - \"arm_neon/int16x8x2_t\"\n  - \"arm_neon/vcvtq_s32_f32\"\n  - \"arm_neon/vtrn_u16\"\n  - \"arm_neon/vbslq_s32\"\n  - \"arm_neon/vld1q_dup_u32\"\n  - \"arm_neon/vmul_n_f32\"\n  - \"arm_neon/vqrshl_u32\"\n  - \"arm_neon/vqsubq_s16\"\n  - \"arm_neon/vst2_lane_f16\"\n  - \"armintr/_arm_smulwt\"\n  - \"arm_neon/vrshrn_n_u32\"\n  - \"arm_neon/vget_high_p16\"\n  - \"arm_neon/vqadd_u64\"\n  - \"arm_neon/vsli_n_s32\"\n  - \"arm_neon/vhadd_u32\"\n  - \"arm_neon/vmlsl_lane_u16\"\n  - \"arm_neon/vclzq_u32\"\n  - \"arm_neon/vqshrun_n_s64\"\n  - \"arm_neon/vrev64q_u32\"\n  - \"arm_neon/vqshrun_n_s16\"\n  - \"arm_neon/vrev32q_s8\"\n  - \"armintr/_arm_shasx\"\n  - \"arm_neon/vaddl_s8\"\n  - \"armintr/_arm_smull\"\n  - \"arm_neon/vabaq_u8\"\n  - \"armintr/_arm_revsh\"\n  - \"arm_neon/vsubq_f32\"\n  - \"arm_neon/poly16x4x2_t\"\n  - \"arm_neon/poly8x8x3_t\"\n  - \"arm_neon/vsubhn_s64\"\n  - \"arm_neon/vcle_u16\"\n  - \"arm_neon/poly8x16x3_t\"\n  - \"arm_neon/vqdmlsl_n_s16\"\n  - \"arm_neon/vqshl_u64\"\n  - \"arm_neon/vcge_u16\"\n  - \"armintr/_arm_uasx\"\n  - \"arm_neon/vmovl_s32\"\n  - \"arm_neon/vst1q_lane_u16\"\n  - \"arm_neon/vbic_u32\"\n  - \"arm_neon/vld2_s16\"\n  - \"armintr/_arm_qasx\"\n  - \"arm_neon/vorrq_u8\"\n  - \"arm_neon/vst2_s32\"\n  - \"armintr/_WriteBankedReg\"\n  - \"arm_neon/veorq_s64\"\n  - \"arm_neon/vld4_lane_f32\"\n  - \"arm_neon/vcreate_u8\"\n  - \"arm_neon/vset_lane_u8\"\n  - \"arm_neon/vandq_u16\"\n  - \"arm_neon/vrsubhn_s64\"\n  - \"arm_neon/vst1q_lane_p16\"\n  - \"arm_neon/uint8x8x2_t\"\n  - \"arm_neon/vmlsl_s8\"\n  - \"arm_neon/vmax_s32\"\n  - \"arm_neon/uint32x4x3_t\"\n  - \"arm_neon/vld4_dup_u16\"\n  - \"arm_neon/vabs_s32\"\n  - \"arm_neon/vld3_dup_u32\"\n  - \"arm_neon/vrshl_u16\"\n  - \"arm_neon/vcle_u8\"\n  - \"arm_neon/vqshl_n_u16\"\n  - \"arm_neon/vbic_s8\"\n  - \"arm_neon/float32x4x2_t\"\n  - \"arm_neon/vmls_f32\"\n  - \"arm_neon/vshll_n_u8\"\n  - \"arm_neon/vminq_s8\"\n  - \"arm_neon/vmlsq_lane_f32\"\n  - \"arm_neon/vst1q_f16\"\n  - \"arm_neon/vst1_lane_u64\"\n  - \"arm_neon/vrhadd_u8\"\n  - \"arm_neon/vclt_s32\"\n  - \"arm_neon/vst2_p16\"\n  - \"arm_neon/vrshrq_n_u16\"\n  - \"arm_neon/vneg_s32\"\n  - \"arm_neon/vmovl_s16\"\n  - \"arm_neon/vqshlq_s8\"\n  - \"arm_neon/vld1_s8\"\n  - \"arm_neon/vqdmulh_s32\"\n  - \"arm_neon/vcls_s8\"\n  - \"armintr/__trap\"\n  - \"arm_neon/vuzp_u32\"\n  - \"armintr/_CopyInt64FromDouble\"\n  - \"arm_neon/int8x16x2_t\"\n  - \"arm_neon/vmovn_s32\"\n  - \"arm_neon/vget_high_s8\"\n  - \"arm_neon/veor_s64\"\n  - \"armintr/_arm_uadd8\"\n  - \"arm_neon/vrev16_u8\"\n  - \"arm_neon/vbicq_u64\"\n  - \"arm_neon/vst4_lane_f16\"\n  - \"arm_neon/vst3_s32\"\n  - \"arm_neon/poly8x8_t\"\n  - \"arm_neon/vtstq_u16\"\n  - \"arm_neon/vld1_lane_s8\"\n  - \"arm_neon/float32x4x4_t\"\n  - \"arm_neon/vst2_s16\"\n  - \"arm_neon/vqrdmulhq_s32\"\n  - \"arm_neon/vqdmulhq_s16\"\n  - \"arm_neon/vrshrq_n_s8\"\n  - \"arm_neon/vcle_s32\"\n  - \"arm_neon/vtbl3_p8\"\n  - \"arm_neon/vbslq_u8\"\n  - \"arm_neon/vst4_u64\"\n  - \"armintr/_arm_umaal\"\n  - \"arm_neon/vshll_n_s8\"\n  - \"arm_neon/vcvt_u32_f32\"\n  - \"arm_neon/vld4q_p8\"\n  - \"arm_neon/vsetq_lane_u16\"\n  - \"arm_neon/vabd_u8\"\n  - \"arm_neon/vclz_u8\"\n  - \"arm_neon/vsubq_u32\"\n  - \"arm_neon/vld1q_lane_p16\"\n  - \"arm_neon/vcgtq_s16\"\n  - \"arm_neon/vmla_lane_s32\"\n  - \"arm_neon/vshlq_n_s64\"\n  - \"arm_neon/vbsl_u32\"\n  - \"arm_neon/vqshlq_s16\"\n  - \"armintr/_arm_qadd8\"\n  - \"arm_neon/vrshr_n_s32\"\n  - \"armintr/_CountOneBits64\"\n  - \"arm_neon/vceq_u32\"\n  - \"arm_neon/vbsl_p8\"\n  - \"arm_neon/uint16x8x2_t\"\n  - \"arm_neon/vsli_n_s16\"\n  - \"arm_neon/vmla_n_s32\"\n  - \"arm_neon/vld4_dup_u32\"\n  - \"arm_neon/vshrq_n_s8\"\n  - \"arm_neon/vqaddq_s8\"\n  - \"arm_neon/vshl_n_u64\"\n  - \"arm_neon/vtbl2_p8\"\n  - \"arm_neon/vcleq_u32\"\n  - \"arm_neon/vqsub_u32\"\n  - \"arm_neon/vmovl_u8\"\n  - \"arm_neon/vmlal_u8\"\n  - \"arm_neon/vmul_s8\"\n  - \"armintr/_MoveFromCoprocessor64\"\n  - \"arm_neon/vrsraq_n_s16\"\n  - \"arm_neon/vdupq_n_u32\"\n  - \"arm_neon/vmov_n_s16\"\n  - \"arm_neon/vst4_lane_p8\"\n  - \"arm_neon/vld1_s32\"\n  - \"arm_neon/vst4_p8\"\n  - \"arm_neon/vsriq_n_u32\"\n  - \"arm_neon/vqdmull_n_s16\"\n  - \"arm_neon/vshlq_u32\"\n  - \"arm_neon/vld3_u8\"\n  - \"armintr/_arm_usub16\"\n  - \"arm_neon/vmlsq_lane_s16\"\n  - \"arm_neon/vmovq_n_s8\"\n  - \"arm_neon/int32x4x2_t\"\n  - \"arm_neon/vld4q_u8\"\n  - \"arm_neon/poly16x8x2_t\"\n  - \"arm_neon/vld1q_u64\"\n  - \"arm_neon/vld3q_lane_s16\"\n  - \"arm_neon/int64x1x2_t\"\n  - \"arm_neon/vshlq_n_s8\"\n  - \"arm_neon/vrshl_s64\"\n  - \"arm_neon/vqshl_n_u8\"\n  - \"armintr/_arm_qadd\"\n  - \"armintr/_DSubSatInt\"\n  - \"armintr/_arm_usat16\"\n  - \"arm_neon/vmull_s8\"\n  - \"arm_neon/vsub_s8\"\n  - \"arm_neon/vmovq_n_u16\"\n  - \"arm_neon/vst4_u16\"\n  - \"arm_neon/vmlsl_lane_u32\"\n  - \"arm_neon/vsliq_n_p16\"\n  - \"arm_neon/vmovn_u32\"\n  - \"arm_neon/vbic_u16\"\n  - \"arm_neon/vtbx2_p8\"\n  - \"arm_neon/vrsubhn_s32\"\n  - \"armintr/_SubSatInt\"\n  - \"arm_neon/vst3_u8\"\n  - \"arm_neon/vdupq_n_s32\"\n  - \"arm_neon/vcntq_p8\"\n  - \"arm_neon/vst4_f32\"\n  - \"arm_neon/vbic_s64\"\n  - \"arm_neon/vld3_s64\"\n  - \"arm_neon/vrsra_n_s64\"\n  - \"arm_neon/vqabsq_s16\"\n  - \"arm_neon/vsriq_n_p8\"\n  - \"arm_neon/vst2_lane_p16\"\n  - \"arm_neon/vabsq_s16\"\n  - \"arm_neon/vcombine_u8\"\n  - \"arm_neon/vld2q_p16\"\n  - \"armintr/_CountOneBits\"\n  - \"armintr/__prefetch\"\n  - \"arm_neon/vld3_dup_u64\"\n  - \"arm_neon/vld2q_s16\"\n  - \"arm_neon/vget_low_p16\"\n  - \"arm_neon/vuzpq_u8\"\n  - \"arm_neon/vrev32q_s16\"\n  - \"armintr/_AddSatInt\"\n  - \"arm_neon/uint16x4x2_t\"\n  - \"arm_neon/vmov_n_s32\"\n  - \"arm_neon/vaddl_u16\"\n  - \"arm_neon/vqaddq_s64\"\n  - \"arm_neon/vmlaq_u16\"\n  - \"arm_neon/vsli_n_s8\"\n  - \"armintr/_arm_sxth\"\n  - \"arm_neon/vorr_s32\"\n  - \"arm_neon/vsra_n_u64\"\n  - \"arm_neon/vst2_f16\"\n  - \"arm_neon/vcombine_u16\"\n  - \"arm_neon/vabs_s16\"\n  - \"arm_neon/vsubhn_s32\"\n  - \"arm_neon/vst1q_lane_u32\"\n  - \"arm_neon/vst3_p8\"\n  - \"arm_neon/vqshrun_n_s32\"\n  - \"arm_neon/vcreate_s64\"\n  - \"arm_neon/vld4q_lane_s16\"\n  - \"arm_neon/vzipq_u16\"\n  - \"arm_neon/vmin_s32\"\n  - \"armintr/_CopyInt32FromFloat\"\n  - \"arm_neon/vcgtq_u32\"\n  - \"arm_neon/vabdl_s32\"\n  - \"arm_neon/vqshlq_n_u16\"\n  - \"arm_neon/int8x16x4_t\"\n  - \"arm_neon/vqrdmulh_n_s32\"\n  - \"arm_neon/vqaddq_u64\"\n  - \"arm_neon/vhaddq_s8\"\n  - \"arm_neon/vshll_n_s16\"\n  - \"arm_neon/vuzp_u8\"\n  - \"arm_neon/vaddl_u32\"\n  - \"arm_neon/vld4q_s16\"\n  - \"arm_neon/vqmovun_s16\"\n  - \"arm_neon/vld1q_lane_s8\"\n  - \"arm_neon/vld2_lane_u32\"\n  - \"arm_neon/vrshr_n_s8\"\n  - \"arm_neon/vmlaq_s16\"\n  - \"armintr/_CopyFloatFromInt32\"\n  - \"arm_neon/vmul_f32\"\n  - \"arm_neon/vmlaq_n_f32\"\n  - \"arm_neon/vst4_s16\"\n  - \"arm_neon/vld1_dup_s32\"\n  - \"arm_neon/vmul_u16\"\n  - \"arm_neon/vhaddq_s16\"\n  - \"arm_neon/vst1q_lane_f32\"\n  - \"arm_neon/vrhaddq_u16\"\n  - \"arm_neon/vbicq_u32\"\n  - \"arm_neon/vrev32_s8\"\n  - \"arm_neon/vmlaq_s8\"\n  - \"arm_neon/vmin_s16\"\n  - \"arm_neon/vst3_lane_p16\"\n  - \"arm_neon/vst2q_lane_f32\"\n  - \"arm_neon/vld4q_lane_f32\"\n  - \"arm_neon/vget_low_u16\"\n  - \"arm_neon/vqsub_s32\"\n  - \"arm_neon/vtbl1_s8\"\n  - \"arm_neon/vmovn_s64\"\n  - \"arm_neon/vpmax_s8\"\n  - \"arm_neon/int8x16_t\"\n  - \"arm_neon/vpmin_u8\"\n  - \"arm_neon/vdup_lane_p8\"\n  - \"arm_neon/vsetq_lane_u64\"\n  - \"arm_neon/vuzpq_u16\"\n  - \"arm_neon/vcgeq_u16\"\n  - \"arm_neon/uint8x16x2_t\"\n  - \"armintr/_arm_rev16\"\n  - \"armintr/_arm_sxtb\"\n  - \"arm_neon/vsliq_n_u64\"\n  - \"arm_neon/vmovq_n_u8\"\n  - \"arm_neon/vshlq_n_u32\"\n  - \"arm_neon/vcombine_s64\"\n  - \"armintr/_arm_qsax\"\n  - \"arm_neon/vmin_f32\"\n  - \"armintr/_arm_sadd16\"\n  - \"arm_neon/vmlsq_n_s16\"\n  - \"arm_neon/vorr_u64\"\n  - \"arm_neon/vqrshrun_n_s64\"\n  - \"arm_neon/vld2q_lane_s32\"\n  - \"arm_neon/vgetq_lane_p16\"\n  - \"arm_neon/vrev32_s16\"\n  - \"arm_neon/vqshl_u16\"\n  - \"arm_neon/vtrn_s8\"\n  - \"arm_neon/vst1q_lane_s64\"\n  - \"arm_neon/vtbl4_p8\"\n  - \"arm_neon/vst1_p16\"\n  - \"arm_neon/vmvn_u8\"\n  - \"arm_neon/vld2_lane_u8\"\n  - \"arm_neon/vld2q_u16\"\n  - \"arm_neon/vmovl_s8\"\n  - \"arm_neon/vbslq_u64\"\n  - \"arm_neon/vmls_s8\"\n  - \"arm_neon/vld3q_p16\"\n  - \"arm_neon/vtbl3_u8\"\n  - \"arm_neon/vabs_f32\"\n  - \"arm_neon/vsraq_n_s8\"\n  - \"arm_neon/vqadd_s32\"\n  - \"arm_neon/vmulq_n_s16\"\n  - \"arm_neon/vst3q_s8\"\n  - \"arm_neon/vaddhn_s64\"\n  - \"arm_neon/vmul_n_s16\"\n  - \"arm_neon/vtbl1_p8\"\n  - \"arm_neon/uint64x2x3_t\"\n  - \"arm_neon/vmlsq_s32\"\n  - \"arm_neon/vld2q_lane_u32\"\n  - \"arm_neon/vaddq_u8\"\n  - \"arm_neon/vcombine_f16\"\n  - \"arm_neon/vandq_s16\"\n  - \"arm_neon/vst4q_lane_p16\"\n  - \"arm_neon/vsri_n_u8\"\n  - \"arm_neon/vst3_lane_p8\"\n  - \"arm_neon/vst3_lane_s16\"\n  - \"arm_neon/vdup_n_s16\"\n  - \"arm_neon/vbicq_s8\"\n  - \"arm_neon/vdup_lane_u8\"\n  - \"arm_neon/vst4q_lane_s32\"\n  - \"arm_neon/vqrshl_u16\"\n  - \"arm_neon/vrsra_n_u32\"\n  - \"arm_neon/vdupq_lane_p8\"\n  - \"arm_neon/vld3_lane_u8\"\n  - \"arm_neon/vqrdmulh_n_s16\"\n  - \"arm_neon/vpmin_s32\"\n  - \"armintr/__cps\"\n  - \"arm_neon/vshl_u32\"\n  - \"armintr/_arm_uadd16\"\n  - \"arm_neon/vld3_s16\"\n  - \"arm_neon/vcvt_f32_s32\"\n  - \"arm_neon/vshlq_n_u64\"\n  - \"arm_neon/vrev64q_u8\"\n  - \"arm_neon/vextq_u16\"\n  - \"arm_neon/vsubl_s16\"\n  - \"arm_neon/vget_lane_p8\"\n  - \"arm_neon/vabal_s16\"\n  - \"arm_neon/vrecpeq_u32\"\n  - \"arm_neon/vminq_u8\"\n  - \"arm_neon/veor_s16\"\n  - \"arm_neon/vmull_n_u16\"\n  - \"arm_neon/vshl_n_u8\"\n  - \"arm_neon/vrev32q_u8\"\n  - \"arm_neon/vandq_s8\"\n  - \"arm_neon/vrshlq_s16\"\n  - \"arm_neon/vst4q_p16\"\n  - \"arm_neon/vandq_s32\"\n  - \"armintr/_MoveToCoprocessor2\"\n  - \"arm_neon/vqdmlsl_lane_s32\"\n  - \"arm_neon/vld1q_s64\"\n  - \"arm_neon/vmull_n_s16\"\n  - \"arm_neon/vneg_s16\"\n  - \"arm_neon/vqshluq_n_s64\"\n  - \"arm_neon/vst2_lane_s32\"\n  - \"arm_neon/vmvnq_u16\"\n  - \"arm_neon/vshll_n_s32\"\n  - \"arm_neon/vld3_dup_s8\"\n  - \"arm_neon/vtstq_s32\"\n  - \"arm_neon/vmlsl_u32\"\n  - \"arm_neon/vqdmulhq_lane_s16\"\n  - \"arm_neon/vaddl_s32\"\n  - \"armintr/_CountLeadingZeros\"\n  - \"arm_neon/vqrshrn_n_s16\"\n  - \"arm_neon/vmla_lane_u32\"\n  - \"arm_neon/vst1_u8\"\n  - \"arm_neon/vshl_u64\"\n  - \"arm_neon/vshr_n_u8\"\n  - \"arm_neon/vmull_lane_s32\"\n  - \"arm_neon/vmlal_lane_u32\"\n  - \"arm_neon/vsubl_s8\"\n  - \"arm_neon/float32x2x2_t\"\n  - \"armintr/_arm_bfc\"\n  - \"arm_neon/vaddq_s16\"\n  - \"arm_neon/vmlal_lane_s32\"\n  - \"arm_neon/vpadd_u16\"\n  - \"arm_neon/vst2q_lane_u16\"\n  - \"arm_neon/vld4_s8\"\n  - \"arm_neon/vst1q_s8\"\n  - \"arm_neon/vshrq_n_u64\"\n  - \"arm_neon/vsli_n_u16\"\n  - \"arm_neon/vqrdmulh_lane_s32\"\n  - \"arm_neon/vst4_lane_u16\"\n  - \"arm_neon/vabdq_f32\"\n  - \"arm_neon/vld2_lane_f16\"\n  - \"arm_neon/vqsub_u64\"\n  - \"arm_neon/vsub_f32\"\n  - \"arm_neon/vld1q_s16\"\n  - \"arm_neon/vmaxq_s16\"\n  - \"arm_neon/vcombine_u32\"\n  - \"arm_neon/vrsraq_n_u32\"\n  - \"armintr/_arm_smusdx\"\n  - \"arm_neon/vrev16_s8\"\n  - \"arm_neon/vqdmulh_n_s32\"\n  - \"arm_neon/vmul_s32\"\n  - \"arm_neon/vabdq_s32\"\n  - \"arm_neon/veor_u64\"\n  - \"arm_neon/vmlsl_n_s32\"\n  - \"arm_neon/vsub_s16\"\n  - \"arm_neon/vadd_u16\"\n  - \"arm_neon/vsriq_n_u16\"\n  - \"arm_neon/vmla_u32\"\n  - \"arm_neon/vuzpq_s32\"\n  - \"arm_neon/vst4q_s8\"\n  - \"arm_neon/vaddhn_u32\"\n  - \"arm_neon/vmlaq_lane_f32\"\n  - \"arm_neon/vld3_lane_s8\"\n  - \"arm_neon/vsliq_n_u32\"\n  - \"arm_neon/vqrshlq_s8\"\n  - \"arm_neon/vqdmlal_n_s32\"\n  - \"arm_neon/uint8x16x4_t\"\n  - \"arm_neon/vcgtq_u16\"\n  - \"arm_neon/vandq_u32\"\n  - \"arm_neon/vld4q_lane_u32\"\n  - \"arm_neon/vzip_p16\"\n  - \"arm_neon/vget_low_p8\"\n  - \"armintr/_arm_shadd8\"\n  - \"arm_neon/vmovn_s16\"\n  - \"arm_neon/vcge_u8\"\n  - \"arm_neon/vld2q_f32\"\n  - \"arm_neon/vaba_u32\"\n  - \"armintr/__iso_volatile_store8\"\n  - \"arm_neon/vst2q_p16\"\n  - \"arm_neon/vmul_s16\"\n  - \"arm_neon/vand_s16\"\n  - \"arm_neon/vtbx4_p8\"\n  - \"arm_neon/vceq_u8\"\n  - \"arm_neon/vrhaddq_s16\"\n  - \"arm_neon/vgetq_lane_f32\"\n  - \"arm_neon/vqshl_s8\"\n  - \"arm_neon/vbslq_f32\"\n  - \"arm_neon/vrsqrts_f32\"\n  - \"arm_neon/vld2q_s8\"\n  - \"arm_neon/vtbl1_u8\"\n  - \"arm_neon/vtst_u8\"\n  - \"arm_neon/vrev64q_f32\"\n  - \"arm_neon/vcle_s8\"\n  - \"arm_neon/vsetq_lane_p16\"\n  - \"arm_neon/vcreate_p16\"\n  - \"arm_neon/vabal_s32\"\n  - \"armintr/_arm_smlald\"\n  - \"arm_neon/vmla_f32\"\n  - \"arm_neon/vtbx2_s8\"\n  - \"arm_neon/int64x1x3_t\"\n  - \"arm_neon/vclz_s8\"\n  - \"arm_neon/vorr_s16\"\n  - \"arm_neon/vornq_s64\"\n  - \"arm_neon/vst1q_u64\"\n  - \"arm_neon/vdupq_n_s8\"\n  - \"armintr/_arm_sadd8\"\n  - \"arm_neon/vextq_s32\"\n  - \"armintr/_arm_smuadx\"\n  - \"armintr/_arm_qsub\"\n  - \"arm_neon/vadd_f32\"\n  - \"arm_neon/vrshrq_n_s16\"\n  - \"arm_neon/vqsub_s8\"\n  - \"arm_neon/vld3_f32\"\n  - \"arm_neon/vhadd_s8\"\n  - \"arm_neon/vmull_n_u32\"\n  - \"arm_neon/vdup_n_u64\"\n  - \"arm_neon/vsubw_s32\"\n  - \"armintr/_arm_sxtab\"\n  - \"armintr/_arm_uxtb16\"\n  - \"arm_neon/vmvn_s16\"\n  - \"arm_neon/vst1_lane_s16\"\n  - \"arm_neon/vqrdmulhq_n_s32\"\n  - \"arm_neon/vsriq_n_s32\"\n  - \"arm_neon/poly8x16x2_t\"\n  - \"arm_neon/vadd_u8\"\n  - \"arm_neon/vuzpq_p8\"\n  - \"arm_neon/vst2q_p8\"\n  - \"armintr/__wfi\"\n  - \"arm_neon/vget_high_u16\"\n  - \"arm_neon/vqrshl_u64\"\n  - \"arm_neon/vld1_dup_s64\"\n  - \"arm_neon/vqrshrn_n_s32\"\n  - \"arm_neon/vrshr_n_s64\"\n  - \"arm_neon/vst3_s8\"\n  - \"arm_neon/poly16x4x3_t\"\n  - \"arm_neon/vqrdmulh_lane_s16\"\n  - \"arm_neon/vmvnq_u32\"\n  - \"arm_neon/vqsubq_u32\"\n  - \"arm_neon/vmovq_n_p8\"\n  - \"arm_neon/vtrn_s16\"\n  - \"arm_neon/vld2q_u32\"\n  - \"arm_neon/vqsubq_u16\"\n  - \"arm_neon/vrsqrteq_u32\"\n  - \"arm_neon/vadd_u64\"\n  - \"armintr/_arm_usat\"\n  - \"arm_neon/vcvtq_n_u32_f32\"\n  - \"arm_neon/vaddq_s8\"\n  - \"arm_neon/vrsraq_n_u16\"\n  - \"arm_neon/vqabs_s16\"\n  - \"arm_neon/vsra_n_s8\"\n  - \"arm_neon/vsra_n_s16\"\n  - \"arm_neon/vqshlq_n_u8\"\n  - \"arm_neon/vpadal_s8\"\n  - \"arm_neon/vmlal_n_u16\"\n  - \"armintr/_CopyDoubleFromInt64\"\n  - \"arm_neon/vaddw_u8\"\n  - \"arm_neon/vmulq_n_s32\"\n  - \"arm_neon/vqaddq_s32\"\n  - \"arm_neon/vmla_lane_f32\"\n  - \"arm_neon/vmlaq_lane_s32\"\n  - \"arm_neon/vld1q_dup_u64\"\n  - \"arm_neon/uint16x8_t\"\n  - \"arm_neon/vld2_s32\"\n  - \"arm_neon/vcltq_f32\"\n  - \"arm_neon/vst4q_f32\"\n  - \"arm_neon/vsri_n_u16\"\n  - \"arm_neon/vshlq_s32\"\n  - \"arm_neon/vgetq_lane_u32\"\n  - \"arm_neon/vld1q_dup_f16\"\n  - \"arm_neon/vrev64q_s16\"\n  - \"arm_neon/vrshrq_n_u32\"\n  - \"arm_neon/vld2q_s32\"\n  - \"arm_neon/vcgtq_s8\"\n  - \"arm_neon/vsubhn_u64\"\n  - \"arm_neon/vmls_n_s32\"\n  - \"armintr/_arm_smmlar\"\n  - \"arm_neon/vld3_dup_u8\"\n  - \"arm_neon/vld3q_lane_p16\"\n  - \"arm_neon/vld2_dup_s64\"\n  - \"arm_neon/vqabs_s32\"\n  - \"arm_neon/vqaddq_u8\"\n  - \"arm_neon/vminq_u32\"\n  - \"arm_neon/vpaddl_u16\"\n  - \"arm_neon/vaba_s16\"\n  - \"arm_neon/vmul_u32\"\n  - \"arm_neon/vst1_lane_u16\"\n  - \"arm_neon/vcreate_f32\"\n  - \"arm_neon/vcvt_f16_f32\"\n  - \"arm_neon/vset_lane_s32\"\n  - \"arm_neon/vshl_s8\"\n  - \"arm_neon/vcgt_s16\"\n  - \"arm_neon/vtrn_f32\"\n  - \"arm_neon/vget_high_s64\"\n  - \"arm_neon/vld3_dup_p8\"\n  - \"arm_neon/vcreate_u64\"\n  - \"arm_neon/vext_u64\"\n  - \"arm_neon/vld1q_dup_s16\"\n  - \"arm_neon/vget_lane_s16\"\n  - \"arm_neon/vqdmlal_s16\"\n  - \"arm_neon/vld2_p16\"\n  - \"arm_neon/vld4_u16\"\n  - \"armintr/_arm_smlalbb\"\n  - \"arm_neon/vrev64_u8\"\n  - \"arm_neon/vbslq_s64\"\n  - \"arm_neon/vsubw_u16\"\n  - \"arm_neon/vrsubhn_u32\"\n  - \"arm_neon/vabdq_u8\"\n  - \"arm_neon/vmls_n_u32\"\n  - \"arm_neon/vshr_n_s32\"\n  - \"arm_neon/vmulq_n_u32\"\n  - \"arm_neon/vst3_p16\"\n  - \"arm_neon/vrev32_u16\"\n  - \"arm_neon/int8x8x3_t\"\n  - \"arm_neon/vst2q_lane_u32\"\n  - \"arm_neon/vextq_p16\"\n  - \"arm_neon/vtrnq_f32\"\n  - \"armintr/_arm_smultt\"\n  - \"arm_neon/vqneg_s8\"\n  - \"arm_neon/vmlsq_lane_s32\"\n  - \"arm_neon/vmov_n_p16\"\n  - \"arm_neon/vraddhn_u64\"\n  - \"arm_neon/vrhadd_u32\"\n  - \"arm_neon/vrev64_u32\"\n  - \"arm_neon/vrshrn_n_s32\"\n  - \"arm_neon/vld4q_f32\"\n  - \"arm_neon/vst2_s8\"\n  - \"arm_neon/vrsqrteq_f32\"\n  - \"arm_neon/uint16x4_t\"\n  - \"arm_neon/vget_low_s8\"\n  - \"arm_neon/vst2_lane_u32\"\n  - \"arm_neon/vhsub_s32\"\n  - \"arm_neon/vqdmull_lane_s32\"\n  - \"armintr/_arm_smulwb\"\n  - \"arm_neon/vmlsl_u8\"\n  - \"arm_neon/vdup_lane_s16\"\n  - \"arm_neon/vtbx4_s8\"\n  - \"arm_neon/vld4q_lane_u16\"\n  - \"arm_neon/vget_high_u8\"\n  - \"arm_neon/vclzq_s32\"\n  - \"arm_neon/vld1q_dup_f32\"\n  - \"arm_neon/vtrn_u8\"\n  - \"arm_neon/vqabsq_s8\"\n  - \"arm_neon/vdup_lane_f32\"\n  - \"arm_neon/vqrdmulh_s16\"\n  - \"arm_neon/vst4_u32\"\n  - \"arm_neon/vdup_lane_u32\"\n  - \"arm_neon/vst4_u8\"\n  - \"arm_neon/vmovq_n_s32\"\n  - \"arm_neon/vld2_lane_s8\"\n  - \"arm_neon/vld3_u32\"\n  - \"arm_neon/vsubl_u16\"\n  - \"arm_neon/vqshlu_n_s8\"\n  - \"arm_neon/float32x4_t\"\n  - \"arm_neon/vqshl_n_s32\"\n  - \"arm_neon/float32x2x3_t\"\n  - \"armintr/__hvc\"\n  - \"arm_neon/vst1q_lane_f16\"\n  - \"arm_neon/vmvnq_s16\"\n  - \"arm_neon/vst3q_lane_f32\"\n  - \"arm_neon/vld1q_dup_u8\"\n  - \"arm_neon/vmlsq_s16\"\n  - \"arm_neon/vget_lane_u8\"\n  - \"arm_neon/vld1_lane_s32\"\n  - \"arm_neon/vst4q_s16\"\n  - \"armintr/_arm_qsub8\"\n  - \"arm_neon/vorrq_s32\"\n  - \"arm_neon/vsriq_n_s8\"\n  - \"arm_neon/vqshrn_n_u64\"\n  - \"arm_neon/vdup_n_s32\"\n  - \"armintr/_arm_uhsub8\"\n  - \"arm_neon/vld3_lane_s32\"\n  - \"arm_neon/vbsl_s64\"\n  - \"arm_neon/vld1_dup_f16\"\n  - \"arm_neon/vsli_n_u64\"\n  - \"arm_neon/vraddhn_u32\"\n  - \"arm_neon/vsub_u16\"\n  - \"arm_neon/vcltq_u32\"\n  - \"arm_neon/vminq_f32\"\n  - \"arm_neon/vshl_n_s64\"\n  - \"arm_neon/vld4_u32\"\n  - \"arm_neon/vld1_u32\"\n  - \"arm_neon/vaddhn_u16\"\n  - \"arm_neon/vcvtq_n_f32_s32\"\n  - \"arm_neon/vorn_u64\"\n  - \"arm_neon/vsubhn_u16\"\n  - \"arm_neon/int64x1_t\"\n  - \"arm_neon/vst1q_lane_s8\"\n  - \"arm_neon/vld1q_dup_s32\"\n  - \"arm_neon/vrev32_p8\"\n  - \"arm_neon/vst3q_lane_p16\"\n  - \"arm_neon/vrecpeq_f32\"\n  - \"arm_neon/int8x8x4_t\"\n  - \"arm_neon/vshr_n_u32\"\n  - \"arm_neon/vdupq_lane_s64\"\n  - \"arm_neon/vpaddlq_s8\"\n  - \"arm_neon/vqshl_n_u32\"\n  - \"arm_neon/vmul_u8\"\n  - \"arm_neon/vtbx2_u8\"\n  - \"arm_neon/vshr_n_u64\"\n  - \"arm_neon/vqrshlq_s16\"\n  - \"arm_neon/vst3_lane_u16\"\n  - \"arm_neon/vqsub_u8\"\n  - \"arm_neon/vrsra_n_s16\"\n  - \"arm_neon/vaba_s32\"\n  - \"arm_neon/vsri_n_u64\"\n  - \"arm_neon/vst3q_lane_u32\"\n  - \"arm_neon/vmlsq_n_u32\"\n  - \"arm_neon/poly8x16_t\"\n  - \"arm_neon/vld2_u8\"\n  - \"armintr/_arm_smmulr\"\n  - \"arm_neon/vtst_s16\"\n  - \"armintr/_arm_smmls\"\n  - \"arm_neon/vqdmulh_s16\"\n  - \"arm_neon/vtrnq_u8\"\n  - \"arm_neon/vset_lane_p8\"\n  - \"arm_neon/vmlsl_u16\"\n  - \"arm_neon/vshrn_n_u16\"\n  - \"arm_neon/vld1_dup_p8\"\n  - \"arm_neon/vrev16q_s8\"\n  - \"arm_neon/vmov_n_s8\"\n  - \"arm_neon/vld1_u64\"\n  - \"arm_neon/vpmin_f32\"\n  - \"arm_neon/vmla_n_u16\"\n  - \"arm_neon/vst1_f16\"\n  - \"arm_neon/vqdmlsl_s16\"\n  - \"arm_neon/vmin_u32\"\n  - \"armintr/_arm_qsub16\"\n  - \"arm_neon/vcage_f32\"\n  - \"arm_neon/vornq_u32\"\n  - \"arm_neon/vpadd_s16\"\n  - \"arm_neon/vld1_u8\"\n  - \"arm_neon/vhsubq_s16\"\n  - \"arm_neon/vld1_dup_u32\"\n  - \"arm_neon/vld4_u64\"\n  - \"armintr/_MulHigh\"\n  - \"arm_neon/vmaxq_u8\"\n  - \"arm_neon/vget_lane_u16\"\n  - \"arm_neon/vld2q_u8\"\n  - \"arm_neon/vld1q_dup_p16\"\n  - \"arm_neon/vsraq_n_u8\"\n  - \"arm_neon/vqdmlsl_n_s32\"\n  - \"arm_neon/vst1_s16\"\n  - \"arm_neon/vst1q_s32\"\n  - \"arm_neon/vmaxq_f32\"\n  - \"arm_neon/vqdmulh_lane_s16\"\n  - \"armintr/__isb\"\n  - \"arm_neon/vuzpq_p16\"\n  - \"arm_neon/vmls_lane_s16\"\n  - \"arm_neon/vtbl4_s8\"\n  - \"arm_neon/vst1_lane_p8\"\n  - \"arm_neon/vsubw_s8\"\n  - \"arm_neon/vmin_u8\"\n  - \"arm_neon/vzip_u16\"\n  - \"arm_neon/vld4q_u16\"\n  - \"arm_neon/vshrn_n_s32\"\n  - \"arm_neon/vpadal_u16\"\n  - \"arm_neon/vorrq_s8\"\n  - \"arm_neon/vrshlq_u64\"\n  - \"arm_neon/vst3_lane_s32\"\n  - \"arm_neon/vqshluq_n_s32\"\n  - \"armintr/_arm_shsub16\"\n  - \"arm_neon/vst1_u32\"\n  - \"arm_neon/vrhadd_s16\"\n  - \"arm_neon/vzipq_s32\"\n  - \"arm_neon/vshrq_n_u16\"\n  - \"arm_neon/vcls_s32\"\n  - \"arm_neon/vceq_s8\"\n  - \"arm_neon/vld2q_lane_f16\"\n  - \"arm_neon/vst4q_u8\"\n  - \"arm_neon/vraddhn_u16\"\n  - \"arm_neon/vget_lane_u64\"\n  - \"armintr/_arm_smlsld\"\n  - \"arm_neon/vld3_u64\"\n  - \"arm_neon/vld1_lane_s16\"\n  - \"arm_neon/vabd_f32\"\n  - \"arm_neon/vdupq_n_u16\"\n  - \"armintr/__iso_volatile_store64\"\n  - \"arm_neon/vqsubq_u8\"\n  - \"arm_neon/poly16x8x3_t\"\n  - \"arm_neon/vcltq_s32\"\n  - \"arm_neon/vqnegq_s16\"\n  - \"arm_neon/vqsub_u16\"\n  - \"arm_neon/vaddq_s32\"\n  - \"arm_neon/vqshl_n_s64\"\n  - \"arm_neon/vabdl_s8\"\n  - \"arm_neon/vclsq_s16\"\n  - \"arm_neon/vpaddl_u8\"\n  - \"arm_neon/vmlsq_n_u16\"\n  - \"armintr/_arm_uqadd8\"\n  - \"arm_neon/vhsub_u32\"\n  - \"arm_neon/vset_lane_s16\"\n  - \"arm_neon/vsubl_u32\"\n  - \"arm_neon/vld3_lane_f32\"\n  - \"arm_neon/vcle_s16\"\n  - \"arm_neon/vmovl_u32\"\n  - \"arm_neon/vst3_lane_f16\"\n  - \"arm_neon/vcaltq_f32\"\n  - \"arm_neon/vsubq_s32\"\n  - \"arm_neon/vand_s64\"\n  - \"arm_neon/vst2_u8\"\n  - \"arm_neon/vcombine_p8\"\n  - \"arm_neon/vqdmlal_s32\"\n  - \"arm_neon/vsub_s32\"\n  - \"armintr/_arm_uxtab16\"\n  - \"arm_neon/vmlsq_n_f32\"\n  - \"armintr/_arm_qdsub\"\n  - \"arm_neon/vhaddq_u32\"\n  - \"arm_neon/vhsubq_u16\"\n  - \"arm_neon/vmlsq_lane_u16\"\n  - \"arm_neon/vst4_s64\"\n  - \"armintr/_CountLeadingOnes\"\n  - \"armintr/_arm_smlabt\"\n  - \"arm_neon/vcombine_s32\"\n  - \"arm_neon/vld4_lane_f16\"\n  - \"arm_neon/vadd_s64\"\n  - \"arm_neon/vorrq_u32\"\n  - \"armintr/__sev\"\n  - \"arm_neon/vdupq_lane_s32\"\n  - \"arm_neon/vrecpsq_f32\"\n  - \"arm_neon/vbicq_u16\"\n  - \"arm_neon/vld1_lane_p16\"\n  - \"arm_neon/vrshr_n_u32\"\n  - \"arm_neon/vcgeq_s32\"\n  - \"arm_neon/vld4_dup_s16\"\n  - \"arm_neon/vld1q_p8\"\n  - \"arm_neon/vrshlq_u16\"\n  - \"arm_neon/vmlaq_lane_u32\"\n  - \"arm_neon/vsub_s64\"\n  - \"arm_neon/vcreate_u16\"\n  - \"arm_neon/vget_lane_s32\"\n  - \"arm_neon/vuzp_f32\"\n  - \"arm_neon/vld2_lane_p8\"\n  - \"arm_neon/vuzp_u16\"\n  - \"arm_neon/vorrq_s16\"\n  - \"armintr/_arm_smlaltb\"\n  - \"arm_neon/vrshrn_n_s16\"\n  - \"arm_neon/vabd_s8\"\n  - \"arm_neon/vnegq_s8\"\n  - \"arm_neon/vst4q_u16\"\n  - \"arm_neon/vst1q_lane_s32\"\n  - \"arm_neon/vst1_lane_s32\"\n  - \"arm_neon/vmla_u16\"\n  - \"arm_neon/vmls_lane_s32\"\n  - \"arm_neon/vtst_s8\"\n  - \"arm_neon/vcgeq_s8\"\n  - \"arm_neon/poly8x8x4_t\"\n  - \"arm_neon/vqsub_s64\"\n  - \"armintr/_arm_uqasx\"\n  - \"arm_neon/vld1_lane_u64\"\n  - \"arm_neon/vminq_s16\"\n  - \"arm_neon/vmulq_u32\"\n  - \"arm_neon/vqrshlq_u8\"\n  - \"arm_neon/vdupq_n_p16\"\n  - \"arm_neon/vld4_dup_f16\"\n  - \"arm_neon/vcls_s16\"\n  - \"arm_neon/vmov_n_u64\"\n  - \"arm_neon/vmla_s32\"\n  - \"arm_neon/vrshl_s16\"\n  - \"arm_neon/vcalt_f32\"\n  - \"arm_neon/int64x2x3_t\"\n  - \"arm_neon/vsub_u8\"\n  - \"arm_neon/vzipq_u8\"\n  - \"arm_neon/vrshrn_n_u64\"\n  - \"arm_neon/vrshlq_s32\"\n  - \"arm_neon/vorr_s64\"\n  - \"arm_neon/vqrshl_s16\"\n  - \"arm_neon/vceqq_u16\"\n  - \"arm_neon/vmulq_n_u16\"\n  - \"arm_neon/vmlaq_u8\"\n  - \"arm_neon/vsri_n_s64\"\n  - \"arm_neon/vld3q_u8\"\n  - \"arm_neon/vld1_dup_s16\"\n  - \"arm_neon/vld1q_s32\"\n  - \"arm_neon/vsri_n_s16\"\n  - \"arm_neon/vshlq_u8\"\n  - \"arm_neon/vsli_n_s64\"\n  - \"arm_neon/vmull_lane_u32\"\n  - \"arm_neon/vshl_s64\"\n  - \"arm_neon/vcreate_s16\"\n  - \"arm_neon/uint8x8x4_t\"\n  - \"arm_neon/vqshrn_n_s32\"\n  - \"arm_neon/vqshlq_u32\"\n  - \"arm_neon/vmlal_n_u32\"\n  - \"arm_neon/vtrnq_s16\"\n  - \"arm_neon/vshr_n_s64\"\n  - \"arm_neon/vst2_u16\"\n  - \"arm_neon/vtrn_s32\"\n  - \"arm_neon/vsubhn_u32\"\n  - \"arm_neon/vbicq_s16\"\n  - \"arm_neon/vsetq_lane_s8\"\n  - \"arm_neon/vrsubhn_s16\"\n  - \"arm_neon/vhsub_u8\"\n  - \"arm_neon/vcleq_s32\"\n  - \"arm_neon/vld4_dup_s8\"\n  - \"arm_neon/vmull_u32\"\n  - \"arm_neon/vrshr_n_s16\"\n  - \"arm_neon/vst1q_lane_s16\"\n  - \"arm_neon/vmlsq_lane_u32\"\n  - \"arm_neon/vnegq_f32\"\n  - \"arm_neon/vmin_s8\"\n  - \"arm_neon/vrev16_p8\"\n  - \"arm_neon/vbic_u8\"\n  - \"arm_neon/vclzq_u16\"\n  - \"arm_neon/vcge_u32\"\n  - \"arm_neon/vget_high_u64\"\n  - \"arm_neon/vabsq_s8\"\n  - \"arm_neon/vhaddq_u16\"\n  - \"arm_neon/vsraq_n_s64\"\n  - \"arm_neon/vld2_u32\"\n  - \"arm_neon/vld2_lane_f32\"\n  - \"arm_neon/vqrshrn_n_u32\"\n  - \"arm_neon/vbslq_s8\"\n  - \"armintr/_CountLeadingZeros64\"\n  - \"arm_neon/vbicq_u8\"\n  - \"arm_neon/vdup_lane_s8\"\n  - \"arm_neon/vpadd_s32\"\n  - \"arm_neon/vld3q_lane_f16\"\n  - \"arm_neon/vaba_u8\"\n  - \"arm_neon/vqshlq_u16\"\n  - \"arm_neon/vst1q_u8\"\n  - \"arm_neon/vst4q_lane_f16\"\n  - \"arm_neon/vshl_n_u16\"\n  - \"armintr/_arm_smladx\"\n  - \"arm_neon/vmla_lane_s16\"\n  - \"arm_neon/vornq_u8\"\n  - \"arm_neon/vqneg_s32\"\n  - \"arm_neon/vadd_s8\"\n  - \"arm_neon/vcle_u32\"\n  - \"arm_neon/vclzq_u8\"\n  - \"arm_neon/vtbx1_u8\"\n  - \"armintr/_CountLeadingOnes64\"\n  - \"armintr/__dsb\"\n  - \"arm_neon/vaddq_u32\"\n  - \"arm_neon/vclsq_s8\"\n  - \"arm_neon/vdup_n_s64\"\n  - \"arm_neon/vmax_s16\"\n  - \"arm_neon/vst2q_u32\"\n  - \"arm_neon/vsetq_lane_s64\"\n  - \"arm_neon/vtst_p8\"\n  - \"arm_neon/vabs_s8\"\n  - \"arm_neon/vqshl_n_s16\"\n  - \"arm_neon/vqrshrn_n_u64\"\n  - \"arm_neon/vaddw_s8\"\n  - \"armintr/_arm_uhadd16\"\n  - \"arm_neon/vsriq_n_p16\"\n  - \"arm_neon/vld4_lane_u32\"\n  - \"arm_neon/vneg_f32\"\n  - \"armintr/_MoveToCoprocessor\"\n  - \"arm_neon/vmvnq_s8\"\n  - \"arm_neon/vld1q_lane_p8\"\n  - \"arm_neon/uint32x2x3_t\"\n  - \"arm_neon/vrshrn_n_u16\"\n  - \"arm_neon/vld3_f16\"\n  - \"arm_neon/vsriq_n_s16\"\n  - \"arm_neon/vshlq_n_s16\"\n  - \"arm_neon/vabal_u8\"\n  - \"arm_neon/vqshluq_n_s16\"\n  - \"arm_neon/vst2_lane_u16\"\n  - \"arm_neon/vbic_s16\"\n  - \"arm_neon/vqshl_n_u64\"\n  - \"arm_neon/vcagt_f32\"\n  - \"arm_neon/vpadalq_s8\"\n  - \"arm_neon/vclz_s32\"\n  - \"arm_neon/vld1_lane_s64\"\n  - \"arm_neon/vget_high_p8\"\n  - \"arm_neon/uint64x1_t\"\n  - \"arm_neon/vextq_s16\"\n  - \"arm_neon/vpadd_s8\"\n  - \"arm_neon/vrsubhn_u64\"\n  - \"arm_neon/vst3q_f16\"\n  - \"arm_neon/vdupq_lane_u16\"\n  - \"arm_neon/vrshrq_n_u64\"\n  - \"arm_neon/vmovq_n_f32\"\n  - \"arm_neon/vld1q_dup_u16\"\n  - \"arm_neon/vshr_n_u16\"\n  - \"arm_neon/uint32x2_t\"\n  - \"armintr/_arm_umull\"\n  - \"arm_neon/vtrnq_u16\"\n  - \"arm_neon/vsetq_lane_u32\"\n  - \"arm_neon/vneg_s8\"\n  - \"arm_neon/vsetq_lane_u8\"\n  - \"arm_neon/vst2q_lane_s16\"\n  - \"arm_neon/vqmovun_s32\"\n  - \"armintr/_arm_usad8\"\n  - \"armintr/_arm_pkhbt\"\n  - \"arm_neon/uint16x4x3_t\"\n  - \"arm_neon/vsra_n_s32\"\n  - \"arm_neon/vqmovun_s64\"\n  - \"arm_neon/vld1q_dup_s8\"\n  - \"arm_neon/vaddhn_s32\"\n  - \"arm_neon/vpmax_f32\"\n  - \"arm_neon/vpadd_u32\"\n  - \"arm_neon/vhsubq_u32\"\n  - \"arm_neon/vqrshrun_n_s32\"\n  - \"arm_neon/vadd_s32\"\n  - \"arm_neon/vclt_s8\"\n  - \"arm_neon/vorrq_s64\"\n  - \"arm_neon/vst4q_f16\"\n  - \"arm_neon/vst1_s32\"\n  - \"arm_neon/vceq_p8\"\n  - \"arm_neon/vsubw_s16\"\n  - \"arm_neon/vgetq_lane_u64\"\n  - \"arm_neon/vmla_n_u32\"\n  - \"arm_neon/vcvtq_f32_s32\"\n  - \"arm_neon/vld1q_u32\"\n  - \"arm_neon/vmax_f32\"\n  - \"armintr/_isunorderedf\"\n  - \"arm_neon/vrshl_u8\"\n  - \"arm_neon/vld4_dup_s64\"\n  - \"arm_neon/vqaddq_u16\"\n  - \"arm_neon/vld4q_lane_f16\"\n  - \"arm_neon/vceqq_p8\"\n  - \"arm_neon/vsubw_u8\"\n  - \"arm_neon/vqmovn_u16\"\n  - \"armintr/_arm_smlsldx\"\n  - \"arm_neon/vcreate_p8\"\n  - \"arm_neon/vqdmull_n_s32\"\n  - \"arm_neon/uint64x2_t\"\n  - \"arm_neon/vmls_s32\"\n  - \"arm_neon/vst3q_f32\"\n  - \"armintr/_arm_bfi\"\n  - \"armintr/_arm_qadd16\"\n  - \"arm_neon/vrshlq_s8\"\n  - \"arm_neon/vget_lane_p16\"\n  - \"arm_neon/vld2_p8\"\n  - \"arm_neon/vld3_lane_u32\"\n  - \"armintr/_MoveFromCoprocessor2\"\n  - \"arm_neon/vqshl_u8\"\n  - \"arm_neon/poly8_t\"\n  - \"arm_neon/vhadd_u16\"\n  - \"arm_neon/vmla_lane_u16\"\n  - \"arm_neon/vshrq_n_u8\"\n  - \"arm_neon/vuzpq_f32\"\n  - \"arm_neon/vmls_lane_f32\"\n  - \"arm_neon/vqneg_s16\"\n  - \"arm_neon/vtrn_p16\"\n  - \"arm_neon/vshrn_n_u32\"\n  - \"arm_neon/vaddhn_u64\"\n  - \"arm_neon/vabal_u32\"\n  - \"arm_neon/vld1q_lane_u32\"\n  - \"arm_neon/vrsraq_n_s32\"\n  - \"arm_neon/vandq_u64\"\n  - \"arm_neon/vqdmull_s32\"\n  - \"arm_neon/vext_s16\"\n  - \"arm_neon/vaddw_s16\"\n  - \"arm_neon/vrev64q_p8\"\n  - \"arm_neon/uint8x8x3_t\"\n  - \"arm_neon/vzip_f32\"\n  - \"armintr/_arm_ssub8\"\n  - \"arm_neon/uint16x4x4_t\"\n  - \"armintr/__swi\"\n  - \"armintr/_arm_smlatb\"\n  - \"arm_neon/vrhaddq_s8\"\n  - \"arm_neon/vpmax_s32\"\n  - \"arm_neon/vqshl_s64\"\n  - \"arm_neon/vrev16q_p8\"\n  - \"arm_neon/vqmovn_u32\"\n  - \"arm_neon/vld1q_f16\"\n  - \"arm_neon/vornq_u64\"\n  - \"arm_neon/vqshlq_n_s16\"\n  - \"arm_neon/vld1_f16\"\n  - \"armintr/_arm_smmlsr\"\n  - \"arm_neon/vshlq_s16\"\n  - \"arm_neon/vsubhn_s16\"\n  - \"arm_neon/vmulq_p8\"\n  - \"arm_neon/vdupq_lane_f32\"\n  - \"armintr/_arm_shadd16\"\n  - \"arm_neon/vornq_s16\"\n  - \"arm_neon/vst1q_lane_u8\"\n  - \"arm_neon/vcaleq_f32\"\n  - \"arm_neon/vst3q_lane_f16\"\n  - \"armintr/_arm_sdiv\"\n  - \"arm_neon/vld2_u16\"\n  - \"arm_neon/vdup_lane_u16\"\n  - \"arm_neon/vst4q_lane_f32\"\n  - \"arm_neon/vdup_n_f32\"\n  - \"arm_neon/vsubq_u8\"\n  - \"arm_neon/vset_lane_p16\"\n  - \"arm_neon/vrsqrte_f32\"\n  - \"arm_neon/vsubl_u8\"\n  - \"arm_neon/vld3q_lane_f32\"\n  - \"arm_neon/vqnegq_s8\"\n  - \"arm_neon/vqmovn_s16\"\n  - \"arm_neon/int16x8x3_t\"\n  - \"arm_neon/veorq_u16\"\n  - \"arm_neon/vqdmulh_n_s16\"\n  - \"arm_neon/vhaddq_u8\"\n  - \"arm_neon/vpadal_u8\"\n  - \"arm_neon/vst2q_s16\"\n  - \"arm_neon/poly16x8x4_t\"\n  - \"arm_neon/int64x2_t\"\n  - \"arm_neon/vmull_s32\"\n  - \"arm_neon/vld4_lane_s32\"\n  - \"arm_neon/vst4q_p8\"\n  - \"arm_neon/vmlal_lane_u16\"\n  - \"arm_neon/vclz_u32\"\n  - \"arm_neon/vsliq_n_s8\"\n  - \"arm_neon/vmls_n_f32\"\n  - \"arm_neon/vmlsl_lane_s16\"\n  - \"arm_neon/vst4q_u32\"\n  - \"arm_neon/vld1q_lane_s16\"\n  - \"arm_neon/vst1q_f32\"\n  - \"arm_neon/vrshr_n_u8\"\n  - \"arm_neon/vst1q_s64\"\n  - \"arm_neon/vbslq_u32\"\n  - \"arm_neon/vset_lane_s8\"\n  - \"arm_neon/vdupq_lane_p16\"\n  - \"arm_neon/vtstq_s16\"\n  - \"arm_neon/vshl_n_s8\"\n  - \"arm_neon/vqrdmulhq_n_s16\"\n  - \"arm_neon/vget_high_f16\"\n  - \"arm_neon/vst4_lane_u32\"\n  - \"arm_neon/vraddhn_s16\"\n  - \"arm_neon/vmlsl_lane_s32\"\n  - \"arm_neon/vld3q_s32\"\n  - \"arm_neon/vsriq_n_u64\"\n  - \"arm_neon/vld4_dup_u8\"\n  - \"arm_neon/vld4q_s8\"\n  - \"arm_neon/vqmovn_s64\"\n  - \"arm_neon/vrev32q_p8\"\n  - \"arm_neon/vsliq_n_p8\"\n  - \"arm_neon/vzipq_s16\"\n  - \"arm_neon/vgetq_lane_s64\"\n  - \"arm_neon/vst4_p16\"\n  - \"arm_neon/vsubq_u16\"\n  - \"arm_neon/vrev64_s32\"\n  - \"armintr/_arm_uhadd8\"\n  - \"arm_neon/vornq_u16\"\n  - \"arm_neon/vst4_lane_s8\"\n  - \"arm_neon/vabd_s32\"\n  - \"arm_neon/vqrdmulhq_s16\"\n  - \"arm_neon/vqshlq_s32\"\n  - \"arm_neon/int64x2x4_t\"\n  - \"arm_neon/vset_lane_u16\"\n  - \"arm_neon/vrsra_n_s32\"\n  - \"arm_neon/vabdl_u16\"\n  - \"arm_neon/vsliq_n_s32\"\ndev_langs: \n  - \"C++\"\nhelpviewer_keywords: \n  - \"cl.exe compiler, intrinsics\"\n  - \"intrinsics, ARM\"\nms.assetid: d3d7dadd-7bd5-4508-8bff-371a66913e20\ncaps.latest.revision: 15\nauthor: \"corob-msft\"\nms.author: \"corob\"\nmanager: \"ghogen\"\ntranslation.priority.ht: \n  - \"cs-cz\"\n  - \"de-de\"\n  - \"es-es\"\n  - \"fr-fr\"\n  - \"it-it\"\n  - \"ja-jp\"\n  - \"ko-kr\"\n  - \"pl-pl\"\n  - \"pt-br\"\n  - \"ru-ru\"\n  - \"tr-tr\"\n  - \"zh-cn\"\n  - \"zh-tw\"\n---\n# ARM Intrinsics\nThe Visual C++ compiler makes the following intrinsics available on the ARM architecture. For more information about ARM, see the [ARM Architecture Reference Manuals](http://go.microsoft.com/fwlink/p/?LinkId=522049) and [ARM Assembler Tools Guide](http://go.microsoft.com/fwlink/p/?LinkId=246102) on the ARM Infocenter website.  \n  \n##  <a name=\"top\"></a> NEON  \n The NEON vector instruction set extensions for ARM provide Single Instruction Multiple Data (SIMD) capabilities that resemble those in the MMX and SSE vector instruction sets that are common to x86 and x64 architecture processors.  \n  \n NEON intrinsics are supported, as provided in the header file `arm_neon.h`. The Visual C++ compiler support for NEON intrinsics resembles that of the ARM compiler, which is documented in Appendix G of the [ARM Compiler toolchain, Version 4.1 Compiler Reference](http://go.microsoft.com/fwlink/p/?LinkId=251083) on the ARM Infocenter website.  \n  \n The primary difference between the Visual C++ compiler and the ARM compiler is that the Visual C++ compiler adds `_ex` variants of the `vldX` and `vstX` vector load and store instructions. The `_ex` variants take an additional parameter that specifies the alignment of the pointer argument but are otherwise identical to their non-`_ex` counterparts.  \n  \n##  <a name=\"A\"></a> ARM-specific Intrinsics Listing  \n  \n|Function Name|Instruction|Function Prototype|  \n|-------------------|-----------------|------------------------|  \n|_arm_smlal|SMLAL|__int64 _arm_smlal(\\__int64 _RdHiLo, int _Rn, int _Rm)|  \n|_arm_umlal|UMLAL|unsigned __int64 _arm_umlal(unsigned \\__int64 _RdHiLo, unsigned int _Rn, unsigned int _Rm)|  \n|_arm_clz|CLZ|unsigned int _arm_clz(unsigned int _Rm)|  \n|_arm_qadd|QADD|int _arm_qadd(int _Rm, int _Rn)|  \n|_arm_qdadd|QDADD|int _arm_qdadd(int _Rm, int _Rn)|  \n|_arm_qdsub|QDSUB|int _arm_qdsub(int _Rm, int _Rn)|  \n|_arm_qsub|QSUB|int _arm_qsub(int _Rm, int _Rn)|  \n|_arm_smlabb|SMLABB|int _arm_smlabb(int _Rn, int _Rm, int _Ra)|  \n|_arm_smlabt|SMLABT|int _arm_smlabt(int _Rn, int _Rm, int _Ra)|  \n|_arm_smlatb|SMLATB|int _arm_smlatb(int _Rn, int _Rm, int _Ra)|  \n|_arm_smlatt|SMLATT|int _arm_smlatt(int _Rn, int _Rm, int _Ra)|  \n|_arm_smlalbb|SMLALBB|__int64 _arm_smlalbb(\\__int64 _RdHiLo, int _Rn, int _Rm)|  \n|_arm_smlalbt|SMLALBT|__int64 _arm_smlalbt(\\__int64 _RdHiLo, int _Rn, int _Rm)|  \n|_arm_smlaltb|SMLALTB|__int64 _arm_smlaltb(\\__int64 _RdHiLo, int _Rn, int _Rm)|  \n|_arm_smlaltt|SMLALTT|__int64 _arm_smlaltt(\\__int64 _RdHiLo, int _Rn, int _Rm)|  \n|_arm_smlawb|SMLAWB|int _arm_smlawb(int _Rn, int _Rm, int _Ra)|  \n|_arm_smlawt|SMLAWT|int _arm_smlawt(int _Rn, int _Rm, int _Ra)|  \n|_arm_smulbb|SMULBB|int _arm_smulbb(int _Rn, int _Rm)|  \n|_arm_smulbt|SMULBT|int _arm_smulbt(int _Rn, int _Rm)|  \n|_arm_smultb|SMULTB|int _arm_smultb(int _Rn, int _Rm)|  \n|_arm_smultt|SMULTT|int _arm_smultt(int _Rn, int _Rm)|  \n|_arm_smulwb|SMULWB|int _arm_smulwb(int _Rn, int _Rm)|  \n|_arm_smulwt|SMULWT|int _arm_smulwt(int _Rn, int _Rm)|  \n|_arm_sadd16|SADD16|int _arm_sadd16(int _Rn, int _Rm)|  \n|_arm_sadd8|SADD8|int _arm_sadd8(int _Rn, int _Rm)|  \n|_arm_sasx|SASX|int _arm_sasx(int _Rn, int _Rm)|  \n|_arm_ssax|SSAX|int _arm_ssax(int _Rn, int _Rm)|  \n|_arm_ssub16|SSUB16|int _arm_ssub16(int _Rn, int _Rm)|  \n|_arm_ssub8|SSUB8|int _arm_ssub8(int _Rn, int _Rm)|  \n|_arm_shadd16|SHADD16|int _arm_shadd16(int _Rn, int _Rm)|  \n|_arm_shadd8|SHADD8|int _arm_shadd8(int _Rn, int _Rm)|  \n|_arm_shasx|SHASX|int _arm_shasx(int _Rn, int _Rm)|  \n|_arm_shsax|SHSAX|int _arm_shsax(int _Rn, int _Rm)|  \n|_arm_shsub16|SHSUB16|int _arm_shsub16(int _Rn, int _Rm)|  \n|_arm_shsub8|SHSUB8|int _arm_shsub8(int _Rn, int _Rm)|  \n|_arm_qadd16|QADD16|int _arm_qadd16(int _Rn, int _Rm)|  \n|_arm_qadd8|QADD8|int _arm_qadd8(int _Rn, int _Rm)|  \n|_arm_qasx|QASX|int _arm_qasx(int _Rn, int _Rm)|  \n|_arm_qsax|QSAX|int _arm_qsax(int _Rn, int _Rm)|  \n|_arm_qsub16|QSUB16|int _arm_qsub16(int _Rn, int _Rm)|  \n|_arm_qsub8|QSUB8|int _arm_qsub8(int _Rn, int _Rm)|  \n|_arm_uadd16|UADD16|unsigned int _arm_uadd16(unsigned int _Rn, unsigned int _Rm)|  \n|_arm_uadd8|UADD8|unsigned int _arm_uadd8(unsigned int _Rn, unsigned int _Rm)|  \n|_arm_uasx|UASX|unsigned int _arm_uasx(unsigned int _Rn, unsigned int _Rm)|  \n|_arm_usax|USAX|unsigned int _arm_usax(unsigned int _Rn, unsigned int _Rm)|  \n|_arm_usub16|USUB16|unsigned int _arm_usub16(unsigned int _Rn, unsigned int _Rm)|  \n|_arm_usub8|USUB8|unsigned int _arm_usub8(unsigned int _Rn, unsigned int _Rm)|  \n|_arm_uhadd16|UHADD16|unsigned int _arm_uhadd16(unsigned int _Rn, unsigned int _Rm)|  \n|_arm_uhadd8|UHADD8|unsigned int _arm_uhadd8(unsigned int _Rn, unsigned int _Rm)|  \n|_arm_uhasx|UHASX|unsigned int _arm_uhasx(unsigned int _Rn, unsigned int _Rm)|  \n|_arm_uhsax|UHSAX|unsigned int _arm_uhsax(unsigned int _Rn, unsigned int _Rm)|  \n|_arm_uhsub16|UHSUB16|unsigned int _arm_uhsub16(unsigned int _Rn, unsigned int _Rm)|  \n|_arm_uhsub8|UHSUB8|unsigned int _arm_uhsub8(unsigned int _Rn, unsigned int _Rm)|  \n|_arm_uqadd16|UQADD16|unsigned int _arm_uqadd16(unsigned int _Rn, unsigned int _Rm)|  \n|_arm_uqadd8|UQADD8|unsigned int _arm_uqadd8(unsigned int _Rn, unsigned int _Rm)|  \n|_arm_uqasx|UQASX|unsigned int _arm_uqasx(unsigned int _Rn, unsigned int _Rm)|  \n|_arm_uqsax|UQSAX|unsigned int _arm_uqsax(unsigned int _Rn, unsigned int _Rm)|  \n|_arm_uqsub16|UQSUB16|unsigned int _arm_uqsub16(unsigned int _Rn, unsigned int _Rm)|  \n|_arm_uqsub8|UQSUB8|unsigned int _arm_uqsub8(unsigned int _Rn, unsigned int _Rm)|  \n|_arm_sxtab|SXTAB|int _arm_sxtab(int _Rn, int _Rm, unsigned int _Rotation)|  \n|_arm_sxtab16|SXTAB16|int _arm_sxtab16(int _Rn, int _Rm, unsigned int _Rotation)|  \n|_arm_sxtah|SXTAH|int _arm_sxtah(int _Rn, int _Rm, unsigned int _Rotation)|  \n|_arm_uxtab|UXTAB|unsigned int _arm_uxtab(unsigned int _Rn, unsigned int _Rm, unsigned int _Rotation)|  \n|_arm_uxtab16|UXTAB16|unsigned int _arm_uxta16b(unsigned int _Rn, unsigned int _Rm, unsigned int _Rotation)|  \n|_arm_uxtah|UXTAH|unsigned int _arm_uxtah(unsigned int _Rn, unsigned int _Rm, unsigned int _Rotation)|  \n|_arm_sxtb|SXTB|int _arm_sxtb(int _Rn, unsigned int _Rotation)|  \n|_arm_sxtb16|SXTB16|int _arm_sxtb16(int _Rn, unsigned int _Rotation)|  \n|_arm_sxth|SXTH|int _arm_sxth(int _Rn, unsigned int _Rotation)|  \n|_arm_uxtb|UXTB|unsigned int _arm_uxtb(unsigned int _Rn, unsigned int _Rotation)|  \n|_arm_uxtb16|UXTB16|unsigned int _arm_uxtb16(unsigned int _Rn, unsigned int _Rotation)|  \n|_arm_uxth|UXTH|unsigned int _arm_uxth(unsigned int _Rn, unsigned int _Rotation)|  \n|_arm_pkhbt|PKHBT|int _arm_pkhbt(int _Rn, int _Rm, unsigned int _Lsl_imm)|  \n|_arm_pkhtb|PKHTB|int _arm_pkhtb(int _Rn, int _Rm, unsigned int _Asr_imm)|  \n|_arm_usad8|USAD8|unsigned int _arm_usad8(unsigned int _Rn, unsigned int _Rm)|  \n|_arm_usada8|USADA8|unsigned int _arm_usada8(unsigned int _Rn, unsigned int _Rm, unsigned int _Ra)|  \n|_arm_ssat|SSAT|int _arm_ssat(unsigned int _Sat_imm, _int _Rn, _ARMINTR_SHIFT_T _Shift_type, unsigned int _Shift_imm)|  \n|_arm_usat|USAT|int _arm_usat(unsigned int _Sat_imm, _int _Rn, _ARMINTR_SHIFT_T _Shift_type, unsigned int _Shift_imm)|  \n|_arm_ssat16|SSAT16|int _arm_ssat16(unsigned int _Sat_imm, _int _Rn)|  \n|_arm_usat16|USAT16|int _arm_usat16(unsigned int _Sat_imm, _int _Rn)|  \n|_arm_rev|REV|unsigned int _arm_rev(unsigned int _Rm)|  \n|_arm_rev16|REV16|unsigned int _arm_rev16(unsigned int _Rm)|  \n|_arm_revsh|REVSH|unsigned int _arm_revsh(unsigned int _Rm)|  \n|_arm_smlad|SMLAD|int _arm_smlad(int _Rn, int _Rm, int _Ra)|  \n|_arm_smladx|SMLADX|int _arm_smladx(int _Rn, int _Rm, int _Ra)|  \n|_arm_smlsd|SMLSD|int _arm_smlsd(int _Rn, int _Rm, int _Ra)|  \n|_arm_smlsdx|SMLSDX|int _arm_smlsdx(int _Rn, int _Rm, int _Ra)|  \n|_arm_smmla|SMMLA|int _arm_smmla(int _Rn, int _Rm, int _Ra)|  \n|_arm_smmlar|SMMLAR|int _arm_smmlar(int _Rn, int _Rm, int _Ra)|  \n|_arm_smmls|SMMLS|int _arm_smmls(int _Rn, int _Rm, int _Ra)|  \n|_arm_smmlsr|SMMLSR|int _arm_smmlsr(int _Rn, int _Rm, int _Ra)|  \n|_arm_smmul|SMMUL|int _arm_smmul(int _Rn, int _Rm)|  \n|_arm_smmulr|SMMULR|int _arm_smmulr(int _Rn, int _Rm)|  \n|_arm_smlald|SMLALD|__int64 _arm_smlald(\\__int64 _RdHiLo, int _Rn, int _Rm)|  \n|_arm_smlaldx|SMLALDX|__int64 _arm_smlaldx(\\__int64 _RdHiLo, int _Rn, int _Rm)|  \n|_arm_smlsld|SMLSLD|__int64 _arm_smlsld(\\__int64 _RdHiLo, int _Rn, int _Rm)|  \n|_arm_smlsldx|SMLSLDX|__int64 _arm_smlsldx(\\__int64 _RdHiLo, int _Rn, int _Rm)|  \n|_arm_smuad|SMUAD|int _arm_smuad(int _Rn, int _Rm)|  \n|_arm_smuadx|SMUADX|int _arm_muadxs(int _Rn, int _Rm)|  \n|_arm_smusd|SMUSD|int _arm_smusd(int _Rn, int _Rm)|  \n|_arm_smusdx|SMUSDX|int _arm_smusdx(int _Rn, int _Rm)|  \n|_arm_smull|SMULL|__int64 _arm_smull(int _Rn, int _Rm)|  \n|_arm_umull|UMULL|unsigned __int64 _arm_umull(unsigned int _Rn, unsigned int _Rm)|  \n|_arm_umaal|UMAAL|unsigned __int64 _arm_umaal(unsigned int _RdLo, unsigned int _RdHi, unsigned int _Rn, unsigned int _Rm)|  \n|_arm_bfc|BFC|unsigned int _arm_bfc(unsigned int _Rd, unsigned int _Lsb, unsigned int _Width)|  \n|_arm_bfi|BFI|unsigned int _arm_bfi(unsigned int _Rd, unsigned int _Rn, unsigned int _Lsb, unsigned int _Width)|  \n|_arm_rbit|RBIT|unsigned int _arm_rbit(unsigned int _Rm)|  \n|_arm_sbfx|SBFX|int _arm_sbfx(int _Rn, unsigned int _Lsb, unsigned int _Width)|  \n|_arm_ubfx|UBFX|unsigned int _arm_ubfx(unsigned int _Rn, unsigned int _Lsb, unsigned int _Width)|  \n|_arm_sdiv|SDIV|int _arm_sdiv(int _Rn, int _Rm)|  \n|_arm_udiv|UDIV|unsigned int _arm_udiv(unsigned int _Rn, unsigned int _Rm)|  \n|__cps|CPS|void __cps(unsigned int _Ops, unsigned int _Flags, unsigned int _Mode)|  \n|__dmb|DMB|void __dmb(unsigned int `_Type`)<br /><br /> Inserts a memory barrier operation into the instruction stream. The parameter `_Type` specifies the kind of restriction that the barrier enforces.<br /><br /> For more information about the kinds of restrictions that can be enforced, see [Memory Barrier Restrictions](#BarrierRestrictions).|  \n|__dsb|DSB|void __dsb(unsigned int _Type)<br /><br /> Inserts a memory barrier operation into the instruction stream. The parameter `_Type` specifies the kind of restriction that the barrier enforces.<br /><br /> For more information about the kinds of restrictions that can be enforced, see [Memory Barrier Restrictions](#BarrierRestrictions).|  \n|__isb|ISB|void __isb(unsigned int _Type)<br /><br /> Inserts a memory barrier operation into the instruction stream. The parameter `_Type` specifies the kind of restriction that the barrier enforces.<br /><br /> For more information about the kinds of restrictions that can be enforced, see [Memory Barrier Restrictions](#BarrierRestrictions).|  \n|__emit||void __emit(unsigned \\__int32 opcode)<br /><br /> Inserts a specified instruction into the stream of instructions that is output by the compiler.<br /><br /> The value of `opcode` must be a constant expression that is known at compile time. The size of an instruction word is 16 bits and the most significant 16 bits of `opcode` are ignored.<br /><br /> The compiler makes no attempt to interpret the contents of `opcode` and does not guarantee a CPU or memory state before the inserted instruction is executed.<br /><br /> The compiler assumes that the CPU and memory states are unchanged after the inserted instruction is executed. Therefore, instructions that do change state can have a detrimental impact on normal code that is generated by the compiler.<br /><br /> For this reason, use `emit` only to insert instructions that affect a CPU state that the compiler does not normally process—for example, coprocessor state—or to implement functions that are declared by using `declspec(naked)`.|  \n|__hvc|HVC|unsigned int __hvc(unsigned int, ...)|  \n|__iso_volatile_load16||__int16 \\__iso_volatile_load16(const volatile \\__int16 *)<br /><br /> For more information, see [__iso_volatile_load/store instrinsics](#IsoVolatileLoadStore).|  \n|__iso_volatile_load32||__int32 \\__iso_volatile_load32(const volatile \\__int32 *)<br /><br /> For more information, see [__iso_volatile_load/store instrinsics](#IsoVolatileLoadStore).|  \n|__iso_volatile_load64||__int64 \\__iso_volatile_load64(const volatile \\__int64 *)<br /><br /> For more information, see [__iso_volatile_load/store instrinsics](#IsoVolatileLoadStore).|  \n|__iso_volatile_load8||__int8 \\__iso_volatile_load8(const volatile \\__int8 *)<br /><br /> For more information, see [__iso_volatile_load/store instrinsics](#IsoVolatileLoadStore).|  \n|__iso_volatile_store16||void __iso_volatile_store16(volatile \\__int16 *, \\__int16)<br /><br /> For more information, see [__iso_volatile_load/store instrinsics](#IsoVolatileLoadStore).|  \n|__iso_volatile_store32||void __iso_volatile_store32(volatile \\__int32 *, \\__int32)<br /><br /> For more information, see [__iso_volatile_load/store instrinsics](#IsoVolatileLoadStore).|  \n|__iso_volatile_store64||void __iso_volatile_store64(volatile \\__int64 *, \\__int64)<br /><br /> For more information, see [__iso_volatile_load/store instrinsics](#IsoVolatileLoadStore).|  \n|__iso_volatile_store8||void __iso_volatile_store8(volatile \\__int8 *, \\__int8)<br /><br /> For more information, see [__iso_volatile_load/store instrinsics](#IsoVolatileLoadStore).|  \n|__ldrexd|LDREXD|__int64 \\__ldrexd(const volatile \\__int64 *)|  \n|__prefetch|PLD|void __cdecl \\__prefetch(const void *)<br /><br /> Provides a `PLD` memory hint to the system that memory at or near the specified address may be accessed soon. Some systems may choose to optimize for that memory access pattern to increase runtime performance. However, from the C++ language point of view, the function has no observable effect, and may do nothing at all.|  \n|__rdpmccntr64||unsigned __int64 \\__rdpmccntr64(void)|  \n|__sev|SEV|void __sev(void)|  \n|__static_assert||void __static_assert(int, const char *)|  \n|__swi|SVC|unsigned int __swi(unsigned int, ...)|  \n|__trap|BKPT|int __trap(int, ...)|  \n|__wfe|WFE|void __wfe(void)|  \n|__wfi|WFI|void __wfi(void)|  \n|_AddSatInt|QADD|int _AddSatInt(int, int)|  \n|_CopyDoubleFromInt64||double _CopyDoubleFromInt64(\\__int64)|  \n|_CopyFloatFromInt32||float _CopyFloatFromInt32(\\__int32)|  \n|_CopyInt32FromFloat||__int32 _CopyInt32FromFloat(float)|  \n|_CopyInt64FromDouble||__int64 _CopyInt64FromDouble(double)|  \n|_CountLeadingOnes||unsigned int _CountLeadingOnes(unsigned long)|  \n|_CountLeadingOnes64||unsigned int _CountLeadingOnes64(unsigned \\__int64)|  \n|_CountLeadingSigns||unsigned int _CountLeadingSigns(long)|  \n|_CountLeadingSigns64||unsigned int _CountLeadingSigns64(\\__int64)|  \n|_CountLeadingZeros||unsigned int _CountLeadingZeros(unsigned long)|  \n|_CountLeadingZeros64||unsigned int _CountLeadingZeros64(unsigned \\__int64)|  \n|_CountOneBits||unsigned int _CountOneBits(unsigned long)|  \n|_CountOneBits64||unsigned int _CountOneBits64(unsigned \\__int64)|  \n|_DAddSatInt|QDADD|int _DAddSatInt(int, int)|  \n|_DSubSatInt|QDSUB|int _DSubSatInt(int, int)|  \n|_isunordered||int _isunordered(double, double)|  \n|_isunorderedf||int _isunorderedf(float, float)|  \n|_MoveFromCoprocessor|MRC|unsigned int _MoveFromCoprocessor(unsigned int, unsigned int, unsigned int, unsigned int, unsigned int)<br /><br /> Reads data from an ARM coprocessor by using the coprocessor data transfer instructions. For more information see [_MoveFromCoprocessor, _MoveFromCoprocessor2](#MoveFromCo).|  \n|_MoveFromCoprocessor2|MRC2|unsigned int _MoveFromCoprocessor2(unsigned int, unsigned int, unsigned int, unsigned int, unsigned int)<br /><br /> Reads data from an ARM coprocessor by using the coprocessor data transfer instructions. For more information see [_MoveFromCoprocessor, _MoveFromCoprocessor2](#MoveFromCo).|  \n|_MoveFromCoprocessor64|MRRC|unsigned __int64 _MoveFromCoprocessor64(unsigned int, unsigned int, unsigned int)<br /><br /> Reads data from an ARM coprocessor by using the coprocessor data transfer instructions. For more information see [_MoveFromCoprocessor64](#MoveFromCo64).|  \n|_MoveToCoprocessor|MCR|void _MoveToCoprocessor(unsigned int, unsigned int, unsigned int, unsigned int, unsigned int, unsigned int)<br /><br /> Reads data from an ARM coprocessor by using the coprocessor data transfer instructions. For more information see [_MoveToCoprocessor, _MoveToCoprocessor2](#MoveToCo).|  \n|_MoveToCoprocessor2|MCR2|void _MoveToCoprocessor2(unsigned int, unsigned int, unsigned int, unsigned int, unsigned int, unsigned int)<br /><br /> Reads data from an ARM coprocessor by using the coprocessor data transfer instructions. For more information see [_MoveToCoprocessor, _MoveToCoprocessor2](#MoveToCo).|  \n|_MoveToCoprocessor64|MCRR|void _MoveToCoprocessor64(unsigned \\__int64, unsigned int, unsigned int, unsigned int)<br /><br /> Reads data from an ARM coprocessor by using the coprocessor data transfer instructions. For more information see [_MoveToCoprocessor64](#MoveToCo64).|  \n|_MulHigh||long _MulHigh(long, long)|  \n|_MulUnsignedHigh||unsigned long _MulUnsignedHigh(unsigned long, unsigned long)|  \n|_ReadBankedReg|MRS|int _ReadBankedReg(int _Reg)|  \n|_ReadStatusReg|MRS|int _ReadStatusReg(int)|  \n|_SubSatInt|QSUB|int _SubSatInt(int, int)|  \n|_WriteBankedReg|MSR|void _WriteBankedReg(int _Value, int _Reg)|  \n|_WriteStatusReg|MSR|void _WriteStatusReg(int, int, int)|  \n  \n [[NEON](#top)]  \n  \n###  <a name=\"BarrierRestrictions\"></a> Memory Barrier Restrictions  \n The intrinsic functions `__dmb` (data memory barrier), `__dsb` (data synchronization barrier), and `__isb` (instruction synchronization barrier) use the following predefined values to specify the memory barrier restriction in terms of the sharing domain and kind of access that are affected by the operation.  \n  \n|Restriction Value|Description|  \n|-----------------------|-----------------|  \n|_ARM_BARRIER_SY|Full system, reads and writes.|  \n|_ARM_BARRIER_ST|Full system, writes only.|  \n|_ARM_BARRIER_ISH|Inner sharable, reads and writes.|  \n|_ARM_BARRIER_ISHST|Inner sharable, writes only.|  \n|_ARM_BARRIER_NSH|Non-sharable, reads and writes.|  \n|_ARM_BARRIER_NSHST|Non-sharable, writes only.|  \n|_ARM_BARRIER_OSH|Outer sharable, reads and writes.|  \n|_ARM_BARRIER_OSHST|Outer sharable, writes only.|  \n  \n For the `__isb` intrinsic, the only restriction that is currently valid is _ARM_BARRIER_SY; all other values are reserved by the architecture.  \n  \n###  <a name=\"IsoVolatileLoadStore\"></a> __iso_volatile_load/store instrinsics  \n These intrinsic functions explicitly perform loads and stores that are not subject to compiler optimizations.  \n  \n```  \n__int16 __iso_volatile_load16(const volatile __int16 * Location)  \n__int32 __iso_volatile_load32(const volatile __int32 * Location)  \n__int64 __iso_volatile_load64(const volatile __int64 * Location)  \n__int8 __iso_volatile_load8(const volatile __int8 * Location)  \n  \nvoid __iso_volatile_store16(volatile __int16 * Location, __int16 Value)  \nvoid __iso_volatile_store32(volatile __int32 * Location, __int32 Value)  \nvoid __iso_volatile_store64(volatile __int64 * Location, __int64 Value)  \nvoid __iso_volatile_store8(volatile __int8 * Location, __int8 Value)  \n  \n```  \n  \n **Parameters**  \n  \n `Location`  \n The address of a memory location to read from or write to.  \n  \n `Value` (store intrinsics only)  \n The value to write to the specified memory location.  \n  \n **Return Value (load intrinsics only)**  \n  \n The value of the memory location that is specified by `Location`.  \n  \n **Remarks**  \n  \n You can use the `__iso_volatile_load8/16/32/64` and `__iso_volatile_store8/16/32/64` intrinsics to explicitly perform memory accesses that are not subject to compiler optimizations. The compiler cannot remove, synthetize, or change the relative order of these operations, but it does not generate implicit hardware memory barriers. Therefore, the hardware may still reorder the observable memory accesses across multiple threads. More precisely, these intrinsics are equivalent to the following expressions as compiled under **/volatile:iso**.  \n  \n```  \n  \n      int a = __iso_volatile_load32(p);    // equivalent to: int a = *(const volatile __int32*)p;   \n__iso_volatile_store32(p, a);        // equivalent to: *(volatile __int32*)p = a;  \n```  \n  \n Notice that the intrinsics take volatile pointers to accommodate volatile variables. However, there is no requirement or recommendation to use volatile pointers as arguments; the semantics of these operations are exactly the same if a regular, non-volatile type is used.  \n  \n For more information about the **/volatile:iso** command-line argument, see [/volatile (volatile Keyword Interpretation)](../build/reference/volatile-volatile-keyword-interpretation.md).  \n  \n###  <a name=\"MoveFromCo\"></a> _MoveFromCoprocessor, _MoveFromCoprocessor2  \n These intrinsic functions read data from ARM coprocessors by using the coprocessor data transfer instructions.  \n  \n```  \nint _MoveFromCoprocessor(  \n      unsigned int coproc,  \n      unsigned int opcode1,  \n      unsigned int crn,  \n      unsigned int crm,  \n      unsigned int opcode2  \n);  \n  \nint _MoveFromCoprocessor2(  \n      unsigned int coproc,  \n      unsigned int opcode1,  \n      unsigned int crn,  \n      unsigned int crm,  \n      unsigned int opcode2  \n);  \n  \n```  \n  \n **Parameters**  \n  \n `coproc`  \n Coprocessor number in the range 0 to 15.  \n  \n `opcode1`  \n Coprocessor-specific opcode in the range 0 to 7  \n  \n `crn`  \n Coprocessor register number, in the range 0 to 15, that specifies the first operand to the instruction.  \n  \n `crm`  \n Coprocessor register number, in the range 0 to 15, that specifies an additional source or destination operand.  \n  \n `opcode2`  \n Additional coprocessor-specific opcode in the range 0 to 7.  \n  \n **Return Value**  \n  \n The value that is read from the coprocessor.  \n  \n **Remarks**  \n  \n The values of all five parameters of this intrinsic must be constant expressions that are known at compile time.  \n  \n `_MoveFromCoprocessor` uses the MRC instruction; `_MoveFromCoprocessor2` uses MRC2. The parameters correspond to bitfields that are encoded directly into the instruction word. The interpretation of the parameters is coprocessor-dependent. For more information, see the manual for the coprocessor in question.  \n  \n###  <a name=\"MoveFromCo64\"></a> _MoveFromCoprocessor64  \n Reads data from ARM coprocessors by using the coprocessor data transfer instructions.  \n  \n```  \nunsigned __int64 _MoveFromCoprocessor64(  \n      unsigned int coproc,  \n      unsigned int opcode1,  \n      unsigned int crm,  \n);  \n  \n```  \n  \n **Parameters**  \n  \n `coproc`  \n Coprocessor number in the range 0 to 15.  \n  \n `opcode1`  \n Coprocessor-specific opcode in the range 0 to 15.  \n  \n `crm`  \n Coprocessor register number, in the range 0 to 15, that specifies an additional source or destination operand.  \n  \n **Returns Value**  \n  \n The value that is read from the coprocessor.  \n  \n **Remarks**  \n  \n The values of all three parameters of this intrinsic must be constant expressions that are known at compile time.  \n  \n `_MoveFromCoprocessor64` uses the MRRC instruction. The parameters correspond to bitfields that are encoded directly into the instruction word. The interpretation of the parameters is coprocessor-dependent. For more information, see the manual for the coprocessor in question.  \n  \n###  <a name=\"MoveToCo\"></a> _MoveToCoprocessor, _MoveToCoprocessor2  \n These intrinsic functions write data to ARM coprocessors by using the coprocessor data transfer instructions.  \n  \n```  \nvoid _MoveToCoprocessor(  \n      unsigned int value,  \n      unsigned int coproc,  \n      unsigned int opcode1,  \n      unsigned int crn,  \n      unsigned int crm,  \n      unsigned int opcode2  \n);  \n  \nvoid _MoveToCoprocessor2(  \n      unsigned int value,  \n      unsigned int coproc,  \n      unsigned int opcode1,  \n      unsigned int crn,  \n      unsigned int crm,  \n      unsigned int opcode2  \n);  \n  \n```  \n  \n **Parameters**  \n  \n `value`  \n The value to be written to the coprocessor.  \n  \n `coproc`  \n Coprocessor number in the range 0 to 15.  \n  \n `opcode1`  \n Coprocessor-specific opcode in the range 0 to 7.  \n  \n `crn`  \n Coprocessor register number, in the range 0 to 15, that specifies the first operand to the instruction.  \n  \n `crm`  \n Coprocessor register number, in the range 0 to 15, that specifies an additional source or destination operand.  \n  \n `opcode2`  \n Additional coprocessor-specific opcode in the range 0 to 7.  \n  \n **Return Value**  \n  \n None.  \n  \n **Remarks**  \n  \n The values of the `coproc`, `opcode1`, `crn`, `crm`, and `opcode2` parameters of this intrinsic must be constant expressions that are known at compile time.  \n  \n `_MoveToCoprocessor` uses the MCR instruction; `_MoveToCoprocessor2` uses MCR2. The parameters correspond to bitfields that are encoded directly into the instruction word. The interpretation of the parameters is coprocessor-dependent. For more information, see the manual for the coprocessor in question.  \n  \n###  <a name=\"MoveToCo64\"></a> _MoveToCoprocessor64  \n These intrinsic functions write data to ARM coprocessors by using the coprocessor data transfer instructions.  \n  \n```  \nvoid _MoveFromCoprocessor64(  \n      unsigned __int64 value,  \n      unsigned int coproc,  \n      unsigned int opcode1,  \n      unsigned int crm,  \n);  \n  \n```  \n  \n **Parameters**  \n  \n `coproc`  \n Coprocessor number in the range 0 to 15.  \n  \n `opcode1`  \n Coprocessor-specific opcode in the range 0 to 15.  \n  \n `crm`  \n Coprocessor register number, in the range 0 to 15, that specifies an additional source or destination operand.  \n  \n **Return Value**  \n  \n None.  \n  \n **Remarks**  \n  \n The values of the `coproc`, `opcode1`, and `crm` parameters of this intrinsic must be constant expressions that are known at compile time.  \n  \n `_MoveFromCoprocessor64` uses the MCRR instruction. The parameters correspond to bitfields that are encoded directly into the instruction word. The interpretation of the parameters is coprocessor-dependent. For more information, see the manual for the coprocessor in question.  \n  \n##  <a name=\"I\"></a> ARM Support for Intrinsics from Other Architectures  \n The following table lists intrinsics from other architectures that are supported on ARM platforms. Where the behavior of an intrinsic on ARM differs from its behavior on other hardware architectures, additional details are noted.  \n  \n|Function Name|Function Prototype|  \n|-------------------|------------------------|  \n|__assume|void __assume(int)|  \n|__code_seg|void __code_seg(const char *)|  \n|__debugbreak|void __cdecl \\__debugbreak(void)|  \n|__fastfail|__declspec(noreturn) void \\__fastfail(unsigned int)|  \n|__nop|void __nop(void) **Note:**  On ARM platforms, this function generates a NOP instruction if one is implemented in the target architecture; otherwise, an alternative instruction that does not change the state of the program or CPU is generated—for example, `MOV r8, r8`. This is functionally equivalent to the \\__nop intrinsic for other hardware architectures. Because an instruction that has no effect on the state of the program or CPU might be ignored by the target architecture as an optimization, the instruction does not necessarily consume CPU cycles. Therefore, do not use the \\__nop intrinsic to manipulate the execution time of a code sequence unless you are certain about how the CPU will behave. Instead, you can use the \\__nop intrinsic to align the next instruction to a specific 32-bit boundary address.|  \n|__yield|void __yield(void) **Note:**  On ARM platforms, this function generates the YIELD instruction, which indicates that the thread is performing a task that can be temporarily suspended from execution—for example, a spinlock—without adversely affecting the program. This enables the CPU to execute other tasks during execution cycles that would otherwise be wasted.|  \n|_AddressOfReturnAddress|void * _AddressOfReturnAddress(void)|  \n|_BitScanForward|unsigned char _BitScanForward(unsigned long * _Index, unsigned long _Mask)|  \n|_BitScanReverse|unsigned char _BitScanReverse(unsigned long * _Index, unsigned long _Mask)|  \n|_bittest|unsigned char _bittest(long const *, long)|  \n|_bittestandcomplement|unsigned char _bittestandcomplement(long *, long)|  \n|_bittestandreset|unsigned char _bittestandreset(long *, long)|  \n|_bittestandset|unsigned char _bittestandset(long *, long)|  \n|_byteswap_uint64|unsigned __int64 \\__cdecl _byteswap_uint64(unsigned \\__int64)|  \n|_byteswap_ulong|unsigned long __cdecl _byteswap_ulong(unsigned long)|  \n|_byteswap_ushort|unsigned short __cdecl _byteswap_ushort(unsigned short)|  \n|_disable|void __cdecl _disable(void) **Note:**  On ARM platforms, this function generates the CPSID instruction; it is only available as an intrinsic.|  \n|_enable|void __cdecl _enable(void) **Note:**  On ARM platforms, this function generates the CPSIE instruction; it is only available as an intrinsic.|  \n|_lrotl|unsigned long __cdecl _lrotl(unsigned long, int)|  \n|_lrotr|unsigned long __cdecl _lrotr(unsigned long, int)|  \n|_ReadBarrier|void _ReadBarrier(void)|  \n|_ReadWriteBarrier|void _ReadWriteBarrier(void)|  \n|_ReturnAddress|void * _ReturnAddress(void)|  \n|_rotl|unsigned int __cdecl _rotl(unsigned int _Value, int _Shift)|  \n|_rotl16|unsigned short _rotl16(unsigned short _Value, unsigned char _Shift)|  \n|_rotl64|unsigned __int64 \\__cdecl _rotl64(unsigned \\__int64 _Value, int _Shift)|  \n|_rotl8|unsigned char _rotl8(unsigned char _Value, unsigned char _Shift)|  \n|_rotr|unsigned int __cdecl _rotr(unsigned int _Value, int _Shift)|  \n|_rotr16|unsigned short _rotr16(unsigned short _Value, unsigned char _Shift)|  \n|_rotr64|unsigned __int64 \\__cdecl _rotr64(unsigned \\__int64 _Value, int _Shift)|  \n|_rotr8|unsigned char _rotr8(unsigned char _Value, unsigned char _Shift)|  \n|_setjmpex|int __cdecl _setjmpex(jmp_buf)|  \n|_WriteBarrier|void _WriteBarrier(void)|  \n  \n [[NEON](#top)]  \n  \n## Interlocked Intrinsics  \n Interlocked intrinsics are a set of intrinsics that are used to perform atomic read-modify-write operations. Some of them are common to all platforms. They are listed separately here because there are a large number of them, but because their definitions are mostly redundant, it's easier to think about them in general terms. Their names can be used to derive the exact behaviors.  \n  \n The following table summarizes the ARM support of the non-bittest interlocked intrinsics. Each cell in the table corresponds to a name that is derived by appending the operation name in the left-most cell of the row and the type name in the top-most cell of the column to `_Interlocked`. For example, the cell at the intersection of the `Xor` row and the **8** column corresponds to `_InterlockedXor8` and is fully supported. Most of the supported functions offer these optional suffixes: `_acq`, `_rel`, and `_nf`. The `_acq` suffix indicates an \"acquire\" semantic and the `_rel` suffix indicates a \"release\" semantic. The `_nf` or “no fence” suffix is unique to ARM and is discussed in the next section.  \n  \n||8|16|32|64|P|  \n|-|-------|--------|--------|--------|-------|  \n|Add|None|None|Full|Full|None|  \n|And|Full|Full|Full|Full|None|  \n|CompareExchange|Full|Full|Full|Full|Full|  \n|Decrement|None|Full|Full|Full|None|  \n|Exchange|Partial|Partial|Partial|Partial|Partial|  \n|ExchangeAdd|Full|Full|Full|Full|None|  \n|Increment|None|Full|Full|Full|None|  \n|Or|Full|Full|Full|Full|None|  \n|Xor|Full|Full|Full|Full|None|  \n  \n Key:  \n  \n-   **Full**: supports plain, `_acq`, `_rel`, and `_nf` forms.  \n  \n-   **Partial**: supports plain, `_acq`, and `_nf` forms.  \n  \n-   **None**: Not supported  \n  \n###  <a name=\"nf_suffix\"></a> _nf (no fence) Suffix  \n The `_nf` or \"no fence\" suffix indicates that the operation does not behave as any kind of memory barrier. This is in contrast to the other three forms (plain, `_acq`, and `_rel`), which all behave as some kind of barrier. One possible use of the `_nf` forms is to maintain a statistic counter that is updated by multiple threads at the same time but whose value is not otherwise used while multiple threads are executing.  \n  \n### List of Interlocked Intrinsics  \n  \n|Function Name|Function Prototype|  \n|-------------------|------------------------|  \n|_InterlockedAdd|long _InterlockedAdd(long _volatile *, long)|  \n|_InterlockedAdd64|__int64 _InterlockedAdd64(\\__int64 volatile *, \\__int64)|  \n|_InterlockedAdd64_acq|__int64 _InterlockedAdd64_acq(\\__int64 volatile *, \\__int64)|  \n|_InterlockedAdd64_nf|__int64 _InterlockedAdd64_nf(\\__int64 volatile *, \\__int64)|  \n|_InterlockedAdd64_rel|__int64 _InterlockedAdd64_rel(\\__int64 volatile *, \\__int64)|  \n|_InterlockedAdd_acq|long _InterlockedAdd_acq(long volatile *, long)|  \n|_InterlockedAdd_nf|long _InterlockedAdd_nf(long volatile *, long)|  \n|_InterlockedAdd_rel|long _InterlockedAdd_rel(long volatile *, long)|  \n|_InterlockedAnd|long _InterlockedAnd(long volatile *, long)|  \n|_InterlockedAnd16|short _InterlockedAnd16(short volatile *, short)|  \n|_InterlockedAnd16_acq|short _InterlockedAnd16_acq(short volatile *, short)|  \n|_InterlockedAnd16_nf|short _InterlockedAnd16_nf(short volatile *, short)|  \n|_InterlockedAnd16_rel|short _InterlockedAnd16_rel(short volatile *, short)|  \n|_InterlockedAnd64|__int64 _InterlockedAnd64(\\__int64 volatile *, \\__int64)|  \n|_InterlockedAnd64_acq|__int64 _InterlockedAnd64_acq(\\__int64 volatile *, \\__int64)|  \n|_InterlockedAnd64_nf|__int64 _InterlockedAnd64_nf(\\__int64 volatile *, \\__int64)|  \n|_InterlockedAnd64_rel|__int64 _InterlockedAnd64_rel(\\__int64 volatile *, \\__int64)|  \n|_InterlockedAnd8|char _InterlockedAnd8(char volatile *, char)|  \n|_InterlockedAnd8_acq|char _InterlockedAnd8_acq(char volatile *, char)|  \n|_InterlockedAnd8_nf|char _InterlockedAnd8_nf(char volatile *, char)|  \n|_InterlockedAnd8_rel|char _InterlockedAnd8_rel(char volatile *, char)|  \n|_InterlockedAnd_acq|long _InterlockedAnd_acq(long volatile *, long)|  \n|_InterlockedAnd_nf|long _InterlockedAnd_nf(long volatile *, long)|  \n|_InterlockedAnd_rel|long _InterlockedAnd_rel(long volatile *, long)|  \n|_InterlockedCompareExchange|long __cdecl _InterlockedCompareExchange(long volatile *, long, long)|  \n|_InterlockedCompareExchange16|short _InterlockedCompareExchange16(short volatile *, short, short)|  \n|_InterlockedCompareExchange16_acq|short _InterlockedCompareExchange16_acq(short volatile *, short, short)|  \n|_InterlockedCompareExchange16_nf|short _InterlockedCompareExchange16_nf(short volatile *, short, short)|  \n|_InterlockedCompareExchange16_rel|short _InterlockedCompareExchange16_rel(short volatile *, short, short)|  \n|_InterlockedCompareExchange64|__int64 _InterlockedCompareExchange64(\\__int64 volatile *, \\__int64, \\__int64)|  \n|_InterlockedCompareExchange64_acq|__int64 _InterlockedCompareExchange64_acq(\\__int64 volatile *, \\__int64, \\__int64)|  \n|_InterlockedCompareExchange64_nf|__int64 _InterlockedCompareExchange64_nf(\\__int64 volatile *, \\__int64, \\__int64)|  \n|_InterlockedCompareExchange64_rel|__int64 _InterlockedCompareExchange64_rel(\\__int64 volatile *, \\__int64, \\__int64)|  \n|_InterlockedCompareExchange8|char _InterlockedCompareExchange8(char volatile *, char, char)|  \n|_InterlockedCompareExchange8_acq|char _InterlockedCompareExchange8_acq(char volatile *, char, char)|  \n|_InterlockedCompareExchange8_nf|char _InterlockedCompareExchange8_nf(char volatile *, char, char)|  \n|_InterlockedCompareExchange8_rel|char _InterlockedCompareExchange8_rel(char volatile *, char, char)|  \n|_InterlockedCompareExchangePointer|void * _InterlockedCompareExchangePointer(void \\* volatile \\*, void \\*, void \\*)|  \n|_InterlockedCompareExchangePointer_acq|void * _InterlockedCompareExchangePointer_acq(void \\* volatile \\*, void \\*, void \\*)|  \n|_InterlockedCompareExchangePointer_nf|void * _InterlockedCompareExchangePointer_nf(void \\* volatile \\*, void \\*, void \\*)|  \n|_InterlockedCompareExchangePointer_rel|void * _InterlockedCompareExchangePointer_rel(void \\* volatile \\*, void \\*, void \\*)|  \n|_InterlockedCompareExchange_acq|long _InterlockedCompareExchange_acq(long volatile *, long, long)|  \n|_InterlockedCompareExchange_nf|long _InterlockedCompareExchange_nf(long volatile *, long, long)|  \n|_InterlockedCompareExchange_rel|long _InterlockedCompareExchange_rel(long volatile *, long, long)|  \n|_InterlockedDecrement|long __cdecl _InterlockedDecrement(long volatile *)|  \n|_InterlockedDecrement16|short _InterlockedDecrement16(short volatile *)|  \n|_InterlockedDecrement16_acq|short _InterlockedDecrement16_acq(short volatile *)|  \n|_InterlockedDecrement16_nf|short _InterlockedDecrement16_nf(short volatile *)|  \n|_InterlockedDecrement16_rel|short _InterlockedDecrement16_rel(short volatile *)|  \n|_InterlockedDecrement64|__int64 _InterlockedDecrement64(\\__int64 volatile *)|  \n|_InterlockedDecrement64_acq|__int64 _InterlockedDecrement64_acq(\\__int64 volatile *)|  \n|_InterlockedDecrement64_nf|__int64 _InterlockedDecrement64_nf(\\__int64 volatile *)|  \n|_InterlockedDecrement64_rel|__int64 _InterlockedDecrement64_rel(\\__int64 volatile *)|  \n|_InterlockedDecrement_acq|long _InterlockedDecrement_acq(long volatile *)|  \n|_InterlockedDecrement_nf|long _InterlockedDecrement_nf(long volatile *)|  \n|_InterlockedDecrement_rel|long _InterlockedDecrement_rel(long volatile *)|  \n|_InterlockedExchange|long __cdecl _InterlockedExchange(long volatile * _Target, long)|  \n|_InterlockedExchange16|short _InterlockedExchange16(short volatile * _Target, short)|  \n|_InterlockedExchange16_acq|short _InterlockedExchange16_acq(short volatile * _Target, short)|  \n|_InterlockedExchange16_nf|short _InterlockedExchange16_nf(short volatile * _Target, short)|  \n|_InterlockedExchange64|__int64 _InterlockedExchange64(\\__int64 volatile * _Target, \\__int64)|  \n|_InterlockedExchange64_acq|__int64 _InterlockedExchange64_acq(\\__int64 volatile * _Target, \\__int64)|  \n|_InterlockedExchange64_nf|__int64 _InterlockedExchange64_nf(\\__int64 volatile * _Target, \\__int64)|  \n|_InterlockedExchange8|char _InterlockedExchange8(char volatile * _Target, char)|  \n|_InterlockedExchange8_acq|char _InterlockedExchange8_acq(char volatile * _Target, char)|  \n|_InterlockedExchange8_nf|char _InterlockedExchange8_nf(char volatile * _Target, char)|  \n|_InterlockedExchangeAdd|long __cdecl _InterlockedExchangeAdd(long volatile *, long)|  \n|_InterlockedExchangeAdd16|short _InterlockedExchangeAdd16(short volatile *, short)|  \n|_InterlockedExchangeAdd16_acq|short _InterlockedExchangeAdd16_acq(short volatile *, short)|  \n|_InterlockedExchangeAdd16_nf|short _InterlockedExchangeAdd16_nf(short volatile *, short)|  \n|_InterlockedExchangeAdd16_rel|short _InterlockedExchangeAdd16_rel(short volatile *, short)|  \n|_InterlockedExchangeAdd64|__int64 _InterlockedExchangeAdd64(\\__int64 volatile *, \\__int64)|  \n|_InterlockedExchangeAdd64_acq|__int64 _InterlockedExchangeAdd64_acq(\\__int64 volatile *, \\__int64)|  \n|_InterlockedExchangeAdd64_nf|__int64 _InterlockedExchangeAdd64_nf(\\__int64 volatile *, \\__int64)|  \n|_InterlockedExchangeAdd64_rel|__int64 _InterlockedExchangeAdd64_rel(\\__int64 volatile *, \\__int64)|  \n|_InterlockedExchangeAdd8|char _InterlockedExchangeAdd8(char volatile *, char)|  \n|_InterlockedExchangeAdd8_acq|char _InterlockedExchangeAdd8_acq(char volatile *, char)|  \n|_InterlockedExchangeAdd8_nf|char _InterlockedExchangeAdd8_nf(char volatile *, char)|  \n|_InterlockedExchangeAdd8_rel|char _InterlockedExchangeAdd8_rel(char volatile *, char)|  \n|_InterlockedExchangeAdd_acq|long _InterlockedExchangeAdd_acq(long volatile *, long)|  \n|_InterlockedExchangeAdd_nf|long _InterlockedExchangeAdd_nf(long volatile *, long)|  \n|_InterlockedExchangeAdd_rel|long _InterlockedExchangeAdd_rel(long volatile *, long)|  \n|_InterlockedExchangePointer|void * _InterlockedExchangePointer(void \\* volatile \\* _Target, void \\*)|  \n|_InterlockedExchangePointer_acq|void * _InterlockedExchangePointer_acq(void \\* volatile \\* _Target, void \\*)|  \n|_InterlockedExchangePointer_nf|void * _InterlockedExchangePointer_nf(void \\* volatile \\* _Target, void \\*)|  \n|_InterlockedExchange_acq|long _InterlockedExchange_acq(long volatile * _Target, long)|  \n|_InterlockedExchange_nf|long _InterlockedExchange_nf(long volatile * _Target, long)|  \n|_InterlockedIncrement|long __cdecl _InterlockedIncrement(long volatile *)|  \n|_InterlockedIncrement16|short _InterlockedIncrement16(short volatile *)|  \n|_InterlockedIncrement16_acq|short _InterlockedIncrement16_acq(short volatile *)|  \n|_InterlockedIncrement16_nf|short _InterlockedIncrement16_nf(short volatile *)|  \n|_InterlockedIncrement16_rel|short _InterlockedIncrement16_rel(short volatile *)|  \n|_InterlockedIncrement64|__int64 _InterlockedIncrement64(\\__int64 volatile *)|  \n|_InterlockedIncrement64_acq|__int64 _InterlockedIncrement64_acq(\\__int64 volatile *)|  \n|_InterlockedIncrement64_nf|__int64 _InterlockedIncrement64_nf(\\__int64 volatile *)|  \n|_InterlockedIncrement64_rel|__int64 _InterlockedIncrement64_rel(\\__int64 volatile *)|  \n|_InterlockedIncrement_acq|long _InterlockedIncrement_acq(long volatile *)|  \n|_InterlockedIncrement_nf|long _InterlockedIncrement_nf(long volatile *)|  \n|_InterlockedIncrement_rel|long _InterlockedIncrement_rel(long volatile *)|  \n|_InterlockedOr|long _InterlockedOr(long volatile *, long)|  \n|_InterlockedOr16|short _InterlockedOr16(short volatile *, short)|  \n|_InterlockedOr16_acq|short _InterlockedOr16_acq(short volatile *, short)|  \n|_InterlockedOr16_nf|short _InterlockedOr16_nf(short volatile *, short)|  \n|_InterlockedOr16_rel|short _InterlockedOr16_rel(short volatile *, short)|  \n|_InterlockedOr64|__int64 _InterlockedOr64(\\__int64 volatile *, \\__int64)|  \n|_InterlockedOr64_acq|__int64 _InterlockedOr64_acq(\\__int64 volatile *, \\__int64)|  \n|_InterlockedOr64_nf|__int64 _InterlockedOr64_nf(\\__int64 volatile *, \\__int64)|  \n|_InterlockedOr64_rel|__int64 _InterlockedOr64_rel(\\__int64 volatile *, \\__int64)|  \n|_InterlockedOr8|char _InterlockedOr8(char volatile *, char)|  \n|_InterlockedOr8_acq|char _InterlockedOr8_acq(char volatile *, char)|  \n|_InterlockedOr8_nf|char _InterlockedOr8_nf(char volatile *, char)|  \n|_InterlockedOr8_rel|char _InterlockedOr8_rel(char volatile *, char)|  \n|_InterlockedOr_acq|long _InterlockedOr_acq(long volatile *, long)|  \n|_InterlockedOr_nf|long _InterlockedOr_nf(long volatile *, long)|  \n|_InterlockedOr_rel|long _InterlockedOr_rel(long volatile *, long)|  \n|_InterlockedXor|long _InterlockedXor(long volatile *, long)|  \n|_InterlockedXor16|short _InterlockedXor16(short volatile *, short)|  \n|_InterlockedXor16_acq|short _InterlockedXor16_acq(short volatile *, short)|  \n|_InterlockedXor16_nf|short _InterlockedXor16_nf(short volatile *, short)|  \n|_InterlockedXor16_rel|short _InterlockedXor16_rel(short volatile *, short)|  \n|_InterlockedXor64|__int64 _InterlockedXor64(\\__int64 volatile *, \\__int64)|  \n|_InterlockedXor64_acq|__int64 _InterlockedXor64_acq(\\__int64 volatile *, \\__int64)|  \n|_InterlockedXor64_nf|__int64 _InterlockedXor64_nf(\\__int64 volatile *, \\__int64)|  \n|_InterlockedXor64_rel|__int64 _InterlockedXor64_rel(\\__int64 volatile *, \\__int64)|  \n|_InterlockedXor8|char _InterlockedXor8(char volatile *, char)|  \n|_InterlockedXor8_acq|char _InterlockedXor8_acq(char volatile *, char)|  \n|_InterlockedXor8_nf|char _InterlockedXor8_nf(char volatile *, char)|  \n|_InterlockedXor8_rel|char _InterlockedXor8_rel(char volatile *, char)|  \n|_InterlockedXor_acq|long _InterlockedXor_acq(long volatile *, long)|  \n|_InterlockedXor_nf|long _InterlockedXor_nf(long volatile *, long)|  \n|_InterlockedXor_rel|long _InterlockedXor_rel(long volatile *, long)|  \n  \n [[NEON](#top)]  \n  \n### _interlockedbittest Intrinsics  \n The plain interlocked bittest intrinsics are common to all platforms. ARM adds `_acq`, `_rel`, and `_nf` variants, which just modify the barrier semantics of an operation, as described in [_nf (no fence) Suffix](#nf_suffix) earlier in this article.  \n  \n|Function Name|Function Prototype|  \n|-------------------|------------------------|  \n|_interlockedbittestandreset|unsigned char _interlockedbittestandreset(long volatile *, long)|  \n|_interlockedbittestandreset_acq|unsigned char _interlockedbittestandreset_acq(long volatile *, long)|  \n|_interlockedbittestandreset_nf|unsigned char _interlockedbittestandreset_nf(long volatile *, long)|  \n|_interlockedbittestandreset_rel|unsigned char _interlockedbittestandreset_rel(long volatile *, long)|  \n|_interlockedbittestandset|unsigned char _interlockedbittestandset(long volatile *, long)|  \n|_interlockedbittestandset_acq|unsigned char _interlockedbittestandset_acq(long volatile *, long)|  \n|_interlockedbittestandset_nf|unsigned char _interlockedbittestandset_nf(long volatile *, long)|  \n|_interlockedbittestandset_rel|unsigned char _interlockedbittestandset_rel(long volatile *, long)|  \n  \n [[NEON](#top)]  \n  \n## See Also  \n [Compiler Intrinsics](../intrinsics/compiler-intrinsics.md)   \n [ARM Assembler Reference](../assembler/arm/arm-assembler-reference.md)   \n [C++ Language Reference](../cpp/cpp-language-reference.md)"}