# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../project_6_averager.ip_user_files/bd/design_2/sim/design_2.vhd" \
"../../../../project_6_averager.srcs/sources_1/bd/design_2/hdl/design_2_wrapper.vhd" \

# Do not sort compile order
nosort
