--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml php11.twx php11.ncd -o php11.twr php11.pcf -ucf
Nexys3_Master.ucf

Design file:              php11.ncd
Physical constraint file: php11.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 17316 paths analyzed, 896 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.618ns.
--------------------------------------------------------------------------------

Paths for end point CHAR0_p_27 (SLICE_X22Y33.B3), 60 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.382ns (requirement - (data path - clock path skew + uncertainty))
  Source:               countC_3 (FF)
  Destination:          CHAR0_p_27 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.569ns (Levels of Logic = 4)
  Clock Path Skew:      -0.014ns (0.430 - 0.444)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: countC_3 to CHAR0_p_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y18.CMUX    Tshcko                0.461   countC<4>
                                                       countC_3
    SLICE_X21Y20.C2      net (fanout=2)        0.807   countC<3>
    SLICE_X21Y20.C       Tilo                  0.259   CHAR1_p<0>
                                                       GND_5_o_GND_5_o_equal_9_o<27>4
    SLICE_X17Y21.C5      net (fanout=16)       0.880   GND_5_o_GND_5_o_equal_9_o<27>3
    SLICE_X17Y21.C       Tilo                  0.259   _n0341
                                                       GND_5_o_GND_5_o_equal_9_o<27>7_1
    SLICE_X22Y29.D5      net (fanout=4)        1.286   GND_5_o_GND_5_o_equal_9_o<27>7
    SLICE_X22Y29.D       Tilo                  0.203   CHAR0_p<1>
                                                       _n03477
    SLICE_X22Y33.B3      net (fanout=30)       1.125   _n0347
    SLICE_X22Y33.CLK     Tas                   0.289   CHAR0_p<29>
                                                       CHAR0_p_27_rstpot
                                                       CHAR0_p_27
    -------------------------------------------------  ---------------------------
    Total                                      5.569ns (1.471ns logic, 4.098ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.463ns (requirement - (data path - clock path skew + uncertainty))
  Source:               countC_4 (FF)
  Destination:          CHAR0_p_27 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.488ns (Levels of Logic = 4)
  Clock Path Skew:      -0.014ns (0.430 - 0.444)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: countC_4 to CHAR0_p_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y18.DQ      Tcko                  0.391   countC<4>
                                                       countC_4
    SLICE_X21Y20.C1      net (fanout=2)        0.796   countC<4>
    SLICE_X21Y20.C       Tilo                  0.259   CHAR1_p<0>
                                                       GND_5_o_GND_5_o_equal_9_o<27>4
    SLICE_X17Y21.C5      net (fanout=16)       0.880   GND_5_o_GND_5_o_equal_9_o<27>3
    SLICE_X17Y21.C       Tilo                  0.259   _n0341
                                                       GND_5_o_GND_5_o_equal_9_o<27>7_1
    SLICE_X22Y29.D5      net (fanout=4)        1.286   GND_5_o_GND_5_o_equal_9_o<27>7
    SLICE_X22Y29.D       Tilo                  0.203   CHAR0_p<1>
                                                       _n03477
    SLICE_X22Y33.B3      net (fanout=30)       1.125   _n0347
    SLICE_X22Y33.CLK     Tas                   0.289   CHAR0_p<29>
                                                       CHAR0_p_27_rstpot
                                                       CHAR0_p_27
    -------------------------------------------------  ---------------------------
    Total                                      5.488ns (1.401ns logic, 4.087ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.501ns (requirement - (data path - clock path skew + uncertainty))
  Source:               countC_12 (FF)
  Destination:          CHAR0_p_27 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.454ns (Levels of Logic = 4)
  Clock Path Skew:      -0.010ns (0.430 - 0.440)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: countC_12 to CHAR0_p_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y20.CMUX    Tshcko                0.461   countC<13>
                                                       countC_12
    SLICE_X17Y20.D1      net (fanout=2)        0.965   countC<12>
    SLICE_X17Y20.D       Tilo                  0.259   CHAR3_p<31>
                                                       GND_5_o_GND_5_o_equal_9_o<27>1
    SLICE_X17Y21.C1      net (fanout=10)       0.607   GND_5_o_GND_5_o_equal_9_o<27>
    SLICE_X17Y21.C       Tilo                  0.259   _n0341
                                                       GND_5_o_GND_5_o_equal_9_o<27>7_1
    SLICE_X22Y29.D5      net (fanout=4)        1.286   GND_5_o_GND_5_o_equal_9_o<27>7
    SLICE_X22Y29.D       Tilo                  0.203   CHAR0_p<1>
                                                       _n03477
    SLICE_X22Y33.B3      net (fanout=30)       1.125   _n0347
    SLICE_X22Y33.CLK     Tas                   0.289   CHAR0_p<29>
                                                       CHAR0_p_27_rstpot
                                                       CHAR0_p_27
    -------------------------------------------------  ---------------------------
    Total                                      5.454ns (1.471ns logic, 3.983ns route)
                                                       (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------

Paths for end point CHAR1_p_5 (SLICE_X15Y23.D1), 60 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.410ns (requirement - (data path - clock path skew + uncertainty))
  Source:               countC_3 (FF)
  Destination:          CHAR1_p_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.532ns (Levels of Logic = 4)
  Clock Path Skew:      -0.023ns (0.329 - 0.352)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: countC_3 to CHAR1_p_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y18.CMUX    Tshcko                0.461   countC<4>
                                                       countC_3
    SLICE_X21Y20.C2      net (fanout=2)        0.807   countC<3>
    SLICE_X21Y20.C       Tilo                  0.259   CHAR1_p<0>
                                                       GND_5_o_GND_5_o_equal_9_o<27>4
    SLICE_X17Y21.C5      net (fanout=16)       0.880   GND_5_o_GND_5_o_equal_9_o<27>3
    SLICE_X17Y21.C       Tilo                  0.259   _n0341
                                                       GND_5_o_GND_5_o_equal_9_o<27>7_1
    SLICE_X18Y25.D5      net (fanout=4)        1.027   GND_5_o_GND_5_o_equal_9_o<27>7
    SLICE_X18Y25.D       Tilo                  0.203   CHAR1_p<16>
                                                       _n03457
    SLICE_X15Y23.D1      net (fanout=30)       1.314   _n0345
    SLICE_X15Y23.CLK     Tas                   0.322   CHAR1_p<5>
                                                       CHAR1_p_5_rstpot
                                                       CHAR1_p_5
    -------------------------------------------------  ---------------------------
    Total                                      5.532ns (1.504ns logic, 4.028ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.491ns (requirement - (data path - clock path skew + uncertainty))
  Source:               countC_4 (FF)
  Destination:          CHAR1_p_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.451ns (Levels of Logic = 4)
  Clock Path Skew:      -0.023ns (0.329 - 0.352)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: countC_4 to CHAR1_p_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y18.DQ      Tcko                  0.391   countC<4>
                                                       countC_4
    SLICE_X21Y20.C1      net (fanout=2)        0.796   countC<4>
    SLICE_X21Y20.C       Tilo                  0.259   CHAR1_p<0>
                                                       GND_5_o_GND_5_o_equal_9_o<27>4
    SLICE_X17Y21.C5      net (fanout=16)       0.880   GND_5_o_GND_5_o_equal_9_o<27>3
    SLICE_X17Y21.C       Tilo                  0.259   _n0341
                                                       GND_5_o_GND_5_o_equal_9_o<27>7_1
    SLICE_X18Y25.D5      net (fanout=4)        1.027   GND_5_o_GND_5_o_equal_9_o<27>7
    SLICE_X18Y25.D       Tilo                  0.203   CHAR1_p<16>
                                                       _n03457
    SLICE_X15Y23.D1      net (fanout=30)       1.314   _n0345
    SLICE_X15Y23.CLK     Tas                   0.322   CHAR1_p<5>
                                                       CHAR1_p_5_rstpot
                                                       CHAR1_p_5
    -------------------------------------------------  ---------------------------
    Total                                      5.451ns (1.434ns logic, 4.017ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.529ns (requirement - (data path - clock path skew + uncertainty))
  Source:               countC_12 (FF)
  Destination:          CHAR1_p_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.417ns (Levels of Logic = 4)
  Clock Path Skew:      -0.019ns (0.329 - 0.348)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: countC_12 to CHAR1_p_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y20.CMUX    Tshcko                0.461   countC<13>
                                                       countC_12
    SLICE_X17Y20.D1      net (fanout=2)        0.965   countC<12>
    SLICE_X17Y20.D       Tilo                  0.259   CHAR3_p<31>
                                                       GND_5_o_GND_5_o_equal_9_o<27>1
    SLICE_X17Y21.C1      net (fanout=10)       0.607   GND_5_o_GND_5_o_equal_9_o<27>
    SLICE_X17Y21.C       Tilo                  0.259   _n0341
                                                       GND_5_o_GND_5_o_equal_9_o<27>7_1
    SLICE_X18Y25.D5      net (fanout=4)        1.027   GND_5_o_GND_5_o_equal_9_o<27>7
    SLICE_X18Y25.D       Tilo                  0.203   CHAR1_p<16>
                                                       _n03457
    SLICE_X15Y23.D1      net (fanout=30)       1.314   _n0345
    SLICE_X15Y23.CLK     Tas                   0.322   CHAR1_p<5>
                                                       CHAR1_p_5_rstpot
                                                       CHAR1_p_5
    -------------------------------------------------  ---------------------------
    Total                                      5.417ns (1.504ns logic, 3.913ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------

Paths for end point CHAR0_p_23 (SLICE_X21Y33.B3), 60 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.458ns (requirement - (data path - clock path skew + uncertainty))
  Source:               countC_3 (FF)
  Destination:          CHAR0_p_23 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.489ns (Levels of Logic = 4)
  Clock Path Skew:      -0.018ns (0.426 - 0.444)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: countC_3 to CHAR0_p_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y18.CMUX    Tshcko                0.461   countC<4>
                                                       countC_3
    SLICE_X21Y20.C2      net (fanout=2)        0.807   countC<3>
    SLICE_X21Y20.C       Tilo                  0.259   CHAR1_p<0>
                                                       GND_5_o_GND_5_o_equal_9_o<27>4
    SLICE_X17Y21.C5      net (fanout=16)       0.880   GND_5_o_GND_5_o_equal_9_o<27>3
    SLICE_X17Y21.C       Tilo                  0.259   _n0341
                                                       GND_5_o_GND_5_o_equal_9_o<27>7_1
    SLICE_X22Y29.D5      net (fanout=4)        1.286   GND_5_o_GND_5_o_equal_9_o<27>7
    SLICE_X22Y29.D       Tilo                  0.203   CHAR0_p<1>
                                                       _n03477
    SLICE_X21Y33.B3      net (fanout=30)       1.012   _n0347
    SLICE_X21Y33.CLK     Tas                   0.322   CHAR0_p<25>
                                                       CHAR0_p_23_rstpot
                                                       CHAR0_p_23
    -------------------------------------------------  ---------------------------
    Total                                      5.489ns (1.504ns logic, 3.985ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.539ns (requirement - (data path - clock path skew + uncertainty))
  Source:               countC_4 (FF)
  Destination:          CHAR0_p_23 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.408ns (Levels of Logic = 4)
  Clock Path Skew:      -0.018ns (0.426 - 0.444)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: countC_4 to CHAR0_p_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y18.DQ      Tcko                  0.391   countC<4>
                                                       countC_4
    SLICE_X21Y20.C1      net (fanout=2)        0.796   countC<4>
    SLICE_X21Y20.C       Tilo                  0.259   CHAR1_p<0>
                                                       GND_5_o_GND_5_o_equal_9_o<27>4
    SLICE_X17Y21.C5      net (fanout=16)       0.880   GND_5_o_GND_5_o_equal_9_o<27>3
    SLICE_X17Y21.C       Tilo                  0.259   _n0341
                                                       GND_5_o_GND_5_o_equal_9_o<27>7_1
    SLICE_X22Y29.D5      net (fanout=4)        1.286   GND_5_o_GND_5_o_equal_9_o<27>7
    SLICE_X22Y29.D       Tilo                  0.203   CHAR0_p<1>
                                                       _n03477
    SLICE_X21Y33.B3      net (fanout=30)       1.012   _n0347
    SLICE_X21Y33.CLK     Tas                   0.322   CHAR0_p<25>
                                                       CHAR0_p_23_rstpot
                                                       CHAR0_p_23
    -------------------------------------------------  ---------------------------
    Total                                      5.408ns (1.434ns logic, 3.974ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.577ns (requirement - (data path - clock path skew + uncertainty))
  Source:               countC_12 (FF)
  Destination:          CHAR0_p_23 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.374ns (Levels of Logic = 4)
  Clock Path Skew:      -0.014ns (0.426 - 0.440)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: countC_12 to CHAR0_p_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y20.CMUX    Tshcko                0.461   countC<13>
                                                       countC_12
    SLICE_X17Y20.D1      net (fanout=2)        0.965   countC<12>
    SLICE_X17Y20.D       Tilo                  0.259   CHAR3_p<31>
                                                       GND_5_o_GND_5_o_equal_9_o<27>1
    SLICE_X17Y21.C1      net (fanout=10)       0.607   GND_5_o_GND_5_o_equal_9_o<27>
    SLICE_X17Y21.C       Tilo                  0.259   _n0341
                                                       GND_5_o_GND_5_o_equal_9_o<27>7_1
    SLICE_X22Y29.D5      net (fanout=4)        1.286   GND_5_o_GND_5_o_equal_9_o<27>7
    SLICE_X22Y29.D       Tilo                  0.203   CHAR0_p<1>
                                                       _n03477
    SLICE_X21Y33.B3      net (fanout=30)       1.012   _n0347
    SLICE_X21Y33.CLK     Tas                   0.322   CHAR0_p<25>
                                                       CHAR0_p_23_rstpot
                                                       CHAR0_p_23
    -------------------------------------------------  ---------------------------
    Total                                      5.374ns (1.504ns logic, 3.870ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point CHAR3_p_26 (SLICE_X15Y20.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.436ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CHAR3_p_26 (FF)
  Destination:          CHAR3_p_26 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.436ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: CHAR3_p_26 to CHAR3_p_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y20.AQ      Tcko                  0.198   CHAR3_p<29>
                                                       CHAR3_p_26
    SLICE_X15Y20.A6      net (fanout=3)        0.023   CHAR3_p<26>
    SLICE_X15Y20.CLK     Tah         (-Th)    -0.215   CHAR3_p<29>
                                                       CHAR3_p_26_rstpot
                                                       CHAR3_p_26
    -------------------------------------------------  ---------------------------
    Total                                      0.436ns (0.413ns logic, 0.023ns route)
                                                       (94.7% logic, 5.3% route)

--------------------------------------------------------------------------------

Paths for end point CHAR1_p_9 (SLICE_X15Y24.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.441ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CHAR1_p_9 (FF)
  Destination:          CHAR1_p_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.441ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: CHAR1_p_9 to CHAR1_p_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y24.DQ      Tcko                  0.198   CHAR1_p<9>
                                                       CHAR1_p_9
    SLICE_X15Y24.D6      net (fanout=3)        0.028   CHAR1_p<9>
    SLICE_X15Y24.CLK     Tah         (-Th)    -0.215   CHAR1_p<9>
                                                       CHAR1_p_9_rstpot
                                                       CHAR1_p_9
    -------------------------------------------------  ---------------------------
    Total                                      0.441ns (0.413ns logic, 0.028ns route)
                                                       (93.7% logic, 6.3% route)

--------------------------------------------------------------------------------

Paths for end point CHAR0_p_11 (SLICE_X21Y30.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.441ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CHAR0_p_11 (FF)
  Destination:          CHAR0_p_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.441ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: CHAR0_p_11 to CHAR0_p_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y30.AQ      Tcko                  0.198   CHAR0_p<13>
                                                       CHAR0_p_11
    SLICE_X21Y30.A6      net (fanout=3)        0.028   CHAR0_p<11>
    SLICE_X21Y30.CLK     Tah         (-Th)    -0.215   CHAR0_p<13>
                                                       CHAR0_p_11_rstpot
                                                       CHAR0_p_11
    -------------------------------------------------  ---------------------------
    Total                                      0.441ns (0.413ns logic, 0.028ns route)
                                                       (93.7% logic, 6.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: countA<3>/CLK
  Logical resource: countA_0/CK
  Location pin: SLICE_X28Y5.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: countA<3>/CLK
  Logical resource: countA_1/CK
  Location pin: SLICE_X28Y5.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.618|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 17316 paths, 0 nets, and 1306 connections

Design statistics:
   Minimum period:   5.618ns{1}   (Maximum frequency: 177.999MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Nov  6 17:48:16 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 402 MB



