// Seed: 1215758792
module module_0 (
    input supply1 id_0,
    output supply0 id_1,
    output supply1 id_2,
    input tri id_3,
    output wor id_4,
    input tri1 id_5,
    output tri id_6,
    output wand id_7,
    output wand id_8,
    output supply1 id_9,
    input supply0 id_10,
    input wor id_11,
    output wire id_12,
    output wand id_13,
    input tri id_14,
    output uwire id_15,
    input uwire id_16,
    input wor id_17,
    input supply1 id_18,
    input wand id_19
);
  wire id_21;
  wire id_22 = 1;
endmodule
module module_1 (
    output supply1 id_0,
    input tri1 id_1,
    output tri1 id_2,
    output wire id_3,
    input wire id_4,
    output supply1 id_5,
    input tri id_6,
    output tri id_7,
    input tri id_8,
    output wand id_9,
    input supply0 id_10,
    input wand id_11,
    output wor id_12,
    input wire id_13,
    output wire id_14,
    output tri0 id_15,
    output supply1 id_16,
    input supply0 id_17,
    input supply0 id_18
);
  assign id_12 = 1'h0;
  assign id_7  = 1;
  module_0(
      id_4,
      id_2,
      id_12,
      id_17,
      id_0,
      id_6,
      id_7,
      id_9,
      id_2,
      id_3,
      id_18,
      id_17,
      id_15,
      id_7,
      id_4,
      id_9,
      id_4,
      id_17,
      id_11,
      id_8
  );
  wire id_20;
  genvar id_21;
endmodule
