# Day 4 of RISC-V Design: Micro-Architecture

This repository contains the RISC-V Micro Architecture Designed using TL-Verilog based on the
instructions provided by [VSD](https://vlsisystemdesign.com) and [Redwood EDA](https://www.redwoodeda.com)


- **Author :** Ujval Madhu
- **Acknowledgement :** Steve Hoover, Redwood EDA, LLC
- **Change Log :**  V 1.0, 21 March 2025


## Tools Used
- TL-Verilog
- [Makerchip](https://www.makerchip.com)

## Project Index


|  Sl No. | Project| Description| Bookmark |
|:-------|:-------|:-----------|:----------|
| 1 | riscv_mc_arch| This is an implementation of the RISC-V u-architecture in TL-Verilog |  |



Bookmarks might not work after a point of time.

#### Output Waveforms

The output waveforms generated using makerchip is shown below:


1. RISC-V Micro Architecture
<p>
    <img = src = "./Figures/cb_calc_waveform.PNG">
</p>


## License

This project is licensed under the GNU General Public License, Version 3 - see the [LICENSE.md](../LICENSE.md) file for details.

## Contact

- Author: Ujval Madhu
- Email: ujvalmadhu003@gmail.com