

================================================================
== Vitis HLS Report for 'GFMul'
================================================================
* Date:           Fri Jun 17 13:14:50 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        MIMO
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  40.00 ns|  2.884 ns|    10.80 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.88>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%s_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %s"   --->   Operation 2 'read' 's_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%n_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %n"   --->   Operation 3 'read' 'n_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns) (grouped into LUT with out node result_10)   --->   "%result = shl i32 %s_read, i32 1" [src/aes.cpp:220]   --->   Operation 4 'shl' 'result' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%trunc_ln220 = trunc i32 %s_read" [src/aes.cpp:220]   --->   Operation 5 'trunc' 'trunc_ln220' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%result_3 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln220, i1 0" [src/aes.cpp:220]   --->   Operation 6 'bitconcatenate' 'result_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %s_read, i32 7" [src/aes.cpp:223]   --->   Operation 7 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.33ns)   --->   "%result_6 = xor i8 %result_3, i8 27" [src/aes.cpp:225]   --->   Operation 8 'xor' 'result_6' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9 [1/1] (0.00ns) (grouped into LUT with out node result_10)   --->   "%zext_ln220 = zext i8 %result_6" [src/aes.cpp:220]   --->   Operation 9 'zext' 'zext_ln220' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.44ns) (out node of the LUT)   --->   "%result_10 = select i1 %tmp, i32 %zext_ln220, i32 %result" [src/aes.cpp:223]   --->   Operation 10 'select' 'result_10' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.00ns) (grouped into LUT with out node result_27)   --->   "%result_16 = shl i32 %result_10, i32 1" [src/aes.cpp:220]   --->   Operation 11 'shl' 'result_16' <Predicate = (!tmp_409 & icmp_ln267_5)> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%trunc_ln220_1 = trunc i32 %result_10" [src/aes.cpp:220]   --->   Operation 12 'trunc' 'trunc_ln220_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%result_7 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln220_1, i1 0" [src/aes.cpp:220]   --->   Operation 13 'bitconcatenate' 'result_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tmp_409 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %result_10, i32 7" [src/aes.cpp:223]   --->   Operation 14 'bitselect' 'tmp_409' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.33ns)   --->   "%result_25 = xor i8 %result_7, i8 27" [src/aes.cpp:225]   --->   Operation 15 'xor' 'result_25' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns) (grouped into LUT with out node result_27)   --->   "%zext_ln220_1 = zext i8 %result_25" [src/aes.cpp:220]   --->   Operation 16 'zext' 'zext_ln220_1' <Predicate = (tmp_409 & icmp_ln267_5)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.44ns) (out node of the LUT)   --->   "%result_27 = select i1 %tmp_409, i32 %zext_ln220_1, i32 %result_16" [src/aes.cpp:223]   --->   Operation 17 'select' 'result_27' <Predicate = (icmp_ln267_5)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns) (grouped into LUT with out node result_51)   --->   "%result_33 = shl i32 %result_27, i32 1" [src/aes.cpp:220]   --->   Operation 18 'shl' 'result_33' <Predicate = (!tmp_410 & icmp_ln267_5)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns) (grouped into LUT with out node result_51)   --->   "%trunc_ln220_2 = trunc i32 %result_27" [src/aes.cpp:220]   --->   Operation 19 'trunc' 'trunc_ln220_2' <Predicate = (tmp_410 & icmp_ln267_5)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns) (grouped into LUT with out node result_51)   --->   "%result_1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln220_2, i1 0" [src/aes.cpp:220]   --->   Operation 20 'bitconcatenate' 'result_1' <Predicate = (tmp_410 & icmp_ln267_5)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns) (grouped into LUT with out node result_51)   --->   "%tmp_410 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %result_27, i32 7" [src/aes.cpp:223]   --->   Operation 21 'bitselect' 'tmp_410' <Predicate = (icmp_ln267_5)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns) (grouped into LUT with out node result_51)   --->   "%result_35 = xor i8 %result_1, i8 27" [src/aes.cpp:225]   --->   Operation 22 'xor' 'result_35' <Predicate = (tmp_410 & icmp_ln267_5)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns) (grouped into LUT with out node result_51)   --->   "%zext_ln220_2 = zext i8 %result_35" [src/aes.cpp:220]   --->   Operation 23 'zext' 'zext_ln220_2' <Predicate = (tmp_410 & icmp_ln267_5)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node result_51)   --->   "%result_41 = select i1 %tmp_410, i32 %zext_ln220_2, i32 %result_33" [src/aes.cpp:223]   --->   Operation 24 'select' 'result_41' <Predicate = (icmp_ln267_5)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node result_51)   --->   "%xor_ln260 = xor i32 %result_10, i32 %result_41" [src/aes.cpp:260]   --->   Operation 25 'xor' 'xor_ln260' <Predicate = (icmp_ln267_5)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.44ns) (out node of the LUT)   --->   "%result_51 = xor i32 %xor_ln260, i32 %result_27" [src/aes.cpp:260]   --->   Operation 26 'xor' 'result_51' <Predicate = (icmp_ln267_5)> <Delay = 0.44> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.35ns)   --->   "%result_52 = xor i32 %result_10, i32 %s_read" [src/aes.cpp:232]   --->   Operation 27 'xor' 'result_52' <Predicate = (!icmp_ln267_4 & !icmp_ln267_5)> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln220_3 = trunc i32 %s_read" [src/aes.cpp:220]   --->   Operation 28 'trunc' 'trunc_ln220_3' <Predicate = (!tmp & icmp_ln267_2 & !icmp_ln267_3 & !icmp_ln267_4 & !icmp_ln267_5)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%result_53 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i29.i1, i29 %trunc_ln220_3, i1 0" [src/aes.cpp:220]   --->   Operation 29 'bitconcatenate' 'result_53' <Predicate = (!tmp & icmp_ln267_2 & !icmp_ln267_3 & !icmp_ln267_4 & !icmp_ln267_5)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln220_3 = zext i8 %result_6" [src/aes.cpp:220]   --->   Operation 30 'zext' 'zext_ln220_3' <Predicate = (tmp & icmp_ln267_2 & !icmp_ln267_3 & !icmp_ln267_4 & !icmp_ln267_5)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.38ns)   --->   "%select_ln223 = select i1 %tmp, i30 %zext_ln220_3, i30 %result_53" [src/aes.cpp:223]   --->   Operation 31 'select' 'select_ln223' <Predicate = (icmp_ln267_2 & !icmp_ln267_3 & !icmp_ln267_4 & !icmp_ln267_5)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node select_ln223_2)   --->   "%result_54 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i30.i1, i30 %select_ln223, i1 0" [src/aes.cpp:220]   --->   Operation 32 'bitconcatenate' 'result_54' <Predicate = (!tmp_411 & icmp_ln267_2 & !icmp_ln267_3 & !icmp_ln267_4 & !icmp_ln267_5)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node select_ln223_2)   --->   "%trunc_ln220_4 = trunc i30 %select_ln223" [src/aes.cpp:220]   --->   Operation 33 'trunc' 'trunc_ln220_4' <Predicate = (tmp_411 & icmp_ln267_2 & !icmp_ln267_3 & !icmp_ln267_4 & !icmp_ln267_5)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node select_ln223_2)   --->   "%result_2 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln220_4, i1 0" [src/aes.cpp:220]   --->   Operation 34 'bitconcatenate' 'result_2' <Predicate = (tmp_411 & icmp_ln267_2 & !icmp_ln267_3 & !icmp_ln267_4 & !icmp_ln267_5)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node select_ln223_2)   --->   "%tmp_411 = bitselect i1 @_ssdm_op_BitSelect.i1.i30.i32, i30 %select_ln223, i32 7" [src/aes.cpp:223]   --->   Operation 35 'bitselect' 'tmp_411' <Predicate = (icmp_ln267_2 & !icmp_ln267_3 & !icmp_ln267_4 & !icmp_ln267_5)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node select_ln223_2)   --->   "%result_55 = xor i8 %result_2, i8 27" [src/aes.cpp:225]   --->   Operation 36 'xor' 'result_55' <Predicate = (tmp_411 & icmp_ln267_2 & !icmp_ln267_3 & !icmp_ln267_4 & !icmp_ln267_5)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node select_ln223_2)   --->   "%zext_ln220_4 = zext i8 %result_55" [src/aes.cpp:220]   --->   Operation 37 'zext' 'zext_ln220_4' <Predicate = (tmp_411 & icmp_ln267_2 & !icmp_ln267_3 & !icmp_ln267_4 & !icmp_ln267_5)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.41ns) (out node of the LUT)   --->   "%select_ln223_2 = select i1 %tmp_411, i31 %zext_ln220_4, i31 %result_54" [src/aes.cpp:223]   --->   Operation 38 'select' 'select_ln223_2' <Predicate = (icmp_ln267_2 & !icmp_ln267_3 & !icmp_ln267_4 & !icmp_ln267_5)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node result_59)   --->   "%result_56 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %select_ln223_2, i1 0" [src/aes.cpp:220]   --->   Operation 39 'bitconcatenate' 'result_56' <Predicate = (!tmp_412 & icmp_ln267_2 & !icmp_ln267_3 & !icmp_ln267_4 & !icmp_ln267_5)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node result_59)   --->   "%trunc_ln220_5 = trunc i31 %select_ln223_2" [src/aes.cpp:220]   --->   Operation 40 'trunc' 'trunc_ln220_5' <Predicate = (tmp_412 & icmp_ln267_2 & !icmp_ln267_3 & !icmp_ln267_4 & !icmp_ln267_5)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node result_59)   --->   "%result_4 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln220_5, i1 0" [src/aes.cpp:220]   --->   Operation 41 'bitconcatenate' 'result_4' <Predicate = (tmp_412 & icmp_ln267_2 & !icmp_ln267_3 & !icmp_ln267_4 & !icmp_ln267_5)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node result_59)   --->   "%tmp_412 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %select_ln223_2, i32 7" [src/aes.cpp:223]   --->   Operation 42 'bitselect' 'tmp_412' <Predicate = (icmp_ln267_2 & !icmp_ln267_3 & !icmp_ln267_4 & !icmp_ln267_5)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node result_59)   --->   "%result_57 = xor i8 %result_4, i8 27" [src/aes.cpp:225]   --->   Operation 43 'xor' 'result_57' <Predicate = (tmp_412 & icmp_ln267_2 & !icmp_ln267_3 & !icmp_ln267_4 & !icmp_ln267_5)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node result_59)   --->   "%zext_ln220_5 = zext i8 %result_57" [src/aes.cpp:220]   --->   Operation 44 'zext' 'zext_ln220_5' <Predicate = (tmp_412 & icmp_ln267_2 & !icmp_ln267_3 & !icmp_ln267_4 & !icmp_ln267_5)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node result_59)   --->   "%result_58 = select i1 %tmp_412, i32 %zext_ln220_5, i32 %result_56" [src/aes.cpp:223]   --->   Operation 45 'select' 'result_58' <Predicate = (icmp_ln267_2 & !icmp_ln267_3 & !icmp_ln267_4 & !icmp_ln267_5)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.44ns) (out node of the LUT)   --->   "%result_59 = xor i32 %result_58, i32 %s_read" [src/aes.cpp:244]   --->   Operation 46 'xor' 'result_59' <Predicate = (icmp_ln267_2 & !icmp_ln267_3 & !icmp_ln267_4 & !icmp_ln267_5)> <Delay = 0.44> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%trunc_ln220_6 = trunc i32 %result_10" [src/aes.cpp:220]   --->   Operation 47 'trunc' 'trunc_ln220_6' <Predicate = (!tmp_409 & icmp_ln267_3 & !icmp_ln267_4 & !icmp_ln267_5)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%result_60 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i30.i1, i30 %trunc_ln220_6, i1 0" [src/aes.cpp:220]   --->   Operation 48 'bitconcatenate' 'result_60' <Predicate = (!tmp_409 & icmp_ln267_3 & !icmp_ln267_4 & !icmp_ln267_5)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln220_6 = zext i8 %result_25" [src/aes.cpp:220]   --->   Operation 49 'zext' 'zext_ln220_6' <Predicate = (tmp_409 & icmp_ln267_3 & !icmp_ln267_4 & !icmp_ln267_5)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.41ns)   --->   "%select_ln223_4 = select i1 %tmp_409, i31 %zext_ln220_6, i31 %result_60" [src/aes.cpp:223]   --->   Operation 50 'select' 'select_ln223_4' <Predicate = (icmp_ln267_3 & !icmp_ln267_4 & !icmp_ln267_5)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node result_64)   --->   "%result_61 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %select_ln223_4, i1 0" [src/aes.cpp:220]   --->   Operation 51 'bitconcatenate' 'result_61' <Predicate = (!tmp_413 & icmp_ln267_3 & !icmp_ln267_4 & !icmp_ln267_5)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node result_64)   --->   "%trunc_ln220_7 = trunc i31 %select_ln223_4" [src/aes.cpp:220]   --->   Operation 52 'trunc' 'trunc_ln220_7' <Predicate = (tmp_413 & icmp_ln267_3 & !icmp_ln267_4 & !icmp_ln267_5)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node result_64)   --->   "%result_5 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln220_7, i1 0" [src/aes.cpp:220]   --->   Operation 53 'bitconcatenate' 'result_5' <Predicate = (tmp_413 & icmp_ln267_3 & !icmp_ln267_4 & !icmp_ln267_5)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node result_64)   --->   "%tmp_413 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %select_ln223_4, i32 7" [src/aes.cpp:223]   --->   Operation 54 'bitselect' 'tmp_413' <Predicate = (icmp_ln267_3 & !icmp_ln267_4 & !icmp_ln267_5)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node result_64)   --->   "%result_62 = xor i8 %result_5, i8 27" [src/aes.cpp:225]   --->   Operation 55 'xor' 'result_62' <Predicate = (tmp_413 & icmp_ln267_3 & !icmp_ln267_4 & !icmp_ln267_5)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node result_64)   --->   "%zext_ln220_7 = zext i8 %result_62" [src/aes.cpp:220]   --->   Operation 56 'zext' 'zext_ln220_7' <Predicate = (tmp_413 & icmp_ln267_3 & !icmp_ln267_4 & !icmp_ln267_5)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node result_64)   --->   "%result_63 = select i1 %tmp_413, i32 %zext_ln220_7, i32 %result_61" [src/aes.cpp:223]   --->   Operation 57 'select' 'result_63' <Predicate = (icmp_ln267_3 & !icmp_ln267_4 & !icmp_ln267_5)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.44ns) (out node of the LUT)   --->   "%result_64 = xor i32 %result_52, i32 %result_63" [src/aes.cpp:248]   --->   Operation 58 'xor' 'result_64' <Predicate = (icmp_ln267_3 & !icmp_ln267_4 & !icmp_ln267_5)> <Delay = 0.44> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%trunc_ln220_8 = trunc i32 %s_read" [src/aes.cpp:220]   --->   Operation 59 'trunc' 'trunc_ln220_8' <Predicate = (!tmp & icmp_ln267_4 & !icmp_ln267_5)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%result_65 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i30.i1, i30 %trunc_ln220_8, i1 0" [src/aes.cpp:220]   --->   Operation 60 'bitconcatenate' 'result_65' <Predicate = (!tmp & icmp_ln267_4 & !icmp_ln267_5)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln220_8 = zext i8 %result_6" [src/aes.cpp:220]   --->   Operation 61 'zext' 'zext_ln220_8' <Predicate = (tmp & icmp_ln267_4 & !icmp_ln267_5)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.41ns)   --->   "%select_ln223_6 = select i1 %tmp, i31 %zext_ln220_8, i31 %result_65" [src/aes.cpp:223]   --->   Operation 62 'select' 'select_ln223_6' <Predicate = (icmp_ln267_4 & !icmp_ln267_5)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node result_68)   --->   "%result_66 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %select_ln223_6, i1 0" [src/aes.cpp:220]   --->   Operation 63 'bitconcatenate' 'result_66' <Predicate = (!tmp_414 & icmp_ln267_4 & !icmp_ln267_5)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node result_68)   --->   "%trunc_ln220_9 = trunc i31 %select_ln223_6" [src/aes.cpp:220]   --->   Operation 64 'trunc' 'trunc_ln220_9' <Predicate = (tmp_414 & icmp_ln267_4 & !icmp_ln267_5)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node result_68)   --->   "%result_8 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln220_9, i1 0" [src/aes.cpp:220]   --->   Operation 65 'bitconcatenate' 'result_8' <Predicate = (tmp_414 & icmp_ln267_4 & !icmp_ln267_5)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node result_68)   --->   "%tmp_414 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %select_ln223_6, i32 7" [src/aes.cpp:223]   --->   Operation 66 'bitselect' 'tmp_414' <Predicate = (icmp_ln267_4 & !icmp_ln267_5)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node result_68)   --->   "%result_67 = xor i8 %result_8, i8 27" [src/aes.cpp:225]   --->   Operation 67 'xor' 'result_67' <Predicate = (tmp_414 & icmp_ln267_4 & !icmp_ln267_5)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node result_68)   --->   "%zext_ln220_9 = zext i8 %result_67" [src/aes.cpp:220]   --->   Operation 68 'zext' 'zext_ln220_9' <Predicate = (tmp_414 & icmp_ln267_4 & !icmp_ln267_5)> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.44ns) (out node of the LUT)   --->   "%result_68 = select i1 %tmp_414, i32 %zext_ln220_9, i32 %result_66" [src/aes.cpp:223]   --->   Operation 69 'select' 'result_68' <Predicate = (icmp_ln267_4 & !icmp_ln267_5)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node result_73)   --->   "%result_69 = shl i32 %result_68, i32 1" [src/aes.cpp:220]   --->   Operation 70 'shl' 'result_69' <Predicate = (!tmp_415 & icmp_ln267_4 & !icmp_ln267_5)> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node result_73)   --->   "%trunc_ln220_10 = trunc i32 %result_68" [src/aes.cpp:220]   --->   Operation 71 'trunc' 'trunc_ln220_10' <Predicate = (tmp_415 & icmp_ln267_4 & !icmp_ln267_5)> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node result_73)   --->   "%result_70 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln220_10, i1 0" [src/aes.cpp:220]   --->   Operation 72 'bitconcatenate' 'result_70' <Predicate = (tmp_415 & icmp_ln267_4 & !icmp_ln267_5)> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node result_73)   --->   "%tmp_415 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %result_68, i32 7" [src/aes.cpp:223]   --->   Operation 73 'bitselect' 'tmp_415' <Predicate = (icmp_ln267_4 & !icmp_ln267_5)> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node result_73)   --->   "%result_71 = xor i8 %result_70, i8 27" [src/aes.cpp:225]   --->   Operation 74 'xor' 'result_71' <Predicate = (tmp_415 & icmp_ln267_4 & !icmp_ln267_5)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node result_73)   --->   "%zext_ln220_10 = zext i8 %result_71" [src/aes.cpp:220]   --->   Operation 75 'zext' 'zext_ln220_10' <Predicate = (tmp_415 & icmp_ln267_4 & !icmp_ln267_5)> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node result_73)   --->   "%result_72 = select i1 %tmp_415, i32 %zext_ln220_10, i32 %result_69" [src/aes.cpp:223]   --->   Operation 76 'select' 'result_72' <Predicate = (icmp_ln267_4 & !icmp_ln267_5)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node result_73)   --->   "%xor_ln256 = xor i32 %result_72, i32 %s_read" [src/aes.cpp:256]   --->   Operation 77 'xor' 'xor_ln256' <Predicate = (icmp_ln267_4 & !icmp_ln267_5)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 78 [1/1] (0.44ns) (out node of the LUT)   --->   "%result_73 = xor i32 %xor_ln256, i32 %result_68" [src/aes.cpp:256]   --->   Operation 78 'xor' 'result_73' <Predicate = (icmp_ln267_4 & !icmp_ln267_5)> <Delay = 0.44> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 79 [1/1] (0.72ns)   --->   "%icmp_ln267 = icmp_eq  i4 %n_read, i4 2" [src/aes.cpp:267]   --->   Operation 79 'icmp' 'icmp_ln267' <Predicate = (!icmp_ln267_1 & !icmp_ln267_2 & !icmp_ln267_3 & !icmp_ln267_4 & !icmp_ln267_5)> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node result_75)   --->   "%result_74 = select i1 %icmp_ln267, i32 %result_10, i32 %s_read" [src/aes.cpp:267]   --->   Operation 80 'select' 'result_74' <Predicate = (!icmp_ln267_1 & !icmp_ln267_2 & !icmp_ln267_3 & !icmp_ln267_4 & !icmp_ln267_5)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 81 [1/1] (0.72ns)   --->   "%icmp_ln267_1 = icmp_eq  i4 %n_read, i4 3" [src/aes.cpp:267]   --->   Operation 81 'icmp' 'icmp_ln267_1' <Predicate = (!icmp_ln267_2 & !icmp_ln267_3 & !icmp_ln267_4 & !icmp_ln267_5)> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 82 [1/1] (0.44ns) (out node of the LUT)   --->   "%result_75 = select i1 %icmp_ln267_1, i32 %result_52, i32 %result_74" [src/aes.cpp:267]   --->   Operation 82 'select' 'result_75' <Predicate = (!icmp_ln267_2 & !icmp_ln267_3 & !icmp_ln267_4 & !icmp_ln267_5)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 83 [1/1] (0.72ns)   --->   "%icmp_ln267_2 = icmp_eq  i4 %n_read, i4 9" [src/aes.cpp:267]   --->   Operation 83 'icmp' 'icmp_ln267_2' <Predicate = (!icmp_ln267_3 & !icmp_ln267_4 & !icmp_ln267_5)> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node result_77)   --->   "%result_76 = select i1 %icmp_ln267_2, i32 %result_59, i32 %result_75" [src/aes.cpp:267]   --->   Operation 84 'select' 'result_76' <Predicate = (!icmp_ln267_3 & !icmp_ln267_4 & !icmp_ln267_5)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 85 [1/1] (0.72ns)   --->   "%icmp_ln267_3 = icmp_eq  i4 %n_read, i4 11" [src/aes.cpp:267]   --->   Operation 85 'icmp' 'icmp_ln267_3' <Predicate = (!icmp_ln267_4 & !icmp_ln267_5)> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 86 [1/1] (0.44ns) (out node of the LUT)   --->   "%result_77 = select i1 %icmp_ln267_3, i32 %result_64, i32 %result_76" [src/aes.cpp:267]   --->   Operation 86 'select' 'result_77' <Predicate = (!icmp_ln267_4 & !icmp_ln267_5)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 87 [1/1] (0.72ns)   --->   "%icmp_ln267_4 = icmp_eq  i4 %n_read, i4 13" [src/aes.cpp:267]   --->   Operation 87 'icmp' 'icmp_ln267_4' <Predicate = (!icmp_ln267_5)> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node result_79)   --->   "%result_78 = select i1 %icmp_ln267_4, i32 %result_73, i32 %result_77" [src/aes.cpp:267]   --->   Operation 88 'select' 'result_78' <Predicate = (!icmp_ln267_5)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 89 [1/1] (0.72ns)   --->   "%icmp_ln267_5 = icmp_eq  i4 %n_read, i4 14" [src/aes.cpp:267]   --->   Operation 89 'icmp' 'icmp_ln267_5' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 90 [1/1] (0.44ns) (out node of the LUT)   --->   "%result_79 = select i1 %icmp_ln267_5, i32 %result_51, i32 %result_78" [src/aes.cpp:267]   --->   Operation 90 'select' 'result_79' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%ret_ln282 = ret i32 %result_79" [src/aes.cpp:282]   --->   Operation 91 'ret' 'ret_ln282' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 40ns, clock uncertainty: 10.8ns.

 <State 1>: 2.88ns
The critical path consists of the following:
	wire read operation ('s') on port 's' [3]  (0 ns)
	'xor' operation ('result', src/aes.cpp:225) [9]  (0.335 ns)
	'select' operation ('result', src/aes.cpp:223) [11]  (0.449 ns)
	'xor' operation ('result', src/aes.cpp:225) [16]  (0.335 ns)
	'select' operation ('select_ln223_4', src/aes.cpp:223) [51]  (0.418 ns)
	'select' operation ('result', src/aes.cpp:223) [58]  (0 ns)
	'xor' operation ('result', src/aes.cpp:248) [59]  (0.449 ns)
	'select' operation ('result', src/aes.cpp:267) [87]  (0.449 ns)
	'select' operation ('result', src/aes.cpp:267) [89]  (0 ns)
	'select' operation ('result', src/aes.cpp:267) [91]  (0.449 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
