# Loading project synchronizer-sim
# reading /home/drew/intelFPGA/20.1/modelsim_ase/linuxaloem/../modelsim.ini
# Loading project timed-counter-sim
# Compile of assert_pkg.vhd failed with 31 errors.
# Compile of print_pkg.vhd failed with 3 errors.
# Compile of tb_pkg.vhd was successful.
# Compile of timed_counter.vhd was successful.
# Compile of timed_counter_tbh.vhd failed with 3 errors.
# 5 compiles, 3 failed with 37 errors.
# Compile of assert_pkg.vhd was successful.
# Compile of print_pkg.vhd was successful.
# Compile of tb_pkg.vhd was successful.
# Compile of timed_counter.vhd was successful.
# Compile of timed_counter_tbh.vhd was successful with warnings.
# 5 compiles, 0 failed with no errors.
vsim work.timed_counter_tb
# vsim work.timed_counter_tb 
# Start time: 20:14:30 on Sep 10,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.print_pkg(body)
# Loading ieee.fixed_float_types
# Loading ieee.math_real(body)
# Loading ieee.fixed_generic_pkg(body)
# Loading ieee.float_generic_pkg(body)
# Loading ieee.fixed_pkg
# Loading ieee.float_pkg
# Loading work.assert_pkg(body)
# Loading work.tb_pkg(body)
# Loading std.env(body)
# Loading work.timed_counter_tb(testbench)
# Loading work.timed_counter(counter_arch)
add wave -position insertpoint  \
sim:/timed_counter_tb/enable_100ns_tb \
sim:/timed_counter_tb/done_100ns_tb \
sim:/timed_counter_tb/clk_tb
add wave -position insertpoint  \
sim:/timed_counter_tb/dut_100ns_counter/counter
run
# Testing 100 ns timer: enabled
# 1
# Break in Process stimuli_and_checker at /home/drew/Documents/EELE-467/sim/timed-counter/timed_counter_tbh.vhd line 95
run
# Testing 100 ns timer: enabled
# ** Failure: error in test case 'Counter not done'
#    Time: 251 ns  Iteration: 0  Process: /timed_counter_tb/stimuli_and_checker File: /home/drew/Documents/EELE-467/sim/common/assert_pkg.vhd
# Break in Subprogram assert_that at /home/drew/Documents/EELE-467/sim/common/assert_pkg.vhd line 63
run
# ** Failure: error in test case 'Counter is done'
#    Time: 271 ns  Iteration: 0  Process: /timed_counter_tb/stimuli_and_checker File: /home/drew/Documents/EELE-467/sim/common/assert_pkg.vhd
# Break in Subprogram assert_that at /home/drew/Documents/EELE-467/sim/common/assert_pkg.vhd line 63
# Break key hit
# Break key hit
# Break key hit
# Break key hit
# Break key hit
# Break key hit
# Break key hit
vsim work.timed_counter_tb
# End time: 20:16:57 on Sep 10,2024, Elapsed time: 0:02:27
# Errors: 2, Warnings: 12
# vsim work.timed_counter_tb 
# Start time: 20:16:57 on Sep 10,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.print_pkg(body)
# Loading ieee.fixed_float_types
# Loading ieee.math_real(body)
# Loading ieee.fixed_generic_pkg(body)
# Loading ieee.float_generic_pkg(body)
# Loading ieee.fixed_pkg
# Loading ieee.float_pkg
# Loading work.assert_pkg(body)
# Loading work.tb_pkg(body)
# Loading std.env(body)
# Loading work.timed_counter_tb(testbench)
# Loading work.timed_counter(counter_arch)
run
# Testing 100 ns timer: enabled
# 1
# Break in Process stimuli_and_checker at /home/drew/Documents/EELE-467/sim/timed-counter/timed_counter_tbh.vhd line 95
add wave -position insertpoint  \
sim:/timed_counter_tb/enable_100ns_tb \
sim:/timed_counter_tb/done_100ns_tb \
sim:/timed_counter_tb/clk_tb
add wave -position insertpoint  \
sim:/timed_counter_tb/dut_100ns_counter/counter
# Compile of assert_pkg.vhd was successful.
# Compile of print_pkg.vhd was successful.
# Compile of tb_pkg.vhd was successful.
# Compile of timed_counter.vhd was successful.
# Compile of timed_counter_tbh.vhd was successful with warnings.
# 5 compiles, 0 failed with no errors.
run
# Testing 100 ns timer: enabled
# ** Failure: error in test case 'Counter not done'
#    Time: 251 ns  Iteration: 0  Process: /timed_counter_tb/stimuli_and_checker File: /home/drew/Documents/EELE-467/sim/common/assert_pkg.vhd
# Break in Subprogram assert_that at /home/drew/Documents/EELE-467/sim/common/assert_pkg.vhd line 63
# Compile of assert_pkg.vhd was successful.
# Compile of print_pkg.vhd was successful.
# Compile of tb_pkg.vhd was successful.
# Compile of timed_counter.vhd was successful.
# Compile of timed_counter_tbh.vhd was successful with warnings.
# 5 compiles, 0 failed with no errors.
run
# ** Failure: error in test case 'Counter is done'
#    Time: 271 ns  Iteration: 0  Process: /timed_counter_tb/stimuli_and_checker File: /home/drew/Documents/EELE-467/sim/common/assert_pkg.vhd
# Break in Subprogram assert_that at /home/drew/Documents/EELE-467/sim/common/assert_pkg.vhd line 63
# Break key hit
vsim work.timed_counter_tb
# End time: 20:28:56 on Sep 10,2024, Elapsed time: 0:11:59
# Errors: 2, Warnings: 3
# vsim work.timed_counter_tb 
# Start time: 20:28:56 on Sep 10,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.print_pkg(body)
# Loading ieee.fixed_float_types
# Loading ieee.math_real(body)
# Loading ieee.fixed_generic_pkg(body)
# Loading ieee.float_generic_pkg(body)
# Loading ieee.fixed_pkg
# Loading ieee.float_pkg
# Loading work.assert_pkg(body)
# Loading work.tb_pkg(body)
# Loading std.env(body)
# Loading work.timed_counter_tb(testbench)
# Loading work.timed_counter(counter_arch)
add wave -position insertpoint  \
sim:/timed_counter_tb/enable_100ns_tb \
sim:/timed_counter_tb/done_100ns_tb \
sim:/timed_counter_tb/clk_tb
view -new wave
# -new not supported on PE
add wave -position insertpoint  \
sim:/timed_counter_tb/dut_100ns_counter/counter
run
# Testing 100 ns timer: enabled
# Testing 100 ns timer: enabled, nested loops
# ** Failure: error in test case 'Counter not done'
#    Time: 251 ns  Iteration: 0  Process: /timed_counter_tb/stimuli_and_checker File: /home/drew/Documents/EELE-467/sim/common/assert_pkg.vhd
# Break in Subprogram assert_that at /home/drew/Documents/EELE-467/sim/common/assert_pkg.vhd line 63
run
# ** Failure: error in test case 'Counter is done'
#    Time: 271 ns  Iteration: 0  Process: /timed_counter_tb/stimuli_and_checker File: /home/drew/Documents/EELE-467/sim/common/assert_pkg.vhd
# Break in Subprogram assert_that at /home/drew/Documents/EELE-467/sim/common/assert_pkg.vhd line 63
step
step
step
step
step
step
step
step
step
step
run -continue
# ** Failure: error in test case 'Counter not done'
#    Time: 371 ns  Iteration: 0  Process: /timed_counter_tb/stimuli_and_checker File: /home/drew/Documents/EELE-467/sim/common/assert_pkg.vhd
# Break in Subprogram assert_that at /home/drew/Documents/EELE-467/sim/common/assert_pkg.vhd line 63
run -continue
# ** Failure: error in test case 'Counter is done'
#    Time: 391 ns  Iteration: 0  Process: /timed_counter_tb/stimuli_and_checker File: /home/drew/Documents/EELE-467/sim/common/assert_pkg.vhd
# Break in Subprogram assert_that at /home/drew/Documents/EELE-467/sim/common/assert_pkg.vhd line 63
run -continue
# ** Failure: error in test case 'Counter not done'
#    Time: 491 ns  Iteration: 0  Process: /timed_counter_tb/stimuli_and_checker File: /home/drew/Documents/EELE-467/sim/common/assert_pkg.vhd
# Break in Subprogram assert_that at /home/drew/Documents/EELE-467/sim/common/assert_pkg.vhd line 63
run -continue
# ** Failure: error in test case 'Counter is done'
#    Time: 511 ns  Iteration: 0  Process: /timed_counter_tb/stimuli_and_checker File: /home/drew/Documents/EELE-467/sim/common/assert_pkg.vhd
# Break in Subprogram assert_that at /home/drew/Documents/EELE-467/sim/common/assert_pkg.vhd line 63
run -continue
# ** Failure: error in test case 'Counter not done'
#    Time: 611 ns  Iteration: 0  Process: /timed_counter_tb/stimuli_and_checker File: /home/drew/Documents/EELE-467/sim/common/assert_pkg.vhd
# Break in Subprogram assert_that at /home/drew/Documents/EELE-467/sim/common/assert_pkg.vhd line 63
run -continue
# ** Failure: error in test case 'Counter is done'
#    Time: 631 ns  Iteration: 0  Process: /timed_counter_tb/stimuli_and_checker File: /home/drew/Documents/EELE-467/sim/common/assert_pkg.vhd
# Break in Subprogram assert_that at /home/drew/Documents/EELE-467/sim/common/assert_pkg.vhd line 63
run -continue
# 1
# Break in Process stimuli_and_checker at /home/drew/Documents/EELE-467/sim/timed-counter/timed_counter_tbh.vhd line 109
run
# Testing 100 ns timer: enabled
# ** Failure: error in test case 'Counter not done'
#    Time: 731 ns  Iteration: 0  Process: /timed_counter_tb/stimuli_and_checker File: /home/drew/Documents/EELE-467/sim/common/assert_pkg.vhd
# Break in Subprogram assert_that at /home/drew/Documents/EELE-467/sim/common/assert_pkg.vhd line 63
run -all
# ** Failure: error in test case 'Counter is done'
#    Time: 771 ns  Iteration: 0  Process: /timed_counter_tb/stimuli_and_checker File: /home/drew/Documents/EELE-467/sim/common/assert_pkg.vhd
# Break in Subprogram assert_that at /home/drew/Documents/EELE-467/sim/common/assert_pkg.vhd line 63
run -all
# Testing 100 ns timer: enabled, nested loops
# ** Failure: error in test case 'Counter not done'
#    Time: 851 ns  Iteration: 0  Process: /timed_counter_tb/stimuli_and_checker File: /home/drew/Documents/EELE-467/sim/common/assert_pkg.vhd
# Break in Subprogram assert_that at /home/drew/Documents/EELE-467/sim/common/assert_pkg.vhd line 63
run -all
# ** Failure: error in test case 'Counter is done'
#    Time: 911 ns  Iteration: 0  Process: /timed_counter_tb/stimuli_and_checker File: /home/drew/Documents/EELE-467/sim/common/assert_pkg.vhd
# Break in Subprogram assert_that at /home/drew/Documents/EELE-467/sim/common/assert_pkg.vhd line 63
run -all
# ** Failure: error in test case 'Counter not done'
#    Time: 971 ns  Iteration: 0  Process: /timed_counter_tb/stimuli_and_checker File: /home/drew/Documents/EELE-467/sim/common/assert_pkg.vhd
# Break in Subprogram assert_that at /home/drew/Documents/EELE-467/sim/common/assert_pkg.vhd line 63
run -all
# ** Failure: error in test case 'Counter is done'
#    Time: 1031 ns  Iteration: 0  Process: /timed_counter_tb/stimuli_and_checker File: /home/drew/Documents/EELE-467/sim/common/assert_pkg.vhd
# Break in Subprogram assert_that at /home/drew/Documents/EELE-467/sim/common/assert_pkg.vhd line 63
run -all
# ** Failure: error in test case 'Counter not done'
#    Time: 1091 ns  Iteration: 0  Process: /timed_counter_tb/stimuli_and_checker File: /home/drew/Documents/EELE-467/sim/common/assert_pkg.vhd
# Break in Subprogram assert_that at /home/drew/Documents/EELE-467/sim/common/assert_pkg.vhd line 63
run -all
# ** Failure: error in test case 'Counter is done'
#    Time: 1151 ns  Iteration: 0  Process: /timed_counter_tb/stimuli_and_checker File: /home/drew/Documents/EELE-467/sim/common/assert_pkg.vhd
# Break in Subprogram assert_that at /home/drew/Documents/EELE-467/sim/common/assert_pkg.vhd line 63
run -all
# ** Failure: error in test case 'Counter not done'
#    Time: 1211 ns  Iteration: 0  Process: /timed_counter_tb/stimuli_and_checker File: /home/drew/Documents/EELE-467/sim/common/assert_pkg.vhd
# Break in Subprogram assert_that at /home/drew/Documents/EELE-467/sim/common/assert_pkg.vhd line 63
run -all
# ** Failure: error in test case 'Counter is done'
#    Time: 1271 ns  Iteration: 0  Process: /timed_counter_tb/stimuli_and_checker File: /home/drew/Documents/EELE-467/sim/common/assert_pkg.vhd
# Break in Subprogram assert_that at /home/drew/Documents/EELE-467/sim/common/assert_pkg.vhd line 63
run -all
# 1
# Break in Process stimuli_and_checker at /home/drew/Documents/EELE-467/sim/timed-counter/timed_counter_tbh.vhd line 109
# Compile of assert_pkg.vhd was successful.
# Compile of print_pkg.vhd was successful.
# Compile of tb_pkg.vhd was successful.
# Compile of timed_counter.vhd was successful.
# Compile of timed_counter_tbh.vhd failed with 2 errors.
# 5 compiles, 1 failed with 2 errors.
restart
# Compile of assert_pkg.vhd was successful.
# Compile of print_pkg.vhd was successful.
# Compile of tb_pkg.vhd was successful.
# Compile of timed_counter.vhd was successful.
# Compile of timed_counter_tbh.vhd failed with 2 errors.
# 5 compiles, 1 failed with 2 errors.
# Compile of assert_pkg.vhd was successful.
# Compile of print_pkg.vhd was successful.
# Compile of tb_pkg.vhd was successful.
# Compile of timed_counter.vhd was successful.
# Compile of timed_counter_tbh.vhd failed with 2 errors.
# 5 compiles, 1 failed with 2 errors.
# Compile of assert_pkg.vhd was successful.
# Compile of print_pkg.vhd was successful.
# Compile of tb_pkg.vhd was successful.
# Compile of timed_counter.vhd was successful.
# Compile of timed_counter_tbh.vhd failed with 2 errors.
# 5 compiles, 1 failed with 2 errors.
# Compile of assert_pkg.vhd was successful.
# Compile of print_pkg.vhd was successful.
# Compile of tb_pkg.vhd was successful.
# Compile of timed_counter.vhd was successful.
# Compile of timed_counter_tbh.vhd failed with 2 errors.
# 5 compiles, 1 failed with 2 errors.
# Compile of assert_pkg.vhd was successful.
# Compile of print_pkg.vhd was successful.
# Compile of tb_pkg.vhd was successful.
# Compile of timed_counter.vhd was successful.
# Compile of timed_counter_tbh.vhd was successful with warnings.
# 5 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.print_pkg(body)
# Loading work.assert_pkg(body)
# Loading work.tb_pkg(body)
# Loading work.timed_counter_tb(testbench)
# Loading work.timed_counter(counter_arch)
run
# Testing 100 ns timer: enabled
# Testing 100 ns timer: enabled, nested loops
# ** Failure: error in test case 'Counter not done'
#    Time: 251 ns  Iteration: 0  Process: /timed_counter_tb/stimuli_and_checker File: /home/drew/Documents/EELE-467/sim/common/assert_pkg.vhd
# Break in Subprogram assert_that at /home/drew/Documents/EELE-467/sim/common/assert_pkg.vhd line 63
run
# ** Failure: error in test case 'Counter is done'
#    Time: 271 ns  Iteration: 0  Process: /timed_counter_tb/stimuli_and_checker File: /home/drew/Documents/EELE-467/sim/common/assert_pkg.vhd
# Break in Subprogram assert_that at /home/drew/Documents/EELE-467/sim/common/assert_pkg.vhd line 63
vsim work.timed_counter_tb
# End time: 20:47:59 on Sep 10,2024, Elapsed time: 0:19:03
# Errors: 2, Warnings: 1
# vsim work.timed_counter_tb 
# Start time: 20:47:59 on Sep 10,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.print_pkg(body)
# Loading ieee.fixed_float_types
# Loading ieee.math_real(body)
# Loading ieee.fixed_generic_pkg(body)
# Loading ieee.float_generic_pkg(body)
# Loading ieee.fixed_pkg
# Loading ieee.float_pkg
# Loading work.assert_pkg(body)
# Loading work.tb_pkg(body)
# Loading std.env(body)
# Loading work.timed_counter_tb(testbench)
# Loading work.timed_counter(counter_arch)
add wave -position insertpoint  \
sim:/timed_counter_tb/enable_100ns_tb \
sim:/timed_counter_tb/done_100ns_tb \
sim:/timed_counter_tb/clk_tb
add wave -position insertpoint  \
sim:/timed_counter_tb/dut_100ns_counter/counter
run
# Testing 100 ns timer: enabled
# Testing 100 ns timer: enabled, nested loops
# ** Failure: error in test case 'Counter not done'
#    Time: 251 ns  Iteration: 0  Process: /timed_counter_tb/stimuli_and_checker File: /home/drew/Documents/EELE-467/sim/common/assert_pkg.vhd
# Break in Subprogram assert_that at /home/drew/Documents/EELE-467/sim/common/assert_pkg.vhd line 63
run -continue
# ** Failure: error in test case 'Counter is done'
#    Time: 271 ns  Iteration: 0  Process: /timed_counter_tb/stimuli_and_checker File: /home/drew/Documents/EELE-467/sim/common/assert_pkg.vhd
# Break in Subprogram assert_that at /home/drew/Documents/EELE-467/sim/common/assert_pkg.vhd line 63
run -continue
# ** Failure: error in test case 'Counter not done'
#    Time: 371 ns  Iteration: 0  Process: /timed_counter_tb/stimuli_and_checker File: /home/drew/Documents/EELE-467/sim/common/assert_pkg.vhd
# Break in Subprogram assert_that at /home/drew/Documents/EELE-467/sim/common/assert_pkg.vhd line 63
run -continue
# ** Failure: error in test case 'Counter is done'
#    Time: 391 ns  Iteration: 0  Process: /timed_counter_tb/stimuli_and_checker File: /home/drew/Documents/EELE-467/sim/common/assert_pkg.vhd
# Break in Subprogram assert_that at /home/drew/Documents/EELE-467/sim/common/assert_pkg.vhd line 63
run -continue
# ** Failure: error in test case 'Counter not done'
#    Time: 491 ns  Iteration: 0  Process: /timed_counter_tb/stimuli_and_checker File: /home/drew/Documents/EELE-467/sim/common/assert_pkg.vhd
# Break in Subprogram assert_that at /home/drew/Documents/EELE-467/sim/common/assert_pkg.vhd line 63
run -continue
# ** Failure: error in test case 'Counter is done'
#    Time: 511 ns  Iteration: 0  Process: /timed_counter_tb/stimuli_and_checker File: /home/drew/Documents/EELE-467/sim/common/assert_pkg.vhd
# Break in Subprogram assert_that at /home/drew/Documents/EELE-467/sim/common/assert_pkg.vhd line 63
run -continue
# ** Failure: error in test case 'Counter not done'
#    Time: 611 ns  Iteration: 0  Process: /timed_counter_tb/stimuli_and_checker File: /home/drew/Documents/EELE-467/sim/common/assert_pkg.vhd
# Break in Subprogram assert_that at /home/drew/Documents/EELE-467/sim/common/assert_pkg.vhd line 63
run -continue
# ** Failure: error in test case 'Counter is done'
#    Time: 631 ns  Iteration: 0  Process: /timed_counter_tb/stimuli_and_checker File: /home/drew/Documents/EELE-467/sim/common/assert_pkg.vhd
# Break in Subprogram assert_that at /home/drew/Documents/EELE-467/sim/common/assert_pkg.vhd line 63
run -continue
# 1
# Break in Process stimuli_and_checker at /home/drew/Documents/EELE-467/sim/timed-counter/timed_counter_tbh.vhd line 109
# Compile of assert_pkg.vhd was successful.
# Compile of print_pkg.vhd was successful.
# Compile of tb_pkg.vhd was successful.
# Compile of timed_counter.vhd was successful.
# Compile of timed_counter_tbh.vhd was successful with warnings.
# 5 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.print_pkg(body)
# Loading work.assert_pkg(body)
# Loading work.tb_pkg(body)
# Loading work.timed_counter_tb(testbench)
# Loading work.timed_counter(counter_arch)
run
# Testing 100 ns timer: enabled
# ** Fatal: (vsim-3421) Value 6 is out of range 0 to 5.
#    Time: 130 ns  Iteration: 0  Process: /timed_counter_tb/dut_100ns_counter/proc_timed_counter File: /home/drew/Documents/EELE-467/sim/timed-counter/timed_counter.vhd Line: 30
# Fatal error in Process proc_timed_counter at /home/drew/Documents/EELE-467/sim/timed-counter/timed_counter.vhd line 30
# 
# HDL call sequence:
# Stopped at /home/drew/Documents/EELE-467/sim/timed-counter/timed_counter.vhd 30 Process proc_timed_counter
# 
# Compile of assert_pkg.vhd was successful.
# Compile of print_pkg.vhd was successful.
# Compile of tb_pkg.vhd was successful.
# Compile of timed_counter.vhd was successful.
# Compile of timed_counter_tbh.vhd was successful with warnings.
# 5 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.print_pkg(body)
# Loading work.assert_pkg(body)
# Loading work.tb_pkg(body)
# Loading work.timed_counter_tb(testbench)
# Loading work.timed_counter(counter_arch)
run
# Testing 100 ns timer: enabled
# Testing 100 ns timer: enabled, nested loops
# ** Failure: error in test case 'Counter not done'
#    Time: 251 ns  Iteration: 0  Process: /timed_counter_tb/stimuli_and_checker File: /home/drew/Documents/EELE-467/sim/common/assert_pkg.vhd
# Break in Subprogram assert_that at /home/drew/Documents/EELE-467/sim/common/assert_pkg.vhd line 63
# Compile of assert_pkg.vhd was successful.
# Compile of print_pkg.vhd was successful.
# Compile of tb_pkg.vhd was successful.
# Compile of timed_counter.vhd failed with 1 errors.
# Compile of timed_counter_tbh.vhd was successful with warnings.
# 5 compiles, 1 failed with 1 error.
# Compile of assert_pkg.vhd was successful.
# Compile of print_pkg.vhd was successful.
# Compile of tb_pkg.vhd was successful.
# Compile of timed_counter.vhd was successful.
# Compile of timed_counter_tbh.vhd was successful with warnings.
# 5 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.print_pkg(body)
# Loading work.assert_pkg(body)
# Loading work.tb_pkg(body)
# Loading work.timed_counter_tb(testbench)
# Loading work.timed_counter(counter_arch)
run
# Testing 100 ns timer: enabled
# ** Failure: error in test case 'Counter is done'
#    Time: 131 ns  Iteration: 0  Process: /timed_counter_tb/stimuli_and_checker File: /home/drew/Documents/EELE-467/sim/common/assert_pkg.vhd
# Break in Subprogram assert_that at /home/drew/Documents/EELE-467/sim/common/assert_pkg.vhd line 63
# Compile of assert_pkg.vhd was successful.
# Compile of print_pkg.vhd was successful.
# Compile of tb_pkg.vhd was successful.
# Compile of timed_counter.vhd was successful.
# Compile of timed_counter_tbh.vhd was successful with warnings.
# 5 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.print_pkg(body)
# Loading work.assert_pkg(body)
# Loading work.tb_pkg(body)
# Loading work.timed_counter_tb(testbench)
# Loading work.timed_counter(counter_arch)
run
# Testing 100 ns timer: enabled
# ** Failure: error in test case 'Counter is done'
#    Time: 131 ns  Iteration: 0  Process: /timed_counter_tb/stimuli_and_checker File: /home/drew/Documents/EELE-467/sim/common/assert_pkg.vhd
# Break in Subprogram assert_that at /home/drew/Documents/EELE-467/sim/common/assert_pkg.vhd line 63
# Compile of assert_pkg.vhd was successful.
# Compile of print_pkg.vhd was successful.
# Compile of tb_pkg.vhd was successful.
# Compile of timed_counter.vhd was successful.
# Compile of timed_counter_tbh.vhd was successful with warnings.
# 5 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.print_pkg(body)
# Loading work.assert_pkg(body)
# Loading work.tb_pkg(body)
# Loading work.timed_counter_tb(testbench)
# Loading work.timed_counter(counter_arch)
run
# Testing 100 ns timer: enabled
# ** Failure: error in test case 'Counter not done'
#    Time: 111 ns  Iteration: 0  Process: /timed_counter_tb/stimuli_and_checker File: /home/drew/Documents/EELE-467/sim/common/assert_pkg.vhd
# Break in Subprogram assert_that at /home/drew/Documents/EELE-467/sim/common/assert_pkg.vhd line 63
# Compile of assert_pkg.vhd was successful.
# Compile of print_pkg.vhd was successful.
# Compile of tb_pkg.vhd was successful.
# Compile of timed_counter.vhd was successful.
# Compile of timed_counter_tbh.vhd was successful with warnings.
# 5 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.print_pkg(body)
# Loading work.assert_pkg(body)
# Loading work.tb_pkg(body)
# Loading work.timed_counter_tb(testbench)
# Loading work.timed_counter(counter_arch)
run
# Testing 100 ns timer: enabled
# Testing 100 ns timer: enabled, nested loops
# ** Failure: error in test case 'Counter not done'
#    Time: 251 ns  Iteration: 0  Process: /timed_counter_tb/stimuli_and_checker File: /home/drew/Documents/EELE-467/sim/common/assert_pkg.vhd
# Break in Subprogram assert_that at /home/drew/Documents/EELE-467/sim/common/assert_pkg.vhd line 63
# Compile of assert_pkg.vhd was successful.
# Compile of print_pkg.vhd was successful.
# Compile of tb_pkg.vhd was successful.
# Compile of timed_counter.vhd was successful.
# Compile of timed_counter_tbh.vhd was successful with warnings.
# 5 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.print_pkg(body)
# Loading work.assert_pkg(body)
# Loading work.tb_pkg(body)
# Loading work.timed_counter_tb(testbench)
# Loading work.timed_counter(counter_arch)
run
# Testing 100 ns timer: enabled
# Testing 100 ns timer: enabled, nested loops
# ** Failure: error in test case 'Counter not done'
#    Time: 251 ns  Iteration: 0  Process: /timed_counter_tb/stimuli_and_checker File: /home/drew/Documents/EELE-467/sim/common/assert_pkg.vhd
# Break in Subprogram assert_that at /home/drew/Documents/EELE-467/sim/common/assert_pkg.vhd line 63
run -continue
# ** Failure: error in test case 'Counter is done'
#    Time: 291 ns  Iteration: 0  Process: /timed_counter_tb/stimuli_and_checker File: /home/drew/Documents/EELE-467/sim/common/assert_pkg.vhd
# Break in Subprogram assert_that at /home/drew/Documents/EELE-467/sim/common/assert_pkg.vhd line 63
run -continue
# ** Failure: error in test case 'Counter not done'
#    Time: 371 ns  Iteration: 0  Process: /timed_counter_tb/stimuli_and_checker File: /home/drew/Documents/EELE-467/sim/common/assert_pkg.vhd
# Break in Subprogram assert_that at /home/drew/Documents/EELE-467/sim/common/assert_pkg.vhd line 63
run -continue
# ** Failure: error in test case 'Counter is done'
#    Time: 411 ns  Iteration: 0  Process: /timed_counter_tb/stimuli_and_checker File: /home/drew/Documents/EELE-467/sim/common/assert_pkg.vhd
# Break in Subprogram assert_that at /home/drew/Documents/EELE-467/sim/common/assert_pkg.vhd line 63
run -continue
# ** Failure: error in test case 'Counter not done'
#    Time: 491 ns  Iteration: 0  Process: /timed_counter_tb/stimuli_and_checker File: /home/drew/Documents/EELE-467/sim/common/assert_pkg.vhd
# Break in Subprogram assert_that at /home/drew/Documents/EELE-467/sim/common/assert_pkg.vhd line 63
run -continue
# ** Failure: error in test case 'Counter is done'
#    Time: 531 ns  Iteration: 0  Process: /timed_counter_tb/stimuli_and_checker File: /home/drew/Documents/EELE-467/sim/common/assert_pkg.vhd
# Break in Subprogram assert_that at /home/drew/Documents/EELE-467/sim/common/assert_pkg.vhd line 63
run -continue
# ** Failure: error in test case 'Counter not done'
#    Time: 611 ns  Iteration: 0  Process: /timed_counter_tb/stimuli_and_checker File: /home/drew/Documents/EELE-467/sim/common/assert_pkg.vhd
# Break in Subprogram assert_that at /home/drew/Documents/EELE-467/sim/common/assert_pkg.vhd line 63
run -continue
# ** Failure: error in test case 'Counter is done'
#    Time: 651 ns  Iteration: 0  Process: /timed_counter_tb/stimuli_and_checker File: /home/drew/Documents/EELE-467/sim/common/assert_pkg.vhd
# Break in Subprogram assert_that at /home/drew/Documents/EELE-467/sim/common/assert_pkg.vhd line 63
run -continue
# 1
# Break in Process stimuli_and_checker at /home/drew/Documents/EELE-467/sim/timed-counter/timed_counter_tbh.vhd line 110
# Compile of assert_pkg.vhd was successful.
# Compile of print_pkg.vhd was successful.
# Compile of tb_pkg.vhd was successful.
# Compile of timed_counter.vhd was successful.
# Compile of timed_counter_tbh.vhd was successful with warnings.
# 5 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.print_pkg(body)
# Loading work.assert_pkg(body)
# Loading work.tb_pkg(body)
# Loading work.timed_counter_tb(testbench)
# Loading work.timed_counter(counter_arch)
run
# Testing 100 ns timer: enabled
# Testing 100 ns timer: enabled, nested loops
# ** Failure: error in test case 'Counter not done'
#    Time: 291 ns  Iteration: 0  Process: /timed_counter_tb/stimuli_and_checker File: /home/drew/Documents/EELE-467/sim/common/assert_pkg.vhd
# Break in Subprogram assert_that at /home/drew/Documents/EELE-467/sim/common/assert_pkg.vhd line 63
run -continue
# ** Failure: error in test case 'Counter is done'
#    Time: 311 ns  Iteration: 0  Process: /timed_counter_tb/stimuli_and_checker File: /home/drew/Documents/EELE-467/sim/common/assert_pkg.vhd
# Break in Subprogram assert_that at /home/drew/Documents/EELE-467/sim/common/assert_pkg.vhd line 63
run -continue
# ** Failure: error in test case 'Counter not done'
#    Time: 411 ns  Iteration: 0  Process: /timed_counter_tb/stimuli_and_checker File: /home/drew/Documents/EELE-467/sim/common/assert_pkg.vhd
# Break in Subprogram assert_that at /home/drew/Documents/EELE-467/sim/common/assert_pkg.vhd line 63
run -continue
# ** Failure: error in test case 'Counter is done'
#    Time: 431 ns  Iteration: 0  Process: /timed_counter_tb/stimuli_and_checker File: /home/drew/Documents/EELE-467/sim/common/assert_pkg.vhd
# Break in Subprogram assert_that at /home/drew/Documents/EELE-467/sim/common/assert_pkg.vhd line 63
run -continue
# ** Failure: error in test case 'Counter not done'
#    Time: 531 ns  Iteration: 0  Process: /timed_counter_tb/stimuli_and_checker File: /home/drew/Documents/EELE-467/sim/common/assert_pkg.vhd
# Break in Subprogram assert_that at /home/drew/Documents/EELE-467/sim/common/assert_pkg.vhd line 63
run -continue
# ** Failure: error in test case 'Counter is done'
#    Time: 551 ns  Iteration: 0  Process: /timed_counter_tb/stimuli_and_checker File: /home/drew/Documents/EELE-467/sim/common/assert_pkg.vhd
# Break in Subprogram assert_that at /home/drew/Documents/EELE-467/sim/common/assert_pkg.vhd line 63
run -continue
# ** Failure: error in test case 'Counter not done'
#    Time: 651 ns  Iteration: 0  Process: /timed_counter_tb/stimuli_and_checker File: /home/drew/Documents/EELE-467/sim/common/assert_pkg.vhd
# Break in Subprogram assert_that at /home/drew/Documents/EELE-467/sim/common/assert_pkg.vhd line 63
run -continue
# ** Failure: error in test case 'Counter is done'
#    Time: 671 ns  Iteration: 0  Process: /timed_counter_tb/stimuli_and_checker File: /home/drew/Documents/EELE-467/sim/common/assert_pkg.vhd
# Break in Subprogram assert_that at /home/drew/Documents/EELE-467/sim/common/assert_pkg.vhd line 63
run -continue
# 1
# Break in Process stimuli_and_checker at /home/drew/Documents/EELE-467/sim/timed-counter/timed_counter_tbh.vhd line 112
# Compile of assert_pkg.vhd was successful.
# Compile of print_pkg.vhd was successful.
# Compile of tb_pkg.vhd was successful.
# Compile of timed_counter.vhd was successful.
# Compile of timed_counter_tbh.vhd was successful with warnings.
# 5 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.print_pkg(body)
# Loading work.assert_pkg(body)
# Loading work.tb_pkg(body)
# Loading work.timed_counter_tb(testbench)
# Loading work.timed_counter(counter_arch)
run
# Testing 100 ns timer: enabled
# 1
# Break in Process stimuli_and_checker at /home/drew/Documents/EELE-467/sim/timed-counter/timed_counter_tbh.vhd line 101
restart
# Compile of assert_pkg.vhd was successful.
# Compile of print_pkg.vhd was successful.
# Compile of tb_pkg.vhd was successful.
# Compile of timed_counter.vhd was successful.
# Compile of timed_counter_tbh.vhd was successful with warnings.
# 5 compiles, 0 failed with no errors.
run
# Testing 100 ns timer: enabled
# ** Failure: error in test case 'Counter not done'
#    Time: 271 ns  Iteration: 0  Process: /timed_counter_tb/stimuli_and_checker File: /home/drew/Documents/EELE-467/sim/common/assert_pkg.vhd
# Break in Subprogram assert_that at /home/drew/Documents/EELE-467/sim/common/assert_pkg.vhd line 63
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.print_pkg(body)
# Loading work.assert_pkg(body)
# Loading work.tb_pkg(body)
# Loading work.timed_counter_tb(testbench)
# Loading work.timed_counter(counter_arch)
run
# Testing 100 ns timer: enabled
# Testing 100 ns timer: enabled, nested loops
# ** Failure: error in test case 'Counter not done'
#    Time: 291 ns  Iteration: 0  Process: /timed_counter_tb/stimuli_and_checker File: /home/drew/Documents/EELE-467/sim/common/assert_pkg.vhd
# Break in Subprogram assert_that at /home/drew/Documents/EELE-467/sim/common/assert_pkg.vhd line 63
run -continue
# ** Failure: error in test case 'Counter is done'
#    Time: 311 ns  Iteration: 0  Process: /timed_counter_tb/stimuli_and_checker File: /home/drew/Documents/EELE-467/sim/common/assert_pkg.vhd
# Break in Subprogram assert_that at /home/drew/Documents/EELE-467/sim/common/assert_pkg.vhd line 63
run -continue
# ** Failure: error in test case 'Counter not done'
#    Time: 411 ns  Iteration: 0  Process: /timed_counter_tb/stimuli_and_checker File: /home/drew/Documents/EELE-467/sim/common/assert_pkg.vhd
# Break in Subprogram assert_that at /home/drew/Documents/EELE-467/sim/common/assert_pkg.vhd line 63
run -continue
# ** Failure: error in test case 'Counter is done'
#    Time: 431 ns  Iteration: 0  Process: /timed_counter_tb/stimuli_and_checker File: /home/drew/Documents/EELE-467/sim/common/assert_pkg.vhd
# Break in Subprogram assert_that at /home/drew/Documents/EELE-467/sim/common/assert_pkg.vhd line 63
run -continue
# ** Failure: error in test case 'Counter not done'
#    Time: 531 ns  Iteration: 0  Process: /timed_counter_tb/stimuli_and_checker File: /home/drew/Documents/EELE-467/sim/common/assert_pkg.vhd
# Break in Subprogram assert_that at /home/drew/Documents/EELE-467/sim/common/assert_pkg.vhd line 63
run -continue
# ** Failure: error in test case 'Counter is done'
#    Time: 551 ns  Iteration: 0  Process: /timed_counter_tb/stimuli_and_checker File: /home/drew/Documents/EELE-467/sim/common/assert_pkg.vhd
# Break in Subprogram assert_that at /home/drew/Documents/EELE-467/sim/common/assert_pkg.vhd line 63
run -continue
# ** Failure: error in test case 'Counter not done'
#    Time: 651 ns  Iteration: 0  Process: /timed_counter_tb/stimuli_and_checker File: /home/drew/Documents/EELE-467/sim/common/assert_pkg.vhd
# Break in Subprogram assert_that at /home/drew/Documents/EELE-467/sim/common/assert_pkg.vhd line 63
run -continue
# ** Failure: error in test case 'Counter is done'
#    Time: 671 ns  Iteration: 0  Process: /timed_counter_tb/stimuli_and_checker File: /home/drew/Documents/EELE-467/sim/common/assert_pkg.vhd
# Break in Subprogram assert_that at /home/drew/Documents/EELE-467/sim/common/assert_pkg.vhd line 63
run -continue
# 1
# Break in Process stimuli_and_checker at /home/drew/Documents/EELE-467/sim/timed-counter/timed_counter_tbh.vhd line 112
# Compile of assert_pkg.vhd was successful.
# Compile of print_pkg.vhd was successful.
# Compile of tb_pkg.vhd was successful.
# Compile of timed_counter.vhd was successful.
# Compile of timed_counter_tbh.vhd was successful with warnings.
# 5 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.print_pkg(body)
# Loading work.assert_pkg(body)
# Loading work.tb_pkg(body)
# Loading work.timed_counter_tb(testbench)
# Loading work.timed_counter(counter_arch)
run
# Testing 100 ns timer: enabled
# Testing 100 ns timer: enabled, nested loops
# 1
# Break in Process stimuli_and_checker at /home/drew/Documents/EELE-467/sim/timed-counter/timed_counter_tbh.vhd line 111
# Compile of assert_pkg.vhd was successful.
# Compile of print_pkg.vhd was successful.
# Compile of tb_pkg.vhd was successful.
# Compile of timed_counter.vhd was successful.
# Compile of timed_counter_tbh.vhd was successful with warnings.
# 5 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.print_pkg(body)
# Loading work.assert_pkg(body)
# Loading work.tb_pkg(body)
# Loading work.timed_counter_tb(testbench)
# Loading work.timed_counter(counter_arch)
run
# Testing 100 ns timer: enabled
# Testing 100 ns timer: enabled, nested loops
# 1
# Break in Process stimuli_and_checker at /home/drew/Documents/EELE-467/sim/timed-counter/timed_counter_tbh.vhd line 111
# Compile of assert_pkg.vhd was successful.
# Compile of print_pkg.vhd was successful.
# Compile of tb_pkg.vhd was successful.
# Compile of timed_counter.vhd was successful.
# Compile of timed_counter_tbh.vhd was successful with warnings.
# 5 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.print_pkg(body)
# Loading work.assert_pkg(body)
# Loading work.tb_pkg(body)
# Loading work.timed_counter_tb(testbench)
# Loading work.timed_counter(counter_arch)
run
# Testing 100 ns timer: enabled
# Testing 100 ns timer: enabled, nested loops
# ** Failure: error in test case 'Counter not done'
#    Time: 271 ns  Iteration: 0  Process: /timed_counter_tb/stimuli_and_checker File: /home/drew/Documents/EELE-467/sim/common/assert_pkg.vhd
# Break in Subprogram assert_that at /home/drew/Documents/EELE-467/sim/common/assert_pkg.vhd line 63
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Compile of assert_pkg.vhd was successful.
# Compile of print_pkg.vhd was successful.
# Compile of tb_pkg.vhd was successful.
# Compile of timed_counter.vhd failed with 3 errors.
# Compile of timed_counter_tbh.vhd was successful with warnings.
# 5 compiles, 1 failed with 3 errors.
# Compile of assert_pkg.vhd was successful.
# Compile of print_pkg.vhd was successful.
# Compile of tb_pkg.vhd was successful.
# Compile of timed_counter.vhd was successful.
# Compile of timed_counter_tbh.vhd was successful with warnings.
# 5 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.print_pkg(body)
# Loading work.assert_pkg(body)
# Loading work.tb_pkg(body)
# Loading work.timed_counter_tb(testbench)
# Loading work.timed_counter(counter_arch)
run
# Testing 100 ns timer: enabled
# Testing 100 ns timer: enabled, nested loops
# 1
# Break in Process stimuli_and_checker at /home/drew/Documents/EELE-467/sim/timed-counter/timed_counter_tbh.vhd line 111
# Compile of assert_pkg.vhd was successful.
# Compile of print_pkg.vhd was successful.
# Compile of tb_pkg.vhd was successful.
# Compile of timed_counter.vhd was successful.
# Compile of timed_counter_tbh.vhd failed with 2 errors.
# 5 compiles, 1 failed with 2 errors.
# Compile of assert_pkg.vhd was successful.
# Compile of print_pkg.vhd was successful.
# Compile of tb_pkg.vhd was successful.
# Compile of timed_counter.vhd was successful.
# Compile of timed_counter_tbh.vhd was successful with warnings.
# 5 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.print_pkg(body)
# Loading work.assert_pkg(body)
# Loading work.tb_pkg(body)
# Loading work.timed_counter_tb(testbench)
# Loading work.timed_counter(counter_arch)
run
# Testing 100 ns timer: enabled
# Testing 100 ns timer: enabled, nested loops
# 1
# Break in Process stimuli_and_checker at /home/drew/Documents/EELE-467/sim/timed-counter/timed_counter_tbh.vhd line 113
# Compile of assert_pkg.vhd was successful.
# Compile of print_pkg.vhd was successful.
# Compile of tb_pkg.vhd was successful.
# Compile of timed_counter.vhd was successful.
# Compile of timed_counter_tbh.vhd was successful with warnings.
# 5 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.print_pkg(body)
# Loading work.assert_pkg(body)
# Loading work.tb_pkg(body)
# Loading work.timed_counter_tb(testbench)
# Loading work.timed_counter(counter_arch)
run
# Testing 100 ns timer: enabled
# Testing 100 ns timer: enabled, nested loops
# 1
# Break in Process stimuli_and_checker at /home/drew/Documents/EELE-467/sim/timed-counter/timed_counter_tbh.vhd line 112
# Compile of assert_pkg.vhd was successful.
# Compile of print_pkg.vhd was successful.
# Compile of tb_pkg.vhd was successful.
# Compile of timed_counter.vhd was successful.
# Compile of timed_counter_tbh.vhd was successful with warnings.
# 5 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.print_pkg(body)
# Loading work.assert_pkg(body)
# Loading work.tb_pkg(body)
# Loading work.timed_counter_tb(testbench)
# Loading work.timed_counter(counter_arch)
restart
run
# Testing 100 ns timer: enabled
# Testing 100 ns timer: enabled, nested loops
# 1
# Break in Process stimuli_and_checker at /home/drew/Documents/EELE-467/sim/timed-counter/timed_counter_tbh.vhd line 112
# Compile of assert_pkg.vhd was successful.
# Compile of print_pkg.vhd was successful.
# Compile of tb_pkg.vhd was successful.
# Compile of timed_counter.vhd was successful.
# Compile of timed_counter_tbh.vhd was successful with warnings.
# 5 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.print_pkg(body)
# Loading work.assert_pkg(body)
# Loading work.tb_pkg(body)
# Loading work.timed_counter_tb(testbench)
# Loading work.timed_counter(counter_arch)
run
# Testing 100 ns timer: enabled
# Testing 100 ns timer: enabled, nested loops
# 1
# Break in Process stimuli_and_checker at /home/drew/Documents/EELE-467/sim/timed-counter/timed_counter_tbh.vhd line 116
# Compile of assert_pkg.vhd was successful.
# Compile of print_pkg.vhd was successful.
# Compile of tb_pkg.vhd was successful.
# Compile of timed_counter.vhd was successful.
# Compile of timed_counter_tbh.vhd was successful with warnings.
# 5 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.print_pkg(body)
# Loading work.assert_pkg(body)
# Loading work.tb_pkg(body)
# Loading work.timed_counter_tb(testbench)
# Loading work.timed_counter(counter_arch)
run
# Testing 100 ns timer: enabled
# Testing 100 ns timer: enabled, nested loops
# 1
# Break in Process stimuli_and_checker at /home/drew/Documents/EELE-467/sim/timed-counter/timed_counter_tbh.vhd line 121
# Compile of assert_pkg.vhd was successful.
# Compile of print_pkg.vhd was successful.
# Compile of tb_pkg.vhd was successful.
# Compile of timed_counter.vhd was successful.
# Compile of timed_counter_tbh.vhd failed with 1 errors.
# 5 compiles, 1 failed with 1 error.
# Compile of assert_pkg.vhd was successful.
# Compile of print_pkg.vhd was successful.
# Compile of tb_pkg.vhd was successful.
# Compile of timed_counter.vhd was successful.
# Compile of timed_counter_tbh.vhd was successful with warnings.
# 5 compiles, 0 failed with no errors.
# Compile of assert_pkg.vhd was successful.
# Compile of print_pkg.vhd was successful.
# Compile of tb_pkg.vhd was successful.
# Compile of timed_counter.vhd was successful.
# Compile of timed_counter_tbh.vhd was successful with warnings.
# 5 compiles, 0 failed with no errors.
# Compile of assert_pkg.vhd was successful.
# Compile of print_pkg.vhd was successful.
# Compile of tb_pkg.vhd was successful.
# Compile of timed_counter.vhd was successful.
# Compile of timed_counter_tbh.vhd failed with 10 errors.
# 5 compiles, 1 failed with 10 errors.
# Compile of assert_pkg.vhd was successful.
# Compile of print_pkg.vhd was successful.
# Compile of tb_pkg.vhd was successful.
# Compile of timed_counter.vhd was successful.
# Compile of timed_counter_tbh.vhd failed with 1 errors.
# 5 compiles, 1 failed with 1 error.
# Compile of assert_pkg.vhd was successful.
# Compile of print_pkg.vhd was successful.
# Compile of tb_pkg.vhd was successful.
# Compile of timed_counter.vhd was successful.
# Compile of timed_counter_tbh.vhd was successful with warnings.
# 5 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.print_pkg(body)
# Loading work.assert_pkg(body)
# Loading work.tb_pkg(body)
# Loading work.timed_counter_tb(testbench)
# Loading work.timed_counter(counter_arch)
run
# Testing 100 ns timer: enabled
# Testing 100 ns timer: enabled, nested loops
# Testing 240 ns timer: enabled
# Testing 240 ns timer: enabled, nested loops
# 1
# Break in Process stimuli_and_checker at /home/drew/Documents/EELE-467/sim/timed-counter/timed_counter_tbh.vhd line 175
add wave -position insertpoint  \
sim:/timed_counter_tb/enable_240ns_tb \
sim:/timed_counter_tb/done_240ns_tb
restart
run
# Testing 100 ns timer: enabled
# Testing 100 ns timer: enabled, nested loops
# Testing 240 ns timer: enabled
# Testing 240 ns timer: enabled, nested loops
# 1
# Break in Process stimuli_and_checker at /home/drew/Documents/EELE-467/sim/timed-counter/timed_counter_tbh.vhd line 175
# Compile of assert_pkg.vhd was successful.
# Compile of print_pkg.vhd was successful.
# Compile of tb_pkg.vhd was successful.
# Compile of timed_counter.vhd was successful.
# Compile of timed_counter_tbh.vhd was successful with warnings.
# 5 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.print_pkg(body)
# Loading work.assert_pkg(body)
# Loading work.tb_pkg(body)
# Loading work.timed_counter_tb(testbench)
# Loading work.timed_counter(counter_arch)
run
# Testing 100 ns timer: enabled
# Testing 100 ns timer: enabled, nested loops
# Testing 240 ns timer: enabled
# Testing 240 ns timer: enabled, nested loops
# 1
# Break in Process stimuli_and_checker at /home/drew/Documents/EELE-467/sim/timed-counter/timed_counter_tbh.vhd line 175
# Compile of assert_pkg.vhd was successful.
# Compile of print_pkg.vhd was successful.
# Compile of tb_pkg.vhd was successful.
# Compile of timed_counter.vhd was successful.
# Compile of timed_counter_tbh.vhd was successful with warnings.
# 5 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.print_pkg(body)
# Loading work.assert_pkg(body)
# Loading work.tb_pkg(body)
# Loading work.timed_counter_tb(testbench)
# Loading work.timed_counter(counter_arch)
run
# Testing 100 ns timer: enabled
# Testing 100 ns timer: enabled, nested loops
# Testing 240 ns timer: enabled
# Testing 240 ns timer: enabled, nested loops
# 1
# Break in Process stimuli_and_checker at /home/drew/Documents/EELE-467/sim/timed-counter/timed_counter_tbh.vhd line 175
# Compile of assert_pkg.vhd was successful.
# Compile of print_pkg.vhd was successful.
# Compile of tb_pkg.vhd was successful.
# Compile of timed_counter.vhd was successful.
# Compile of timed_counter_tbh.vhd failed with 3 errors.
# 5 compiles, 1 failed with 3 errors.
# Compile of assert_pkg.vhd was successful.
# Compile of print_pkg.vhd was successful.
# Compile of tb_pkg.vhd was successful.
# Compile of timed_counter.vhd was successful.
# Compile of timed_counter_tbh.vhd failed with 1 errors.
# 5 compiles, 1 failed with 1 error.
# Compile of assert_pkg.vhd was successful.
# Compile of print_pkg.vhd was successful.
# Compile of tb_pkg.vhd was successful.
# Compile of timed_counter.vhd was successful.
# Compile of timed_counter_tbh.vhd was successful with warnings.
# 5 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.print_pkg(body)
# Loading work.assert_pkg(body)
# Loading work.tb_pkg(body)
# Loading work.timed_counter_tb(testbench)
# Loading work.timed_counter(counter_arch)
run
# Testing 240 ns timer: enabled
# Testing 100 ns timer: enabled
# Testing 100 ns timer: enabled, nested loops
# Testing 240 ns timer: enabled, nested loops
# Testing 100 ns timer: enabled
# Testing 100 ns timer: enabled, nested loops
# 1
# Break in Process stimuli_and_checker_240ns at /home/drew/Documents/EELE-467/sim/timed-counter/timed_counter_tbh.vhd line 179
add wave -position insertpoint  \
sim:/timed_counter_tb/clk_tb
add wave -position insertpoint  \
sim:/timed_counter_tb/enable_100ns_tb \
sim:/timed_counter_tb/done_100ns_tb
add wave -position insertpoint  \
sim:/timed_counter_tb/dut_100ns_counter/counter
add wave -position insertpoint  \
sim:/timed_counter_tb/enable_240ns_tb \
sim:/timed_counter_tb/done_240ns_tb
add wave -position insertpoint  \
sim:/timed_counter_tb/dut_240ns_counter/counter
run
# Testing 240 ns timer: enabled
# Testing 100 ns timer: enabled
# Testing 100 ns timer: enabled, nested loops
# ** Failure: error in test case 'Counter not done'
#    Time: 1371 ns  Iteration: 0  Process: /timed_counter_tb/stimuli_and_checker_240ns File: /home/drew/Documents/EELE-467/sim/common/assert_pkg.vhd
# Break in Subprogram assert_that at /home/drew/Documents/EELE-467/sim/common/assert_pkg.vhd line 63
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
run
# Testing 240 ns timer: enabled
# Testing 100 ns timer: enabled
# Testing 100 ns timer: enabled, nested loops
# Testing 240 ns timer: enabled, nested loops
# Testing 100 ns timer: enabled
# Testing 100 ns timer: enabled, nested loops
# 1
# Break in Process stimuli_and_checker_240ns at /home/drew/Documents/EELE-467/sim/timed-counter/timed_counter_tbh.vhd line 179
# End time: 22:12:52 on Sep 10,2024, Elapsed time: 1:24:53
# Errors: 0, Warnings: 1
