// Seed: 1241160303
module module_0 (
    input tri0 id_0,
    input wire id_1,
    output wor id_2,
    output tri0 id_3,
    input supply0 id_4,
    output supply1 id_5,
    input tri1 id_6,
    input wor id_7,
    input tri1 id_8,
    output tri0 id_9,
    output tri1 id_10,
    output supply1 id_11,
    input tri0 id_12,
    input wand id_13
    , id_23,
    input wor id_14,
    output tri0 id_15,
    input wand id_16,
    output wand id_17,
    input tri1 id_18,
    output wand id_19
    , id_24,
    input uwire module_0,
    output tri1 id_21
);
  id_25(
      .id_0(id_12), .id_1(id_24[1 : 1])
  );
endmodule
module module_1 (
    output uwire id_0,
    output tri0  id_1,
    input  tri1  id_2,
    output tri1  id_3,
    input  tri0  id_4,
    output wire  id_5,
    output wire  id_6,
    output wand  id_7
);
  wire id_9;
  module_0(
      id_4,
      id_2,
      id_1,
      id_0,
      id_4,
      id_3,
      id_2,
      id_2,
      id_2,
      id_0,
      id_1,
      id_0,
      id_2,
      id_4,
      id_2,
      id_0,
      id_2,
      id_6,
      id_4,
      id_5,
      id_2,
      id_1
  );
endmodule
