<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="I2C Transmit Abort Source Register"><title>rp2040_pac::i2c0::ic_tx_abrt_source - Rust</title><script>if(window.location.protocol!=="file:")document.head.insertAdjacentHTML("beforeend","SourceSerif4-Regular-46f98efaafac5295.ttf.woff2,FiraSans-Regular-018c141bf0843ffd.woff2,FiraSans-Medium-8f9a781e4970d388.woff2,SourceCodePro-Regular-562dcc5011b6de7d.ttf.woff2,SourceCodePro-Semibold-d899c5a5c4aeb14a.ttf.woff2".split(",").map(f=>`<link rel="preload" as="font" type="font/woff2" crossorigin href="../../../static.files/${f}">`).join(""))</script><link rel="stylesheet" href="../../../static.files/normalize-76eba96aa4d2e634.css"><link rel="stylesheet" href="../../../static.files/rustdoc-492a78a4a87dcc01.css"><meta name="rustdoc-vars" data-root-path="../../../" data-static-root-path="../../../static.files/" data-current-crate="rp2040_pac" data-themes="" data-resource-suffix="" data-rustdoc-version="1.82.0 (f6e511eec 2024-10-15)" data-channel="1.82.0" data-search-js="search-a99f1315e7cc5121.js" data-settings-js="settings-4313503d2e1961c2.js" ><script src="../../../static.files/storage-118b08c4c78b968e.js"></script><script defer src="../sidebar-items.js"></script><script defer src="../../../static.files/main-921df33f47b8780c.js"></script><noscript><link rel="stylesheet" href="../../../static.files/noscript-3b12f09e550e0385.css"></noscript><link rel="alternate icon" type="image/png" href="../../../static.files/favicon-32x32-422f7d1d52889060.png"><link rel="icon" type="image/svg+xml" href="../../../static.files/favicon-2c020d218678b618.svg"></head><body class="rustdoc mod"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="mobile-topbar"><button class="sidebar-menu-toggle" title="show sidebar"></button></nav><nav class="sidebar"><div class="sidebar-crate"><h2><a href="../../../rp2040_pac/index.html">rp2040_<wbr>pac</a><span class="version">0.6.0</span></h2></div><h2 class="location"><a href="#">Module ic_<wbr>tx_<wbr>abrt_<wbr>source</a></h2><div class="sidebar-elems"><section><ul class="block"><li><a href="#structs">Structs</a></li><li><a href="#enums">Enums</a></li><li><a href="#types">Type Aliases</a></li></ul></section><h2><a href="../index.html">In rp2040_<wbr>pac::<wbr>i2c0</a></h2></div></nav><div class="sidebar-resizer"></div><main><div class="width-limiter"><rustdoc-search></rustdoc-search><section id="main-content" class="content"><div class="main-heading"><h1>Module <a href="../../index.html">rp2040_pac</a>::<wbr><a href="../index.html">i2c0</a>::<wbr><a class="mod" href="#">ic_tx_abrt_source</a><button id="copy-path" title="Copy item path to clipboard">Copy item path</button></h1><span class="out-of-band"><a class="src" href="../../../src/rp2040_pac/i2c0/ic_tx_abrt_source.rs.html#1-980">source</a> · <button id="toggle-all-docs" title="collapse all docs">[<span>&#x2212;</span>]</button></span></div><details class="toggle top-doc" open><summary class="hideme"><span>Expand description</span></summary><div class="docblock"><p>I2C Transmit Abort Source Register</p>
<p>This register has 32 bits that indicate the source of the TX_ABRT bit. Except for Bit 9, this register is cleared whenever the IC_CLR_TX_ABRT register or the IC_CLR_INTR register is read. To clear Bit 9, the source of the ABRT_SBYTE_NORSTRT must be fixed first; RESTART must be enabled (IC_CON[5]=1), the SPECIAL bit must be cleared (IC_TAR[11]), or the GC_OR_START bit must be cleared (IC_TAR[10]).</p>
<p>Once the source of the ABRT_SBYTE_NORSTRT is fixed, then this bit can be cleared in the same manner as other bits in this register. If the source of the ABRT_SBYTE_NORSTRT is not fixed before attempting to clear this bit, Bit 9 clears for one cycle and is then re-asserted.</p>
</div></details><h2 id="structs" class="section-header">Structs<a href="#structs" class="anchor">§</a></h2><ul class="item-table"><li><div class="item-name"><a class="struct" href="struct.IC_TX_ABRT_SOURCE_SPEC.html" title="struct rp2040_pac::i2c0::ic_tx_abrt_source::IC_TX_ABRT_SOURCE_SPEC">IC_<wbr>TX_<wbr>ABRT_<wbr>SOURC<wbr>E_<wbr>SPEC</a></div><div class="desc docblock-short">I2C Transmit Abort Source Register</div></li></ul><h2 id="enums" class="section-header">Enums<a href="#enums" class="anchor">§</a></h2><ul class="item-table"><li><div class="item-name"><a class="enum" href="enum.ABRT_7B_ADDR_NOACK_A.html" title="enum rp2040_pac::i2c0::ic_tx_abrt_source::ABRT_7B_ADDR_NOACK_A">ABRT_<wbr>7B_<wbr>ADDR_<wbr>NOAC<wbr>K_<wbr>A</a></div><div class="desc docblock-short">This field indicates that the Master is in 7-bit addressing mode and the address sent was not acknowledged by any slave.</div></li><li><div class="item-name"><a class="enum" href="enum.ABRT_10ADDR1_NOACK_A.html" title="enum rp2040_pac::i2c0::ic_tx_abrt_source::ABRT_10ADDR1_NOACK_A">ABRT_<wbr>10ADD<wbr>R1_<wbr>NOAC<wbr>K_<wbr>A</a></div><div class="desc docblock-short">This field indicates that the Master is in 10-bit address mode and the first 10-bit address byte was not acknowledged by any slave.</div></li><li><div class="item-name"><a class="enum" href="enum.ABRT_10ADDR2_NOACK_A.html" title="enum rp2040_pac::i2c0::ic_tx_abrt_source::ABRT_10ADDR2_NOACK_A">ABRT_<wbr>10ADD<wbr>R2_<wbr>NOAC<wbr>K_<wbr>A</a></div><div class="desc docblock-short">This field indicates that the Master is in 10-bit address mode and that the second address byte of the 10-bit address was not acknowledged by any slave.</div></li><li><div class="item-name"><a class="enum" href="enum.ABRT_10B_RD_NORSTRT_A.html" title="enum rp2040_pac::i2c0::ic_tx_abrt_source::ABRT_10B_RD_NORSTRT_A">ABRT_<wbr>10B_<wbr>RD_<wbr>NORSTR<wbr>T_<wbr>A</a></div><div class="desc docblock-short">This field indicates that the restart is disabled (IC_RESTART_EN bit (IC_CON[5]) =0) and the master sends a read command in 10-bit addressing mode.</div></li><li><div class="item-name"><a class="enum" href="enum.ABRT_GCALL_NOACK_A.html" title="enum rp2040_pac::i2c0::ic_tx_abrt_source::ABRT_GCALL_NOACK_A">ABRT_<wbr>GCAL<wbr>L_<wbr>NOAC<wbr>K_<wbr>A</a></div><div class="desc docblock-short">This field indicates that DW_apb_i2c in master mode has sent a General Call and no slave on the bus acknowledged the General Call.</div></li><li><div class="item-name"><a class="enum" href="enum.ABRT_GCALL_READ_A.html" title="enum rp2040_pac::i2c0::ic_tx_abrt_source::ABRT_GCALL_READ_A">ABRT_<wbr>GCAL<wbr>L_<wbr>READ_<wbr>A</a></div><div class="desc docblock-short">This field indicates that DW_apb_i2c in the master mode has sent a General Call but the user programmed the byte following the General Call to be a read from the bus (IC_DATA_CMD[9]
is set to 1).</div></li><li><div class="item-name"><a class="enum" href="enum.ABRT_HS_ACKDET_A.html" title="enum rp2040_pac::i2c0::ic_tx_abrt_source::ABRT_HS_ACKDET_A">ABRT_<wbr>HS_<wbr>ACKDE<wbr>T_<wbr>A</a></div><div class="desc docblock-short">This field indicates that the Master is in High Speed mode and the High Speed Master code was acknowledged (wrong behavior).</div></li><li><div class="item-name"><a class="enum" href="enum.ABRT_HS_NORSTRT_A.html" title="enum rp2040_pac::i2c0::ic_tx_abrt_source::ABRT_HS_NORSTRT_A">ABRT_<wbr>HS_<wbr>NORSTR<wbr>T_<wbr>A</a></div><div class="desc docblock-short">This field indicates that the restart is disabled (IC_RESTART_EN bit (IC_CON[5]) =0) and the user is trying to use the master to transfer data in High Speed mode.</div></li><li><div class="item-name"><a class="enum" href="enum.ABRT_MASTER_DIS_A.html" title="enum rp2040_pac::i2c0::ic_tx_abrt_source::ABRT_MASTER_DIS_A">ABRT_<wbr>MASTE<wbr>R_<wbr>DIS_<wbr>A</a></div><div class="desc docblock-short">This field indicates that the User tries to initiate a Master operation with the Master mode disabled.</div></li><li><div class="item-name"><a class="enum" href="enum.ABRT_SBYTE_ACKDET_A.html" title="enum rp2040_pac::i2c0::ic_tx_abrt_source::ABRT_SBYTE_ACKDET_A">ABRT_<wbr>SBYT<wbr>E_<wbr>ACKDE<wbr>T_<wbr>A</a></div><div class="desc docblock-short">This field indicates that the Master has sent a START Byte and the START Byte was acknowledged (wrong behavior).</div></li><li><div class="item-name"><a class="enum" href="enum.ABRT_SBYTE_NORSTRT_A.html" title="enum rp2040_pac::i2c0::ic_tx_abrt_source::ABRT_SBYTE_NORSTRT_A">ABRT_<wbr>SBYT<wbr>E_<wbr>NORSTR<wbr>T_<wbr>A</a></div><div class="desc docblock-short">To clear Bit 9, the source of the ABRT_SBYTE_NORSTRT must be fixed first; restart must be enabled (IC_CON[5]=1), the SPECIAL bit must be cleared (IC_TAR[11]), or the GC_OR_START bit must be cleared (IC_TAR[10]). Once the source of the ABRT_SBYTE_NORSTRT is fixed, then this bit can be cleared in the same manner as other bits in this register. If the source of the ABRT_SBYTE_NORSTRT is not fixed before attempting to clear this bit, bit 9 clears for one cycle and then gets reasserted. When this field is set to 1, the restart is disabled (IC_RESTART_EN bit (IC_CON[5]) =0) and the user is trying to send a START Byte.</div></li><li><div class="item-name"><a class="enum" href="enum.ABRT_SLVFLUSH_TXFIFO_A.html" title="enum rp2040_pac::i2c0::ic_tx_abrt_source::ABRT_SLVFLUSH_TXFIFO_A">ABRT_<wbr>SLVFLUS<wbr>H_<wbr>TXFIF<wbr>O_<wbr>A</a></div><div class="desc docblock-short">This field specifies that the Slave has received a read command and some data exists in the TX FIFO, so the slave issues a TX_ABRT interrupt to flush old data in TX FIFO.</div></li><li><div class="item-name"><a class="enum" href="enum.ABRT_SLVRD_INTX_A.html" title="enum rp2040_pac::i2c0::ic_tx_abrt_source::ABRT_SLVRD_INTX_A">ABRT_<wbr>SLVR<wbr>D_<wbr>INTX_<wbr>A</a></div><div class="desc docblock-short">1: When the processor side responds to a slave mode request for data to be transmitted to a remote master and user writes a 1 in CMD (bit 8) of IC_DATA_CMD register.</div></li><li><div class="item-name"><a class="enum" href="enum.ABRT_SLV_ARBLOST_A.html" title="enum rp2040_pac::i2c0::ic_tx_abrt_source::ABRT_SLV_ARBLOST_A">ABRT_<wbr>SLV_<wbr>ARBLOS<wbr>T_<wbr>A</a></div><div class="desc docblock-short">This field indicates that a Slave has lost the bus while transmitting data to a remote master. IC_TX_ABRT_SOURCE[12]
is set at the same time. Note: Even though the slave never ‘owns’ the bus, something could go wrong on the bus. This is a fail safe check. For instance, during a data transmission at the low-to-high transition of SCL, if what is on the data bus is not what is supposed to be transmitted, then DW_apb_i2c no longer own the bus.</div></li><li><div class="item-name"><a class="enum" href="enum.ABRT_TXDATA_NOACK_A.html" title="enum rp2040_pac::i2c0::ic_tx_abrt_source::ABRT_TXDATA_NOACK_A">ABRT_<wbr>TXDAT<wbr>A_<wbr>NOAC<wbr>K_<wbr>A</a></div><div class="desc docblock-short">This field indicates the master-mode only bit. When the master receives an acknowledgement for the address, but when it sends data byte(s) following the address, it did not receive an acknowledge from the remote slave(s).</div></li><li><div class="item-name"><a class="enum" href="enum.ABRT_USER_ABRT_A.html" title="enum rp2040_pac::i2c0::ic_tx_abrt_source::ABRT_USER_ABRT_A">ABRT_<wbr>USER_<wbr>ABRT_<wbr>A</a></div><div class="desc docblock-short">This is a master-mode-only bit. Master has detected the transfer abort (IC_ENABLE[1])</div></li><li><div class="item-name"><a class="enum" href="enum.ARB_LOST_A.html" title="enum rp2040_pac::i2c0::ic_tx_abrt_source::ARB_LOST_A">ARB_<wbr>LOST_<wbr>A</a></div><div class="desc docblock-short">This field specifies that the Master has lost arbitration, or if IC_TX_ABRT_SOURCE[14]
is also set, then the slave transmitter has lost arbitration.</div></li></ul><h2 id="types" class="section-header">Type Aliases<a href="#types" class="anchor">§</a></h2><ul class="item-table"><li><div class="item-name"><a class="type" href="type.ABRT_7B_ADDR_NOACK_R.html" title="type rp2040_pac::i2c0::ic_tx_abrt_source::ABRT_7B_ADDR_NOACK_R">ABRT_<wbr>7B_<wbr>ADDR_<wbr>NOAC<wbr>K_<wbr>R</a></div><div class="desc docblock-short">Field <code>ABRT_7B_ADDR_NOACK</code> reader - This field indicates that the Master is in 7-bit addressing mode and the address sent was not acknowledged by any slave.</div></li><li><div class="item-name"><a class="type" href="type.ABRT_10ADDR1_NOACK_R.html" title="type rp2040_pac::i2c0::ic_tx_abrt_source::ABRT_10ADDR1_NOACK_R">ABRT_<wbr>10ADD<wbr>R1_<wbr>NOAC<wbr>K_<wbr>R</a></div><div class="desc docblock-short">Field <code>ABRT_10ADDR1_NOACK</code> reader - This field indicates that the Master is in 10-bit address mode and the first 10-bit address byte was not acknowledged by any slave.</div></li><li><div class="item-name"><a class="type" href="type.ABRT_10ADDR2_NOACK_R.html" title="type rp2040_pac::i2c0::ic_tx_abrt_source::ABRT_10ADDR2_NOACK_R">ABRT_<wbr>10ADD<wbr>R2_<wbr>NOAC<wbr>K_<wbr>R</a></div><div class="desc docblock-short">Field <code>ABRT_10ADDR2_NOACK</code> reader - This field indicates that the Master is in 10-bit address mode and that the second address byte of the 10-bit address was not acknowledged by any slave.</div></li><li><div class="item-name"><a class="type" href="type.ABRT_10B_RD_NORSTRT_R.html" title="type rp2040_pac::i2c0::ic_tx_abrt_source::ABRT_10B_RD_NORSTRT_R">ABRT_<wbr>10B_<wbr>RD_<wbr>NORSTR<wbr>T_<wbr>R</a></div><div class="desc docblock-short">Field <code>ABRT_10B_RD_NORSTRT</code> reader - This field indicates that the restart is disabled (IC_RESTART_EN bit (IC_CON[5]) =0) and the master sends a read command in 10-bit addressing mode.</div></li><li><div class="item-name"><a class="type" href="type.ABRT_GCALL_NOACK_R.html" title="type rp2040_pac::i2c0::ic_tx_abrt_source::ABRT_GCALL_NOACK_R">ABRT_<wbr>GCAL<wbr>L_<wbr>NOAC<wbr>K_<wbr>R</a></div><div class="desc docblock-short">Field <code>ABRT_GCALL_NOACK</code> reader - This field indicates that DW_apb_i2c in master mode has sent a General Call and no slave on the bus acknowledged the General Call.</div></li><li><div class="item-name"><a class="type" href="type.ABRT_GCALL_READ_R.html" title="type rp2040_pac::i2c0::ic_tx_abrt_source::ABRT_GCALL_READ_R">ABRT_<wbr>GCAL<wbr>L_<wbr>READ_<wbr>R</a></div><div class="desc docblock-short">Field <code>ABRT_GCALL_READ</code> reader - This field indicates that DW_apb_i2c in the master mode has sent a General Call but the user programmed the byte following the General Call to be a read from the bus (IC_DATA_CMD[9]
is set to 1).</div></li><li><div class="item-name"><a class="type" href="type.ABRT_HS_ACKDET_R.html" title="type rp2040_pac::i2c0::ic_tx_abrt_source::ABRT_HS_ACKDET_R">ABRT_<wbr>HS_<wbr>ACKDE<wbr>T_<wbr>R</a></div><div class="desc docblock-short">Field <code>ABRT_HS_ACKDET</code> reader - This field indicates that the Master is in High Speed mode and the High Speed Master code was acknowledged (wrong behavior).</div></li><li><div class="item-name"><a class="type" href="type.ABRT_HS_NORSTRT_R.html" title="type rp2040_pac::i2c0::ic_tx_abrt_source::ABRT_HS_NORSTRT_R">ABRT_<wbr>HS_<wbr>NORSTR<wbr>T_<wbr>R</a></div><div class="desc docblock-short">Field <code>ABRT_HS_NORSTRT</code> reader - This field indicates that the restart is disabled (IC_RESTART_EN bit (IC_CON[5]) =0) and the user is trying to use the master to transfer data in High Speed mode.</div></li><li><div class="item-name"><a class="type" href="type.ABRT_MASTER_DIS_R.html" title="type rp2040_pac::i2c0::ic_tx_abrt_source::ABRT_MASTER_DIS_R">ABRT_<wbr>MASTE<wbr>R_<wbr>DIS_<wbr>R</a></div><div class="desc docblock-short">Field <code>ABRT_MASTER_DIS</code> reader - This field indicates that the User tries to initiate a Master operation with the Master mode disabled.</div></li><li><div class="item-name"><a class="type" href="type.ABRT_SBYTE_ACKDET_R.html" title="type rp2040_pac::i2c0::ic_tx_abrt_source::ABRT_SBYTE_ACKDET_R">ABRT_<wbr>SBYT<wbr>E_<wbr>ACKDE<wbr>T_<wbr>R</a></div><div class="desc docblock-short">Field <code>ABRT_SBYTE_ACKDET</code> reader - This field indicates that the Master has sent a START Byte and the START Byte was acknowledged (wrong behavior).</div></li><li><div class="item-name"><a class="type" href="type.ABRT_SBYTE_NORSTRT_R.html" title="type rp2040_pac::i2c0::ic_tx_abrt_source::ABRT_SBYTE_NORSTRT_R">ABRT_<wbr>SBYT<wbr>E_<wbr>NORSTR<wbr>T_<wbr>R</a></div><div class="desc docblock-short">Field <code>ABRT_SBYTE_NORSTRT</code> reader - To clear Bit 9, the source of the ABRT_SBYTE_NORSTRT must be fixed first; restart must be enabled (IC_CON[5]=1), the SPECIAL bit must be cleared (IC_TAR[11]), or the GC_OR_START bit must be cleared (IC_TAR[10]). Once the source of the ABRT_SBYTE_NORSTRT is fixed, then this bit can be cleared in the same manner as other bits in this register. If the source of the ABRT_SBYTE_NORSTRT is not fixed before attempting to clear this bit, bit 9 clears for one cycle and then gets reasserted. When this field is set to 1, the restart is disabled (IC_RESTART_EN bit (IC_CON[5]) =0) and the user is trying to send a START Byte.</div></li><li><div class="item-name"><a class="type" href="type.ABRT_SLVFLUSH_TXFIFO_R.html" title="type rp2040_pac::i2c0::ic_tx_abrt_source::ABRT_SLVFLUSH_TXFIFO_R">ABRT_<wbr>SLVFLUS<wbr>H_<wbr>TXFIF<wbr>O_<wbr>R</a></div><div class="desc docblock-short">Field <code>ABRT_SLVFLUSH_TXFIFO</code> reader - This field specifies that the Slave has received a read command and some data exists in the TX FIFO, so the slave issues a TX_ABRT interrupt to flush old data in TX FIFO.</div></li><li><div class="item-name"><a class="type" href="type.ABRT_SLVRD_INTX_R.html" title="type rp2040_pac::i2c0::ic_tx_abrt_source::ABRT_SLVRD_INTX_R">ABRT_<wbr>SLVR<wbr>D_<wbr>INTX_<wbr>R</a></div><div class="desc docblock-short">Field <code>ABRT_SLVRD_INTX</code> reader - 1: When the processor side responds to a slave mode request for data to be transmitted to a remote master and user writes a 1 in CMD (bit 8) of IC_DATA_CMD register.</div></li><li><div class="item-name"><a class="type" href="type.ABRT_SLV_ARBLOST_R.html" title="type rp2040_pac::i2c0::ic_tx_abrt_source::ABRT_SLV_ARBLOST_R">ABRT_<wbr>SLV_<wbr>ARBLOS<wbr>T_<wbr>R</a></div><div class="desc docblock-short">Field <code>ABRT_SLV_ARBLOST</code> reader - This field indicates that a Slave has lost the bus while transmitting data to a remote master. IC_TX_ABRT_SOURCE[12]
is set at the same time. Note: Even though the slave never ‘owns’ the bus, something could go wrong on the bus. This is a fail safe check. For instance, during a data transmission at the low-to-high transition of SCL, if what is on the data bus is not what is supposed to be transmitted, then DW_apb_i2c no longer own the bus.</div></li><li><div class="item-name"><a class="type" href="type.ABRT_TXDATA_NOACK_R.html" title="type rp2040_pac::i2c0::ic_tx_abrt_source::ABRT_TXDATA_NOACK_R">ABRT_<wbr>TXDAT<wbr>A_<wbr>NOAC<wbr>K_<wbr>R</a></div><div class="desc docblock-short">Field <code>ABRT_TXDATA_NOACK</code> reader - This field indicates the master-mode only bit. When the master receives an acknowledgement for the address, but when it sends data byte(s) following the address, it did not receive an acknowledge from the remote slave(s).</div></li><li><div class="item-name"><a class="type" href="type.ABRT_USER_ABRT_R.html" title="type rp2040_pac::i2c0::ic_tx_abrt_source::ABRT_USER_ABRT_R">ABRT_<wbr>USER_<wbr>ABRT_<wbr>R</a></div><div class="desc docblock-short">Field <code>ABRT_USER_ABRT</code> reader - This is a master-mode-only bit. Master has detected the transfer abort (IC_ENABLE[1])</div></li><li><div class="item-name"><a class="type" href="type.ARB_LOST_R.html" title="type rp2040_pac::i2c0::ic_tx_abrt_source::ARB_LOST_R">ARB_<wbr>LOST_<wbr>R</a></div><div class="desc docblock-short">Field <code>ARB_LOST</code> reader - This field specifies that the Master has lost arbitration, or if IC_TX_ABRT_SOURCE[14]
is also set, then the slave transmitter has lost arbitration.</div></li><li><div class="item-name"><a class="type" href="type.R.html" title="type rp2040_pac::i2c0::ic_tx_abrt_source::R">R</a></div><div class="desc docblock-short">Register <code>IC_TX_ABRT_SOURCE</code> reader</div></li><li><div class="item-name"><a class="type" href="type.TX_FLUSH_CNT_R.html" title="type rp2040_pac::i2c0::ic_tx_abrt_source::TX_FLUSH_CNT_R">TX_<wbr>FLUS<wbr>H_<wbr>CNT_<wbr>R</a></div><div class="desc docblock-short">Field <code>TX_FLUSH_CNT</code> reader - This field indicates the number of Tx FIFO Data Commands which are flushed due to TX_ABRT interrupt. It is cleared whenever I2C is disabled.</div></li></ul></section></div></main></body></html>