$date
	Mon Apr 22 21:34:22 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench_mux_8to1 $end
$var wire 1 ! data_out $end
$var reg 8 " data_in [7:0] $end
$var reg 3 # sel [2:0] $end
$scope module dut $end
$var wire 8 $ data_in [7:0] $end
$var wire 3 % sel [2:0] $end
$var wire 1 & o2 $end
$var wire 1 ' o1 $end
$var wire 1 ! data_out $end
$scope module mux1 $end
$var wire 4 ( data_in [3:0] $end
$var wire 2 ) sel [1:0] $end
$var reg 1 ' data_out $end
$upscope $end
$scope module mux2 $end
$var wire 4 * data_in [3:0] $end
$var wire 2 + sel [1:0] $end
$var reg 1 & data_out $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 +
b1000 *
b0 )
b0 (
0'
0&
b0 %
b10000000 $
b0 #
b10000000 "
0!
$end
#10000
1!
1'
b10 (
b0 *
b1 )
b1 +
b10 "
b10 $
b1 #
b1 %
#20000
0!
0'
b10 )
b10 +
b10 #
b10 %
#30000
1!
1'
b1000 (
b11 )
b11 +
b1000 "
b1000 $
b11 #
b11 %
#40000
