
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//chrt_clang_-O3:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401738 <.init>:
  401738:	stp	x29, x30, [sp, #-16]!
  40173c:	mov	x29, sp
  401740:	bl	401c40 <ferror@plt+0x60>
  401744:	ldp	x29, x30, [sp], #16
  401748:	ret

Disassembly of section .plt:

0000000000401750 <memcpy@plt-0x20>:
  401750:	stp	x16, x30, [sp, #-16]!
  401754:	adrp	x16, 416000 <ferror@plt+0x14420>
  401758:	ldr	x17, [x16, #4088]
  40175c:	add	x16, x16, #0xff8
  401760:	br	x17
  401764:	nop
  401768:	nop
  40176c:	nop

0000000000401770 <memcpy@plt>:
  401770:	adrp	x16, 417000 <ferror@plt+0x15420>
  401774:	ldr	x17, [x16]
  401778:	add	x16, x16, #0x0
  40177c:	br	x17

0000000000401780 <_exit@plt>:
  401780:	adrp	x16, 417000 <ferror@plt+0x15420>
  401784:	ldr	x17, [x16, #8]
  401788:	add	x16, x16, #0x8
  40178c:	br	x17

0000000000401790 <strtoul@plt>:
  401790:	adrp	x16, 417000 <ferror@plt+0x15420>
  401794:	ldr	x17, [x16, #16]
  401798:	add	x16, x16, #0x10
  40179c:	br	x17

00000000004017a0 <strlen@plt>:
  4017a0:	adrp	x16, 417000 <ferror@plt+0x15420>
  4017a4:	ldr	x17, [x16, #24]
  4017a8:	add	x16, x16, #0x18
  4017ac:	br	x17

00000000004017b0 <fputs@plt>:
  4017b0:	adrp	x16, 417000 <ferror@plt+0x15420>
  4017b4:	ldr	x17, [x16, #32]
  4017b8:	add	x16, x16, #0x20
  4017bc:	br	x17

00000000004017c0 <exit@plt>:
  4017c0:	adrp	x16, 417000 <ferror@plt+0x15420>
  4017c4:	ldr	x17, [x16, #40]
  4017c8:	add	x16, x16, #0x28
  4017cc:	br	x17

00000000004017d0 <dup@plt>:
  4017d0:	adrp	x16, 417000 <ferror@plt+0x15420>
  4017d4:	ldr	x17, [x16, #48]
  4017d8:	add	x16, x16, #0x30
  4017dc:	br	x17

00000000004017e0 <strtod@plt>:
  4017e0:	adrp	x16, 417000 <ferror@plt+0x15420>
  4017e4:	ldr	x17, [x16, #56]
  4017e8:	add	x16, x16, #0x38
  4017ec:	br	x17

00000000004017f0 <sprintf@plt>:
  4017f0:	adrp	x16, 417000 <ferror@plt+0x15420>
  4017f4:	ldr	x17, [x16, #64]
  4017f8:	add	x16, x16, #0x40
  4017fc:	br	x17

0000000000401800 <putc@plt>:
  401800:	adrp	x16, 417000 <ferror@plt+0x15420>
  401804:	ldr	x17, [x16, #72]
  401808:	add	x16, x16, #0x48
  40180c:	br	x17

0000000000401810 <opendir@plt>:
  401810:	adrp	x16, 417000 <ferror@plt+0x15420>
  401814:	ldr	x17, [x16, #80]
  401818:	add	x16, x16, #0x50
  40181c:	br	x17

0000000000401820 <__cxa_atexit@plt>:
  401820:	adrp	x16, 417000 <ferror@plt+0x15420>
  401824:	ldr	x17, [x16, #88]
  401828:	add	x16, x16, #0x58
  40182c:	br	x17

0000000000401830 <fputc@plt>:
  401830:	adrp	x16, 417000 <ferror@plt+0x15420>
  401834:	ldr	x17, [x16, #96]
  401838:	add	x16, x16, #0x60
  40183c:	br	x17

0000000000401840 <snprintf@plt>:
  401840:	adrp	x16, 417000 <ferror@plt+0x15420>
  401844:	ldr	x17, [x16, #104]
  401848:	add	x16, x16, #0x68
  40184c:	br	x17

0000000000401850 <localeconv@plt>:
  401850:	adrp	x16, 417000 <ferror@plt+0x15420>
  401854:	ldr	x17, [x16, #112]
  401858:	add	x16, x16, #0x70
  40185c:	br	x17

0000000000401860 <fileno@plt>:
  401860:	adrp	x16, 417000 <ferror@plt+0x15420>
  401864:	ldr	x17, [x16, #120]
  401868:	add	x16, x16, #0x78
  40186c:	br	x17

0000000000401870 <fclose@plt>:
  401870:	adrp	x16, 417000 <ferror@plt+0x15420>
  401874:	ldr	x17, [x16, #128]
  401878:	add	x16, x16, #0x80
  40187c:	br	x17

0000000000401880 <getpid@plt>:
  401880:	adrp	x16, 417000 <ferror@plt+0x15420>
  401884:	ldr	x17, [x16, #136]
  401888:	add	x16, x16, #0x88
  40188c:	br	x17

0000000000401890 <malloc@plt>:
  401890:	adrp	x16, 417000 <ferror@plt+0x15420>
  401894:	ldr	x17, [x16, #144]
  401898:	add	x16, x16, #0x90
  40189c:	br	x17

00000000004018a0 <open@plt>:
  4018a0:	adrp	x16, 417000 <ferror@plt+0x15420>
  4018a4:	ldr	x17, [x16, #152]
  4018a8:	add	x16, x16, #0x98
  4018ac:	br	x17

00000000004018b0 <__strtol_internal@plt>:
  4018b0:	adrp	x16, 417000 <ferror@plt+0x15420>
  4018b4:	ldr	x17, [x16, #160]
  4018b8:	add	x16, x16, #0xa0
  4018bc:	br	x17

00000000004018c0 <strncmp@plt>:
  4018c0:	adrp	x16, 417000 <ferror@plt+0x15420>
  4018c4:	ldr	x17, [x16, #168]
  4018c8:	add	x16, x16, #0xa8
  4018cc:	br	x17

00000000004018d0 <bindtextdomain@plt>:
  4018d0:	adrp	x16, 417000 <ferror@plt+0x15420>
  4018d4:	ldr	x17, [x16, #176]
  4018d8:	add	x16, x16, #0xb0
  4018dc:	br	x17

00000000004018e0 <__libc_start_main@plt>:
  4018e0:	adrp	x16, 417000 <ferror@plt+0x15420>
  4018e4:	ldr	x17, [x16, #184]
  4018e8:	add	x16, x16, #0xb8
  4018ec:	br	x17

00000000004018f0 <fgetc@plt>:
  4018f0:	adrp	x16, 417000 <ferror@plt+0x15420>
  4018f4:	ldr	x17, [x16, #192]
  4018f8:	add	x16, x16, #0xc0
  4018fc:	br	x17

0000000000401900 <memset@plt>:
  401900:	adrp	x16, 417000 <ferror@plt+0x15420>
  401904:	ldr	x17, [x16, #200]
  401908:	add	x16, x16, #0xc8
  40190c:	br	x17

0000000000401910 <fdopen@plt>:
  401910:	adrp	x16, 417000 <ferror@plt+0x15420>
  401914:	ldr	x17, [x16, #208]
  401918:	add	x16, x16, #0xd0
  40191c:	br	x17

0000000000401920 <__strtoul_internal@plt>:
  401920:	adrp	x16, 417000 <ferror@plt+0x15420>
  401924:	ldr	x17, [x16, #216]
  401928:	add	x16, x16, #0xd8
  40192c:	br	x17

0000000000401930 <calloc@plt>:
  401930:	adrp	x16, 417000 <ferror@plt+0x15420>
  401934:	ldr	x17, [x16, #224]
  401938:	add	x16, x16, #0xe0
  40193c:	br	x17

0000000000401940 <readdir@plt>:
  401940:	adrp	x16, 417000 <ferror@plt+0x15420>
  401944:	ldr	x17, [x16, #232]
  401948:	add	x16, x16, #0xe8
  40194c:	br	x17

0000000000401950 <strdup@plt>:
  401950:	adrp	x16, 417000 <ferror@plt+0x15420>
  401954:	ldr	x17, [x16, #240]
  401958:	add	x16, x16, #0xf0
  40195c:	br	x17

0000000000401960 <closedir@plt>:
  401960:	adrp	x16, 417000 <ferror@plt+0x15420>
  401964:	ldr	x17, [x16, #248]
  401968:	add	x16, x16, #0xf8
  40196c:	br	x17

0000000000401970 <sched_get_priority_max@plt>:
  401970:	adrp	x16, 417000 <ferror@plt+0x15420>
  401974:	ldr	x17, [x16, #256]
  401978:	add	x16, x16, #0x100
  40197c:	br	x17

0000000000401980 <close@plt>:
  401980:	adrp	x16, 417000 <ferror@plt+0x15420>
  401984:	ldr	x17, [x16, #264]
  401988:	add	x16, x16, #0x108
  40198c:	br	x17

0000000000401990 <__gmon_start__@plt>:
  401990:	adrp	x16, 417000 <ferror@plt+0x15420>
  401994:	ldr	x17, [x16, #272]
  401998:	add	x16, x16, #0x110
  40199c:	br	x17

00000000004019a0 <abort@plt>:
  4019a0:	adrp	x16, 417000 <ferror@plt+0x15420>
  4019a4:	ldr	x17, [x16, #280]
  4019a8:	add	x16, x16, #0x118
  4019ac:	br	x17

00000000004019b0 <textdomain@plt>:
  4019b0:	adrp	x16, 417000 <ferror@plt+0x15420>
  4019b4:	ldr	x17, [x16, #288]
  4019b8:	add	x16, x16, #0x120
  4019bc:	br	x17

00000000004019c0 <getopt_long@plt>:
  4019c0:	adrp	x16, 417000 <ferror@plt+0x15420>
  4019c4:	ldr	x17, [x16, #296]
  4019c8:	add	x16, x16, #0x128
  4019cc:	br	x17

00000000004019d0 <execvp@plt>:
  4019d0:	adrp	x16, 417000 <ferror@plt+0x15420>
  4019d4:	ldr	x17, [x16, #304]
  4019d8:	add	x16, x16, #0x130
  4019dc:	br	x17

00000000004019e0 <getpriority@plt>:
  4019e0:	adrp	x16, 417000 <ferror@plt+0x15420>
  4019e4:	ldr	x17, [x16, #312]
  4019e8:	add	x16, x16, #0x138
  4019ec:	br	x17

00000000004019f0 <strcmp@plt>:
  4019f0:	adrp	x16, 417000 <ferror@plt+0x15420>
  4019f4:	ldr	x17, [x16, #320]
  4019f8:	add	x16, x16, #0x140
  4019fc:	br	x17

0000000000401a00 <warn@plt>:
  401a00:	adrp	x16, 417000 <ferror@plt+0x15420>
  401a04:	ldr	x17, [x16, #328]
  401a08:	add	x16, x16, #0x148
  401a0c:	br	x17

0000000000401a10 <__ctype_b_loc@plt>:
  401a10:	adrp	x16, 417000 <ferror@plt+0x15420>
  401a14:	ldr	x17, [x16, #336]
  401a18:	add	x16, x16, #0x150
  401a1c:	br	x17

0000000000401a20 <strtol@plt>:
  401a20:	adrp	x16, 417000 <ferror@plt+0x15420>
  401a24:	ldr	x17, [x16, #344]
  401a28:	add	x16, x16, #0x158
  401a2c:	br	x17

0000000000401a30 <free@plt>:
  401a30:	adrp	x16, 417000 <ferror@plt+0x15420>
  401a34:	ldr	x17, [x16, #352]
  401a38:	add	x16, x16, #0x160
  401a3c:	br	x17

0000000000401a40 <sched_get_priority_min@plt>:
  401a40:	adrp	x16, 417000 <ferror@plt+0x15420>
  401a44:	ldr	x17, [x16, #360]
  401a48:	add	x16, x16, #0x168
  401a4c:	br	x17

0000000000401a50 <sched_getscheduler@plt>:
  401a50:	adrp	x16, 417000 <ferror@plt+0x15420>
  401a54:	ldr	x17, [x16, #368]
  401a58:	add	x16, x16, #0x170
  401a5c:	br	x17

0000000000401a60 <nanosleep@plt>:
  401a60:	adrp	x16, 417000 <ferror@plt+0x15420>
  401a64:	ldr	x17, [x16, #376]
  401a68:	add	x16, x16, #0x178
  401a6c:	br	x17

0000000000401a70 <vasprintf@plt>:
  401a70:	adrp	x16, 417000 <ferror@plt+0x15420>
  401a74:	ldr	x17, [x16, #384]
  401a78:	add	x16, x16, #0x180
  401a7c:	br	x17

0000000000401a80 <strndup@plt>:
  401a80:	adrp	x16, 417000 <ferror@plt+0x15420>
  401a84:	ldr	x17, [x16, #392]
  401a88:	add	x16, x16, #0x188
  401a8c:	br	x17

0000000000401a90 <strspn@plt>:
  401a90:	adrp	x16, 417000 <ferror@plt+0x15420>
  401a94:	ldr	x17, [x16, #400]
  401a98:	add	x16, x16, #0x190
  401a9c:	br	x17

0000000000401aa0 <strchr@plt>:
  401aa0:	adrp	x16, 417000 <ferror@plt+0x15420>
  401aa4:	ldr	x17, [x16, #408]
  401aa8:	add	x16, x16, #0x198
  401aac:	br	x17

0000000000401ab0 <sched_getparam@plt>:
  401ab0:	adrp	x16, 417000 <ferror@plt+0x15420>
  401ab4:	ldr	x17, [x16, #416]
  401ab8:	add	x16, x16, #0x1a0
  401abc:	br	x17

0000000000401ac0 <fflush@plt>:
  401ac0:	adrp	x16, 417000 <ferror@plt+0x15420>
  401ac4:	ldr	x17, [x16, #424]
  401ac8:	add	x16, x16, #0x1a8
  401acc:	br	x17

0000000000401ad0 <dirfd@plt>:
  401ad0:	adrp	x16, 417000 <ferror@plt+0x15420>
  401ad4:	ldr	x17, [x16, #432]
  401ad8:	add	x16, x16, #0x1b0
  401adc:	br	x17

0000000000401ae0 <warnx@plt>:
  401ae0:	adrp	x16, 417000 <ferror@plt+0x15420>
  401ae4:	ldr	x17, [x16, #440]
  401ae8:	add	x16, x16, #0x1b8
  401aec:	br	x17

0000000000401af0 <read@plt>:
  401af0:	adrp	x16, 417000 <ferror@plt+0x15420>
  401af4:	ldr	x17, [x16, #448]
  401af8:	add	x16, x16, #0x1c0
  401afc:	br	x17

0000000000401b00 <memchr@plt>:
  401b00:	adrp	x16, 417000 <ferror@plt+0x15420>
  401b04:	ldr	x17, [x16, #456]
  401b08:	add	x16, x16, #0x1c8
  401b0c:	br	x17

0000000000401b10 <dcgettext@plt>:
  401b10:	adrp	x16, 417000 <ferror@plt+0x15420>
  401b14:	ldr	x17, [x16, #464]
  401b18:	add	x16, x16, #0x1d0
  401b1c:	br	x17

0000000000401b20 <__isoc99_sscanf@plt>:
  401b20:	adrp	x16, 417000 <ferror@plt+0x15420>
  401b24:	ldr	x17, [x16, #472]
  401b28:	add	x16, x16, #0x1d8
  401b2c:	br	x17

0000000000401b30 <errx@plt>:
  401b30:	adrp	x16, 417000 <ferror@plt+0x15420>
  401b34:	ldr	x17, [x16, #480]
  401b38:	add	x16, x16, #0x1e0
  401b3c:	br	x17

0000000000401b40 <strcspn@plt>:
  401b40:	adrp	x16, 417000 <ferror@plt+0x15420>
  401b44:	ldr	x17, [x16, #488]
  401b48:	add	x16, x16, #0x1e8
  401b4c:	br	x17

0000000000401b50 <openat@plt>:
  401b50:	adrp	x16, 417000 <ferror@plt+0x15420>
  401b54:	ldr	x17, [x16, #496]
  401b58:	add	x16, x16, #0x1f0
  401b5c:	br	x17

0000000000401b60 <printf@plt>:
  401b60:	adrp	x16, 417000 <ferror@plt+0x15420>
  401b64:	ldr	x17, [x16, #504]
  401b68:	add	x16, x16, #0x1f8
  401b6c:	br	x17

0000000000401b70 <__errno_location@plt>:
  401b70:	adrp	x16, 417000 <ferror@plt+0x15420>
  401b74:	ldr	x17, [x16, #512]
  401b78:	add	x16, x16, #0x200
  401b7c:	br	x17

0000000000401b80 <syscall@plt>:
  401b80:	adrp	x16, 417000 <ferror@plt+0x15420>
  401b84:	ldr	x17, [x16, #520]
  401b88:	add	x16, x16, #0x208
  401b8c:	br	x17

0000000000401b90 <fprintf@plt>:
  401b90:	adrp	x16, 417000 <ferror@plt+0x15420>
  401b94:	ldr	x17, [x16, #528]
  401b98:	add	x16, x16, #0x210
  401b9c:	br	x17

0000000000401ba0 <fgets@plt>:
  401ba0:	adrp	x16, 417000 <ferror@plt+0x15420>
  401ba4:	ldr	x17, [x16, #536]
  401ba8:	add	x16, x16, #0x218
  401bac:	br	x17

0000000000401bb0 <err@plt>:
  401bb0:	adrp	x16, 417000 <ferror@plt+0x15420>
  401bb4:	ldr	x17, [x16, #544]
  401bb8:	add	x16, x16, #0x220
  401bbc:	br	x17

0000000000401bc0 <setlocale@plt>:
  401bc0:	adrp	x16, 417000 <ferror@plt+0x15420>
  401bc4:	ldr	x17, [x16, #552]
  401bc8:	add	x16, x16, #0x228
  401bcc:	br	x17

0000000000401bd0 <__fxstatat@plt>:
  401bd0:	adrp	x16, 417000 <ferror@plt+0x15420>
  401bd4:	ldr	x17, [x16, #560]
  401bd8:	add	x16, x16, #0x230
  401bdc:	br	x17

0000000000401be0 <ferror@plt>:
  401be0:	adrp	x16, 417000 <ferror@plt+0x15420>
  401be4:	ldr	x17, [x16, #568]
  401be8:	add	x16, x16, #0x238
  401bec:	br	x17

Disassembly of section .text:

0000000000401bf0 <.text>:
  401bf0:	mov	x29, #0x0                   	// #0
  401bf4:	mov	x30, #0x0                   	// #0
  401bf8:	mov	x5, x0
  401bfc:	ldr	x1, [sp]
  401c00:	add	x2, sp, #0x8
  401c04:	mov	x6, sp
  401c08:	movz	x0, #0x0, lsl #48
  401c0c:	movk	x0, #0x0, lsl #32
  401c10:	movk	x0, #0x40, lsl #16
  401c14:	movk	x0, #0x1cfc
  401c18:	movz	x3, #0x0, lsl #48
  401c1c:	movk	x3, #0x0, lsl #32
  401c20:	movk	x3, #0x40, lsl #16
  401c24:	movk	x3, #0x5090
  401c28:	movz	x4, #0x0, lsl #48
  401c2c:	movk	x4, #0x0, lsl #32
  401c30:	movk	x4, #0x40, lsl #16
  401c34:	movk	x4, #0x5110
  401c38:	bl	4018e0 <__libc_start_main@plt>
  401c3c:	bl	4019a0 <abort@plt>
  401c40:	adrp	x0, 416000 <ferror@plt+0x14420>
  401c44:	ldr	x0, [x0, #4064]
  401c48:	cbz	x0, 401c50 <ferror@plt+0x70>
  401c4c:	b	401990 <__gmon_start__@plt>
  401c50:	ret
  401c54:	nop
  401c58:	adrp	x0, 417000 <ferror@plt+0x15420>
  401c5c:	add	x0, x0, #0x258
  401c60:	adrp	x1, 417000 <ferror@plt+0x15420>
  401c64:	add	x1, x1, #0x258
  401c68:	cmp	x1, x0
  401c6c:	b.eq	401c84 <ferror@plt+0xa4>  // b.none
  401c70:	adrp	x1, 405000 <ferror@plt+0x3420>
  401c74:	ldr	x1, [x1, #328]
  401c78:	cbz	x1, 401c84 <ferror@plt+0xa4>
  401c7c:	mov	x16, x1
  401c80:	br	x16
  401c84:	ret
  401c88:	adrp	x0, 417000 <ferror@plt+0x15420>
  401c8c:	add	x0, x0, #0x258
  401c90:	adrp	x1, 417000 <ferror@plt+0x15420>
  401c94:	add	x1, x1, #0x258
  401c98:	sub	x1, x1, x0
  401c9c:	lsr	x2, x1, #63
  401ca0:	add	x1, x2, x1, asr #3
  401ca4:	cmp	xzr, x1, asr #1
  401ca8:	asr	x1, x1, #1
  401cac:	b.eq	401cc4 <ferror@plt+0xe4>  // b.none
  401cb0:	adrp	x2, 405000 <ferror@plt+0x3420>
  401cb4:	ldr	x2, [x2, #336]
  401cb8:	cbz	x2, 401cc4 <ferror@plt+0xe4>
  401cbc:	mov	x16, x2
  401cc0:	br	x16
  401cc4:	ret
  401cc8:	stp	x29, x30, [sp, #-32]!
  401ccc:	mov	x29, sp
  401cd0:	str	x19, [sp, #16]
  401cd4:	adrp	x19, 417000 <ferror@plt+0x15420>
  401cd8:	ldrb	w0, [x19, #640]
  401cdc:	cbnz	w0, 401cec <ferror@plt+0x10c>
  401ce0:	bl	401c58 <ferror@plt+0x78>
  401ce4:	mov	w0, #0x1                   	// #1
  401ce8:	strb	w0, [x19, #640]
  401cec:	ldr	x19, [sp, #16]
  401cf0:	ldp	x29, x30, [sp], #32
  401cf4:	ret
  401cf8:	b	401c88 <ferror@plt+0xa8>
  401cfc:	sub	sp, sp, #0xc0
  401d00:	adrp	x8, 405000 <ferror@plt+0x3420>
  401d04:	ldr	d0, [x8, #344]
  401d08:	stp	x20, x19, [sp, #176]
  401d0c:	mov	x19, x1
  401d10:	adrp	x1, 405000 <ferror@plt+0x3420>
  401d14:	stp	x22, x21, [sp, #160]
  401d18:	mov	w21, w0
  401d1c:	movi	v1.2d, #0x0
  401d20:	add	x1, x1, #0x99e
  401d24:	mov	w0, #0x6                   	// #6
  401d28:	stp	x29, x30, [sp, #96]
  401d2c:	stp	x28, x27, [sp, #112]
  401d30:	stp	x26, x25, [sp, #128]
  401d34:	stp	x24, x23, [sp, #144]
  401d38:	add	x29, sp, #0x60
  401d3c:	str	xzr, [sp, #80]
  401d40:	stp	q1, q1, [sp, #48]
  401d44:	str	d0, [sp, #40]
  401d48:	bl	401bc0 <setlocale@plt>
  401d4c:	adrp	x20, 405000 <ferror@plt+0x3420>
  401d50:	add	x20, x20, #0x513
  401d54:	adrp	x1, 405000 <ferror@plt+0x3420>
  401d58:	add	x1, x1, #0x51e
  401d5c:	mov	x0, x20
  401d60:	bl	4018d0 <bindtextdomain@plt>
  401d64:	mov	x0, x20
  401d68:	bl	4019b0 <textdomain@plt>
  401d6c:	adrp	x0, 402000 <ferror@plt+0x420>
  401d70:	add	x0, x0, #0x88c
  401d74:	bl	405118 <ferror@plt+0x3538>
  401d78:	ldrb	w8, [sp, #80]
  401d7c:	ldp	x24, x25, [sp, #64]
  401d80:	ldr	x23, [sp, #56]
  401d84:	sub	w10, w21, #0x1
  401d88:	str	w8, [sp, #36]
  401d8c:	mov	w8, #0xffffffff            	// #-1
  401d90:	str	w8, [sp, #32]
  401d94:	ldp	w20, w8, [sp, #40]
  401d98:	adrp	x26, 405000 <ferror@plt+0x3420>
  401d9c:	mov	w22, wzr
  401da0:	mov	w9, #0x2                   	// #2
  401da4:	add	x26, x26, #0x270
  401da8:	sxtw	x10, w10
  401dac:	stp	xzr, xzr, [sp, #8]
  401db0:	str	xzr, [sp, #24]
  401db4:	str	x10, [sp]
  401db8:	adrp	x2, 405000 <ferror@plt+0x3420>
  401dbc:	mov	w0, w21
  401dc0:	mov	x1, x19
  401dc4:	add	x2, x2, #0x530
  401dc8:	mov	x3, x26
  401dcc:	mov	x4, xzr
  401dd0:	mov	w28, w9
  401dd4:	mov	w27, w8
  401dd8:	bl	4019c0 <getopt_long@plt>
  401ddc:	add	w9, w0, #0x1
  401de0:	cmp	w9, #0x77
  401de4:	b.hi	402340 <ferror@plt+0x760>  // b.pmore
  401de8:	adrp	x12, 405000 <ferror@plt+0x3420>
  401dec:	add	x12, x12, #0x160
  401df0:	adr	x10, 401db8 <ferror@plt+0x1d8>
  401df4:	ldrh	w11, [x12, x9, lsl #1]
  401df8:	add	x10, x10, x11, lsl #2
  401dfc:	mov	w8, #0x3                   	// #3
  401e00:	mov	w9, #0x3                   	// #3
  401e04:	br	x10
  401e08:	adrp	x8, 417000 <ferror@plt+0x15420>
  401e0c:	ldr	x24, [x8, #608]
  401e10:	adrp	x1, 405000 <ferror@plt+0x3420>
  401e14:	mov	w2, #0x5                   	// #5
  401e18:	mov	x0, xzr
  401e1c:	add	x1, x1, #0x58b
  401e20:	bl	401b10 <dcgettext@plt>
  401e24:	mov	x1, x0
  401e28:	mov	x0, x24
  401e2c:	bl	40378c <ferror@plt+0x1bac>
  401e30:	mov	x24, x0
  401e34:	mov	w8, w27
  401e38:	str	x0, [sp, #8]
  401e3c:	mov	w9, w28
  401e40:	b	401db8 <ferror@plt+0x1d8>
  401e44:	mov	w8, #0x2                   	// #2
  401e48:	mov	w9, #0x2                   	// #2
  401e4c:	b	401db8 <ferror@plt+0x1d8>
  401e50:	mov	w8, #0x1                   	// #1
  401e54:	mov	w9, #0x1                   	// #1
  401e58:	b	401db8 <ferror@plt+0x1d8>
  401e5c:	mov	w8, #0x5                   	// #5
  401e60:	mov	w9, #0x5                   	// #5
  401e64:	b	401db8 <ferror@plt+0x1d8>
  401e68:	mov	w8, wzr
  401e6c:	mov	w9, wzr
  401e70:	b	401db8 <ferror@plt+0x1d8>
  401e74:	mov	w8, #0x6                   	// #6
  401e78:	mov	w9, #0x6                   	// #6
  401e7c:	b	401db8 <ferror@plt+0x1d8>
  401e80:	orr	w22, w22, #0x8
  401e84:	b	401f0c <ferror@plt+0x32c>
  401e88:	adrp	x8, 417000 <ferror@plt+0x15420>
  401e8c:	ldr	x25, [x8, #608]
  401e90:	adrp	x1, 405000 <ferror@plt+0x3420>
  401e94:	mov	w2, #0x5                   	// #5
  401e98:	mov	x0, xzr
  401e9c:	add	x1, x1, #0x573
  401ea0:	bl	401b10 <dcgettext@plt>
  401ea4:	mov	x1, x0
  401ea8:	mov	x0, x25
  401eac:	bl	40378c <ferror@plt+0x1bac>
  401eb0:	mov	x25, x0
  401eb4:	mov	w8, w27
  401eb8:	str	x0, [sp, #16]
  401ebc:	mov	w9, w28
  401ec0:	b	401db8 <ferror@plt+0x1d8>
  401ec4:	adrp	x8, 417000 <ferror@plt+0x15420>
  401ec8:	ldr	x23, [x8, #608]
  401ecc:	adrp	x1, 405000 <ferror@plt+0x3420>
  401ed0:	mov	w2, #0x5                   	// #5
  401ed4:	mov	x0, xzr
  401ed8:	add	x1, x1, #0x55a
  401edc:	bl	401b10 <dcgettext@plt>
  401ee0:	mov	x1, x0
  401ee4:	mov	x0, x23
  401ee8:	bl	40378c <ferror@plt+0x1bac>
  401eec:	mov	x23, x0
  401ef0:	mov	w8, w27
  401ef4:	str	x0, [sp, #24]
  401ef8:	mov	w9, w28
  401efc:	b	401db8 <ferror@plt+0x1d8>
  401f00:	orr	w22, w22, #0x2
  401f04:	b	401f0c <ferror@plt+0x32c>
  401f08:	orr	w22, w22, #0x1
  401f0c:	mov	w8, w27
  401f10:	mov	w9, w28
  401f14:	str	w22, [sp, #36]
  401f18:	b	401db8 <ferror@plt+0x1d8>
  401f1c:	bl	401b70 <__errno_location@plt>
  401f20:	ldr	x8, [sp]
  401f24:	str	wzr, [x0]
  401f28:	adrp	x1, 405000 <ferror@plt+0x3420>
  401f2c:	mov	w2, #0x5                   	// #5
  401f30:	ldr	x20, [x19, x8, lsl #3]
  401f34:	mov	x0, xzr
  401f38:	add	x1, x1, #0x545
  401f3c:	bl	401b10 <dcgettext@plt>
  401f40:	mov	x1, x0
  401f44:	mov	x0, x20
  401f48:	bl	403510 <ferror@plt+0x1930>
  401f4c:	mov	w20, w0
  401f50:	mov	w8, w27
  401f54:	mov	w9, w28
  401f58:	str	w0, [sp, #32]
  401f5c:	b	401db8 <ferror@plt+0x1d8>
  401f60:	str	x23, [sp, #56]
  401f64:	adrp	x23, 417000 <ferror@plt+0x15420>
  401f68:	ldr	w8, [x23, #616]
  401f6c:	stp	w20, w27, [sp, #40]
  401f70:	ldp	w20, w9, [sp, #32]
  401f74:	stp	x24, x25, [sp, #64]
  401f78:	mov	w24, w22
  401f7c:	strb	w9, [sp, #80]
  401f80:	tbnz	w20, #31, 401f8c <ferror@plt+0x3ac>
  401f84:	cmp	w8, w21
  401f88:	b.ge	40240c <ferror@plt+0x82c>  // b.tcont
  401f8c:	cmn	w20, #0x1
  401f90:	b.eq	4021b8 <ferror@plt+0x5d8>  // b.none
  401f94:	tbnz	w20, #31, 4021c4 <ferror@plt+0x5e4>
  401f98:	sub	w8, w21, w8
  401f9c:	cmp	w8, #0x1
  401fa0:	b.eq	401fa8 <ferror@plt+0x3c8>  // b.none
  401fa4:	tbz	w24, #3, 4021c4 <ferror@plt+0x5e4>
  401fa8:	add	x0, sp, #0x28
  401fac:	bl	4027e8 <ferror@plt+0xc08>
  401fb0:	ldr	w8, [x23, #616]
  401fb4:	sub	w8, w21, w8
  401fb8:	cmp	w8, #0x1
  401fbc:	b.ne	4021c4 <ferror@plt+0x5e4>  // b.any
  401fc0:	b	4022ac <ferror@plt+0x6cc>
  401fc4:	ldr	w8, [sp, #36]
  401fc8:	stp	w20, w27, [sp, #40]
  401fcc:	adrp	x27, 405000 <ferror@plt+0x3420>
  401fd0:	adrp	x19, 405000 <ferror@plt+0x3420>
  401fd4:	adrp	x28, 405000 <ferror@plt+0x3420>
  401fd8:	adrp	x20, 405000 <ferror@plt+0x3420>
  401fdc:	adrp	x21, 405000 <ferror@plt+0x3420>
  401fe0:	mov	x26, xzr
  401fe4:	add	x27, x27, #0x490
  401fe8:	add	x19, x19, #0x716
  401fec:	add	x28, x28, #0x746
  401ff0:	add	x20, x20, #0x257
  401ff4:	add	x21, x21, #0x733
  401ff8:	stp	x24, x25, [sp, #64]
  401ffc:	str	x23, [sp, #56]
  402000:	strb	w8, [sp, #80]
  402004:	b	40202c <ferror@plt+0x44c>
  402008:	adrp	x1, 405000 <ferror@plt+0x3420>
  40200c:	add	x1, x1, #0x752
  402010:	mov	x0, x25
  402014:	mov	w2, w23
  402018:	mov	w3, w22
  40201c:	bl	401b60 <printf@plt>
  402020:	add	x26, x26, #0x4
  402024:	cmp	x26, #0x18
  402028:	b.eq	4022ac <ferror@plt+0x6cc>  // b.none
  40202c:	ldr	w24, [x27, x26]
  402030:	mov	w0, w24
  402034:	bl	401970 <sched_get_priority_max@plt>
  402038:	mov	w22, w0
  40203c:	mov	w0, w24
  402040:	bl	401a40 <sched_get_priority_min@plt>
  402044:	orr	w8, w0, w22
  402048:	tbnz	w8, #31, 402090 <ferror@plt+0x4b0>
  40204c:	mov	w23, w0
  402050:	mov	w2, #0x5                   	// #5
  402054:	mov	x0, xzr
  402058:	mov	x1, x19
  40205c:	bl	401b10 <dcgettext@plt>
  402060:	cmp	w24, #0x6
  402064:	mov	x25, x0
  402068:	b.hi	4020d8 <ferror@plt+0x4f8>  // b.pmore
  40206c:	mov	w8, w24
  402070:	adr	x9, 402008 <ferror@plt+0x428>
  402074:	ldrb	w10, [x20, x8]
  402078:	add	x9, x9, x10, lsl #2
  40207c:	mov	x1, x28
  402080:	br	x9
  402084:	adrp	x1, 405000 <ferror@plt+0x3420>
  402088:	add	x1, x1, #0x771
  40208c:	b	402010 <ferror@plt+0x430>
  402090:	mov	w2, #0x5                   	// #5
  402094:	mov	x0, xzr
  402098:	mov	x1, x21
  40209c:	bl	401b10 <dcgettext@plt>
  4020a0:	cmp	w24, #0x6
  4020a4:	mov	x22, x0
  4020a8:	b.hi	402120 <ferror@plt+0x540>  // b.pmore
  4020ac:	adrp	x11, 405000 <ferror@plt+0x3420>
  4020b0:	mov	w8, w24
  4020b4:	add	x11, x11, #0x250
  4020b8:	adr	x9, 4020cc <ferror@plt+0x4ec>
  4020bc:	ldrb	w10, [x11, x8]
  4020c0:	add	x9, x9, x10, lsl #2
  4020c4:	mov	x1, x28
  4020c8:	br	x9
  4020cc:	adrp	x1, 405000 <ferror@plt+0x3420>
  4020d0:	add	x1, x1, #0x771
  4020d4:	b	4021a0 <ferror@plt+0x5c0>
  4020d8:	mov	w8, #0x2                   	// #2
  4020dc:	movk	w8, #0x4000, lsl #16
  4020e0:	cmp	w24, w8
  4020e4:	b.eq	402114 <ferror@plt+0x534>  // b.none
  4020e8:	mov	w8, #0x1                   	// #1
  4020ec:	movk	w8, #0x4000, lsl #16
  4020f0:	cmp	w24, w8
  4020f4:	b.eq	402008 <ferror@plt+0x428>  // b.none
  4020f8:	adrp	x1, 405000 <ferror@plt+0x3420>
  4020fc:	mov	w2, #0x5                   	// #5
  402100:	mov	x0, xzr
  402104:	add	x1, x1, #0x78c
  402108:	bl	401b10 <dcgettext@plt>
  40210c:	mov	x1, x0
  402110:	b	402010 <ferror@plt+0x430>
  402114:	adrp	x1, 405000 <ferror@plt+0x3420>
  402118:	add	x1, x1, #0x768
  40211c:	b	402010 <ferror@plt+0x430>
  402120:	mov	w8, #0x2                   	// #2
  402124:	movk	w8, #0x4000, lsl #16
  402128:	cmp	w24, w8
  40212c:	b.eq	40214c <ferror@plt+0x56c>  // b.none
  402130:	mov	w8, #0x1                   	// #1
  402134:	movk	w8, #0x4000, lsl #16
  402138:	cmp	w24, w8
  40213c:	b.ne	402170 <ferror@plt+0x590>  // b.any
  402140:	adrp	x1, 405000 <ferror@plt+0x3420>
  402144:	add	x1, x1, #0x752
  402148:	b	4021a0 <ferror@plt+0x5c0>
  40214c:	adrp	x1, 405000 <ferror@plt+0x3420>
  402150:	add	x1, x1, #0x768
  402154:	b	4021a0 <ferror@plt+0x5c0>
  402158:	adrp	x1, 405000 <ferror@plt+0x3420>
  40215c:	add	x1, x1, #0x75d
  402160:	b	402010 <ferror@plt+0x430>
  402164:	adrp	x1, 405000 <ferror@plt+0x3420>
  402168:	add	x1, x1, #0x77d
  40216c:	b	402010 <ferror@plt+0x430>
  402170:	adrp	x1, 405000 <ferror@plt+0x3420>
  402174:	mov	w2, #0x5                   	// #5
  402178:	mov	x0, xzr
  40217c:	add	x1, x1, #0x78c
  402180:	bl	401b10 <dcgettext@plt>
  402184:	mov	x1, x0
  402188:	b	4021a0 <ferror@plt+0x5c0>
  40218c:	adrp	x1, 405000 <ferror@plt+0x3420>
  402190:	add	x1, x1, #0x75d
  402194:	b	4021a0 <ferror@plt+0x5c0>
  402198:	adrp	x1, 405000 <ferror@plt+0x3420>
  40219c:	add	x1, x1, #0x77d
  4021a0:	mov	x0, x22
  4021a4:	bl	401b60 <printf@plt>
  4021a8:	add	x26, x26, #0x4
  4021ac:	cmp	x26, #0x18
  4021b0:	b.ne	40202c <ferror@plt+0x44c>  // b.any
  4021b4:	b	4022ac <ferror@plt+0x6cc>
  4021b8:	sub	w8, w21, w8
  4021bc:	cmp	w8, #0x1
  4021c0:	b.le	40240c <ferror@plt+0x82c>
  4021c4:	bl	401b70 <__errno_location@plt>
  4021c8:	str	wzr, [x0]
  4021cc:	ldrsw	x8, [x23, #616]
  4021d0:	adrp	x1, 405000 <ferror@plt+0x3420>
  4021d4:	mov	x21, x0
  4021d8:	add	x1, x1, #0x5f4
  4021dc:	ldr	x22, [x19, x8, lsl #3]
  4021e0:	mov	w2, #0x5                   	// #5
  4021e4:	mov	x0, xzr
  4021e8:	bl	401b10 <dcgettext@plt>
  4021ec:	mov	x1, x0
  4021f0:	mov	x0, x22
  4021f4:	bl	403510 <ferror@plt+0x1930>
  4021f8:	mov	w22, w0
  4021fc:	str	w0, [sp, #48]
  402200:	tbz	w24, #1, 402210 <ferror@plt+0x630>
  402204:	sub	w8, w28, #0x1
  402208:	cmp	w8, #0x2
  40220c:	b.cs	402430 <ferror@plt+0x850>  // b.hs, b.nlast
  402210:	ldp	x10, x9, [sp, #16]
  402214:	ldr	x11, [sp, #8]
  402218:	cmp	w28, #0x6
  40221c:	orr	x8, x9, x11
  402220:	orr	x8, x8, x10
  402224:	cbz	x8, 402238 <ferror@plt+0x658>
  402228:	b.ne	402484 <ferror@plt+0x8a4>  // b.any
  40222c:	cbz	x11, 40223c <ferror@plt+0x65c>
  402230:	cbnz	x9, 40224c <ferror@plt+0x66c>
  402234:	b	402248 <ferror@plt+0x668>
  402238:	b.ne	40224c <ferror@plt+0x66c>  // b.any
  40223c:	mov	x11, x10
  402240:	str	x10, [sp, #64]
  402244:	cbnz	x9, 40224c <ferror@plt+0x66c>
  402248:	str	x11, [sp, #56]
  40224c:	cmn	w20, #0x1
  402250:	b.ne	40225c <ferror@plt+0x67c>  // b.any
  402254:	mov	w20, wzr
  402258:	str	wzr, [sp, #40]
  40225c:	mov	w0, w28
  402260:	bl	401a40 <sched_get_priority_min@plt>
  402264:	cmp	w22, w0
  402268:	b.lt	4023e8 <ferror@plt+0x808>  // b.tstop
  40226c:	mov	w0, w28
  402270:	bl	401970 <sched_get_priority_max@plt>
  402274:	cmp	w0, w22
  402278:	b.lt	4023e8 <ferror@plt+0x808>  // b.tstop
  40227c:	tbnz	w24, #0, 4022d0 <ferror@plt+0x6f0>
  402280:	add	x0, sp, #0x28
  402284:	mov	w1, w20
  402288:	bl	402d10 <ferror@plt+0x1130>
  40228c:	cmn	w0, #0x1
  402290:	b.eq	4024a4 <ferror@plt+0x8c4>  // b.none
  402294:	orr	w8, w24, #0x4
  402298:	strb	w8, [sp, #80]
  40229c:	tbz	w24, #3, 4022a8 <ferror@plt+0x6c8>
  4022a0:	add	x0, sp, #0x28
  4022a4:	bl	4027e8 <ferror@plt+0xc08>
  4022a8:	cbz	w20, 40243c <ferror@plt+0x85c>
  4022ac:	ldp	x20, x19, [sp, #176]
  4022b0:	ldp	x22, x21, [sp, #160]
  4022b4:	ldp	x24, x23, [sp, #144]
  4022b8:	ldp	x26, x25, [sp, #128]
  4022bc:	ldp	x28, x27, [sp, #112]
  4022c0:	ldp	x29, x30, [sp, #96]
  4022c4:	mov	w0, wzr
  4022c8:	add	sp, sp, #0xc0
  4022cc:	ret
  4022d0:	mov	w0, w20
  4022d4:	bl	4049dc <ferror@plt+0x2dfc>
  4022d8:	cbz	x0, 4024c8 <ferror@plt+0x8e8>
  4022dc:	mov	x22, x0
  4022e0:	sub	x1, x29, #0x4
  4022e4:	mov	x0, x22
  4022e8:	bl	404a70 <ferror@plt+0x2e90>
  4022ec:	cbnz	w0, 402328 <ferror@plt+0x748>
  4022f0:	ldur	w1, [x29, #-4]
  4022f4:	add	x0, sp, #0x28
  4022f8:	bl	402d10 <ferror@plt+0x1130>
  4022fc:	cmn	w0, #0x1
  402300:	b.ne	4022e0 <ferror@plt+0x700>  // b.any
  402304:	adrp	x1, 405000 <ferror@plt+0x3420>
  402308:	add	x1, x1, #0xda2
  40230c:	mov	w2, #0x5                   	// #5
  402310:	mov	x0, xzr
  402314:	bl	401b10 <dcgettext@plt>
  402318:	ldur	w2, [x29, #-4]
  40231c:	mov	x1, x0
  402320:	mov	w0, #0x1                   	// #1
  402324:	bl	401bb0 <err@plt>
  402328:	mov	x0, x22
  40232c:	bl	404a40 <ferror@plt+0x2e60>
  402330:	orr	w8, w24, #0x4
  402334:	strb	w8, [sp, #80]
  402338:	tbnz	w24, #3, 4022a0 <ferror@plt+0x6c0>
  40233c:	b	4022a8 <ferror@plt+0x6c8>
  402340:	adrp	x8, 417000 <ferror@plt+0x15420>
  402344:	ldr	x19, [x8, #600]
  402348:	ldr	w8, [sp, #36]
  40234c:	stp	x24, x25, [sp, #64]
  402350:	str	x23, [sp, #56]
  402354:	stp	w20, w27, [sp, #40]
  402358:	strb	w8, [sp, #80]
  40235c:	adrp	x1, 405000 <ferror@plt+0x3420>
  402360:	add	x1, x1, #0x5c3
  402364:	mov	w2, #0x5                   	// #5
  402368:	mov	x0, xzr
  40236c:	bl	401b10 <dcgettext@plt>
  402370:	adrp	x8, 417000 <ferror@plt+0x15420>
  402374:	ldr	x2, [x8, #632]
  402378:	mov	x1, x0
  40237c:	mov	x0, x19
  402380:	bl	401b90 <fprintf@plt>
  402384:	mov	w0, #0x1                   	// #1
  402388:	bl	4017c0 <exit@plt>
  40238c:	ldr	w8, [sp, #36]
  402390:	adrp	x1, 405000 <ferror@plt+0x3420>
  402394:	add	x1, x1, #0x5a5
  402398:	mov	w2, #0x5                   	// #5
  40239c:	mov	x0, xzr
  4023a0:	stp	x24, x25, [sp, #64]
  4023a4:	str	x23, [sp, #56]
  4023a8:	strb	w8, [sp, #80]
  4023ac:	stp	w20, w27, [sp, #40]
  4023b0:	bl	401b10 <dcgettext@plt>
  4023b4:	adrp	x8, 417000 <ferror@plt+0x15420>
  4023b8:	ldr	x1, [x8, #632]
  4023bc:	adrp	x2, 405000 <ferror@plt+0x3420>
  4023c0:	add	x2, x2, #0x5b1
  4023c4:	bl	401b60 <printf@plt>
  4023c8:	mov	w0, wzr
  4023cc:	bl	4017c0 <exit@plt>
  4023d0:	ldr	w8, [sp, #36]
  4023d4:	stp	x24, x25, [sp, #64]
  4023d8:	str	x23, [sp, #56]
  4023dc:	stp	w20, w27, [sp, #40]
  4023e0:	strb	w8, [sp, #80]
  4023e4:	bl	4024e4 <ferror@plt+0x904>
  4023e8:	adrp	x1, 405000 <ferror@plt+0x3420>
  4023ec:	add	x1, x1, #0x6ac
  4023f0:	mov	w2, #0x5                   	// #5
  4023f4:	mov	x0, xzr
  4023f8:	bl	401b10 <dcgettext@plt>
  4023fc:	mov	x1, x0
  402400:	mov	w0, #0x1                   	// #1
  402404:	mov	w2, w22
  402408:	bl	401b30 <errx@plt>
  40240c:	adrp	x1, 405000 <ferror@plt+0x3420>
  402410:	add	x1, x1, #0x5ea
  402414:	mov	w2, #0x5                   	// #5
  402418:	mov	x0, xzr
  40241c:	bl	401b10 <dcgettext@plt>
  402420:	bl	401ae0 <warnx@plt>
  402424:	adrp	x8, 417000 <ferror@plt+0x15420>
  402428:	ldr	x19, [x8, #600]
  40242c:	b	40235c <ferror@plt+0x77c>
  402430:	adrp	x1, 405000 <ferror@plt+0x3420>
  402434:	add	x1, x1, #0x60e
  402438:	b	40248c <ferror@plt+0x8ac>
  40243c:	ldrsw	x8, [x23, #616]
  402440:	add	x19, x19, x8, lsl #3
  402444:	ldr	x0, [x19, #8]!
  402448:	mov	x1, x19
  40244c:	bl	4019d0 <execvp@plt>
  402450:	ldr	w8, [x21]
  402454:	adrp	x1, 405000 <ferror@plt+0x3420>
  402458:	add	x1, x1, #0x6f5
  40245c:	mov	w2, #0x5                   	// #5
  402460:	cmp	w8, #0x2
  402464:	mov	w8, #0x7e                  	// #126
  402468:	mov	x0, xzr
  40246c:	cinc	w20, w8, eq  // eq = none
  402470:	bl	401b10 <dcgettext@plt>
  402474:	ldr	x2, [x19]
  402478:	mov	x1, x0
  40247c:	mov	w0, w20
  402480:	bl	401bb0 <err@plt>
  402484:	adrp	x1, 405000 <ferror@plt+0x3420>
  402488:	add	x1, x1, #0x65c
  40248c:	mov	w2, #0x5                   	// #5
  402490:	mov	x0, xzr
  402494:	bl	401b10 <dcgettext@plt>
  402498:	mov	x1, x0
  40249c:	mov	w0, #0x1                   	// #1
  4024a0:	bl	401b30 <errx@plt>
  4024a4:	adrp	x1, 405000 <ferror@plt+0x3420>
  4024a8:	add	x1, x1, #0xdc0
  4024ac:	mov	w2, #0x5                   	// #5
  4024b0:	mov	x0, xzr
  4024b4:	bl	401b10 <dcgettext@plt>
  4024b8:	mov	x1, x0
  4024bc:	mov	w0, #0x1                   	// #1
  4024c0:	mov	w2, w20
  4024c4:	bl	401bb0 <err@plt>
  4024c8:	adrp	x1, 405000 <ferror@plt+0x3420>
  4024cc:	add	x1, x1, #0xc13
  4024d0:	mov	w2, #0x5                   	// #5
  4024d4:	bl	401b10 <dcgettext@plt>
  4024d8:	mov	x1, x0
  4024dc:	mov	w0, #0x1                   	// #1
  4024e0:	bl	401bb0 <err@plt>
  4024e4:	stp	x29, x30, [sp, #-32]!
  4024e8:	adrp	x8, 417000 <ferror@plt+0x15420>
  4024ec:	str	x19, [sp, #16]
  4024f0:	ldr	x19, [x8, #624]
  4024f4:	adrp	x1, 405000 <ferror@plt+0x3420>
  4024f8:	add	x1, x1, #0x794
  4024fc:	mov	w2, #0x5                   	// #5
  402500:	mov	x0, xzr
  402504:	mov	x29, sp
  402508:	bl	401b10 <dcgettext@plt>
  40250c:	mov	x1, x19
  402510:	bl	4017b0 <fputs@plt>
  402514:	mov	w0, #0xa                   	// #10
  402518:	mov	x1, x19
  40251c:	bl	401830 <fputc@plt>
  402520:	adrp	x1, 405000 <ferror@plt+0x3420>
  402524:	add	x1, x1, #0x7d6
  402528:	mov	w2, #0x5                   	// #5
  40252c:	mov	x0, xzr
  402530:	bl	401b10 <dcgettext@plt>
  402534:	mov	x1, x19
  402538:	bl	4017b0 <fputs@plt>
  40253c:	mov	w0, #0xa                   	// #10
  402540:	mov	x1, x19
  402544:	bl	401830 <fputc@plt>
  402548:	adrp	x1, 405000 <ferror@plt+0x3420>
  40254c:	add	x1, x1, #0x83a
  402550:	mov	w2, #0x5                   	// #5
  402554:	mov	x0, xzr
  402558:	bl	401b10 <dcgettext@plt>
  40255c:	mov	x1, x19
  402560:	bl	4017b0 <fputs@plt>
  402564:	mov	w0, #0xa                   	// #10
  402568:	mov	x1, x19
  40256c:	bl	401830 <fputc@plt>
  402570:	adrp	x1, 405000 <ferror@plt+0x3420>
  402574:	add	x1, x1, #0x860
  402578:	mov	w2, #0x5                   	// #5
  40257c:	mov	x0, xzr
  402580:	bl	401b10 <dcgettext@plt>
  402584:	mov	x1, x19
  402588:	bl	4017b0 <fputs@plt>
  40258c:	adrp	x1, 405000 <ferror@plt+0x3420>
  402590:	add	x1, x1, #0x871
  402594:	mov	w2, #0x5                   	// #5
  402598:	mov	x0, xzr
  40259c:	bl	401b10 <dcgettext@plt>
  4025a0:	mov	x1, x19
  4025a4:	bl	4017b0 <fputs@plt>
  4025a8:	adrp	x1, 405000 <ferror@plt+0x3420>
  4025ac:	add	x1, x1, #0x8a2
  4025b0:	mov	w2, #0x5                   	// #5
  4025b4:	mov	x0, xzr
  4025b8:	bl	401b10 <dcgettext@plt>
  4025bc:	mov	x1, x19
  4025c0:	bl	4017b0 <fputs@plt>
  4025c4:	adrp	x1, 405000 <ferror@plt+0x3420>
  4025c8:	add	x1, x1, #0x8d6
  4025cc:	mov	w2, #0x5                   	// #5
  4025d0:	mov	x0, xzr
  4025d4:	bl	401b10 <dcgettext@plt>
  4025d8:	mov	x1, x19
  4025dc:	bl	4017b0 <fputs@plt>
  4025e0:	adrp	x1, 405000 <ferror@plt+0x3420>
  4025e4:	add	x1, x1, #0x906
  4025e8:	mov	w2, #0x5                   	// #5
  4025ec:	mov	x0, xzr
  4025f0:	bl	401b10 <dcgettext@plt>
  4025f4:	mov	x1, x19
  4025f8:	bl	4017b0 <fputs@plt>
  4025fc:	adrp	x1, 405000 <ferror@plt+0x3420>
  402600:	add	x1, x1, #0x936
  402604:	mov	w2, #0x5                   	// #5
  402608:	mov	x0, xzr
  40260c:	bl	401b10 <dcgettext@plt>
  402610:	mov	x1, x19
  402614:	bl	4017b0 <fputs@plt>
  402618:	adrp	x1, 405000 <ferror@plt+0x3420>
  40261c:	add	x1, x1, #0x967
  402620:	mov	w2, #0x5                   	// #5
  402624:	mov	x0, xzr
  402628:	bl	401b10 <dcgettext@plt>
  40262c:	mov	x1, x19
  402630:	bl	4017b0 <fputs@plt>
  402634:	mov	w0, #0xa                   	// #10
  402638:	mov	x1, x19
  40263c:	bl	401830 <fputc@plt>
  402640:	adrp	x1, 405000 <ferror@plt+0x3420>
  402644:	add	x1, x1, #0x99f
  402648:	mov	w2, #0x5                   	// #5
  40264c:	mov	x0, xzr
  402650:	bl	401b10 <dcgettext@plt>
  402654:	mov	x1, x19
  402658:	bl	4017b0 <fputs@plt>
  40265c:	adrp	x1, 405000 <ferror@plt+0x3420>
  402660:	add	x1, x1, #0x9b4
  402664:	mov	w2, #0x5                   	// #5
  402668:	mov	x0, xzr
  40266c:	bl	401b10 <dcgettext@plt>
  402670:	mov	x1, x19
  402674:	bl	4017b0 <fputs@plt>
  402678:	adrp	x1, 405000 <ferror@plt+0x3420>
  40267c:	add	x1, x1, #0x9f7
  402680:	mov	w2, #0x5                   	// #5
  402684:	mov	x0, xzr
  402688:	bl	401b10 <dcgettext@plt>
  40268c:	mov	x1, x19
  402690:	bl	4017b0 <fputs@plt>
  402694:	adrp	x1, 405000 <ferror@plt+0x3420>
  402698:	add	x1, x1, #0xa32
  40269c:	mov	w2, #0x5                   	// #5
  4026a0:	mov	x0, xzr
  4026a4:	bl	401b10 <dcgettext@plt>
  4026a8:	mov	x1, x19
  4026ac:	bl	4017b0 <fputs@plt>
  4026b0:	adrp	x1, 405000 <ferror@plt+0x3420>
  4026b4:	add	x1, x1, #0xa6c
  4026b8:	mov	w2, #0x5                   	// #5
  4026bc:	mov	x0, xzr
  4026c0:	bl	401b10 <dcgettext@plt>
  4026c4:	mov	x1, x19
  4026c8:	bl	4017b0 <fputs@plt>
  4026cc:	mov	w0, #0xa                   	// #10
  4026d0:	mov	x1, x19
  4026d4:	bl	401830 <fputc@plt>
  4026d8:	adrp	x1, 405000 <ferror@plt+0x3420>
  4026dc:	add	x1, x1, #0xaa8
  4026e0:	mov	w2, #0x5                   	// #5
  4026e4:	mov	x0, xzr
  4026e8:	bl	401b10 <dcgettext@plt>
  4026ec:	mov	x1, x19
  4026f0:	bl	4017b0 <fputs@plt>
  4026f4:	adrp	x1, 405000 <ferror@plt+0x3420>
  4026f8:	add	x1, x1, #0xab8
  4026fc:	mov	w2, #0x5                   	// #5
  402700:	mov	x0, xzr
  402704:	bl	401b10 <dcgettext@plt>
  402708:	mov	x1, x19
  40270c:	bl	4017b0 <fputs@plt>
  402710:	adrp	x1, 405000 <ferror@plt+0x3420>
  402714:	add	x1, x1, #0xb02
  402718:	mov	w2, #0x5                   	// #5
  40271c:	mov	x0, xzr
  402720:	bl	401b10 <dcgettext@plt>
  402724:	mov	x1, x19
  402728:	bl	4017b0 <fputs@plt>
  40272c:	adrp	x1, 405000 <ferror@plt+0x3420>
  402730:	add	x1, x1, #0xb3b
  402734:	mov	w2, #0x5                   	// #5
  402738:	mov	x0, xzr
  40273c:	bl	401b10 <dcgettext@plt>
  402740:	mov	x1, x19
  402744:	bl	4017b0 <fputs@plt>
  402748:	adrp	x1, 405000 <ferror@plt+0x3420>
  40274c:	add	x1, x1, #0xb70
  402750:	mov	w2, #0x5                   	// #5
  402754:	mov	x0, xzr
  402758:	bl	401b10 <dcgettext@plt>
  40275c:	mov	x1, x19
  402760:	bl	4017b0 <fputs@plt>
  402764:	mov	w0, #0xa                   	// #10
  402768:	mov	x1, x19
  40276c:	bl	401830 <fputc@plt>
  402770:	adrp	x1, 405000 <ferror@plt+0x3420>
  402774:	add	x1, x1, #0xbbf
  402778:	mov	w2, #0x5                   	// #5
  40277c:	mov	x0, xzr
  402780:	bl	401b10 <dcgettext@plt>
  402784:	adrp	x1, 405000 <ferror@plt+0x3420>
  402788:	mov	x19, x0
  40278c:	add	x1, x1, #0xbe0
  402790:	mov	w2, #0x5                   	// #5
  402794:	mov	x0, xzr
  402798:	bl	401b10 <dcgettext@plt>
  40279c:	mov	x4, x0
  4027a0:	adrp	x0, 405000 <ferror@plt+0x3420>
  4027a4:	adrp	x1, 405000 <ferror@plt+0x3420>
  4027a8:	adrp	x3, 405000 <ferror@plt+0x3420>
  4027ac:	add	x0, x0, #0xba2
  4027b0:	add	x1, x1, #0xbb3
  4027b4:	add	x3, x3, #0xbd1
  4027b8:	mov	x2, x19
  4027bc:	bl	401b60 <printf@plt>
  4027c0:	adrp	x1, 405000 <ferror@plt+0x3420>
  4027c4:	add	x1, x1, #0xbf0
  4027c8:	mov	w2, #0x5                   	// #5
  4027cc:	mov	x0, xzr
  4027d0:	bl	401b10 <dcgettext@plt>
  4027d4:	adrp	x1, 405000 <ferror@plt+0x3420>
  4027d8:	add	x1, x1, #0xc0b
  4027dc:	bl	401b60 <printf@plt>
  4027e0:	mov	w0, wzr
  4027e4:	bl	4017c0 <exit@plt>
  4027e8:	sub	sp, sp, #0x30
  4027ec:	stp	x29, x30, [sp, #16]
  4027f0:	stp	x20, x19, [sp, #32]
  4027f4:	ldrb	w8, [x0, #40]
  4027f8:	mov	x19, x0
  4027fc:	add	x29, sp, #0x10
  402800:	tbnz	w8, #0, 40281c <ferror@plt+0xc3c>
  402804:	ldr	w1, [x19]
  402808:	mov	x0, x19
  40280c:	ldp	x20, x19, [sp, #32]
  402810:	ldp	x29, x30, [sp, #16]
  402814:	add	sp, sp, #0x30
  402818:	b	40299c <ferror@plt+0xdbc>
  40281c:	ldr	w0, [x19]
  402820:	bl	4049dc <ferror@plt+0x2dfc>
  402824:	cbz	x0, 402870 <ferror@plt+0xc90>
  402828:	mov	x20, x0
  40282c:	sub	x1, x29, #0x4
  402830:	mov	x0, x20
  402834:	bl	404a70 <ferror@plt+0x2e90>
  402838:	cbnz	w0, 402858 <ferror@plt+0xc78>
  40283c:	ldur	w1, [x29, #-4]
  402840:	mov	x0, x19
  402844:	bl	40299c <ferror@plt+0xdbc>
  402848:	sub	x1, x29, #0x4
  40284c:	mov	x0, x20
  402850:	bl	404a70 <ferror@plt+0x2e90>
  402854:	cbz	w0, 40283c <ferror@plt+0xc5c>
  402858:	mov	x0, x20
  40285c:	bl	404a40 <ferror@plt+0x2e60>
  402860:	ldp	x20, x19, [sp, #32]
  402864:	ldp	x29, x30, [sp, #16]
  402868:	add	sp, sp, #0x30
  40286c:	ret
  402870:	adrp	x1, 405000 <ferror@plt+0x3420>
  402874:	add	x1, x1, #0xc13
  402878:	mov	w2, #0x5                   	// #5
  40287c:	bl	401b10 <dcgettext@plt>
  402880:	mov	x1, x0
  402884:	mov	w0, #0x1                   	// #1
  402888:	bl	401bb0 <err@plt>
  40288c:	stp	x29, x30, [sp, #-32]!
  402890:	adrp	x8, 417000 <ferror@plt+0x15420>
  402894:	stp	x20, x19, [sp, #16]
  402898:	ldr	x20, [x8, #624]
  40289c:	mov	x29, sp
  4028a0:	bl	401b70 <__errno_location@plt>
  4028a4:	mov	x19, x0
  4028a8:	str	wzr, [x0]
  4028ac:	mov	x0, x20
  4028b0:	bl	401be0 <ferror@plt>
  4028b4:	cbnz	w0, 402954 <ferror@plt+0xd74>
  4028b8:	mov	x0, x20
  4028bc:	bl	401ac0 <fflush@plt>
  4028c0:	cbz	w0, 402914 <ferror@plt+0xd34>
  4028c4:	ldr	w20, [x19]
  4028c8:	cmp	w20, #0x9
  4028cc:	b.eq	4028d8 <ferror@plt+0xcf8>  // b.none
  4028d0:	cmp	w20, #0x20
  4028d4:	b.ne	40296c <ferror@plt+0xd8c>  // b.any
  4028d8:	adrp	x8, 417000 <ferror@plt+0x15420>
  4028dc:	ldr	x20, [x8, #600]
  4028e0:	str	wzr, [x19]
  4028e4:	mov	x0, x20
  4028e8:	bl	401be0 <ferror@plt>
  4028ec:	cbnz	w0, 402994 <ferror@plt+0xdb4>
  4028f0:	mov	x0, x20
  4028f4:	bl	401ac0 <fflush@plt>
  4028f8:	cbz	w0, 402934 <ferror@plt+0xd54>
  4028fc:	ldr	w8, [x19]
  402900:	cmp	w8, #0x9
  402904:	b.ne	402994 <ferror@plt+0xdb4>  // b.any
  402908:	ldp	x20, x19, [sp, #16]
  40290c:	ldp	x29, x30, [sp], #32
  402910:	ret
  402914:	mov	x0, x20
  402918:	bl	401860 <fileno@plt>
  40291c:	tbnz	w0, #31, 4028c4 <ferror@plt+0xce4>
  402920:	bl	4017d0 <dup@plt>
  402924:	tbnz	w0, #31, 4028c4 <ferror@plt+0xce4>
  402928:	bl	401980 <close@plt>
  40292c:	cbnz	w0, 4028c4 <ferror@plt+0xce4>
  402930:	b	4028d8 <ferror@plt+0xcf8>
  402934:	mov	x0, x20
  402938:	bl	401860 <fileno@plt>
  40293c:	tbnz	w0, #31, 4028fc <ferror@plt+0xd1c>
  402940:	bl	4017d0 <dup@plt>
  402944:	tbnz	w0, #31, 4028fc <ferror@plt+0xd1c>
  402948:	bl	401980 <close@plt>
  40294c:	cbnz	w0, 4028fc <ferror@plt+0xd1c>
  402950:	b	402908 <ferror@plt+0xd28>
  402954:	adrp	x1, 405000 <ferror@plt+0x3420>
  402958:	add	x1, x1, #0x70a
  40295c:	mov	w2, #0x5                   	// #5
  402960:	mov	x0, xzr
  402964:	bl	401b10 <dcgettext@plt>
  402968:	b	402984 <ferror@plt+0xda4>
  40296c:	adrp	x1, 405000 <ferror@plt+0x3420>
  402970:	add	x1, x1, #0x70a
  402974:	mov	w2, #0x5                   	// #5
  402978:	mov	x0, xzr
  40297c:	bl	401b10 <dcgettext@plt>
  402980:	cbnz	w20, 402990 <ferror@plt+0xdb0>
  402984:	bl	401ae0 <warnx@plt>
  402988:	mov	w0, #0x1                   	// #1
  40298c:	bl	401780 <_exit@plt>
  402990:	bl	401a00 <warn@plt>
  402994:	mov	w0, #0x1                   	// #1
  402998:	bl	401780 <_exit@plt>
  40299c:	sub	sp, sp, #0x90
  4029a0:	stp	x20, x19, [sp, #128]
  4029a4:	mov	w19, w1
  4029a8:	mov	x20, x0
  4029ac:	stp	x29, x30, [sp, #48]
  4029b0:	str	x27, [sp, #64]
  4029b4:	stp	x26, x25, [sp, #80]
  4029b8:	stp	x24, x23, [sp, #96]
  4029bc:	stp	x22, x21, [sp, #112]
  4029c0:	add	x29, sp, #0x30
  4029c4:	cbnz	w1, 4029d0 <ferror@plt+0xdf0>
  4029c8:	bl	401880 <getpid@plt>
  4029cc:	mov	w19, w0
  4029d0:	bl	401b70 <__errno_location@plt>
  4029d4:	mov	x26, x0
  4029d8:	str	wzr, [x0]
  4029dc:	mov	x2, sp
  4029e0:	mov	w0, #0x113                 	// #275
  4029e4:	mov	w3, #0x30                  	// #48
  4029e8:	mov	w1, w19
  4029ec:	mov	w4, wzr
  4029f0:	bl	401b80 <syscall@plt>
  4029f4:	cbz	w0, 402acc <ferror@plt+0xeec>
  4029f8:	ldr	w8, [x26]
  4029fc:	cmp	w8, #0x26
  402a00:	b.ne	402ce0 <ferror@plt+0x1100>  // b.any
  402a04:	mov	w27, wzr
  402a08:	mov	w25, wzr
  402a0c:	mov	x21, xzr
  402a10:	mov	x22, xzr
  402a14:	mov	x23, xzr
  402a18:	mov	w24, #0xffffffff            	// #-1
  402a1c:	ldr	w8, [x26]
  402a20:	cmp	w8, #0x26
  402a24:	b.ne	402aec <ferror@plt+0xf0c>  // b.any
  402a28:	mov	w0, w19
  402a2c:	bl	401a50 <sched_getscheduler@plt>
  402a30:	cmn	w0, #0x1
  402a34:	b.eq	402ce0 <ferror@plt+0x1100>  // b.none
  402a38:	mov	w24, w0
  402a3c:	mov	x1, sp
  402a40:	mov	w0, w19
  402a44:	bl	401ab0 <sched_getparam@plt>
  402a48:	cbnz	w0, 402cec <ferror@plt+0x110c>
  402a4c:	ldr	w25, [sp]
  402a50:	mov	w9, #0x3                   	// #3
  402a54:	orr	w8, w24, #0x2
  402a58:	movk	w9, #0x4000, lsl #16
  402a5c:	cmp	w8, w9
  402a60:	csinc	w27, w27, wzr, ne  // ne = any
  402a64:	ldrb	w8, [x20, #40]
  402a68:	tbz	w8, #2, 402af4 <ferror@plt+0xf14>
  402a6c:	adrp	x1, 405000 <ferror@plt+0x3420>
  402a70:	add	x1, x1, #0xc73
  402a74:	mov	w2, #0x5                   	// #5
  402a78:	mov	x0, xzr
  402a7c:	bl	401b10 <dcgettext@plt>
  402a80:	cmp	w24, #0x6
  402a84:	mov	x26, x0
  402a88:	b.hi	402b54 <ferror@plt+0xf74>  // b.pmore
  402a8c:	adrp	x9, 405000 <ferror@plt+0x3420>
  402a90:	mov	w8, w24
  402a94:	add	x9, x9, #0x25e
  402a98:	adr	x10, 402ab0 <ferror@plt+0xed0>
  402a9c:	ldrb	w11, [x9, x8]
  402aa0:	add	x10, x10, x11, lsl #2
  402aa4:	adrp	x2, 405000 <ferror@plt+0x3420>
  402aa8:	add	x2, x2, #0x746
  402aac:	br	x10
  402ab0:	adrp	x2, 405000 <ferror@plt+0x3420>
  402ab4:	add	x2, x2, #0x77d
  402ab8:	mov	x0, x26
  402abc:	mov	w1, w19
  402ac0:	bl	401b60 <printf@plt>
  402ac4:	cbnz	w27, 402c2c <ferror@plt+0x104c>
  402ac8:	b	402c38 <ferror@plt+0x1058>
  402acc:	ldp	w24, w8, [sp, #4]
  402ad0:	ldr	w25, [sp, #20]
  402ad4:	ldp	x22, x21, [sp, #24]
  402ad8:	ldr	x23, [sp, #40]
  402adc:	and	w27, w8, #0x1
  402ae0:	ldr	w8, [x26]
  402ae4:	cmp	w8, #0x26
  402ae8:	b.eq	402a28 <ferror@plt+0xe48>  // b.none
  402aec:	ldrb	w8, [x20, #40]
  402af0:	tbnz	w8, #2, 402a6c <ferror@plt+0xe8c>
  402af4:	adrp	x1, 405000 <ferror@plt+0x3420>
  402af8:	add	x1, x1, #0xc96
  402afc:	mov	w2, #0x5                   	// #5
  402b00:	mov	x0, xzr
  402b04:	bl	401b10 <dcgettext@plt>
  402b08:	cmp	w24, #0x6
  402b0c:	mov	x26, x0
  402b10:	b.hi	402b90 <ferror@plt+0xfb0>  // b.pmore
  402b14:	adrp	x9, 405000 <ferror@plt+0x3420>
  402b18:	mov	w8, w24
  402b1c:	add	x9, x9, #0x265
  402b20:	adr	x10, 402b38 <ferror@plt+0xf58>
  402b24:	ldrb	w11, [x9, x8]
  402b28:	add	x10, x10, x11, lsl #2
  402b2c:	adrp	x2, 405000 <ferror@plt+0x3420>
  402b30:	add	x2, x2, #0x746
  402b34:	br	x10
  402b38:	adrp	x2, 405000 <ferror@plt+0x3420>
  402b3c:	add	x2, x2, #0x771
  402b40:	mov	x0, x26
  402b44:	mov	w1, w19
  402b48:	bl	401b60 <printf@plt>
  402b4c:	cbnz	w27, 402c2c <ferror@plt+0x104c>
  402b50:	b	402c38 <ferror@plt+0x1058>
  402b54:	mov	w8, #0x2                   	// #2
  402b58:	movk	w8, #0x4000, lsl #16
  402b5c:	cmp	w24, w8
  402b60:	b.eq	402bdc <ferror@plt+0xffc>  // b.none
  402b64:	mov	w8, #0x1                   	// #1
  402b68:	movk	w8, #0x4000, lsl #16
  402b6c:	cmp	w24, w8
  402b70:	b.ne	402bb0 <ferror@plt+0xfd0>  // b.any
  402b74:	adrp	x2, 405000 <ferror@plt+0x3420>
  402b78:	add	x2, x2, #0x752
  402b7c:	mov	x0, x26
  402b80:	mov	w1, w19
  402b84:	bl	401b60 <printf@plt>
  402b88:	cbnz	w27, 402c2c <ferror@plt+0x104c>
  402b8c:	b	402c38 <ferror@plt+0x1058>
  402b90:	mov	w8, #0x2                   	// #2
  402b94:	movk	w8, #0x4000, lsl #16
  402b98:	cmp	w24, w8
  402b9c:	b.eq	402bdc <ferror@plt+0xffc>  // b.none
  402ba0:	mov	w8, #0x1                   	// #1
  402ba4:	movk	w8, #0x4000, lsl #16
  402ba8:	cmp	w24, w8
  402bac:	b.eq	402b74 <ferror@plt+0xf94>  // b.none
  402bb0:	adrp	x1, 405000 <ferror@plt+0x3420>
  402bb4:	add	x1, x1, #0x78c
  402bb8:	mov	w2, #0x5                   	// #5
  402bbc:	mov	x0, xzr
  402bc0:	bl	401b10 <dcgettext@plt>
  402bc4:	mov	x2, x0
  402bc8:	mov	x0, x26
  402bcc:	mov	w1, w19
  402bd0:	bl	401b60 <printf@plt>
  402bd4:	cbnz	w27, 402c2c <ferror@plt+0x104c>
  402bd8:	b	402c38 <ferror@plt+0x1058>
  402bdc:	adrp	x2, 405000 <ferror@plt+0x3420>
  402be0:	add	x2, x2, #0x768
  402be4:	mov	x0, x26
  402be8:	mov	w1, w19
  402bec:	bl	401b60 <printf@plt>
  402bf0:	cbnz	w27, 402c2c <ferror@plt+0x104c>
  402bf4:	b	402c38 <ferror@plt+0x1058>
  402bf8:	adrp	x2, 405000 <ferror@plt+0x3420>
  402bfc:	add	x2, x2, #0x75d
  402c00:	mov	x0, x26
  402c04:	mov	w1, w19
  402c08:	bl	401b60 <printf@plt>
  402c0c:	cbnz	w27, 402c2c <ferror@plt+0x104c>
  402c10:	b	402c38 <ferror@plt+0x1058>
  402c14:	adrp	x2, 405000 <ferror@plt+0x3420>
  402c18:	add	x2, x2, #0x77d
  402c1c:	mov	x0, x26
  402c20:	mov	w1, w19
  402c24:	bl	401b60 <printf@plt>
  402c28:	cbz	w27, 402c38 <ferror@plt+0x1058>
  402c2c:	adrp	x0, 405000 <ferror@plt+0x3420>
  402c30:	add	x0, x0, #0xcbd
  402c34:	bl	401b60 <printf@plt>
  402c38:	adrp	x8, 417000 <ferror@plt+0x15420>
  402c3c:	ldr	x1, [x8, #624]
  402c40:	mov	w0, #0xa                   	// #10
  402c44:	bl	401800 <putc@plt>
  402c48:	ldrb	w8, [x20, #40]
  402c4c:	adrp	x9, 405000 <ferror@plt+0x3420>
  402c50:	adrp	x10, 405000 <ferror@plt+0x3420>
  402c54:	add	x9, x9, #0xcd2
  402c58:	add	x10, x10, #0xcf8
  402c5c:	tst	w8, #0x4
  402c60:	csel	x1, x10, x9, eq  // eq = none
  402c64:	mov	w2, #0x5                   	// #5
  402c68:	mov	x0, xzr
  402c6c:	bl	401b10 <dcgettext@plt>
  402c70:	mov	w1, w19
  402c74:	mov	w2, w25
  402c78:	bl	401b60 <printf@plt>
  402c7c:	cmp	w24, #0x6
  402c80:	b.ne	402cc0 <ferror@plt+0x10e0>  // b.any
  402c84:	ldrb	w8, [x20, #40]
  402c88:	adrp	x9, 405000 <ferror@plt+0x3420>
  402c8c:	adrp	x10, 405000 <ferror@plt+0x3420>
  402c90:	add	x9, x9, #0xd22
  402c94:	add	x10, x10, #0xd60
  402c98:	tst	w8, #0x4
  402c9c:	csel	x1, x10, x9, eq  // eq = none
  402ca0:	mov	w2, #0x5                   	// #5
  402ca4:	mov	x0, xzr
  402ca8:	bl	401b10 <dcgettext@plt>
  402cac:	mov	w1, w19
  402cb0:	mov	x2, x22
  402cb4:	mov	x3, x21
  402cb8:	mov	x4, x23
  402cbc:	bl	401b60 <printf@plt>
  402cc0:	ldp	x20, x19, [sp, #128]
  402cc4:	ldp	x22, x21, [sp, #112]
  402cc8:	ldp	x24, x23, [sp, #96]
  402ccc:	ldp	x26, x25, [sp, #80]
  402cd0:	ldr	x27, [sp, #64]
  402cd4:	ldp	x29, x30, [sp, #48]
  402cd8:	add	sp, sp, #0x90
  402cdc:	ret
  402ce0:	adrp	x1, 405000 <ferror@plt+0x3420>
  402ce4:	add	x1, x1, #0xc33
  402ce8:	b	402cf4 <ferror@plt+0x1114>
  402cec:	adrp	x1, 405000 <ferror@plt+0x3420>
  402cf0:	add	x1, x1, #0xc51
  402cf4:	mov	w2, #0x5                   	// #5
  402cf8:	mov	x0, xzr
  402cfc:	bl	401b10 <dcgettext@plt>
  402d00:	mov	x1, x0
  402d04:	mov	w0, #0x1                   	// #1
  402d08:	mov	w2, w19
  402d0c:	bl	401bb0 <err@plt>
  402d10:	sub	sp, sp, #0x60
  402d14:	movi	v0.2d, #0x0
  402d18:	mov	w8, #0x30                  	// #48
  402d1c:	stp	x29, x30, [sp, #48]
  402d20:	stp	x20, x19, [sp, #80]
  402d24:	stp	q0, q0, [sp, #16]
  402d28:	str	q0, [sp]
  402d2c:	str	w8, [sp]
  402d30:	str	x21, [sp, #64]
  402d34:	ldr	w21, [x0, #4]
  402d38:	mov	x20, x0
  402d3c:	mov	w19, w1
  402d40:	add	x29, sp, #0x30
  402d44:	cmp	w21, #0x6
  402d48:	b.ne	402da8 <ferror@plt+0x11c8>  // b.any
  402d4c:	mov	w0, wzr
  402d50:	mov	w1, w19
  402d54:	bl	4019e0 <getpriority@plt>
  402d58:	ldr	w8, [x20, #4]
  402d5c:	str	w8, [sp, #4]
  402d60:	ldr	w8, [x20, #8]
  402d64:	stp	w0, w8, [sp, #16]
  402d68:	ldr	x8, [x20, #32]
  402d6c:	str	x8, [sp, #40]
  402d70:	ldr	q0, [x20, #16]
  402d74:	stur	q0, [sp, #24]
  402d78:	ldrb	w8, [x20, #40]
  402d7c:	tbz	w8, #1, 402d88 <ferror@plt+0x11a8>
  402d80:	mov	w8, #0x40000000            	// #1073741824
  402d84:	str	x8, [sp, #8]
  402d88:	bl	401b70 <__errno_location@plt>
  402d8c:	str	wzr, [x0]
  402d90:	mov	x2, sp
  402d94:	mov	w0, #0x112                 	// #274
  402d98:	mov	w1, w19
  402d9c:	mov	w3, wzr
  402da0:	bl	401b80 <syscall@plt>
  402da4:	b	402dd4 <ferror@plt+0x11f4>
  402da8:	ldr	w8, [x20, #8]
  402dac:	str	w8, [x29, #24]
  402db0:	bl	401b70 <__errno_location@plt>
  402db4:	str	wzr, [x0]
  402db8:	ldrb	w8, [x20, #40]
  402dbc:	add	x3, x29, #0x18
  402dc0:	mov	w0, #0x77                  	// #119
  402dc4:	mov	w1, w19
  402dc8:	and	w8, w8, #0x2
  402dcc:	orr	w2, w21, w8, lsl #29
  402dd0:	bl	401b80 <syscall@plt>
  402dd4:	ldp	x20, x19, [sp, #80]
  402dd8:	ldr	x21, [sp, #64]
  402ddc:	ldp	x29, x30, [sp, #48]
  402de0:	add	sp, sp, #0x60
  402de4:	ret
  402de8:	adrp	x8, 417000 <ferror@plt+0x15420>
  402dec:	str	w0, [x8, #592]
  402df0:	ret
  402df4:	sub	sp, sp, #0x70
  402df8:	stp	x29, x30, [sp, #16]
  402dfc:	stp	x28, x27, [sp, #32]
  402e00:	stp	x26, x25, [sp, #48]
  402e04:	stp	x24, x23, [sp, #64]
  402e08:	stp	x22, x21, [sp, #80]
  402e0c:	stp	x20, x19, [sp, #96]
  402e10:	add	x29, sp, #0x10
  402e14:	str	xzr, [x1]
  402e18:	cbz	x0, 402e5c <ferror@plt+0x127c>
  402e1c:	ldrb	w22, [x0]
  402e20:	mov	x20, x0
  402e24:	cbz	x22, 402e5c <ferror@plt+0x127c>
  402e28:	mov	x21, x2
  402e2c:	mov	x19, x1
  402e30:	bl	401a10 <__ctype_b_loc@plt>
  402e34:	ldr	x8, [x0]
  402e38:	mov	x23, x0
  402e3c:	ldrh	w9, [x8, x22, lsl #1]
  402e40:	tbz	w9, #13, 402e54 <ferror@plt+0x1274>
  402e44:	add	x9, x20, #0x1
  402e48:	ldrb	w22, [x9], #1
  402e4c:	ldrh	w10, [x8, x22, lsl #1]
  402e50:	tbnz	w10, #13, 402e48 <ferror@plt+0x1268>
  402e54:	cmp	w22, #0x2d
  402e58:	b.ne	402e90 <ferror@plt+0x12b0>  // b.any
  402e5c:	mov	w22, #0xffffffea            	// #-22
  402e60:	neg	w19, w22
  402e64:	bl	401b70 <__errno_location@plt>
  402e68:	str	w19, [x0]
  402e6c:	mov	w0, w22
  402e70:	ldp	x20, x19, [sp, #96]
  402e74:	ldp	x22, x21, [sp, #80]
  402e78:	ldp	x24, x23, [sp, #64]
  402e7c:	ldp	x26, x25, [sp, #48]
  402e80:	ldp	x28, x27, [sp, #32]
  402e84:	ldp	x29, x30, [sp, #16]
  402e88:	add	sp, sp, #0x70
  402e8c:	ret
  402e90:	bl	401b70 <__errno_location@plt>
  402e94:	mov	x24, x0
  402e98:	str	wzr, [x0]
  402e9c:	add	x1, sp, #0x8
  402ea0:	mov	x0, x20
  402ea4:	mov	w2, wzr
  402ea8:	mov	w3, wzr
  402eac:	str	xzr, [sp, #8]
  402eb0:	bl	401920 <__strtoul_internal@plt>
  402eb4:	ldr	x25, [sp, #8]
  402eb8:	ldr	w8, [x24]
  402ebc:	cmp	x25, x20
  402ec0:	b.eq	403040 <ferror@plt+0x1460>  // b.none
  402ec4:	add	x9, x0, #0x1
  402ec8:	mov	x20, x0
  402ecc:	cmp	x9, #0x1
  402ed0:	b.hi	402ed8 <ferror@plt+0x12f8>  // b.pmore
  402ed4:	cbnz	w8, 403044 <ferror@plt+0x1464>
  402ed8:	cbz	x25, 403050 <ferror@plt+0x1470>
  402edc:	ldrb	w8, [x25]
  402ee0:	cbz	w8, 403050 <ferror@plt+0x1470>
  402ee4:	mov	w27, wzr
  402ee8:	mov	x28, xzr
  402eec:	b	402efc <ferror@plt+0x131c>
  402ef0:	mov	x28, xzr
  402ef4:	str	x22, [sp, #8]
  402ef8:	mov	x25, x22
  402efc:	ldrb	w8, [x25, #1]
  402f00:	cmp	w8, #0x61
  402f04:	b.le	402f34 <ferror@plt+0x1354>
  402f08:	cmp	w8, #0x62
  402f0c:	b.eq	402f3c <ferror@plt+0x135c>  // b.none
  402f10:	cmp	w8, #0x69
  402f14:	b.ne	402f4c <ferror@plt+0x136c>  // b.any
  402f18:	ldrb	w8, [x25, #2]
  402f1c:	orr	w8, w8, #0x20
  402f20:	cmp	w8, #0x62
  402f24:	b.ne	402f4c <ferror@plt+0x136c>  // b.any
  402f28:	ldrb	w8, [x25, #3]
  402f2c:	cbnz	w8, 402f4c <ferror@plt+0x136c>
  402f30:	b	403060 <ferror@plt+0x1480>
  402f34:	cmp	w8, #0x42
  402f38:	b.ne	402f48 <ferror@plt+0x1368>  // b.any
  402f3c:	ldrb	w8, [x25, #2]
  402f40:	cbnz	w8, 402f4c <ferror@plt+0x136c>
  402f44:	b	403068 <ferror@plt+0x1488>
  402f48:	cbz	w8, 403060 <ferror@plt+0x1480>
  402f4c:	bl	401850 <localeconv@plt>
  402f50:	cbz	x0, 402f70 <ferror@plt+0x1390>
  402f54:	ldr	x22, [x0]
  402f58:	cbz	x22, 402f7c <ferror@plt+0x139c>
  402f5c:	mov	x0, x22
  402f60:	bl	4017a0 <strlen@plt>
  402f64:	mov	x26, x0
  402f68:	mov	w8, #0x1                   	// #1
  402f6c:	b	402f84 <ferror@plt+0x13a4>
  402f70:	mov	w8, wzr
  402f74:	mov	x22, xzr
  402f78:	b	402f80 <ferror@plt+0x13a0>
  402f7c:	mov	w8, wzr
  402f80:	mov	x26, xzr
  402f84:	cbnz	x28, 402e5c <ferror@plt+0x127c>
  402f88:	ldrb	w9, [x25]
  402f8c:	eor	w8, w8, #0x1
  402f90:	cmp	w9, #0x0
  402f94:	cset	w9, eq  // eq = none
  402f98:	orr	w8, w8, w9
  402f9c:	tbnz	w8, #0, 402e5c <ferror@plt+0x127c>
  402fa0:	mov	x0, x22
  402fa4:	mov	x1, x25
  402fa8:	mov	x2, x26
  402fac:	bl	4018c0 <strncmp@plt>
  402fb0:	cbnz	w0, 402e5c <ferror@plt+0x127c>
  402fb4:	add	x22, x25, x26
  402fb8:	ldrb	w8, [x22]
  402fbc:	cmp	w8, #0x30
  402fc0:	b.ne	402fd4 <ferror@plt+0x13f4>  // b.any
  402fc4:	ldrb	w8, [x22, #1]!
  402fc8:	add	w27, w27, #0x1
  402fcc:	cmp	w8, #0x30
  402fd0:	b.eq	402fc4 <ferror@plt+0x13e4>  // b.none
  402fd4:	ldr	x9, [x23]
  402fd8:	sxtb	x8, w8
  402fdc:	ldrh	w8, [x9, x8, lsl #1]
  402fe0:	tbz	w8, #11, 402ef0 <ferror@plt+0x1310>
  402fe4:	add	x1, sp, #0x8
  402fe8:	mov	x0, x22
  402fec:	mov	w2, wzr
  402ff0:	mov	w3, wzr
  402ff4:	str	wzr, [x24]
  402ff8:	str	xzr, [sp, #8]
  402ffc:	bl	401920 <__strtoul_internal@plt>
  403000:	ldr	x25, [sp, #8]
  403004:	ldr	w8, [x24]
  403008:	cmp	x25, x22
  40300c:	b.eq	403040 <ferror@plt+0x1460>  // b.none
  403010:	add	x9, x0, #0x1
  403014:	cmp	x9, #0x1
  403018:	b.hi	403020 <ferror@plt+0x1440>  // b.pmore
  40301c:	cbnz	w8, 403044 <ferror@plt+0x1464>
  403020:	mov	x28, xzr
  403024:	cbz	x0, 402efc <ferror@plt+0x131c>
  403028:	cbz	x25, 402e5c <ferror@plt+0x127c>
  40302c:	ldrb	w8, [x25]
  403030:	mov	w22, #0xffffffea            	// #-22
  403034:	mov	x28, x0
  403038:	cbnz	w8, 402efc <ferror@plt+0x131c>
  40303c:	b	402e60 <ferror@plt+0x1280>
  403040:	cbz	w8, 402e5c <ferror@plt+0x127c>
  403044:	neg	w22, w8
  403048:	tbz	w22, #31, 402e6c <ferror@plt+0x128c>
  40304c:	b	402e60 <ferror@plt+0x1280>
  403050:	mov	w22, wzr
  403054:	str	x20, [x19]
  403058:	tbz	w22, #31, 402e6c <ferror@plt+0x128c>
  40305c:	b	402e60 <ferror@plt+0x1280>
  403060:	mov	w24, #0x400                 	// #1024
  403064:	b	40306c <ferror@plt+0x148c>
  403068:	mov	w24, #0x3e8                 	// #1000
  40306c:	ldrsb	w22, [x25]
  403070:	adrp	x23, 405000 <ferror@plt+0x3420>
  403074:	add	x23, x23, #0xdea
  403078:	mov	w2, #0x9                   	// #9
  40307c:	mov	x0, x23
  403080:	mov	w1, w22
  403084:	bl	401b00 <memchr@plt>
  403088:	cbnz	x0, 4030a8 <ferror@plt+0x14c8>
  40308c:	adrp	x23, 405000 <ferror@plt+0x3420>
  403090:	add	x23, x23, #0xdf3
  403094:	mov	w2, #0x9                   	// #9
  403098:	mov	x0, x23
  40309c:	mov	w1, w22
  4030a0:	bl	401b00 <memchr@plt>
  4030a4:	cbz	x0, 402e5c <ferror@plt+0x127c>
  4030a8:	sub	w8, w0, w23
  4030ac:	adds	w8, w8, #0x1
  4030b0:	b.cs	4030d4 <ferror@plt+0x14f4>  // b.hs, b.nlast
  4030b4:	mvn	w9, w0
  4030b8:	add	w9, w9, w23
  4030bc:	umulh	x10, x24, x20
  4030c0:	cmp	xzr, x10
  4030c4:	b.ne	4030dc <ferror@plt+0x14fc>  // b.any
  4030c8:	adds	w9, w9, #0x1
  4030cc:	mul	x20, x20, x24
  4030d0:	b.cc	4030bc <ferror@plt+0x14dc>  // b.lo, b.ul, b.last
  4030d4:	mov	w22, wzr
  4030d8:	b	4030e0 <ferror@plt+0x1500>
  4030dc:	mov	w22, #0xffffffde            	// #-34
  4030e0:	cbz	x21, 4030e8 <ferror@plt+0x1508>
  4030e4:	str	w8, [x21]
  4030e8:	cbz	x28, 403054 <ferror@plt+0x1474>
  4030ec:	cbz	w8, 403054 <ferror@plt+0x1474>
  4030f0:	mvn	w8, w0
  4030f4:	add	w9, w8, w23
  4030f8:	mov	w8, #0x1                   	// #1
  4030fc:	umulh	x10, x24, x8
  403100:	cmp	xzr, x10
  403104:	b.ne	403114 <ferror@plt+0x1534>  // b.any
  403108:	adds	w9, w9, #0x1
  40310c:	mul	x8, x8, x24
  403110:	b.cc	4030fc <ferror@plt+0x151c>  // b.lo, b.ul, b.last
  403114:	mov	w9, #0xa                   	// #10
  403118:	cmp	x28, #0xb
  40311c:	b.cc	403130 <ferror@plt+0x1550>  // b.lo, b.ul, b.last
  403120:	add	x9, x9, x9, lsl #2
  403124:	lsl	x9, x9, #1
  403128:	cmp	x9, x28
  40312c:	b.cc	403120 <ferror@plt+0x1540>  // b.lo, b.ul, b.last
  403130:	cmp	w27, #0x1
  403134:	b.lt	4031e0 <ferror@plt+0x1600>  // b.tstop
  403138:	cmp	w27, #0x3
  40313c:	b.hi	403148 <ferror@plt+0x1568>  // b.pmore
  403140:	mov	w10, wzr
  403144:	b	4031cc <ferror@plt+0x15ec>
  403148:	mov	w10, #0x1                   	// #1
  40314c:	dup	v0.2d, x10
  403150:	and	w10, w27, #0xfffffffc
  403154:	mov	v1.16b, v0.16b
  403158:	mov	v1.d[0], x9
  40315c:	mov	w9, w10
  403160:	fmov	x12, d1
  403164:	mov	x11, v1.d[1]
  403168:	add	x12, x12, x12, lsl #2
  40316c:	fmov	x13, d0
  403170:	lsl	x12, x12, #1
  403174:	add	x11, x11, x11, lsl #2
  403178:	add	x13, x13, x13, lsl #2
  40317c:	mov	x14, v0.d[1]
  403180:	fmov	d1, x12
  403184:	lsl	x11, x11, #1
  403188:	lsl	x13, x13, #1
  40318c:	mov	v1.d[1], x11
  403190:	add	x11, x14, x14, lsl #2
  403194:	fmov	d0, x13
  403198:	lsl	x11, x11, #1
  40319c:	subs	w9, w9, #0x4
  4031a0:	mov	v0.d[1], x11
  4031a4:	b.ne	403160 <ferror@plt+0x1580>  // b.any
  4031a8:	mov	x9, v1.d[1]
  4031ac:	mov	x11, v0.d[1]
  4031b0:	fmov	x12, d1
  4031b4:	fmov	x13, d0
  4031b8:	mul	x12, x13, x12
  4031bc:	mul	x9, x11, x9
  4031c0:	cmp	w27, w10
  4031c4:	mul	x9, x12, x9
  4031c8:	b.eq	4031e0 <ferror@plt+0x1600>  // b.none
  4031cc:	sub	w10, w27, w10
  4031d0:	add	x9, x9, x9, lsl #2
  4031d4:	subs	w10, w10, #0x1
  4031d8:	lsl	x9, x9, #1
  4031dc:	b.ne	4031d0 <ferror@plt+0x15f0>  // b.any
  4031e0:	mov	x10, #0xcccccccccccccccc    	// #-3689348814741910324
  4031e4:	mov	w12, #0x1                   	// #1
  4031e8:	movk	x10, #0xcccd
  4031ec:	mov	w11, #0xa                   	// #10
  4031f0:	b	403204 <ferror@plt+0x1624>
  4031f4:	cmp	x28, #0x9
  4031f8:	mov	x28, x13
  4031fc:	mov	x12, x14
  403200:	b.ls	403054 <ferror@plt+0x1474>  // b.plast
  403204:	umulh	x13, x28, x10
  403208:	lsr	x13, x13, #3
  40320c:	add	x14, x12, x12, lsl #2
  403210:	msub	x15, x13, x11, x28
  403214:	lsl	x14, x14, #1
  403218:	cbz	x15, 4031f4 <ferror@plt+0x1614>
  40321c:	udiv	x12, x9, x12
  403220:	udiv	x12, x12, x15
  403224:	udiv	x12, x8, x12
  403228:	add	x20, x12, x20
  40322c:	b	4031f4 <ferror@plt+0x1614>
  403230:	mov	x2, xzr
  403234:	b	402df4 <ferror@plt+0x1214>
  403238:	stp	x29, x30, [sp, #-48]!
  40323c:	stp	x20, x19, [sp, #32]
  403240:	mov	x20, x1
  403244:	mov	x19, x0
  403248:	str	x21, [sp, #16]
  40324c:	mov	x29, sp
  403250:	cbz	x0, 403284 <ferror@plt+0x16a4>
  403254:	ldrb	w21, [x19]
  403258:	mov	x8, x19
  40325c:	cbz	w21, 403288 <ferror@plt+0x16a8>
  403260:	bl	401a10 <__ctype_b_loc@plt>
  403264:	ldr	x9, [x0]
  403268:	mov	x8, x19
  40326c:	and	x10, x21, #0xff
  403270:	ldrh	w10, [x9, x10, lsl #1]
  403274:	tbz	w10, #11, 403288 <ferror@plt+0x16a8>
  403278:	ldrb	w21, [x8, #1]!
  40327c:	cbnz	w21, 40326c <ferror@plt+0x168c>
  403280:	b	403288 <ferror@plt+0x16a8>
  403284:	mov	x8, xzr
  403288:	cbz	x20, 403290 <ferror@plt+0x16b0>
  40328c:	str	x8, [x20]
  403290:	cmp	x8, x19
  403294:	b.ls	4032b4 <ferror@plt+0x16d4>  // b.plast
  403298:	ldrb	w8, [x8]
  40329c:	cmp	w8, #0x0
  4032a0:	cset	w0, eq  // eq = none
  4032a4:	ldp	x20, x19, [sp, #32]
  4032a8:	ldr	x21, [sp, #16]
  4032ac:	ldp	x29, x30, [sp], #48
  4032b0:	ret
  4032b4:	mov	w0, wzr
  4032b8:	ldp	x20, x19, [sp, #32]
  4032bc:	ldr	x21, [sp, #16]
  4032c0:	ldp	x29, x30, [sp], #48
  4032c4:	ret
  4032c8:	stp	x29, x30, [sp, #-48]!
  4032cc:	stp	x20, x19, [sp, #32]
  4032d0:	mov	x20, x1
  4032d4:	mov	x19, x0
  4032d8:	str	x21, [sp, #16]
  4032dc:	mov	x29, sp
  4032e0:	cbz	x0, 403314 <ferror@plt+0x1734>
  4032e4:	ldrb	w21, [x19]
  4032e8:	mov	x8, x19
  4032ec:	cbz	w21, 403318 <ferror@plt+0x1738>
  4032f0:	bl	401a10 <__ctype_b_loc@plt>
  4032f4:	ldr	x9, [x0]
  4032f8:	mov	x8, x19
  4032fc:	and	x10, x21, #0xff
  403300:	ldrh	w10, [x9, x10, lsl #1]
  403304:	tbz	w10, #12, 403318 <ferror@plt+0x1738>
  403308:	ldrb	w21, [x8, #1]!
  40330c:	cbnz	w21, 4032fc <ferror@plt+0x171c>
  403310:	b	403318 <ferror@plt+0x1738>
  403314:	mov	x8, xzr
  403318:	cbz	x20, 403320 <ferror@plt+0x1740>
  40331c:	str	x8, [x20]
  403320:	cmp	x8, x19
  403324:	b.ls	403344 <ferror@plt+0x1764>  // b.plast
  403328:	ldrb	w8, [x8]
  40332c:	cmp	w8, #0x0
  403330:	cset	w0, eq  // eq = none
  403334:	ldp	x20, x19, [sp, #32]
  403338:	ldr	x21, [sp, #16]
  40333c:	ldp	x29, x30, [sp], #48
  403340:	ret
  403344:	mov	w0, wzr
  403348:	ldp	x20, x19, [sp, #32]
  40334c:	ldr	x21, [sp, #16]
  403350:	ldp	x29, x30, [sp], #48
  403354:	ret
  403358:	sub	sp, sp, #0x110
  40335c:	stp	x29, x30, [sp, #208]
  403360:	add	x29, sp, #0xd0
  403364:	mov	x8, #0xffffffffffffffd0    	// #-48
  403368:	mov	x9, sp
  40336c:	sub	x10, x29, #0x50
  403370:	stp	x28, x23, [sp, #224]
  403374:	stp	x22, x21, [sp, #240]
  403378:	stp	x20, x19, [sp, #256]
  40337c:	mov	x20, x1
  403380:	mov	x19, x0
  403384:	movk	x8, #0xff80, lsl #32
  403388:	add	x11, x29, #0x40
  40338c:	add	x9, x9, #0x80
  403390:	add	x22, x10, #0x30
  403394:	mov	w23, #0xffffffd0            	// #-48
  403398:	stp	x2, x3, [x29, #-80]
  40339c:	stp	x4, x5, [x29, #-64]
  4033a0:	stp	x6, x7, [x29, #-48]
  4033a4:	stp	q1, q2, [sp, #16]
  4033a8:	stp	q3, q4, [sp, #48]
  4033ac:	str	q0, [sp]
  4033b0:	stp	q5, q6, [sp, #80]
  4033b4:	str	q7, [sp, #112]
  4033b8:	stp	x9, x8, [x29, #-16]
  4033bc:	stp	x11, x22, [x29, #-32]
  4033c0:	tbnz	w23, #31, 4033cc <ferror@plt+0x17ec>
  4033c4:	mov	w8, w23
  4033c8:	b	4033e4 <ferror@plt+0x1804>
  4033cc:	add	w8, w23, #0x8
  4033d0:	cmn	w23, #0x8
  4033d4:	stur	w8, [x29, #-8]
  4033d8:	b.gt	4033e4 <ferror@plt+0x1804>
  4033dc:	add	x9, x22, w23, sxtw
  4033e0:	b	4033f0 <ferror@plt+0x1810>
  4033e4:	ldur	x9, [x29, #-32]
  4033e8:	add	x10, x9, #0x8
  4033ec:	stur	x10, [x29, #-32]
  4033f0:	ldr	x1, [x9]
  4033f4:	cbz	x1, 40346c <ferror@plt+0x188c>
  4033f8:	tbnz	w8, #31, 403404 <ferror@plt+0x1824>
  4033fc:	mov	w23, w8
  403400:	b	40341c <ferror@plt+0x183c>
  403404:	add	w23, w8, #0x8
  403408:	cmn	w8, #0x8
  40340c:	stur	w23, [x29, #-8]
  403410:	b.gt	40341c <ferror@plt+0x183c>
  403414:	add	x8, x22, w8, sxtw
  403418:	b	403428 <ferror@plt+0x1848>
  40341c:	ldur	x8, [x29, #-32]
  403420:	add	x9, x8, #0x8
  403424:	stur	x9, [x29, #-32]
  403428:	ldr	x21, [x8]
  40342c:	cbz	x21, 40346c <ferror@plt+0x188c>
  403430:	mov	x0, x19
  403434:	bl	4019f0 <strcmp@plt>
  403438:	cbz	w0, 403450 <ferror@plt+0x1870>
  40343c:	mov	x0, x19
  403440:	mov	x1, x21
  403444:	bl	4019f0 <strcmp@plt>
  403448:	cbnz	w0, 4033c0 <ferror@plt+0x17e0>
  40344c:	b	403454 <ferror@plt+0x1874>
  403450:	mov	w0, #0x1                   	// #1
  403454:	ldp	x20, x19, [sp, #256]
  403458:	ldp	x22, x21, [sp, #240]
  40345c:	ldp	x28, x23, [sp, #224]
  403460:	ldp	x29, x30, [sp, #208]
  403464:	add	sp, sp, #0x110
  403468:	ret
  40346c:	adrp	x8, 417000 <ferror@plt+0x15420>
  403470:	ldr	w0, [x8, #592]
  403474:	adrp	x1, 405000 <ferror@plt+0x3420>
  403478:	add	x1, x1, #0xdfc
  40347c:	mov	x2, x20
  403480:	mov	x3, x19
  403484:	bl	401b30 <errx@plt>
  403488:	cbz	x1, 4034ac <ferror@plt+0x18cc>
  40348c:	sxtb	w8, w2
  403490:	ldrsb	w9, [x0]
  403494:	cbz	w9, 4034ac <ferror@plt+0x18cc>
  403498:	cmp	w8, w9
  40349c:	b.eq	4034b0 <ferror@plt+0x18d0>  // b.none
  4034a0:	sub	x1, x1, #0x1
  4034a4:	add	x0, x0, #0x1
  4034a8:	cbnz	x1, 403490 <ferror@plt+0x18b0>
  4034ac:	mov	x0, xzr
  4034b0:	ret
  4034b4:	stp	x29, x30, [sp, #-32]!
  4034b8:	stp	x20, x19, [sp, #16]
  4034bc:	mov	x29, sp
  4034c0:	mov	x20, x1
  4034c4:	mov	x19, x0
  4034c8:	bl	403624 <ferror@plt+0x1a44>
  4034cc:	cmp	x0, w0, sxtw
  4034d0:	b.ne	4034e8 <ferror@plt+0x1908>  // b.any
  4034d4:	cmp	w0, w0, sxth
  4034d8:	b.ne	4034e8 <ferror@plt+0x1908>  // b.any
  4034dc:	ldp	x20, x19, [sp, #16]
  4034e0:	ldp	x29, x30, [sp], #32
  4034e4:	ret
  4034e8:	bl	401b70 <__errno_location@plt>
  4034ec:	mov	w8, #0x22                  	// #34
  4034f0:	str	w8, [x0]
  4034f4:	adrp	x8, 417000 <ferror@plt+0x15420>
  4034f8:	ldr	w0, [x8, #592]
  4034fc:	adrp	x1, 405000 <ferror@plt+0x3420>
  403500:	add	x1, x1, #0xdfc
  403504:	mov	x2, x20
  403508:	mov	x3, x19
  40350c:	bl	401bb0 <err@plt>
  403510:	stp	x29, x30, [sp, #-32]!
  403514:	stp	x20, x19, [sp, #16]
  403518:	mov	x29, sp
  40351c:	mov	x20, x1
  403520:	mov	x19, x0
  403524:	bl	403624 <ferror@plt+0x1a44>
  403528:	cmp	x0, w0, sxtw
  40352c:	b.ne	40353c <ferror@plt+0x195c>  // b.any
  403530:	ldp	x20, x19, [sp, #16]
  403534:	ldp	x29, x30, [sp], #32
  403538:	ret
  40353c:	bl	401b70 <__errno_location@plt>
  403540:	mov	w8, #0x22                  	// #34
  403544:	str	w8, [x0]
  403548:	adrp	x8, 417000 <ferror@plt+0x15420>
  40354c:	ldr	w0, [x8, #592]
  403550:	adrp	x1, 405000 <ferror@plt+0x3420>
  403554:	add	x1, x1, #0xdfc
  403558:	mov	x2, x20
  40355c:	mov	x3, x19
  403560:	bl	401bb0 <err@plt>
  403564:	stp	x29, x30, [sp, #-32]!
  403568:	mov	w2, #0xa                   	// #10
  40356c:	stp	x20, x19, [sp, #16]
  403570:	mov	x29, sp
  403574:	mov	x20, x1
  403578:	mov	x19, x0
  40357c:	bl	403794 <ferror@plt+0x1bb4>
  403580:	lsr	x8, x0, #32
  403584:	cbnz	x8, 40359c <ferror@plt+0x19bc>
  403588:	cmp	w0, #0x10, lsl #12
  40358c:	b.cs	40359c <ferror@plt+0x19bc>  // b.hs, b.nlast
  403590:	ldp	x20, x19, [sp, #16]
  403594:	ldp	x29, x30, [sp], #32
  403598:	ret
  40359c:	bl	401b70 <__errno_location@plt>
  4035a0:	mov	w8, #0x22                  	// #34
  4035a4:	str	w8, [x0]
  4035a8:	adrp	x8, 417000 <ferror@plt+0x15420>
  4035ac:	ldr	w0, [x8, #592]
  4035b0:	adrp	x1, 405000 <ferror@plt+0x3420>
  4035b4:	add	x1, x1, #0xdfc
  4035b8:	mov	x2, x20
  4035bc:	mov	x3, x19
  4035c0:	bl	401bb0 <err@plt>
  4035c4:	stp	x29, x30, [sp, #-32]!
  4035c8:	mov	w2, #0x10                  	// #16
  4035cc:	stp	x20, x19, [sp, #16]
  4035d0:	mov	x29, sp
  4035d4:	mov	x20, x1
  4035d8:	mov	x19, x0
  4035dc:	bl	403794 <ferror@plt+0x1bb4>
  4035e0:	lsr	x8, x0, #32
  4035e4:	cbnz	x8, 4035fc <ferror@plt+0x1a1c>
  4035e8:	cmp	w0, #0x10, lsl #12
  4035ec:	b.cs	4035fc <ferror@plt+0x1a1c>  // b.hs, b.nlast
  4035f0:	ldp	x20, x19, [sp, #16]
  4035f4:	ldp	x29, x30, [sp], #32
  4035f8:	ret
  4035fc:	bl	401b70 <__errno_location@plt>
  403600:	mov	w8, #0x22                  	// #34
  403604:	str	w8, [x0]
  403608:	adrp	x8, 417000 <ferror@plt+0x15420>
  40360c:	ldr	w0, [x8, #592]
  403610:	adrp	x1, 405000 <ferror@plt+0x3420>
  403614:	add	x1, x1, #0xdfc
  403618:	mov	x2, x20
  40361c:	mov	x3, x19
  403620:	bl	401bb0 <err@plt>
  403624:	stp	x29, x30, [sp, #-48]!
  403628:	mov	x29, sp
  40362c:	str	x21, [sp, #16]
  403630:	stp	x20, x19, [sp, #32]
  403634:	mov	x20, x1
  403638:	mov	x19, x0
  40363c:	str	xzr, [x29, #24]
  403640:	bl	401b70 <__errno_location@plt>
  403644:	str	wzr, [x0]
  403648:	cbz	x19, 40369c <ferror@plt+0x1abc>
  40364c:	ldrb	w8, [x19]
  403650:	cbz	w8, 40369c <ferror@plt+0x1abc>
  403654:	mov	x21, x0
  403658:	add	x1, x29, #0x18
  40365c:	mov	w2, #0xa                   	// #10
  403660:	mov	x0, x19
  403664:	mov	w3, wzr
  403668:	bl	4018b0 <__strtol_internal@plt>
  40366c:	ldr	w8, [x21]
  403670:	cbnz	w8, 4036b8 <ferror@plt+0x1ad8>
  403674:	ldr	x8, [x29, #24]
  403678:	cmp	x8, x19
  40367c:	b.eq	40369c <ferror@plt+0x1abc>  // b.none
  403680:	cbz	x8, 40368c <ferror@plt+0x1aac>
  403684:	ldrb	w8, [x8]
  403688:	cbnz	w8, 40369c <ferror@plt+0x1abc>
  40368c:	ldp	x20, x19, [sp, #32]
  403690:	ldr	x21, [sp, #16]
  403694:	ldp	x29, x30, [sp], #48
  403698:	ret
  40369c:	adrp	x8, 417000 <ferror@plt+0x15420>
  4036a0:	ldr	w0, [x8, #592]
  4036a4:	adrp	x1, 405000 <ferror@plt+0x3420>
  4036a8:	add	x1, x1, #0xdfc
  4036ac:	mov	x2, x20
  4036b0:	mov	x3, x19
  4036b4:	bl	401b30 <errx@plt>
  4036b8:	adrp	x9, 417000 <ferror@plt+0x15420>
  4036bc:	ldr	w0, [x9, #592]
  4036c0:	cmp	w8, #0x22
  4036c4:	b.ne	4036a4 <ferror@plt+0x1ac4>  // b.any
  4036c8:	adrp	x1, 405000 <ferror@plt+0x3420>
  4036cc:	add	x1, x1, #0xdfc
  4036d0:	mov	x2, x20
  4036d4:	mov	x3, x19
  4036d8:	bl	401bb0 <err@plt>
  4036dc:	stp	x29, x30, [sp, #-32]!
  4036e0:	mov	w2, #0xa                   	// #10
  4036e4:	stp	x20, x19, [sp, #16]
  4036e8:	mov	x29, sp
  4036ec:	mov	x20, x1
  4036f0:	mov	x19, x0
  4036f4:	bl	403794 <ferror@plt+0x1bb4>
  4036f8:	lsr	x8, x0, #32
  4036fc:	cbnz	x8, 40370c <ferror@plt+0x1b2c>
  403700:	ldp	x20, x19, [sp, #16]
  403704:	ldp	x29, x30, [sp], #32
  403708:	ret
  40370c:	bl	401b70 <__errno_location@plt>
  403710:	mov	w8, #0x22                  	// #34
  403714:	str	w8, [x0]
  403718:	adrp	x8, 417000 <ferror@plt+0x15420>
  40371c:	ldr	w0, [x8, #592]
  403720:	adrp	x1, 405000 <ferror@plt+0x3420>
  403724:	add	x1, x1, #0xdfc
  403728:	mov	x2, x20
  40372c:	mov	x3, x19
  403730:	bl	401bb0 <err@plt>
  403734:	stp	x29, x30, [sp, #-32]!
  403738:	mov	w2, #0x10                  	// #16
  40373c:	stp	x20, x19, [sp, #16]
  403740:	mov	x29, sp
  403744:	mov	x20, x1
  403748:	mov	x19, x0
  40374c:	bl	403794 <ferror@plt+0x1bb4>
  403750:	lsr	x8, x0, #32
  403754:	cbnz	x8, 403764 <ferror@plt+0x1b84>
  403758:	ldp	x20, x19, [sp, #16]
  40375c:	ldp	x29, x30, [sp], #32
  403760:	ret
  403764:	bl	401b70 <__errno_location@plt>
  403768:	mov	w8, #0x22                  	// #34
  40376c:	str	w8, [x0]
  403770:	adrp	x8, 417000 <ferror@plt+0x15420>
  403774:	ldr	w0, [x8, #592]
  403778:	adrp	x1, 405000 <ferror@plt+0x3420>
  40377c:	add	x1, x1, #0xdfc
  403780:	mov	x2, x20
  403784:	mov	x3, x19
  403788:	bl	401bb0 <err@plt>
  40378c:	mov	w2, #0xa                   	// #10
  403790:	b	403794 <ferror@plt+0x1bb4>
  403794:	sub	sp, sp, #0x40
  403798:	stp	x29, x30, [sp, #16]
  40379c:	stp	x22, x21, [sp, #32]
  4037a0:	stp	x20, x19, [sp, #48]
  4037a4:	add	x29, sp, #0x10
  4037a8:	mov	w21, w2
  4037ac:	mov	x20, x1
  4037b0:	mov	x19, x0
  4037b4:	str	xzr, [sp, #8]
  4037b8:	bl	401b70 <__errno_location@plt>
  4037bc:	str	wzr, [x0]
  4037c0:	cbz	x19, 403818 <ferror@plt+0x1c38>
  4037c4:	ldrb	w8, [x19]
  4037c8:	cbz	w8, 403818 <ferror@plt+0x1c38>
  4037cc:	mov	x22, x0
  4037d0:	add	x1, sp, #0x8
  4037d4:	mov	x0, x19
  4037d8:	mov	w2, w21
  4037dc:	mov	w3, wzr
  4037e0:	bl	401920 <__strtoul_internal@plt>
  4037e4:	ldr	w8, [x22]
  4037e8:	cbnz	w8, 403834 <ferror@plt+0x1c54>
  4037ec:	ldr	x8, [sp, #8]
  4037f0:	cmp	x8, x19
  4037f4:	b.eq	403818 <ferror@plt+0x1c38>  // b.none
  4037f8:	cbz	x8, 403804 <ferror@plt+0x1c24>
  4037fc:	ldrb	w8, [x8]
  403800:	cbnz	w8, 403818 <ferror@plt+0x1c38>
  403804:	ldp	x20, x19, [sp, #48]
  403808:	ldp	x22, x21, [sp, #32]
  40380c:	ldp	x29, x30, [sp, #16]
  403810:	add	sp, sp, #0x40
  403814:	ret
  403818:	adrp	x8, 417000 <ferror@plt+0x15420>
  40381c:	ldr	w0, [x8, #592]
  403820:	adrp	x1, 405000 <ferror@plt+0x3420>
  403824:	add	x1, x1, #0xdfc
  403828:	mov	x2, x20
  40382c:	mov	x3, x19
  403830:	bl	401b30 <errx@plt>
  403834:	adrp	x9, 417000 <ferror@plt+0x15420>
  403838:	ldr	w0, [x9, #592]
  40383c:	cmp	w8, #0x22
  403840:	b.ne	403820 <ferror@plt+0x1c40>  // b.any
  403844:	adrp	x1, 405000 <ferror@plt+0x3420>
  403848:	add	x1, x1, #0xdfc
  40384c:	mov	x2, x20
  403850:	mov	x3, x19
  403854:	bl	401bb0 <err@plt>
  403858:	mov	w2, #0x10                  	// #16
  40385c:	b	403794 <ferror@plt+0x1bb4>
  403860:	stp	x29, x30, [sp, #-48]!
  403864:	mov	x29, sp
  403868:	str	x21, [sp, #16]
  40386c:	stp	x20, x19, [sp, #32]
  403870:	mov	x20, x1
  403874:	mov	x19, x0
  403878:	str	xzr, [x29, #24]
  40387c:	bl	401b70 <__errno_location@plt>
  403880:	str	wzr, [x0]
  403884:	cbz	x19, 4038d0 <ferror@plt+0x1cf0>
  403888:	ldrb	w8, [x19]
  40388c:	cbz	w8, 4038d0 <ferror@plt+0x1cf0>
  403890:	mov	x21, x0
  403894:	add	x1, x29, #0x18
  403898:	mov	x0, x19
  40389c:	bl	4017e0 <strtod@plt>
  4038a0:	ldr	w8, [x21]
  4038a4:	cbnz	w8, 4038ec <ferror@plt+0x1d0c>
  4038a8:	ldr	x8, [x29, #24]
  4038ac:	cmp	x8, x19
  4038b0:	b.eq	4038d0 <ferror@plt+0x1cf0>  // b.none
  4038b4:	cbz	x8, 4038c0 <ferror@plt+0x1ce0>
  4038b8:	ldrb	w8, [x8]
  4038bc:	cbnz	w8, 4038d0 <ferror@plt+0x1cf0>
  4038c0:	ldp	x20, x19, [sp, #32]
  4038c4:	ldr	x21, [sp, #16]
  4038c8:	ldp	x29, x30, [sp], #48
  4038cc:	ret
  4038d0:	adrp	x8, 417000 <ferror@plt+0x15420>
  4038d4:	ldr	w0, [x8, #592]
  4038d8:	adrp	x1, 405000 <ferror@plt+0x3420>
  4038dc:	add	x1, x1, #0xdfc
  4038e0:	mov	x2, x20
  4038e4:	mov	x3, x19
  4038e8:	bl	401b30 <errx@plt>
  4038ec:	adrp	x9, 417000 <ferror@plt+0x15420>
  4038f0:	ldr	w0, [x9, #592]
  4038f4:	cmp	w8, #0x22
  4038f8:	b.ne	4038d8 <ferror@plt+0x1cf8>  // b.any
  4038fc:	adrp	x1, 405000 <ferror@plt+0x3420>
  403900:	add	x1, x1, #0xdfc
  403904:	mov	x2, x20
  403908:	mov	x3, x19
  40390c:	bl	401bb0 <err@plt>
  403910:	stp	x29, x30, [sp, #-48]!
  403914:	mov	x29, sp
  403918:	str	x21, [sp, #16]
  40391c:	stp	x20, x19, [sp, #32]
  403920:	mov	x20, x1
  403924:	mov	x19, x0
  403928:	str	xzr, [x29, #24]
  40392c:	bl	401b70 <__errno_location@plt>
  403930:	str	wzr, [x0]
  403934:	cbz	x19, 403984 <ferror@plt+0x1da4>
  403938:	ldrb	w8, [x19]
  40393c:	cbz	w8, 403984 <ferror@plt+0x1da4>
  403940:	mov	x21, x0
  403944:	add	x1, x29, #0x18
  403948:	mov	w2, #0xa                   	// #10
  40394c:	mov	x0, x19
  403950:	bl	401a20 <strtol@plt>
  403954:	ldr	w8, [x21]
  403958:	cbnz	w8, 4039a0 <ferror@plt+0x1dc0>
  40395c:	ldr	x8, [x29, #24]
  403960:	cmp	x8, x19
  403964:	b.eq	403984 <ferror@plt+0x1da4>  // b.none
  403968:	cbz	x8, 403974 <ferror@plt+0x1d94>
  40396c:	ldrb	w8, [x8]
  403970:	cbnz	w8, 403984 <ferror@plt+0x1da4>
  403974:	ldp	x20, x19, [sp, #32]
  403978:	ldr	x21, [sp, #16]
  40397c:	ldp	x29, x30, [sp], #48
  403980:	ret
  403984:	adrp	x8, 417000 <ferror@plt+0x15420>
  403988:	ldr	w0, [x8, #592]
  40398c:	adrp	x1, 405000 <ferror@plt+0x3420>
  403990:	add	x1, x1, #0xdfc
  403994:	mov	x2, x20
  403998:	mov	x3, x19
  40399c:	bl	401b30 <errx@plt>
  4039a0:	adrp	x9, 417000 <ferror@plt+0x15420>
  4039a4:	ldr	w0, [x9, #592]
  4039a8:	cmp	w8, #0x22
  4039ac:	b.ne	40398c <ferror@plt+0x1dac>  // b.any
  4039b0:	adrp	x1, 405000 <ferror@plt+0x3420>
  4039b4:	add	x1, x1, #0xdfc
  4039b8:	mov	x2, x20
  4039bc:	mov	x3, x19
  4039c0:	bl	401bb0 <err@plt>
  4039c4:	stp	x29, x30, [sp, #-48]!
  4039c8:	mov	x29, sp
  4039cc:	str	x21, [sp, #16]
  4039d0:	stp	x20, x19, [sp, #32]
  4039d4:	mov	x20, x1
  4039d8:	mov	x19, x0
  4039dc:	str	xzr, [x29, #24]
  4039e0:	bl	401b70 <__errno_location@plt>
  4039e4:	str	wzr, [x0]
  4039e8:	cbz	x19, 403a38 <ferror@plt+0x1e58>
  4039ec:	ldrb	w8, [x19]
  4039f0:	cbz	w8, 403a38 <ferror@plt+0x1e58>
  4039f4:	mov	x21, x0
  4039f8:	add	x1, x29, #0x18
  4039fc:	mov	w2, #0xa                   	// #10
  403a00:	mov	x0, x19
  403a04:	bl	401790 <strtoul@plt>
  403a08:	ldr	w8, [x21]
  403a0c:	cbnz	w8, 403a54 <ferror@plt+0x1e74>
  403a10:	ldr	x8, [x29, #24]
  403a14:	cmp	x8, x19
  403a18:	b.eq	403a38 <ferror@plt+0x1e58>  // b.none
  403a1c:	cbz	x8, 403a28 <ferror@plt+0x1e48>
  403a20:	ldrb	w8, [x8]
  403a24:	cbnz	w8, 403a38 <ferror@plt+0x1e58>
  403a28:	ldp	x20, x19, [sp, #32]
  403a2c:	ldr	x21, [sp, #16]
  403a30:	ldp	x29, x30, [sp], #48
  403a34:	ret
  403a38:	adrp	x8, 417000 <ferror@plt+0x15420>
  403a3c:	ldr	w0, [x8, #592]
  403a40:	adrp	x1, 405000 <ferror@plt+0x3420>
  403a44:	add	x1, x1, #0xdfc
  403a48:	mov	x2, x20
  403a4c:	mov	x3, x19
  403a50:	bl	401b30 <errx@plt>
  403a54:	adrp	x9, 417000 <ferror@plt+0x15420>
  403a58:	ldr	w0, [x9, #592]
  403a5c:	cmp	w8, #0x22
  403a60:	b.ne	403a40 <ferror@plt+0x1e60>  // b.any
  403a64:	adrp	x1, 405000 <ferror@plt+0x3420>
  403a68:	add	x1, x1, #0xdfc
  403a6c:	mov	x2, x20
  403a70:	mov	x3, x19
  403a74:	bl	401bb0 <err@plt>
  403a78:	sub	sp, sp, #0x30
  403a7c:	stp	x20, x19, [sp, #32]
  403a80:	mov	x20, x1
  403a84:	add	x1, sp, #0x8
  403a88:	mov	x2, xzr
  403a8c:	stp	x29, x30, [sp, #16]
  403a90:	add	x29, sp, #0x10
  403a94:	mov	x19, x0
  403a98:	bl	402df4 <ferror@plt+0x1214>
  403a9c:	cbnz	w0, 403ab4 <ferror@plt+0x1ed4>
  403aa0:	ldr	x0, [sp, #8]
  403aa4:	ldp	x20, x19, [sp, #32]
  403aa8:	ldp	x29, x30, [sp, #16]
  403aac:	add	sp, sp, #0x30
  403ab0:	ret
  403ab4:	bl	401b70 <__errno_location@plt>
  403ab8:	adrp	x9, 417000 <ferror@plt+0x15420>
  403abc:	ldr	w8, [x0]
  403ac0:	ldr	w0, [x9, #592]
  403ac4:	adrp	x1, 405000 <ferror@plt+0x3420>
  403ac8:	add	x1, x1, #0xdfc
  403acc:	mov	x2, x20
  403ad0:	mov	x3, x19
  403ad4:	cbnz	w8, 403adc <ferror@plt+0x1efc>
  403ad8:	bl	401b30 <errx@plt>
  403adc:	bl	401bb0 <err@plt>
  403ae0:	stp	x29, x30, [sp, #-32]!
  403ae4:	str	x19, [sp, #16]
  403ae8:	mov	x19, x1
  403aec:	mov	x1, x2
  403af0:	mov	x29, sp
  403af4:	bl	403860 <ferror@plt+0x1c80>
  403af8:	fcvtzs	x8, d0
  403afc:	mov	x9, #0x848000000000        	// #145685290680320
  403b00:	movk	x9, #0x412e, lsl #48
  403b04:	scvtf	d1, x8
  403b08:	fmov	d2, x9
  403b0c:	fsub	d0, d0, d1
  403b10:	fmul	d0, d0, d2
  403b14:	fcvtzs	x9, d0
  403b18:	stp	x8, x9, [x19]
  403b1c:	ldr	x19, [sp, #16]
  403b20:	ldp	x29, x30, [sp], #32
  403b24:	ret
  403b28:	and	w8, w0, #0xf000
  403b2c:	sub	w8, w8, #0x1, lsl #12
  403b30:	lsr	w9, w8, #12
  403b34:	cmp	w9, #0xb
  403b38:	mov	w8, wzr
  403b3c:	b.hi	403b90 <ferror@plt+0x1fb0>  // b.pmore
  403b40:	adrp	x10, 405000 <ferror@plt+0x3420>
  403b44:	add	x10, x10, #0xdde
  403b48:	adr	x11, 403b5c <ferror@plt+0x1f7c>
  403b4c:	ldrb	w12, [x10, x9]
  403b50:	add	x11, x11, x12, lsl #2
  403b54:	mov	w9, #0x64                  	// #100
  403b58:	br	x11
  403b5c:	mov	w9, #0x70                  	// #112
  403b60:	b	403b88 <ferror@plt+0x1fa8>
  403b64:	mov	w9, #0x63                  	// #99
  403b68:	b	403b88 <ferror@plt+0x1fa8>
  403b6c:	mov	w9, #0x62                  	// #98
  403b70:	b	403b88 <ferror@plt+0x1fa8>
  403b74:	mov	w9, #0x6c                  	// #108
  403b78:	b	403b88 <ferror@plt+0x1fa8>
  403b7c:	mov	w9, #0x73                  	// #115
  403b80:	b	403b88 <ferror@plt+0x1fa8>
  403b84:	mov	w9, #0x2d                  	// #45
  403b88:	mov	w8, #0x1                   	// #1
  403b8c:	strb	w9, [x1]
  403b90:	tst	w0, #0x100
  403b94:	mov	w9, #0x72                  	// #114
  403b98:	mov	w10, #0x2d                  	// #45
  403b9c:	add	x11, x1, x8
  403ba0:	mov	w12, #0x77                  	// #119
  403ba4:	csel	w17, w10, w9, eq  // eq = none
  403ba8:	tst	w0, #0x80
  403bac:	mov	w14, #0x53                  	// #83
  403bb0:	mov	w15, #0x73                  	// #115
  403bb4:	mov	w16, #0x78                  	// #120
  403bb8:	strb	w17, [x11]
  403bbc:	csel	w17, w10, w12, eq  // eq = none
  403bc0:	tst	w0, #0x40
  403bc4:	orr	x13, x8, #0x2
  403bc8:	strb	w17, [x11, #1]
  403bcc:	csel	w11, w15, w14, ne  // ne = any
  403bd0:	csel	w17, w16, w10, ne  // ne = any
  403bd4:	tst	w0, #0x800
  403bd8:	csel	w11, w17, w11, eq  // eq = none
  403bdc:	add	x13, x13, x1
  403be0:	tst	w0, #0x20
  403be4:	strb	w11, [x13]
  403be8:	csel	w11, w10, w9, eq  // eq = none
  403bec:	tst	w0, #0x10
  403bf0:	strb	w11, [x13, #1]
  403bf4:	csel	w11, w10, w12, eq  // eq = none
  403bf8:	tst	w0, #0x8
  403bfc:	csel	w14, w15, w14, ne  // ne = any
  403c00:	csel	w15, w16, w10, ne  // ne = any
  403c04:	tst	w0, #0x400
  403c08:	orr	x8, x8, #0x6
  403c0c:	csel	w14, w15, w14, eq  // eq = none
  403c10:	tst	w0, #0x4
  403c14:	add	x8, x8, x1
  403c18:	csel	w9, w10, w9, eq  // eq = none
  403c1c:	tst	w0, #0x2
  403c20:	mov	w17, #0x54                  	// #84
  403c24:	strb	w11, [x13, #2]
  403c28:	mov	w11, #0x74                  	// #116
  403c2c:	strb	w14, [x13, #3]
  403c30:	strb	w9, [x8]
  403c34:	csel	w9, w10, w12, eq  // eq = none
  403c38:	tst	w0, #0x1
  403c3c:	strb	w9, [x8, #1]
  403c40:	csel	w9, w11, w17, ne  // ne = any
  403c44:	csel	w10, w16, w10, ne  // ne = any
  403c48:	tst	w0, #0x200
  403c4c:	csel	w9, w10, w9, eq  // eq = none
  403c50:	mov	x0, x1
  403c54:	strb	w9, [x8, #2]
  403c58:	strb	wzr, [x8, #3]
  403c5c:	ret
  403c60:	sub	sp, sp, #0x50
  403c64:	add	x8, sp, #0x8
  403c68:	stp	x29, x30, [sp, #48]
  403c6c:	stp	x20, x19, [sp, #64]
  403c70:	add	x29, sp, #0x30
  403c74:	tbz	w0, #1, 403c84 <ferror@plt+0x20a4>
  403c78:	orr	x8, x8, #0x1
  403c7c:	mov	w9, #0x20                  	// #32
  403c80:	strb	w9, [sp, #8]
  403c84:	cmp	x1, #0x400
  403c88:	b.cs	403c9c <ferror@plt+0x20bc>  // b.hs, b.nlast
  403c8c:	mov	w9, #0x42                  	// #66
  403c90:	mov	w19, w1
  403c94:	strh	w9, [x8]
  403c98:	b	403dfc <ferror@plt+0x221c>
  403c9c:	cmp	x1, #0x100, lsl #12
  403ca0:	b.cs	403cac <ferror@plt+0x20cc>  // b.hs, b.nlast
  403ca4:	mov	w9, #0xa                   	// #10
  403ca8:	b	403cf0 <ferror@plt+0x2110>
  403cac:	lsr	x9, x1, #30
  403cb0:	cbnz	x9, 403cbc <ferror@plt+0x20dc>
  403cb4:	mov	w9, #0x14                  	// #20
  403cb8:	b	403cf0 <ferror@plt+0x2110>
  403cbc:	lsr	x9, x1, #40
  403cc0:	cbnz	x9, 403ccc <ferror@plt+0x20ec>
  403cc4:	mov	w9, #0x1e                  	// #30
  403cc8:	b	403cf0 <ferror@plt+0x2110>
  403ccc:	lsr	x9, x1, #50
  403cd0:	cbnz	x9, 403cdc <ferror@plt+0x20fc>
  403cd4:	mov	w9, #0x28                  	// #40
  403cd8:	b	403cf0 <ferror@plt+0x2110>
  403cdc:	lsr	x9, x1, #60
  403ce0:	mov	w10, #0x3c                  	// #60
  403ce4:	cmp	x9, #0x0
  403ce8:	mov	w9, #0x32                  	// #50
  403cec:	csel	w9, w9, w10, eq  // eq = none
  403cf0:	mov	w10, #0xcccd                	// #52429
  403cf4:	movk	w10, #0xcccc, lsl #16
  403cf8:	adrp	x11, 405000 <ferror@plt+0x3420>
  403cfc:	umull	x10, w9, w10
  403d00:	add	x11, x11, #0xe05
  403d04:	lsr	x10, x10, #35
  403d08:	ldrb	w12, [x11, x10]
  403d0c:	mov	x10, #0xffffffffffffffff    	// #-1
  403d10:	lsl	x10, x10, x9
  403d14:	mov	x11, x8
  403d18:	lsr	x19, x1, x9
  403d1c:	bic	x10, x1, x10
  403d20:	strb	w12, [x11], #1
  403d24:	tbz	w0, #0, 403d3c <ferror@plt+0x215c>
  403d28:	cmp	w9, #0xa
  403d2c:	b.cc	403d3c <ferror@plt+0x215c>  // b.lo, b.ul, b.last
  403d30:	mov	w11, #0x4269                	// #17001
  403d34:	sturh	w11, [x8, #1]
  403d38:	add	x11, x8, #0x3
  403d3c:	strb	wzr, [x11]
  403d40:	cbz	x10, 403dfc <ferror@plt+0x221c>
  403d44:	sub	w8, w9, #0xa
  403d48:	lsr	x8, x10, x8
  403d4c:	tbnz	w0, #2, 403d64 <ferror@plt+0x2184>
  403d50:	sub	x9, x8, #0x3b6
  403d54:	cmp	x9, #0x64
  403d58:	b.cs	403dd8 <ferror@plt+0x21f8>  // b.hs, b.nlast
  403d5c:	add	w19, w19, #0x1
  403d60:	b	403dfc <ferror@plt+0x221c>
  403d64:	mov	x9, #0xcccccccccccccccc    	// #-3689348814741910324
  403d68:	add	x8, x8, #0x5
  403d6c:	movk	x9, #0xcccd
  403d70:	umulh	x10, x8, x9
  403d74:	lsr	x20, x10, #3
  403d78:	mul	x9, x20, x9
  403d7c:	mov	x10, #0x9999999999999999    	// #-7378697629483820647
  403d80:	ror	x9, x9, #1
  403d84:	movk	x10, #0x1999, lsl #48
  403d88:	cmp	x9, x10
  403d8c:	b.ls	403ddc <ferror@plt+0x21fc>  // b.plast
  403d90:	cbz	x20, 403dfc <ferror@plt+0x221c>
  403d94:	bl	401850 <localeconv@plt>
  403d98:	cbz	x0, 403dac <ferror@plt+0x21cc>
  403d9c:	ldr	x4, [x0]
  403da0:	cbz	x4, 403dac <ferror@plt+0x21cc>
  403da4:	ldrb	w8, [x4]
  403da8:	cbnz	w8, 403db4 <ferror@plt+0x21d4>
  403dac:	adrp	x4, 405000 <ferror@plt+0x3420>
  403db0:	add	x4, x4, #0xe0d
  403db4:	adrp	x2, 405000 <ferror@plt+0x3420>
  403db8:	add	x2, x2, #0xe0f
  403dbc:	add	x0, sp, #0x10
  403dc0:	add	x6, sp, #0x8
  403dc4:	mov	w1, #0x20                  	// #32
  403dc8:	mov	w3, w19
  403dcc:	mov	x5, x20
  403dd0:	bl	401840 <snprintf@plt>
  403dd4:	b	403e18 <ferror@plt+0x2238>
  403dd8:	add	x8, x8, #0x32
  403ddc:	mov	x9, #0xf5c3                	// #62915
  403de0:	movk	x9, #0x5c28, lsl #16
  403de4:	movk	x9, #0xc28f, lsl #32
  403de8:	lsr	x8, x8, #2
  403dec:	movk	x9, #0x28f5, lsl #48
  403df0:	umulh	x8, x8, x9
  403df4:	lsr	x20, x8, #2
  403df8:	cbnz	x20, 403d94 <ferror@plt+0x21b4>
  403dfc:	adrp	x2, 405000 <ferror@plt+0x3420>
  403e00:	add	x2, x2, #0xe19
  403e04:	add	x0, sp, #0x10
  403e08:	add	x4, sp, #0x8
  403e0c:	mov	w1, #0x20                  	// #32
  403e10:	mov	w3, w19
  403e14:	bl	401840 <snprintf@plt>
  403e18:	add	x0, sp, #0x10
  403e1c:	bl	401950 <strdup@plt>
  403e20:	ldp	x20, x19, [sp, #64]
  403e24:	ldp	x29, x30, [sp, #48]
  403e28:	add	sp, sp, #0x50
  403e2c:	ret
  403e30:	stp	x29, x30, [sp, #-64]!
  403e34:	stp	x24, x23, [sp, #16]
  403e38:	stp	x22, x21, [sp, #32]
  403e3c:	stp	x20, x19, [sp, #48]
  403e40:	mov	x29, sp
  403e44:	cbz	x0, 403f00 <ferror@plt+0x2320>
  403e48:	mov	x19, x3
  403e4c:	mov	x9, x0
  403e50:	mov	w0, #0xffffffff            	// #-1
  403e54:	cbz	x3, 403f04 <ferror@plt+0x2324>
  403e58:	mov	x20, x2
  403e5c:	cbz	x2, 403f04 <ferror@plt+0x2324>
  403e60:	mov	x21, x1
  403e64:	cbz	x1, 403f04 <ferror@plt+0x2324>
  403e68:	ldrb	w10, [x9]
  403e6c:	cbz	w10, 403f04 <ferror@plt+0x2324>
  403e70:	mov	x23, xzr
  403e74:	mov	x8, xzr
  403e78:	add	x22, x9, #0x1
  403e7c:	b	403e90 <ferror@plt+0x22b0>
  403e80:	mov	x0, x23
  403e84:	add	x22, x22, #0x1
  403e88:	mov	x23, x0
  403e8c:	cbz	w10, 403f04 <ferror@plt+0x2324>
  403e90:	cmp	x23, x20
  403e94:	b.cs	403f18 <ferror@plt+0x2338>  // b.hs, b.nlast
  403e98:	and	w11, w10, #0xff
  403e9c:	ldrb	w10, [x22]
  403ea0:	sub	x9, x22, #0x1
  403ea4:	cmp	x8, #0x0
  403ea8:	csel	x8, x9, x8, eq  // eq = none
  403eac:	cmp	w11, #0x2c
  403eb0:	csel	x9, x9, xzr, eq  // eq = none
  403eb4:	cmp	w10, #0x0
  403eb8:	csel	x24, x22, x9, eq  // eq = none
  403ebc:	cbz	x8, 403e80 <ferror@plt+0x22a0>
  403ec0:	cbz	x24, 403e80 <ferror@plt+0x22a0>
  403ec4:	subs	x1, x24, x8
  403ec8:	b.ls	403f00 <ferror@plt+0x2320>  // b.plast
  403ecc:	mov	x0, x8
  403ed0:	blr	x19
  403ed4:	cmn	w0, #0x1
  403ed8:	b.eq	403f00 <ferror@plt+0x2320>  // b.none
  403edc:	str	w0, [x21, x23, lsl #2]
  403ee0:	ldrb	w8, [x24]
  403ee4:	add	x0, x23, #0x1
  403ee8:	cbz	w8, 403f04 <ferror@plt+0x2324>
  403eec:	ldrb	w10, [x22], #1
  403ef0:	mov	x8, xzr
  403ef4:	mov	x23, x0
  403ef8:	cbnz	w10, 403e90 <ferror@plt+0x22b0>
  403efc:	b	403f04 <ferror@plt+0x2324>
  403f00:	mov	w0, #0xffffffff            	// #-1
  403f04:	ldp	x20, x19, [sp, #48]
  403f08:	ldp	x22, x21, [sp, #32]
  403f0c:	ldp	x24, x23, [sp, #16]
  403f10:	ldp	x29, x30, [sp], #64
  403f14:	ret
  403f18:	mov	w0, #0xfffffffe            	// #-2
  403f1c:	b	403f04 <ferror@plt+0x2324>
  403f20:	stp	x29, x30, [sp, #-80]!
  403f24:	str	x25, [sp, #16]
  403f28:	stp	x24, x23, [sp, #32]
  403f2c:	stp	x22, x21, [sp, #48]
  403f30:	stp	x20, x19, [sp, #64]
  403f34:	mov	x29, sp
  403f38:	cbz	x0, 403f60 <ferror@plt+0x2380>
  403f3c:	mov	x19, x3
  403f40:	mov	x9, x0
  403f44:	mov	w0, #0xffffffff            	// #-1
  403f48:	cbz	x3, 403f64 <ferror@plt+0x2384>
  403f4c:	ldrb	w8, [x9]
  403f50:	cbz	w8, 403f64 <ferror@plt+0x2384>
  403f54:	ldr	x11, [x19]
  403f58:	cmp	x11, x2
  403f5c:	b.ls	403f7c <ferror@plt+0x239c>  // b.plast
  403f60:	mov	w0, #0xffffffff            	// #-1
  403f64:	ldp	x20, x19, [sp, #64]
  403f68:	ldp	x22, x21, [sp, #48]
  403f6c:	ldp	x24, x23, [sp, #32]
  403f70:	ldr	x25, [sp, #16]
  403f74:	ldp	x29, x30, [sp], #80
  403f78:	ret
  403f7c:	mov	x20, x4
  403f80:	cmp	w8, #0x2b
  403f84:	b.ne	403f90 <ferror@plt+0x23b0>  // b.any
  403f88:	add	x9, x9, #0x1
  403f8c:	b	403f98 <ferror@plt+0x23b8>
  403f90:	mov	x11, xzr
  403f94:	str	xzr, [x19]
  403f98:	mov	w0, #0xffffffff            	// #-1
  403f9c:	cbz	x20, 403f64 <ferror@plt+0x2384>
  403fa0:	sub	x21, x2, x11
  403fa4:	cbz	x21, 403f64 <ferror@plt+0x2384>
  403fa8:	cbz	x1, 403f64 <ferror@plt+0x2384>
  403fac:	ldrb	w10, [x9]
  403fb0:	cbz	w10, 403f64 <ferror@plt+0x2384>
  403fb4:	mov	x24, xzr
  403fb8:	mov	x8, xzr
  403fbc:	add	x22, x1, x11, lsl #2
  403fc0:	add	x23, x9, #0x1
  403fc4:	b	403fd8 <ferror@plt+0x23f8>
  403fc8:	mov	x0, x24
  403fcc:	add	x23, x23, #0x1
  403fd0:	mov	x24, x0
  403fd4:	cbz	w10, 404044 <ferror@plt+0x2464>
  403fd8:	cmp	x24, x21
  403fdc:	b.cs	40405c <ferror@plt+0x247c>  // b.hs, b.nlast
  403fe0:	and	w11, w10, #0xff
  403fe4:	ldrb	w10, [x23]
  403fe8:	sub	x9, x23, #0x1
  403fec:	cmp	x8, #0x0
  403ff0:	csel	x8, x9, x8, eq  // eq = none
  403ff4:	cmp	w11, #0x2c
  403ff8:	csel	x9, x9, xzr, eq  // eq = none
  403ffc:	cmp	w10, #0x0
  404000:	csel	x25, x23, x9, eq  // eq = none
  404004:	cbz	x8, 403fc8 <ferror@plt+0x23e8>
  404008:	cbz	x25, 403fc8 <ferror@plt+0x23e8>
  40400c:	subs	x1, x25, x8
  404010:	b.ls	403f60 <ferror@plt+0x2380>  // b.plast
  404014:	mov	x0, x8
  404018:	blr	x20
  40401c:	cmn	w0, #0x1
  404020:	b.eq	403f60 <ferror@plt+0x2380>  // b.none
  404024:	str	w0, [x22, x24, lsl #2]
  404028:	ldrb	w8, [x25]
  40402c:	add	x0, x24, #0x1
  404030:	cbz	w8, 404044 <ferror@plt+0x2464>
  404034:	ldrb	w10, [x23], #1
  404038:	mov	x8, xzr
  40403c:	mov	x24, x0
  404040:	cbnz	w10, 403fd8 <ferror@plt+0x23f8>
  404044:	cmp	w0, #0x1
  404048:	b.lt	403f64 <ferror@plt+0x2384>  // b.tstop
  40404c:	ldr	x8, [x19]
  404050:	add	x8, x8, w0, uxtw
  404054:	str	x8, [x19]
  404058:	b	403f64 <ferror@plt+0x2384>
  40405c:	mov	w0, #0xfffffffe            	// #-2
  404060:	b	403f64 <ferror@plt+0x2384>
  404064:	stp	x29, x30, [sp, #-64]!
  404068:	mov	x8, x0
  40406c:	mov	w0, #0xffffffea            	// #-22
  404070:	str	x23, [sp, #16]
  404074:	stp	x22, x21, [sp, #32]
  404078:	stp	x20, x19, [sp, #48]
  40407c:	mov	x29, sp
  404080:	cbz	x1, 404128 <ferror@plt+0x2548>
  404084:	cbz	x8, 404128 <ferror@plt+0x2548>
  404088:	mov	x19, x2
  40408c:	cbz	x2, 404128 <ferror@plt+0x2548>
  404090:	ldrb	w9, [x8]
  404094:	cbz	w9, 404124 <ferror@plt+0x2544>
  404098:	mov	x20, x1
  40409c:	mov	x0, xzr
  4040a0:	add	x21, x8, #0x1
  4040a4:	mov	w22, #0x1                   	// #1
  4040a8:	b	4040b4 <ferror@plt+0x24d4>
  4040ac:	add	x21, x21, #0x1
  4040b0:	cbz	w9, 404124 <ferror@plt+0x2544>
  4040b4:	mov	x8, x21
  4040b8:	ldrb	w10, [x8], #-1
  4040bc:	and	w9, w9, #0xff
  4040c0:	cmp	x0, #0x0
  4040c4:	csel	x0, x8, x0, eq  // eq = none
  4040c8:	cmp	w9, #0x2c
  4040cc:	csel	x8, x8, xzr, eq  // eq = none
  4040d0:	cmp	w10, #0x0
  4040d4:	mov	w9, w10
  4040d8:	csel	x23, x21, x8, eq  // eq = none
  4040dc:	cbz	x0, 4040ac <ferror@plt+0x24cc>
  4040e0:	cbz	x23, 4040ac <ferror@plt+0x24cc>
  4040e4:	subs	x1, x23, x0
  4040e8:	b.ls	40413c <ferror@plt+0x255c>  // b.plast
  4040ec:	blr	x19
  4040f0:	tbnz	w0, #31, 404128 <ferror@plt+0x2548>
  4040f4:	mov	w8, w0
  4040f8:	lsr	x8, x8, #3
  4040fc:	ldrb	w9, [x20, x8]
  404100:	and	w10, w0, #0x7
  404104:	lsl	w10, w22, w10
  404108:	orr	w9, w9, w10
  40410c:	strb	w9, [x20, x8]
  404110:	ldrb	w8, [x23]
  404114:	cbz	w8, 404124 <ferror@plt+0x2544>
  404118:	ldrb	w9, [x21]
  40411c:	mov	x0, xzr
  404120:	b	4040ac <ferror@plt+0x24cc>
  404124:	mov	w0, wzr
  404128:	ldp	x20, x19, [sp, #48]
  40412c:	ldp	x22, x21, [sp, #32]
  404130:	ldr	x23, [sp, #16]
  404134:	ldp	x29, x30, [sp], #64
  404138:	ret
  40413c:	mov	w0, #0xffffffff            	// #-1
  404140:	b	404128 <ferror@plt+0x2548>
  404144:	stp	x29, x30, [sp, #-48]!
  404148:	mov	x8, x0
  40414c:	mov	w0, #0xffffffea            	// #-22
  404150:	stp	x22, x21, [sp, #16]
  404154:	stp	x20, x19, [sp, #32]
  404158:	mov	x29, sp
  40415c:	cbz	x1, 4041f0 <ferror@plt+0x2610>
  404160:	cbz	x8, 4041f0 <ferror@plt+0x2610>
  404164:	mov	x19, x2
  404168:	cbz	x2, 4041f0 <ferror@plt+0x2610>
  40416c:	ldrb	w9, [x8]
  404170:	cbz	w9, 4041ec <ferror@plt+0x260c>
  404174:	mov	x20, x1
  404178:	mov	x0, xzr
  40417c:	add	x21, x8, #0x1
  404180:	b	40418c <ferror@plt+0x25ac>
  404184:	add	x21, x21, #0x1
  404188:	cbz	w9, 4041ec <ferror@plt+0x260c>
  40418c:	mov	x8, x21
  404190:	ldrb	w10, [x8], #-1
  404194:	and	w9, w9, #0xff
  404198:	cmp	x0, #0x0
  40419c:	csel	x0, x8, x0, eq  // eq = none
  4041a0:	cmp	w9, #0x2c
  4041a4:	csel	x8, x8, xzr, eq  // eq = none
  4041a8:	cmp	w10, #0x0
  4041ac:	mov	w9, w10
  4041b0:	csel	x22, x21, x8, eq  // eq = none
  4041b4:	cbz	x0, 404184 <ferror@plt+0x25a4>
  4041b8:	cbz	x22, 404184 <ferror@plt+0x25a4>
  4041bc:	subs	x1, x22, x0
  4041c0:	b.ls	404200 <ferror@plt+0x2620>  // b.plast
  4041c4:	blr	x19
  4041c8:	tbnz	x0, #63, 4041f0 <ferror@plt+0x2610>
  4041cc:	ldr	x8, [x20]
  4041d0:	orr	x8, x8, x0
  4041d4:	str	x8, [x20]
  4041d8:	ldrb	w8, [x22]
  4041dc:	cbz	w8, 4041ec <ferror@plt+0x260c>
  4041e0:	ldrb	w9, [x21]
  4041e4:	mov	x0, xzr
  4041e8:	b	404184 <ferror@plt+0x25a4>
  4041ec:	mov	w0, wzr
  4041f0:	ldp	x20, x19, [sp, #32]
  4041f4:	ldp	x22, x21, [sp, #16]
  4041f8:	ldp	x29, x30, [sp], #48
  4041fc:	ret
  404200:	mov	w0, #0xffffffff            	// #-1
  404204:	ldp	x20, x19, [sp, #32]
  404208:	ldp	x22, x21, [sp, #16]
  40420c:	ldp	x29, x30, [sp], #48
  404210:	ret
  404214:	stp	x29, x30, [sp, #-64]!
  404218:	mov	x29, sp
  40421c:	str	x23, [sp, #16]
  404220:	stp	x22, x21, [sp, #32]
  404224:	stp	x20, x19, [sp, #48]
  404228:	str	xzr, [x29, #24]
  40422c:	cbz	x0, 404304 <ferror@plt+0x2724>
  404230:	mov	w21, w3
  404234:	mov	x19, x2
  404238:	mov	x23, x1
  40423c:	mov	x22, x0
  404240:	str	w3, [x1]
  404244:	str	w3, [x2]
  404248:	bl	401b70 <__errno_location@plt>
  40424c:	str	wzr, [x0]
  404250:	ldrb	w8, [x22]
  404254:	mov	x20, x0
  404258:	cmp	w8, #0x3a
  40425c:	b.ne	404268 <ferror@plt+0x2688>  // b.any
  404260:	add	x21, x22, #0x1
  404264:	b	4042c4 <ferror@plt+0x26e4>
  404268:	add	x1, x29, #0x18
  40426c:	mov	w2, #0xa                   	// #10
  404270:	mov	x0, x22
  404274:	bl	401a20 <strtol@plt>
  404278:	str	w0, [x23]
  40427c:	str	w0, [x19]
  404280:	ldr	x8, [x29, #24]
  404284:	mov	w0, #0xffffffff            	// #-1
  404288:	cmp	x8, x22
  40428c:	b.eq	404304 <ferror@plt+0x2724>  // b.none
  404290:	ldr	w9, [x20]
  404294:	cbnz	w9, 404304 <ferror@plt+0x2724>
  404298:	cbz	x8, 404304 <ferror@plt+0x2724>
  40429c:	ldrb	w9, [x8]
  4042a0:	cmp	w9, #0x2d
  4042a4:	b.eq	4042b8 <ferror@plt+0x26d8>  // b.none
  4042a8:	cmp	w9, #0x3a
  4042ac:	b.ne	404300 <ferror@plt+0x2720>  // b.any
  4042b0:	ldrb	w9, [x8, #1]
  4042b4:	cbz	w9, 404318 <ferror@plt+0x2738>
  4042b8:	add	x21, x8, #0x1
  4042bc:	str	xzr, [x29, #24]
  4042c0:	str	wzr, [x20]
  4042c4:	add	x1, x29, #0x18
  4042c8:	mov	w2, #0xa                   	// #10
  4042cc:	mov	x0, x21
  4042d0:	bl	401a20 <strtol@plt>
  4042d4:	str	w0, [x19]
  4042d8:	ldr	w8, [x20]
  4042dc:	mov	w0, #0xffffffff            	// #-1
  4042e0:	cbnz	w8, 404304 <ferror@plt+0x2724>
  4042e4:	ldr	x8, [x29, #24]
  4042e8:	cbz	x8, 404304 <ferror@plt+0x2724>
  4042ec:	cmp	x8, x21
  4042f0:	mov	w0, #0xffffffff            	// #-1
  4042f4:	b.eq	404304 <ferror@plt+0x2724>  // b.none
  4042f8:	ldrb	w8, [x8]
  4042fc:	cbnz	w8, 404304 <ferror@plt+0x2724>
  404300:	mov	w0, wzr
  404304:	ldp	x20, x19, [sp, #48]
  404308:	ldp	x22, x21, [sp, #32]
  40430c:	ldr	x23, [sp, #16]
  404310:	ldp	x29, x30, [sp], #64
  404314:	ret
  404318:	str	w21, [x19]
  40431c:	b	404300 <ferror@plt+0x2720>
  404320:	stp	x29, x30, [sp, #-48]!
  404324:	mov	w8, wzr
  404328:	str	x21, [sp, #16]
  40432c:	stp	x20, x19, [sp, #32]
  404330:	mov	x29, sp
  404334:	cbz	x1, 404468 <ferror@plt+0x2888>
  404338:	cbz	x0, 404468 <ferror@plt+0x2888>
  40433c:	ldrb	w8, [x0]
  404340:	and	w8, w8, #0xff
  404344:	cmp	w8, #0x2f
  404348:	mov	x19, x0
  40434c:	b.ne	404368 <ferror@plt+0x2788>  // b.any
  404350:	mov	x0, x19
  404354:	ldrb	w8, [x0, #1]!
  404358:	cmp	w8, #0x2f
  40435c:	mov	w8, #0x2f                  	// #47
  404360:	b.eq	404340 <ferror@plt+0x2760>  // b.none
  404364:	b	404378 <ferror@plt+0x2798>
  404368:	cbnz	w8, 404378 <ferror@plt+0x2798>
  40436c:	mov	x20, xzr
  404370:	mov	x19, xzr
  404374:	b	404398 <ferror@plt+0x27b8>
  404378:	mov	w20, #0x1                   	// #1
  40437c:	ldrb	w8, [x19, x20]
  404380:	cbz	w8, 404398 <ferror@plt+0x27b8>
  404384:	cmp	w8, #0x2f
  404388:	b.eq	404398 <ferror@plt+0x27b8>  // b.none
  40438c:	add	x20, x20, #0x1
  404390:	ldrb	w8, [x19, x20]
  404394:	cbnz	w8, 404384 <ferror@plt+0x27a4>
  404398:	ldrb	w8, [x1]
  40439c:	and	w8, w8, #0xff
  4043a0:	cmp	w8, #0x2f
  4043a4:	mov	x21, x1
  4043a8:	b.ne	4043c4 <ferror@plt+0x27e4>  // b.any
  4043ac:	mov	x1, x21
  4043b0:	ldrb	w8, [x1, #1]!
  4043b4:	cmp	w8, #0x2f
  4043b8:	mov	w8, #0x2f                  	// #47
  4043bc:	b.eq	40439c <ferror@plt+0x27bc>  // b.none
  4043c0:	b	4043d4 <ferror@plt+0x27f4>
  4043c4:	cbnz	w8, 4043d4 <ferror@plt+0x27f4>
  4043c8:	mov	x8, xzr
  4043cc:	mov	x21, xzr
  4043d0:	b	4043f4 <ferror@plt+0x2814>
  4043d4:	mov	w8, #0x1                   	// #1
  4043d8:	ldrb	w9, [x21, x8]
  4043dc:	cbz	w9, 4043f4 <ferror@plt+0x2814>
  4043e0:	cmp	w9, #0x2f
  4043e4:	b.eq	4043f4 <ferror@plt+0x2814>  // b.none
  4043e8:	add	x8, x8, #0x1
  4043ec:	ldrb	w9, [x21, x8]
  4043f0:	cbnz	w9, 4043e0 <ferror@plt+0x2800>
  4043f4:	add	x9, x8, x20
  4043f8:	cmp	x9, #0x1
  4043fc:	b.eq	404408 <ferror@plt+0x2828>  // b.none
  404400:	cbnz	x9, 404428 <ferror@plt+0x2848>
  404404:	b	40445c <ferror@plt+0x287c>
  404408:	cbz	x19, 404418 <ferror@plt+0x2838>
  40440c:	ldrb	w9, [x19]
  404410:	cmp	w9, #0x2f
  404414:	b.eq	40445c <ferror@plt+0x287c>  // b.none
  404418:	cbz	x21, 404464 <ferror@plt+0x2884>
  40441c:	ldrb	w9, [x21]
  404420:	cmp	w9, #0x2f
  404424:	b.eq	40445c <ferror@plt+0x287c>  // b.none
  404428:	cmp	x20, x8
  40442c:	mov	w8, wzr
  404430:	b.ne	404468 <ferror@plt+0x2888>  // b.any
  404434:	cbz	x19, 404468 <ferror@plt+0x2888>
  404438:	cbz	x21, 404468 <ferror@plt+0x2888>
  40443c:	mov	x0, x19
  404440:	mov	x1, x21
  404444:	mov	x2, x20
  404448:	bl	4018c0 <strncmp@plt>
  40444c:	cbnz	w0, 404464 <ferror@plt+0x2884>
  404450:	add	x0, x19, x20
  404454:	add	x1, x21, x20
  404458:	b	40433c <ferror@plt+0x275c>
  40445c:	mov	w8, #0x1                   	// #1
  404460:	b	404468 <ferror@plt+0x2888>
  404464:	mov	w8, wzr
  404468:	ldp	x20, x19, [sp, #32]
  40446c:	ldr	x21, [sp, #16]
  404470:	mov	w0, w8
  404474:	ldp	x29, x30, [sp], #48
  404478:	ret
  40447c:	stp	x29, x30, [sp, #-64]!
  404480:	orr	x8, x0, x1
  404484:	stp	x24, x23, [sp, #16]
  404488:	stp	x22, x21, [sp, #32]
  40448c:	stp	x20, x19, [sp, #48]
  404490:	mov	x29, sp
  404494:	cbz	x8, 4044c8 <ferror@plt+0x28e8>
  404498:	mov	x19, x1
  40449c:	mov	x21, x0
  4044a0:	mov	x20, x2
  4044a4:	cbz	x0, 4044e4 <ferror@plt+0x2904>
  4044a8:	cbz	x19, 404500 <ferror@plt+0x2920>
  4044ac:	mov	x0, x21
  4044b0:	bl	4017a0 <strlen@plt>
  4044b4:	mvn	x8, x0
  4044b8:	cmp	x8, x20
  4044bc:	b.cs	404508 <ferror@plt+0x2928>  // b.hs, b.nlast
  4044c0:	mov	x22, xzr
  4044c4:	b	404544 <ferror@plt+0x2964>
  4044c8:	adrp	x0, 405000 <ferror@plt+0x3420>
  4044cc:	add	x0, x0, #0x99e
  4044d0:	ldp	x20, x19, [sp, #48]
  4044d4:	ldp	x22, x21, [sp, #32]
  4044d8:	ldp	x24, x23, [sp, #16]
  4044dc:	ldp	x29, x30, [sp], #64
  4044e0:	b	401950 <strdup@plt>
  4044e4:	mov	x0, x19
  4044e8:	mov	x1, x20
  4044ec:	ldp	x20, x19, [sp, #48]
  4044f0:	ldp	x22, x21, [sp, #32]
  4044f4:	ldp	x24, x23, [sp, #16]
  4044f8:	ldp	x29, x30, [sp], #64
  4044fc:	b	401a80 <strndup@plt>
  404500:	mov	x0, x21
  404504:	b	4044d0 <ferror@plt+0x28f0>
  404508:	add	x24, x0, x20
  40450c:	mov	x23, x0
  404510:	add	x0, x24, #0x1
  404514:	bl	401890 <malloc@plt>
  404518:	mov	x22, x0
  40451c:	cbz	x0, 404544 <ferror@plt+0x2964>
  404520:	mov	x0, x22
  404524:	mov	x1, x21
  404528:	mov	x2, x23
  40452c:	bl	401770 <memcpy@plt>
  404530:	add	x0, x22, x23
  404534:	mov	x1, x19
  404538:	mov	x2, x20
  40453c:	bl	401770 <memcpy@plt>
  404540:	strb	wzr, [x22, x24]
  404544:	mov	x0, x22
  404548:	ldp	x20, x19, [sp, #48]
  40454c:	ldp	x22, x21, [sp, #32]
  404550:	ldp	x24, x23, [sp, #16]
  404554:	ldp	x29, x30, [sp], #64
  404558:	ret
  40455c:	stp	x29, x30, [sp, #-64]!
  404560:	stp	x20, x19, [sp, #48]
  404564:	mov	x20, x0
  404568:	stp	x24, x23, [sp, #16]
  40456c:	stp	x22, x21, [sp, #32]
  404570:	mov	x29, sp
  404574:	cbz	x1, 4045a8 <ferror@plt+0x29c8>
  404578:	mov	x0, x1
  40457c:	mov	x19, x1
  404580:	bl	4017a0 <strlen@plt>
  404584:	mov	x21, x0
  404588:	cbz	x20, 4045b4 <ferror@plt+0x29d4>
  40458c:	mov	x0, x20
  404590:	bl	4017a0 <strlen@plt>
  404594:	mvn	x8, x0
  404598:	cmp	x21, x8
  40459c:	b.ls	4045d0 <ferror@plt+0x29f0>  // b.plast
  4045a0:	mov	x22, xzr
  4045a4:	b	40460c <ferror@plt+0x2a2c>
  4045a8:	cbz	x20, 404624 <ferror@plt+0x2a44>
  4045ac:	mov	x0, x20
  4045b0:	b	40462c <ferror@plt+0x2a4c>
  4045b4:	mov	x0, x19
  4045b8:	mov	x1, x21
  4045bc:	ldp	x20, x19, [sp, #48]
  4045c0:	ldp	x22, x21, [sp, #32]
  4045c4:	ldp	x24, x23, [sp, #16]
  4045c8:	ldp	x29, x30, [sp], #64
  4045cc:	b	401a80 <strndup@plt>
  4045d0:	add	x24, x0, x21
  4045d4:	mov	x23, x0
  4045d8:	add	x0, x24, #0x1
  4045dc:	bl	401890 <malloc@plt>
  4045e0:	mov	x22, x0
  4045e4:	cbz	x0, 40460c <ferror@plt+0x2a2c>
  4045e8:	mov	x0, x22
  4045ec:	mov	x1, x20
  4045f0:	mov	x2, x23
  4045f4:	bl	401770 <memcpy@plt>
  4045f8:	add	x0, x22, x23
  4045fc:	mov	x1, x19
  404600:	mov	x2, x21
  404604:	bl	401770 <memcpy@plt>
  404608:	strb	wzr, [x22, x24]
  40460c:	mov	x0, x22
  404610:	ldp	x20, x19, [sp, #48]
  404614:	ldp	x22, x21, [sp, #32]
  404618:	ldp	x24, x23, [sp, #16]
  40461c:	ldp	x29, x30, [sp], #64
  404620:	ret
  404624:	adrp	x0, 405000 <ferror@plt+0x3420>
  404628:	add	x0, x0, #0x99e
  40462c:	ldp	x20, x19, [sp, #48]
  404630:	ldp	x22, x21, [sp, #32]
  404634:	ldp	x24, x23, [sp, #16]
  404638:	ldp	x29, x30, [sp], #64
  40463c:	b	401950 <strdup@plt>
  404640:	sub	sp, sp, #0x140
  404644:	stp	x29, x30, [sp, #240]
  404648:	add	x29, sp, #0xf0
  40464c:	sub	x9, x29, #0x70
  404650:	mov	x10, sp
  404654:	mov	x11, #0xffffffffffffffd0    	// #-48
  404658:	add	x8, x29, #0x50
  40465c:	movk	x11, #0xff80, lsl #32
  404660:	add	x9, x9, #0x30
  404664:	add	x10, x10, #0x80
  404668:	stp	x8, x9, [x29, #-32]
  40466c:	stp	x10, x11, [x29, #-16]
  404670:	stp	x2, x3, [x29, #-112]
  404674:	stp	x4, x5, [x29, #-96]
  404678:	stp	x6, x7, [x29, #-80]
  40467c:	stp	q1, q2, [sp, #16]
  404680:	str	q0, [sp]
  404684:	ldp	q0, q1, [x29, #-32]
  404688:	stp	x20, x19, [sp, #304]
  40468c:	mov	x19, x0
  404690:	add	x0, x29, #0x18
  404694:	sub	x2, x29, #0x40
  404698:	str	x28, [sp, #256]
  40469c:	stp	x24, x23, [sp, #272]
  4046a0:	stp	x22, x21, [sp, #288]
  4046a4:	stp	q3, q4, [sp, #48]
  4046a8:	stp	q5, q6, [sp, #80]
  4046ac:	str	q7, [sp, #112]
  4046b0:	stp	q0, q1, [x29, #-64]
  4046b4:	bl	401a70 <vasprintf@plt>
  4046b8:	tbnz	w0, #31, 4046f0 <ferror@plt+0x2b10>
  4046bc:	ldr	x21, [x29, #24]
  4046c0:	orr	x8, x19, x21
  4046c4:	cbz	x8, 4046f8 <ferror@plt+0x2b18>
  4046c8:	mov	w22, w0
  4046cc:	cbz	x19, 40470c <ferror@plt+0x2b2c>
  4046d0:	cbz	x21, 404720 <ferror@plt+0x2b40>
  4046d4:	mov	x0, x19
  4046d8:	bl	4017a0 <strlen@plt>
  4046dc:	mvn	x8, x0
  4046e0:	cmp	x8, x22
  4046e4:	b.cs	404728 <ferror@plt+0x2b48>  // b.hs, b.nlast
  4046e8:	mov	x20, xzr
  4046ec:	b	404764 <ferror@plt+0x2b84>
  4046f0:	mov	x20, xzr
  4046f4:	b	40476c <ferror@plt+0x2b8c>
  4046f8:	adrp	x0, 405000 <ferror@plt+0x3420>
  4046fc:	add	x0, x0, #0x99e
  404700:	bl	401950 <strdup@plt>
  404704:	mov	x20, x0
  404708:	b	404764 <ferror@plt+0x2b84>
  40470c:	mov	x0, x21
  404710:	mov	x1, x22
  404714:	bl	401a80 <strndup@plt>
  404718:	mov	x20, x0
  40471c:	b	404764 <ferror@plt+0x2b84>
  404720:	mov	x0, x19
  404724:	b	404700 <ferror@plt+0x2b20>
  404728:	add	x24, x0, x22
  40472c:	mov	x23, x0
  404730:	add	x0, x24, #0x1
  404734:	bl	401890 <malloc@plt>
  404738:	mov	x20, x0
  40473c:	cbz	x0, 404764 <ferror@plt+0x2b84>
  404740:	mov	x0, x20
  404744:	mov	x1, x19
  404748:	mov	x2, x23
  40474c:	bl	401770 <memcpy@plt>
  404750:	add	x0, x20, x23
  404754:	mov	x1, x21
  404758:	mov	x2, x22
  40475c:	bl	401770 <memcpy@plt>
  404760:	strb	wzr, [x20, x24]
  404764:	ldr	x0, [x29, #24]
  404768:	bl	401a30 <free@plt>
  40476c:	mov	x0, x20
  404770:	ldp	x20, x19, [sp, #304]
  404774:	ldp	x22, x21, [sp, #288]
  404778:	ldp	x24, x23, [sp, #272]
  40477c:	ldr	x28, [sp, #256]
  404780:	ldp	x29, x30, [sp, #240]
  404784:	add	sp, sp, #0x140
  404788:	ret
  40478c:	sub	sp, sp, #0x60
  404790:	stp	x29, x30, [sp, #16]
  404794:	stp	x26, x25, [sp, #32]
  404798:	stp	x24, x23, [sp, #48]
  40479c:	stp	x22, x21, [sp, #64]
  4047a0:	stp	x20, x19, [sp, #80]
  4047a4:	ldr	x23, [x0]
  4047a8:	add	x29, sp, #0x10
  4047ac:	ldrb	w8, [x23]
  4047b0:	cbz	w8, 404970 <ferror@plt+0x2d90>
  4047b4:	mov	x20, x0
  4047b8:	mov	x22, x1
  4047bc:	mov	x0, x23
  4047c0:	mov	x1, x2
  4047c4:	mov	w24, w3
  4047c8:	mov	x21, x2
  4047cc:	bl	401a90 <strspn@plt>
  4047d0:	add	x19, x23, x0
  4047d4:	ldrb	w25, [x19]
  4047d8:	cbz	x25, 40496c <ferror@plt+0x2d8c>
  4047dc:	cbz	w24, 40486c <ferror@plt+0x2c8c>
  4047e0:	cmp	w25, #0x3f
  4047e4:	b.hi	404888 <ferror@plt+0x2ca8>  // b.pmore
  4047e8:	mov	w8, #0x1                   	// #1
  4047ec:	mov	x9, #0x1                   	// #1
  4047f0:	lsl	x8, x8, x25
  4047f4:	movk	x9, #0x84, lsl #32
  4047f8:	and	x8, x8, x9
  4047fc:	cbz	x8, 404888 <ferror@plt+0x2ca8>
  404800:	sturb	w25, [x29, #-4]
  404804:	sturb	wzr, [x29, #-3]
  404808:	mov	x24, x19
  40480c:	ldrb	w9, [x24, #1]!
  404810:	cbz	w9, 404908 <ferror@plt+0x2d28>
  404814:	add	x10, x0, x23
  404818:	mov	x26, xzr
  40481c:	mov	w8, wzr
  404820:	add	x23, x10, #0x2
  404824:	b	404848 <ferror@plt+0x2c68>
  404828:	sxtb	w1, w9
  40482c:	sub	x0, x29, #0x4
  404830:	bl	401aa0 <strchr@plt>
  404834:	cbnz	x0, 40491c <ferror@plt+0x2d3c>
  404838:	mov	w8, wzr
  40483c:	ldrb	w9, [x23, x26]
  404840:	add	x26, x26, #0x1
  404844:	cbz	w9, 404868 <ferror@plt+0x2c88>
  404848:	cbnz	w8, 404838 <ferror@plt+0x2c58>
  40484c:	and	w8, w9, #0xff
  404850:	cmp	w8, #0x5c
  404854:	b.ne	404828 <ferror@plt+0x2c48>  // b.any
  404858:	mov	w8, #0x1                   	// #1
  40485c:	ldrb	w9, [x23, x26]
  404860:	add	x26, x26, #0x1
  404864:	cbnz	w9, 404848 <ferror@plt+0x2c68>
  404868:	b	404920 <ferror@plt+0x2d40>
  40486c:	mov	x0, x19
  404870:	mov	x1, x21
  404874:	bl	401b40 <strcspn@plt>
  404878:	add	x8, x19, x0
  40487c:	str	x0, [x22]
  404880:	str	x8, [x20]
  404884:	b	404974 <ferror@plt+0x2d94>
  404888:	add	x9, x0, x23
  40488c:	mov	x24, xzr
  404890:	mov	w8, wzr
  404894:	add	x23, x9, #0x1
  404898:	b	4048bc <ferror@plt+0x2cdc>
  40489c:	sxtb	w1, w25
  4048a0:	mov	x0, x21
  4048a4:	bl	401aa0 <strchr@plt>
  4048a8:	cbnz	x0, 404914 <ferror@plt+0x2d34>
  4048ac:	mov	w8, wzr
  4048b0:	ldrb	w25, [x23, x24]
  4048b4:	add	x24, x24, #0x1
  4048b8:	cbz	w25, 4048dc <ferror@plt+0x2cfc>
  4048bc:	cbnz	w8, 4048ac <ferror@plt+0x2ccc>
  4048c0:	and	w8, w25, #0xff
  4048c4:	cmp	w8, #0x5c
  4048c8:	b.ne	40489c <ferror@plt+0x2cbc>  // b.any
  4048cc:	mov	w8, #0x1                   	// #1
  4048d0:	ldrb	w25, [x23, x24]
  4048d4:	add	x24, x24, #0x1
  4048d8:	cbnz	w25, 4048bc <ferror@plt+0x2cdc>
  4048dc:	sub	w8, w24, w8
  4048e0:	sxtw	x8, w8
  4048e4:	str	x8, [x22]
  4048e8:	add	x22, x19, x8
  4048ec:	ldrsb	w1, [x22]
  4048f0:	cbz	w1, 404900 <ferror@plt+0x2d20>
  4048f4:	mov	x0, x21
  4048f8:	bl	401aa0 <strchr@plt>
  4048fc:	cbz	x0, 40496c <ferror@plt+0x2d8c>
  404900:	str	x22, [x20]
  404904:	b	404974 <ferror@plt+0x2d94>
  404908:	mov	w8, wzr
  40490c:	mov	w26, wzr
  404910:	b	404920 <ferror@plt+0x2d40>
  404914:	mov	w8, wzr
  404918:	b	4048dc <ferror@plt+0x2cfc>
  40491c:	mov	w8, wzr
  404920:	sub	w8, w26, w8
  404924:	sxtw	x23, w8
  404928:	str	x23, [x22]
  40492c:	add	x8, x23, x19
  404930:	ldrb	w8, [x8, #1]
  404934:	cbz	w8, 40496c <ferror@plt+0x2d8c>
  404938:	cmp	w8, w25
  40493c:	b.ne	40496c <ferror@plt+0x2d8c>  // b.any
  404940:	add	x8, x23, x19
  404944:	ldrsb	w1, [x8, #2]
  404948:	cbz	w1, 404958 <ferror@plt+0x2d78>
  40494c:	mov	x0, x21
  404950:	bl	401aa0 <strchr@plt>
  404954:	cbz	x0, 40496c <ferror@plt+0x2d8c>
  404958:	add	x8, x19, x23
  40495c:	add	x8, x8, #0x2
  404960:	str	x8, [x20]
  404964:	mov	x19, x24
  404968:	b	404974 <ferror@plt+0x2d94>
  40496c:	str	x19, [x20]
  404970:	mov	x19, xzr
  404974:	mov	x0, x19
  404978:	ldp	x20, x19, [sp, #80]
  40497c:	ldp	x22, x21, [sp, #64]
  404980:	ldp	x24, x23, [sp, #48]
  404984:	ldp	x26, x25, [sp, #32]
  404988:	ldp	x29, x30, [sp, #16]
  40498c:	add	sp, sp, #0x60
  404990:	ret
  404994:	stp	x29, x30, [sp, #-32]!
  404998:	str	x19, [sp, #16]
  40499c:	mov	x19, x0
  4049a0:	mov	x29, sp
  4049a4:	mov	x0, x19
  4049a8:	bl	4018f0 <fgetc@plt>
  4049ac:	cmp	w0, #0xa
  4049b0:	b.eq	4049cc <ferror@plt+0x2dec>  // b.none
  4049b4:	cmn	w0, #0x1
  4049b8:	b.ne	4049a4 <ferror@plt+0x2dc4>  // b.any
  4049bc:	mov	w0, #0x1                   	// #1
  4049c0:	ldr	x19, [sp, #16]
  4049c4:	ldp	x29, x30, [sp], #32
  4049c8:	ret
  4049cc:	mov	w0, wzr
  4049d0:	ldr	x19, [sp, #16]
  4049d4:	ldp	x29, x30, [sp], #32
  4049d8:	ret
  4049dc:	stp	x29, x30, [sp, #-32]!
  4049e0:	stp	x28, x19, [sp, #16]
  4049e4:	mov	x29, sp
  4049e8:	sub	sp, sp, #0x1, lsl #12
  4049ec:	adrp	x1, 405000 <ferror@plt+0x3420>
  4049f0:	mov	w2, w0
  4049f4:	add	x1, x1, #0xe30
  4049f8:	mov	x0, sp
  4049fc:	bl	4017f0 <sprintf@plt>
  404a00:	mov	w0, #0x8                   	// #8
  404a04:	bl	401890 <malloc@plt>
  404a08:	mov	x19, x0
  404a0c:	cbz	x0, 404a20 <ferror@plt+0x2e40>
  404a10:	mov	x0, sp
  404a14:	bl	401810 <opendir@plt>
  404a18:	str	x0, [x19]
  404a1c:	cbnz	x0, 404a2c <ferror@plt+0x2e4c>
  404a20:	mov	x0, x19
  404a24:	bl	401a30 <free@plt>
  404a28:	mov	x19, xzr
  404a2c:	mov	x0, x19
  404a30:	add	sp, sp, #0x1, lsl #12
  404a34:	ldp	x28, x19, [sp, #16]
  404a38:	ldp	x29, x30, [sp], #32
  404a3c:	ret
  404a40:	stp	x29, x30, [sp, #-32]!
  404a44:	str	x19, [sp, #16]
  404a48:	mov	x19, x0
  404a4c:	mov	x29, sp
  404a50:	cbz	x0, 404a60 <ferror@plt+0x2e80>
  404a54:	ldr	x0, [x19]
  404a58:	cbz	x0, 404a60 <ferror@plt+0x2e80>
  404a5c:	bl	401960 <closedir@plt>
  404a60:	mov	x0, x19
  404a64:	ldr	x19, [sp, #16]
  404a68:	ldp	x29, x30, [sp], #32
  404a6c:	b	401a30 <free@plt>
  404a70:	sub	sp, sp, #0x40
  404a74:	stp	x20, x19, [sp, #48]
  404a78:	mov	x20, x0
  404a7c:	mov	w0, #0xffffffea            	// #-22
  404a80:	stp	x29, x30, [sp, #16]
  404a84:	stp	x22, x21, [sp, #32]
  404a88:	add	x29, sp, #0x10
  404a8c:	cbz	x20, 404b30 <ferror@plt+0x2f50>
  404a90:	mov	x19, x1
  404a94:	cbz	x1, 404b30 <ferror@plt+0x2f50>
  404a98:	str	wzr, [x19]
  404a9c:	bl	401b70 <__errno_location@plt>
  404aa0:	mov	x21, x0
  404aa4:	str	wzr, [x0]
  404aa8:	b	404ab4 <ferror@plt+0x2ed4>
  404aac:	ldr	w0, [x19]
  404ab0:	cbnz	w0, 404b18 <ferror@plt+0x2f38>
  404ab4:	ldr	x0, [x20]
  404ab8:	bl	401940 <readdir@plt>
  404abc:	cbz	x0, 404b20 <ferror@plt+0x2f40>
  404ac0:	mov	x22, x0
  404ac4:	bl	401a10 <__ctype_b_loc@plt>
  404ac8:	ldr	x8, [x0]
  404acc:	ldrb	w9, [x22, #19]!
  404ad0:	ldrh	w8, [x8, x9, lsl #1]
  404ad4:	tbz	w8, #11, 404aac <ferror@plt+0x2ecc>
  404ad8:	add	x1, sp, #0x8
  404adc:	mov	w2, #0xa                   	// #10
  404ae0:	mov	x0, x22
  404ae4:	str	wzr, [x21]
  404ae8:	bl	401a20 <strtol@plt>
  404aec:	str	w0, [x19]
  404af0:	ldr	w8, [x21]
  404af4:	cbnz	w8, 404b10 <ferror@plt+0x2f30>
  404af8:	ldr	x8, [sp, #8]
  404afc:	cmp	x22, x8
  404b00:	b.eq	404b10 <ferror@plt+0x2f30>  // b.none
  404b04:	cbz	x8, 404ab0 <ferror@plt+0x2ed0>
  404b08:	ldrb	w8, [x8]
  404b0c:	cbz	w8, 404ab0 <ferror@plt+0x2ed0>
  404b10:	mov	w0, #0xffffffff            	// #-1
  404b14:	b	404b30 <ferror@plt+0x2f50>
  404b18:	mov	w0, wzr
  404b1c:	b	404b30 <ferror@plt+0x2f50>
  404b20:	ldr	w8, [x21]
  404b24:	cmp	w8, #0x0
  404b28:	mov	w8, #0x1                   	// #1
  404b2c:	cneg	w0, w8, ne  // ne = any
  404b30:	ldp	x20, x19, [sp, #48]
  404b34:	ldp	x22, x21, [sp, #32]
  404b38:	ldp	x29, x30, [sp, #16]
  404b3c:	add	sp, sp, #0x40
  404b40:	ret
  404b44:	adrp	x1, 405000 <ferror@plt+0x3420>
  404b48:	add	x1, x1, #0xe3f
  404b4c:	b	404b50 <ferror@plt+0x2f70>
  404b50:	stp	x29, x30, [sp, #-64]!
  404b54:	stp	x28, x23, [sp, #16]
  404b58:	stp	x22, x21, [sp, #32]
  404b5c:	stp	x20, x19, [sp, #48]
  404b60:	mov	x29, sp
  404b64:	sub	sp, sp, #0x2, lsl #12
  404b68:	sub	sp, sp, #0x20
  404b6c:	adrp	x2, 405000 <ferror@plt+0x3420>
  404b70:	mov	x4, x1
  404b74:	mov	w3, w0
  404b78:	add	x2, x2, #0xe69
  404b7c:	add	x0, sp, #0x10
  404b80:	mov	w1, #0x2000                	// #8192
  404b84:	bl	401840 <snprintf@plt>
  404b88:	add	x0, sp, #0x10
  404b8c:	mov	w1, wzr
  404b90:	bl	4018a0 <open@plt>
  404b94:	tbnz	w0, #31, 404c64 <ferror@plt+0x3084>
  404b98:	mov	w19, w0
  404b9c:	add	x0, sp, #0x10
  404ba0:	mov	w2, #0x2000                	// #8192
  404ba4:	mov	w1, wzr
  404ba8:	add	x20, sp, #0x10
  404bac:	mov	w21, #0x2000                	// #8192
  404bb0:	bl	401900 <memset@plt>
  404bb4:	adrp	x8, 405000 <ferror@plt+0x3420>
  404bb8:	ldr	q0, [x8, #3616]
  404bbc:	mov	x22, xzr
  404bc0:	str	q0, [sp]
  404bc4:	b	404bd8 <ferror@plt+0x2ff8>
  404bc8:	subs	x21, x21, x0
  404bcc:	add	x20, x20, x0
  404bd0:	add	x22, x0, x22
  404bd4:	b.eq	404c4c <ferror@plt+0x306c>  // b.none
  404bd8:	mov	w0, w19
  404bdc:	mov	x1, x20
  404be0:	mov	x2, x21
  404be4:	bl	401af0 <read@plt>
  404be8:	cmp	x0, #0x0
  404bec:	b.gt	404bc8 <ferror@plt+0x2fe8>
  404bf0:	mov	w23, #0x6                   	// #6
  404bf4:	tbz	x0, #63, 404c48 <ferror@plt+0x3068>
  404bf8:	bl	401b70 <__errno_location@plt>
  404bfc:	ldr	w8, [x0]
  404c00:	cmp	w8, #0xb
  404c04:	b.eq	404c10 <ferror@plt+0x3030>  // b.none
  404c08:	cmp	w8, #0x4
  404c0c:	b.ne	404c48 <ferror@plt+0x3068>  // b.any
  404c10:	subs	w23, w23, #0x1
  404c14:	b.eq	404c48 <ferror@plt+0x3068>  // b.none
  404c18:	ldr	q0, [sp]
  404c1c:	sub	x0, x29, #0x10
  404c20:	mov	x1, xzr
  404c24:	stur	q0, [x29, #-16]
  404c28:	bl	401a60 <nanosleep@plt>
  404c2c:	mov	w0, w19
  404c30:	mov	x1, x20
  404c34:	mov	x2, x21
  404c38:	bl	401af0 <read@plt>
  404c3c:	cmp	x0, #0x1
  404c40:	b.lt	404bf4 <ferror@plt+0x3014>  // b.tstop
  404c44:	b	404bc8 <ferror@plt+0x2fe8>
  404c48:	cbz	x22, 404c6c <ferror@plt+0x308c>
  404c4c:	cmp	x22, #0x1
  404c50:	b.lt	404c6c <ferror@plt+0x308c>  // b.tstop
  404c54:	cmp	x22, #0x8
  404c58:	b.cs	404c9c <ferror@plt+0x30bc>  // b.hs, b.nlast
  404c5c:	mov	x8, xzr
  404c60:	b	404d90 <ferror@plt+0x31b0>
  404c64:	mov	x20, xzr
  404c68:	b	404c7c <ferror@plt+0x309c>
  404c6c:	mov	x20, xzr
  404c70:	tbnz	w19, #31, 404c7c <ferror@plt+0x309c>
  404c74:	mov	w0, w19
  404c78:	bl	401980 <close@plt>
  404c7c:	mov	x0, x20
  404c80:	add	sp, sp, #0x2, lsl #12
  404c84:	add	sp, sp, #0x20
  404c88:	ldp	x20, x19, [sp, #48]
  404c8c:	ldp	x22, x21, [sp, #32]
  404c90:	ldp	x28, x23, [sp, #16]
  404c94:	ldp	x29, x30, [sp], #64
  404c98:	ret
  404c9c:	and	x8, x22, #0xfffffffffffffff8
  404ca0:	add	x9, sp, #0x10
  404ca4:	orr	x9, x9, #0x3
  404ca8:	mov	w10, #0x20                  	// #32
  404cac:	mov	x11, x8
  404cb0:	b	404cc0 <ferror@plt+0x30e0>
  404cb4:	subs	x11, x11, #0x8
  404cb8:	add	x9, x9, #0x8
  404cbc:	b.eq	404d68 <ferror@plt+0x3188>  // b.none
  404cc0:	ldur	d0, [x9, #-3]
  404cc4:	cmeq	v0.8b, v0.8b, #0
  404cc8:	umov	w12, v0.b[0]
  404ccc:	tbz	w12, #0, 404d1c <ferror@plt+0x313c>
  404cd0:	sturb	w10, [x9, #-3]
  404cd4:	umov	w12, v0.b[1]
  404cd8:	tbnz	w12, #0, 404d24 <ferror@plt+0x3144>
  404cdc:	umov	w12, v0.b[2]
  404ce0:	tbz	w12, #0, 404d30 <ferror@plt+0x3150>
  404ce4:	sturb	w10, [x9, #-1]
  404ce8:	umov	w12, v0.b[3]
  404cec:	tbnz	w12, #0, 404d38 <ferror@plt+0x3158>
  404cf0:	umov	w12, v0.b[4]
  404cf4:	tbz	w12, #0, 404d44 <ferror@plt+0x3164>
  404cf8:	strb	w10, [x9, #1]
  404cfc:	umov	w12, v0.b[5]
  404d00:	tbnz	w12, #0, 404d4c <ferror@plt+0x316c>
  404d04:	umov	w12, v0.b[6]
  404d08:	tbz	w12, #0, 404d58 <ferror@plt+0x3178>
  404d0c:	strb	w10, [x9, #3]
  404d10:	umov	w12, v0.b[7]
  404d14:	tbz	w12, #0, 404cb4 <ferror@plt+0x30d4>
  404d18:	b	404d60 <ferror@plt+0x3180>
  404d1c:	umov	w12, v0.b[1]
  404d20:	tbz	w12, #0, 404cdc <ferror@plt+0x30fc>
  404d24:	sturb	w10, [x9, #-2]
  404d28:	umov	w12, v0.b[2]
  404d2c:	tbnz	w12, #0, 404ce4 <ferror@plt+0x3104>
  404d30:	umov	w12, v0.b[3]
  404d34:	tbz	w12, #0, 404cf0 <ferror@plt+0x3110>
  404d38:	strb	w10, [x9]
  404d3c:	umov	w12, v0.b[4]
  404d40:	tbnz	w12, #0, 404cf8 <ferror@plt+0x3118>
  404d44:	umov	w12, v0.b[5]
  404d48:	tbz	w12, #0, 404d04 <ferror@plt+0x3124>
  404d4c:	strb	w10, [x9, #2]
  404d50:	umov	w12, v0.b[6]
  404d54:	tbnz	w12, #0, 404d0c <ferror@plt+0x312c>
  404d58:	umov	w12, v0.b[7]
  404d5c:	tbz	w12, #0, 404cb4 <ferror@plt+0x30d4>
  404d60:	strb	w10, [x9, #4]
  404d64:	b	404cb4 <ferror@plt+0x30d4>
  404d68:	cmp	x22, x8
  404d6c:	b.ne	404d90 <ferror@plt+0x31b0>  // b.any
  404d70:	add	x8, sp, #0x10
  404d74:	add	x8, x22, x8
  404d78:	add	x0, sp, #0x10
  404d7c:	sturb	wzr, [x8, #-1]
  404d80:	bl	401950 <strdup@plt>
  404d84:	mov	x20, x0
  404d88:	tbz	w19, #31, 404c74 <ferror@plt+0x3094>
  404d8c:	b	404c7c <ferror@plt+0x309c>
  404d90:	add	x10, sp, #0x10
  404d94:	sub	x9, x22, x8
  404d98:	add	x8, x10, x8
  404d9c:	mov	w10, #0x20                  	// #32
  404da0:	b	404db0 <ferror@plt+0x31d0>
  404da4:	subs	x9, x9, #0x1
  404da8:	add	x8, x8, #0x1
  404dac:	b.eq	404d70 <ferror@plt+0x3190>  // b.none
  404db0:	ldrb	w11, [x8]
  404db4:	cbnz	w11, 404da4 <ferror@plt+0x31c4>
  404db8:	strb	w10, [x8]
  404dbc:	b	404da4 <ferror@plt+0x31c4>
  404dc0:	adrp	x1, 405000 <ferror@plt+0x3420>
  404dc4:	add	x1, x1, #0xe47
  404dc8:	b	404b50 <ferror@plt+0x2f70>
  404dcc:	stp	x29, x30, [sp, #-32]!
  404dd0:	mov	w0, #0x1                   	// #1
  404dd4:	mov	w1, #0x18                  	// #24
  404dd8:	str	x19, [sp, #16]
  404ddc:	mov	x29, sp
  404de0:	bl	401930 <calloc@plt>
  404de4:	mov	x19, x0
  404de8:	cbz	x0, 404e10 <ferror@plt+0x3230>
  404dec:	adrp	x0, 405000 <ferror@plt+0x3420>
  404df0:	add	x0, x0, #0xe4c
  404df4:	bl	401810 <opendir@plt>
  404df8:	str	x0, [x19]
  404dfc:	cbz	x0, 404e10 <ferror@plt+0x3230>
  404e00:	mov	x0, x19
  404e04:	ldr	x19, [sp, #16]
  404e08:	ldp	x29, x30, [sp], #32
  404e0c:	ret
  404e10:	mov	x0, x19
  404e14:	bl	401a30 <free@plt>
  404e18:	mov	x19, xzr
  404e1c:	mov	x0, x19
  404e20:	ldr	x19, [sp, #16]
  404e24:	ldp	x29, x30, [sp], #32
  404e28:	ret
  404e2c:	stp	x29, x30, [sp, #-32]!
  404e30:	str	x19, [sp, #16]
  404e34:	mov	x19, x0
  404e38:	mov	x29, sp
  404e3c:	cbz	x0, 404e4c <ferror@plt+0x326c>
  404e40:	ldr	x0, [x19]
  404e44:	cbz	x0, 404e4c <ferror@plt+0x326c>
  404e48:	bl	401960 <closedir@plt>
  404e4c:	mov	x0, x19
  404e50:	ldr	x19, [sp, #16]
  404e54:	ldp	x29, x30, [sp], #32
  404e58:	b	401a30 <free@plt>
  404e5c:	ldrb	w8, [x0, #20]
  404e60:	cmp	x1, #0x0
  404e64:	cset	w9, ne  // ne = any
  404e68:	str	x1, [x0, #8]
  404e6c:	and	w8, w8, #0xfe
  404e70:	orr	w8, w8, w9
  404e74:	strb	w8, [x0, #20]
  404e78:	ret
  404e7c:	ldrb	w8, [x0, #20]
  404e80:	str	w1, [x0, #16]
  404e84:	orr	w8, w8, #0x2
  404e88:	strb	w8, [x0, #20]
  404e8c:	ret
  404e90:	stp	x29, x30, [sp, #-96]!
  404e94:	stp	x28, x27, [sp, #16]
  404e98:	stp	x26, x25, [sp, #32]
  404e9c:	stp	x24, x23, [sp, #48]
  404ea0:	stp	x22, x21, [sp, #64]
  404ea4:	stp	x20, x19, [sp, #80]
  404ea8:	mov	x29, sp
  404eac:	sub	sp, sp, #0x2, lsl #12
  404eb0:	sub	sp, sp, #0x110
  404eb4:	mov	x21, x0
  404eb8:	mov	w0, #0xffffffea            	// #-22
  404ebc:	cbz	x21, 405048 <ferror@plt+0x3468>
  404ec0:	mov	x19, x1
  404ec4:	cbz	x1, 405048 <ferror@plt+0x3468>
  404ec8:	str	wzr, [x19]
  404ecc:	bl	401b70 <__errno_location@plt>
  404ed0:	str	wzr, [x0]
  404ed4:	mov	x20, x0
  404ed8:	ldr	x0, [x21]
  404edc:	bl	401940 <readdir@plt>
  404ee0:	cbz	x0, 405038 <ferror@plt+0x3458>
  404ee4:	mov	x22, x0
  404ee8:	bl	401a10 <__ctype_b_loc@plt>
  404eec:	adrp	x24, 405000 <ferror@plt+0x3420>
  404ef0:	adrp	x25, 405000 <ferror@plt+0x3420>
  404ef4:	adrp	x26, 405000 <ferror@plt+0x3420>
  404ef8:	mov	x23, x0
  404efc:	add	x24, x24, #0xe52
  404f00:	add	x25, x25, #0x4ce
  404f04:	add	x26, x26, #0xe5a
  404f08:	b	404f44 <ferror@plt+0x3364>
  404f0c:	ldr	x0, [x21]
  404f10:	bl	401ad0 <dirfd@plt>
  404f14:	mov	w1, w0
  404f18:	mov	x3, sp
  404f1c:	mov	w0, wzr
  404f20:	mov	x2, x22
  404f24:	mov	w4, wzr
  404f28:	bl	401bd0 <__fxstatat@plt>
  404f2c:	cbz	w0, 404fec <ferror@plt+0x340c>
  404f30:	str	wzr, [x20]
  404f34:	ldr	x0, [x21]
  404f38:	bl	401940 <readdir@plt>
  404f3c:	mov	x22, x0
  404f40:	cbz	x0, 405038 <ferror@plt+0x3458>
  404f44:	ldr	x8, [x23]
  404f48:	ldrb	w9, [x22, #19]!
  404f4c:	ldrh	w8, [x8, x9, lsl #1]
  404f50:	tbz	w8, #11, 404f30 <ferror@plt+0x3350>
  404f54:	ldrb	w8, [x21, #20]
  404f58:	tbnz	w8, #1, 404f0c <ferror@plt+0x332c>
  404f5c:	tbz	w8, #0, 405004 <ferror@plt+0x3424>
  404f60:	add	x0, sp, #0x108
  404f64:	mov	w1, #0x2000                	// #8192
  404f68:	mov	x2, x24
  404f6c:	mov	x3, x22
  404f70:	bl	401840 <snprintf@plt>
  404f74:	ldr	x0, [x21]
  404f78:	bl	401ad0 <dirfd@plt>
  404f7c:	add	x1, sp, #0x108
  404f80:	mov	w2, #0x80000               	// #524288
  404f84:	bl	401b50 <openat@plt>
  404f88:	tbnz	w0, #31, 404f30 <ferror@plt+0x3350>
  404f8c:	mov	x1, x25
  404f90:	bl	401910 <fdopen@plt>
  404f94:	cbz	x0, 404f30 <ferror@plt+0x3350>
  404f98:	mov	x27, x0
  404f9c:	add	x0, sp, #0x108
  404fa0:	mov	w1, #0x2000                	// #8192
  404fa4:	mov	x2, x27
  404fa8:	bl	401ba0 <fgets@plt>
  404fac:	mov	x28, x0
  404fb0:	str	x0, [sp, #256]
  404fb4:	mov	x0, x27
  404fb8:	bl	401870 <fclose@plt>
  404fbc:	cbz	x28, 404f30 <ferror@plt+0x3350>
  404fc0:	add	x0, sp, #0x108
  404fc4:	mov	x2, sp
  404fc8:	mov	x1, x26
  404fcc:	bl	401b20 <__isoc99_sscanf@plt>
  404fd0:	cmp	w0, #0x1
  404fd4:	b.ne	404f30 <ferror@plt+0x3350>  // b.any
  404fd8:	ldr	x1, [x21, #8]
  404fdc:	mov	x0, sp
  404fe0:	bl	4019f0 <strcmp@plt>
  404fe4:	cbnz	w0, 404f30 <ferror@plt+0x3350>
  404fe8:	b	405004 <ferror@plt+0x3424>
  404fec:	ldr	w8, [x21, #16]
  404ff0:	ldr	w9, [sp, #24]
  404ff4:	cmp	w8, w9
  404ff8:	b.ne	404f30 <ferror@plt+0x3350>  // b.any
  404ffc:	ldrb	w8, [x21, #20]
  405000:	tbnz	w8, #0, 404f60 <ferror@plt+0x3380>
  405004:	add	x1, sp, #0x100
  405008:	mov	w2, #0xa                   	// #10
  40500c:	mov	x0, x22
  405010:	str	xzr, [sp, #256]
  405014:	str	wzr, [x20]
  405018:	bl	401a20 <strtol@plt>
  40501c:	str	w0, [x19]
  405020:	ldr	w8, [x20]
  405024:	cbz	w8, 40506c <ferror@plt+0x348c>
  405028:	cmp	w8, #0x0
  40502c:	mov	w9, #0xffffffff            	// #-1
  405030:	csneg	w0, w9, w8, eq  // eq = none
  405034:	b	405048 <ferror@plt+0x3468>
  405038:	ldr	w8, [x20]
  40503c:	cmp	w8, #0x0
  405040:	mov	w8, #0x1                   	// #1
  405044:	cneg	w0, w8, ne  // ne = any
  405048:	add	sp, sp, #0x2, lsl #12
  40504c:	add	sp, sp, #0x110
  405050:	ldp	x20, x19, [sp, #80]
  405054:	ldp	x22, x21, [sp, #64]
  405058:	ldp	x24, x23, [sp, #48]
  40505c:	ldp	x26, x25, [sp, #32]
  405060:	ldp	x28, x27, [sp, #16]
  405064:	ldp	x29, x30, [sp], #96
  405068:	ret
  40506c:	ldr	x9, [sp, #256]
  405070:	cmp	x22, x9
  405074:	b.eq	405028 <ferror@plt+0x3448>  // b.none
  405078:	cbz	x9, 405084 <ferror@plt+0x34a4>
  40507c:	ldrb	w9, [x9]
  405080:	cbnz	w9, 405028 <ferror@plt+0x3448>
  405084:	mov	w0, wzr
  405088:	b	405048 <ferror@plt+0x3468>
  40508c:	nop
  405090:	stp	x29, x30, [sp, #-64]!
  405094:	mov	x29, sp
  405098:	stp	x19, x20, [sp, #16]
  40509c:	adrp	x20, 416000 <ferror@plt+0x14420>
  4050a0:	add	x20, x20, #0xdf0
  4050a4:	stp	x21, x22, [sp, #32]
  4050a8:	adrp	x21, 416000 <ferror@plt+0x14420>
  4050ac:	add	x21, x21, #0xde8
  4050b0:	sub	x20, x20, x21
  4050b4:	mov	w22, w0
  4050b8:	stp	x23, x24, [sp, #48]
  4050bc:	mov	x23, x1
  4050c0:	mov	x24, x2
  4050c4:	bl	401738 <memcpy@plt-0x38>
  4050c8:	cmp	xzr, x20, asr #3
  4050cc:	b.eq	4050f8 <ferror@plt+0x3518>  // b.none
  4050d0:	asr	x20, x20, #3
  4050d4:	mov	x19, #0x0                   	// #0
  4050d8:	ldr	x3, [x21, x19, lsl #3]
  4050dc:	mov	x2, x24
  4050e0:	add	x19, x19, #0x1
  4050e4:	mov	x1, x23
  4050e8:	mov	w0, w22
  4050ec:	blr	x3
  4050f0:	cmp	x20, x19
  4050f4:	b.ne	4050d8 <ferror@plt+0x34f8>  // b.any
  4050f8:	ldp	x19, x20, [sp, #16]
  4050fc:	ldp	x21, x22, [sp, #32]
  405100:	ldp	x23, x24, [sp, #48]
  405104:	ldp	x29, x30, [sp], #64
  405108:	ret
  40510c:	nop
  405110:	ret
  405114:	nop
  405118:	adrp	x2, 417000 <ferror@plt+0x15420>
  40511c:	mov	x1, #0x0                   	// #0
  405120:	ldr	x2, [x2, #584]
  405124:	b	401820 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000405128 <.fini>:
  405128:	stp	x29, x30, [sp, #-16]!
  40512c:	mov	x29, sp
  405130:	ldp	x29, x30, [sp], #16
  405134:	ret
