// Define module
module test_module (input clk, reset, input [7:0] a, input [7:0] b, output [7:0] c);

// Define internal registers
reg [7:0] temp_a;
reg [7:0] temp_b;
reg [7:0] temp_c;

// Reset process
always@(posedge reset) begin
// Assign values to internal registers
temp_a <= 0;
temp_b <= 0;
temp_c <= 0;
end

// Clock process
always@(posedge clk) begin
// Perform calculations within the module
temp_c <= (a + b) * 2;
end

// Assign output value to external port c
assign c = temp_c;

endmodule