
stm32f4xx-drivers.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001a8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000009b4  080001a8  080001a8  000101a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000010  08000b5c  08000b5c  00010b5c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08000b6c  08000b6c  00010b74  2**0
                  CONTENTS
  4 .ARM          00000000  08000b6c  08000b6c  00010b74  2**0
                  CONTENTS
  5 .preinit_array 00000000  08000b6c  08000b74  00010b74  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000b6c  08000b6c  00010b6c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08000b70  08000b70  00010b70  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000000  20000000  20000000  00010b74  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000001c  20000000  08000b74  00020000  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000001c  08000b74  0002001c  2**0
                  ALLOC
 11 .ARM.attributes 0000002a  00000000  00000000  00010b74  2**0
                  CONTENTS, READONLY
 12 .debug_info   000019cf  00000000  00000000  00010b9e  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000004a5  00000000  00000000  0001256d  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000130  00000000  00000000  00012a18  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000000f8  00000000  00000000  00012b48  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0000209f  00000000  00000000  00012c40  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   000011f3  00000000  00000000  00014cdf  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0000964b  00000000  00000000  00015ed2  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0001f51d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00000404  00000000  00000000  0001f598  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001a8 <__do_global_dtors_aux>:
 80001a8:	b510      	push	{r4, lr}
 80001aa:	4c05      	ldr	r4, [pc, #20]	; (80001c0 <__do_global_dtors_aux+0x18>)
 80001ac:	7823      	ldrb	r3, [r4, #0]
 80001ae:	b933      	cbnz	r3, 80001be <__do_global_dtors_aux+0x16>
 80001b0:	4b04      	ldr	r3, [pc, #16]	; (80001c4 <__do_global_dtors_aux+0x1c>)
 80001b2:	b113      	cbz	r3, 80001ba <__do_global_dtors_aux+0x12>
 80001b4:	4804      	ldr	r0, [pc, #16]	; (80001c8 <__do_global_dtors_aux+0x20>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	2301      	movs	r3, #1
 80001bc:	7023      	strb	r3, [r4, #0]
 80001be:	bd10      	pop	{r4, pc}
 80001c0:	20000000 	.word	0x20000000
 80001c4:	00000000 	.word	0x00000000
 80001c8:	08000b44 	.word	0x08000b44

080001cc <frame_dummy>:
 80001cc:	b508      	push	{r3, lr}
 80001ce:	4b03      	ldr	r3, [pc, #12]	; (80001dc <frame_dummy+0x10>)
 80001d0:	b11b      	cbz	r3, 80001da <frame_dummy+0xe>
 80001d2:	4903      	ldr	r1, [pc, #12]	; (80001e0 <frame_dummy+0x14>)
 80001d4:	4803      	ldr	r0, [pc, #12]	; (80001e4 <frame_dummy+0x18>)
 80001d6:	f3af 8000 	nop.w
 80001da:	bd08      	pop	{r3, pc}
 80001dc:	00000000 	.word	0x00000000
 80001e0:	20000004 	.word	0x20000004
 80001e4:	08000b44 	.word	0x08000b44

080001e8 <strlen>:
 80001e8:	4603      	mov	r3, r0
 80001ea:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001ee:	2a00      	cmp	r2, #0
 80001f0:	d1fb      	bne.n	80001ea <strlen+0x2>
 80001f2:	1a18      	subs	r0, r3, r0
 80001f4:	3801      	subs	r0, #1
 80001f6:	4770      	bx	lr

080001f8 <SPI2_GPIOInits>:
 * 
 * Alternate Functionality mode = 5; Needed for configuring the I/O pins for alternate functionality 
 * 
 **/

void SPI2_GPIOInits(){
 80001f8:	b580      	push	{r7, lr}
 80001fa:	b084      	sub	sp, #16
 80001fc:	af00      	add	r7, sp, #0

	// Enable clock access to GPIOB Port before making any configurations. 
	GPIOB_PERIPH_CLOCK_EN(); 
 80001fe:	4b17      	ldr	r3, [pc, #92]	; (800025c <SPI2_GPIOInits+0x64>)
 8000200:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000202:	4a16      	ldr	r2, [pc, #88]	; (800025c <SPI2_GPIOInits+0x64>)
 8000204:	f043 0302 	orr.w	r3, r3, #2
 8000208:	6313      	str	r3, [r2, #48]	; 0x30

	// Create a GPIO handle, which will hold the base address and Pin configurations 
	GPIO_Handle_t SPIPins; 
	SPIPins.pGPIOx_BASEADDR = GPIOB; 
 800020a:	4b15      	ldr	r3, [pc, #84]	; (8000260 <SPI2_GPIOInits+0x68>)
 800020c:	607b      	str	r3, [r7, #4]

	// Set Pin Configurations for each I/O Pin
	SPIPins.PinConfig.PinMode = GPIO_PIN_ALTFUNC_MODE; 
 800020e:	2302      	movs	r3, #2
 8000210:	727b      	strb	r3, [r7, #9]
	SPIPins.PinConfig.PinAltFunMode = 5; 
 8000212:	2305      	movs	r3, #5
 8000214:	737b      	strb	r3, [r7, #13]
	SPIPins.PinConfig.PinOType = GPIO_PUSH_PULL_OUTPUT_CONFIG; // Output Drain Type is required for I2C -> specification insists.
 8000216:	2300      	movs	r3, #0
 8000218:	733b      	strb	r3, [r7, #12]
	SPIPins.PinConfig.PinPuPdControl = GPIO_PIN_NO_PUPD;  // Don't need PU/PD for Push-pull output configuration
 800021a:	2300      	movs	r3, #0
 800021c:	72fb      	strb	r3, [r7, #11]
	SPIPins.PinConfig.PinSpeed = GPIO_PIN_HIGH_SPEED;  // Doesn't matter, can set to any speed
 800021e:	2302      	movs	r3, #2
 8000220:	72bb      	strb	r3, [r7, #10]

	// Set Pin number and call the GPIOInit to initialize each of the PBx pins.

	// SPI2_NSS
	SPIPins.PinConfig.PinNumber = GPIO_PIN_12; 
 8000222:	230c      	movs	r3, #12
 8000224:	723b      	strb	r3, [r7, #8]
	GPIO_Init(&SPIPins); 
 8000226:	1d3b      	adds	r3, r7, #4
 8000228:	4618      	mov	r0, r3
 800022a:	f000 f9bb 	bl	80005a4 <GPIO_Init>

	// SPI2_SCLK 
	SPIPins.PinConfig.PinNumber = GPIO_PIN_13; 
 800022e:	230d      	movs	r3, #13
 8000230:	723b      	strb	r3, [r7, #8]
	GPIO_Init(&SPIPins); 
 8000232:	1d3b      	adds	r3, r7, #4
 8000234:	4618      	mov	r0, r3
 8000236:	f000 f9b5 	bl	80005a4 <GPIO_Init>

	// SPI2_MISO
	SPIPins.PinConfig.PinNumber = GPIO_PIN_14; 
 800023a:	230e      	movs	r3, #14
 800023c:	723b      	strb	r3, [r7, #8]
	GPIO_Init(&SPIPins);
 800023e:	1d3b      	adds	r3, r7, #4
 8000240:	4618      	mov	r0, r3
 8000242:	f000 f9af 	bl	80005a4 <GPIO_Init>
	
	// SPI2_MOSI
	SPIPins.PinConfig.PinNumber = GPIO_PIN_15;
 8000246:	230f      	movs	r3, #15
 8000248:	723b      	strb	r3, [r7, #8]
	GPIO_Init(&SPIPins); 
 800024a:	1d3b      	adds	r3, r7, #4
 800024c:	4618      	mov	r0, r3
 800024e:	f000 f9a9 	bl	80005a4 <GPIO_Init>


}
 8000252:	bf00      	nop
 8000254:	3710      	adds	r7, #16
 8000256:	46bd      	mov	sp, r7
 8000258:	bd80      	pop	{r7, pc}
 800025a:	bf00      	nop
 800025c:	40023800 	.word	0x40023800
 8000260:	40020400 	.word	0x40020400

08000264 <SPI2_Inits>:

void SPI2_Inits(){
 8000264:	b580      	push	{r7, lr}
 8000266:	b084      	sub	sp, #16
 8000268:	af00      	add	r7, sp, #0


		// Enable clock access to the peripheral before making any configurations. 
		SPI2_PERIPH_CLOCK_EN(); 
 800026a:	4b0f      	ldr	r3, [pc, #60]	; (80002a8 <SPI2_Inits+0x44>)
 800026c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800026e:	4a0e      	ldr	r2, [pc, #56]	; (80002a8 <SPI2_Inits+0x44>)
 8000270:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000274:	6413      	str	r3, [r2, #64]	; 0x40

		// Create SPI Handle 
		SPI_Handle_t SPI2Handle; 

		// Set BaseAddress to SPI2 
		SPI2Handle.pSPIx_BASEADDR = SPI2;
 8000276:	4b0d      	ldr	r3, [pc, #52]	; (80002ac <SPI2_Inits+0x48>)
 8000278:	607b      	str	r3, [r7, #4]

		// Configure the SPI2 Peripheral as desired. 
		SPI2Handle.SPIConfig.DeviceMode = SPI_IN_MASTER_MODE;  
 800027a:	2301      	movs	r3, #1
 800027c:	723b      	strb	r3, [r7, #8]
		SPI2Handle.SPIConfig.BusConfig = SPI_IN_FULL_DUPLEX_MODE; 
 800027e:	2300      	movs	r3, #0
 8000280:	727b      	strb	r3, [r7, #9]
		SPI2Handle.SPIConfig.DataFrameFormat = SPI_DATAFRAME_8BITS; 
 8000282:	2300      	movs	r3, #0
 8000284:	72fb      	strb	r3, [r7, #11]
		SPI2Handle.SPIConfig.ClockPolarity = SPI_SCLK_LOW; 
 8000286:	2300      	movs	r3, #0
 8000288:	733b      	strb	r3, [r7, #12]
		SPI2Handle.SPIConfig.ClockPhase = SPI_DATA_SAMPLED_ON_LEADING_EDGE; 
 800028a:	2300      	movs	r3, #0
 800028c:	737b      	strb	r3, [r7, #13]
		SPI2Handle.SPIConfig.SclkSpeed = SPI_PERIPHERAL_CLOCK_DIV8; // Serial Clock is at 2 MHz, which means Prescaler = 8, System Clock source is Internal RC oscillator, producing 16MHz
 800028e:	2302      	movs	r3, #2
 8000290:	72bb      	strb	r3, [r7, #10]
		SPI2Handle.SPIConfig.SlaveManagementType = SPI_SOFTWARE_SLAVE_MANAGEMENT_DI; // 1 slave, so we can disable software slave management, i.e. enable hardware slave management
 8000292:	2300      	movs	r3, #0
 8000294:	73bb      	strb	r3, [r7, #14]

		// Call the Init API to initialize the configured SPI2 peripheral.
		SPI_Init(&SPI2Handle);
 8000296:	1d3b      	adds	r3, r7, #4
 8000298:	4618      	mov	r0, r3
 800029a:	f000 fb46 	bl	800092a <SPI_Init>

}
 800029e:	bf00      	nop
 80002a0:	3710      	adds	r7, #16
 80002a2:	46bd      	mov	sp, r7
 80002a4:	bd80      	pop	{r7, pc}
 80002a6:	bf00      	nop
 80002a8:	40023800 	.word	0x40023800
 80002ac:	40003800 	.word	0x40003800

080002b0 <GPIO_ButtonInits>:

void GPIO_ButtonInits(){
 80002b0:	b580      	push	{r7, lr}
 80002b2:	b084      	sub	sp, #16
 80002b4:	af00      	add	r7, sp, #0
    	/*   The following statements are for configuring the user button PA0 as an input pin. */

	GPIO_Handle_t gpio_user_button; 				// Instantiate a GPIO handle variable to hold pin configuration information and gain access to the API functions.
	gpio_user_button.pGPIOx_BASEADDR = GPIOA; 	// Set the base-address of the Port you're configuring - User button is connected to Port A, Pin 0.
 80002b6:	4b0b      	ldr	r3, [pc, #44]	; (80002e4 <GPIO_ButtonInits+0x34>)
 80002b8:	607b      	str	r3, [r7, #4]

	// Now, use the Pin structure of the GPIO handle to configure the I/O pin 0 in input mode.
	gpio_user_button.PinConfig.PinNumber = GPIO_PIN_0;
 80002ba:	2300      	movs	r3, #0
 80002bc:	723b      	strb	r3, [r7, #8]
	gpio_user_button.PinConfig.PinMode = GPIO_PIN_INPUT_MODE; 		 // Set the pin in Output mode.
 80002be:	2300      	movs	r3, #0
 80002c0:	727b      	strb	r3, [r7, #9]
	//gpio_push_pull.PinConfig.PinOType = GPIO_PUSH_PULL_OUTPUT_CONFIG; //PA0 is being configured as an input pin, this is irrelevant to it.
	gpio_user_button.PinConfig.PinPuPdControl = GPIO_PIN_NO_PUPD;      // Stm32f407-discovery schematic shows an external pull-down resistor, so don't need to enable internal pull-down resistor.
 80002c2:	2300      	movs	r3, #0
 80002c4:	72fb      	strb	r3, [r7, #11]
	gpio_user_button.PinConfig.PinSpeed = GPIO_PIN_MEDIUM_SPEED;   // Speed doesn't really matter
 80002c6:	2301      	movs	r3, #1
 80002c8:	72bb      	strb	r3, [r7, #10]

	// Now, enable clock access to GPIO Port D, use the RCC clock enable MACROS defined in the device specific header file or:
	// Use the clock control API defined in GPIO driver - the better option.

	GPIO_ClockControl(GPIOA, ENABLE);
 80002ca:	2101      	movs	r1, #1
 80002cc:	4805      	ldr	r0, [pc, #20]	; (80002e4 <GPIO_ButtonInits+0x34>)
 80002ce:	f000 f87f 	bl	80003d0 <GPIO_ClockControl>

	// Now, call the Init API to configure the physical address of Port D
	GPIO_Init(&gpio_user_button);
 80002d2:	1d3b      	adds	r3, r7, #4
 80002d4:	4618      	mov	r0, r3
 80002d6:	f000 f965 	bl	80005a4 <GPIO_Init>

}
 80002da:	bf00      	nop
 80002dc:	3710      	adds	r7, #16
 80002de:	46bd      	mov	sp, r7
 80002e0:	bd80      	pop	{r7, pc}
 80002e2:	bf00      	nop
 80002e4:	40020000 	.word	0x40020000

080002e8 <Delay>:


void Delay()
{
 80002e8:	b480      	push	{r7}
 80002ea:	b083      	sub	sp, #12
 80002ec:	af00      	add	r7, sp, #0
    int i = 0;
 80002ee:	2300      	movs	r3, #0
 80002f0:	607b      	str	r3, [r7, #4]
    for (; i < 500000 / 2; i++);
 80002f2:	e002      	b.n	80002fa <Delay+0x12>
 80002f4:	687b      	ldr	r3, [r7, #4]
 80002f6:	3301      	adds	r3, #1
 80002f8:	607b      	str	r3, [r7, #4]
 80002fa:	687b      	ldr	r3, [r7, #4]
 80002fc:	4a03      	ldr	r2, [pc, #12]	; (800030c <Delay+0x24>)
 80002fe:	4293      	cmp	r3, r2
 8000300:	ddf8      	ble.n	80002f4 <Delay+0xc>
}
 8000302:	bf00      	nop
 8000304:	370c      	adds	r7, #12
 8000306:	46bd      	mov	sp, r7
 8000308:	bc80      	pop	{r7}
 800030a:	4770      	bx	lr
 800030c:	0003d08f 	.word	0x0003d08f

08000310 <main>:
int main(){
 8000310:	b590      	push	{r4, r7, lr}
 8000312:	b085      	sub	sp, #20
 8000314:	af00      	add	r7, sp, #0

    // 1. Call Function to configure the I/O pin PA0 as button 
    GPIO_ButtonInits();
 8000316:	f7ff ffcb 	bl	80002b0 <GPIO_ButtonInits>

	// 2. Call Function to configure the I/O pins above to be used as SPI2 pin. 
	SPI2_GPIOInits();
 800031a:	f7ff ff6d 	bl	80001f8 <SPI2_GPIOInits>

	// 3. Call Function to Configure the SPI2 Peripheral 
	SPI2_Inits();
 800031e:	f7ff ffa1 	bl	8000264 <SPI2_Inits>

	// 4. Set SSOE pin to enable Slave Select Output, which will tie Peripheral Enable bit to the NSS output 
    // i.e. when SPI enabled, NSS will be driven low to initiate communication with the slave --> Only if the SPI is in master mode, which is the case here.
    SPI_SSOEConfig(SPI2, ENABLE);
 8000322:	2101      	movs	r1, #1
 8000324:	4812      	ldr	r0, [pc, #72]	; (8000370 <main+0x60>)
 8000326:	f000 fb81 	bl	8000a2c <SPI_SSOEConfig>
	

    while(1)
    {
            while(!(GPIO_ReadFromInputPin(GPIOA,GPIO_PIN_0))); // 5. Wait here until PA0 is pressed. 
 800032a:	bf00      	nop
 800032c:	2100      	movs	r1, #0
 800032e:	4811      	ldr	r0, [pc, #68]	; (8000374 <main+0x64>)
 8000330:	f000 fae6 	bl	8000900 <GPIO_ReadFromInputPin>
 8000334:	4603      	mov	r3, r0
 8000336:	2b00      	cmp	r3, #0
 8000338:	d0f8      	beq.n	800032c <main+0x1c>
            
            Delay();    // Cause a delay to avoid button de-bouncing 
 800033a:	f7ff ffd5 	bl	80002e8 <Delay>

            // 6. Enable the SPI Peripheral
            SPI_PeripheralControl(SPI2, ENABLE); 
 800033e:	2101      	movs	r1, #1
 8000340:	480b      	ldr	r0, [pc, #44]	; (8000370 <main+0x60>)
 8000342:	f000 fb55 	bl	80009f0 <SPI_PeripheralControl>
            
            // 7. Data to send
            char data[] ="HELLO WORLD!"; 
 8000346:	4b0c      	ldr	r3, [pc, #48]	; (8000378 <main+0x68>)
 8000348:	463c      	mov	r4, r7
 800034a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800034c:	c407      	stmia	r4!, {r0, r1, r2}
 800034e:	7023      	strb	r3, [r4, #0]

            // 8. Call SPI_SendData Function
            SPI_SendData(SPI2,(uint8_t *)data,strlen(data)); 
 8000350:	463b      	mov	r3, r7
 8000352:	4618      	mov	r0, r3
 8000354:	f7ff ff48 	bl	80001e8 <strlen>
 8000358:	4602      	mov	r2, r0
 800035a:	463b      	mov	r3, r7
 800035c:	4619      	mov	r1, r3
 800035e:	4804      	ldr	r0, [pc, #16]	; (8000370 <main+0x60>)
 8000360:	f000 fb95 	bl	8000a8e <SPI_SendData>

            // 9. Disable SPI Peripheral 
            SPI_PeripheralControl(SPI2, DISABLE);
 8000364:	2100      	movs	r1, #0
 8000366:	4802      	ldr	r0, [pc, #8]	; (8000370 <main+0x60>)
 8000368:	f000 fb42 	bl	80009f0 <SPI_PeripheralControl>
    {
 800036c:	e7dd      	b.n	800032a <main+0x1a>
 800036e:	bf00      	nop
 8000370:	40003800 	.word	0x40003800
 8000374:	40020000 	.word	0x40020000
 8000378:	08000b5c 	.word	0x08000b5c

0800037c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800037c:	480d      	ldr	r0, [pc, #52]	; (80003b4 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800037e:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000380:	480d      	ldr	r0, [pc, #52]	; (80003b8 <LoopForever+0x6>)
  ldr r1, =_edata
 8000382:	490e      	ldr	r1, [pc, #56]	; (80003bc <LoopForever+0xa>)
  ldr r2, =_sidata
 8000384:	4a0e      	ldr	r2, [pc, #56]	; (80003c0 <LoopForever+0xe>)
  movs r3, #0
 8000386:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000388:	e002      	b.n	8000390 <LoopCopyDataInit>

0800038a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800038a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800038c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800038e:	3304      	adds	r3, #4

08000390 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000390:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000392:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000394:	d3f9      	bcc.n	800038a <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000396:	4a0b      	ldr	r2, [pc, #44]	; (80003c4 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000398:	4c0b      	ldr	r4, [pc, #44]	; (80003c8 <LoopForever+0x16>)
  movs r3, #0
 800039a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800039c:	e001      	b.n	80003a2 <LoopFillZerobss>

0800039e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800039e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80003a0:	3204      	adds	r2, #4

080003a2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80003a2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80003a4:	d3fb      	bcc.n	800039e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 80003a6:	f3af 8000 	nop.w
/* Call static constructors */
  bl __libc_init_array
 80003aa:	f000 fba7 	bl	8000afc <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80003ae:	f7ff ffaf 	bl	8000310 <main>

080003b2 <LoopForever>:

LoopForever:
    b LoopForever
 80003b2:	e7fe      	b.n	80003b2 <LoopForever>
  ldr   r0, =_estack
 80003b4:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80003b8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80003bc:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 80003c0:	08000b74 	.word	0x08000b74
  ldr r2, =_sbss
 80003c4:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 80003c8:	2000001c 	.word	0x2000001c

080003cc <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80003cc:	e7fe      	b.n	80003cc <ADC_IRQHandler>
	...

080003d0 <GPIO_ClockControl>:
 * @Note              -  none

 */


void GPIO_ClockControl(GPIO_RegDef_t *pGPIO_PORT,uint8_t enable_disable ){
 80003d0:	b480      	push	{r7}
 80003d2:	b083      	sub	sp, #12
 80003d4:	af00      	add	r7, sp, #0
 80003d6:	6078      	str	r0, [r7, #4]
 80003d8:	460b      	mov	r3, r1
 80003da:	70fb      	strb	r3, [r7, #3]

	/*
	 *  Check if the enable_disable arugment is enable or disable, and then use the
	 *  clock enable macros that we have written in the MCU specific file.
	 */
	if(enable_disable == ENABLE){
 80003dc:	78fb      	ldrb	r3, [r7, #3]
 80003de:	2b01      	cmp	r3, #1
 80003e0:	d162      	bne.n	80004a8 <GPIO_ClockControl+0xd8>

		if(pGPIO_PORT == GPIOA){
 80003e2:	687b      	ldr	r3, [r7, #4]
 80003e4:	4a65      	ldr	r2, [pc, #404]	; (800057c <GPIO_ClockControl+0x1ac>)
 80003e6:	4293      	cmp	r3, r2
 80003e8:	d106      	bne.n	80003f8 <GPIO_ClockControl+0x28>
			GPIOA_PERIPH_CLOCK_EN(); // GPIOA enable clock access MACRO defined in MCU specific header file.
 80003ea:	4b65      	ldr	r3, [pc, #404]	; (8000580 <GPIO_ClockControl+0x1b0>)
 80003ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80003ee:	4a64      	ldr	r2, [pc, #400]	; (8000580 <GPIO_ClockControl+0x1b0>)
 80003f0:	f043 0301 	orr.w	r3, r3, #1
 80003f4:	6313      	str	r3, [r2, #48]	; 0x30
			GPIOH_PERIPH_CLOCK_DI();
		}else if(pGPIO_PORT == GPIOI){
			GPIOI_PERIPH_CLOCK_DI();
		}
	}
}
 80003f6:	e0bc      	b.n	8000572 <GPIO_ClockControl+0x1a2>
		}else if(pGPIO_PORT == GPIOB){
 80003f8:	687b      	ldr	r3, [r7, #4]
 80003fa:	4a62      	ldr	r2, [pc, #392]	; (8000584 <GPIO_ClockControl+0x1b4>)
 80003fc:	4293      	cmp	r3, r2
 80003fe:	d106      	bne.n	800040e <GPIO_ClockControl+0x3e>
			GPIOB_PERIPH_CLOCK_EN();
 8000400:	4b5f      	ldr	r3, [pc, #380]	; (8000580 <GPIO_ClockControl+0x1b0>)
 8000402:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000404:	4a5e      	ldr	r2, [pc, #376]	; (8000580 <GPIO_ClockControl+0x1b0>)
 8000406:	f043 0302 	orr.w	r3, r3, #2
 800040a:	6313      	str	r3, [r2, #48]	; 0x30
}
 800040c:	e0b1      	b.n	8000572 <GPIO_ClockControl+0x1a2>
		}else if(pGPIO_PORT == GPIOC){
 800040e:	687b      	ldr	r3, [r7, #4]
 8000410:	4a5d      	ldr	r2, [pc, #372]	; (8000588 <GPIO_ClockControl+0x1b8>)
 8000412:	4293      	cmp	r3, r2
 8000414:	d106      	bne.n	8000424 <GPIO_ClockControl+0x54>
			GPIOC_PERIPH_CLOCK_EN();
 8000416:	4b5a      	ldr	r3, [pc, #360]	; (8000580 <GPIO_ClockControl+0x1b0>)
 8000418:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800041a:	4a59      	ldr	r2, [pc, #356]	; (8000580 <GPIO_ClockControl+0x1b0>)
 800041c:	f043 0304 	orr.w	r3, r3, #4
 8000420:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000422:	e0a6      	b.n	8000572 <GPIO_ClockControl+0x1a2>
		}else if(pGPIO_PORT == GPIOD){
 8000424:	687b      	ldr	r3, [r7, #4]
 8000426:	4a59      	ldr	r2, [pc, #356]	; (800058c <GPIO_ClockControl+0x1bc>)
 8000428:	4293      	cmp	r3, r2
 800042a:	d106      	bne.n	800043a <GPIO_ClockControl+0x6a>
			GPIOD_PERIPH_CLOCK_EN();
 800042c:	4b54      	ldr	r3, [pc, #336]	; (8000580 <GPIO_ClockControl+0x1b0>)
 800042e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000430:	4a53      	ldr	r2, [pc, #332]	; (8000580 <GPIO_ClockControl+0x1b0>)
 8000432:	f043 0308 	orr.w	r3, r3, #8
 8000436:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000438:	e09b      	b.n	8000572 <GPIO_ClockControl+0x1a2>
		}else if(pGPIO_PORT == GPIOE){
 800043a:	687b      	ldr	r3, [r7, #4]
 800043c:	4a54      	ldr	r2, [pc, #336]	; (8000590 <GPIO_ClockControl+0x1c0>)
 800043e:	4293      	cmp	r3, r2
 8000440:	d106      	bne.n	8000450 <GPIO_ClockControl+0x80>
			GPIOE_PERIPH_CLOCK_EN();
 8000442:	4b4f      	ldr	r3, [pc, #316]	; (8000580 <GPIO_ClockControl+0x1b0>)
 8000444:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000446:	4a4e      	ldr	r2, [pc, #312]	; (8000580 <GPIO_ClockControl+0x1b0>)
 8000448:	f043 0310 	orr.w	r3, r3, #16
 800044c:	6313      	str	r3, [r2, #48]	; 0x30
}
 800044e:	e090      	b.n	8000572 <GPIO_ClockControl+0x1a2>
		}else if(pGPIO_PORT == GPIOF){
 8000450:	687b      	ldr	r3, [r7, #4]
 8000452:	4a50      	ldr	r2, [pc, #320]	; (8000594 <GPIO_ClockControl+0x1c4>)
 8000454:	4293      	cmp	r3, r2
 8000456:	d106      	bne.n	8000466 <GPIO_ClockControl+0x96>
			GPIOF_PERIPH_CLOCK_EN();
 8000458:	4b49      	ldr	r3, [pc, #292]	; (8000580 <GPIO_ClockControl+0x1b0>)
 800045a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800045c:	4a48      	ldr	r2, [pc, #288]	; (8000580 <GPIO_ClockControl+0x1b0>)
 800045e:	f043 0320 	orr.w	r3, r3, #32
 8000462:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000464:	e085      	b.n	8000572 <GPIO_ClockControl+0x1a2>
		}else if(pGPIO_PORT == GPIOG){
 8000466:	687b      	ldr	r3, [r7, #4]
 8000468:	4a4b      	ldr	r2, [pc, #300]	; (8000598 <GPIO_ClockControl+0x1c8>)
 800046a:	4293      	cmp	r3, r2
 800046c:	d106      	bne.n	800047c <GPIO_ClockControl+0xac>
			GPIOG_PERIPH_CLOCK_EN();
 800046e:	4b44      	ldr	r3, [pc, #272]	; (8000580 <GPIO_ClockControl+0x1b0>)
 8000470:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000472:	4a43      	ldr	r2, [pc, #268]	; (8000580 <GPIO_ClockControl+0x1b0>)
 8000474:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000478:	6313      	str	r3, [r2, #48]	; 0x30
}
 800047a:	e07a      	b.n	8000572 <GPIO_ClockControl+0x1a2>
		}else if(pGPIO_PORT == GPIOH){
 800047c:	687b      	ldr	r3, [r7, #4]
 800047e:	4a47      	ldr	r2, [pc, #284]	; (800059c <GPIO_ClockControl+0x1cc>)
 8000480:	4293      	cmp	r3, r2
 8000482:	d106      	bne.n	8000492 <GPIO_ClockControl+0xc2>
			GPIOH_PERIPH_CLOCK_EN();
 8000484:	4b3e      	ldr	r3, [pc, #248]	; (8000580 <GPIO_ClockControl+0x1b0>)
 8000486:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000488:	4a3d      	ldr	r2, [pc, #244]	; (8000580 <GPIO_ClockControl+0x1b0>)
 800048a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800048e:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000490:	e06f      	b.n	8000572 <GPIO_ClockControl+0x1a2>
		}else if(pGPIO_PORT == GPIOI){
 8000492:	687b      	ldr	r3, [r7, #4]
 8000494:	4a42      	ldr	r2, [pc, #264]	; (80005a0 <GPIO_ClockControl+0x1d0>)
 8000496:	4293      	cmp	r3, r2
 8000498:	d16b      	bne.n	8000572 <GPIO_ClockControl+0x1a2>
			GPIOI_PERIPH_CLOCK_EN();
 800049a:	4b39      	ldr	r3, [pc, #228]	; (8000580 <GPIO_ClockControl+0x1b0>)
 800049c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800049e:	4a38      	ldr	r2, [pc, #224]	; (8000580 <GPIO_ClockControl+0x1b0>)
 80004a0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80004a4:	6313      	str	r3, [r2, #48]	; 0x30
}
 80004a6:	e064      	b.n	8000572 <GPIO_ClockControl+0x1a2>
	}else if(enable_disable == DISABLE){
 80004a8:	78fb      	ldrb	r3, [r7, #3]
 80004aa:	2b00      	cmp	r3, #0
 80004ac:	d161      	bne.n	8000572 <GPIO_ClockControl+0x1a2>
		if(pGPIO_PORT == GPIOA){
 80004ae:	687b      	ldr	r3, [r7, #4]
 80004b0:	4a32      	ldr	r2, [pc, #200]	; (800057c <GPIO_ClockControl+0x1ac>)
 80004b2:	4293      	cmp	r3, r2
 80004b4:	d106      	bne.n	80004c4 <GPIO_ClockControl+0xf4>
			GPIOA_PERIPH_CLOCK_DI(); // GPIOA disable clock access MACRO defined in MCU specific header file.
 80004b6:	4b32      	ldr	r3, [pc, #200]	; (8000580 <GPIO_ClockControl+0x1b0>)
 80004b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80004ba:	4a31      	ldr	r2, [pc, #196]	; (8000580 <GPIO_ClockControl+0x1b0>)
 80004bc:	f023 0301 	bic.w	r3, r3, #1
 80004c0:	6313      	str	r3, [r2, #48]	; 0x30
}
 80004c2:	e056      	b.n	8000572 <GPIO_ClockControl+0x1a2>
		}else if(pGPIO_PORT == GPIOB){
 80004c4:	687b      	ldr	r3, [r7, #4]
 80004c6:	4a2f      	ldr	r2, [pc, #188]	; (8000584 <GPIO_ClockControl+0x1b4>)
 80004c8:	4293      	cmp	r3, r2
 80004ca:	d106      	bne.n	80004da <GPIO_ClockControl+0x10a>
			GPIOB_PERIPH_CLOCK_DI();
 80004cc:	4b2c      	ldr	r3, [pc, #176]	; (8000580 <GPIO_ClockControl+0x1b0>)
 80004ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80004d0:	4a2b      	ldr	r2, [pc, #172]	; (8000580 <GPIO_ClockControl+0x1b0>)
 80004d2:	f023 0302 	bic.w	r3, r3, #2
 80004d6:	6313      	str	r3, [r2, #48]	; 0x30
}
 80004d8:	e04b      	b.n	8000572 <GPIO_ClockControl+0x1a2>
		}else if(pGPIO_PORT == GPIOC){
 80004da:	687b      	ldr	r3, [r7, #4]
 80004dc:	4a2a      	ldr	r2, [pc, #168]	; (8000588 <GPIO_ClockControl+0x1b8>)
 80004de:	4293      	cmp	r3, r2
 80004e0:	d106      	bne.n	80004f0 <GPIO_ClockControl+0x120>
			GPIOC_PERIPH_CLOCK_DI();
 80004e2:	4b27      	ldr	r3, [pc, #156]	; (8000580 <GPIO_ClockControl+0x1b0>)
 80004e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80004e6:	4a26      	ldr	r2, [pc, #152]	; (8000580 <GPIO_ClockControl+0x1b0>)
 80004e8:	f023 0304 	bic.w	r3, r3, #4
 80004ec:	6313      	str	r3, [r2, #48]	; 0x30
}
 80004ee:	e040      	b.n	8000572 <GPIO_ClockControl+0x1a2>
		}else if(pGPIO_PORT == GPIOD){
 80004f0:	687b      	ldr	r3, [r7, #4]
 80004f2:	4a26      	ldr	r2, [pc, #152]	; (800058c <GPIO_ClockControl+0x1bc>)
 80004f4:	4293      	cmp	r3, r2
 80004f6:	d106      	bne.n	8000506 <GPIO_ClockControl+0x136>
			GPIOD_PERIPH_CLOCK_DI();
 80004f8:	4b21      	ldr	r3, [pc, #132]	; (8000580 <GPIO_ClockControl+0x1b0>)
 80004fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80004fc:	4a20      	ldr	r2, [pc, #128]	; (8000580 <GPIO_ClockControl+0x1b0>)
 80004fe:	f023 0308 	bic.w	r3, r3, #8
 8000502:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000504:	e035      	b.n	8000572 <GPIO_ClockControl+0x1a2>
		}else if(pGPIO_PORT == GPIOE){
 8000506:	687b      	ldr	r3, [r7, #4]
 8000508:	4a21      	ldr	r2, [pc, #132]	; (8000590 <GPIO_ClockControl+0x1c0>)
 800050a:	4293      	cmp	r3, r2
 800050c:	d106      	bne.n	800051c <GPIO_ClockControl+0x14c>
			GPIOE_PERIPH_CLOCK_DI();
 800050e:	4b1c      	ldr	r3, [pc, #112]	; (8000580 <GPIO_ClockControl+0x1b0>)
 8000510:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000512:	4a1b      	ldr	r2, [pc, #108]	; (8000580 <GPIO_ClockControl+0x1b0>)
 8000514:	f023 0310 	bic.w	r3, r3, #16
 8000518:	6313      	str	r3, [r2, #48]	; 0x30
}
 800051a:	e02a      	b.n	8000572 <GPIO_ClockControl+0x1a2>
		}else if(pGPIO_PORT == GPIOF){
 800051c:	687b      	ldr	r3, [r7, #4]
 800051e:	4a1d      	ldr	r2, [pc, #116]	; (8000594 <GPIO_ClockControl+0x1c4>)
 8000520:	4293      	cmp	r3, r2
 8000522:	d106      	bne.n	8000532 <GPIO_ClockControl+0x162>
			GPIOF_PERIPH_CLOCK_DI();
 8000524:	4b16      	ldr	r3, [pc, #88]	; (8000580 <GPIO_ClockControl+0x1b0>)
 8000526:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000528:	4a15      	ldr	r2, [pc, #84]	; (8000580 <GPIO_ClockControl+0x1b0>)
 800052a:	f023 0320 	bic.w	r3, r3, #32
 800052e:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000530:	e01f      	b.n	8000572 <GPIO_ClockControl+0x1a2>
		}else if(pGPIO_PORT == GPIOG){
 8000532:	687b      	ldr	r3, [r7, #4]
 8000534:	4a18      	ldr	r2, [pc, #96]	; (8000598 <GPIO_ClockControl+0x1c8>)
 8000536:	4293      	cmp	r3, r2
 8000538:	d106      	bne.n	8000548 <GPIO_ClockControl+0x178>
			GPIOG_PERIPH_CLOCK_DI();
 800053a:	4b11      	ldr	r3, [pc, #68]	; (8000580 <GPIO_ClockControl+0x1b0>)
 800053c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800053e:	4a10      	ldr	r2, [pc, #64]	; (8000580 <GPIO_ClockControl+0x1b0>)
 8000540:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8000544:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000546:	e014      	b.n	8000572 <GPIO_ClockControl+0x1a2>
		}else if(pGPIO_PORT == GPIOH){
 8000548:	687b      	ldr	r3, [r7, #4]
 800054a:	4a14      	ldr	r2, [pc, #80]	; (800059c <GPIO_ClockControl+0x1cc>)
 800054c:	4293      	cmp	r3, r2
 800054e:	d106      	bne.n	800055e <GPIO_ClockControl+0x18e>
			GPIOH_PERIPH_CLOCK_DI();
 8000550:	4b0b      	ldr	r3, [pc, #44]	; (8000580 <GPIO_ClockControl+0x1b0>)
 8000552:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000554:	4a0a      	ldr	r2, [pc, #40]	; (8000580 <GPIO_ClockControl+0x1b0>)
 8000556:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800055a:	6313      	str	r3, [r2, #48]	; 0x30
}
 800055c:	e009      	b.n	8000572 <GPIO_ClockControl+0x1a2>
		}else if(pGPIO_PORT == GPIOI){
 800055e:	687b      	ldr	r3, [r7, #4]
 8000560:	4a0f      	ldr	r2, [pc, #60]	; (80005a0 <GPIO_ClockControl+0x1d0>)
 8000562:	4293      	cmp	r3, r2
 8000564:	d105      	bne.n	8000572 <GPIO_ClockControl+0x1a2>
			GPIOI_PERIPH_CLOCK_DI();
 8000566:	4b06      	ldr	r3, [pc, #24]	; (8000580 <GPIO_ClockControl+0x1b0>)
 8000568:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800056a:	4a05      	ldr	r2, [pc, #20]	; (8000580 <GPIO_ClockControl+0x1b0>)
 800056c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8000570:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000572:	bf00      	nop
 8000574:	370c      	adds	r7, #12
 8000576:	46bd      	mov	sp, r7
 8000578:	bc80      	pop	{r7}
 800057a:	4770      	bx	lr
 800057c:	40020000 	.word	0x40020000
 8000580:	40023800 	.word	0x40023800
 8000584:	40020400 	.word	0x40020400
 8000588:	40020800 	.word	0x40020800
 800058c:	40020c00 	.word	0x40020c00
 8000590:	40021000 	.word	0x40021000
 8000594:	40021400 	.word	0x40021400
 8000598:	40021800 	.word	0x40021800
 800059c:	40021c00 	.word	0x40021c00
 80005a0:	40022000 	.word	0x40022000

080005a4 <GPIO_Init>:
 * @return            - none
 *
 * @Note              -

*/
void GPIO_Init(GPIO_Handle_t *pGPIOHandle){
 80005a4:	b480      	push	{r7}
 80005a6:	b087      	sub	sp, #28
 80005a8:	af00      	add	r7, sp, #0
 80005aa:	6078      	str	r0, [r7, #4]
		
	uint32_t temp = 0;   // Use this temp variable to store the value that will be assigned to the register of the specific GPIO Port
 80005ac:	2300      	movs	r3, #0
 80005ae:	617b      	str	r3, [r7, #20]
						// The temp variable needs to be size of 32 bits, because MODER register is 32 bits wide.

	if(pGPIOHandle->PinConfig.PinMode <= GPIO_PIN_ANALOG_MODE){ // i.e. the GPIO pin mode selected is a non-interrupt mode
 80005b0:	687b      	ldr	r3, [r7, #4]
 80005b2:	795b      	ldrb	r3, [r3, #5]
 80005b4:	2b03      	cmp	r3, #3
 80005b6:	d820      	bhi.n	80005fa <GPIO_Init+0x56>

				// 1. configure the mode of GPIO pin
//			The info filled by the user before calling the API function.
								// |
				temp = (pGPIOHandle->PinConfig.PinMode << (2 * pGPIOHandle->PinConfig.PinNumber)); // GPIO's MODE register has 2 bits dedicated to each pin of the PORT, hence the need for '2' for shifting to the right pin.
 80005b8:	687b      	ldr	r3, [r7, #4]
 80005ba:	795b      	ldrb	r3, [r3, #5]
 80005bc:	461a      	mov	r2, r3
 80005be:	687b      	ldr	r3, [r7, #4]
 80005c0:	791b      	ldrb	r3, [r3, #4]
 80005c2:	005b      	lsls	r3, r3, #1
 80005c4:	fa02 f303 	lsl.w	r3, r2, r3
 80005c8:	617b      	str	r3, [r7, #20]

				// Clear the desired bits before setting them.
//														  | the 0x3 is because we're clearing 2 bits, which in decimal is a 3. Also, the left shift argument is to clear the respective field.
				pGPIOHandle->pGPIOx_BASEADDR->MODER &= ~(0x3 << (2 * pGPIOHandle->PinConfig.PinNumber));
 80005ca:	687b      	ldr	r3, [r7, #4]
 80005cc:	681b      	ldr	r3, [r3, #0]
 80005ce:	681a      	ldr	r2, [r3, #0]
 80005d0:	687b      	ldr	r3, [r7, #4]
 80005d2:	791b      	ldrb	r3, [r3, #4]
 80005d4:	005b      	lsls	r3, r3, #1
 80005d6:	2103      	movs	r1, #3
 80005d8:	fa01 f303 	lsl.w	r3, r1, r3
 80005dc:	43db      	mvns	r3, r3
 80005de:	4619      	mov	r1, r3
 80005e0:	687b      	ldr	r3, [r7, #4]
 80005e2:	681b      	ldr	r3, [r3, #0]
 80005e4:	400a      	ands	r2, r1
 80005e6:	601a      	str	r2, [r3, #0]
//			Grabs the Physical Memory address dedicated to Mode register of your desired GPIO Port
								// |
				pGPIOHandle->pGPIOx_BASEADDR->MODER |= temp; 		// Assign temp value to the MODER register using the base-address of your PORT.
 80005e8:	687b      	ldr	r3, [r7, #4]
 80005ea:	681b      	ldr	r3, [r3, #0]
 80005ec:	6819      	ldr	r1, [r3, #0]
 80005ee:	687b      	ldr	r3, [r7, #4]
 80005f0:	681b      	ldr	r3, [r3, #0]
 80005f2:	697a      	ldr	r2, [r7, #20]
 80005f4:	430a      	orrs	r2, r1
 80005f6:	601a      	str	r2, [r3, #0]
 80005f8:	e0dc      	b.n	80007b4 <GPIO_Init+0x210>
	}else {

		// Do this for if the selected pin mode is one of the Interrupt Modes.

		if(pGPIOHandle->PinConfig.PinMode == GPIO_PIN_INPUT_FALLING_EDGE_INTERRUPT_MODE){
 80005fa:	687b      	ldr	r3, [r7, #4]
 80005fc:	795b      	ldrb	r3, [r3, #5]
 80005fe:	2b04      	cmp	r3, #4
 8000600:	d117      	bne.n	8000632 <GPIO_Init+0x8e>
			// 1. Configure the Falling Edge Trigger Selection Register  
			  EXTI->FTSR |= (1 << pGPIOHandle->PinConfig.PinNumber); 
 8000602:	4b4f      	ldr	r3, [pc, #316]	; (8000740 <GPIO_Init+0x19c>)
 8000604:	68db      	ldr	r3, [r3, #12]
 8000606:	687a      	ldr	r2, [r7, #4]
 8000608:	7912      	ldrb	r2, [r2, #4]
 800060a:	4611      	mov	r1, r2
 800060c:	2201      	movs	r2, #1
 800060e:	408a      	lsls	r2, r1
 8000610:	4611      	mov	r1, r2
 8000612:	4a4b      	ldr	r2, [pc, #300]	; (8000740 <GPIO_Init+0x19c>)
 8000614:	430b      	orrs	r3, r1
 8000616:	60d3      	str	r3, [r2, #12]

			// Clear the Corresponding Rising Edge Trigger Selection Register - Just to be safe.   
			  EXTI->RTSR &= ~(1 << pGPIOHandle->PinConfig.PinNumber); 
 8000618:	4b49      	ldr	r3, [pc, #292]	; (8000740 <GPIO_Init+0x19c>)
 800061a:	689b      	ldr	r3, [r3, #8]
 800061c:	687a      	ldr	r2, [r7, #4]
 800061e:	7912      	ldrb	r2, [r2, #4]
 8000620:	4611      	mov	r1, r2
 8000622:	2201      	movs	r2, #1
 8000624:	408a      	lsls	r2, r1
 8000626:	43d2      	mvns	r2, r2
 8000628:	4611      	mov	r1, r2
 800062a:	4a45      	ldr	r2, [pc, #276]	; (8000740 <GPIO_Init+0x19c>)
 800062c:	400b      	ands	r3, r1
 800062e:	6093      	str	r3, [r2, #8]
 8000630:	e035      	b.n	800069e <GPIO_Init+0xfa>

		}else if (pGPIOHandle->PinConfig.PinMode == GPIO_PIN_INPUT_RISING_EDGE_INTERRUPT_MODE){
 8000632:	687b      	ldr	r3, [r7, #4]
 8000634:	795b      	ldrb	r3, [r3, #5]
 8000636:	2b05      	cmp	r3, #5
 8000638:	d117      	bne.n	800066a <GPIO_Init+0xc6>
			// 1. Configure the Rising Edge Trigger Selection Register  
			  EXTI->RTSR |= (1 << pGPIOHandle->PinConfig.PinNumber); 
 800063a:	4b41      	ldr	r3, [pc, #260]	; (8000740 <GPIO_Init+0x19c>)
 800063c:	689b      	ldr	r3, [r3, #8]
 800063e:	687a      	ldr	r2, [r7, #4]
 8000640:	7912      	ldrb	r2, [r2, #4]
 8000642:	4611      	mov	r1, r2
 8000644:	2201      	movs	r2, #1
 8000646:	408a      	lsls	r2, r1
 8000648:	4611      	mov	r1, r2
 800064a:	4a3d      	ldr	r2, [pc, #244]	; (8000740 <GPIO_Init+0x19c>)
 800064c:	430b      	orrs	r3, r1
 800064e:	6093      	str	r3, [r2, #8]

			// Clear the Corresponding Falling Edge Trigger Selection Register - Just to be safe.   
			  EXTI->FTSR &= ~(1 << pGPIOHandle->PinConfig.PinNumber); 
 8000650:	4b3b      	ldr	r3, [pc, #236]	; (8000740 <GPIO_Init+0x19c>)
 8000652:	68db      	ldr	r3, [r3, #12]
 8000654:	687a      	ldr	r2, [r7, #4]
 8000656:	7912      	ldrb	r2, [r2, #4]
 8000658:	4611      	mov	r1, r2
 800065a:	2201      	movs	r2, #1
 800065c:	408a      	lsls	r2, r1
 800065e:	43d2      	mvns	r2, r2
 8000660:	4611      	mov	r1, r2
 8000662:	4a37      	ldr	r2, [pc, #220]	; (8000740 <GPIO_Init+0x19c>)
 8000664:	400b      	ands	r3, r1
 8000666:	60d3      	str	r3, [r2, #12]
 8000668:	e019      	b.n	800069e <GPIO_Init+0xfa>

		}else if(pGPIOHandle->PinConfig.PinMode == GPIO_PIN_INPUT_RISING_FALLING_INTERRUPT_MODE){
 800066a:	687b      	ldr	r3, [r7, #4]
 800066c:	795b      	ldrb	r3, [r3, #5]
 800066e:	2b06      	cmp	r3, #6
 8000670:	d115      	bne.n	800069e <GPIO_Init+0xfa>

			// 1. Configure both Rising Edge Trigger & Falling Edge Trigger Selection Register 
			  EXTI->RTSR |= (1 << pGPIOHandle->PinConfig.PinNumber); 
 8000672:	4b33      	ldr	r3, [pc, #204]	; (8000740 <GPIO_Init+0x19c>)
 8000674:	689b      	ldr	r3, [r3, #8]
 8000676:	687a      	ldr	r2, [r7, #4]
 8000678:	7912      	ldrb	r2, [r2, #4]
 800067a:	4611      	mov	r1, r2
 800067c:	2201      	movs	r2, #1
 800067e:	408a      	lsls	r2, r1
 8000680:	4611      	mov	r1, r2
 8000682:	4a2f      	ldr	r2, [pc, #188]	; (8000740 <GPIO_Init+0x19c>)
 8000684:	430b      	orrs	r3, r1
 8000686:	6093      	str	r3, [r2, #8]

			// Clear the Corresponding Falling Edge Trigger Selection Register - Just to be safe.   
			  EXTI->FTSR |= (1 << pGPIOHandle->PinConfig.PinNumber); 	  
 8000688:	4b2d      	ldr	r3, [pc, #180]	; (8000740 <GPIO_Init+0x19c>)
 800068a:	68db      	ldr	r3, [r3, #12]
 800068c:	687a      	ldr	r2, [r7, #4]
 800068e:	7912      	ldrb	r2, [r2, #4]
 8000690:	4611      	mov	r1, r2
 8000692:	2201      	movs	r2, #1
 8000694:	408a      	lsls	r2, r1
 8000696:	4611      	mov	r1, r2
 8000698:	4a29      	ldr	r2, [pc, #164]	; (8000740 <GPIO_Init+0x19c>)
 800069a:	430b      	orrs	r3, r1
 800069c:	60d3      	str	r3, [r2, #12]
			
				uint8_t temp1;
				uint8_t temp2; 

				// Gives the value of EXTICRx Register 
				temp1 = (pGPIOHandle->PinConfig.PinMode) / 5; 
 800069e:	687b      	ldr	r3, [r7, #4]
 80006a0:	795b      	ldrb	r3, [r3, #5]
 80006a2:	4a28      	ldr	r2, [pc, #160]	; (8000744 <GPIO_Init+0x1a0>)
 80006a4:	fba2 2303 	umull	r2, r3, r2, r3
 80006a8:	089b      	lsrs	r3, r3, #2
 80006aa:	74fb      	strb	r3, [r7, #19]
				// Gives the value of which field in EXTICRx to configure
				temp2 = (pGPIOHandle->PinConfig.PinMode) % 5; 
 80006ac:	687b      	ldr	r3, [r7, #4]
 80006ae:	795a      	ldrb	r2, [r3, #5]
 80006b0:	4b24      	ldr	r3, [pc, #144]	; (8000744 <GPIO_Init+0x1a0>)
 80006b2:	fba3 1302 	umull	r1, r3, r3, r2
 80006b6:	0899      	lsrs	r1, r3, #2
 80006b8:	460b      	mov	r3, r1
 80006ba:	009b      	lsls	r3, r3, #2
 80006bc:	440b      	add	r3, r1
 80006be:	1ad3      	subs	r3, r2, r3
 80006c0:	74bb      	strb	r3, [r7, #18]

				uint8_t portCode = GPIO_BASEADDR_TO_PORTCODE(pGPIOHandle->pGPIOx_BASEADDR); // This macro will return the portCode corresponding to the baseaddress it receives.
 80006c2:	687b      	ldr	r3, [r7, #4]
 80006c4:	681b      	ldr	r3, [r3, #0]
 80006c6:	4a20      	ldr	r2, [pc, #128]	; (8000748 <GPIO_Init+0x1a4>)
 80006c8:	4293      	cmp	r3, r2
 80006ca:	d04f      	beq.n	800076c <GPIO_Init+0x1c8>
 80006cc:	687b      	ldr	r3, [r7, #4]
 80006ce:	681b      	ldr	r3, [r3, #0]
 80006d0:	4a1e      	ldr	r2, [pc, #120]	; (800074c <GPIO_Init+0x1a8>)
 80006d2:	4293      	cmp	r3, r2
 80006d4:	d032      	beq.n	800073c <GPIO_Init+0x198>
 80006d6:	687b      	ldr	r3, [r7, #4]
 80006d8:	681b      	ldr	r3, [r3, #0]
 80006da:	4a1d      	ldr	r2, [pc, #116]	; (8000750 <GPIO_Init+0x1ac>)
 80006dc:	4293      	cmp	r3, r2
 80006de:	d02b      	beq.n	8000738 <GPIO_Init+0x194>
 80006e0:	687b      	ldr	r3, [r7, #4]
 80006e2:	681b      	ldr	r3, [r3, #0]
 80006e4:	4a1b      	ldr	r2, [pc, #108]	; (8000754 <GPIO_Init+0x1b0>)
 80006e6:	4293      	cmp	r3, r2
 80006e8:	d024      	beq.n	8000734 <GPIO_Init+0x190>
 80006ea:	687b      	ldr	r3, [r7, #4]
 80006ec:	681b      	ldr	r3, [r3, #0]
 80006ee:	4a1a      	ldr	r2, [pc, #104]	; (8000758 <GPIO_Init+0x1b4>)
 80006f0:	4293      	cmp	r3, r2
 80006f2:	d01d      	beq.n	8000730 <GPIO_Init+0x18c>
 80006f4:	687b      	ldr	r3, [r7, #4]
 80006f6:	681b      	ldr	r3, [r3, #0]
 80006f8:	4a18      	ldr	r2, [pc, #96]	; (800075c <GPIO_Init+0x1b8>)
 80006fa:	4293      	cmp	r3, r2
 80006fc:	d016      	beq.n	800072c <GPIO_Init+0x188>
 80006fe:	687b      	ldr	r3, [r7, #4]
 8000700:	681b      	ldr	r3, [r3, #0]
 8000702:	4a17      	ldr	r2, [pc, #92]	; (8000760 <GPIO_Init+0x1bc>)
 8000704:	4293      	cmp	r3, r2
 8000706:	d00f      	beq.n	8000728 <GPIO_Init+0x184>
 8000708:	687b      	ldr	r3, [r7, #4]
 800070a:	681b      	ldr	r3, [r3, #0]
 800070c:	4a15      	ldr	r2, [pc, #84]	; (8000764 <GPIO_Init+0x1c0>)
 800070e:	4293      	cmp	r3, r2
 8000710:	d008      	beq.n	8000724 <GPIO_Init+0x180>
 8000712:	687b      	ldr	r3, [r7, #4]
 8000714:	681b      	ldr	r3, [r3, #0]
 8000716:	4a14      	ldr	r2, [pc, #80]	; (8000768 <GPIO_Init+0x1c4>)
 8000718:	4293      	cmp	r3, r2
 800071a:	d101      	bne.n	8000720 <GPIO_Init+0x17c>
 800071c:	2308      	movs	r3, #8
 800071e:	e026      	b.n	800076e <GPIO_Init+0x1ca>
 8000720:	2300      	movs	r3, #0
 8000722:	e024      	b.n	800076e <GPIO_Init+0x1ca>
 8000724:	2307      	movs	r3, #7
 8000726:	e022      	b.n	800076e <GPIO_Init+0x1ca>
 8000728:	2306      	movs	r3, #6
 800072a:	e020      	b.n	800076e <GPIO_Init+0x1ca>
 800072c:	2305      	movs	r3, #5
 800072e:	e01e      	b.n	800076e <GPIO_Init+0x1ca>
 8000730:	2304      	movs	r3, #4
 8000732:	e01c      	b.n	800076e <GPIO_Init+0x1ca>
 8000734:	2303      	movs	r3, #3
 8000736:	e01a      	b.n	800076e <GPIO_Init+0x1ca>
 8000738:	2302      	movs	r3, #2
 800073a:	e018      	b.n	800076e <GPIO_Init+0x1ca>
 800073c:	2301      	movs	r3, #1
 800073e:	e016      	b.n	800076e <GPIO_Init+0x1ca>
 8000740:	40013c00 	.word	0x40013c00
 8000744:	cccccccd 	.word	0xcccccccd
 8000748:	40020000 	.word	0x40020000
 800074c:	40020400 	.word	0x40020400
 8000750:	40020800 	.word	0x40020800
 8000754:	40020c00 	.word	0x40020c00
 8000758:	40021000 	.word	0x40021000
 800075c:	40021400 	.word	0x40021400
 8000760:	40021800 	.word	0x40021800
 8000764:	40021c00 	.word	0x40021c00
 8000768:	40022000 	.word	0x40022000
 800076c:	2300      	movs	r3, #0
 800076e:	747b      	strb	r3, [r7, #17]
				SYSCFG_PERIPH_CLOCK_EN();   												// Enable clock access to System Configuration Peripheral before you configure its register
 8000770:	4b60      	ldr	r3, [pc, #384]	; (80008f4 <GPIO_Init+0x350>)
 8000772:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000774:	4a5f      	ldr	r2, [pc, #380]	; (80008f4 <GPIO_Init+0x350>)
 8000776:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800077a:	6453      	str	r3, [r2, #68]	; 0x44
				//								The starting position of the field
				//										|
				SYSCFG->EXTICR[temp1] |= (portCode << (temp2 * 4));
 800077c:	4a5e      	ldr	r2, [pc, #376]	; (80008f8 <GPIO_Init+0x354>)
 800077e:	7cfb      	ldrb	r3, [r7, #19]
 8000780:	3302      	adds	r3, #2
 8000782:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000786:	7c79      	ldrb	r1, [r7, #17]
 8000788:	7cbb      	ldrb	r3, [r7, #18]
 800078a:	009b      	lsls	r3, r3, #2
 800078c:	fa01 f303 	lsl.w	r3, r1, r3
 8000790:	4618      	mov	r0, r3
 8000792:	4959      	ldr	r1, [pc, #356]	; (80008f8 <GPIO_Init+0x354>)
 8000794:	7cfb      	ldrb	r3, [r7, #19]
 8000796:	4302      	orrs	r2, r0
 8000798:	3302      	adds	r3, #2
 800079a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
				
			// 3. Enable the respective EXTI line to allow interrupts to be send to the Processor via NVIC - using Interrupt Mask Register
		
			EXTI->IMR |= (1<< pGPIOHandle->PinConfig.PinNumber); // This will Enable the EXTI line corresponding to the Pin number. 
 800079e:	4b57      	ldr	r3, [pc, #348]	; (80008fc <GPIO_Init+0x358>)
 80007a0:	681b      	ldr	r3, [r3, #0]
 80007a2:	687a      	ldr	r2, [r7, #4]
 80007a4:	7912      	ldrb	r2, [r2, #4]
 80007a6:	4611      	mov	r1, r2
 80007a8:	2201      	movs	r2, #1
 80007aa:	408a      	lsls	r2, r1
 80007ac:	4611      	mov	r1, r2
 80007ae:	4a53      	ldr	r2, [pc, #332]	; (80008fc <GPIO_Init+0x358>)
 80007b0:	430b      	orrs	r3, r1
 80007b2:	6013      	str	r3, [r2, #0]
			
	}

	
	// 2. Configure slew rate of the GPIO pin
	temp = 0; 			// Reset temp, can use temp for next register's value.
 80007b4:	2300      	movs	r3, #0
 80007b6:	617b      	str	r3, [r7, #20]
	temp = (pGPIOHandle->PinConfig.PinSpeed << (2 * pGPIOHandle->PinConfig.PinNumber)); // Set the value to be assigned to the Speed register.
 80007b8:	687b      	ldr	r3, [r7, #4]
 80007ba:	799b      	ldrb	r3, [r3, #6]
 80007bc:	461a      	mov	r2, r3
 80007be:	687b      	ldr	r3, [r7, #4]
 80007c0:	791b      	ldrb	r3, [r3, #4]
 80007c2:	005b      	lsls	r3, r3, #1
 80007c4:	fa02 f303 	lsl.w	r3, r2, r3
 80007c8:	617b      	str	r3, [r7, #20]

	// Clear the bits before setting them
	//											| two bits dedicated for each pin.
	pGPIOHandle->pGPIOx_BASEADDR->OSPEEDR &= ~(0x3 << (2 * pGPIOHandle->PinConfig.PinNumber));
 80007ca:	687b      	ldr	r3, [r7, #4]
 80007cc:	681b      	ldr	r3, [r3, #0]
 80007ce:	689a      	ldr	r2, [r3, #8]
 80007d0:	687b      	ldr	r3, [r7, #4]
 80007d2:	791b      	ldrb	r3, [r3, #4]
 80007d4:	005b      	lsls	r3, r3, #1
 80007d6:	2103      	movs	r1, #3
 80007d8:	fa01 f303 	lsl.w	r3, r1, r3
 80007dc:	43db      	mvns	r3, r3
 80007de:	4619      	mov	r1, r3
 80007e0:	687b      	ldr	r3, [r7, #4]
 80007e2:	681b      	ldr	r3, [r3, #0]
 80007e4:	400a      	ands	r2, r1
 80007e6:	609a      	str	r2, [r3, #8]

	// Setting the bits after clearing them first.
	pGPIOHandle->pGPIOx_BASEADDR->OSPEEDR |= temp; 		// Assign the value temp to the speed register of your specific GPIO port.
 80007e8:	687b      	ldr	r3, [r7, #4]
 80007ea:	681b      	ldr	r3, [r3, #0]
 80007ec:	6899      	ldr	r1, [r3, #8]
 80007ee:	687b      	ldr	r3, [r7, #4]
 80007f0:	681b      	ldr	r3, [r3, #0]
 80007f2:	697a      	ldr	r2, [r7, #20]
 80007f4:	430a      	orrs	r2, r1
 80007f6:	609a      	str	r2, [r3, #8]

	// 3. Configure Pull-up/Pull-down resistor settings of the pin - to avoid floating state
	temp = 0;     		// Rest temp
 80007f8:	2300      	movs	r3, #0
 80007fa:	617b      	str	r3, [r7, #20]
	temp = (pGPIOHandle->PinConfig.PinPuPdControl << (2 * pGPIOHandle->PinConfig.PinNumber));
 80007fc:	687b      	ldr	r3, [r7, #4]
 80007fe:	79db      	ldrb	r3, [r3, #7]
 8000800:	461a      	mov	r2, r3
 8000802:	687b      	ldr	r3, [r7, #4]
 8000804:	791b      	ldrb	r3, [r3, #4]
 8000806:	005b      	lsls	r3, r3, #1
 8000808:	fa02 f303 	lsl.w	r3, r2, r3
 800080c:	617b      	str	r3, [r7, #20]

	// Clear the bits before setting them.
	pGPIOHandle->pGPIOx_BASEADDR->PUPDR &= ~(0x3 << (2* pGPIOHandle->PinConfig.PinNumber));
 800080e:	687b      	ldr	r3, [r7, #4]
 8000810:	681b      	ldr	r3, [r3, #0]
 8000812:	68da      	ldr	r2, [r3, #12]
 8000814:	687b      	ldr	r3, [r7, #4]
 8000816:	791b      	ldrb	r3, [r3, #4]
 8000818:	005b      	lsls	r3, r3, #1
 800081a:	2103      	movs	r1, #3
 800081c:	fa01 f303 	lsl.w	r3, r1, r3
 8000820:	43db      	mvns	r3, r3
 8000822:	4619      	mov	r1, r3
 8000824:	687b      	ldr	r3, [r7, #4]
 8000826:	681b      	ldr	r3, [r3, #0]
 8000828:	400a      	ands	r2, r1
 800082a:	60da      	str	r2, [r3, #12]
	// Set the bits
	pGPIOHandle->pGPIOx_BASEADDR->PUPDR |= temp;
 800082c:	687b      	ldr	r3, [r7, #4]
 800082e:	681b      	ldr	r3, [r3, #0]
 8000830:	68d9      	ldr	r1, [r3, #12]
 8000832:	687b      	ldr	r3, [r7, #4]
 8000834:	681b      	ldr	r3, [r3, #0]
 8000836:	697a      	ldr	r2, [r7, #20]
 8000838:	430a      	orrs	r2, r1
 800083a:	60da      	str	r2, [r3, #12]

	// 4. configure the output type of the pin
	temp = 0;
 800083c:	2300      	movs	r3, #0
 800083e:	617b      	str	r3, [r7, #20]
	temp = (pGPIOHandle->PinConfig.PinOType << (pGPIOHandle->PinConfig.PinNumber)); // The Output type register has 1 bit dedicated for each pin of the port.
 8000840:	687b      	ldr	r3, [r7, #4]
 8000842:	7a1b      	ldrb	r3, [r3, #8]
 8000844:	461a      	mov	r2, r3
 8000846:	687b      	ldr	r3, [r7, #4]
 8000848:	791b      	ldrb	r3, [r3, #4]
 800084a:	fa02 f303 	lsl.w	r3, r2, r3
 800084e:	617b      	str	r3, [r7, #20]

	// Clear the bits before setting them.
	//										   | 1 bit field for each pin - check the Reference manual
	pGPIOHandle->pGPIOx_BASEADDR->OTYPER &= ~(0x1 << (pGPIOHandle->PinConfig.PinNumber));
 8000850:	687b      	ldr	r3, [r7, #4]
 8000852:	681b      	ldr	r3, [r3, #0]
 8000854:	685a      	ldr	r2, [r3, #4]
 8000856:	687b      	ldr	r3, [r7, #4]
 8000858:	791b      	ldrb	r3, [r3, #4]
 800085a:	4619      	mov	r1, r3
 800085c:	2301      	movs	r3, #1
 800085e:	408b      	lsls	r3, r1
 8000860:	43db      	mvns	r3, r3
 8000862:	4619      	mov	r1, r3
 8000864:	687b      	ldr	r3, [r7, #4]
 8000866:	681b      	ldr	r3, [r3, #0]
 8000868:	400a      	ands	r2, r1
 800086a:	605a      	str	r2, [r3, #4]
	// Set the bits
	pGPIOHandle->pGPIOx_BASEADDR->OTYPER |= temp;
 800086c:	687b      	ldr	r3, [r7, #4]
 800086e:	681b      	ldr	r3, [r3, #0]
 8000870:	6859      	ldr	r1, [r3, #4]
 8000872:	687b      	ldr	r3, [r7, #4]
 8000874:	681b      	ldr	r3, [r3, #0]
 8000876:	697a      	ldr	r2, [r7, #20]
 8000878:	430a      	orrs	r2, r1
 800087a:	605a      	str	r2, [r3, #4]

	// 5. configue the alternate functionality of the GPIO pin.

	if(pGPIOHandle->PinConfig.PinMode == GPIO_PIN_ALTFUNC_MODE){ // Only configure the Alternate Functionality if the user has set the Pin mode to be in Alternate Function mode, else skip this part.
 800087c:	687b      	ldr	r3, [r7, #4]
 800087e:	795b      	ldrb	r3, [r3, #5]
 8000880:	2b02      	cmp	r3, #2
 8000882:	d131      	bne.n	80008e8 <GPIO_Init+0x344>
				// The value that will be set in the 4 bits is placed by the user in the PinAltFunMode field of the GPIO_PinConfig_t structure.

			// First we need to decide which AFR register to use, this will decided using the PinNumber field set by the user in the GPIO_PinConfig_t structure.
			// Since, each pin is given 4 bits, and each AFR register has 8 pins dedicated, integer division of PinNumber by 8, will give the dedicated AFR register for the pin.
			uint8_t temp1, temp2; // reset temp  //You can also use uint8_t instead of uint32_t - how?? AFR is 32 bits long.
			temp1 = (pGPIOHandle->PinConfig.PinNumber) / 8;
 8000884:	687b      	ldr	r3, [r7, #4]
 8000886:	791b      	ldrb	r3, [r3, #4]
 8000888:	08db      	lsrs	r3, r3, #3
 800088a:	743b      	strb	r3, [r7, #16]

			// Now, to find the field of the dedicated AFR register to configure, you find the remainder of the PinNumber divided by 8, and shift the value in PinAltFunMode of field by 4 times that value. (4 times b/c each pin has 4 bits dedicated to it, in each AFR register)
			temp2 = (pGPIOHandle->PinConfig.PinNumber) % 8;
 800088c:	687b      	ldr	r3, [r7, #4]
 800088e:	791b      	ldrb	r3, [r3, #4]
 8000890:	f003 0307 	and.w	r3, r3, #7
 8000894:	73fb      	strb	r3, [r7, #15]

			// Clear the bits before setting them.
			//											   | 4-bit field, all 4 bits in Decimal number = 15 == F
			pGPIOHandle->pGPIOx_BASEADDR->AFR[temp1] &= ~(0xF << (4 *(temp2)));
 8000896:	687b      	ldr	r3, [r7, #4]
 8000898:	681b      	ldr	r3, [r3, #0]
 800089a:	7c3a      	ldrb	r2, [r7, #16]
 800089c:	3208      	adds	r2, #8
 800089e:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80008a2:	7bfb      	ldrb	r3, [r7, #15]
 80008a4:	009b      	lsls	r3, r3, #2
 80008a6:	220f      	movs	r2, #15
 80008a8:	fa02 f303 	lsl.w	r3, r2, r3
 80008ac:	43db      	mvns	r3, r3
 80008ae:	4618      	mov	r0, r3
 80008b0:	687b      	ldr	r3, [r7, #4]
 80008b2:	681b      	ldr	r3, [r3, #0]
 80008b4:	7c3a      	ldrb	r2, [r7, #16]
 80008b6:	4001      	ands	r1, r0
 80008b8:	3208      	adds	r2, #8
 80008ba:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
			// Set the bits
			// Now configure the physical address dedicated to setting the alternate functionality mode.
			pGPIOHandle->pGPIOx_BASEADDR->AFR[temp1] |= (pGPIOHandle->PinConfig.PinAltFunMode << (4 *(temp2)));
 80008be:	687b      	ldr	r3, [r7, #4]
 80008c0:	681b      	ldr	r3, [r3, #0]
 80008c2:	7c3a      	ldrb	r2, [r7, #16]
 80008c4:	3208      	adds	r2, #8
 80008c6:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80008ca:	687b      	ldr	r3, [r7, #4]
 80008cc:	7a5b      	ldrb	r3, [r3, #9]
 80008ce:	461a      	mov	r2, r3
 80008d0:	7bfb      	ldrb	r3, [r7, #15]
 80008d2:	009b      	lsls	r3, r3, #2
 80008d4:	fa02 f303 	lsl.w	r3, r2, r3
 80008d8:	4618      	mov	r0, r3
 80008da:	687b      	ldr	r3, [r7, #4]
 80008dc:	681b      	ldr	r3, [r3, #0]
 80008de:	7c3a      	ldrb	r2, [r7, #16]
 80008e0:	4301      	orrs	r1, r0
 80008e2:	3208      	adds	r2, #8
 80008e4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

			}*/

	}

}
 80008e8:	bf00      	nop
 80008ea:	371c      	adds	r7, #28
 80008ec:	46bd      	mov	sp, r7
 80008ee:	bc80      	pop	{r7}
 80008f0:	4770      	bx	lr
 80008f2:	bf00      	nop
 80008f4:	40023800 	.word	0x40023800
 80008f8:	40013800 	.word	0x40013800
 80008fc:	40013c00 	.word	0x40013c00

08000900 <GPIO_ReadFromInputPin>:
 * @return            -0 or 1
 *
 * @Note              -

*/
uint8_t GPIO_ReadFromInputPin(GPIO_RegDef_t *pGPIO_PORT, uint8_t pinNumber){
 8000900:	b480      	push	{r7}
 8000902:	b085      	sub	sp, #20
 8000904:	af00      	add	r7, sp, #0
 8000906:	6078      	str	r0, [r7, #4]
 8000908:	460b      	mov	r3, r1
 800090a:	70fb      	strb	r3, [r7, #3]
	uint8_t value;
//					Grab the Input Data Register, followed by leftshifting the desired bit to the LSB position, followed by masking the remaining bits from Bit 0 - Bit 31, followed by typecasting the uint32_t  as uint8_t, to avoid compiler error.
//							|
	value = (uint8_t) ((pGPIO_PORT->IDR >> pinNumber) & 0x00000001);
 800090c:	687b      	ldr	r3, [r7, #4]
 800090e:	691a      	ldr	r2, [r3, #16]
 8000910:	78fb      	ldrb	r3, [r7, #3]
 8000912:	fa22 f303 	lsr.w	r3, r2, r3
 8000916:	b2db      	uxtb	r3, r3
 8000918:	f003 0301 	and.w	r3, r3, #1
 800091c:	73fb      	strb	r3, [r7, #15]
	return value;
 800091e:	7bfb      	ldrb	r3, [r7, #15]
}
 8000920:	4618      	mov	r0, r3
 8000922:	3714      	adds	r7, #20
 8000924:	46bd      	mov	sp, r7
 8000926:	bc80      	pop	{r7}
 8000928:	4770      	bx	lr

0800092a <SPI_Init>:
 * @return            -  none
 *
 * @Note              -  

 */
void SPI_Init(SPI_Handle_t *pSPIHandle){
 800092a:	b480      	push	{r7}
 800092c:	b085      	sub	sp, #20
 800092e:	af00      	add	r7, sp, #0
 8000930:	6078      	str	r0, [r7, #4]

    // Configure SPI_CR1 register first. 

    uint32_t tempReg = 0; // Set all the bits corresponding to CR1 register, followed by assigned this value to the CR1 register. 
 8000932:	2300      	movs	r3, #0
 8000934:	60fb      	str	r3, [r7, #12]

    // 1. Configure Device Mode
    
    tempReg |= ((pSPIHandle->SPIConfig.DeviceMode) << SPI_CR1_MSTR); // '2' Because bit 2 of CR1 is used for configuring Master or Slave mode. 
 8000936:	687b      	ldr	r3, [r7, #4]
 8000938:	791b      	ldrb	r3, [r3, #4]
 800093a:	009b      	lsls	r3, r3, #2
 800093c:	461a      	mov	r2, r3
 800093e:	68fb      	ldr	r3, [r7, #12]
 8000940:	4313      	orrs	r3, r2
 8000942:	60fb      	str	r3, [r7, #12]

    /* Not very clear --> Need to REVIEW spi communication type configurations */ 

    // 2. Configure Bus Configuration, i.e. SPI communication type
    if(pSPIHandle->SPIConfig.BusConfig == SPI_IN_FULL_DUPLEX_MODE)
 8000944:	687b      	ldr	r3, [r7, #4]
 8000946:	795b      	ldrb	r3, [r3, #5]
 8000948:	2b00      	cmp	r3, #0
 800094a:	d104      	bne.n	8000956 <SPI_Init+0x2c>
    {
        // Set BIDIMODE bit of CR1 as '0' -> Will configure 2-line unidirection data mode
        // resulting in separate line for RX and TX
        tempReg &= ~(1 << SPI_CR1_BIDIMODE);
 800094c:	68fb      	ldr	r3, [r7, #12]
 800094e:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8000952:	60fb      	str	r3, [r7, #12]
 8000954:	e021      	b.n	800099a <SPI_Init+0x70>
        
        // RXONLY bit is by default = '0' which means Receive and Transmit.
    }else if (pSPIHandle->SPIConfig.BusConfig == SPI_IN_HALF_DUPLEX_MODE){
 8000956:	687b      	ldr	r3, [r7, #4]
 8000958:	795b      	ldrb	r3, [r3, #5]
 800095a:	2b01      	cmp	r3, #1
 800095c:	d104      	bne.n	8000968 <SPI_Init+0x3e>
        // Set BIDIMODE bit of CR1 as '1' -> will configure 1-line bidirection data mode, same line for RX and TX 
        tempReg |= (1 << SPI_CR1_BIDIMODE); 
 800095e:	68fb      	ldr	r3, [r7, #12]
 8000960:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000964:	60fb      	str	r3, [r7, #12]
 8000966:	e018      	b.n	800099a <SPI_Init+0x70>

    }else if (pSPIHandle->SPIConfig.BusConfig == SPI_IN_SIMPLEX_TX_ONLY){
 8000968:	687b      	ldr	r3, [r7, #4]
 800096a:	795b      	ldrb	r3, [r3, #5]
 800096c:	2b03      	cmp	r3, #3
 800096e:	d108      	bne.n	8000982 <SPI_Init+0x58>

        // Clear BIDIMODE bit of CR1 to '0' -> 2-line bidirection data mode, different line for RX & TX
        tempReg &= ~(1<<SPI_CR1_BIDIMODE);
 8000970:	68fb      	ldr	r3, [r7, #12]
 8000972:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8000976:	60fb      	str	r3, [r7, #12]
        // Clear RXONLY bit to '0', basically configuring Full-duplex mode with Transmission ONLY, and ignoring Receive 
        tempReg &= ~(1<<SPI_CR1_RXONLY);
 8000978:	68fb      	ldr	r3, [r7, #12]
 800097a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800097e:	60fb      	str	r3, [r7, #12]
 8000980:	e00b      	b.n	800099a <SPI_Init+0x70>
        

    }else if(pSPIHandle->SPIConfig.BusConfig == SPI_IN_SIMPLEX_RX_ONLY){
 8000982:	687b      	ldr	r3, [r7, #4]
 8000984:	795b      	ldrb	r3, [r3, #5]
 8000986:	2b02      	cmp	r3, #2
 8000988:	d107      	bne.n	800099a <SPI_Init+0x70>
        // Clear BIDIMODE bit of CR1 to '0' -> 2-line unidirectional data mode, i.e. Full duplex SPI communication type
        tempReg &= ~(1<<SPI_CR1_BIDIMODE); 
 800098a:	68fb      	ldr	r3, [r7, #12]
 800098c:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8000990:	60fb      	str	r3, [r7, #12]
        // Set RXONLY bit to force clock generation,i.e. if the device is master, you want to only RECEIVE.
        tempReg |= (1<<SPI_CR1_RXONLY);
 8000992:	68fb      	ldr	r3, [r7, #12]
 8000994:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000998:	60fb      	str	r3, [r7, #12]
    }

    // 3. Configure Serial Clock but setting Baudrate. 
    tempReg |= ((pSPIHandle->SPIConfig.SclkSpeed) << SPI_CR1_BR);
 800099a:	687b      	ldr	r3, [r7, #4]
 800099c:	799b      	ldrb	r3, [r3, #6]
 800099e:	00db      	lsls	r3, r3, #3
 80009a0:	461a      	mov	r2, r3
 80009a2:	68fb      	ldr	r3, [r7, #12]
 80009a4:	4313      	orrs	r3, r2
 80009a6:	60fb      	str	r3, [r7, #12]

    // 4. Configure Data Frame Format
    tempReg |= ((pSPIHandle->SPIConfig.DataFrameFormat) << SPI_CR1_DFF); 
 80009a8:	687b      	ldr	r3, [r7, #4]
 80009aa:	79db      	ldrb	r3, [r3, #7]
 80009ac:	02db      	lsls	r3, r3, #11
 80009ae:	461a      	mov	r2, r3
 80009b0:	68fb      	ldr	r3, [r7, #12]
 80009b2:	4313      	orrs	r3, r2
 80009b4:	60fb      	str	r3, [r7, #12]

    // 5. Configure ClockPolarity (CPOL)
    tempReg |= ((pSPIHandle->SPIConfig.ClockPolarity) << SPI_CR1_CPOL); 
 80009b6:	687b      	ldr	r3, [r7, #4]
 80009b8:	7a1b      	ldrb	r3, [r3, #8]
 80009ba:	005b      	lsls	r3, r3, #1
 80009bc:	461a      	mov	r2, r3
 80009be:	68fb      	ldr	r3, [r7, #12]
 80009c0:	4313      	orrs	r3, r2
 80009c2:	60fb      	str	r3, [r7, #12]

    // 6. Configure ClockPhase (CPHA)
    tempReg |= ((pSPIHandle->SPIConfig.ClockPhase) << SPI_CR1_CPHA); 
 80009c4:	687b      	ldr	r3, [r7, #4]
 80009c6:	7a5b      	ldrb	r3, [r3, #9]
 80009c8:	461a      	mov	r2, r3
 80009ca:	68fb      	ldr	r3, [r7, #12]
 80009cc:	4313      	orrs	r3, r2
 80009ce:	60fb      	str	r3, [r7, #12]

    // 7. Configure Software Slave Management 
    tempReg |= ((pSPIHandle->SPIConfig.SlaveManagementType) << SPI_CR1_SSM); 
 80009d0:	687b      	ldr	r3, [r7, #4]
 80009d2:	7a9b      	ldrb	r3, [r3, #10]
 80009d4:	025b      	lsls	r3, r3, #9
 80009d6:	461a      	mov	r2, r3
 80009d8:	68fb      	ldr	r3, [r7, #12]
 80009da:	4313      	orrs	r3, r2
 80009dc:	60fb      	str	r3, [r7, #12]

    // Assign tempReg to your SPIx's CR1 register.
    pSPIHandle->pSPIx_BASEADDR->CR1 = tempReg;
 80009de:	687b      	ldr	r3, [r7, #4]
 80009e0:	681b      	ldr	r3, [r3, #0]
 80009e2:	68fa      	ldr	r2, [r7, #12]
 80009e4:	601a      	str	r2, [r3, #0]

}
 80009e6:	bf00      	nop
 80009e8:	3714      	adds	r7, #20
 80009ea:	46bd      	mov	sp, r7
 80009ec:	bc80      	pop	{r7}
 80009ee:	4770      	bx	lr

080009f0 <SPI_PeripheralControl>:
 *
 * @return            -  None 
 *
 * @Note              - None
 */
void SPI_PeripheralControl(SPI_RegDef_t *pSPIx, uint8_t Enable_Disable){
 80009f0:	b480      	push	{r7}
 80009f2:	b083      	sub	sp, #12
 80009f4:	af00      	add	r7, sp, #0
 80009f6:	6078      	str	r0, [r7, #4]
 80009f8:	460b      	mov	r3, r1
 80009fa:	70fb      	strb	r3, [r7, #3]

    if(Enable_Disable == ENABLE){
 80009fc:	78fb      	ldrb	r3, [r7, #3]
 80009fe:	2b01      	cmp	r3, #1
 8000a00:	d106      	bne.n	8000a10 <SPI_PeripheralControl+0x20>
        pSPIx->CR1 |= (1 << SPI_CR1_SPE);
 8000a02:	687b      	ldr	r3, [r7, #4]
 8000a04:	681b      	ldr	r3, [r3, #0]
 8000a06:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8000a0a:	687b      	ldr	r3, [r7, #4]
 8000a0c:	601a      	str	r2, [r3, #0]
    }else if(Enable_Disable == DISABLE){
        pSPIx->CR1 &= ~(1 << SPI_CR1_SPE);
    }
}
 8000a0e:	e008      	b.n	8000a22 <SPI_PeripheralControl+0x32>
    }else if(Enable_Disable == DISABLE){
 8000a10:	78fb      	ldrb	r3, [r7, #3]
 8000a12:	2b00      	cmp	r3, #0
 8000a14:	d105      	bne.n	8000a22 <SPI_PeripheralControl+0x32>
        pSPIx->CR1 &= ~(1 << SPI_CR1_SPE);
 8000a16:	687b      	ldr	r3, [r7, #4]
 8000a18:	681b      	ldr	r3, [r3, #0]
 8000a1a:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8000a1e:	687b      	ldr	r3, [r7, #4]
 8000a20:	601a      	str	r2, [r3, #0]
}
 8000a22:	bf00      	nop
 8000a24:	370c      	adds	r7, #12
 8000a26:	46bd      	mov	sp, r7
 8000a28:	bc80      	pop	{r7}
 8000a2a:	4770      	bx	lr

08000a2c <SPI_SSOEConfig>:
 *
 * @return            -  None 
 *
 * @Note              - None
 */
void SPI_SSOEConfig(SPI_RegDef_t *pSPIx, uint8_t Enable_Disable){
 8000a2c:	b480      	push	{r7}
 8000a2e:	b083      	sub	sp, #12
 8000a30:	af00      	add	r7, sp, #0
 8000a32:	6078      	str	r0, [r7, #4]
 8000a34:	460b      	mov	r3, r1
 8000a36:	70fb      	strb	r3, [r7, #3]

    if(Enable_Disable==ENABLE){
 8000a38:	78fb      	ldrb	r3, [r7, #3]
 8000a3a:	2b01      	cmp	r3, #1
 8000a3c:	d106      	bne.n	8000a4c <SPI_SSOEConfig+0x20>
        pSPIx->CR2 |= (1 << SPI_CR2_SSOE);
 8000a3e:	687b      	ldr	r3, [r7, #4]
 8000a40:	685b      	ldr	r3, [r3, #4]
 8000a42:	f043 0204 	orr.w	r2, r3, #4
 8000a46:	687b      	ldr	r3, [r7, #4]
 8000a48:	605a      	str	r2, [r3, #4]
    }else if(Enable_Disable == DISABLE){
        pSPIx->CR2 &= ~(1 << SPI_CR2_SSOE);
    }
}
 8000a4a:	e008      	b.n	8000a5e <SPI_SSOEConfig+0x32>
    }else if(Enable_Disable == DISABLE){
 8000a4c:	78fb      	ldrb	r3, [r7, #3]
 8000a4e:	2b00      	cmp	r3, #0
 8000a50:	d105      	bne.n	8000a5e <SPI_SSOEConfig+0x32>
        pSPIx->CR2 &= ~(1 << SPI_CR2_SSOE);
 8000a52:	687b      	ldr	r3, [r7, #4]
 8000a54:	685b      	ldr	r3, [r3, #4]
 8000a56:	f023 0204 	bic.w	r2, r3, #4
 8000a5a:	687b      	ldr	r3, [r7, #4]
 8000a5c:	605a      	str	r2, [r3, #4]
}
 8000a5e:	bf00      	nop
 8000a60:	370c      	adds	r7, #12
 8000a62:	46bd      	mov	sp, r7
 8000a64:	bc80      	pop	{r7}
 8000a66:	4770      	bx	lr

08000a68 <SPI_GetFlagStatus>:
 *
 * @return            -  None 
 *
 * @Note              - None
 */
uint8_t SPI_GetFlagStatus(SPI_RegDef_t *pSPIx, uint32_t FlagName){
 8000a68:	b480      	push	{r7}
 8000a6a:	b083      	sub	sp, #12
 8000a6c:	af00      	add	r7, sp, #0
 8000a6e:	6078      	str	r0, [r7, #4]
 8000a70:	6039      	str	r1, [r7, #0]

    if(pSPIx->SR & FlagName){
 8000a72:	687b      	ldr	r3, [r7, #4]
 8000a74:	689a      	ldr	r2, [r3, #8]
 8000a76:	683b      	ldr	r3, [r7, #0]
 8000a78:	4013      	ands	r3, r2
 8000a7a:	2b00      	cmp	r3, #0
 8000a7c:	d001      	beq.n	8000a82 <SPI_GetFlagStatus+0x1a>
        return FLAG_SET;
 8000a7e:	2301      	movs	r3, #1
 8000a80:	e000      	b.n	8000a84 <SPI_GetFlagStatus+0x1c>
    }
    return FLAG_RESET;
 8000a82:	2300      	movs	r3, #0
}
 8000a84:	4618      	mov	r0, r3
 8000a86:	370c      	adds	r7, #12
 8000a88:	46bd      	mov	sp, r7
 8000a8a:	bc80      	pop	{r7}
 8000a8c:	4770      	bx	lr

08000a8e <SPI_SendData>:
 *                       This is a "Blocking" implementation of SPI send, you wait till TXE is set, before you can push data into the Tx Buffer.
 *                        It is also called Polling method, because we're waiting till Transmit buffer gets empty, the function will stay there.                        
 *                        There are problems with this method of implementation, what if something wrong with the hardware and the TXE flag is NEVER set, then the system 
                        will be stuck here forever, this when you need a WATCHDOG module to reset the system if it becomes non-responsive for a certain time period. 
 */
void SPI_SendData(SPI_RegDef_t *pSPIx, uint8_t *pTxBuffer, uint32_t DataLength){
 8000a8e:	b580      	push	{r7, lr}
 8000a90:	b084      	sub	sp, #16
 8000a92:	af00      	add	r7, sp, #0
 8000a94:	60f8      	str	r0, [r7, #12]
 8000a96:	60b9      	str	r1, [r7, #8]
 8000a98:	607a      	str	r2, [r7, #4]

    while(DataLength > 0){
 8000a9a:	e027      	b.n	8000aec <SPI_SendData+0x5e>
        //1. Wait until TXE is set
                    // while( !(pSPIx->SR & (1 << 1)) ); // Checking if TXE flag is set in the Status Register, implement the condition using a function defined in this source. 
        while(SPI_GetFlagStatus(pSPIx, SPI_TXE_FLAG));  // Same as above statement, but a much cleaner method of implementation. 
 8000a9c:	bf00      	nop
 8000a9e:	2102      	movs	r1, #2
 8000aa0:	68f8      	ldr	r0, [r7, #12]
 8000aa2:	f7ff ffe1 	bl	8000a68 <SPI_GetFlagStatus>
 8000aa6:	4603      	mov	r3, r0
 8000aa8:	2b00      	cmp	r3, #0
 8000aaa:	d1f8      	bne.n	8000a9e <SPI_SendData+0x10>
    
        //2. Check DFF bit CR1 to determine how many bytes to upload in the DR, which will push the data bytes to the Tx Buffer
        if(pSPIx->CR1 & (1 << SPI_CR1_DFF)){
 8000aac:	68fb      	ldr	r3, [r7, #12]
 8000aae:	681b      	ldr	r3, [r3, #0]
 8000ab0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8000ab4:	2b00      	cmp	r3, #0
 8000ab6:	d00e      	beq.n	8000ad6 <SPI_SendData+0x48>

            // If bit is set, then DFF = 16-bit. You need to upload 2 bytes of data into the DR register. 
            //             The type casting here will convert the 8-bit pointer to a 16-bit pointer, allowing to dereference 2-bytes of consecutive data. Without the uint16_t* typecast, you would be dereferencing a byte of data. 
            //                  |
            pSPIx->DR = *((uint16_t *)pTxBuffer);
 8000ab8:	68bb      	ldr	r3, [r7, #8]
 8000aba:	881b      	ldrh	r3, [r3, #0]
 8000abc:	461a      	mov	r2, r3
 8000abe:	68fb      	ldr	r3, [r7, #12]
 8000ac0:	60da      	str	r2, [r3, #12]
             
            // Pushed 2 bytes of Data into Tx Buffer, so reduced length by 2 bytes.
            DataLength--; 
 8000ac2:	687b      	ldr	r3, [r7, #4]
 8000ac4:	3b01      	subs	r3, #1
 8000ac6:	607b      	str	r3, [r7, #4]
            DataLength--; 
 8000ac8:	687b      	ldr	r3, [r7, #4]
 8000aca:	3b01      	subs	r3, #1
 8000acc:	607b      	str	r3, [r7, #4]
            // Move pointer 2 bytes ahead
            (uint16_t *)pTxBuffer++; // This will make the pointer point to the start of the 16-bits to send.
 8000ace:	68bb      	ldr	r3, [r7, #8]
 8000ad0:	3301      	adds	r3, #1
 8000ad2:	60bb      	str	r3, [r7, #8]
 8000ad4:	e00a      	b.n	8000aec <SPI_SendData+0x5e>

        }else
        {
            // DFF = 8-bit, you need to upload a byte at a time. 
            pSPIx->DR = *(pTxBuffer); // Don't need typecasting as pointer is of 8-bit type. 
 8000ad6:	68bb      	ldr	r3, [r7, #8]
 8000ad8:	781b      	ldrb	r3, [r3, #0]
 8000ada:	461a      	mov	r2, r3
 8000adc:	68fb      	ldr	r3, [r7, #12]
 8000ade:	60da      	str	r2, [r3, #12]
            DataLength--; 
 8000ae0:	687b      	ldr	r3, [r7, #4]
 8000ae2:	3b01      	subs	r3, #1
 8000ae4:	607b      	str	r3, [r7, #4]
            pTxBuffer++; 
 8000ae6:	68bb      	ldr	r3, [r7, #8]
 8000ae8:	3301      	adds	r3, #1
 8000aea:	60bb      	str	r3, [r7, #8]
    while(DataLength > 0){
 8000aec:	687b      	ldr	r3, [r7, #4]
 8000aee:	2b00      	cmp	r3, #0
 8000af0:	d1d4      	bne.n	8000a9c <SPI_SendData+0xe>
        }
        
    }

}
 8000af2:	bf00      	nop
 8000af4:	3710      	adds	r7, #16
 8000af6:	46bd      	mov	sp, r7
 8000af8:	bd80      	pop	{r7, pc}
	...

08000afc <__libc_init_array>:
 8000afc:	b570      	push	{r4, r5, r6, lr}
 8000afe:	4e0d      	ldr	r6, [pc, #52]	; (8000b34 <__libc_init_array+0x38>)
 8000b00:	4c0d      	ldr	r4, [pc, #52]	; (8000b38 <__libc_init_array+0x3c>)
 8000b02:	1ba4      	subs	r4, r4, r6
 8000b04:	10a4      	asrs	r4, r4, #2
 8000b06:	2500      	movs	r5, #0
 8000b08:	42a5      	cmp	r5, r4
 8000b0a:	d109      	bne.n	8000b20 <__libc_init_array+0x24>
 8000b0c:	4e0b      	ldr	r6, [pc, #44]	; (8000b3c <__libc_init_array+0x40>)
 8000b0e:	4c0c      	ldr	r4, [pc, #48]	; (8000b40 <__libc_init_array+0x44>)
 8000b10:	f000 f818 	bl	8000b44 <_init>
 8000b14:	1ba4      	subs	r4, r4, r6
 8000b16:	10a4      	asrs	r4, r4, #2
 8000b18:	2500      	movs	r5, #0
 8000b1a:	42a5      	cmp	r5, r4
 8000b1c:	d105      	bne.n	8000b2a <__libc_init_array+0x2e>
 8000b1e:	bd70      	pop	{r4, r5, r6, pc}
 8000b20:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8000b24:	4798      	blx	r3
 8000b26:	3501      	adds	r5, #1
 8000b28:	e7ee      	b.n	8000b08 <__libc_init_array+0xc>
 8000b2a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8000b2e:	4798      	blx	r3
 8000b30:	3501      	adds	r5, #1
 8000b32:	e7f2      	b.n	8000b1a <__libc_init_array+0x1e>
 8000b34:	08000b6c 	.word	0x08000b6c
 8000b38:	08000b6c 	.word	0x08000b6c
 8000b3c:	08000b6c 	.word	0x08000b6c
 8000b40:	08000b70 	.word	0x08000b70

08000b44 <_init>:
 8000b44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000b46:	bf00      	nop
 8000b48:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000b4a:	bc08      	pop	{r3}
 8000b4c:	469e      	mov	lr, r3
 8000b4e:	4770      	bx	lr

08000b50 <_fini>:
 8000b50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000b52:	bf00      	nop
 8000b54:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000b56:	bc08      	pop	{r3}
 8000b58:	469e      	mov	lr, r3
 8000b5a:	4770      	bx	lr
