{
    "CompileStatus": "Successful",
    "MlibObjs": {},
    "stat": {
        "ru_self_cgstart": {
            "ru_maxrss_kb": 54580,
            "ru_utime_sec": 0.048569000000000001,
            "ru_stime_sec": 0.027595999999999999,
            "ru_minflt": 13671,
            "ru_majflt": 0,
            "ru_nivcsw": 46,
            "ru_nvcsw": 265
        },
        "ru_childs_cgstart": {
            "ru_maxrss_kb": 0,
            "ru_utime_sec": 0.0,
            "ru_stime_sec": 0.0,
            "ru_minflt": 0,
            "ru_majflt": 0,
            "ru_nivcsw": 0,
            "ru_nvcsw": 0
        },
        "nQuads": 293,
        "nMops": 1074,
        "totalObjSize": 89476,
        "ru_self_end": {
            "ru_maxrss_kb": 59424,
            "ru_utime_sec": 0.055114999999999997,
            "ru_stime_sec": 0.033744000000000003,
            "ru_minflt": 15728,
            "ru_majflt": 0,
            "ru_nivcsw": 60,
            "ru_nvcsw": 349
        },
        "CodeGen(%)": 11.87698448698176,
        "ru_childs_end": {
            "ru_maxrss_kb": 15804,
            "ru_utime_sec": 0.0,
            "ru_stime_sec": 0.0025890000000000002,
            "ru_minflt": 586,
            "ru_majflt": 0,
            "ru_nivcsw": 2,
            "ru_nvcsw": 5
        },
        "outputSizePerQuad": 305.0,
        "Frontend(%)": 88.123015513018245
    },
    "PrevCompiledModules": {
        "...MASTER...": {
            "amcQw_d": {
                "checksum": 0,
                "mod": "...MASTER...",
                "bytes": 7205,
                "mode": 4,
                "out": "objs/amcQw_d.o"
            }
        },
        "SignExtender_tb": {
            "bbtrW_d": {
                "checksum": 0,
                "mod": "SignExtender_tb",
                "bytes": 17025,
                "out": "bbtrW_d.o",
                "mode": 4,
                "archive": "archive.49/_prev_archive_1.a"
            }
        }
    },
    "NameTable": {
        "...MASTER...": [
            "SIM",
            "amcQw",
            "module"
        ],
        "SignExtender_tb": [
            "SignExtender_tb",
            "bbtrW",
            "module"
        ]
    },
    "CompileStrategy": "fullobj",
    "LVLData": [
        "SIM"
    ],
    "CurCompileUdps": {},
    "SIMBData": {
        "out": "amcQwB.o",
        "bytes": 89476
    },
    "CurCompileModules": [
        "...MASTER...",
        "SignExtender_tb"
    ],
    "PEModules": [],
    "CompileProcesses": [
        "cgproc.15817.json"
    ],
    "Misc": {
        "archive_dir": "archive.49",
        "cwd": "/home/ugrads/j/josephmart/git/ECEN_350/Lab07/sign_extend",
        "csrc": "csrc",
        "csrc_abs": "/home/ugrads/j/josephmart/git/ECEN_350/Lab07/sign_extend/csrc",
        "daidir": "simv.daidir",
        "default_output_dir": "csrc",
        "daidir_abs": "/home/ugrads/j/josephmart/git/ECEN_350/Lab07/sign_extend/simv.daidir"
    }
}