-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
-- Date        : Tue Oct 25 15:32:50 2022
-- Host        : DESKTOP-SAB7C30 running 64-bit major release  (build 9200)
-- Command     : write_vhdl -mode funcsim -nolib -force -file
--               C:/Studier/IST/DDS/GIT/DDS1-Lisboa/lab_3_gr_13/L3/L3.sim/sim_1/synth/func/xsim/MemIN_tb_func_synth.vhd
-- Design      : MemIN
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7a35tcpg236-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity unimacro_BRAM_TDP_MACRO is
  port (
    DOA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    DOB : out STD_LOGIC_VECTOR ( 31 downto 0 );
    clk_IBUF_BUFG : in STD_LOGIC;
    ADDRA : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ADDRB : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
end unimacro_BRAM_TDP_MACRO;

architecture STRUCTURE of unimacro_BRAM_TDP_MACRO is
  signal \NLW_ramb_v5.ramb36_dp.ram36_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_ramb_v5.ramb36_dp.ram36_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_ramb_v5.ramb36_dp.ram36_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_ramb_v5.ramb36_dp.ram36_INJECTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_ramb_v5.ramb36_dp.ram36_INJECTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_ramb_v5.ramb36_dp.ram36_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_ramb_v5.ramb36_dp.ram36_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ramb_v5.ramb36_dp.ram36_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ramb_v5.ramb36_dp.ram36_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_ramb_v5.ramb36_dp.ram36_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \ramb_v5.ramb36_dp.ram36\ : label is "RAMB36";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \ramb_v5.ramb36_dp.ram36\ : label is "ADDRA[0]:ADDRARDADDR[0] ADDRA[10]:ADDRARDADDR[10] ADDRA[11]:ADDRARDADDR[11] ADDRA[12]:ADDRARDADDR[12] ADDRA[13]:ADDRARDADDR[13] ADDRA[14]:ADDRARDADDR[14] ADDRA[1]:ADDRARDADDR[1] ADDRA[2]:ADDRARDADDR[2] ADDRA[3]:ADDRARDADDR[3] ADDRA[4]:ADDRARDADDR[4] ADDRA[5]:ADDRARDADDR[5] ADDRA[6]:ADDRARDADDR[6] ADDRA[7]:ADDRARDADDR[7] ADDRA[8]:ADDRARDADDR[8] ADDRA[9]:ADDRARDADDR[9] ADDRB[0]:ADDRBWRADDR[0] ADDRB[10]:ADDRBWRADDR[10] ADDRB[11]:ADDRBWRADDR[11] ADDRB[12]:ADDRBWRADDR[12] ADDRB[13]:ADDRBWRADDR[13] ADDRB[14]:ADDRBWRADDR[14] ADDRB[1]:ADDRBWRADDR[1] ADDRB[2]:ADDRBWRADDR[2] ADDRB[3]:ADDRBWRADDR[3] ADDRB[4]:ADDRBWRADDR[4] ADDRB[5]:ADDRBWRADDR[5] ADDRB[6]:ADDRBWRADDR[6] ADDRB[7]:ADDRBWRADDR[7] ADDRB[8]:ADDRBWRADDR[8] ADDRB[9]:ADDRBWRADDR[9] CASCADEINLATA:CASCADEINA CASCADEINLATB:CASCADEINB CASCADEOUTLATA:CASCADEOUTA CASCADEOUTLATB:CASCADEOUTB CASCADEOUTREGA:CASCADEOUTA CASCADEOUTREGB:CASCADEOUTB CLKA:CLKARDCLK CLKB:CLKBWRCLK DIA[0]:DIADI[0] DIA[10]:DIADI[10] DIA[11]:DIADI[11] DIA[12]:DIADI[12] DIA[13]:DIADI[13] DIA[14]:DIADI[14] DIA[15]:DIADI[15] DIA[16]:DIADI[16] DIA[17]:DIADI[17] DIA[18]:DIADI[18] DIA[19]:DIADI[19] DIA[1]:DIADI[1] DIA[20]:DIADI[20] DIA[21]:DIADI[21] DIA[22]:DIADI[22] DIA[23]:DIADI[23] DIA[24]:DIADI[24] DIA[25]:DIADI[25] DIA[26]:DIADI[26] DIA[27]:DIADI[27] DIA[28]:DIADI[28] DIA[29]:DIADI[29] DIA[2]:DIADI[2] DIA[30]:DIADI[30] DIA[31]:DIADI[31] DIA[3]:DIADI[3] DIA[4]:DIADI[4] DIA[5]:DIADI[5] DIA[6]:DIADI[6] DIA[7]:DIADI[7] DIA[8]:DIADI[8] DIA[9]:DIADI[9] DIB[0]:DIBDI[0] DIB[10]:DIBDI[10] DIB[11]:DIBDI[11] DIB[12]:DIBDI[12] DIB[13]:DIBDI[13] DIB[14]:DIBDI[14] DIB[15]:DIBDI[15] DIB[16]:DIBDI[16] DIB[17]:DIBDI[17] DIB[18]:DIBDI[18] DIB[19]:DIBDI[19] DIB[1]:DIBDI[1] DIB[20]:DIBDI[20] DIB[21]:DIBDI[21] DIB[22]:DIBDI[22] DIB[23]:DIBDI[23] DIB[24]:DIBDI[24] DIB[25]:DIBDI[25] DIB[26]:DIBDI[26] DIB[27]:DIBDI[27] DIB[28]:DIBDI[28] DIB[29]:DIBDI[29] DIB[2]:DIBDI[2] DIB[30]:DIBDI[30] DIB[31]:DIBDI[31] DIB[3]:DIBDI[3] DIB[4]:DIBDI[4] DIB[5]:DIBDI[5] DIB[6]:DIBDI[6] DIB[7]:DIBDI[7] DIB[8]:DIBDI[8] DIB[9]:DIBDI[9] DIPA[0]:DIPADIP[0] DIPA[1]:DIPADIP[1] DIPA[2]:DIPADIP[2] DIPA[3]:DIPADIP[3] DIPB[0]:DIPBDIP[0] DIPB[1]:DIPBDIP[1] DIPB[2]:DIPBDIP[2] DIPB[3]:DIPBDIP[3] DOA[0]:DOADO[0] DOA[10]:DOADO[10] DOA[11]:DOADO[11] DOA[12]:DOADO[12] DOA[13]:DOADO[13] DOA[14]:DOADO[14] DOA[15]:DOADO[15] DOA[16]:DOADO[16] DOA[17]:DOADO[17] DOA[18]:DOADO[18] DOA[19]:DOADO[19] DOA[1]:DOADO[1] DOA[20]:DOADO[20] DOA[21]:DOADO[21] DOA[22]:DOADO[22] DOA[23]:DOADO[23] DOA[24]:DOADO[24] DOA[25]:DOADO[25] DOA[26]:DOADO[26] DOA[27]:DOADO[27] DOA[28]:DOADO[28] DOA[29]:DOADO[29] DOA[2]:DOADO[2] DOA[30]:DOADO[30] DOA[31]:DOADO[31] DOA[3]:DOADO[3] DOA[4]:DOADO[4] DOA[5]:DOADO[5] DOA[6]:DOADO[6] DOA[7]:DOADO[7] DOA[8]:DOADO[8] DOA[9]:DOADO[9] DOB[0]:DOBDO[0] DOB[10]:DOBDO[10] DOB[11]:DOBDO[11] DOB[12]:DOBDO[12] DOB[13]:DOBDO[13] DOB[14]:DOBDO[14] DOB[15]:DOBDO[15] DOB[16]:DOBDO[16] DOB[17]:DOBDO[17] DOB[18]:DOBDO[18] DOB[19]:DOBDO[19] DOB[1]:DOBDO[1] DOB[20]:DOBDO[20] DOB[21]:DOBDO[21] DOB[22]:DOBDO[22] DOB[23]:DOBDO[23] DOB[24]:DOBDO[24] DOB[25]:DOBDO[25] DOB[26]:DOBDO[26] DOB[27]:DOBDO[27] DOB[28]:DOBDO[28] DOB[29]:DOBDO[29] DOB[2]:DOBDO[2] DOB[30]:DOBDO[30] DOB[31]:DOBDO[31] DOB[3]:DOBDO[3] DOB[4]:DOBDO[4] DOB[5]:DOBDO[5] DOB[6]:DOBDO[6] DOB[7]:DOBDO[7] DOB[8]:DOBDO[8] DOB[9]:DOBDO[9] DOPA[0]:DOPADOP[0] DOPA[1]:DOPADOP[1] DOPA[2]:DOPADOP[2] DOPA[3]:DOPADOP[3] DOPB[0]:DOPBDOP[0] DOPB[1]:DOPBDOP[1] DOPB[2]:DOPBDOP[2] DOPB[3]:DOPBDOP[3] ENA:ENARDEN ENB:ENBWREN REGCEA:REGCEAREGCE WEB[0]:WEBWE[0] WEB[1]:WEBWE[1] WEB[2]:WEBWE[2] WEB[3]:WEBWE[3] GND:WEBWE[7],WEBWE[6],WEBWE[5],WEBWE[4] VCC:ADDRBWRADDR[15],ADDRARDADDR[15] SSRA:RSTRAMARSTRAM SSRB:RSTRAMB";
  attribute box_type : string;
  attribute box_type of \ramb_v5.ramb36_dp.ram36\ : label is "PRIMITIVE";
begin
\ramb_v5.ramb36_dp.ram36\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"A9E3E14641F21EFB58BAD7AB1F297CCD944A58ECDC515CFF98694873456723C6",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"C4C9079AC233D79FFFFF00010F76255A80007FFF231BE9E8085427F8007C62C2",
      INIT_03 => X"845EA8D4A8585AE9B105A3176125895D30A3D95ABA31E458500DD7B7FB665D32",
      INIT_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0001",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000001",
      INIT_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => ADDRA(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 5) => ADDRB(9 downto 0),
      ADDRBWRADDR(4 downto 0) => B"11111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_ramb_v5.ramb36_dp.ram36_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_ramb_v5.ramb36_dp.ram36_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clk_IBUF_BUFG,
      CLKBWRCLK => clk_IBUF_BUFG,
      DBITERR => \NLW_ramb_v5.ramb36_dp.ram36_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => DOA(31 downto 0),
      DOBDO(31 downto 0) => DOB(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_ramb_v5.ramb36_dp.ram36_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_ramb_v5.ramb36_dp.ram36_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_ramb_v5.ramb36_dp.ram36_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '1',
      INJECTDBITERR => \NLW_ramb_v5.ramb36_dp.ram36_INJECTDBITERR_UNCONNECTED\,
      INJECTSBITERR => \NLW_ramb_v5.ramb36_dp.ram36_INJECTSBITERR_UNCONNECTED\,
      RDADDRECC(8 downto 0) => \NLW_ramb_v5.ramb36_dp.ram36_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_ramb_v5.ramb36_dp.ram36_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MemIN is
  port (
    clk : in STD_LOGIC;
    addr_a : in STD_LOGIC_VECTOR ( 9 downto 0 );
    addr_b : in STD_LOGIC_VECTOR ( 9 downto 0 );
    do_a : out STD_LOGIC_VECTOR ( 31 downto 0 );
    do_b : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of MemIN : entity is true;
end MemIN;

architecture STRUCTURE of MemIN is
  signal addr_a_IBUF : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal addr_b_IBUF : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal clk_IBUF : STD_LOGIC;
  signal clk_IBUF_BUFG : STD_LOGIC;
  signal do_a_OBUF : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal do_b_OBUF : STD_LOGIC_VECTOR ( 31 downto 0 );
begin
MEM_mem1: entity work.unimacro_BRAM_TDP_MACRO
     port map (
      ADDRA(9 downto 0) => addr_a_IBUF(9 downto 0),
      ADDRB(9 downto 0) => addr_b_IBUF(9 downto 0),
      DOA(31 downto 0) => do_a_OBUF(31 downto 0),
      DOB(31 downto 0) => do_b_OBUF(31 downto 0),
      clk_IBUF_BUFG => clk_IBUF_BUFG
    );
\addr_a_IBUF[0]_inst\: unisim.vcomponents.IBUF
     port map (
      I => addr_a(0),
      O => addr_a_IBUF(0)
    );
\addr_a_IBUF[1]_inst\: unisim.vcomponents.IBUF
     port map (
      I => addr_a(1),
      O => addr_a_IBUF(1)
    );
\addr_a_IBUF[2]_inst\: unisim.vcomponents.IBUF
     port map (
      I => addr_a(2),
      O => addr_a_IBUF(2)
    );
\addr_a_IBUF[3]_inst\: unisim.vcomponents.IBUF
     port map (
      I => addr_a(3),
      O => addr_a_IBUF(3)
    );
\addr_a_IBUF[4]_inst\: unisim.vcomponents.IBUF
     port map (
      I => addr_a(4),
      O => addr_a_IBUF(4)
    );
\addr_a_IBUF[5]_inst\: unisim.vcomponents.IBUF
     port map (
      I => addr_a(5),
      O => addr_a_IBUF(5)
    );
\addr_a_IBUF[6]_inst\: unisim.vcomponents.IBUF
     port map (
      I => addr_a(6),
      O => addr_a_IBUF(6)
    );
\addr_a_IBUF[7]_inst\: unisim.vcomponents.IBUF
     port map (
      I => addr_a(7),
      O => addr_a_IBUF(7)
    );
\addr_a_IBUF[8]_inst\: unisim.vcomponents.IBUF
     port map (
      I => addr_a(8),
      O => addr_a_IBUF(8)
    );
\addr_a_IBUF[9]_inst\: unisim.vcomponents.IBUF
     port map (
      I => addr_a(9),
      O => addr_a_IBUF(9)
    );
\addr_b_IBUF[0]_inst\: unisim.vcomponents.IBUF
     port map (
      I => addr_b(0),
      O => addr_b_IBUF(0)
    );
\addr_b_IBUF[1]_inst\: unisim.vcomponents.IBUF
     port map (
      I => addr_b(1),
      O => addr_b_IBUF(1)
    );
\addr_b_IBUF[2]_inst\: unisim.vcomponents.IBUF
     port map (
      I => addr_b(2),
      O => addr_b_IBUF(2)
    );
\addr_b_IBUF[3]_inst\: unisim.vcomponents.IBUF
     port map (
      I => addr_b(3),
      O => addr_b_IBUF(3)
    );
\addr_b_IBUF[4]_inst\: unisim.vcomponents.IBUF
     port map (
      I => addr_b(4),
      O => addr_b_IBUF(4)
    );
\addr_b_IBUF[5]_inst\: unisim.vcomponents.IBUF
     port map (
      I => addr_b(5),
      O => addr_b_IBUF(5)
    );
\addr_b_IBUF[6]_inst\: unisim.vcomponents.IBUF
     port map (
      I => addr_b(6),
      O => addr_b_IBUF(6)
    );
\addr_b_IBUF[7]_inst\: unisim.vcomponents.IBUF
     port map (
      I => addr_b(7),
      O => addr_b_IBUF(7)
    );
\addr_b_IBUF[8]_inst\: unisim.vcomponents.IBUF
     port map (
      I => addr_b(8),
      O => addr_b_IBUF(8)
    );
\addr_b_IBUF[9]_inst\: unisim.vcomponents.IBUF
     port map (
      I => addr_b(9),
      O => addr_b_IBUF(9)
    );
clk_IBUF_BUFG_inst: unisim.vcomponents.BUFG
     port map (
      I => clk_IBUF,
      O => clk_IBUF_BUFG
    );
clk_IBUF_inst: unisim.vcomponents.IBUF
     port map (
      I => clk,
      O => clk_IBUF
    );
\do_a_OBUF[0]_inst\: unisim.vcomponents.OBUF
     port map (
      I => do_a_OBUF(0),
      O => do_a(0)
    );
\do_a_OBUF[10]_inst\: unisim.vcomponents.OBUF
     port map (
      I => do_a_OBUF(10),
      O => do_a(10)
    );
\do_a_OBUF[11]_inst\: unisim.vcomponents.OBUF
     port map (
      I => do_a_OBUF(11),
      O => do_a(11)
    );
\do_a_OBUF[12]_inst\: unisim.vcomponents.OBUF
     port map (
      I => do_a_OBUF(12),
      O => do_a(12)
    );
\do_a_OBUF[13]_inst\: unisim.vcomponents.OBUF
     port map (
      I => do_a_OBUF(13),
      O => do_a(13)
    );
\do_a_OBUF[14]_inst\: unisim.vcomponents.OBUF
     port map (
      I => do_a_OBUF(14),
      O => do_a(14)
    );
\do_a_OBUF[15]_inst\: unisim.vcomponents.OBUF
     port map (
      I => do_a_OBUF(15),
      O => do_a(15)
    );
\do_a_OBUF[16]_inst\: unisim.vcomponents.OBUF
     port map (
      I => do_a_OBUF(16),
      O => do_a(16)
    );
\do_a_OBUF[17]_inst\: unisim.vcomponents.OBUF
     port map (
      I => do_a_OBUF(17),
      O => do_a(17)
    );
\do_a_OBUF[18]_inst\: unisim.vcomponents.OBUF
     port map (
      I => do_a_OBUF(18),
      O => do_a(18)
    );
\do_a_OBUF[19]_inst\: unisim.vcomponents.OBUF
     port map (
      I => do_a_OBUF(19),
      O => do_a(19)
    );
\do_a_OBUF[1]_inst\: unisim.vcomponents.OBUF
     port map (
      I => do_a_OBUF(1),
      O => do_a(1)
    );
\do_a_OBUF[20]_inst\: unisim.vcomponents.OBUF
     port map (
      I => do_a_OBUF(20),
      O => do_a(20)
    );
\do_a_OBUF[21]_inst\: unisim.vcomponents.OBUF
     port map (
      I => do_a_OBUF(21),
      O => do_a(21)
    );
\do_a_OBUF[22]_inst\: unisim.vcomponents.OBUF
     port map (
      I => do_a_OBUF(22),
      O => do_a(22)
    );
\do_a_OBUF[23]_inst\: unisim.vcomponents.OBUF
     port map (
      I => do_a_OBUF(23),
      O => do_a(23)
    );
\do_a_OBUF[24]_inst\: unisim.vcomponents.OBUF
     port map (
      I => do_a_OBUF(24),
      O => do_a(24)
    );
\do_a_OBUF[25]_inst\: unisim.vcomponents.OBUF
     port map (
      I => do_a_OBUF(25),
      O => do_a(25)
    );
\do_a_OBUF[26]_inst\: unisim.vcomponents.OBUF
     port map (
      I => do_a_OBUF(26),
      O => do_a(26)
    );
\do_a_OBUF[27]_inst\: unisim.vcomponents.OBUF
     port map (
      I => do_a_OBUF(27),
      O => do_a(27)
    );
\do_a_OBUF[28]_inst\: unisim.vcomponents.OBUF
     port map (
      I => do_a_OBUF(28),
      O => do_a(28)
    );
\do_a_OBUF[29]_inst\: unisim.vcomponents.OBUF
     port map (
      I => do_a_OBUF(29),
      O => do_a(29)
    );
\do_a_OBUF[2]_inst\: unisim.vcomponents.OBUF
     port map (
      I => do_a_OBUF(2),
      O => do_a(2)
    );
\do_a_OBUF[30]_inst\: unisim.vcomponents.OBUF
     port map (
      I => do_a_OBUF(30),
      O => do_a(30)
    );
\do_a_OBUF[31]_inst\: unisim.vcomponents.OBUF
     port map (
      I => do_a_OBUF(31),
      O => do_a(31)
    );
\do_a_OBUF[3]_inst\: unisim.vcomponents.OBUF
     port map (
      I => do_a_OBUF(3),
      O => do_a(3)
    );
\do_a_OBUF[4]_inst\: unisim.vcomponents.OBUF
     port map (
      I => do_a_OBUF(4),
      O => do_a(4)
    );
\do_a_OBUF[5]_inst\: unisim.vcomponents.OBUF
     port map (
      I => do_a_OBUF(5),
      O => do_a(5)
    );
\do_a_OBUF[6]_inst\: unisim.vcomponents.OBUF
     port map (
      I => do_a_OBUF(6),
      O => do_a(6)
    );
\do_a_OBUF[7]_inst\: unisim.vcomponents.OBUF
     port map (
      I => do_a_OBUF(7),
      O => do_a(7)
    );
\do_a_OBUF[8]_inst\: unisim.vcomponents.OBUF
     port map (
      I => do_a_OBUF(8),
      O => do_a(8)
    );
\do_a_OBUF[9]_inst\: unisim.vcomponents.OBUF
     port map (
      I => do_a_OBUF(9),
      O => do_a(9)
    );
\do_b_OBUF[0]_inst\: unisim.vcomponents.OBUF
     port map (
      I => do_b_OBUF(0),
      O => do_b(0)
    );
\do_b_OBUF[10]_inst\: unisim.vcomponents.OBUF
     port map (
      I => do_b_OBUF(10),
      O => do_b(10)
    );
\do_b_OBUF[11]_inst\: unisim.vcomponents.OBUF
     port map (
      I => do_b_OBUF(11),
      O => do_b(11)
    );
\do_b_OBUF[12]_inst\: unisim.vcomponents.OBUF
     port map (
      I => do_b_OBUF(12),
      O => do_b(12)
    );
\do_b_OBUF[13]_inst\: unisim.vcomponents.OBUF
     port map (
      I => do_b_OBUF(13),
      O => do_b(13)
    );
\do_b_OBUF[14]_inst\: unisim.vcomponents.OBUF
     port map (
      I => do_b_OBUF(14),
      O => do_b(14)
    );
\do_b_OBUF[15]_inst\: unisim.vcomponents.OBUF
     port map (
      I => do_b_OBUF(15),
      O => do_b(15)
    );
\do_b_OBUF[16]_inst\: unisim.vcomponents.OBUF
     port map (
      I => do_b_OBUF(16),
      O => do_b(16)
    );
\do_b_OBUF[17]_inst\: unisim.vcomponents.OBUF
     port map (
      I => do_b_OBUF(17),
      O => do_b(17)
    );
\do_b_OBUF[18]_inst\: unisim.vcomponents.OBUF
     port map (
      I => do_b_OBUF(18),
      O => do_b(18)
    );
\do_b_OBUF[19]_inst\: unisim.vcomponents.OBUF
     port map (
      I => do_b_OBUF(19),
      O => do_b(19)
    );
\do_b_OBUF[1]_inst\: unisim.vcomponents.OBUF
     port map (
      I => do_b_OBUF(1),
      O => do_b(1)
    );
\do_b_OBUF[20]_inst\: unisim.vcomponents.OBUF
     port map (
      I => do_b_OBUF(20),
      O => do_b(20)
    );
\do_b_OBUF[21]_inst\: unisim.vcomponents.OBUF
     port map (
      I => do_b_OBUF(21),
      O => do_b(21)
    );
\do_b_OBUF[22]_inst\: unisim.vcomponents.OBUF
     port map (
      I => do_b_OBUF(22),
      O => do_b(22)
    );
\do_b_OBUF[23]_inst\: unisim.vcomponents.OBUF
     port map (
      I => do_b_OBUF(23),
      O => do_b(23)
    );
\do_b_OBUF[24]_inst\: unisim.vcomponents.OBUF
     port map (
      I => do_b_OBUF(24),
      O => do_b(24)
    );
\do_b_OBUF[25]_inst\: unisim.vcomponents.OBUF
     port map (
      I => do_b_OBUF(25),
      O => do_b(25)
    );
\do_b_OBUF[26]_inst\: unisim.vcomponents.OBUF
     port map (
      I => do_b_OBUF(26),
      O => do_b(26)
    );
\do_b_OBUF[27]_inst\: unisim.vcomponents.OBUF
     port map (
      I => do_b_OBUF(27),
      O => do_b(27)
    );
\do_b_OBUF[28]_inst\: unisim.vcomponents.OBUF
     port map (
      I => do_b_OBUF(28),
      O => do_b(28)
    );
\do_b_OBUF[29]_inst\: unisim.vcomponents.OBUF
     port map (
      I => do_b_OBUF(29),
      O => do_b(29)
    );
\do_b_OBUF[2]_inst\: unisim.vcomponents.OBUF
     port map (
      I => do_b_OBUF(2),
      O => do_b(2)
    );
\do_b_OBUF[30]_inst\: unisim.vcomponents.OBUF
     port map (
      I => do_b_OBUF(30),
      O => do_b(30)
    );
\do_b_OBUF[31]_inst\: unisim.vcomponents.OBUF
     port map (
      I => do_b_OBUF(31),
      O => do_b(31)
    );
\do_b_OBUF[3]_inst\: unisim.vcomponents.OBUF
     port map (
      I => do_b_OBUF(3),
      O => do_b(3)
    );
\do_b_OBUF[4]_inst\: unisim.vcomponents.OBUF
     port map (
      I => do_b_OBUF(4),
      O => do_b(4)
    );
\do_b_OBUF[5]_inst\: unisim.vcomponents.OBUF
     port map (
      I => do_b_OBUF(5),
      O => do_b(5)
    );
\do_b_OBUF[6]_inst\: unisim.vcomponents.OBUF
     port map (
      I => do_b_OBUF(6),
      O => do_b(6)
    );
\do_b_OBUF[7]_inst\: unisim.vcomponents.OBUF
     port map (
      I => do_b_OBUF(7),
      O => do_b(7)
    );
\do_b_OBUF[8]_inst\: unisim.vcomponents.OBUF
     port map (
      I => do_b_OBUF(8),
      O => do_b(8)
    );
\do_b_OBUF[9]_inst\: unisim.vcomponents.OBUF
     port map (
      I => do_b_OBUF(9),
      O => do_b(9)
    );
end STRUCTURE;
