// Seed: 121903590
module module_0 (
    input supply1 id_0,
    input wand id_1,
    input uwire id_2,
    output supply1 id_3,
    input tri id_4,
    output uwire id_5,
    input tri0 id_6
    , id_24,
    input wire id_7,
    output uwire id_8,
    output wire id_9,
    output wand id_10,
    output tri id_11,
    input uwire id_12,
    output uwire id_13,
    output tri1 id_14,
    input wor id_15,
    output tri0 id_16,
    input uwire id_17,
    input tri1 id_18,
    output uwire id_19,
    input tri1 id_20,
    input supply0 id_21,
    input wire id_22
);
  wire id_25, id_26;
endmodule
module module_1 (
    output tri0 id_0,
    inout logic id_1,
    input tri1 id_2,
    input wire id_3,
    input tri1 id_4,
    input tri0 id_5
    , id_9,
    input supply0 id_6,
    input logic id_7
);
  always id_0 = 1;
  assign id_1 = id_7;
  initial id_1 <= 1;
  module_0(
      id_3,
      id_3,
      id_4,
      id_0,
      id_5,
      id_0,
      id_6,
      id_6,
      id_0,
      id_0,
      id_0,
      id_0,
      id_5,
      id_0,
      id_0,
      id_6,
      id_0,
      id_4,
      id_4,
      id_0,
      id_2,
      id_2,
      id_2
  ); id_10 :
  assert property (@(posedge 1) id_6);
endmodule
