{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1706891105948 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1706891105949 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb  2 17:25:05 2024 " "Processing started: Fri Feb  2 17:25:05 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1706891105949 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706891105949 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off arit_jedinica -c arit_jedinica " "Command: quartus_map --read_settings_files=on --write_settings_files=off arit_jedinica -c arit_jedinica" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706891105949 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1706891106721 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1706891106721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "log_jedinica.vhd 2 1 " "Found 2 design units, including 1 entities, in source file log_jedinica.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 log_jedinica-arh_arit " "Found design unit 1: log_jedinica-arh_arit" {  } { { "log_jedinica.vhd" "" { Text "C:/Users/Admin/Desktop/VHDL/ALU/log_jedinica.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706891125300 ""} { "Info" "ISGN_ENTITY_NAME" "1 log_jedinica " "Found entity 1: log_jedinica" {  } { { "log_jedinica.vhd" "" { Text "C:/Users/Admin/Desktop/VHDL/ALU/log_jedinica.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706891125300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706891125300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alupaket.vhd 1 0 " "Found 1 design units, including 0 entities, in source file alupaket.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALUPaket " "Found design unit 1: ALUPaket" {  } { { "ALUPaket.vhd" "" { Text "C:/Users/Admin/Desktop/VHDL/ALU/ALUPaket.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706891125304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706891125304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arit_jedinica.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arit_jedinica.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 arit_jedinica-arh_arit " "Found design unit 1: arit_jedinica-arh_arit" {  } { { "arit_jedinica.vhd" "" { Text "C:/Users/Admin/Desktop/VHDL/ALU/arit_jedinica.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706891125307 ""} { "Info" "ISGN_ENTITY_NAME" "1 arit_jedinica " "Found entity 1: arit_jedinica" {  } { { "arit_jedinica.vhd" "" { Text "C:/Users/Admin/Desktop/VHDL/ALU/arit_jedinica.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706891125307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706891125307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multipleksor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multipleksor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multipleksor-arh_multipleksora " "Found design unit 1: multipleksor-arh_multipleksora" {  } { { "multipleksor.vhd" "" { Text "C:/Users/Admin/Desktop/VHDL/ALU/multipleksor.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706891125310 ""} { "Info" "ISGN_ENTITY_NAME" "1 multipleksor " "Found entity 1: multipleksor" {  } { { "multipleksor.vhd" "" { Text "C:/Users/Admin/Desktop/VHDL/ALU/multipleksor.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706891125310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706891125310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_jedinica.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu_jedinica.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_jedinica-arh_alu " "Found design unit 1: ALU_jedinica-arh_alu" {  } { { "ALU_jedinica.vhd" "" { Text "C:/Users/Admin/Desktop/VHDL/ALU/ALU_jedinica.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706891125312 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU_jedinica " "Found entity 1: ALU_jedinica" {  } { { "ALU_jedinica.vhd" "" { Text "C:/Users/Admin/Desktop/VHDL/ALU/ALU_jedinica.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706891125312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706891125312 ""}
{ "Error" "EVRFX_VHDL_READ_FROM_OUT" "Izlaz multipleksor.vhd(16) " "VHDL Interface Declaration error in multipleksor.vhd(16): interface object \"Izlaz\" of mode out cannot be read. Change object mode to buffer." {  } { { "multipleksor.vhd" "" { Text "C:/Users/Admin/Desktop/VHDL/ALU/multipleksor.vhd" 16 0 0 } }  } 0 10309 "VHDL Interface Declaration error in %2!s!: interface object \"%1!s!\" of mode out cannot be read. Change object mode to buffer." 0 0 "Analysis & Synthesis" 0 -1 1706891125314 ""}
{ "Error" "EVRFX_VHDL_NO_UNIQUE_OPER_DEFN_MATCH" "0 \"<=\" multipleksor.vhd(16) " "VHDL error at multipleksor.vhd(16): can't determine definition of operator \"\"<=\"\" -- found 0 possible definitions" {  } { { "multipleksor.vhd" "" { Text "C:/Users/Admin/Desktop/VHDL/ALU/multipleksor.vhd" 16 0 0 } }  } 0 10327 "VHDL error at %3!s!: can't determine definition of operator \"%2!s!\" -- found %1!d! possible definitions" 0 0 "Analysis & Synthesis" 0 -1 1706891125314 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4766 " "Peak virtual memory: 4766 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1706891125527 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Feb  2 17:25:25 2024 " "Processing ended: Fri Feb  2 17:25:25 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1706891125527 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1706891125527 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1706891125527 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1706891125527 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 1  " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1706891126292 ""}
