Port,LANE,cfg_cmn_dfx_cl_dfx_status_reg0_b21_b21___CMN_DFX_cl_dfx_status_reg_0__1,cfg_pcs_dfx_cri_errcnt_31_24___PCS_pcs_dword46__1,cfg_pcs_dfx_cri_errcnt___PCS_pcs_dword34__1,cfg_pcs_dfx_cri_lcerxtraincntdone___PCS_pcs_dword34__1,cfg_pcs_dfx_cri_lcetrainactive___PCS_pcs_dword34__1,cfg_pcs_dfx_cri_lcetraindone___PCS_pcs_dword34__1,cfg_pcs_dfx_cri_patchkactive___PCS_pcs_dword34__1,cfg_pcs_dfx_cri_patgenactive___PCS_pcs_dword34__1,cfg_pcs_dfx_status1_b14_b14___PCS_pcs_dword60__1,cfg_pcs_dfx_status1_b14_b14___PCS_pcs_dword60__2,cfg_pcs_dfx_status1_b14_b14___PCS_pcs_dword60__3,cfg_pcs_dfx_status1_b4_b0___PCS_pcs_dword60__1,cfg_pcs_dfx_status1_b4_b0___PCS_pcs_dword60__2,cfg_pcs_dfx_status1_b4_b0___PCS_pcs_dword60__3,cfg_pmd_lane_dsp_ro_rx_seq_ro_b11_b8___PMD_LANE_DSP_RO_DSP_RO_REG_19__1,cfg_pmd_lane_dsp_ro_rx_seq_ro_b11_b8___PMD_LANE_DSP_RO_DSP_RO_REG_19__2,cfg_pmd_lane_dsp_ro_rx_seq_ro_b3_b0___PMD_LANE_DSP_RO_DSP_RO_REG_19__1,cfg_pmd_lane_dsp_ro_rx_seq_ro_b3_b0___PMD_LANE_DSP_RO_DSP_RO_REG_19__2,crireset_l___tap_obs_cfg__3,first_comp_done_pll___tap_obs_cfg__8,o_phy_pmc_pmctrl_corepwr_stable___tap_obs_cfg__2,o_phy_pmc_pmctrl_corepwr_stable___tap_obs_cfg__4,o_phy_pmc_pmctrl_corepwr_stable___tap_obs_cfg__5,o_phy_pmc_pmctrl_corepwr_stable___tap_obs_cfg__6,o_phy_pmc_pmctrl_corepwr_stable___tap_obs_cfg__7,o_phy_pmc_pmctrl_corepwr_stable___tap_obs_cfg__8,oa_phy_pmc_phy_pwr_stable___tap_obs_cfg__1,oa_phy_pmc_phy_pwr_stable___tap_obs_cfg__2,oa_phy_pmc_phy_pwr_stable___tap_obs_cfg__4,oa_phy_pmc_phy_pwr_stable___tap_obs_cfg__5,oa_phy_pmc_phy_pwr_stable___tap_obs_cfg__6,oa_phy_pmc_phy_pwr_stable___tap_obs_cfg__7,oa_phy_pmc_phy_pwr_stable___tap_obs_cfg__8,od_soc_pll1ok_h___tap_obs_cfg__6,od_soc_pll1ok_h___tap_obs_cfg__8,od_soc_pll2ok_h___tap_obs_cfg__7,od_soc_pll2ok_h___tap_obs_cfg__8,phy2pmc_sbpwr_stable_h___tap_obs_cfg__5,phy2pmc_sbpwr_stable_h___tap_obs_cfg__6,phy2pmc_sbpwr_stable_h___tap_obs_cfg__7,phy2pmc_sbpwr_stable_h___tap_obs_cfg__8,pll1_lock___tap_obs_cfg__6,pll1_lock___tap_obs_cfg__8,pll2_lock___tap_obs_cfg__7,pll2_lock___tap_obs_cfg__8
pcie,-,cfg_cmn_dfx_cl_dfx_status_reg0_b21_b21___CMN_DFX_cl_dfx_status_reg_0__1:0-0:dec:1:0,-,-,-,-,-,-,-,-,-,-,-,-,-,-,-,-,-,crireset_l___tap_obs_cfg__3:0-0:dec:1:0,first_comp_done_pll___tap_obs_cfg__8:0-0:dec:1:0,o_phy_pmc_pmctrl_corepwr_stable___tap_obs_cfg__2:0-0:dec:1:0,o_phy_pmc_pmctrl_corepwr_stable___tap_obs_cfg__4:0-0:dec:1:0,o_phy_pmc_pmctrl_corepwr_stable___tap_obs_cfg__5:0-0:dec:1:0,o_phy_pmc_pmctrl_corepwr_stable___tap_obs_cfg__6:0-0:dec:1:0,o_phy_pmc_pmctrl_corepwr_stable___tap_obs_cfg__7:0-0:dec:1:0,o_phy_pmc_pmctrl_corepwr_stable___tap_obs_cfg__8:0-0:dec:1:0,oa_phy_pmc_phy_pwr_stable___tap_obs_cfg__1:0-0:dec:1:0,oa_phy_pmc_phy_pwr_stable___tap_obs_cfg__2:0-0:dec:1:0,oa_phy_pmc_phy_pwr_stable___tap_obs_cfg__4:0-0:dec:1:0,oa_phy_pmc_phy_pwr_stable___tap_obs_cfg__5:0-0:dec:1:0,oa_phy_pmc_phy_pwr_stable___tap_obs_cfg__6:0-0:dec:1:0,oa_phy_pmc_phy_pwr_stable___tap_obs_cfg__7:0-0:dec:1:0,oa_phy_pmc_phy_pwr_stable___tap_obs_cfg__8:0-0:dec:1:0,od_soc_pll1ok_h___tap_obs_cfg__6:0-0:dec:1:0,od_soc_pll1ok_h___tap_obs_cfg__8:0-0:dec:1:0,od_soc_pll2ok_h___tap_obs_cfg__7:0-0:dec:1:0,od_soc_pll2ok_h___tap_obs_cfg__8:0-0:dec:1:0,phy2pmc_sbpwr_stable_h___tap_obs_cfg__5:0-0:dec:1:0,phy2pmc_sbpwr_stable_h___tap_obs_cfg__6:0-0:dec:1:0,phy2pmc_sbpwr_stable_h___tap_obs_cfg__7:0-0:dec:1:0,phy2pmc_sbpwr_stable_h___tap_obs_cfg__8:0-0:dec:1:0,pll1_lock___tap_obs_cfg__6:0-0:dec:1:0,pll1_lock___tap_obs_cfg__8:0-0:dec:1:0,pll2_lock___tap_obs_cfg__7:0-0:dec:1:0,pll2_lock___tap_obs_cfg__8:0-0:dec:1:0
pcie,L0,-,cfg_pcs_dfx_cri_errcnt_31_24___PCS_pcs_dword46__1:0-7:dec:0:0,cfg_pcs_dfx_cri_errcnt___PCS_pcs_dword34__1:0-23:dec:0:0,cfg_pcs_dfx_cri_lcerxtraincntdone___PCS_pcs_dword34__1:0-0:dec:1:0,cfg_pcs_dfx_cri_lcetrainactive___PCS_pcs_dword34__1:0-0:dec:0:0,cfg_pcs_dfx_cri_lcetraindone___PCS_pcs_dword34__1:0-0:dec:1:0,cfg_pcs_dfx_cri_patchkactive___PCS_pcs_dword34__1:0-0:dec:1:0,cfg_pcs_dfx_cri_patgenactive___PCS_pcs_dword34__1:0-0:dec:1:0,cfg_pcs_dfx_status1_b14_b14___PCS_pcs_dword60__1:0-0:dec:0:0,cfg_pcs_dfx_status1_b14_b14___PCS_pcs_dword60__2:0-0:dec:0:0,cfg_pcs_dfx_status1_b14_b14___PCS_pcs_dword60__3:0-0:dec:0:0,cfg_pcs_dfx_status1_b4_b0___PCS_pcs_dword60__1:0-4:dec:1:0,cfg_pcs_dfx_status1_b4_b0___PCS_pcs_dword60__2:0-4:dec:2:0,cfg_pcs_dfx_status1_b4_b0___PCS_pcs_dword60__3:0-4:dec:3:0,cfg_pmd_lane_dsp_ro_rx_seq_ro_b11_b8___PMD_LANE_DSP_RO_DSP_RO_REG_19__1:0-3:dec:8:0,cfg_pmd_lane_dsp_ro_rx_seq_ro_b11_b8___PMD_LANE_DSP_RO_DSP_RO_REG_19__2:0-3:dec:8:0,cfg_pmd_lane_dsp_ro_rx_seq_ro_b3_b0___PMD_LANE_DSP_RO_DSP_RO_REG_19__1:0-3:dec:9:0,cfg_pmd_lane_dsp_ro_rx_seq_ro_b3_b0___PMD_LANE_DSP_RO_DSP_RO_REG_19__2:0-3:dec:9:0,-,-,-,-,-,-,-,-,-,-,-,-,-,-,-,-,-,-,-,-,-,-,-,-,-,-,-
pcie,L1,-,cfg_pcs_dfx_cri_errcnt_31_24___PCS_pcs_dword46__1:0-7:dec:0:0,cfg_pcs_dfx_cri_errcnt___PCS_pcs_dword34__1:0-23:dec:0:0,cfg_pcs_dfx_cri_lcerxtraincntdone___PCS_pcs_dword34__1:0-0:dec:1:0,cfg_pcs_dfx_cri_lcetrainactive___PCS_pcs_dword34__1:0-0:dec:0:0,cfg_pcs_dfx_cri_lcetraindone___PCS_pcs_dword34__1:0-0:dec:1:0,cfg_pcs_dfx_cri_patchkactive___PCS_pcs_dword34__1:0-0:dec:1:0,cfg_pcs_dfx_cri_patgenactive___PCS_pcs_dword34__1:0-0:dec:1:0,cfg_pcs_dfx_status1_b14_b14___PCS_pcs_dword60__1:0-0:dec:0:0,cfg_pcs_dfx_status1_b14_b14___PCS_pcs_dword60__2:0-0:dec:0:0,cfg_pcs_dfx_status1_b14_b14___PCS_pcs_dword60__3:0-0:dec:0:0,cfg_pcs_dfx_status1_b4_b0___PCS_pcs_dword60__1:0-4:dec:1:0,cfg_pcs_dfx_status1_b4_b0___PCS_pcs_dword60__2:0-4:dec:2:0,cfg_pcs_dfx_status1_b4_b0___PCS_pcs_dword60__3:0-4:dec:3:0,cfg_pmd_lane_dsp_ro_rx_seq_ro_b11_b8___PMD_LANE_DSP_RO_DSP_RO_REG_19__1:0-3:dec:8:0,cfg_pmd_lane_dsp_ro_rx_seq_ro_b11_b8___PMD_LANE_DSP_RO_DSP_RO_REG_19__2:0-3:dec:8:0,cfg_pmd_lane_dsp_ro_rx_seq_ro_b3_b0___PMD_LANE_DSP_RO_DSP_RO_REG_19__1:0-3:dec:9:0,cfg_pmd_lane_dsp_ro_rx_seq_ro_b3_b0___PMD_LANE_DSP_RO_DSP_RO_REG_19__2:0-3:dec:9:0,-,-,-,-,-,-,-,-,-,-,-,-,-,-,-,-,-,-,-,-,-,-,-,-,-,-,-
pcie,L2,-,cfg_pcs_dfx_cri_errcnt_31_24___PCS_pcs_dword46__1:0-7:dec:0:0,cfg_pcs_dfx_cri_errcnt___PCS_pcs_dword34__1:0-23:dec:0:0,cfg_pcs_dfx_cri_lcerxtraincntdone___PCS_pcs_dword34__1:0-0:dec:1:0,cfg_pcs_dfx_cri_lcetrainactive___PCS_pcs_dword34__1:0-0:dec:0:0,cfg_pcs_dfx_cri_lcetraindone___PCS_pcs_dword34__1:0-0:dec:1:0,cfg_pcs_dfx_cri_patchkactive___PCS_pcs_dword34__1:0-0:dec:1:0,cfg_pcs_dfx_cri_patgenactive___PCS_pcs_dword34__1:0-0:dec:1:0,cfg_pcs_dfx_status1_b14_b14___PCS_pcs_dword60__1:0-0:dec:0:0,cfg_pcs_dfx_status1_b14_b14___PCS_pcs_dword60__2:0-0:dec:0:0,cfg_pcs_dfx_status1_b14_b14___PCS_pcs_dword60__3:0-0:dec:0:0,cfg_pcs_dfx_status1_b4_b0___PCS_pcs_dword60__1:0-4:dec:1:0,cfg_pcs_dfx_status1_b4_b0___PCS_pcs_dword60__2:0-4:dec:2:0,cfg_pcs_dfx_status1_b4_b0___PCS_pcs_dword60__3:0-4:dec:3:0,cfg_pmd_lane_dsp_ro_rx_seq_ro_b11_b8___PMD_LANE_DSP_RO_DSP_RO_REG_19__1:0-3:dec:8:0,cfg_pmd_lane_dsp_ro_rx_seq_ro_b11_b8___PMD_LANE_DSP_RO_DSP_RO_REG_19__2:0-3:dec:8:0,cfg_pmd_lane_dsp_ro_rx_seq_ro_b3_b0___PMD_LANE_DSP_RO_DSP_RO_REG_19__1:0-3:dec:9:0,cfg_pmd_lane_dsp_ro_rx_seq_ro_b3_b0___PMD_LANE_DSP_RO_DSP_RO_REG_19__2:0-3:dec:9:0,-,-,-,-,-,-,-,-,-,-,-,-,-,-,-,-,-,-,-,-,-,-,-,-,-,-,-
pcie,L3,-,cfg_pcs_dfx_cri_errcnt_31_24___PCS_pcs_dword46__1:0-7:dec:0:0,cfg_pcs_dfx_cri_errcnt___PCS_pcs_dword34__1:0-23:dec:0:0,cfg_pcs_dfx_cri_lcerxtraincntdone___PCS_pcs_dword34__1:0-0:dec:1:0,cfg_pcs_dfx_cri_lcetrainactive___PCS_pcs_dword34__1:0-0:dec:0:0,cfg_pcs_dfx_cri_lcetraindone___PCS_pcs_dword34__1:0-0:dec:1:0,cfg_pcs_dfx_cri_patchkactive___PCS_pcs_dword34__1:0-0:dec:1:0,cfg_pcs_dfx_cri_patgenactive___PCS_pcs_dword34__1:0-0:dec:1:0,cfg_pcs_dfx_status1_b14_b14___PCS_pcs_dword60__1:0-0:dec:0:0,cfg_pcs_dfx_status1_b14_b14___PCS_pcs_dword60__2:0-0:dec:0:0,cfg_pcs_dfx_status1_b14_b14___PCS_pcs_dword60__3:0-0:dec:0:0,cfg_pcs_dfx_status1_b4_b0___PCS_pcs_dword60__1:0-4:dec:1:0,cfg_pcs_dfx_status1_b4_b0___PCS_pcs_dword60__2:0-4:dec:2:0,cfg_pcs_dfx_status1_b4_b0___PCS_pcs_dword60__3:0-4:dec:3:0,cfg_pmd_lane_dsp_ro_rx_seq_ro_b11_b8___PMD_LANE_DSP_RO_DSP_RO_REG_19__1:0-3:dec:8:0,cfg_pmd_lane_dsp_ro_rx_seq_ro_b11_b8___PMD_LANE_DSP_RO_DSP_RO_REG_19__2:0-3:dec:8:0,cfg_pmd_lane_dsp_ro_rx_seq_ro_b3_b0___PMD_LANE_DSP_RO_DSP_RO_REG_19__1:0-3:dec:9:0,cfg_pmd_lane_dsp_ro_rx_seq_ro_b3_b0___PMD_LANE_DSP_RO_DSP_RO_REG_19__2:0-3:dec:9:0,-,-,-,-,-,-,-,-,-,-,-,-,-,-,-,-,-,-,-,-,-,-,-,-,-,-,-
