# do cachorro_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying /opt/intelFPGA_lite/20.1/modelsim_ase/linuxaloem/../modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+/home/aluno/Documentos/CIRCUITOS\ DIGITAIS/21/PBL---Cachorro-de-Brinquedo-main/Projeto {/home/aluno/Documentos/CIRCUITOS DIGITAIS/21/PBL---Cachorro-de-Brinquedo-main/Projeto/clockdivider.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:31:22 on Nov 06,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/aluno/Documentos/CIRCUITOS DIGITAIS/21/PBL---Cachorro-de-Brinquedo-main/Projeto" /home/aluno/Documentos/CIRCUITOS DIGITAIS/21/PBL---Cachorro-de-Brinquedo-main/Projeto/clockdivider.v 
# -- Compiling module clockdivider
# 
# Top level modules:
# 	clockdivider
# End time: 13:31:22 on Nov 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/aluno/Documentos/CIRCUITOS\ DIGITAIS/21/PBL---Cachorro-de-Brinquedo-main/Projeto {/home/aluno/Documentos/CIRCUITOS DIGITAIS/21/PBL---Cachorro-de-Brinquedo-main/Projeto/JK_ff.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:31:22 on Nov 06,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/aluno/Documentos/CIRCUITOS DIGITAIS/21/PBL---Cachorro-de-Brinquedo-main/Projeto" /home/aluno/Documentos/CIRCUITOS DIGITAIS/21/PBL---Cachorro-de-Brinquedo-main/Projeto/JK_ff.v 
# -- Compiling module JK_ff
# 
# Top level modules:
# 	JK_ff
# End time: 13:31:22 on Nov 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/aluno/Documentos/CIRCUITOS\ DIGITAIS/21/PBL---Cachorro-de-Brinquedo-main/Projeto {/home/aluno/Documentos/CIRCUITOS DIGITAIS/21/PBL---Cachorro-de-Brinquedo-main/Projeto/contador_3bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:31:22 on Nov 06,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/aluno/Documentos/CIRCUITOS DIGITAIS/21/PBL---Cachorro-de-Brinquedo-main/Projeto" /home/aluno/Documentos/CIRCUITOS DIGITAIS/21/PBL---Cachorro-de-Brinquedo-main/Projeto/contador_3bits.v 
# -- Compiling module contador_3bits
# 
# Top level modules:
# 	contador_3bits
# End time: 13:31:22 on Nov 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/aluno/Documentos/CIRCUITOS\ DIGITAIS/21/PBL---Cachorro-de-Brinquedo-main/Projeto {/home/aluno/Documentos/CIRCUITOS DIGITAIS/21/PBL---Cachorro-de-Brinquedo-main/Projeto/Teste.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:31:22 on Nov 06,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/aluno/Documentos/CIRCUITOS DIGITAIS/21/PBL---Cachorro-de-Brinquedo-main/Projeto" /home/aluno/Documentos/CIRCUITOS DIGITAIS/21/PBL---Cachorro-de-Brinquedo-main/Projeto/Teste.v 
# -- Compiling module Teste
# 
# Top level modules:
# 	Teste
# End time: 13:31:22 on Nov 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# 
# stdin: <EOF>
vsim work.contador_3bits
# vsim work.contador_3bits 
# Start time: 13:31:26 on Nov 06,2024
# Loading work.contador_3bits
# Loading work.JK_ff
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'jk_inst_Q2'.  Expected 6, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /contador_3bits/jk_inst_Q2 File: /home/aluno/Documentos/CIRCUITOS DIGITAIS/21/PBL---Cachorro-de-Brinquedo-main/Projeto/contador_3bits.v Line: 31
# ** Warning: (vsim-3722) /home/aluno/Documentos/CIRCUITOS DIGITAIS/21/PBL---Cachorro-de-Brinquedo-main/Projeto/contador_3bits.v(31): [TFMPC] - Missing connection for port 'q_bar'.
add wave -position end  sim:/contador_3bits/clk
add wave -position end  sim:/contador_3bits/reset
add wave -position end  sim:/contador_3bits/Q0
add wave -position end  sim:/contador_3bits/Q1
add wave -position end  sim:/contador_3bits/Q2
force -freeze sim:/contador_3bits/clk 1 0, 0 {25 ps} -r 50
force -freeze sim:/contador_3bits/reset St0 0
run
force -freeze sim:/contador_3bits/reset StX 0
run
run
run
run
run
run
run
run
run
run
run
# End time: 13:34:21 on Nov 06,2024, Elapsed time: 0:02:55
# Errors: 0, Warnings: 2
