JDF B
// Created by Version 7.1 
PROJECT Untitled
DESIGN lm8_wb Normal
DEVKIT LCMXO1200C-5FT256C
ENTRY Pure Verilog HDL
TESTFIXTURE ..\..\testbench\lm8_wb_tb.v
MODULE ..\..\source\lm8_wb.v
MODSTYLE lm8_wb Normal
SYNTHESIS_TOOL Synplify
SIMULATOR_TOOL ActiveHDL
TOPMODULE lm8_wb
