[
    {
        "age": null,
        "album": "",
        "author": null,
        "bookmarked": false,
        "comments": [],
        "date_dead_since": null,
        "date_published": "2025-04-02T14:21:31+00:00",
        "description": "<table> <tr><td> <a href=\"https://www.reddit.com/r/RISCV/comments/1jpps9v/what_is_the_minimum_to_implement_related_to_the/\"> <img src=\"https://preview.redd.it/rr8e3cwehfse1.jpeg?width=640&amp;crop=smart&amp;auto=webp&amp;s=ca31ad825000466eca1bb163640fc2e4e8ef4297\" alt=\"What is the minimum to implement related to the privileged part of a risc-v processor ?\" title=\"What is the minimum to implement related to the privileged part of a risc-v processor ?\" /> </a> </td><td> &#32; submitted by &#32; <a href=\"https://www.reddit.com/user/Kara-Abdelaziz\"> /u/Kara-Abdelaziz </a> <br/> <span><a href=\"https://i.redd.it/rr8e3cwehfse1.jpeg\">[link]</a></span> &#32; <span><a href=\"https://www.reddit.com/r/RISCV/comments/1jpps9v/what_is_the_minimum_to_implement_related_to_the/\">[comments]</a></span> </td></tr></table>",
        "id": 2467864,
        "language": null,
        "link": "https://www.reddit.com/r/RISCV/comments/1jpps9v/what_is_the_minimum_to_implement_related_to_the",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 86,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": "https://preview.redd.it/rr8e3cwehfse1.jpeg?width=640&crop=smart&auto=webp&s=ca31ad825000466eca1bb163640fc2e4e8ef4297",
        "title": "What is the minimum to implement related to the privileged part of a risc-v processor ?",
        "vote": 0
    },
    {
        "age": null,
        "album": "",
        "author": null,
        "bookmarked": false,
        "comments": [],
        "date_dead_since": null,
        "date_published": "2025-04-02T14:15:25+00:00",
        "description": "&#32; submitted by &#32; <a href=\"https://www.reddit.com/user/JRepin\"> /u/JRepin </a> <br/> <span><a href=\"https://open-source-chips.eu/\">[link]</a></span> &#32; <span><a href=\"https://www.reddit.com/r/RISCV/comments/1jppmz8/open_letter_opensource_chips_for_europe/\">[comments]</a></span>",
        "id": 2467863,
        "language": null,
        "link": "https://www.reddit.com/r/RISCV/comments/1jppmz8/open_letter_opensource_chips_for_europe",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 85,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": null,
        "title": "Open Letter: Open-Source Chips for Europe",
        "vote": 0
    },
    {
        "age": null,
        "album": "",
        "author": null,
        "bookmarked": false,
        "comments": [],
        "date_dead_since": null,
        "date_published": "2025-04-02T04:28:38+00:00",
        "description": "<!-- SC_OFF --><div class=\"md\"><p>The king is dead, long live the king!</p> <p>The CH572 also supports BLE5. I think the CH570 is more like the old nRF24L01 from a dozen years ago.</p> <p>Datasheet: <a href=\"https://www.wch-ic.com/downloads/CH572DS1_PDF.html\">https://www.wch-ic.com/downloads/CH572DS1_PDF.html</a></p> <p>Dev board: <a href=\"https://www.aliexpress.com/item/1005008743123631.html\">https://www.aliexpress.com/item/1005008743123631.html</a></p> <p>$5 off with code :XJI0YRGF5ZXY</p> <p>The page says out of stock with 20 sold at the moment. I&#39;m not sure what&#39;s up, Patrick says the first 300 people to use the voucher code will work.</p> </div><!-- SC_ON --> &#32; submitted by &#32; <a href=\"https://www.reddit.com/user/brucehoult\"> /u/brucehoult </a> <br/> <span><a href=\"https://www.reddit.com/r/RISCV/comments/1jpgb82/wch_new_10c_ch570_rv32imbc_mu_mode_100_mhz_12k/\">[link]</a></span> &#32; <span><a href=\"https://www.reddit.com/r/RISCV/comments/1jpgb82/wch_new_10c_ch570_",
        "id": 2463199,
        "language": null,
        "link": "https://www.reddit.com/r/RISCV/comments/1jpgb82/wch_new_10c_ch570_rv32imbc_mu_mode_100_mhz_12k",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 85,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": null,
        "title": "WCH new 10c CH570 RV32IMBC M&U mode 100 MHz 12k RAM 240k flash USB 2.4 GHz radio",
        "vote": 0
    }
]