0.6
2019.2
Dec  5 2019
05:06:03
E:/CN/lab3/project_clock/project_clock.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
E:/CN/lab3/project_clock/project_clock.srcs/sim_1/new/bcd_sim.v,1583919446,verilog,,,,bcd_sim,,,,,,,,
E:/CN/lab3/project_clock/project_clock.srcs/sim_1/new/sim_counter.v,1583917311,verilog,,,,sim_counter,,,,,,,,
E:/CN/lab3/project_clock/project_clock.srcs/sources_1/new/bin_to_bcd.v,1583919091,verilog,,E:/CN/lab3/project_clock/project_clock.srcs/sim_1/new/bcd_sim.v,,bin_to_bcd,,,,,,,,
E:/CN/lab3/project_clock/project_clock.srcs/sources_1/new/counter.v,1585306154,verilog,,E:/CN/lab3/project_clock/project_clock.srcs/sim_1/new/sim_counter.v,,counter,,,,,,,,
