vendor_name = ModelSim
source_file = 1, E:/Git_FPGA/DDR2/onchipram_for_ddr.qip
source_file = 1, E:/Git_FPGA/DDR2/onchipram_for_ddr.v
source_file = 1, E:/Git_FPGA/DDR2/ddr2_controller.qip
source_file = 1, E:/Git_FPGA/DDR2/ddr2_controller.v
source_file = 1, E:/Git_FPGA/DDR2/ddr2_controller_alt_mem_ddrx_controller_top.v
source_file = 1, E:/Git_FPGA/DDR2/alt_mem_ddrx_controller.v
source_file = 1, E:/Git_FPGA/DDR2/alt_mem_ddrx_addr_cmd.v
source_file = 1, E:/Git_FPGA/DDR2/alt_mem_ddrx_addr_cmd_wrap.v
source_file = 1, E:/Git_FPGA/DDR2/alt_mem_ddrx_controller_st_top.v
source_file = 1, E:/Git_FPGA/DDR2/alt_mem_ddrx_ddr2_odt_gen.v
source_file = 1, E:/Git_FPGA/DDR2/alt_mem_ddrx_ddr3_odt_gen.v
source_file = 1, E:/Git_FPGA/DDR2/alt_mem_ddrx_lpddr2_addr_cmd.v
source_file = 1, E:/Git_FPGA/DDR2/alt_mem_ddrx_odt_gen.v
source_file = 1, E:/Git_FPGA/DDR2/alt_mem_ddrx_rdwr_data_tmg.v
source_file = 1, E:/Git_FPGA/DDR2/alt_mem_ddrx_arbiter.v
source_file = 1, E:/Git_FPGA/DDR2/alt_mem_ddrx_burst_gen.v
source_file = 1, E:/Git_FPGA/DDR2/alt_mem_ddrx_cmd_gen.v
source_file = 1, E:/Git_FPGA/DDR2/alt_mem_ddrx_csr.v
source_file = 1, E:/Git_FPGA/DDR2/alt_mem_ddrx_buffer.v
source_file = 1, E:/Git_FPGA/DDR2/alt_mem_ddrx_buffer_manager.v
source_file = 1, E:/Git_FPGA/DDR2/alt_mem_ddrx_burst_tracking.v
source_file = 1, E:/Git_FPGA/DDR2/alt_mem_ddrx_dataid_manager.v
source_file = 1, E:/Git_FPGA/DDR2/alt_mem_ddrx_fifo.v
source_file = 1, E:/Git_FPGA/DDR2/alt_mem_ddrx_list.v
source_file = 1, E:/Git_FPGA/DDR2/alt_mem_ddrx_rdata_path.v
source_file = 1, E:/Git_FPGA/DDR2/alt_mem_ddrx_wdata_path.v
source_file = 1, E:/Git_FPGA/DDR2/alt_mem_ddrx_define.iv
source_file = 1, E:/Git_FPGA/DDR2/alt_mem_ddrx_ecc_decoder.v
source_file = 1, E:/Git_FPGA/DDR2/alt_mem_ddrx_ecc_decoder_32_syn.v
source_file = 1, E:/Git_FPGA/DDR2/alt_mem_ddrx_ecc_decoder_64_syn.v
source_file = 1, E:/Git_FPGA/DDR2/alt_mem_ddrx_ecc_encoder.v
source_file = 1, E:/Git_FPGA/DDR2/alt_mem_ddrx_ecc_encoder_32_syn.v
source_file = 1, E:/Git_FPGA/DDR2/alt_mem_ddrx_ecc_encoder_64_syn.v
source_file = 1, E:/Git_FPGA/DDR2/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v
source_file = 1, E:/Git_FPGA/DDR2/alt_mem_ddrx_input_if.v
source_file = 1, E:/Git_FPGA/DDR2/alt_mem_ddrx_mm_st_converter.v
source_file = 1, E:/Git_FPGA/DDR2/alt_mem_ddrx_rank_timer.v
source_file = 1, E:/Git_FPGA/DDR2/alt_mem_ddrx_sideband.v
source_file = 1, E:/Git_FPGA/DDR2/alt_mem_ddrx_tbp.v
source_file = 1, E:/Git_FPGA/DDR2/alt_mem_ddrx_timing_param.v
source_file = 1, E:/Git_FPGA/DDR2/ddr2_high_performance_controller-library/auk_ddr_hp_controller.ocp
source_file = 1, E:/Git_FPGA/DDR2/ddr2_controller_example_top.sdc
source_file = 1, E:/Git_FPGA/DDR2/ddr2_controller_advisor.ipa
source_file = 1, ddr2_controller_phy.qip
source_file = 1, E:/Git_FPGA/DDR2/DDR2_control.v
source_file = 1, E:/Git_FPGA/DDR2/pll_control.qip
source_file = 1, E:/Git_FPGA/DDR2/pll_control.v
source_file = 1, E:/Git_FPGA/DDR2/led_controller.v
source_file = 1, E:/Git_FPGA/DDR2/sys_ctrl.v
source_file = 1, f:/intelfpga/17.0/quartus/libraries/megafunctions/altpll.tdf
source_file = 1, f:/intelfpga/17.0/quartus/libraries/megafunctions/aglobal170.inc
source_file = 1, f:/intelfpga/17.0/quartus/libraries/megafunctions/stratix_pll.inc
source_file = 1, f:/intelfpga/17.0/quartus/libraries/megafunctions/stratixii_pll.inc
source_file = 1, f:/intelfpga/17.0/quartus/libraries/megafunctions/cycloneii_pll.inc
source_file = 1, f:/intelfpga/17.0/quartus/libraries/megafunctions/cbx.lst
source_file = 1, E:/Git_FPGA/DDR2/db/pll_control_altpll.v
source_file = 1, E:/Git_FPGA/DDR2/ddr2_controller_controller_phy.v
source_file = 1, f:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, f:/intelfpga/17.0/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, f:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, f:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, f:/intelfpga/17.0/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, f:/intelfpga/17.0/quartus/libraries/megafunctions/altrom.inc
source_file = 1, f:/intelfpga/17.0/quartus/libraries/megafunctions/altram.inc
source_file = 1, f:/intelfpga/17.0/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, E:/Git_FPGA/DDR2/db/altsyncram_vll1.tdf
source_file = 1, E:/Git_FPGA/DDR2/db/altsyncram_lil1.tdf
source_file = 1, f:/intelfpga/17.0/quartus/libraries/megafunctions/scfifo.tdf
source_file = 1, f:/intelfpga/17.0/quartus/libraries/megafunctions/a_regfifo.inc
source_file = 1, f:/intelfpga/17.0/quartus/libraries/megafunctions/a_dpfifo.inc
source_file = 1, f:/intelfpga/17.0/quartus/libraries/megafunctions/a_i2fifo.inc
source_file = 1, f:/intelfpga/17.0/quartus/libraries/megafunctions/a_fffifo.inc
source_file = 1, f:/intelfpga/17.0/quartus/libraries/megafunctions/a_f2fifo.inc
source_file = 1, E:/Git_FPGA/DDR2/db/scfifo_c941.tdf
source_file = 1, E:/Git_FPGA/DDR2/db/a_dpfifo_lk31.tdf
source_file = 1, E:/Git_FPGA/DDR2/db/altsyncram_r9h1.tdf
source_file = 1, E:/Git_FPGA/DDR2/db/cmpr_fs8.tdf
source_file = 1, E:/Git_FPGA/DDR2/db/cntr_snb.tdf
source_file = 1, E:/Git_FPGA/DDR2/db/cntr_9o7.tdf
source_file = 1, E:/Git_FPGA/DDR2/db/cntr_tnb.tdf
source_file = 1, E:/Git_FPGA/DDR2/db/scfifo_n941.tdf
source_file = 1, E:/Git_FPGA/DDR2/db/a_dpfifo_0l31.tdf
source_file = 1, E:/Git_FPGA/DDR2/db/altsyncram_hah1.tdf
source_file = 1, E:/Git_FPGA/DDR2/db/cmpr_hs8.tdf
source_file = 1, E:/Git_FPGA/DDR2/db/cntr_unb.tdf
source_file = 1, E:/Git_FPGA/DDR2/db/cntr_bo7.tdf
source_file = 1, E:/Git_FPGA/DDR2/db/cntr_vnb.tdf
source_file = 1, E:/Git_FPGA/DDR2/db/scfifo_a841.tdf
source_file = 1, E:/Git_FPGA/DDR2/db/a_dpfifo_jj31.tdf
source_file = 1, E:/Git_FPGA/DDR2/db/altsyncram_n7h1.tdf
source_file = 1, E:/Git_FPGA/DDR2/db/cmpr_gs8.tdf
source_file = 1, E:/Git_FPGA/DDR2/db/cntr_ao7.tdf
source_file = 1, E:/Git_FPGA/DDR2/db/scfifo_i941.tdf
source_file = 1, E:/Git_FPGA/DDR2/db/a_dpfifo_rk31.tdf
source_file = 1, E:/Git_FPGA/DDR2/db/altsyncram_7ah1.tdf
source_file = 1, E:/Git_FPGA/DDR2/db/altsyncram_bpl1.tdf
source_file = 1, E:/Git_FPGA/DDR2/ddr2_controller_phy.v
source_file = 1, E:/Git_FPGA/DDR2/ddr2_controller_phy_alt_mem_phy.v
source_file = 1, E:/Git_FPGA/DDR2/alt_mem_phy_defines.v
source_file = 1, f:/intelfpga/17.0/quartus/libraries/megafunctions/altddio_in.tdf
source_file = 1, f:/intelfpga/17.0/quartus/libraries/megafunctions/stratix_ddio.inc
source_file = 1, f:/intelfpga/17.0/quartus/libraries/megafunctions/cyclone_ddio.inc
source_file = 1, E:/Git_FPGA/DDR2/db/ddio_in_9gd.tdf
source_file = 1, E:/Git_FPGA/DDR2/db/altsyncram_gdh1.tdf
source_file = 1, f:/intelfpga/17.0/quartus/libraries/megafunctions/altddio_out.tdf
source_file = 1, f:/intelfpga/17.0/quartus/libraries/megafunctions/stratix_lcell.inc
source_file = 1, E:/Git_FPGA/DDR2/db/ddio_out_nhd.tdf
source_file = 1, E:/Git_FPGA/DDR2/db/ddio_out_akd.tdf
source_file = 1, E:/Git_FPGA/DDR2/ddr2_controller_phy_alt_mem_phy_seq_wrapper.v
source_file = 1, E:/Git_FPGA/DDR2/ddr2_controller_phy_alt_mem_phy_seq.vhd
source_file = 1, f:/intelfpga/17.0/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, f:/intelfpga/17.0/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, f:/intelfpga/17.0/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, f:/intelfpga/17.0/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, E:/Git_FPGA/DDR2/db/altsyncram_doi1.tdf
source_file = 1, E:/Git_FPGA/DDR2/ddr2_controller_phy_alt_mem_phy_pll.v
source_file = 1, E:/Git_FPGA/DDR2/db/altpll_28l3.tdf
source_file = 1, E:/Git_FPGA/DDR2/db/altpll_dyn_phase_le_4ho.tdf
source_file = 1, E:/Git_FPGA/DDR2/db/altpll_dyn_phase_le_5ho.tdf
source_file = 1, E:/Git_FPGA/DDR2/db/altpll_dyn_phase_le_6ho.tdf
source_file = 1, E:/Git_FPGA/DDR2/db/cntr_22e.tdf
source_file = 1, E:/Git_FPGA/DDR2/db/cmpr_ogc.tdf
source_file = 1, E:/Git_FPGA/DDR2/db/cntr_8ge.tdf
source_file = 1, E:/Git_FPGA/DDR2/db/cmpr_pgc.tdf
source_file = 1, f:/intelfpga/17.0/quartus/libraries/megafunctions/altddio_bidir.tdf
source_file = 1, E:/Git_FPGA/DDR2/db/ddio_bidir_n5h.tdf
source_file = 1, E:/Git_FPGA/DDR2/db/ddio_bidir_ref.tdf
source_file = 1, E:/Git_FPGA/DDR2/data_source.v
source_file = 1, E:/Git_FPGA/DDR2/db/altsyncram_cah1.tdf
source_file = 1, E:/Git_FPGA/DDR2/db/altsyncram_un72.tdf
source_file = 1, f:/intelfpga/17.0/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd
source_file = 1, f:/intelfpga/17.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd
source_file = 1, f:/intelfpga/17.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv
source_file = 1, f:/intelfpga/17.0/quartus/libraries/megafunctions/sld_rom_sr.vhd
source_file = 1, f:/intelfpga/17.0/quartus/libraries/megafunctions/sld_hub.vhd
source_file = 1, E:/Git_FPGA/DDR2/db/ip/sld1767772f/alt_sld_fab.v
source_file = 1, E:/Git_FPGA/DDR2/db/ip/sld1767772f/submodules/alt_sld_fab_alt_sld_fab.v
source_file = 1, E:/Git_FPGA/DDR2/db/ip/sld1767772f/submodules/alt_sld_fab_alt_sld_fab_ident.sv
source_file = 1, E:/Git_FPGA/DDR2/db/ip/sld1767772f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
source_file = 1, E:/Git_FPGA/DDR2/db/ip/sld1767772f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
source_file = 1, E:/Git_FPGA/DDR2/db/ip/sld1767772f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
source_file = 1, f:/intelfpga/17.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd
design_name = DDR2_control
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~feeder, DDR2_control, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dm[0].dm_obuf , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dm[0].dm_obuf, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dm[1].dm_obuf , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dm[1].dm_obuf, DDR2_control, 1
instance = comp, \led~output , led~output, DDR2_control, 1
instance = comp, \mem_ba[0]~output , mem_ba[0]~output, DDR2_control, 1
instance = comp, \mem_ba[1]~output , mem_ba[1]~output, DDR2_control, 1
instance = comp, \mem_addr[0]~output , mem_addr[0]~output, DDR2_control, 1
instance = comp, \mem_addr[1]~output , mem_addr[1]~output, DDR2_control, 1
instance = comp, \mem_addr[2]~output , mem_addr[2]~output, DDR2_control, 1
instance = comp, \mem_addr[3]~output , mem_addr[3]~output, DDR2_control, 1
instance = comp, \mem_addr[4]~output , mem_addr[4]~output, DDR2_control, 1
instance = comp, \mem_addr[5]~output , mem_addr[5]~output, DDR2_control, 1
instance = comp, \mem_addr[6]~output , mem_addr[6]~output, DDR2_control, 1
instance = comp, \mem_addr[7]~output , mem_addr[7]~output, DDR2_control, 1
instance = comp, \mem_addr[8]~output , mem_addr[8]~output, DDR2_control, 1
instance = comp, \mem_addr[9]~output , mem_addr[9]~output, DDR2_control, 1
instance = comp, \mem_addr[10]~output , mem_addr[10]~output, DDR2_control, 1
instance = comp, \mem_addr[11]~output , mem_addr[11]~output, DDR2_control, 1
instance = comp, \mem_addr[12]~output , mem_addr[12]~output, DDR2_control, 1
instance = comp, \mem_cke[0]~output , mem_cke[0]~output, DDR2_control, 1
instance = comp, \mem_cs_n[0]~output , mem_cs_n[0]~output, DDR2_control, 1
instance = comp, \mem_ras_n~output , mem_ras_n~output, DDR2_control, 1
instance = comp, \mem_cas_n~output , mem_cas_n~output, DDR2_control, 1
instance = comp, \mem_we_n~output , mem_we_n~output, DDR2_control, 1
instance = comp, \mem_odt[0]~output , mem_odt[0]~output, DDR2_control, 1
instance = comp, \mem_clk[0]~output , mem_clk[0]~output, DDR2_control, 1
instance = comp, \mem_clk_n[0]~output , mem_clk_n[0]~output, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[0].dq_obuf , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[0].dq_obuf, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[1].dq_obuf , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[1].dq_obuf, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[2].dq_obuf , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[2].dq_obuf, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[3].dq_obuf , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[3].dq_obuf, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[4].dq_obuf , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[4].dq_obuf, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[5].dq_obuf , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[5].dq_obuf, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[6].dq_obuf , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[6].dq_obuf, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[7].dq_obuf , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[7].dq_obuf, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[0].dq_obuf , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[0].dq_obuf, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[1].dq_obuf , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[1].dq_obuf, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[2].dq_obuf , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[2].dq_obuf, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[3].dq_obuf , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[3].dq_obuf, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[4].dq_obuf , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[4].dq_obuf, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[5].dq_obuf , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[5].dq_obuf, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[6].dq_obuf , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[6].dq_obuf, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[7].dq_obuf , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[7].dq_obuf, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs[0].dqs_obuf , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs[0].dqs_obuf, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs[1].dqs_obuf , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs[1].dqs_obuf, DDR2_control, 1
instance = comp, \altera_reserved_tdo~output , altera_reserved_tdo~output, DDR2_control, 1
instance = comp, \~ALTERA_DCLK~~obuf , ~ALTERA_DCLK~~obuf, DDR2_control, 1
instance = comp, \~ALTERA_nCEO~~obuf , ~ALTERA_nCEO~~obuf, DDR2_control, 1
instance = comp, \ext_clk~input , ext_clk~input, DDR2_control, 1
instance = comp, \ext_clk~inputclkctrl , ext_clk~inputclkctrl, DDR2_control, 1
instance = comp, \u1_sys_ctrl|rst_r1~feeder , u1_sys_ctrl|rst_r1~feeder, DDR2_control, 1
instance = comp, \ext_rst_n~input , ext_rst_n~input, DDR2_control, 1
instance = comp, \ext_rst_n~inputclkctrl , ext_rst_n~inputclkctrl, DDR2_control, 1
instance = comp, \u1_sys_ctrl|rst_r1 , u1_sys_ctrl|rst_r1, DDR2_control, 1
instance = comp, \u1_sys_ctrl|rst_r2~feeder , u1_sys_ctrl|rst_r2~feeder, DDR2_control, 1
instance = comp, \u1_sys_ctrl|rst_r2 , u1_sys_ctrl|rst_r2, DDR2_control, 1
instance = comp, \u1_sys_ctrl|pll_control_inst|altpll_component|auto_generated|pll1 , u1_sys_ctrl|pll_control_inst|altpll_component|auto_generated|pll1, DDR2_control, 1
instance = comp, \u1_sys_ctrl|pll_control_inst|altpll_component|auto_generated|wire_pll1_clk[4]~clkctrl , u1_sys_ctrl|pll_control_inst|altpll_component|auto_generated|wire_pll1_clk[4]~clkctrl, DDR2_control, 1
instance = comp, \u1_sys_ctrl|sys_rst_n~feeder , u1_sys_ctrl|sys_rst_n~feeder, DDR2_control, 1
instance = comp, \u1_sys_ctrl|pll_control_inst|altpll_component|auto_generated|pll_lock_sync~feeder , u1_sys_ctrl|pll_control_inst|altpll_component|auto_generated|pll_lock_sync~feeder, DDR2_control, 1
instance = comp, \u1_sys_ctrl|pll_control_inst|altpll_component|auto_generated|pll_lock_sync , u1_sys_ctrl|pll_control_inst|altpll_component|auto_generated|pll_lock_sync, DDR2_control, 1
instance = comp, \u1_sys_ctrl|pll_control_inst|altpll_component|auto_generated|locked , u1_sys_ctrl|pll_control_inst|altpll_component|auto_generated|locked, DDR2_control, 1
instance = comp, \u1_sys_ctrl|sys_rst_nr , u1_sys_ctrl|sys_rst_nr, DDR2_control, 1
instance = comp, \u1_sys_ctrl|sys_rst_n , u1_sys_ctrl|sys_rst_n, DDR2_control, 1
instance = comp, \u1_sys_ctrl|sys_rst_n~clkctrl , u1_sys_ctrl|sys_rst_n~clkctrl, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|state.s_reset~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|state.s_reset~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|reset_phy_clk_1x_n~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|reset_phy_clk_1x_n~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|reset_master_ams~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|reset_master_ams~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[0].odt_gen_inst|ddr2_odt_gen[0].alt_mem_ddrx_ddr2_odt_gen_inst|int_tcwl[2]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[0].odt_gen_inst|ddr2_odt_gen[0].alt_mem_ddrx_ddr2_odt_gen_inst|int_tcwl[2]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[0].odt_gen_inst|ddr2_odt_gen[0].alt_mem_ddrx_ddr2_odt_gen_inst|int_tcwl[2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[0].odt_gen_inst|ddr2_odt_gen[0].alt_mem_ddrx_ddr2_odt_gen_inst|int_tcwl[2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|tracking_ms_counter[0]~8 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|tracking_ms_counter[0]~8, DDR2_control, 1
instance = comp, \~GND , ~GND, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|last_state.s_operational~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|last_state.s_operational~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|last_state.s_operational , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|last_state.s_operational, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|process_16~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|process_16~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|tracking_ms_counter[3]~16 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|tracking_ms_counter[3]~16, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|tracking_ms_counter[4]~18 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|tracking_ms_counter[4]~18, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|tracking_ms_counter[4] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|tracking_ms_counter[4], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|tracking_ms_counter[5]~20 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|tracking_ms_counter[5]~20, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|tracking_ms_counter[5] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|tracking_ms_counter[5], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|tracking_ms_counter[6]~22 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|tracking_ms_counter[6]~22, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|tracking_ms_counter[6] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|tracking_ms_counter[6], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|tracking_ms_counter[7]~24 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|tracking_ms_counter[7]~24, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|tracking_ms_counter[7] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|tracking_ms_counter[7], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|Equal5~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|Equal5~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|tracking_ms_counter[2]~10 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|tracking_ms_counter[2]~10, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|milisecond_tick_gen_count[0]~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|milisecond_tick_gen_count[0]~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|milisecond_tick_gen_count[9]~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|milisecond_tick_gen_count[9]~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|milisecond_tick_gen_count[0]~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|milisecond_tick_gen_count[0]~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|milisecond_tick_gen_count[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|milisecond_tick_gen_count[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|Add7~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|Add7~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|Add7~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|Add7~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|milisecond_tick_gen_count[1]~16 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|milisecond_tick_gen_count[1]~16, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|milisecond_tick_gen_count[1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|milisecond_tick_gen_count[1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|Add7~4 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|Add7~4, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|milisecond_tick_gen_count[2]~18 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|milisecond_tick_gen_count[2]~18, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|milisecond_tick_gen_count[2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|milisecond_tick_gen_count[2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|Add7~6 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|Add7~6, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|milisecond_tick_gen_count[3]~15 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|milisecond_tick_gen_count[3]~15, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|milisecond_tick_gen_count[3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|milisecond_tick_gen_count[3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|Add7~8 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|Add7~8, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|milisecond_tick_gen_count[4]~17 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|milisecond_tick_gen_count[4]~17, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|milisecond_tick_gen_count[4] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|milisecond_tick_gen_count[4], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|Equal4~4 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|Equal4~4, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|Add7~10 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|Add7~10, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|milisecond_tick_gen_count[5]~11 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|milisecond_tick_gen_count[5]~11, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|milisecond_tick_gen_count[5] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|milisecond_tick_gen_count[5], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|Add7~12 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|Add7~12, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|milisecond_tick_gen_count[6]~14 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|milisecond_tick_gen_count[6]~14, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|milisecond_tick_gen_count[6] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|milisecond_tick_gen_count[6], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|Add7~14 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|Add7~14, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|milisecond_tick_gen_count[7]~13 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|milisecond_tick_gen_count[7]~13, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|milisecond_tick_gen_count[7] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|milisecond_tick_gen_count[7], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|Add7~16 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|Add7~16, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|milisecond_tick_gen_count[8]~12 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|milisecond_tick_gen_count[8]~12, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|milisecond_tick_gen_count[8] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|milisecond_tick_gen_count[8], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|Add7~18 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|Add7~18, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|milisecond_tick_gen_count[9]~8 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|milisecond_tick_gen_count[9]~8, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|milisecond_tick_gen_count[9] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|milisecond_tick_gen_count[9], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|Add7~20 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|Add7~20, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|milisecond_tick_gen_count[10]~7 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|milisecond_tick_gen_count[10]~7, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|milisecond_tick_gen_count[10] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|milisecond_tick_gen_count[10], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|Add7~22 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|Add7~22, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|milisecond_tick_gen_count[11]~10 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|milisecond_tick_gen_count[11]~10, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|milisecond_tick_gen_count[11] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|milisecond_tick_gen_count[11], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|Add7~24 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|Add7~24, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|milisecond_tick_gen_count[12]~9 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|milisecond_tick_gen_count[12]~9, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|milisecond_tick_gen_count[12] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|milisecond_tick_gen_count[12], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|Add7~26 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|Add7~26, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|milisecond_tick_gen_count[13]~6 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|milisecond_tick_gen_count[13]~6, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|milisecond_tick_gen_count[13] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|milisecond_tick_gen_count[13], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|Add7~28 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|Add7~28, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|milisecond_tick_gen_count[14]~4 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|milisecond_tick_gen_count[14]~4, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|milisecond_tick_gen_count[14] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|milisecond_tick_gen_count[14], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|Add7~30 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|Add7~30, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|milisecond_tick_gen_count[15]~5 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|milisecond_tick_gen_count[15]~5, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|milisecond_tick_gen_count[15] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|milisecond_tick_gen_count[15], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|Add7~32 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|Add7~32, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|milisecond_tick_gen_count[16]~3 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|milisecond_tick_gen_count[16]~3, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|milisecond_tick_gen_count[16] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|milisecond_tick_gen_count[16], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|Equal4~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|Equal4~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|Equal4~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|Equal4~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|Equal4~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|Equal4~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|Equal4~3 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|Equal4~3, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|Equal4~5 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|Equal4~5, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|tracking_ms_counter[2]~11 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|tracking_ms_counter[2]~11, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|tracking_ms_counter[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|tracking_ms_counter[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|tracking_ms_counter[1]~12 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|tracking_ms_counter[1]~12, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|tracking_ms_counter[1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|tracking_ms_counter[1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|tracking_ms_counter[2]~14 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|tracking_ms_counter[2]~14, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|tracking_ms_counter[2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|tracking_ms_counter[2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|tracking_ms_counter[3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|tracking_ms_counter[3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|Equal5~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|Equal5~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|tracking_update_due~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|tracking_update_due~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|tracking_update_due , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|tracking_update_due, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|state~47 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|state~47, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|state.s_tracking_setup , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|state.s_tracking_setup, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|state~45 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|state~45, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|state.s_prep_customer_mr_setup , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|state.s_prep_customer_mr_setup, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|WideNor2~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|WideNor2~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|Selector61~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|Selector61~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|state~48 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|state~48, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|state.s_was , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|state.s_was, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|master_ctrl_op_rec~3 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|master_ctrl_op_rec~3, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|curr_cmd.cmd_was , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|curr_cmd.cmd_was, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|state~57 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|state~57, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|state.s_write_btp , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|state.s_write_btp, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|master_ctrl_op_rec~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|master_ctrl_op_rec~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|curr_cmd.cmd_write_btp , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|curr_cmd.cmd_write_btp, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|state~56 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|state~56, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|state.s_write_mtp , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|state.s_write_mtp, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|master_ctrl_op_rec~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|master_ctrl_op_rec~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|curr_cmd.cmd_write_mtp , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|curr_cmd.cmd_write_mtp, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|WideOr1~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|WideOr1~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|state~39 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|state~39, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|state.s_adv_rd_lat , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|state.s_adv_rd_lat, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|master_ctrl_op_rec~13 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|master_ctrl_op_rec~13, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|ctrl_dgrb_r.command.cmd_prep_adv_rd_lat , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|ctrl_dgrb_r.command.cmd_prep_adv_rd_lat, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|state~36 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|state~36, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|state.s_adv_wr_lat , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|state.s_adv_wr_lat, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|master_ctrl_op_rec~7 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|master_ctrl_op_rec~7, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|ctrl_dgrb_r.command.cmd_prep_adv_wr_lat , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|ctrl_dgrb_r.command.cmd_prep_adv_wr_lat, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|master_ctrl_op_rec~12 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|master_ctrl_op_rec~12, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|ctrl_dgrb_r.command.cmd_rdv , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|ctrl_dgrb_r.command.cmd_rdv, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|last_state.s_adv_rd_lat , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|last_state.s_adv_rd_lat, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|last_state.s_poa , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|last_state.s_poa, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|last_state.s_was , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|last_state.s_was, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|last_state.s_adv_wr_lat , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|last_state.s_adv_wr_lat, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|Selector55~3 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|Selector55~3, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|last_state.s_rrp_seek , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|last_state.s_rrp_seek, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|last_state.s_rdv , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|last_state.s_rdv, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|last_state.s_rrp_reset , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|last_state.s_rrp_reset, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|last_state.s_rrp_sweep , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|last_state.s_rrp_sweep, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|Selector55~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|Selector55~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|last_state.s_write_btp , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|last_state.s_write_btp, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|WideOr22~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|WideOr22~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|mtp_almts_checked[0]~3 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|mtp_almts_checked[0]~3, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|mtp_almts_checked[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|mtp_almts_checked[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|mtp_almts_checked[1]~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|mtp_almts_checked[1]~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|ac_nt~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|ac_nt~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|mtp_almts_checked[1]~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|mtp_almts_checked[1]~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|mtp_almts_checked[1]~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|mtp_almts_checked[1]~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|mtp_almts_checked[1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|mtp_almts_checked[1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|state~50 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|state~50, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|state~55 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|state~55, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|state~63 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|state~63, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|state.s_read_mtp , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|state.s_read_mtp, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|last_state.s_read_mtp , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|last_state.s_read_mtp, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|last_state.s_cal , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|last_state.s_cal, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|last_state.s_write_mtp , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|last_state.s_write_mtp, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|Selector55~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|Selector55~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|last_state.s_prog_cal_mr , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|last_state.s_prog_cal_mr, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|last_state.s_init_dram , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|last_state.s_init_dram, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|last_state.s_reset , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|last_state.s_reset, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|last_state.s_phy_initialise , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|last_state.s_phy_initialise, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|Selector55~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|Selector55~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|Selector55~4 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|Selector55~4, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|last_state.s_tracking~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|last_state.s_tracking~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|last_state.s_tracking , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|last_state.s_tracking, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|last_state.s_tracking_setup , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|last_state.s_tracking_setup, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|last_state.s_prep_customer_mr_setup , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|last_state.s_prep_customer_mr_setup, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|Selector55~5 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|Selector55~5, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|last_state.s_non_operational , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|last_state.s_non_operational, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|Selector55~6 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|Selector55~6, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|ctrl_dgrb_r.command.cmd_poa , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|ctrl_dgrb_r.command.cmd_poa, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dgrb_state~51 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dgrb_state~51, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|master_ctrl_op_rec~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|master_ctrl_op_rec~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|Selector60~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|Selector60~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|ctrl_dgrb_r.command.cmd_tr_due , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|ctrl_dgrb_r.command.cmd_tr_due, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|master_ctrl_op_rec~8 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|master_ctrl_op_rec~8, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|ctrl_dgrb_r.command.cmd_read_mtp , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|ctrl_dgrb_r.command.cmd_read_mtp, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|master_ctrl_op_rec~9 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|master_ctrl_op_rec~9, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|ctrl_dgrb_r.command.cmd_rrp_reset , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|ctrl_dgrb_r.command.cmd_rrp_reset, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dgrb_state~50 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dgrb_state~50, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dgrb_state~52 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dgrb_state~52, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[0].dq_ibuf , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[0].dq_ibuf, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[0].dqi|auto_generated|input_cell_l[0]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[0].dqi|auto_generated|input_cell_l[0]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|resync_clk_pipe|ams_pipe[0]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|resync_clk_pipe|ams_pipe[0]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_rdp_reset_req_n~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_rdp_reset_req_n~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_rdp_reset_req_n , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_rdp_reset_req_n, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|comb~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|comb~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|resync_clk_pipe|ams_pipe[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|resync_clk_pipe|ams_pipe[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|resync_clk_pipe|ams_pipe[1]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|resync_clk_pipe|ams_pipe[1]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|resync_clk_pipe|ams_pipe[1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|resync_clk_pipe|ams_pipe[1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|resync_clk_pipe|ams_pipe[1]~clkctrl , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|resync_clk_pipe|ams_pipe[1]~clkctrl, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[0].dqi|auto_generated|input_cell_l[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[0].dqi|auto_generated|input_cell_l[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[0].dqi|auto_generated|input_latch_l[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[0].dqi|auto_generated|input_latch_l[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|rdata_p_ams[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|rdata_p_ams[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dio_rdata_h_2x[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dio_rdata_h_2x[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|rdp|rd_ram_wr_addr[0]~3 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|rdp|rd_ram_wr_addr[0]~3, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|rdp|rd_ram_wr_addr[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|rdp|rd_ram_wr_addr[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|rdp|rd_ram_wr_addr[1]~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|rdp|rd_ram_wr_addr[1]~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|rdp|rd_ram_wr_addr[1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|rdp|rd_ram_wr_addr[1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|rdp|rd_ram_wr_addr[1]~_wirecell , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|rdp|rd_ram_wr_addr[1]~_wirecell, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|rdp|rd_ram_wr_addr[2]~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|rdp|rd_ram_wr_addr[2]~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|rdp|rd_ram_wr_addr[2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|rdp|rd_ram_wr_addr[2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|rdp|rd_ram_wr_addr[2]~_wirecell , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|rdp|rd_ram_wr_addr[2]~_wirecell, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|rdp|rd_ram_wr_addr[3]~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|rdp|rd_ram_wr_addr[3]~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|rdp|rd_ram_wr_addr[3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|rdp|rd_ram_wr_addr[3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|rdv_pipe|rd_addr[0]~12 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|rdv_pipe|rd_addr[0]~12, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|reset_rdp_phy_clk_pipe|ams_pipe[0]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|reset_rdp_phy_clk_pipe|ams_pipe[0]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|reset_rdp_phy_clk_pipe|ams_pipe[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|reset_rdp_phy_clk_pipe|ams_pipe[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|reset_rdp_phy_clk_pipe|ams_pipe[1]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|reset_rdp_phy_clk_pipe|ams_pipe[1]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|reset_rdp_phy_clk_pipe|ams_pipe[1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|reset_rdp_phy_clk_pipe|ams_pipe[1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|reset_rdp_phy_clk_pipe|ams_pipe[1]~clkctrl , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|reset_rdp_phy_clk_pipe|ams_pipe[1]~clkctrl, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|rdv_pipe|rd_addr[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|rdv_pipe|rd_addr[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|rdp|rd_ram_rd_addr[1]~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|rdp|rd_ram_rd_addr[1]~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|rdp|rd_ram_rd_addr[1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|rdp|rd_ram_rd_addr[1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|rdp|rd_ram_rd_addr[2]~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|rdp|rd_ram_rd_addr[2]~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|rdp|rd_ram_rd_addr[2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|rdp|rd_ram_rd_addr[2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[1].dq_ibuf , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[1].dq_ibuf, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[1].dqi|auto_generated|input_cell_l[0]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[1].dqi|auto_generated|input_cell_l[0]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[1].dqi|auto_generated|input_cell_l[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[1].dqi|auto_generated|input_cell_l[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[1].dqi|auto_generated|input_latch_l[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[1].dqi|auto_generated|input_latch_l[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|rdata_p_ams[1]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|rdata_p_ams[1]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|rdata_p_ams[1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|rdata_p_ams[1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dio_rdata_h_2x[1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dio_rdata_h_2x[1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[2].dq_ibuf , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[2].dq_ibuf, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[2].dqi|auto_generated|input_cell_l[0]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[2].dqi|auto_generated|input_cell_l[0]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[2].dqi|auto_generated|input_cell_l[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[2].dqi|auto_generated|input_cell_l[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[2].dqi|auto_generated|input_latch_l[0]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[2].dqi|auto_generated|input_latch_l[0]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[2].dqi|auto_generated|input_latch_l[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[2].dqi|auto_generated|input_latch_l[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|rdata_p_ams[2]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|rdata_p_ams[2]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|rdata_p_ams[2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|rdata_p_ams[2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dio_rdata_h_2x[2]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dio_rdata_h_2x[2]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dio_rdata_h_2x[2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dio_rdata_h_2x[2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[3].dq_ibuf , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[3].dq_ibuf, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[3].dqi|auto_generated|input_cell_l[0]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[3].dqi|auto_generated|input_cell_l[0]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[3].dqi|auto_generated|input_cell_l[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[3].dqi|auto_generated|input_cell_l[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[3].dqi|auto_generated|input_latch_l[0]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[3].dqi|auto_generated|input_latch_l[0]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[3].dqi|auto_generated|input_latch_l[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[3].dqi|auto_generated|input_latch_l[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|rdata_p_ams[3]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|rdata_p_ams[3]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|rdata_p_ams[3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|rdata_p_ams[3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dio_rdata_h_2x[3]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dio_rdata_h_2x[3]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dio_rdata_h_2x[3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dio_rdata_h_2x[3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[4].dq_ibuf , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[4].dq_ibuf, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[4].dqi|auto_generated|input_cell_l[0]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[4].dqi|auto_generated|input_cell_l[0]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[4].dqi|auto_generated|input_cell_l[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[4].dqi|auto_generated|input_cell_l[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[4].dqi|auto_generated|input_latch_l[0]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[4].dqi|auto_generated|input_latch_l[0]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[4].dqi|auto_generated|input_latch_l[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[4].dqi|auto_generated|input_latch_l[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|rdata_p_ams[4]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|rdata_p_ams[4]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|rdata_p_ams[4] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|rdata_p_ams[4], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dio_rdata_h_2x[4] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dio_rdata_h_2x[4], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[5].dq_ibuf , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[5].dq_ibuf, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[5].dqi|auto_generated|input_cell_l[0]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[5].dqi|auto_generated|input_cell_l[0]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[5].dqi|auto_generated|input_cell_l[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[5].dqi|auto_generated|input_cell_l[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[5].dqi|auto_generated|input_latch_l[0]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[5].dqi|auto_generated|input_latch_l[0]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[5].dqi|auto_generated|input_latch_l[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[5].dqi|auto_generated|input_latch_l[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|rdata_p_ams[5]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|rdata_p_ams[5]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|rdata_p_ams[5] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|rdata_p_ams[5], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dio_rdata_h_2x[5]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dio_rdata_h_2x[5]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dio_rdata_h_2x[5] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dio_rdata_h_2x[5], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[6].dq_ibuf , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[6].dq_ibuf, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[6].dqi|auto_generated|input_cell_l[0]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[6].dqi|auto_generated|input_cell_l[0]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[6].dqi|auto_generated|input_cell_l[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[6].dqi|auto_generated|input_cell_l[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[6].dqi|auto_generated|input_latch_l[0]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[6].dqi|auto_generated|input_latch_l[0]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[6].dqi|auto_generated|input_latch_l[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[6].dqi|auto_generated|input_latch_l[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|rdata_p_ams[6]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|rdata_p_ams[6]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|rdata_p_ams[6] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|rdata_p_ams[6], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dio_rdata_h_2x[6]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dio_rdata_h_2x[6]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dio_rdata_h_2x[6] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dio_rdata_h_2x[6], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[7].dq_ibuf , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[7].dq_ibuf, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[7].dqi|auto_generated|input_cell_l[0]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[7].dqi|auto_generated|input_cell_l[0]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[7].dqi|auto_generated|input_cell_l[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[7].dqi|auto_generated|input_cell_l[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[7].dqi|auto_generated|input_latch_l[0]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[7].dqi|auto_generated|input_latch_l[0]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[7].dqi|auto_generated|input_latch_l[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[7].dqi|auto_generated|input_latch_l[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|rdata_p_ams[7]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|rdata_p_ams[7]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|rdata_p_ams[7] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|rdata_p_ams[7], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dio_rdata_h_2x[7]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dio_rdata_h_2x[7]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dio_rdata_h_2x[7] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dio_rdata_h_2x[7], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[0].dqi|auto_generated|input_cell_h[0]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[0].dqi|auto_generated|input_cell_h[0]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[0].dqi|auto_generated|input_cell_h[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[0].dqi|auto_generated|input_cell_h[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|rdata_n_ams[0]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|rdata_n_ams[0]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|rdata_n_ams[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|rdata_n_ams[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dio_rdata_l_2x[0]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dio_rdata_l_2x[0]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dio_rdata_l_2x[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dio_rdata_l_2x[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[1].dqi|auto_generated|input_cell_h[0]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[1].dqi|auto_generated|input_cell_h[0]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[1].dqi|auto_generated|input_cell_h[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[1].dqi|auto_generated|input_cell_h[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|rdata_n_ams[1]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|rdata_n_ams[1]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|rdata_n_ams[1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|rdata_n_ams[1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dio_rdata_l_2x[1]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dio_rdata_l_2x[1]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dio_rdata_l_2x[1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dio_rdata_l_2x[1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[2].dqi|auto_generated|input_cell_h[0]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[2].dqi|auto_generated|input_cell_h[0]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[2].dqi|auto_generated|input_cell_h[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[2].dqi|auto_generated|input_cell_h[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|rdata_n_ams[2]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|rdata_n_ams[2]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|rdata_n_ams[2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|rdata_n_ams[2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dio_rdata_l_2x[2]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dio_rdata_l_2x[2]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dio_rdata_l_2x[2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dio_rdata_l_2x[2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[3].dqi|auto_generated|input_cell_h[0]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[3].dqi|auto_generated|input_cell_h[0]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[3].dqi|auto_generated|input_cell_h[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[3].dqi|auto_generated|input_cell_h[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|rdata_n_ams[3]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|rdata_n_ams[3]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|rdata_n_ams[3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|rdata_n_ams[3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dio_rdata_l_2x[3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dio_rdata_l_2x[3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[4].dqi|auto_generated|input_cell_h[0]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[4].dqi|auto_generated|input_cell_h[0]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[4].dqi|auto_generated|input_cell_h[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[4].dqi|auto_generated|input_cell_h[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|rdata_n_ams[4]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|rdata_n_ams[4]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|rdata_n_ams[4] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|rdata_n_ams[4], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dio_rdata_l_2x[4] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dio_rdata_l_2x[4], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[5].dqi|auto_generated|input_cell_h[0]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[5].dqi|auto_generated|input_cell_h[0]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[5].dqi|auto_generated|input_cell_h[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[5].dqi|auto_generated|input_cell_h[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|rdata_n_ams[5]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|rdata_n_ams[5]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|rdata_n_ams[5] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|rdata_n_ams[5], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dio_rdata_l_2x[5] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dio_rdata_l_2x[5], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[6].dqi|auto_generated|input_cell_h[0]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[6].dqi|auto_generated|input_cell_h[0]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[6].dqi|auto_generated|input_cell_h[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[6].dqi|auto_generated|input_cell_h[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|rdata_n_ams[6]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|rdata_n_ams[6]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|rdata_n_ams[6] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|rdata_n_ams[6], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dio_rdata_l_2x[6]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dio_rdata_l_2x[6]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dio_rdata_l_2x[6] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dio_rdata_l_2x[6], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[7].dqi|auto_generated|input_cell_h[0]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[7].dqi|auto_generated|input_cell_h[0]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[7].dqi|auto_generated|input_cell_h[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[7].dqi|auto_generated|input_cell_h[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|rdata_n_ams[7]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|rdata_n_ams[7]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|rdata_n_ams[7] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|rdata_n_ams[7], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dio_rdata_l_2x[7]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dio_rdata_l_2x[7]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dio_rdata_l_2x[7] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dio_rdata_l_2x[7], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[0].dq_ibuf , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[0].dq_ibuf, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[0].dqi|auto_generated|input_cell_l[0]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[0].dqi|auto_generated|input_cell_l[0]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[0].dqi|auto_generated|input_cell_l[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[0].dqi|auto_generated|input_cell_l[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[0].dqi|auto_generated|input_latch_l[0]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[0].dqi|auto_generated|input_latch_l[0]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[0].dqi|auto_generated|input_latch_l[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[0].dqi|auto_generated|input_latch_l[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|rdata_p_ams[8]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|rdata_p_ams[8]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|rdata_p_ams[8] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|rdata_p_ams[8], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dio_rdata_h_2x[8]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dio_rdata_h_2x[8]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dio_rdata_h_2x[8] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dio_rdata_h_2x[8], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[1].dq_ibuf , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[1].dq_ibuf, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[1].dqi|auto_generated|input_cell_l[0]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[1].dqi|auto_generated|input_cell_l[0]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[1].dqi|auto_generated|input_cell_l[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[1].dqi|auto_generated|input_cell_l[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[1].dqi|auto_generated|input_latch_l[0]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[1].dqi|auto_generated|input_latch_l[0]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[1].dqi|auto_generated|input_latch_l[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[1].dqi|auto_generated|input_latch_l[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|rdata_p_ams[9]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|rdata_p_ams[9]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|rdata_p_ams[9] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|rdata_p_ams[9], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dio_rdata_h_2x[9]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dio_rdata_h_2x[9]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dio_rdata_h_2x[9] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dio_rdata_h_2x[9], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|rdp|half_rate_ram_gen.altsyncram_component|auto_generated|ram_block1a0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|rdp|half_rate_ram_gen.altsyncram_component|auto_generated|ram_block1a0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_aligned~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_aligned~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|rdv_pipe|wr_addr[0]~5 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|rdv_pipe|wr_addr[0]~5, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|rdv_pipe|seq_rdata_valid_lat_dec_1t , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|rdv_pipe|seq_rdata_valid_lat_dec_1t, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|rdv_pipe|next_wr_addr[4]~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|rdv_pipe|next_wr_addr[4]~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|rdv_pipe|wr_addr[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|rdv_pipe|wr_addr[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|rdv_pipe|wr_addr[0]~_wirecell , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|rdv_pipe|wr_addr[0]~_wirecell, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|rdv_pipe|wr_addr[1]~7 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|rdv_pipe|wr_addr[1]~7, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|rdv_pipe|wr_addr[1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|rdv_pipe|wr_addr[1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|rdv_pipe|wr_addr[1]~_wirecell , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|rdv_pipe|wr_addr[1]~_wirecell, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|rdv_pipe|wr_addr[2]~9 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|rdv_pipe|wr_addr[2]~9, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|rdv_pipe|wr_addr[2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|rdv_pipe|wr_addr[2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|rdv_pipe|wr_addr[2]~_wirecell , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|rdv_pipe|wr_addr[2]~_wirecell, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|rdv_pipe|wr_addr[3]~11 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|rdv_pipe|wr_addr[3]~11, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|rdv_pipe|wr_addr[3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|rdv_pipe|wr_addr[3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|rdv_pipe|wr_addr[4]~13 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|rdv_pipe|wr_addr[4]~13, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|rdv_pipe|wr_addr[4] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|rdv_pipe|wr_addr[4], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|rdv_pipe|wr_addr[4]~_wirecell , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|rdv_pipe|wr_addr[4]~_wirecell, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|rdv_pipe|rd_addr[1]~4 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|rdv_pipe|rd_addr[1]~4, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|rdv_pipe|rd_addr[1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|rdv_pipe|rd_addr[1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|rdv_pipe|rd_addr[2]~6 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|rdv_pipe|rd_addr[2]~6, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|rdv_pipe|rd_addr[2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|rdv_pipe|rd_addr[2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|rdv_pipe|rd_addr[3]~8 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|rdv_pipe|rd_addr[3]~8, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|rdv_pipe|rd_addr[3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|rdv_pipe|rd_addr[3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|rdv_pipe|rd_addr[4]~10 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|rdv_pipe|rd_addr[4]~10, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|rdv_pipe|rd_addr[4] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|rdv_pipe|rd_addr[4], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|Selector39~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|Selector39~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|int_ctl_init_success , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|int_ctl_init_success, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|ctl_init_success , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|ctl_init_success, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctl_init_success , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctl_init_success, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|init_done_reg , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|init_done_reg, DDR2_control, 1
instance = comp, \u4_data_source|scnt[0]~54 , u4_data_source|scnt[0]~54, DDR2_control, 1
instance = comp, \u4_data_source|scnt[0] , u4_data_source|scnt[0], DDR2_control, 1
instance = comp, \u4_data_source|scnt[1]~26 , u4_data_source|scnt[1]~26, DDR2_control, 1
instance = comp, \u4_data_source|scnt[1] , u4_data_source|scnt[1], DDR2_control, 1
instance = comp, \u4_data_source|scnt[2]~28 , u4_data_source|scnt[2]~28, DDR2_control, 1
instance = comp, \u4_data_source|scnt[2] , u4_data_source|scnt[2], DDR2_control, 1
instance = comp, \u4_data_source|scnt[3]~30 , u4_data_source|scnt[3]~30, DDR2_control, 1
instance = comp, \u4_data_source|scnt[3] , u4_data_source|scnt[3], DDR2_control, 1
instance = comp, \u4_data_source|scnt[4]~32 , u4_data_source|scnt[4]~32, DDR2_control, 1
instance = comp, \u4_data_source|scnt[4] , u4_data_source|scnt[4], DDR2_control, 1
instance = comp, \u4_data_source|scnt[5]~34 , u4_data_source|scnt[5]~34, DDR2_control, 1
instance = comp, \u4_data_source|scnt[5] , u4_data_source|scnt[5], DDR2_control, 1
instance = comp, \u4_data_source|scnt[6]~36 , u4_data_source|scnt[6]~36, DDR2_control, 1
instance = comp, \u4_data_source|scnt[6] , u4_data_source|scnt[6], DDR2_control, 1
instance = comp, \u4_data_source|scnt[7]~38 , u4_data_source|scnt[7]~38, DDR2_control, 1
instance = comp, \u4_data_source|scnt[7] , u4_data_source|scnt[7], DDR2_control, 1
instance = comp, \u4_data_source|scnt[8]~40 , u4_data_source|scnt[8]~40, DDR2_control, 1
instance = comp, \u4_data_source|scnt[8] , u4_data_source|scnt[8], DDR2_control, 1
instance = comp, \u4_data_source|scnt[9]~42 , u4_data_source|scnt[9]~42, DDR2_control, 1
instance = comp, \u4_data_source|scnt[9] , u4_data_source|scnt[9], DDR2_control, 1
instance = comp, \u4_data_source|scnt[10]~44 , u4_data_source|scnt[10]~44, DDR2_control, 1
instance = comp, \u4_data_source|scnt[10] , u4_data_source|scnt[10], DDR2_control, 1
instance = comp, \u4_data_source|scnt[11]~46 , u4_data_source|scnt[11]~46, DDR2_control, 1
instance = comp, \u4_data_source|scnt[11] , u4_data_source|scnt[11], DDR2_control, 1
instance = comp, \u4_data_source|scnt[12]~48 , u4_data_source|scnt[12]~48, DDR2_control, 1
instance = comp, \u4_data_source|scnt[12] , u4_data_source|scnt[12], DDR2_control, 1
instance = comp, \u4_data_source|scnt[13]~50 , u4_data_source|scnt[13]~50, DDR2_control, 1
instance = comp, \u4_data_source|scnt[13] , u4_data_source|scnt[13], DDR2_control, 1
instance = comp, \u4_data_source|scnt[14]~52 , u4_data_source|scnt[14]~52, DDR2_control, 1
instance = comp, \u4_data_source|scnt[14] , u4_data_source|scnt[14], DDR2_control, 1
instance = comp, \u4_data_source|scnt[15]~55 , u4_data_source|scnt[15]~55, DDR2_control, 1
instance = comp, \u4_data_source|scnt[15] , u4_data_source|scnt[15], DDR2_control, 1
instance = comp, \u4_data_source|scnt[16]~57 , u4_data_source|scnt[16]~57, DDR2_control, 1
instance = comp, \u4_data_source|scnt[16] , u4_data_source|scnt[16], DDR2_control, 1
instance = comp, \u4_data_source|scnt[17]~59 , u4_data_source|scnt[17]~59, DDR2_control, 1
instance = comp, \u4_data_source|scnt[17] , u4_data_source|scnt[17], DDR2_control, 1
instance = comp, \u4_data_source|scnt[18]~61 , u4_data_source|scnt[18]~61, DDR2_control, 1
instance = comp, \u4_data_source|scnt[18] , u4_data_source|scnt[18], DDR2_control, 1
instance = comp, \u4_data_source|scnt[19]~63 , u4_data_source|scnt[19]~63, DDR2_control, 1
instance = comp, \u4_data_source|scnt[19] , u4_data_source|scnt[19], DDR2_control, 1
instance = comp, \u4_data_source|scnt[20]~65 , u4_data_source|scnt[20]~65, DDR2_control, 1
instance = comp, \u4_data_source|scnt[20] , u4_data_source|scnt[20], DDR2_control, 1
instance = comp, \u4_data_source|scnt[21]~67 , u4_data_source|scnt[21]~67, DDR2_control, 1
instance = comp, \u4_data_source|scnt[21] , u4_data_source|scnt[21], DDR2_control, 1
instance = comp, \u4_data_source|scnt[22]~69 , u4_data_source|scnt[22]~69, DDR2_control, 1
instance = comp, \u4_data_source|scnt[22] , u4_data_source|scnt[22], DDR2_control, 1
instance = comp, \u4_data_source|scnt[23]~71 , u4_data_source|scnt[23]~71, DDR2_control, 1
instance = comp, \u4_data_source|scnt[23] , u4_data_source|scnt[23], DDR2_control, 1
instance = comp, \u4_data_source|scnt[24]~73 , u4_data_source|scnt[24]~73, DDR2_control, 1
instance = comp, \u4_data_source|scnt[24] , u4_data_source|scnt[24], DDR2_control, 1
instance = comp, \u4_data_source|scnt[25]~75 , u4_data_source|scnt[25]~75, DDR2_control, 1
instance = comp, \u4_data_source|scnt[25] , u4_data_source|scnt[25], DDR2_control, 1
instance = comp, \u4_data_source|scnt[26]~77 , u4_data_source|scnt[26]~77, DDR2_control, 1
instance = comp, \u4_data_source|scnt[26] , u4_data_source|scnt[26], DDR2_control, 1
instance = comp, \u4_data_source|Equal0~7 , u4_data_source|Equal0~7, DDR2_control, 1
instance = comp, \u4_data_source|Equal0~6 , u4_data_source|Equal0~6, DDR2_control, 1
instance = comp, \u4_data_source|Equal0~1 , u4_data_source|Equal0~1, DDR2_control, 1
instance = comp, \u4_data_source|Equal0~2 , u4_data_source|Equal0~2, DDR2_control, 1
instance = comp, \u4_data_source|Equal0~0 , u4_data_source|Equal0~0, DDR2_control, 1
instance = comp, \u4_data_source|Equal0~3 , u4_data_source|Equal0~3, DDR2_control, 1
instance = comp, \u4_data_source|Equal0~4 , u4_data_source|Equal0~4, DDR2_control, 1
instance = comp, \u4_data_source|Equal0~5 , u4_data_source|Equal0~5, DDR2_control, 1
instance = comp, \u4_data_source|Equal0~8 , u4_data_source|Equal0~8, DDR2_control, 1
instance = comp, \u4_data_source|num[0]~9 , u4_data_source|num[0]~9, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dgrb_state~33 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dgrb_state~33, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dgrb_state~58 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dgrb_state~58, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dgrb_state.s_release_admin , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dgrb_state.s_release_admin, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|dgrb_state_proc~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|dgrb_state_proc~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|Selector43~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|Selector43~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|curr_cmd.cmd_idle , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|curr_cmd.cmd_idle, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dgrb_state~36 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dgrb_state~36, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dgrb_state~60 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dgrb_state~60, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dgrb_state.s_adv_rd_lat , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dgrb_state.s_adv_rd_lat, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dgrb_state~63 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dgrb_state~63, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dgrb_state.s_poa_cal , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dgrb_state.s_poa_cal, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dgrb_state~38 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dgrb_state~38, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|seq_pll_select_ccd[1]~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|seq_pll_select_ccd[1]~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|always3~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|always3~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|seq_pll_select_ccd[1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|seq_pll_select_ccd[1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|lookup~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|lookup~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll_reconfig_reset_ams_n~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll_reconfig_reset_ams_n~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll_reconfig_reset_ams_n , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll_reconfig_reset_ams_n, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll_reconfig_reset_ams_n_r~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll_reconfig_reset_ams_n_r~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll_reconfig_reset_ams_n_r , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll_reconfig_reset_ams_n_r, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll_reconfig_reset_ams_n_r~clkctrl , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll_reconfig_reset_ams_n_r~clkctrl, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll_new_phase[1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll_new_phase[1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|remap_decoy_le3a[1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|remap_decoy_le3a[1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|altpll_dyn_phase_le5|le_comb10 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|altpll_dyn_phase_le5|le_comb10, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll_internal_phasestep|counter_reg_bit[0]~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll_internal_phasestep|counter_reg_bit[0]~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|_~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|_~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll_internal_phasestep_reg , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll_internal_phasestep_reg, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll_internal_phasestep|counter_reg_bit[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll_internal_phasestep|counter_reg_bit[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll_internal_phasestep|trigger_mux_w[2]~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll_internal_phasestep|trigger_mux_w[2]~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll_internal_phasestep|counter_reg_bit[2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll_internal_phasestep|counter_reg_bit[2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll_internal_phasestep|trigger_mux_w[1]~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll_internal_phasestep|trigger_mux_w[1]~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll_internal_phasestep|counter_reg_bit[1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll_internal_phasestep|counter_reg_bit[1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|_~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|_~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|phasestep_counter|counter_reg_bit[1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|phasestep_counter|counter_reg_bit[1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|phasestep_counter|trigger_mux_w[0]~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|phasestep_counter|trigger_mux_w[0]~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|phasestep_counter|counter_reg_bit[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|phasestep_counter|counter_reg_bit[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|phasedone_state~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|phasedone_state~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|phasedone_state~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|phasedone_state~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|phasedone_state , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|phasedone_state, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|internal_phasestep~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|internal_phasestep~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|internal_phasestep , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|internal_phasestep, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|phs_shft_busy~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|phs_shft_busy~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|phs_shft_busy , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|phs_shft_busy, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_pll_phs_shift_busy_r , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_pll_phs_shift_busy_r, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_pll_phs_shift_busy_ccd~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_pll_phs_shift_busy_ccd~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_pll_phs_shift_busy_ccd , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_pll_phs_shift_busy_ccd, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb_phs_shft_busy~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb_phs_shft_busy~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb_phs_shft_busy , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb_phs_shft_busy, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|phs_shft_busy_reg:phs_shft_busy_1r~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\phs_shft_busy_reg:phs_shft_busy_1r~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|phs_shft_busy_reg:phs_shft_busy_1r , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\phs_shft_busy_reg:phs_shft_busy_1r, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|phs_shft_busy_reg:phs_shft_busy_2r , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\phs_shft_busy_reg:phs_shft_busy_2r, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_phs_shft_busy , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_phs_shft_busy, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_phs_shft_end~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_phs_shft_end~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_phs_shft_end , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_phs_shft_end, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|rsc_block:sig_count[3]~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\rsc_block:sig_count[3]~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|ac_block:sig_addr_cmd_last_state.s_ac_relax , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\ac_block:sig_addr_cmd_last_state.s_ac_relax, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dgrb_state~68 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dgrb_state~68, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dgrb_state.s_reset_cdvw , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dgrb_state.s_reset_cdvw, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dgrb_state~65 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dgrb_state~65, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dgrb_state.s_read_mtp , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dgrb_state.s_read_mtp, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector25~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector25~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector25~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector25~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector25~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector25~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_ac_req.s_ac_read_poa_mtp , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_ac_req.s_ac_read_poa_mtp, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|rsc_block:sig_rsc_last_state.s_rsc_test_dq , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\rsc_block:sig_rsc_last_state.s_rsc_test_dq, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_phase_works~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_phase_works~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector53~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector53~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|tp_match_block:sig_rdata_current_pin[8] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\tp_match_block:sig_rdata_current_pin[8], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|tp_match_block:sig_rdata_current_pin[4] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\tp_match_block:sig_rdata_current_pin[4], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|tp_match_block:sig_rdata_current_pin[0]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\tp_match_block:sig_rdata_current_pin[0]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|tp_match_block:sig_rdata_current_pin[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\tp_match_block:sig_rdata_current_pin[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|ctrl_op_rec.command_op.single_bit~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|ctrl_op_rec.command_op.single_bit~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|ctrl_dgrb_r.command_op.single_bit , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|ctrl_dgrb_r.command_op.single_bit, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|single_bit_cal~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|single_bit_cal~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ac_mux:ctrl_broadcast_r.command_req , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|\ac_mux:ctrl_broadcast_r.command_req, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|single_bit_cal , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|single_bit_cal, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector36~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector36~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector38~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector38~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector23~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector23~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_rsc_req.s_rsc_test_phase , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_rsc_req.s_rsc_test_phase, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|rsc_block:sig_rsc_last_state.s_rsc_idle , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\rsc_block:sig_rsc_last_state.s_rsc_idle, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector48~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector48~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector48~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector48~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|rsc_block:sig_rsc_state.s_rsc_idle , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\rsc_block:sig_rsc_state.s_rsc_idle, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector37~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector37~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector37~3 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector37~3, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dq_pin_ctr[2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dq_pin_ctr[2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add7~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add7~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector36~3 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector36~3, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dq_pin_ctr[3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dq_pin_ctr[3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Equal9~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Equal9~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|rsc_block:sig_chkd_all_dq_pins , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\rsc_block:sig_chkd_all_dq_pins, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector52~5 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector52~5, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dq_pin_ctr[0]~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dq_pin_ctr[0]~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dq_pin_ctr[1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dq_pin_ctr[1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[2].dq_ibuf , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[2].dq_ibuf, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[2].dqi|auto_generated|input_cell_l[0]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[2].dqi|auto_generated|input_cell_l[0]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[2].dqi|auto_generated|input_cell_l[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[2].dqi|auto_generated|input_cell_l[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[2].dqi|auto_generated|input_latch_l[0]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[2].dqi|auto_generated|input_latch_l[0]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[2].dqi|auto_generated|input_latch_l[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[2].dqi|auto_generated|input_latch_l[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|rdata_p_ams[10]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|rdata_p_ams[10]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|rdata_p_ams[10] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|rdata_p_ams[10], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dio_rdata_h_2x[10] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dio_rdata_h_2x[10], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[3].dq_ibuf , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[3].dq_ibuf, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[3].dqi|auto_generated|input_cell_l[0]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[3].dqi|auto_generated|input_cell_l[0]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[3].dqi|auto_generated|input_cell_l[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[3].dqi|auto_generated|input_cell_l[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[3].dqi|auto_generated|input_latch_l[0]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[3].dqi|auto_generated|input_latch_l[0]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[3].dqi|auto_generated|input_latch_l[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[3].dqi|auto_generated|input_latch_l[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|rdata_p_ams[11] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|rdata_p_ams[11], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dio_rdata_h_2x[11] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dio_rdata_h_2x[11], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[4].dq_ibuf , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[4].dq_ibuf, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[4].dqi|auto_generated|input_cell_l[0]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[4].dqi|auto_generated|input_cell_l[0]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[4].dqi|auto_generated|input_cell_l[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[4].dqi|auto_generated|input_cell_l[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[4].dqi|auto_generated|input_latch_l[0]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[4].dqi|auto_generated|input_latch_l[0]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[4].dqi|auto_generated|input_latch_l[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[4].dqi|auto_generated|input_latch_l[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|rdata_p_ams[12]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|rdata_p_ams[12]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|rdata_p_ams[12] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|rdata_p_ams[12], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dio_rdata_h_2x[12]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dio_rdata_h_2x[12]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dio_rdata_h_2x[12] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dio_rdata_h_2x[12], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[5].dq_ibuf , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[5].dq_ibuf, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[5].dqi|auto_generated|input_cell_l[0]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[5].dqi|auto_generated|input_cell_l[0]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[5].dqi|auto_generated|input_cell_l[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[5].dqi|auto_generated|input_cell_l[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[5].dqi|auto_generated|input_latch_l[0]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[5].dqi|auto_generated|input_latch_l[0]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[5].dqi|auto_generated|input_latch_l[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[5].dqi|auto_generated|input_latch_l[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|rdata_p_ams[13] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|rdata_p_ams[13], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dio_rdata_h_2x[13]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dio_rdata_h_2x[13]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dio_rdata_h_2x[13] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dio_rdata_h_2x[13], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[6].dq_ibuf , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[6].dq_ibuf, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[6].dqi|auto_generated|input_cell_l[0]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[6].dqi|auto_generated|input_cell_l[0]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[6].dqi|auto_generated|input_cell_l[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[6].dqi|auto_generated|input_cell_l[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[6].dqi|auto_generated|input_latch_l[0]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[6].dqi|auto_generated|input_latch_l[0]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[6].dqi|auto_generated|input_latch_l[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[6].dqi|auto_generated|input_latch_l[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|rdata_p_ams[14]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|rdata_p_ams[14]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|rdata_p_ams[14] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|rdata_p_ams[14], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dio_rdata_h_2x[14] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dio_rdata_h_2x[14], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[7].dq_ibuf , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[7].dq_ibuf, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[7].dqi|auto_generated|input_cell_l[0]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[7].dqi|auto_generated|input_cell_l[0]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[7].dqi|auto_generated|input_cell_l[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[7].dqi|auto_generated|input_cell_l[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[7].dqi|auto_generated|input_latch_l[0]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[7].dqi|auto_generated|input_latch_l[0]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[7].dqi|auto_generated|input_latch_l[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[7].dqi|auto_generated|input_latch_l[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|rdata_p_ams[15] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|rdata_p_ams[15], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dio_rdata_h_2x[15]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dio_rdata_h_2x[15]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dio_rdata_h_2x[15] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dio_rdata_h_2x[15], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[0].dqi|auto_generated|input_cell_h[0]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[0].dqi|auto_generated|input_cell_h[0]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[0].dqi|auto_generated|input_cell_h[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[0].dqi|auto_generated|input_cell_h[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|rdata_n_ams[8]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|rdata_n_ams[8]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|rdata_n_ams[8] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|rdata_n_ams[8], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dio_rdata_l_2x[8] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dio_rdata_l_2x[8], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[1].dqi|auto_generated|input_cell_h[0]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[1].dqi|auto_generated|input_cell_h[0]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[1].dqi|auto_generated|input_cell_h[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[1].dqi|auto_generated|input_cell_h[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|rdata_n_ams[9] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|rdata_n_ams[9], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dio_rdata_l_2x[9]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dio_rdata_l_2x[9]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dio_rdata_l_2x[9] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dio_rdata_l_2x[9], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[2].dqi|auto_generated|input_cell_h[0]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[2].dqi|auto_generated|input_cell_h[0]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[2].dqi|auto_generated|input_cell_h[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[2].dqi|auto_generated|input_cell_h[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|rdata_n_ams[10]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|rdata_n_ams[10]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|rdata_n_ams[10] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|rdata_n_ams[10], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dio_rdata_l_2x[10] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dio_rdata_l_2x[10], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[3].dqi|auto_generated|input_cell_h[0]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[3].dqi|auto_generated|input_cell_h[0]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[3].dqi|auto_generated|input_cell_h[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[3].dqi|auto_generated|input_cell_h[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|rdata_n_ams[11]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|rdata_n_ams[11]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|rdata_n_ams[11] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|rdata_n_ams[11], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dio_rdata_l_2x[11]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dio_rdata_l_2x[11]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dio_rdata_l_2x[11] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dio_rdata_l_2x[11], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[4].dqi|auto_generated|input_cell_h[0]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[4].dqi|auto_generated|input_cell_h[0]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[4].dqi|auto_generated|input_cell_h[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[4].dqi|auto_generated|input_cell_h[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|rdata_n_ams[12] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|rdata_n_ams[12], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dio_rdata_l_2x[12]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dio_rdata_l_2x[12]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dio_rdata_l_2x[12] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dio_rdata_l_2x[12], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[5].dqi|auto_generated|input_cell_h[0]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[5].dqi|auto_generated|input_cell_h[0]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[5].dqi|auto_generated|input_cell_h[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[5].dqi|auto_generated|input_cell_h[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|rdata_n_ams[13]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|rdata_n_ams[13]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|rdata_n_ams[13] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|rdata_n_ams[13], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dio_rdata_l_2x[13]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dio_rdata_l_2x[13]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dio_rdata_l_2x[13] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dio_rdata_l_2x[13], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[6].dqi|auto_generated|input_cell_h[0]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[6].dqi|auto_generated|input_cell_h[0]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[6].dqi|auto_generated|input_cell_h[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[6].dqi|auto_generated|input_cell_h[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|rdata_n_ams[14]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|rdata_n_ams[14]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|rdata_n_ams[14] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|rdata_n_ams[14], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dio_rdata_l_2x[14]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dio_rdata_l_2x[14]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dio_rdata_l_2x[14] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dio_rdata_l_2x[14], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[7].dqi|auto_generated|input_cell_h[0]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[7].dqi|auto_generated|input_cell_h[0]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[7].dqi|auto_generated|input_cell_h[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[7].dqi|auto_generated|input_cell_h[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|rdata_n_ams[15]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|rdata_n_ams[15]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|rdata_n_ams[15] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|rdata_n_ams[15], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dio_rdata_l_2x[15]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dio_rdata_l_2x[15]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dio_rdata_l_2x[15] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dio_rdata_l_2x[15], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|rdp|half_rate_ram_gen.altsyncram_component|auto_generated|ram_block1a18 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|rdp|half_rate_ram_gen.altsyncram_component|auto_generated|ram_block1a18, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Mux3~4 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Mux3~4, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Mux3~5 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Mux3~5, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Mux3~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Mux3~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Mux3~3 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Mux3~3, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Mux3~6 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Mux3~6, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Mux3~7 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Mux3~7, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Mux3~8 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Mux3~8, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Mux3~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Mux3~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Mux3~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Mux3~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Mux3~9 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Mux3~9, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|tp_match_block:sig_rdata_current_pin[15] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\tp_match_block:sig_rdata_current_pin[15], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|tp_match_block:sig_rdata_current_pin[11]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\tp_match_block:sig_rdata_current_pin[11]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|tp_match_block:sig_rdata_current_pin[11] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\tp_match_block:sig_rdata_current_pin[11], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|tp_match_block:sig_rdata_current_pin[7] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\tp_match_block:sig_rdata_current_pin[7], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|tp_match_block:sig_rdata_current_pin[3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\tp_match_block:sig_rdata_current_pin[3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Mux1~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Mux1~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Mux1~3 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Mux1~3, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Mux1~4 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Mux1~4, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Mux1~5 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Mux1~5, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Mux1~6 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Mux1~6, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Mux1~7 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Mux1~7, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Mux1~8 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Mux1~8, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Mux1~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Mux1~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Mux1~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Mux1~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Mux1~9 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Mux1~9, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|tp_match_block:sig_rdata_current_pin[13] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\tp_match_block:sig_rdata_current_pin[13], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|tp_match_block:sig_rdata_current_pin[9]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\tp_match_block:sig_rdata_current_pin[9]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|tp_match_block:sig_rdata_current_pin[9] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\tp_match_block:sig_rdata_current_pin[9], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|tp_match_block:sig_rdata_current_pin[5]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\tp_match_block:sig_rdata_current_pin[5]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|tp_match_block:sig_rdata_current_pin[5] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\tp_match_block:sig_rdata_current_pin[5], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|tp_match_block:sig_rdata_current_pin[1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\tp_match_block:sig_rdata_current_pin[1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Mux2~7 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Mux2~7, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Mux2~8 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Mux2~8, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Mux2~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Mux2~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Mux2~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Mux2~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Mux2~4 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Mux2~4, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Mux2~5 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Mux2~5, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Mux2~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Mux2~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Mux2~3 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Mux2~3, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Mux2~6 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Mux2~6, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Mux2~9 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Mux2~9, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|tp_match_block:sig_rdata_current_pin[14] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\tp_match_block:sig_rdata_current_pin[14], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|tp_match_block:sig_rdata_current_pin[10]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\tp_match_block:sig_rdata_current_pin[10]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|tp_match_block:sig_rdata_current_pin[10] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\tp_match_block:sig_rdata_current_pin[10], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|tp_match_block:sig_rdata_current_pin[6] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\tp_match_block:sig_rdata_current_pin[6], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|tp_match_block:sig_rdata_current_pin[2]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\tp_match_block:sig_rdata_current_pin[2]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|tp_match_block:sig_rdata_current_pin[2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\tp_match_block:sig_rdata_current_pin[2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Equal13~3 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Equal13~3, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Equal13~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Equal13~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Equal13~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Equal13~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Equal13~4 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Equal13~4, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_mtp_match , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_mtp_match, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|more_than_3_rd_to_wr~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|more_than_3_rd_to_wr~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|more_than_3_rd_to_wr , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|more_than_3_rd_to_wr, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_test_dq_expired~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_test_dq_expired~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|rsc_block:sig_test_dq_expired , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\rsc_block:sig_test_dq_expired, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|rsc_proc~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|rsc_proc~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector53~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector53~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|rsc_block:sig_rsc_state.s_rsc_test_dq , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\rsc_block:sig_rsc_state.s_rsc_test_dq, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_rsc_ac_access_req~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_rsc_ac_access_req~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_rsc_ac_access_req , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_rsc_ac_access_req, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector21~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector21~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector21~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector21~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_ac_req.s_ac_idle , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_ac_req.s_ac_idle, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector26~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector26~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_ac_req.s_ac_read_wd_lat , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_ac_req.s_ac_read_wd_lat, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_addr_cmd_state~8 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_addr_cmd_state~8, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|ac_block:sig_addr_cmd_state.s_ac_read_wd_lat , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\ac_block:sig_addr_cmd_state.s_ac_read_wd_lat, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_addr_cmd_state~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_addr_cmd_state~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector23~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector23~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_ac_req.s_ac_read_mtp , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_ac_req.s_ac_read_mtp, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_addr_cmd_state~9 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_addr_cmd_state~9, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|ac_block:sig_addr_cmd_state.s_ac_read_mtp , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\ac_block:sig_addr_cmd_state.s_ac_read_mtp, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|WideOr1~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|WideOr1~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dgrb_state~64 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dgrb_state~64, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dgrb_state.s_rdata_valid_align , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dgrb_state.s_rdata_valid_align, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector24~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector24~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_ac_req.s_ac_read_rdv , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_ac_req.s_ac_read_rdv, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_addr_cmd_state~6 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_addr_cmd_state~6, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|ac_block:sig_addr_cmd_state.s_ac_read_rdv , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\ac_block:sig_addr_cmd_state.s_ac_read_rdv, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_addr_cmd_state~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_addr_cmd_state~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_addr_cmd_state~3 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_addr_cmd_state~3, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_addr_cmd_state~5 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_addr_cmd_state~5, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|ac_block:sig_addr_cmd_state.s_ac_idle , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\ac_block:sig_addr_cmd_state.s_ac_idle, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_addr_cmd_state~7 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_addr_cmd_state~7, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|ac_block:sig_addr_cmd_state.s_ac_read_poa_mtp , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\ac_block:sig_addr_cmd_state.s_ac_read_poa_mtp, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|ac_block:sig_addr_cmd_last_state.s_ac_read_poa_mtp , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\ac_block:sig_addr_cmd_last_state.s_ac_read_poa_mtp, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|ac_block:sig_count[7]~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\ac_block:sig_count[7]~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|ac_block:sig_count[4]~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\ac_block:sig_count[4]~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|ac_block:sig_addr_cmd_last_state.s_ac_read_rdv , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\ac_block:sig_addr_cmd_last_state.s_ac_read_rdv, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|ac_block:sig_addr_cmd_last_state.s_ac_read_mtp , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\ac_block:sig_addr_cmd_last_state.s_ac_read_mtp, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|ac_block:sig_count[1]~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\ac_block:sig_count[1]~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|ac_block:sig_count[1]~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\ac_block:sig_count[1]~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector179~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector179~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector179~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector179~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add24~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add24~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector187~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector187~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|ac_block:sig_count[7]~4 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\ac_block:sig_count[7]~4, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector187~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector187~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector187~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector187~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector187~3 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector187~3, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|ac_block:sig_count[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\ac_block:sig_count[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add24~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add24~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|ac_block:sig_count[4]~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\ac_block:sig_count[4]~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|ac_block:sig_count[7]~5 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\ac_block:sig_count[7]~5, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|ac_block:sig_count[1]~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\ac_block:sig_count[1]~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|ac_block:sig_count[1]~3 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\ac_block:sig_count[1]~3, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|ac_block:sig_count[1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\ac_block:sig_count[1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add24~4 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add24~4, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector185~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector185~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|ac_block:sig_count[2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\ac_block:sig_count[2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_addr_cmd[0].addr[0]~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_addr_cmd[0].addr[0]~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add24~6 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add24~6, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|ac_block:sig_count[7]~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\ac_block:sig_count[7]~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|ac_block:sig_count[7]~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\ac_block:sig_count[7]~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|btp_addr_array~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|btp_addr_array~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|ac_block:sig_count[7]~3 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\ac_block:sig_count[7]~3, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector184~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector184~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|ac_block:sig_count[3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\ac_block:sig_count[3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Equal18~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Equal18~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|ac_block:sig_count[4]~3 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\ac_block:sig_count[4]~3, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add24~8 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add24~8, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|ac_block:sig_count[4]~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\ac_block:sig_count[4]~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector183~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector183~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|ac_block:sig_count[4] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\ac_block:sig_count[4], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add24~10 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add24~10, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|ac_block:sig_count[5]~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\ac_block:sig_count[5]~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|ac_block:sig_count[5]~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\ac_block:sig_count[5]~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|ac_block:sig_count[5] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\ac_block:sig_count[5], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add24~12 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add24~12, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|ac_block:sig_count[6]~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\ac_block:sig_count[6]~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|ac_block:sig_count[6]~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\ac_block:sig_count[6]~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|ac_block:sig_count[6] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\ac_block:sig_count[6], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add24~14 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add24~14, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector180~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector180~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|ac_block:sig_count[7] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\ac_block:sig_count[7], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Equal18~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Equal18~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Equal18~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Equal18~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_addr_cmd_state~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_addr_cmd_state~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_addr_cmd_state~4 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_addr_cmd_state~4, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|ac_block:sig_addr_cmd_state.s_ac_relax , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\ac_block:sig_addr_cmd_state.s_ac_relax, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|ac_block:sig_setup[0]~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\ac_block:sig_setup[0]~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|ac_block:sig_setup[1]~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\ac_block:sig_setup[1]~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|ac_block:sig_setup[2]~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\ac_block:sig_setup[2]~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|ac_block:sig_setup[2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\ac_block:sig_setup[2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|ac_block:sig_setup[3]~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\ac_block:sig_setup[3]~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|ac_block:sig_setup[3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\ac_block:sig_setup[3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|ac_block:sig_setup[4]~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\ac_block:sig_setup[4]~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|ac_block:sig_setup[4] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\ac_block:sig_setup[4], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector141~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector141~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|ac_block:sig_setup[4]~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\ac_block:sig_setup[4]~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|ac_block:sig_setup[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\ac_block:sig_setup[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|ac_block:sig_setup[1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\ac_block:sig_setup[1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector141~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector141~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector141~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector141~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dimm_driving_dq , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dimm_driving_dq, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector52~3 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector52~3, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector51~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector51~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|rsc_block:sig_rsc_state.s_rsc_wait_for_idle_dimm , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\rsc_block:sig_rsc_state.s_rsc_wait_for_idle_dimm, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector52~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector52~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector52~4 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector52~4, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|rsc_block:sig_rsc_state.s_rsc_flush_datapath , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\rsc_block:sig_rsc_state.s_rsc_flush_datapath, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|rsc_block:sig_rsc_last_state.s_rsc_flush_datapath , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\rsc_block:sig_rsc_last_state.s_rsc_flush_datapath, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|rsc_block:sig_count[3]~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\rsc_block:sig_count[3]~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|rsc_block:sig_count[3]~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\rsc_block:sig_count[3]~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add6~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add6~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dgrb_last_state.s_track , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dgrb_last_state.s_track, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|cdvw_proc~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|cdvw_proc~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|cdvw_block:sig_cdvw_calc_1t , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\cdvw_block:sig_cdvw_calc_1t, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.current_window_centre[0]~9 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.current_window_centre[0]~9, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.current_bit[0]~7 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.current_bit[0]~7, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~8 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~8, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.current_bit[1]~14 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.current_bit[1]~14, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.current_bit[6]~13 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.current_bit[6]~13, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.current_bit[1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.current_bit[1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.current_bit[2]~16 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.current_bit[2]~16, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.current_bit[2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.current_bit[2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.current_bit[3]~18 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.current_bit[3]~18, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.current_bit[3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.current_bit[3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.current_bit[4]~20 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.current_bit[4]~20, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.current_bit[4] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.current_bit[4], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.current_bit[5]~22 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.current_bit[5]~22, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.current_bit[5] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.current_bit[5], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.current_bit[6]~9 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.current_bit[6]~9, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.current_bit[6]~24 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.current_bit[6]~24, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.current_bit[6] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.current_bit[6], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.current_bit[6]~10 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.current_bit[6]~10, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.current_bit[6]~11 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.current_bit[6]~11, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.current_bit[6]~12 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.current_bit[6]~12, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.current_bit[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.current_bit[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|cdvw_proc~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|cdvw_proc~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_rsc_cdvw_shift_in~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_rsc_cdvw_shift_in~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_rsc_cdvw_shift_in , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_rsc_cdvw_shift_in, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector35~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector35~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~168 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~168, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~113 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~113, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector68~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector68~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector68~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector68~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|rsc_block:rsc_proc:v_phase_works , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\rsc_block:rsc_proc:v_phase_works, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_rsc_cdvw_phase~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_rsc_cdvw_phase~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_rsc_cdvw_phase~3 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_rsc_cdvw_phase~3, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_rsc_cdvw_phase , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_rsc_cdvw_phase, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|clk[4]~clkctrl , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|clk[4]~clkctrl, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|mmc|shift_reg_counter[1]~6 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|mmc|shift_reg_counter[1]~6, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|measure_clk_pipe|ams_pipe[0]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|measure_clk_pipe|ams_pipe[0]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|measure_clk_pipe|ams_pipe[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|measure_clk_pipe|ams_pipe[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|measure_clk_pipe|ams_pipe[1]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|measure_clk_pipe|ams_pipe[1]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|measure_clk_pipe|ams_pipe[1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|measure_clk_pipe|ams_pipe[1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|measure_clk_pipe|ams_pipe[1]~clkctrl , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|measure_clk_pipe|ams_pipe[1]~clkctrl, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|mmc|mimic_state.010 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|mmc|mimic_state.010, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|mmc|mimic_state.011 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|mmc|mimic_state.011, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|mmc|mimic_state.100~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|mmc|mimic_state.100~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|mmc|mimic_state.100 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|mmc|mimic_state.100, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.current_window_size[0]~7 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.current_window_size[0]~7, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.current_window_size[0]~21 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.current_window_size[0]~21, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|find_centre_of_largest_data_valid_window~3 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|find_centre_of_largest_data_valid_window~3, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~17 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~17, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.found_a_good_edge , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.found_a_good_edge, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.current_window_size[0]~22 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.current_window_size[0]~22, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.current_window_size[0]~23 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.current_window_size[0]~23, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.current_window_size[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.current_window_size[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.current_window_size[1]~9 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.current_window_size[1]~9, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.current_window_size[1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.current_window_size[1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.current_window_size[2]~11 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.current_window_size[2]~11, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.current_window_size[2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.current_window_size[2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.current_window_size[3]~13 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.current_window_size[3]~13, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.current_window_size[3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.current_window_size[3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.current_window_size[4]~15 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.current_window_size[4]~15, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.current_window_size[4] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.current_window_size[4], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.current_window_size[5]~17 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.current_window_size[5]~17, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.current_window_size[5] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.current_window_size[5], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.current_window_size[6]~19 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.current_window_size[6]~19, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.current_window_size[6] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.current_window_size[6], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~39 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~39, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~40 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~40, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.largest_window_size[5] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.largest_window_size[5], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~41 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~41, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.largest_window_size[4] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.largest_window_size[4], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~42 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~42, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.largest_window_size[3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.largest_window_size[3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~43 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~43, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.largest_window_size[2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.largest_window_size[2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~44 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~44, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.largest_window_size[1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.largest_window_size[1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~45 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~45, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.largest_window_size[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.largest_window_size[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|LessThan3~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|LessThan3~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|LessThan3~3 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|LessThan3~3, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|LessThan3~5 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|LessThan3~5, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|LessThan3~7 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|LessThan3~7, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|LessThan3~9 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|LessThan3~9, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|LessThan3~11 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|LessThan3~11, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|LessThan3~12 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|LessThan3~12, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.largest_window_size[2]~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.largest_window_size[2]~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.largest_window_size[2]~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.largest_window_size[2]~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.largest_window_size[6] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.largest_window_size[6], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~22 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~22, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~23 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~23, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~24 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~24, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~21 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~21, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~25 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~25, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~26 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~26, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~27 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~27, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~28 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~28, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.multiple_eq_windows , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.multiple_eq_windows, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~18 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~18, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.invalid_phase_seen , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.invalid_phase_seen, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~20 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~20, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.first_cycle , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.first_cycle, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|find_centre_of_largest_data_valid_window~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|find_centre_of_largest_data_valid_window~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|find_centre_of_largest_data_valid_window~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|find_centre_of_largest_data_valid_window~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|find_centre_of_largest_data_valid_window~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|find_centre_of_largest_data_valid_window~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~19 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~19, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.valid_phase_seen , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.valid_phase_seen, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~5 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~5, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~6 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~6, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~7 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~7, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~172 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~172, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.status.valid_result , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.status.valid_result, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector95~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector95~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|trk_block:sig_mimic_cdv_found , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\trk_block:sig_mimic_cdv_found, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add11~24 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add11~24, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.current_window_centre[1]~11 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.current_window_centre[1]~11, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~47 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~47, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~48 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~48, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.window_centre_update , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.window_centre_update, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.current_window_centre[0]~26 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.current_window_centre[0]~26, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.current_window_centre[0]~27 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.current_window_centre[0]~27, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.current_window_centre[1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.current_window_centre[1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.current_window_centre[2]~13 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.current_window_centre[2]~13, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.current_window_centre[2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.current_window_centre[2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.current_window_centre[3]~15 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.current_window_centre[3]~15, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.current_window_centre[3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.current_window_centre[3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.current_window_centre[4]~17 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.current_window_centre[4]~17, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.current_window_centre[4] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.current_window_centre[4], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.current_window_centre[5]~19 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.current_window_centre[5]~19, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.current_window_centre[5] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.current_window_centre[5], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.current_window_centre[6]~21 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.current_window_centre[6]~21, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.current_window_centre[6] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.current_window_centre[6], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~29 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~29, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.largest_window_centre[6] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.largest_window_centre[6], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~30 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~30, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.largest_window_centre[5] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.largest_window_centre[5], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|trk_block:sig_mimic_cdv[5]~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\trk_block:sig_mimic_cdv[5]~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|trk_block:sig_mimic_cdv[5] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\trk_block:sig_mimic_cdv[5], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~31 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~31, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.largest_window_centre[4] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.largest_window_centre[4], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|trk_block:sig_mimic_cdv[4] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\trk_block:sig_mimic_cdv[4], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~32 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~32, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.largest_window_centre[3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.largest_window_centre[3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|trk_block:sig_mimic_cdv[3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\trk_block:sig_mimic_cdv[3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~33 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~33, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.largest_window_centre[2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.largest_window_centre[2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|trk_block:sig_mimic_cdv[2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\trk_block:sig_mimic_cdv[2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~34 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~34, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.largest_window_centre[1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.largest_window_centre[1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|trk_block:sig_mimic_cdv[1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\trk_block:sig_mimic_cdv[1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|trk_block:sig_mimic_cdv[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\trk_block:sig_mimic_cdv[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add11~10 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add11~10, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add11~12 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add11~12, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add11~14 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add11~14, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add11~16 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add11~16, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add11~18 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add11~18, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add11~20 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add11~20, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add11~22 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add11~22, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add11~25 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add11~25, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add11~26 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add11~26, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add11~27 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add11~27, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|trk_block:sig_mimic_delta[6] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\trk_block:sig_mimic_delta[6], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_trk_state~27 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_trk_state~27, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_trk_last_state~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_trk_last_state~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|trk_block:sig_trk_last_state.s_trk_cdvw_calc , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\trk_block:sig_trk_last_state.s_trk_cdvw_calc, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_trk_state~11 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_trk_state~11, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add10~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add10~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|trk_block:sig_remaining_samples[0]~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\trk_block:sig_remaining_samples[0]~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector126~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector126~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|trk_block:sig_remaining_samples[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\trk_block:sig_remaining_samples[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add10~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add10~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|trk_block:sig_remaining_samples[1]~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\trk_block:sig_remaining_samples[1]~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector125~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector125~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|trk_block:sig_remaining_samples[1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\trk_block:sig_remaining_samples[1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add10~4 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add10~4, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|trk_block:sig_remaining_samples[2]~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\trk_block:sig_remaining_samples[2]~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector124~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector124~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|trk_block:sig_remaining_samples[2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\trk_block:sig_remaining_samples[2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Equal15~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Equal15~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_remaining_samples~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_remaining_samples~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add10~6 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add10~6, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector123~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector123~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|trk_block:sig_remaining_samples[5]~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\trk_block:sig_remaining_samples[5]~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|trk_block:sig_remaining_samples[3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\trk_block:sig_remaining_samples[3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add10~8 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add10~8, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector122~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector122~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|trk_block:sig_remaining_samples[4] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\trk_block:sig_remaining_samples[4], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add10~10 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add10~10, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector121~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector121~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|trk_block:sig_remaining_samples[5] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\trk_block:sig_remaining_samples[5], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add10~12 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add10~12, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|trk_block:sig_remaining_samples[6]~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\trk_block:sig_remaining_samples[6]~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector120~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector120~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|trk_block:sig_remaining_samples[6] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\trk_block:sig_remaining_samples[6], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add10~14 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add10~14, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|trk_block:sig_remaining_samples[7]~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\trk_block:sig_remaining_samples[7]~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector119~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector119~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|trk_block:sig_remaining_samples[7] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\trk_block:sig_remaining_samples[7], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Equal15~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Equal15~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|shift_in_mmc_seq_value~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|shift_in_mmc_seq_value~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_trk_state~25 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_trk_state~25, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_trk_state~26 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_trk_state~26, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|trk_block:sig_trk_state.s_trk_next_phase , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\trk_block:sig_trk_state.s_trk_next_phase, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_trk_state~10 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_trk_state~10, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector88~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector88~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_trk_state~12 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_trk_state~12, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_trk_state~13 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_trk_state~13, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_trk_state~28 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_trk_state~28, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|trk_block:sig_trk_state.s_trk_cdvw_drift , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\trk_block:sig_trk_state.s_trk_cdvw_drift, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_trk_last_state~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_trk_last_state~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|trk_block:sig_trk_last_state.s_trk_cdvw_drift , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\trk_block:sig_trk_last_state.s_trk_cdvw_drift, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_trk_state~23 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_trk_state~23, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_trk_state~24 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_trk_state~24, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|trk_block:sig_trk_state.s_trk_adjust_resync , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\trk_block:sig_trk_state.s_trk_adjust_resync, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_trk_pll_inc_dec_n~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_trk_pll_inc_dec_n~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|trk_block:sig_trk_last_state.s_trk_adjust_resync , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\trk_block:sig_trk_last_state.s_trk_adjust_resync, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_req_rsc_shift~18 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_req_rsc_shift~18, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|trk_block:sig_req_rsc_shift[5]~6 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\trk_block:sig_req_rsc_shift[5]~6, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|trk_block:sig_req_rsc_shift[5]~10 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\trk_block:sig_req_rsc_shift[5]~10, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add11~32 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add11~32, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|trk_block:sig_mimic_delta[1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\trk_block:sig_mimic_delta[1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add11~33 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add11~33, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|trk_block:sig_mimic_delta[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\trk_block:sig_mimic_delta[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|trk_block:sig_req_rsc_shift[5]~7 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\trk_block:sig_req_rsc_shift[5]~7, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_req_rsc_shift~15 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_req_rsc_shift~15, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add15~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add15~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add18~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add18~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add16~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add16~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_req_rsc_shift~13 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_req_rsc_shift~13, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_req_rsc_shift~14 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_req_rsc_shift~14, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_req_rsc_shift~16 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_req_rsc_shift~16, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|trk_block:sig_req_rsc_shift[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\trk_block:sig_req_rsc_shift[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add15~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add15~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add16~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add16~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add18~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add18~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_req_rsc_shift~20 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_req_rsc_shift~20, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_req_rsc_shift~21 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_req_rsc_shift~21, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|trk_block:sig_req_rsc_shift[5]~9 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\trk_block:sig_req_rsc_shift[5]~9, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|trk_block:sig_req_rsc_shift[1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\trk_block:sig_req_rsc_shift[1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add11~31 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add11~31, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|trk_block:sig_mimic_delta[2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\trk_block:sig_mimic_delta[2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add15~4 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add15~4, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add18~4 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add18~4, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add16~4 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add16~4, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_req_rsc_shift~17 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_req_rsc_shift~17, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_req_rsc_shift~19 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_req_rsc_shift~19, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|trk_block:sig_req_rsc_shift[2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\trk_block:sig_req_rsc_shift[2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add11~30 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add11~30, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|trk_block:sig_mimic_delta[4] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\trk_block:sig_mimic_delta[4], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add11~28 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add11~28, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|trk_block:sig_mimic_delta[3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\trk_block:sig_mimic_delta[3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|trk_proc~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|trk_proc~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add12~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add12~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add12~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add12~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add12~4 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add12~4, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add12~6 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add12~6, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add12~8 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add12~8, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|LessThan8~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|LessThan8~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add11~29 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add11~29, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|trk_block:sig_mimic_delta[5] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\trk_block:sig_mimic_delta[5], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add12~10 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add12~10, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add12~12 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add12~12, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|LessThan8~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|LessThan8~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|trk_block:sig_large_drift_seen~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\trk_block:sig_large_drift_seen~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|trk_block:sig_large_drift_seen , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\trk_block:sig_large_drift_seen, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|trk_block:sig_req_rsc_shift[5]~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\trk_block:sig_req_rsc_shift[5]~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|trk_block:sig_req_rsc_shift[5]~3 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\trk_block:sig_req_rsc_shift[5]~3, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|trk_block:sig_req_rsc_shift[5]~4 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\trk_block:sig_req_rsc_shift[5]~4, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add15~6 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add15~6, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add14~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add14~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_req_rsc_shift~10 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_req_rsc_shift~10, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add13~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add13~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add18~6 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add18~6, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_req_rsc_shift~11 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_req_rsc_shift~11, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add16~6 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add16~6, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_req_rsc_shift~12 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_req_rsc_shift~12, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|trk_block:sig_req_rsc_shift[3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\trk_block:sig_req_rsc_shift[3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add15~8 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add15~8, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add18~8 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add18~8, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_req_rsc_shift~7 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_req_rsc_shift~7, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add13~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add13~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add14~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add14~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_req_rsc_shift~8 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_req_rsc_shift~8, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add16~8 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add16~8, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_req_rsc_shift~9 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_req_rsc_shift~9, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|trk_block:sig_req_rsc_shift[4] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\trk_block:sig_req_rsc_shift[4], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add15~10 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add15~10, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add14~4 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add14~4, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_req_rsc_shift~4 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_req_rsc_shift~4, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add18~10 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add18~10, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add13~4 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add13~4, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_req_rsc_shift~5 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_req_rsc_shift~5, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add16~10 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add16~10, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_req_rsc_shift~6 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_req_rsc_shift~6, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|trk_block:sig_req_rsc_shift[5] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\trk_block:sig_req_rsc_shift[5], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|LessThan11~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|LessThan11~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|LessThan11~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|LessThan11~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|trk_block:sig_req_rsc_shift[5]~5 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\trk_block:sig_req_rsc_shift[5]~5, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|trk_block:sig_req_rsc_shift[5]~8 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\trk_block:sig_req_rsc_shift[5]~8, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add18~12 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add18~12, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add15~12 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add15~12, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_req_rsc_shift~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_req_rsc_shift~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add14~6 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add14~6, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add13~6 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add13~6, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_req_rsc_shift~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_req_rsc_shift~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add16~12 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add16~12, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_req_rsc_shift~3 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_req_rsc_shift~3, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|trk_block:sig_req_rsc_shift[6] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\trk_block:sig_req_rsc_shift[6], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add15~14 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add15~14, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add14~8 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add14~8, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add13~8 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add13~8, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_req_rsc_shift~26 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_req_rsc_shift~26, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_req_rsc_shift~25 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_req_rsc_shift~25, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_req_rsc_shift~22 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_req_rsc_shift~22, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add16~14 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add16~14, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_req_rsc_shift~23 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_req_rsc_shift~23, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add18~14 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add18~14, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_req_rsc_shift~24 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_req_rsc_shift~24, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_req_rsc_shift~27 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_req_rsc_shift~27, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|trk_block:sig_req_rsc_shift[7] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\trk_block:sig_req_rsc_shift[7], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_trk_pll_inc_dec_n~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_trk_pll_inc_dec_n~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_trk_state~15 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_trk_state~15, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_trk_state~20 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_trk_state~20, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_trk_state~19 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_trk_state~19, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_trk_state~18 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_trk_state~18, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_trk_state~21 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_trk_state~21, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_trk_state~29 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_trk_state~29, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_trk_state~30 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_trk_state~30, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|trk_block:sig_trk_state.s_trk_cdvw_calc , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\trk_block:sig_trk_state.s_trk_cdvw_calc, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_trk_state~17 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_trk_state~17, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_trk_state~22 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_trk_state~22, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|trk_block:sig_trk_state.s_trk_cdvw_wait , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\trk_block:sig_trk_state.s_trk_cdvw_wait, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector128~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector128~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_trk_state~31 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_trk_state~31, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|trk_block:sig_trk_state.s_trk_idle , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\trk_block:sig_trk_state.s_trk_idle, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector88~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector88~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|trk_block:sig_trk_state.s_trk_mimic_sample , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\trk_block:sig_trk_state.s_trk_mimic_sample, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_trk_last_state~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_trk_last_state~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|trk_block:sig_trk_last_state.s_trk_mimic_sample , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\trk_block:sig_trk_last_state.s_trk_mimic_sample, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_mmc_start~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_mmc_start~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|trk_block:sig_mmc_start , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\trk_block:sig_mmc_start, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|trk_block:mimic_sample_req:seq_mmc_start_r[0]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\trk_block:mimic_sample_req:seq_mmc_start_r[0]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|trk_block:mimic_sample_req:seq_mmc_start_r[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\trk_block:mimic_sample_req:seq_mmc_start_r[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|trk_block:mimic_sample_req:seq_mmc_start_r[1]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\trk_block:mimic_sample_req:seq_mmc_start_r[1]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|trk_block:mimic_sample_req:seq_mmc_start_r[1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\trk_block:mimic_sample_req:seq_mmc_start_r[1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|trk_block:mimic_sample_req:seq_mmc_start_r[2]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\trk_block:mimic_sample_req:seq_mmc_start_r[2]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|trk_block:mimic_sample_req:seq_mmc_start_r[2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\trk_block:mimic_sample_req:seq_mmc_start_r[2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|seq_mmc_start~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|seq_mmc_start~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|seq_mmc_start , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|seq_mmc_start, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|mmc|seq_mmc_start_metastable[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|mmc|seq_mmc_start_metastable[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|mmc|seq_mmc_start_metastable[1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|mmc|seq_mmc_start_metastable[1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|mmc|seq_mmc_start_metastable[2]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|mmc|seq_mmc_start_metastable[2]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|mmc|seq_mmc_start_metastable[2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|mmc|seq_mmc_start_metastable[2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|mmc|Selector6~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|mmc|Selector6~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|mmc|mimic_state.000 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|mmc|mimic_state.000, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|mmc|shift_reg_counter[1]~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|mmc|shift_reg_counter[1]~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|mmc|start_edge_detected~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|mmc|start_edge_detected~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|mmc|shift_reg_counter[0]~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|mmc|shift_reg_counter[0]~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|mmc|shift_reg_counter[0]~4 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|mmc|shift_reg_counter[0]~4, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|mmc|shift_reg_counter[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|mmc|shift_reg_counter[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|mmc|shift_reg_counter[1]~3 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|mmc|shift_reg_counter[1]~3, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|mmc|shift_reg_counter[1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|mmc|shift_reg_counter[1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|mmc|Add0~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|mmc|Add0~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|mmc|shift_reg_counter[2]~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|mmc|shift_reg_counter[2]~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|mmc|shift_reg_counter[2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|mmc|shift_reg_counter[2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|mmc|Add0~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|mmc|Add0~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|mmc|shift_reg_counter[3]~5 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|mmc|shift_reg_counter[3]~5, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|mmc|shift_reg_counter[3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|mmc|shift_reg_counter[3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|mmc|Equal0~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|mmc|Equal0~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|mmc|Selector7~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|mmc|Selector7~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|mmc|mimic_state.001 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|mmc|mimic_state.001, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|mmc|Selector4~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|mmc|Selector4~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|mmc|mimic_done_out , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|mmc|mimic_done_out, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|trk_block:mmc_seq_req_sync:v_mmc_seq_done_1r~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\trk_block:mmc_seq_req_sync:v_mmc_seq_done_1r~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|trk_block:mmc_seq_req_sync:v_mmc_seq_done_1r , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\trk_block:mmc_seq_req_sync:v_mmc_seq_done_1r, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|trk_block:mmc_seq_req_sync:v_mmc_seq_done_2r~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\trk_block:mmc_seq_req_sync:v_mmc_seq_done_2r~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|trk_block:mmc_seq_req_sync:v_mmc_seq_done_2r , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\trk_block:mmc_seq_req_sync:v_mmc_seq_done_2r, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|trk_block:mmc_seq_req_sync:v_mmc_seq_done_3r , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\trk_block:mmc_seq_req_sync:v_mmc_seq_done_3r, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|trk_block:sig_mmc_seq_done_1t , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\trk_block:sig_mmc_seq_done_1t, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|mmc|shift_reg_s_clr~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|mmc|shift_reg_s_clr~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|mmc|shift_reg_s_clr , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|mmc|shift_reg_s_clr, DDR2_control, 1
instance = comp, \mem_clk[0]~input , mem_clk[0]~input, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|DDR_CLK_OUT[0].ddr_clk_out_p|auto_generated|input_cell_h[0]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|DDR_CLK_OUT[0].ddr_clk_out_p|auto_generated|input_cell_h[0]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|master_ctrl_op_rec~5 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|master_ctrl_op_rec~5, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ac_mux:ctrl_broadcast_r.command.cmd_init_dram , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|\ac_mux:ctrl_broadcast_r.command.cmd_init_dram, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ac_mux:seen_phy_init_complete~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|\ac_mux:seen_phy_init_complete~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ac_mux:seen_phy_init_complete , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|\ac_mux:seen_phy_init_complete, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ac_mux:mem_clk_disable[1]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|\ac_mux:mem_clk_disable[1]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ac_mux:mem_clk_disable[1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|\ac_mux:mem_clk_disable[1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ac_mux:mem_clk_disable[2]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|\ac_mux:mem_clk_disable[2]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ac_mux:mem_clk_disable[2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|\ac_mux:mem_clk_disable[2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_mem_clk_disable~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_mem_clk_disable~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_mem_clk_disable , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_mem_clk_disable, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|DDR_CLK_OUT[0].ddr_clk_out_p|auto_generated|input_cell_h[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|DDR_CLK_OUT[0].ddr_clk_out_p|auto_generated|input_cell_h[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|mmc|mimic_data_in_metastable[0]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|mmc|mimic_data_in_metastable[0]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|mmc|mimic_data_in_metastable[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|mmc|mimic_data_in_metastable[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|mmc|mimic_data_in_metastable[1]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|mmc|mimic_data_in_metastable[1]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|mmc|mimic_data_in_metastable[1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|mmc|mimic_data_in_metastable[1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|mmc|shift_reg_data_out~6 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|mmc|shift_reg_data_out~6, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|mmc|Selector5~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|mmc|Selector5~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|mmc|shift_reg_enable , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|mmc|shift_reg_enable, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|mmc|shift_reg_data_out[3]~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|mmc|shift_reg_data_out[3]~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|mmc|shift_reg_data_out[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|mmc|shift_reg_data_out[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|mmc|shift_reg_data_out~5 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|mmc|shift_reg_data_out~5, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|mmc|shift_reg_data_out[1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|mmc|shift_reg_data_out[1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|mmc|shift_reg_data_out~4 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|mmc|shift_reg_data_out~4, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|mmc|shift_reg_data_out[2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|mmc|shift_reg_data_out[2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|mmc|shift_reg_data_out~3 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|mmc|shift_reg_data_out~3, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|mmc|shift_reg_data_out[3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|mmc|shift_reg_data_out[3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|mmc|mimic_value_captured~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|mmc|mimic_value_captured~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|mmc|shift_reg_data_out~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|mmc|shift_reg_data_out~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|mmc|shift_reg_data_out[4] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|mmc|shift_reg_data_out[4], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|mmc|shift_reg_data_out~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|mmc|shift_reg_data_out~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|mmc|shift_reg_data_out[5] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|mmc|shift_reg_data_out[5], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|mmc|mimic_value_captured~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|mmc|mimic_value_captured~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|mmc|mimic_value_captured~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|mmc|mimic_value_captured~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|mmc|mimic_value_captured , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|mmc|mimic_value_captured, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|trk_block:mmc_seq_value_r , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\trk_block:mmc_seq_value_r, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_trk_cdvw_phase~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_trk_cdvw_phase~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_trk_cdvw_phase , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_trk_cdvw_phase, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|WideOr12~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|WideOr12~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|working_window~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|working_window~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~169 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~169, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~170 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~170, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~171 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~171, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[111] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[111], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~167 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~167, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[69]~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[69]~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[110] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[110], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~166 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~166, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[109] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[109], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~165 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~165, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[108] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[108], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~164 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~164, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[107] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[107], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~163 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~163, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[106] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[106], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~162 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~162, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[105] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[105], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~161 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~161, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[104] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[104], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~160 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~160, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[103] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[103], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~159 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~159, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[102] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[102], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~158 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~158, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[101] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[101], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~157 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~157, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[100] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[100], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~156 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~156, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[99] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[99], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~155 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~155, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[98] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[98], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~154 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~154, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[97] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[97], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~153 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~153, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[96] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[96], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~152 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~152, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[95] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[95], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~151 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~151, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[94] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[94], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~150 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~150, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[93] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[93], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~149 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~149, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[92] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[92], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~148 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~148, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[91] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[91], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~147 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~147, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[90] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[90], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~146 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~146, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[89] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[89], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~145 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~145, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[88] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[88], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~144 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~144, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[87] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[87], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~143 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~143, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[86] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[86], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~142 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~142, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[85] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[85], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~141 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~141, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[84] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[84], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~140 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~140, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[83] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[83], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~139 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~139, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[82] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[82], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~138 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~138, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[81] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[81], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~137 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~137, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[80] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[80], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~136 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~136, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[79] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[79], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~135 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~135, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[78] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[78], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~134 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~134, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[77] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[77], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~133 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~133, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[76] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[76], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~132 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~132, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[75] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[75], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~131 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~131, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[74] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[74], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~130 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~130, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[73] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[73], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~129 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~129, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[72] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[72], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~128 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~128, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[71] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[71], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~127 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~127, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[70] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[70], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~126 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~126, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[69] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[69], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~125 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~125, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[68] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[68], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~124 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~124, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[67] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[67], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~123 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~123, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[66] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[66], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~122 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~122, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[65] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[65], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~121 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~121, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[64] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[64], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~120 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~120, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[63] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[63], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~119 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~119, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[62] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[62], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~118 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~118, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[61] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[61], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~117 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~117, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[60] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[60], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~116 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~116, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[59] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[59], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~115 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~115, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[58] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[58], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~114 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~114, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[57] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[57], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~112 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~112, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[56] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[56], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_trk_cdvw_shift_in , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_trk_cdvw_shift_in, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector35~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector35~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~109 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~109, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~36 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~36, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~110 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~110, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~108 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~108, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~111 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~111, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[55] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[55], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~107 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~107, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[29]~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[29]~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[54] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[54], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~106 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~106, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[53] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[53], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~105 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~105, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[52] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[52], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~104 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~104, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[51] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[51], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~103 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~103, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[50] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[50], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~102 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~102, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[49] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[49], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~101 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~101, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[48] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[48], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~100 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~100, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[47] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[47], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~99 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~99, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[46] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[46], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~98 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~98, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[45] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[45], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~97 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~97, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[44] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[44], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~96 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~96, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[43] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[43], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~95 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~95, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[42] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[42], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~94 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~94, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[41] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[41], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~93 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~93, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[40] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[40], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~92 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~92, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[39] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[39], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~91 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~91, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[38] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[38], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~90 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~90, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[37] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[37], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~89 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~89, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[36] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[36], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~88 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~88, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[35] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[35], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~87 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~87, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[34] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[34], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~86 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~86, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[33] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[33], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~85 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~85, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[32] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[32], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~84 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~84, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[31] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[31], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~83 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~83, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[30] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[30], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~82 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~82, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[29] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[29], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~81 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~81, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[28] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[28], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~80 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~80, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[27] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[27], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~79 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~79, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[26] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[26], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~78 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~78, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[25] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[25], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~77 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~77, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[24] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[24], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~76 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~76, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[23] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[23], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~75 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~75, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[22] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[22], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~74 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~74, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[21] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[21], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~73 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~73, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[20] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[20], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~72 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~72, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[19] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[19], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~71 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~71, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[18] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[18], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~70 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~70, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[17] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[17], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~69 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~69, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[16] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[16], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~68 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~68, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[15] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[15], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~67 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~67, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[14] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[14], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~66 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~66, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[13] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[13], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~65 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~65, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[12] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[12], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~64 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~64, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[11] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[11], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~63 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~63, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[10] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[10], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~62 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~62, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[9] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[9], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~61 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~61, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[8] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[8], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~60 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~60, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[7] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[7], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~59 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~59, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[6] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[6], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~52 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~52, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[5] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[5], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~51 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~51, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[4] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[4], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~50 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~50, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~49 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~49, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~46 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~46, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~38 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~38, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.working_window[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~37 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~37, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.last_bit_value , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.last_bit_value, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.current_window_centre[0]~23 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.current_window_centre[0]~23, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.current_window_centre[0]~24 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.current_window_centre[0]~24, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.current_window_centre[0]~25 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.current_window_centre[0]~25, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.current_window_centre[0]~28 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.current_window_centre[0]~28, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.current_window_centre[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.current_window_centre[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~35 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~35, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.largest_window_centre[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.largest_window_centre[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector47~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector47~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|rsc_block:sig_count[3]~4 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\rsc_block:sig_count[3]~4, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|rsc_block:sig_count[3]~5 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\rsc_block:sig_count[3]~5, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector70~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector70~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|rsc_block:sig_count[3]~3 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\rsc_block:sig_count[3]~3, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|WideOr15~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|WideOr15~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|rsc_block:sig_count[3]~6 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\rsc_block:sig_count[3]~6, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|rsc_block:sig_count[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\rsc_block:sig_count[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Equal12~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Equal12~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|rsc_block:sig_rsc_last_state.s_rsc_cdvw_calc~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\rsc_block:sig_rsc_last_state.s_rsc_cdvw_calc~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|rsc_block:sig_rsc_last_state.s_rsc_cdvw_calc , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\rsc_block:sig_rsc_last_state.s_rsc_cdvw_calc, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector57~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector57~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|rsc_block:sig_rsc_state.s_rsc_cdvw_wait , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\rsc_block:sig_rsc_state.s_rsc_cdvw_wait, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector58~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector58~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector58~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector58~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|rsc_block:sig_rsc_state.s_rsc_seek_cdvw , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\rsc_block:sig_rsc_state.s_rsc_seek_cdvw, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|rsc_block:sig_rsc_last_state.s_rsc_seek_cdvw , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\rsc_block:sig_rsc_last_state.s_rsc_seek_cdvw, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector43~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector43~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add6~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add6~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector46~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector46~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector46~3 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector46~3, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|rsc_block:sig_count[1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\rsc_block:sig_count[1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add6~4 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add6~4, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector45~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector45~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector45~3 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector45~3, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|rsc_block:sig_count[2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\rsc_block:sig_count[2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add6~6 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add6~6, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector44~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector44~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector44~3 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector44~3, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|rsc_block:sig_count[3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\rsc_block:sig_count[3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add6~8 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add6~8, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector43~3 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector43~3, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector43~4 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector43~4, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|rsc_block:sig_count[4] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\rsc_block:sig_count[4], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add6~10 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add6~10, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector42~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector42~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|rsc_block:sig_count[5] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\rsc_block:sig_count[5], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add6~12 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add6~12, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector41~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector41~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|rsc_block:sig_count[6] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\rsc_block:sig_count[6], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector40~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector40~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector40~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector40~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector40~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector40~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add6~14 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add6~14, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector40~3 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector40~3, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector40~4 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector40~4, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector40~5 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector40~5, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector40~6 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector40~6, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|rsc_block:sig_count[7] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\rsc_block:sig_count[7], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Equal12~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Equal12~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Equal12~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Equal12~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector70~5 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector70~5, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector49~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector49~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector55~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector55~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|rsc_block:sig_rsc_state.s_rsc_rewind_phase , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\rsc_block:sig_rsc_state.s_rsc_rewind_phase, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector85~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector85~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector85~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector85~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_rsc_ack , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_rsc_ack, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_rsc_req~16 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_rsc_req~16, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_rsc_req.s_rsc_reset_cdvw , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_rsc_req.s_rsc_reset_cdvw, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector54~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector54~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|rsc_block:sig_rsc_state.s_rsc_reset_cdvw , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\rsc_block:sig_rsc_state.s_rsc_reset_cdvw, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector97~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector97~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector98~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector98~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector99~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector99~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector101~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector101~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector102~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector102~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add17~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add17~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add17~17 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add17~17, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add17~18 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add17~18, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add17~20 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add17~20, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|trk_block:sig_rsc_drift[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\trk_block:sig_rsc_drift[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add17~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add17~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add17~3 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add17~3, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add17~21 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add17~21, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|trk_block:sig_rsc_drift[1]~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\trk_block:sig_rsc_drift[1]~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_rsc_drift~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_rsc_drift~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|trk_block:sig_rsc_drift[1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\trk_block:sig_rsc_drift[1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add17~5 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add17~5, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add17~22 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add17~22, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|trk_block:sig_rsc_drift[2]~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\trk_block:sig_rsc_drift[2]~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_rsc_drift~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_rsc_drift~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|trk_block:sig_rsc_drift[2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\trk_block:sig_rsc_drift[2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add17~7 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add17~7, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add17~23 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add17~23, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector100~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector100~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|trk_block:sig_rsc_drift[3]~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\trk_block:sig_rsc_drift[3]~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_rsc_drift~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_rsc_drift~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|trk_block:sig_rsc_drift[3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\trk_block:sig_rsc_drift[3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add17~9 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add17~9, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add17~24 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add17~24, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|trk_block:sig_rsc_drift[4]~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\trk_block:sig_rsc_drift[4]~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_rsc_drift~3 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_rsc_drift~3, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|trk_block:sig_rsc_drift[4] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\trk_block:sig_rsc_drift[4], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add17~11 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add17~11, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add17~25 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add17~25, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|trk_block:sig_rsc_drift[5]~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\trk_block:sig_rsc_drift[5]~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_rsc_drift~4 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_rsc_drift~4, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|trk_block:sig_rsc_drift[5] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\trk_block:sig_rsc_drift[5], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add17~13 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add17~13, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add17~26 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add17~26, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|trk_block:sig_rsc_drift[6]~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\trk_block:sig_rsc_drift[6]~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_rsc_drift~5 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_rsc_drift~5, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|trk_block:sig_rsc_drift[6] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\trk_block:sig_rsc_drift[6], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add17~15 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add17~15, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add17~19 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add17~19, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|trk_block:sig_rsc_drift[7] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\trk_block:sig_rsc_drift[7], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector70~3 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector70~3, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector70~4 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector70~4, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|cal_codvw_phase[6] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|cal_codvw_phase[6], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector71~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector71~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|cal_codvw_phase[5] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|cal_codvw_phase[5], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector72~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector72~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|cal_codvw_phase[4] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|cal_codvw_phase[4], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector73~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector73~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|cal_codvw_phase[3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|cal_codvw_phase[3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector74~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector74~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|cal_codvw_phase[2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|cal_codvw_phase[2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector75~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector75~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|cal_codvw_phase[1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|cal_codvw_phase[1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector76~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector76~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|cal_codvw_phase[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|cal_codvw_phase[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add9~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add9~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add9~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add9~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add9~4 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add9~4, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add9~6 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add9~6, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add9~8 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add9~8, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add9~10 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add9~10, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add9~12 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add9~12, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add9~15 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add9~15, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add9~16 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add9~16, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add8~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add8~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add8~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add8~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add8~3 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add8~3, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add8~5 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add8~5, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add8~7 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add8~7, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add5~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add5~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add8~20 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add8~20, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|WideOr17~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|WideOr17~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|rsc_block:sig_num_phase_shifts[3]~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\rsc_block:sig_num_phase_shifts[3]~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector60~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector60~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_phs_shft_busy_1t , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_phs_shft_busy_1t, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|rsc_block:sig_num_phase_shifts[3]~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\rsc_block:sig_num_phase_shifts[3]~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|rsc_block:sig_num_phase_shifts[3]~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\rsc_block:sig_num_phase_shifts[3]~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|rsc_block:sig_num_phase_shifts[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\rsc_block:sig_num_phase_shifts[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add5~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add5~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add8~19 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add8~19, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|rsc_block:sig_num_phase_shifts[1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\rsc_block:sig_num_phase_shifts[1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add5~4 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add5~4, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add8~18 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add8~18, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|rsc_block:sig_num_phase_shifts[2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\rsc_block:sig_num_phase_shifts[2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add5~6 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add5~6, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add8~17 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add8~17, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|rsc_block:sig_num_phase_shifts[3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\rsc_block:sig_num_phase_shifts[3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add8~9 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add8~9, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add8~11 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add8~11, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add8~13 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add8~13, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector63~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector63~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector63~3 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector63~3, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector63~4 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector63~4, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector63~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector63~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add5~8 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add5~8, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector63~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector63~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector63~5 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector63~5, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|rsc_block:sig_num_phase_shifts[4] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\rsc_block:sig_num_phase_shifts[4], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add5~10 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add5~10, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add8~16 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add8~16, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|rsc_block:sig_num_phase_shifts[5] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\rsc_block:sig_num_phase_shifts[5], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add5~12 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add5~12, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add8~15 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add8~15, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|rsc_block:sig_num_phase_shifts[6] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\rsc_block:sig_num_phase_shifts[6], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Equal11~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Equal11~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Equal11~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Equal11~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector49~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector49~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|rsc_block:sig_rsc_state.s_rsc_next_phase , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\rsc_block:sig_rsc_state.s_rsc_next_phase, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector50~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector50~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector50~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector50~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|rsc_block:sig_rsc_state.s_rsc_test_phase , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\rsc_block:sig_rsc_state.s_rsc_test_phase, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector39~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector39~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dq_pin_ctr[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dq_pin_ctr[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Mux0~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Mux0~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Mux0~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Mux0~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Mux0~7 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Mux0~7, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Mux0~8 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Mux0~8, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Mux0~4 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Mux0~4, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Mux0~5 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Mux0~5, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Mux0~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Mux0~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Mux0~3 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Mux0~3, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Mux0~6 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Mux0~6, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Mux0~9 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Mux0~9, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|tp_match_block:sig_rdata_current_pin[12] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\tp_match_block:sig_rdata_current_pin[12], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Equal13~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Equal13~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Equal14~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Equal14~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Equal14~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Equal14~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_poa_match , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_poa_match, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|tp_match_block:sig_rdata_valid_1t~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\tp_match_block:sig_rdata_valid_1t~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|tp_match_block:sig_rdata_valid_1t , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\tp_match_block:sig_rdata_valid_1t, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|tp_match_block:sig_rdata_valid_2t~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\tp_match_block:sig_rdata_valid_2t~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|tp_match_block:sig_rdata_valid_2t , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\tp_match_block:sig_rdata_valid_2t, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|poa_match_proc~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|poa_match_proc~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_poa_match_en , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_poa_match_en, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_poa_state~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_poa_state~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|poa_block:sig_poa_state , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\poa_block:sig_poa_state, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_poa_ack~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_poa_ack~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_poa_ack , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_poa_ack, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_trk_state~14 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_trk_state~14, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_trk_state~16 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_trk_state~16, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|trk_block:sig_trk_state.s_trk_complete , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\trk_block:sig_trk_state.s_trk_complete, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector128~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector128~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_trk_ack , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_trk_ack, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dgrb_state~39 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dgrb_state~39, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dgrb_state~40 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dgrb_state~40, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dgrb_state~41 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dgrb_state~41, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dgrb_state~42 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dgrb_state~42, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dgrb_state~44 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dgrb_state~44, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dgrb_state~43 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dgrb_state~43, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dgrb_state~45 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dgrb_state~45, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dgrb_state~46 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dgrb_state~46, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dgrb_state~69 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dgrb_state~69, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|WideOr2~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|WideOr2~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dgrb_state~34 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dgrb_state~34, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dgrb_state~47 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dgrb_state~47, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dgrb_state.s_adv_wd_lat , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dgrb_state.s_adv_wd_lat, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dgrb_last_state.s_adv_wd_lat , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dgrb_last_state.s_adv_wd_lat, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_wd_lat~5 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_wd_lat~5, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|dgrb_main_block:sig_wd_lat[4]~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\dgrb_main_block:sig_wd_lat[4]~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|dgrb_main_block:sig_wd_lat[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\dgrb_main_block:sig_wd_lat[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|wd_lat[0]~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|wd_lat[0]~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|wd_lat[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|wd_lat[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_wd_lat~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_wd_lat~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|dgrb_main_block:sig_wd_lat[2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\dgrb_main_block:sig_wd_lat[2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|wd_lat[2]~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|wd_lat[2]~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|wd_lat[2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|wd_lat[2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_wd_lat~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_wd_lat~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|dgrb_main_block:sig_wd_lat[1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\dgrb_main_block:sig_wd_lat[1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|wd_lat[1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|wd_lat[1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_wd_lat~4 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_wd_lat~4, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|dgrb_main_block:sig_wd_lat[3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\dgrb_main_block:sig_wd_lat[3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|wd_lat[3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|wd_lat[3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_wd_lat~3 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_wd_lat~3, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|dgrb_main_block:sig_wd_lat[4] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\dgrb_main_block:sig_wd_lat[4], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|wd_lat[4] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|wd_lat[4], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|Equal17~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|Equal17~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|Equal17~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|Equal17~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|afi_wlat_eq_0[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|afi_wlat_eq_0[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|Equal19~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|Equal19~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|afi_wlat_minus_3[0][1]~4 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|afi_wlat_minus_3[0][1]~4, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|afi_wlat_minus_3[0][1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|afi_wlat_minus_3[0][1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|afi_wlat_minus_1[0][0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|afi_wlat_minus_1[0][0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|afi_wlat_minus_3[0][2]~6 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|afi_wlat_minus_3[0][2]~6, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|afi_wlat_minus_3[0][2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|afi_wlat_minus_3[0][2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|afi_wlat_minus_3[0][3]~8 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|afi_wlat_minus_3[0][3]~8, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|afi_wlat_minus_3[0][4]~10 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|afi_wlat_minus_3[0][4]~10, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|afi_wlat_minus_3[0][4] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|afi_wlat_minus_3[0][4], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|afi_wlat_minus_3[0][3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|afi_wlat_minus_3[0][3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2[0][2]~12 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2[0][2]~12, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2[0][2]~13 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2[0][2]~13, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|rdwr_data_valid_pipe[0]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|rdwr_data_valid_pipe[0]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|rdwr_data_valid_pipe[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|rdwr_data_valid_pipe[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2[0][2]~8 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2[0][2]~8, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2[0][2]~10 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2[0][2]~10, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|rdwr_data_valid_pipe[1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|rdwr_data_valid_pipe[1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|rdwr_data_valid_pipe[2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|rdwr_data_valid_pipe[2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2[0][2]~11 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2[0][2]~11, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|rdwr_data_valid_pipe_eq_afi_wlat_minus_2~15 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|rdwr_data_valid_pipe_eq_afi_wlat_minus_2~15, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|rdwr_data_valid_pipe[3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|rdwr_data_valid_pipe[3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|rdwr_data_valid_pipe[4] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|rdwr_data_valid_pipe[4], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|rdwr_data_valid_pipe[5]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|rdwr_data_valid_pipe[5]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|rdwr_data_valid_pipe[5] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|rdwr_data_valid_pipe[5], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|rdwr_data_valid_pipe[6]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|rdwr_data_valid_pipe[6]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|rdwr_data_valid_pipe[6] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|rdwr_data_valid_pipe[6], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|rdwr_data_valid_pipe[7] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|rdwr_data_valid_pipe[7], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|rdwr_data_valid_pipe_eq_afi_wlat_minus_2~13 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|rdwr_data_valid_pipe_eq_afi_wlat_minus_2~13, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|rdwr_data_valid_pipe_eq_afi_wlat_minus_2~14 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|rdwr_data_valid_pipe_eq_afi_wlat_minus_2~14, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|rdwr_data_valid_pipe_eq_afi_wlat_minus_2~16 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|rdwr_data_valid_pipe_eq_afi_wlat_minus_2~16, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2[0][2]~9 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2[0][2]~9, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|rdwr_data_valid_pipe[8] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|rdwr_data_valid_pipe[8], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|rdwr_data_valid_pipe[9] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|rdwr_data_valid_pipe[9], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|rdwr_data_valid_pipe[10]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|rdwr_data_valid_pipe[10]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|rdwr_data_valid_pipe[10] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|rdwr_data_valid_pipe[10], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|rdwr_data_valid_pipe[11] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|rdwr_data_valid_pipe[11], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|rdwr_data_valid_pipe_eq_afi_wlat_minus_2~11 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|rdwr_data_valid_pipe_eq_afi_wlat_minus_2~11, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|rdwr_data_valid_pipe_eq_afi_wlat_minus_2~12 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|rdwr_data_valid_pipe_eq_afi_wlat_minus_2~12, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|rdwr_data_valid_pipe_eq_afi_wlat_minus_2~17 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|rdwr_data_valid_pipe_eq_afi_wlat_minus_2~17, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|rdwr_data_valid_pipe[12] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|rdwr_data_valid_pipe[12], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|rdwr_data_valid_pipe[13]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|rdwr_data_valid_pipe[13]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|rdwr_data_valid_pipe[13] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|rdwr_data_valid_pipe[13], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|rdwr_data_valid_pipe_eq_afi_wlat_minus_2~18 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|rdwr_data_valid_pipe_eq_afi_wlat_minus_2~18, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|rdwr_data_valid_pipe[14]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|rdwr_data_valid_pipe[14]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|rdwr_data_valid_pipe[14] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|rdwr_data_valid_pipe[14], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|rdwr_data_valid_pipe[15] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|rdwr_data_valid_pipe[15], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|rdwr_data_valid_pipe_eq_afi_wlat_minus_2~19 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|rdwr_data_valid_pipe_eq_afi_wlat_minus_2~19, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|rdwr_data_valid_pipe[16] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|rdwr_data_valid_pipe[16], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|rdwr_data_valid_pipe[17] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|rdwr_data_valid_pipe[17], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|rdwr_data_valid_pipe[18] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|rdwr_data_valid_pipe[18], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|rdwr_data_valid_pipe[19] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|rdwr_data_valid_pipe[19], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|rdwr_data_valid_pipe[20] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|rdwr_data_valid_pipe[20], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|rdwr_data_valid_pipe[21]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|rdwr_data_valid_pipe[21]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|rdwr_data_valid_pipe[21] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|rdwr_data_valid_pipe[21], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|rdwr_data_valid_pipe[22]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|rdwr_data_valid_pipe[22]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|rdwr_data_valid_pipe[22] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|rdwr_data_valid_pipe[22], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|rdwr_data_valid_pipe[23]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|rdwr_data_valid_pipe[23]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|rdwr_data_valid_pipe[23] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|rdwr_data_valid_pipe[23], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|rdwr_data_valid_pipe[24]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|rdwr_data_valid_pipe[24]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|rdwr_data_valid_pipe[24] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|rdwr_data_valid_pipe[24], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|rdwr_data_valid_pipe[25]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|rdwr_data_valid_pipe[25]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|rdwr_data_valid_pipe[25] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|rdwr_data_valid_pipe[25], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|rdwr_data_valid_pipe_eq_afi_wlat_minus_2~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|rdwr_data_valid_pipe_eq_afi_wlat_minus_2~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|rdwr_data_valid_pipe[26]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|rdwr_data_valid_pipe[26]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|rdwr_data_valid_pipe[26] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|rdwr_data_valid_pipe[26], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|rdwr_data_valid_pipe[27]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|rdwr_data_valid_pipe[27]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|rdwr_data_valid_pipe[27] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|rdwr_data_valid_pipe[27], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|rdwr_data_valid_pipe[28] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|rdwr_data_valid_pipe[28], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|rdwr_data_valid_pipe[29] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|rdwr_data_valid_pipe[29], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|rdwr_data_valid_pipe_eq_afi_wlat_minus_2~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|rdwr_data_valid_pipe_eq_afi_wlat_minus_2~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|rdwr_data_valid_pipe_eq_afi_wlat_minus_2~8 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|rdwr_data_valid_pipe_eq_afi_wlat_minus_2~8, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|rdwr_data_valid_pipe[30] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|rdwr_data_valid_pipe[30], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|rdwr_data_valid_pipe[31] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|rdwr_data_valid_pipe[31], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|rdwr_data_valid_pipe_eq_afi_wlat_minus_2~9 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|rdwr_data_valid_pipe_eq_afi_wlat_minus_2~9, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|rdwr_data_valid_pipe_eq_afi_wlat_minus_2~5 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|rdwr_data_valid_pipe_eq_afi_wlat_minus_2~5, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|rdwr_data_valid_pipe_eq_afi_wlat_minus_2~6 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|rdwr_data_valid_pipe_eq_afi_wlat_minus_2~6, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|rdwr_data_valid_pipe_eq_afi_wlat_minus_2~3 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|rdwr_data_valid_pipe_eq_afi_wlat_minus_2~3, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|rdwr_data_valid_pipe_eq_afi_wlat_minus_2~4 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|rdwr_data_valid_pipe_eq_afi_wlat_minus_2~4, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|rdwr_data_valid_pipe_eq_afi_wlat_minus_2~7 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|rdwr_data_valid_pipe_eq_afi_wlat_minus_2~7, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|rdwr_data_valid_pipe_eq_afi_wlat_minus_2~10 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|rdwr_data_valid_pipe_eq_afi_wlat_minus_2~10, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|rdwr_data_valid_pipe_eq_afi_wlat_minus_2~20 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|rdwr_data_valid_pipe_eq_afi_wlat_minus_2~20, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|rdwr_data_valid_pipe_eq_afi_wlat_minus_2[0]~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|rdwr_data_valid_pipe_eq_afi_wlat_minus_2[0]~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|doing_write_pipe_eq_afi_wlat_minus_2~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|doing_write_pipe_eq_afi_wlat_minus_2~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|rdwr_data_valid_pipe_eq_afi_wlat_minus_2[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|rdwr_data_valid_pipe_eq_afi_wlat_minus_2[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|Equal20~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|Equal20~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|valid~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|valid~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|valid[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|valid[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|valid_combi~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|valid_combi~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|valid_combi[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|valid_combi[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|tbp_load[0]~4 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|tbp_load[0]~4, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|tbp_load[2]~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|tbp_load[2]~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|WideOr5 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|WideOr5, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|cmd_gen_inst|split_size[0]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|cmd_gen_inst|split_size[0]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list[7][2]~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list[7][2]~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|valid~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|valid~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|valid[3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|valid[3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|valid_combi~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|valid_combi~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|valid_combi[3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|valid_combi[3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|WideAnd1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|WideAnd1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|rdv_pipe|ctl_rdata_valid~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|rdv_pipe|ctl_rdata_valid~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|rdv_pipe|ctl_rdata_valid[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|rdv_pipe|ctl_rdata_valid[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|Add2~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|Add2~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|bg_do_read[1]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|bg_do_read[1]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|bg_do_read[1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|bg_do_read[1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|pending_rd_fifo|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|pending_rd_fifo|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|pending_rd_fifo|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|_~13 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|pending_rd_fifo|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|_~13, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|pending_rd_fifo|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|pending_rd_fifo|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|pending_rd_fifo|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|pending_rd_fifo|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|pending_rd_fifo|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|pending_rd_fifo|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|pending_rd_fifo|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|pending_rd_fifo|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|pending_rd_fifo|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|pending_rd_fifo|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|pending_rd_fifo|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|pending_rd_fifo|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|pending_rd_fifo|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|pending_rd_fifo|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|pending_rd_fifo|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|_~9 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|pending_rd_fifo|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|_~9, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|pending_rd_fifo|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|_~10 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|pending_rd_fifo|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|_~10, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|pending_rd_fifo|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|full_dff , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|pending_rd_fifo|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|full_dff, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|pending_rd_fifo|fifo_put , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|pending_rd_fifo|fifo_put, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|pending_rd_fifo|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|wrreq_delaya[1]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|pending_rd_fifo|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|wrreq_delaya[1]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|pending_rd_fifo|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|wrreq_delaya[1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|pending_rd_fifo|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|wrreq_delaya[1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|pending_rd_fifo|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|_~7 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|pending_rd_fifo|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|_~7, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|pending_rd_fifo|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|_~4 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|pending_rd_fifo|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|_~4, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|pending_rd_fifo|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|usedw_is_0_dff , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|pending_rd_fifo|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|usedw_is_0_dff, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|pending_rd_fifo|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|pending_rd_fifo|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|pending_rd_fifo|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|usedw_will_be_1~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|pending_rd_fifo|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|usedw_will_be_1~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|pending_rd_fifo|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|usedw_is_1_dff , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|pending_rd_fifo|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|usedw_is_1_dff, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|pending_rd_fifo|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|usedw_will_be_2~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|pending_rd_fifo|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|usedw_will_be_2~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|pending_rd_fifo|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|usedw_will_be_2~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|pending_rd_fifo|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|usedw_will_be_2~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|pending_rd_fifo|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|usedw_is_2_dff , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|pending_rd_fifo|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|usedw_is_2_dff, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|pending_rd_fifo|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|wrreq_delaya[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|pending_rd_fifo|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|wrreq_delaya[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|pending_rd_fifo|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|pulse_ram_output~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|pending_rd_fifo|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|pulse_ram_output~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|pending_rd_fifo|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|pulse_ram_output~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|pending_rd_fifo|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|pulse_ram_output~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|pending_rd_fifo|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|pulse_ram_output~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|pending_rd_fifo|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|pulse_ram_output~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|valid~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|valid~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|valid[2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|valid[2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|age~9 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|age~9, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|age[0][2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|age[0][2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|age~10 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|age~10, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|age[0][3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|age[0][3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|max_burst_left[1]~3 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|max_burst_left[1]~3, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|max_burst_left[1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|max_burst_left[1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|Add7~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|Add7~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|max_burst_left[3]~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|max_burst_left[3]~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|max_burst_left[3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|max_burst_left[3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|LessThan6~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|LessThan6~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|max_burst_left[0]~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|max_burst_left[0]~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|max_burst_left[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|max_burst_left[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|Add7~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|Add7~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|max_burst_left[2]~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|max_burst_left[2]~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|max_burst_left[2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|max_burst_left[2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|int_interrupt_disable_ready~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|int_interrupt_disable_ready~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|int_interrupt_disable_ready , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|int_interrupt_disable_ready, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|write[1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|write[1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|write[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|write[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|WideOr0~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|WideOr0~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|write[2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|write[2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|write[3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|write[3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|WideOr0~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|WideOr0~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|WideOr5~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|WideOr5~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|rdwr_monitor_per_chip[0].int_do_write_this_chip~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|rdwr_monitor_per_chip[0].int_do_write_this_chip~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|WideOr0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|WideOr0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|rdwr_monitor_per_chip[0].int_do_read_this_chip~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|rdwr_monitor_per_chip[0].int_do_read_this_chip~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[0].odt_gen_inst|ddr2_odt_gen[0].alt_mem_ddrx_ddr2_odt_gen_inst|write_latency[3]~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[0].odt_gen_inst|ddr2_odt_gen[0].alt_mem_ddrx_ddr2_odt_gen_inst|write_latency[3]~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[0].odt_gen_inst|ddr2_odt_gen[0].alt_mem_ddrx_ddr2_odt_gen_inst|write_latency[3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[0].odt_gen_inst|ddr2_odt_gen[0].alt_mem_ddrx_ddr2_odt_gen_inst|write_latency[3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|rdwr_monitor_per_chip[0].read_cnt_diff_chip[0]~5 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|rdwr_monitor_per_chip[0].read_cnt_diff_chip[0]~5, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|rdwr_monitor_per_chip[0].read_cnt_diff_chip[1]~7 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|rdwr_monitor_per_chip[0].read_cnt_diff_chip[1]~7, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|rdwr_monitor_per_chip[0].read_cnt_diff_chip[2]~9 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|rdwr_monitor_per_chip[0].read_cnt_diff_chip[2]~9, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|rdwr_monitor_per_chip[0].read_cnt_diff_chip[2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|rdwr_monitor_per_chip[0].read_cnt_diff_chip[2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|rdwr_monitor_per_chip[0].read_cnt_diff_chip[3]~11 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|rdwr_monitor_per_chip[0].read_cnt_diff_chip[3]~11, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|rdwr_monitor_per_chip[0].read_cnt_diff_chip[3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|rdwr_monitor_per_chip[0].read_cnt_diff_chip[3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|rdwr_monitor_per_chip[0].read_cnt_diff_chip[4]~13 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|rdwr_monitor_per_chip[0].read_cnt_diff_chip[4]~13, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|rdwr_monitor_per_chip[0].read_cnt_diff_chip[4] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|rdwr_monitor_per_chip[0].read_cnt_diff_chip[4], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|Equal4~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|Equal4~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|Equal4~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|Equal4~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|rdwr_monitor_per_chip[0].read_cnt_diff_chip[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|rdwr_monitor_per_chip[0].read_cnt_diff_chip[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|rdwr_monitor_per_chip[0].read_cnt_diff_chip[1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|rdwr_monitor_per_chip[0].read_cnt_diff_chip[1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|LessThan34~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|LessThan34~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|LessThan34~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|LessThan34~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|rdwr_monitor_per_chip[0].compare_rd_cnt_diff_chip_greater_eq_than_t_param_rd_to_rd_diff_chip , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|rdwr_monitor_per_chip[0].compare_rd_cnt_diff_chip_greater_eq_than_t_param_rd_to_rd_diff_chip, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|rdwr_monitor_per_chip[0].read_cnt_this_chip[0]~6 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|rdwr_monitor_per_chip[0].read_cnt_this_chip[0]~6, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|rdwr_monitor_per_chip[0].read_cnt_this_chip[2]~5 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|rdwr_monitor_per_chip[0].read_cnt_this_chip[2]~5, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|rdwr_monitor_per_chip[0].read_cnt_this_chip[2]~16 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|rdwr_monitor_per_chip[0].read_cnt_this_chip[2]~16, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|rdwr_monitor_per_chip[0].read_cnt_this_chip[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|rdwr_monitor_per_chip[0].read_cnt_this_chip[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|rdwr_monitor_per_chip[0].read_cnt_this_chip[1]~8 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|rdwr_monitor_per_chip[0].read_cnt_this_chip[1]~8, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|rdwr_monitor_per_chip[0].read_cnt_this_chip[1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|rdwr_monitor_per_chip[0].read_cnt_this_chip[1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|rdwr_monitor_per_chip[0].read_cnt_this_chip[2]~10 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|rdwr_monitor_per_chip[0].read_cnt_this_chip[2]~10, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|rdwr_monitor_per_chip[0].read_cnt_this_chip[2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|rdwr_monitor_per_chip[0].read_cnt_this_chip[2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|rdwr_monitor_per_chip[0].read_cnt_this_chip[3]~12 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|rdwr_monitor_per_chip[0].read_cnt_this_chip[3]~12, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|rdwr_monitor_per_chip[0].read_cnt_this_chip[3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|rdwr_monitor_per_chip[0].read_cnt_this_chip[3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|rdwr_monitor_per_chip[0].read_cnt_this_chip[4]~14 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|rdwr_monitor_per_chip[0].read_cnt_this_chip[4]~14, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|rdwr_monitor_per_chip[0].read_cnt_this_chip[4] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|rdwr_monitor_per_chip[0].read_cnt_this_chip[4], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|compare_rd_cnt_this_chip_greater_eq_than_t_param_rd_to_rd~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|compare_rd_cnt_this_chip_greater_eq_than_t_param_rd_to_rd~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|rdwr_monitor_per_chip[0].compare_rd_cnt_this_chip_greater_eq_than_t_param_rd_to_rd , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|rdwr_monitor_per_chip[0].compare_rd_cnt_this_chip_greater_eq_than_t_param_rd_to_rd, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|rdwr_monitor_per_chip[0].write_cnt_this_chip[0]~6 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|rdwr_monitor_per_chip[0].write_cnt_this_chip[0]~6, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|rdwr_monitor_per_chip[0].write_cnt_this_chip[2]~10 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|rdwr_monitor_per_chip[0].write_cnt_this_chip[2]~10, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|rdwr_monitor_per_chip[0].write_cnt_this_chip[3]~12 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|rdwr_monitor_per_chip[0].write_cnt_this_chip[3]~12, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|rdwr_monitor_per_chip[0].write_cnt_this_chip[3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|rdwr_monitor_per_chip[0].write_cnt_this_chip[3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|rdwr_monitor_per_chip[0].write_cnt_this_chip[4]~14 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|rdwr_monitor_per_chip[0].write_cnt_this_chip[4]~14, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|rdwr_monitor_per_chip[0].write_cnt_this_chip[4] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|rdwr_monitor_per_chip[0].write_cnt_this_chip[4], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|rdwr_monitor_per_chip[0].write_cnt_this_chip[3]~16 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|rdwr_monitor_per_chip[0].write_cnt_this_chip[3]~16, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|rdwr_monitor_per_chip[0].write_cnt_this_chip[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|rdwr_monitor_per_chip[0].write_cnt_this_chip[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|rdwr_monitor_per_chip[0].write_cnt_this_chip[1]~8 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|rdwr_monitor_per_chip[0].write_cnt_this_chip[1]~8, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|rdwr_monitor_per_chip[0].write_cnt_this_chip[1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|rdwr_monitor_per_chip[0].write_cnt_this_chip[1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|rdwr_monitor_per_chip[0].write_cnt_this_chip[2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|rdwr_monitor_per_chip[0].write_cnt_this_chip[2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|rdwr_monitor_per_chip[0].write_cnt_this_chip[3]~5 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|rdwr_monitor_per_chip[0].write_cnt_this_chip[3]~5, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|LessThan37~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|LessThan37~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|compare_wr_cnt_this_chip_greater_eq_than_t_param_wr_to_rd~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|compare_wr_cnt_this_chip_greater_eq_than_t_param_wr_to_rd~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|compare_wr_cnt_this_chip_greater_eq_than_t_param_wr_to_rd~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|compare_wr_cnt_this_chip_greater_eq_than_t_param_wr_to_rd~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|rdwr_monitor_per_chip[0].compare_wr_cnt_this_chip_greater_eq_than_t_param_wr_to_rd , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|rdwr_monitor_per_chip[0].compare_wr_cnt_this_chip_greater_eq_than_t_param_wr_to_rd, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|int_read_ready~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|int_read_ready~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|int_read_ready~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|int_read_ready~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|rdwr_monitor_per_chip[0].int_read_ready~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|rdwr_monitor_per_chip[0].int_read_ready~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|Mux3~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|Mux3~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|Mux2~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|Mux2~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|rdwr_monitor_per_chip[0].rdwr_state[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|rdwr_monitor_per_chip[0].rdwr_state[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|Mux1~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|Mux1~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|rdwr_monitor_per_chip[0].rdwr_state[1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|rdwr_monitor_per_chip[0].rdwr_state[1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|Mux3~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|Mux3~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|Mux4~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|Mux4~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|rdwr_monitor_per_chip[0].int_read_ready , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|rdwr_monitor_per_chip[0].int_read_ready, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|int_can_read~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|int_can_read~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|int_can_read~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|int_can_read~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|int_can_read[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|int_can_read[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|WideOr8~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|WideOr8~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|auto_refresh_logic_per_chip[0].refresh_cnt[0]~12 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|auto_refresh_logic_per_chip[0].refresh_cnt[0]~12, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|auto_refresh_logic_per_chip[0].refresh_cnt[3]~18 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|auto_refresh_logic_per_chip[0].refresh_cnt[3]~18, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|auto_refresh_logic_per_chip[0].refresh_cnt[4]~20 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|auto_refresh_logic_per_chip[0].refresh_cnt[4]~20, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|auto_refresh_logic_per_chip[0].refresh_cnt[4] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|auto_refresh_logic_per_chip[0].refresh_cnt[4], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|auto_refresh_logic_per_chip[0].refresh_cnt[5]~22 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|auto_refresh_logic_per_chip[0].refresh_cnt[5]~22, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|auto_refresh_logic_per_chip[0].refresh_cnt[5] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|auto_refresh_logic_per_chip[0].refresh_cnt[5], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|auto_refresh_logic_per_chip[0].refresh_cnt[6]~24 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|auto_refresh_logic_per_chip[0].refresh_cnt[6]~24, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|auto_refresh_logic_per_chip[0].refresh_cnt[6] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|auto_refresh_logic_per_chip[0].refresh_cnt[6], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|auto_refresh_logic_per_chip[0].refresh_cnt[7]~26 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|auto_refresh_logic_per_chip[0].refresh_cnt[7]~26, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|auto_refresh_logic_per_chip[0].refresh_cnt[7] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|auto_refresh_logic_per_chip[0].refresh_cnt[7], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|auto_refresh_logic_per_chip[0].refresh_cnt[8]~28 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|auto_refresh_logic_per_chip[0].refresh_cnt[8]~28, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|auto_refresh_logic_per_chip[0].refresh_cnt[8] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|auto_refresh_logic_per_chip[0].refresh_cnt[8], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|auto_refresh_logic_per_chip[0].refresh_cnt[9]~30 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|auto_refresh_logic_per_chip[0].refresh_cnt[9]~30, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|auto_refresh_logic_per_chip[0].refresh_cnt[9] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|auto_refresh_logic_per_chip[0].refresh_cnt[9], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|auto_refresh_logic_per_chip[0].refresh_cnt[10]~32 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|auto_refresh_logic_per_chip[0].refresh_cnt[10]~32, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|auto_refresh_logic_per_chip[0].refresh_cnt[10] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|auto_refresh_logic_per_chip[0].refresh_cnt[10], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|auto_refresh_logic_per_chip[0].refresh_cnt[11]~38 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|auto_refresh_logic_per_chip[0].refresh_cnt[11]~38, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|auto_refresh_logic_per_chip[0].refresh_cnt[11] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|auto_refresh_logic_per_chip[0].refresh_cnt[11], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|auto_refresh_logic_per_chip[0].refresh_cnt[10]~36 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|auto_refresh_logic_per_chip[0].refresh_cnt[10]~36, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|auto_refresh_logic_per_chip[0].refresh_cnt[10]~34 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|auto_refresh_logic_per_chip[0].refresh_cnt[10]~34, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|auto_refresh_logic_per_chip[0].refresh_cnt[10]~35 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|auto_refresh_logic_per_chip[0].refresh_cnt[10]~35, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|auto_refresh_logic_per_chip[0].refresh_cnt[10]~37 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|auto_refresh_logic_per_chip[0].refresh_cnt[10]~37, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|auto_refresh_logic_per_chip[0].refresh_cnt[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|auto_refresh_logic_per_chip[0].refresh_cnt[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|auto_refresh_logic_per_chip[0].refresh_cnt[1]~14 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|auto_refresh_logic_per_chip[0].refresh_cnt[1]~14, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|auto_refresh_logic_per_chip[0].refresh_cnt[1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|auto_refresh_logic_per_chip[0].refresh_cnt[1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|auto_refresh_logic_per_chip[0].refresh_cnt[2]~16 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|auto_refresh_logic_per_chip[0].refresh_cnt[2]~16, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|auto_refresh_logic_per_chip[0].refresh_cnt[2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|auto_refresh_logic_per_chip[0].refresh_cnt[2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|auto_refresh_logic_per_chip[0].refresh_cnt[3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|auto_refresh_logic_per_chip[0].refresh_cnt[3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|cs_refresh_req~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|cs_refresh_req~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|cs_refresh_req~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|cs_refresh_req~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|cs_refresh_req~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|cs_refresh_req~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|cs_refresh_req~3 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|cs_refresh_req~3, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|cs_refresh_req[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|cs_refresh_req[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|power_saving_logic_per_chip[0].state[0]~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|power_saving_logic_per_chip[0].state[0]~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|power_saving_logic_per_chip[0].state[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|power_saving_logic_per_chip[0].state[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|do_pch_all_req[0]~8 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|do_pch_all_req[0]~8, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|Selector7~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|Selector7~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|power_saving_logic_per_chip[0].state[1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|power_saving_logic_per_chip[0].state[1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|do_pch_all_req[0]~4 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|do_pch_all_req[0]~4, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|power_saving_logic_per_chip[0].power_saving_cnt[0]~9 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|power_saving_logic_per_chip[0].power_saving_cnt[0]~9, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|always20~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|always20~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|power_saving_logic_per_chip[0].power_saving_cnt[1]~11 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|power_saving_logic_per_chip[0].power_saving_cnt[1]~11, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|power_saving_logic_per_chip[0].power_saving_cnt[2]~13 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|power_saving_logic_per_chip[0].power_saving_cnt[2]~13, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|power_saving_logic_per_chip[0].power_saving_cnt[2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|power_saving_logic_per_chip[0].power_saving_cnt[2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|power_saving_logic_per_chip[0].power_saving_cnt[3]~15 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|power_saving_logic_per_chip[0].power_saving_cnt[3]~15, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|power_saving_logic_per_chip[0].power_saving_cnt[3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|power_saving_logic_per_chip[0].power_saving_cnt[3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|power_saving_logic_per_chip[0].power_saving_cnt[4]~17 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|power_saving_logic_per_chip[0].power_saving_cnt[4]~17, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|power_saving_logic_per_chip[0].power_saving_cnt[4] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|power_saving_logic_per_chip[0].power_saving_cnt[4], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|power_saving_logic_per_chip[0].power_saving_cnt[5]~22 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|power_saving_logic_per_chip[0].power_saving_cnt[5]~22, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|power_saving_logic_per_chip[0].power_saving_cnt[5] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|power_saving_logic_per_chip[0].power_saving_cnt[5], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|power_saving_logic_per_chip[0].power_saving_cnt[6]~24 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|power_saving_logic_per_chip[0].power_saving_cnt[6]~24, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|power_saving_logic_per_chip[0].power_saving_cnt[6] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|power_saving_logic_per_chip[0].power_saving_cnt[6], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|power_saving_logic_per_chip[0].power_saving_cnt[7]~26 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|power_saving_logic_per_chip[0].power_saving_cnt[7]~26, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|power_saving_logic_per_chip[0].power_saving_cnt[7] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|power_saving_logic_per_chip[0].power_saving_cnt[7], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|power_saving_logic_per_chip[0].power_saving_cnt[8]~28 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|power_saving_logic_per_chip[0].power_saving_cnt[8]~28, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|power_saving_logic_per_chip[0].power_saving_cnt[8] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|power_saving_logic_per_chip[0].power_saving_cnt[8], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|power_saving_logic_per_chip[0].power_saving_cnt[4]~19 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|power_saving_logic_per_chip[0].power_saving_cnt[4]~19, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|power_saving_logic_per_chip[0].power_saving_cnt[4]~20 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|power_saving_logic_per_chip[0].power_saving_cnt[4]~20, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|power_saving_logic_per_chip[0].power_saving_cnt[4]~21 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|power_saving_logic_per_chip[0].power_saving_cnt[4]~21, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|power_saving_logic_per_chip[0].power_saving_cnt[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|power_saving_logic_per_chip[0].power_saving_cnt[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|power_saving_logic_per_chip[0].power_saving_cnt[1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|power_saving_logic_per_chip[0].power_saving_cnt[1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|LessThan3~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|LessThan3~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|LessThan3~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|LessThan3~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|LessThan4~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|LessThan4~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|Mux7~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|Mux7~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|power_saving_logic_per_chip[0].sideband_state[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|power_saving_logic_per_chip[0].sideband_state[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|LessThan3~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|LessThan3~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|Mux10~3 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|Mux10~3, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|Mux10~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|Mux10~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|power_saving_logic_per_chip[0].int_enter_power_saving_ready , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|power_saving_logic_per_chip[0].int_enter_power_saving_ready, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|open_row_pass_flush[1]~4 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|open_row_pass_flush[1]~4, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|ssb~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|ssb~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|ssb~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|ssb~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|ssb~3 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|ssb~3, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|ssb[1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|ssb[1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|size[1][0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|size[1][0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|wst_p~12 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|wst_p~12, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|wst_p~11 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|wst_p~11, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|wst_p~13 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|wst_p~13, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|wst_p~14 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|wst_p~14, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|wst_p[1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|wst_p[1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|open_row_pass_flush[1]~5 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|open_row_pass_flush[1]~5, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|size[0][0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|size[0][0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|always23~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|always23~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|ssb~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|ssb~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|ssb[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|ssb[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|apvc_combi[0]~12 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|apvc_combi[0]~12, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|wrt_combi[2][0]~8 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|wrt_combi[2][0]~8, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|wrt[2][0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|wrt[2][0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|apvc_combi[0]~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|apvc_combi[0]~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|apvc_combi[0]~3 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|apvc_combi[0]~3, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|apvc[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|apvc[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|require_flush~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|require_flush~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|require_flush[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|require_flush[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|precharged[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|precharged[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|precharged_combi[0]~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|precharged_combi[0]~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|valid~3 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|valid~3, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|valid[1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|valid[1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|age~11 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|age~11, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|age[0][1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|age[0][1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|int_row_grant[3]~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|int_row_grant[3]~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|wrt_combi[3][0]~11 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|wrt_combi[3][0]~11, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|wrt[3][0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|wrt[3][0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|size[2][0]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|size[2][0]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|size[2][0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|size[2][0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|always23~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|always23~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|ssb~4 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|ssb~4, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|ssb[2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|ssb[2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|apvc_combi[2]~11 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|apvc_combi[2]~11, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|wrt_combi[3][2]~9 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|wrt_combi[3][2]~9, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|wrt[3][2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|wrt[3][2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|apvc_combi[1]~4 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|apvc_combi[1]~4, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|wrt_combi[3][1]~10 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|wrt_combi[3][1]~10, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|wrt[3][1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|wrt[3][1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|act_req[3]~6 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|act_req[3]~6, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|age~7 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|age~7, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|age[3][2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|age[3][2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|age~6 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|age~6, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|age[3][1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|age[3][1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|int_act_grant[3]~4 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|int_act_grant[3]~4, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|age~8 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|age~8, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|age[3][0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|age[3][0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|wrt_combi[0][1]~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|wrt_combi[0][1]~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|wrt[0][1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|wrt[0][1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|wrt_combi[0][2]~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|wrt_combi[0][2]~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|wrt[0][2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|wrt[0][2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|size[3][0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|size[3][0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|always23~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|always23~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|ssb~5 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|ssb~5, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|ssb[3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|ssb[3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|apvc_combi[3]~10 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|apvc_combi[3]~10, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|wrt_combi[0][3]~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|wrt_combi[0][3]~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|wrt[0][3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|wrt[0][3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|act_req[0]~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|act_req[0]~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|rpv[0][1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|rpv[0][1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|rpv_combi[0][1]~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|rpv_combi[0][1]~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|rpv[0][3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|rpv[0][3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|rpv_combi[0][3]~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|rpv_combi[0][3]~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|WideNor0~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|WideNor0~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|rpv[0][2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|rpv[0][2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|rpv_combi[0][2]~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|rpv_combi[0][2]~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|WideNor0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|WideNor0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|nor_rpv[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|nor_rpv[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|int_act_grant[0]~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|int_act_grant[0]~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|int_act_grant[0]~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|int_act_grant[0]~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|int_act_grant[0]~8 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|int_act_grant[0]~8, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|act_grant[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|act_grant[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|done_combi[2]~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|done_combi[2]~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|done[2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|done[2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|age~3 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|age~3, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|age[2][1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|age[2][1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|age~4 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|age~4, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|age[2][3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|age[2][3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|int_act_grant[2]~6 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|int_act_grant[2]~6, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|age~5 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|age~5, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|age[2][0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|age[2][0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|int_act_grant[2]~7 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|int_act_grant[2]~7, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|int_row_grant[2]~4 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|int_row_grant[2]~4, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|row_grant[2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|row_grant[2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|open_row_pass_flush[2]~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|open_row_pass_flush[2]~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|apvc_combi[2]~6 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|apvc_combi[2]~6, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|apvc_combi[2]~7 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|apvc_combi[2]~7, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|apvc[2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|apvc[2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|require_flush~4 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|require_flush~4, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|require_flush[2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|require_flush[2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|always35~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|always35~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|precharged[2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|precharged[2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|precharged_combi[2]~4 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|precharged_combi[2]~4, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|wst_p~7 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|wst_p~7, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|wst_p~8 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|wst_p~8, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|wst_p~9 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|wst_p~9, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|wst_p~10 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|wst_p~10, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|wst_p[2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|wst_p[2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|open_row_pass_flush[2]~3 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|open_row_pass_flush[2]~3, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|wst_p~3 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|wst_p~3, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|wst_p~4 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|wst_p~4, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|wst_p~5 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|wst_p~5, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|open_row_passed~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|open_row_passed~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|open_row_passed[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|open_row_passed[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|pch_ready~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|pch_ready~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|open_row_pass_r[0]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|open_row_pass_r[0]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|open_row_pass_r[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|open_row_pass_r[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer~6 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer~6, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|offset_t_param_act_to_act~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|offset_t_param_act_to_act~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|offset_t_param_act_to_act[4] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|offset_t_param_act_to_act[4], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer~10 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer~10, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer[0][1]~7 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer[0][1]~7, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|int_row_grant[3]~3 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|int_row_grant[3]~3, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|row_grant[3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|row_grant[3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|done_tbp_row_pass_flush[3]~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|done_tbp_row_pass_flush[3]~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|wrt_combi[1][3]~3 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|wrt_combi[1][3]~3, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|wrt[1][3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|wrt[1][3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|open_row_pass~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|open_row_pass~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|wrt_combi[1][2]~4 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|wrt_combi[1][2]~4, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|wrt[1][2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|wrt[1][2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|WideOr1~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|WideOr1~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|open_row_pass[1]~3 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|open_row_pass[1]~3, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|activated~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|activated~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|int_bank_closed~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|int_bank_closed~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|activated~3 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|activated~3, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|activated[1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|activated[1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|can_rd~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|can_rd~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|can_rd~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|can_rd~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|offset_t_param_act_to_act[1]~3 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|offset_t_param_act_to_act[1]~3, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|offset_t_param_act_to_act[1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|offset_t_param_act_to_act[1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col_timer[1][2]~18 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col_timer[1][2]~18, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col_timer[1][2]~29 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col_timer[1][2]~29, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col_timer[1][2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col_timer[1][2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col_timer[1][2]~16 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col_timer[1][2]~16, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col_timer[1][1]~28 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col_timer[1][1]~28, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col_timer[1][1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col_timer[1][1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col_timer~17 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col_timer~17, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col_timer[1][0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col_timer[1][0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col_timer_pre_ready~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col_timer_pre_ready~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col_timer_pre_ready~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col_timer_pre_ready~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col_timer_pre_ready[1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col_timer_pre_ready[1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|can_rd~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|can_rd~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|can_rd[1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|can_rd[1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|complete_combi_rd[1]~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|complete_combi_rd[1]~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|complete_rd[1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|complete_rd[1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|int_rd_grant[0]~11 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|int_rd_grant[0]~11, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|cpv[2][1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|cpv[2][1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|cpv_combi[2][1]~9 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|cpv_combi[2][1]~9, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|always23~6 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|always23~6, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|done_combi[0]~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|done_combi[0]~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|done[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|done[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|always23~3 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|always23~3, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|cpv[2][0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|cpv[2][0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|cpv_combi[2][0]~8 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|cpv_combi[2][0]~8, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|WideNor6~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|WideNor6~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|always23~7 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|always23~7, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|cpv[2][3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|cpv[2][3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|cpv_combi[2][3]~10 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|cpv_combi[2][3]~10, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|WideNor6~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|WideNor6~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|nor_cpv[2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|nor_cpv[2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|complete_combi_rd[2]~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|complete_combi_rd[2]~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|complete_rd[2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|complete_rd[2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|rd_req[2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|rd_req[2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|can_rd~9 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|can_rd~9, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|activated~6 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|activated~6, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|activated~7 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|activated~7, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|activated[3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|activated[3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|WideOr4~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|WideOr4~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|open_row_pass~6 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|open_row_pass~6, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|open_row_pass[3]~7 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|open_row_pass[3]~7, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|can_rd~10 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|can_rd~10, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col_timer~26 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col_timer~26, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col_timer[3][0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col_timer[3][0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col_timer[3][2]~27 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col_timer[3][2]~27, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col_timer[3][2]~35 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col_timer[3][2]~35, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col_timer[3][2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col_timer[3][2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col_timer[3][2]~25 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col_timer[3][2]~25, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col_timer[3][1]~34 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col_timer[3][1]~34, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col_timer[3][1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col_timer[3][1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col_timer_pre_ready~6 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col_timer_pre_ready~6, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col_timer_pre_ready~7 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col_timer_pre_ready~7, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col_timer_pre_ready[3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col_timer_pre_ready[3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|can_rd~11 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|can_rd~11, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|can_rd[3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|can_rd[3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|complete_combi_rd[3]~3 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|complete_combi_rd[3]~3, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|complete_rd[3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|complete_rd[3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|cpv[3][1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|cpv[3][1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|cpv_combi[3][1]~12 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|cpv_combi[3][1]~12, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|cpv[3][2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|cpv[3][2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|cpv_combi[3][2]~13 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|cpv_combi[3][2]~13, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|cpv[3][0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|cpv[3][0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|cpv_combi[3][0]~11 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|cpv_combi[3][0]~11, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|WideNor7~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|WideNor7~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|WideNor7~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|WideNor7~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|nor_cpv[3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|nor_cpv[3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|rd_req[3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|rd_req[3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|int_rd_grant[0]~10 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|int_rd_grant[0]~10, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|int_rd_grant[0]~12 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|int_rd_grant[0]~12, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|rd_grant[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|rd_grant[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|wr_grant[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|wr_grant[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer_combi[0][4]~12 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer_combi[0][4]~12, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer~19 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer~19, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|ap[0]~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|ap[0]~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|offset_t_param_act_to_act~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|offset_t_param_act_to_act~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|offset_t_param_act_to_act[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|offset_t_param_act_to_act[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer[0][0]~24 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer[0][0]~24, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Equal8~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Equal8~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer_combi[0][4]~9 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer_combi[0][4]~9, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer_combi[0][4]~10 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer_combi[0][4]~10, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer[0][0]~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer[0][0]~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer~21 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer~21, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer~22 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer~22, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer[0][0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer[0][0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|LessThan11~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|LessThan11~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|LessThan11~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|LessThan11~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|compare_t_param_wr_to_pch_greater_than_row_timer[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|compare_t_param_wr_to_pch_greater_than_row_timer[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Add9~3 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Add9~3, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer_combi~13 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer_combi~13, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer_combi~14 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer_combi~14, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer_combi~15 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer_combi~15, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer_combi~16 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer_combi~16, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer_combi~39 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer_combi~39, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer[0][1]~6 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer[0][1]~6, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer[0][1]~8 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer[0][1]~8, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer~18 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer~18, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer~20 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer~20, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer[0][1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer[0][1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Add9~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Add9~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer[0][3]~16 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer[0][3]~16, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer[0][3]~17 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer[0][3]~17, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer[0][3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer[0][3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|LessThan10~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|LessThan10~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|compare_t_param_rd_to_pch_greater_than_row_timer[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|compare_t_param_rd_to_pch_greater_than_row_timer[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer_combi[0][4]~11 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer_combi[0][4]~11, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer_combi~8 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer_combi~8, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Add9~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Add9~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer[0][2]~10 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer[0][2]~10, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer~9 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer~9, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer~11 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer~11, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer[0][2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer[0][2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Equal8~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Equal8~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer[0][3]~12 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer[0][3]~12, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer[0][4]~13 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer[0][4]~13, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Add9~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Add9~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer[0][4]~14 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer[0][4]~14, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer[0][4]~15 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer[0][4]~15, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer[0][4] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer[0][4], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Equal8~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Equal8~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer_pre_ready~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer_pre_ready~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer_pre_ready~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer_pre_ready~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer_pre_ready[0]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer_pre_ready[0]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer_pre_ready[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer_pre_ready[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|pch_ready~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|pch_ready~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|pch_ready~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|pch_ready~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|pch_ready[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|pch_ready[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|require_pch~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|require_pch~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|require_pch[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|require_pch[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|int_pch_grant[3]~8 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|int_pch_grant[3]~8, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer[3][1]~24 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer[3][1]~24, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer[3][1]~23 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer[3][1]~23, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer~62 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer~62, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer~35 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer~35, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer[3][0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer[3][0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Add12~3 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Add12~3, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer~33 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer~33, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|apvc_combi[3]~8 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|apvc_combi[3]~8, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|apvc_combi[3]~9 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|apvc_combi[3]~9, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|apvc[3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|apvc[3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|complete_combi[3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|complete_combi[3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|complete[3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|complete[3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|complete_combi_wr[3]~6 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|complete_combi_wr[3]~6, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_burst_tracking_inst|Add1~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_burst_tracking_inst|Add1~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_burst_tracking_inst|Add1~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_burst_tracking_inst|Add1~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_burst_tracking_inst|Add2~8 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_burst_tracking_inst|Add2~8, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_burst_tracking_inst|Add2~9 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_burst_tracking_inst|Add2~9, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_burst_tracking_inst|Add2~10 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_burst_tracking_inst|Add2~10, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_burst_tracking_inst|Add2~11 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_burst_tracking_inst|Add2~11, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|burstcount_list|list[7][0]~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|burstcount_list|list[7][0]~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|burstcount_list|list_v~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|burstcount_list|list_v~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|burstcount_list|list_v~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|burstcount_list|list_v~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|burstcount_list|list_v[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|burstcount_list|list_v[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|burstcount_list|list_v~3 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|burstcount_list|list_v~3, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|burstcount_list|list_v~4 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|burstcount_list|list_v~4, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|burstcount_list|list_v~5 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|burstcount_list|list_v~5, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|burstcount_list|list_v[1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|burstcount_list|list_v[1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|burstcount_list|list_v~7 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|burstcount_list|list_v~7, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|burstcount_list|list_v~8 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|burstcount_list|list_v~8, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|burstcount_list|list_v~9 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|burstcount_list|list_v~9, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|burstcount_list|list_v[2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|burstcount_list|list_v[2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|burstcount_list|list_v~13 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|burstcount_list|list_v~13, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|burstcount_list|list_v~14 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|burstcount_list|list_v~14, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|burstcount_list|list_v~15 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|burstcount_list|list_v~15, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|burstcount_list|list_v[3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|burstcount_list|list_v[3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|burstcount_list|list_v~19 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|burstcount_list|list_v~19, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|burstcount_list|list_v~20 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|burstcount_list|list_v~20, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|burstcount_list|list_v~21 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|burstcount_list|list_v~21, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|burstcount_list|list_v[4] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|burstcount_list|list_v[4], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|burstcount_list|list_v~16 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|burstcount_list|list_v~16, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|burstcount_list|list_v~17 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|burstcount_list|list_v~17, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|burstcount_list|list_v~18 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|burstcount_list|list_v~18, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|burstcount_list|list_v[5] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|burstcount_list|list_v[5], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|burstcount_list|list_v~10 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|burstcount_list|list_v~10, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|burstcount_list|list_v~11 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|burstcount_list|list_v~11, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|burstcount_list|list_v~12 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|burstcount_list|list_v~12, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|burstcount_list|list_v[6] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|burstcount_list|list_v[6], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|burstcount_list|list_v~6 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|burstcount_list|list_v~6, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|burstcount_list|list_v[7] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|burstcount_list|list_v[7], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|burstcount_list|list_v~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|burstcount_list|list_v~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|burstcount_list|list[0][0]~3 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|burstcount_list|list[0][0]~3, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|burstcount_list|list[7][0]~17 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|burstcount_list|list[7][0]~17, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|burstcount_list|list[7][0]~18 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|burstcount_list|list[7][0]~18, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|burstcount_list|list[7][0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|burstcount_list|list[7][0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|burstcount_list|list[6][0]~15 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|burstcount_list|list[6][0]~15, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|burstcount_list|list[6][0]~16 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|burstcount_list|list[6][0]~16, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|burstcount_list|list[6][0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|burstcount_list|list[6][0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|burstcount_list|list[5][0]~13 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|burstcount_list|list[5][0]~13, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|burstcount_list|list[5][0]~14 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|burstcount_list|list[5][0]~14, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|burstcount_list|list[5][0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|burstcount_list|list[5][0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|burstcount_list|list[4][0]~11 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|burstcount_list|list[4][0]~11, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|burstcount_list|list[4][0]~12 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|burstcount_list|list[4][0]~12, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|burstcount_list|list[4][0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|burstcount_list|list[4][0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|burstcount_list|list[3][0]~9 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|burstcount_list|list[3][0]~9, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|burstcount_list|list[3][0]~10 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|burstcount_list|list[3][0]~10, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|burstcount_list|list[3][0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|burstcount_list|list[3][0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|burstcount_list|list[2][0]~7 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|burstcount_list|list[2][0]~7, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|burstcount_list|list[2][0]~8 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|burstcount_list|list[2][0]~8, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|burstcount_list|list[2][0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|burstcount_list|list[2][0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|burstcount_list|list[1][0]~5 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|burstcount_list|list[1][0]~5, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|burstcount_list|list[1][0]~6 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|burstcount_list|list[1][0]~6, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|burstcount_list|list[1][0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|burstcount_list|list[1][0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|burstcount_list|list[0][0]~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|burstcount_list|list[0][0]~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|burstcount_list|list[0][0]~4 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|burstcount_list|list[0][0]~4, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|burstcount_list|list[0][0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|burstcount_list|list[0][0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_burst_tracking_inst|Add2~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_burst_tracking_inst|Add2~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_burst_tracking_inst|Add2~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_burst_tracking_inst|Add2~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_burst_tracking_inst|Add2~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_burst_tracking_inst|Add2~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_burst_tracking_inst|Add2~12 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_burst_tracking_inst|Add2~12, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_burst_tracking_inst|Add2~14 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_burst_tracking_inst|Add2~14, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_burst_tracking_inst|burst_counter[2]~5 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_burst_tracking_inst|burst_counter[2]~5, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_burst_tracking_inst|burst_counter[6]~12 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_burst_tracking_inst|burst_counter[6]~12, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_burst_tracking_inst|burst_counter[2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_burst_tracking_inst|burst_counter[2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_burst_tracking_inst|Add1~4 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_burst_tracking_inst|Add1~4, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_burst_tracking_inst|Add2~7 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_burst_tracking_inst|Add2~7, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_burst_tracking_inst|Add2~16 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_burst_tracking_inst|Add2~16, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_burst_tracking_inst|burst_counter[3]~4 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_burst_tracking_inst|burst_counter[3]~4, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_burst_tracking_inst|burst_counter[3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_burst_tracking_inst|burst_counter[3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_burst_tracking_inst|Add1~6 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_burst_tracking_inst|Add1~6, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_burst_tracking_inst|Add2~6 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_burst_tracking_inst|Add2~6, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_burst_tracking_inst|Add2~18 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_burst_tracking_inst|Add2~18, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_burst_tracking_inst|burst_counter[4]~3 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_burst_tracking_inst|burst_counter[4]~3, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_burst_tracking_inst|burst_counter[4] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_burst_tracking_inst|burst_counter[4], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_burst_tracking_inst|Add1~8 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_burst_tracking_inst|Add1~8, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_burst_tracking_inst|Add2~5 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_burst_tracking_inst|Add2~5, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_burst_tracking_inst|Add2~20 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_burst_tracking_inst|Add2~20, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_burst_tracking_inst|burst_counter[5]~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_burst_tracking_inst|burst_counter[5]~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_burst_tracking_inst|burst_counter[5] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_burst_tracking_inst|burst_counter[5], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_burst_tracking_inst|Add1~10 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_burst_tracking_inst|Add1~10, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_burst_tracking_inst|Add2~4 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_burst_tracking_inst|Add2~4, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_burst_tracking_inst|Add2~22 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_burst_tracking_inst|Add2~22, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_burst_tracking_inst|burst_counter[6]~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_burst_tracking_inst|burst_counter[6]~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_burst_tracking_inst|burst_counter[6] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_burst_tracking_inst|burst_counter[6], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan0~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan0~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_burst_tracking_inst|burst_counter[6]~11 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_burst_tracking_inst|burst_counter[6]~11, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_burst_tracking_inst|burst_counter[0]~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_burst_tracking_inst|burst_counter[0]~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_burst_tracking_inst|burst_counter[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_burst_tracking_inst|burst_counter[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_burst_tracking_inst|burst_counter[1]~6 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_burst_tracking_inst|burst_counter[1]~6, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_burst_tracking_inst|burst_counter[1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_burst_tracking_inst|burst_counter[1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan0~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan0~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|burstcount_list_read , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|burstcount_list_read, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list_v~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list_v~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list_v~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list_v~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list_v[7] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list_v[7], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list_v~4 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list_v~4, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list_v~5 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list_v~5, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list_v~6 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list_v~6, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list_v[6] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list_v[6], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list_v~10 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list_v~10, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list_v~9 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list_v~9, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list_v~11 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list_v~11, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list_v[5] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list_v[5], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list~17 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list~17, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list_v~14 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list_v~14, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list_v~15 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list_v~15, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list_v[4] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list_v[4], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list~12 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list~12, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list_v~12 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list_v~12, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list_v~13 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list_v~13, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list_v[3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list_v[3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list_v~7 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list_v~7, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list~7 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list~7, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list_v~8 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list_v~8, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list_v[2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list_v[2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list_v~3 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list_v~3, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list_v[1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list_v[1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list_vector[2]~8 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list_vector[2]~8, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list_v~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list_v~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list_v[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list_v[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|update_data_if_burstcount_greatereq[7]~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|update_data_if_burstcount_greatereq[7]~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list[7][0]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list[7][0]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list[7][2]~30 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list[7][2]~30, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list[7][2]~31 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list[7][2]~31, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list[7][0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list[7][0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list~29 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list~29, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list[6][2]~27 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list[6][2]~27, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list[6][0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list[6][0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list~25 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list~25, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list[5][0]~23 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list[5][0]~23, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list[5][0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list[5][0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list~21 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list~21, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list[4][0]~19 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list[4][0]~19, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list[4][0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list[4][0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list~16 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list~16, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list[3][2]~14 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list[3][2]~14, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list[3][0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list[3][0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list~11 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list~11, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list[2][0]~9 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list[2][0]~9, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list[2][0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list[2][0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list~6 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list~6, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list[1][0]~4 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list[1][0]~4, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list[1][0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list[1][0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|delayed_doing~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|delayed_doing~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|delayed_doing , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|delayed_doing, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|pending_rd_fifo|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|pending_rd_fifo|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|pending_rd_fifo|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|pending_rd_fifo|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|pending_rd_fifo|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|pending_rd_fifo|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|pending_rd_fifo|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|pending_rd_fifo|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|pending_rd_fifo|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|pending_rd_fifo|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|pending_rd_fifo|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|pending_rd_fifo|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|pending_rd_fifo|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|pending_rd_fifo|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|pending_rd_fifo|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|pending_rd_fifo|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|pending_rd_fifo|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|low_addressa[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|pending_rd_fifo|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|low_addressa[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|pending_rd_fifo|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|pending_rd_fifo|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|pending_rd_fifo|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|rd_ptr_lsb , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|pending_rd_fifo|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|rd_ptr_lsb, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|pending_rd_fifo|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|pending_rd_fifo|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|pending_rd_fifo|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|low_addressa[1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|pending_rd_fifo|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|low_addressa[1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|pending_rd_fifo|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|pending_rd_fifo|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|pending_rd_fifo|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|_~11 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|pending_rd_fifo|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|_~11, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|pending_rd_fifo|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|pending_rd_fifo|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|pending_rd_fifo|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|pending_rd_fifo|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|pending_rd_fifo|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|low_addressa[2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|pending_rd_fifo|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|low_addressa[2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|pending_rd_fifo|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|pending_rd_fifo|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|pending_rd_fifo|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|pending_rd_fifo|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|pending_rd_fifo|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|pending_rd_fifo|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|pending_rd_fifo|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|low_addressa[3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|pending_rd_fifo|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|low_addressa[3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|pending_rd_fifo|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|pending_rd_fifo|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|pending_rd_fifo|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|pending_rd_fifo|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|pending_rd_fifo|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|pending_rd_fifo|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[0][2]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[0][2]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[0][2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[0][2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[1][2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[1][2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[2][2]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[2][2]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[2][2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[2][2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[3][2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[3][2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[4][2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[4][2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[5][2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[5][2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[6][2]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[6][2]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[6][2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[6][2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[7][2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[7][2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[8][2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[8][2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[9][2]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[9][2]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[9][2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[9][2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[10][2]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[10][2]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[10][2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[10][2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[11][2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[11][2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[12][2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[12][2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[13][2]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[13][2]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[13][2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[13][2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[14][2]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[14][2]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[14][2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[14][2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2~40 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2~40, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[15][2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[15][2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2~41 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2~41, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2~23 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2~23, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2~24 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2~24, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[16][2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[16][2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[17][2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[17][2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[18][2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[18][2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[19][2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[19][2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[20][2]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[20][2]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[20][2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[20][2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[21][2]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[21][2]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[21][2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[21][2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[22][2]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[22][2]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[22][2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[22][2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[23][2]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[23][2]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[23][2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[23][2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[24][2]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[24][2]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[24][2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[24][2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[25][2]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[25][2]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[25][2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[25][2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[26][2]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[26][2]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[26][2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[26][2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[27][2]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[27][2]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[27][2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[27][2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[28][2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[28][2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[29][2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[29][2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[30][2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[30][2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[31][2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[31][2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2~32 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2~32, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2~33 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2~33, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2~25 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2~25, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2~26 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2~26, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2~27 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2~27, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2~28 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2~28, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2~29 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2~29, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2~30 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2~30, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2~31 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2~31, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2~34 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2~34, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2~35 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2~35, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2~36 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2~36, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2~37 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2~37, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2~38 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2~38, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2~39 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2~39, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2~42 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2~42, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2[0][2]~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2[0][2]~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2[0][2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2[0][2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|int_ecc_wdata_fifo_dataid[0][2]~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|int_ecc_wdata_fifo_dataid[0][2]~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataread_dataid_r[2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataread_dataid_r[2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|cmd_counter_load , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|cmd_counter_load, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list_v~31 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list_v~31, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list_v~52 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list_v~52, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list_v~56 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list_v~56, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list_v~54 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list_v~54, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list_v~50 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list_v~50, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list_v~42 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list_v~42, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list_v~37 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list_v~37, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list_v~34 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list_v~34, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list_v~33 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list_v~33, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list_v~62 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list_v~62, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list_v[1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list_v[1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list_v~38 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list_v~38, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list_v~64 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list_v~64, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list_v[2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list_v[2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list_v~43 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list_v~43, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list_v~65 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list_v~65, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list_v[3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list_v[3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list_v~47 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list_v~47, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list_v~46 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list_v~46, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list_v~67 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list_v~67, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list_v[4] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list_v[4], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list_v~51 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list_v~51, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list_v~69 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list_v~69, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list_v[5] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list_v[5], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list_v~55 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list_v~55, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list_v~71 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list_v~71, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list_v[6] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list_v[6], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list_v~58 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list_v~58, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list_v~73 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list_v~73, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list_v~59 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list_v~59, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list_v[7] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list_v[7], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list_v~61 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list_v~61, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list_v~60 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list_v~60, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list_v~74 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list_v~74, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list_v[8] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list_v[8], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list_v~57 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list_v~57, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list_v~72 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list_v~72, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list_v[9] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list_v[9], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list_v~53 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list_v~53, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list_v~70 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list_v~70, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list_v[10] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list_v[10], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list_v~48 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list_v~48, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list_v~68 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list_v~68, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list_v~49 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list_v~49, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list_v[11] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list_v[11], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list_v~45 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list_v~45, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list_v~44 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list_v~44, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list_v~66 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list_v~66, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list_v[12] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list_v[12], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list_v~39 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list_v~39, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list_v~40 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list_v~40, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list_v[13]~41 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list_v[13]~41, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list_v[13] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list_v[13], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list_v~35 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list_v~35, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list_v~63 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list_v~63, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list_v[14]~36 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list_v[14]~36, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list_v[14] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list_v[14], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list_v~32 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list_v~32, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list_v[15] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list_v[15], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list[15][3]~32 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list[15][3]~32, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list_v~30 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list_v~30, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list_v[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list_v[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|cmd_gen_inst|cmd_gen_load~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|cmd_gen_inst|cmd_gen_load~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.inordr_info_fifo_inst|fifo_put~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.inordr_info_fifo_inst|fifo_put~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.inordr_info_fifo_inst|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.inordr_info_fifo_inst|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.inordr_info_fifo_inst|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|wrreq_delaya[1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.inordr_info_fifo_inst|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|wrreq_delaya[1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.inordr_info_fifo_inst|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|_~3 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.inordr_info_fifo_inst|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|_~3, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list_get , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list_get, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list_v~3 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list_v~3, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list_v~50 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list_v~50, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list_v[15] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list_v[15], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list_v~7 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list_v~7, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list_v~8 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list_v~8, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list_v~9 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list_v~9, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list_v[14] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list_v[14], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list_v~13 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list_v~13, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list_v~14 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list_v~14, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list_v~15 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list_v~15, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list_v[13] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list_v[13], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list_v~21 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list_v~21, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list_v~20 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list_v~20, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list_v~22 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list_v~22, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list_v[12] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list_v[12], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list_v~28 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list_v~28, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list_v~27 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list_v~27, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list_v~29 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list_v~29, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list_v[11] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list_v[11], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list_v~33 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list_v~33, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list_v~34 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list_v~34, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list_v~35 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list_v~35, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list_v~36 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list_v~36, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list_v[10] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list_v[10], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list_v~40 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list_v~40, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list_v~41 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list_v~41, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list_v~42 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list_v~42, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list_v[9] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list_v[9], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list_v~47 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list_v~47, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list_v~48 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list_v~48, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list_v~49 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list_v~49, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list_v[8] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list_v[8], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list_v~43 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list_v~43, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list_v~37 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list_v~37, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list_v~39 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list_v~39, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list_v[6] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list_v[6], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list_v~44 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list_v~44, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list_v~45 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list_v~45, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list_v~46 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list_v~46, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list_v[7] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list_v[7], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list_v~30 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list_v~30, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list_v~23 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list_v~23, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list_v~16 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list_v~16, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list_v~11 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list_v~11, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list_v~10 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list_v~10, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list_v~12 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list_v~12, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list_v[2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list_v[2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list_v~17 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list_v~17, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list_v~18 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list_v~18, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list_v~19 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list_v~19, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list_v[3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list_v[3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list_v~24 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list_v~24, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list_v~25 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list_v~25, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list_v~26 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list_v~26, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list_v[4] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list_v[4], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list_v~31 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list_v~31, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list_v~32 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list_v~32, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list_v[5] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list_v[5], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list_v~38 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list_v~38, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list~12 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list~12, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list_vector[2]~3 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list_vector[2]~3, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list[0][2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list[0][2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list[15][2]~138 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list[15][2]~138, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list[15][3]~95 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list[15][3]~95, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list[15][2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list[15][2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list~93 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list~93, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list_v~76 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list_v~76, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list[14][2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list[14][2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list~90 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list~90, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list_v~75 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list_v~75, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list[13][2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list[13][2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list~87 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list~87, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list[12][3]~107 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list[12][3]~107, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list[12][2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list[12][2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list[11][2]~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list[11][2]~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list[11][2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list[11][2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list~80 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list~80, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list[10][1]~105 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list[10][1]~105, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list[10][2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list[10][2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list~76 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list~76, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list[9][0]~104 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list[9][0]~104, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list[9][2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list[9][2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list~71 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list~71, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list[8][2]~103 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list[8][2]~103, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list[8][2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list[8][2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list~68 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list~68, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list[7][0]~102 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list[7][0]~102, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list[7][2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list[7][2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list~64 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list~64, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list[6][0]~101 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list[6][0]~101, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list[6][2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list[6][2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list~60 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list~60, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list[5][1]~100 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list[5][1]~100, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list[5][2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list[5][2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list~55 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list~55, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list~56 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list~56, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list[4][2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list[4][2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list~51 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list~51, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list[3][3]~98 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list[3][3]~98, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list[3][2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list[3][2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list~47 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list~47, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list[2][3]~97 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list[2][3]~97, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list[2][2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list[2][2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list~42 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list~42, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list[1][3]~96 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list[1][3]~96, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list[1][2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list[1][2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list[0][1]~33 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list[0][1]~33, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list~37 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list~37, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list[0][1]~35 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list[0][1]~35, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list[0][2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list[0][2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list[15][3]~79 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list[15][3]~79, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list[15][2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list[15][2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list~77 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list~77, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list[14][1]~75 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list[14][1]~75, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list[14][2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list[14][2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list~72 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list~72, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list[13][2]~70 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list[13][2]~70, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list[13][2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list[13][2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list~67 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list~67, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list[12][0]~65 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list[12][0]~65, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list[12][2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list[12][2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list~62 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list~62, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list[11][2]~60 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list[11][2]~60, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list[11][2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list[11][2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list~57 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list~57, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list[10][1]~84 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list[10][1]~84, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list[10][2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list[10][2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list~53 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list~53, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list[9][3]~51 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list[9][3]~51, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list[9][2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list[9][2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list~48 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list~48, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list[8][3]~46 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list[8][3]~46, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list[8][2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list[8][2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list~43 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list~43, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list[7][0]~83 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list[7][0]~83, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list[7][2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list[7][2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list~39 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list~39, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list[6][2]~37 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list[6][2]~37, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list[6][2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list[6][2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list~34 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list~34, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list[5][1]~32 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list[5][1]~32, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list[5][2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list[5][2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list~29 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list~29, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list[4][3]~82 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list[4][3]~82, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list[4][2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list[4][2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list~25 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list~25, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list[3][3]~81 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list[3][3]~81, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list[3][2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list[3][2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list~21 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list~21, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list[2][2]~19 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list[2][2]~19, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list[2][2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list[2][2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list~16 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list~16, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list[1][2]~80 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list[1][2]~80, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list[1][2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list[1][2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list[15][1]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list[15][1]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list[15][1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list[15][1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list~76 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list~76, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list[14][1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list[14][1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list~71 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list~71, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list[13][1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list[13][1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list~66 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list~66, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list[12][1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list[12][1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list~61 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list~61, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list[11][1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list[11][1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list~56 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list~56, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list[10][1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list[10][1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list~52 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list~52, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list[9][1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list[9][1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list~47 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list~47, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list[8][1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list[8][1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list~42 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list~42, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list[7][1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list[7][1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list~38 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list~38, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list[6][1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list[6][1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list~33 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list~33, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list[5][1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list[5][1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list~28 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list~28, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list[4][1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list[4][1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list~24 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list~24, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list[3][1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list[3][1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list~20 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list~20, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list[2][1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list[2][1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list~15 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list~15, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list[1][1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list[1][1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list~10 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list~10, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list[0][0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list[0][0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list[15][0]~136 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list[15][0]~136, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list[15][0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list[15][0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list[14][0]~3 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list[14][0]~3, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list[14][0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list[14][0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list~89 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list~89, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list[13][0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list[13][0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list~85 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list~85, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list[12][0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list[12][0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list~82 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list~82, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list[11][0]~106 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list[11][0]~106, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list[11][0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list[11][0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list~78 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list~78, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list[10][0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list[10][0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list~74 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list~74, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list[9][0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list[9][0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list~69 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list~69, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list[8][0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list[8][0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list~66 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list~66, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list[7][0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list[7][0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list~62 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list~62, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list[6][0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list[6][0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list~58 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list~58, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list[5][0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list[5][0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list~53 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list~53, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list[4][0]~99 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list[4][0]~99, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list[4][0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list[4][0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list~49 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list~49, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list[3][0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list[3][0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list~44 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list~44, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list[2][0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list[2][0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list~39 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list~39, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list~40 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list~40, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list[1][0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list[1][0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list~34 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list~34, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list[0][0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list[0][0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list[15][0]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list[15][0]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list[15][0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list[15][0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list~74 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list~74, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list[14][0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list[14][0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list~69 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list~69, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list[13][0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list[13][0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list~64 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list~64, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list[12][0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list[12][0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list~59 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list~59, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list[11][0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list[11][0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list~55 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list~55, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list[10][0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list[10][0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list~50 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list~50, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list[9][0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list[9][0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list~45 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list~45, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list[8][0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list[8][0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list~41 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list~41, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list[7][0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list[7][0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list~36 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list~36, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list[6][0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list[6][0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list~31 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list~31, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list[5][0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list[5][0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list~27 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list~27, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list[4][0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list[4][0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list~23 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list~23, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list[3][0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list[3][0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list~18 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list~18, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list[2][0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list[2][0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list~14 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list~14, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list[1][0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list[1][0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|Equal0~7 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|Equal0~7, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|Equal16~7 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|Equal16~7, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list_vector~10 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list_vector~10, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list_vector[6] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list_vector[6], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|arb_size[0]~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|arb_size[0]~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|arb_size[0]~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|arb_size[0]~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|arb_size[0]~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|arb_size[0]~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|bg_size[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|bg_size[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|pending_rd_fifo|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|pending_rd_fifo|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|Equal5~3 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|Equal5~3, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|dataid_array_data_ready~12 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|dataid_array_data_ready~12, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|dataid_array_data_ready~13 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|dataid_array_data_ready~13, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|dataid_array_data_ready[6] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|dataid_array_data_ready[6], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|dataid_array_data_ready~14 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|dataid_array_data_ready~14, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|Equal0~6 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|Equal0~6, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|Equal16~6 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|Equal16~6, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list_vector~9 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list_vector~9, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list_vector[7] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list_vector[7], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|dataid_array_data_ready~15 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|dataid_array_data_ready~15, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|dataid_array_data_ready[7] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|dataid_array_data_ready[7], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|WideOr3~3 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|WideOr3~3, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|Equal0~5 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|Equal0~5, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|Equal16~5 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|Equal16~5, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list_vector~8 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list_vector~8, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list_vector[4] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list_vector[4], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|Equal5~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|Equal5~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|dataid_array_data_ready~10 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|dataid_array_data_ready~10, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|Equal0~4 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|Equal0~4, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|Equal16~4 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|Equal16~4, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list_vector~7 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list_vector~7, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list_vector[5] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list_vector[5], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|dataid_array_data_ready~11 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|dataid_array_data_ready~11, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|dataid_array_data_ready[5] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|dataid_array_data_ready[5], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|dataid_array_data_ready~8 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|dataid_array_data_ready~8, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|dataid_array_data_ready~9 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|dataid_array_data_ready~9, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|dataid_array_data_ready[4] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|dataid_array_data_ready[4], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|WideOr3~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|WideOr3~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|Equal0~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|Equal0~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|Equal16~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|Equal16~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list_vector~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list_vector~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list_vector[1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list_vector[1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|Equal5~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|Equal5~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|dataid_array_data_ready~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|dataid_array_data_ready~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|dataid_array_data_ready~3 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|dataid_array_data_ready~3, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|dataid_array_data_ready[1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|dataid_array_data_ready[1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|Equal0~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|Equal0~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|Equal16~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|Equal16~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list_vector~4 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list_vector~4, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list_vector[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list_vector[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|dataid_array_data_ready~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|dataid_array_data_ready~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|dataid_array_data_ready~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|dataid_array_data_ready~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|dataid_array_data_ready[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|dataid_array_data_ready[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|WideOr3~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|WideOr3~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|Equal0~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|Equal0~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|Equal16~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|Equal16~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list_vector~5 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list_vector~5, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list_vector[3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list_vector[3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|Equal5~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|Equal5~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|dataid_array_data_ready~6 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|dataid_array_data_ready~6, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|dataid_array_data_ready~7 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|dataid_array_data_ready~7, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|dataid_array_data_ready[3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|dataid_array_data_ready[3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|dataid_array_data_ready~4 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|dataid_array_data_ready~4, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|Equal0~3 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|Equal0~3, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|Equal16~3 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|Equal16~3, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list_vector~6 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list_vector~6, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list_vector[2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list_vector[2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|dataid_array_data_ready~5 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|dataid_array_data_ready~5, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|dataid_array_data_ready[2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|dataid_array_data_ready[2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|WideOr3~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|WideOr3~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|WideOr3~4 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|WideOr3~4, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|WideOr3~10 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|WideOr3~10, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|inordr_data_counter[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|inordr_data_counter[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|inordr_data_counter~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|inordr_data_counter~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|inordr_data_counter_plus_1[0]~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|inordr_data_counter_plus_1[0]~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|inordr_data_counter_plus_1[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|inordr_data_counter_plus_1[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|inordr_next_data_counter[0]~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|inordr_next_data_counter[0]~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|inordr_data_counter~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|inordr_data_counter~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|inordr_data_counter[1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|inordr_data_counter[1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|inordr_next_data_counter[1]~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|inordr_next_data_counter[1]~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|inordr_data_counter_plus_1~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|inordr_data_counter_plus_1~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|inordr_data_counter_plus_1[1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|inordr_data_counter_plus_1[1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.inordr_info_fifo_inst|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|wrreq_delaya[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.inordr_info_fifo_inst|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|wrreq_delaya[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.inordr_info_fifo_inst|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|pulse_ram_output~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.inordr_info_fifo_inst|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|pulse_ram_output~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.inordr_info_fifo_inst|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|pulse_ram_output~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.inordr_info_fifo_inst|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|pulse_ram_output~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.inordr_info_fifo_inst|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|pulse_ram_output~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.inordr_info_fifo_inst|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|pulse_ram_output~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.inordr_info_fifo_inst|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.inordr_info_fifo_inst|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.inordr_info_fifo_inst|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.inordr_info_fifo_inst|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.inordr_info_fifo_inst|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.inordr_info_fifo_inst|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.inordr_info_fifo_inst|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.inordr_info_fifo_inst|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.inordr_info_fifo_inst|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.inordr_info_fifo_inst|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.inordr_info_fifo_inst|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.inordr_info_fifo_inst|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.inordr_info_fifo_inst|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.inordr_info_fifo_inst|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.inordr_info_fifo_inst|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.inordr_info_fifo_inst|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.inordr_info_fifo_inst|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|low_addressa[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.inordr_info_fifo_inst|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|low_addressa[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.inordr_info_fifo_inst|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.inordr_info_fifo_inst|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.inordr_info_fifo_inst|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|rd_ptr_lsb , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.inordr_info_fifo_inst|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|rd_ptr_lsb, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.inordr_info_fifo_inst|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.inordr_info_fifo_inst|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.inordr_info_fifo_inst|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|low_addressa[1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.inordr_info_fifo_inst|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|low_addressa[1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.inordr_info_fifo_inst|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.inordr_info_fifo_inst|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.inordr_info_fifo_inst|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|_~8 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.inordr_info_fifo_inst|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|_~8, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.inordr_info_fifo_inst|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.inordr_info_fifo_inst|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.inordr_info_fifo_inst|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.inordr_info_fifo_inst|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.inordr_info_fifo_inst|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|low_addressa[2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.inordr_info_fifo_inst|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|low_addressa[2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.inordr_info_fifo_inst|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.inordr_info_fifo_inst|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.inordr_info_fifo_inst|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.inordr_info_fifo_inst|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.inordr_info_fifo_inst|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.inordr_info_fifo_inst|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.inordr_info_fifo_inst|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|low_addressa[3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.inordr_info_fifo_inst|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|low_addressa[3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.inordr_info_fifo_inst|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.inordr_info_fifo_inst|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.inordr_info_fifo_inst|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.inordr_info_fifo_inst|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.inordr_info_fifo_inst|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.inordr_info_fifo_inst|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.inordr_info_fifo_inst|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.inordr_info_fifo_inst|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list[15][3]~28 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list[15][3]~28, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|inordr_data_counter~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|inordr_data_counter~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|inordr_data_counter[2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|inordr_data_counter[2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|inordr_next_data_counter[2]~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|inordr_next_data_counter[2]~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|inordr_data_counter_plus_1~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|inordr_data_counter_plus_1~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|inordr_data_counter_plus_1[2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|inordr_data_counter_plus_1[2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list[15][3]~31 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list[15][3]~31, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.inordr_info_fifo_inst|fifo_get , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.inordr_info_fifo_inst|fifo_get, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.inordr_info_fifo_inst|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.inordr_info_fifo_inst|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.inordr_info_fifo_inst|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.inordr_info_fifo_inst|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.inordr_info_fifo_inst|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.inordr_info_fifo_inst|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.inordr_info_fifo_inst|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.inordr_info_fifo_inst|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.inordr_info_fifo_inst|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.inordr_info_fifo_inst|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.inordr_info_fifo_inst|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.inordr_info_fifo_inst|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.inordr_info_fifo_inst|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|_~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.inordr_info_fifo_inst|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|_~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.inordr_info_fifo_inst|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|usedw_will_be_2~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.inordr_info_fifo_inst|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|usedw_will_be_2~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.inordr_info_fifo_inst|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|_~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.inordr_info_fifo_inst|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|_~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.inordr_info_fifo_inst|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|usedw_will_be_2~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.inordr_info_fifo_inst|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|usedw_will_be_2~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.inordr_info_fifo_inst|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|usedw_is_2_dff , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.inordr_info_fifo_inst|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|usedw_is_2_dff, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.inordr_info_fifo_inst|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|usedw_is_0_dff , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.inordr_info_fifo_inst|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|usedw_is_0_dff, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.inordr_info_fifo_inst|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.inordr_info_fifo_inst|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.inordr_info_fifo_inst|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|usedw_will_be_1~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.inordr_info_fifo_inst|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|usedw_will_be_1~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.inordr_info_fifo_inst|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|usedw_is_1_dff , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.inordr_info_fifo_inst|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|usedw_is_1_dff, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.inordr_info_fifo_inst|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|_~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.inordr_info_fifo_inst|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|_~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.inordr_info_fifo_inst|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|wait_state~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.inordr_info_fifo_inst|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|wait_state~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.inordr_info_fifo_inst|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|_~4 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.inordr_info_fifo_inst|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|_~4, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.inordr_info_fifo_inst|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|empty_dff , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.inordr_info_fifo_inst|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|empty_dff, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.inordr_info_fifo_inst|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|_~7 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.inordr_info_fifo_inst|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|_~7, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.inordr_info_fifo_inst|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.inordr_info_fifo_inst|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.inordr_info_fifo_inst|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|_~5 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.inordr_info_fifo_inst|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|_~5, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.inordr_info_fifo_inst|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|_~6 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.inordr_info_fifo_inst|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|_~6, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.inordr_info_fifo_inst|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|full_dff , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.inordr_info_fifo_inst|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|full_dff, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list_put~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list_put~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list_v~4 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list_v~4, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list_v~6 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list_v~6, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list_v[1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list_v[1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list_v~5 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list_v~5, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list[15][3]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list[15][3]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list[15][3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list[15][3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list~78 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list~78, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list[14][3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list[14][3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list~73 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list~73, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list[13][3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list[13][3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list~68 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list~68, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list[12][3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list[12][3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list~63 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list~63, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list[11][3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list[11][3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list~58 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list~58, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list[10][3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list[10][3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list~54 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list~54, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list[9][3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list[9][3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list~49 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list~49, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list[8][3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list[8][3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list~44 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list~44, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list[7][3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list[7][3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list~40 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list~40, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list[6][3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list[6][3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list~35 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list~35, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list[5][3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list[5][3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list~30 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list~30, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list[4][3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list[4][3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list~26 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list~26, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list[3][3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list[3][3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list~22 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list~22, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list[2][3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list[2][3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list~17 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list~17, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list[1][3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list[1][3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list~13 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list~13, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list[0][3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list[0][3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list[15][3]~139 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list[15][3]~139, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list[15][3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list[15][3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list~94 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list~94, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list[14][3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list[14][3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list~91 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list~91, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list[13][3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list[13][3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list~88 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list~88, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list[12][3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list[12][3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list~84 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list~84, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list[11][3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list[11][3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list~81 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list~81, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list[10][3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list[10][3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list~77 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list~77, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list[9][3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list[9][3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list~72 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list~72, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list~73 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list~73, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list[8][3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list[8][3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list[7][3]~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list[7][3]~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list[7][3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list[7][3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list~65 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list~65, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list[6][3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list[6][3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list~61 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list~61, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list[5][3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list[5][3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list~57 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list~57, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list[4][3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list[4][3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list~52 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list~52, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list[3][3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list[3][3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list~48 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list~48, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list[2][3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list[2][3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list~43 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list~43, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list[1][3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list[1][3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list~38 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list~38, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list[0][3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list[0][3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|cmd_gen_inst|muxed_dataid~3 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|cmd_gen_inst|muxed_dataid~3, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|dataid[1][3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|dataid[1][3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|dataid[0][3]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|dataid[0][3]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|dataid[0][3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|dataid[0][3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|arb_dataid[3]~6 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|arb_dataid[3]~6, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|dataid[3][3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|dataid[3][3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|dataid[2][3]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|dataid[2][3]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|dataid[2][3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|dataid[2][3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|arb_dataid[3]~7 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|arb_dataid[3]~7, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|arb_dataid[3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|arb_dataid[3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|delayed_dataid[3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|delayed_dataid[3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|combined_dataid[3]~3 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|combined_dataid[3]~3, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|bg_dataid[3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|bg_dataid[3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|Equal3~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|Equal3~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[0][2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[0][2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[1][2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[1][2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[2][2]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[2][2]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[2][2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[2][2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[3][2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[3][2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[4][2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[4][2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[5][2]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[5][2]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[5][2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[5][2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[6][2]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[6][2]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[6][2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[6][2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[7][2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[7][2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[8][2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[8][2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[9][2]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[9][2]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[9][2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[9][2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[10][2]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[10][2]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[10][2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[10][2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[11][2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[11][2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[12][2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[12][2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[13][2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[13][2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[14][2]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[14][2]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[14][2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[14][2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~71 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~71, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[15][2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[15][2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~72 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~72, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[16][2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[16][2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[17][2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[17][2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[18][2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[18][2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[19][2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[19][2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[20][2]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[20][2]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[20][2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[20][2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[21][2]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[21][2]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[21][2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[21][2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[22][2]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[22][2]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[22][2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[22][2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[23][2]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[23][2]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[23][2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[23][2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[24][2]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[24][2]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[24][2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[24][2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[25][2]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[25][2]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[25][2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[25][2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[26][2]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[26][2]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[26][2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[26][2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[27][2]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[27][2]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[27][2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[27][2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~63 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~63, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[28][2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[28][2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[29][2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[29][2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[30][2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[30][2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[31][2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[31][2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~64 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~64, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~58 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~58, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~59 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~59, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~60 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~60, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~61 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~61, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~62 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~62, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~56 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~56, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~57 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~57, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~65 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~65, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~66 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~66, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~67 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~67, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~68 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~68, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~69 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~69, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~70 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~70, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~54 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~54, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~55 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~55, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~73 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~73, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2[0][2]~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2[0][2]~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2[0][2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2[0][2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|always7~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|always7~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_burstcount~10 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_burstcount~10, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_burstcount[2][1]~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_burstcount[2][1]~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_burstcount[2][0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_burstcount[2][0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_burstcount~12 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_burstcount~12, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_burstcount[2][1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_burstcount[2][1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_burstcount~11 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_burstcount~11, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_burstcount[2][2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_burstcount[2][2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_dataid_array_done~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_dataid_array_done~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_dataid_array_done[2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_dataid_array_done[2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|Equal2~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|Equal2~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[0][1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[0][1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[1][1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[1][1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[2][1]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[2][1]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[2][1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[2][1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[3][1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[3][1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[4][1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[4][1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[5][1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[5][1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[6][1]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[6][1]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[6][1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[6][1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[7][1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[7][1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[8][1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[8][1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[9][1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[9][1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[10][1]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[10][1]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[10][1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[10][1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~44 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~44, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[11][1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[11][1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~45 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~45, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~48 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~48, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~46 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~46, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~47 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~47, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~49 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~49, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~50 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~50, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[12][1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[12][1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[13][1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[13][1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[14][1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[14][1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[15][1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[15][1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~51 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~51, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~52 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~52, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[16][1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[16][1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[17][1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[17][1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[18][1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[18][1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[19][1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[19][1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[20][1]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[20][1]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[20][1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[20][1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[21][1]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[21][1]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[21][1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[21][1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[22][1]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[22][1]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[22][1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[22][1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[23][1]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[23][1]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[23][1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[23][1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[24][1]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[24][1]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[24][1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[24][1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[25][1]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[25][1]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[25][1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[25][1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[26][1]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[26][1]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[26][1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[26][1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[27][1]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[27][1]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[27][1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[27][1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[28][1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[28][1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[29][1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[29][1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[30][1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[30][1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[31][1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[31][1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~41 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~41, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~42 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~42, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~34 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~34, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~35 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~35, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~36 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~36, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~37 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~37, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~38 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~38, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~39 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~39, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~40 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~40, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~43 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~43, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~53 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~53, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2[0][1]~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2[0][1]~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2[0][1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2[0][1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|always5~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|always5~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_burstcount~7 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_burstcount~7, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list_vector~7 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list_vector~7, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_burstcount[1][1]~3 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_burstcount[1][1]~3, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_burstcount[1][0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_burstcount[1][0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_burstcount~9 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_burstcount~9, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_burstcount[1][1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_burstcount[1][1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_burstcount~8 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_burstcount~8, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_burstcount[1][2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_burstcount[1][2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_dataid_array_done~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_dataid_array_done~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_dataid_array_done[1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_dataid_array_done[1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|Equal1~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|Equal1~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[0][0]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[0][0]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[0][0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[0][0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[1][0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[1][0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[2][0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[2][0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[3][0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[3][0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[4][0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[4][0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[5][0]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[5][0]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[5][0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[5][0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[6][0]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[6][0]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[6][0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[6][0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[7][0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[7][0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[8][0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[8][0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[9][0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[9][0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[10][0]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[10][0]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[10][0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[10][0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[11][0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[11][0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[12][0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[12][0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[13][0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[13][0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[14][0]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[14][0]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[14][0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[14][0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~31 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~31, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[15][0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[15][0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~32 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~32, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~14 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~14, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~15 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~15, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~26 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~26, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~27 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~27, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~28 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~28, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~29 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~29, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[16][0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[16][0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[17][0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[17][0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[18][0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[18][0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[19][0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[19][0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[20][0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[20][0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[21][0]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[21][0]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[21][0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[21][0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[22][0]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[22][0]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[22][0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[22][0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[23][0]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[23][0]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[23][0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[23][0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[24][0]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[24][0]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[24][0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[24][0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[25][0]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[25][0]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[25][0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[25][0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[26][0]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[26][0]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[26][0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[26][0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[27][0]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[27][0]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[27][0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[27][0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[28][0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[28][0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[29][0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[29][0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[30][0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[30][0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[31][0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[31][0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~23 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~23, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~24 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~24, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~18 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~18, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~19 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~19, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~20 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~20, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~21 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~21, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~22 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~22, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~16 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~16, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~17 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~17, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~25 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~25, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~30 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~30, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~33 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~33, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2[0][0]~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2[0][0]~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2[0][0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2[0][0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|always3~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|always3~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_burstcount~4 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_burstcount~4, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_burstcount[0][1]~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_burstcount[0][1]~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_burstcount[0][0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_burstcount[0][0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_burstcount~6 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_burstcount~6, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_burstcount[0][1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_burstcount[0][1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_burstcount~5 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_burstcount~5, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_burstcount[0][2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_burstcount[0][2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_dataid_array_done~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_dataid_array_done~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_dataid_array_done[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_dataid_array_done[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|Equal4~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|Equal4~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[0][3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[0][3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[1][3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[1][3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[2][3]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[2][3]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[2][3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[2][3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[3][3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[3][3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[4][3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[4][3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[5][3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[5][3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[6][3]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[6][3]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[6][3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[6][3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[7][3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[7][3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[8][3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[8][3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[9][3]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[9][3]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[9][3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[9][3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[10][3]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[10][3]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[10][3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[10][3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[11][3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[11][3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[12][3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[12][3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[13][3]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[13][3]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[13][3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[13][3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[14][3]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[14][3]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[14][3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[14][3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[15][3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[15][3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~91 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~91, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~92 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~92, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[16][3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[16][3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[17][3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[17][3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[18][3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[18][3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[19][3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[19][3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[20][3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[20][3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[21][3]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[21][3]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[21][3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[21][3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[22][3]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[22][3]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[22][3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[22][3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[23][3]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[23][3]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[23][3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[23][3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[24][3]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[24][3]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[24][3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[24][3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[25][3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[25][3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[26][3]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[26][3]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[26][3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[26][3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[27][3]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[27][3]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[27][3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[27][3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[28][3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[28][3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[29][3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[29][3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[30][3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[30][3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[31][3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[31][3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~81 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~81, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~82 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~82, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~74 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~74, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~75 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~75, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~78 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~78, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~79 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~79, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~76 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~76, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~77 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~77, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~80 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~80, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~83 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~83, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~88 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~88, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~86 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~86, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~87 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~87, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~89 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~89, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~84 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~84, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~85 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~85, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~90 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~90, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~93 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~93, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2[0][3]~3 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2[0][3]~3, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2[0][3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2[0][3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|always9~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|always9~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_burstcount~13 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_burstcount~13, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[3][2]~123 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[3][2]~123, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_burstcount[3][0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_burstcount[3][0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_burstcount~15 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_burstcount~15, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_burstcount[3][1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_burstcount[3][1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_burstcount~14 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_burstcount~14, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_burstcount[3][2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_burstcount[3][2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_dataid_array_done~3 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_dataid_array_done~3, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_dataid_array_done[3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_dataid_array_done[3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr0~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr0~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v~3 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v~3, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v[7] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v[7], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v~7 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v~7, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v~8 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v~8, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v[6]~9 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v[6]~9, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v[6] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v[6], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v~20 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v~20, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v~22 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v~22, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v[4] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v[4], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v~13 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v~13, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v[5]~14 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v[5]~14, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v~15 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v~15, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v[5]~16 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v[5]~16, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v[5] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v[5], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v~10 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v~10, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v~5 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v~5, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v~4 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v~4, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v~6 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v~6, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v[1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v[1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v~11 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v~11, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v~12 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v~12, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v[2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v[2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v~18 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v~18, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v~17 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v~17, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v~19 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v~19, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v[3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v[3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v~21 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v~21, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list[7][2]~44 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list[7][2]~44, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list[7][2]~33 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list[7][2]~33, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list[7][2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list[7][2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list~31 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list~31, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v~23 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v~23, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list[6][2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list[6][2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list~26 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list~26, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list[5][2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list[5][2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list~22 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list~22, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list~23 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list~23, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list[4][2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list[4][2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list~17 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list~17, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list~18 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list~18, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list[3][2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list[3][2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list~12 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list~12, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list[2][2]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list[2][2]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list[2][0]~11 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list[2][0]~11, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list[2][2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list[2][2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list~7 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list~7, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list[1][1]~8 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list[1][1]~8, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list[1][2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list[1][2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list~3 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list~3, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list[0][0]~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list[0][0]~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list[0][2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list[0][2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|cmd_gen_inst|muxed_dataid~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|cmd_gen_inst|muxed_dataid~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|dataid[1][2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|dataid[1][2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|dataid[0][2]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|dataid[0][2]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|dataid[0][2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|dataid[0][2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|arb_dataid[2]~4 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|arb_dataid[2]~4, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|dataid[2][2]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|dataid[2][2]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|dataid[2][2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|dataid[2][2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|dataid[3][2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|dataid[3][2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|arb_dataid[2]~5 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|arb_dataid[2]~5, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|arb_dataid[2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|arb_dataid[2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|delayed_dataid[2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|delayed_dataid[2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|combined_dataid[2]~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|combined_dataid[2]~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|bg_dataid[2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|bg_dataid[2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|Equal5~7 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|Equal5~7, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|dataid_array_data_ready~30 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|dataid_array_data_ready~30, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|Equal0~14 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|Equal0~14, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|Equal16~14 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|Equal16~14, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list_vector~17 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list_vector~17, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list_vector[15] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list_vector[15], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|dataid_array_data_ready~31 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|dataid_array_data_ready~31, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|dataid_array_data_ready[15] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|dataid_array_data_ready[15], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|Equal0~15 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|Equal0~15, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|Equal16~15 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|Equal16~15, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list_vector~18 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list_vector~18, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list_vector[14] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list_vector[14], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|dataid_array_data_ready~28 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|dataid_array_data_ready~28, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|dataid_array_data_ready~29 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|dataid_array_data_ready~29, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|dataid_array_data_ready[14] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|dataid_array_data_ready[14], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|WideOr3~8 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|WideOr3~8, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|Equal0~8 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|Equal0~8, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|Equal16~8 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|Equal16~8, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list_vector~11 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list_vector~11, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list_vector[9] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list_vector[9], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|Equal5~4 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|Equal5~4, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|dataid_array_data_ready~18 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|dataid_array_data_ready~18, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|dataid_array_data_ready~19 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|dataid_array_data_ready~19, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|dataid_array_data_ready[9] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|dataid_array_data_ready[9], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|Equal0~9 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|Equal0~9, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|Equal16~9 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|Equal16~9, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list_vector~12 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list_vector~12, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list_vector[8] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list_vector[8], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|dataid_array_data_ready~16 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|dataid_array_data_ready~16, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|dataid_array_data_ready~17 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|dataid_array_data_ready~17, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|dataid_array_data_ready[8] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|dataid_array_data_ready[8], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|WideOr3~5 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|WideOr3~5, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|Equal0~11 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|Equal0~11, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|Equal16~11 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|Equal16~11, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list_vector~14 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list_vector~14, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list_vector[10] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list_vector[10], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|Equal0~10 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|Equal0~10, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|Equal16~10 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|Equal16~10, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list_vector~13 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list_vector~13, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list_vector[11] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list_vector[11], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|Equal5~5 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|Equal5~5, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|dataid_array_data_ready~22 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|dataid_array_data_ready~22, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|dataid_array_data_ready~23 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|dataid_array_data_ready~23, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|dataid_array_data_ready[11] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|dataid_array_data_ready[11], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|dataid_array_data_ready~20 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|dataid_array_data_ready~20, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|dataid_array_data_ready~21 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|dataid_array_data_ready~21, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|dataid_array_data_ready[10] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|dataid_array_data_ready[10], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|WideOr3~6 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|WideOr3~6, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|Equal0~13 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|Equal0~13, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|Equal16~13 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|Equal16~13, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list_vector~16 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list_vector~16, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list_vector[12] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list_vector[12], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|Equal0~12 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|Equal0~12, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|Equal16~12 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|Equal16~12, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list_vector~15 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list_vector~15, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list_vector[13] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list_vector[13], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|Equal5~6 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|Equal5~6, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|dataid_array_data_ready~26 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|dataid_array_data_ready~26, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|dataid_array_data_ready~27 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|dataid_array_data_ready~27, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|dataid_array_data_ready[13] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|dataid_array_data_ready[13], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|dataid_array_data_ready~24 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|dataid_array_data_ready~24, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|dataid_array_data_ready~25 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|dataid_array_data_ready~25, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|dataid_array_data_ready[12] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|dataid_array_data_ready[12], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|WideOr3~7 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|WideOr3~7, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|WideOr3~9 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|WideOr3~9, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list[15][3]~29 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list[15][3]~29, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list[15][3]~30 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list[15][3]~30, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list_v~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list_v~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list_v[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list_v[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list_vector[2]~19 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list_vector[2]~19, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list~11 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list~11, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list[0][1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_allocated_id_inst|list[0][1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list[15][1]~137 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list[15][1]~137, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list[15][1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list[15][1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list~92 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list~92, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list[14][1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list[14][1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list[13][1]~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list[13][1]~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list[13][1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list[13][1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list~86 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list~86, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list[12][1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list[12][1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list~83 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list~83, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list[11][1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list[11][1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list~79 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list~79, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list[10][1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list[10][1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list~75 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list~75, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list[9][1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list[9][1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list~70 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list~70, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list[8][1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list[8][1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list~67 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list~67, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list[7][1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list[7][1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list~63 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list~63, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list[6][1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list[6][1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list~59 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list~59, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list[5][1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list[5][1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list~54 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list~54, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list[4][1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list[4][1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list~50 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list~50, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list[3][1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list[3][1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list~45 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list~45, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list~46 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list~46, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list[2][1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list[2][1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list~41 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list~41, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list[1][1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list[1][1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list~36 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list~36, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list[0][1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.list_freeid_inst|list[0][1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|cmd_gen_inst|muxed_dataid~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|cmd_gen_inst|muxed_dataid~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|dataid[1][1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|dataid[1][1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|dataid[0][1]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|dataid[0][1]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|dataid[0][1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|dataid[0][1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|arb_dataid[1]~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|arb_dataid[1]~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|dataid[3][1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|dataid[3][1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|dataid[2][1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|dataid[2][1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|arb_dataid[1]~3 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|arb_dataid[1]~3, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|arb_dataid[1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|arb_dataid[1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|delayed_dataid[1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|delayed_dataid[1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|combined_dataid[1]~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|combined_dataid[1]~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|bg_dataid[1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|bg_dataid[1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[0][1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[0][1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[1][1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[1][1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[2][1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[2][1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[3][1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[3][1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[4][1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[4][1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[5][1]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[5][1]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[5][1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[5][1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[6][1]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[6][1]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[6][1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[6][1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2~55 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2~55, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[7][1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[7][1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2~56 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2~56, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2~57 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2~57, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2~58 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2~58, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[8][1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[8][1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[9][1]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[9][1]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[9][1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[9][1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[10][1]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[10][1]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[10][1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[10][1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2~53 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2~53, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[11][1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[11][1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2~54 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2~54, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2~59 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2~59, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[12][1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[12][1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[13][1]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[13][1]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[13][1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[13][1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[14][1]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[14][1]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[14][1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[14][1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[15][1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[15][1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[16][1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[16][1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[17][1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[17][1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[18][1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[18][1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[19][1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[19][1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[20][1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[20][1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[21][1]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[21][1]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[21][1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[21][1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[22][1]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[22][1]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[22][1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[22][1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[23][1]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[23][1]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[23][1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[23][1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2~50 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2~50, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[24][1]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[24][1]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[24][1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[24][1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[25][1]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[25][1]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[25][1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[25][1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[26][1]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[26][1]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[26][1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[26][1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[27][1]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[27][1]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[27][1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[27][1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[28][1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[28][1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[29][1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[29][1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[30][1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[30][1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[31][1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[31][1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2~51 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2~51, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2~47 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2~47, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2~48 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2~48, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2~45 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2~45, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2~46 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2~46, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2~49 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2~49, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2~43 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2~43, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2~44 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2~44, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2~52 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2~52, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2~60 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2~60, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2~61 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2~61, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2~62 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2~62, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2[0][1]~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2[0][1]~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2[0][1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2[0][1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|int_ecc_wdata_fifo_dataid[0][1]~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|int_ecc_wdata_fifo_dataid[0][1]~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataread_dataid_r[1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataread_dataid_r[1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list[7][1]~45 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list[7][1]~45, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list[7][1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list[7][1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list~32 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list~32, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list[6][1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list[6][1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list~27 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list~27, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list~28 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list~28, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list[5][1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list[5][1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list~24 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list~24, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list[4][1]~21 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list[4][1]~21, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list[4][1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list[4][1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list~19 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list~19, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list[3][1]~16 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list[3][1]~16, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list[3][1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list[3][1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list~13 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list~13, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list~14 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list~14, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list[2][1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list[2][1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list~9 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list~9, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list[1][1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list[1][1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list~4 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list~4, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list[0][1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list[0][1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list_vector~6 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list_vector~6, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list_vector[2]~9 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list_vector[2]~9, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list_vector~14 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list_vector~14, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list[7][2]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list[7][2]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list[7][2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list[7][2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list~28 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list~28, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list[6][2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list[6][2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list~24 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list~24, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list[5][2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list[5][2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list~20 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list~20, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list[4][2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list[4][2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list~15 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list~15, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list[3][2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list[3][2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list~10 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list~10, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list[2][2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list[2][2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list~5 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list~5, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list[1][2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list[1][2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list_vector~16 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list_vector~16, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list_vector~18 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list_vector~18, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list_vector[2]~13 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list_vector[2]~13, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list_vector[3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list_vector[3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|update_data_if_burstcount_greatereq[3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|update_data_if_burstcount_greatereq[3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|always9~3 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|always9~3, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_tbp_id[3][3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_tbp_id[3][3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_tbp_id[2][3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_tbp_id[2][3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list_vector~10 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list_vector~10, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list_vector~17 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list_vector~17, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list_vector[2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list_vector[2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|update_data_if_burstcount_greatereq[2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|update_data_if_burstcount_greatereq[2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|notify_tbp_data_ready[3]~13 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|notify_tbp_data_ready[3]~13, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_tbp_id[1][3]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_tbp_id[1][3]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|always5~3 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|always5~3, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_tbp_id[1][3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_tbp_id[1][3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list_vector~11 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list_vector~11, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list_vector~15 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list_vector~15, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list_vector[1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list_vector[1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|update_data_if_burstcount_greatereq[1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|update_data_if_burstcount_greatereq[1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|always3~3 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|always3~3, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_tbp_id[0][3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_tbp_id[0][3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list_vector~12 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list_vector~12, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list_vector[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list_vector[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|update_data_if_burstcount_greatereq[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|update_data_if_burstcount_greatereq[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|notify_tbp_data_ready[3]~12 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|notify_tbp_data_ready[3]~12, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list_vector~19 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list_vector~19, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list_vector~4 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list_vector~4, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list_vector~23 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list_vector~23, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list_vector[6] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list_vector[6], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|update_data_if_burstcount_greatereq[6] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|update_data_if_burstcount_greatereq[6], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|always15~3 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|always15~3, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_tbp_id[6][3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_tbp_id[6][3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|always17~3 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|always17~3, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_tbp_id[7][3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_tbp_id[7][3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list_vector~24 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list_vector~24, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list_vector~25 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list_vector~25, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list_vector[7] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list_vector[7], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|update_data_if_burstcount_greatereq[7] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|update_data_if_burstcount_greatereq[7], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|notify_tbp_data_ready[3]~15 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|notify_tbp_data_ready[3]~15, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list_vector~5 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list_vector~5, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list_vector~21 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list_vector~21, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list_vector~22 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list_vector~22, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list_vector[5] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list_vector[5], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|update_data_if_burstcount_greatereq[5] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|update_data_if_burstcount_greatereq[5], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|update_data_if_burstcount_greatereq[4] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|update_data_if_burstcount_greatereq[4], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|always11~3 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|always11~3, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_tbp_id[4][3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_tbp_id[4][3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_tbp_id[5][3]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_tbp_id[5][3]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|always13~3 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|always13~3, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_tbp_id[5][3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_tbp_id[5][3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|notify_tbp_data_ready[3]~14 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|notify_tbp_data_ready[3]~14, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|notify_tbp_data_ready[3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|notify_tbp_data_ready[3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|complete_combi_wr[3]~7 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|complete_combi_wr[3]~7, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|complete_wr[3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|complete_wr[3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|wr_req[3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|wr_req[3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|complete_combi[1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|complete_combi[1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|complete[1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|complete[1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|complete_combi_wr[1]~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|complete_combi_wr[1]~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_tbp_id[6][1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_tbp_id[6][1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_tbp_id[7][1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_tbp_id[7][1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|notify_tbp_data_ready[1]~3 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|notify_tbp_data_ready[1]~3, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_tbp_id[1][1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_tbp_id[1][1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_tbp_id[0][1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_tbp_id[0][1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|notify_tbp_data_ready[1]~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|notify_tbp_data_ready[1]~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_tbp_id[3][1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_tbp_id[3][1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_tbp_id[2][1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_tbp_id[2][1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|notify_tbp_data_ready[1]~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|notify_tbp_data_ready[1]~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_tbp_id[4][1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_tbp_id[4][1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_tbp_id[5][1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_tbp_id[5][1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|notify_tbp_data_ready[1]~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|notify_tbp_data_ready[1]~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|notify_tbp_data_ready[1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|notify_tbp_data_ready[1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|complete_combi_wr[1]~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|complete_combi_wr[1]~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|complete_wr[1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|complete_wr[1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|wr_req[1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|wr_req[1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|int_wr_grant[3]~4 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|int_wr_grant[3]~4, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|int_row_grant[0]~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|int_row_grant[0]~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|row_grant[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|row_grant[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col_timer~20 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col_timer~20, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col_timer[0][0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col_timer[0][0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col_timer[0][2]~21 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col_timer[0][2]~21, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col_timer[0][2]~31 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col_timer[0][2]~31, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col_timer[0][2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col_timer[0][2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col_timer[0][2]~19 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col_timer[0][2]~19, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col_timer[0][1]~30 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col_timer[0][1]~30, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col_timer[0][1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col_timer[0][1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col_timer_pre_ready~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col_timer_pre_ready~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col_timer_pre_ready~3 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col_timer_pre_ready~3, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col_timer_pre_ready[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col_timer_pre_ready[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|activated~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|activated~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|activated~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|activated~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|activated[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|activated[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|can_rd~4 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|can_rd~4, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|can_rd~3 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|can_rd~3, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|can_rd~5 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|can_rd~5, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|can_rd[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|can_rd[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_tbp_id[0][0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_tbp_id[0][0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_tbp_id[1][0]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_tbp_id[1][0]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_tbp_id[1][0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_tbp_id[1][0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|notify_tbp_data_ready[0]~4 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|notify_tbp_data_ready[0]~4, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_tbp_id[2][0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_tbp_id[2][0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_tbp_id[3][0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_tbp_id[3][0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|notify_tbp_data_ready[0]~5 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|notify_tbp_data_ready[0]~5, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_tbp_id[6][0]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_tbp_id[6][0]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_tbp_id[6][0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_tbp_id[6][0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_tbp_id[7][0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_tbp_id[7][0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|notify_tbp_data_ready[0]~7 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|notify_tbp_data_ready[0]~7, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_tbp_id[4][0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_tbp_id[4][0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_tbp_id[5][0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_tbp_id[5][0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|notify_tbp_data_ready[0]~6 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|notify_tbp_data_ready[0]~6, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|notify_tbp_data_ready[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|notify_tbp_data_ready[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|complete_combi[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|complete_combi[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|complete[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|complete[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|complete_combi_wr[0]~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|complete_combi_wr[0]~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|complete_combi_wr[0]~3 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|complete_combi_wr[0]~3, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|complete_wr[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|complete_wr[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|cpv[0][2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|cpv[0][2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|cpv_combi[0][2]~6 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|cpv_combi[0][2]~6, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|cpv[0][3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|cpv[0][3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|cpv_combi[0][3]~7 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|cpv_combi[0][3]~7, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|cpv[0][1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|cpv[0][1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|cpv_combi[0][1]~5 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|cpv_combi[0][1]~5, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|cpv_combi[0][0]~14 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|cpv_combi[0][0]~14, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|WideNor4 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|WideNor4, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|nor_cpv[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|nor_cpv[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|oldest_wr_req_with_priority[3]~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|oldest_wr_req_with_priority[3]~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|int_wr_grant[3]~5 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|int_wr_grant[3]~5, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|wr_grant[3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|wr_grant[3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Equal11~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Equal11~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|LessThan20~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|LessThan20~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Add12~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Add12~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|rd_grant[3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|rd_grant[3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer_combi[3][4]~21 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer_combi[3][4]~21, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer[3][3]~31 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer[3][3]~31, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Equal11~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Equal11~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer[3][3]~27 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer[3][3]~27, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer[3][4]~28 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer[3][4]~28, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer[3][3]~32 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer[3][3]~32, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer[3][3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer[3][3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|LessThan20~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|LessThan20~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|compare_t_param_wr_to_pch_greater_than_row_timer[3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|compare_t_param_wr_to_pch_greater_than_row_timer[3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer_combi[3][3]~18 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer_combi[3][3]~18, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer_combi[3][3]~19 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer_combi[3][3]~19, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer_combi[3][3]~20 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer_combi[3][3]~20, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Add12~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Add12~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer[3][4]~29 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer[3][4]~29, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer[3][4]~30 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer[3][4]~30, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer[3][4] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer[3][4], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|LessThan19~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|LessThan19~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|compare_t_param_rd_to_pch_greater_than_row_timer[3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|compare_t_param_rd_to_pch_greater_than_row_timer[3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer_combi~25 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer_combi~25, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer_combi~40 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer_combi~40, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer_combi~22 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer_combi~22, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer_combi~23 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer_combi~23, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer_combi~24 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer_combi~24, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer[3][1]~7 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer[3][1]~7, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer~34 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer~34, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer[3][1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer[3][1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Add12~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Add12~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer_combi~17 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer_combi~17, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer[3][2]~11 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer[3][2]~11, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer~25 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer~25, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer~26 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer~26, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer[3][2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer[3][2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Equal11~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Equal11~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer_pre_ready~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer_pre_ready~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer_pre_ready~3 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer_pre_ready~3, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer_pre_ready[3]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer_pre_ready[3]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer_pre_ready[3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer_pre_ready[3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|open_row_pass_r[3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|open_row_pass_r[3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|precharged[3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|precharged[3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|pch_ready~10 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|pch_ready~10, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|rd_grant[1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|rd_grant[1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|age~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|age~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|age[1][0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|age[1][0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|oldest_wr_req_with_priority[1]~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|oldest_wr_req_with_priority[1]~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|age~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|age~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|age[1][2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|age[1][2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|age~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|age~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|age[1][3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|age[1][3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|int_wr_grant[1]~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|int_wr_grant[1]~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|int_wr_grant[1]~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|int_wr_grant[1]~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|wr_grant[1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|wr_grant[1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer_combi[1][4]~38 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer_combi[1][4]~38, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer[1][1]~49 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer[1][1]~49, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Equal9~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Equal9~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|require_flush~3 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|require_flush~3, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|require_flush[1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|require_flush[1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer_combi[1][4]~35 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer_combi[1][4]~35, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Add10~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Add10~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|ap[1]~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|ap[1]~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|LessThan13~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|LessThan13~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|compare_t_param_rd_to_pch_greater_than_row_timer[1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|compare_t_param_rd_to_pch_greater_than_row_timer[1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer_combi[1][4]~37 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer_combi[1][4]~37, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer[1][4]~55 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer[1][4]~55, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Equal9~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Equal9~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer[1][3]~53 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer[1][3]~53, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer[1][4]~54 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer[1][4]~54, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer[1][4]~56 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer[1][4]~56, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer[1][4] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer[1][4], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Equal9~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Equal9~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer_combi[1][4]~36 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer_combi[1][4]~36, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer[1][0]~30 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer[1][0]~30, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer[1][0]~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer[1][0]~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer~64 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer~64, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer~61 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer~61, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer[1][0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer[1][0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Add10~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Add10~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer_combi~34 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer_combi~34, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer[1][2]~9 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer[1][2]~9, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer~51 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer~51, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer~52 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer~52, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer[1][2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer[1][2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Add10~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Add10~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer[1][3]~57 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer[1][3]~57, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer[1][3]~58 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer[1][3]~58, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer[1][3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer[1][3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|LessThan14~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|LessThan14~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|LessThan14~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|LessThan14~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|compare_t_param_wr_to_pch_greater_than_row_timer[1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|compare_t_param_wr_to_pch_greater_than_row_timer[1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer[1][1]~27 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer[1][1]~27, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer[1][1]~51 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer[1][1]~51, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Add10~3 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Add10~3, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer[1][1]~28 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer[1][1]~28, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer[1][1]~29 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer[1][1]~29, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer[1][1]~52 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer[1][1]~52, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer[1][1]~4 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer[1][1]~4, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer[1][1]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer[1][1]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|open_row_pass_flush[0]~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|open_row_pass_flush[0]~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|open_row_pass~11 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|open_row_pass~11, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|log2_open_row_pass_flush[1][0]~7 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|log2_open_row_pass_flush[1][0]~7, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|log2_open_row_pass_flush_r[1][0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|log2_open_row_pass_flush_r[1][0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|int_act_grant[2]~10 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|int_act_grant[2]~10, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|act_grant[2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|act_grant[2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer[2][2]~37 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer[2][2]~37, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|wr_grant[2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|wr_grant[2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|int_rd_grant[2]~4 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|int_rd_grant[2]~4, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|int_rd_grant[2]~5 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|int_rd_grant[2]~5, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|int_rd_grant[2]~6 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|int_rd_grant[2]~6, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|rd_grant[2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|rd_grant[2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer_combi~26 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer_combi~26, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Add11~3 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Add11~3, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer[2][2]~36 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer[2][2]~36, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer~46 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer~46, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|ap[2]~3 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|ap[2]~3, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer_combi~33 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer_combi~33, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer_combi~42 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer_combi~42, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Equal10~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Equal10~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Equal10~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Equal10~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|LessThan17~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|LessThan17~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|LessThan17~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|LessThan17~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|compare_t_param_wr_to_pch_greater_than_row_timer[2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|compare_t_param_wr_to_pch_greater_than_row_timer[2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer_combi~41 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer_combi~41, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer_combi~31 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer_combi~31, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer_combi~32 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer_combi~32, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer[2][1]~5 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer[2][1]~5, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer~47 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer~47, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer[2][3]~40 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer[2][3]~40, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer[2][1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer[2][1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer~63 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer~63, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer~48 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer~48, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer[2][0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer[2][0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Add11~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Add11~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer_combi[2][4]~30 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer_combi[2][4]~30, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer[2][3]~44 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer[2][3]~44, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer[2][4]~41 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer[2][4]~41, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer[2][3]~45 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer[2][3]~45, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer[2][3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer[2][3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Add11~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Add11~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer[2][4]~42 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer[2][4]~42, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer[2][4]~43 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer[2][4]~43, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer[2][4] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer[2][4], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|LessThan16~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|LessThan16~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|compare_t_param_rd_to_pch_greater_than_row_timer[2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|compare_t_param_rd_to_pch_greater_than_row_timer[2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer_combi[2][4]~29 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer_combi[2][4]~29, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Add11~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Add11~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer[2][2]~8 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer[2][2]~8, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer~38 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer~38, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer~39 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer~39, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer[2][2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer[2][2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Equal10~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Equal10~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer_combi[2][4]~27 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer_combi[2][4]~27, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer_combi[2][4]~28 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer_combi[2][4]~28, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer[2][0]~26 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer[2][0]~26, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer[2][0]~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer[2][0]~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer[2][0]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer[2][0]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|wrt_combi[2][3]~6 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|wrt_combi[2][3]~6, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|wrt[2][3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|wrt[2][3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|open_row_pass~4 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|open_row_pass~4, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|wrt_combi[2][1]~7 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|wrt_combi[2][1]~7, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|wrt[2][1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|wrt[2][1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|open_row_pass~10 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|open_row_pass~10, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|log2_open_row_pass_flush[2][1]~4 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|log2_open_row_pass_flush[2][1]~4, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|log2_open_row_pass_flush_r[2][1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|log2_open_row_pass_flush_r[2][1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer[1][0]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer[1][0]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|log2_open_row_pass_flush[1][1]~6 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|log2_open_row_pass_flush[1][1]~6, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|log2_open_row_pass_flush_r[1][1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|log2_open_row_pass_flush_r[1][1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer[0][0]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer[0][0]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|open_row_pass~8 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|open_row_pass~8, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|open_row_pass~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|open_row_pass~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|log2_open_row_pass_flush[0][1]~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|log2_open_row_pass_flush[0][1]~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|log2_open_row_pass_flush_r[0][1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|log2_open_row_pass_flush_r[0][1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer[2][3]~13 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer[2][3]~13, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer~33 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer~33, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer[0][4]~18 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer[0][4]~18, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer[3][4]~19 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer[3][4]~19, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|open_row_pass~9 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|open_row_pass~9, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|log2_open_row_pass_flush[3][0]~3 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|log2_open_row_pass_flush[3][0]~3, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|log2_open_row_pass_flush_r[3][0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|log2_open_row_pass_flush_r[3][0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer[1][3]~12 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer[1][3]~12, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer[0][3]~14 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer[0][3]~14, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Add17~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Add17~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|log2_open_row_pass_flush[0][0]~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|log2_open_row_pass_flush[0][0]~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|log2_open_row_pass_flush_r[0][0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|log2_open_row_pass_flush_r[0][0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Mux1~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Mux1~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer[3][3]~15 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer[3][3]~15, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|log2~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|log2~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|log2_open_row_pass_flush_r[3][1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|log2_open_row_pass_flush_r[3][1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Add17~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Add17~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer~49 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer~49, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer[0][4] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer[0][4], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer[1][4]~17 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer[1][4]~17, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Mux5~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Mux5~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer[2][4]~16 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer[2][4]~16, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Add19~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Add19~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|log2_open_row_pass_flush[2][0]~5 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|log2_open_row_pass_flush[2][0]~5, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|log2_open_row_pass_flush_r[2][0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|log2_open_row_pass_flush_r[2][0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Mux10~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Mux10~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Mux10~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Mux10~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer[2][0]~60 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer[2][0]~60, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer[2][1]~62 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer[2][1]~62, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer[2][2]~64 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer[2][2]~64, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer[2][3]~70 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer[2][3]~70, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer[2][4]~73 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer[2][4]~73, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer~75 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer~75, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|open_row_pass_r[2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|open_row_pass_r[2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer[2][2]~69 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer[2][2]~69, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer[2][4] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer[2][4], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer~47 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer~47, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|LessThan45~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|LessThan45~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|LessThan45~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|LessThan45~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|LessThan45~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|LessThan45~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|LessThan45~3 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|LessThan45~3, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer[2][4] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer[2][4], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Mux5~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Mux5~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer[1][0]~78 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer[1][0]~78, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer[1][1]~80 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer[1][1]~80, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer[1][2]~82 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer[1][2]~82, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer[1][3]~88 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer[1][3]~88, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer[1][4]~91 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer[1][4]~91, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Add18~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Add18~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer~93 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer~93, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|open_row_pass_r[1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|open_row_pass_r[1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer[1][1]~86 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer[1][1]~86, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer[1][1]~87 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer[1][1]~87, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer[1][4] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer[1][4], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer~48 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer~48, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|LessThan43~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|LessThan43~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|LessThan43~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|LessThan43~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|LessThan43~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|LessThan43~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|LessThan43~3 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|LessThan43~3, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer[1][4] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer[1][4], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Mux15~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Mux15~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Mux15~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Mux15~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer[3][0]~42 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer[3][0]~42, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer[3][1]~44 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer[3][1]~44, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer[3][2]~46 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer[3][2]~46, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer[3][3]~52 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer[3][3]~52, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer[3][4]~55 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer[3][4]~55, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer~57 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer~57, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer[3][1]~51 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer[3][1]~51, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer[3][4] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer[3][4], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer[3][1]~50 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer[3][1]~50, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Add20~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Add20~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer~46 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer~46, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|LessThan47~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|LessThan47~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|LessThan47~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|LessThan47~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|LessThan47~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|LessThan47~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|LessThan47~3 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|LessThan47~3, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer[3][3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer[3][3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Mux1~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Mux1~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer[0][0]~24 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer[0][0]~24, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer[0][1]~26 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer[0][1]~26, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer[0][2]~28 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer[0][2]~28, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer[0][3]~34 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer[0][3]~34, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer~36 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer~36, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer[0][3]~33 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer[0][3]~33, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer[0][3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer[0][3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer~45 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer~45, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer[0][3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer[0][3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Mux6~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Mux6~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Mux6~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Mux6~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Add18~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Add18~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer~90 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer~90, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer[1][3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer[1][3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer~43 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer~43, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer[1][3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer[1][3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Mux16~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Mux16~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Mux16~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Mux16~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer~54 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer~54, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer[3][3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer[3][3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Add20~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Add20~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer~50 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer~50, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer[3][4] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer[3][4], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Mux0~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Mux0~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Mux0~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Mux0~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer[0][4]~37 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer[0][4]~37, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer~39 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer~39, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer[0][4] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer[0][4], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|LessThan41~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|LessThan41~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|LessThan41~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|LessThan41~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|LessThan41~3 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|LessThan41~3, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|LessThan41~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|LessThan41~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|LessThan41~4 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|LessThan41~4, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|LessThan41~5 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|LessThan41~5, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer[0][2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer[0][2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Mux7~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Mux7~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Mux7~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Mux7~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer~84 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer~84, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer~85 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer~85, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer[1][2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer[1][2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer~32 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer~32, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer[1][2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer[1][2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Mux12~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Mux12~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Mux12~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Mux12~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer~66 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer~66, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer~67 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer~67, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer[2][2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer[2][2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Add19~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Add19~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer~44 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer~44, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer[2][3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer[2][3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Mux11~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Mux11~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Mux11~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Mux11~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer~72 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer~72, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer[2][3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer[2][3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer[2][2]~68 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer[2][2]~68, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer~36 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer~36, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer[2][1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer[2][1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Mux13~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Mux13~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Mux13~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Mux13~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer~77 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer~77, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer[2][1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer[2][1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer~31 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer~31, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer[2][2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer[2][2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Mux17~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Mux17~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Mux17~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Mux17~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer~48 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer~48, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer~49 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer~49, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer[3][2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer[3][2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer~34 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer~34, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer[3][2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer[3][2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Mux2~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Mux2~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Mux2~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Mux2~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer~30 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer~30, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer~31 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer~31, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer[0][2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer[0][2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer[0][3]~32 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer[0][3]~32, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer~41 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer~41, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer[0][0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer[0][0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Mux9~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Mux9~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Mux9~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Mux9~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer~94 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer~94, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer[1][0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer[1][0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer~40 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer~40, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer[1][0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer[1][0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Mux14~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Mux14~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Mux14~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Mux14~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer~76 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer~76, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer[2][0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer[2][0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer~39 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer~39, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer[2][0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer[2][0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Mux19~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Mux19~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Mux19~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Mux19~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer~58 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer~58, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer[3][0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer[3][0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer~38 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer~38, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer[3][1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer[3][1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Mux3~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Mux3~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Mux3~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Mux3~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer~41 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer~41, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer[0][1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer[0][1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer~37 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer~37, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer[0][1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer[0][1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Mux8~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Mux8~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Mux8~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Mux8~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer~95 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer~95, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer[1][1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer[1][1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer~35 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer~35, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer[1][1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer[1][1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Mux18~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Mux18~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Mux18~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Mux18~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer~59 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer~59, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer[3][1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer[3][1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer[3][1]~21 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer[3][1]~21, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer_pre_ready~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer_pre_ready~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer_pre_ready~3 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer_pre_ready~3, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer_pre_ready[3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer_pre_ready[3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|open_row_passed~3 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|open_row_passed~3, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|open_row_passed[3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|open_row_passed[3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|pch_ready~9 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|pch_ready~9, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|pch_ready~11 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|pch_ready~11, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|pch_ready[3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|pch_ready[3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|require_pch~3 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|require_pch~3, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|require_pch[3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|require_pch[3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|pch_req[3]~3 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|pch_req[3]~3, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|require_pch~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|require_pch~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|require_pch[2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|require_pch[2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|open_row_passed~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|open_row_passed~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|open_row_passed[2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|open_row_passed[2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer[2][2]~22 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer[2][2]~22, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer_pre_ready~4 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer_pre_ready~4, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer_pre_ready~5 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer_pre_ready~5, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer_pre_ready[2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer_pre_ready[2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|pch_ready~6 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|pch_ready~6, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|pch_ready~7 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|pch_ready~7, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|pch_ready~8 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|pch_ready~8, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|pch_ready[2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|pch_ready[2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|pch_req[2]~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|pch_req[2]~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|int_pch_grant[3]~7 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|int_pch_grant[3]~7, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|int_pch_grant[3]~9 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|int_pch_grant[3]~9, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|pch_grant[3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|pch_grant[3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|precharged_combi[3]~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|precharged_combi[3]~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|precharged_combi[3]~3 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|precharged_combi[3]~3, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|wst_p~6 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|wst_p~6, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|wst_p[3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|wst_p[3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|log2~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|log2~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|WideOr3 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|WideOr3, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|WideOr0~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|WideOr0~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|open_row_pass[0]~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|open_row_pass[0]~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|int_bank_closed~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|int_bank_closed~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|can_act~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|can_act~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|can_act~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|can_act~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|can_act[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|can_act[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|act_req[0]~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|act_req[0]~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|int_act_grant[3]~5 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|int_act_grant[3]~5, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|int_act_grant[3]~9 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|int_act_grant[3]~9, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|act_grant[3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|act_grant[3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|int_bank_closed~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|int_bank_closed~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|can_act~7 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|can_act~7, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|can_act~8 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|can_act~8, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|can_act[3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|can_act[3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|rpv[3][0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|rpv[3][0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|rpv_combi[3][0]~10 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|rpv_combi[3][0]~10, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|rpv_combi[3][3]~9 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|rpv_combi[3][3]~9, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|rpv[3][1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|rpv[3][1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|rpv_combi[3][1]~11 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|rpv_combi[3][1]~11, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|rpv[3][2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|rpv[3][2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|rpv_combi[3][2]~12 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|rpv_combi[3][2]~12, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|WideNor3~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|WideNor3~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|nor_rpv[3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|nor_rpv[3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|act_req[3]~7 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|act_req[3]~7, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|int_act_grant[1]~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|int_act_grant[1]~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|int_act_grant[1]~11 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|int_act_grant[1]~11, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|act_grant[1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|act_grant[1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer[1][1]~50 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer[1][1]~50, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer~59 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer~59, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer~60 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer~60, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer[1][1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer[1][1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer_pre_ready~6 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer_pre_ready~6, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer_pre_ready~7 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer_pre_ready~7, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer_pre_ready[1]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer_pre_ready[1]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer_pre_ready[1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer_pre_ready[1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|precharged[1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|precharged[1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|pch_ready~4 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|pch_ready~4, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|open_row_passed~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|open_row_passed~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|open_row_passed[1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|open_row_passed[1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer[1][1]~23 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer[1][1]~23, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer_pre_ready~6 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer_pre_ready~6, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer_pre_ready~7 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer_pre_ready~7, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer_pre_ready[1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer_pre_ready[1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|pch_ready~3 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|pch_ready~3, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|pch_ready~5 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|pch_ready~5, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|pch_ready[1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|pch_ready[1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|int_pch_grant[0]~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|int_pch_grant[0]~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|int_pch_grant[0]~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|int_pch_grant[0]~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|pch_req[0]~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|pch_req[0]~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|int_pch_grant[0]~3 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|int_pch_grant[0]~3, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|pch_grant[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|pch_grant[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|precharged_combi[0]~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|precharged_combi[0]~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|wst_p~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|wst_p~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|WideOr5~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|WideOr5~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|wst_p~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|wst_p~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|wst_p~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|wst_p~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|wst_p[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|wst_p[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|open_row_pass_flush[0]~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|open_row_pass_flush[0]~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|log2_open_row_pass_flush[2][0]~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|log2_open_row_pass_flush[2][0]~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|act_req[2]~4 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|act_req[2]~4, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|open_row_pass[2]~5 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|open_row_pass[2]~5, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|can_act~4 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|can_act~4, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|can_act~5 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|can_act~5, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|can_act~6 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|can_act~6, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|can_act[2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|can_act[2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|rpv[2][0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|rpv[2][0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|rpv_combi[2][0]~6 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|rpv_combi[2][0]~6, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|WideNor2~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|WideNor2~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|rpv[2][3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|rpv[2][3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|rpv_combi[2][3]~8 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|rpv_combi[2][3]~8, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|rpv[2][1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|rpv[2][1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|rpv_combi[2][1]~7 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|rpv_combi[2][1]~7, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|WideNor2~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|WideNor2~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|nor_rpv[2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|nor_rpv[2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|act_req[2]~5 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|act_req[2]~5, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|WideOr7~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|WideOr7~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|activated~4 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|activated~4, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|activated~5 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|activated~5, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|activated[2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|activated[2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|WideOr2~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|WideOr2~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|WideOr4~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|WideOr4~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|WideOr2~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|WideOr2~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|always132~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|always132~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_cmd_cnt[0]~3 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_cmd_cnt[0]~3, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|sel_act_tfaw_shift_out_point[2]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|sel_act_tfaw_shift_out_point[2]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|sel_act_tfaw_shift_out_point[2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|sel_act_tfaw_shift_out_point[2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[3]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[3]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[4]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[4]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[4] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[4], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[5] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[5], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[6]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[6]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[6] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[6], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[7]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[7]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[7] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[7], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[8]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[8]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[8] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[8], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[9] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[9], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[10] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[10], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[11] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[11], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[12] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[12], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[13]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[13]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[13] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[13], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[14]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[14]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[14] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[14], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[15]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[15]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[15] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[15], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[16]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[16]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[16] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[16], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[17] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[17], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[18]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[18]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[18] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[18], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[19]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[19]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[19] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[19], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[20] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[20], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[21]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[21]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[21] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[21], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[22]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[22]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[22] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[22], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[23] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[23], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[24] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[24], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[25]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[25]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[25] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[25], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[26] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[26], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[27] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[27], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[28]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[28]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[28] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[28], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[29]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[29]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[29] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[29], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[30] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[30], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[31] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[31], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_tfaw_cmd_cnt~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_tfaw_cmd_cnt~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_tfaw_cmd_cnt~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_tfaw_cmd_cnt~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_cmd_cnt[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_cmd_cnt[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_tfaw_cmd_cnt~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_tfaw_cmd_cnt~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_cmd_cnt[1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_cmd_cnt[1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_cmd_cnt[2]~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_cmd_cnt[2]~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_cmd_cnt[2]~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_cmd_cnt[2]~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_cmd_cnt[2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_tfaw_cmd_cnt[2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|int_can_activate~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|int_can_activate~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_trrd_cnt[0]~5 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_trrd_cnt[0]~5, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_trrd_cnt[0]~7 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_trrd_cnt[0]~7, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_trrd_cnt[0]~8 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_trrd_cnt[0]~8, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_trrd_cnt[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_trrd_cnt[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_trrd_cnt[1]~9 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_trrd_cnt[1]~9, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_trrd_cnt[1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_trrd_cnt[1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_trrd_cnt[2]~11 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_trrd_cnt[2]~11, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_trrd_cnt[2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_trrd_cnt[2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_trrd_cnt[3]~13 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_trrd_cnt[3]~13, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_trrd_cnt[3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_trrd_cnt[3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_trrd_cnt[4]~15 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_trrd_cnt[4]~15, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_trrd_cnt[4] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_monitor_per_chip[0].act_trrd_cnt[4], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_trrd_ready_combi[0]~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_trrd_ready_combi[0]~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_trrd_ready_combi[0]~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|act_trrd_ready_combi[0]~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|int_can_activate~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|int_can_activate~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|int_can_activate~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|int_can_activate~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|int_can_activate[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|int_can_activate[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|WideOr7~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|WideOr7~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|int_or_row_grant~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|int_or_row_grant~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|or_row_grant , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|or_row_grant, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|do_pch_all_req~5 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|do_pch_all_req~5, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|do_refresh_req[0]~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|do_refresh_req[0]~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|stall_arbiter[0]~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|stall_arbiter[0]~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|stall_arbiter[0]~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|stall_arbiter[0]~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|stall_arbiter[0]~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|stall_arbiter[0]~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|stall_arbiter[0]~3 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|stall_arbiter[0]~3, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|stall_arbiter[0]~4 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|stall_arbiter[0]~4, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|stall_arbiter[0]~5 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|stall_arbiter[0]~5, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|stall_arbiter[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|stall_arbiter[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|compare_wr_cnt_this_chip_greater_eq_than_t_param_wr_to_wr~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|compare_wr_cnt_this_chip_greater_eq_than_t_param_wr_to_wr~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|rdwr_monitor_per_chip[0].compare_wr_cnt_this_chip_greater_eq_than_t_param_wr_to_wr , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|rdwr_monitor_per_chip[0].compare_wr_cnt_this_chip_greater_eq_than_t_param_wr_to_wr, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|LessThan35~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|LessThan35~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|rdwr_monitor_per_chip[0].compare_rd_cnt_diff_chip_greater_eq_than_t_param_rd_to_wr_diff_chip , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|rdwr_monitor_per_chip[0].compare_rd_cnt_diff_chip_greater_eq_than_t_param_rd_to_wr_diff_chip, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|LessThan33~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|LessThan33~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|compare_rd_cnt_this_chip_greater_eq_than_t_param_rd_to_wr~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|compare_rd_cnt_this_chip_greater_eq_than_t_param_rd_to_wr~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|compare_rd_cnt_this_chip_greater_eq_than_t_param_rd_to_wr~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|compare_rd_cnt_this_chip_greater_eq_than_t_param_rd_to_wr~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|rdwr_monitor_per_chip[0].compare_rd_cnt_this_chip_greater_eq_than_t_param_rd_to_wr , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|rdwr_monitor_per_chip[0].compare_rd_cnt_this_chip_greater_eq_than_t_param_rd_to_wr, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|int_write_ready~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|int_write_ready~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|int_write_ready~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|int_write_ready~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|rdwr_monitor_per_chip[0].int_write_ready~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|rdwr_monitor_per_chip[0].int_write_ready~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|Mux4~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|Mux4~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|Mux4~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|Mux4~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|rdwr_monitor_per_chip[0].int_write_ready , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|rdwr_monitor_per_chip[0].int_write_ready, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|int_can_write~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|int_can_write~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|int_can_write~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|int_can_write~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|int_can_write[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|int_can_write[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|wr_req[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|wr_req[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|WideOr9~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|WideOr9~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|WideOr9~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|WideOr9~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|int_or_col_grant~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|int_or_col_grant~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|or_col_grant , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|or_col_grant, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|int_col_grant[3]~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|int_col_grant[3]~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|oldest_wr_req_with_priority[2]~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|oldest_wr_req_with_priority[2]~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|int_wr_grant[2]~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|int_wr_grant[2]~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|int_wr_grant[2]~3 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|int_wr_grant[2]~3, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|int_col_grant[2]~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|int_col_grant[2]~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|col_grant[2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|col_grant[2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|can_rd~6 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|can_rd~6, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|can_rd~7 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|can_rd~7, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col_timer[2][2]~24 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col_timer[2][2]~24, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col_timer[2][2]~33 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col_timer[2][2]~33, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col_timer[2][2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col_timer[2][2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col_timer~23 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col_timer~23, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col_timer[2][0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col_timer[2][0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col_timer[2][2]~22 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col_timer[2][2]~22, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col_timer[2][1]~32 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col_timer[2][1]~32, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col_timer[2][1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col_timer[2][1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col_timer_pre_ready~4 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col_timer_pre_ready~4, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col_timer_pre_ready~5 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col_timer_pre_ready~5, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col_timer_pre_ready[2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col_timer_pre_ready[2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|can_rd~8 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|can_rd~8, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|can_rd[2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|can_rd[2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_tbp_id[7][2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_tbp_id[7][2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_tbp_id[6][2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_tbp_id[6][2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|notify_tbp_data_ready[2]~11 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|notify_tbp_data_ready[2]~11, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_tbp_id[3][2]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_tbp_id[3][2]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_tbp_id[3][2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_tbp_id[3][2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_tbp_id[2][2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_tbp_id[2][2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|notify_tbp_data_ready[2]~9 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|notify_tbp_data_ready[2]~9, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_tbp_id[4][2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_tbp_id[4][2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_tbp_id[5][2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_tbp_id[5][2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|notify_tbp_data_ready[2]~10 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|notify_tbp_data_ready[2]~10, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_tbp_id[0][2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_tbp_id[0][2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_tbp_id[1][2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_tbp_id[1][2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|notify_tbp_data_ready[2]~8 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|notify_tbp_data_ready[2]~8, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|notify_tbp_data_ready[2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|notify_tbp_data_ready[2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|complete_combi[2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|complete_combi[2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|complete[2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|complete[2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|complete_combi_wr[2]~4 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|complete_combi_wr[2]~4, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|complete_combi_wr[2]~5 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|complete_combi_wr[2]~5, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|complete_wr[2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|complete_wr[2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|wr_req[2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|wr_req[2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|int_wr_grant[0]~6 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|int_wr_grant[0]~6, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|oldest_wr_req_with_priority[0]~3 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|oldest_wr_req_with_priority[0]~3, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|int_wr_grant[0]~7 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|int_wr_grant[0]~7, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|int_col_grant[0]~4 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|int_col_grant[0]~4, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|col_grant[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|col_grant[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|cmd_gen_inst|muxed_dataid~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|cmd_gen_inst|muxed_dataid~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|dataid[1][0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|dataid[1][0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|dataid[0][0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|dataid[0][0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|arb_dataid[0]~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|arb_dataid[0]~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|dataid[2][0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|dataid[2][0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|dataid[3][0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|dataid[3][0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|arb_dataid[0]~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|arb_dataid[0]~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|arb_dataid[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|arb_dataid[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|delayed_dataid[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|delayed_dataid[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|combined_dataid[0]~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|combined_dataid[0]~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|bg_dataid[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|bg_dataid[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|ecc_rdata_counter[0]~3 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|ecc_rdata_counter[0]~3, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|ecc_rdata_counter[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|ecc_rdata_counter[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|ecc_rdata_counter[1]~5 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|ecc_rdata_counter[1]~5, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|ecc_rdata_counter[1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|ecc_rdata_counter[1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|Add2~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|Add2~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|pending_rd_fifo|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|_~12 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|pending_rd_fifo|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|_~12, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|pending_rd_fifo|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|_~5 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|pending_rd_fifo|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|_~5, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|pending_rd_fifo|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|_~6 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|pending_rd_fifo|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|_~6, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|pending_rd_fifo|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|_~8 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|pending_rd_fifo|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|_~8, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|pending_rd_fifo|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|empty_dff , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|pending_rd_fifo|gen_fifo_instance.scfifo_component|auto_generated|dpfifo|empty_dff, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|rdata_burst_complete~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|rdata_burst_complete~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|ecc_rdata_counter[2]~7 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|ecc_rdata_counter[2]~7, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|ecc_rdata_counter[2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|ecc_rdata_counter[2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|Add2~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|Add2~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|Equal0~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|Equal0~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|rdata_burst_complete~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|rdata_burst_complete~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|cmd_counter[0]~13 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|cmd_counter[0]~13, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|cmd_counter[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|cmd_counter[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|cmd_counter[1]~6 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|cmd_counter[1]~6, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|cmd_counter[1]~7 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|cmd_counter[1]~7, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|cmd_counter[3]~14 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|cmd_counter[3]~14, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|cmd_counter[1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|cmd_counter[1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|cmd_counter[2]~9 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|cmd_counter[2]~9, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|cmd_counter[2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|cmd_counter[2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|cmd_counter[3]~11 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|cmd_counter[3]~11, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|cmd_counter[3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|cmd_counter[3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|cmd_counter_full~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|cmd_counter_full~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|cmd_counter_full~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|cmd_counter_full~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|cmd_counter_full , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|cmd_counter_full, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|cmd_gen_inst|int_queue_full~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|cmd_gen_inst|int_queue_full~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|cmd_gen_inst|int_queue_full~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|cmd_gen_inst|int_queue_full~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|cmd_gen_inst|split_size[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|cmd_gen_inst|split_size[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|always23~4 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|always23~4, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|always23~5 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|always23~5, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|cpv[1][0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|cpv[1][0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|cpv_combi[1][0]~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|cpv_combi[1][0]~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|WideNor5~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|WideNor5~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|cpv[1][3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|cpv[1][3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|cpv_combi[1][3]~4 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|cpv_combi[1][3]~4, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|cpv[1][2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|cpv[1][2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|cpv_combi[1][2]~3 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|cpv_combi[1][2]~3, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|WideNor5~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|WideNor5~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|nor_cpv[1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|nor_cpv[1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|rd_req[1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|rd_req[1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|int_rd_grant[1]~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|int_rd_grant[1]~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|int_rd_grant[1]~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|int_rd_grant[1]~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|int_rd_grant[1]~3 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|int_rd_grant[1]~3, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|int_col_grant[1]~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|int_col_grant[1]~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|col_grant[1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|col_grant[1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|done_combi[1]~3 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|done_combi[1]~3, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|done[1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|done[1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|open_row_pass_flush_r[1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|open_row_pass_flush_r[1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|apvc_combi[1]~13 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|apvc_combi[1]~13, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|apvc[1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|apvc[1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|apvc_combi[1]~5 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|apvc_combi[1]~5, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|require_pch~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|require_pch~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|require_pch[1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|require_pch[1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|pch_req[1]~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|pch_req[1]~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|int_pch_grant[1]~4 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|int_pch_grant[1]~4, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|int_pch_grant[1]~5 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|int_pch_grant[1]~5, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|int_pch_grant[1]~6 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|int_pch_grant[1]~6, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|pch_grant[1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|pch_grant[1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|precharged_combi[1]~5 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|precharged_combi[1]~5, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|precharged_combi[1]~6 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|precharged_combi[1]~6, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|int_bank_closed~7 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|int_bank_closed~7, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|int_bank_closed~8 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|int_bank_closed~8, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|int_bank_closed[0][1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|int_bank_closed[0][1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|int_bank_closed~9 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|int_bank_closed~9, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|int_bank_closed~10 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|int_bank_closed~10, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|int_bank_closed[0][0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|int_bank_closed[0][0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|int_bank_closed~5 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|int_bank_closed~5, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|int_bank_closed~6 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|int_bank_closed~6, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|int_bank_closed[0][2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|int_bank_closed[0][2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|int_bank_closed~3 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|int_bank_closed~3, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|int_bank_closed~4 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|int_bank_closed~4, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|int_bank_closed[0][3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|int_bank_closed[0][3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|do_refresh_req[0]~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|do_refresh_req[0]~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|do_pch_all_req[0]~3 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|do_pch_all_req[0]~3, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|Selector6~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|Selector6~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|Selector6~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|Selector6~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|power_saving_logic_per_chip[0].state[2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|power_saving_logic_per_chip[0].state[2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|do_refresh_req[0]~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|do_refresh_req[0]~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|do_refresh_req[0]~3 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|do_refresh_req[0]~3, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|do_refresh_req[0]~4 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|do_refresh_req[0]~4, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|do_refresh_req[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|do_refresh_req[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|rfsh_ack~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|rfsh_ack~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|power_saving_logic_per_chip[0].state[0]~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|power_saving_logic_per_chip[0].state[0]~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|int_stall_chip[0]~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|int_stall_chip[0]~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|int_stall_chip[0]~4 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|int_stall_chip[0]~4, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|int_stall_chip[0]~3 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|int_stall_chip[0]~3, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|int_stall_chip[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|int_stall_chip[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|stall_chip[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|stall_chip[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|int_can_precharge[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|int_can_precharge[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|WideOr6~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|WideOr6~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|WideOr6~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|WideOr6~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|int_pch_grant[0]~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|int_pch_grant[0]~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|int_pch_grant[2]~11 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|int_pch_grant[2]~11, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|int_pch_grant[2]~10 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|int_pch_grant[2]~10, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|int_pch_grant[2]~12 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|int_pch_grant[2]~12, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|pch_grant[2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|pch_grant[2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer_pre_ready~4 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer_pre_ready~4, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer_pre_ready~5 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer_pre_ready~5, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer_pre_ready[2]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer_pre_ready[2]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer_pre_ready[2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|row_timer_pre_ready[2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|flush_tbp[2]~4 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|flush_tbp[2]~4, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|open_row_pass_flush_r[2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|open_row_pass_flush_r[2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|flush_tbp[2]~5 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|flush_tbp[2]~5, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|valid_combi~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|valid_combi~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|valid_combi[2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|valid_combi[2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|tbp_load[3]~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|tbp_load[3]~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|tbp_load[3]~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|tbp_load[3]~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|done_combi[3]~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|done_combi[3]~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|done[3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|done[3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|open_row_pass_flush_r[3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|open_row_pass_flush_r[3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|flush_tbp[3]~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|flush_tbp[3]~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|flush_tbp[3]~3 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|flush_tbp[3]~3, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|require_flush[3]~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|require_flush[3]~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|cmd_gen_inst|waiting_to_load , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|cmd_gen_inst|waiting_to_load, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|require_flush[3]~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|require_flush[3]~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|require_flush~5 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|require_flush~5, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|require_flush[3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|require_flush[3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|ap[3]~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|ap[3]~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer[3][0]~25 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer[3][0]~25, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer[3][0]~3 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer[3][0]~3, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer[3][0]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer[3][0]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer~42 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer~42, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer[3][0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|combined_timer[3][0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Mux4~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Mux4~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Mux4~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|Mux4~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer~40 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer~40, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer[0][0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer[0][0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer[0][3]~20 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer[0][3]~20, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer_pre_ready~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer_pre_ready~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer_pre_ready~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer_pre_ready~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer_pre_ready[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|trc_timer_pre_ready[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|flush_tbp[0]~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|flush_tbp[0]~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|open_row_pass_flush_r[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|open_row_pass_flush_r[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|flush_tbp[0]~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|flush_tbp[0]~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|wrt_combi[1][0]~5 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|wrt_combi[1][0]~5, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|wrt[1][0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|wrt[1][0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|act_req[1]~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|act_req[1]~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|rpv[1][0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|rpv[1][0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|rpv_combi[1][0]~3 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|rpv_combi[1][0]~3, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|WideNor1~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|WideNor1~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|rpv[1][3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|rpv[1][3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|rpv_combi[1][3]~5 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|rpv_combi[1][3]~5, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|rpv[1][2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|rpv[1][2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|rpv_combi[1][2]~4 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|rpv_combi[1][2]~4, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|WideNor1~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|WideNor1~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|nor_rpv[1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|nor_rpv[1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|can_act~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|can_act~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|can_act~3 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|can_act~3, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|can_act[1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|can_act[1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|act_req[1]~3 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|act_req[1]~3, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|int_act_grant[1]~3 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|int_act_grant[1]~3, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|int_row_grant[1]~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|int_row_grant[1]~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|row_grant[1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|row_grant[1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|int_timer_ready~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|int_timer_ready~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|int_timer_ready[0][1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|int_timer_ready[0][1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|int_timer_ready~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|int_timer_ready~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|int_timer_ready[0][2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|int_timer_ready[0][2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|int_timer_ready~3 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|int_timer_ready~3, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|int_timer_ready[0][0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|int_timer_ready[0][0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|int_timer_ready~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|int_timer_ready~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|int_timer_ready[0][3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|int_timer_ready[0][3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|WideAnd4~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|WideAnd4~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|WideAnd4~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|WideAnd4~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|do_pch_all_req~6 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|do_pch_all_req~6, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|do_pch_all_req[0]~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|do_pch_all_req[0]~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|do_pch_all_req[0]~7 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|do_pch_all_req[0]~7, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|do_pch_all_req[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|do_pch_all_req[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|sb_do_precharge_all[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|sb_do_precharge_all[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|flush_tbp[1]~6 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|flush_tbp[1]~6, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|flush_tbp[1]~7 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|flush_tbp[1]~7, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|valid_combi~3 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|valid_combi~3, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|valid_combi[1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|valid_combi[1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|tbp_load[1]~3 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|tbp_load[1]~3, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|read[1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|read[1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|read[2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|read[2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|WideOr1~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|WideOr1~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|WideOr1~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|WideOr1~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|last_is_write~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|last_is_write~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|last_is_write , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|last_is_write, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|doing_write~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|doing_write~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|bg_doing_write , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|bg_doing_write, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|doing_write_pipe[0]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|doing_write_pipe[0]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|doing_write_pipe[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|doing_write_pipe[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|doing_write_pipe[1]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|doing_write_pipe[1]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|doing_write_pipe[1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|doing_write_pipe[1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|doing_write_pipe[2]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|doing_write_pipe[2]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|doing_write_pipe[2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|doing_write_pipe[2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|doing_write_pipe[3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|doing_write_pipe[3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|doing_write_pipe[4] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|doing_write_pipe[4], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|doing_write_pipe[5]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|doing_write_pipe[5]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|doing_write_pipe[5] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|doing_write_pipe[5], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|doing_write_pipe[6] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|doing_write_pipe[6], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|doing_write_pipe[7]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|doing_write_pipe[7]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|doing_write_pipe[7] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|doing_write_pipe[7], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|doing_write_pipe[8] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|doing_write_pipe[8], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|doing_write_pipe[9] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|doing_write_pipe[9], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|Mux2~13 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|Mux2~13, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|Mux2~14 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|Mux2~14, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|Mux2~15 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|Mux2~15, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|doing_write_pipe[10] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|doing_write_pipe[10], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|doing_write_pipe[11] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|doing_write_pipe[11], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|doing_write_pipe[12] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|doing_write_pipe[12], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|doing_write_pipe[13]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|doing_write_pipe[13]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|doing_write_pipe[13] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|doing_write_pipe[13], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|doing_write_pipe[14] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|doing_write_pipe[14], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|doing_write_pipe[15]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|doing_write_pipe[15]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|doing_write_pipe[15] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|doing_write_pipe[15], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|doing_write_pipe[16] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|doing_write_pipe[16], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|doing_write_pipe[17]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|doing_write_pipe[17]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|doing_write_pipe[17] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|doing_write_pipe[17], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|doing_write_pipe[18] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|doing_write_pipe[18], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|doing_write_pipe[19] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|doing_write_pipe[19], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|doing_write_pipe[20] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|doing_write_pipe[20], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|doing_write_pipe[21]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|doing_write_pipe[21]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|doing_write_pipe[21] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|doing_write_pipe[21], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|doing_write_pipe[22] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|doing_write_pipe[22], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|doing_write_pipe[23]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|doing_write_pipe[23]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|doing_write_pipe[23] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|doing_write_pipe[23], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|doing_write_pipe[24] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|doing_write_pipe[24], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|doing_write_pipe[25]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|doing_write_pipe[25]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|doing_write_pipe[25] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|doing_write_pipe[25], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|Mux2~16 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|Mux2~16, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|Mux2~12 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|Mux2~12, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|Mux2~17 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|Mux2~17, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|Mux2~6 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|Mux2~6, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|Mux2~7 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|Mux2~7, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|Mux2~8 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|Mux2~8, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|Mux2~9 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|Mux2~9, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|doing_write_pipe[26] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|doing_write_pipe[26], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|doing_write_pipe[27] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|doing_write_pipe[27], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|Mux2~10 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|Mux2~10, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|Mux2~11 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|Mux2~11, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|Mux2~18 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|Mux2~18, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|doing_write_pipe[28] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|doing_write_pipe[28], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|doing_write_pipe[29] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|doing_write_pipe[29], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|doing_write_pipe[30] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|doing_write_pipe[30], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|doing_write_pipe[31] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|doing_write_pipe[31], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|Mux2~23 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|Mux2~23, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|Mux2~19 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|Mux2~19, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|Mux2~21 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|Mux2~21, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|Mux2~20 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|Mux2~20, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|Mux2~22 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|Mux2~22, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|Mux2~24 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|Mux2~24, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|Mux2~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|Mux2~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|Mux2~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|Mux2~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|Mux2~3 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|Mux2~3, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|Mux2~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|Mux2~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|Mux2~4 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|Mux2~4, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|Mux2~5 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|Mux2~5, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|Mux2~25 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|Mux2~25, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|doing_write_pipe_eq_afi_wlat_minus_2[0]~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|doing_write_pipe_eq_afi_wlat_minus_2[0]~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|doing_write_pipe_eq_afi_wlat_minus_2[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|doing_write_pipe_eq_afi_wlat_minus_2[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|int_ecc_wdata_fifo_read[0]~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|int_ecc_wdata_fifo_read[0]~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|int_ecc_wdata_fifo_read[0]~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|int_ecc_wdata_fifo_read[0]~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|Equal5~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|Equal5~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[0][4] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[0][4], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[1][4] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[1][4], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[2][4]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[2][4]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[2][4] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[2][4], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[3][4] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[3][4], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[4][4] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[4][4], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[5][4] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[5][4], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[6][4]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[6][4]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[6][4] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[6][4], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~106 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~106, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[7][4] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[7][4], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~107 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~107, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~108 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~108, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~109 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~109, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[8][4] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[8][4], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[9][4]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[9][4]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[9][4] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[9][4], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[10][4]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[10][4]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[10][4] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[10][4], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[11][4] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[11][4], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[12][4] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[12][4], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[13][4]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[13][4]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[13][4] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[13][4], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[14][4]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[14][4]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[14][4] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[14][4], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[15][4] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[15][4], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[16][4] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[16][4], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[17][4] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[17][4], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[18][4] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[18][4], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[19][4] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[19][4], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[20][4]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[20][4]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[20][4] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[20][4], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[21][4]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[21][4]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[21][4] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[21][4], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[22][4]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[22][4]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[22][4] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[22][4], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[23][4]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[23][4]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[23][4] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[23][4], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[24][4]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[24][4]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[24][4] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[24][4], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~100 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~100, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[25][4]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[25][4]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[25][4] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[25][4], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[26][4]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[26][4]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[26][4] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[26][4], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[27][4]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[27][4]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[27][4] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[27][4], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[28][4] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[28][4], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~101 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~101, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~98 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~98, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[29][4] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[29][4], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~99 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~99, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~102 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~102, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[30][4] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[30][4], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[31][4] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[31][4], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~103 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~103, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~104 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~104, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~96 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~96, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~97 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~97, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~105 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~105, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~110 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~110, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~111 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~111, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~112 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~112, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~94 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~94, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~95 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~95, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~113 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~113, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2[0][4]~4 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2[0][4]~4, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2[0][4] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2[0][4], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|always11~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|always11~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_burstcount~16 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_burstcount~16, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[4][1]~98 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[4][1]~98, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_burstcount[4][0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_burstcount[4][0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_burstcount~18 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_burstcount~18, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_burstcount[4][1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_burstcount[4][1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_burstcount~17 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_burstcount~17, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_burstcount[4][2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_burstcount[4][2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_dataid_array_done~4 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_dataid_array_done~4, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_dataid_array_done[4] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_dataid_array_done[4], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|Equal6~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|Equal6~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[0][5] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[0][5], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[1][5] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[1][5], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[2][5] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[2][5], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[3][5] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[3][5], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[4][5] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[4][5], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[5][5]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[5][5]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[5][5] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[5][5], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[6][5]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[6][5]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[6][5] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[6][5], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[7][5] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[7][5], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[8][5] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[8][5], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[9][5] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[9][5], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[10][5]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[10][5]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[10][5] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[10][5], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[11][5] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[11][5], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[12][5] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[12][5], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[13][5]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[13][5]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[13][5] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[13][5], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~131 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~131, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[14][5]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[14][5]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[14][5] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[14][5], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[15][5] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[15][5], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~132 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~132, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~124 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~124, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~125 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~125, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~128 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~128, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~126 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~126, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~127 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~127, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~129 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~129, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~130 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~130, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[16][5] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[16][5], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[17][5] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[17][5], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[18][5] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[18][5], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[19][5] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[19][5], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[20][5] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[20][5], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[21][5]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[21][5]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[21][5] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[21][5], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[22][5]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[22][5]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[22][5] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[22][5], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[23][5]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[23][5]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[23][5] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[23][5], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[24][5]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[24][5]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[24][5] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[24][5], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[25][5]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[25][5]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[25][5] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[25][5], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[26][5]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[26][5]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[26][5] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[26][5], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[27][5]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[27][5]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[27][5] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[27][5], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[28][5] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[28][5], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[29][5] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[29][5], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[30][5] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[30][5], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[31][5] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[31][5], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~121 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~121, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~122 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~122, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~118 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~118, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~119 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~119, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~116 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~116, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~117 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~117, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~120 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~120, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~114 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~114, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~115 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~115, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~123 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~123, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~133 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~133, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2[0][5]~5 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2[0][5]~5, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2[0][5] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2[0][5], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|always13~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|always13~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_burstcount~19 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_burstcount~19, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_burstcount[5][1]~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_burstcount[5][1]~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_burstcount[5][0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_burstcount[5][0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_burstcount~21 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_burstcount~21, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_burstcount[5][1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_burstcount[5][1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_burstcount~20 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_burstcount~20, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_burstcount[5][2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_burstcount[5][2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_dataid_array_done~5 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_dataid_array_done~5, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_dataid_array_done[5] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_dataid_array_done[5], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|Equal8~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|Equal8~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[0][7] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[0][7], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[1][7] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[1][7], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[2][7]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[2][7]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[2][7] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[2][7], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[3][7] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[3][7], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[4][7] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[4][7], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[5][7] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[5][7], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[6][7]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[6][7]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[6][7] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[6][7], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[7][7] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[7][7], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[8][7] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[8][7], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[9][7] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[9][7], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[10][7]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[10][7]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[10][7] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[10][7], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~164 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~164, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[11][7] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[11][7], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~165 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~165, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~166 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~166, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~167 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~167, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~168 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~168, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~169 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~169, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~170 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~170, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[12][7] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[12][7], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[13][7]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[13][7]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[13][7] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[13][7], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~171 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~171, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[14][7]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[14][7]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[14][7] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[14][7], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[15][7] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[15][7], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~172 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~172, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[16][7] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[16][7], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[17][7] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[17][7], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[18][7] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[18][7], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[19][7] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[19][7], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[20][7]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[20][7]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[20][7] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[20][7], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[21][7]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[21][7]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[21][7] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[21][7], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[22][7] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[22][7], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[23][7] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[23][7], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[24][7]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[24][7]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[24][7] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[24][7], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[25][7]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[25][7]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[25][7] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[25][7], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~154 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~154, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[26][7]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[26][7]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[26][7] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[26][7], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[27][7]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[27][7]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[27][7] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[27][7], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[28][7] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[28][7], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[29][7] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[29][7], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~155 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~155, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~161 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~161, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[30][7] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[30][7], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[31][7] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[31][7], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~162 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~162, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~156 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~156, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~157 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~157, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~158 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~158, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~159 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~159, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~160 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~160, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~163 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~163, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~173 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~173, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2[0][7]~7 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2[0][7]~7, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2[0][7] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2[0][7], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|always17~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|always17~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_burstcount~25 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_burstcount~25, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[7][4]~73 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[7][4]~73, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_burstcount[7][0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_burstcount[7][0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_burstcount~27 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_burstcount~27, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_burstcount[7][1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_burstcount[7][1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_burstcount~26 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_burstcount~26, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_burstcount[7][2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_burstcount[7][2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_dataid_array_done~7 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_dataid_array_done~7, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_dataid_array_done[7] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_dataid_array_done[7], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|Equal7~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|Equal7~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[0][6] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[0][6], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[1][6] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[1][6], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[2][6]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[2][6]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[2][6] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[2][6], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[3][6] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[3][6], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[4][6] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[4][6], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[5][6] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[5][6], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[6][6]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[6][6]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[6][6] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[6][6], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[7][6] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[7][6], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[8][6] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[8][6], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[9][6]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[9][6]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[9][6] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[9][6], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[10][6]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[10][6]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[10][6] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[10][6], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[11][6] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[11][6], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[12][6] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[12][6], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[13][6] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[13][6], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[14][6] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[14][6], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[15][6] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[15][6], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[16][6] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[16][6], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[17][6] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[17][6], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[18][6] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[18][6], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[19][6] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[19][6], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[20][6] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[20][6], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[21][6]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[21][6]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[21][6] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[21][6], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[22][6]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[22][6]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[22][6] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[22][6], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[23][6]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[23][6]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[23][6] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[23][6], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[24][6]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[24][6]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[24][6] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[24][6], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[25][6] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[25][6], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[26][6]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[26][6]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[26][6] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[26][6], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~136 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~136, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[27][6]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[27][6]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[27][6] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[27][6], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[28][6] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[28][6], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[29][6] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[29][6], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[30][6] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[30][6], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~137 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~137, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~143 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~143, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[31][6] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe[31][6], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~144 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~144, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~138 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~138, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~139 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~139, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~140 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~140, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~141 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~141, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~142 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~142, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~145 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~145, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~146 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~146, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~147 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~147, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~148 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~148, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~149 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~149, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~150 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~150, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~134 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~134, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~135 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~135, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~151 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~151, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~152 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~152, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~153 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2~153, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2[0][6]~6 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2[0][6]~6, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2[0][6] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2[0][6], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|always15~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|always15~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_burstcount~22 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_burstcount~22, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[6][0]~60 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[6][0]~60, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_burstcount[6][0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_burstcount[6][0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_burstcount~24 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_burstcount~24, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_burstcount[6][1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_burstcount[6][1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_burstcount~23 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_burstcount~23, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_burstcount[6][2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_burstcount[6][2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_dataid_array_done~6 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_dataid_array_done~6, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_dataid_array_done[6] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_dataid_array_done[6], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr0~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr0~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_put~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_put~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list[0][0]~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list[0][0]~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[0][0]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[0][0]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[0][0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[0][0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[1][0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[1][0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[2][0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[2][0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[3][0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[3][0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[4][0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[4][0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[5][0]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[5][0]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[5][0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[5][0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[6][0]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[6][0]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[6][0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[6][0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[7][0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[7][0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[8][0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[8][0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[9][0]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[9][0]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[9][0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[9][0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[10][0]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[10][0]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[10][0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[10][0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[11][0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[11][0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[12][0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[12][0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[13][0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[13][0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[14][0]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[14][0]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[14][0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[14][0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2~20 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2~20, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[15][0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[15][0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2~21 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2~21, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2~3 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2~3, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2~4 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2~4, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2~15 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2~15, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2~16 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2~16, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2~17 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2~17, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2~18 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2~18, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[16][0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[16][0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[17][0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[17][0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[18][0]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[18][0]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[18][0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[18][0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2~9 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2~9, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[19][0]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[19][0]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[19][0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[19][0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[20][0]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[20][0]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[20][0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[20][0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[21][0]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[21][0]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[21][0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[21][0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[22][0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[22][0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2~10 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2~10, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[23][0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[23][0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2~7 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2~7, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2~8 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2~8, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2~11 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2~11, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[24][0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[24][0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[25][0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[25][0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[26][0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[26][0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[27][0]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[27][0]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[27][0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[27][0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[28][0]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[28][0]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[28][0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[28][0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[29][0]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[29][0]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[29][0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[29][0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[30][0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[30][0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[31][0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe[31][0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2~12 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2~12, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2~13 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2~13, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2~5 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2~5, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2~6 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2~6, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2~14 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2~14, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2~19 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2~19, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2~22 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2~22, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2[0][0]~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2[0][0]~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2[0][0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|dataid_pipe_eq_afi_wlat_minus_2[0][0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|int_ecc_wdata_fifo_dataid[0][0]~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|int_ecc_wdata_fifo_dataid[0][0]~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataread_dataid_r[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataread_dataid_r[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list[7][0]~43 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list[7][0]~43, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list[7][0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list[7][0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list~29 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list~29, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list~30 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list~30, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list[6][0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list[6][0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list~25 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list~25, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list[5][0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list[5][0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list~20 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list~20, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list[4][0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list[4][0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list~15 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list~15, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list[3][0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list[3][0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list~10 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list~10, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list[2][0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list[2][0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list~5 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list~5, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list~6 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list~6, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list[1][0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list[1][0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list[0][0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list[0][0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|always7~3 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|always7~3, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_valid~4 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_valid~4, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_valid[2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_valid[2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|update_cmd_if_nextaddress_r[0]~6 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|update_cmd_if_nextaddress_r[0]~6, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|update_cmd_if_nextaddress_r[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|update_cmd_if_nextaddress_r[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|update_cmd_if_address_r[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|update_cmd_if_address_r[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|update_cmd_if_accepted_r , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|update_cmd_if_accepted_r, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|update_cmd_if_address[0]~5 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|update_cmd_if_address[0]~5, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|update_cmd_if_nextaddress_r[1]~8 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|update_cmd_if_nextaddress_r[1]~8, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|update_cmd_if_nextaddress_r[1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|update_cmd_if_nextaddress_r[1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|update_cmd_if_address_r[1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|update_cmd_if_address_r[1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|update_cmd_if_address[1]~4 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|update_cmd_if_address[1]~4, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|update_cmd_if_nextaddress_r[2]~10 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|update_cmd_if_nextaddress_r[2]~10, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|update_cmd_if_nextaddress_r[2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|update_cmd_if_nextaddress_r[2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|update_cmd_if_address_r[2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|update_cmd_if_address_r[2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|update_cmd_if_address[2]~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|update_cmd_if_address[2]~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|update_cmd_if_address_r[4] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|update_cmd_if_address_r[4], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|update_cmd_if_nextaddress_r[3]~12 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|update_cmd_if_nextaddress_r[3]~12, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|update_cmd_if_nextaddress_r[3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|update_cmd_if_nextaddress_r[3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|update_cmd_if_address_r[3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|update_cmd_if_address_r[3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|update_cmd_if_address[3]~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|update_cmd_if_address[3]~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|update_cmd_if_nextaddress_r[4]~14 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|update_cmd_if_nextaddress_r[4]~14, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|update_cmd_if_nextaddress_r[4] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|update_cmd_if_nextaddress_r[4], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|update_cmd_if_address[4]~3 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|update_cmd_if_address[4]~3, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|update_cmd_if_nextaddress_r[5]~16 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|update_cmd_if_nextaddress_r[5]~16, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|update_cmd_if_nextaddress_r[5] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|update_cmd_if_nextaddress_r[5], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|update_cmd_if_address_r[5] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|update_cmd_if_address_r[5], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|update_cmd_if_address[5]~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|update_cmd_if_address[5]~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|Add19~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|Add19~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr1~7 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr1~7, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[2][0]~99 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[2][0]~99, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[2][0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[2][0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[2][1]~101 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[2][1]~101, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[2][1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[2][1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[2][2]~103 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[2][2]~103, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[2][2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[2][2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[2][3]~105 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[2][3]~105, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[2][3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[2][3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[2][4]~107 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[2][4]~107, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[2][4] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[2][4], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[2][5]~109 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[2][5]~109, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[2][5] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[2][5], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|Add19~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|Add19~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|Add19~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|Add19~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan12~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan12~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan12~3 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan12~3, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan12~5 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan12~5, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan12~7 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan12~7, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan12~9 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan12~9, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan12~10 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan12~10, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan11~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan11~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan11~3 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan11~3, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan11~5 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan11~5, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan11~7 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan11~7, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan11~9 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan11~9, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan11~10 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan11~10, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr3~4 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr3~4, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_valid~5 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_valid~5, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_valid[3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_valid[3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[3][0]~111 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[3][0]~111, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[3][0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[3][0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[3][1]~113 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[3][1]~113, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[3][1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[3][1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[3][2]~115 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[3][2]~115, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[3][2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[3][2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[3][3]~117 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[3][3]~117, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[3][3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[3][3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[3][4]~119 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[3][4]~119, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[3][4] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[3][4], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[3][5]~121 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[3][5]~121, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[3][5] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[3][5], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan16~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan16~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan16~3 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan16~3, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan16~5 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan16~5, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan16~7 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan16~7, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan16~9 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan16~9, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan16~10 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan16~10, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan15~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan15~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan15~3 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan15~3, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan15~5 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan15~5, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan15~7 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan15~7, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan15~9 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan15~9, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan15~10 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan15~10, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr3~5 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr3~5, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr3~6 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr3~6, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_valid~3 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_valid~3, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_valid[4] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_valid[4], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_valid~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_valid~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_valid[5] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_valid[5], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[4][0]~86 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[4][0]~86, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[4][0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[4][0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[4][1]~88 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[4][1]~88, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[4][1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[4][1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[4][2]~90 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[4][2]~90, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[4][2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[4][2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[4][3]~92 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[4][3]~92, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[4][3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[4][3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[4][4]~94 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[4][4]~94, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[4][4] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[4][4], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[4][5]~96 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[4][5]~96, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[4][5] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[4][5], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan19~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan19~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan19~3 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan19~3, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan19~5 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan19~5, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan19~7 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan19~7, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan19~9 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan19~9, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan19~10 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan19~10, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan20~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan20~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan20~3 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan20~3, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan20~5 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan20~5, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan20~7 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan20~7, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan20~9 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan20~9, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan20~10 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan20~10, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr2~5 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr2~5, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[5][0]~74 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[5][0]~74, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[5][0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[5][0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[5][1]~76 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[5][1]~76, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[5][1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[5][1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[5][2]~78 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[5][2]~78, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[5][2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[5][2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[5][3]~80 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[5][3]~80, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[5][3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[5][3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[5][4]~82 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[5][4]~82, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[5][4] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[5][4], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[5][5]~84 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[5][5]~84, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[5][5] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[5][5], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan24~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan24~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan24~3 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan24~3, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan24~5 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan24~5, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan24~7 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan24~7, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan24~9 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan24~9, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan24~10 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan24~10, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan23~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan23~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan23~3 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan23~3, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan23~5 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan23~5, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan23~7 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan23~7, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan23~9 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan23~9, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan23~10 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan23~10, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr2~4 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr2~4, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr2~6 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr2~6, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_valid~6 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_valid~6, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_valid[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_valid[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[0][0]~124 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[0][0]~124, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[0][0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[0][0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[0][1]~126 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[0][1]~126, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[0][1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[0][1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[0][2]~128 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[0][2]~128, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[0][2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[0][2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[0][3]~130 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[0][3]~130, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[0][3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[0][3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[0][4]~132 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[0][4]~132, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[0][4] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[0][4], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[0][5]~134 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[0][5]~134, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[0][5] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[0][5], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan4~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan4~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan4~3 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan4~3, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan4~5 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan4~5, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan4~7 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan4~7, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan4~9 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan4~9, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan4~10 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan4~10, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan3~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan3~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan3~3 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan3~3, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan3~5 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan3~5, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan3~7 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan3~7, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan3~9 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan3~9, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan3~10 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan3~10, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr4~4 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr4~4, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_valid~7 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_valid~7, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_valid[1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_valid[1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[1][0]~136 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[1][0]~136, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[1][0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[1][0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[1][1]~138 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[1][1]~138, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[1][1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[1][1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[1][2]~140 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[1][2]~140, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[1][2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[1][2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[1][3]~142 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[1][3]~142, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[1][3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[1][3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[1][4]~144 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[1][4]~144, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[1][4] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[1][4], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[1][5]~146 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[1][5]~146, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[1][5] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[1][5], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan7~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan7~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan7~3 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan7~3, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan7~5 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan7~5, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan7~7 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan7~7, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan7~9 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan7~9, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan7~10 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan7~10, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan8~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan8~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan8~3 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan8~3, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan8~5 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan8~5, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan8~7 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan8~7, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan8~9 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan8~9, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan8~10 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan8~10, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr4~5 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr4~5, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr4~6 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr4~6, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_valid~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_valid~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_valid[6] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_valid[6], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[6][0]~48 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[6][0]~48, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[6][0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[6][0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[6][1]~50 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[6][1]~50, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[6][1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[6][1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[6][2]~52 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[6][2]~52, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[6][2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[6][2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[6][3]~54 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[6][3]~54, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[6][3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[6][3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[6][4]~56 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[6][4]~56, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[6][4] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[6][4], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[6][5]~58 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[6][5]~58, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[6][5] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[6][5], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan27~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan27~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan27~3 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan27~3, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan27~5 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan27~5, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan27~7 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan27~7, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan27~9 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan27~9, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan27~10 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan27~10, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan28~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan28~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan28~3 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan28~3, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan28~5 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan28~5, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan28~7 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan28~7, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan28~9 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan28~9, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan28~10 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan28~10, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr1~4 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr1~4, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[7][0]~61 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[7][0]~61, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[7][0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[7][0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[7][1]~63 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[7][1]~63, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[7][1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[7][1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[7][2]~65 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[7][2]~65, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[7][2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[7][2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[7][3]~67 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[7][3]~67, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[7][3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[7][3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[7][4]~69 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[7][4]~69, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[7][4] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[7][4], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[7][5]~71 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[7][5]~71, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[7][5] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_address[7][5], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan32~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan32~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan32~3 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan32~3, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan32~5 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan32~5, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan32~7 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan32~7, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan32~9 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan32~9, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan32~10 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan32~10, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan31~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan31~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan31~3 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan31~3, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan31~5 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan31~5, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan31~7 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan31~7, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan31~9 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan31~9, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan31~10 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|LessThan31~10, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr1~5 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr1~5, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_valid~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_valid~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_valid[7] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_valid[7], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr1~6 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr1~6, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|update_cmd_if_address_blocked~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|update_cmd_if_address_blocked~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|cmd_gen_inst|cmd_gen_load~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|cmd_gen_inst|cmd_gen_load~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|cmd_gen_inst|cmd_gen_load , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|cmd_gen_inst|cmd_gen_load, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|burstcount_list|list[7][0]~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|burstcount_list|list[7][0]~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list_put , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list_put, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list[7][1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list[7][1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list~26 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list~26, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list[6][1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list[6][1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list~22 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list~22, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list[5][1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list[5][1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list~18 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list~18, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list[4][1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list[4][1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list~13 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list~13, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list[3][1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list[3][1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list~8 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list~8, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list[2][1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list[2][1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list~3 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list~3, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list[1][1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list[1][1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list_vector~20 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list_vector~20, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list_vector[4] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_list_allocated_id_inst|list_vector[4], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_data_ready~4 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_data_ready~4, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_data_ready[4] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_data_ready[4], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|write_data_if_address[0]~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|write_data_if_address[0]~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|write_data_if_address[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|write_data_if_address[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|Add17~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|Add17~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|write_data_if_address[1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|write_data_if_address[1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|Add17~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|Add17~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|write_data_if_address[2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|write_data_if_address[2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|Add17~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|Add17~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|write_data_if_address[3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|write_data_if_address[3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~47 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~47, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|Add17~3 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|Add17~3, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|Add17~4 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|Add17~4, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|write_data_if_address[4] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|write_data_if_address[4], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|Add17~5 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|Add17~5, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|write_data_if_address[5] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|write_data_if_address[5], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~48 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~48, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~46 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~46, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|write_data_if_nextaddress[1]~6 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|write_data_if_nextaddress[1]~6, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|write_data_if_nextaddress[2]~8 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|write_data_if_nextaddress[2]~8, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|write_data_if_nextaddress[3]~10 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|write_data_if_nextaddress[3]~10, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|write_data_if_nextaddress[4]~12 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|write_data_if_nextaddress[4]~12, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|write_data_if_nextaddress[4] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|write_data_if_nextaddress[4], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|write_data_if_nextaddress[5]~14 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|write_data_if_nextaddress[5]~14, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|write_data_if_nextaddress[5] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|write_data_if_nextaddress[5], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~44 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~44, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|write_data_if_nextaddress[3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|write_data_if_nextaddress[3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|write_data_if_nextaddress[2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|write_data_if_nextaddress[2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~43 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~43, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|write_data_if_nextaddress[1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|write_data_if_nextaddress[1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|write_data_if_nextaddress~5 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|write_data_if_nextaddress~5, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|write_data_if_nextaddress[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|write_data_if_nextaddress[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~42 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~42, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~45 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~45, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~49 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~49, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_data_ready~5 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_data_ready~5, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_data_ready[5] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_data_ready[5], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~39 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~39, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~40 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~40, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~38 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~38, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~35 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~35, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~36 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~36, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~34 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~34, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~37 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~37, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~41 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~41, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~50 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~50, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_data_ready~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_data_ready~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_data_ready[2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_data_ready[2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~30 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~30, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~31 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~31, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~29 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~29, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~27 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~27, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~26 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~26, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~25 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~25, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~28 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~28, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~32 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~32, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~21 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~21, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~23 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~23, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~22 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~22, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~18 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~18, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~19 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~19, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~17 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~17, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~20 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~20, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~24 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~24, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_data_ready~3 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_data_ready~3, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_data_ready[3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_data_ready[3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~33 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~33, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~65 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~65, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~64 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~64, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~63 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~63, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~60 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~60, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~59 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~59, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~61 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~61, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~62 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~62, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~66 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~66, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_data_ready~7 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_data_ready~7, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_data_ready[7] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_data_ready[7], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~53 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~53, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~51 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~51, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~52 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~52, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~54 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~54, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~56 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~56, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~57 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~57, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~55 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~55, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~58 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~58, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_data_ready~6 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_data_ready~6, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_data_ready[6] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_data_ready[6], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~67 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~67, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~10 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~10, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~9 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~9, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~8 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~8, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~11 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~11, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~14 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~14, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~13 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~13, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~12 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~12, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~15 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~15, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_data_ready~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_data_ready~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_data_ready[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_data_ready[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~4 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~4, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~3 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~3, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~5 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~5, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~6 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~6, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~7 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~7, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_data_ready~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_data_ready~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_data_ready[1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|dataid_array_data_ready[1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~16 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~16, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~68 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|WideOr5~68, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|write_data_if_address_blocked , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|write_data_if_address_blocked, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|input_if_inst|cmd_write~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|input_if_inst|cmd_write~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|cmd_gen_inst|split_write , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|cmd_gen_inst|split_write, DDR2_control, 1
instance = comp, \u4_data_source|always2~0 , u4_data_source|always2~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|cmd_gen_inst|copy~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|cmd_gen_inst|copy~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|cmd_gen_inst|buf_size[0]~3 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|cmd_gen_inst|buf_size[0]~3, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|cmd_gen_inst|buf_size[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|cmd_gen_inst|buf_size[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|cmd_gen_inst|buf_size~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|cmd_gen_inst|buf_size~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|cmd_gen_inst|buf_size[1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|cmd_gen_inst|buf_size[1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|cmd_gen_inst|Add31~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|cmd_gen_inst|Add31~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|cmd_gen_inst|buf_size[3]~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|cmd_gen_inst|buf_size[3]~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|cmd_gen_inst|buf_size[3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|cmd_gen_inst|buf_size[3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|cmd_gen_inst|always18~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|cmd_gen_inst|always18~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|cmd_gen_inst|always18~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|cmd_gen_inst|always18~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|cmd_gen_inst|buf_size[2]~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|cmd_gen_inst|buf_size[2]~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|cmd_gen_inst|buf_size[2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|cmd_gen_inst|buf_size[2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|cmd_gen_inst|deassert_ready~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|cmd_gen_inst|deassert_ready~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|cmd_gen_inst|deassert_ready~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|cmd_gen_inst|deassert_ready~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|cmd_gen_inst|deassert_ready , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|cmd_gen_inst|deassert_ready, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|write_data_if_accepted~7 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|write_data_if_accepted~7, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|write_data_if_accepted~4 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|write_data_if_accepted~4, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|write_data_if_accepted~5 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|write_data_if_accepted~5, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|buffer_valid_counter[0]~6 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|buffer_valid_counter[0]~6, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|buffer_valid_counter[5]~10 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|buffer_valid_counter[5]~10, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|buffer_valid_counter[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|buffer_valid_counter[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|buffer_valid_counter[1]~8 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|buffer_valid_counter[1]~8, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|buffer_valid_counter[1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|buffer_valid_counter[1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|buffer_valid_counter[2]~11 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|buffer_valid_counter[2]~11, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|buffer_valid_counter[2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|buffer_valid_counter[2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|buffer_valid_counter[3]~13 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|buffer_valid_counter[3]~13, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|buffer_valid_counter[3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|buffer_valid_counter[3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|buffer_valid_counter_full~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|buffer_valid_counter_full~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|buffer_valid_counter[4]~15 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|buffer_valid_counter[4]~15, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|buffer_valid_counter[4] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|buffer_valid_counter[4], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|buffer_valid_counter[5]~17 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|buffer_valid_counter[5]~17, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|buffer_valid_counter[5] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|buffer_valid_counter[5], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|buffer_valid_counter_full~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|buffer_valid_counter_full~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|write_data_if_accepted~6 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|write_data_if_accepted~6, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|buffer_valid_counter_full~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|buffer_valid_counter_full~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|buffer_valid_counter_full , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|buffer_valid_counter_full, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|mm_st_converter_inst|int_ready~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|mm_st_converter_inst|int_ready~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|mm_st_converter_inst|int_ready~3 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|mm_st_converter_inst|int_ready~3, DDR2_control, 1
instance = comp, \u4_data_source|Selector3~3 , u4_data_source|Selector3~3, DDR2_control, 1
instance = comp, \u4_data_source|cstate.SSTOP , u4_data_source|cstate.SSTOP, DDR2_control, 1
instance = comp, \u4_data_source|Selector0~0 , u4_data_source|Selector0~0, DDR2_control, 1
instance = comp, \u4_data_source|cstate.SIDLE , u4_data_source|cstate.SIDLE, DDR2_control, 1
instance = comp, \u4_data_source|Selector1~0 , u4_data_source|Selector1~0, DDR2_control, 1
instance = comp, \u4_data_source|Selector1~1 , u4_data_source|Selector1~1, DDR2_control, 1
instance = comp, \u4_data_source|cstate.SWRDB , u4_data_source|cstate.SWRDB, DDR2_control, 1
instance = comp, \u4_data_source|always3~0 , u4_data_source|always3~0, DDR2_control, 1
instance = comp, \u4_data_source|num[1]~11 , u4_data_source|num[1]~11, DDR2_control, 1
instance = comp, \u4_data_source|num[0] , u4_data_source|num[0], DDR2_control, 1
instance = comp, \u4_data_source|num[1]~12 , u4_data_source|num[1]~12, DDR2_control, 1
instance = comp, \u4_data_source|num[1] , u4_data_source|num[1], DDR2_control, 1
instance = comp, \u4_data_source|num[2]~14 , u4_data_source|num[2]~14, DDR2_control, 1
instance = comp, \u4_data_source|num[2] , u4_data_source|num[2], DDR2_control, 1
instance = comp, \u4_data_source|num[3]~16 , u4_data_source|num[3]~16, DDR2_control, 1
instance = comp, \u4_data_source|num[3] , u4_data_source|num[3], DDR2_control, 1
instance = comp, \u4_data_source|num[4]~18 , u4_data_source|num[4]~18, DDR2_control, 1
instance = comp, \u4_data_source|num[4] , u4_data_source|num[4], DDR2_control, 1
instance = comp, \u4_data_source|num[5]~20 , u4_data_source|num[5]~20, DDR2_control, 1
instance = comp, \u4_data_source|num[5] , u4_data_source|num[5], DDR2_control, 1
instance = comp, \u4_data_source|num[6]~22 , u4_data_source|num[6]~22, DDR2_control, 1
instance = comp, \u4_data_source|num[6] , u4_data_source|num[6], DDR2_control, 1
instance = comp, \u4_data_source|num[7]~24 , u4_data_source|num[7]~24, DDR2_control, 1
instance = comp, \u4_data_source|num[7] , u4_data_source|num[7], DDR2_control, 1
instance = comp, \u4_data_source|Selector3~1 , u4_data_source|Selector3~1, DDR2_control, 1
instance = comp, \u4_data_source|num[8]~26 , u4_data_source|num[8]~26, DDR2_control, 1
instance = comp, \u4_data_source|num[8] , u4_data_source|num[8], DDR2_control, 1
instance = comp, \u4_data_source|Selector3~0 , u4_data_source|Selector3~0, DDR2_control, 1
instance = comp, \u4_data_source|Selector3~2 , u4_data_source|Selector3~2, DDR2_control, 1
instance = comp, \u4_data_source|Selector2~0 , u4_data_source|Selector2~0, DDR2_control, 1
instance = comp, \u4_data_source|Selector2~1 , u4_data_source|Selector2~1, DDR2_control, 1
instance = comp, \u4_data_source|cstate.SRDDB , u4_data_source|cstate.SRDDB, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|cmd_gen_inst|int_split_read~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|cmd_gen_inst|int_split_read~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|cmd_gen_inst|split_read , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|cmd_gen_inst|split_read, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|complete_combi_rd[0]~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|complete_combi_rd[0]~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|complete_rd[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|complete_rd[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|rd_req[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|rd_req[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|WideOr8~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|WideOr8~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|can_read[3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rank_timer_inst|can_read[3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|int_rd_grant[1]~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|int_rd_grant[1]~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|int_rd_grant[3]~7 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|int_rd_grant[3]~7, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|int_rd_grant[3]~8 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|int_rd_grant[3]~8, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|int_rd_grant[3]~9 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|int_rd_grant[3]~9, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|int_col_grant[3]~3 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|int_col_grant[3]~3, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|col_grant[3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|col_grant[3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|read[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|read[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|read[3]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|read[3]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|read[3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|read[3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|WideOr1~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|WideOr1~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|int_do_col_req , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|int_do_col_req, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|cmd_gen_inst|split_col_addr[2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|cmd_gen_inst|split_col_addr[2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col[0][2]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col[0][2]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col[0][2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col[0][2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col[1][2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col[1][2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|arb_to_col[2]~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|arb_to_col[2]~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col[2][2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col[2][2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col[3][2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col[3][2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|arb_to_col[2]~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|arb_to_col[2]~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|arb_to_col[2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|arb_to_col[2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|burst_left~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|burst_left~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|burst_left~8 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|burst_left~8, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|burst_left[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|burst_left[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|burst_left[1]~6 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|burst_left[1]~6, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|burst_left[3]~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|burst_left[3]~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|burst_left[3]~3 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|burst_left[3]~3, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|burst_left[3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|burst_left[3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|address_left[2]~4 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|address_left[2]~4, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|address_left[2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|address_left[2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|address_left[0]~6 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|address_left[0]~6, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|address_left[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|address_left[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|address_left[1]~5 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|address_left[1]~5, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|address_left[1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|address_left[1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|Equal0~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|Equal0~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|burst_left[1]~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|burst_left[1]~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|burst_left[1]~7 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|burst_left[1]~7, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|burst_left[1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|burst_left[1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|burst_left[2]~4 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|burst_left[2]~4, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|burst_left[2]~5 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|burst_left[2]~5, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|burst_left[2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|burst_left[2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|always23~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|always23~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|always23~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|always23~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|delayed_valid~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|delayed_valid~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|delayed_valid , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|delayed_valid, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|combined_valid~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|combined_valid~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|bg_rdwr_data_valid , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|bg_rdwr_data_valid, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|last_is_read~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|last_is_read~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|last_is_read , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|last_is_read, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|doing_read~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|doing_read~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|bg_doing_read , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|bg_doing_read, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|always3~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|always3~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|doing_read_r , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|doing_read_r, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|cfg_output_regd_for_afi_output[0]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|cfg_output_regd_for_afi_output[0]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|cfg_output_regd_for_afi_output[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|cfg_output_regd_for_afi_output[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|rdv_pipe|merged_doing_rd~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|rdv_pipe|merged_doing_rd~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector189~5 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector189~5, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|ac_block:sig_addr_cmd_last_state.s_ac_read_wd_lat , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\ac_block:sig_addr_cmd_last_state.s_ac_read_wd_lat, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector189~8 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector189~8, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector189~6 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector189~6, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_doing_rd[2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_doing_rd[2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_rdv_doing_rd[2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_rdv_doing_rd[2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector189~7 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector189~7, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector188~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector188~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_doing_rd[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_doing_rd[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_rdv_doing_rd[3]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_rdv_doing_rd[3]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_rdv_doing_rd[3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_rdv_doing_rd[3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|rdv_pipe|wr_data[1]~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|rdv_pipe|wr_data[1]~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|rdv_pipe|altsyncram_component|auto_generated|ram_block1a0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|rdv_pipe|altsyncram_component|auto_generated|ram_block1a0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|rdv_pipe|seq_rdata_valid[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|rdv_pipe|seq_rdata_valid[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_aligned~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_aligned~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|seq_rdata_valid_lat_dec~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|seq_rdata_valid_lat_dec~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|seq_rdata_valid_lat_dec , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|seq_rdata_valid_lat_dec, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_rdata_valid_lat_dec , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_rdata_valid_lat_dec, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|rdv_pipe|bit_order_1x~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|rdv_pipe|bit_order_1x~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|rdv_pipe|bit_order_1x , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|rdv_pipe|bit_order_1x, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|rdv_pipe|WideOr1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|rdv_pipe|WideOr1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|rdv_pipe|rdv_pipe_ip_beat2_r , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|rdv_pipe|rdv_pipe_ip_beat2_r, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|rdv_pipe|wr_data[0]~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|rdv_pipe|wr_data[0]~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|rdv_pipe|seq_rdata_valid[1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|rdv_pipe|seq_rdata_valid[1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|seq_rdata_valid_lat_dec~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|seq_rdata_valid_lat_dec~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dgrb_state~35 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dgrb_state~35, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dgrb_state~48 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dgrb_state~48, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dgrb_state~49 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dgrb_state~49, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dgrb_state~53 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dgrb_state~53, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dgrb_state.s_idle , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dgrb_state.s_idle, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|dgrb_state_proc~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|dgrb_state_proc~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dgrb_state~61 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dgrb_state~61, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dgrb_state.s_adv_rd_lat_setup , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dgrb_state.s_adv_rd_lat_setup, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dgrb_last_state.s_adv_rd_lat_setup , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dgrb_last_state.s_adv_rd_lat_setup, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dgrb_state~37 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dgrb_state~37, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dgrb_state~56 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dgrb_state~56, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dgrb_state~54 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dgrb_state~54, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dgrb_state~55 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dgrb_state~55, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dgrb_state~57 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dgrb_state~57, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dgrb_state~59 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dgrb_state~59, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dgrb_state.s_wait_admin , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dgrb_state.s_wait_admin, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dgrb_last_state.s_idle~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dgrb_last_state.s_idle~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dgrb_last_state.s_idle , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dgrb_last_state.s_idle, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|ac_handshake_proc~3 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|ac_handshake_proc~3, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|dgrb_ctrl.command_ack , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|dgrb_ctrl.command_ack, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|admin_req_extended~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|admin_req_extended~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|admin_req_extended , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|admin_req_extended, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|process_10~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|process_10~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector6~6 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector6~6, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector6~8 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector6~8, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector12~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector12~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector8~4 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector8~4, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|sig_dgwb_state.s_write_mtp , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|sig_dgwb_state.s_write_mtp, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector5~9 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector5~9, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|sig_dgwb_state.s_write_btp , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|sig_dgwb_state.s_write_btp, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector7~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector7~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector7~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector7~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|sig_dgwb_state.s_write_zeros , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|sig_dgwb_state.s_write_zeros, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|sig_dgwb_last_state.s_write_0011_step , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|sig_dgwb_last_state.s_write_0011_step, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector12~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector12~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|sig_dgwb_state~26 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|sig_dgwb_state~26, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector12~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector12~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|sig_dgwb_state.s_write_wlat , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|sig_dgwb_state.s_write_wlat, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|sig_dgwb_last_state.s_write_wlat , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|sig_dgwb_last_state.s_write_wlat, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector5~5 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector5~5, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector5~6 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector5~6, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|sig_dgwb_last_state.s_write_zeros , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|sig_dgwb_last_state.s_write_zeros, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector6~4 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector6~4, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector6~10 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector6~10, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|sig_dgwb_state.s_write_ones , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|sig_dgwb_state.s_write_ones, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector5~4 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector5~4, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector5~7 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector5~7, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|sig_dgwb_last_state.s_write_ones , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|sig_dgwb_last_state.s_write_ones, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector5~8 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector5~8, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector5~10 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector5~10, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector5~11 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector5~11, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector7~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector7~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector9~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector9~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|sig_dgwb_state.s_write_01_pairs , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|sig_dgwb_state.s_write_01_pairs, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|sig_dgwb_last_state.s_write_01_pairs , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|sig_dgwb_last_state.s_write_01_pairs, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector6~3 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector6~3, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector10~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector10~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|sig_dgwb_state.s_write_1100_step , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|sig_dgwb_state.s_write_1100_step, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|sig_dgwb_last_state.s_write_1100_step , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|sig_dgwb_last_state.s_write_1100_step, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector6~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector6~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector11~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector11~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|sig_dgwb_state.s_write_0011_step , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|sig_dgwb_state.s_write_0011_step, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector32~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector32~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|sig_addr_cmd[0].addr[3]~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|sig_addr_cmd[0].addr[3]~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|generate_wdata , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|generate_wdata, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector83~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector83~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|ac_write_block:sig_count[0]~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|\ac_write_block:sig_count[0]~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector6~9 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector6~9, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector83~3 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector83~3, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector83~4 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector83~4, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector83~5 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector83~5, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector83~6 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector83~6, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|dgwb_dqs_burst~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|dgwb_dqs_burst~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|ac_write_block:sig_count[0]~3 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|\ac_write_block:sig_count[0]~3, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|ac_write_block:sig_count[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|\ac_write_block:sig_count[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|ac_write_block:sig_count[1]~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|\ac_write_block:sig_count[1]~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|ac_write_block:sig_count[1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|\ac_write_block:sig_count[1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|ac_write_block:sig_count[2]~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|\ac_write_block:sig_count[2]~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|ac_write_block:sig_count[2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|\ac_write_block:sig_count[2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|ac_write_block:sig_count[3]~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|\ac_write_block:sig_count[3]~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|ac_write_block:sig_count[3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|\ac_write_block:sig_count[3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|ac_write_block:sig_count[4]~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|\ac_write_block:sig_count[4]~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|ac_write_block:sig_count[4] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|\ac_write_block:sig_count[4], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|ac_write_block:sig_count[5]~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|\ac_write_block:sig_count[5]~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|ac_write_block:sig_count[5] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|\ac_write_block:sig_count[5], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|ac_write_block:sig_count[6]~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|\ac_write_block:sig_count[6]~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|ac_write_block:sig_count[6] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|\ac_write_block:sig_count[6], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|ac_write_block:sig_count[7]~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|\ac_write_block:sig_count[7]~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|ac_write_block:sig_count[7] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|\ac_write_block:sig_count[7], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector91~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector91~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector91~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector91~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector91~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector91~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|access_complete , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|access_complete, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector6~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector6~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector6~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector6~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector13~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector13~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|sig_dgwb_state.s_release_admin , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|sig_dgwb_state.s_release_admin, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector6~7 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector6~7, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector6~6 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector6~6, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector4~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector4~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector4~4 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector4~4, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector4~3 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector4~3, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|sig_dgwb_state.s_wait_admin , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|sig_dgwb_state.s_wait_admin, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector6~5 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector6~5, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|sig_dgwb_state~27 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|sig_dgwb_state~27, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|sig_dgwb_state~28 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|sig_dgwb_state~28, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|sig_dgwb_state.s_idle~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|sig_dgwb_state.s_idle~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|sig_dgwb_state.s_idle , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|sig_dgwb_state.s_idle, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|ac_handshake_proc~3 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|ac_handshake_proc~3, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|dgwb_ac_access_req , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|dgwb_ac_access_req, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|dimm_driving_dq_proc~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|dimm_driving_dq_proc~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|dgrb_ac_access_req , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|dgrb_ac_access_req, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|state~49 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|state~49, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector6~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector6~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|state~50 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|state~50, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|state~51 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|state~51, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|state.s_run_init_seq , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|state.s_run_init_seq, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|state~35 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|state~35, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|state~45 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|state~45, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|state.s_prog_user_mrs , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|state.s_prog_user_mrs, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|state~33 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|state~33, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|state~52 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|state~52, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|master_ctrl_op_rec~6 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|master_ctrl_op_rec~6, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|ctrl_rec.command.cmd_prog_cal_mr , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|ctrl_rec.command.cmd_prog_cal_mr, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector6~3 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector6~3, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|WideOr54 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|WideOr54, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|ac_state~19 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|ac_state~19, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgb_ac_access_req~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgb_ac_access_req~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|state~46 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|state~46, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|state~47 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|state~47, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|state~48 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|state~48, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|state.s_program_cal_mrs , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|state.s_program_cal_mrs, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|ac_state~28 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|ac_state~28, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|ac_state~20 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|ac_state~20, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|ac_state.s_7 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|ac_state.s_7, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|ac_state~25 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|ac_state~25, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|ac_state.s_8 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|ac_state.s_8, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector383~4 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector383~4, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|state~38 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|state~38, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|state~36 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|state~36, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|state~37 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|state~37, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|state~39 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|state~39, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|state.s_topup_refresh , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|state.s_topup_refresh, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|state~62 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|state~62, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|state~63 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|state~63, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|state.s_topup_refresh_done , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|state.s_topup_refresh_done, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|state~60 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|state~60, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|state~66 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|state~66, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|state~61 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|state~61, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|state.s_dummy_wait , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|state.s_dummy_wait, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|state~40 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|state~40, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|state~41 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|state~41, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|state.s_refresh , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|state.s_refresh, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|state~64 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|state~64, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|state~65 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|state~65, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|state.s_refresh_done , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|state.s_refresh_done, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|process_5~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|process_5~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector356~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector356~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector356~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector356~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector356~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector356~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|process_12~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|process_12~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|ac_state.s_1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|ac_state.s_1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector383~6 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector383~6, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|ac_state~29 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|ac_state~29, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|ac_state.s_9 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|ac_state.s_9, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|ac_state~24 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|ac_state~24, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|ac_state.s_10 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|ac_state.s_10, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector366~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector366~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|ac_state.s_11 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|ac_state.s_11, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|state~42 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|state~42, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|state~43 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|state~43, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|state.s_access_act , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|state.s_access_act, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector407~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector407~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|WideNor1~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|WideNor1~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|stage_counter[13]~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|stage_counter[13]~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|ac_state~32 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|ac_state~32, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|ac_state.s_13 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|ac_state.s_13, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|WideOr37~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|WideOr37~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|WideOr37~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|WideOr37~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector380~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector380~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector380~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector380~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector383~3 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector383~3, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector383~5 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector383~5, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector384~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector384~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector384~3 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector384~3, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector384~4 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector384~4, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector384~5 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector384~5, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector386~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector386~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector380~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector380~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector386~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector386~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector387~11 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector387~11, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector387~3 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector387~3, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector387~13 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector387~13, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector387~7 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector387~7, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~97 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~97, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector387~6 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector387~6, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~30 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~30, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector387~8 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector387~8, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector387~9 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector387~9, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|WideOr37 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|WideOr37, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector387~4 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector387~4, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector387~5 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector387~5, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector387~10 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector387~10, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector387~12 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector387~12, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Add3~36 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Add3~36, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Add3~94 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Add3~94, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|stage_counter[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|stage_counter[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Add3~38 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Add3~38, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Add3~79 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Add3~79, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|stage_counter[1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|stage_counter[1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Add3~40 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Add3~40, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|WideOr62~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|WideOr62~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector385~5 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector385~5, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector385~8 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector385~8, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector385~6 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector385~6, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector385~3 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector385~3, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector385~4 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector385~4, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector385~7 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector385~7, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Add3~78 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Add3~78, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|stage_counter[2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|stage_counter[2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Add3~42 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Add3~42, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Add3~77 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Add3~77, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|stage_counter[3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|stage_counter[3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Add3~44 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Add3~44, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Add3~93 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Add3~93, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|stage_counter[4] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|stage_counter[4], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Add3~46 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Add3~46, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector380~3 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector380~3, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector382~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector382~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Add3~92 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Add3~92, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|stage_counter[5] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|stage_counter[5], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Add3~48 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Add3~48, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector366~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector366~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Add3~76 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Add3~76, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Add3~91 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Add3~91, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|stage_counter[6] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|stage_counter[6], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Add3~50 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Add3~50, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector380~4 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector380~4, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Add3~90 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Add3~90, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|stage_counter[7] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|stage_counter[7], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Add3~52 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Add3~52, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Add3~89 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Add3~89, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|stage_counter[13]~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|stage_counter[13]~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|stage_counter[13]~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|stage_counter[13]~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|stage_counter[13]~3 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|stage_counter[13]~3, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|stage_counter[13]~4 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|stage_counter[13]~4, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|stage_counter[13]~5 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|stage_counter[13]~5, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|stage_counter[8] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|stage_counter[8], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Add3~54 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Add3~54, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Add3~72 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Add3~72, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Add3~73 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Add3~73, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Add3~88 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Add3~88, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Add3~74 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Add3~74, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Add3~75 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Add3~75, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|stage_counter[9] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|stage_counter[9], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Add3~56 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Add3~56, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Add3~87 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Add3~87, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|stage_counter[10] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|stage_counter[10], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Add3~58 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Add3~58, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Add3~86 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Add3~86, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|stage_counter[11] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|stage_counter[11], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|stage_counter_zero~3 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|stage_counter_zero~3, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|stage_counter_zero~4 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|stage_counter_zero~4, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Add3~60 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Add3~60, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Add3~83 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Add3~83, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|stage_counter[12] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|stage_counter[12], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Add3~62 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Add3~62, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Add3~82 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Add3~82, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|stage_counter[13] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|stage_counter[13], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Add3~64 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Add3~64, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Add3~81 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Add3~81, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|stage_counter[14] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|stage_counter[14], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Add3~66 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Add3~66, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Add3~80 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Add3~80, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|stage_counter[15] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|stage_counter[15], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|stage_counter_zero~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|stage_counter_zero~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Add3~68 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Add3~68, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Add3~85 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Add3~85, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|stage_counter[16] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|stage_counter[16], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Add3~70 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Add3~70, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Add3~84 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Add3~84, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|stage_counter[17] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|stage_counter[17], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|stage_counter_zero~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|stage_counter_zero~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|stage_counter_zero~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|stage_counter_zero~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|stage_counter_zero~5 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|stage_counter_zero~5, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|stage_counter_zero , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|stage_counter_zero, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|ac_state~21 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|ac_state~21, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|ac_state.s_3 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|ac_state.s_3, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|ac_state~27 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|ac_state~27, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|ac_state.s_4 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|ac_state.s_4, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|ac_state~30 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|ac_state~30, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|ac_state.s_5 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|ac_state.s_5, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|ac_state~26 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|ac_state~26, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|ac_state.s_6 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|ac_state.s_6, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector384~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector384~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector384~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector384~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|process_12~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|process_12~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|process_12~3 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|process_12~3, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|ac_state~22 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|ac_state~22, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|ac_state~23 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|ac_state~23, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|ac_state~31 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|ac_state~31, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|ac_state.s_12 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|ac_state.s_12, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector354~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector354~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector354~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector354~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|per_cs_init_seen[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|per_cs_init_seen[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|mem_init_complete , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|mem_init_complete, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|state~34 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|state~34, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|state~55 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|state~55, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|state~56 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|state~56, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|process_10~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|process_10~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|state~53 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|state~53, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|state~54 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|state~54, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|state~57 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|state~57, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|state.s_idle , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|state.s_idle, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector6~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector6~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector6~4 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector6~4, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector6~5 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector6~5, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|state.s_reset~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|state.s_reset~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|state.s_reset , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|state.s_reset, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|WideOr2~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|WideOr2~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector357~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector357~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector357~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector357~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|ac_state.s_2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|ac_state.s_2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector385~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector385~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|process_12~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|process_12~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|WideNor0~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|WideNor0~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector355~3 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector355~3, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector355~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector355~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector355~7 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector355~7, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector355~4 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector355~4, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector355~5 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector355~5, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector355~6 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector355~6, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|ac_state.s_0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|ac_state.s_0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector383~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector383~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|refresh_done~4 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|refresh_done~4, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|refresh_done , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|refresh_done, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|refresh_count[0]~9 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|refresh_count[0]~9, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|refresh_count[2]~15 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|refresh_count[2]~15, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|refresh_count[3]~17 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|refresh_count[3]~17, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|refresh_count[3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|refresh_count[3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|refresh_count[4]~19 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|refresh_count[4]~19, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|refresh_count[4] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|refresh_count[4], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|refresh_count[5]~21 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|refresh_count[5]~21, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|refresh_count[5] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|refresh_count[5], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|refresh_count[6]~23 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|refresh_count[6]~23, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|refresh_count[6] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|refresh_count[6], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|refresh_count[7]~25 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|refresh_count[7]~25, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|refresh_count[7] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|refresh_count[7], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Equal0~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Equal0~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|refresh_count[8]~27 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|refresh_count[8]~27, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|refresh_count[8] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|refresh_count[8], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Equal0~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Equal0~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|initial_refresh_issued~4 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|initial_refresh_issued~4, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|initial_refresh_issued , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|initial_refresh_issued, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|refresh_count[8]~11 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|refresh_count[8]~11, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|refresh_count[8]~12 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|refresh_count[8]~12, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|refresh_count[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|refresh_count[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|refresh_count[1]~13 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|refresh_count[1]~13, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|refresh_count[1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|refresh_count[1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|refresh_count[2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|refresh_count[2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Equal0~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Equal0~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|process_7~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|process_7~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|refresh_due , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|refresh_due, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Add2~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Add2~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|num_stacked_refreshes[1]~6 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|num_stacked_refreshes[1]~6, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|num_stacked_refreshes[1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|num_stacked_refreshes[1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|num_stacked_refreshes[2]~3 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|num_stacked_refreshes[2]~3, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|num_stacked_refreshes[2]~4 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|num_stacked_refreshes[2]~4, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|num_stacked_refreshes[2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|num_stacked_refreshes[2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|process_8~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|process_8~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|num_stacked_refreshes[1]~5 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|num_stacked_refreshes[1]~5, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|num_stacked_refreshes[0]~7 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|num_stacked_refreshes[0]~7, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|num_stacked_refreshes[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|num_stacked_refreshes[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|LessThan0~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|LessThan0~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|refreshes_maxed , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|refreshes_maxed, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector10~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector10~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector10~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector10~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector15~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector15~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector15~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector15~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector15~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector15~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|command_started , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|command_started, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|admin_ctrl.command_ack , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|admin_ctrl.command_ack, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|Selector0~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|Selector0~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|sig_dgwb_last_state.s_idle~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|sig_dgwb_last_state.s_idle~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|sig_dgwb_last_state.s_idle , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|sig_dgwb_last_state.s_idle, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|ac_handshake_proc~4 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|ac_handshake_proc~4, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|dgwb_ctrl.command_ack , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|dgwb_ctrl.command_ack, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|Selector0~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|Selector0~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|curr_ctrl.command_ack , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|curr_ctrl.command_ack, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|waiting_for_ack~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|waiting_for_ack~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|waiting_for_ack , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|waiting_for_ack, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|timeout_counter[0]~15 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|timeout_counter[0]~15, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|timeout_counter_clear~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|timeout_counter_clear~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|timeout_counter_clear~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|timeout_counter_clear~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|timeout_counter_clear , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|timeout_counter_clear, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|timeout_counter_enable , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|timeout_counter_enable, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|timeout_counter[3]~17 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|timeout_counter[3]~17, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|timeout_counter[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|timeout_counter[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|timeout_counter[1]~18 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|timeout_counter[1]~18, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|timeout_counter[1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|timeout_counter[1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|timeout_counter[2]~20 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|timeout_counter[2]~20, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|timeout_counter[2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|timeout_counter[2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|timeout_counter[3]~22 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|timeout_counter[3]~22, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|timeout_counter[3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|timeout_counter[3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|timeout_counter[4]~24 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|timeout_counter[4]~24, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|timeout_counter[4] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|timeout_counter[4], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|timeout_counter[5]~26 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|timeout_counter[5]~26, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|timeout_counter[5] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|timeout_counter[5], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|timeout_counter[6]~28 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|timeout_counter[6]~28, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|timeout_counter[6] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|timeout_counter[6], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|timeout_counter[7]~30 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|timeout_counter[7]~30, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|timeout_counter[7] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|timeout_counter[7], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|timeout_counter[8]~32 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|timeout_counter[8]~32, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|timeout_counter[8] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|timeout_counter[8], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|timeout_counter[9]~34 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|timeout_counter[9]~34, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|timeout_counter[9] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|timeout_counter[9], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|timeout_counter[10]~36 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|timeout_counter[10]~36, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|timeout_counter[10] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|timeout_counter[10], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|timeout_counter[11]~38 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|timeout_counter[11]~38, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|timeout_counter[11] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|timeout_counter[11], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|timeout_counter[12]~40 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|timeout_counter[12]~40, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|timeout_counter[12] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|timeout_counter[12], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|timeout_counter[13]~42 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|timeout_counter[13]~42, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|timeout_counter[13] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|timeout_counter[13], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|timeout_counter[14]~44 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|timeout_counter[14]~44, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|timeout_counter[14] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|timeout_counter[14], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|Equal1~3 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|Equal1~3, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|Equal1~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|Equal1~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|Equal1~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|Equal1~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|Equal1~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|Equal1~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|Equal1~4 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|Equal1~4, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|flag_ack_timeout~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|flag_ack_timeout~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|flag_ack_timeout , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|flag_ack_timeout, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|state~44 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|state~44, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|state~37 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|state~37, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|state~38 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|state~38, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|state.s_tracking , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|state.s_tracking, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|state~40 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|state~40, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|state~41 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|state~41, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|state.s_operational , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|state.s_operational, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|timeout_counter_clear~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|timeout_counter_clear~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|master_ctrl_op_rec~10 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|master_ctrl_op_rec~10, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|ctrl_dgrb_r.command.cmd_rrp_sweep , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|ctrl_dgrb_r.command.cmd_rrp_sweep, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dgrb_state~67 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dgrb_state~67, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dgrb_state.s_test_phases , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dgrb_state.s_test_phases, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|pll_reconf_mux~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|pll_reconf_mux~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|seq_pll_select~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|seq_pll_select~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|seq_pll_select[2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|seq_pll_select[2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_pll_select~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_pll_select~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_pll_select[2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_pll_select[2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|seq_pll_select_ccd[2]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|seq_pll_select_ccd[2]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|seq_pll_select_ccd[2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|seq_pll_select_ccd[2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|Decoder0~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|Decoder0~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll_new_phase[2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll_new_phase[2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|remap_decoy_le3a[2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|remap_decoy_le3a[2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|altpll_dyn_phase_le4|le_comb9 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|altpll_dyn_phase_le4|le_comb9, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|clk[3]~clkctrl , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|clk[3]~clkctrl, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|dgrb_ctrl_ac_nt_good~7 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|dgrb_ctrl_ac_nt_good~7, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|dgrb_ctrl_ac_nt_good~8 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|dgrb_ctrl_ac_nt_good~8, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|dgrb_ctrl_ac_nt_good~6 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|dgrb_ctrl_ac_nt_good~6, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|dgrb_ctrl_ac_nt_good~5 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|dgrb_ctrl_ac_nt_good~5, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|dgrb_ctrl_ac_nt_good~9 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|dgrb_ctrl_ac_nt_good~9, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector32~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector32~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|dgrb_ctrl_ac_nt_good~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|dgrb_ctrl_ac_nt_good~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|dgrb_ctrl_ac_nt_good~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|dgrb_ctrl_ac_nt_good~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|dgrb_ctrl_ac_nt_good~3 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|dgrb_ctrl_ac_nt_good~3, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|dgrb_ctrl_ac_nt_good~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|dgrb_ctrl_ac_nt_good~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|dgrb_ctrl_ac_nt_good~4 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|dgrb_ctrl_ac_nt_good~4, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|dgrb_ctrl_ac_nt_good~10 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|dgrb_ctrl_ac_nt_good~10, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|dgrb_ctrl_ac_nt_good , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|dgrb_ctrl_ac_nt_good, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|state~46 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|state~46, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|state~61 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|state~61, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|state.s_poa , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|state.s_poa, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|master_ctrl_op_rec~11 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|master_ctrl_op_rec~11, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|ctrl_dgrb_r.command.cmd_rrp_seek , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|ctrl_dgrb_r.command.cmd_rrp_seek, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dgrb_state~66 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dgrb_state~66, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dgrb_state.s_seek_cdvw , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dgrb_state.s_seek_cdvw, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_rsc_req~17 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_rsc_req~17, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_rsc_req.s_rsc_cdvw_calc , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_rsc_req.s_rsc_cdvw_calc, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector56~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector56~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|rsc_block:sig_rsc_state.s_rsc_cdvw_calc , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\rsc_block:sig_rsc_state.s_rsc_cdvw_calc, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_rsc_cdvw_calc~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_rsc_cdvw_calc~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_rsc_cdvw_calc , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_rsc_cdvw_calc, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_trk_cdvw_calc~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_trk_cdvw_calc~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_trk_cdvw_calc , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_trk_cdvw_calc, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector33~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector33~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~10 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~10, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.first_good_edge[4]~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.first_good_edge[4]~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.first_good_edge[1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.first_good_edge[1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~11 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~11, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.first_good_edge[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.first_good_edge[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Equal7~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Equal7~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~15 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~15, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.first_good_edge[4] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.first_good_edge[4], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~14 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~14, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.first_good_edge[5] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.first_good_edge[5], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Equal7~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Equal7~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~16 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~16, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.first_good_edge[6] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.first_good_edge[6], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Equal7~3 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Equal7~3, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~13 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~13, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.first_good_edge[2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.first_good_edge[2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~12 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~12, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.first_good_edge[3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.first_good_edge[3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Equal7~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Equal7~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~4 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~4, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~9 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~9, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.status.calculating , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.status.calculating, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_rsc_result[0]~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_rsc_result[0]~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_rsc_err~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_rsc_err~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_rsc_err , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_rsc_err, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|trk_proc~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|trk_proc~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add20~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add20~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add20~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add20~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add20~4 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add20~4, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add20~6 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add20~6, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add20~8 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add20~8, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add20~10 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add20~10, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add20~12 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add20~12, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add20~14 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Add20~14, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector129~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector129~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector129~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector129~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector129~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector129~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_trk_err , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_trk_err, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Equal3~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Equal3~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Equal3~3 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Equal3~3, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Equal3~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Equal3~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Equal3~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Equal3~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Equal3~4 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Equal3~4, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|dgrb_main_block:sig_count[0]~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\dgrb_main_block:sig_count[0]~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|dgrb_main_block:sig_count[5]~4 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\dgrb_main_block:sig_count[5]~4, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|dgrb_main_block:sig_count[5]~3 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\dgrb_main_block:sig_count[5]~3, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|dgrb_main_block:sig_count[5]~5 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\dgrb_main_block:sig_count[5]~5, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|dgrb_main_block:sig_count[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\dgrb_main_block:sig_count[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|dgrb_main_block:sig_count[1]~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\dgrb_main_block:sig_count[1]~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|dgrb_main_block:sig_count[1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\dgrb_main_block:sig_count[1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|dgrb_main_block:sig_count[2]~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\dgrb_main_block:sig_count[2]~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|dgrb_main_block:sig_count[2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\dgrb_main_block:sig_count[2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|dgrb_main_block:sig_count[3]~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\dgrb_main_block:sig_count[3]~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|dgrb_main_block:sig_count[3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\dgrb_main_block:sig_count[3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|dgrb_main_block:sig_count[4]~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\dgrb_main_block:sig_count[4]~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|dgrb_main_block:sig_count[4] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\dgrb_main_block:sig_count[4], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|dgrb_main_block:sig_count[5]~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\dgrb_main_block:sig_count[5]~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|dgrb_main_block:sig_count[5] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\dgrb_main_block:sig_count[5], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|dgrb_main_block:sig_count[6]~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\dgrb_main_block:sig_count[6]~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|dgrb_main_block:sig_count[6] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\dgrb_main_block:sig_count[6], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|dgrb_main_block:sig_count[7]~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\dgrb_main_block:sig_count[7]~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|dgrb_main_block:sig_count[7] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\dgrb_main_block:sig_count[7], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector32~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector32~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector32~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector32~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector32~3 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector32~3, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cmd_err , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cmd_err, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|dgrb_ctrl~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|dgrb_ctrl~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|dgrb_ctrl~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|dgrb_ctrl~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|dgrb_ctrl.command_err , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|dgrb_ctrl.command_err, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|Selector10~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|Selector10~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|curr_ctrl.command_err , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|curr_ctrl.command_err, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|process_10~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|process_10~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|state~53 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|state~53, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|state~54 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|state~54, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|state.s_rrp_reset , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|state.s_rrp_reset, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|state~52 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|state~52, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|state.s_rrp_sweep , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|state.s_rrp_sweep, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|process_6~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|process_6~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|flag_done_timeout~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|flag_done_timeout~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|flag_done_timeout , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|flag_done_timeout, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|state~51 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|state~51, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|state~62 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|state~62, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|state.s_rrp_seek , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|state.s_rrp_seek, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|state~49 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|state~49, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|state.s_rdv , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|state.s_rdv, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|WideNor1~5 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|WideNor1~5, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|WideNor1~6 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|WideNor1~6, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|WideNor1~8 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|WideNor1~8, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|WideNor1~7 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|WideNor1~7, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|WideNor1~9 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|WideNor1~9, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|WideNor1~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|WideNor1~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|WideNor1~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|WideNor1~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|WideNor1~3 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|WideNor1~3, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|WideNor1~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|WideNor1~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|WideNor1~4 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|WideNor1~4, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|WideNor1~11 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|WideNor1~11, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|WideNor1~10 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|WideNor1~10, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|WideNor1~12 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|WideNor1~12, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|WideNor1~13 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|WideNor1~13, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|master_ctrl_op_rec~4 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|master_ctrl_op_rec~4, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|ctrl_rec.command.cmd_prep_customer_mr_setup , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|ctrl_rec.command.cmd_prep_customer_mr_setup, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|WideOr0~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|WideOr0~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|Selector1~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|Selector1~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dgrb_last_state.s_release_admin , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dgrb_last_state.s_release_admin, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|ac_handshake_proc~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|ac_handshake_proc~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|dgrb_ctrl.command_done , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|dgrb_ctrl.command_done, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|command_done , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|command_done, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|admin_ctrl.command_done , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|admin_ctrl.command_done, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|Selector1~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|Selector1~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|sig_dgwb_last_state.s_release_admin~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|sig_dgwb_last_state.s_release_admin~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|sig_dgwb_last_state.s_release_admin , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|sig_dgwb_last_state.s_release_admin, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|ac_handshake_proc~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|ac_handshake_proc~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|dgwb_ctrl.command_done , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|dgwb_ctrl.command_done, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|Selector1~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|Selector1~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|curr_ctrl.command_done , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|curr_ctrl.command_done, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|dis_state~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|dis_state~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|dll_lock_counter[0]~10 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|dll_lock_counter[0]~10, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|dll_lock_counter[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|dll_lock_counter[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|dll_lock_counter[1]~12 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|dll_lock_counter[1]~12, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|dll_lock_counter[1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|dll_lock_counter[1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|dll_lock_counter[2]~14 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|dll_lock_counter[2]~14, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|dll_lock_counter[2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|dll_lock_counter[2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|dll_lock_counter[3]~16 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|dll_lock_counter[3]~16, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|dll_lock_counter[3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|dll_lock_counter[3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|dll_lock_counter[4]~18 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|dll_lock_counter[4]~18, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|dll_lock_counter[4] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|dll_lock_counter[4], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|dll_lock_counter[5]~20 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|dll_lock_counter[5]~20, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|dll_lock_counter[5] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|dll_lock_counter[5], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|dll_lock_counter[6]~22 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|dll_lock_counter[6]~22, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|dll_lock_counter[6] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|dll_lock_counter[6], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|dll_lock_counter[7]~24 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|dll_lock_counter[7]~24, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|dll_lock_counter[7] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|dll_lock_counter[7], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|Equal0~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|Equal0~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|dll_lock_counter[8]~26 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|dll_lock_counter[8]~26, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|dll_lock_counter[8] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|dll_lock_counter[8], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|dll_lock_counter[9]~28 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|dll_lock_counter[9]~28, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|dll_lock_counter[9] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|dll_lock_counter[9], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|Equal0~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|Equal0~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|Equal0~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|Equal0~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|dis_state~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|dis_state~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|dis_state , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|dis_state, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|hold_state~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|hold_state~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|hold_state , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|hold_state, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|state~35 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|state~35, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|state~43 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|state~43, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|state.s_cal , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|state.s_cal, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|Selector36~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|Selector36~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|Selector36~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|Selector36~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|ac_nt_almts_checked , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|ac_nt_almts_checked, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|state~42 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|state~42, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|state.s_non_operational~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|state.s_non_operational~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|state.s_non_operational , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|state.s_non_operational, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|Selector40~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|Selector40~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|int_ctl_init_fail , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|int_ctl_init_fail, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|ctl_init_fail , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|ctl_init_fail, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|num_stacked_refreshes[2]~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|num_stacked_refreshes[2]~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|state~44 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|state~44, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|state.s_access_precharge , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|state.s_access_precharge, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector387~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector387~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector528~6 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector528~6, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector528~4 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector528~4, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector528~5 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector528~5, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|finished_state~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|finished_state~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|finished_state , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|finished_state, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|state~58 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|state~58, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|state~59 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|state~59, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|state.s_access , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|state.s_access, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|ac_access_gnt , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|ac_access_gnt, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgb_ac_access_gnt_r , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgb_ac_access_gnt_r, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dgrb_state~32 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dgrb_state~32, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dgrb_state~62 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dgrb_state~62, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dgrb_state.s_track , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_dgrb_state.s_track, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|seq_pll_select~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|seq_pll_select~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|seq_pll_select[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|seq_pll_select[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_pll_select~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_pll_select~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_pll_select[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_pll_select[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|seq_pll_select_ccd[0]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|seq_pll_select_ccd[0]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|seq_pll_select_ccd[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|seq_pll_select_ccd[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|WideOr0~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|WideOr0~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll_new_phase[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll_new_phase[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|remap_decoy_le3a[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|remap_decoy_le3a[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|altpll_dyn_phase_le2|le_comb8 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|altpll_dyn_phase_le2|le_comb8, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll_lock_sync~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll_lock_sync~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll_lock_sync , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll_lock_sync, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|phy_internal_reset_n~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|phy_internal_reset_n~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|phy_internal_reset_n~0clkctrl , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|phy_internal_reset_n~0clkctrl, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|reset_master_ams , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|reset_master_ams, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|global_pre_clear , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|global_pre_clear, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|global_pre_clear~clkctrl , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|global_pre_clear~clkctrl, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|reset_phy_clk_1x_n , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|reset_phy_clk_1x_n, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|reset_phy_clk_1x_n~clkctrl , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|reset_phy_clk_1x_n~clkctrl, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|state.s_reset , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|state.s_reset, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|state~59 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|state~59, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|state.s_phy_initialise , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|state.s_phy_initialise, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|state~60 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|state~60, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|state.s_init_dram , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|state.s_init_dram, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|state~58 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|state~58, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|state.s_prog_cal_mr , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|state.s_prog_cal_mr, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|WideOr35~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|WideOr35~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|WideOr35~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|WideOr35~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector127~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector127~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_phs_shft_start~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_phs_shft_start~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_phs_shft_start , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_phs_shft_start, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector127~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector127~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_trk_pll_start_reconfig , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_trk_pll_start_reconfig, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector60~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector60~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector60~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector60~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_rsc_pll_start_reconfig , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_rsc_pll_start_reconfig, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|seq_pll_start_reconfig~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|seq_pll_start_reconfig~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|seq_pll_start_reconfig , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|seq_pll_start_reconfig, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_pll_start_reconfig~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_pll_start_reconfig~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_pll_start_reconfig , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_pll_start_reconfig, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|seq_pll_start_reconfig_ccd_pipe[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|seq_pll_start_reconfig_ccd_pipe[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|seq_pll_start_reconfig_ccd_pipe[1]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|seq_pll_start_reconfig_ccd_pipe[1]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|seq_pll_start_reconfig_ccd_pipe[1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|seq_pll_start_reconfig_ccd_pipe[1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|seq_pll_start_reconfig_ccd_pipe[2]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|seq_pll_start_reconfig_ccd_pipe[2]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|seq_pll_start_reconfig_ccd_pipe[2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|seq_pll_start_reconfig_ccd_pipe[2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|seq_pll_start_reconfig_ams~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|seq_pll_start_reconfig_ams~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|seq_pll_start_reconfig_ams , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|seq_pll_start_reconfig_ams, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|seq_pll_start_reconfig_r~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|seq_pll_start_reconfig_r~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|seq_pll_start_reconfig_r , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|seq_pll_start_reconfig_r, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|seq_pll_start_reconfig_2r , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|seq_pll_start_reconfig_2r, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|seq_pll_start_reconfig_3r , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|seq_pll_start_reconfig_3r, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll_phase_auto_calibrate_pulse , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll_phase_auto_calibrate_pulse, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll_reprogram_request_pulse~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll_reprogram_request_pulse~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll_reprogram_request_pulse , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll_reprogram_request_pulse, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll_reprogram_request_pulse_r~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll_reprogram_request_pulse_r~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll_reprogram_request_pulse_r , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll_reprogram_request_pulse_r, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll_reprogram_request_pulse_2r~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll_reprogram_request_pulse_2r~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll_reprogram_request_pulse_2r , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll_reprogram_request_pulse_2r, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll_reprogram_request_long_pulse~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll_reprogram_request_long_pulse~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll_reprogram_request , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll_reprogram_request, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|clk[0]~clkctrl , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|clk[0]~clkctrl, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|divider[1]~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|divider[1]~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|clk_div_reset_ams_n~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|clk_div_reset_ams_n~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|clk_div_reset_ams_n , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|clk_div_reset_ams_n, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|clk_div_reset_ams_n_r~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|clk_div_reset_ams_n_r~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|clk_div_reset_ams_n_r , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|clk_div_reset_ams_n_r, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|divider[1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|divider[1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|divider[2]~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|divider[2]~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|divider[2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|divider[2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|divider~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|divider~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|divider[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|divider[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|scan_clk~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|scan_clk~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|scan_clk , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|scan_clk, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|scan_clk~clkctrl , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|scan_clk~clkctrl, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_rewind_direction~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_rewind_direction~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|rsc_block:sig_rewind_direction , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\rsc_block:sig_rewind_direction, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_rsc_pll_inc_dec_n~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_rsc_pll_inc_dec_n~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_rsc_pll_inc_dec_n , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_rsc_pll_inc_dec_n, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_trk_pll_inc_dec_n~3 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_trk_pll_inc_dec_n~3, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_trk_pll_inc_dec_n , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_trk_pll_inc_dec_n, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|seq_pll_inc_dec_n~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|seq_pll_inc_dec_n~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|seq_pll_inc_dec_n , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|seq_pll_inc_dec_n, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_pll_inc_dec_n~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_pll_inc_dec_n~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_pll_inc_dec_n , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_pll_inc_dec_n, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|seq_pll_inc_dec_ccd~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|seq_pll_inc_dec_ccd~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|seq_pll_inc_dec_ccd , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|seq_pll_inc_dec_ccd, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll_new_dir~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll_new_dir~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll_new_dir , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll_new_dir, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|clk[2]~clkctrl , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|clk[2]~clkctrl, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|read_data_if_address[0]~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|read_data_if_address[0]~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|read_data_if_address[0]~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|read_data_if_address[0]~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|read_data_if_address[0]~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|read_data_if_address[0]~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|read_data_if_address[0]~3 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|read_data_if_address[0]~3, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|read_data_if_address[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|read_data_if_address[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|read_data_if_address[1]~6 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|read_data_if_address[1]~6, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|read_data_if_address[1]~7 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|read_data_if_address[1]~7, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|read_data_if_address[1]~5 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|read_data_if_address[1]~5, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|read_data_if_address[1]~4 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|read_data_if_address[1]~4, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|read_data_if_address[1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|read_data_if_address[1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|read_data_if_address[2]~11 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|read_data_if_address[2]~11, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|read_data_if_address[2]~10 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|read_data_if_address[2]~10, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|read_data_if_address[2]~9 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|read_data_if_address[2]~9, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|read_data_if_address[2]~8 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|read_data_if_address[2]~8, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|read_data_if_address[2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|read_data_if_address[2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|read_data_if_address[3]~14 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|read_data_if_address[3]~14, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|read_data_if_address[3]~13 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|read_data_if_address[3]~13, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|read_data_if_address[3]~15 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|read_data_if_address[3]~15, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|read_data_if_address[3]~12 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|read_data_if_address[3]~12, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|read_data_if_address[3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|read_data_if_address[3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|read_data_if_address[4]~18 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|read_data_if_address[4]~18, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|read_data_if_address[4]~17 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|read_data_if_address[4]~17, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|read_data_if_address[4]~19 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|read_data_if_address[4]~19, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|read_data_if_address[4]~16 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|read_data_if_address[4]~16, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|read_data_if_address[4] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|read_data_if_address[4], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|read_data_if_address[5]~21 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|read_data_if_address[5]~21, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|read_data_if_address[5]~23 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|read_data_if_address[5]~23, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|read_data_if_address[5]~22 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|read_data_if_address[5]~22, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|read_data_if_address[5]~20 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|read_data_if_address[5]~20, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|read_data_if_address[5] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|read_data_if_address[5], DDR2_control, 1
instance = comp, \u4_data_source|times[0]~7 , u4_data_source|times[0]~7, DDR2_control, 1
instance = comp, \u4_data_source|times[0] , u4_data_source|times[0], DDR2_control, 1
instance = comp, \u4_data_source|times[1]~8 , u4_data_source|times[1]~8, DDR2_control, 1
instance = comp, \u4_data_source|Equal1~0 , u4_data_source|Equal1~0, DDR2_control, 1
instance = comp, \u4_data_source|times[1] , u4_data_source|times[1], DDR2_control, 1
instance = comp, \u4_data_source|times[2]~10 , u4_data_source|times[2]~10, DDR2_control, 1
instance = comp, \u4_data_source|times[2] , u4_data_source|times[2], DDR2_control, 1
instance = comp, \u4_data_source|times[3]~12 , u4_data_source|times[3]~12, DDR2_control, 1
instance = comp, \u4_data_source|times[3] , u4_data_source|times[3], DDR2_control, 1
instance = comp, \u4_data_source|times[4]~14 , u4_data_source|times[4]~14, DDR2_control, 1
instance = comp, \u4_data_source|times[4] , u4_data_source|times[4], DDR2_control, 1
instance = comp, \u4_data_source|times[5]~16 , u4_data_source|times[5]~16, DDR2_control, 1
instance = comp, \u4_data_source|times[5] , u4_data_source|times[5], DDR2_control, 1
instance = comp, \u4_data_source|times[6]~18 , u4_data_source|times[6]~18, DDR2_control, 1
instance = comp, \u4_data_source|times[6] , u4_data_source|times[6], DDR2_control, 1
instance = comp, \u4_data_source|times[7]~20 , u4_data_source|times[7]~20, DDR2_control, 1
instance = comp, \u4_data_source|times[7] , u4_data_source|times[7], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram_component|auto_generated|ram_block1a0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|wdata_path_inst|wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram_component|auto_generated|ram_block1a0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|ecc_wdata_fifo_read_r1[0]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|ecc_wdata_fifo_read_r1[0]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|ecc_wdata_fifo_read_r1[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|ecc_wdata_fifo_read_r1[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|int_real_wdata_valid[0]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|int_real_wdata_valid[0]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|int_real_wdata_valid[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|int_real_wdata_valid[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|dgwb_dqs_burst~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|dgwb_dqs_burst~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|dgwb_wdp_ovride , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|dgwb_wdp_ovride, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_be[0]~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_be[0]~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_dm_r1[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_dm_r1[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_dm_r2[0]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_dm_r2[0]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_dm_r2[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_dm_r2[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|wdp_dm_l_2x[0]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|wdp_dm_l_2x[0]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|wdp_dm_l_2x[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|wdp_dm_l_2x[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|wdp_dm_h_2x[0]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|wdp_dm_h_2x[0]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|wdp_dm_h_2x[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|wdp_dm_h_2x[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dm[0].dm_ddio_out , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dm[0].dm_ddio_out, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_be[1]~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_be[1]~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_dm_r1[1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_dm_r1[1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_dm_r2[1]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_dm_r2[1]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_dm_r2[1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_dm_r2[1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|wdp_dm_l_2x[1]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|wdp_dm_l_2x[1]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|wdp_dm_l_2x[1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|wdp_dm_l_2x[1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|wdp_dm_h_2x[1]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|wdp_dm_h_2x[1]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|wdp_dm_h_2x[1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|wdp_dm_h_2x[1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dm[1].dm_ddio_out , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dm[1].dm_ddio_out, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector58~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector58~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|dgwb_wdata[56] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|dgwb_wdata[56], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata[48]~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata[48]~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r1[48] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r1[48], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r2[48]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r2[48]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r2[48] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r2[48], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector74~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector74~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|dgwb_wdata[24] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|dgwb_wdata[24], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata[16]~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata[16]~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r1[16] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r1[16], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r2[16] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r2[16], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|doing_write_pipe_eq_afi_wlat_minus_0~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|doing_write_pipe_eq_afi_wlat_minus_0~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|doing_write_pipe_eq_afi_wlat_minus_0~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|doing_write_pipe_eq_afi_wlat_minus_0~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|afi_wlat_minus_1[0][1]~5 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|afi_wlat_minus_1[0][1]~5, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|afi_wlat_minus_1[0][1]~6 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|afi_wlat_minus_1[0][1]~6, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|afi_wlat_minus_1[0][2]~8 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|afi_wlat_minus_1[0][2]~8, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|afi_wlat_minus_1[0][2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|afi_wlat_minus_1[0][2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|afi_wlat_minus_1[0][1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|afi_wlat_minus_1[0][1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|Mux0~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|Mux0~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|Mux0~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|Mux0~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|afi_wlat_minus_1[0][3]~10 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|afi_wlat_minus_1[0][3]~10, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|afi_wlat_minus_1[0][3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|afi_wlat_minus_1[0][3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|Mux0~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|Mux0~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|Mux0~3 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|Mux0~3, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|Mux0~4 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|Mux0~4, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|Mux0~5 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|Mux0~5, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|afi_wlat_minus_1[0][4]~12 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|afi_wlat_minus_1[0][4]~12, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|afi_wlat_minus_1[0][4] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|afi_wlat_minus_1[0][4], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|Mux0~6 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|Mux0~6, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|Mux0~7 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|Mux0~7, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|Mux0~8 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|Mux0~8, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|Mux0~9 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|Mux0~9, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|Equal17~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|Equal17~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|doing_write_pipe_eq_afi_wlat_minus_0~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|doing_write_pipe_eq_afi_wlat_minus_0~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|doing_write_pipe_eq_afi_wlat_minus_0[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|doing_write_pipe_eq_afi_wlat_minus_0[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|wdata_valid_logic_per_dqs_group_2[1].derived_wdata_valid~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|wdata_valid_logic_per_dqs_group_2[1].derived_wdata_valid~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|int_dqs_burst_half_rate_r[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdwr_data_tmg_inst|int_dqs_burst_half_rate_r[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_wdp_ovride~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_wdp_ovride~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_valid[0]~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_valid[0]~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|wdata_valid_1x_r[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|wdata_valid_1x_r[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|wdata_valid_2x_r1[0]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|wdata_valid_2x_r1[0]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|wdata_valid_2x_r1[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|wdata_valid_2x_r1[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|wdata_valid_2x_r2[0]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|wdata_valid_2x_r2[0]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|wdata_valid_2x_r2[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|wdata_valid_2x_r2[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|wdata_sel~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|wdata_sel~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|wdata_sel[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|wdata_sel[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|wdp_wdata_l_2x~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|wdp_wdata_l_2x~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|wdp_wdata_l_2x[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|wdp_wdata_l_2x[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|WideOr7~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|WideOr7~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector82~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector82~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|dgwb_wdata[8] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|dgwb_wdata[8], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata[0]~3 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata[0]~3, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r1[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r1[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r2[0]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r2[0]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r2[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r2[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|WideOr4 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|WideOr4, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector66~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector66~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|dgwb_wdata[40] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|dgwb_wdata[40], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata[32]~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata[32]~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r1[32] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r1[32], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r2[32]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r2[32]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r2[32] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r2[32], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|wdp_wdata_h_2x~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|wdp_wdata_h_2x~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|wdp_wdata_h_2x[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|wdp_wdata_h_2x[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[0].dq_ddio_out , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[0].dq_ddio_out, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|wdata_valid_1x_r1[0]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|wdata_valid_1x_r1[0]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|wdata_valid_1x_r1[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|wdata_valid_1x_r1[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|wdata_valid_1x_r2[0]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|wdata_valid_1x_r2[0]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|wdata_valid_1x_r2[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|wdata_valid_1x_r2[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|wdata_valid_1x_r1[4]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|wdata_valid_1x_r1[4]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|wdata_valid_1x_r1[4] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|wdata_valid_1x_r1[4], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|wdata_valid_1x_r2[4]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|wdata_valid_1x_r2[4]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|wdata_valid_1x_r2[4] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|wdata_valid_1x_r2[4], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|dq_oe_2x~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|dq_oe_2x~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|ac_clk_pipe_2x|ams_pipe[0]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|ac_clk_pipe_2x|ams_pipe[0]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|ac_clk_pipe_2x|ams_pipe[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|ac_clk_pipe_2x|ams_pipe[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|ac_clk_pipe_2x|ams_pipe[1]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|ac_clk_pipe_2x|ams_pipe[1]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|ac_clk_pipe_2x|ams_pipe[1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|ac_clk_pipe_2x|ams_pipe[1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|write_clk_pipe|ams_pipe[2]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|write_clk_pipe|ams_pipe[2]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|write_clk_pipe|ams_pipe[2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|write_clk_pipe|ams_pipe[2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|write_clk_pipe|ams_pipe[3]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|write_clk_pipe|ams_pipe[3]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|write_clk_pipe|ams_pipe[3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|write_clk_pipe|ams_pipe[3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|dq_oe_2x[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|dq_oe_2x[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|wdp_wdata_oe_2x_r[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|wdp_wdata_oe_2x_r[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector57~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector57~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|dgwb_wdata[57] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|dgwb_wdata[57], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata[49]~4 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata[49]~4, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r1[49] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r1[49], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r2[49]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r2[49]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r2[49] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r2[49], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector73~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector73~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|dgwb_wdata[25] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|dgwb_wdata[25], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata[17]~5 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata[17]~5, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r1[17] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r1[17], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r2[17] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r2[17], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|wdp_wdata_l_2x~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|wdp_wdata_l_2x~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|wdp_wdata_l_2x[1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|wdp_wdata_l_2x[1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector65~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector65~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|dgwb_wdata[41] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|dgwb_wdata[41], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata[33]~6 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata[33]~6, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r1[33] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r1[33], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r2[33]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r2[33]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r2[33] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r2[33], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector81~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector81~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|dgwb_wdata[9] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|dgwb_wdata[9], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata[1]~7 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata[1]~7, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r1[1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r1[1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r2[1]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r2[1]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r2[1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r2[1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|wdp_wdata_h_2x~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|wdp_wdata_h_2x~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|wdp_wdata_h_2x[1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|wdp_wdata_h_2x[1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[1].dq_ddio_out , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[1].dq_ddio_out, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|wdp_wdata_oe_2x_r[1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|wdp_wdata_oe_2x_r[1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector72~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector72~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|dgwb_wdata[26] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|dgwb_wdata[26], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata[18]~9 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata[18]~9, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r1[18] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r1[18], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r2[18]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r2[18]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r2[18] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r2[18], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector56~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector56~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|dgwb_wdata[58] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|dgwb_wdata[58], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata[50]~8 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata[50]~8, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r1[50] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r1[50], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r2[50]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r2[50]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r2[50] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r2[50], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|wdp_wdata_l_2x~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|wdp_wdata_l_2x~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|wdp_wdata_l_2x[2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|wdp_wdata_l_2x[2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector80~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector80~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|dgwb_wdata[10] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|dgwb_wdata[10], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata[2]~11 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata[2]~11, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r1[2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r1[2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r2[2]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r2[2]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r2[2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r2[2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector64~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector64~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|dgwb_wdata[42] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|dgwb_wdata[42], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata[34]~10 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata[34]~10, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r1[34] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r1[34], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r2[34]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r2[34]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r2[34] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r2[34], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|wdp_wdata_h_2x~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|wdp_wdata_h_2x~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|wdp_wdata_h_2x[2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|wdp_wdata_h_2x[2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[2].dq_ddio_out , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[2].dq_ddio_out, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|wdp_wdata_oe_2x_r[2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|wdp_wdata_oe_2x_r[2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector55~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector55~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|dgwb_wdata[59] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|dgwb_wdata[59], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata[51]~12 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata[51]~12, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r1[51] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r1[51], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r2[51]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r2[51]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r2[51] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r2[51], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector71~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector71~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|dgwb_wdata[27] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|dgwb_wdata[27], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata[19]~13 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata[19]~13, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r1[19] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r1[19], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r2[19] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r2[19], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|wdp_wdata_l_2x~3 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|wdp_wdata_l_2x~3, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|wdp_wdata_l_2x[3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|wdp_wdata_l_2x[3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector63~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector63~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|dgwb_wdata[43] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|dgwb_wdata[43], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata[35]~14 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata[35]~14, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r1[35] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r1[35], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r2[35]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r2[35]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r2[35] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r2[35], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector79~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector79~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|dgwb_wdata[11] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|dgwb_wdata[11], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata[3]~15 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata[3]~15, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r1[3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r1[3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r2[3]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r2[3]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r2[3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r2[3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|wdp_wdata_h_2x~3 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|wdp_wdata_h_2x~3, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|wdp_wdata_h_2x[3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|wdp_wdata_h_2x[3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[3].dq_ddio_out , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[3].dq_ddio_out, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|wdp_wdata_oe_2x_r[3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|wdp_wdata_oe_2x_r[3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|wdata_valid_1x_r[1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|wdata_valid_1x_r[1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|wdata_valid_2x_r1[1]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|wdata_valid_2x_r1[1]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|wdata_valid_2x_r1[1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|wdata_valid_2x_r1[1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|wdata_valid_2x_r2[1]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|wdata_valid_2x_r2[1]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|wdata_valid_2x_r2[1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|wdata_valid_2x_r2[1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|wdata_sel~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|wdata_sel~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|wdata_sel[1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|wdata_sel[1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector70~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector70~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|dgwb_wdata[28] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|dgwb_wdata[28], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata[20]~17 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata[20]~17, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r1[20] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r1[20], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r2[20] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r2[20], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector54~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector54~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|dgwb_wdata[60] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|dgwb_wdata[60], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata[52]~16 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata[52]~16, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r1[52] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r1[52], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r2[52]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r2[52]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r2[52] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r2[52], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|wdp_wdata_l_2x~4 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|wdp_wdata_l_2x~4, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|wdp_wdata_l_2x[4] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|wdp_wdata_l_2x[4], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector78~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector78~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|dgwb_wdata[12] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|dgwb_wdata[12], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata[4]~19 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata[4]~19, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r1[4] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r1[4], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r2[4]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r2[4]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r2[4] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r2[4], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector62~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector62~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|dgwb_wdata[44] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|dgwb_wdata[44], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata[36]~18 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata[36]~18, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r1[36] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r1[36], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r2[36]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r2[36]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r2[36] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r2[36], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|wdp_wdata_h_2x~4 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|wdp_wdata_h_2x~4, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|wdp_wdata_h_2x[4] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|wdp_wdata_h_2x[4], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[4].dq_ddio_out , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[4].dq_ddio_out, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|wdata_valid_1x_r1[5] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|wdata_valid_1x_r1[5], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|wdata_valid_1x_r2[5]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|wdata_valid_1x_r2[5]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|wdata_valid_1x_r2[5] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|wdata_valid_1x_r2[5], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|wdata_valid_1x_r1[1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|wdata_valid_1x_r1[1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|wdata_valid_1x_r2[1]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|wdata_valid_1x_r2[1]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|wdata_valid_1x_r2[1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|wdata_valid_1x_r2[1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|dq_oe_2x~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|dq_oe_2x~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|dq_oe_2x[1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|dq_oe_2x[1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|wdp_wdata_oe_2x_r[4] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|wdp_wdata_oe_2x_r[4], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector69~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector69~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|dgwb_wdata[29] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|dgwb_wdata[29], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata[21]~21 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata[21]~21, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r1[21] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r1[21], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r2[21] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r2[21], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector53~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector53~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|dgwb_wdata[61] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|dgwb_wdata[61], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata[53]~20 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata[53]~20, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r1[53] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r1[53], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r2[53]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r2[53]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r2[53] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r2[53], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|wdp_wdata_l_2x~5 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|wdp_wdata_l_2x~5, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|wdp_wdata_l_2x[5] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|wdp_wdata_l_2x[5], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector77~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector77~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|dgwb_wdata[13] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|dgwb_wdata[13], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata[5]~23 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata[5]~23, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r1[5] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r1[5], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r2[5] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r2[5], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector61~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector61~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|dgwb_wdata[45] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|dgwb_wdata[45], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata[37]~22 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata[37]~22, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r1[37] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r1[37], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r2[37]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r2[37]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r2[37] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r2[37], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|wdp_wdata_h_2x~5 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|wdp_wdata_h_2x~5, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|wdp_wdata_h_2x[5] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|wdp_wdata_h_2x[5], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[5].dq_ddio_out , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[5].dq_ddio_out, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|wdp_wdata_oe_2x_r[5] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|wdp_wdata_oe_2x_r[5], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector68~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector68~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|dgwb_wdata[30] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|dgwb_wdata[30], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata[22]~25 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata[22]~25, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r1[22] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r1[22], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r2[22]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r2[22]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r2[22] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r2[22], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector52~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector52~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|dgwb_wdata[62] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|dgwb_wdata[62], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata[54]~24 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata[54]~24, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r1[54] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r1[54], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r2[54]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r2[54]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r2[54] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r2[54], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|wdp_wdata_l_2x~6 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|wdp_wdata_l_2x~6, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|wdp_wdata_l_2x[6] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|wdp_wdata_l_2x[6], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector76~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector76~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|dgwb_wdata[14] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|dgwb_wdata[14], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata[6]~27 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata[6]~27, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r1[6] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r1[6], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r2[6] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r2[6], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector60~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector60~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|dgwb_wdata[46] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|dgwb_wdata[46], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata[38]~26 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata[38]~26, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r1[38] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r1[38], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r2[38]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r2[38]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r2[38] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r2[38], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|wdp_wdata_h_2x~6 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|wdp_wdata_h_2x~6, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|wdp_wdata_h_2x[6] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|wdp_wdata_h_2x[6], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[6].dq_ddio_out , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[6].dq_ddio_out, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|wdp_wdata_oe_2x_r[6] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|wdp_wdata_oe_2x_r[6], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector67~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector67~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|dgwb_wdata[31] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|dgwb_wdata[31], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata[23]~29 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata[23]~29, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r1[23] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r1[23], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r2[23] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r2[23], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector51~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector51~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|dgwb_wdata[63] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|dgwb_wdata[63], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata[55]~28 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata[55]~28, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r1[55] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r1[55], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r2[55]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r2[55]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r2[55] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r2[55], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|wdp_wdata_l_2x~7 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|wdp_wdata_l_2x~7, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|wdp_wdata_l_2x[7] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|wdp_wdata_l_2x[7], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector75~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector75~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|dgwb_wdata[15] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|dgwb_wdata[15], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata[7]~31 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata[7]~31, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r1[7] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r1[7], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r2[7]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r2[7]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r2[7] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r2[7], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector59~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector59~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|dgwb_wdata[47] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|dgwb_wdata[47], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata[39]~30 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata[39]~30, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r1[39] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r1[39], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r2[39]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r2[39]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r2[39] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r2[39], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|wdp_wdata_h_2x~7 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|wdp_wdata_h_2x~7, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|wdp_wdata_h_2x[7] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|wdp_wdata_h_2x[7], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[7].dq_ddio_out , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[7].dq_ddio_out, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|wdp_wdata_oe_2x_r[7] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|wdp_wdata_oe_2x_r[7], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata[24]~33 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata[24]~33, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r1[24] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r1[24], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r2[24]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r2[24]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r2[24] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r2[24], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata[56]~32 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata[56]~32, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r1[56] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r1[56], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r2[56]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r2[56]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r2[56] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r2[56], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|wdata_valid_1x_r[2]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|wdata_valid_1x_r[2]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|wdata_valid_1x_r[2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|wdata_valid_1x_r[2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|wdata_valid_2x_r1[2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|wdata_valid_2x_r1[2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|wdata_valid_2x_r2[2]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|wdata_valid_2x_r2[2]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|wdata_valid_2x_r2[2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|wdata_valid_2x_r2[2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|wdata_sel~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|wdata_sel~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|wdata_sel[2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|wdata_sel[2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|wdp_wdata_l_2x~8 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|wdp_wdata_l_2x~8, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|wdp_wdata_l_2x[8] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|wdp_wdata_l_2x[8], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata[8]~35 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata[8]~35, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r1[8] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r1[8], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r2[8]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r2[8]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r2[8] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r2[8], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata[40]~34 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata[40]~34, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r1[40] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r1[40], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r2[40] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r2[40], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|wdp_wdata_h_2x~8 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|wdp_wdata_h_2x~8, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|wdp_wdata_h_2x[8] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|wdp_wdata_h_2x[8], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[0].dq_ddio_out , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[0].dq_ddio_out, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|wdata_valid_1x_r1[2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|wdata_valid_1x_r1[2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|wdata_valid_1x_r2[2]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|wdata_valid_1x_r2[2]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|wdata_valid_1x_r2[2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|wdata_valid_1x_r2[2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|wdata_valid_1x_r1[6] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|wdata_valid_1x_r1[6], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|wdata_valid_1x_r2[6] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|wdata_valid_1x_r2[6], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|dq_oe_2x~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|dq_oe_2x~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|dq_oe_2x[2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|dq_oe_2x[2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|wdp_wdata_oe_2x_r[8] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|wdp_wdata_oe_2x_r[8], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata[25]~37 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata[25]~37, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r1[25] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r1[25], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r2[25]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r2[25]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r2[25] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r2[25], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata[57]~36 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata[57]~36, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r1[57] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r1[57], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r2[57]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r2[57]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r2[57] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r2[57], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|wdp_wdata_l_2x~9 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|wdp_wdata_l_2x~9, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|wdp_wdata_l_2x[9] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|wdp_wdata_l_2x[9], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata[41]~38 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata[41]~38, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r1[41] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r1[41], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r2[41]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r2[41]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r2[41] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r2[41], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata[9]~39 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata[9]~39, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r1[9] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r1[9], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r2[9]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r2[9]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r2[9] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r2[9], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|wdp_wdata_h_2x~9 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|wdp_wdata_h_2x~9, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|wdp_wdata_h_2x[9] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|wdp_wdata_h_2x[9], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[1].dq_ddio_out , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[1].dq_ddio_out, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|wdp_wdata_oe_2x_r[9] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|wdp_wdata_oe_2x_r[9], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata[58]~40 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata[58]~40, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r1[58] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r1[58], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r2[58]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r2[58]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r2[58] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r2[58], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata[26]~41 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata[26]~41, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r1[26] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r1[26], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r2[26]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r2[26]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r2[26] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r2[26], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|wdp_wdata_l_2x~10 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|wdp_wdata_l_2x~10, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|wdp_wdata_l_2x[10] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|wdp_wdata_l_2x[10], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata[10]~43 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata[10]~43, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r1[10] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r1[10], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r2[10] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r2[10], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata[42]~42 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata[42]~42, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r1[42] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r1[42], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r2[42] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r2[42], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|wdp_wdata_h_2x~10 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|wdp_wdata_h_2x~10, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|wdp_wdata_h_2x[10] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|wdp_wdata_h_2x[10], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[2].dq_ddio_out , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[2].dq_ddio_out, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|wdp_wdata_oe_2x_r[10] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|wdp_wdata_oe_2x_r[10], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata[59]~44 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata[59]~44, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r1[59] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r1[59], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r2[59]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r2[59]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r2[59] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r2[59], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata[27]~45 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata[27]~45, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r1[27] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r1[27], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r2[27] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r2[27], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|wdp_wdata_l_2x~11 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|wdp_wdata_l_2x~11, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|wdp_wdata_l_2x[11] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|wdp_wdata_l_2x[11], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata[11]~47 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata[11]~47, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r1[11] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r1[11], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r2[11]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r2[11]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r2[11] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r2[11], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata[43]~46 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata[43]~46, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r1[43] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r1[43], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r2[43]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r2[43]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r2[43] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r2[43], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|wdp_wdata_h_2x~11 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|wdp_wdata_h_2x~11, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|wdp_wdata_h_2x[11] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|wdp_wdata_h_2x[11], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[3].dq_ddio_out , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[3].dq_ddio_out, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|wdp_wdata_oe_2x_r[11] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|wdp_wdata_oe_2x_r[11], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata[28]~49 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata[28]~49, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r1[28] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r1[28], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r2[28] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r2[28], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata[60]~48 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata[60]~48, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r1[60] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r1[60], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r2[60]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r2[60]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r2[60] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r2[60], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|wdata_valid_1x_r[3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|wdata_valid_1x_r[3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|wdata_valid_2x_r1[3]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|wdata_valid_2x_r1[3]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|wdata_valid_2x_r1[3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|wdata_valid_2x_r1[3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|wdata_valid_2x_r2[3]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|wdata_valid_2x_r2[3]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|wdata_valid_2x_r2[3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|wdata_valid_2x_r2[3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|wdata_sel~3 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|wdata_sel~3, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|wdata_sel[3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|wdata_sel[3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|wdp_wdata_l_2x~12 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|wdp_wdata_l_2x~12, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|wdp_wdata_l_2x[12] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|wdp_wdata_l_2x[12], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata[12]~51 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata[12]~51, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r1[12] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r1[12], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r2[12] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r2[12], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata[44]~50 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata[44]~50, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r1[44] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r1[44], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r2[44]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r2[44]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r2[44] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r2[44], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|wdp_wdata_h_2x~12 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|wdp_wdata_h_2x~12, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|wdp_wdata_h_2x[12] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|wdp_wdata_h_2x[12], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[4].dq_ddio_out , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[4].dq_ddio_out, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|wdata_valid_1x_r1[3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|wdata_valid_1x_r1[3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|wdata_valid_1x_r2[3]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|wdata_valid_1x_r2[3]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|wdata_valid_1x_r2[3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|wdata_valid_1x_r2[3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|wdata_valid_1x_r1[7] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|wdata_valid_1x_r1[7], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|wdata_valid_1x_r2[7]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|wdata_valid_1x_r2[7]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|wdata_valid_1x_r2[7] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|wdata_valid_1x_r2[7], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|dq_oe_2x~3 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|dq_oe_2x~3, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|dq_oe_2x[3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|dq_oe_2x[3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|wdp_wdata_oe_2x_r[12] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|wdp_wdata_oe_2x_r[12], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata[29]~53 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata[29]~53, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r1[29] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r1[29], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r2[29] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r2[29], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata[61]~52 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata[61]~52, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r1[61] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r1[61], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r2[61]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r2[61]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r2[61] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r2[61], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|wdp_wdata_l_2x~13 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|wdp_wdata_l_2x~13, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|wdp_wdata_l_2x[13] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|wdp_wdata_l_2x[13], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata[45]~54 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata[45]~54, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r1[45] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r1[45], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r2[45]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r2[45]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r2[45] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r2[45], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata[13]~55 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata[13]~55, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r1[13] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r1[13], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r2[13]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r2[13]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r2[13] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r2[13], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|wdp_wdata_h_2x~13 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|wdp_wdata_h_2x~13, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|wdp_wdata_h_2x[13] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|wdp_wdata_h_2x[13], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[5].dq_ddio_out , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[5].dq_ddio_out, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|wdp_wdata_oe_2x_r[13] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|wdp_wdata_oe_2x_r[13], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata[62]~56 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata[62]~56, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r1[62] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r1[62], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r2[62]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r2[62]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r2[62] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r2[62], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata[30]~57 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata[30]~57, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r1[30] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r1[30], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r2[30]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r2[30]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r2[30] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r2[30], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|wdp_wdata_l_2x~14 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|wdp_wdata_l_2x~14, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|wdp_wdata_l_2x[14] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|wdp_wdata_l_2x[14], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata[14]~59 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata[14]~59, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r1[14] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r1[14], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r2[14]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r2[14]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r2[14] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r2[14], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata[46]~58 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata[46]~58, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r1[46] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r1[46], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r2[46]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r2[46]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r2[46] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r2[46], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|wdp_wdata_h_2x~14 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|wdp_wdata_h_2x~14, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|wdp_wdata_h_2x[14] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|wdp_wdata_h_2x[14], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[6].dq_ddio_out , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[6].dq_ddio_out, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|wdp_wdata_oe_2x_r[14] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|wdp_wdata_oe_2x_r[14], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata[63]~60 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata[63]~60, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r1[63] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r1[63], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r2[63]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r2[63]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r2[63] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r2[63], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata[31]~61 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata[31]~61, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r1[31] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r1[31], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r2[31] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r2[31], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|wdp_wdata_l_2x~15 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|wdp_wdata_l_2x~15, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|wdp_wdata_l_2x[15] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|wdp_wdata_l_2x[15], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata[15]~63 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata[15]~63, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r1[15] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r1[15], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r2[15] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r2[15], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata[47]~62 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata[47]~62, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r1[47] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r1[47], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r2[47]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r2[47]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r2[47] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|mem_wdata_r2[47], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|wdp_wdata_h_2x~15 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|wdp_wdata_h_2x~15, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|wdp_wdata_h_2x[15] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|wdp_wdata_h_2x[15], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[7].dq_ddio_out , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[7].dq_ddio_out, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|wdp_wdata_oe_2x_r[15] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|wdp_wdata_oe_2x_r[15], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|clk[1]~clkctrl , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|clk[1]~clkctrl, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|dqs_burst_1x_r[0]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|dqs_burst_1x_r[0]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|dqs_burst_1x_r[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|dqs_burst_1x_r[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|mem_clk_pipe|ams_pipe[0]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|mem_clk_pipe|ams_pipe[0]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|mem_clk_pipe|ams_pipe[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|mem_clk_pipe|ams_pipe[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|mem_clk_pipe|ams_pipe[1]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|mem_clk_pipe|ams_pipe[1]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|mem_clk_pipe|ams_pipe[1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|mem_clk_pipe|ams_pipe[1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|mem_clk_pipe|ams_pipe[2]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|mem_clk_pipe|ams_pipe[2]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|mem_clk_pipe|ams_pipe[2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|mem_clk_pipe|ams_pipe[2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|mem_clk_pipe|ams_pipe[3]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|mem_clk_pipe|ams_pipe[3]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|mem_clk_pipe|ams_pipe[3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|mem_clk_pipe|ams_pipe[3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|mem_clk_pipe|ams_pipe[3]~clkctrl , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|mem_clk_pipe|ams_pipe[3]~clkctrl, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|dqs_burst_2x_r1[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|dqs_burst_2x_r1[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|dqs_burst2_1x_r[0]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|dqs_burst2_1x_r[0]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|dqs_burst2_1x_r[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|dqs_burst2_1x_r[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|dqs_burst2_2x_r1[0]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|dqs_burst2_2x_r1[0]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|dqs_burst2_2x_r1[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|dqs_burst2_2x_r1[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|dqs_burst2_2x_r2[0]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|dqs_burst2_2x_r2[0]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|dqs_burst2_2x_r2[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|dqs_burst2_2x_r2[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|dqs_burst2_2x_r3[0]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|dqs_burst2_2x_r3[0]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|dqs_burst2_2x_r3[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|dqs_burst2_2x_r3[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|dqs_burst_sel~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|dqs_burst_sel~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|dqs_burst_sel[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|dqs_burst_sel[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|dqs_burst_1x_r[2]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|dqs_burst_1x_r[2]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|dqs_burst_1x_r[2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|dqs_burst_1x_r[2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|dqs_burst_2x_r1[2]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|dqs_burst_2x_r1[2]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|dqs_burst_2x_r1[2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|dqs_burst_2x_r1[2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|dqs_burst_2x_r2~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|dqs_burst_2x_r2~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|dqs_burst_2x_r2[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|dqs_burst_2x_r2[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|dqs_burst_2x_r3[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|dqs_burst_2x_r3[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs[0].dqs_ddio_out , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs[0].dqs_ddio_out, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|wdp_wdqs_oe_2x[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|wdp_wdqs_oe_2x[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs[0].dqsoe_ddio_oe , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs[0].dqsoe_ddio_oe, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|dqs_burst_1x_r[1]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|dqs_burst_1x_r[1]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|dqs_burst_1x_r[1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|dqs_burst_1x_r[1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|dqs_burst_2x_r1[1]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|dqs_burst_2x_r1[1]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|dqs_burst_2x_r1[1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|dqs_burst_2x_r1[1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|dqs_burst2_1x_r[1]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|dqs_burst2_1x_r[1]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|dqs_burst2_1x_r[1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|dqs_burst2_1x_r[1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|dqs_burst2_2x_r1[1]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|dqs_burst2_2x_r1[1]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|dqs_burst2_2x_r1[1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|dqs_burst2_2x_r1[1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|dqs_burst2_2x_r2[1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|dqs_burst2_2x_r2[1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|dqs_burst2_2x_r3[1]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|dqs_burst2_2x_r3[1]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|dqs_burst2_2x_r3[1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|dqs_burst2_2x_r3[1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|dqs_burst_sel~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|dqs_burst_sel~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|dqs_burst_sel[1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|dqs_burst_sel[1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|dqs_burst_1x_r[3]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|dqs_burst_1x_r[3]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|dqs_burst_1x_r[3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|dqs_burst_1x_r[3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|dqs_burst_2x_r1[3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|dqs_burst_2x_r1[3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|dqs_burst_2x_r2~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|dqs_burst_2x_r2~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|dqs_burst_2x_r2[1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|dqs_burst_2x_r2[1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|dqs_burst_2x_r3[1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|dqs_burst_2x_r3[1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs[1].dqs_ddio_out , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs[1].dqs_ddio_out, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|wdp_wdqs_oe_2x[1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_wdp_gen.wdp|wdp_wdqs_oe_2x[1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs[1].dqsoe_ddio_oe , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|dpio|dqs[1].dqsoe_ddio_oe, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|DDR_CLK_OUT[0].ddr_clk_out_p|auto_generated|ddio_outa[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|DDR_CLK_OUT[0].ddr_clk_out_p|auto_generated|ddio_outa[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|DDR_CLK_OUT[0].ddr_clk_out_n|auto_generated|ddio_outa[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|clk|DDR_CLK_OUT[0].ddr_clk_out_n|auto_generated|ddio_outa[0], DDR2_control, 1
instance = comp, \u1_sys_ctrl|pll_control_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl , u1_sys_ctrl|pll_control_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl, DDR2_control, 1
instance = comp, \u2_led_controller|cnt[0]~69 , u2_led_controller|cnt[0]~69, DDR2_control, 1
instance = comp, \u2_led_controller|cnt[0] , u2_led_controller|cnt[0], DDR2_control, 1
instance = comp, \u2_led_controller|cnt[1]~23 , u2_led_controller|cnt[1]~23, DDR2_control, 1
instance = comp, \u2_led_controller|cnt[1] , u2_led_controller|cnt[1], DDR2_control, 1
instance = comp, \u2_led_controller|cnt[2]~25 , u2_led_controller|cnt[2]~25, DDR2_control, 1
instance = comp, \u2_led_controller|cnt[2] , u2_led_controller|cnt[2], DDR2_control, 1
instance = comp, \u2_led_controller|cnt[3]~27 , u2_led_controller|cnt[3]~27, DDR2_control, 1
instance = comp, \u2_led_controller|cnt[3] , u2_led_controller|cnt[3], DDR2_control, 1
instance = comp, \u2_led_controller|cnt[4]~29 , u2_led_controller|cnt[4]~29, DDR2_control, 1
instance = comp, \u2_led_controller|cnt[4] , u2_led_controller|cnt[4], DDR2_control, 1
instance = comp, \u2_led_controller|cnt[5]~31 , u2_led_controller|cnt[5]~31, DDR2_control, 1
instance = comp, \u2_led_controller|cnt[5] , u2_led_controller|cnt[5], DDR2_control, 1
instance = comp, \u2_led_controller|cnt[6]~33 , u2_led_controller|cnt[6]~33, DDR2_control, 1
instance = comp, \u2_led_controller|cnt[6] , u2_led_controller|cnt[6], DDR2_control, 1
instance = comp, \u2_led_controller|cnt[7]~35 , u2_led_controller|cnt[7]~35, DDR2_control, 1
instance = comp, \u2_led_controller|cnt[7] , u2_led_controller|cnt[7], DDR2_control, 1
instance = comp, \u2_led_controller|cnt[8]~37 , u2_led_controller|cnt[8]~37, DDR2_control, 1
instance = comp, \u2_led_controller|cnt[8] , u2_led_controller|cnt[8], DDR2_control, 1
instance = comp, \u2_led_controller|cnt[9]~39 , u2_led_controller|cnt[9]~39, DDR2_control, 1
instance = comp, \u2_led_controller|cnt[9] , u2_led_controller|cnt[9], DDR2_control, 1
instance = comp, \u2_led_controller|cnt[10]~41 , u2_led_controller|cnt[10]~41, DDR2_control, 1
instance = comp, \u2_led_controller|cnt[10] , u2_led_controller|cnt[10], DDR2_control, 1
instance = comp, \u2_led_controller|cnt[11]~43 , u2_led_controller|cnt[11]~43, DDR2_control, 1
instance = comp, \u2_led_controller|cnt[11] , u2_led_controller|cnt[11], DDR2_control, 1
instance = comp, \u2_led_controller|cnt[12]~45 , u2_led_controller|cnt[12]~45, DDR2_control, 1
instance = comp, \u2_led_controller|cnt[12] , u2_led_controller|cnt[12], DDR2_control, 1
instance = comp, \u2_led_controller|cnt[13]~47 , u2_led_controller|cnt[13]~47, DDR2_control, 1
instance = comp, \u2_led_controller|cnt[13] , u2_led_controller|cnt[13], DDR2_control, 1
instance = comp, \u2_led_controller|cnt[14]~49 , u2_led_controller|cnt[14]~49, DDR2_control, 1
instance = comp, \u2_led_controller|cnt[14] , u2_led_controller|cnt[14], DDR2_control, 1
instance = comp, \u2_led_controller|cnt[15]~51 , u2_led_controller|cnt[15]~51, DDR2_control, 1
instance = comp, \u2_led_controller|cnt[15] , u2_led_controller|cnt[15], DDR2_control, 1
instance = comp, \u2_led_controller|cnt[16]~53 , u2_led_controller|cnt[16]~53, DDR2_control, 1
instance = comp, \u2_led_controller|cnt[16] , u2_led_controller|cnt[16], DDR2_control, 1
instance = comp, \u2_led_controller|cnt[17]~55 , u2_led_controller|cnt[17]~55, DDR2_control, 1
instance = comp, \u2_led_controller|cnt[17] , u2_led_controller|cnt[17], DDR2_control, 1
instance = comp, \u2_led_controller|cnt[18]~57 , u2_led_controller|cnt[18]~57, DDR2_control, 1
instance = comp, \u2_led_controller|cnt[18] , u2_led_controller|cnt[18], DDR2_control, 1
instance = comp, \u2_led_controller|cnt[19]~59 , u2_led_controller|cnt[19]~59, DDR2_control, 1
instance = comp, \u2_led_controller|cnt[19] , u2_led_controller|cnt[19], DDR2_control, 1
instance = comp, \u2_led_controller|cnt[20]~61 , u2_led_controller|cnt[20]~61, DDR2_control, 1
instance = comp, \u2_led_controller|cnt[20] , u2_led_controller|cnt[20], DDR2_control, 1
instance = comp, \u2_led_controller|cnt[21]~63 , u2_led_controller|cnt[21]~63, DDR2_control, 1
instance = comp, \u2_led_controller|cnt[21] , u2_led_controller|cnt[21], DDR2_control, 1
instance = comp, \u2_led_controller|cnt[22]~65 , u2_led_controller|cnt[22]~65, DDR2_control, 1
instance = comp, \u2_led_controller|cnt[22] , u2_led_controller|cnt[22], DDR2_control, 1
instance = comp, \u2_led_controller|cnt[23]~67 , u2_led_controller|cnt[23]~67, DDR2_control, 1
instance = comp, \u2_led_controller|cnt[23] , u2_led_controller|cnt[23], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|bg_do_precharge_all[1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|bg_do_precharge_all[1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|bg_do_write[1]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|bg_do_write[1]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|bg_do_write[1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|bg_do_write[1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[1].alt_mem_ddrx_addr_cmd_inst|combi_cs_n~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[1].alt_mem_ddrx_addr_cmd_inst|combi_cs_n~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[1].alt_mem_ddrx_addr_cmd_inst|combi_ba[0]~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[1].alt_mem_ddrx_addr_cmd_inst|combi_ba[0]~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[1].alt_mem_ddrx_addr_cmd_inst|combi_ba_r[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[1].alt_mem_ddrx_addr_cmd_inst|combi_ba_r[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|ba[0].ba_struct|ac_l~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|ba[0].ba_struct|ac_l~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|WideOr62 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|WideOr62, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector404~7 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector404~7, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|WideOr43 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|WideOr43, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~22 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~22, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector396~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector396~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~106 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~106, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector405~3 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector405~3, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector405~8 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector405~8, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|WideOr24 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|WideOr24, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector404~4 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector404~4, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~19 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~19, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector405~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector405~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~18 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~18, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~20 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~20, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~21 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~21, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~23 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~23, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd[1].ba[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd[1].ba[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_ac_ba~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_ac_ba~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_ac_ba~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_ac_ba~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_ac_ba[2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_ac_ba[2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|seq_ac_sel , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|seq_ac_sel, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|ba[0].ba_struct|ac_l , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|ba[0].ba_struct|ac_l, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|ba[0].ba_struct|ac_l_r~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|ba[0].ba_struct|ac_l_r~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|ba[0].ba_struct|ac_l_r , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|ba[0].ba_struct|ac_l_r, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|ba[0].ba_struct|ac_l_2r~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|ba[0].ba_struct|ac_l_2r~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|ba[0].ba_struct|ac_l_2r , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|ba[0].ba_struct|ac_l_2r, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|count_addr[0]~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|count_addr[0]~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|count_addr[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|count_addr[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|count_addr_2x[7]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|count_addr_2x[7]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|count_addr_2x[7] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|count_addr_2x[7], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|count_addr_2x_r[6]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|count_addr_2x_r[6]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|count_addr_2x_r[6] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|count_addr_2x_r[6], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|period_sel_addr~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|period_sel_addr~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|period_sel_addr[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|period_sel_addr[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|arb_to_bank[0]~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|arb_to_bank[0]~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|arb_to_bank[0]~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|arb_to_bank[0]~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|arb_to_bank[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|arb_to_bank[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|bg_to_bank[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|bg_to_bank[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|WideOr3~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|WideOr3~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|WideOr3~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|WideOr3~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|WideOr3 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|WideOr3, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|bg_do_precharge[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|bg_do_precharge[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|WideOr2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|WideOr2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|bg_do_activate[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|bg_do_activate[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[0].alt_mem_ddrx_addr_cmd_inst|combi_cs_n[0]~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[0].alt_mem_ddrx_addr_cmd_inst|combi_cs_n[0]~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[0].alt_mem_ddrx_addr_cmd_inst|combi_ba[0]~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[0].alt_mem_ddrx_addr_cmd_inst|combi_ba[0]~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[0].alt_mem_ddrx_addr_cmd_inst|combi_ba_r[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[0].alt_mem_ddrx_addr_cmd_inst|combi_ba_r[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|ba[0].ba_struct|ac_h~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|ba[0].ba_struct|ac_h~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|ba[0].ba_struct|ac_h~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|ba[0].ba_struct|ac_h~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector407~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector407~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector405~4 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector405~4, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector404~5 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector404~5, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~24 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~24, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector406~3 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector406~3, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector406~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector406~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector405~6 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector405~6, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector405~5 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector405~5, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~25 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~25, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~26 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~26, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd[0].ba[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd[0].ba[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_ac_ba~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_ac_ba~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_ac_ba[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_ac_ba[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|ba[0].ba_struct|ac_h , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|ba[0].ba_struct|ac_h, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|ba[0].ba_struct|ac_h_r~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|ba[0].ba_struct|ac_h_r~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|ba[0].ba_struct|ac_h_r , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|ba[0].ba_struct|ac_h_r, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|ba[0].ba_struct|ac_h_2r~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|ba[0].ba_struct|ac_h_2r~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|ba[0].ba_struct|ac_h_2r , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|ba[0].ba_struct|ac_h_2r, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|ba[0].ba_struct|ac_2x_r~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|ba[0].ba_struct|ac_2x_r~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|ba[0].ba_struct|ac_2x_r~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|ba[0].ba_struct|ac_2x_r~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|ba[0].ba_struct|ac_1t , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|ba[0].ba_struct|ac_1t, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|Selector33~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|Selector33~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|ac_nt[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|ac_nt[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_ac_add_1t_ac_lat_internal~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_ac_add_1t_ac_lat_internal~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_ac_add_1t_ac_lat_internal , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_ac_add_1t_ac_lat_internal, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|ba[0].ba_struct|ac_2x_r , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|ba[0].ba_struct|ac_2x_r, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|ba[0].ba_struct|ac_2x_2r~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|ba[0].ba_struct|ac_2x_2r~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|ba[0].ba_struct|ac_2x_2r , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|ba[0].ba_struct|ac_2x_2r, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|ba[0].ba_struct|half_rate.addr_pin|auto_generated|ddio_outa[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|ba[0].ba_struct|half_rate.addr_pin|auto_generated|ddio_outa[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|WideOr2~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|WideOr2~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector392~4 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector392~4, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~27 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~27, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~28 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~28, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd[1].ba[1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd[1].ba[1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~29 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~29, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~31 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~31, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector404~6 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector404~6, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~32 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~32, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~33 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~33, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd[0].ba[1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd[0].ba[1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_ac_ba~4 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_ac_ba~4, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_ac_ba[1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_ac_ba[1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|ba[1].ba_struct|ac_h~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|ba[1].ba_struct|ac_h~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|ba[1].ba_struct|ac_h , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|ba[1].ba_struct|ac_h, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|ba[1].ba_struct|ac_h_r~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|ba[1].ba_struct|ac_h_r~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|ba[1].ba_struct|ac_h_r , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|ba[1].ba_struct|ac_h_r, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|ba[1].ba_struct|ac_h_2r~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|ba[1].ba_struct|ac_h_2r~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|ba[1].ba_struct|ac_h_2r , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|ba[1].ba_struct|ac_h_2r, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_ac_ba~3 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_ac_ba~3, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_ac_ba[3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_ac_ba[3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|ba[1].ba_struct|ac_l~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|ba[1].ba_struct|ac_l~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|ba[1].ba_struct|ac_l , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|ba[1].ba_struct|ac_l, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|ba[1].ba_struct|ac_l_r~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|ba[1].ba_struct|ac_l_r~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|ba[1].ba_struct|ac_l_r , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|ba[1].ba_struct|ac_l_r, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|ba[1].ba_struct|ac_l_2r~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|ba[1].ba_struct|ac_l_2r~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|ba[1].ba_struct|ac_l_2r , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|ba[1].ba_struct|ac_l_2r, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|ba[1].ba_struct|ac_2x_r~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|ba[1].ba_struct|ac_2x_r~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|ba[1].ba_struct|ac_2x_r~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|ba[1].ba_struct|ac_2x_r~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|ba[1].ba_struct|ac_1t , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|ba[1].ba_struct|ac_1t, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|ba[1].ba_struct|ac_2x_r , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|ba[1].ba_struct|ac_2x_r, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|ba[1].ba_struct|ac_2x_2r~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|ba[1].ba_struct|ac_2x_2r~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|ba[1].ba_struct|ac_2x_2r , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|ba[1].ba_struct|ac_2x_2r, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|ba[1].ba_struct|half_rate.addr_pin|auto_generated|ddio_outa[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|ba[1].ba_struct|half_rate.addr_pin|auto_generated|ddio_outa[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~34 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~34, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~35 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~35, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd[1].addr[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd[1].addr[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_ac_addr~8 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_ac_addr~8, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_ac_addr[13] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_ac_addr[13], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[0].addr_struct|ac_l~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[0].addr_struct|ac_l~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[0].addr_struct|ac_l , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[0].addr_struct|ac_l, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[0].addr_struct|ac_l_r~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[0].addr_struct|ac_l_r~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[0].addr_struct|ac_l_r , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[0].addr_struct|ac_l_r, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[0].addr_struct|ac_l_2r~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[0].addr_struct|ac_l_2r~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[0].addr_struct|ac_l_2r , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[0].addr_struct|ac_l_2r, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[0].alt_mem_ddrx_addr_cmd_inst|combi_addr[0]~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[0].alt_mem_ddrx_addr_cmd_inst|combi_addr[0]~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[0].alt_mem_ddrx_addr_cmd_inst|combi_addr_r[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[0].alt_mem_ddrx_addr_cmd_inst|combi_addr_r[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[0].addr_struct|ac_h~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[0].addr_struct|ac_h~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[0].addr_struct|ac_h~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[0].addr_struct|ac_h~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~36 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~36, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector402~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector402~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector402~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector402~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector402~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector402~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~37 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~37, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd[0].addr[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd[0].addr[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_ac_addr~9 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_ac_addr~9, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_ac_addr[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_ac_addr[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[0].addr_struct|ac_h , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[0].addr_struct|ac_h, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[0].addr_struct|ac_h_r~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[0].addr_struct|ac_h_r~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[0].addr_struct|ac_h_r , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[0].addr_struct|ac_h_r, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[0].addr_struct|ac_h_2r~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[0].addr_struct|ac_h_2r~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[0].addr_struct|ac_h_2r , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[0].addr_struct|ac_h_2r, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[0].addr_struct|ac_2x~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[0].addr_struct|ac_2x~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[0].addr_struct|ac_1t , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[0].addr_struct|ac_1t, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[0].addr_struct|ac_2x_r~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[0].addr_struct|ac_2x_r~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[0].addr_struct|ac_2x_r , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[0].addr_struct|ac_2x_r, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[0].addr_struct|ac_2x_2r , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[0].addr_struct|ac_2x_2r, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[0].addr_struct|half_rate.addr_pin|auto_generated|ddio_outa[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[0].addr_struct|half_rate.addr_pin|auto_generated|ddio_outa[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~38 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~38, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~39 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~39, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~40 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~40, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd[1].addr[1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd[1].addr[1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~41 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~41, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~42 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~42, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~43 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~43, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~44 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~44, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd[0].addr[1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd[0].addr[1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_ac_addr~11 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_ac_addr~11, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_ac_addr[1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_ac_addr[1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[1].addr_struct|ac_h~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[1].addr_struct|ac_h~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[1].addr_struct|ac_h , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[1].addr_struct|ac_h, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[1].addr_struct|ac_h_r~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[1].addr_struct|ac_h_r~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[1].addr_struct|ac_h_r , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[1].addr_struct|ac_h_r, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[1].addr_struct|ac_h_2r , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[1].addr_struct|ac_h_2r, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_ac_addr~10 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_ac_addr~10, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_ac_addr[14] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_ac_addr[14], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[1].addr_struct|ac_l~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[1].addr_struct|ac_l~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[1].addr_struct|ac_l , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[1].addr_struct|ac_l, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[1].addr_struct|ac_l_r~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[1].addr_struct|ac_l_r~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[1].addr_struct|ac_l_r , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[1].addr_struct|ac_l_r, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[1].addr_struct|ac_l_2r , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[1].addr_struct|ac_l_2r, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[1].addr_struct|ac_2x~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[1].addr_struct|ac_2x~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[1].addr_struct|ac_1t , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[1].addr_struct|ac_1t, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[1].addr_struct|ac_2x_r~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[1].addr_struct|ac_2x_r~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[1].addr_struct|ac_2x_r , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[1].addr_struct|ac_2x_r, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[1].addr_struct|ac_2x_2r , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[1].addr_struct|ac_2x_2r, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[1].addr_struct|half_rate.addr_pin|auto_generated|ddio_outa[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[1].addr_struct|half_rate.addr_pin|auto_generated|ddio_outa[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[2].addr_struct|ac_h~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[2].addr_struct|ac_h~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|WideOr37~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|WideOr37~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector400~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector400~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~45 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~45, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~46 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~46, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd[1].addr[2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd[1].addr[2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector400~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector400~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~48 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~48, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~47 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~47, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~49 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~49, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd[0].addr[2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd[0].addr[2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector154~4 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector154~4, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|ac_block:btp_addr_array[0][4]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\ac_block:btp_addr_array[0][4]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|ac_block:btp_addr_array[0][4] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\ac_block:btp_addr_array[0][4], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector154~5 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector154~5, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector154~7 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector154~7, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector152~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector152~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector151~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector151~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector151~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector151~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_addr_cmd[0].addr[0]~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_addr_cmd[0].addr[0]~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector154~6 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector154~6, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_addr_cmd[0].addr[2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_addr_cmd[0].addr[2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|process_4~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|process_4~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_ac_addr[2]~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_ac_addr[2]~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Equal1~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Equal1~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Equal1~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Equal1~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector26~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector26~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Equal0~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Equal0~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector26~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector26~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector26~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector26~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|sig_addr_cmd[0].addr[3]~6 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|sig_addr_cmd[0].addr[3]~6, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|sig_addr_cmd[0].addr[3]~5 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|sig_addr_cmd[0].addr[3]~5, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|sig_addr_cmd[0].addr[3]~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|sig_addr_cmd[0].addr[3]~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|sig_addr_cmd[0].addr[3]~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|sig_addr_cmd[0].addr[3]~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|sig_addr_cmd[0].addr[3]~3 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|sig_addr_cmd[0].addr[3]~3, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|sig_addr_cmd[0].addr[3]~4 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|sig_addr_cmd[0].addr[3]~4, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|sig_addr_cmd[0].addr[3]~7 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|sig_addr_cmd[0].addr[3]~7, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|sig_addr_cmd[0].addr[2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|sig_addr_cmd[0].addr[2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|process_4~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|process_4~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_ac_addr[2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_ac_addr[2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[2].addr_struct|ac_h , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[2].addr_struct|ac_h, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[2].addr_struct|ac_h_r~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[2].addr_struct|ac_h_r~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[2].addr_struct|ac_h_r , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[2].addr_struct|ac_h_r, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[2].addr_struct|ac_h_2r~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[2].addr_struct|ac_h_2r~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[2].addr_struct|ac_h_2r , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[2].addr_struct|ac_h_2r, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|modified_to_col~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|modified_to_col~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|bg_to_col[12] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|bg_to_col[12], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[1].alt_mem_ddrx_addr_cmd_inst|combi_addr[2]~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[1].alt_mem_ddrx_addr_cmd_inst|combi_addr[2]~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[1].alt_mem_ddrx_addr_cmd_inst|combi_addr_r[2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[1].alt_mem_ddrx_addr_cmd_inst|combi_addr_r[2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[2].addr_struct|ac_l~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[2].addr_struct|ac_l~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_ac_addr[15]~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_ac_addr[15]~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_ac_addr[15] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_ac_addr[15], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[2].addr_struct|ac_l , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[2].addr_struct|ac_l, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[2].addr_struct|ac_l_r~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[2].addr_struct|ac_l_r~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[2].addr_struct|ac_l_r , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[2].addr_struct|ac_l_r, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[2].addr_struct|ac_l_2r~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[2].addr_struct|ac_l_2r~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[2].addr_struct|ac_l_2r , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[2].addr_struct|ac_l_2r, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[2].addr_struct|ac_2x~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[2].addr_struct|ac_2x~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[2].addr_struct|ac_1t , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[2].addr_struct|ac_1t, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[2].addr_struct|ac_2x_r~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[2].addr_struct|ac_2x_r~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[2].addr_struct|ac_2x_r , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[2].addr_struct|ac_2x_r, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[2].addr_struct|ac_2x_2r~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[2].addr_struct|ac_2x_2r~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[2].addr_struct|ac_2x_2r , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[2].addr_struct|ac_2x_2r, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[2].addr_struct|half_rate.addr_pin|auto_generated|ddio_outa[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[2].addr_struct|half_rate.addr_pin|auto_generated|ddio_outa[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|dgrb_ctrl~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|dgrb_ctrl~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|dgrb_ctrl.command_result[6] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|dgrb_ctrl.command_result[6], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|Selector3~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|Selector3~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|curr_ctrl.command_result[6] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|curr_ctrl.command_result[6], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|mtp_almt:dvw_size_a0[0]~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|\mtp_almt:dvw_size_a0[0]~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|mtp_almt:dvw_size_a0[6] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|\mtp_almt:dvw_size_a0[6], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|mtp_almt:dvw_size_a1[6]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|\mtp_almt:dvw_size_a1[6]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|mtp_almt:dvw_size_a1[0]~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|\mtp_almt:dvw_size_a1[0]~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|mtp_almt:dvw_size_a1[6] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|\mtp_almt:dvw_size_a1[6], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|dgrb_ctrl~3 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|dgrb_ctrl~3, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|dgrb_ctrl.command_result[5] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|dgrb_ctrl.command_result[5], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|Selector4~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|Selector4~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|curr_ctrl.command_result[5] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|curr_ctrl.command_result[5], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|mtp_almt:dvw_size_a1[5] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|\mtp_almt:dvw_size_a1[5], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|mtp_almt:dvw_size_a0[5] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|\mtp_almt:dvw_size_a0[5], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector129~3 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector129~3, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_trk_result[4] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_trk_result[4], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|dgrb_ctrl~4 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|dgrb_ctrl~4, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|dgrb_ctrl~5 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|dgrb_ctrl~5, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|dgrb_ctrl.command_result[4] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|dgrb_ctrl.command_result[4], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|Selector5~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|Selector5~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|curr_ctrl.command_result[4] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|curr_ctrl.command_result[4], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|mtp_almt:dvw_size_a0[4] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|\mtp_almt:dvw_size_a0[4], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|mtp_almt:dvw_size_a1[4] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|\mtp_almt:dvw_size_a1[4], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|dgrb_ctrl.command_result[3]~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|dgrb_ctrl.command_result[3]~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cmd_result[3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cmd_result[3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|dgrb_ctrl.command_result[3]~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|dgrb_ctrl.command_result[3]~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|dgrb_ctrl~6 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|dgrb_ctrl~6, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|dgrb_ctrl~7 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|dgrb_ctrl~7, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|dgrb_ctrl.command_result[3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|dgrb_ctrl.command_result[3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|Selector6~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|Selector6~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|curr_ctrl.command_result[3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|curr_ctrl.command_result[3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|mtp_almt:dvw_size_a1[3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|\mtp_almt:dvw_size_a1[3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|mtp_almt:dvw_size_a0[3]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|\mtp_almt:dvw_size_a0[3]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|mtp_almt:dvw_size_a0[3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|\mtp_almt:dvw_size_a0[3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_trk_result[2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_trk_result[2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_rsc_result[2]~3 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_rsc_result[2]~3, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_rsc_result[2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_rsc_result[2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector32~4 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector32~4, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cmd_result[2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cmd_result[2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|dgrb_ctrl~8 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|dgrb_ctrl~8, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|dgrb_ctrl~9 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|dgrb_ctrl~9, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|dgrb_ctrl.command_result[2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|dgrb_ctrl.command_result[2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|Selector7~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|Selector7~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|curr_ctrl.command_result[2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|curr_ctrl.command_result[2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|mtp_almt:dvw_size_a0[2]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|\mtp_almt:dvw_size_a0[2]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|mtp_almt:dvw_size_a0[2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|\mtp_almt:dvw_size_a0[2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|mtp_almt:dvw_size_a1[2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|\mtp_almt:dvw_size_a1[2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~56 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~56, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~54 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~54, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~57 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~57, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.status.no_valid_phases , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.status.no_valid_phases, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector131~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector131~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_trk_result[1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_trk_result[1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~53 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~53, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~55 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~55, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.status.no_invalid_phases , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.status.no_invalid_phases, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_rsc_result~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_rsc_result~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_rsc_result[1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_rsc_result[1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|dgrb_ctrl~10 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|dgrb_ctrl~10, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|dgrb_ctrl~11 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|dgrb_ctrl~11, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|dgrb_ctrl.command_result[1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|dgrb_ctrl.command_result[1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|Selector8~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|Selector8~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|curr_ctrl.command_result[1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|curr_ctrl.command_result[1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|mtp_almt:dvw_size_a0[1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|\mtp_almt:dvw_size_a0[1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|mtp_almt:dvw_size_a1[1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|\mtp_almt:dvw_size_a1[1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~58 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~58, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~173 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|v_cdvw_state~173, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.status.multiple_equal_windows , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_cdvw_state.status.multiple_equal_windows, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_rsc_result~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_rsc_result~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_rsc_result[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_rsc_result[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|dgrb_ctrl~12 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|dgrb_ctrl~12, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_trk_result~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_trk_result~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_trk_result[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_trk_result[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|dgrb_ctrl~13 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|dgrb_ctrl~13, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|dgrb_ctrl.command_result[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|dgrb_ctrl.command_result[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|Selector9~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|Selector9~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|curr_ctrl.command_result[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|curr_ctrl.command_result[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|mtp_almt:dvw_size_a0[0]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|\mtp_almt:dvw_size_a0[0]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|mtp_almt:dvw_size_a0[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|\mtp_almt:dvw_size_a0[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|mtp_almt:dvw_size_a1[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|\mtp_almt:dvw_size_a1[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|LessThan0~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|LessThan0~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|LessThan0~3 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|LessThan0~3, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|LessThan0~5 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|LessThan0~5, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|LessThan0~7 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|LessThan0~7, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|LessThan0~9 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|LessThan0~9, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|LessThan0~11 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|LessThan0~11, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|LessThan0~12 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|LessThan0~12, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|mtp_correct_almt , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|mtp_correct_almt, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|ctrl_op_rec.command_op.mtp_almt~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|ctrl_op_rec.command_op.mtp_almt~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|ctrl_op_rec.command_op.mtp_almt~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|ctrl|ctrl_op_rec.command_op.mtp_almt~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|ctrl_dgrb_r.command_op.mtp_almt , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|ctrl_dgrb_r.command_op.mtp_almt, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|current_mtp_almt , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|current_mtp_almt, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector153~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector153~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_addr_cmd~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_addr_cmd~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|ac_block:btp_addr_array[0][3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|\ac_block:btp_addr_array[0][3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector154~8 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector154~8, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector153~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector153~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector153~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector153~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector153~3 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector153~3, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_addr_cmd[0].addr[3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_addr_cmd[0].addr[3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_ac_addr[3]~3 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_ac_addr[3]~3, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector25~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector25~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|sig_addr_cmd[0].addr[3]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|sig_addr_cmd[0].addr[3]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|sig_addr_cmd[0].addr[3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|sig_addr_cmd[0].addr[3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_ac_addr[3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_ac_addr[3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[3].addr_struct|ac_h~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[3].addr_struct|ac_h~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[3].addr_struct|ac_h , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[3].addr_struct|ac_h, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[3].addr_struct|ac_h_r~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[3].addr_struct|ac_h_r~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[3].addr_struct|ac_h_r , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[3].addr_struct|ac_h_r, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[3].addr_struct|ac_h_2r~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[3].addr_struct|ac_h_2r~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[3].addr_struct|ac_h_2r , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[3].addr_struct|ac_h_2r, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|cmd_gen_inst|split_col_addr[3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|cmd_gen_inst|split_col_addr[3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col[1][3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col[1][3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col[0][3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col[0][3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|arb_to_col[3]~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|arb_to_col[3]~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col[2][3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col[2][3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col[3][3]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col[3][3]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col[3][3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col[3][3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|arb_to_col[3]~3 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|arb_to_col[3]~3, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|arb_to_col[3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|arb_to_col[3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|bg_to_col[13] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|bg_to_col[13], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[1].alt_mem_ddrx_addr_cmd_inst|combi_addr[3]~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[1].alt_mem_ddrx_addr_cmd_inst|combi_addr[3]~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[1].alt_mem_ddrx_addr_cmd_inst|combi_addr_r[3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[1].alt_mem_ddrx_addr_cmd_inst|combi_addr_r[3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[3].addr_struct|ac_l~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[3].addr_struct|ac_l~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_ac_addr[16]~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_ac_addr[16]~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_ac_addr[16] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_ac_addr[16], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[3].addr_struct|ac_l , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[3].addr_struct|ac_l, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[3].addr_struct|ac_l_r~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[3].addr_struct|ac_l_r~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[3].addr_struct|ac_l_r , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[3].addr_struct|ac_l_r, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[3].addr_struct|ac_l_2r~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[3].addr_struct|ac_l_2r~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[3].addr_struct|ac_l_2r , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[3].addr_struct|ac_l_2r, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[3].addr_struct|ac_2x~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[3].addr_struct|ac_2x~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[3].addr_struct|ac_1t , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[3].addr_struct|ac_1t, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[3].addr_struct|ac_2x_r~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[3].addr_struct|ac_2x_r~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[3].addr_struct|ac_2x_r , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[3].addr_struct|ac_2x_r, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[3].addr_struct|ac_2x_2r~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[3].addr_struct|ac_2x_2r~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[3].addr_struct|ac_2x_2r , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[3].addr_struct|ac_2x_2r, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[3].addr_struct|half_rate.addr_pin|auto_generated|ddio_outa[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[3].addr_struct|half_rate.addr_pin|auto_generated|ddio_outa[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|cmd_gen_inst|split_col_addr[4]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|cmd_gen_inst|split_col_addr[4]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|cmd_gen_inst|split_col_addr[4] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|cmd_gen_inst|split_col_addr[4], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col[1][4] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col[1][4], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col[0][4] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col[0][4], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|arb_to_col[4]~4 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|arb_to_col[4]~4, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col[2][4] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col[2][4], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col[3][4] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col[3][4], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|arb_to_col[4]~5 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|arb_to_col[4]~5, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|arb_to_col[4] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|arb_to_col[4], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|bg_to_col[14] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|bg_to_col[14], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[1].alt_mem_ddrx_addr_cmd_inst|combi_addr[4]~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[1].alt_mem_ddrx_addr_cmd_inst|combi_addr[4]~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[1].alt_mem_ddrx_addr_cmd_inst|combi_addr_r[4] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[1].alt_mem_ddrx_addr_cmd_inst|combi_addr_r[4], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[4].addr_struct|ac_l~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[4].addr_struct|ac_l~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector152~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector152~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector152~3 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector152~3, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector152~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector152~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector152~4 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector152~4, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector152~5 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector152~5, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector152~6 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector152~6, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_addr_cmd[0].addr[4] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_addr_cmd[0].addr[4], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_ac_addr[17]~4 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_ac_addr[17]~4, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector24~3 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector24~3, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector24~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector24~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|sig_addr_cmd[0].addr[4]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|sig_addr_cmd[0].addr[4]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|sig_addr_cmd[0].addr[4] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|sig_addr_cmd[0].addr[4], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_ac_addr[17] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_ac_addr[17], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[4].addr_struct|ac_l , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[4].addr_struct|ac_l, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[4].addr_struct|ac_l_r~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[4].addr_struct|ac_l_r~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[4].addr_struct|ac_l_r , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[4].addr_struct|ac_l_r, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[4].addr_struct|ac_l_2r , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[4].addr_struct|ac_l_2r, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[4].addr_struct|ac_h~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[4].addr_struct|ac_h~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_ac_addr[4]~5 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_ac_addr[4]~5, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_ac_addr[4] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_ac_addr[4], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[4].addr_struct|ac_h , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[4].addr_struct|ac_h, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[4].addr_struct|ac_h_r~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[4].addr_struct|ac_h_r~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[4].addr_struct|ac_h_r , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[4].addr_struct|ac_h_r, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[4].addr_struct|ac_h_2r~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[4].addr_struct|ac_h_2r~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[4].addr_struct|ac_h_2r , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[4].addr_struct|ac_h_2r, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[4].addr_struct|ac_2x~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[4].addr_struct|ac_2x~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[4].addr_struct|ac_1t , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[4].addr_struct|ac_1t, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[4].addr_struct|ac_2x_r~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[4].addr_struct|ac_2x_r~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[4].addr_struct|ac_2x_r , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[4].addr_struct|ac_2x_r, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[4].addr_struct|ac_2x_2r~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[4].addr_struct|ac_2x_2r~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[4].addr_struct|ac_2x_2r , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[4].addr_struct|ac_2x_2r, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[4].addr_struct|half_rate.addr_pin|auto_generated|ddio_outa[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[4].addr_struct|half_rate.addr_pin|auto_generated|ddio_outa[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|cmd_gen_inst|split_col_addr[5] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|cmd_gen_inst|split_col_addr[5], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col[2][5] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col[2][5], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col[3][5] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col[3][5], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|arb_to_col[5]~7 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|arb_to_col[5]~7, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col[0][5] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col[0][5], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col[1][5] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col[1][5], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|arb_to_col[5]~6 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|arb_to_col[5]~6, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|arb_to_col[5] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|arb_to_col[5], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|bg_to_col[15] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|bg_to_col[15], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[1].alt_mem_ddrx_addr_cmd_inst|combi_addr[5]~3 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[1].alt_mem_ddrx_addr_cmd_inst|combi_addr[5]~3, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[1].alt_mem_ddrx_addr_cmd_inst|combi_addr_r[5] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[1].alt_mem_ddrx_addr_cmd_inst|combi_addr_r[5], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[5].addr_struct|ac_l~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[5].addr_struct|ac_l~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector189~4 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector189~4, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector151~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector151~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector151~3 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector151~3, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_addr_cmd[0].addr[5] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_addr_cmd[0].addr[5], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_ac_addr[18]~6 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_ac_addr[18]~6, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector23~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector23~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|sig_addr_cmd[0].addr[5] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|sig_addr_cmd[0].addr[5], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_ac_addr[18] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_ac_addr[18], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[5].addr_struct|ac_l , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[5].addr_struct|ac_l, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[5].addr_struct|ac_l_r~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[5].addr_struct|ac_l_r~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[5].addr_struct|ac_l_r , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[5].addr_struct|ac_l_r, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[5].addr_struct|ac_l_2r~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[5].addr_struct|ac_l_2r~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[5].addr_struct|ac_l_2r , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[5].addr_struct|ac_l_2r, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_ac_addr[5]~7 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_ac_addr[5]~7, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_ac_addr[5] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_ac_addr[5], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[5].addr_struct|ac_h~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[5].addr_struct|ac_h~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[5].addr_struct|ac_h , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[5].addr_struct|ac_h, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[5].addr_struct|ac_h_r~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[5].addr_struct|ac_h_r~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[5].addr_struct|ac_h_r , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[5].addr_struct|ac_h_r, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[5].addr_struct|ac_h_2r~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[5].addr_struct|ac_h_2r~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[5].addr_struct|ac_h_2r , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[5].addr_struct|ac_h_2r, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[5].addr_struct|ac_2x~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[5].addr_struct|ac_2x~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[5].addr_struct|ac_1t , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[5].addr_struct|ac_1t, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[5].addr_struct|ac_2x_r~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[5].addr_struct|ac_2x_r~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[5].addr_struct|ac_2x_r , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[5].addr_struct|ac_2x_r, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[5].addr_struct|ac_2x_2r , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[5].addr_struct|ac_2x_2r, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[5].addr_struct|half_rate.addr_pin|auto_generated|ddio_outa[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[5].addr_struct|half_rate.addr_pin|auto_generated|ddio_outa[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|cmd_gen_inst|split_col_addr[6] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|cmd_gen_inst|split_col_addr[6], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col[2][6] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col[2][6], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col[3][6] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col[3][6], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|arb_to_col[6]~9 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|arb_to_col[6]~9, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col[1][6] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col[1][6], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col[0][6] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col[0][6], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|arb_to_col[6]~8 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|arb_to_col[6]~8, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|arb_to_col[6] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|arb_to_col[6], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|bg_to_col[16] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|bg_to_col[16], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[1].alt_mem_ddrx_addr_cmd_inst|combi_addr[6]~4 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[1].alt_mem_ddrx_addr_cmd_inst|combi_addr[6]~4, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[1].alt_mem_ddrx_addr_cmd_inst|combi_addr_r[6] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[1].alt_mem_ddrx_addr_cmd_inst|combi_addr_r[6], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[6].addr_struct|ac_l~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[6].addr_struct|ac_l~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector406~4 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector406~4, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector396~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector396~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~50 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~50, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~51 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~51, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~52 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~52, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd[1].addr[6] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd[1].addr[6], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_ac_addr~12 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_ac_addr~12, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_ac_addr[19] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_ac_addr[19], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[6].addr_struct|ac_l , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[6].addr_struct|ac_l, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[6].addr_struct|ac_l_r~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[6].addr_struct|ac_l_r~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[6].addr_struct|ac_l_r , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[6].addr_struct|ac_l_r, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[6].addr_struct|ac_l_2r~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[6].addr_struct|ac_l_2r~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[6].addr_struct|ac_l_2r , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[6].addr_struct|ac_l_2r, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[6].addr_struct|ac_h~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[6].addr_struct|ac_h~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector392~11 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector392~11, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector396~6 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector396~6, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~53 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~53, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector396~4 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector396~4, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector396~3 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector396~3, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector396~5 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector396~5, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector396~7 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector396~7, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector405~7 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector405~7, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector396~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector396~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~54 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~54, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd[0].addr[6] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd[0].addr[6], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_ac_addr~13 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_ac_addr~13, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_ac_addr[6] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_ac_addr[6], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[6].addr_struct|ac_h , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[6].addr_struct|ac_h, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[6].addr_struct|ac_h_r~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[6].addr_struct|ac_h_r~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[6].addr_struct|ac_h_r , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[6].addr_struct|ac_h_r, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[6].addr_struct|ac_h_2r~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[6].addr_struct|ac_h_2r~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[6].addr_struct|ac_h_2r , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[6].addr_struct|ac_h_2r, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[6].addr_struct|ac_2x~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[6].addr_struct|ac_2x~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[6].addr_struct|ac_1t , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[6].addr_struct|ac_1t, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[6].addr_struct|ac_2x_r~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[6].addr_struct|ac_2x_r~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[6].addr_struct|ac_2x_r , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[6].addr_struct|ac_2x_r, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[6].addr_struct|ac_2x_2r , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[6].addr_struct|ac_2x_2r, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[6].addr_struct|half_rate.addr_pin|auto_generated|ddio_outa[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[6].addr_struct|half_rate.addr_pin|auto_generated|ddio_outa[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~55 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~55, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~56 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~56, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd[1].addr[7] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd[1].addr[7], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~57 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~57, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector395~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector395~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector395~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector395~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector395~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector395~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~58 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~58, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd[0].addr[7] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd[0].addr[7], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_ac_addr~15 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_ac_addr~15, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_ac_addr[7] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_ac_addr[7], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[7].addr_struct|ac_h~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[7].addr_struct|ac_h~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[7].addr_struct|ac_h , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[7].addr_struct|ac_h, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[7].addr_struct|ac_h_r~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[7].addr_struct|ac_h_r~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[7].addr_struct|ac_h_r , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[7].addr_struct|ac_h_r, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[7].addr_struct|ac_h_2r~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[7].addr_struct|ac_h_2r~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[7].addr_struct|ac_h_2r , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[7].addr_struct|ac_h_2r, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|cmd_gen_inst|split_col_addr[7]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|cmd_gen_inst|split_col_addr[7]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|cmd_gen_inst|split_col_addr[7] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|cmd_gen_inst|split_col_addr[7], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col[2][7] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col[2][7], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col[3][7] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col[3][7], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|arb_to_col[7]~11 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|arb_to_col[7]~11, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col[1][7] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col[1][7], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col[0][7]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col[0][7]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col[0][7] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col[0][7], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|arb_to_col[7]~10 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|arb_to_col[7]~10, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|arb_to_col[7] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|arb_to_col[7], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|bg_to_col[17] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|bg_to_col[17], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[1].alt_mem_ddrx_addr_cmd_inst|combi_addr[7]~5 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[1].alt_mem_ddrx_addr_cmd_inst|combi_addr[7]~5, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[1].alt_mem_ddrx_addr_cmd_inst|combi_addr_r[7] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[1].alt_mem_ddrx_addr_cmd_inst|combi_addr_r[7], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[7].addr_struct|ac_l~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[7].addr_struct|ac_l~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_ac_addr~14 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_ac_addr~14, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_ac_addr[20] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_ac_addr[20], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[7].addr_struct|ac_l , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[7].addr_struct|ac_l, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[7].addr_struct|ac_l_r~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[7].addr_struct|ac_l_r~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[7].addr_struct|ac_l_r , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[7].addr_struct|ac_l_r, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[7].addr_struct|ac_l_2r~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[7].addr_struct|ac_l_2r~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[7].addr_struct|ac_l_2r , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[7].addr_struct|ac_l_2r, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[7].addr_struct|ac_2x~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[7].addr_struct|ac_2x~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[7].addr_struct|ac_1t , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[7].addr_struct|ac_1t, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[7].addr_struct|ac_2x_r~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[7].addr_struct|ac_2x_r~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[7].addr_struct|ac_2x_r , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[7].addr_struct|ac_2x_r, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[7].addr_struct|ac_2x_2r , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[7].addr_struct|ac_2x_2r, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[7].addr_struct|half_rate.addr_pin|auto_generated|ddio_outa[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[7].addr_struct|half_rate.addr_pin|auto_generated|ddio_outa[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector394~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector394~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~59 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~59, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~60 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~60, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd[1].addr[8] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd[1].addr[8], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector394~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector394~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~61 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~61, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector394~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector394~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector394~3 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector394~3, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~62 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~62, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd[0].addr[8] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd[0].addr[8], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_ac_addr~17 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_ac_addr~17, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_ac_addr[8] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_ac_addr[8], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[8].addr_struct|ac_h~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[8].addr_struct|ac_h~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[8].addr_struct|ac_h , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[8].addr_struct|ac_h, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[8].addr_struct|ac_h_r~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[8].addr_struct|ac_h_r~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[8].addr_struct|ac_h_r , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[8].addr_struct|ac_h_r, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[8].addr_struct|ac_h_2r , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[8].addr_struct|ac_h_2r, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|cmd_gen_inst|split_col_addr[8]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|cmd_gen_inst|split_col_addr[8]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|cmd_gen_inst|split_col_addr[8] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|cmd_gen_inst|split_col_addr[8], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col[3][8] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col[3][8], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col[2][8] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col[2][8], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|arb_to_col[8]~13 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|arb_to_col[8]~13, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col[0][8] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col[0][8], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col[1][8] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col[1][8], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|arb_to_col[8]~12 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|arb_to_col[8]~12, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|arb_to_col[8] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|arb_to_col[8], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|bg_to_col[18] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|bg_to_col[18], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[1].alt_mem_ddrx_addr_cmd_inst|combi_addr[8]~6 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[1].alt_mem_ddrx_addr_cmd_inst|combi_addr[8]~6, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[1].alt_mem_ddrx_addr_cmd_inst|combi_addr_r[8] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[1].alt_mem_ddrx_addr_cmd_inst|combi_addr_r[8], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[8].addr_struct|ac_l~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[8].addr_struct|ac_l~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_ac_addr~16 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_ac_addr~16, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_ac_addr[21] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_ac_addr[21], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[8].addr_struct|ac_l , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[8].addr_struct|ac_l, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[8].addr_struct|ac_l_r~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[8].addr_struct|ac_l_r~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[8].addr_struct|ac_l_r , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[8].addr_struct|ac_l_r, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[8].addr_struct|ac_l_2r~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[8].addr_struct|ac_l_2r~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[8].addr_struct|ac_l_2r , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[8].addr_struct|ac_l_2r, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[8].addr_struct|ac_2x~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[8].addr_struct|ac_2x~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[8].addr_struct|ac_1t , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[8].addr_struct|ac_1t, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[8].addr_struct|ac_2x_r~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[8].addr_struct|ac_2x_r~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[8].addr_struct|ac_2x_r , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[8].addr_struct|ac_2x_r, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[8].addr_struct|ac_2x_2r , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[8].addr_struct|ac_2x_2r, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[8].addr_struct|half_rate.addr_pin|auto_generated|ddio_outa[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[8].addr_struct|half_rate.addr_pin|auto_generated|ddio_outa[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[9].addr_struct|ac_h~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[9].addr_struct|ac_h~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[9].addr_struct|ac_h , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[9].addr_struct|ac_h, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[9].addr_struct|ac_h_r~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[9].addr_struct|ac_h_r~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[9].addr_struct|ac_h_r , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[9].addr_struct|ac_h_r, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[9].addr_struct|ac_h_2r~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[9].addr_struct|ac_h_2r~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[9].addr_struct|ac_h_2r , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[9].addr_struct|ac_h_2r, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|cmd_gen_inst|split_col_addr[9]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|cmd_gen_inst|split_col_addr[9]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|cmd_gen_inst|split_col_addr[9] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|cmd_gen_inst|split_col_addr[9], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col[2][9] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col[2][9], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col[3][9] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col[3][9], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|arb_to_col[9]~15 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|arb_to_col[9]~15, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col[0][9]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col[0][9]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col[0][9] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col[0][9], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col[1][9] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|tbp_inst|col[1][9], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|arb_to_col[9]~14 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|arb_to_col[9]~14, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|arb_to_col[9] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|arb_to_col[9], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|bg_to_col[19] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|bg_to_col[19], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[1].alt_mem_ddrx_addr_cmd_inst|combi_addr[9]~7 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[1].alt_mem_ddrx_addr_cmd_inst|combi_addr[9]~7, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[1].alt_mem_ddrx_addr_cmd_inst|combi_addr_r[9] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[1].alt_mem_ddrx_addr_cmd_inst|combi_addr_r[9], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[9].addr_struct|ac_l~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[9].addr_struct|ac_l~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[9].addr_struct|ac_l , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[9].addr_struct|ac_l, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[9].addr_struct|ac_l_r~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[9].addr_struct|ac_l_r~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[9].addr_struct|ac_l_r , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[9].addr_struct|ac_l_r, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[9].addr_struct|ac_l_2r~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[9].addr_struct|ac_l_2r~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[9].addr_struct|ac_l_2r , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[9].addr_struct|ac_l_2r, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[9].addr_struct|ac_2x~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[9].addr_struct|ac_2x~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[9].addr_struct|ac_1t , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[9].addr_struct|ac_1t, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[9].addr_struct|ac_2x_r~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[9].addr_struct|ac_2x_r~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[9].addr_struct|ac_2x_r , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[9].addr_struct|ac_2x_r, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[9].addr_struct|ac_2x_2r~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[9].addr_struct|ac_2x_2r~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[9].addr_struct|ac_2x_2r , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[9].addr_struct|ac_2x_2r, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[9].addr_struct|half_rate.addr_pin|auto_generated|ddio_outa[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[9].addr_struct|half_rate.addr_pin|auto_generated|ddio_outa[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|arb_do_auto_precharge[1]~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|arb_do_auto_precharge[1]~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|arb_do_auto_precharge[1]~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|arbiter_inst|arb_do_auto_precharge[1]~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|bg_do_auto_precharge[1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|bg_do_auto_precharge[1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[1].alt_mem_ddrx_addr_cmd_inst|combi_addr[10]~8 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[1].alt_mem_ddrx_addr_cmd_inst|combi_addr[10]~8, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[1].alt_mem_ddrx_addr_cmd_inst|combi_addr_r[10] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[1].alt_mem_ddrx_addr_cmd_inst|combi_addr_r[10], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[10].addr_struct|ac_l~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[10].addr_struct|ac_l~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~108 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~108, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~107 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~107, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector392~12 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector392~12, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~67 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~67, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~66 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~66, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~63 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~63, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~64 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~64, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~65 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~65, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~68 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~68, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd[1].addr[10] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd[1].addr[10], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_ac_addr~18 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_ac_addr~18, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_ac_addr[23] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_ac_addr[23], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[10].addr_struct|ac_l , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[10].addr_struct|ac_l, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[10].addr_struct|ac_l_r~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[10].addr_struct|ac_l_r~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[10].addr_struct|ac_l_r , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[10].addr_struct|ac_l_r, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[10].addr_struct|ac_l_2r~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[10].addr_struct|ac_l_2r~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[10].addr_struct|ac_l_2r , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[10].addr_struct|ac_l_2r, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~69 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~69, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector275~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector275~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector392~5 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector392~5, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector392~6 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector392~6, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector392~7 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector392~7, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector392~8 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector392~8, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector392~9 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector392~9, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector392~10 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector392~10, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~70 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~70, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd[0].addr[10] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd[0].addr[10], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_ac_addr~19 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_ac_addr~19, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_ac_addr[10] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_ac_addr[10], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[10].addr_struct|ac_h~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[10].addr_struct|ac_h~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[10].addr_struct|ac_h , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[10].addr_struct|ac_h, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[10].addr_struct|ac_h_r~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[10].addr_struct|ac_h_r~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[10].addr_struct|ac_h_r , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[10].addr_struct|ac_h_r, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[10].addr_struct|ac_h_2r , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[10].addr_struct|ac_h_2r, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[10].addr_struct|ac_2x~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[10].addr_struct|ac_2x~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[10].addr_struct|ac_1t , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[10].addr_struct|ac_1t, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[10].addr_struct|ac_2x_r~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[10].addr_struct|ac_2x_r~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[10].addr_struct|ac_2x_r , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[10].addr_struct|ac_2x_r, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[10].addr_struct|ac_2x_2r , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[10].addr_struct|ac_2x_2r, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[10].addr_struct|half_rate.addr_pin|auto_generated|ddio_outa[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[10].addr_struct|half_rate.addr_pin|auto_generated|ddio_outa[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[11].addr_struct|ac_l_r~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[11].addr_struct|ac_l_r~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[11].addr_struct|ac_l_r , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[11].addr_struct|ac_l_r, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[11].addr_struct|ac_l_2r~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[11].addr_struct|ac_l_2r~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[11].addr_struct|ac_l_2r , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[11].addr_struct|ac_l_2r, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[11].addr_struct|ac_h , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[11].addr_struct|ac_h, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[11].addr_struct|ac_h_r~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[11].addr_struct|ac_h_r~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[11].addr_struct|ac_h_r , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[11].addr_struct|ac_h_r, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[11].addr_struct|ac_h_2r , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[11].addr_struct|ac_h_2r, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[11].addr_struct|ac_2x~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[11].addr_struct|ac_2x~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[11].addr_struct|ac_1t , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[11].addr_struct|ac_1t, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[11].addr_struct|ac_2x_r~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[11].addr_struct|ac_2x_r~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[11].addr_struct|ac_2x_r , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[11].addr_struct|ac_2x_r, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[11].addr_struct|ac_2x_2r , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[11].addr_struct|ac_2x_2r, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[11].addr_struct|half_rate.addr_pin|auto_generated|ddio_outa[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[11].addr_struct|half_rate.addr_pin|auto_generated|ddio_outa[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[12].addr_struct|ac_l_r~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[12].addr_struct|ac_l_r~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[12].addr_struct|ac_l_r , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[12].addr_struct|ac_l_r, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[12].addr_struct|ac_l_2r~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[12].addr_struct|ac_l_2r~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[12].addr_struct|ac_l_2r , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[12].addr_struct|ac_l_2r, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[12].addr_struct|ac_h_r~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[12].addr_struct|ac_h_r~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[12].addr_struct|ac_h_r , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[12].addr_struct|ac_h_r, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[12].addr_struct|ac_h_2r~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[12].addr_struct|ac_h_2r~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[12].addr_struct|ac_h_2r , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[12].addr_struct|ac_h_2r, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[12].addr_struct|ac_2x~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[12].addr_struct|ac_2x~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[12].addr_struct|ac_1t , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[12].addr_struct|ac_1t, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[12].addr_struct|ac_2x_r~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[12].addr_struct|ac_2x_r~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[12].addr_struct|ac_2x_r , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[12].addr_struct|ac_2x_r, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[12].addr_struct|ac_2x_2r~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[12].addr_struct|ac_2x_2r~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[12].addr_struct|ac_2x_2r , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[12].addr_struct|ac_2x_2r, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[12].addr_struct|half_rate.addr_pin|auto_generated|ddio_outa[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|addr[12].addr_struct|half_rate.addr_pin|auto_generated|ddio_outa[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|cke[0].cke_struct|ac_l~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|cke[0].cke_struct|ac_l~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd[0].cke[0]~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd[0].cke[0]~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector424~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector424~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector424~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector424~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd[0].cke[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd[0].cke[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|v_seq_ac_mux~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|v_seq_ac_mux~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_ac_cke[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_ac_cke[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|cke[0].cke_struct|ac_l , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|cke[0].cke_struct|ac_l, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|cke[0].cke_struct|ac_h_r~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|cke[0].cke_struct|ac_h_r~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|cke[0].cke_struct|ac_h_r , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|cke[0].cke_struct|ac_h_r, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|cke[0].cke_struct|ac_h_2r~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|cke[0].cke_struct|ac_h_2r~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|cke[0].cke_struct|ac_h_2r , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|cke[0].cke_struct|ac_h_2r, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|cke[0].cke_struct|ac_l_r~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|cke[0].cke_struct|ac_l_r~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|cke[0].cke_struct|ac_l_r , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|cke[0].cke_struct|ac_l_r, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|cke[0].cke_struct|ac_l_2r~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|cke[0].cke_struct|ac_l_2r~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|cke[0].cke_struct|ac_l_2r , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|cke[0].cke_struct|ac_l_2r, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|cke[0].cke_struct|ac_2x_r~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|cke[0].cke_struct|ac_2x_r~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|cke[0].cke_struct|ac_2x_r~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|cke[0].cke_struct|ac_2x_r~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|cke[0].cke_struct|ac_1t , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|cke[0].cke_struct|ac_1t, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|cke[0].cke_struct|ac_2x_r , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|cke[0].cke_struct|ac_2x_r, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|cke[0].cke_struct|ac_2x_2r~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|cke[0].cke_struct|ac_2x_2r~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|cke[0].cke_struct|ac_2x_2r , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|cke[0].cke_struct|ac_2x_2r, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|cke[0].cke_struct|half_rate.addr_pin|auto_generated|ddio_outa[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|cke[0].cke_struct|half_rate.addr_pin|auto_generated|ddio_outa[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|bg_to_chip[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|bg_to_chip[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[0].alt_mem_ddrx_addr_cmd_inst|combi_cs_n[0]~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[0].alt_mem_ddrx_addr_cmd_inst|combi_cs_n[0]~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[0].alt_mem_ddrx_addr_cmd_inst|combi_cs_n_r[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[0].alt_mem_ddrx_addr_cmd_inst|combi_cs_n_r[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|cs_n[0].cs_n_struct|ac_h~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|cs_n[0].cs_n_struct|ac_h~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|cs_n[0].cs_n_struct|ac_h~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|cs_n[0].cs_n_struct|ac_h~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~77 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~77, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~78 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~78, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd[0].cs_n[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd[0].cs_n[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_ac_cs_n~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_ac_cs_n~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_ac_cs_n[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_ac_cs_n[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_ac_cs_n[0]~_wirecell , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_ac_cs_n[0]~_wirecell, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|cs_n[0].cs_n_struct|ac_h , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|cs_n[0].cs_n_struct|ac_h, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|cs_n[0].cs_n_struct|ac_h_r~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|cs_n[0].cs_n_struct|ac_h_r~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|cs_n[0].cs_n_struct|ac_h_r , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|cs_n[0].cs_n_struct|ac_h_r, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|cs_n[0].cs_n_struct|ac_h_2r~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|cs_n[0].cs_n_struct|ac_h_2r~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|cs_n[0].cs_n_struct|ac_h_2r , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|cs_n[0].cs_n_struct|ac_h_2r, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|bg_to_chip[1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|bg_to_chip[1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|sb_do_refresh[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|sideband_inst|sb_do_refresh[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|bg_do_refresh[1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|burst_gen_inst|bg_do_refresh[1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[1].alt_mem_ddrx_addr_cmd_inst|combi_cs_n[0]~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[1].alt_mem_ddrx_addr_cmd_inst|combi_cs_n[0]~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[1].alt_mem_ddrx_addr_cmd_inst|combi_cs_n[0]~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[1].alt_mem_ddrx_addr_cmd_inst|combi_cs_n[0]~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[1].alt_mem_ddrx_addr_cmd_inst|combi_cs_n_r[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[1].alt_mem_ddrx_addr_cmd_inst|combi_cs_n_r[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|cs_n[0].cs_n_struct|ac_l~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|cs_n[0].cs_n_struct|ac_l~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector50~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector50~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector50~3 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector50~3, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector50~6 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector50~6, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector50~4 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector50~4, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector50~5 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|Selector50~5, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|sig_addr_cmd[1].cs_n[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|sig_addr_cmd[1].cs_n[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector179~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|Selector179~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_addr_cmd[1].cs_n[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_addr_cmd[1].cs_n[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector406~11 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector406~11, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~71 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~71, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~72 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~72, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~73 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~73, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~74 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~74, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~75 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~75, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~76 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~76, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd[1].cs_n[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd[1].cs_n[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_ac_cs_n~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_ac_cs_n~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_ac_cs_n~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_ac_cs_n~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_ac_cs_n[1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_ac_cs_n[1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_ac_cs_n[1]~_wirecell , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_ac_cs_n[1]~_wirecell, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|cs_n[0].cs_n_struct|ac_l , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|cs_n[0].cs_n_struct|ac_l, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|cs_n[0].cs_n_struct|ac_l_r~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|cs_n[0].cs_n_struct|ac_l_r~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|cs_n[0].cs_n_struct|ac_l_r , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|cs_n[0].cs_n_struct|ac_l_r, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|cs_n[0].cs_n_struct|ac_l_2r , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|cs_n[0].cs_n_struct|ac_l_2r, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|cs_n[0].cs_n_struct|ac_2x~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|cs_n[0].cs_n_struct|ac_2x~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|cs_n[0].cs_n_struct|ac_1t , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|cs_n[0].cs_n_struct|ac_1t, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|cs_n[0].cs_n_struct|ac_2x_r~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|cs_n[0].cs_n_struct|ac_2x_r~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|cs_n[0].cs_n_struct|ac_2x_r , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|cs_n[0].cs_n_struct|ac_2x_r, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|cs_n[0].cs_n_struct|ac_2x_2r , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|cs_n[0].cs_n_struct|ac_2x_2r, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|cs_n[0].cs_n_struct|half_rate.addr_pin|auto_generated|ddio_outa[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|cs_n[0].cs_n_struct|half_rate.addr_pin|auto_generated|ddio_outa[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[0].alt_mem_ddrx_addr_cmd_inst|combi_ras_n_r , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[0].alt_mem_ddrx_addr_cmd_inst|combi_ras_n_r, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|ras_n_struct|ac_h~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|ras_n_struct|ac_h~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~80 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~80, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector407~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector407~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector104~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector104~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~79 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~79, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~81 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~81, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~82 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~82, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~83 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~83, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~84 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~84, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd[1].ras_n , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd[1].ras_n, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector407~3 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector407~3, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~86 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~86, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector407~4 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector407~4, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector407~5 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector407~5, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector407~6 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector407~6, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~85 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~85, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~87 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~87, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd[0].ras_n , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd[0].ras_n, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_ac_ras_n~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_ac_ras_n~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_ac_ras_n[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_ac_ras_n[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_ac_ras_n[0]~_wirecell , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_ac_ras_n[0]~_wirecell, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|ras_n_struct|ac_h , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|ras_n_struct|ac_h, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|ras_n_struct|ac_h_r~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|ras_n_struct|ac_h_r~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|ras_n_struct|ac_h_r , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|ras_n_struct|ac_h_r, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|ras_n_struct|ac_h_2r~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|ras_n_struct|ac_h_2r~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|ras_n_struct|ac_h_2r , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|ras_n_struct|ac_h_2r, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[1].alt_mem_ddrx_addr_cmd_inst|combi_ras_n~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[1].alt_mem_ddrx_addr_cmd_inst|combi_ras_n~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[1].alt_mem_ddrx_addr_cmd_inst|combi_ras_n_r , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[1].alt_mem_ddrx_addr_cmd_inst|combi_ras_n_r, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|ras_n_struct|ac_l~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|ras_n_struct|ac_l~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_ac_ras_n~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_ac_ras_n~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_ac_ras_n[1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_ac_ras_n[1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_ac_ras_n[1]~_wirecell , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_ac_ras_n[1]~_wirecell, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|ras_n_struct|ac_l , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|ras_n_struct|ac_l, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|ras_n_struct|ac_l_r~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|ras_n_struct|ac_l_r~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|ras_n_struct|ac_l_r , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|ras_n_struct|ac_l_r, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|ras_n_struct|ac_l_2r~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|ras_n_struct|ac_l_2r~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|ras_n_struct|ac_l_2r , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|ras_n_struct|ac_l_2r, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|ras_n_struct|ac_2x~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|ras_n_struct|ac_2x~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|ras_n_struct|ac_1t , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|ras_n_struct|ac_1t, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|ras_n_struct|ac_2x_r~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|ras_n_struct|ac_2x_r~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|ras_n_struct|ac_2x_r , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|ras_n_struct|ac_2x_r, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|ras_n_struct|ac_2x_2r , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|ras_n_struct|ac_2x_2r, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|ras_n_struct|half_rate.addr_pin|auto_generated|ddio_outa[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|ras_n_struct|half_rate.addr_pin|auto_generated|ddio_outa[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[1].alt_mem_ddrx_addr_cmd_inst|combi_cas_n~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[1].alt_mem_ddrx_addr_cmd_inst|combi_cas_n~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[1].alt_mem_ddrx_addr_cmd_inst|combi_cas_n_r , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[1].alt_mem_ddrx_addr_cmd_inst|combi_cas_n_r, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|cas_n_struct|ac_l~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|cas_n_struct|ac_l~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|sig_addr_cmd[0].cas_n~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|sig_addr_cmd[0].cas_n~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|sig_addr_cmd[0].cas_n , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgwb|sig_addr_cmd[0].cas_n, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_ac_we_n~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_ac_we_n~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~89 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~89, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~90 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~90, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector406~6 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector406~6, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector406~5 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector406~5, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~88 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~88, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector404~8 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector404~8, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~109 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~109, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~91 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~91, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd[1].cas_n , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd[1].cas_n, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_addr_cmd[0].cas_n~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_addr_cmd[0].cas_n~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_addr_cmd[0].cas_n , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|dgrb|sig_addr_cmd[0].cas_n, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_ac_cas_n~4 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_ac_cas_n~4, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_ac_cas_n~6 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_ac_cas_n~6, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_ac_cas_n[1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_ac_cas_n[1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_ac_cas_n[1]~_wirecell , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_ac_cas_n[1]~_wirecell, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|cas_n_struct|ac_l , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|cas_n_struct|ac_l, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|cas_n_struct|ac_l_r~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|cas_n_struct|ac_l_r~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|cas_n_struct|ac_l_r , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|cas_n_struct|ac_l_r, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|cas_n_struct|ac_l_2r~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|cas_n_struct|ac_l_2r~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|cas_n_struct|ac_l_2r , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|cas_n_struct|ac_l_2r, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~92 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~92, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector406~10 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector406~10, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector406~7 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector406~7, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector406~8 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector406~8, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector406~9 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|Selector406~9, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~93 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~93, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd[0].cas_n , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd[0].cas_n, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_ac_cas_n~5 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_ac_cas_n~5, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_ac_cas_n~7 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_ac_cas_n~7, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_ac_cas_n[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_ac_cas_n[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|cas_n_struct|ac_h~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|cas_n_struct|ac_h~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|cas_n_struct|ac_h , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|cas_n_struct|ac_h, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|cas_n_struct|ac_h_r~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|cas_n_struct|ac_h_r~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|cas_n_struct|ac_h_r , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|cas_n_struct|ac_h_r, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|cas_n_struct|ac_h_2r , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|cas_n_struct|ac_h_2r, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|cas_n_struct|ac_2x~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|cas_n_struct|ac_2x~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|cas_n_struct|ac_1t , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|cas_n_struct|ac_1t, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|cas_n_struct|ac_2x_r~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|cas_n_struct|ac_2x_r~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|cas_n_struct|ac_2x_r , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|cas_n_struct|ac_2x_r, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|cas_n_struct|ac_2x_2r~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|cas_n_struct|ac_2x_2r~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|cas_n_struct|ac_2x_2r , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|cas_n_struct|ac_2x_2r, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|cas_n_struct|half_rate.addr_pin|auto_generated|ddio_outa[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|cas_n_struct|half_rate.addr_pin|auto_generated|ddio_outa[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[0].alt_mem_ddrx_addr_cmd_inst|combi_we_n~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[0].alt_mem_ddrx_addr_cmd_inst|combi_we_n~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[0].alt_mem_ddrx_addr_cmd_inst|combi_we_n_r , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[0].alt_mem_ddrx_addr_cmd_inst|combi_we_n_r, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|we_n_struct|ac_h~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|we_n_struct|ac_h~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|we_n_struct|ac_h~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|we_n_struct|ac_h~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~111 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~111, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~98 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~98, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~94 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~94, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~95 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~95, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~96 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~96, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~110 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~110, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~99 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~99, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd[1].we_n , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd[1].we_n, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~104 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~104, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~100 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~100, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~101 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~101, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~112 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~112, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~102 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~102, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~103 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~103, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~105 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd~105, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd[0].we_n , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|admin|addr_cmd[0].we_n, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_ac_we_n~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_ac_we_n~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_ac_we_n[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_ac_we_n[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_ac_we_n[0]~_wirecell , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_ac_we_n[0]~_wirecell, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|we_n_struct|ac_h , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|we_n_struct|ac_h, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|we_n_struct|ac_h_r~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|we_n_struct|ac_h_r~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|we_n_struct|ac_h_r , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|we_n_struct|ac_h_r, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|we_n_struct|ac_h_2r~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|we_n_struct|ac_h_2r~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|we_n_struct|ac_h_2r , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|we_n_struct|ac_h_2r, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[1].alt_mem_ddrx_addr_cmd_inst|combi_we_n~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[1].alt_mem_ddrx_addr_cmd_inst|combi_we_n~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[1].alt_mem_ddrx_addr_cmd_inst|combi_we_n_r , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[1].alt_mem_ddrx_addr_cmd_inst|combi_we_n_r, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|we_n_struct|ac_l~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|we_n_struct|ac_l~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_ac_we_n~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_ac_we_n~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_ac_we_n[1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_ac_we_n[1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_ac_we_n[1]~_wirecell , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_ac_we_n[1]~_wirecell, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|we_n_struct|ac_l , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|we_n_struct|ac_l, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|we_n_struct|ac_l_r~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|we_n_struct|ac_l_r~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|we_n_struct|ac_l_r , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|we_n_struct|ac_l_r, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|we_n_struct|ac_l_2r~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|we_n_struct|ac_l_2r~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|we_n_struct|ac_l_2r , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|we_n_struct|ac_l_2r, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|we_n_struct|ac_2x~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|we_n_struct|ac_2x~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|we_n_struct|ac_1t , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|we_n_struct|ac_1t, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|we_n_struct|ac_2x_r~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|we_n_struct|ac_2x_r~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|we_n_struct|ac_2x_r , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|we_n_struct|ac_2x_r, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|we_n_struct|ac_2x_2r , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|we_n_struct|ac_2x_2r, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|we_n_struct|half_rate.addr_pin|auto_generated|ddio_outa[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|we_n_struct|half_rate.addr_pin|auto_generated|ddio_outa[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[1].odt_gen_inst|ddr2_odt_gen[0].alt_mem_ddrx_ddr2_odt_gen_inst|regd_output[1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[1].odt_gen_inst|ddr2_odt_gen[0].alt_mem_ddrx_ddr2_odt_gen_inst|regd_output[1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[1].odt_gen_inst|ddr2_odt_gen[0].alt_mem_ddrx_ddr2_odt_gen_inst|int_tcwl[1]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[1].odt_gen_inst|ddr2_odt_gen[0].alt_mem_ddrx_ddr2_odt_gen_inst|int_tcwl[1]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[1].odt_gen_inst|ddr2_odt_gen[0].alt_mem_ddrx_ddr2_odt_gen_inst|int_tcwl[1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[1].odt_gen_inst|ddr2_odt_gen[0].alt_mem_ddrx_ddr2_odt_gen_inst|int_tcwl[1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[1].odt_gen_inst|ddr2_odt_gen[0].alt_mem_ddrx_ddr2_odt_gen_inst|write_latency[0]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[1].odt_gen_inst|ddr2_odt_gen[0].alt_mem_ddrx_ddr2_odt_gen_inst|write_latency[0]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[1].odt_gen_inst|ddr2_odt_gen[0].alt_mem_ddrx_ddr2_odt_gen_inst|write_latency[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[1].odt_gen_inst|ddr2_odt_gen[0].alt_mem_ddrx_ddr2_odt_gen_inst|write_latency[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[1].odt_gen_inst|comb~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[1].odt_gen_inst|comb~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[1].odt_gen_inst|ddr2_odt_gen[0].alt_mem_ddrx_ddr2_odt_gen_inst|do_write_pipe[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[1].odt_gen_inst|ddr2_odt_gen[0].alt_mem_ddrx_ddr2_odt_gen_inst|do_write_pipe[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[1].odt_gen_inst|ddr2_odt_gen[0].alt_mem_ddrx_ddr2_odt_gen_inst|do_write_pipe[1]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[1].odt_gen_inst|ddr2_odt_gen[0].alt_mem_ddrx_ddr2_odt_gen_inst|do_write_pipe[1]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[1].odt_gen_inst|ddr2_odt_gen[0].alt_mem_ddrx_ddr2_odt_gen_inst|do_write_pipe[1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[1].odt_gen_inst|ddr2_odt_gen[0].alt_mem_ddrx_ddr2_odt_gen_inst|do_write_pipe[1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[1].odt_gen_inst|ddr2_odt_gen[0].alt_mem_ddrx_ddr2_odt_gen_inst|do_write_pipe[2]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[1].odt_gen_inst|ddr2_odt_gen[0].alt_mem_ddrx_ddr2_odt_gen_inst|do_write_pipe[2]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[1].odt_gen_inst|ddr2_odt_gen[0].alt_mem_ddrx_ddr2_odt_gen_inst|do_write_pipe[2] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[1].odt_gen_inst|ddr2_odt_gen[0].alt_mem_ddrx_ddr2_odt_gen_inst|do_write_pipe[2], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[1].odt_gen_inst|ddr2_odt_gen[0].alt_mem_ddrx_ddr2_odt_gen_inst|do_write_pipe[3]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[1].odt_gen_inst|ddr2_odt_gen[0].alt_mem_ddrx_ddr2_odt_gen_inst|do_write_pipe[3]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[1].odt_gen_inst|ddr2_odt_gen[0].alt_mem_ddrx_ddr2_odt_gen_inst|do_write_pipe[3] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[1].odt_gen_inst|ddr2_odt_gen[0].alt_mem_ddrx_ddr2_odt_gen_inst|do_write_pipe[3], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[1].odt_gen_inst|ddr2_odt_gen[0].alt_mem_ddrx_ddr2_odt_gen_inst|do_write_pipe[4]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[1].odt_gen_inst|ddr2_odt_gen[0].alt_mem_ddrx_ddr2_odt_gen_inst|do_write_pipe[4]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[1].odt_gen_inst|ddr2_odt_gen[0].alt_mem_ddrx_ddr2_odt_gen_inst|do_write_pipe[4] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[1].odt_gen_inst|ddr2_odt_gen[0].alt_mem_ddrx_ddr2_odt_gen_inst|do_write_pipe[4], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[1].odt_gen_inst|ddr2_odt_gen[0].alt_mem_ddrx_ddr2_odt_gen_inst|do_write_pipe[5]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[1].odt_gen_inst|ddr2_odt_gen[0].alt_mem_ddrx_ddr2_odt_gen_inst|do_write_pipe[5]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[1].odt_gen_inst|ddr2_odt_gen[0].alt_mem_ddrx_ddr2_odt_gen_inst|do_write_pipe[5] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[1].odt_gen_inst|ddr2_odt_gen[0].alt_mem_ddrx_ddr2_odt_gen_inst|do_write_pipe[5], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[1].odt_gen_inst|ddr2_odt_gen[0].alt_mem_ddrx_ddr2_odt_gen_inst|do_write_pipe[6] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[1].odt_gen_inst|ddr2_odt_gen[0].alt_mem_ddrx_ddr2_odt_gen_inst|do_write_pipe[6], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[1].odt_gen_inst|ddr2_odt_gen[0].alt_mem_ddrx_ddr2_odt_gen_inst|do_write_pipe[7]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[1].odt_gen_inst|ddr2_odt_gen[0].alt_mem_ddrx_ddr2_odt_gen_inst|do_write_pipe[7]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[1].odt_gen_inst|ddr2_odt_gen[0].alt_mem_ddrx_ddr2_odt_gen_inst|do_write_pipe[7] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[1].odt_gen_inst|ddr2_odt_gen[0].alt_mem_ddrx_ddr2_odt_gen_inst|do_write_pipe[7], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[1].odt_gen_inst|ddr2_odt_gen[0].alt_mem_ddrx_ddr2_odt_gen_inst|do_write_pipe[8]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[1].odt_gen_inst|ddr2_odt_gen[0].alt_mem_ddrx_ddr2_odt_gen_inst|do_write_pipe[8]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[1].odt_gen_inst|ddr2_odt_gen[0].alt_mem_ddrx_ddr2_odt_gen_inst|do_write_pipe[8] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[1].odt_gen_inst|ddr2_odt_gen[0].alt_mem_ddrx_ddr2_odt_gen_inst|do_write_pipe[8], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[1].odt_gen_inst|ddr2_odt_gen[0].alt_mem_ddrx_ddr2_odt_gen_inst|do_write_pipe[9]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[1].odt_gen_inst|ddr2_odt_gen[0].alt_mem_ddrx_ddr2_odt_gen_inst|do_write_pipe[9]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[1].odt_gen_inst|ddr2_odt_gen[0].alt_mem_ddrx_ddr2_odt_gen_inst|do_write_pipe[9] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[1].odt_gen_inst|ddr2_odt_gen[0].alt_mem_ddrx_ddr2_odt_gen_inst|do_write_pipe[9], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[1].odt_gen_inst|ddr2_odt_gen[0].alt_mem_ddrx_ddr2_odt_gen_inst|do_write_pipe[10]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[1].odt_gen_inst|ddr2_odt_gen[0].alt_mem_ddrx_ddr2_odt_gen_inst|do_write_pipe[10]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[1].odt_gen_inst|ddr2_odt_gen[0].alt_mem_ddrx_ddr2_odt_gen_inst|do_write_pipe[10] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[1].odt_gen_inst|ddr2_odt_gen[0].alt_mem_ddrx_ddr2_odt_gen_inst|do_write_pipe[10], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[1].odt_gen_inst|ddr2_odt_gen[0].alt_mem_ddrx_ddr2_odt_gen_inst|do_write_pipe[11] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[1].odt_gen_inst|ddr2_odt_gen[0].alt_mem_ddrx_ddr2_odt_gen_inst|do_write_pipe[11], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[1].odt_gen_inst|ddr2_odt_gen[0].alt_mem_ddrx_ddr2_odt_gen_inst|do_write_pipe[12] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[1].odt_gen_inst|ddr2_odt_gen[0].alt_mem_ddrx_ddr2_odt_gen_inst|do_write_pipe[12], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[1].odt_gen_inst|ddr2_odt_gen[0].alt_mem_ddrx_ddr2_odt_gen_inst|do_write_pipe[13]~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[1].odt_gen_inst|ddr2_odt_gen[0].alt_mem_ddrx_ddr2_odt_gen_inst|do_write_pipe[13]~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[1].odt_gen_inst|ddr2_odt_gen[0].alt_mem_ddrx_ddr2_odt_gen_inst|do_write_pipe[13] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[1].odt_gen_inst|ddr2_odt_gen[0].alt_mem_ddrx_ddr2_odt_gen_inst|do_write_pipe[13], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[1].odt_gen_inst|ddr2_odt_gen[0].alt_mem_ddrx_ddr2_odt_gen_inst|do_write_pipe[14] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[1].odt_gen_inst|ddr2_odt_gen[0].alt_mem_ddrx_ddr2_odt_gen_inst|do_write_pipe[14], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[1].odt_gen_inst|ddr2_odt_gen[0].alt_mem_ddrx_ddr2_odt_gen_inst|Mux1~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[1].odt_gen_inst|ddr2_odt_gen[0].alt_mem_ddrx_ddr2_odt_gen_inst|Mux1~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[1].odt_gen_inst|ddr2_odt_gen[0].alt_mem_ddrx_ddr2_odt_gen_inst|do_write_pipe[15] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[1].odt_gen_inst|ddr2_odt_gen[0].alt_mem_ddrx_ddr2_odt_gen_inst|do_write_pipe[15], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[1].odt_gen_inst|ddr2_odt_gen[0].alt_mem_ddrx_ddr2_odt_gen_inst|Mux1~1 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[1].odt_gen_inst|ddr2_odt_gen[0].alt_mem_ddrx_ddr2_odt_gen_inst|Mux1~1, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[1].odt_gen_inst|ddr2_odt_gen[0].alt_mem_ddrx_ddr2_odt_gen_inst|doing_write_count[0]~2 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[1].odt_gen_inst|ddr2_odt_gen[0].alt_mem_ddrx_ddr2_odt_gen_inst|doing_write_count[0]~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[1].odt_gen_inst|ddr2_odt_gen[0].alt_mem_ddrx_ddr2_odt_gen_inst|doing_write_count[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[1].odt_gen_inst|ddr2_odt_gen[0].alt_mem_ddrx_ddr2_odt_gen_inst|doing_write_count[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[1].odt_gen_inst|ddr2_odt_gen[0].alt_mem_ddrx_ddr2_odt_gen_inst|reg_odt_l~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[1].odt_gen_inst|ddr2_odt_gen[0].alt_mem_ddrx_ddr2_odt_gen_inst|reg_odt_l~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[1].odt_gen_inst|ddr2_odt_gen[0].alt_mem_ddrx_ddr2_odt_gen_inst|reg_odt_l , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[1].odt_gen_inst|ddr2_odt_gen[0].alt_mem_ddrx_ddr2_odt_gen_inst|reg_odt_l, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|afi_odt[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|afi_odt[0], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_ac_odt~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_ac_odt~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_ac_odt[1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|seq_wrapper|seq_inst|seq_ac_odt[1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|gen_odt.odt[0].odt_struct|ac_h , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|gen_odt.odt[0].odt_struct|ac_h, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|gen_odt.odt[0].odt_struct|ac_h_r~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|gen_odt.odt[0].odt_struct|ac_h_r~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|gen_odt.odt[0].odt_struct|ac_h_r , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|gen_odt.odt[0].odt_struct|ac_h_r, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|gen_odt.odt[0].odt_struct|ac_h_2r~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|gen_odt.odt[0].odt_struct|ac_h_2r~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|gen_odt.odt[0].odt_struct|ac_h_2r , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|gen_odt.odt[0].odt_struct|ac_h_2r, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[1].odt_gen_inst|ddr2_odt_gen[0].alt_mem_ddrx_ddr2_odt_gen_inst|reg_odt_h~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[1].odt_gen_inst|ddr2_odt_gen[0].alt_mem_ddrx_ddr2_odt_gen_inst|reg_odt_h~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[1].odt_gen_inst|ddr2_odt_gen[0].alt_mem_ddrx_ddr2_odt_gen_inst|reg_odt_h , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|gen_bg_afi_signal_decode[1].odt_gen_inst|ddr2_odt_gen[0].alt_mem_ddrx_ddr2_odt_gen_inst|reg_odt_h, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|afi_odt[1] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|addr_cmd_wrap_inst|afi_odt[1], DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|gen_odt.odt[0].odt_struct|ac_l~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|gen_odt.odt[0].odt_struct|ac_l~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|gen_odt.odt[0].odt_struct|ac_l , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|gen_odt.odt[0].odt_struct|ac_l, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|gen_odt.odt[0].odt_struct|ac_l_r~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|gen_odt.odt[0].odt_struct|ac_l_r~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|gen_odt.odt[0].odt_struct|ac_l_r , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|gen_odt.odt[0].odt_struct|ac_l_r, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|gen_odt.odt[0].odt_struct|ac_l_2r~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|gen_odt.odt[0].odt_struct|ac_l_2r~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|gen_odt.odt[0].odt_struct|ac_l_2r , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|gen_odt.odt[0].odt_struct|ac_l_2r, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|gen_odt.odt[0].odt_struct|ac_2x_r~0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|gen_odt.odt[0].odt_struct|ac_2x_r~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|gen_odt.odt[0].odt_struct|ac_2x_r~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|gen_odt.odt[0].odt_struct|ac_2x_r~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|gen_odt.odt[0].odt_struct|ac_1t , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|gen_odt.odt[0].odt_struct|ac_1t, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|gen_odt.odt[0].odt_struct|ac_2x_r , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|gen_odt.odt[0].odt_struct|ac_2x_r, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|gen_odt.odt[0].odt_struct|ac_2x_2r~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|gen_odt.odt[0].odt_struct|ac_2x_2r~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|gen_odt.odt[0].odt_struct|ac_2x_2r , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|gen_odt.odt[0].odt_struct|ac_2x_2r, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|gen_odt.odt[0].odt_struct|half_rate.addr_pin|auto_generated|ddio_outa[0] , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy_inst|half_rate_adc_gen.adc|gen_odt.odt[0].odt_struct|half_rate.addr_pin|auto_generated|ddio_outa[0], DDR2_control, 1
instance = comp, \altera_reserved_tms~input , altera_reserved_tms~input, DDR2_control, 1
instance = comp, \altera_reserved_tck~input , altera_reserved_tck~input, DDR2_control, 1
instance = comp, \altera_reserved_tdi~input , altera_reserved_tdi~input, DDR2_control, 1
instance = comp, \altera_internal_jtag~TCKUTAPclkctrl , altera_internal_jtag~TCKUTAPclkctrl, DDR2_control, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1, DDR2_control, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9], DDR2_control, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9, DDR2_control, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10], DDR2_control, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12, DDR2_control, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13], DDR2_control, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13, DDR2_control, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14], DDR2_control, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10, DDR2_control, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11], DDR2_control, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11, DDR2_control, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12], DDR2_control, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0, DDR2_control, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15], DDR2_control, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1, DDR2_control, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0], DDR2_control, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2, DDR2_control, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1], DDR2_control, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0, DDR2_control, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2], DDR2_control, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0, DDR2_control, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0], DDR2_control, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8, DDR2_control, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8], DDR2_control, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1, DDR2_control, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1], DDR2_control, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2, DDR2_control, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2], DDR2_control, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3, DDR2_control, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3], DDR2_control, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5, DDR2_control, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5], DDR2_control, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6, DDR2_control, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6], DDR2_control, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7, DDR2_control, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7], DDR2_control, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4, DDR2_control, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4], DDR2_control, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0, DDR2_control, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg, DDR2_control, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2, DDR2_control, 1
instance = comp, \u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~8 , u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~8, DDR2_control, 1
instance = comp, \u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~13 , u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~13, DDR2_control, 1
instance = comp, \u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~15 , u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~15, DDR2_control, 1
instance = comp, \u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~17 , u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~17, DDR2_control, 1
instance = comp, \u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~19 , u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~19, DDR2_control, 1
instance = comp, \u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~21 , u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~21, DDR2_control, 1
instance = comp, \u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~23 , u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~23, DDR2_control, 1
instance = comp, \u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~25 , u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~25, DDR2_control, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~5 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~5, DDR2_control, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9], DDR2_control, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder, DDR2_control, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8], DDR2_control, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7], DDR2_control, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder, DDR2_control, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6], DDR2_control, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5], DDR2_control, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4], DDR2_control, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder, DDR2_control, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3], DDR2_control, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0, DDR2_control, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2], DDR2_control, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder, DDR2_control, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1], DDR2_control, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1, DDR2_control, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0], DDR2_control, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|Equal0~0, DDR2_control, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|Equal0~1, DDR2_control, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|Equal1~0, DDR2_control, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg, DDR2_control, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0, DDR2_control, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg, DDR2_control, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~0, DDR2_control, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~2, DDR2_control, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1, DDR2_control, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~3 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~3, DDR2_control, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1], DDR2_control, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~4 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~4, DDR2_control, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5, DDR2_control, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2], DDR2_control, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0, DDR2_control, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|clr_reg, DDR2_control, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8], DDR2_control, 1
instance = comp, \u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|process_0~0 , u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|process_0~0, DDR2_control, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena~0, DDR2_control, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena~1, DDR2_control, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0, DDR2_control, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|Equal0~2, DDR2_control, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg, DDR2_control, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena~2, DDR2_control, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena~3, DDR2_control, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3], DDR2_control, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~feeder, DDR2_control, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0, DDR2_control, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3], DDR2_control, 1
instance = comp, \u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|process_0~1 , u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|process_0~1, DDR2_control, 1
instance = comp, \u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6] , u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6], DDR2_control, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13, DDR2_control, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1, DDR2_control, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2, DDR2_control, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7], DDR2_control, 1
instance = comp, \u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]~feeder , u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]~feeder, DDR2_control, 1
instance = comp, \u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5] , u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5], DDR2_control, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12, DDR2_control, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6], DDR2_control, 1
instance = comp, \u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder , u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder, DDR2_control, 1
instance = comp, \u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4] , u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4], DDR2_control, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11, DDR2_control, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5], DDR2_control, 1
instance = comp, \u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder , u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder, DDR2_control, 1
instance = comp, \u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] , u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3], DDR2_control, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~10 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~10, DDR2_control, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4], DDR2_control, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~feeder, DDR2_control, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4], DDR2_control, 1
instance = comp, \u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 , u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0, DDR2_control, 1
instance = comp, \u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg , u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg, DDR2_control, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3, DDR2_control, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0], DDR2_control, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~feeder, DDR2_control, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0], DDR2_control, 1
instance = comp, \u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|process_0~3 , u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|process_0~3, DDR2_control, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~feeder, DDR2_control, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1], DDR2_control, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~feeder, DDR2_control, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2], DDR2_control, 1
instance = comp, \u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|process_1~0 , u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|process_1~0, DDR2_control, 1
instance = comp, \u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[6]~0 , u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[6]~0, DDR2_control, 1
instance = comp, \u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|Add1~0 , u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|Add1~0, DDR2_control, 1
instance = comp, \u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~7 , u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~7, DDR2_control, 1
instance = comp, \u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] , u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0], DDR2_control, 1
instance = comp, \u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|Add1~2 , u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|Add1~2, DDR2_control, 1
instance = comp, \u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1 , u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1, DDR2_control, 1
instance = comp, \u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] , u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1], DDR2_control, 1
instance = comp, \u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|Add1~4 , u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|Add1~4, DDR2_control, 1
instance = comp, \u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|Add1~6 , u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|Add1~6, DDR2_control, 1
instance = comp, \u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4 , u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4, DDR2_control, 1
instance = comp, \u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3] , u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3], DDR2_control, 1
instance = comp, \u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|Add1~8 , u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|Add1~8, DDR2_control, 1
instance = comp, \u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3 , u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3, DDR2_control, 1
instance = comp, \u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4] , u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4], DDR2_control, 1
instance = comp, \u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|Add1~10 , u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|Add1~10, DDR2_control, 1
instance = comp, \u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~2 , u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~2, DDR2_control, 1
instance = comp, \u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5] , u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5], DDR2_control, 1
instance = comp, \u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|Add1~12 , u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|Add1~12, DDR2_control, 1
instance = comp, \u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[6]~5 , u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[6]~5, DDR2_control, 1
instance = comp, \u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[6] , u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[6], DDR2_control, 1
instance = comp, \u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|Equal1~0 , u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|Equal1~0, DDR2_control, 1
instance = comp, \u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|Equal1~2 , u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|Equal1~2, DDR2_control, 1
instance = comp, \u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~6 , u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~6, DDR2_control, 1
instance = comp, \u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] , u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2], DDR2_control, 1
instance = comp, \u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~11 , u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~11, DDR2_control, 1
instance = comp, \u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|sdr~0 , u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|sdr~0, DDR2_control, 1
instance = comp, \u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~10 , u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~10, DDR2_control, 1
instance = comp, \u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~12 , u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~12, DDR2_control, 1
instance = comp, \u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] , u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7], DDR2_control, 1
instance = comp, \u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] , u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6], DDR2_control, 1
instance = comp, \u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] , u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5], DDR2_control, 1
instance = comp, \u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] , u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4], DDR2_control, 1
instance = comp, \u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] , u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3], DDR2_control, 1
instance = comp, \u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] , u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2], DDR2_control, 1
instance = comp, \u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] , u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1], DDR2_control, 1
instance = comp, \u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] , u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0], DDR2_control, 1
instance = comp, \u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder , u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder, DDR2_control, 1
instance = comp, \u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] , u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0], DDR2_control, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4, DDR2_control, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1], DDR2_control, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~6 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~6, DDR2_control, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0], DDR2_control, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~7 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~7, DDR2_control, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~8 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~8, DDR2_control, 1
instance = comp, \u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] , u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2], DDR2_control, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~6 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~6, DDR2_control, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~9 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~9, DDR2_control, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3], DDR2_control, 1
instance = comp, \u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder , u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder, DDR2_control, 1
instance = comp, \u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] , u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1], DDR2_control, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0, DDR2_control, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2], DDR2_control, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9, DDR2_control, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10, DDR2_control, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3, DDR2_control, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0, DDR2_control, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3], DDR2_control, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2, DDR2_control, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2], DDR2_control, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1, DDR2_control, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1], DDR2_control, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0, DDR2_control, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0], DDR2_control, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal, DDR2_control, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11, DDR2_control, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~14 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~14, DDR2_control, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~23 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~23, DDR2_control, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1], DDR2_control, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16, DDR2_control, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2], DDR2_control, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18, DDR2_control, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3], DDR2_control, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20, DDR2_control, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4], DDR2_control, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~13 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~13, DDR2_control, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~22 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~22, DDR2_control, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0], DDR2_control, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4, DDR2_control, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6, DDR2_control, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9, DDR2_control, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10, DDR2_control, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11, DDR2_control, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~12 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~12, DDR2_control, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3], DDR2_control, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8, DDR2_control, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2], DDR2_control, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7, DDR2_control, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1], DDR2_control, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5, DDR2_control, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0], DDR2_control, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3, DDR2_control, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4, DDR2_control, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5, DDR2_control, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~5 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~5, DDR2_control, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~7 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~7, DDR2_control, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~9 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~9, DDR2_control, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~12 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~12, DDR2_control, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2], DDR2_control, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~13 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~13, DDR2_control, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3], DDR2_control, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~15 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~15, DDR2_control, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4], DDR2_control, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12, DDR2_control, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~11 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~11, DDR2_control, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0], DDR2_control, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1], DDR2_control, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~8 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~8, DDR2_control, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9, DDR2_control, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10, DDR2_control, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder, DDR2_control, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0, DDR2_control, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1, DDR2_control, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3], DDR2_control, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder, DDR2_control, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2], DDR2_control, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder, DDR2_control, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1], DDR2_control, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0], DDR2_control, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder, DDR2_control, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0, DDR2_control, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0], DDR2_control, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~11 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~11, DDR2_control, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0, DDR2_control, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~20 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~20, DDR2_control, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~15 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~15, DDR2_control, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13, DDR2_control, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1], DDR2_control, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14, DDR2_control, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1, DDR2_control, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~16 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~16, DDR2_control, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~21 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~21, DDR2_control, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder, DDR2_control, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2], DDR2_control, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2, DDR2_control, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~17 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~17, DDR2_control, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~18 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~18, DDR2_control, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~19 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~19, DDR2_control, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder, DDR2_control, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3], DDR2_control, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3, DDR2_control, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0, DDR2_control, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena, DDR2_control, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3], DDR2_control, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2], DDR2_control, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1], DDR2_control, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0], DDR2_control, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6, DDR2_control, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0], DDR2_control, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7, DDR2_control, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8, DDR2_control, 1
instance = comp, \u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7 , u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7, DDR2_control, 1
instance = comp, \u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~17 , u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~17, DDR2_control, 1
instance = comp, \u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~19 , u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~19, DDR2_control, 1
instance = comp, \u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal , u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal, DDR2_control, 1
instance = comp, \u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~18 , u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~18, DDR2_control, 1
instance = comp, \u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] , u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0], DDR2_control, 1
instance = comp, \u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9 , u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9, DDR2_control, 1
instance = comp, \u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] , u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1], DDR2_control, 1
instance = comp, \u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~11 , u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~11, DDR2_control, 1
instance = comp, \u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] , u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2], DDR2_control, 1
instance = comp, \u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~13 , u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~13, DDR2_control, 1
instance = comp, \u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] , u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3], DDR2_control, 1
instance = comp, \u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~15 , u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~15, DDR2_control, 1
instance = comp, \u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] , u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4], DDR2_control, 1
instance = comp, \u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0 , u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0, DDR2_control, 1
instance = comp, \u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1 , u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1, DDR2_control, 1
instance = comp, \u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7 , u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7, DDR2_control, 1
instance = comp, \u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9 , u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9, DDR2_control, 1
instance = comp, \u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10 , u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10, DDR2_control, 1
instance = comp, \u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~3 , u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~3, DDR2_control, 1
instance = comp, \u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] , u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3], DDR2_control, 1
instance = comp, \u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8 , u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8, DDR2_control, 1
instance = comp, \u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2] , u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2], DDR2_control, 1
instance = comp, \u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4 , u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4, DDR2_control, 1
instance = comp, \u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5 , u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5, DDR2_control, 1
instance = comp, \u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6 , u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6, DDR2_control, 1
instance = comp, \u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1] , u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1], DDR2_control, 1
instance = comp, \u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2 , u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2, DDR2_control, 1
instance = comp, \u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] , u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0], DDR2_control, 1
instance = comp, \u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 , u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0, DDR2_control, 1
instance = comp, \u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out , u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out, DDR2_control, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5], DDR2_control, 1
instance = comp, \u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|Equal1~1 , u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|Equal1~1, DDR2_control, 1
instance = comp, \u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|process_0~2 , u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|process_0~2, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|inordr_read_data_valid_r~feeder , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|inordr_read_data_valid_r~feeder, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|inordr_read_data_valid_r , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|inordr_read_data_valid_r, DDR2_control, 1
instance = comp, \u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 , u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|enable_write~0, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.in_order_buffer_inst|altsyncram_component|auto_generated|ram_block1a0 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.in_order_buffer_inst|altsyncram_component|auto_generated|ram_block1a0, DDR2_control, 1
instance = comp, \u4_data_source|ram_addr[0]~8 , u4_data_source|ram_addr[0]~8, DDR2_control, 1
instance = comp, \u4_data_source|ram_addr[0] , u4_data_source|ram_addr[0], DDR2_control, 1
instance = comp, \u4_data_source|ram_addr[1]~10 , u4_data_source|ram_addr[1]~10, DDR2_control, 1
instance = comp, \u4_data_source|ram_addr[1] , u4_data_source|ram_addr[1], DDR2_control, 1
instance = comp, \u4_data_source|ram_addr[2]~12 , u4_data_source|ram_addr[2]~12, DDR2_control, 1
instance = comp, \u4_data_source|ram_addr[2] , u4_data_source|ram_addr[2], DDR2_control, 1
instance = comp, \u4_data_source|ram_addr[3]~14 , u4_data_source|ram_addr[3]~14, DDR2_control, 1
instance = comp, \u4_data_source|ram_addr[3] , u4_data_source|ram_addr[3], DDR2_control, 1
instance = comp, \u4_data_source|ram_addr[4]~16 , u4_data_source|ram_addr[4]~16, DDR2_control, 1
instance = comp, \u4_data_source|ram_addr[4] , u4_data_source|ram_addr[4], DDR2_control, 1
instance = comp, \u4_data_source|ram_addr[5]~18 , u4_data_source|ram_addr[5]~18, DDR2_control, 1
instance = comp, \u4_data_source|ram_addr[5] , u4_data_source|ram_addr[5], DDR2_control, 1
instance = comp, \u4_data_source|ram_addr[6]~20 , u4_data_source|ram_addr[6]~20, DDR2_control, 1
instance = comp, \u4_data_source|ram_addr[6] , u4_data_source|ram_addr[6], DDR2_control, 1
instance = comp, \u4_data_source|ram_addr[7]~22 , u4_data_source|ram_addr[7]~22, DDR2_control, 1
instance = comp, \u4_data_source|ram_addr[7] , u4_data_source|ram_addr[7], DDR2_control, 1
instance = comp, \u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 , u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a18, DDR2_control, 1
instance = comp, \u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.in_order_buffer_inst|altsyncram_component|auto_generated|ram_block1a36 , u3_ddr2_controller_inst|ddr2_controller_controller_phy_inst|ddr2_controller_alt_mem_ddrx_controller_top_inst|controller_inst|controller_inst|rdata_path_inst|gen_rdata_return_inorder.in_order_buffer_inst|altsyncram_component|auto_generated|ram_block1a36, DDR2_control, 1
instance = comp, \u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 , u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a36, DDR2_control, 1
instance = comp, \u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 , u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a54, DDR2_control, 1
instance = comp, \u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~65 , u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~65, DDR2_control, 1
instance = comp, \u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~66 , u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~66, DDR2_control, 1
instance = comp, \u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1 , u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1, DDR2_control, 1
instance = comp, \u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~2 , u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~2, DDR2_control, 1
instance = comp, \u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[63] , u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[63], DDR2_control, 1
instance = comp, \u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~64 , u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~64, DDR2_control, 1
instance = comp, \u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[62] , u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[62], DDR2_control, 1
instance = comp, \u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~63 , u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~63, DDR2_control, 1
instance = comp, \u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[61] , u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[61], DDR2_control, 1
instance = comp, \u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~62 , u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~62, DDR2_control, 1
instance = comp, \u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[60] , u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[60], DDR2_control, 1
instance = comp, \u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~61 , u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~61, DDR2_control, 1
instance = comp, \u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[59] , u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[59], DDR2_control, 1
instance = comp, \u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~60 , u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~60, DDR2_control, 1
instance = comp, \u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[58] , u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[58], DDR2_control, 1
instance = comp, \u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~59 , u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~59, DDR2_control, 1
instance = comp, \u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[57] , u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[57], DDR2_control, 1
instance = comp, \u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~58 , u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~58, DDR2_control, 1
instance = comp, \u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[56] , u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[56], DDR2_control, 1
instance = comp, \u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~57 , u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~57, DDR2_control, 1
instance = comp, \u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[55] , u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[55], DDR2_control, 1
instance = comp, \u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~56 , u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~56, DDR2_control, 1
instance = comp, \u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[54] , u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[54], DDR2_control, 1
instance = comp, \u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~55 , u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~55, DDR2_control, 1
instance = comp, \u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[53] , u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[53], DDR2_control, 1
instance = comp, \u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~54 , u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~54, DDR2_control, 1
instance = comp, \u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[52] , u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[52], DDR2_control, 1
instance = comp, \u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~53 , u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~53, DDR2_control, 1
instance = comp, \u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[51] , u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[51], DDR2_control, 1
instance = comp, \u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~52 , u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~52, DDR2_control, 1
instance = comp, \u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[50] , u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[50], DDR2_control, 1
instance = comp, \u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~51 , u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~51, DDR2_control, 1
instance = comp, \u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[49] , u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[49], DDR2_control, 1
instance = comp, \u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~50 , u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~50, DDR2_control, 1
instance = comp, \u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[48] , u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[48], DDR2_control, 1
instance = comp, \u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~49 , u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~49, DDR2_control, 1
instance = comp, \u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[47] , u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[47], DDR2_control, 1
instance = comp, \u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~48 , u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~48, DDR2_control, 1
instance = comp, \u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[46] , u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[46], DDR2_control, 1
instance = comp, \u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~47 , u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~47, DDR2_control, 1
instance = comp, \u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[45] , u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[45], DDR2_control, 1
instance = comp, \u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~46 , u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~46, DDR2_control, 1
instance = comp, \u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[44] , u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[44], DDR2_control, 1
instance = comp, \u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~45 , u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~45, DDR2_control, 1
instance = comp, \u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[43] , u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[43], DDR2_control, 1
instance = comp, \u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~44 , u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~44, DDR2_control, 1
instance = comp, \u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[42] , u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[42], DDR2_control, 1
instance = comp, \u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~43 , u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~43, DDR2_control, 1
instance = comp, \u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[41] , u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[41], DDR2_control, 1
instance = comp, \u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~42 , u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~42, DDR2_control, 1
instance = comp, \u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[40] , u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[40], DDR2_control, 1
instance = comp, \u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~41 , u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~41, DDR2_control, 1
instance = comp, \u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[39] , u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[39], DDR2_control, 1
instance = comp, \u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~40 , u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~40, DDR2_control, 1
instance = comp, \u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[38] , u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[38], DDR2_control, 1
instance = comp, \u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~39 , u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~39, DDR2_control, 1
instance = comp, \u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[37] , u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[37], DDR2_control, 1
instance = comp, \u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~38 , u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~38, DDR2_control, 1
instance = comp, \u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[36] , u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[36], DDR2_control, 1
instance = comp, \u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~37 , u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~37, DDR2_control, 1
instance = comp, \u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[35] , u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[35], DDR2_control, 1
instance = comp, \u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~36 , u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~36, DDR2_control, 1
instance = comp, \u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[34] , u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[34], DDR2_control, 1
instance = comp, \u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~35 , u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~35, DDR2_control, 1
instance = comp, \u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[33] , u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[33], DDR2_control, 1
instance = comp, \u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~34 , u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~34, DDR2_control, 1
instance = comp, \u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[32] , u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[32], DDR2_control, 1
instance = comp, \u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~33 , u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~33, DDR2_control, 1
instance = comp, \u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[31] , u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[31], DDR2_control, 1
instance = comp, \u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~32 , u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~32, DDR2_control, 1
instance = comp, \u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[30] , u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[30], DDR2_control, 1
instance = comp, \u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~31 , u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~31, DDR2_control, 1
instance = comp, \u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[29] , u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[29], DDR2_control, 1
instance = comp, \u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~30 , u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~30, DDR2_control, 1
instance = comp, \u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[28] , u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[28], DDR2_control, 1
instance = comp, \u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~29 , u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~29, DDR2_control, 1
instance = comp, \u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[27] , u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[27], DDR2_control, 1
instance = comp, \u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~28 , u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~28, DDR2_control, 1
instance = comp, \u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[26] , u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[26], DDR2_control, 1
instance = comp, \u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~27 , u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~27, DDR2_control, 1
instance = comp, \u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[25] , u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[25], DDR2_control, 1
instance = comp, \u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~26 , u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~26, DDR2_control, 1
instance = comp, \u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[24] , u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[24], DDR2_control, 1
instance = comp, \u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~25 , u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~25, DDR2_control, 1
instance = comp, \u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[23] , u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[23], DDR2_control, 1
instance = comp, \u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~24 , u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~24, DDR2_control, 1
instance = comp, \u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[22] , u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[22], DDR2_control, 1
instance = comp, \u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~23 , u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~23, DDR2_control, 1
instance = comp, \u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[21] , u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[21], DDR2_control, 1
instance = comp, \u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~22 , u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~22, DDR2_control, 1
instance = comp, \u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20] , u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20], DDR2_control, 1
instance = comp, \u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~21 , u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~21, DDR2_control, 1
instance = comp, \u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[19] , u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[19], DDR2_control, 1
instance = comp, \u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~20 , u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~20, DDR2_control, 1
instance = comp, \u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[18] , u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[18], DDR2_control, 1
instance = comp, \u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 , u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a0, DDR2_control, 1
instance = comp, \u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~19 , u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~19, DDR2_control, 1
instance = comp, \u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[17] , u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[17], DDR2_control, 1
instance = comp, \u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~18 , u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~18, DDR2_control, 1
instance = comp, \u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[16] , u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[16], DDR2_control, 1
instance = comp, \u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~17 , u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~17, DDR2_control, 1
instance = comp, \u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15] , u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15], DDR2_control, 1
instance = comp, \u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16 , u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16, DDR2_control, 1
instance = comp, \u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14] , u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14], DDR2_control, 1
instance = comp, \u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15 , u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15, DDR2_control, 1
instance = comp, \u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13] , u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13], DDR2_control, 1
instance = comp, \u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14 , u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14, DDR2_control, 1
instance = comp, \u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12] , u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12], DDR2_control, 1
instance = comp, \u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13 , u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13, DDR2_control, 1
instance = comp, \u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11] , u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11], DDR2_control, 1
instance = comp, \u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12 , u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12, DDR2_control, 1
instance = comp, \u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10] , u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10], DDR2_control, 1
instance = comp, \u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11 , u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11, DDR2_control, 1
instance = comp, \u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9] , u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9], DDR2_control, 1
instance = comp, \u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10 , u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10, DDR2_control, 1
instance = comp, \u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8] , u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8], DDR2_control, 1
instance = comp, \u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9 , u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9, DDR2_control, 1
instance = comp, \u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] , u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7], DDR2_control, 1
instance = comp, \u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 , u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8, DDR2_control, 1
instance = comp, \u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] , u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6], DDR2_control, 1
instance = comp, \u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 , u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7, DDR2_control, 1
instance = comp, \u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] , u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5], DDR2_control, 1
instance = comp, \u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 , u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6, DDR2_control, 1
instance = comp, \u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] , u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4], DDR2_control, 1
instance = comp, \u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 , u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5, DDR2_control, 1
instance = comp, \u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] , u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3], DDR2_control, 1
instance = comp, \u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 , u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4, DDR2_control, 1
instance = comp, \u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] , u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2], DDR2_control, 1
instance = comp, \u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3 , u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3, DDR2_control, 1
instance = comp, \u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] , u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1], DDR2_control, 1
instance = comp, \u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 , u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0, DDR2_control, 1
instance = comp, \u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] , u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0], DDR2_control, 1
instance = comp, \u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0 , u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0, DDR2_control, 1
instance = comp, \u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1 , u4_data_source|onchipram_for_ddr_inst|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1, DDR2_control, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~12 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~12, DDR2_control, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~11 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~11, DDR2_control, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo, DDR2_control, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6], DDR2_control, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7], DDR2_control, 1
instance = comp, \auto_hub|~GND , auto_hub|~GND, DDR2_control, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell, DDR2_control, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell, DDR2_control, 1
instance = comp, \mem_clk_n[0]~input , mem_clk_n[0]~input, DDR2_control, 1
instance = comp, \mem_dqs[0]~input , mem_dqs[0]~input, DDR2_control, 1
instance = comp, \mem_dqs[1]~input , mem_dqs[1]~input, DDR2_control, 1
instance = comp, \~ALTERA_ASDO_DATA1~~ibuf , ~ALTERA_ASDO_DATA1~~ibuf, DDR2_control, 1
instance = comp, \~ALTERA_FLASH_nCE_nCSO~~ibuf , ~ALTERA_FLASH_nCE_nCSO~~ibuf, DDR2_control, 1
instance = comp, \~ALTERA_DATA0~~ibuf , ~ALTERA_DATA0~~ibuf, DDR2_control, 1
