

================================================================
== Vivado HLS Report for 'skip_list_prefetch'
================================================================
* Date:           Thu Jun 11 00:25:13 2020

* Version:        2016.3 (Build 1682563 on Mon Oct 10 19:41:59 MDT 2016)
* Project:        skip_list_prefetch
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     11.19|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  13503|  13503|  13504|  13504|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1  |  4001|  4001|        10|          8|          1|   500|    yes   |
        |- Loop 2  |  9490|  9490|        11|          1|          1|  9481|    yes   |
        +----------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    200|
|FIFO             |        -|      -|       -|      -|
|Instance         |        4|      -|     640|    870|
|Memory           |        2|      -|       0|      0|
|Multiplexer      |        -|      -|       -|    185|
|Register         |        -|      -|     353|     42|
+-----------------+---------+-------+--------+-------+
|Total            |        6|      0|     993|   1297|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        2|      0|   ~0   |      2|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +----------------------------------+--------------------------------+---------+-------+-----+-----+
    |             Instance             |             Module             | BRAM_18K| DSP48E|  FF | LUT |
    +----------------------------------+--------------------------------+---------+-------+-----+-----+
    |skip_list_prefetch_A_BUS_m_axi_U  |skip_list_prefetch_A_BUS_m_axi  |        4|      0|  566|  766|
    |skip_list_prefetch_CFG_s_axi_U    |skip_list_prefetch_CFG_s_axi    |        0|      0|   74|  104|
    +----------------------------------+--------------------------------+---------+-------+-----+-----+
    |Total                             |                                |        4|      0|  640|  870|
    +----------------------------------+--------------------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +--------+----------------------+---------+---+----+------+-----+------+-------------+
    | Memory |        Module        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +--------+----------------------+---------+---+----+------+-----+------+-------------+
    |buff_U  |skip_list_prefetcbkb  |        2|  0|   0|   500|   32|     1|        16000|
    +--------+----------------------+---------+---+----+------+-----+------+-------------+
    |Total   |                      |        2|  0|   0|   500|   32|     1|        16000|
    +--------+----------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |a2_sum4_fu_328_p2              |     +    |      0|  0|  32|          32|          32|
    |buff_d1                        |     +    |      0|  0|  32|          32|          32|
    |cum_offs_1_fu_275_p2           |     +    |      0|  0|  25|          25|          25|
    |grp_fu_177_p2                  |     +    |      0|  0|  31|          31|          31|
    |i_1_fu_224_p2                  |     +    |      0|  0|   9|           9|           1|
    |i_2_fu_322_p2                  |     +    |      0|  0|   9|           9|           1|
    |indvar_flatten_next_fu_297_p2  |     +    |      0|  0|  14|          14|           1|
    |tmp_1_fu_250_p2                |     +    |      0|  0|  25|          25|          25|
    |ap_condition_124               |    and   |      0|  0|   1|           1|           1|
    |ap_condition_465               |    and   |      0|  0|   1|           1|           1|
    |ap_condition_489               |    and   |      0|  0|   1|           1|           1|
    |exitcond2_fu_213_p2            |   icmp   |      0|  0|   3|           9|           5|
    |exitcond5_fu_303_p2            |   icmp   |      0|  0|   3|           9|           5|
    |exitcond_flatten_fu_291_p2     |   icmp   |      0|  0|   5|          14|          14|
    |i1_mid2_fu_309_p3              |  select  |      0|  0|   9|           1|           1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |Total                          |          |      0|  0| 200|         213|         176|
    +-------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |A_BUS_ARADDR                  |  32|          5|   32|        160|
    |A_BUS_blk_n_AR                |   1|          2|    1|          2|
    |A_BUS_blk_n_R                 |   1|          2|    1|          2|
    |ap_NS_fsm                     |  18|         21|    1|         21|
    |ap_enable_reg_pp1_iter10      |   1|          2|    1|          2|
    |ap_sig_ioackin_A_BUS_ARREADY  |   1|          2|    1|          2|
    |buff_address0                 |   9|          3|    9|         27|
    |cum_offs_phi_fu_147_p4        |  25|          2|   25|         50|
    |cum_offs_reg_143              |  25|          2|   25|         50|
    |grp_fu_177_p1                 |  31|          3|   31|         93|
    |i1_reg_166                    |   9|          2|    9|         18|
    |i_phi_fu_135_p4               |   9|          2|    9|         18|
    |i_reg_131                     |   9|          2|    9|         18|
    |indvar_flatten_reg_155        |  14|          2|   14|         28|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 185|         52|  168|        491|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------+----+----+-----+-----------+
    |                     Name                    | FF | LUT| Bits| Const Bits|
    +---------------------------------------------+----+----+-----+-----------+
    |A_BUS_addr_1_reg_373                         |  32|   0|   32|          0|
    |a2_sum3_reg_384                              |  31|   0|   31|          0|
    |a2_sum4_reg_420                              |  32|   0|   32|          0|
    |ap_CS_fsm                                    |  20|   0|   20|          0|
    |ap_enable_reg_pp0_iter0                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                      |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0                      |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1                      |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter10                     |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2                      |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter3                      |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter4                      |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter5                      |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter6                      |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter7                      |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter8                      |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter9                      |   1|   0|    1|          0|
    |ap_pipeline_reg_pp0_iter1_exitcond2_reg_359  |   1|   0|    1|          0|
    |ap_pipeline_reg_pp0_iter1_i_reg_131          |   9|   0|    9|          0|
    |ap_reg_ioackin_A_BUS_ARREADY                 |   1|   0|    1|          0|
    |buff_addr_1_reg_404                          |   9|   0|    9|          0|
    |buff_load_reg_415                            |  32|   0|   32|          0|
    |cum_offs_cast_cast_reg_363                   |  31|   0|   31|          0|
    |cum_offs_reg_143                             |  25|   0|   25|          0|
    |exitcond2_reg_359                            |   1|   0|    1|          0|
    |exitcond_flatten_reg_395                     |   1|   0|    1|          0|
    |i1_reg_166                                   |   9|   0|    9|          0|
    |i_1_reg_368                                  |   9|   0|    9|          0|
    |i_reg_131                                    |   9|   0|    9|          0|
    |indvar_flatten_reg_155                       |  14|   0|   14|          0|
    |reg_191                                      |  16|   0|   16|          0|
    |tmp_cast6_reg_354                            |  29|   0|   31|          2|
    |tmp_reg_349                                  |  29|   0|   32|          3|
    |buff_addr_1_reg_404                          |   0|   9|    9|          0|
    |buff_load_reg_415                            |   0|  32|   32|          0|
    |exitcond_flatten_reg_395                     |   0|   1|    1|          0|
    +---------------------------------------------+----+----+-----+-----------+
    |Total                                        | 353|  42|  400|          5|
    +---------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+----------------------+-----+-----+------------+--------------------+--------------+
|s_axi_CFG_AWVALID     |  in |    1|    s_axi   |         CFG        |    scalar    |
|s_axi_CFG_AWREADY     | out |    1|    s_axi   |         CFG        |    scalar    |
|s_axi_CFG_AWADDR      |  in |    5|    s_axi   |         CFG        |    scalar    |
|s_axi_CFG_WVALID      |  in |    1|    s_axi   |         CFG        |    scalar    |
|s_axi_CFG_WREADY      | out |    1|    s_axi   |         CFG        |    scalar    |
|s_axi_CFG_WDATA       |  in |   32|    s_axi   |         CFG        |    scalar    |
|s_axi_CFG_WSTRB       |  in |    4|    s_axi   |         CFG        |    scalar    |
|s_axi_CFG_ARVALID     |  in |    1|    s_axi   |         CFG        |    scalar    |
|s_axi_CFG_ARREADY     | out |    1|    s_axi   |         CFG        |    scalar    |
|s_axi_CFG_ARADDR      |  in |    5|    s_axi   |         CFG        |    scalar    |
|s_axi_CFG_RVALID      | out |    1|    s_axi   |         CFG        |    scalar    |
|s_axi_CFG_RREADY      |  in |    1|    s_axi   |         CFG        |    scalar    |
|s_axi_CFG_RDATA       | out |   32|    s_axi   |         CFG        |    scalar    |
|s_axi_CFG_RRESP       | out |    2|    s_axi   |         CFG        |    scalar    |
|s_axi_CFG_BVALID      | out |    1|    s_axi   |         CFG        |    scalar    |
|s_axi_CFG_BREADY      |  in |    1|    s_axi   |         CFG        |    scalar    |
|s_axi_CFG_BRESP       | out |    2|    s_axi   |         CFG        |    scalar    |
|ap_clk                |  in |    1| ap_ctrl_hs | skip_list_prefetch | return value |
|ap_rst_n              |  in |    1| ap_ctrl_hs | skip_list_prefetch | return value |
|interrupt             | out |    1| ap_ctrl_hs | skip_list_prefetch | return value |
|m_axi_A_BUS_AWVALID   | out |    1|    m_axi   |        A_BUS       |    pointer   |
|m_axi_A_BUS_AWREADY   |  in |    1|    m_axi   |        A_BUS       |    pointer   |
|m_axi_A_BUS_AWADDR    | out |   32|    m_axi   |        A_BUS       |    pointer   |
|m_axi_A_BUS_AWID      | out |    1|    m_axi   |        A_BUS       |    pointer   |
|m_axi_A_BUS_AWLEN     | out |    8|    m_axi   |        A_BUS       |    pointer   |
|m_axi_A_BUS_AWSIZE    | out |    3|    m_axi   |        A_BUS       |    pointer   |
|m_axi_A_BUS_AWBURST   | out |    2|    m_axi   |        A_BUS       |    pointer   |
|m_axi_A_BUS_AWLOCK    | out |    2|    m_axi   |        A_BUS       |    pointer   |
|m_axi_A_BUS_AWCACHE   | out |    4|    m_axi   |        A_BUS       |    pointer   |
|m_axi_A_BUS_AWPROT    | out |    3|    m_axi   |        A_BUS       |    pointer   |
|m_axi_A_BUS_AWQOS     | out |    4|    m_axi   |        A_BUS       |    pointer   |
|m_axi_A_BUS_AWREGION  | out |    4|    m_axi   |        A_BUS       |    pointer   |
|m_axi_A_BUS_AWUSER    | out |    1|    m_axi   |        A_BUS       |    pointer   |
|m_axi_A_BUS_WVALID    | out |    1|    m_axi   |        A_BUS       |    pointer   |
|m_axi_A_BUS_WREADY    |  in |    1|    m_axi   |        A_BUS       |    pointer   |
|m_axi_A_BUS_WDATA     | out |   64|    m_axi   |        A_BUS       |    pointer   |
|m_axi_A_BUS_WSTRB     | out |    8|    m_axi   |        A_BUS       |    pointer   |
|m_axi_A_BUS_WLAST     | out |    1|    m_axi   |        A_BUS       |    pointer   |
|m_axi_A_BUS_WID       | out |    1|    m_axi   |        A_BUS       |    pointer   |
|m_axi_A_BUS_WUSER     | out |    1|    m_axi   |        A_BUS       |    pointer   |
|m_axi_A_BUS_ARVALID   | out |    1|    m_axi   |        A_BUS       |    pointer   |
|m_axi_A_BUS_ARREADY   |  in |    1|    m_axi   |        A_BUS       |    pointer   |
|m_axi_A_BUS_ARADDR    | out |   32|    m_axi   |        A_BUS       |    pointer   |
|m_axi_A_BUS_ARID      | out |    1|    m_axi   |        A_BUS       |    pointer   |
|m_axi_A_BUS_ARLEN     | out |    8|    m_axi   |        A_BUS       |    pointer   |
|m_axi_A_BUS_ARSIZE    | out |    3|    m_axi   |        A_BUS       |    pointer   |
|m_axi_A_BUS_ARBURST   | out |    2|    m_axi   |        A_BUS       |    pointer   |
|m_axi_A_BUS_ARLOCK    | out |    2|    m_axi   |        A_BUS       |    pointer   |
|m_axi_A_BUS_ARCACHE   | out |    4|    m_axi   |        A_BUS       |    pointer   |
|m_axi_A_BUS_ARPROT    | out |    3|    m_axi   |        A_BUS       |    pointer   |
|m_axi_A_BUS_ARQOS     | out |    4|    m_axi   |        A_BUS       |    pointer   |
|m_axi_A_BUS_ARREGION  | out |    4|    m_axi   |        A_BUS       |    pointer   |
|m_axi_A_BUS_ARUSER    | out |    1|    m_axi   |        A_BUS       |    pointer   |
|m_axi_A_BUS_RVALID    |  in |    1|    m_axi   |        A_BUS       |    pointer   |
|m_axi_A_BUS_RREADY    | out |    1|    m_axi   |        A_BUS       |    pointer   |
|m_axi_A_BUS_RDATA     |  in |   64|    m_axi   |        A_BUS       |    pointer   |
|m_axi_A_BUS_RLAST     |  in |    1|    m_axi   |        A_BUS       |    pointer   |
|m_axi_A_BUS_RID       |  in |    1|    m_axi   |        A_BUS       |    pointer   |
|m_axi_A_BUS_RUSER     |  in |    1|    m_axi   |        A_BUS       |    pointer   |
|m_axi_A_BUS_RRESP     |  in |    2|    m_axi   |        A_BUS       |    pointer   |
|m_axi_A_BUS_BVALID    |  in |    1|    m_axi   |        A_BUS       |    pointer   |
|m_axi_A_BUS_BREADY    | out |    1|    m_axi   |        A_BUS       |    pointer   |
|m_axi_A_BUS_BRESP     |  in |    2|    m_axi   |        A_BUS       |    pointer   |
|m_axi_A_BUS_BID       |  in |    1|    m_axi   |        A_BUS       |    pointer   |
|m_axi_A_BUS_BUSER     |  in |    1|    m_axi   |        A_BUS       |    pointer   |
+----------------------+-----+-----+------------+--------------------+--------------+

