module memoryfille #(
    parameter data_WIDTH = 32,
    parameter ADDR_WIDTH = 16
)(
address, // address_0 Input
dataIn,, // data_0 bi-directional
dataOut, // data_0 bi-directional
we // Write Enable/Read Enable
);

//--------------Input Ports-----------------------
input [ADDR_WIDTH-1:0] address;
input we ;
//--------------Inout Ports-----------------------
input [data_WIDTH-1:0] dataIn ;
output reg [data_WIDTH-1:0] dataOut ;

//--------------Internal variables----------------
reg [data_WIDTH-1:0] mem [0:(1<<ADDR_WIDTH)-1];
//--------------Initializing Memory---------------
reg i;
initial begin
    for(i=0;i<16;i=i+1)begin
        mem[i]=32'h0000_0000;
    end
end
always @ (address or we)
begin
    if (we) mem[address] <= dataIn;
    else dataOut <= mem[address];
end
endmodule