<dec f='llvm/llvm/include/llvm/CodeGen/TargetSchedule.h' l='194' type='unsigned int llvm::TargetSchedModel::computeOutputLatency(const llvm::MachineInstr * DefMI, unsigned int DefOperIdx, const llvm::MachineInstr * DepMI) const'/>
<doc f='llvm/llvm/include/llvm/CodeGen/TargetSchedule.h' l='191'>/// Output dependency latency of a pair of defs of the same register.
  ///
  /// This is typically one cycle.</doc>
<use f='llvm/llvm/lib/CodeGen/ScheduleDAGInstrs.cpp' l='315' u='c' c='_ZN4llvm17ScheduleDAGInstrs14addPhysRegDepsEPNS_5SUnitEj'/>
<use f='llvm/llvm/lib/CodeGen/ScheduleDAGInstrs.cpp' l='467' u='c' c='_ZN4llvm17ScheduleDAGInstrs14addVRegDefDepsEPNS_5SUnitEj'/>
<def f='llvm/llvm/lib/CodeGen/TargetSchedule.cpp' l='289' ll='322' type='unsigned int llvm::TargetSchedModel::computeOutputLatency(const llvm::MachineInstr * DefMI, unsigned int DefOperIdx, const llvm::MachineInstr * DepMI) const'/>
