{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1652703087208 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652703087208 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 16 17:41:26 2022 " "Processing started: Mon May 16 17:41:26 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1652703087208 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652703087208 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off router_reg -c router_reg " "Command: quartus_map --read_settings_files=on --write_settings_files=off router_reg -c router_reg" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652703087208 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1652703087556 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1652703087556 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "router_reg.v(56) " "Verilog HDL information at router_reg.v(56): always construct contains both blocking and non-blocking assignments" {  } { { "../../rtl/router_reg.v" "" { Text "D:/Maven Learning/Practicals/Router_Project/TOP_MODULE/rtl/router_reg.v" 56 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1652703094499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/maven learning/practicals/router_project/top_module/rtl/router_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file /maven learning/practicals/router_project/top_module/rtl/router_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 router_reg " "Found entity 1: router_reg" {  } { { "../../rtl/router_reg.v" "" { Text "D:/Maven Learning/Practicals/Router_Project/TOP_MODULE/rtl/router_reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652703094501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652703094501 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "router_reg " "Elaborating entity \"router_reg\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1652703094527 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "packet_parity_byte router_reg.v(27) " "Verilog HDL or VHDL warning at router_reg.v(27): object \"packet_parity_byte\" assigned a value but never read" {  } { { "../../rtl/router_reg.v" "" { Text "D:/Maven Learning/Practicals/Router_Project/TOP_MODULE/rtl/router_reg.v" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652703094528 "|router_reg"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "packet_parity_loaded router_reg.v(28) " "Verilog HDL or VHDL warning at router_reg.v(28): object \"packet_parity_loaded\" assigned a value but never read" {  } { { "../../rtl/router_reg.v" "" { Text "D:/Maven Learning/Practicals/Router_Project/TOP_MODULE/rtl/router_reg.v" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652703094528 "|router_reg"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data_in router_reg.v(41) " "Verilog HDL Always Construct warning at router_reg.v(41): variable \"data_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../rtl/router_reg.v" "" { Text "D:/Maven Learning/Practicals/Router_Project/TOP_MODULE/rtl/router_reg.v" 41 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1652703094528 "|router_reg"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "header_byte router_reg.v(36) " "Verilog HDL Always Construct warning at router_reg.v(36): inferring latch(es) for variable \"header_byte\", which holds its previous value in one or more paths through the always construct" {  } { { "../../rtl/router_reg.v" "" { Text "D:/Maven Learning/Practicals/Router_Project/TOP_MODULE/rtl/router_reg.v" 36 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1652703094528 "|router_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "header_byte\[0\] router_reg.v(36) " "Inferred latch for \"header_byte\[0\]\" at router_reg.v(36)" {  } { { "../../rtl/router_reg.v" "" { Text "D:/Maven Learning/Practicals/Router_Project/TOP_MODULE/rtl/router_reg.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652703094530 "|router_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "header_byte\[1\] router_reg.v(36) " "Inferred latch for \"header_byte\[1\]\" at router_reg.v(36)" {  } { { "../../rtl/router_reg.v" "" { Text "D:/Maven Learning/Practicals/Router_Project/TOP_MODULE/rtl/router_reg.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652703094530 "|router_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "header_byte\[2\] router_reg.v(36) " "Inferred latch for \"header_byte\[2\]\" at router_reg.v(36)" {  } { { "../../rtl/router_reg.v" "" { Text "D:/Maven Learning/Practicals/Router_Project/TOP_MODULE/rtl/router_reg.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652703094530 "|router_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "header_byte\[3\] router_reg.v(36) " "Inferred latch for \"header_byte\[3\]\" at router_reg.v(36)" {  } { { "../../rtl/router_reg.v" "" { Text "D:/Maven Learning/Practicals/Router_Project/TOP_MODULE/rtl/router_reg.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652703094530 "|router_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "header_byte\[4\] router_reg.v(36) " "Inferred latch for \"header_byte\[4\]\" at router_reg.v(36)" {  } { { "../../rtl/router_reg.v" "" { Text "D:/Maven Learning/Practicals/Router_Project/TOP_MODULE/rtl/router_reg.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652703094530 "|router_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "header_byte\[5\] router_reg.v(36) " "Inferred latch for \"header_byte\[5\]\" at router_reg.v(36)" {  } { { "../../rtl/router_reg.v" "" { Text "D:/Maven Learning/Practicals/Router_Project/TOP_MODULE/rtl/router_reg.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652703094530 "|router_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "header_byte\[6\] router_reg.v(36) " "Inferred latch for \"header_byte\[6\]\" at router_reg.v(36)" {  } { { "../../rtl/router_reg.v" "" { Text "D:/Maven Learning/Practicals/Router_Project/TOP_MODULE/rtl/router_reg.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652703094530 "|router_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "header_byte\[7\] router_reg.v(36) " "Inferred latch for \"header_byte\[7\]\" at router_reg.v(36)" {  } { { "../../rtl/router_reg.v" "" { Text "D:/Maven Learning/Practicals/Router_Project/TOP_MODULE/rtl/router_reg.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652703094530 "|router_reg"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1652703094923 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Maven Learning/Practicals/Router_Project/TOP_MODULE/quartus/Resgister/output_files/router_reg.map.smsg " "Generated suppressed messages file D:/Maven Learning/Practicals/Router_Project/TOP_MODULE/quartus/Resgister/output_files/router_reg.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652703095076 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1652703095168 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652703095168 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "73 " "Implemented 73 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1652703095195 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1652703095195 ""} { "Info" "ICUT_CUT_TM_LCELLS" "44 " "Implemented 44 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1652703095195 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1652703095195 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4870 " "Peak virtual memory: 4870 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1652703095204 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 16 17:41:35 2022 " "Processing ended: Mon May 16 17:41:35 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1652703095204 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1652703095204 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1652703095204 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1652703095204 ""}
