Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.1 (win64) Build 2580384 Sat Jun 29 08:12:21 MDT 2019
| Date         : Sun Nov 17 21:01:43 2019
| Host         : DESKTOP-1M6FA7L running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file multiplicador_timing_summary_routed.rpt -pb multiplicador_timing_summary_routed.pb -rpx multiplicador_timing_summary_routed.rpx -warn_on_violation
| Design       : multiplicador
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.004        0.000                      0                  109        0.202        0.000                      0                  109        4.500        0.000                       0                    72  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.004        0.000                      0                  109        0.202        0.000                      0                  109        4.500        0.000                       0                    72  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.004ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.202ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.004ns  (required time - arrival time)
  Source:                 mod_debouncer/count_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mod_debouncer/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.645ns  (logic 0.916ns (25.130%)  route 2.729ns (74.870%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.638     5.159    mod_debouncer/CLK
    SLICE_X2Y6           FDCE                                         r  mod_debouncer/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y6           FDCE (Prop_fdce_C_Q)         0.518     5.677 r  mod_debouncer/count_reg[16]/Q
                         net (fo=2, routed)           0.987     6.664    mod_debouncer/count_reg[16]
    SLICE_X4Y3           LUT4 (Prop_lut4_I1_O)        0.124     6.788 r  mod_debouncer/FSM_sequential_state[1]_i_3/O
                         net (fo=1, routed)           0.646     7.435    mod_debouncer/FSM_sequential_state[1]_i_3_n_0
    SLICE_X4Y4           LUT6 (Prop_lut6_I0_O)        0.124     7.559 f  mod_debouncer/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.585     8.144    mod_debouncer/FSM_sequential_state[1]_i_2_n_0
    SLICE_X4Y3           LUT4 (Prop_lut4_I3_O)        0.150     8.294 r  mod_debouncer/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.510     8.804    mod_debouncer/FSM_sequential_state[0]_i_1_n_0
    SLICE_X5Y3           FDCE                                         r  mod_debouncer/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.517    14.858    mod_debouncer/CLK
    SLICE_X5Y3           FDCE                                         r  mod_debouncer/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X5Y3           FDCE (Setup_fdce_C_D)       -0.275    14.808    mod_debouncer/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         14.808    
                         arrival time                          -8.804    
  -------------------------------------------------------------------
                         slack                                  6.004    

Slack (MET) :             6.064ns  (required time - arrival time)
  Source:                 mod_debouncer/count_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mod_debouncer/count_reg[20]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.706ns  (logic 0.890ns (24.018%)  route 2.816ns (75.982%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.638     5.159    mod_debouncer/CLK
    SLICE_X2Y6           FDCE                                         r  mod_debouncer/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y6           FDCE (Prop_fdce_C_Q)         0.518     5.677 r  mod_debouncer/count_reg[16]/Q
                         net (fo=2, routed)           0.987     6.664    mod_debouncer/count_reg[16]
    SLICE_X4Y3           LUT4 (Prop_lut4_I1_O)        0.124     6.788 r  mod_debouncer/FSM_sequential_state[1]_i_3/O
                         net (fo=1, routed)           0.646     7.435    mod_debouncer/FSM_sequential_state[1]_i_3_n_0
    SLICE_X4Y4           LUT6 (Prop_lut6_I0_O)        0.124     7.559 f  mod_debouncer/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.438     7.997    mod_debouncer/FSM_sequential_state[1]_i_2_n_0
    SLICE_X4Y5           LUT4 (Prop_lut4_I3_O)        0.124     8.121 r  mod_debouncer/count[0]_i_1/O
                         net (fo=23, routed)          0.744     8.865    mod_debouncer/count[0]_i_1_n_0
    SLICE_X2Y7           FDCE                                         r  mod_debouncer/count_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.518    14.859    mod_debouncer/CLK
    SLICE_X2Y7           FDCE                                         r  mod_debouncer/count_reg[20]/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X2Y7           FDCE (Setup_fdce_C_CE)      -0.169    14.929    mod_debouncer/count_reg[20]
  -------------------------------------------------------------------
                         required time                         14.929    
                         arrival time                          -8.865    
  -------------------------------------------------------------------
                         slack                                  6.064    

Slack (MET) :             6.064ns  (required time - arrival time)
  Source:                 mod_debouncer/count_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mod_debouncer/count_reg[21]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.706ns  (logic 0.890ns (24.018%)  route 2.816ns (75.982%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.638     5.159    mod_debouncer/CLK
    SLICE_X2Y6           FDCE                                         r  mod_debouncer/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y6           FDCE (Prop_fdce_C_Q)         0.518     5.677 r  mod_debouncer/count_reg[16]/Q
                         net (fo=2, routed)           0.987     6.664    mod_debouncer/count_reg[16]
    SLICE_X4Y3           LUT4 (Prop_lut4_I1_O)        0.124     6.788 r  mod_debouncer/FSM_sequential_state[1]_i_3/O
                         net (fo=1, routed)           0.646     7.435    mod_debouncer/FSM_sequential_state[1]_i_3_n_0
    SLICE_X4Y4           LUT6 (Prop_lut6_I0_O)        0.124     7.559 f  mod_debouncer/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.438     7.997    mod_debouncer/FSM_sequential_state[1]_i_2_n_0
    SLICE_X4Y5           LUT4 (Prop_lut4_I3_O)        0.124     8.121 r  mod_debouncer/count[0]_i_1/O
                         net (fo=23, routed)          0.744     8.865    mod_debouncer/count[0]_i_1_n_0
    SLICE_X2Y7           FDCE                                         r  mod_debouncer/count_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.518    14.859    mod_debouncer/CLK
    SLICE_X2Y7           FDCE                                         r  mod_debouncer/count_reg[21]/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X2Y7           FDCE (Setup_fdce_C_CE)      -0.169    14.929    mod_debouncer/count_reg[21]
  -------------------------------------------------------------------
                         required time                         14.929    
                         arrival time                          -8.865    
  -------------------------------------------------------------------
                         slack                                  6.064    

Slack (MET) :             6.064ns  (required time - arrival time)
  Source:                 mod_debouncer/count_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mod_debouncer/count_reg[22]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.706ns  (logic 0.890ns (24.018%)  route 2.816ns (75.982%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.638     5.159    mod_debouncer/CLK
    SLICE_X2Y6           FDCE                                         r  mod_debouncer/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y6           FDCE (Prop_fdce_C_Q)         0.518     5.677 r  mod_debouncer/count_reg[16]/Q
                         net (fo=2, routed)           0.987     6.664    mod_debouncer/count_reg[16]
    SLICE_X4Y3           LUT4 (Prop_lut4_I1_O)        0.124     6.788 r  mod_debouncer/FSM_sequential_state[1]_i_3/O
                         net (fo=1, routed)           0.646     7.435    mod_debouncer/FSM_sequential_state[1]_i_3_n_0
    SLICE_X4Y4           LUT6 (Prop_lut6_I0_O)        0.124     7.559 f  mod_debouncer/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.438     7.997    mod_debouncer/FSM_sequential_state[1]_i_2_n_0
    SLICE_X4Y5           LUT4 (Prop_lut4_I3_O)        0.124     8.121 r  mod_debouncer/count[0]_i_1/O
                         net (fo=23, routed)          0.744     8.865    mod_debouncer/count[0]_i_1_n_0
    SLICE_X2Y7           FDCE                                         r  mod_debouncer/count_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.518    14.859    mod_debouncer/CLK
    SLICE_X2Y7           FDCE                                         r  mod_debouncer/count_reg[22]/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X2Y7           FDCE (Setup_fdce_C_CE)      -0.169    14.929    mod_debouncer/count_reg[22]
  -------------------------------------------------------------------
                         required time                         14.929    
                         arrival time                          -8.865    
  -------------------------------------------------------------------
                         slack                                  6.064    

Slack (MET) :             6.154ns  (required time - arrival time)
  Source:                 mod_debouncer/count_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mod_debouncer/count_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.618ns  (logic 0.890ns (24.601%)  route 2.728ns (75.399%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.638     5.159    mod_debouncer/CLK
    SLICE_X2Y6           FDCE                                         r  mod_debouncer/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y6           FDCE (Prop_fdce_C_Q)         0.518     5.677 r  mod_debouncer/count_reg[16]/Q
                         net (fo=2, routed)           0.987     6.664    mod_debouncer/count_reg[16]
    SLICE_X4Y3           LUT4 (Prop_lut4_I1_O)        0.124     6.788 r  mod_debouncer/FSM_sequential_state[1]_i_3/O
                         net (fo=1, routed)           0.646     7.435    mod_debouncer/FSM_sequential_state[1]_i_3_n_0
    SLICE_X4Y4           LUT6 (Prop_lut6_I0_O)        0.124     7.559 f  mod_debouncer/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.438     7.997    mod_debouncer/FSM_sequential_state[1]_i_2_n_0
    SLICE_X4Y5           LUT4 (Prop_lut4_I3_O)        0.124     8.121 r  mod_debouncer/count[0]_i_1/O
                         net (fo=23, routed)          0.656     8.777    mod_debouncer/count[0]_i_1_n_0
    SLICE_X2Y2           FDCE                                         r  mod_debouncer/count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.520    14.861    mod_debouncer/CLK
    SLICE_X2Y2           FDCE                                         r  mod_debouncer/count_reg[0]/C
                         clock pessimism              0.274    15.135    
                         clock uncertainty           -0.035    15.100    
    SLICE_X2Y2           FDCE (Setup_fdce_C_CE)      -0.169    14.931    mod_debouncer/count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.931    
                         arrival time                          -8.777    
  -------------------------------------------------------------------
                         slack                                  6.154    

Slack (MET) :             6.154ns  (required time - arrival time)
  Source:                 mod_debouncer/count_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mod_debouncer/count_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.618ns  (logic 0.890ns (24.601%)  route 2.728ns (75.399%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.638     5.159    mod_debouncer/CLK
    SLICE_X2Y6           FDCE                                         r  mod_debouncer/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y6           FDCE (Prop_fdce_C_Q)         0.518     5.677 r  mod_debouncer/count_reg[16]/Q
                         net (fo=2, routed)           0.987     6.664    mod_debouncer/count_reg[16]
    SLICE_X4Y3           LUT4 (Prop_lut4_I1_O)        0.124     6.788 r  mod_debouncer/FSM_sequential_state[1]_i_3/O
                         net (fo=1, routed)           0.646     7.435    mod_debouncer/FSM_sequential_state[1]_i_3_n_0
    SLICE_X4Y4           LUT6 (Prop_lut6_I0_O)        0.124     7.559 f  mod_debouncer/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.438     7.997    mod_debouncer/FSM_sequential_state[1]_i_2_n_0
    SLICE_X4Y5           LUT4 (Prop_lut4_I3_O)        0.124     8.121 r  mod_debouncer/count[0]_i_1/O
                         net (fo=23, routed)          0.656     8.777    mod_debouncer/count[0]_i_1_n_0
    SLICE_X2Y2           FDCE                                         r  mod_debouncer/count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.520    14.861    mod_debouncer/CLK
    SLICE_X2Y2           FDCE                                         r  mod_debouncer/count_reg[1]/C
                         clock pessimism              0.274    15.135    
                         clock uncertainty           -0.035    15.100    
    SLICE_X2Y2           FDCE (Setup_fdce_C_CE)      -0.169    14.931    mod_debouncer/count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.931    
                         arrival time                          -8.777    
  -------------------------------------------------------------------
                         slack                                  6.154    

Slack (MET) :             6.154ns  (required time - arrival time)
  Source:                 mod_debouncer/count_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mod_debouncer/count_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.618ns  (logic 0.890ns (24.601%)  route 2.728ns (75.399%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.638     5.159    mod_debouncer/CLK
    SLICE_X2Y6           FDCE                                         r  mod_debouncer/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y6           FDCE (Prop_fdce_C_Q)         0.518     5.677 r  mod_debouncer/count_reg[16]/Q
                         net (fo=2, routed)           0.987     6.664    mod_debouncer/count_reg[16]
    SLICE_X4Y3           LUT4 (Prop_lut4_I1_O)        0.124     6.788 r  mod_debouncer/FSM_sequential_state[1]_i_3/O
                         net (fo=1, routed)           0.646     7.435    mod_debouncer/FSM_sequential_state[1]_i_3_n_0
    SLICE_X4Y4           LUT6 (Prop_lut6_I0_O)        0.124     7.559 f  mod_debouncer/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.438     7.997    mod_debouncer/FSM_sequential_state[1]_i_2_n_0
    SLICE_X4Y5           LUT4 (Prop_lut4_I3_O)        0.124     8.121 r  mod_debouncer/count[0]_i_1/O
                         net (fo=23, routed)          0.656     8.777    mod_debouncer/count[0]_i_1_n_0
    SLICE_X2Y2           FDCE                                         r  mod_debouncer/count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.520    14.861    mod_debouncer/CLK
    SLICE_X2Y2           FDCE                                         r  mod_debouncer/count_reg[2]/C
                         clock pessimism              0.274    15.135    
                         clock uncertainty           -0.035    15.100    
    SLICE_X2Y2           FDCE (Setup_fdce_C_CE)      -0.169    14.931    mod_debouncer/count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.931    
                         arrival time                          -8.777    
  -------------------------------------------------------------------
                         slack                                  6.154    

Slack (MET) :             6.154ns  (required time - arrival time)
  Source:                 mod_debouncer/count_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mod_debouncer/count_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.618ns  (logic 0.890ns (24.601%)  route 2.728ns (75.399%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.638     5.159    mod_debouncer/CLK
    SLICE_X2Y6           FDCE                                         r  mod_debouncer/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y6           FDCE (Prop_fdce_C_Q)         0.518     5.677 r  mod_debouncer/count_reg[16]/Q
                         net (fo=2, routed)           0.987     6.664    mod_debouncer/count_reg[16]
    SLICE_X4Y3           LUT4 (Prop_lut4_I1_O)        0.124     6.788 r  mod_debouncer/FSM_sequential_state[1]_i_3/O
                         net (fo=1, routed)           0.646     7.435    mod_debouncer/FSM_sequential_state[1]_i_3_n_0
    SLICE_X4Y4           LUT6 (Prop_lut6_I0_O)        0.124     7.559 f  mod_debouncer/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.438     7.997    mod_debouncer/FSM_sequential_state[1]_i_2_n_0
    SLICE_X4Y5           LUT4 (Prop_lut4_I3_O)        0.124     8.121 r  mod_debouncer/count[0]_i_1/O
                         net (fo=23, routed)          0.656     8.777    mod_debouncer/count[0]_i_1_n_0
    SLICE_X2Y2           FDCE                                         r  mod_debouncer/count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.520    14.861    mod_debouncer/CLK
    SLICE_X2Y2           FDCE                                         r  mod_debouncer/count_reg[3]/C
                         clock pessimism              0.274    15.135    
                         clock uncertainty           -0.035    15.100    
    SLICE_X2Y2           FDCE (Setup_fdce_C_CE)      -0.169    14.931    mod_debouncer/count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.931    
                         arrival time                          -8.777    
  -------------------------------------------------------------------
                         slack                                  6.154    

Slack (MET) :             6.193ns  (required time - arrival time)
  Source:                 mod_debouncer/count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mod_debouncer/count_reg[16]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.578ns  (logic 0.890ns (24.876%)  route 2.688ns (75.124%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.638     5.159    mod_debouncer/CLK
    SLICE_X2Y3           FDCE                                         r  mod_debouncer/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y3           FDCE (Prop_fdce_C_Q)         0.518     5.677 r  mod_debouncer/count_reg[5]/Q
                         net (fo=2, routed)           0.816     6.493    mod_debouncer/count_reg[5]
    SLICE_X4Y3           LUT4 (Prop_lut4_I1_O)        0.124     6.617 f  mod_debouncer/FSM_sequential_state[1]_i_4/O
                         net (fo=1, routed)           0.815     7.433    mod_debouncer/FSM_sequential_state[1]_i_4_n_0
    SLICE_X4Y4           LUT6 (Prop_lut6_I1_O)        0.124     7.557 f  mod_debouncer/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.438     7.995    mod_debouncer/FSM_sequential_state[1]_i_2_n_0
    SLICE_X4Y5           LUT4 (Prop_lut4_I3_O)        0.124     8.119 r  mod_debouncer/count[0]_i_1/O
                         net (fo=23, routed)          0.618     8.737    mod_debouncer/count[0]_i_1_n_0
    SLICE_X2Y6           FDCE                                         r  mod_debouncer/count_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.519    14.860    mod_debouncer/CLK
    SLICE_X2Y6           FDCE                                         r  mod_debouncer/count_reg[16]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X2Y6           FDCE (Setup_fdce_C_CE)      -0.169    14.930    mod_debouncer/count_reg[16]
  -------------------------------------------------------------------
                         required time                         14.930    
                         arrival time                          -8.737    
  -------------------------------------------------------------------
                         slack                                  6.193    

Slack (MET) :             6.193ns  (required time - arrival time)
  Source:                 mod_debouncer/count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mod_debouncer/count_reg[17]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.578ns  (logic 0.890ns (24.876%)  route 2.688ns (75.124%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.638     5.159    mod_debouncer/CLK
    SLICE_X2Y3           FDCE                                         r  mod_debouncer/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y3           FDCE (Prop_fdce_C_Q)         0.518     5.677 r  mod_debouncer/count_reg[5]/Q
                         net (fo=2, routed)           0.816     6.493    mod_debouncer/count_reg[5]
    SLICE_X4Y3           LUT4 (Prop_lut4_I1_O)        0.124     6.617 f  mod_debouncer/FSM_sequential_state[1]_i_4/O
                         net (fo=1, routed)           0.815     7.433    mod_debouncer/FSM_sequential_state[1]_i_4_n_0
    SLICE_X4Y4           LUT6 (Prop_lut6_I1_O)        0.124     7.557 f  mod_debouncer/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.438     7.995    mod_debouncer/FSM_sequential_state[1]_i_2_n_0
    SLICE_X4Y5           LUT4 (Prop_lut4_I3_O)        0.124     8.119 r  mod_debouncer/count[0]_i_1/O
                         net (fo=23, routed)          0.618     8.737    mod_debouncer/count[0]_i_1_n_0
    SLICE_X2Y6           FDCE                                         r  mod_debouncer/count_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.519    14.860    mod_debouncer/CLK
    SLICE_X2Y6           FDCE                                         r  mod_debouncer/count_reg[17]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X2Y6           FDCE (Setup_fdce_C_CE)      -0.169    14.930    mod_debouncer/count_reg[17]
  -------------------------------------------------------------------
                         required time                         14.930    
                         arrival time                          -8.737    
  -------------------------------------------------------------------
                         slack                                  6.193    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 mod_ASM/mod_data_path/register_n/B_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mod_ASM/mod_Controller/FSM_onehot_STATE_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.209ns (61.595%)  route 0.130ns (38.405%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.596     1.479    mod_ASM/mod_data_path/register_n/CLK
    SLICE_X2Y0           FDRE                                         r  mod_ASM/mod_data_path/register_n/B_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y0           FDRE (Prop_fdre_C_Q)         0.164     1.643 r  mod_ASM/mod_data_path/register_n/B_reg[7]/Q
                         net (fo=3, routed)           0.130     1.773    mod_ASM/mod_data_path/register_n/B_reg[7]
    SLICE_X2Y1           LUT6 (Prop_lut6_I4_O)        0.045     1.818 r  mod_ASM/mod_data_path/register_n/FSM_onehot_STATE[3]_i_1/O
                         net (fo=1, routed)           0.000     1.818    mod_ASM/mod_Controller/FSM_onehot_STATE_reg[3]_0[1]
    SLICE_X2Y1           FDRE                                         r  mod_ASM/mod_Controller/FSM_onehot_STATE_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.867     1.994    mod_ASM/mod_Controller/CLK
    SLICE_X2Y1           FDRE                                         r  mod_ASM/mod_Controller/FSM_onehot_STATE_reg[3]/C
                         clock pessimism             -0.499     1.495    
    SLICE_X2Y1           FDRE (Hold_fdre_C_D)         0.121     1.616    mod_ASM/mod_Controller/FSM_onehot_STATE_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 mod_debouncer/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mod_ASM/mod_Controller/FSM_onehot_STATE_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.278%)  route 0.145ns (43.722%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.593     1.476    mod_debouncer/CLK
    SLICE_X5Y3           FDCE                                         r  mod_debouncer/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y3           FDCE (Prop_fdce_C_Q)         0.141     1.617 r  mod_debouncer/FSM_sequential_state_reg[0]/Q
                         net (fo=29, routed)          0.145     1.762    mod_ASM/mod_Controller/state[0]
    SLICE_X4Y3           LUT6 (Prop_lut6_I2_O)        0.045     1.807 r  mod_ASM/mod_Controller/FSM_onehot_STATE[0]_i_1/O
                         net (fo=1, routed)           0.000     1.807    mod_ASM/mod_Controller/FSM_onehot_STATE[0]_i_1_n_0
    SLICE_X4Y3           FDSE                                         r  mod_ASM/mod_Controller/FSM_onehot_STATE_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.864     1.991    mod_ASM/mod_Controller/CLK
    SLICE_X4Y3           FDSE                                         r  mod_ASM/mod_Controller/FSM_onehot_STATE_reg[0]/C
                         clock pessimism             -0.502     1.489    
    SLICE_X4Y3           FDSE (Hold_fdse_C_D)         0.091     1.580    mod_ASM/mod_Controller/FSM_onehot_STATE_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 mod_debouncer/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mod_ASM/mod_Controller/FSM_onehot_STATE_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (56.108%)  route 0.146ns (43.892%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.593     1.476    mod_debouncer/CLK
    SLICE_X5Y3           FDCE                                         r  mod_debouncer/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y3           FDCE (Prop_fdce_C_Q)         0.141     1.617 f  mod_debouncer/FSM_sequential_state_reg[0]/Q
                         net (fo=29, routed)          0.146     1.763    mod_debouncer/state[0]
    SLICE_X4Y3           LUT4 (Prop_lut4_I3_O)        0.045     1.808 r  mod_debouncer/FSM_onehot_STATE[1]_i_1/O
                         net (fo=1, routed)           0.000     1.808    mod_ASM/mod_Controller/FSM_onehot_STATE_reg[3]_0[0]
    SLICE_X4Y3           FDRE                                         r  mod_ASM/mod_Controller/FSM_onehot_STATE_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.864     1.991    mod_ASM/mod_Controller/CLK
    SLICE_X4Y3           FDRE                                         r  mod_ASM/mod_Controller/FSM_onehot_STATE_reg[1]/C
                         clock pessimism             -0.502     1.489    
    SLICE_X4Y3           FDRE (Hold_fdre_C_D)         0.092     1.581    mod_ASM/mod_Controller/FSM_onehot_STATE_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 mod_ASM/mod_data_path/register_n/B_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mod_ASM/mod_data_path/register_n/B_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.186ns (50.335%)  route 0.184ns (49.665%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.596     1.479    mod_ASM/mod_data_path/register_n/CLK
    SLICE_X3Y1           FDRE                                         r  mod_ASM/mod_data_path/register_n/B_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y1           FDRE (Prop_fdre_C_Q)         0.141     1.620 r  mod_ASM/mod_data_path/register_n/B_reg[1]/Q
                         net (fo=5, routed)           0.184     1.804    mod_ASM/mod_data_path/register_n/B_reg[1]
    SLICE_X2Y0           LUT6 (Prop_lut6_I1_O)        0.045     1.849 r  mod_ASM/mod_data_path/register_n/B[4]_i_1/O
                         net (fo=1, routed)           0.000     1.849    mod_ASM/mod_data_path/register_n/B[4]_i_1_n_0
    SLICE_X2Y0           FDRE                                         r  mod_ASM/mod_data_path/register_n/B_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.867     1.994    mod_ASM/mod_data_path/register_n/CLK
    SLICE_X2Y0           FDRE                                         r  mod_ASM/mod_data_path/register_n/B_reg[4]/C
                         clock pessimism             -0.499     1.495    
    SLICE_X2Y0           FDRE (Hold_fdre_C_D)         0.120     1.615    mod_ASM/mod_data_path/register_n/B_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 mod_ASM/mod_data_path/register_n/B_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mod_ASM/mod_data_path/register_n/B_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.227ns (66.939%)  route 0.112ns (33.061%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.596     1.479    mod_ASM/mod_data_path/register_n/CLK
    SLICE_X3Y1           FDRE                                         r  mod_ASM/mod_data_path/register_n/B_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y1           FDRE (Prop_fdre_C_Q)         0.128     1.607 r  mod_ASM/mod_data_path/register_n/B_reg[0]/Q
                         net (fo=6, routed)           0.112     1.719    mod_ASM/mod_data_path/register_n/B_reg[0]_0[0]
    SLICE_X3Y1           LUT5 (Prop_lut5_I4_O)        0.099     1.818 r  mod_ASM/mod_data_path/register_n/B[2]_i_1/O
                         net (fo=1, routed)           0.000     1.818    mod_ASM/mod_data_path/register_n/A[2]
    SLICE_X3Y1           FDRE                                         r  mod_ASM/mod_data_path/register_n/B_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.867     1.994    mod_ASM/mod_data_path/register_n/CLK
    SLICE_X3Y1           FDRE                                         r  mod_ASM/mod_data_path/register_n/B_reg[2]/C
                         clock pessimism             -0.515     1.479    
    SLICE_X3Y1           FDRE (Hold_fdre_C_D)         0.092     1.571    mod_ASM/mod_data_path/register_n/B_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 mod_ASM/mod_data_path/register_n/B_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mod_ASM/mod_data_path/register_n/B_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.227ns (66.742%)  route 0.113ns (33.258%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.596     1.479    mod_ASM/mod_data_path/register_n/CLK
    SLICE_X3Y1           FDRE                                         r  mod_ASM/mod_data_path/register_n/B_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y1           FDRE (Prop_fdre_C_Q)         0.128     1.607 r  mod_ASM/mod_data_path/register_n/B_reg[0]/Q
                         net (fo=6, routed)           0.113     1.720    mod_ASM/mod_data_path/register_n/B_reg[0]_0[0]
    SLICE_X3Y1           LUT4 (Prop_lut4_I2_O)        0.099     1.819 r  mod_ASM/mod_data_path/register_n/B[1]_i_1/O
                         net (fo=1, routed)           0.000     1.819    mod_ASM/mod_data_path/register_n/A[1]
    SLICE_X3Y1           FDRE                                         r  mod_ASM/mod_data_path/register_n/B_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.867     1.994    mod_ASM/mod_data_path/register_n/CLK
    SLICE_X3Y1           FDRE                                         r  mod_ASM/mod_data_path/register_n/B_reg[1]/C
                         clock pessimism             -0.515     1.479    
    SLICE_X3Y1           FDRE (Hold_fdre_C_D)         0.091     1.570    mod_ASM/mod_data_path/register_n/B_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 mod_ASM/mod_data_path/register_n/B_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mod_ASM/mod_data_path/register_n/B_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.209ns (56.430%)  route 0.161ns (43.570%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.596     1.479    mod_ASM/mod_data_path/register_n/CLK
    SLICE_X2Y0           FDRE                                         r  mod_ASM/mod_data_path/register_n/B_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y0           FDRE (Prop_fdre_C_Q)         0.164     1.643 r  mod_ASM/mod_data_path/register_n/B_reg[3]/Q
                         net (fo=3, routed)           0.161     1.805    mod_ASM/mod_data_path/register_n/B_reg[3]
    SLICE_X2Y0           LUT6 (Prop_lut6_I2_O)        0.045     1.850 r  mod_ASM/mod_data_path/register_n/B[3]_i_1/O
                         net (fo=1, routed)           0.000     1.850    mod_ASM/mod_data_path/register_n/A[3]
    SLICE_X2Y0           FDRE                                         r  mod_ASM/mod_data_path/register_n/B_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.867     1.994    mod_ASM/mod_data_path/register_n/CLK
    SLICE_X2Y0           FDRE                                         r  mod_ASM/mod_data_path/register_n/B_reg[3]/C
                         clock pessimism             -0.515     1.479    
    SLICE_X2Y0           FDRE (Hold_fdre_C_D)         0.121     1.600    mod_ASM/mod_data_path/register_n/B_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 mod_ASM/mod_data_path/register_n/B_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mod_ASM/mod_data_path/register_n/B_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.247ns (66.637%)  route 0.124ns (33.363%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.596     1.479    mod_ASM/mod_data_path/register_n/CLK
    SLICE_X2Y0           FDRE                                         r  mod_ASM/mod_data_path/register_n/B_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y0           FDRE (Prop_fdre_C_Q)         0.148     1.627 r  mod_ASM/mod_data_path/register_n/B_reg[6]/Q
                         net (fo=4, routed)           0.124     1.751    mod_ASM/mod_data_path/register_n/B_reg[6]
    SLICE_X2Y0           LUT6 (Prop_lut6_I1_O)        0.099     1.850 r  mod_ASM/mod_data_path/register_n/B[7]_i_1/O
                         net (fo=1, routed)           0.000     1.850    mod_ASM/mod_data_path/register_n/B[7]_i_1_n_0
    SLICE_X2Y0           FDRE                                         r  mod_ASM/mod_data_path/register_n/B_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.867     1.994    mod_ASM/mod_data_path/register_n/CLK
    SLICE_X2Y0           FDRE                                         r  mod_ASM/mod_data_path/register_n/B_reg[7]/C
                         clock pessimism             -0.515     1.479    
    SLICE_X2Y0           FDRE (Hold_fdre_C_D)         0.121     1.600    mod_ASM/mod_data_path/register_n/B_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 mod_displays/contador_refresco_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mod_displays/contador_refresco_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.595     1.478    mod_displays/CLK
    SLICE_X3Y5           FDRE                                         r  mod_displays/contador_refresco_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y5           FDRE (Prop_fdre_C_Q)         0.141     1.619 r  mod_displays/contador_refresco_reg[11]/Q
                         net (fo=1, routed)           0.108     1.727    mod_displays/contador_refresco_reg_n_0_[11]
    SLICE_X3Y5           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.835 r  mod_displays/contador_refresco_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.835    mod_displays/contador_refresco_reg[8]_i_1_n_4
    SLICE_X3Y5           FDRE                                         r  mod_displays/contador_refresco_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.866     1.993    mod_displays/CLK
    SLICE_X3Y5           FDRE                                         r  mod_displays/contador_refresco_reg[11]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X3Y5           FDRE (Hold_fdre_C_D)         0.105     1.583    mod_displays/contador_refresco_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 mod_displays/contador_refresco_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mod_displays/contador_refresco_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.595     1.478    mod_displays/CLK
    SLICE_X3Y6           FDRE                                         r  mod_displays/contador_refresco_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y6           FDRE (Prop_fdre_C_Q)         0.141     1.619 r  mod_displays/contador_refresco_reg[15]/Q
                         net (fo=1, routed)           0.108     1.727    mod_displays/contador_refresco_reg_n_0_[15]
    SLICE_X3Y6           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.835 r  mod_displays/contador_refresco_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.835    mod_displays/contador_refresco_reg[12]_i_1_n_4
    SLICE_X3Y6           FDRE                                         r  mod_displays/contador_refresco_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.866     1.993    mod_displays/CLK
    SLICE_X3Y6           FDRE                                         r  mod_displays/contador_refresco_reg[15]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X3Y6           FDRE (Hold_fdre_C_D)         0.105     1.583    mod_displays/contador_refresco_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.252    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X4Y3     mod_ASM/mod_Controller/FSM_onehot_STATE_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y3     mod_ASM/mod_Controller/FSM_onehot_STATE_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y1     mod_ASM/mod_Controller/FSM_onehot_STATE_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y1     mod_ASM/mod_Controller/FSM_onehot_STATE_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y5     mod_ASM/mod_data_path/register_a/B_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y1     mod_ASM/mod_data_path/register_n/B_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y1     mod_ASM/mod_data_path/register_n/B_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y1     mod_ASM/mod_data_path/register_n/B_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y0     mod_ASM/mod_data_path/register_n/B_reg[3]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X4Y3     mod_ASM/mod_Controller/FSM_onehot_STATE_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y3     mod_ASM/mod_Controller/FSM_onehot_STATE_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y5     mod_ASM/mod_data_path/register_a/B_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y4     mod_ASM/mod_data_path/register_r/B_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y4     mod_ASM/mod_data_path/register_r/B_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y4     mod_ASM/mod_data_path/register_r/B_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y4     mod_ASM/mod_data_path/register_r/B_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y5     mod_ASM/mod_data_path/register_r/B_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y5     mod_ASM/mod_data_path/register_r/B_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y5     mod_ASM/mod_data_path/register_r/B_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y1     mod_ASM/mod_Controller/FSM_onehot_STATE_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y1     mod_ASM/mod_Controller/FSM_onehot_STATE_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y1     mod_ASM/mod_data_path/register_n/B_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y1     mod_ASM/mod_data_path/register_n/B_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y1     mod_ASM/mod_data_path/register_n/B_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y0     mod_ASM/mod_data_path/register_n/B_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y0     mod_ASM/mod_data_path/register_n/B_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y0     mod_ASM/mod_data_path/register_n/B_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y0     mod_ASM/mod_data_path/register_n/B_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y0     mod_ASM/mod_data_path/register_n/B_reg[7]/C



