# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../../../Source/cordic_top.v" \
"../../../../../../Source/unrolled_sub.v" \
"../../../../../../Simulation/tb1_sub.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
