.TH "CMSIS_NVIC" 3 "Version JSTDRVF4" "Joystick Driver" \" -*- nroff -*-
.ad l
.nh
.SH NAME
CMSIS_NVIC \- Nested Vectored Interrupt Controller (NVIC)
.PP
 \- Type definitions for the NVIC Registers\&.  

.SH SYNOPSIS
.br
.PP
.SS "Topics"

.in +1c
.ti -1c
.RI "\fBSystem Control Block (SCB)\fP"
.br
.RI "Type definitions for the System Control Block Registers\&. "
.in -1c
.SS "Data Structures"

.in +1c
.ti -1c
.RI "struct \fBNVIC_Type\fP"
.br
.RI "Structure type to access the Nested Vectored Interrupt Controller (NVIC)\&. "
.in -1c
.in +1c
.ti -1c
.RI "#define \fBNVIC_STIR_INTID_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBNVIC_STIR_INTID_Msk\fP   (0x1FFUL /*<< \fBNVIC_STIR_INTID_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBNVIC_STIR_INTID_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBNVIC_STIR_INTID_Msk\fP   (0x1FFUL /*<< \fBNVIC_STIR_INTID_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBNVIC_STIR_INTID_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBNVIC_STIR_INTID_Msk\fP   (0x1FFUL /*<< \fBNVIC_STIR_INTID_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBNVIC_STIR_INTID_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBNVIC_STIR_INTID_Msk\fP   (0x1FFUL /*<< \fBNVIC_STIR_INTID_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBNVIC_STIR_INTID_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBNVIC_STIR_INTID_Msk\fP   (0x1FFUL /*<< \fBNVIC_STIR_INTID_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBNVIC_STIR_INTID_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBNVIC_STIR_INTID_Msk\fP   (0x1FFUL /*<< \fBNVIC_STIR_INTID_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBNVIC_STIR_INTID_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBNVIC_STIR_INTID_Msk\fP   (0x1FFUL /*<< \fBNVIC_STIR_INTID_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBNVIC_STIR_INTID_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBNVIC_STIR_INTID_Msk\fP   (0x1FFUL /*<< \fBNVIC_STIR_INTID_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBNVIC_STIR_INTID_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBNVIC_STIR_INTID_Msk\fP   (0x1FFUL /*<< \fBNVIC_STIR_INTID_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBNVIC_STIR_INTID_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBNVIC_STIR_INTID_Msk\fP   (0x1FFUL /*<< \fBNVIC_STIR_INTID_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBNVIC_STIR_INTID_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBNVIC_STIR_INTID_Msk\fP   (0x1FFUL /*<< \fBNVIC_STIR_INTID_Pos\fP*/)"
.br
.in -1c
.SH "Detailed Description"
.PP 
Type definitions for the NVIC Registers\&. 


.SH "Macro Definition Documentation"
.PP 
.SS "#define NVIC_STIR_INTID_Msk   (0x1FFUL /*<< \fBNVIC_STIR_INTID_Pos\fP*/)"
STIR: INTLINESNUM Mask 
.PP
Definition at line \fB496\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define NVIC_STIR_INTID_Msk   (0x1FFUL /*<< \fBNVIC_STIR_INTID_Pos\fP*/)"
STIR: INTLINESNUM Mask 
.PP
Definition at line \fB489\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define NVIC_STIR_INTID_Msk   (0x1FFUL /*<< \fBNVIC_STIR_INTID_Pos\fP*/)"
STIR: INTLINESNUM Mask 
.PP
Definition at line \fB364\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define NVIC_STIR_INTID_Msk   (0x1FFUL /*<< \fBNVIC_STIR_INTID_Pos\fP*/)"
STIR: INTLINESNUM Mask 
.PP
Definition at line \fB489\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define NVIC_STIR_INTID_Msk   (0x1FFUL /*<< \fBNVIC_STIR_INTID_Pos\fP*/)"
STIR: INTLINESNUM Mask 
.PP
Definition at line \fB489\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define NVIC_STIR_INTID_Msk   (0x1FFUL /*<< \fBNVIC_STIR_INTID_Pos\fP*/)"
STIR: INTLINESNUM Mask 
.PP
Definition at line \fB430\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define NVIC_STIR_INTID_Msk   (0x1FFUL /*<< \fBNVIC_STIR_INTID_Pos\fP*/)"
STIR: INTLINESNUM Mask 
.PP
Definition at line \fB498\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define NVIC_STIR_INTID_Msk   (0x1FFUL /*<< \fBNVIC_STIR_INTID_Pos\fP*/)"
STIR: INTLINESNUM Mask 
.PP
Definition at line \fB445\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define NVIC_STIR_INTID_Msk   (0x1FFUL /*<< \fBNVIC_STIR_INTID_Pos\fP*/)"
STIR: INTLINESNUM Mask 
.PP
Definition at line \fB515\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define NVIC_STIR_INTID_Msk   (0x1FFUL /*<< \fBNVIC_STIR_INTID_Pos\fP*/)"
STIR: INTLINESNUM Mask 
.PP
Definition at line \fB364\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define NVIC_STIR_INTID_Msk   (0x1FFUL /*<< \fBNVIC_STIR_INTID_Pos\fP*/)"
STIR: INTLINESNUM Mask 
.PP
Definition at line \fB495\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define NVIC_STIR_INTID_Pos   0U"
STIR: INTLINESNUM Position 
.PP
Definition at line \fB495\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define NVIC_STIR_INTID_Pos   0U"
STIR: INTLINESNUM Position 
.PP
Definition at line \fB488\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define NVIC_STIR_INTID_Pos   0U"
STIR: INTLINESNUM Position 
.PP
Definition at line \fB363\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define NVIC_STIR_INTID_Pos   0U"
STIR: INTLINESNUM Position 
.PP
Definition at line \fB488\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define NVIC_STIR_INTID_Pos   0U"
STIR: INTLINESNUM Position 
.PP
Definition at line \fB488\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define NVIC_STIR_INTID_Pos   0U"
STIR: INTLINESNUM Position 
.PP
Definition at line \fB429\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define NVIC_STIR_INTID_Pos   0U"
STIR: INTLINESNUM Position 
.PP
Definition at line \fB497\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define NVIC_STIR_INTID_Pos   0U"
STIR: INTLINESNUM Position 
.PP
Definition at line \fB444\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define NVIC_STIR_INTID_Pos   0U"
STIR: INTLINESNUM Position 
.PP
Definition at line \fB514\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define NVIC_STIR_INTID_Pos   0U"
STIR: INTLINESNUM Position 
.PP
Definition at line \fB363\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define NVIC_STIR_INTID_Pos   0U"
STIR: INTLINESNUM Position 
.PP
Definition at line \fB494\fP of file \fBcore_starmc1\&.h\fP\&.
.SH "Author"
.PP 
Generated automatically by Doxygen for Joystick Driver from the source code\&.
