Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2.1 (win64) Build 3414424 Sun Dec 19 10:57:22 MST 2021
| Date         : Wed Mar  9 09:32:49 2022
| Host         : EUL10-C37V3J3 running 64-bit major release  (build 9200)
| Command      : report_utilization -file ring_oscillator_utilization_placed.rpt -pb ring_oscillator_utilization_placed.pb
| Design       : ring_oscillator
| Device       : xczu9eg-ffvb1156-2-e
| Speed File   : -2
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+------+-------+------------+-----------+-------+
|          Site Type         | Used | Fixed | Prohibited | Available | Util% |
+----------------------------+------+-------+------------+-----------+-------+
| CLB LUTs                   | 5352 |    32 |          0 |    274080 |  1.95 |
|   LUT as Logic             | 5332 |    32 |          0 |    274080 |  1.95 |
|   LUT as Memory            |   20 |     0 |          0 |    144000 |  0.01 |
|     LUT as Distributed RAM |   20 |     0 |            |           |       |
|     LUT as Shift Register  |    0 |     0 |            |           |       |
| CLB Registers              | 8432 |     0 |          0 |    548160 |  1.54 |
|   Register as Flip Flop    | 8432 |     0 |          0 |    548160 |  1.54 |
|   Register as Latch        |    0 |     0 |          0 |    548160 |  0.00 |
| CARRY8                     |   72 |     0 |          0 |     34260 |  0.21 |
| F7 Muxes                   |  785 |     0 |          0 |    137040 |  0.57 |
| F8 Muxes                   |  320 |     0 |          0 |     68520 |  0.47 |
| F9 Muxes                   |    0 |     0 |          0 |     34260 |  0.00 |
+----------------------------+------+-------+------------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 41    |          Yes |           - |          Set |
| 196   |          Yes |           - |        Reset |
| 33    |          Yes |         Set |            - |
| 8162  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+------+-------+------------+-----------+-------+
|                  Site Type                 | Used | Fixed | Prohibited | Available | Util% |
+--------------------------------------------+------+-------+------------+-----------+-------+
| CLB                                        | 1365 |     0 |          0 |     34260 |  3.98 |
|   CLBL                                     |  781 |     0 |            |           |       |
|   CLBM                                     |  584 |     0 |            |           |       |
| LUT as Logic                               | 5332 |    32 |          0 |    274080 |  1.95 |
|   using O5 output only                     |   61 |       |            |           |       |
|   using O6 output only                     | 4639 |       |            |           |       |
|   using O5 and O6                          |  632 |       |            |           |       |
| LUT as Memory                              |   20 |     0 |          0 |    144000 |  0.01 |
|   LUT as Distributed RAM                   |   20 |     0 |            |           |       |
|     using O5 output only                   |    0 |       |            |           |       |
|     using O6 output only                   |    0 |       |            |           |       |
|     using O5 and O6                        |   20 |       |            |           |       |
|   LUT as Shift Register                    |    0 |     0 |            |           |       |
| CLB Registers                              | 8432 |     0 |          0 |    548160 |  1.54 |
|   Register driven from within the CLB      | 4668 |       |            |           |       |
|   Register driven from outside the CLB     | 3764 |       |            |           |       |
|     LUT in front of the register is unused | 3230 |       |            |           |       |
|     LUT in front of the register is used   |  534 |       |            |           |       |
| Unique Control Sets                        |  140 |       |          0 |     68520 |  0.20 |
+--------------------------------------------+------+-------+------------+-----------+-------+
* * Note: Available Control Sets calculated as Slices * 2, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+------------+-----------+-------+
|     Site Type     | Used | Fixed | Prohibited | Available | Util% |
+-------------------+------+-------+------------+-----------+-------+
| Block RAM Tile    |  272 |     0 |          0 |       912 | 29.82 |
|   RAMB36/FIFO*    |  272 |     0 |          0 |       912 | 29.82 |
|     RAMB36E2 only |  272 |       |            |           |       |
|   RAMB18          |    0 |     0 |          0 |      1824 |  0.00 |
+-------------------+------+-------+------------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+-----------+------+-------+------------+-----------+-------+
| Site Type | Used | Fixed | Prohibited | Available | Util% |
+-----------+------+-------+------------+-----------+-------+
| DSPs      |    0 |     0 |          0 |      2520 |  0.00 |
+-----------+------+-------+------------+-----------+-------+


5. I/O
------

+------------------+------+-------+------------+-----------+-------+
|     Site Type    | Used | Fixed | Prohibited | Available | Util% |
+------------------+------+-------+------------+-----------+-------+
| Bonded IOB       |    6 |     6 |          0 |       328 |  1.83 |
| HPIOB_M          |    1 |     1 |          0 |        96 |  1.04 |
|   INPUT          |    1 |       |            |           |       |
|   OUTPUT         |    0 |       |            |           |       |
|   BIDIR          |    0 |       |            |           |       |
| HPIOB_S          |    1 |     1 |          0 |        96 |  1.04 |
|   INPUT          |    1 |       |            |           |       |
|   OUTPUT         |    0 |       |            |           |       |
|   BIDIR          |    0 |       |            |           |       |
| HDIOB_M          |    1 |     1 |          0 |        60 |  1.67 |
|   INPUT          |    0 |       |            |           |       |
|   OUTPUT         |    1 |       |            |           |       |
|   BIDIR          |    0 |       |            |           |       |
| HDIOB_S          |    3 |     3 |          0 |        60 |  5.00 |
|   INPUT          |    1 |       |            |           |       |
|   OUTPUT         |    2 |       |            |           |       |
|   BIDIR          |    0 |       |            |           |       |
| HPIOB_SNGL       |    0 |     0 |          0 |        16 |  0.00 |
| HPIOBDIFFINBUF   |    1 |     1 |          0 |        96 |  1.04 |
|   DIFFINBUF      |    1 |     1 |            |           |       |
| HPIOBDIFFOUTBUF  |    0 |     0 |          0 |        96 |  0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |          0 |        60 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |          0 |        32 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |          0 |      1248 |  0.00 |
| BITSLICE_TX      |    0 |     0 |          0 |        32 |  0.00 |
| RIU_OR           |    0 |     0 |          0 |        16 |  0.00 |
+------------------+------+-------+------------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+------------+-----------+-------+
|       Site Type      | Used | Fixed | Prohibited | Available | Util% |
+----------------------+------+-------+------------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    8 |     2 |          0 |       404 |  1.98 |
|   BUFGCE             |    8 |     2 |          0 |       116 |  6.90 |
|   BUFGCE_DIV         |    0 |     0 |          0 |        16 |  0.00 |
|   BUFG_GT            |    0 |     0 |          0 |       168 |  0.00 |
|   BUFG_PS            |    0 |     0 |          0 |        72 |  0.00 |
|   BUFGCTRL*          |    0 |     0 |          0 |        32 |  0.00 |
| PLL                  |    0 |     0 |          0 |         8 |  0.00 |
| MMCM                 |    2 |     0 |          0 |         4 | 50.00 |
+----------------------+------+-------+------------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+------------+-----------+-------+
|    Site Type    | Used | Fixed | Prohibited | Available | Util% |
+-----------------+------+-------+------------+-----------+-------+
| GTHE4_CHANNEL   |    0 |     0 |          0 |        24 |  0.00 |
| GTHE4_COMMON    |    0 |     0 |          0 |         6 |  0.00 |
| OBUFDS_GTE4     |    0 |     0 |          0 |        12 |  0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |          0 |        12 |  0.00 |
| PS8             |    0 |     0 |          0 |         1 |  0.00 |
| SYSMONE4        |    0 |     0 |          0 |         1 |  0.00 |
+-----------------+------+-------+------------+-----------+-------+


8. CONFIGURATION
----------------

+-------------+------+-------+------------+-----------+--------+
|  Site Type  | Used | Fixed | Prohibited | Available |  Util% |
+-------------+------+-------+------------+-----------+--------+
| BSCANE2     |    1 |     0 |          0 |         4 |  25.00 |
| DNA_PORTE2  |    1 |     0 |          0 |         1 | 100.00 |
| EFUSE_USR   |    0 |     0 |          0 |         1 |   0.00 |
| FRAME_ECCE4 |    0 |     0 |          0 |         1 |   0.00 |
| ICAPE3      |    0 |     0 |          0 |         2 |   0.00 |
| MASTER_JTAG |    0 |     0 |          0 |         1 |   0.00 |
| STARTUPE3   |    0 |     0 |          0 |         1 |   0.00 |
+-------------+------+-------+------------+-----------+--------+


9. Primitives
-------------

+------------+------+---------------------+
|  Ref Name  | Used | Functional Category |
+------------+------+---------------------+
| FDRE       | 8162 |            Register |
| LUT6       | 2158 |                 CLB |
| LUT3       | 1690 |                 CLB |
| LUT5       |  788 |                 CLB |
| MUXF7      |  785 |                 CLB |
| LUT1       |  554 |                 CLB |
| LUT4       |  388 |                 CLB |
| LUT2       |  386 |                 CLB |
| MUXF8      |  320 |                 CLB |
| RAMB36E2   |  272 |            BLOCKRAM |
| FDCE       |  196 |            Register |
| CARRY8     |   72 |                 CLB |
| FDPE       |   41 |            Register |
| RAMD32     |   36 |                 CLB |
| FDSE       |   33 |            Register |
| BUFGCE     |    8 |               Clock |
| RAMS32     |    4 |                 CLB |
| OBUF       |    3 |                 I/O |
| MMCME4_ADV |    2 |               Clock |
| IBUFCTRL   |    2 |              Others |
| INBUF      |    1 |                 I/O |
| DNA_PORTE2 |    1 |       Configuration |
| DIFFINBUF  |    1 |                 I/O |
| BSCANE2    |    1 |       Configuration |
+------------+------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+----------------------+------+
|       Ref Name       | Used |
+----------------------+------+
| ring_counter_fifo    |    4 |
| ring_vio             |    1 |
| raw_sample_vio       |    1 |
| raw_sample_fifo      |    1 |
| master_ring_pll_220m |    1 |
| jitter_vio           |    1 |
| dbg_hub              |    1 |
| clk_200_to_100       |    1 |
+----------------------+------+


