                                      1 ;--------------------------------------------------------
                                      2 ; File Created by SDCC : free open source ISO C Compiler 
                                      3 ; Version 4.2.14 #0 (Linux)
                                      4 ;--------------------------------------------------------
                                      5 	.module _divslong
                                      6 	.optsdcc -mds400 --model-flat24
                                      7 	
                                      8 ;--------------------------------------------------------
                                      9 ; CPU specific extensions
                                     10 ;--------------------------------------------------------
                                     11 	.DS80C390
                                     12 	.amode	2	; 24 bit flat addressing
                           000082    13 dpl	=	0x82
                           000083    14 dph	=	0x83
                           000084    15 dpl1	=	0x84
                           000085    16 dph1	=	0x85
                           000086    17 dps	=	0x86
                           000093    18 dpx	=	0x93
                           000095    19 dpx1	=	0x95
                           00009B    20 esp	=	0x9B
                           00009C    21 ap	=	0x9C
                           00009C    22 acc1	=	0x9C
                           0000D1    23 mcnt0	=	0xD1
                           0000D2    24 mcnt1	=	0xD2
                           0000D3    25 ma	=	0xD3
                           0000D4    26 mb	=	0xD4
                           0000D5    27 mc	=	0xD5
                           00009D    28 acon	=	0x9D
                           0000C6    29 mcon	=	0xC6
                           0000D1    30 F1	=	0xD1	; user flag
                                     31 ;--------------------------------------------------------
                                     32 ; Public variables in this module
                                     33 ;--------------------------------------------------------
                                     34 	.globl __divslong_PARM_2
                                     35 	.globl __divslong
                                     36 ;--------------------------------------------------------
                                     37 ; special function registers
                                     38 ;--------------------------------------------------------
                                     39 ;--------------------------------------------------------
                                     40 ; special function bits
                                     41 ;--------------------------------------------------------
                                     42 ;--------------------------------------------------------
                                     43 ; overlayable register banks
                                     44 ;--------------------------------------------------------
                                     45 	.area REG_BANK_0	(REL,OVR,DATA)
      000000                         46 	.ds 8
                                     47 	.area REG_BANK_3	(REL,OVR,DATA)
      000000                         48 	.ds 8
                                     49 ;--------------------------------------------------------
                                     50 ; internal ram data
                                     51 ;--------------------------------------------------------
                                     52 	.area DSEG    (DATA)
                                     53 ;--------------------------------------------------------
                                     54 ; overlayable items in internal ram
                                     55 ;--------------------------------------------------------
                                     56 ;--------------------------------------------------------
                                     57 ; indirectly addressable internal ram data
                                     58 ;--------------------------------------------------------
                                     59 	.area ISEG    (DATA)
                                     60 ;--------------------------------------------------------
                                     61 ; absolute internal ram data
                                     62 ;--------------------------------------------------------
                                     63 	.area IABS    (ABS,DATA)
                                     64 	.area IABS    (ABS,DATA)
                                     65 ;--------------------------------------------------------
                                     66 ; bit data
                                     67 ;--------------------------------------------------------
                                     68 	.area BSEG    (BIT)
                                     69 ;--------------------------------------------------------
                                     70 ; paged external ram data
                                     71 ;--------------------------------------------------------
                                     72 	.area PSEG    (PAG,XDATA)
                                     73 ;--------------------------------------------------------
                                     74 ; uninitialized external ram data
                                     75 ;--------------------------------------------------------
                                     76 	.area XSEG    (XDATA)
      000000                         77 __divslong_PARM_2:
      000000                         78 	.ds 4
      000004                         79 __divslong_sloc0_1_0:
      000004                         80 	.ds 4
                                     81 ;--------------------------------------------------------
                                     82 ; absolute external ram data
                                     83 ;--------------------------------------------------------
                                     84 	.area XABS    (ABS,XDATA)
                                     85 ;--------------------------------------------------------
                                     86 ; initialized external ram data
                                     87 ;--------------------------------------------------------
                                     88 	.area XISEG   (XDATA)
                                     89 ;--------------------------------------------------------
                                     90 ; global & static initialisations
                                     91 ;--------------------------------------------------------
                                     92 	.area HOME    (CODE)
                                     93 	.area GSINIT  (CODE)
                                     94 	.area GSFINAL (CODE)
                                     95 	.area GSINIT  (CODE)
                                     96 ;--------------------------------------------------------
                                     97 ; Home
                                     98 ;--------------------------------------------------------
                                     99 	.area HOME    (CODE)
                                    100 	.area HOME    (CODE)
                                    101 ;--------------------------------------------------------
                                    102 ; code
                                    103 ;--------------------------------------------------------
                                    104 	.area CSEG    (CODE)
                                    105 ;------------------------------------------------------------
                                    106 ;Allocation info for local variables in function '_divslong'
                                    107 ;------------------------------------------------------------
                                    108 ;y                         Allocated with name '__divslong_PARM_2'
                                    109 ;x                         Allocated to registers r2 r3 r4 r5 
                                    110 ;r                         Allocated to registers r2 r3 r4 r5 
                                    111 ;sloc0                     Allocated with name '__divslong_sloc0_1_0'
                                    112 ;------------------------------------------------------------
                                    113 ;	_divslong.c:265: _divslong (long x, long y) __SDCC_NONBANKED
                                    114 ;	-----------------------------------------
                                    115 ;	 function _divslong
                                    116 ;	-----------------------------------------
      000000                        117 __divslong:
                           000002   118 	ar2 = 0x02
                           000003   119 	ar3 = 0x03
                           000004   120 	ar4 = 0x04
                           000005   121 	ar5 = 0x05
                           000006   122 	ar6 = 0x06
                           000007   123 	ar7 = 0x07
                           000000   124 	ar0 = 0x00
                           000001   125 	ar1 = 0x01
      000000 AA 82            [ 8]  126 	mov	r2,dpl
      000002 AB 83            [ 8]  127 	mov	r3,dph
      000004 AC 93            [ 8]  128 	mov	r4,dpx
      000006 AD F0            [ 8]  129 	mov	r5,b
                                    130 ;	_divslong.c:269: r = (unsigned long)(x < 0 ? -x : x) / (unsigned long)(y < 0 ? -y : y);
      000008 ED               [ 4]  131 	mov	a,r5
      000009 33               [ 4]  132 	rlc	a
      00000A E4               [ 4]  133 	clr	a
      00000B 33               [ 4]  134 	rlc	a
      00000C FE               [ 4]  135 	mov  r6,a
      00000D 60 16            [12]  136 	jz  00106$
      00000F                        137 00122$:
      00000F 90s00r00r04      [12]  138 	mov	dptr,#__divslong_sloc0_1_0
      000013 C3               [ 4]  139 	clr	c
      000014 E4               [ 4]  140 	clr	a
      000015 9A               [ 4]  141 	subb	a,r2
      000016 F0               [ 8]  142 	movx	@dptr,a
      000017 E4               [ 4]  143 	clr	a
      000018 9B               [ 4]  144 	subb	a,r3
      000019 A3               [12]  145 	inc	dptr
      00001A F0               [ 8]  146 	movx	@dptr,a
      00001B E4               [ 4]  147 	clr	a
      00001C 9C               [ 4]  148 	subb	a,r4
      00001D A3               [12]  149 	inc	dptr
      00001E F0               [ 8]  150 	movx	@dptr,a
      00001F E4               [ 4]  151 	clr	a
      000020 9D               [ 4]  152 	subb	a,r5
      000021 A3               [12]  153 	inc	dptr
      000022 F0               [ 8]  154 	movx	@dptr,a
      000023 80 0F            [12]  155 	sjmp 00107$
      000025                        156 00106$:
                                    157 ;	genAssign: resultIsFar = TRUE
      000025 90s00r00r04      [12]  158 	mov	dptr,#__divslong_sloc0_1_0
      000029 EA               [ 4]  159 	mov	a,r2
      00002A F0               [ 8]  160 	movx	@dptr,a
      00002B A3               [12]  161 	inc	dptr
      00002C EB               [ 4]  162 	mov	a,r3
      00002D F0               [ 8]  163 	movx	@dptr,a
      00002E A3               [12]  164 	inc	dptr
      00002F EC               [ 4]  165 	mov	a,r4
      000030 F0               [ 8]  166 	movx	@dptr,a
      000031 A3               [12]  167 	inc	dptr
      000032 ED               [ 4]  168 	mov	a,r5
      000033 F0               [ 8]  169 	movx	@dptr,a
      000034                        170 00107$:
      000034 90s00r00r04      [12]  171 	mov	dptr,#__divslong_sloc0_1_0
      000038 E0               [ 8]  172 	movx	a,@dptr
      000039 FA               [ 4]  173 	mov	r2,a
      00003A A3               [12]  174 	inc	dptr
      00003B E0               [ 8]  175 	movx	a,@dptr
      00003C FB               [ 4]  176 	mov	r3,a
      00003D A3               [12]  177 	inc	dptr
      00003E E0               [ 8]  178 	movx	a,@dptr
      00003F FC               [ 4]  179 	mov	r4,a
      000040 A3               [12]  180 	inc	dptr
      000041 E0               [ 8]  181 	movx	a,@dptr
      000042 FD               [ 4]  182 	mov	r5,a
      000043 90s00r00r00      [12]  183 	mov	dptr,#__divslong_PARM_2
      000047 A3               [12]  184 	inc	dptr
      000048 A3               [12]  185 	inc	dptr
      000049 A3               [12]  186 	inc	dptr
      00004A E0               [ 8]  187 	movx	a,@dptr
      00004B 33               [ 4]  188 	rlc	a
      00004C E4               [ 4]  189 	clr	a
      00004D 33               [ 4]  190 	rlc	a
      00004E FF               [ 4]  191 	mov  r7,a
      00004F 60 3B            [12]  192 	jz  00108$
      000051                        193 00123$:
      000051 90s00r00r00      [12]  194 	mov	dptr,#__divslong_PARM_2
      000055 75 86 01         [12]  195 	mov	dps, #1
      000058 90s00r00r04      [12]  196 	mov	dptr, #__divslong_sloc0_1_0
      00005C 15 86            [ 8]  197 	dec	dps
      00005E E0               [ 8]  198 	movx	a,@dptr
      00005F D3               [ 4]  199 	setb	c
      000060 F4               [ 4]  200 	cpl	a
      000061 34 00            [ 8]  201 	addc	a,#0x00
      000063 05 86            [ 8]  202 	inc	dps
      000065 F0               [ 8]  203 	movx	@dptr,a
      000066 15 86            [ 8]  204 	dec	dps
      000068 A3               [12]  205 	inc	dptr
      000069 E0               [ 8]  206 	movx	a,@dptr
      00006A F4               [ 4]  207 	cpl	a
      00006B 34 00            [ 8]  208 	addc	a,#0x00
      00006D 05 86            [ 8]  209 	inc	dps
      00006F A3               [12]  210 	inc	dptr
      000070 F0               [ 8]  211 	movx	@dptr,a
      000071 15 86            [ 8]  212 	dec	dps
      000073 A3               [12]  213 	inc	dptr
      000074 E0               [ 8]  214 	movx	a,@dptr
      000075 F4               [ 4]  215 	cpl	a
      000076 34 00            [ 8]  216 	addc	a,#0x00
      000078 05 86            [ 8]  217 	inc	dps
      00007A A3               [12]  218 	inc	dptr
      00007B F0               [ 8]  219 	movx	@dptr,a
      00007C 15 86            [ 8]  220 	dec	dps
      00007E A3               [12]  221 	inc	dptr
      00007F E0               [ 8]  222 	movx	a,@dptr
      000080 F4               [ 4]  223 	cpl	a
      000081 34 00            [ 8]  224 	addc	a,#0x00
      000083 05 86            [ 8]  225 	inc	dps
      000085 A3               [12]  226 	inc	dptr
      000086 F0               [ 8]  227 	movx	@dptr,a
      000087 75 86 00         [12]  228 	mov	dps,#0
      00008A 80 1C            [12]  229 	sjmp 00109$
      00008C                        230 00108$:
      00008C 90s00r00r00      [12]  231 	mov	dptr,#__divslong_PARM_2
                                    232 ;	genAssign: resultIsFar = TRUE
      000090 75 86 21         [12]  233 	mov	dps,#0x21
      000093 90s00r00r04      [12]  234 	mov	dptr,#__divslong_sloc0_1_0
      000097 E0               [ 8]  235 	movx	a,@dptr
      000098 F0               [ 8]  236 	movx	@dptr,a
      000099 A3               [12]  237 	inc	dptr
      00009A A3               [12]  238 	inc	dptr
      00009B E0               [ 8]  239 	movx	a,@dptr
      00009C F0               [ 8]  240 	movx	@dptr,a
      00009D A3               [12]  241 	inc	dptr
      00009E A3               [12]  242 	inc	dptr
      00009F E0               [ 8]  243 	movx	a,@dptr
      0000A0 F0               [ 8]  244 	movx	@dptr,a
      0000A1 A3               [12]  245 	inc	dptr
      0000A2 A3               [12]  246 	inc	dptr
      0000A3 E0               [ 8]  247 	movx	a,@dptr
      0000A4 F0               [ 8]  248 	movx	@dptr,a
      0000A5 75 86 00         [12]  249 	mov	dps,#0
      0000A8                        250 00109$:
      0000A8 90s00r00r04      [12]  251 	mov	dptr,#__divslong_sloc0_1_0
      0000AC 75 86 01         [12]  252 	mov	dps, #1
      0000AF 90s00r00r00      [12]  253 	mov	dptr, #__divulong_PARM_2
      0000B3 15 86            [ 8]  254 	dec	dps
      0000B5 E0               [ 8]  255 	movx	a,@dptr
      0000B6 05 86            [ 8]  256 	inc	dps
      0000B8 F0               [ 8]  257 	movx	@dptr,a
      0000B9 15 86            [ 8]  258 	dec	dps
      0000BB A3               [12]  259 	inc	dptr
      0000BC E0               [ 8]  260 	movx	a,@dptr
      0000BD 05 86            [ 8]  261 	inc	dps
      0000BF A3               [12]  262 	inc	dptr
      0000C0 F0               [ 8]  263 	movx	@dptr,a
      0000C1 15 86            [ 8]  264 	dec	dps
      0000C3 A3               [12]  265 	inc	dptr
      0000C4 E0               [ 8]  266 	movx	a,@dptr
      0000C5 05 86            [ 8]  267 	inc	dps
      0000C7 A3               [12]  268 	inc	dptr
      0000C8 F0               [ 8]  269 	movx	@dptr,a
      0000C9 15 86            [ 8]  270 	dec	dps
      0000CB A3               [12]  271 	inc	dptr
      0000CC E0               [ 8]  272 	movx	a,@dptr
      0000CD 05 86            [ 8]  273 	inc	dps
      0000CF A3               [12]  274 	inc	dptr
      0000D0 F0               [ 8]  275 	movx	@dptr,a
      0000D1 75 86 00         [12]  276 	mov	dps,#0
      0000D4 C0 06            [ 8]  277 	push	ar6
      0000D6 C0 07            [ 8]  278 	push	ar7
      0000D8 8A 82            [ 8]  279 	mov	dpl,r2
      0000DA 8B 83            [ 8]  280 	mov	dph,r3
      0000DC 8C 93            [ 8]  281 	mov	dpx,r4
      0000DE 8D F0            [ 8]  282 	mov	b,r5
      0000E0 12s00r00r00      [16]  283 	lcall	__divulong
      0000E4 AA 82            [ 8]  284 	mov	r2,dpl
      0000E6 AB 83            [ 8]  285 	mov	r3,dph
      0000E8 AC 93            [ 8]  286 	mov	r4,dpx
      0000EA AD F0            [ 8]  287 	mov	r5,b
      0000EC D0 07            [ 8]  288 	pop	ar7
      0000EE D0 06            [ 8]  289 	pop	ar6
                                    290 ;	genAssign: resultIsFar = TRUE
                                    291 ;	_divslong.c:270: if ((x < 0) ^ (y < 0))
      0000F0 EE               [ 4]  292 	mov	a,r6
      0000F1 6F               [ 4]  293 	xrl	a,r7
      0000F2 60 17            [12]  294 	jz  00102$
      0000F4                        295 00124$:
                                    296 ;	_divslong.c:271: return -r;
      0000F4 C3               [ 4]  297 	clr	c
      0000F5 E4               [ 4]  298 	clr	a
      0000F6 9A               [ 4]  299 	subb	a,r2
      0000F7 FE               [ 4]  300 	mov	r6,a
      0000F8 E4               [ 4]  301 	clr	a
      0000F9 9B               [ 4]  302 	subb	a,r3
      0000FA FF               [ 4]  303 	mov	r7,a
      0000FB E4               [ 4]  304 	clr	a
      0000FC 9C               [ 4]  305 	subb	a,r4
      0000FD F8               [ 4]  306 	mov	r0,a
      0000FE E4               [ 4]  307 	clr	a
      0000FF 9D               [ 4]  308 	subb	a,r5
      000100 F9               [ 4]  309 	mov	r1,a
      000101 8E 82            [ 8]  310 	mov	dpl,r6
      000103 8F 83            [ 8]  311 	mov	dph,r7
      000105 88 93            [ 8]  312 	mov	dpx,r0
      000107 89 F0            [ 8]  313 	mov	b,r1
      000109 80 08            [12]  314 	sjmp 00104$
      00010B                        315 00102$:
                                    316 ;	_divslong.c:273: return r;
      00010B 8A 82            [ 8]  317 	mov	dpl,r2
      00010D 8B 83            [ 8]  318 	mov	dph,r3
      00010F 8C 93            [ 8]  319 	mov	dpx,r4
      000111 8D F0            [ 8]  320 	mov	b,r5
      000113                        321 00104$:
                                    322 ;	_divslong.c:274: }
      000113 22               [16]  323 	ret
                                    324 	.area CSEG    (CODE)
                                    325 	.area CONST   (CODE)
                                    326 	.area XINIT   (CODE)
                                    327 	.area CABS    (ABS,CODE)
