{
    "DDR": {
        "burst_length": 2,
        "io_width": 64,
        "sys_frequency": 166,
        "prefetch_width": 2,
        "banks": 4
    },
    "DDR2": {
        "burst_length": 4,
        "io_width": 64,
        "sys_frequency": 333,
        "prefetch_width": 4,
        "banks": 8
    },
    "DDR3": {
        "burst_length": 8,
        "io_width": 64,
        "sys_frequency": 667,
        "prefetch_width": 8,
        "banks": 8
    },
    "DDR4": {
        "burst_length": 8,
        "io_width": 64,
        "sys_frequency": 1200,
        "prefetch_width": 8,
        "banks": 16,
        "command_bits": 24
    },
    "DDR5": {
        "burst_length": 16,
        "io_width": 32,
        "sys_frequency": 2400,
        "prefetch_width": 16,
        "banks": 32,
        "command_bits": 14
    },
    "GDDR5": {
        "burst_length": 8,
        "io_width": 256,
        "sys_frequency": 7000,
        "prefetch_width": 16,
        "banks": 8
    },
    "HBM2": {
        "burst_length": 4,
        "io_width": 64,
        "sys_frequency": 800,
        "prefetch_width": 8,
        "banks": 16
    },
    "LPDDR": {
        "burst_length": 8,
        "io_width": 16,
        "sys_frequency": 200,
        "prefetch_width": 2,
        "banks": 4
    },
    "LPDDR2": {
        "burst_length": 8,
        "io_width": 16,
        "sys_frequency": 400,
        "prefetch_width": 4,
        "banks": 8
    },
    "LPDDR3": {
        "burst_length": 8,
        "io_width": 16,
        "sys_frequency": 800,
        "prefetch_width": 8,
        "banks": 8
    },
    "LPDDR4": {
        "burst_length": 16,
        "io_width": 16,
        "sys_frequency": 1600,
        "prefetch_width": 16,
        "banks": 8
    },
    "LPDDR5": {
        "burst_length": 16,
        "io_width": 16,
        "sys_frequency": 3200,
        "prefetch_width": 16,
        "banks": 16
    }
}