{"vcs1":{"timestamp_begin":1769581209.041693875, "rt":6.65, "ut":6.38, "st":0.20}}
{"vcselab":{"timestamp_begin":1769581215.747393121, "rt":0.31, "ut":0.21, "st":0.07}}
{"link":{"timestamp_begin":1769581216.095694917, "rt":0.22, "ut":0.16, "st":0.07}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1769581208.782048029}
{"VCS_COMP_START_TIME": 1769581208.782048029}
{"VCS_COMP_END_TIME": 1769581216.369902672}
{"VCS_USER_OPTIONS": "-full64 -sverilog -ntb_opts uvm -timescale=1ns/1ns -f file.f -o simv"}
{"vcs1": {"peak_mem": 344580}}
{"vcselab": {"peak_mem": 173708}}
