0.7
2020.2
Nov  8 2024
22:36:57
C:/Users/ralph/Vivado projects/Digital systems/Term_Project/build/layer_tb/conv_tb/conv_tb.gen/sources_1/ip/sram_32x131072/sim/sram_32x131072.v,1763794454,verilog,,C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/tb/conv/ip/axi_interconnect_0/sim/axi_interconnect_0.v,,sram_32x131072,,,../../../../conv_tb.ip_user_files/ipstatic/hdl,,,,,
C:/Users/ralph/Vivado projects/Digital systems/Term_Project/build/layer_tb/conv_tb/conv_tb.sim/sim_1/behav/xsim/glbl.v,1762935308,verilog,,,,glbl,,,,,,,,
C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/conv_module/conv_module.v,1764838959,verilog,,C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/conv_module/pe.v,,conv_module,,,../../../../conv_tb.ip_user_files/ipstatic/hdl,,,,,
C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/conv_module/pe.v,1764703300,verilog,,C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/conv_module/systolic_array.v,,pe,,,../../../../conv_tb.ip_user_files/ipstatic/hdl,,,,,
C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/conv_module/systolic_array.v,1764752822,verilog,,C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/tb/conv/top_simulation.v,,systolic_array,,,../../../../conv_tb.ip_user_files/ipstatic/hdl,,,,,
C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/tb/conv/axi_m_interface.v,1762935318,verilog,,C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/conv_module/conv_module.v,,axi_m_interface,,,../../../../conv_tb.ip_user_files/ipstatic/hdl,,,,,
C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/tb/conv/ip/axi_interconnect_0/sim/axi_interconnect_0.v,1763794454,verilog,,C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/tb/conv/axi_m_interface.v,,axi_interconnect_0,,,../../../../conv_tb.ip_user_files/ipstatic/hdl,,,,,
C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/tb/conv/ip/axi_vdma_0/sim/axi_vdma_0.vhd,1763794453,vhdl,,,,axi_vdma_0,,,,,,,,
C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/tb/conv/tb.v,1764834662,verilog,,,,tb,,,../../../../conv_tb.ip_user_files/ipstatic/hdl,,,,,
C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/tb/conv/top_simulation.v,1763794393,verilog,,C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/tb/conv/vdma_controller.v,,top_simulation,,,../../../../conv_tb.ip_user_files/ipstatic/hdl,,,,,
C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/tb/conv/vdma_controller.v,1762935318,verilog,,C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/tb/conv/tb.v,,vdma_controller,,,../../../../conv_tb.ip_user_files/ipstatic/hdl,,,,,
