[INFO]: Run Directory: /openlane/designs/lab1_hehe/runs/RUN_2022.10.26_10.44.12
[INFO]: Preparing LEF files for the nom corner...
[INFO]: Preparing LEF files for the min corner...
[INFO]: Preparing LEF files for the max corner...
[INFO]: Running Synthesis (log: designs/lab1_hehe/runs/RUN_2022.10.26_10.44.12/logs/synthesis/1-synthesis.log)...
[INFO]: Running Single-Corner Static Timing Analysis (log: designs/lab1_hehe/runs/RUN_2022.10.26_10.44.12/logs/synthesis/2-sta.log)...
[INFO]: Creating a netlist with power/ground pins.
[INFO]: Running Initial Floorplanning (log: designs/lab1_hehe/runs/RUN_2022.10.26_10.44.12/logs/floorplan/3-initial_fp.log)...
[INFO]: Extracting core dimensions...
[INFO]: Set CORE_WIDTH to 1908.54, CORE_HEIGHT to 1895.84.
[INFO]: Running IO Placement...
[INFO]: Running Tap/Decap Insertion (log: designs/lab1_hehe/runs/RUN_2022.10.26_10.44.12/logs/floorplan/5-tap.log)...
[INFO]: Power planning with power {vccd1} and ground {vssd1}...
[INFO]: Generating PDN (log: designs/lab1_hehe/runs/RUN_2022.10.26_10.44.12/logs/floorplan/6-pdn.log)...
[INFO]: Running Global Placement (log: designs/lab1_hehe/runs/RUN_2022.10.26_10.44.12/logs/placement/7-global.log)...
