Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Tue Nov  7 21:23:21 2023
| Host         : ASUSComputer running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file scopeToHdmi_timing_summary_routed.rpt -pb scopeToHdmi_timing_summary_routed.pb -rpx scopeToHdmi_timing_summary_routed.rpx -warn_on_violation
| Design       : scopeToHdmi
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree                1           
TIMING-6   Critical Warning  No common primary clock between related clocks                    1           
TIMING-7   Critical Warning  No common node between related clocks                             1           
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin                         1           
TIMING-51  Critical Warning  No common phase between related clocks from parallel CMBs         1           
CKLD-2     Warning           Clock Net has IO Driver, not a Clock Buf, and/or non-Clock loads  1           
LUTAR-1    Warning           LUT drives async reset alert                                      1           
TIMING-16  Warning           Large setup violation                                             7           
TIMING-18  Warning           Missing input or output delay                                     4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (4)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -12.963      -89.162                      7                  385        0.155        0.000                      0                  385        0.540        0.000                       0                   284  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
sysClk                {0.000 10.000}       20.000          50.000          
vc/inst/clk_in1       {0.000 10.000}       20.000          50.000          
  clk_out1_clk_wiz_0  {0.000 6.737}        13.474          74.219          
  clk_out2_clk_wiz_0  {0.000 1.347}        2.695           371.094         
  clkfbout_clk_wiz_0  {0.000 40.000}       80.000          12.500          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sysClk                     13.275        0.000                      0                   86        0.180        0.000                      0                   86        9.500        0.000                       0                    46  
vc/inst/clk_in1                                                                                                                                                         7.000        0.000                       0                     1  
  clk_out1_clk_wiz_0        0.926        0.000                      0                  299        0.155        0.000                      0                  299        5.757        0.000                       0                   224  
  clk_out2_clk_wiz_0                                                                                                                                                    0.540        0.000                       0                    10  
  clkfbout_clk_wiz_0                                                                                                                                                   20.000        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
sysClk              clk_out1_clk_wiz_0      -12.963      -89.162                      7                    7        2.322        0.000                      0                    7  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)              clk_out2_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)                                  clk_out1_clk_wiz_0  
(none)                                  sysClk              


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sysClk
  To Clock:  sysClk

Setup :            0  Failing Endpoints,  Worst Slack       13.275ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.180ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.275ns  (required time - arrival time)
  Source:                 triggerVolt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            triggerVolt_reg[5]_replica_1/CE
                            (rising edge-triggered cell FDSE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sysClk rise@20.000ns - sysClk rise@0.000ns)
  Data Path Delay:        6.034ns  (logic 1.204ns (19.953%)  route 4.830ns (80.047%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.573ns = ( 22.573 - 20.000 ) 
    Source Clock Delay      (SCD):    3.147ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    U18                                               0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  sysClk_IBUF_inst/O
                         net (fo=47, routed)          1.617     3.147    sysClk_IBUF
    SLICE_X41Y8          FDRE                                         r  triggerVolt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y8          FDRE (Prop_fdre_C_Q)         0.456     3.603 r  triggerVolt_reg[4]/Q
                         net (fo=30, routed)          1.301     4.904    triggerVolt_reg[4]
    SLICE_X42Y11         LUT2 (Prop_lut2_I1_O)        0.152     5.056 r  triggerVolt[10]_i_8/O
                         net (fo=1, routed)           0.848     5.904    triggerVolt[10]_i_8_n_0
    SLICE_X42Y11         LUT6 (Prop_lut6_I2_O)        0.348     6.252 f  triggerVolt[10]_i_7/O
                         net (fo=1, routed)           0.466     6.718    triggerVolt[10]_i_7_n_0
    SLICE_X42Y11         LUT5 (Prop_lut5_I4_O)        0.124     6.842 r  triggerVolt[10]_i_4/O
                         net (fo=7, routed)           0.607     7.449    triggerVolt[10]_i_4_n_0
    SLICE_X41Y11         LUT4 (Prop_lut4_I3_O)        0.124     7.573 r  triggerVolt[10]_i_1/O
                         net (fo=19, routed)          1.608     9.181    triggerVolt[10]_i_1_n_0
    SLICE_X41Y20         FDSE                                         r  triggerVolt_reg[5]_replica_1/CE
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    20.000    20.000 r  
    U18                                               0.000    20.000 r  sysClk (IN)
                         net (fo=0)                   0.000    20.000    sysClk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  sysClk_IBUF_inst/O
                         net (fo=47, routed)          1.114    22.573    sysClk_IBUF
    SLICE_X41Y20         FDSE                                         r  triggerVolt_reg[5]_replica_1/C
                         clock pessimism              0.123    22.696    
                         clock uncertainty           -0.035    22.661    
    SLICE_X41Y20         FDSE (Setup_fdse_C_CE)      -0.205    22.456    triggerVolt_reg[5]_replica_1
  -------------------------------------------------------------------
                         required time                         22.456    
                         arrival time                          -9.181    
  -------------------------------------------------------------------
                         slack                                 13.275    

Slack (MET) :             13.275ns  (required time - arrival time)
  Source:                 triggerVolt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            triggerVolt_reg[6]_replica_2/CE
                            (rising edge-triggered cell FDSE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sysClk rise@20.000ns - sysClk rise@0.000ns)
  Data Path Delay:        6.034ns  (logic 1.204ns (19.953%)  route 4.830ns (80.047%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.573ns = ( 22.573 - 20.000 ) 
    Source Clock Delay      (SCD):    3.147ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    U18                                               0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  sysClk_IBUF_inst/O
                         net (fo=47, routed)          1.617     3.147    sysClk_IBUF
    SLICE_X41Y8          FDRE                                         r  triggerVolt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y8          FDRE (Prop_fdre_C_Q)         0.456     3.603 r  triggerVolt_reg[4]/Q
                         net (fo=30, routed)          1.301     4.904    triggerVolt_reg[4]
    SLICE_X42Y11         LUT2 (Prop_lut2_I1_O)        0.152     5.056 r  triggerVolt[10]_i_8/O
                         net (fo=1, routed)           0.848     5.904    triggerVolt[10]_i_8_n_0
    SLICE_X42Y11         LUT6 (Prop_lut6_I2_O)        0.348     6.252 f  triggerVolt[10]_i_7/O
                         net (fo=1, routed)           0.466     6.718    triggerVolt[10]_i_7_n_0
    SLICE_X42Y11         LUT5 (Prop_lut5_I4_O)        0.124     6.842 r  triggerVolt[10]_i_4/O
                         net (fo=7, routed)           0.607     7.449    triggerVolt[10]_i_4_n_0
    SLICE_X41Y11         LUT4 (Prop_lut4_I3_O)        0.124     7.573 r  triggerVolt[10]_i_1/O
                         net (fo=19, routed)          1.608     9.181    triggerVolt[10]_i_1_n_0
    SLICE_X41Y20         FDSE                                         r  triggerVolt_reg[6]_replica_2/CE
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    20.000    20.000 r  
    U18                                               0.000    20.000 r  sysClk (IN)
                         net (fo=0)                   0.000    20.000    sysClk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  sysClk_IBUF_inst/O
                         net (fo=47, routed)          1.114    22.573    sysClk_IBUF
    SLICE_X41Y20         FDSE                                         r  triggerVolt_reg[6]_replica_2/C
                         clock pessimism              0.123    22.696    
                         clock uncertainty           -0.035    22.661    
    SLICE_X41Y20         FDSE (Setup_fdse_C_CE)      -0.205    22.456    triggerVolt_reg[6]_replica_2
  -------------------------------------------------------------------
                         required time                         22.456    
                         arrival time                          -9.181    
  -------------------------------------------------------------------
                         slack                                 13.275    

Slack (MET) :             13.462ns  (required time - arrival time)
  Source:                 triggerVolt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            triggerVolt_reg[7]_replica_1/CE
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sysClk rise@20.000ns - sysClk rise@0.000ns)
  Data Path Delay:        5.871ns  (logic 1.204ns (20.507%)  route 4.667ns (79.493%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.427ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.597ns = ( 22.597 - 20.000 ) 
    Source Clock Delay      (SCD):    3.147ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    U18                                               0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  sysClk_IBUF_inst/O
                         net (fo=47, routed)          1.617     3.147    sysClk_IBUF
    SLICE_X41Y8          FDRE                                         r  triggerVolt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y8          FDRE (Prop_fdre_C_Q)         0.456     3.603 r  triggerVolt_reg[4]/Q
                         net (fo=30, routed)          1.301     4.904    triggerVolt_reg[4]
    SLICE_X42Y11         LUT2 (Prop_lut2_I1_O)        0.152     5.056 r  triggerVolt[10]_i_8/O
                         net (fo=1, routed)           0.848     5.904    triggerVolt[10]_i_8_n_0
    SLICE_X42Y11         LUT6 (Prop_lut6_I2_O)        0.348     6.252 f  triggerVolt[10]_i_7/O
                         net (fo=1, routed)           0.466     6.718    triggerVolt[10]_i_7_n_0
    SLICE_X42Y11         LUT5 (Prop_lut5_I4_O)        0.124     6.842 r  triggerVolt[10]_i_4/O
                         net (fo=7, routed)           0.607     7.449    triggerVolt[10]_i_4_n_0
    SLICE_X41Y11         LUT4 (Prop_lut4_I3_O)        0.124     7.573 r  triggerVolt[10]_i_1/O
                         net (fo=19, routed)          1.445     9.018    triggerVolt[10]_i_1_n_0
    SLICE_X39Y19         FDRE                                         r  triggerVolt_reg[7]_replica_1/CE
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    20.000    20.000 r  
    U18                                               0.000    20.000 r  sysClk (IN)
                         net (fo=0)                   0.000    20.000    sysClk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  sysClk_IBUF_inst/O
                         net (fo=47, routed)          1.138    22.597    sysClk_IBUF
    SLICE_X39Y19         FDRE                                         r  triggerVolt_reg[7]_replica_1/C
                         clock pessimism              0.123    22.720    
                         clock uncertainty           -0.035    22.685    
    SLICE_X39Y19         FDRE (Setup_fdre_C_CE)      -0.205    22.480    triggerVolt_reg[7]_replica_1
  -------------------------------------------------------------------
                         required time                         22.480    
                         arrival time                          -9.018    
  -------------------------------------------------------------------
                         slack                                 13.462    

Slack (MET) :             13.685ns  (required time - arrival time)
  Source:                 triggerTime_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            triggerTime_reg[6]_replica_1/CE
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sysClk rise@20.000ns - sysClk rise@0.000ns)
  Data Path Delay:        5.528ns  (logic 1.080ns (19.535%)  route 4.448ns (80.465%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.546ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.810ns = ( 22.810 - 20.000 ) 
    Source Clock Delay      (SCD):    3.479ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    U18                                               0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  sysClk_IBUF_inst/O
                         net (fo=47, routed)          1.949     3.479    sysClk_IBUF
    SLICE_X31Y10         FDRE                                         r  triggerTime_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y10         FDRE (Prop_fdre_C_Q)         0.456     3.935 f  triggerTime_reg[5]/Q
                         net (fo=10, routed)          1.029     4.963    triggerTime_reg[5]
    SLICE_X30Y10         LUT4 (Prop_lut4_I1_O)        0.152     5.115 r  triggerTime[10]_i_5/O
                         net (fo=2, routed)           0.319     5.435    triggerTime[10]_i_5_n_0
    SLICE_X30Y11         LUT5 (Prop_lut5_I3_O)        0.348     5.783 r  triggerTime[10]_i_4/O
                         net (fo=6, routed)           1.284     7.067    triggerTime[10]_i_4_n_0
    SLICE_X41Y12         LUT5 (Prop_lut5_I4_O)        0.124     7.191 r  triggerTime[10]_i_1/O
                         net (fo=24, routed)          1.816     9.007    triggerTime[10]_i_1_n_0
    SLICE_X35Y21         FDRE                                         r  triggerTime_reg[6]_replica_1/CE
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    20.000    20.000 r  
    U18                                               0.000    20.000 r  sysClk (IN)
                         net (fo=0)                   0.000    20.000    sysClk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  sysClk_IBUF_inst/O
                         net (fo=47, routed)          1.351    22.810    sysClk_IBUF
    SLICE_X35Y21         FDRE                                         r  triggerTime_reg[6]_replica_1/C
                         clock pessimism              0.123    22.933    
                         clock uncertainty           -0.035    22.898    
    SLICE_X35Y21         FDRE (Setup_fdre_C_CE)      -0.205    22.693    triggerTime_reg[6]_replica_1
  -------------------------------------------------------------------
                         required time                         22.693    
                         arrival time                          -9.007    
  -------------------------------------------------------------------
                         slack                                 13.685    

Slack (MET) :             13.703ns  (required time - arrival time)
  Source:                 triggerTime_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            triggerTime_reg[5]_replica/CE
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sysClk rise@20.000ns - sysClk rise@0.000ns)
  Data Path Delay:        5.754ns  (logic 1.080ns (18.769%)  route 4.674ns (81.231%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.053ns = ( 23.053 - 20.000 ) 
    Source Clock Delay      (SCD):    3.479ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    U18                                               0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  sysClk_IBUF_inst/O
                         net (fo=47, routed)          1.949     3.479    sysClk_IBUF
    SLICE_X31Y10         FDRE                                         r  triggerTime_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y10         FDRE (Prop_fdre_C_Q)         0.456     3.935 f  triggerTime_reg[5]/Q
                         net (fo=10, routed)          1.029     4.963    triggerTime_reg[5]
    SLICE_X30Y10         LUT4 (Prop_lut4_I1_O)        0.152     5.115 r  triggerTime[10]_i_5/O
                         net (fo=2, routed)           0.319     5.435    triggerTime[10]_i_5_n_0
    SLICE_X30Y11         LUT5 (Prop_lut5_I3_O)        0.348     5.783 r  triggerTime[10]_i_4/O
                         net (fo=6, routed)           1.284     7.067    triggerTime[10]_i_4_n_0
    SLICE_X41Y12         LUT5 (Prop_lut5_I4_O)        0.124     7.191 r  triggerTime[10]_i_1/O
                         net (fo=24, routed)          2.042     9.233    triggerTime[10]_i_1_n_0
    SLICE_X33Y4          FDRE                                         r  triggerTime_reg[5]_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    20.000    20.000 r  
    U18                                               0.000    20.000 r  sysClk (IN)
                         net (fo=0)                   0.000    20.000    sysClk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  sysClk_IBUF_inst/O
                         net (fo=47, routed)          1.594    23.053    sysClk_IBUF
    SLICE_X33Y4          FDRE                                         r  triggerTime_reg[5]_replica/C
                         clock pessimism              0.123    23.176    
                         clock uncertainty           -0.035    23.141    
    SLICE_X33Y4          FDRE (Setup_fdre_C_CE)      -0.205    22.936    triggerTime_reg[5]_replica
  -------------------------------------------------------------------
                         required time                         22.936    
                         arrival time                          -9.233    
  -------------------------------------------------------------------
                         slack                                 13.703    

Slack (MET) :             13.774ns  (required time - arrival time)
  Source:                 triggerVolt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            triggerVolt_reg[6]_replica/CE
                            (rising edge-triggered cell FDSE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sysClk rise@20.000ns - sysClk rise@0.000ns)
  Data Path Delay:        5.873ns  (logic 1.204ns (20.501%)  route 4.669ns (79.499%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.911ns = ( 22.911 - 20.000 ) 
    Source Clock Delay      (SCD):    3.147ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    U18                                               0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  sysClk_IBUF_inst/O
                         net (fo=47, routed)          1.617     3.147    sysClk_IBUF
    SLICE_X41Y8          FDRE                                         r  triggerVolt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y8          FDRE (Prop_fdre_C_Q)         0.456     3.603 r  triggerVolt_reg[4]/Q
                         net (fo=30, routed)          1.301     4.904    triggerVolt_reg[4]
    SLICE_X42Y11         LUT2 (Prop_lut2_I1_O)        0.152     5.056 r  triggerVolt[10]_i_8/O
                         net (fo=1, routed)           0.848     5.904    triggerVolt[10]_i_8_n_0
    SLICE_X42Y11         LUT6 (Prop_lut6_I2_O)        0.348     6.252 f  triggerVolt[10]_i_7/O
                         net (fo=1, routed)           0.466     6.718    triggerVolt[10]_i_7_n_0
    SLICE_X42Y11         LUT5 (Prop_lut5_I4_O)        0.124     6.842 r  triggerVolt[10]_i_4/O
                         net (fo=7, routed)           0.607     7.449    triggerVolt[10]_i_4_n_0
    SLICE_X41Y11         LUT4 (Prop_lut4_I3_O)        0.124     7.573 r  triggerVolt[10]_i_1/O
                         net (fo=19, routed)          1.447     9.020    triggerVolt[10]_i_1_n_0
    SLICE_X39Y5          FDSE                                         r  triggerVolt_reg[6]_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    20.000    20.000 r  
    U18                                               0.000    20.000 r  sysClk (IN)
                         net (fo=0)                   0.000    20.000    sysClk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  sysClk_IBUF_inst/O
                         net (fo=47, routed)          1.452    22.911    sysClk_IBUF
    SLICE_X39Y5          FDSE                                         r  triggerVolt_reg[6]_replica/C
                         clock pessimism              0.123    23.034    
                         clock uncertainty           -0.035    22.999    
    SLICE_X39Y5          FDSE (Setup_fdse_C_CE)      -0.205    22.794    triggerVolt_reg[6]_replica
  -------------------------------------------------------------------
                         required time                         22.794    
                         arrival time                          -9.020    
  -------------------------------------------------------------------
                         slack                                 13.774    

Slack (MET) :             13.775ns  (required time - arrival time)
  Source:                 triggerVolt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            triggerVolt_reg[5]_replica_3/CE
                            (rising edge-triggered cell FDSE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sysClk rise@20.000ns - sysClk rise@0.000ns)
  Data Path Delay:        5.707ns  (logic 1.204ns (21.095%)  route 4.503ns (78.905%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.746ns = ( 22.746 - 20.000 ) 
    Source Clock Delay      (SCD):    3.147ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    U18                                               0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  sysClk_IBUF_inst/O
                         net (fo=47, routed)          1.617     3.147    sysClk_IBUF
    SLICE_X41Y8          FDRE                                         r  triggerVolt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y8          FDRE (Prop_fdre_C_Q)         0.456     3.603 r  triggerVolt_reg[4]/Q
                         net (fo=30, routed)          1.301     4.904    triggerVolt_reg[4]
    SLICE_X42Y11         LUT2 (Prop_lut2_I1_O)        0.152     5.056 r  triggerVolt[10]_i_8/O
                         net (fo=1, routed)           0.848     5.904    triggerVolt[10]_i_8_n_0
    SLICE_X42Y11         LUT6 (Prop_lut6_I2_O)        0.348     6.252 f  triggerVolt[10]_i_7/O
                         net (fo=1, routed)           0.466     6.718    triggerVolt[10]_i_7_n_0
    SLICE_X42Y11         LUT5 (Prop_lut5_I4_O)        0.124     6.842 r  triggerVolt[10]_i_4/O
                         net (fo=7, routed)           0.607     7.449    triggerVolt[10]_i_4_n_0
    SLICE_X41Y11         LUT4 (Prop_lut4_I3_O)        0.124     7.573 r  triggerVolt[10]_i_1/O
                         net (fo=19, routed)          1.281     8.854    triggerVolt[10]_i_1_n_0
    SLICE_X37Y16         FDSE                                         r  triggerVolt_reg[5]_replica_3/CE
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    20.000    20.000 r  
    U18                                               0.000    20.000 r  sysClk (IN)
                         net (fo=0)                   0.000    20.000    sysClk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  sysClk_IBUF_inst/O
                         net (fo=47, routed)          1.287    22.746    sysClk_IBUF
    SLICE_X37Y16         FDSE                                         r  triggerVolt_reg[5]_replica_3/C
                         clock pessimism              0.123    22.869    
                         clock uncertainty           -0.035    22.834    
    SLICE_X37Y16         FDSE (Setup_fdse_C_CE)      -0.205    22.629    triggerVolt_reg[5]_replica_3
  -------------------------------------------------------------------
                         required time                         22.629    
                         arrival time                          -8.854    
  -------------------------------------------------------------------
                         slack                                 13.775    

Slack (MET) :             13.814ns  (required time - arrival time)
  Source:                 triggerVolt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            triggerVolt_reg[5]_replica_4/CE
                            (rising edge-triggered cell FDSE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sysClk rise@20.000ns - sysClk rise@0.000ns)
  Data Path Delay:        5.714ns  (logic 1.204ns (21.072%)  route 4.510ns (78.928%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.792ns = ( 22.792 - 20.000 ) 
    Source Clock Delay      (SCD):    3.147ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    U18                                               0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  sysClk_IBUF_inst/O
                         net (fo=47, routed)          1.617     3.147    sysClk_IBUF
    SLICE_X41Y8          FDRE                                         r  triggerVolt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y8          FDRE (Prop_fdre_C_Q)         0.456     3.603 r  triggerVolt_reg[4]/Q
                         net (fo=30, routed)          1.301     4.904    triggerVolt_reg[4]
    SLICE_X42Y11         LUT2 (Prop_lut2_I1_O)        0.152     5.056 r  triggerVolt[10]_i_8/O
                         net (fo=1, routed)           0.848     5.904    triggerVolt[10]_i_8_n_0
    SLICE_X42Y11         LUT6 (Prop_lut6_I2_O)        0.348     6.252 f  triggerVolt[10]_i_7/O
                         net (fo=1, routed)           0.466     6.718    triggerVolt[10]_i_7_n_0
    SLICE_X42Y11         LUT5 (Prop_lut5_I4_O)        0.124     6.842 r  triggerVolt[10]_i_4/O
                         net (fo=7, routed)           0.607     7.449    triggerVolt[10]_i_4_n_0
    SLICE_X41Y11         LUT4 (Prop_lut4_I3_O)        0.124     7.573 r  triggerVolt[10]_i_1/O
                         net (fo=19, routed)          1.288     8.861    triggerVolt[10]_i_1_n_0
    SLICE_X43Y9          FDSE                                         r  triggerVolt_reg[5]_replica_4/CE
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    20.000    20.000 r  
    U18                                               0.000    20.000 r  sysClk (IN)
                         net (fo=0)                   0.000    20.000    sysClk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  sysClk_IBUF_inst/O
                         net (fo=47, routed)          1.333    22.792    sysClk_IBUF
    SLICE_X43Y9          FDSE                                         r  triggerVolt_reg[5]_replica_4/C
                         clock pessimism              0.123    22.915    
                         clock uncertainty           -0.035    22.880    
    SLICE_X43Y9          FDSE (Setup_fdse_C_CE)      -0.205    22.675    triggerVolt_reg[5]_replica_4
  -------------------------------------------------------------------
                         required time                         22.675    
                         arrival time                          -8.861    
  -------------------------------------------------------------------
                         slack                                 13.814    

Slack (MET) :             13.870ns  (required time - arrival time)
  Source:                 triggerTime_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            triggerTime_reg[5]_replica_4/CE
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sysClk rise@20.000ns - sysClk rise@0.000ns)
  Data Path Delay:        5.571ns  (logic 1.080ns (19.386%)  route 4.491ns (80.614%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.318ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.037ns = ( 23.037 - 20.000 ) 
    Source Clock Delay      (SCD):    3.479ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    U18                                               0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  sysClk_IBUF_inst/O
                         net (fo=47, routed)          1.949     3.479    sysClk_IBUF
    SLICE_X31Y10         FDRE                                         r  triggerTime_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y10         FDRE (Prop_fdre_C_Q)         0.456     3.935 f  triggerTime_reg[5]/Q
                         net (fo=10, routed)          1.029     4.963    triggerTime_reg[5]
    SLICE_X30Y10         LUT4 (Prop_lut4_I1_O)        0.152     5.115 r  triggerTime[10]_i_5/O
                         net (fo=2, routed)           0.319     5.435    triggerTime[10]_i_5_n_0
    SLICE_X30Y11         LUT5 (Prop_lut5_I3_O)        0.348     5.783 r  triggerTime[10]_i_4/O
                         net (fo=6, routed)           1.284     7.067    triggerTime[10]_i_4_n_0
    SLICE_X41Y12         LUT5 (Prop_lut5_I4_O)        0.124     7.191 r  triggerTime[10]_i_1/O
                         net (fo=24, routed)          1.859     9.050    triggerTime[10]_i_1_n_0
    SLICE_X31Y18         FDRE                                         r  triggerTime_reg[5]_replica_4/CE
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    20.000    20.000 r  
    U18                                               0.000    20.000 r  sysClk (IN)
                         net (fo=0)                   0.000    20.000    sysClk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  sysClk_IBUF_inst/O
                         net (fo=47, routed)          1.578    23.037    sysClk_IBUF
    SLICE_X31Y18         FDRE                                         r  triggerTime_reg[5]_replica_4/C
                         clock pessimism              0.123    23.160    
                         clock uncertainty           -0.035    23.125    
    SLICE_X31Y18         FDRE (Setup_fdre_C_CE)      -0.205    22.920    triggerTime_reg[5]_replica_4
  -------------------------------------------------------------------
                         required time                         22.920    
                         arrival time                          -9.050    
  -------------------------------------------------------------------
                         slack                                 13.870    

Slack (MET) :             13.942ns  (required time - arrival time)
  Source:                 triggerTime_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            triggerTime_reg[7]/CE
                            (rising edge-triggered cell FDSE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sysClk rise@20.000ns - sysClk rise@0.000ns)
  Data Path Delay:        5.677ns  (logic 1.080ns (19.023%)  route 4.597ns (80.977%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.153ns = ( 23.153 - 20.000 ) 
    Source Clock Delay      (SCD):    3.479ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    U18                                               0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  sysClk_IBUF_inst/O
                         net (fo=47, routed)          1.949     3.479    sysClk_IBUF
    SLICE_X31Y10         FDRE                                         r  triggerTime_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y10         FDRE (Prop_fdre_C_Q)         0.456     3.935 f  triggerTime_reg[5]/Q
                         net (fo=10, routed)          1.029     4.963    triggerTime_reg[5]
    SLICE_X30Y10         LUT4 (Prop_lut4_I1_O)        0.152     5.115 r  triggerTime[10]_i_5/O
                         net (fo=2, routed)           0.319     5.435    triggerTime[10]_i_5_n_0
    SLICE_X30Y11         LUT5 (Prop_lut5_I3_O)        0.348     5.783 r  triggerTime[10]_i_4/O
                         net (fo=6, routed)           1.284     7.067    triggerTime[10]_i_4_n_0
    SLICE_X41Y12         LUT5 (Prop_lut5_I4_O)        0.124     7.191 r  triggerTime[10]_i_1/O
                         net (fo=24, routed)          1.965     9.156    triggerTime[10]_i_1_n_0
    SLICE_X33Y10         FDSE                                         r  triggerTime_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    20.000    20.000 r  
    U18                                               0.000    20.000 r  sysClk (IN)
                         net (fo=0)                   0.000    20.000    sysClk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  sysClk_IBUF_inst/O
                         net (fo=47, routed)          1.694    23.153    sysClk_IBUF
    SLICE_X33Y10         FDSE                                         r  triggerTime_reg[7]/C
                         clock pessimism              0.185    23.338    
                         clock uncertainty           -0.035    23.303    
    SLICE_X33Y10         FDSE (Setup_fdse_C_CE)      -0.205    23.098    triggerTime_reg[7]
  -------------------------------------------------------------------
                         required time                         23.098    
                         arrival time                          -9.156    
  -------------------------------------------------------------------
                         slack                                 13.942    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 triggerVolt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            triggerVolt_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.186ns (41.717%)  route 0.260ns (58.283%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.146ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.378ns
    Source Clock Delay      (SCD):    1.012ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    U18                                               0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  sysClk_IBUF_inst/O
                         net (fo=47, routed)          0.715     1.012    sysClk_IBUF
    SLICE_X41Y8          FDRE                                         r  triggerVolt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y8          FDRE (Prop_fdre_C_Q)         0.141     1.153 r  triggerVolt_reg[7]/Q
                         net (fo=11, routed)          0.260     1.413    triggerVolt_reg[7]
    SLICE_X38Y10         LUT6 (Prop_lut6_I1_O)        0.045     1.458 r  triggerVolt[8]_i_1/O
                         net (fo=1, routed)           0.000     1.458    p_0_in[8]
    SLICE_X38Y10         FDSE                                         r  triggerVolt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    U18                                               0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  sysClk_IBUF_inst/O
                         net (fo=47, routed)          0.892     1.378    sysClk_IBUF
    SLICE_X38Y10         FDSE                                         r  triggerVolt_reg[8]/C
                         clock pessimism             -0.219     1.158    
    SLICE_X38Y10         FDSE (Hold_fdse_C_D)         0.120     1.278    triggerVolt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.278    
                         arrival time                           1.458    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 triggerTime_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            triggerTime_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.186ns (43.467%)  route 0.242ns (56.533%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.557ns
    Source Clock Delay      (SCD):    1.238ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    U18                                               0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  sysClk_IBUF_inst/O
                         net (fo=47, routed)          0.941     1.238    sysClk_IBUF
    SLICE_X33Y11         FDRE                                         r  triggerTime_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y11         FDRE (Prop_fdre_C_Q)         0.141     1.379 r  triggerTime_reg[4]/Q
                         net (fo=11, routed)          0.242     1.621    triggerTime_reg[4]
    SLICE_X33Y10         LUT6 (Prop_lut6_I2_O)        0.045     1.666 r  triggerTime[8]_i_1/O
                         net (fo=1, routed)           0.000     1.666    p_0_in__0[8]
    SLICE_X33Y10         FDRE                                         r  triggerTime_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    U18                                               0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  sysClk_IBUF_inst/O
                         net (fo=47, routed)          1.071     1.557    sysClk_IBUF
    SLICE_X33Y10         FDRE                                         r  triggerTime_reg[8]/C
                         clock pessimism             -0.219     1.337    
    SLICE_X33Y10         FDRE (Hold_fdre_C_D)         0.092     1.429    triggerTime_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.429    
                         arrival time                           1.666    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 triggerVolt_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            triggerVolt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.231ns (39.366%)  route 0.356ns (60.634%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.337ns
    Source Clock Delay      (SCD):    0.978ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    U18                                               0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  sysClk_IBUF_inst/O
                         net (fo=47, routed)          0.681     0.978    sysClk_IBUF
    SLICE_X37Y9          FDSE                                         r  triggerVolt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y9          FDSE (Prop_fdse_C_Q)         0.141     1.119 f  triggerVolt_reg[6]/Q
                         net (fo=43, routed)          0.221     1.340    triggerVolt_reg[6]
    SLICE_X37Y11         LUT6 (Prop_lut6_I4_O)        0.045     1.385 r  triggerVolt[10]_i_5/O
                         net (fo=1, routed)           0.135     1.520    triggerVolt[10]_i_5_n_0
    SLICE_X37Y11         LUT3 (Prop_lut3_I2_O)        0.045     1.565 r  triggerVolt[10]_i_2/O
                         net (fo=1, routed)           0.000     1.565    p_0_in[10]
    SLICE_X37Y11         FDRE                                         r  triggerVolt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    U18                                               0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  sysClk_IBUF_inst/O
                         net (fo=47, routed)          0.851     1.337    sysClk_IBUF
    SLICE_X37Y11         FDRE                                         r  triggerVolt_reg[10]/C
                         clock pessimism             -0.219     1.117    
    SLICE_X37Y11         FDRE (Hold_fdre_C_D)         0.091     1.208    triggerVolt_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.208    
                         arrival time                           1.565    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.412ns  (arrival time - required time)
  Source:                 prevBtn_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            triggerTime_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.768ns  (logic 0.254ns (33.071%)  route 0.514ns (66.929%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.235ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.545ns
    Source Clock Delay      (SCD):    1.091ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    U18                                               0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  sysClk_IBUF_inst/O
                         net (fo=47, routed)          0.793     1.091    sysClk_IBUF
    SLICE_X42Y11         FDSE                                         r  prevBtn_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y11         FDSE (Prop_fdse_C_Q)         0.164     1.255 f  prevBtn_reg[2]/Q
                         net (fo=3, routed)           0.063     1.318    prevBtn[2]
    SLICE_X43Y11         LUT6 (Prop_lut6_I0_O)        0.045     1.363 r  triggerTime[10]_i_6/O
                         net (fo=2, routed)           0.451     1.814    triggerTime[10]_i_6_n_0
    SLICE_X30Y11         LUT6 (Prop_lut6_I4_O)        0.045     1.859 r  triggerTime[10]_i_2/O
                         net (fo=1, routed)           0.000     1.859    p_0_in__0[10]
    SLICE_X30Y11         FDRE                                         r  triggerTime_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    U18                                               0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  sysClk_IBUF_inst/O
                         net (fo=47, routed)          1.060     1.545    sysClk_IBUF
    SLICE_X30Y11         FDRE                                         r  triggerTime_reg[10]/C
                         clock pessimism             -0.219     1.326    
    SLICE_X30Y11         FDRE (Hold_fdre_C_D)         0.121     1.447    triggerTime_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.447    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.412    

Slack (MET) :             0.489ns  (arrival time - required time)
  Source:                 triggerTime_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            triggerTime_reg[6]_replica_3/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.186ns (33.706%)  route 0.366ns (66.294%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.454ns
    Source Clock Delay      (SCD):    1.242ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    U18                                               0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  sysClk_IBUF_inst/O
                         net (fo=47, routed)          0.945     1.242    sysClk_IBUF
    SLICE_X31Y10         FDRE                                         r  triggerTime_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y10         FDRE (Prop_fdre_C_Q)         0.141     1.383 r  triggerTime_reg[5]/Q
                         net (fo=10, routed)          0.230     1.613    triggerTime_reg[5]
    SLICE_X28Y11         LUT4 (Prop_lut4_I0_O)        0.045     1.658 r  triggerTime[6]_i_1/O
                         net (fo=5, routed)           0.135     1.794    p_0_in__0[6]
    SLICE_X31Y12         FDRE                                         r  triggerTime_reg[6]_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    U18                                               0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  sysClk_IBUF_inst/O
                         net (fo=47, routed)          0.968     1.454    sysClk_IBUF
    SLICE_X31Y12         FDRE                                         r  triggerTime_reg[6]_replica_3/C
                         clock pessimism             -0.219     1.235    
    SLICE_X31Y12         FDRE (Hold_fdre_C_D)         0.070     1.305    triggerTime_reg[6]_replica_3
  -------------------------------------------------------------------
                         required time                         -1.305    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.489    

Slack (MET) :             0.497ns  (arrival time - required time)
  Source:                 triggerTime_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            triggerTime_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.631ns  (logic 0.186ns (29.475%)  route 0.445ns (70.525%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.537ns
    Source Clock Delay      (SCD):    1.242ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    U18                                               0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  sysClk_IBUF_inst/O
                         net (fo=47, routed)          0.945     1.242    sysClk_IBUF
    SLICE_X31Y10         FDRE                                         r  triggerTime_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y10         FDRE (Prop_fdre_C_Q)         0.141     1.383 r  triggerTime_reg[5]/Q
                         net (fo=10, routed)          0.230     1.613    triggerTime_reg[5]
    SLICE_X28Y11         LUT4 (Prop_lut4_I0_O)        0.045     1.658 r  triggerTime[6]_i_1/O
                         net (fo=5, routed)           0.215     1.873    p_0_in__0[6]
    SLICE_X32Y11         FDRE                                         r  triggerTime_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    U18                                               0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  sysClk_IBUF_inst/O
                         net (fo=47, routed)          1.051     1.537    sysClk_IBUF
    SLICE_X32Y11         FDRE                                         r  triggerTime_reg[6]/C
                         clock pessimism             -0.219     1.317    
    SLICE_X32Y11         FDRE (Hold_fdre_C_D)         0.059     1.376    triggerTime_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.376    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.497    

Slack (MET) :             0.539ns  (arrival time - required time)
  Source:                 triggerTime_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            triggerTime_reg[6]_replica/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.687ns  (logic 0.186ns (27.080%)  route 0.501ns (72.920%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.537ns
    Source Clock Delay      (SCD):    1.242ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    U18                                               0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  sysClk_IBUF_inst/O
                         net (fo=47, routed)          0.945     1.242    sysClk_IBUF
    SLICE_X31Y10         FDRE                                         r  triggerTime_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y10         FDRE (Prop_fdre_C_Q)         0.141     1.383 r  triggerTime_reg[5]/Q
                         net (fo=10, routed)          0.230     1.613    triggerTime_reg[5]
    SLICE_X28Y11         LUT4 (Prop_lut4_I0_O)        0.045     1.658 r  triggerTime[6]_i_1/O
                         net (fo=5, routed)           0.271     1.929    p_0_in__0[6]
    SLICE_X33Y11         FDRE                                         r  triggerTime_reg[6]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    U18                                               0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  sysClk_IBUF_inst/O
                         net (fo=47, routed)          1.051     1.537    sysClk_IBUF
    SLICE_X33Y11         FDRE                                         r  triggerTime_reg[6]_replica/C
                         clock pessimism             -0.219     1.317    
    SLICE_X33Y11         FDRE (Hold_fdre_C_D)         0.072     1.389    triggerTime_reg[6]_replica
  -------------------------------------------------------------------
                         required time                         -1.389    
                         arrival time                           1.929    
  -------------------------------------------------------------------
                         slack                                  0.539    

Slack (MET) :             0.540ns  (arrival time - required time)
  Source:                 triggerTime_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            triggerTime_reg[5]_replica_5/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.189ns (30.094%)  route 0.439ns (69.906%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.545ns
    Source Clock Delay      (SCD):    1.242ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    U18                                               0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  sysClk_IBUF_inst/O
                         net (fo=47, routed)          0.945     1.242    sysClk_IBUF
    SLICE_X31Y10         FDRE                                         r  triggerTime_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y10         FDRE (Prop_fdre_C_Q)         0.141     1.383 r  triggerTime_reg[5]/Q
                         net (fo=10, routed)          0.230     1.613    triggerTime_reg[5]
    SLICE_X28Y11         LUT3 (Prop_lut3_I2_O)        0.048     1.661 r  triggerTime[5]_i_1/O
                         net (fo=8, routed)           0.209     1.870    p_0_in__0[5]
    SLICE_X31Y11         FDRE                                         r  triggerTime_reg[5]_replica_5/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    U18                                               0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  sysClk_IBUF_inst/O
                         net (fo=47, routed)          1.060     1.545    sysClk_IBUF
    SLICE_X31Y11         FDRE                                         r  triggerTime_reg[5]_replica_5/C
                         clock pessimism             -0.219     1.326    
    SLICE_X31Y11         FDRE (Hold_fdre_C_D)         0.004     1.330    triggerTime_reg[5]_replica_5
  -------------------------------------------------------------------
                         required time                         -1.330    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.540    

Slack (MET) :             0.565ns  (arrival time - required time)
  Source:                 triggerVolt_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            triggerVolt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.742ns  (logic 0.186ns (25.077%)  route 0.556ns (74.923%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.111ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.309ns
    Source Clock Delay      (SCD):    0.978ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    U18                                               0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  sysClk_IBUF_inst/O
                         net (fo=47, routed)          0.681     0.978    sysClk_IBUF
    SLICE_X37Y9          FDSE                                         r  triggerVolt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y9          FDSE (Prop_fdse_C_Q)         0.141     1.119 r  triggerVolt_reg[6]/Q
                         net (fo=43, routed)          0.374     1.493    triggerVolt_reg[6]
    SLICE_X42Y11         LUT5 (Prop_lut5_I0_O)        0.045     1.538 r  triggerVolt[7]_i_1/O
                         net (fo=4, routed)           0.181     1.720    p_0_in[7]
    SLICE_X41Y8          FDRE                                         r  triggerVolt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    U18                                               0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  sysClk_IBUF_inst/O
                         net (fo=47, routed)          0.823     1.309    sysClk_IBUF
    SLICE_X41Y8          FDRE                                         r  triggerVolt_reg[7]/C
                         clock pessimism             -0.219     1.089    
    SLICE_X41Y8          FDRE (Hold_fdre_C_D)         0.066     1.155    triggerVolt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.155    
                         arrival time                           1.720    
  -------------------------------------------------------------------
                         slack                                  0.565    

Slack (MET) :             0.583ns  (arrival time - required time)
  Source:                 triggerTime_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            triggerTime_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.752ns  (logic 0.186ns (24.730%)  route 0.566ns (75.270%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.557ns
    Source Clock Delay      (SCD):    1.238ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    U18                                               0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  sysClk_IBUF_inst/O
                         net (fo=47, routed)          0.941     1.238    sysClk_IBUF
    SLICE_X33Y11         FDRE                                         r  triggerTime_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y11         FDRE (Prop_fdre_C_Q)         0.141     1.379 r  triggerTime_reg[4]/Q
                         net (fo=11, routed)          0.339     1.719    triggerTime_reg[4]
    SLICE_X30Y10         LUT5 (Prop_lut5_I2_O)        0.045     1.764 r  triggerTime[7]_i_1/O
                         net (fo=4, routed)           0.227     1.991    p_0_in__0[7]
    SLICE_X33Y10         FDSE                                         r  triggerTime_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    U18                                               0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  sysClk_IBUF_inst/O
                         net (fo=47, routed)          1.071     1.557    sysClk_IBUF
    SLICE_X33Y10         FDSE                                         r  triggerTime_reg[7]/C
                         clock pessimism             -0.219     1.337    
    SLICE_X33Y10         FDSE (Hold_fdse_C_D)         0.070     1.407    triggerTime_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.407    
                         arrival time                           1.991    
  -------------------------------------------------------------------
                         slack                                  0.583    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysClk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { sysClk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDSE/C   n/a            1.000         20.000      19.000     SLICE_X42Y11  prevBtn_reg[0]/C
Min Period        n/a     FDSE/C   n/a            1.000         20.000      19.000     SLICE_X42Y11  prevBtn_reg[1]/C
Min Period        n/a     FDSE/C   n/a            1.000         20.000      19.000     SLICE_X42Y11  prevBtn_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X30Y11  triggerTime_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X33Y11  triggerTime_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X32Y10  triggerTime_reg[4]_replica/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X29Y12  triggerTime_reg[4]_replica_1/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X33Y16  triggerTime_reg[4]_replica_2/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X31Y10  triggerTime_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X33Y4   triggerTime_reg[5]_replica/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         10.000      9.500      SLICE_X42Y11  prevBtn_reg[0]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         10.000      9.500      SLICE_X42Y11  prevBtn_reg[0]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         10.000      9.500      SLICE_X42Y11  prevBtn_reg[1]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         10.000      9.500      SLICE_X42Y11  prevBtn_reg[1]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         10.000      9.500      SLICE_X42Y11  prevBtn_reg[2]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         10.000      9.500      SLICE_X42Y11  prevBtn_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X30Y11  triggerTime_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X30Y11  triggerTime_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X33Y11  triggerTime_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X33Y11  triggerTime_reg[4]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         10.000      9.500      SLICE_X42Y11  prevBtn_reg[0]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         10.000      9.500      SLICE_X42Y11  prevBtn_reg[0]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         10.000      9.500      SLICE_X42Y11  prevBtn_reg[1]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         10.000      9.500      SLICE_X42Y11  prevBtn_reg[1]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         10.000      9.500      SLICE_X42Y11  prevBtn_reg[2]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         10.000      9.500      SLICE_X42Y11  prevBtn_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X30Y11  triggerTime_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X30Y11  triggerTime_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X33Y11  triggerTime_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X33Y11  triggerTime_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  vc/inst/clk_in1
  To Clock:  vc/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vc/inst/clk_in1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { vc/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  vc/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y0  vc/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  vc/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  vc/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  vc/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  vc/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.926ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.155ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.757ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.926ns  (required time - arrival time)
  Source:                 vsg/pixelHorz_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            sf/red_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out1_clk_wiz_0 rise@13.474ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.244ns  (logic 1.554ns (12.692%)  route 10.690ns (87.308%))
  Logic Levels:           7  (LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.776ns = ( 10.698 - 13.474 ) 
    Source Clock Delay      (SCD):    -2.112ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUF                         0.000     0.000 r  sysClk_IBUF_inst/O
                         net (fo=47, routed)          1.285     1.285    vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -5.725 r  vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -3.965    vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.864 r  vc/inst/clkout1_buf/O
                         net (fo=222, routed)         1.752    -2.112    vsg/CLK
    SLICE_X39Y3          FDRE                                         r  vsg/pixelHorz_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y3          FDRE (Prop_fdre_C_Q)         0.456    -1.656 r  vsg/pixelHorz_reg[2]/Q
                         net (fo=92, routed)          4.199     2.543    vsg/pixelHorz[2]
    SLICE_X31Y8          LUT4 (Prop_lut4_I1_O)        0.152     2.695 r  vsg/red[7]_i_78/O
                         net (fo=2, routed)           1.169     3.864    vsg/red[7]_i_78_n_0
    SLICE_X38Y13         LUT6 (Prop_lut6_I5_O)        0.326     4.190 r  vsg/red[7]_i_151/O
                         net (fo=1, routed)           1.165     5.354    vsg/red[7]_i_151_n_0
    SLICE_X38Y5          LUT6 (Prop_lut6_I4_O)        0.124     5.478 r  vsg/red[7]_i_55/O
                         net (fo=1, routed)           1.106     6.584    vsg/red[7]_i_55_n_0
    SLICE_X34Y5          LUT6 (Prop_lut6_I4_O)        0.124     6.708 r  vsg/red[7]_i_18/O
                         net (fo=1, routed)           0.901     7.609    vsg/red[7]_i_18_n_0
    SLICE_X28Y16         LUT6 (Prop_lut6_I5_O)        0.124     7.733 f  vsg/red[7]_i_4/O
                         net (fo=4, routed)           1.405     9.138    vsg/red[7]_i_4_n_0
    SLICE_X32Y20         LUT5 (Prop_lut5_I3_O)        0.124     9.262 r  vsg/red[7]_i_3_comp_1/O
                         net (fo=1, routed)           0.746    10.008    vsg/red[7]_i_3_n_0_repN_1
    SLICE_X34Y18         LUT6 (Prop_lut6_I5_O)        0.124    10.132 r  vsg/red[7]_i_1_comp/O
                         net (fo=1, routed)           0.000    10.132    sf/D[1]
    SLICE_X34Y18         FDRE                                         r  sf/red_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.474    13.474 r  
    U18                  IBUF                         0.000    13.474 r  sysClk_IBUF_inst/O
                         net (fo=47, routed)          1.162    14.636    vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     7.517 r  vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     9.116    vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.207 r  vc/inst/clkout1_buf/O
                         net (fo=222, routed)         1.490    10.698    sf/CLK
    SLICE_X34Y18         FDRE                                         r  sf/red_reg[7]/C
                         clock pessimism              0.517    11.215    
                         clock uncertainty           -0.234    10.981    
    SLICE_X34Y18         FDRE (Setup_fdre_C_D)        0.077    11.058    sf/red_reg[7]
  -------------------------------------------------------------------
                         required time                         11.058    
                         arrival time                         -10.132    
  -------------------------------------------------------------------
                         slack                                  0.926    

Slack (MET) :             1.690ns  (required time - arrival time)
  Source:                 vsg/pixelHorz_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            sf/blue_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out1_clk_wiz_0 rise@13.474ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.477ns  (logic 1.458ns (12.704%)  route 10.019ns (87.296%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.777ns = ( 10.697 - 13.474 ) 
    Source Clock Delay      (SCD):    -2.112ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUF                         0.000     0.000 r  sysClk_IBUF_inst/O
                         net (fo=47, routed)          1.285     1.285    vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -5.725 r  vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -3.965    vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.864 r  vc/inst/clkout1_buf/O
                         net (fo=222, routed)         1.752    -2.112    vsg/CLK
    SLICE_X39Y3          FDRE                                         r  vsg/pixelHorz_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y3          FDRE (Prop_fdre_C_Q)         0.456    -1.656 r  vsg/pixelHorz_reg[2]/Q
                         net (fo=92, routed)          4.199     2.543    vsg/pixelHorz[2]
    SLICE_X31Y8          LUT4 (Prop_lut4_I1_O)        0.152     2.695 r  vsg/red[7]_i_78/O
                         net (fo=2, routed)           1.169     3.864    vsg/red[7]_i_78_n_0
    SLICE_X38Y13         LUT6 (Prop_lut6_I5_O)        0.326     4.190 r  vsg/red[7]_i_151/O
                         net (fo=1, routed)           1.165     5.354    vsg/red[7]_i_151_n_0
    SLICE_X38Y5          LUT6 (Prop_lut6_I4_O)        0.124     5.478 r  vsg/red[7]_i_55/O
                         net (fo=1, routed)           1.106     6.584    vsg/red[7]_i_55_n_0
    SLICE_X34Y5          LUT6 (Prop_lut6_I4_O)        0.124     6.708 r  vsg/red[7]_i_18/O
                         net (fo=1, routed)           0.901     7.609    vsg/red[7]_i_18_n_0
    SLICE_X28Y16         LUT6 (Prop_lut6_I5_O)        0.124     7.733 f  vsg/red[7]_i_4/O
                         net (fo=4, routed)           1.480     9.213    vsg/red[7]_i_4_n_0
    SLICE_X33Y19         LUT5 (Prop_lut5_I4_O)        0.152     9.365 r  vsg/blue[7]_i_1/O
                         net (fo=1, routed)           0.000     9.365    sf/blue_reg[7]_1
    SLICE_X33Y19         FDRE                                         r  sf/blue_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.474    13.474 r  
    U18                  IBUF                         0.000    13.474 r  sysClk_IBUF_inst/O
                         net (fo=47, routed)          1.162    14.636    vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     7.517 r  vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     9.116    vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.207 r  vc/inst/clkout1_buf/O
                         net (fo=222, routed)         1.489    10.697    sf/CLK
    SLICE_X33Y19         FDRE                                         r  sf/blue_reg[7]/C
                         clock pessimism              0.517    11.214    
                         clock uncertainty           -0.234    10.980    
    SLICE_X33Y19         FDRE (Setup_fdre_C_D)        0.075    11.055    sf/blue_reg[7]
  -------------------------------------------------------------------
                         required time                         11.055    
                         arrival time                          -9.365    
  -------------------------------------------------------------------
                         slack                                  1.690    

Slack (MET) :             1.768ns  (required time - arrival time)
  Source:                 vsg/pixelHorz_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            sf/green_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out1_clk_wiz_0 rise@13.474ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.355ns  (logic 1.554ns (13.686%)  route 9.801ns (86.314%))
  Logic Levels:           7  (LUT4=1 LUT6=6)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.777ns = ( 10.697 - 13.474 ) 
    Source Clock Delay      (SCD):    -2.112ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUF                         0.000     0.000 r  sysClk_IBUF_inst/O
                         net (fo=47, routed)          1.285     1.285    vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -5.725 r  vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -3.965    vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.864 r  vc/inst/clkout1_buf/O
                         net (fo=222, routed)         1.752    -2.112    vsg/CLK
    SLICE_X39Y3          FDRE                                         r  vsg/pixelHorz_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y3          FDRE (Prop_fdre_C_Q)         0.456    -1.656 r  vsg/pixelHorz_reg[2]/Q
                         net (fo=92, routed)          4.199     2.543    vsg/pixelHorz[2]
    SLICE_X31Y8          LUT4 (Prop_lut4_I1_O)        0.152     2.695 r  vsg/red[7]_i_78/O
                         net (fo=2, routed)           1.169     3.864    vsg/red[7]_i_78_n_0
    SLICE_X38Y13         LUT6 (Prop_lut6_I5_O)        0.326     4.190 r  vsg/red[7]_i_151/O
                         net (fo=1, routed)           1.165     5.354    vsg/red[7]_i_151_n_0
    SLICE_X38Y5          LUT6 (Prop_lut6_I4_O)        0.124     5.478 r  vsg/red[7]_i_55/O
                         net (fo=1, routed)           1.106     6.584    vsg/red[7]_i_55_n_0
    SLICE_X34Y5          LUT6 (Prop_lut6_I4_O)        0.124     6.708 r  vsg/red[7]_i_18/O
                         net (fo=1, routed)           0.901     7.609    vsg/red[7]_i_18_n_0
    SLICE_X28Y16         LUT6 (Prop_lut6_I5_O)        0.124     7.733 f  vsg/red[7]_i_4/O
                         net (fo=4, routed)           0.999     8.732    vsg/red[7]_i_4_n_0
    SLICE_X35Y20         LUT6 (Prop_lut6_I3_O)        0.124     8.856 r  vsg/red[7]_i_3_comp/O
                         net (fo=1, routed)           0.263     9.119    vsg/red[7]_i_3_n_0_repN
    SLICE_X35Y20         LUT6 (Prop_lut6_I5_O)        0.124     9.243 r  vsg/green[7]_i_1_comp/O
                         net (fo=1, routed)           0.000     9.243    sf/green_reg[7]_1[2]
    SLICE_X35Y20         FDRE                                         r  sf/green_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.474    13.474 r  
    U18                  IBUF                         0.000    13.474 r  sysClk_IBUF_inst/O
                         net (fo=47, routed)          1.162    14.636    vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     7.517 r  vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     9.116    vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.207 r  vc/inst/clkout1_buf/O
                         net (fo=222, routed)         1.489    10.697    sf/CLK
    SLICE_X35Y20         FDRE                                         r  sf/green_reg[7]/C
                         clock pessimism              0.517    11.214    
                         clock uncertainty           -0.234    10.980    
    SLICE_X35Y20         FDRE (Setup_fdre_C_D)        0.031    11.011    sf/green_reg[7]
  -------------------------------------------------------------------
                         required time                         11.011    
                         arrival time                          -9.243    
  -------------------------------------------------------------------
                         slack                                  1.768    

Slack (MET) :             2.031ns  (required time - arrival time)
  Source:                 vsg/pixelHorz_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            sf/green_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out1_clk_wiz_0 rise@13.474ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.140ns  (logic 1.430ns (12.837%)  route 9.710ns (87.163%))
  Logic Levels:           6  (LUT4=1 LUT6=5)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.777ns = ( 10.697 - 13.474 ) 
    Source Clock Delay      (SCD):    -2.112ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUF                         0.000     0.000 r  sysClk_IBUF_inst/O
                         net (fo=47, routed)          1.285     1.285    vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -5.725 r  vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -3.965    vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.864 r  vc/inst/clkout1_buf/O
                         net (fo=222, routed)         1.752    -2.112    vsg/CLK
    SLICE_X39Y3          FDRE                                         r  vsg/pixelHorz_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y3          FDRE (Prop_fdre_C_Q)         0.456    -1.656 r  vsg/pixelHorz_reg[2]/Q
                         net (fo=92, routed)          4.199     2.543    vsg/pixelHorz[2]
    SLICE_X31Y8          LUT4 (Prop_lut4_I1_O)        0.152     2.695 r  vsg/red[7]_i_78/O
                         net (fo=2, routed)           1.169     3.864    vsg/red[7]_i_78_n_0
    SLICE_X38Y13         LUT6 (Prop_lut6_I5_O)        0.326     4.190 r  vsg/red[7]_i_151/O
                         net (fo=1, routed)           1.165     5.354    vsg/red[7]_i_151_n_0
    SLICE_X38Y5          LUT6 (Prop_lut6_I4_O)        0.124     5.478 r  vsg/red[7]_i_55/O
                         net (fo=1, routed)           1.106     6.584    vsg/red[7]_i_55_n_0
    SLICE_X34Y5          LUT6 (Prop_lut6_I4_O)        0.124     6.708 r  vsg/red[7]_i_18/O
                         net (fo=1, routed)           0.901     7.609    vsg/red[7]_i_18_n_0
    SLICE_X28Y16         LUT6 (Prop_lut6_I5_O)        0.124     7.733 f  vsg/red[7]_i_4/O
                         net (fo=4, routed)           1.171     8.904    vsg/red[7]_i_4_n_0
    SLICE_X34Y19         LUT6 (Prop_lut6_I3_O)        0.124     9.028 r  vsg/green[4]_i_1/O
                         net (fo=1, routed)           0.000     9.028    sf/green_reg[7]_1[0]
    SLICE_X34Y19         FDRE                                         r  sf/green_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.474    13.474 r  
    U18                  IBUF                         0.000    13.474 r  sysClk_IBUF_inst/O
                         net (fo=47, routed)          1.162    14.636    vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     7.517 r  vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     9.116    vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.207 r  vc/inst/clkout1_buf/O
                         net (fo=222, routed)         1.489    10.697    sf/CLK
    SLICE_X34Y19         FDRE                                         r  sf/green_reg[4]/C
                         clock pessimism              0.517    11.214    
                         clock uncertainty           -0.234    10.980    
    SLICE_X34Y19         FDRE (Setup_fdre_C_D)        0.079    11.059    sf/green_reg[4]
  -------------------------------------------------------------------
                         required time                         11.059    
                         arrival time                          -9.028    
  -------------------------------------------------------------------
                         slack                                  2.031    

Slack (MET) :             2.851ns  (required time - arrival time)
  Source:                 vsg/pixelVert_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            sf/red_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out1_clk_wiz_0 rise@13.474ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.321ns  (logic 1.262ns (12.227%)  route 9.059ns (87.773%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.776ns = ( 10.698 - 13.474 ) 
    Source Clock Delay      (SCD):    -2.110ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUF                         0.000     0.000 r  sysClk_IBUF_inst/O
                         net (fo=47, routed)          1.285     1.285    vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -5.725 r  vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -3.965    vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.864 r  vc/inst/clkout1_buf/O
                         net (fo=222, routed)         1.754    -2.110    vsg/CLK
    SLICE_X42Y6          FDRE                                         r  vsg/pixelVert_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y6          FDRE (Prop_fdre_C_Q)         0.518    -1.592 f  vsg/pixelVert_reg[4]/Q
                         net (fo=117, routed)         4.386     2.794    vsg/pixelVert[4]
    SLICE_X27Y17         LUT2 (Prop_lut2_I0_O)        0.124     2.918 f  vsg/blue[6]_i_59/O
                         net (fo=5, routed)           1.191     4.109    vsg/blue[6]_i_59_n_0
    SLICE_X27Y15         LUT6 (Prop_lut6_I0_O)        0.124     4.233 f  vsg/red[7]_i_57/O
                         net (fo=2, routed)           0.790     5.023    vsg/red[7]_i_57_n_0
    SLICE_X26Y14         LUT6 (Prop_lut6_I2_O)        0.124     5.147 f  vsg/blue[6]_i_7/O
                         net (fo=1, routed)           0.987     6.134    vsg/blue[6]_i_7_n_0
    SLICE_X30Y9          LUT6 (Prop_lut6_I2_O)        0.124     6.258 r  vsg/blue[6]_i_2/O
                         net (fo=5, routed)           1.381     7.638    vsg/blue[6]_i_2_n_0
    SLICE_X35Y19         LUT6 (Prop_lut6_I5_O)        0.124     7.762 r  vsg/red[7]_i_3/O
                         net (fo=3, routed)           0.325     8.087    vsg/red[7]_i_3_n_0
    SLICE_X34Y18         LUT4 (Prop_lut4_I0_O)        0.124     8.211 r  vsg/red[6]_i_1/O
                         net (fo=1, routed)           0.000     8.211    sf/D[0]
    SLICE_X34Y18         FDRE                                         r  sf/red_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.474    13.474 r  
    U18                  IBUF                         0.000    13.474 r  sysClk_IBUF_inst/O
                         net (fo=47, routed)          1.162    14.636    vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     7.517 r  vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     9.116    vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.207 r  vc/inst/clkout1_buf/O
                         net (fo=222, routed)         1.490    10.698    sf/CLK
    SLICE_X34Y18         FDRE                                         r  sf/red_reg[6]/C
                         clock pessimism              0.517    11.215    
                         clock uncertainty           -0.234    10.981    
    SLICE_X34Y18         FDRE (Setup_fdre_C_D)        0.081    11.062    sf/red_reg[6]
  -------------------------------------------------------------------
                         required time                         11.062    
                         arrival time                          -8.211    
  -------------------------------------------------------------------
                         slack                                  2.851    

Slack (MET) :             2.880ns  (required time - arrival time)
  Source:                 vsg/pixelVert_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            sf/blue_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out1_clk_wiz_0 rise@13.474ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.316ns  (logic 1.138ns (11.032%)  route 9.178ns (88.968%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.702ns = ( 10.772 - 13.474 ) 
    Source Clock Delay      (SCD):    -2.110ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUF                         0.000     0.000 r  sysClk_IBUF_inst/O
                         net (fo=47, routed)          1.285     1.285    vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -5.725 r  vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -3.965    vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.864 r  vc/inst/clkout1_buf/O
                         net (fo=222, routed)         1.754    -2.110    vsg/CLK
    SLICE_X42Y6          FDRE                                         r  vsg/pixelVert_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y6          FDRE (Prop_fdre_C_Q)         0.518    -1.592 f  vsg/pixelVert_reg[4]/Q
                         net (fo=117, routed)         4.386     2.794    vsg/pixelVert[4]
    SLICE_X27Y17         LUT2 (Prop_lut2_I0_O)        0.124     2.918 f  vsg/blue[6]_i_59/O
                         net (fo=5, routed)           1.191     4.109    vsg/blue[6]_i_59_n_0
    SLICE_X27Y15         LUT6 (Prop_lut6_I0_O)        0.124     4.233 f  vsg/red[7]_i_57/O
                         net (fo=2, routed)           0.790     5.023    vsg/red[7]_i_57_n_0
    SLICE_X26Y14         LUT6 (Prop_lut6_I2_O)        0.124     5.147 f  vsg/blue[6]_i_7/O
                         net (fo=1, routed)           0.987     6.134    vsg/blue[6]_i_7_n_0
    SLICE_X30Y9          LUT6 (Prop_lut6_I2_O)        0.124     6.258 r  vsg/blue[6]_i_2/O
                         net (fo=5, routed)           1.824     8.082    vsg/blue[6]_i_2_n_0
    SLICE_X37Y19         LUT6 (Prop_lut6_I1_O)        0.124     8.206 r  vsg/blue[6]_i_1/O
                         net (fo=1, routed)           0.000     8.206    sf/blue_reg[6]_0
    SLICE_X37Y19         FDRE                                         r  sf/blue_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.474    13.474 r  
    U18                  IBUF                         0.000    13.474 r  sysClk_IBUF_inst/O
                         net (fo=47, routed)          1.162    14.636    vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     7.517 r  vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     9.116    vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.207 r  vc/inst/clkout1_buf/O
                         net (fo=222, routed)         1.564    10.772    sf/CLK
    SLICE_X37Y19         FDRE                                         r  sf/blue_reg[6]/C
                         clock pessimism              0.517    11.289    
                         clock uncertainty           -0.234    11.055    
    SLICE_X37Y19         FDRE (Setup_fdre_C_D)        0.031    11.086    sf/blue_reg[6]
  -------------------------------------------------------------------
                         required time                         11.086    
                         arrival time                          -8.206    
  -------------------------------------------------------------------
                         slack                                  2.880    

Slack (MET) :             2.930ns  (required time - arrival time)
  Source:                 vsg/pixelVert_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            sf/green_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out1_clk_wiz_0 rise@13.474ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.266ns  (logic 1.138ns (11.085%)  route 9.128ns (88.915%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.702ns = ( 10.772 - 13.474 ) 
    Source Clock Delay      (SCD):    -2.110ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUF                         0.000     0.000 r  sysClk_IBUF_inst/O
                         net (fo=47, routed)          1.285     1.285    vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -5.725 r  vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -3.965    vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.864 r  vc/inst/clkout1_buf/O
                         net (fo=222, routed)         1.754    -2.110    vsg/CLK
    SLICE_X42Y6          FDRE                                         r  vsg/pixelVert_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y6          FDRE (Prop_fdre_C_Q)         0.518    -1.592 f  vsg/pixelVert_reg[4]/Q
                         net (fo=117, routed)         4.386     2.794    vsg/pixelVert[4]
    SLICE_X27Y17         LUT2 (Prop_lut2_I0_O)        0.124     2.918 f  vsg/blue[6]_i_59/O
                         net (fo=5, routed)           1.191     4.109    vsg/blue[6]_i_59_n_0
    SLICE_X27Y15         LUT6 (Prop_lut6_I0_O)        0.124     4.233 f  vsg/red[7]_i_57/O
                         net (fo=2, routed)           0.790     5.023    vsg/red[7]_i_57_n_0
    SLICE_X26Y14         LUT6 (Prop_lut6_I2_O)        0.124     5.147 f  vsg/blue[6]_i_7/O
                         net (fo=1, routed)           0.987     6.134    vsg/blue[6]_i_7_n_0
    SLICE_X30Y9          LUT6 (Prop_lut6_I2_O)        0.124     6.258 r  vsg/blue[6]_i_2/O
                         net (fo=5, routed)           1.775     8.032    vsg/blue[6]_i_2_n_0
    SLICE_X37Y20         LUT6 (Prop_lut6_I2_O)        0.124     8.156 r  vsg/green[6]_i_1_comp/O
                         net (fo=1, routed)           0.000     8.156    sf/green_reg[7]_1[1]
    SLICE_X37Y20         FDRE                                         r  sf/green_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.474    13.474 r  
    U18                  IBUF                         0.000    13.474 r  sysClk_IBUF_inst/O
                         net (fo=47, routed)          1.162    14.636    vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     7.517 r  vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     9.116    vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.207 r  vc/inst/clkout1_buf/O
                         net (fo=222, routed)         1.564    10.772    sf/CLK
    SLICE_X37Y20         FDRE                                         r  sf/green_reg[6]/C
                         clock pessimism              0.517    11.289    
                         clock uncertainty           -0.234    11.055    
    SLICE_X37Y20         FDRE (Setup_fdre_C_D)        0.031    11.086    sf/green_reg[6]
  -------------------------------------------------------------------
                         required time                         11.086    
                         arrival time                          -8.156    
  -------------------------------------------------------------------
                         slack                                  2.930    

Slack (MET) :             7.669ns  (required time - arrival time)
  Source:                 hdmi_inst/inst/encb/n1q_m_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            hdmi_inst/inst/encb/dout_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out1_clk_wiz_0 rise@13.474ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.581ns  (logic 1.326ns (23.759%)  route 4.255ns (76.241%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.702ns = ( 10.772 - 13.474 ) 
    Source Clock Delay      (SCD):    -2.128ns
    Clock Pessimism Removal (CPR):    0.555ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUF                         0.000     0.000 r  sysClk_IBUF_inst/O
                         net (fo=47, routed)          1.285     1.285    vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -5.725 r  vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -3.965    vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.864 r  vc/inst/clkout1_buf/O
                         net (fo=222, routed)         1.736    -2.128    hdmi_inst/inst/encb/pix_clk
    SLICE_X40Y23         FDRE                                         r  hdmi_inst/inst/encb/n1q_m_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y23         FDRE (Prop_fdre_C_Q)         0.419    -1.709 r  hdmi_inst/inst/encb/n1q_m_reg[2]/Q
                         net (fo=12, routed)          1.197    -0.512    hdmi_inst/inst/encb/n1q_m[2]
    SLICE_X40Y25         LUT2 (Prop_lut2_I0_O)        0.327    -0.185 r  hdmi_inst/inst/encb/cnt[4]_i_13/O
                         net (fo=1, routed)           0.808     0.624    hdmi_inst/inst/encb/cnt[4]_i_13_n_0
    SLICE_X39Y24         LUT6 (Prop_lut6_I5_O)        0.332     0.956 r  hdmi_inst/inst/encb/cnt[4]_i_3/O
                         net (fo=6, routed)           1.060     2.015    hdmi_inst/inst/encb/cnt[4]_i_3_n_0
    SLICE_X41Y23         LUT3 (Prop_lut3_I2_O)        0.124     2.139 r  hdmi_inst/inst/encb/dout[9]_i_2/O
                         net (fo=8, routed)           1.190     3.329    hdmi_inst/inst/encb/dout[9]_i_2_n_0
    SLICE_X43Y21         LUT4 (Prop_lut4_I1_O)        0.124     3.453 r  hdmi_inst/inst/encb/dout[7]_i_1/O
                         net (fo=1, routed)           0.000     3.453    hdmi_inst/inst/encb/dout[7]_i_1_n_0
    SLICE_X43Y21         FDCE                                         r  hdmi_inst/inst/encb/dout_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.474    13.474 r  
    U18                  IBUF                         0.000    13.474 r  sysClk_IBUF_inst/O
                         net (fo=47, routed)          1.162    14.636    vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     7.517 r  vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     9.116    vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.207 r  vc/inst/clkout1_buf/O
                         net (fo=222, routed)         1.564    10.772    hdmi_inst/inst/encb/pix_clk
    SLICE_X43Y21         FDCE                                         r  hdmi_inst/inst/encb/dout_reg[7]/C
                         clock pessimism              0.555    11.327    
                         clock uncertainty           -0.234    11.093    
    SLICE_X43Y21         FDCE (Setup_fdce_C_D)        0.029    11.122    hdmi_inst/inst/encb/dout_reg[7]
  -------------------------------------------------------------------
                         required time                         11.122    
                         arrival time                          -3.453    
  -------------------------------------------------------------------
                         slack                                  7.669    

Slack (MET) :             7.853ns  (required time - arrival time)
  Source:                 vsg/h_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            vsg/v_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out1_clk_wiz_0 rise@13.474ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.893ns  (logic 1.182ns (24.156%)  route 3.711ns (75.844%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.691ns = ( 10.783 - 13.474 ) 
    Source Clock Delay      (SCD):    -2.109ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUF                         0.000     0.000 r  sysClk_IBUF_inst/O
                         net (fo=47, routed)          1.285     1.285    vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -5.725 r  vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -3.965    vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.864 r  vc/inst/clkout1_buf/O
                         net (fo=222, routed)         1.755    -2.109    vsg/CLK
    SLICE_X40Y2          FDRE                                         r  vsg/h_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y2          FDRE (Prop_fdre_C_Q)         0.456    -1.653 f  vsg/h_cnt_reg[10]/Q
                         net (fo=6, routed)           1.243    -0.410    vsg/h_cnt_reg[10]
    SLICE_X40Y3          LUT4 (Prop_lut4_I2_O)        0.152    -0.258 r  vsg/v_cnt[10]_i_5/O
                         net (fo=2, routed)           0.871     0.613    vsg/v_cnt[10]_i_5_n_0
    SLICE_X41Y3          LUT5 (Prop_lut5_I0_O)        0.326     0.939 r  vsg/v_cnt[10]_i_2/O
                         net (fo=15, routed)          0.466     1.405    vsg/eqOp3_in
    SLICE_X41Y6          LUT6 (Prop_lut6_I5_O)        0.124     1.529 r  vsg/v_cnt[10]_i_4/O
                         net (fo=2, routed)           0.301     1.830    vsg/v_cnt[10]_i_4_n_0
    SLICE_X41Y5          LUT2 (Prop_lut2_I0_O)        0.124     1.954 r  vsg/v_cnt[10]_i_1/O
                         net (fo=11, routed)          0.830     2.784    vsg/v_cnt[10]_i_1_n_0
    SLICE_X39Y6          FDRE                                         r  vsg/v_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.474    13.474 r  
    U18                  IBUF                         0.000    13.474 r  sysClk_IBUF_inst/O
                         net (fo=47, routed)          1.162    14.636    vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     7.517 r  vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     9.116    vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.207 r  vc/inst/clkout1_buf/O
                         net (fo=222, routed)         1.575    10.783    vsg/CLK
    SLICE_X39Y6          FDRE                                         r  vsg/v_cnt_reg[1]/C
                         clock pessimism              0.517    11.300    
                         clock uncertainty           -0.234    11.066    
    SLICE_X39Y6          FDRE (Setup_fdre_C_R)       -0.429    10.637    vsg/v_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         10.637    
                         arrival time                          -2.784    
  -------------------------------------------------------------------
                         slack                                  7.853    

Slack (MET) :             7.853ns  (required time - arrival time)
  Source:                 vsg/h_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            vsg/v_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out1_clk_wiz_0 rise@13.474ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.893ns  (logic 1.182ns (24.156%)  route 3.711ns (75.844%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.691ns = ( 10.783 - 13.474 ) 
    Source Clock Delay      (SCD):    -2.109ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUF                         0.000     0.000 r  sysClk_IBUF_inst/O
                         net (fo=47, routed)          1.285     1.285    vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -5.725 r  vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -3.965    vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.864 r  vc/inst/clkout1_buf/O
                         net (fo=222, routed)         1.755    -2.109    vsg/CLK
    SLICE_X40Y2          FDRE                                         r  vsg/h_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y2          FDRE (Prop_fdre_C_Q)         0.456    -1.653 f  vsg/h_cnt_reg[10]/Q
                         net (fo=6, routed)           1.243    -0.410    vsg/h_cnt_reg[10]
    SLICE_X40Y3          LUT4 (Prop_lut4_I2_O)        0.152    -0.258 r  vsg/v_cnt[10]_i_5/O
                         net (fo=2, routed)           0.871     0.613    vsg/v_cnt[10]_i_5_n_0
    SLICE_X41Y3          LUT5 (Prop_lut5_I0_O)        0.326     0.939 r  vsg/v_cnt[10]_i_2/O
                         net (fo=15, routed)          0.466     1.405    vsg/eqOp3_in
    SLICE_X41Y6          LUT6 (Prop_lut6_I5_O)        0.124     1.529 r  vsg/v_cnt[10]_i_4/O
                         net (fo=2, routed)           0.301     1.830    vsg/v_cnt[10]_i_4_n_0
    SLICE_X41Y5          LUT2 (Prop_lut2_I0_O)        0.124     1.954 r  vsg/v_cnt[10]_i_1/O
                         net (fo=11, routed)          0.830     2.784    vsg/v_cnt[10]_i_1_n_0
    SLICE_X39Y6          FDRE                                         r  vsg/v_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.474    13.474 r  
    U18                  IBUF                         0.000    13.474 r  sysClk_IBUF_inst/O
                         net (fo=47, routed)          1.162    14.636    vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     7.517 r  vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     9.116    vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.207 r  vc/inst/clkout1_buf/O
                         net (fo=222, routed)         1.575    10.783    vsg/CLK
    SLICE_X39Y6          FDRE                                         r  vsg/v_cnt_reg[2]/C
                         clock pessimism              0.517    11.300    
                         clock uncertainty           -0.234    11.066    
    SLICE_X39Y6          FDRE (Setup_fdre_C_R)       -0.429    10.637    vsg/v_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         10.637    
                         arrival time                          -2.784    
  -------------------------------------------------------------------
                         slack                                  7.853    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 sf/green_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            hdmi_inst/inst/srldly_0/srl[31].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.184%)  route 0.210ns (59.816%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.192ns
    Source Clock Delay      (SCD):    -0.770ns
    Clock Pessimism Removal (CPR):    -0.435ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUF                         0.000     0.000 r  sysClk_IBUF_inst/O
                         net (fo=47, routed)          0.440     0.440    vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.831 r  vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.349    vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.323 r  vc/inst/clkout1_buf/O
                         net (fo=222, routed)         0.554    -0.770    sf/CLK
    SLICE_X35Y20         FDRE                                         r  sf/green_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.629 r  sf/green_reg[7]/Q
                         net (fo=2, routed)           0.210    -0.419    hdmi_inst/inst/srldly_0/data_i[29]
    SLICE_X34Y20         SRL16E                                       r  hdmi_inst/inst/srldly_0/srl[31].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUF                         0.000     0.000 r  sysClk_IBUF_inst/O
                         net (fo=47, routed)          0.480     0.480    vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.570 r  vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.042    vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.013 r  vc/inst/clkout1_buf/O
                         net (fo=222, routed)         0.821    -1.192    hdmi_inst/inst/srldly_0/pix_clk
    SLICE_X34Y20         SRL16E                                       r  hdmi_inst/inst/srldly_0/srl[31].srl16_i/CLK
                         clock pessimism              0.435    -0.757    
    SLICE_X34Y20         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.574    hdmi_inst/inst/srldly_0/srl[31].srl16_i
  -------------------------------------------------------------------
                         required time                          0.574    
                         arrival time                          -0.419    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 hdmi_inst/inst/encr/n1d_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            hdmi_inst/inst/encr/q_m_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.307%)  route 0.103ns (35.693%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.161ns
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    -0.435ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUF                         0.000     0.000 r  sysClk_IBUF_inst/O
                         net (fo=47, routed)          0.440     0.440    vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.831 r  vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.349    vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.323 r  vc/inst/clkout1_buf/O
                         net (fo=222, routed)         0.585    -0.739    hdmi_inst/inst/encr/pix_clk
    SLICE_X43Y31         FDRE                                         r  hdmi_inst/inst/encr/n1d_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.598 r  hdmi_inst/inst/encr/n1d_reg[1]/Q
                         net (fo=4, routed)           0.103    -0.495    hdmi_inst/inst/encr/n1d[1]
    SLICE_X42Y31         LUT6 (Prop_lut6_I2_O)        0.045    -0.450 r  hdmi_inst/inst/encr/q_m_reg[1]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.450    hdmi_inst/inst/encr/q_m_1
    SLICE_X42Y31         FDRE                                         r  hdmi_inst/inst/encr/q_m_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUF                         0.000     0.000 r  sysClk_IBUF_inst/O
                         net (fo=47, routed)          0.480     0.480    vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.570 r  vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.042    vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.013 r  vc/inst/clkout1_buf/O
                         net (fo=222, routed)         0.852    -1.161    hdmi_inst/inst/encr/pix_clk
    SLICE_X42Y31         FDRE                                         r  hdmi_inst/inst/encr/q_m_reg_reg[1]/C
                         clock pessimism              0.435    -0.726    
    SLICE_X42Y31         FDRE (Hold_fdre_C_D)         0.121    -0.605    hdmi_inst/inst/encr/q_m_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.605    
                         arrival time                          -0.450    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 hdmi_inst/inst/encb/vdin_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            hdmi_inst/inst/encb/q_m_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.109%)  route 0.087ns (31.891%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.165ns
    Source Clock Delay      (SCD):    -0.742ns
    Clock Pessimism Removal (CPR):    -0.436ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUF                         0.000     0.000 r  sysClk_IBUF_inst/O
                         net (fo=47, routed)          0.440     0.440    vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.831 r  vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.349    vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.323 r  vc/inst/clkout1_buf/O
                         net (fo=222, routed)         0.582    -0.742    hdmi_inst/inst/encb/pix_clk
    SLICE_X40Y22         FDRE                                         r  hdmi_inst/inst/encb/vdin_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.601 r  hdmi_inst/inst/encb/vdin_q_reg[5]/Q
                         net (fo=7, routed)           0.087    -0.514    hdmi_inst/inst/encb/p_0_in1_in
    SLICE_X41Y22         LUT5 (Prop_lut5_I0_O)        0.045    -0.469 r  hdmi_inst/inst/encb/q_m_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.469    hdmi_inst/inst/encb/q_m_6
    SLICE_X41Y22         FDRE                                         r  hdmi_inst/inst/encb/q_m_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUF                         0.000     0.000 r  sysClk_IBUF_inst/O
                         net (fo=47, routed)          0.480     0.480    vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.570 r  vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.042    vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.013 r  vc/inst/clkout1_buf/O
                         net (fo=222, routed)         0.848    -1.165    hdmi_inst/inst/encb/pix_clk
    SLICE_X41Y22         FDRE                                         r  hdmi_inst/inst/encb/q_m_reg_reg[6]/C
                         clock pessimism              0.436    -0.729    
    SLICE_X41Y22         FDRE (Hold_fdre_C_D)         0.092    -0.637    hdmi_inst/inst/encb/q_m_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.637    
                         arrival time                          -0.469    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 hdmi_inst/inst/encg/q_m_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            hdmi_inst/inst/encg/dout_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.321%)  route 0.099ns (34.679%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.166ns
    Source Clock Delay      (SCD):    -0.744ns
    Clock Pessimism Removal (CPR):    -0.436ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUF                         0.000     0.000 r  sysClk_IBUF_inst/O
                         net (fo=47, routed)          0.440     0.440    vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.831 r  vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.349    vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.323 r  vc/inst/clkout1_buf/O
                         net (fo=222, routed)         0.580    -0.744    hdmi_inst/inst/encg/pix_clk
    SLICE_X36Y21         FDRE                                         r  hdmi_inst/inst/encg/q_m_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.603 r  hdmi_inst/inst/encg/q_m_reg_reg[7]/Q
                         net (fo=1, routed)           0.099    -0.504    hdmi_inst/inst/encg/q_m_reg_reg_n_0_[7]
    SLICE_X39Y21         LUT5 (Prop_lut5_I2_O)        0.045    -0.459 r  hdmi_inst/inst/encg/dout[7]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.459    hdmi_inst/inst/encg/dout[7]_i_1__0_n_0
    SLICE_X39Y21         FDCE                                         r  hdmi_inst/inst/encg/dout_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUF                         0.000     0.000 r  sysClk_IBUF_inst/O
                         net (fo=47, routed)          0.480     0.480    vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.570 r  vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.042    vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.013 r  vc/inst/clkout1_buf/O
                         net (fo=222, routed)         0.847    -1.166    hdmi_inst/inst/encg/pix_clk
    SLICE_X39Y21         FDCE                                         r  hdmi_inst/inst/encg/dout_reg[7]/C
                         clock pessimism              0.436    -0.730    
    SLICE_X39Y21         FDCE (Hold_fdce_C_D)         0.092    -0.638    hdmi_inst/inst/encg/dout_reg[7]
  -------------------------------------------------------------------
                         required time                          0.638    
                         arrival time                          -0.459    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 hdmi_inst/inst/encb/q_m_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            hdmi_inst/inst/encb/dout_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.186ns (63.444%)  route 0.107ns (36.556%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.164ns
    Source Clock Delay      (SCD):    -0.742ns
    Clock Pessimism Removal (CPR):    -0.436ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUF                         0.000     0.000 r  sysClk_IBUF_inst/O
                         net (fo=47, routed)          0.440     0.440    vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.831 r  vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.349    vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.323 r  vc/inst/clkout1_buf/O
                         net (fo=222, routed)         0.582    -0.742    hdmi_inst/inst/encb/pix_clk
    SLICE_X41Y22         FDRE                                         r  hdmi_inst/inst/encb/q_m_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.601 r  hdmi_inst/inst/encb/q_m_reg_reg[6]/Q
                         net (fo=1, routed)           0.107    -0.494    hdmi_inst/inst/encb/q_m_reg_reg_n_0_[6]
    SLICE_X41Y21         LUT4 (Prop_lut4_I0_O)        0.045    -0.449 r  hdmi_inst/inst/encb/dout[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.449    hdmi_inst/inst/encb/dout[6]_i_1_n_0
    SLICE_X41Y21         FDCE                                         r  hdmi_inst/inst/encb/dout_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUF                         0.000     0.000 r  sysClk_IBUF_inst/O
                         net (fo=47, routed)          0.480     0.480    vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.570 r  vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.042    vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.013 r  vc/inst/clkout1_buf/O
                         net (fo=222, routed)         0.849    -1.164    hdmi_inst/inst/encb/pix_clk
    SLICE_X41Y21         FDCE                                         r  hdmi_inst/inst/encb/dout_reg[6]/C
                         clock pessimism              0.436    -0.728    
    SLICE_X41Y21         FDCE (Hold_fdce_C_D)         0.092    -0.636    hdmi_inst/inst/encb/dout_reg[6]
  -------------------------------------------------------------------
                         required time                          0.636    
                         arrival time                          -0.449    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 sf/blue_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            hdmi_inst/inst/srldly_0/srl[38].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.274%)  route 0.170ns (54.726%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.167ns
    Source Clock Delay      (SCD):    -0.742ns
    Clock Pessimism Removal (CPR):    -0.436ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUF                         0.000     0.000 r  sysClk_IBUF_inst/O
                         net (fo=47, routed)          0.440     0.440    vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.831 r  vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.349    vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.323 r  vc/inst/clkout1_buf/O
                         net (fo=222, routed)         0.582    -0.742    sf/CLK
    SLICE_X37Y19         FDRE                                         r  sf/blue_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.601 r  sf/blue_reg[6]/Q
                         net (fo=4, routed)           0.170    -0.430    hdmi_inst/inst/srldly_0/data_i[36]
    SLICE_X38Y22         SRL16E                                       r  hdmi_inst/inst/srldly_0/srl[38].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUF                         0.000     0.000 r  sysClk_IBUF_inst/O
                         net (fo=47, routed)          0.480     0.480    vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.570 r  vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.042    vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.013 r  vc/inst/clkout1_buf/O
                         net (fo=222, routed)         0.846    -1.167    hdmi_inst/inst/srldly_0/pix_clk
    SLICE_X38Y22         SRL16E                                       r  hdmi_inst/inst/srldly_0/srl[38].srl16_i/CLK
                         clock pessimism              0.436    -0.731    
    SLICE_X38Y22         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.622    hdmi_inst/inst/srldly_0/srl[38].srl16_i
  -------------------------------------------------------------------
                         required time                          0.622    
                         arrival time                          -0.430    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 hdmi_inst/inst/encb/c1_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            hdmi_inst/inst/encb/c1_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.162ns
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    -0.436ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUF                         0.000     0.000 r  sysClk_IBUF_inst/O
                         net (fo=47, routed)          0.440     0.440    vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.831 r  vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.349    vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.323 r  vc/inst/clkout1_buf/O
                         net (fo=222, routed)         0.585    -0.739    hdmi_inst/inst/encb/pix_clk
    SLICE_X42Y18         FDRE                                         r  hdmi_inst/inst/encb/c1_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y18         FDRE (Prop_fdre_C_Q)         0.164    -0.575 r  hdmi_inst/inst/encb/c1_q_reg/Q
                         net (fo=1, routed)           0.112    -0.463    hdmi_inst/inst/encb/c1_q
    SLICE_X43Y19         FDRE                                         r  hdmi_inst/inst/encb/c1_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUF                         0.000     0.000 r  sysClk_IBUF_inst/O
                         net (fo=47, routed)          0.480     0.480    vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.570 r  vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.042    vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.013 r  vc/inst/clkout1_buf/O
                         net (fo=222, routed)         0.851    -1.162    hdmi_inst/inst/encb/pix_clk
    SLICE_X43Y19         FDRE                                         r  hdmi_inst/inst/encb/c1_reg_reg/C
                         clock pessimism              0.436    -0.726    
    SLICE_X43Y19         FDRE (Hold_fdre_C_D)         0.066    -0.660    hdmi_inst/inst/encb/c1_reg_reg
  -------------------------------------------------------------------
                         required time                          0.660    
                         arrival time                          -0.463    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 hdmi_inst/inst/encg/n1d_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            hdmi_inst/inst/encg/q_m_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.209ns (66.475%)  route 0.105ns (33.525%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.195ns
    Source Clock Delay      (SCD):    -0.771ns
    Clock Pessimism Removal (CPR):    -0.437ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUF                         0.000     0.000 r  sysClk_IBUF_inst/O
                         net (fo=47, routed)          0.440     0.440    vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.831 r  vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.349    vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.323 r  vc/inst/clkout1_buf/O
                         net (fo=222, routed)         0.553    -0.771    hdmi_inst/inst/encg/pix_clk
    SLICE_X32Y22         FDRE                                         r  hdmi_inst/inst/encg/n1d_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y22         FDRE (Prop_fdre_C_Q)         0.164    -0.607 r  hdmi_inst/inst/encg/n1d_reg[1]/Q
                         net (fo=4, routed)           0.105    -0.501    hdmi_inst/inst/encg/n1d[1]
    SLICE_X33Y22         LUT6 (Prop_lut6_I2_O)        0.045    -0.456 r  hdmi_inst/inst/encg/q_m_reg[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.456    hdmi_inst/inst/encg/q_m_1
    SLICE_X33Y22         FDRE                                         r  hdmi_inst/inst/encg/q_m_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUF                         0.000     0.000 r  sysClk_IBUF_inst/O
                         net (fo=47, routed)          0.480     0.480    vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.570 r  vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.042    vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.013 r  vc/inst/clkout1_buf/O
                         net (fo=222, routed)         0.818    -1.195    hdmi_inst/inst/encg/pix_clk
    SLICE_X33Y22         FDRE                                         r  hdmi_inst/inst/encg/q_m_reg_reg[1]/C
                         clock pessimism              0.437    -0.758    
    SLICE_X33Y22         FDRE (Hold_fdre_C_D)         0.091    -0.667    hdmi_inst/inst/encg/q_m_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.667    
                         arrival time                          -0.456    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 hdmi_inst/inst/encb/q_m_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            hdmi_inst/inst/encb/dout_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.209ns (65.895%)  route 0.108ns (34.105%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.164ns
    Source Clock Delay      (SCD):    -0.742ns
    Clock Pessimism Removal (CPR):    -0.436ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUF                         0.000     0.000 r  sysClk_IBUF_inst/O
                         net (fo=47, routed)          0.440     0.440    vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.831 r  vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.349    vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.323 r  vc/inst/clkout1_buf/O
                         net (fo=222, routed)         0.582    -0.742    hdmi_inst/inst/encb/pix_clk
    SLICE_X42Y22         FDRE                                         r  hdmi_inst/inst/encb/q_m_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y22         FDRE (Prop_fdre_C_Q)         0.164    -0.578 r  hdmi_inst/inst/encb/q_m_reg_reg[7]/Q
                         net (fo=1, routed)           0.108    -0.470    hdmi_inst/inst/encb/q_m_reg_reg_n_0_[7]
    SLICE_X43Y21         LUT4 (Prop_lut4_I0_O)        0.045    -0.425 r  hdmi_inst/inst/encb/dout[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.425    hdmi_inst/inst/encb/dout[7]_i_1_n_0
    SLICE_X43Y21         FDCE                                         r  hdmi_inst/inst/encb/dout_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUF                         0.000     0.000 r  sysClk_IBUF_inst/O
                         net (fo=47, routed)          0.480     0.480    vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.570 r  vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.042    vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.013 r  vc/inst/clkout1_buf/O
                         net (fo=222, routed)         0.849    -1.164    hdmi_inst/inst/encb/pix_clk
    SLICE_X43Y21         FDCE                                         r  hdmi_inst/inst/encb/dout_reg[7]/C
                         clock pessimism              0.436    -0.728    
    SLICE_X43Y21         FDCE (Hold_fdce_C_D)         0.091    -0.637    hdmi_inst/inst/encb/dout_reg[7]
  -------------------------------------------------------------------
                         required time                          0.637    
                         arrival time                          -0.425    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 hdmi_inst/inst/encg/vdin_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            hdmi_inst/inst/encg/q_m_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.186ns (50.230%)  route 0.184ns (49.770%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.194ns
    Source Clock Delay      (SCD):    -0.771ns
    Clock Pessimism Removal (CPR):    -0.456ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUF                         0.000     0.000 r  sysClk_IBUF_inst/O
                         net (fo=47, routed)          0.440     0.440    vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.831 r  vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.349    vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.323 r  vc/inst/clkout1_buf/O
                         net (fo=222, routed)         0.553    -0.771    hdmi_inst/inst/encg/pix_clk
    SLICE_X33Y22         FDRE                                         r  hdmi_inst/inst/encg/vdin_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.630 r  hdmi_inst/inst/encg/vdin_q_reg[5]/Q
                         net (fo=7, routed)           0.184    -0.446    hdmi_inst/inst/encg/p_0_in1_in
    SLICE_X34Y22         LUT5 (Prop_lut5_I4_O)        0.045    -0.401 r  hdmi_inst/inst/encg/q_m_reg[5]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.401    hdmi_inst/inst/encg/q_m_reg[5]_i_1__0_n_0
    SLICE_X34Y22         FDRE                                         r  hdmi_inst/inst/encg/q_m_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUF                         0.000     0.000 r  sysClk_IBUF_inst/O
                         net (fo=47, routed)          0.480     0.480    vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.570 r  vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.042    vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.013 r  vc/inst/clkout1_buf/O
                         net (fo=222, routed)         0.819    -1.194    hdmi_inst/inst/encg/pix_clk
    SLICE_X34Y22         FDRE                                         r  hdmi_inst/inst/encg/q_m_reg_reg[5]/C
                         clock pessimism              0.456    -0.738    
    SLICE_X34Y22         FDRE (Hold_fdre_C_D)         0.121    -0.617    hdmi_inst/inst/encg/q_m_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.617    
                         arrival time                          -0.401    
  -------------------------------------------------------------------
                         slack                                  0.216    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 6.737 }
Period(ns):         13.474
Sources:            { vc/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         13.474      11.318     BUFGCTRL_X0Y0    vc/inst/clkout1_buf/I
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.474      11.807     OLOGIC_X0Y18     hdmi_inst/inst/serial_b/oserdes_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.474      11.807     OLOGIC_X0Y17     hdmi_inst/inst/serial_b/oserdes_s/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.474      11.807     OLOGIC_X0Y24     hdmi_inst/inst/serial_clk/oserdes_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.474      11.807     OLOGIC_X0Y23     hdmi_inst/inst/serial_clk/oserdes_s/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.474      11.807     OLOGIC_X0Y20     hdmi_inst/inst/serial_g/oserdes_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.474      11.807     OLOGIC_X0Y19     hdmi_inst/inst/serial_g/oserdes_s/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.474      11.807     OLOGIC_X0Y22     hdmi_inst/inst/serial_r/oserdes_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.474      11.807     OLOGIC_X0Y21     hdmi_inst/inst/serial_r/oserdes_s/CLKDIV
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         13.474      12.225     MMCME2_ADV_X0Y0  vc/inst/mmcm_adv_inst/CLKOUT0
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       13.474      199.886    MMCME2_ADV_X0Y0  vc/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.737       5.757      SLICE_X42Y19     hdmi_inst/inst/encg/c0_q_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         6.737       5.757      SLICE_X42Y19     hdmi_inst/inst/encg/c0_q_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.737       5.757      SLICE_X42Y32     hdmi_inst/inst/srldly_0/srl[16].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         6.737       5.757      SLICE_X42Y32     hdmi_inst/inst/srldly_0/srl[16].srl16_i/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.737       5.757      SLICE_X42Y32     hdmi_inst/inst/srldly_0/srl[17].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         6.737       5.757      SLICE_X42Y32     hdmi_inst/inst/srldly_0/srl[17].srl16_i/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.737       5.757      SLICE_X42Y32     hdmi_inst/inst/srldly_0/srl[18].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         6.737       5.757      SLICE_X42Y32     hdmi_inst/inst/srldly_0/srl[18].srl16_i/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.737       5.757      SLICE_X42Y32     hdmi_inst/inst/srldly_0/srl[19].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         6.737       5.757      SLICE_X42Y32     hdmi_inst/inst/srldly_0/srl[19].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         6.737       5.757      SLICE_X42Y19     hdmi_inst/inst/encg/c0_q_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         6.737       5.757      SLICE_X42Y19     hdmi_inst/inst/encg/c0_q_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         6.737       5.757      SLICE_X42Y32     hdmi_inst/inst/srldly_0/srl[16].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         6.737       5.757      SLICE_X42Y32     hdmi_inst/inst/srldly_0/srl[16].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         6.737       5.757      SLICE_X42Y32     hdmi_inst/inst/srldly_0/srl[17].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         6.737       5.757      SLICE_X42Y32     hdmi_inst/inst/srldly_0/srl[17].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         6.737       5.757      SLICE_X42Y32     hdmi_inst/inst/srldly_0/srl[18].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         6.737       5.757      SLICE_X42Y32     hdmi_inst/inst/srldly_0/srl[18].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         6.737       5.757      SLICE_X42Y32     hdmi_inst/inst/srldly_0/srl[19].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         6.737       5.757      SLICE_X42Y32     hdmi_inst/inst/srldly_0/srl[19].srl16_i/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.540ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 1.347 }
Period(ns):         2.695
Sources:            { vc/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         2.695       0.540      BUFGCTRL_X0Y1    vc/inst/clkout2_buf/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.695       1.028      OLOGIC_X0Y18     hdmi_inst/inst/serial_b/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.695       1.028      OLOGIC_X0Y17     hdmi_inst/inst/serial_b/oserdes_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.695       1.028      OLOGIC_X0Y24     hdmi_inst/inst/serial_clk/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.695       1.028      OLOGIC_X0Y23     hdmi_inst/inst/serial_clk/oserdes_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.695       1.028      OLOGIC_X0Y20     hdmi_inst/inst/serial_g/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.695       1.028      OLOGIC_X0Y19     hdmi_inst/inst/serial_g/oserdes_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.695       1.028      OLOGIC_X0Y22     hdmi_inst/inst/serial_r/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.695       1.028      OLOGIC_X0Y21     hdmi_inst/inst/serial_r/oserdes_s/CLK
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         2.695       1.446      MMCME2_ADV_X0Y0  vc/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       2.695       210.665    MMCME2_ADV_X0Y0  vc/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       20.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 40.000 }
Period(ns):         80.000
Sources:            { vc/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         80.000      77.845     BUFGCTRL_X0Y2    vc/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         80.000      78.751     MMCME2_ADV_X0Y0  vc/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         80.000      78.751     MMCME2_ADV_X0Y0  vc/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       80.000      20.000     MMCME2_ADV_X0Y0  vc/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       80.000      133.360    MMCME2_ADV_X0Y0  vc/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sysClk
  To Clock:  clk_out1_clk_wiz_0

Setup :            7  Failing Endpoints,  Worst Slack      -12.963ns,  Total Violation      -89.162ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.322ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -12.963ns  (required time - arrival time)
  Source:                 triggerTime_reg[5]_replica_6/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sf/blue_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.211ns  (clk_out1_clk_wiz_0 rise@660.211ns - sysClk rise@660.000ns)
  Data Path Delay:        6.262ns  (logic 1.957ns (31.253%)  route 4.305ns (68.747%))
  Logic Levels:           7  (CARRY4=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -6.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.777ns = ( 657.433 - 660.211 ) 
    Source Clock Delay      (SCD):    3.365ns = ( 663.365 - 660.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.845ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.611ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)   660.000   660.000 r  
    U18                                               0.000   660.000 r  sysClk (IN)
                         net (fo=0)                   0.000   660.000    sysClk
    U18                  IBUF (Prop_ibuf_I_O)         1.530   661.530 r  sysClk_IBUF_inst/O
                         net (fo=47, routed)          1.835   663.365    sysClk_IBUF
    SLICE_X32Y11         FDRE                                         r  triggerTime_reg[5]_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y11         FDRE (Prop_fdre_C_Q)         0.518   663.883 f  triggerTime_reg[5]_replica_6/Q
                         net (fo=36, routed)          0.757   664.641    sf/triggerTime_reg[5]_repN_6_alias
    SLICE_X33Y10         LUT5 (Prop_lut5_I1_O)        0.124   664.765 r  sf/blue[6]_i_328/O
                         net (fo=32, routed)          0.868   665.633    vsg/blue_reg[6]_i_65_1
    SLICE_X34Y17         LUT4 (Prop_lut4_I0_O)        0.124   665.757 r  vsg/blue[6]_i_170/O
                         net (fo=1, routed)           0.000   665.757    vsg/blue[6]_i_170_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492   666.249 r  vsg/blue_reg[6]_i_65/CO[1]
                         net (fo=1, routed)           0.827   667.076    vsg/sf/geqOp476_in
    SLICE_X34Y19         LUT6 (Prop_lut6_I5_O)        0.332   667.408 r  vsg/blue[6]_i_19/O
                         net (fo=2, routed)           0.820   668.228    vsg/blue[6]_i_19_n_0
    SLICE_X34Y19         LUT6 (Prop_lut6_I1_O)        0.124   668.352 r  vsg/red[7]_i_12/O
                         net (fo=3, routed)           0.597   668.949    vsg/red[7]_i_12_n_0
    SLICE_X35Y19         LUT6 (Prop_lut6_I2_O)        0.124   669.073 r  vsg/red[7]_i_3/O
                         net (fo=3, routed)           0.435   669.508    vsg/red[7]_i_3_n_0
    SLICE_X33Y19         LUT5 (Prop_lut5_I0_O)        0.119   669.627 r  vsg/blue[7]_i_1/O
                         net (fo=1, routed)           0.000   669.627    sf/blue_reg[7]_1
    SLICE_X33Y19         FDRE                                         r  sf/blue_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    660.211   660.211 r  
    U18                  IBUF                         0.000   660.211 r  sysClk_IBUF_inst/O
                         net (fo=47, routed)          1.162   661.372    vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118   654.254 r  vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   655.853    vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   655.944 r  vc/inst/clkout1_buf/O
                         net (fo=222, routed)         1.489   657.434    sf/CLK
    SLICE_X33Y19         FDRE                                         r  sf/blue_reg[7]/C
                         clock pessimism              0.000   657.434    
                         clock uncertainty           -0.845   656.589    
    SLICE_X33Y19         FDRE (Setup_fdre_C_D)        0.075   656.664    sf/blue_reg[7]
  -------------------------------------------------------------------
                         required time                        656.664    
                         arrival time                        -669.627    
  -------------------------------------------------------------------
                         slack                                -12.963    

Slack (VIOLATED) :        -12.901ns  (required time - arrival time)
  Source:                 triggerTime_reg[5]_replica_6/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sf/green_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.211ns  (clk_out1_clk_wiz_0 rise@660.211ns - sysClk rise@660.000ns)
  Data Path Delay:        6.204ns  (logic 1.962ns (31.627%)  route 4.242ns (68.373%))
  Logic Levels:           7  (CARRY4=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -6.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.777ns = ( 657.433 - 660.211 ) 
    Source Clock Delay      (SCD):    3.365ns = ( 663.365 - 660.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.845ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.611ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)   660.000   660.000 r  
    U18                                               0.000   660.000 r  sysClk (IN)
                         net (fo=0)                   0.000   660.000    sysClk
    U18                  IBUF (Prop_ibuf_I_O)         1.530   661.530 r  sysClk_IBUF_inst/O
                         net (fo=47, routed)          1.835   663.365    sysClk_IBUF
    SLICE_X32Y11         FDRE                                         r  triggerTime_reg[5]_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y11         FDRE (Prop_fdre_C_Q)         0.518   663.883 f  triggerTime_reg[5]_replica_6/Q
                         net (fo=36, routed)          0.757   664.641    sf/triggerTime_reg[5]_repN_6_alias
    SLICE_X33Y10         LUT5 (Prop_lut5_I1_O)        0.124   664.765 r  sf/blue[6]_i_328/O
                         net (fo=32, routed)          0.868   665.633    vsg/blue_reg[6]_i_65_1
    SLICE_X34Y17         LUT4 (Prop_lut4_I0_O)        0.124   665.757 r  vsg/blue[6]_i_170/O
                         net (fo=1, routed)           0.000   665.757    vsg/blue[6]_i_170_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492   666.249 r  vsg/blue_reg[6]_i_65/CO[1]
                         net (fo=1, routed)           0.827   667.076    vsg/sf/geqOp476_in
    SLICE_X34Y19         LUT6 (Prop_lut6_I5_O)        0.332   667.408 r  vsg/blue[6]_i_19/O
                         net (fo=2, routed)           0.820   668.228    vsg/blue[6]_i_19_n_0
    SLICE_X34Y19         LUT6 (Prop_lut6_I1_O)        0.124   668.352 r  vsg/red[7]_i_12/O
                         net (fo=3, routed)           0.597   668.949    vsg/red[7]_i_12_n_0
    SLICE_X35Y19         LUT6 (Prop_lut6_I2_O)        0.124   669.073 r  vsg/red[7]_i_3/O
                         net (fo=3, routed)           0.372   669.445    vsg/red[7]_i_3_n_0
    SLICE_X34Y19         LUT6 (Prop_lut6_I0_O)        0.124   669.569 r  vsg/green[4]_i_1/O
                         net (fo=1, routed)           0.000   669.569    sf/green_reg[7]_1[0]
    SLICE_X34Y19         FDRE                                         r  sf/green_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    660.211   660.211 r  
    U18                  IBUF                         0.000   660.211 r  sysClk_IBUF_inst/O
                         net (fo=47, routed)          1.162   661.372    vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118   654.254 r  vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   655.853    vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   655.944 r  vc/inst/clkout1_buf/O
                         net (fo=222, routed)         1.489   657.434    sf/CLK
    SLICE_X34Y19         FDRE                                         r  sf/green_reg[4]/C
                         clock pessimism              0.000   657.434    
                         clock uncertainty           -0.845   656.589    
    SLICE_X34Y19         FDRE (Setup_fdre_C_D)        0.079   656.668    sf/green_reg[4]
  -------------------------------------------------------------------
                         required time                        656.668    
                         arrival time                        -669.569    
  -------------------------------------------------------------------
                         slack                                -12.901    

Slack (VIOLATED) :        -12.851ns  (required time - arrival time)
  Source:                 triggerTime_reg[5]_replica_6/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sf/red_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.211ns  (clk_out1_clk_wiz_0 rise@660.211ns - sysClk rise@660.000ns)
  Data Path Delay:        6.156ns  (logic 1.962ns (31.870%)  route 4.194ns (68.130%))
  Logic Levels:           7  (CARRY4=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -6.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.776ns = ( 657.434 - 660.211 ) 
    Source Clock Delay      (SCD):    3.365ns = ( 663.365 - 660.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.845ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.611ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)   660.000   660.000 r  
    U18                                               0.000   660.000 r  sysClk (IN)
                         net (fo=0)                   0.000   660.000    sysClk
    U18                  IBUF (Prop_ibuf_I_O)         1.530   661.530 r  sysClk_IBUF_inst/O
                         net (fo=47, routed)          1.835   663.365    sysClk_IBUF
    SLICE_X32Y11         FDRE                                         r  triggerTime_reg[5]_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y11         FDRE (Prop_fdre_C_Q)         0.518   663.883 f  triggerTime_reg[5]_replica_6/Q
                         net (fo=36, routed)          0.757   664.641    sf/triggerTime_reg[5]_repN_6_alias
    SLICE_X33Y10         LUT5 (Prop_lut5_I1_O)        0.124   664.765 r  sf/blue[6]_i_328/O
                         net (fo=32, routed)          0.868   665.633    vsg/blue_reg[6]_i_65_1
    SLICE_X34Y17         LUT4 (Prop_lut4_I0_O)        0.124   665.757 r  vsg/blue[6]_i_170/O
                         net (fo=1, routed)           0.000   665.757    vsg/blue[6]_i_170_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492   666.249 r  vsg/blue_reg[6]_i_65/CO[1]
                         net (fo=1, routed)           0.827   667.076    vsg/sf/geqOp476_in
    SLICE_X34Y19         LUT6 (Prop_lut6_I5_O)        0.332   667.408 r  vsg/blue[6]_i_19/O
                         net (fo=2, routed)           0.820   668.228    vsg/blue[6]_i_19_n_0
    SLICE_X34Y19         LUT6 (Prop_lut6_I1_O)        0.124   668.352 r  vsg/red[7]_i_12/O
                         net (fo=3, routed)           0.597   668.949    vsg/red[7]_i_12_n_0
    SLICE_X35Y19         LUT6 (Prop_lut6_I2_O)        0.124   669.073 r  vsg/red[7]_i_3/O
                         net (fo=3, routed)           0.325   669.397    vsg/red[7]_i_3_n_0
    SLICE_X34Y18         LUT4 (Prop_lut4_I0_O)        0.124   669.521 r  vsg/red[6]_i_1/O
                         net (fo=1, routed)           0.000   669.521    sf/D[0]
    SLICE_X34Y18         FDRE                                         r  sf/red_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    660.211   660.211 r  
    U18                  IBUF                         0.000   660.211 r  sysClk_IBUF_inst/O
                         net (fo=47, routed)          1.162   661.372    vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118   654.254 r  vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   655.853    vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   655.944 r  vc/inst/clkout1_buf/O
                         net (fo=222, routed)         1.490   657.435    sf/CLK
    SLICE_X34Y18         FDRE                                         r  sf/red_reg[6]/C
                         clock pessimism              0.000   657.435    
                         clock uncertainty           -0.845   656.590    
    SLICE_X34Y18         FDRE (Setup_fdre_C_D)        0.081   656.671    sf/red_reg[6]
  -------------------------------------------------------------------
                         required time                        656.671    
                         arrival time                        -669.521    
  -------------------------------------------------------------------
                         slack                                -12.851    

Slack (VIOLATED) :        -12.722ns  (required time - arrival time)
  Source:                 triggerTime_reg[5]_replica_6/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sf/green_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.211ns  (clk_out1_clk_wiz_0 rise@660.211ns - sysClk rise@660.000ns)
  Data Path Delay:        6.052ns  (logic 1.962ns (32.420%)  route 4.090ns (67.580%))
  Logic Levels:           7  (CARRY4=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -6.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.702ns = ( 657.508 - 660.211 ) 
    Source Clock Delay      (SCD):    3.365ns = ( 663.365 - 660.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.845ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.611ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)   660.000   660.000 r  
    U18                                               0.000   660.000 r  sysClk (IN)
                         net (fo=0)                   0.000   660.000    sysClk
    U18                  IBUF (Prop_ibuf_I_O)         1.530   661.530 r  sysClk_IBUF_inst/O
                         net (fo=47, routed)          1.835   663.365    sysClk_IBUF
    SLICE_X32Y11         FDRE                                         r  triggerTime_reg[5]_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y11         FDRE (Prop_fdre_C_Q)         0.518   663.883 f  triggerTime_reg[5]_replica_6/Q
                         net (fo=36, routed)          0.757   664.641    sf/triggerTime_reg[5]_repN_6_alias
    SLICE_X33Y10         LUT5 (Prop_lut5_I1_O)        0.124   664.765 r  sf/blue[6]_i_328/O
                         net (fo=32, routed)          0.824   665.588    vsg/blue_reg[6]_i_65_1
    SLICE_X32Y7          LUT4 (Prop_lut4_I0_O)        0.124   665.712 r  vsg/red[7]_i_205/O
                         net (fo=1, routed)           0.000   665.712    vsg/red[7]_i_205_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492   666.204 r  vsg/red_reg[7]_i_79/CO[1]
                         net (fo=2, routed)           0.621   666.826    vsg/sf/geqOp482_in
    SLICE_X33Y15         LUT5 (Prop_lut5_I4_O)        0.332   667.158 r  vsg/blue[6]_i_60/O
                         net (fo=1, routed)           0.611   667.768    vsg/blue[6]_i_60_n_0
    SLICE_X34Y19         LUT6 (Prop_lut6_I5_O)        0.124   667.892 r  vsg/blue[6]_i_18/O
                         net (fo=1, routed)           0.635   668.527    vsg/blue[6]_i_18_n_0
    SLICE_X35Y19         LUT6 (Prop_lut6_I3_O)        0.124   668.651 r  vsg/blue[6]_i_4/O
                         net (fo=2, routed)           0.642   669.293    vsg/blue[6]_i_4_n_0
    SLICE_X37Y20         LUT6 (Prop_lut6_I4_O)        0.124   669.417 r  vsg/green[6]_i_1_comp/O
                         net (fo=1, routed)           0.000   669.417    sf/green_reg[7]_1[1]
    SLICE_X37Y20         FDRE                                         r  sf/green_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    660.211   660.211 r  
    U18                  IBUF                         0.000   660.211 r  sysClk_IBUF_inst/O
                         net (fo=47, routed)          1.162   661.372    vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118   654.254 r  vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   655.853    vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   655.944 r  vc/inst/clkout1_buf/O
                         net (fo=222, routed)         1.564   657.509    sf/CLK
    SLICE_X37Y20         FDRE                                         r  sf/green_reg[6]/C
                         clock pessimism              0.000   657.509    
                         clock uncertainty           -0.845   656.664    
    SLICE_X37Y20         FDRE (Setup_fdre_C_D)        0.031   656.695    sf/green_reg[6]
  -------------------------------------------------------------------
                         required time                        656.695    
                         arrival time                        -669.417    
  -------------------------------------------------------------------
                         slack                                -12.722    

Slack (VIOLATED) :        -12.634ns  (required time - arrival time)
  Source:                 triggerTime_reg[5]_replica_6/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sf/red_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.211ns  (clk_out1_clk_wiz_0 rise@660.211ns - sysClk rise@660.000ns)
  Data Path Delay:        5.936ns  (logic 1.838ns (30.966%)  route 4.098ns (69.034%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -6.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.776ns = ( 657.434 - 660.211 ) 
    Source Clock Delay      (SCD):    3.365ns = ( 663.365 - 660.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.845ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.611ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)   660.000   660.000 r  
    U18                                               0.000   660.000 r  sysClk (IN)
                         net (fo=0)                   0.000   660.000    sysClk
    U18                  IBUF (Prop_ibuf_I_O)         1.530   661.530 r  sysClk_IBUF_inst/O
                         net (fo=47, routed)          1.835   663.365    sysClk_IBUF
    SLICE_X32Y11         FDRE                                         r  triggerTime_reg[5]_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y11         FDRE (Prop_fdre_C_Q)         0.518   663.883 f  triggerTime_reg[5]_replica_6/Q
                         net (fo=36, routed)          0.757   664.641    sf/triggerTime_reg[5]_repN_6_alias
    SLICE_X33Y10         LUT5 (Prop_lut5_I1_O)        0.124   664.765 r  sf/blue[6]_i_328/O
                         net (fo=32, routed)          0.868   665.633    vsg/blue_reg[6]_i_65_1
    SLICE_X34Y17         LUT4 (Prop_lut4_I0_O)        0.124   665.757 r  vsg/blue[6]_i_170/O
                         net (fo=1, routed)           0.000   665.757    vsg/blue[6]_i_170_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492   666.249 r  vsg/blue_reg[6]_i_65/CO[1]
                         net (fo=1, routed)           0.827   667.076    vsg/sf/geqOp476_in
    SLICE_X34Y19         LUT6 (Prop_lut6_I5_O)        0.332   667.408 r  vsg/blue[6]_i_19/O
                         net (fo=2, routed)           0.820   668.228    vsg/blue[6]_i_19_n_0
    SLICE_X34Y19         LUT6 (Prop_lut6_I1_O)        0.124   668.352 r  vsg/red[7]_i_12/O
                         net (fo=3, routed)           0.825   669.177    vsg/red[7]_i_12_n_0
    SLICE_X34Y18         LUT6 (Prop_lut6_I2_O)        0.124   669.301 r  vsg/red[7]_i_1_comp/O
                         net (fo=1, routed)           0.000   669.301    sf/D[1]
    SLICE_X34Y18         FDRE                                         r  sf/red_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    660.211   660.211 r  
    U18                  IBUF                         0.000   660.211 r  sysClk_IBUF_inst/O
                         net (fo=47, routed)          1.162   661.372    vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118   654.254 r  vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   655.853    vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   655.944 r  vc/inst/clkout1_buf/O
                         net (fo=222, routed)         1.490   657.435    sf/CLK
    SLICE_X34Y18         FDRE                                         r  sf/red_reg[7]/C
                         clock pessimism              0.000   657.435    
                         clock uncertainty           -0.845   656.590    
    SLICE_X34Y18         FDRE (Setup_fdre_C_D)        0.077   656.667    sf/red_reg[7]
  -------------------------------------------------------------------
                         required time                        656.667    
                         arrival time                        -669.301    
  -------------------------------------------------------------------
                         slack                                -12.634    

Slack (VIOLATED) :        -12.582ns  (required time - arrival time)
  Source:                 triggerTime_reg[5]_replica_6/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sf/blue_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.211ns  (clk_out1_clk_wiz_0 rise@660.211ns - sysClk rise@660.000ns)
  Data Path Delay:        5.912ns  (logic 1.962ns (33.188%)  route 3.950ns (66.812%))
  Logic Levels:           7  (CARRY4=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -6.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.702ns = ( 657.508 - 660.211 ) 
    Source Clock Delay      (SCD):    3.365ns = ( 663.365 - 660.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.845ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.611ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)   660.000   660.000 r  
    U18                                               0.000   660.000 r  sysClk (IN)
                         net (fo=0)                   0.000   660.000    sysClk
    U18                  IBUF (Prop_ibuf_I_O)         1.530   661.530 r  sysClk_IBUF_inst/O
                         net (fo=47, routed)          1.835   663.365    sysClk_IBUF
    SLICE_X32Y11         FDRE                                         r  triggerTime_reg[5]_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y11         FDRE (Prop_fdre_C_Q)         0.518   663.883 f  triggerTime_reg[5]_replica_6/Q
                         net (fo=36, routed)          0.757   664.641    sf/triggerTime_reg[5]_repN_6_alias
    SLICE_X33Y10         LUT5 (Prop_lut5_I1_O)        0.124   664.765 r  sf/blue[6]_i_328/O
                         net (fo=32, routed)          0.824   665.588    vsg/blue_reg[6]_i_65_1
    SLICE_X32Y7          LUT4 (Prop_lut4_I0_O)        0.124   665.712 r  vsg/red[7]_i_205/O
                         net (fo=1, routed)           0.000   665.712    vsg/red[7]_i_205_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492   666.204 r  vsg/red_reg[7]_i_79/CO[1]
                         net (fo=2, routed)           0.621   666.826    vsg/sf/geqOp482_in
    SLICE_X33Y15         LUT5 (Prop_lut5_I4_O)        0.332   667.158 r  vsg/blue[6]_i_60/O
                         net (fo=1, routed)           0.611   667.768    vsg/blue[6]_i_60_n_0
    SLICE_X34Y19         LUT6 (Prop_lut6_I5_O)        0.124   667.892 r  vsg/blue[6]_i_18/O
                         net (fo=1, routed)           0.635   668.527    vsg/blue[6]_i_18_n_0
    SLICE_X35Y19         LUT6 (Prop_lut6_I3_O)        0.124   668.651 r  vsg/blue[6]_i_4/O
                         net (fo=2, routed)           0.502   669.153    vsg/blue[6]_i_4_n_0
    SLICE_X37Y19         LUT6 (Prop_lut6_I4_O)        0.124   669.277 r  vsg/blue[6]_i_1/O
                         net (fo=1, routed)           0.000   669.277    sf/blue_reg[6]_0
    SLICE_X37Y19         FDRE                                         r  sf/blue_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    660.211   660.211 r  
    U18                  IBUF                         0.000   660.211 r  sysClk_IBUF_inst/O
                         net (fo=47, routed)          1.162   661.372    vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118   654.254 r  vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   655.853    vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   655.944 r  vc/inst/clkout1_buf/O
                         net (fo=222, routed)         1.564   657.509    sf/CLK
    SLICE_X37Y19         FDRE                                         r  sf/blue_reg[6]/C
                         clock pessimism              0.000   657.509    
                         clock uncertainty           -0.845   656.664    
    SLICE_X37Y19         FDRE (Setup_fdre_C_D)        0.031   656.695    sf/blue_reg[6]
  -------------------------------------------------------------------
                         required time                        656.695    
                         arrival time                        -669.277    
  -------------------------------------------------------------------
                         slack                                -12.582    

Slack (VIOLATED) :        -12.509ns  (required time - arrival time)
  Source:                 triggerTime_reg[5]_replica_6/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sf/green_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.211ns  (clk_out1_clk_wiz_0 rise@660.211ns - sysClk rise@660.000ns)
  Data Path Delay:        5.764ns  (logic 1.838ns (31.890%)  route 3.926ns (68.110%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -6.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.777ns = ( 657.433 - 660.211 ) 
    Source Clock Delay      (SCD):    3.365ns = ( 663.365 - 660.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.845ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.611ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)   660.000   660.000 r  
    U18                                               0.000   660.000 r  sysClk (IN)
                         net (fo=0)                   0.000   660.000    sysClk
    U18                  IBUF (Prop_ibuf_I_O)         1.530   661.530 r  sysClk_IBUF_inst/O
                         net (fo=47, routed)          1.835   663.365    sysClk_IBUF
    SLICE_X32Y11         FDRE                                         r  triggerTime_reg[5]_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y11         FDRE (Prop_fdre_C_Q)         0.518   663.883 f  triggerTime_reg[5]_replica_6/Q
                         net (fo=36, routed)          0.757   664.641    sf/triggerTime_reg[5]_repN_6_alias
    SLICE_X33Y10         LUT5 (Prop_lut5_I1_O)        0.124   664.765 r  sf/blue[6]_i_328/O
                         net (fo=32, routed)          0.868   665.633    vsg/blue_reg[6]_i_65_1
    SLICE_X34Y17         LUT4 (Prop_lut4_I0_O)        0.124   665.757 r  vsg/blue[6]_i_170/O
                         net (fo=1, routed)           0.000   665.757    vsg/blue[6]_i_170_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492   666.249 r  vsg/blue_reg[6]_i_65/CO[1]
                         net (fo=1, routed)           0.827   667.076    vsg/sf/geqOp476_in
    SLICE_X34Y19         LUT6 (Prop_lut6_I5_O)        0.332   667.408 r  vsg/blue[6]_i_19/O
                         net (fo=2, routed)           0.820   668.228    vsg/blue[6]_i_19_n_0
    SLICE_X34Y19         LUT6 (Prop_lut6_I1_O)        0.124   668.352 r  vsg/red[7]_i_12/O
                         net (fo=3, routed)           0.653   669.005    vsg/red[7]_i_12_n_0
    SLICE_X35Y20         LUT6 (Prop_lut6_I2_O)        0.124   669.129 r  vsg/green[7]_i_1_comp/O
                         net (fo=1, routed)           0.000   669.129    sf/green_reg[7]_1[2]
    SLICE_X35Y20         FDRE                                         r  sf/green_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    660.211   660.211 r  
    U18                  IBUF                         0.000   660.211 r  sysClk_IBUF_inst/O
                         net (fo=47, routed)          1.162   661.372    vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118   654.254 r  vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   655.853    vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   655.944 r  vc/inst/clkout1_buf/O
                         net (fo=222, routed)         1.489   657.434    sf/CLK
    SLICE_X35Y20         FDRE                                         r  sf/green_reg[7]/C
                         clock pessimism              0.000   657.434    
                         clock uncertainty           -0.845   656.589    
    SLICE_X35Y20         FDRE (Setup_fdre_C_D)        0.031   656.620    sf/green_reg[7]
  -------------------------------------------------------------------
                         required time                        656.620    
                         arrival time                        -669.129    
  -------------------------------------------------------------------
                         slack                                -12.509    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.322ns  (arrival time - required time)
  Source:                 triggerVolt_reg[5]_replica_1/C
                            (rising edge-triggered cell FDSE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sf/blue_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        1.175ns  (logic 0.386ns (32.850%)  route 0.789ns (67.150%))
  Logic Levels:           3  (CARRY4=1 LUT5=2)
  Clock Path Skew:        -2.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.192ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.845ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.611ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    U18                                               0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  sysClk_IBUF_inst/O
                         net (fo=47, routed)          0.609     0.907    sysClk_IBUF
    SLICE_X41Y20         FDSE                                         r  triggerVolt_reg[5]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y20         FDSE (Prop_fdse_C_Q)         0.141     1.048 r  triggerVolt_reg[5]_replica_1/Q
                         net (fo=10, routed)          0.397     1.444    vsg/triggerVolt_reg[5]_repN_1_alias
    SLICE_X35Y21         LUT5 (Prop_lut5_I1_O)        0.045     1.489 r  vsg/red[7]_i_9/O
                         net (fo=1, routed)           0.000     1.489    vsg/red[7]_i_9_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     1.644 f  vsg/red_reg[7]_i_2/CO[3]
                         net (fo=5, routed)           0.392     2.037    vsg/red_reg[7]_i_2_n_0
    SLICE_X33Y19         LUT5 (Prop_lut5_I3_O)        0.045     2.082 r  vsg/blue[7]_i_1/O
                         net (fo=1, routed)           0.000     2.082    sf/blue_reg[7]_1
    SLICE_X33Y19         FDRE                                         r  sf/blue_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUF                         0.000     0.000 r  sysClk_IBUF_inst/O
                         net (fo=47, routed)          0.480     0.480    vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.570 r  vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.042    vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.013 r  vc/inst/clkout1_buf/O
                         net (fo=222, routed)         0.821    -1.192    sf/CLK
    SLICE_X33Y19         FDRE                                         r  sf/blue_reg[7]/C
                         clock pessimism              0.000    -1.192    
                         clock uncertainty            0.845    -0.347    
    SLICE_X33Y19         FDRE (Hold_fdre_C_D)         0.107    -0.240    sf/blue_reg[7]
  -------------------------------------------------------------------
                         required time                          0.240    
                         arrival time                           2.082    
  -------------------------------------------------------------------
                         slack                                  2.322    

Slack (MET) :             2.345ns  (arrival time - required time)
  Source:                 triggerVolt_reg[5]_replica_1/C
                            (rising edge-triggered cell FDSE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sf/green_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        1.183ns  (logic 0.431ns (36.442%)  route 0.752ns (63.558%))
  Logic Levels:           4  (CARRY4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -2.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.192ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.845ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.611ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    U18                                               0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  sysClk_IBUF_inst/O
                         net (fo=47, routed)          0.609     0.907    sysClk_IBUF
    SLICE_X41Y20         FDSE                                         r  triggerVolt_reg[5]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y20         FDSE (Prop_fdse_C_Q)         0.141     1.048 r  triggerVolt_reg[5]_replica_1/Q
                         net (fo=10, routed)          0.397     1.444    vsg/triggerVolt_reg[5]_repN_1_alias
    SLICE_X35Y21         LUT5 (Prop_lut5_I1_O)        0.045     1.489 r  vsg/red[7]_i_9/O
                         net (fo=1, routed)           0.000     1.489    vsg/red[7]_i_9_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     1.644 f  vsg/red_reg[7]_i_2/CO[3]
                         net (fo=5, routed)           0.273     1.917    vsg/red_reg[7]_i_2_n_0
    SLICE_X35Y20         LUT6 (Prop_lut6_I4_O)        0.045     1.962 r  vsg/red[7]_i_3_comp/O
                         net (fo=1, routed)           0.082     2.044    vsg/red[7]_i_3_n_0_repN
    SLICE_X35Y20         LUT6 (Prop_lut6_I5_O)        0.045     2.089 r  vsg/green[7]_i_1_comp/O
                         net (fo=1, routed)           0.000     2.089    sf/green_reg[7]_1[2]
    SLICE_X35Y20         FDRE                                         r  sf/green_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUF                         0.000     0.000 r  sysClk_IBUF_inst/O
                         net (fo=47, routed)          0.480     0.480    vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.570 r  vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.042    vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.013 r  vc/inst/clkout1_buf/O
                         net (fo=222, routed)         0.821    -1.192    sf/CLK
    SLICE_X35Y20         FDRE                                         r  sf/green_reg[7]/C
                         clock pessimism              0.000    -1.192    
                         clock uncertainty            0.845    -0.347    
    SLICE_X35Y20         FDRE (Hold_fdre_C_D)         0.092    -0.255    sf/green_reg[7]
  -------------------------------------------------------------------
                         required time                          0.255    
                         arrival time                           2.089    
  -------------------------------------------------------------------
                         slack                                  2.345    

Slack (MET) :             2.439ns  (arrival time - required time)
  Source:                 triggerVolt_reg[5]_replica_1/C
                            (rising edge-triggered cell FDSE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sf/red_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        1.308ns  (logic 0.386ns (29.518%)  route 0.922ns (70.482%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -2.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.190ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.845ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.611ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    U18                                               0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  sysClk_IBUF_inst/O
                         net (fo=47, routed)          0.609     0.907    sysClk_IBUF
    SLICE_X41Y20         FDSE                                         r  triggerVolt_reg[5]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y20         FDSE (Prop_fdse_C_Q)         0.141     1.048 r  triggerVolt_reg[5]_replica_1/Q
                         net (fo=10, routed)          0.397     1.444    vsg/triggerVolt_reg[5]_repN_1_alias
    SLICE_X35Y21         LUT5 (Prop_lut5_I1_O)        0.045     1.489 r  vsg/red[7]_i_9/O
                         net (fo=1, routed)           0.000     1.489    vsg/red[7]_i_9_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     1.644 r  vsg/red_reg[7]_i_2/CO[3]
                         net (fo=5, routed)           0.525     2.169    vsg/red_reg[7]_i_2_n_0
    SLICE_X34Y18         LUT4 (Prop_lut4_I2_O)        0.045     2.214 r  vsg/red[6]_i_1/O
                         net (fo=1, routed)           0.000     2.214    sf/D[0]
    SLICE_X34Y18         FDRE                                         r  sf/red_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUF                         0.000     0.000 r  sysClk_IBUF_inst/O
                         net (fo=47, routed)          0.480     0.480    vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.570 r  vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.042    vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.013 r  vc/inst/clkout1_buf/O
                         net (fo=222, routed)         0.823    -1.190    sf/CLK
    SLICE_X34Y18         FDRE                                         r  sf/red_reg[6]/C
                         clock pessimism              0.000    -1.190    
                         clock uncertainty            0.845    -0.345    
    SLICE_X34Y18         FDRE (Hold_fdre_C_D)         0.121    -0.224    sf/red_reg[6]
  -------------------------------------------------------------------
                         required time                          0.224    
                         arrival time                           2.214    
  -------------------------------------------------------------------
                         slack                                  2.439    

Slack (MET) :             2.453ns  (arrival time - required time)
  Source:                 triggerVolt_reg[5]_replica_1/C
                            (rising edge-triggered cell FDSE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sf/green_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        1.321ns  (logic 0.386ns (29.222%)  route 0.935ns (70.778%))
  Logic Levels:           3  (CARRY4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -2.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.191ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.845ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.611ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    U18                                               0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  sysClk_IBUF_inst/O
                         net (fo=47, routed)          0.609     0.907    sysClk_IBUF
    SLICE_X41Y20         FDSE                                         r  triggerVolt_reg[5]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y20         FDSE (Prop_fdse_C_Q)         0.141     1.048 r  triggerVolt_reg[5]_replica_1/Q
                         net (fo=10, routed)          0.397     1.444    vsg/triggerVolt_reg[5]_repN_1_alias
    SLICE_X35Y21         LUT5 (Prop_lut5_I1_O)        0.045     1.489 r  vsg/red[7]_i_9/O
                         net (fo=1, routed)           0.000     1.489    vsg/red[7]_i_9_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     1.644 f  vsg/red_reg[7]_i_2/CO[3]
                         net (fo=5, routed)           0.538     2.183    vsg/red_reg[7]_i_2_n_0
    SLICE_X34Y19         LUT6 (Prop_lut6_I2_O)        0.045     2.228 r  vsg/green[4]_i_1/O
                         net (fo=1, routed)           0.000     2.228    sf/green_reg[7]_1[0]
    SLICE_X34Y19         FDRE                                         r  sf/green_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUF                         0.000     0.000 r  sysClk_IBUF_inst/O
                         net (fo=47, routed)          0.480     0.480    vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.570 r  vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.042    vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.013 r  vc/inst/clkout1_buf/O
                         net (fo=222, routed)         0.822    -1.191    sf/CLK
    SLICE_X34Y19         FDRE                                         r  sf/green_reg[4]/C
                         clock pessimism              0.000    -1.191    
                         clock uncertainty            0.845    -0.346    
    SLICE_X34Y19         FDRE (Hold_fdre_C_D)         0.121    -0.225    sf/green_reg[4]
  -------------------------------------------------------------------
                         required time                          0.225    
                         arrival time                           2.228    
  -------------------------------------------------------------------
                         slack                                  2.453    

Slack (MET) :             2.472ns  (arrival time - required time)
  Source:                 triggerVolt_reg[5]_replica_1/C
                            (rising edge-triggered cell FDSE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sf/red_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        1.340ns  (logic 0.431ns (32.173%)  route 0.909ns (67.827%))
  Logic Levels:           4  (CARRY4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -2.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.190ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.845ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.611ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    U18                                               0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  sysClk_IBUF_inst/O
                         net (fo=47, routed)          0.609     0.907    sysClk_IBUF
    SLICE_X41Y20         FDSE                                         r  triggerVolt_reg[5]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y20         FDSE (Prop_fdse_C_Q)         0.141     1.048 r  triggerVolt_reg[5]_replica_1/Q
                         net (fo=10, routed)          0.397     1.444    vsg/triggerVolt_reg[5]_repN_1_alias
    SLICE_X35Y21         LUT5 (Prop_lut5_I1_O)        0.045     1.489 r  vsg/red[7]_i_9/O
                         net (fo=1, routed)           0.000     1.489    vsg/red[7]_i_9_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     1.644 r  vsg/red_reg[7]_i_2/CO[3]
                         net (fo=5, routed)           0.250     1.895    vsg/red_reg[7]_i_2_n_0
    SLICE_X32Y20         LUT5 (Prop_lut5_I4_O)        0.045     1.940 r  vsg/red[7]_i_3_comp_1/O
                         net (fo=1, routed)           0.262     2.201    vsg/red[7]_i_3_n_0_repN_1
    SLICE_X34Y18         LUT6 (Prop_lut6_I5_O)        0.045     2.246 r  vsg/red[7]_i_1_comp/O
                         net (fo=1, routed)           0.000     2.246    sf/D[1]
    SLICE_X34Y18         FDRE                                         r  sf/red_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUF                         0.000     0.000 r  sysClk_IBUF_inst/O
                         net (fo=47, routed)          0.480     0.480    vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.570 r  vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.042    vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.013 r  vc/inst/clkout1_buf/O
                         net (fo=222, routed)         0.823    -1.190    sf/CLK
    SLICE_X34Y18         FDRE                                         r  sf/red_reg[7]/C
                         clock pessimism              0.000    -1.190    
                         clock uncertainty            0.845    -0.345    
    SLICE_X34Y18         FDRE (Hold_fdre_C_D)         0.120    -0.225    sf/red_reg[7]
  -------------------------------------------------------------------
                         required time                          0.225    
                         arrival time                           2.246    
  -------------------------------------------------------------------
                         slack                                  2.472    

Slack (MET) :             2.550ns  (arrival time - required time)
  Source:                 triggerVolt_reg[7]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sf/blue_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        1.396ns  (logic 0.531ns (38.029%)  route 0.865ns (61.971%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -2.091ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.164ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.845ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.611ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    U18                                               0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  sysClk_IBUF_inst/O
                         net (fo=47, routed)          0.629     0.927    sysClk_IBUF
    SLICE_X39Y19         FDRE                                         r  triggerVolt_reg[7]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y19         FDRE (Prop_fdre_C_Q)         0.141     1.068 r  triggerVolt_reg[7]_replica_1/Q
                         net (fo=21, routed)          0.346     1.413    vsg/triggerVolt_reg[7]_repN_1_alias
    SLICE_X39Y16         LUT4 (Prop_lut4_I3_O)        0.049     1.462 r  vsg/blue[6]_i_252/O
                         net (fo=1, routed)           0.000     1.462    vsg/blue[6]_i_252_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.092     1.554 r  vsg/blue_reg[6]_i_99/CO[3]
                         net (fo=1, routed)           0.000     1.554    vsg/blue_reg[6]_i_99_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     1.599 r  vsg/blue_reg[6]_i_36/CO[1]
                         net (fo=1, routed)           0.155     1.754    vsg/sf/leqOp493_in
    SLICE_X37Y19         LUT6 (Prop_lut6_I4_O)        0.114     1.868 r  vsg/blue[6]_i_11/O
                         net (fo=1, routed)           0.135     2.003    vsg/blue[6]_i_11_n_0
    SLICE_X37Y19         LUT6 (Prop_lut6_I1_O)        0.045     2.048 r  vsg/blue[6]_i_3/O
                         net (fo=5, routed)           0.229     2.278    vsg/blue[6]_i_3_n_0
    SLICE_X37Y19         LUT6 (Prop_lut6_I3_O)        0.045     2.323 r  vsg/blue[6]_i_1/O
                         net (fo=1, routed)           0.000     2.323    sf/blue_reg[6]_0
    SLICE_X37Y19         FDRE                                         r  sf/blue_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUF                         0.000     0.000 r  sysClk_IBUF_inst/O
                         net (fo=47, routed)          0.480     0.480    vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.570 r  vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.042    vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.013 r  vc/inst/clkout1_buf/O
                         net (fo=222, routed)         0.849    -1.164    sf/CLK
    SLICE_X37Y19         FDRE                                         r  sf/blue_reg[6]/C
                         clock pessimism              0.000    -1.164    
                         clock uncertainty            0.845    -0.319    
    SLICE_X37Y19         FDRE (Hold_fdre_C_D)         0.092    -0.227    sf/blue_reg[6]
  -------------------------------------------------------------------
                         required time                          0.227    
                         arrival time                           2.323    
  -------------------------------------------------------------------
                         slack                                  2.550    

Slack (MET) :             2.600ns  (arrival time - required time)
  Source:                 triggerVolt_reg[7]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sf/green_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        1.445ns  (logic 0.531ns (36.754%)  route 0.914ns (63.246%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -2.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.165ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.845ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.611ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    U18                                               0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  sysClk_IBUF_inst/O
                         net (fo=47, routed)          0.629     0.927    sysClk_IBUF
    SLICE_X39Y19         FDRE                                         r  triggerVolt_reg[7]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y19         FDRE (Prop_fdre_C_Q)         0.141     1.068 r  triggerVolt_reg[7]_replica_1/Q
                         net (fo=21, routed)          0.346     1.413    vsg/triggerVolt_reg[7]_repN_1_alias
    SLICE_X39Y16         LUT4 (Prop_lut4_I3_O)        0.049     1.462 r  vsg/blue[6]_i_252/O
                         net (fo=1, routed)           0.000     1.462    vsg/blue[6]_i_252_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.092     1.554 r  vsg/blue_reg[6]_i_99/CO[3]
                         net (fo=1, routed)           0.000     1.554    vsg/blue_reg[6]_i_99_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     1.599 r  vsg/blue_reg[6]_i_36/CO[1]
                         net (fo=1, routed)           0.155     1.754    vsg/sf/leqOp493_in
    SLICE_X37Y19         LUT6 (Prop_lut6_I4_O)        0.114     1.868 r  vsg/blue[6]_i_11/O
                         net (fo=1, routed)           0.135     2.003    vsg/blue[6]_i_11_n_0
    SLICE_X37Y19         LUT6 (Prop_lut6_I1_O)        0.045     2.048 r  vsg/blue[6]_i_3/O
                         net (fo=5, routed)           0.278     2.326    vsg/blue[6]_i_3_n_0
    SLICE_X37Y20         LUT6 (Prop_lut6_I3_O)        0.045     2.371 r  vsg/green[6]_i_1_comp/O
                         net (fo=1, routed)           0.000     2.371    sf/green_reg[7]_1[1]
    SLICE_X37Y20         FDRE                                         r  sf/green_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUF                         0.000     0.000 r  sysClk_IBUF_inst/O
                         net (fo=47, routed)          0.480     0.480    vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.570 r  vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.042    vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.013 r  vc/inst/clkout1_buf/O
                         net (fo=222, routed)         0.848    -1.165    sf/CLK
    SLICE_X37Y20         FDRE                                         r  sf/green_reg[6]/C
                         clock pessimism              0.000    -1.165    
                         clock uncertainty            0.845    -0.320    
    SLICE_X37Y20         FDRE (Hold_fdre_C_D)         0.092    -0.228    sf/green_reg[6]
  -------------------------------------------------------------------
                         required time                          0.228    
                         arrival time                           2.371    
  -------------------------------------------------------------------
                         slack                                  2.600    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_clk_wiz_0
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 hdmi_inst/inst/serial_b/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.347ns period=2.695ns})
  Destination:            tmdsDataN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.347ns  (logic 2.346ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.799ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUF                         0.000     0.000 r  sysClk_IBUF_inst/O
                         net (fo=47, routed)          1.285     1.285    vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.010    -5.725 r  vc/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -3.965    vc/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -3.864 r  vc/inst/clkout2_buf/O
                         net (fo=8, routed)           1.766    -2.098    hdmi_inst/inst/serial_b/pix_clkx5
    OLOGIC_X0Y18         OSERDESE2                                    r  hdmi_inst/inst/serial_b/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y18         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472    -1.626 r  hdmi_inst/inst/serial_b/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -1.625    hdmi_inst/inst/TMDSINT_0
    V20                  OBUFDS (Prop_obufds_I_OB)    1.874     0.249 r  hdmi_inst/inst/OBUFDS_B/OB
                         net (fo=0)                   0.000     0.249    tmdsDataN[0]
    W20                                                               r  tmdsDataN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_inst/inst/serial_b/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.347ns period=2.695ns})
  Destination:            tmdsDataP[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.346ns  (logic 2.345ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.799ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUF                         0.000     0.000 r  sysClk_IBUF_inst/O
                         net (fo=47, routed)          1.285     1.285    vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.010    -5.725 r  vc/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -3.965    vc/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -3.864 r  vc/inst/clkout2_buf/O
                         net (fo=8, routed)           1.766    -2.098    hdmi_inst/inst/serial_b/pix_clkx5
    OLOGIC_X0Y18         OSERDESE2                                    r  hdmi_inst/inst/serial_b/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y18         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472    -1.626 r  hdmi_inst/inst/serial_b/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -1.625    hdmi_inst/inst/TMDSINT_0
    V20                  OBUFDS (Prop_obufds_I_O)     1.873     0.248 r  hdmi_inst/inst/OBUFDS_B/O
                         net (fo=0)                   0.000     0.248    tmdsDataP[0]
    V20                                                               r  tmdsDataP[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_inst/inst/serial_r/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.347ns period=2.695ns})
  Destination:            tmdsDataN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.351ns  (logic 2.350ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.799ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUF                         0.000     0.000 r  sysClk_IBUF_inst/O
                         net (fo=47, routed)          1.285     1.285    vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.010    -5.725 r  vc/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -3.965    vc/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -3.864 r  vc/inst/clkout2_buf/O
                         net (fo=8, routed)           1.760    -2.104    hdmi_inst/inst/serial_r/pix_clkx5
    OLOGIC_X0Y22         OSERDESE2                                    r  hdmi_inst/inst/serial_r/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y22         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472    -1.632 r  hdmi_inst/inst/serial_r/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -1.631    hdmi_inst/inst/TMDSINT_2
    N20                  OBUFDS (Prop_obufds_I_OB)    1.878     0.247 r  hdmi_inst/inst/OBUFDS_R/OB
                         net (fo=0)                   0.000     0.247    tmdsDataN[2]
    P20                                                               r  tmdsDataN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_inst/inst/serial_r/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.347ns period=2.695ns})
  Destination:            tmdsDataP[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.350ns  (logic 2.349ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.799ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUF                         0.000     0.000 r  sysClk_IBUF_inst/O
                         net (fo=47, routed)          1.285     1.285    vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.010    -5.725 r  vc/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -3.965    vc/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -3.864 r  vc/inst/clkout2_buf/O
                         net (fo=8, routed)           1.760    -2.104    hdmi_inst/inst/serial_r/pix_clkx5
    OLOGIC_X0Y22         OSERDESE2                                    r  hdmi_inst/inst/serial_r/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y22         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472    -1.632 r  hdmi_inst/inst/serial_r/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -1.631    hdmi_inst/inst/TMDSINT_2
    N20                  OBUFDS (Prop_obufds_I_O)     1.877     0.246 r  hdmi_inst/inst/OBUFDS_R/O
                         net (fo=0)                   0.000     0.246    tmdsDataP[2]
    N20                                                               r  tmdsDataP[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_inst/inst/serial_clk/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.347ns period=2.695ns})
  Destination:            tmdsClkN
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.349ns  (logic 2.348ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.799ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUF                         0.000     0.000 r  sysClk_IBUF_inst/O
                         net (fo=47, routed)          1.285     1.285    vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.010    -5.725 r  vc/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -3.965    vc/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -3.864 r  vc/inst/clkout2_buf/O
                         net (fo=8, routed)           1.758    -2.106    hdmi_inst/inst/serial_clk/pix_clkx5
    OLOGIC_X0Y24         OSERDESE2                                    r  hdmi_inst/inst/serial_clk/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y24         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472    -1.634 r  hdmi_inst/inst/serial_clk/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -1.633    hdmi_inst/inst/tmdsclk
    N18                  OBUFDS (Prop_obufds_I_OB)    1.876     0.243 r  hdmi_inst/inst/OBUFDS_CLK/OB
                         net (fo=0)                   0.000     0.243    tmdsClkN
    P19                                                               r  tmdsClkN (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_inst/inst/serial_clk/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.347ns period=2.695ns})
  Destination:            tmdsClkP
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.348ns  (logic 2.347ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.799ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUF                         0.000     0.000 r  sysClk_IBUF_inst/O
                         net (fo=47, routed)          1.285     1.285    vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.010    -5.725 r  vc/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -3.965    vc/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -3.864 r  vc/inst/clkout2_buf/O
                         net (fo=8, routed)           1.758    -2.106    hdmi_inst/inst/serial_clk/pix_clkx5
    OLOGIC_X0Y24         OSERDESE2                                    r  hdmi_inst/inst/serial_clk/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y24         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472    -1.634 r  hdmi_inst/inst/serial_clk/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -1.633    hdmi_inst/inst/tmdsclk
    N18                  OBUFDS (Prop_obufds_I_O)     1.875     0.242 r  hdmi_inst/inst/OBUFDS_CLK/O
                         net (fo=0)                   0.000     0.242    tmdsClkP
    N18                                                               r  tmdsClkP (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_inst/inst/serial_g/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.347ns period=2.695ns})
  Destination:            tmdsDataN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.339ns  (logic 2.338ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.799ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUF                         0.000     0.000 r  sysClk_IBUF_inst/O
                         net (fo=47, routed)          1.285     1.285    vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.010    -5.725 r  vc/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -3.965    vc/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -3.864 r  vc/inst/clkout2_buf/O
                         net (fo=8, routed)           1.762    -2.102    hdmi_inst/inst/serial_g/pix_clkx5
    OLOGIC_X0Y20         OSERDESE2                                    r  hdmi_inst/inst/serial_g/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y20         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472    -1.630 r  hdmi_inst/inst/serial_g/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -1.629    hdmi_inst/inst/TMDSINT_1
    T20                  OBUFDS (Prop_obufds_I_OB)    1.866     0.238 r  hdmi_inst/inst/OBUFDS_G/OB
                         net (fo=0)                   0.000     0.238    tmdsDataN[1]
    U20                                                               r  tmdsDataN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_inst/inst/serial_g/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.347ns period=2.695ns})
  Destination:            tmdsDataP[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.338ns  (logic 2.337ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.799ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUF                         0.000     0.000 r  sysClk_IBUF_inst/O
                         net (fo=47, routed)          1.285     1.285    vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.010    -5.725 r  vc/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -3.965    vc/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -3.864 r  vc/inst/clkout2_buf/O
                         net (fo=8, routed)           1.762    -2.102    hdmi_inst/inst/serial_g/pix_clkx5
    OLOGIC_X0Y20         OSERDESE2                                    r  hdmi_inst/inst/serial_g/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y20         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472    -1.630 r  hdmi_inst/inst/serial_g/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -1.629    hdmi_inst/inst/TMDSINT_1
    T20                  OBUFDS (Prop_obufds_I_O)     1.865     0.237 r  hdmi_inst/inst/OBUFDS_G/O
                         net (fo=0)                   0.000     0.237    tmdsDataP[1]
    T20                                                               r  tmdsDataP[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 hdmi_inst/inst/serial_g/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.347ns period=2.695ns})
  Destination:            tmdsDataP[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.197ns  (logic 2.196ns (99.954%)  route 0.001ns (0.046%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.799ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUF                         0.000     0.000 r  sysClk_IBUF_inst/O
                         net (fo=47, routed)          1.162     1.162    vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.118    -5.957 r  vc/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    -4.357    vc/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.266 r  vc/inst/clkout2_buf/O
                         net (fo=8, routed)           1.546    -2.721    hdmi_inst/inst/serial_g/pix_clkx5
    OLOGIC_X0Y20         OSERDESE2                                    r  hdmi_inst/inst/serial_g/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y20         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.449    -2.272 r  hdmi_inst/inst/serial_g/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -2.271    hdmi_inst/inst/TMDSINT_1
    T20                  OBUFDS (Prop_obufds_I_O)     1.747    -0.524 r  hdmi_inst/inst/OBUFDS_G/O
                         net (fo=0)                   0.000    -0.524    tmdsDataP[1]
    T20                                                               r  tmdsDataP[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_inst/inst/serial_g/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.347ns period=2.695ns})
  Destination:            tmdsDataN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.198ns  (logic 2.197ns (99.955%)  route 0.001ns (0.045%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.799ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUF                         0.000     0.000 r  sysClk_IBUF_inst/O
                         net (fo=47, routed)          1.162     1.162    vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.118    -5.957 r  vc/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    -4.357    vc/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.266 r  vc/inst/clkout2_buf/O
                         net (fo=8, routed)           1.546    -2.721    hdmi_inst/inst/serial_g/pix_clkx5
    OLOGIC_X0Y20         OSERDESE2                                    r  hdmi_inst/inst/serial_g/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y20         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.449    -2.272 r  hdmi_inst/inst/serial_g/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -2.271    hdmi_inst/inst/TMDSINT_1
    T20                  OBUFDS (Prop_obufds_I_OB)    1.748    -0.523 r  hdmi_inst/inst/OBUFDS_G/OB
                         net (fo=0)                   0.000    -0.523    tmdsDataN[1]
    U20                                                               r  tmdsDataN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_inst/inst/serial_clk/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.347ns period=2.695ns})
  Destination:            tmdsClkP
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.206ns  (logic 2.205ns (99.955%)  route 0.001ns (0.045%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.799ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUF                         0.000     0.000 r  sysClk_IBUF_inst/O
                         net (fo=47, routed)          1.162     1.162    vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.118    -5.957 r  vc/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    -4.357    vc/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.266 r  vc/inst/clkout2_buf/O
                         net (fo=8, routed)           1.543    -2.724    hdmi_inst/inst/serial_clk/pix_clkx5
    OLOGIC_X0Y24         OSERDESE2                                    r  hdmi_inst/inst/serial_clk/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y24         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.449    -2.275 r  hdmi_inst/inst/serial_clk/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -2.274    hdmi_inst/inst/tmdsclk
    N18                  OBUFDS (Prop_obufds_I_O)     1.756    -0.517 r  hdmi_inst/inst/OBUFDS_CLK/O
                         net (fo=0)                   0.000    -0.517    tmdsClkP
    N18                                                               r  tmdsClkP (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_inst/inst/serial_clk/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.347ns period=2.695ns})
  Destination:            tmdsClkN
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.207ns  (logic 2.206ns (99.955%)  route 0.001ns (0.045%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.799ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUF                         0.000     0.000 r  sysClk_IBUF_inst/O
                         net (fo=47, routed)          1.162     1.162    vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.118    -5.957 r  vc/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    -4.357    vc/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.266 r  vc/inst/clkout2_buf/O
                         net (fo=8, routed)           1.543    -2.724    hdmi_inst/inst/serial_clk/pix_clkx5
    OLOGIC_X0Y24         OSERDESE2                                    r  hdmi_inst/inst/serial_clk/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y24         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.449    -2.275 r  hdmi_inst/inst/serial_clk/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -2.274    hdmi_inst/inst/tmdsclk
    N18                  OBUFDS (Prop_obufds_I_OB)    1.757    -0.516 r  hdmi_inst/inst/OBUFDS_CLK/OB
                         net (fo=0)                   0.000    -0.516    tmdsClkN
    P19                                                               r  tmdsClkN (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_inst/inst/serial_b/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.347ns period=2.695ns})
  Destination:            tmdsDataP[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.204ns  (logic 2.203ns (99.955%)  route 0.001ns (0.045%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.799ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUF                         0.000     0.000 r  sysClk_IBUF_inst/O
                         net (fo=47, routed)          1.162     1.162    vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.118    -5.957 r  vc/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    -4.357    vc/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.266 r  vc/inst/clkout2_buf/O
                         net (fo=8, routed)           1.549    -2.718    hdmi_inst/inst/serial_b/pix_clkx5
    OLOGIC_X0Y18         OSERDESE2                                    r  hdmi_inst/inst/serial_b/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y18         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.449    -2.269 r  hdmi_inst/inst/serial_b/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -2.268    hdmi_inst/inst/TMDSINT_0
    V20                  OBUFDS (Prop_obufds_I_O)     1.754    -0.513 r  hdmi_inst/inst/OBUFDS_B/O
                         net (fo=0)                   0.000    -0.513    tmdsDataP[0]
    V20                                                               r  tmdsDataP[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_inst/inst/serial_r/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.347ns period=2.695ns})
  Destination:            tmdsDataP[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.208ns  (logic 2.207ns (99.955%)  route 0.001ns (0.045%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.799ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUF                         0.000     0.000 r  sysClk_IBUF_inst/O
                         net (fo=47, routed)          1.162     1.162    vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.118    -5.957 r  vc/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    -4.357    vc/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.266 r  vc/inst/clkout2_buf/O
                         net (fo=8, routed)           1.545    -2.722    hdmi_inst/inst/serial_r/pix_clkx5
    OLOGIC_X0Y22         OSERDESE2                                    r  hdmi_inst/inst/serial_r/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y22         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.449    -2.273 r  hdmi_inst/inst/serial_r/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -2.272    hdmi_inst/inst/TMDSINT_2
    N20                  OBUFDS (Prop_obufds_I_O)     1.758    -0.513 r  hdmi_inst/inst/OBUFDS_R/O
                         net (fo=0)                   0.000    -0.513    tmdsDataP[2]
    N20                                                               r  tmdsDataP[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_inst/inst/serial_b/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.347ns period=2.695ns})
  Destination:            tmdsDataN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.205ns  (logic 2.204ns (99.955%)  route 0.001ns (0.045%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.799ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUF                         0.000     0.000 r  sysClk_IBUF_inst/O
                         net (fo=47, routed)          1.162     1.162    vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.118    -5.957 r  vc/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    -4.357    vc/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.266 r  vc/inst/clkout2_buf/O
                         net (fo=8, routed)           1.549    -2.718    hdmi_inst/inst/serial_b/pix_clkx5
    OLOGIC_X0Y18         OSERDESE2                                    r  hdmi_inst/inst/serial_b/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y18         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.449    -2.269 r  hdmi_inst/inst/serial_b/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -2.268    hdmi_inst/inst/TMDSINT_0
    V20                  OBUFDS (Prop_obufds_I_OB)    1.755    -0.512 r  hdmi_inst/inst/OBUFDS_B/OB
                         net (fo=0)                   0.000    -0.512    tmdsDataN[0]
    W20                                                               r  tmdsDataN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_inst/inst/serial_r/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@1.347ns period=2.695ns})
  Destination:            tmdsDataN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.209ns  (logic 2.208ns (99.955%)  route 0.001ns (0.045%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.799ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUF                         0.000     0.000 r  sysClk_IBUF_inst/O
                         net (fo=47, routed)          1.162     1.162    vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.118    -5.957 r  vc/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    -4.357    vc/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.266 r  vc/inst/clkout2_buf/O
                         net (fo=8, routed)           1.545    -2.722    hdmi_inst/inst/serial_r/pix_clkx5
    OLOGIC_X0Y22         OSERDESE2                                    r  hdmi_inst/inst/serial_r/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y22         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.449    -2.273 r  hdmi_inst/inst/serial_r/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -2.272    hdmi_inst/inst/TMDSINT_2
    N20                  OBUFDS (Prop_obufds_I_OB)    1.759    -0.512 r  hdmi_inst/inst/OBUFDS_R/OB
                         net (fo=0)                   0.000    -0.512    tmdsDataN[2]
    P20                                                               r  tmdsDataN[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vc/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            vc/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.369ns  (logic 0.029ns (2.118%)  route 1.340ns (97.881%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.783ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     40.000    40.000 f  
    U18                  IBUF                         0.000    40.000 f  sysClk_IBUF_inst/O
                         net (fo=47, routed)          0.480    40.480    vc/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.050    37.430 f  vc/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.528    37.958    vc/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    37.987 f  vc/inst/clkf_buf/O
                         net (fo=1, routed)           0.812    38.799    vc/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  vc/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vc/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            vc/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.178ns  (logic 0.091ns (2.864%)  route 3.086ns (97.136%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.783ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUF                         0.000     0.000 r  sysClk_IBUF_inst/O
                         net (fo=47, routed)          1.162     1.162    vc/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.118    -5.957 r  vc/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.599    -4.357    vc/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -4.266 r  vc/inst/clkf_buf/O
                         net (fo=1, routed)           1.487    -2.779    vc/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  vc/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay           106 Endpoints
Min Delay           106 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            sf/red_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.991ns  (logic 1.601ns (17.804%)  route 7.391ns (82.196%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -2.776ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.776ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.843ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 f  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    N15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  resetn_IBUF_inst/O
                         net (fo=8, routed)           3.024     4.501    vsg/resetn_IBUF
    SLICE_X42Y4          LUT1 (Prop_lut1_I0_O)        0.124     4.625 r  vsg/hdmi_inst_i_1/O
                         net (fo=77, routed)          4.367     8.991    sf/SR[0]
    SLICE_X34Y18         FDRE                                         r  sf/red_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUF                         0.000     0.000 r  sysClk_IBUF_inst/O
                         net (fo=47, routed)          1.162     1.162    vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118    -5.957 r  vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -4.357    vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.266 r  vc/inst/clkout1_buf/O
                         net (fo=222, routed)         1.490    -2.776    sf/CLK
    SLICE_X34Y18         FDRE                                         r  sf/red_reg[6]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            sf/red_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.991ns  (logic 1.601ns (17.804%)  route 7.391ns (82.196%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -2.776ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.776ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.843ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 f  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    N15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  resetn_IBUF_inst/O
                         net (fo=8, routed)           3.024     4.501    vsg/resetn_IBUF
    SLICE_X42Y4          LUT1 (Prop_lut1_I0_O)        0.124     4.625 r  vsg/hdmi_inst_i_1/O
                         net (fo=77, routed)          4.367     8.991    sf/SR[0]
    SLICE_X34Y18         FDRE                                         r  sf/red_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUF                         0.000     0.000 r  sysClk_IBUF_inst/O
                         net (fo=47, routed)          1.162     1.162    vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118    -5.957 r  vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -4.357    vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.266 r  vc/inst/clkout1_buf/O
                         net (fo=222, routed)         1.490    -2.776    sf/CLK
    SLICE_X34Y18         FDRE                                         r  sf/red_reg[7]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            sf/blue_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.375ns  (logic 1.601ns (19.113%)  route 6.774ns (80.887%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -2.702ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.702ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.843ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 f  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    N15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  resetn_IBUF_inst/O
                         net (fo=8, routed)           3.024     4.501    vsg/resetn_IBUF
    SLICE_X42Y4          LUT1 (Prop_lut1_I0_O)        0.124     4.625 r  vsg/hdmi_inst_i_1/O
                         net (fo=77, routed)          3.751     8.375    sf/SR[0]
    SLICE_X37Y19         FDRE                                         r  sf/blue_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUF                         0.000     0.000 r  sysClk_IBUF_inst/O
                         net (fo=47, routed)          1.162     1.162    vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118    -5.957 r  vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -4.357    vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.266 r  vc/inst/clkout1_buf/O
                         net (fo=222, routed)         1.564    -2.702    sf/CLK
    SLICE_X37Y19         FDRE                                         r  sf/blue_reg[6]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            hdmi_inst/inst/encg/cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.137ns  (logic 1.625ns (19.968%)  route 6.512ns (80.032%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.784ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.784ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.843ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 r  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    N15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  resetn_IBUF_inst/O
                         net (fo=8, routed)           3.024     4.501    hdmi_inst/inst/encr/lopt
    SLICE_X42Y4          LUT2 (Prop_lut2_I0_O)        0.148     4.649 f  hdmi_inst/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          3.488     8.137    hdmi_inst/inst/encg/AR[0]
    SLICE_X30Y25         FDCE                                         f  hdmi_inst/inst/encg/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUF                         0.000     0.000 r  sysClk_IBUF_inst/O
                         net (fo=47, routed)          1.162     1.162    vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118    -5.957 r  vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -4.357    vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.266 r  vc/inst/clkout1_buf/O
                         net (fo=222, routed)         1.482    -2.784    hdmi_inst/inst/encg/pix_clk
    SLICE_X30Y25         FDCE                                         r  hdmi_inst/inst/encg/cnt_reg[3]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            hdmi_inst/inst/encg/cnt_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.137ns  (logic 1.625ns (19.968%)  route 6.512ns (80.032%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.784ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.784ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.843ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 r  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    N15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  resetn_IBUF_inst/O
                         net (fo=8, routed)           3.024     4.501    hdmi_inst/inst/encr/lopt
    SLICE_X42Y4          LUT2 (Prop_lut2_I0_O)        0.148     4.649 f  hdmi_inst/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          3.488     8.137    hdmi_inst/inst/encg/AR[0]
    SLICE_X31Y25         FDCE                                         f  hdmi_inst/inst/encg/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUF                         0.000     0.000 r  sysClk_IBUF_inst/O
                         net (fo=47, routed)          1.162     1.162    vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118    -5.957 r  vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -4.357    vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.266 r  vc/inst/clkout1_buf/O
                         net (fo=222, routed)         1.482    -2.784    hdmi_inst/inst/encg/pix_clk
    SLICE_X31Y25         FDCE                                         r  hdmi_inst/inst/encg/cnt_reg[4]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            hdmi_inst/inst/encb/cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.849ns  (logic 1.625ns (20.701%)  route 6.224ns (79.299%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.707ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.707ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.843ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 r  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    N15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  resetn_IBUF_inst/O
                         net (fo=8, routed)           3.024     4.501    hdmi_inst/inst/encr/lopt
    SLICE_X42Y4          LUT2 (Prop_lut2_I0_O)        0.148     4.649 f  hdmi_inst/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          3.200     7.849    hdmi_inst/inst/encb/AR[0]
    SLICE_X41Y24         FDCE                                         f  hdmi_inst/inst/encb/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUF                         0.000     0.000 r  sysClk_IBUF_inst/O
                         net (fo=47, routed)          1.162     1.162    vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118    -5.957 r  vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -4.357    vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.266 r  vc/inst/clkout1_buf/O
                         net (fo=222, routed)         1.559    -2.707    hdmi_inst/inst/encb/pix_clk
    SLICE_X41Y24         FDCE                                         r  hdmi_inst/inst/encb/cnt_reg[2]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            hdmi_inst/inst/encg/cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.792ns  (logic 1.625ns (20.851%)  route 6.168ns (79.149%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.782ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.782ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.843ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 r  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    N15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  resetn_IBUF_inst/O
                         net (fo=8, routed)           3.024     4.501    hdmi_inst/inst/encr/lopt
    SLICE_X42Y4          LUT2 (Prop_lut2_I0_O)        0.148     4.649 f  hdmi_inst/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          3.144     7.792    hdmi_inst/inst/encg/AR[0]
    SLICE_X30Y26         FDCE                                         f  hdmi_inst/inst/encg/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUF                         0.000     0.000 r  sysClk_IBUF_inst/O
                         net (fo=47, routed)          1.162     1.162    vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118    -5.957 r  vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -4.357    vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.266 r  vc/inst/clkout1_buf/O
                         net (fo=222, routed)         1.484    -2.782    hdmi_inst/inst/encg/pix_clk
    SLICE_X30Y26         FDCE                                         r  hdmi_inst/inst/encg/cnt_reg[1]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            hdmi_inst/inst/encg/cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.792ns  (logic 1.625ns (20.851%)  route 6.168ns (79.149%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.782ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.782ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.843ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 r  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    N15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  resetn_IBUF_inst/O
                         net (fo=8, routed)           3.024     4.501    hdmi_inst/inst/encr/lopt
    SLICE_X42Y4          LUT2 (Prop_lut2_I0_O)        0.148     4.649 f  hdmi_inst/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          3.144     7.792    hdmi_inst/inst/encg/AR[0]
    SLICE_X31Y26         FDCE                                         f  hdmi_inst/inst/encg/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUF                         0.000     0.000 r  sysClk_IBUF_inst/O
                         net (fo=47, routed)          1.162     1.162    vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118    -5.957 r  vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -4.357    vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.266 r  vc/inst/clkout1_buf/O
                         net (fo=222, routed)         1.484    -2.782    hdmi_inst/inst/encg/pix_clk
    SLICE_X31Y26         FDCE                                         r  hdmi_inst/inst/encg/cnt_reg[2]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            hdmi_inst/inst/encr/cnt_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.671ns  (logic 1.625ns (21.180%)  route 6.047ns (78.820%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.705ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.705ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.843ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 r  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    N15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  resetn_IBUF_inst/O
                         net (fo=8, routed)           3.024     4.501    hdmi_inst/inst/encr/lopt
    SLICE_X42Y4          LUT2 (Prop_lut2_I0_O)        0.148     4.649 f  hdmi_inst/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          3.023     7.671    hdmi_inst/inst/encr/AR[0]
    SLICE_X36Y27         FDCE                                         f  hdmi_inst/inst/encr/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUF                         0.000     0.000 r  sysClk_IBUF_inst/O
                         net (fo=47, routed)          1.162     1.162    vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118    -5.957 r  vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -4.357    vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.266 r  vc/inst/clkout1_buf/O
                         net (fo=222, routed)         1.561    -2.705    hdmi_inst/inst/encr/pix_clk
    SLICE_X36Y27         FDCE                                         r  hdmi_inst/inst/encr/cnt_reg[4]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            hdmi_inst/inst/encr/cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.667ns  (logic 1.625ns (21.192%)  route 6.042ns (78.808%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.705ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.705ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.843ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 r  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    N15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  resetn_IBUF_inst/O
                         net (fo=8, routed)           3.024     4.501    hdmi_inst/inst/encr/lopt
    SLICE_X42Y4          LUT2 (Prop_lut2_I0_O)        0.148     4.649 f  hdmi_inst/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          3.018     7.667    hdmi_inst/inst/encr/AR[0]
    SLICE_X37Y27         FDCE                                         f  hdmi_inst/inst/encr/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUF                         0.000     0.000 r  sysClk_IBUF_inst/O
                         net (fo=47, routed)          1.162     1.162    vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118    -5.957 r  vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -4.357    vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.266 r  vc/inst/clkout1_buf/O
                         net (fo=222, routed)         1.561    -2.705    hdmi_inst/inst/encr/pix_clk
    SLICE_X37Y27         FDCE                                         r  hdmi_inst/inst/encr/cnt_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vc/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            hdmi_inst/inst/serial_b/oserdes_s/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.813ns  (logic 0.048ns (5.905%)  route 0.765ns (94.095%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.843ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  vc/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.335     0.335    hdmi_inst/inst/encr/pix_clk_locked
    SLICE_X42Y4          LUT2 (Prop_lut2_I1_O)        0.048     0.383 r  hdmi_inst/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.429     0.813    hdmi_inst/inst/serial_b/AR[0]
    OLOGIC_X0Y17         OSERDESE2                                    r  hdmi_inst/inst/serial_b/oserdes_s/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUF                         0.000     0.000 r  sysClk_IBUF_inst/O
                         net (fo=47, routed)          0.480     0.480    vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.570 r  vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.042    vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.013 r  vc/inst/clkout1_buf/O
                         net (fo=222, routed)         0.850    -1.163    hdmi_inst/inst/serial_b/pix_clk
    OLOGIC_X0Y17         OSERDESE2                                    r  hdmi_inst/inst/serial_b/oserdes_s/CLKDIV

Slack:                    inf
  Source:                 vc/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            hdmi_inst/inst/serial_b/oserdes_m/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.876ns  (logic 0.048ns (5.479%)  route 0.828ns (94.521%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.843ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  vc/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.335     0.335    hdmi_inst/inst/encr/pix_clk_locked
    SLICE_X42Y4          LUT2 (Prop_lut2_I1_O)        0.048     0.383 r  hdmi_inst/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.493     0.876    hdmi_inst/inst/serial_b/AR[0]
    OLOGIC_X0Y18         OSERDESE2                                    r  hdmi_inst/inst/serial_b/oserdes_m/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUF                         0.000     0.000 r  sysClk_IBUF_inst/O
                         net (fo=47, routed)          0.480     0.480    vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.570 r  vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.042    vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.013 r  vc/inst/clkout1_buf/O
                         net (fo=222, routed)         0.850    -1.163    hdmi_inst/inst/serial_b/pix_clk
    OLOGIC_X0Y18         OSERDESE2                                    r  hdmi_inst/inst/serial_b/oserdes_m/CLKDIV

Slack:                    inf
  Source:                 vc/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            hdmi_inst/inst/serial_g/oserdes_s/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.939ns  (logic 0.048ns (5.110%)  route 0.891ns (94.890%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.843ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  vc/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.335     0.335    hdmi_inst/inst/encr/pix_clk_locked
    SLICE_X42Y4          LUT2 (Prop_lut2_I1_O)        0.048     0.383 r  hdmi_inst/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.556     0.939    hdmi_inst/inst/serial_g/AR[0]
    OLOGIC_X0Y19         OSERDESE2                                    r  hdmi_inst/inst/serial_g/oserdes_s/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUF                         0.000     0.000 r  sysClk_IBUF_inst/O
                         net (fo=47, routed)          0.480     0.480    vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.570 r  vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.042    vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.013 r  vc/inst/clkout1_buf/O
                         net (fo=222, routed)         0.848    -1.165    hdmi_inst/inst/serial_g/pix_clk
    OLOGIC_X0Y19         OSERDESE2                                    r  hdmi_inst/inst/serial_g/oserdes_s/CLKDIV

Slack:                    inf
  Source:                 vc/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            hdmi_inst/inst/serial_g/oserdes_m/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.003ns  (logic 0.048ns (4.787%)  route 0.955ns (95.213%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.843ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  vc/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.335     0.335    hdmi_inst/inst/encr/pix_clk_locked
    SLICE_X42Y4          LUT2 (Prop_lut2_I1_O)        0.048     0.383 r  hdmi_inst/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.619     1.003    hdmi_inst/inst/serial_g/AR[0]
    OLOGIC_X0Y20         OSERDESE2                                    r  hdmi_inst/inst/serial_g/oserdes_m/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUF                         0.000     0.000 r  sysClk_IBUF_inst/O
                         net (fo=47, routed)          0.480     0.480    vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.570 r  vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.042    vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.013 r  vc/inst/clkout1_buf/O
                         net (fo=222, routed)         0.848    -1.165    hdmi_inst/inst/serial_g/pix_clk
    OLOGIC_X0Y20         OSERDESE2                                    r  hdmi_inst/inst/serial_g/oserdes_m/CLKDIV

Slack:                    inf
  Source:                 vc/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            hdmi_inst/inst/serial_r/oserdes_s/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.076ns  (logic 0.048ns (4.462%)  route 1.028ns (95.538%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.843ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  vc/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.335     0.335    hdmi_inst/inst/encr/pix_clk_locked
    SLICE_X42Y4          LUT2 (Prop_lut2_I1_O)        0.048     0.383 r  hdmi_inst/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.692     1.076    hdmi_inst/inst/serial_r/AR[0]
    OLOGIC_X0Y21         OSERDESE2                                    r  hdmi_inst/inst/serial_r/oserdes_s/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUF                         0.000     0.000 r  sysClk_IBUF_inst/O
                         net (fo=47, routed)          0.480     0.480    vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.570 r  vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.042    vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.013 r  vc/inst/clkout1_buf/O
                         net (fo=222, routed)         0.847    -1.166    hdmi_inst/inst/serial_r/pix_clk
    OLOGIC_X0Y21         OSERDESE2                                    r  hdmi_inst/inst/serial_r/oserdes_s/CLKDIV

Slack:                    inf
  Source:                 vc/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            hdmi_inst/inst/serial_r/oserdes_m/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.139ns  (logic 0.048ns (4.214%)  route 1.091ns (95.786%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.843ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  vc/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.335     0.335    hdmi_inst/inst/encr/pix_clk_locked
    SLICE_X42Y4          LUT2 (Prop_lut2_I1_O)        0.048     0.383 r  hdmi_inst/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.756     1.139    hdmi_inst/inst/serial_r/AR[0]
    OLOGIC_X0Y22         OSERDESE2                                    r  hdmi_inst/inst/serial_r/oserdes_m/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUF                         0.000     0.000 r  sysClk_IBUF_inst/O
                         net (fo=47, routed)          0.480     0.480    vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.570 r  vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.042    vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.013 r  vc/inst/clkout1_buf/O
                         net (fo=222, routed)         0.847    -1.166    hdmi_inst/inst/serial_r/pix_clk
    OLOGIC_X0Y22         OSERDESE2                                    r  hdmi_inst/inst/serial_r/oserdes_m/CLKDIV

Slack:                    inf
  Source:                 vc/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            hdmi_inst/inst/serial_clk/oserdes_s/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.202ns  (logic 0.048ns (3.992%)  route 1.154ns (96.008%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.843ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  vc/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.335     0.335    hdmi_inst/inst/encr/pix_clk_locked
    SLICE_X42Y4          LUT2 (Prop_lut2_I1_O)        0.048     0.383 r  hdmi_inst/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.819     1.202    hdmi_inst/inst/serial_clk/AR[0]
    OLOGIC_X0Y23         OSERDESE2                                    r  hdmi_inst/inst/serial_clk/oserdes_s/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUF                         0.000     0.000 r  sysClk_IBUF_inst/O
                         net (fo=47, routed)          0.480     0.480    vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.570 r  vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.042    vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.013 r  vc/inst/clkout1_buf/O
                         net (fo=222, routed)         0.846    -1.167    hdmi_inst/inst/serial_clk/pix_clk
    OLOGIC_X0Y23         OSERDESE2                                    r  hdmi_inst/inst/serial_clk/oserdes_s/CLKDIV

Slack:                    inf
  Source:                 vc/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            hdmi_inst/inst/serial_clk/oserdes_m/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.256ns  (logic 0.048ns (3.822%)  route 1.208ns (96.178%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.843ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  vc/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.335     0.335    hdmi_inst/inst/encr/pix_clk_locked
    SLICE_X42Y4          LUT2 (Prop_lut2_I1_O)        0.048     0.383 r  hdmi_inst/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.872     1.256    hdmi_inst/inst/serial_clk/AR[0]
    OLOGIC_X0Y24         OSERDESE2                                    r  hdmi_inst/inst/serial_clk/oserdes_m/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUF                         0.000     0.000 r  sysClk_IBUF_inst/O
                         net (fo=47, routed)          0.480     0.480    vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.570 r  vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.042    vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.013 r  vc/inst/clkout1_buf/O
                         net (fo=222, routed)         0.846    -1.167    hdmi_inst/inst/serial_clk/pix_clk
    OLOGIC_X0Y24         OSERDESE2                                    r  hdmi_inst/inst/serial_clk/oserdes_m/CLKDIV

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            sf/green_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.280ns  (logic 0.290ns (22.634%)  route 0.990ns (77.366%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.191ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 r  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    N15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  resetn_IBUF_inst/O
                         net (fo=8, routed)           0.990     1.235    vsg/resetn_IBUF
    SLICE_X34Y19         LUT6 (Prop_lut6_I4_O)        0.045     1.280 r  vsg/green[4]_i_1/O
                         net (fo=1, routed)           0.000     1.280    sf/green_reg[7]_1[0]
    SLICE_X34Y19         FDRE                                         r  sf/green_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUF                         0.000     0.000 r  sysClk_IBUF_inst/O
                         net (fo=47, routed)          0.480     0.480    vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.570 r  vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.042    vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.013 r  vc/inst/clkout1_buf/O
                         net (fo=222, routed)         0.822    -1.191    sf/CLK
    SLICE_X34Y19         FDRE                                         r  sf/green_reg[4]/C

Slack:                    inf
  Source:                 vc/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            hdmi_inst/inst/encb/dout_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.349ns  (logic 0.048ns (3.557%)  route 1.301ns (96.443%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.843ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  vc/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.335     0.335    hdmi_inst/inst/encr/pix_clk_locked
    SLICE_X42Y4          LUT2 (Prop_lut2_I1_O)        0.048     0.383 f  hdmi_inst/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.966     1.349    hdmi_inst/inst/encb/AR[0]
    SLICE_X42Y21         FDCE                                         f  hdmi_inst/inst/encb/dout_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                  IBUF                         0.000     0.000 r  sysClk_IBUF_inst/O
                         net (fo=47, routed)          0.480     0.480    vc/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.570 r  vc/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.042    vc/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.013 r  vc/inst/clkout1_buf/O
                         net (fo=222, routed)         0.849    -1.164    hdmi_inst/inst/encb/pix_clk
    SLICE_X42Y21         FDCE                                         r  hdmi_inst/inst/encb/dout_reg[2]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sysClk

Max Delay           129 Endpoints
Min Delay           129 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            triggerTime_reg[5]_replica_2/R
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.991ns  (logic 1.601ns (17.804%)  route 7.391ns (82.196%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.896ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.896ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 f  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    N15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  resetn_IBUF_inst/O
                         net (fo=8, routed)           3.024     4.501    vsg/resetn_IBUF
    SLICE_X42Y4          LUT1 (Prop_lut1_I0_O)        0.124     4.625 r  vsg/hdmi_inst_i_1/O
                         net (fo=77, routed)          4.367     8.991    rst
    SLICE_X35Y18         FDRE                                         r  triggerTime_reg[5]_replica_2/R
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    U18                                               0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    U18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  sysClk_IBUF_inst/O
                         net (fo=47, routed)          1.437     2.896    sysClk_IBUF
    SLICE_X35Y18         FDRE                                         r  triggerTime_reg[5]_replica_2/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            triggerVolt_reg[7]_replica_1/R
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.662ns  (logic 1.601ns (18.481%)  route 7.061ns (81.519%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.597ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.597ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 f  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    N15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  resetn_IBUF_inst/O
                         net (fo=8, routed)           3.024     4.501    vsg/resetn_IBUF
    SLICE_X42Y4          LUT1 (Prop_lut1_I0_O)        0.124     4.625 r  vsg/hdmi_inst_i_1/O
                         net (fo=77, routed)          4.037     8.662    rst
    SLICE_X39Y19         FDRE                                         r  triggerVolt_reg[7]_replica_1/R
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    U18                                               0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    U18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  sysClk_IBUF_inst/O
                         net (fo=47, routed)          1.138     2.597    sysClk_IBUF
    SLICE_X39Y19         FDRE                                         r  triggerVolt_reg[7]_replica_1/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            triggerTime_reg[5]_replica/CE
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.516ns  (logic 1.846ns (21.678%)  route 6.670ns (78.322%))
  Logic Levels:           4  (IBUF=1 LUT5=2 LUT6=1)
  Clock Path Skew:        3.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    N16                  IBUF (Prop_ibuf_I_O)         1.474     1.474 f  btn_IBUF[0]_inst/O
                         net (fo=5, routed)           2.233     3.707    btn_IBUF[0]
    SLICE_X43Y11         LUT6 (Prop_lut6_I5_O)        0.124     3.831 f  triggerTime[10]_i_6/O
                         net (fo=2, routed)           1.111     4.942    triggerTime[10]_i_6_n_0
    SLICE_X30Y11         LUT5 (Prop_lut5_I0_O)        0.124     5.066 r  triggerTime[10]_i_4/O
                         net (fo=6, routed)           1.284     6.350    triggerTime[10]_i_4_n_0
    SLICE_X41Y12         LUT5 (Prop_lut5_I4_O)        0.124     6.474 r  triggerTime[10]_i_1/O
                         net (fo=24, routed)          2.042     8.516    triggerTime[10]_i_1_n_0
    SLICE_X33Y4          FDRE                                         r  triggerTime_reg[5]_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    U18                                               0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    U18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  sysClk_IBUF_inst/O
                         net (fo=47, routed)          1.594     3.053    sysClk_IBUF
    SLICE_X33Y4          FDRE                                         r  triggerTime_reg[5]_replica/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            triggerTime_reg[6]_replica_1/R
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.513ns  (logic 1.601ns (18.803%)  route 6.913ns (81.197%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.810ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.810ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 f  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    N15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  resetn_IBUF_inst/O
                         net (fo=8, routed)           3.024     4.501    vsg/resetn_IBUF
    SLICE_X42Y4          LUT1 (Prop_lut1_I0_O)        0.124     4.625 r  vsg/hdmi_inst_i_1/O
                         net (fo=77, routed)          3.889     8.513    rst
    SLICE_X35Y21         FDRE                                         r  triggerTime_reg[6]_replica_1/R
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    U18                                               0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    U18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  sysClk_IBUF_inst/O
                         net (fo=47, routed)          1.351     2.810    sysClk_IBUF
    SLICE_X35Y21         FDRE                                         r  triggerTime_reg[6]_replica_1/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            triggerVolt_reg[5]_replica_1/S
                            (rising edge-triggered cell FDSE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.496ns  (logic 1.601ns (18.842%)  route 6.895ns (81.158%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.573ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.573ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 f  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    N15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  resetn_IBUF_inst/O
                         net (fo=8, routed)           3.024     4.501    vsg/resetn_IBUF
    SLICE_X42Y4          LUT1 (Prop_lut1_I0_O)        0.124     4.625 r  vsg/hdmi_inst_i_1/O
                         net (fo=77, routed)          3.871     8.496    rst
    SLICE_X41Y20         FDSE                                         r  triggerVolt_reg[5]_replica_1/S
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    U18                                               0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    U18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  sysClk_IBUF_inst/O
                         net (fo=47, routed)          1.114     2.573    sysClk_IBUF
    SLICE_X41Y20         FDSE                                         r  triggerVolt_reg[5]_replica_1/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            triggerVolt_reg[6]_replica_2/S
                            (rising edge-triggered cell FDSE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.496ns  (logic 1.601ns (18.842%)  route 6.895ns (81.158%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.573ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.573ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 f  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    N15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  resetn_IBUF_inst/O
                         net (fo=8, routed)           3.024     4.501    vsg/resetn_IBUF
    SLICE_X42Y4          LUT1 (Prop_lut1_I0_O)        0.124     4.625 r  vsg/hdmi_inst_i_1/O
                         net (fo=77, routed)          3.871     8.496    rst
    SLICE_X41Y20         FDSE                                         r  triggerVolt_reg[6]_replica_2/S
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    U18                                               0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    U18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  sysClk_IBUF_inst/O
                         net (fo=47, routed)          1.114     2.573    sysClk_IBUF
    SLICE_X41Y20         FDSE                                         r  triggerVolt_reg[6]_replica_2/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            triggerTime_reg[7]/CE
                            (rising edge-triggered cell FDSE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.439ns  (logic 1.846ns (21.876%)  route 6.593ns (78.124%))
  Logic Levels:           4  (IBUF=1 LUT5=2 LUT6=1)
  Clock Path Skew:        3.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.153ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    N16                  IBUF (Prop_ibuf_I_O)         1.474     1.474 f  btn_IBUF[0]_inst/O
                         net (fo=5, routed)           2.233     3.707    btn_IBUF[0]
    SLICE_X43Y11         LUT6 (Prop_lut6_I5_O)        0.124     3.831 f  triggerTime[10]_i_6/O
                         net (fo=2, routed)           1.111     4.942    triggerTime[10]_i_6_n_0
    SLICE_X30Y11         LUT5 (Prop_lut5_I0_O)        0.124     5.066 r  triggerTime[10]_i_4/O
                         net (fo=6, routed)           1.284     6.350    triggerTime[10]_i_4_n_0
    SLICE_X41Y12         LUT5 (Prop_lut5_I4_O)        0.124     6.474 r  triggerTime[10]_i_1/O
                         net (fo=24, routed)          1.965     8.439    triggerTime[10]_i_1_n_0
    SLICE_X33Y10         FDSE                                         r  triggerTime_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    U18                                               0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    U18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  sysClk_IBUF_inst/O
                         net (fo=47, routed)          1.694     3.153    sysClk_IBUF
    SLICE_X33Y10         FDSE                                         r  triggerTime_reg[7]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            triggerTime_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.439ns  (logic 1.846ns (21.876%)  route 6.593ns (78.124%))
  Logic Levels:           4  (IBUF=1 LUT5=2 LUT6=1)
  Clock Path Skew:        3.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.153ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    N16                  IBUF (Prop_ibuf_I_O)         1.474     1.474 f  btn_IBUF[0]_inst/O
                         net (fo=5, routed)           2.233     3.707    btn_IBUF[0]
    SLICE_X43Y11         LUT6 (Prop_lut6_I5_O)        0.124     3.831 f  triggerTime[10]_i_6/O
                         net (fo=2, routed)           1.111     4.942    triggerTime[10]_i_6_n_0
    SLICE_X30Y11         LUT5 (Prop_lut5_I0_O)        0.124     5.066 r  triggerTime[10]_i_4/O
                         net (fo=6, routed)           1.284     6.350    triggerTime[10]_i_4_n_0
    SLICE_X41Y12         LUT5 (Prop_lut5_I4_O)        0.124     6.474 r  triggerTime[10]_i_1/O
                         net (fo=24, routed)          1.965     8.439    triggerTime[10]_i_1_n_0
    SLICE_X33Y10         FDRE                                         r  triggerTime_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    U18                                               0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    U18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  sysClk_IBUF_inst/O
                         net (fo=47, routed)          1.694     3.153    sysClk_IBUF
    SLICE_X33Y10         FDRE                                         r  triggerTime_reg[8]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            triggerTime_reg[5]_replica_4/CE
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.333ns  (logic 1.846ns (22.155%)  route 6.487ns (77.845%))
  Logic Levels:           4  (IBUF=1 LUT5=2 LUT6=1)
  Clock Path Skew:        3.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    N16                  IBUF (Prop_ibuf_I_O)         1.474     1.474 f  btn_IBUF[0]_inst/O
                         net (fo=5, routed)           2.233     3.707    btn_IBUF[0]
    SLICE_X43Y11         LUT6 (Prop_lut6_I5_O)        0.124     3.831 f  triggerTime[10]_i_6/O
                         net (fo=2, routed)           1.111     4.942    triggerTime[10]_i_6_n_0
    SLICE_X30Y11         LUT5 (Prop_lut5_I0_O)        0.124     5.066 r  triggerTime[10]_i_4/O
                         net (fo=6, routed)           1.284     6.350    triggerTime[10]_i_4_n_0
    SLICE_X41Y12         LUT5 (Prop_lut5_I4_O)        0.124     6.474 r  triggerTime[10]_i_1/O
                         net (fo=24, routed)          1.859     8.333    triggerTime[10]_i_1_n_0
    SLICE_X31Y18         FDRE                                         r  triggerTime_reg[5]_replica_4/CE
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    U18                                               0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    U18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  sysClk_IBUF_inst/O
                         net (fo=47, routed)          1.578     3.037    sysClk_IBUF
    SLICE_X31Y18         FDRE                                         r  triggerTime_reg[5]_replica_4/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            triggerTime_reg[6]_replica_1/CE
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.290ns  (logic 1.846ns (22.269%)  route 6.444ns (77.731%))
  Logic Levels:           4  (IBUF=1 LUT5=2 LUT6=1)
  Clock Path Skew:        2.810ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.810ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    N16                  IBUF (Prop_ibuf_I_O)         1.474     1.474 f  btn_IBUF[0]_inst/O
                         net (fo=5, routed)           2.233     3.707    btn_IBUF[0]
    SLICE_X43Y11         LUT6 (Prop_lut6_I5_O)        0.124     3.831 f  triggerTime[10]_i_6/O
                         net (fo=2, routed)           1.111     4.942    triggerTime[10]_i_6_n_0
    SLICE_X30Y11         LUT5 (Prop_lut5_I0_O)        0.124     5.066 r  triggerTime[10]_i_4/O
                         net (fo=6, routed)           1.284     6.350    triggerTime[10]_i_4_n_0
    SLICE_X41Y12         LUT5 (Prop_lut5_I4_O)        0.124     6.474 r  triggerTime[10]_i_1/O
                         net (fo=24, routed)          1.816     8.290    triggerTime[10]_i_1_n_0
    SLICE_X35Y21         FDRE                                         r  triggerTime_reg[6]_replica_1/CE
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    U18                                               0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    U18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  sysClk_IBUF_inst/O
                         net (fo=47, routed)          1.351     2.810    sysClk_IBUF
    SLICE_X35Y21         FDRE                                         r  triggerTime_reg[6]_replica_1/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[2]
                            (input port)
  Destination:            prevBtn_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.567ns  (logic 0.215ns (37.960%)  route 0.351ns (62.040%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.384ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.384ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  btn[2] (IN)
                         net (fo=0)                   0.000     0.000    btn[2]
    R17                  IBUF (Prop_ibuf_I_O)         0.215     0.215 r  btn_IBUF[2]_inst/O
                         net (fo=4, routed)           0.351     0.567    btn_IBUF[2]
    SLICE_X42Y11         FDSE                                         r  prevBtn_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    U18                                               0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  sysClk_IBUF_inst/O
                         net (fo=47, routed)          0.898     1.384    sysClk_IBUF
    SLICE_X42Y11         FDSE                                         r  prevBtn_reg[2]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            prevBtn_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.593ns  (logic 0.226ns (38.094%)  route 0.367ns (61.906%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.384ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.384ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    T17                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  btn_IBUF[1]_inst/O
                         net (fo=5, routed)           0.367     0.593    btn_IBUF[1]
    SLICE_X42Y11         FDSE                                         r  prevBtn_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    U18                                               0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  sysClk_IBUF_inst/O
                         net (fo=47, routed)          0.898     1.384    sysClk_IBUF
    SLICE_X42Y11         FDSE                                         r  prevBtn_reg[1]/C

Slack:                    inf
  Source:                 btn[2]
                            (input port)
  Destination:            triggerVolt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.952ns  (logic 0.305ns (32.048%)  route 0.647ns (67.952%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        1.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.337ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 f  btn[2] (IN)
                         net (fo=0)                   0.000     0.000    btn[2]
    R17                  IBUF (Prop_ibuf_I_O)         0.215     0.215 f  btn_IBUF[2]_inst/O
                         net (fo=4, routed)           0.447     0.662    btn_IBUF[2]
    SLICE_X42Y11         LUT5 (Prop_lut5_I2_O)        0.045     0.707 f  triggerVolt[10]_i_4/O
                         net (fo=7, routed)           0.199     0.907    triggerVolt[10]_i_4_n_0
    SLICE_X37Y11         LUT3 (Prop_lut3_I0_O)        0.045     0.952 r  triggerVolt[10]_i_2/O
                         net (fo=1, routed)           0.000     0.952    p_0_in[10]
    SLICE_X37Y11         FDRE                                         r  triggerVolt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    U18                                               0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  sysClk_IBUF_inst/O
                         net (fo=47, routed)          0.851     1.337    sysClk_IBUF
    SLICE_X37Y11         FDRE                                         r  triggerVolt_reg[10]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            triggerVolt_reg[8]/CE
                            (rising edge-triggered cell FDSE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.037ns  (logic 0.271ns (26.098%)  route 0.767ns (73.902%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.378ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.378ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    T17                  IBUF (Prop_ibuf_I_O)         0.226     0.226 f  btn_IBUF[1]_inst/O
                         net (fo=5, routed)           0.585     0.810    btn_IBUF[1]
    SLICE_X41Y11         LUT4 (Prop_lut4_I2_O)        0.045     0.855 r  triggerVolt[10]_i_1/O
                         net (fo=19, routed)          0.182     1.037    triggerVolt[10]_i_1_n_0
    SLICE_X38Y10         FDSE                                         r  triggerVolt_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    U18                                               0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  sysClk_IBUF_inst/O
                         net (fo=47, routed)          0.892     1.378    sysClk_IBUF
    SLICE_X38Y10         FDSE                                         r  triggerVolt_reg[8]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            triggerVolt_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.048ns  (logic 0.271ns (25.830%)  route 0.777ns (74.170%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.337ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    T17                  IBUF (Prop_ibuf_I_O)         0.226     0.226 f  btn_IBUF[1]_inst/O
                         net (fo=5, routed)           0.585     0.810    btn_IBUF[1]
    SLICE_X41Y11         LUT4 (Prop_lut4_I2_O)        0.045     0.855 r  triggerVolt[10]_i_1/O
                         net (fo=19, routed)          0.193     1.048    triggerVolt[10]_i_1_n_0
    SLICE_X37Y11         FDRE                                         r  triggerVolt_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    U18                                               0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  sysClk_IBUF_inst/O
                         net (fo=47, routed)          0.851     1.337    sysClk_IBUF
    SLICE_X37Y11         FDRE                                         r  triggerVolt_reg[10]/C

Slack:                    inf
  Source:                 btn[2]
                            (input port)
  Destination:            triggerVolt_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.122ns  (logic 0.305ns (27.193%)  route 0.817ns (72.807%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.378ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.378ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  btn[2] (IN)
                         net (fo=0)                   0.000     0.000    btn[2]
    R17                  IBUF (Prop_ibuf_I_O)         0.215     0.215 r  btn_IBUF[2]_inst/O
                         net (fo=4, routed)           0.447     0.662    btn_IBUF[2]
    SLICE_X42Y11         LUT5 (Prop_lut5_I2_O)        0.045     0.707 r  triggerVolt[10]_i_4/O
                         net (fo=7, routed)           0.369     1.077    triggerVolt[10]_i_4_n_0
    SLICE_X38Y10         LUT6 (Prop_lut6_I0_O)        0.045     1.122 r  triggerVolt[8]_i_1/O
                         net (fo=1, routed)           0.000     1.122    p_0_in[8]
    SLICE_X38Y10         FDSE                                         r  triggerVolt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    U18                                               0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  sysClk_IBUF_inst/O
                         net (fo=47, routed)          0.892     1.378    sysClk_IBUF
    SLICE_X38Y10         FDSE                                         r  triggerVolt_reg[8]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            prevBtn_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.142ns  (logic 0.242ns (21.206%)  route 0.900ns (78.794%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.384ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.384ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    N16                  IBUF (Prop_ibuf_I_O)         0.242     0.242 r  btn_IBUF[0]_inst/O
                         net (fo=5, routed)           0.900     1.142    btn_IBUF[0]
    SLICE_X42Y11         FDSE                                         r  prevBtn_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    U18                                               0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  sysClk_IBUF_inst/O
                         net (fo=47, routed)          0.898     1.384    sysClk_IBUF
    SLICE_X42Y11         FDSE                                         r  prevBtn_reg[0]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            triggerTime_reg[7]_replica_1/CE
                            (rising edge-triggered cell FDSE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.153ns  (logic 0.271ns (23.490%)  route 0.882ns (76.510%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.378ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.378ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    T17                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  btn_IBUF[1]_inst/O
                         net (fo=5, routed)           0.553     0.779    btn_IBUF[1]
    SLICE_X41Y12         LUT5 (Prop_lut5_I1_O)        0.045     0.824 r  triggerTime[10]_i_1/O
                         net (fo=24, routed)          0.329     1.153    triggerTime[10]_i_1_n_0
    SLICE_X35Y12         FDSE                                         r  triggerTime_reg[7]_replica_1/CE
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    U18                                               0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  sysClk_IBUF_inst/O
                         net (fo=47, routed)          0.892     1.378    sysClk_IBUF
    SLICE_X35Y12         FDSE                                         r  triggerTime_reg[7]_replica_1/C

Slack:                    inf
  Source:                 btn[2]
                            (input port)
  Destination:            triggerVolt_reg[5]_replica/D
                            (rising edge-triggered cell FDSE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.165ns  (logic 0.309ns (26.520%)  route 0.856ns (73.480%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        1.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.309ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  btn[2] (IN)
                         net (fo=0)                   0.000     0.000    btn[2]
    R17                  IBUF (Prop_ibuf_I_O)         0.215     0.215 r  btn_IBUF[2]_inst/O
                         net (fo=4, routed)           0.447     0.662    btn_IBUF[2]
    SLICE_X42Y11         LUT5 (Prop_lut5_I2_O)        0.045     0.707 r  triggerVolt[10]_i_4/O
                         net (fo=7, routed)           0.172     0.880    triggerVolt[10]_i_4_n_0
    SLICE_X43Y11         LUT3 (Prop_lut3_I0_O)        0.049     0.929 r  triggerVolt[5]_i_1/O
                         net (fo=6, routed)           0.237     1.165    p_0_in[5]
    SLICE_X41Y8          FDSE                                         r  triggerVolt_reg[5]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    U18                                               0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  sysClk_IBUF_inst/O
                         net (fo=47, routed)          0.823     1.309    sysClk_IBUF
    SLICE_X41Y8          FDSE                                         r  triggerVolt_reg[5]_replica/C

Slack:                    inf
  Source:                 btn[2]
                            (input port)
  Destination:            triggerVolt_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.176ns  (logic 0.305ns (25.939%)  route 0.871ns (74.061%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)
  Clock Path Skew:        1.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.271ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  btn[2] (IN)
                         net (fo=0)                   0.000     0.000    btn[2]
    R17                  IBUF (Prop_ibuf_I_O)         0.215     0.215 r  btn_IBUF[2]_inst/O
                         net (fo=4, routed)           0.447     0.662    btn_IBUF[2]
    SLICE_X42Y11         LUT5 (Prop_lut5_I2_O)        0.045     0.707 r  triggerVolt[10]_i_4/O
                         net (fo=7, routed)           0.172     0.880    triggerVolt[10]_i_4_n_0
    SLICE_X43Y11         LUT4 (Prop_lut4_I3_O)        0.045     0.925 r  triggerVolt[6]_i_1/O
                         net (fo=4, routed)           0.251     1.176    p_0_in[6]
    SLICE_X37Y9          FDSE                                         r  triggerVolt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    U18                                               0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  sysClk_IBUF_inst/O
                         net (fo=47, routed)          0.786     1.271    sysClk_IBUF
    SLICE_X37Y9          FDSE                                         r  triggerVolt_reg[6]/C





