<?xml version="1.0" encoding="UTF-8"?>
<!-- Product Version: Vivado v2018.1 (64-bit)              -->
<!--                                                         -->
<!-- Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.   -->

<Project Version="7" Minor="36" Path="C:/Users/think/Desktop/田怡/copy/alu4.xpr">
  <DefaultLaunch Dir="$PRUNDIR"/>
  <Configuration>
    <Option Name="Id" Val="b2926f5b82224e7b89b10edecfc0e0c7"/>
    <Option Name="Part" Val="xc7a35tcsg324-3"/>
    <Option Name="CompiledLibDir" Val="$PCACHEDIR/compile_simlib"/>
    <Option Name="CompiledLibDirXSim" Val=""/>
    <Option Name="CompiledLibDirModelSim" Val="$PCACHEDIR/compile_simlib/modelsim"/>
    <Option Name="CompiledLibDirQuesta" Val="$PCACHEDIR/compile_simlib/questa"/>
    <Option Name="CompiledLibDirIES" Val="$PCACHEDIR/compile_simlib/ies"/>
    <Option Name="CompiledLibDirXcelium" Val="$PCACHEDIR/compile_simlib/xcelium"/>
    <Option Name="CompiledLibDirVCS" Val="$PCACHEDIR/compile_simlib/vcs"/>
    <Option Name="CompiledLibDirRiviera" Val="$PCACHEDIR/compile_simlib/riviera"/>
    <Option Name="CompiledLibDirActivehdl" Val="$PCACHEDIR/compile_simlib/activehdl"/>
    <Option Name="BoardPart" Val=""/>
    <Option Name="ActiveSimSet" Val="sim_1"/>
    <Option Name="DefaultLib" Val="xil_defaultlib"/>
    <Option Name="ProjectType" Val="Default"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../Desktop"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../project_13/project_13.srcs"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../devision/devision.srcs/sources_1/new"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../devision/devision.srcs"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../counter/counter.srcs/sources_1/new"/>
    <Option Name="IPOutputRepo" Val="$PCACHEDIR/ip"/>
    <Option Name="IPCachePermission" Val="read"/>
    <Option Name="IPCachePermission" Val="write"/>
    <Option Name="EnableCoreContainer" Val="FALSE"/>
    <Option Name="CreateRefXciForCoreContainers" Val="FALSE"/>
    <Option Name="IPUserFilesDir" Val="$PIPUSERFILESDIR"/>
    <Option Name="IPStaticSourceDir" Val="$PIPUSERFILESDIR/ipstatic"/>
    <Option Name="EnableBDX" Val="FALSE"/>
    <Option Name="DSAVendor" Val="xilinx"/>
    <Option Name="DSANumComputeUnits" Val="60"/>
    <Option Name="WTXSimLaunchSim" Val="46"/>
    <Option Name="WTModelSimLaunchSim" Val="0"/>
    <Option Name="WTQuestaLaunchSim" Val="0"/>
    <Option Name="WTIesLaunchSim" Val="0"/>
    <Option Name="WTVcsLaunchSim" Val="0"/>
    <Option Name="WTRivieraLaunchSim" Val="0"/>
    <Option Name="WTActivehdlLaunchSim" Val="0"/>
    <Option Name="WTXSimExportSim" Val="5"/>
    <Option Name="WTModelSimExportSim" Val="5"/>
    <Option Name="WTQuestaExportSim" Val="5"/>
    <Option Name="WTIesExportSim" Val="5"/>
    <Option Name="WTVcsExportSim" Val="5"/>
    <Option Name="WTRivieraExportSim" Val="5"/>
    <Option Name="WTActivehdlExportSim" Val="5"/>
    <Option Name="GenerateIPUpgradeLog" Val="TRUE"/>
    <Option Name="XSimRadix" Val="hex"/>
    <Option Name="XSimTimeUnit" Val="ns"/>
    <Option Name="XSimArrayDisplayLimit" Val="1024"/>
    <Option Name="XSimTraceLimit" Val="65536"/>
    <Option Name="SimTypes" Val="rtl"/>
  </Configuration>
  <FileSets Version="1" Minor="31">
    <FileSet Name="sources_1" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
      <Filter Type="Srcs"/>
      <File Path="$PSRCDIR/sources_1/bd/whole/whole.bd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
        <CompFileExtendedInfo CompFileName="whole.bd" FileRelPathName="ip/whole_util_vector_logic_8_0/whole_util_vector_logic_8_0.xci">
          <Proxy FileSetName="whole_util_vector_logic_8_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="whole.bd" FileRelPathName="ip/whole_util_vector_logic_11_0/whole_util_vector_logic_11_0.xci">
          <Proxy FileSetName="whole_util_vector_logic_11_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="whole.bd" FileRelPathName="ip/whole_util_vector_logic_13_0/whole_util_vector_logic_13_0.xci">
          <Proxy FileSetName="whole_util_vector_logic_13_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="whole.bd" FileRelPathName="ip/whole_util_vector_logic_13_1/whole_util_vector_logic_13_1.xci">
          <Proxy FileSetName="whole_util_vector_logic_13_1"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="whole.bd" FileRelPathName="ip/whole_util_vector_logic_13_2/whole_util_vector_logic_13_2.xci">
          <Proxy FileSetName="whole_util_vector_logic_13_2"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="whole.bd" FileRelPathName="ip/whole_util_vector_logic_5_2/whole_util_vector_logic_5_2.xci">
          <Proxy FileSetName="whole_util_vector_logic_5_2"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="whole.bd" FileRelPathName="ip/whole_util_vector_logic_0_0/whole_util_vector_logic_0_0.xci">
          <Proxy FileSetName="whole_util_vector_logic_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="whole.bd" FileRelPathName="ip/whole_util_vector_logic_0_2/whole_util_vector_logic_0_2.xci">
          <Proxy FileSetName="whole_util_vector_logic_0_2"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="whole.bd" FileRelPathName="ip/whole_util_vector_logic_0_3/whole_util_vector_logic_0_3.xci">
          <Proxy FileSetName="whole_util_vector_logic_0_3"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="whole.bd" FileRelPathName="ip/whole_util_vector_logic_3_0/whole_util_vector_logic_3_0.xci">
          <Proxy FileSetName="whole_util_vector_logic_3_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="whole.bd" FileRelPathName="ip/whole_util_vector_logic_0_1/whole_util_vector_logic_0_1.xci">
          <Proxy FileSetName="whole_util_vector_logic_0_1"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="whole.bd" FileRelPathName="ip/whole_util_vector_logic_5_0/whole_util_vector_logic_5_0.xci">
          <Proxy FileSetName="whole_util_vector_logic_5_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="whole.bd" FileRelPathName="ip/whole_util_vector_logic_3_1/whole_util_vector_logic_3_1.xci">
          <Proxy FileSetName="whole_util_vector_logic_3_1"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="whole.bd" FileRelPathName="ip/whole_util_vector_logic_2_0/whole_util_vector_logic_2_0.xci">
          <Proxy FileSetName="whole_util_vector_logic_2_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="whole.bd" FileRelPathName="ip/whole_util_vector_logic_6_0/whole_util_vector_logic_6_0.xci">
          <Proxy FileSetName="whole_util_vector_logic_6_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="whole.bd" FileRelPathName="ip/whole_util_vector_logic_6_1/whole_util_vector_logic_6_1.xci">
          <Proxy FileSetName="whole_util_vector_logic_6_1"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="whole.bd" FileRelPathName="ip/whole_util_vector_logic_5_1/whole_util_vector_logic_5_1.xci">
          <Proxy FileSetName="whole_util_vector_logic_5_1"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="whole.bd" FileRelPathName="ip/whole_Three_to_Seven_0_0/whole_Three_to_Seven_0_0.xci">
          <Proxy FileSetName="whole_Three_to_Seven_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="whole.bd" FileRelPathName="ip/whole_counter_0_0/whole_counter_0_0.xci">
          <Proxy FileSetName="whole_counter_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="whole.bd" FileRelPathName="ip/whole_fp_even_0_0/whole_fp_even_0_0.xci">
          <Proxy FileSetName="whole_fp_even_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="whole.bd" FileRelPathName="ip/whole_util_vector_logic_13_3/whole_util_vector_logic_13_3.xci">
          <Proxy FileSetName="whole_util_vector_logic_13_3"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="whole.bd" FileRelPathName="ip/whole_util_vector_logic_13_4/whole_util_vector_logic_13_4.xci">
          <Proxy FileSetName="whole_util_vector_logic_13_4"/>
        </CompFileExtendedInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/bd/whole/hdl/whole_wrapper.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../../users/think/desktop/component.xml">
        <FileInfo SFType="IPXACT"/>
      </File>
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="whole_wrapper"/>
      </Config>
    </FileSet>
    <FileSet Name="constrs_1" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
      <Filter Type="Constrs"/>
      <File Path="$PSRCDIR/constrs_1/new/new.xdc">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="TargetConstrsFile" Val="$PSRCDIR/constrs_1/new/new.xdc"/>
        <Option Name="ConstrsType" Val="XDC"/>
      </Config>
    </FileSet>
    <FileSet Name="sim_1" Type="SimulationSrcs" RelSrcDir="$PSRCDIR/sim_1">
      <Filter Type="Srcs"/>
      <File Path="$PSRCDIR/sim_1/new/whole_sim.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../whole_sim_behav.wcfg">
        <FileInfo>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="whole_sim"/>
        <Option Name="TopLib" Val="xil_defaultlib"/>
        <Option Name="TransportPathDelay" Val="0"/>
        <Option Name="TransportIntDelay" Val="0"/>
        <Option Name="SrcSet" Val="sources_1"/>
        <Option Name="XSimWcfgFile" Val="$PPRDIR/../whole_sim_behav.wcfg"/>
        <Option Name="NLNetlistMode" Val="funcsim"/>
      </Config>
    </FileSet>
    <FileSet Name="whole_util_vector_logic_5_2" Type="BlockSrcs" RelSrcDir="$PSRCDIR/whole_util_vector_logic_5_2">
      <Config>
        <Option Name="TopModule" Val="whole_util_vector_logic_5_2"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="whole_util_vector_logic_8_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/whole_util_vector_logic_8_0">
      <Config>
        <Option Name="TopModule" Val="whole_util_vector_logic_8_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="whole_util_vector_logic_11_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/whole_util_vector_logic_11_0">
      <Config>
        <Option Name="TopModule" Val="whole_util_vector_logic_11_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="whole_util_vector_logic_13_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/whole_util_vector_logic_13_0">
      <Config>
        <Option Name="TopModule" Val="whole_util_vector_logic_13_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="whole_util_vector_logic_13_1" Type="BlockSrcs" RelSrcDir="$PSRCDIR/whole_util_vector_logic_13_1">
      <Config>
        <Option Name="TopModule" Val="whole_util_vector_logic_13_1"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="whole_util_vector_logic_13_2" Type="BlockSrcs" RelSrcDir="$PSRCDIR/whole_util_vector_logic_13_2">
      <Config>
        <Option Name="TopModule" Val="whole_util_vector_logic_13_2"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="whole_util_vector_logic_5_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/whole_util_vector_logic_5_0">
      <Config>
        <Option Name="TopModule" Val="whole_util_vector_logic_5_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="whole_util_vector_logic_6_1" Type="BlockSrcs" RelSrcDir="$PSRCDIR/whole_util_vector_logic_6_1">
      <Config>
        <Option Name="TopModule" Val="whole_util_vector_logic_6_1"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="whole_util_vector_logic_5_1" Type="BlockSrcs" RelSrcDir="$PSRCDIR/whole_util_vector_logic_5_1">
      <Config>
        <Option Name="TopModule" Val="whole_util_vector_logic_5_1"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="whole_util_vector_logic_2_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/whole_util_vector_logic_2_0">
      <Config>
        <Option Name="TopModule" Val="whole_util_vector_logic_2_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="whole_util_vector_logic_3_1" Type="BlockSrcs" RelSrcDir="$PSRCDIR/whole_util_vector_logic_3_1">
      <Config>
        <Option Name="TopModule" Val="whole_util_vector_logic_3_1"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="whole_util_vector_logic_6_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/whole_util_vector_logic_6_0">
      <Config>
        <Option Name="TopModule" Val="whole_util_vector_logic_6_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="whole_util_vector_logic_0_1" Type="BlockSrcs" RelSrcDir="$PSRCDIR/whole_util_vector_logic_0_1">
      <Config>
        <Option Name="TopModule" Val="whole_util_vector_logic_0_1"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="whole_util_vector_logic_0_2" Type="BlockSrcs" RelSrcDir="$PSRCDIR/whole_util_vector_logic_0_2">
      <Config>
        <Option Name="TopModule" Val="whole_util_vector_logic_0_2"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="whole_util_vector_logic_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/whole_util_vector_logic_0_0">
      <Config>
        <Option Name="TopModule" Val="whole_util_vector_logic_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="whole_util_vector_logic_0_3" Type="BlockSrcs" RelSrcDir="$PSRCDIR/whole_util_vector_logic_0_3">
      <Config>
        <Option Name="TopModule" Val="whole_util_vector_logic_0_3"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="whole_util_vector_logic_3_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/whole_util_vector_logic_3_0">
      <Config>
        <Option Name="TopModule" Val="whole_util_vector_logic_3_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="whole_util_vector_logic_13_3" Type="BlockSrcs" RelSrcDir="$PSRCDIR/whole_util_vector_logic_13_3">
      <Config>
        <Option Name="TopModule" Val="whole_util_vector_logic_13_3"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="whole_counter_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/whole_counter_0_0">
      <Config>
        <Option Name="TopModule" Val="whole_counter_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="whole_util_vector_logic_13_4" Type="BlockSrcs" RelSrcDir="$PSRCDIR/whole_util_vector_logic_13_4">
      <Config>
        <Option Name="TopModule" Val="whole_util_vector_logic_13_4"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="whole_fp_even_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/whole_fp_even_0_0">
      <Config>
        <Option Name="TopModule" Val="whole_fp_even_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="whole_Three_to_Seven_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/whole_Three_to_Seven_0_0">
      <Config>
        <Option Name="TopModule" Val="whole_Three_to_Seven_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
  </FileSets>
  <Simulators>
    <Simulator Name="XSim">
      <Option Name="Description" Val="Vivado Simulator"/>
      <Option Name="CompiledLib" Val="0"/>
    </Simulator>
    <Simulator Name="ModelSim">
      <Option Name="Description" Val="ModelSim Simulator"/>
    </Simulator>
    <Simulator Name="Questa">
      <Option Name="Description" Val="Questa Advanced Simulator"/>
    </Simulator>
    <Simulator Name="Riviera">
      <Option Name="Description" Val="Riviera-PRO Simulator"/>
    </Simulator>
    <Simulator Name="ActiveHDL">
      <Option Name="Description" Val="Active-HDL Simulator"/>
    </Simulator>
  </Simulators>
  <Runs Version="1" Minor="10">
    <Run Id="synth_1" Type="Ft3:Synth" SrcSet="sources_1" Part="xc7z030fbg484-3" ConstrsSet="constrs_1" Description="Vivado Synthesis Defaults" WriteIncrSynthDcp="false" Dir="$PRUNDIR/synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="synth_2" Type="Ft3:Synth" SrcSet="sources_1" Part="xc7a35tcsg324-3" ConstrsSet="constrs_1" Description="Vivado Synthesis Defaults" WriteIncrSynthDcp="false" State="current" Dir="$PRUNDIR/synth_2" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="whole_util_vector_logic_5_2_synth_1" Type="Ft3:Synth" SrcSet="whole_util_vector_logic_5_2" Part="xc7a35tcsg324-3" ConstrsSet="whole_util_vector_logic_5_2" Description="Vivado Synthesis Defaults" WriteIncrSynthDcp="false" Dir="$PRUNDIR/whole_util_vector_logic_5_2_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="whole_util_vector_logic_8_0_synth_1" Type="Ft3:Synth" SrcSet="whole_util_vector_logic_8_0" Part="xc7a35tcsg324-3" ConstrsSet="whole_util_vector_logic_8_0" Description="Vivado Synthesis Defaults" WriteIncrSynthDcp="false" Dir="$PRUNDIR/whole_util_vector_logic_8_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="whole_util_vector_logic_11_0_synth_1" Type="Ft3:Synth" SrcSet="whole_util_vector_logic_11_0" Part="xc7a35tcsg324-3" ConstrsSet="whole_util_vector_logic_11_0" Description="Vivado Synthesis Defaults" WriteIncrSynthDcp="false" Dir="$PRUNDIR/whole_util_vector_logic_11_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="whole_util_vector_logic_13_0_synth_1" Type="Ft3:Synth" SrcSet="whole_util_vector_logic_13_0" Part="xc7a35tcsg324-3" ConstrsSet="whole_util_vector_logic_13_0" Description="Vivado Synthesis Defaults" WriteIncrSynthDcp="false" Dir="$PRUNDIR/whole_util_vector_logic_13_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="whole_util_vector_logic_13_1_synth_1" Type="Ft3:Synth" SrcSet="whole_util_vector_logic_13_1" Part="xc7a35tcsg324-3" ConstrsSet="whole_util_vector_logic_13_1" Description="Vivado Synthesis Defaults" WriteIncrSynthDcp="false" Dir="$PRUNDIR/whole_util_vector_logic_13_1_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="whole_util_vector_logic_13_2_synth_1" Type="Ft3:Synth" SrcSet="whole_util_vector_logic_13_2" Part="xc7a35tcsg324-3" ConstrsSet="whole_util_vector_logic_13_2" Description="Vivado Synthesis Defaults" WriteIncrSynthDcp="false" Dir="$PRUNDIR/whole_util_vector_logic_13_2_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="whole_util_vector_logic_5_0_synth_1" Type="Ft3:Synth" SrcSet="whole_util_vector_logic_5_0" Part="xc7a35tcsg324-3" ConstrsSet="whole_util_vector_logic_5_0" Description="Vivado Synthesis Defaults" WriteIncrSynthDcp="false" Dir="$PRUNDIR/whole_util_vector_logic_5_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="whole_util_vector_logic_6_1_synth_1" Type="Ft3:Synth" SrcSet="whole_util_vector_logic_6_1" Part="xc7a35tcsg324-3" ConstrsSet="whole_util_vector_logic_6_1" Description="Vivado Synthesis Defaults" WriteIncrSynthDcp="false" Dir="$PRUNDIR/whole_util_vector_logic_6_1_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="whole_util_vector_logic_5_1_synth_1" Type="Ft3:Synth" SrcSet="whole_util_vector_logic_5_1" Part="xc7a35tcsg324-3" ConstrsSet="whole_util_vector_logic_5_1" Description="Vivado Synthesis Defaults" WriteIncrSynthDcp="false" Dir="$PRUNDIR/whole_util_vector_logic_5_1_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="whole_util_vector_logic_2_0_synth_1" Type="Ft3:Synth" SrcSet="whole_util_vector_logic_2_0" Part="xc7a35tcsg324-3" ConstrsSet="whole_util_vector_logic_2_0" Description="Vivado Synthesis Defaults" WriteIncrSynthDcp="false" Dir="$PRUNDIR/whole_util_vector_logic_2_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="whole_util_vector_logic_3_1_synth_1" Type="Ft3:Synth" SrcSet="whole_util_vector_logic_3_1" Part="xc7a35tcsg324-3" ConstrsSet="whole_util_vector_logic_3_1" Description="Vivado Synthesis Defaults" WriteIncrSynthDcp="false" Dir="$PRUNDIR/whole_util_vector_logic_3_1_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="whole_util_vector_logic_6_0_synth_1" Type="Ft3:Synth" SrcSet="whole_util_vector_logic_6_0" Part="xc7a35tcsg324-3" ConstrsSet="whole_util_vector_logic_6_0" Description="Vivado Synthesis Defaults" WriteIncrSynthDcp="false" Dir="$PRUNDIR/whole_util_vector_logic_6_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="whole_util_vector_logic_0_1_synth_1" Type="Ft3:Synth" SrcSet="whole_util_vector_logic_0_1" Part="xc7a35tcsg324-3" ConstrsSet="whole_util_vector_logic_0_1" Description="Vivado Synthesis Defaults" WriteIncrSynthDcp="false" Dir="$PRUNDIR/whole_util_vector_logic_0_1_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="whole_util_vector_logic_0_2_synth_1" Type="Ft3:Synth" SrcSet="whole_util_vector_logic_0_2" Part="xc7a35tcsg324-3" ConstrsSet="whole_util_vector_logic_0_2" Description="Vivado Synthesis Defaults" WriteIncrSynthDcp="false" Dir="$PRUNDIR/whole_util_vector_logic_0_2_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="whole_util_vector_logic_0_0_synth_1" Type="Ft3:Synth" SrcSet="whole_util_vector_logic_0_0" Part="xc7a35tcsg324-3" ConstrsSet="whole_util_vector_logic_0_0" Description="Vivado Synthesis Defaults" WriteIncrSynthDcp="false" Dir="$PRUNDIR/whole_util_vector_logic_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="whole_util_vector_logic_0_3_synth_1" Type="Ft3:Synth" SrcSet="whole_util_vector_logic_0_3" Part="xc7a35tcsg324-3" ConstrsSet="whole_util_vector_logic_0_3" Description="Vivado Synthesis Defaults" WriteIncrSynthDcp="false" Dir="$PRUNDIR/whole_util_vector_logic_0_3_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="whole_util_vector_logic_3_0_synth_1" Type="Ft3:Synth" SrcSet="whole_util_vector_logic_3_0" Part="xc7a35tcsg324-3" ConstrsSet="whole_util_vector_logic_3_0" Description="Vivado Synthesis Defaults" WriteIncrSynthDcp="false" Dir="$PRUNDIR/whole_util_vector_logic_3_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="whole_util_vector_logic_13_3_synth_1" Type="Ft3:Synth" SrcSet="whole_util_vector_logic_13_3" Part="xc7a35tcsg324-3" ConstrsSet="whole_util_vector_logic_13_3" Description="Vivado Synthesis Defaults" WriteIncrSynthDcp="false" Dir="$PRUNDIR/whole_util_vector_logic_13_3_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="whole_counter_0_0_synth_1" Type="Ft3:Synth" SrcSet="whole_counter_0_0" Part="xc7a35tcsg324-3" ConstrsSet="whole_counter_0_0" Description="Vivado Synthesis Defaults" WriteIncrSynthDcp="false" Dir="$PRUNDIR/whole_counter_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="whole_util_vector_logic_13_4_synth_1" Type="Ft3:Synth" SrcSet="whole_util_vector_logic_13_4" Part="xc7a35tcsg324-3" ConstrsSet="whole_util_vector_logic_13_4" Description="Vivado Synthesis Defaults" WriteIncrSynthDcp="false" Dir="$PRUNDIR/whole_util_vector_logic_13_4_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="whole_fp_even_0_0_synth_1" Type="Ft3:Synth" SrcSet="whole_fp_even_0_0" Part="xc7a35tcsg324-3" ConstrsSet="whole_fp_even_0_0" Description="Vivado Synthesis Defaults" WriteIncrSynthDcp="false" Dir="$PRUNDIR/whole_fp_even_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="whole_Three_to_Seven_0_0_synth_1" Type="Ft3:Synth" SrcSet="whole_Three_to_Seven_0_0" Part="xc7a35tcsg324-3" ConstrsSet="whole_Three_to_Seven_0_0" Description="Vivado Synthesis Defaults" WriteIncrSynthDcp="false" Dir="$PRUNDIR/whole_Three_to_Seven_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="impl_1" Type="Ft2:EntireDesign" Part="xc7z030fbg484-3" ConstrsSet="constrs_1" Description="Default settings for Implementation." WriteIncrSynthDcp="false" SynthRun="synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="impl_2" Type="Ft2:EntireDesign" Part="xc7a35tcsg324-3" ConstrsSet="constrs_1" Description="Default settings for Implementation." WriteIncrSynthDcp="false" State="current" SynthRun="synth_2" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="whole_util_vector_logic_5_2_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcsg324-3" ConstrsSet="whole_util_vector_logic_5_2" Description="Default settings for Implementation." WriteIncrSynthDcp="false" SynthRun="whole_util_vector_logic_5_2_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="whole_util_vector_logic_8_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcsg324-3" ConstrsSet="whole_util_vector_logic_8_0" Description="Default settings for Implementation." WriteIncrSynthDcp="false" SynthRun="whole_util_vector_logic_8_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="whole_util_vector_logic_11_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcsg324-3" ConstrsSet="whole_util_vector_logic_11_0" Description="Default settings for Implementation." WriteIncrSynthDcp="false" SynthRun="whole_util_vector_logic_11_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="whole_util_vector_logic_13_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcsg324-3" ConstrsSet="whole_util_vector_logic_13_0" Description="Default settings for Implementation." WriteIncrSynthDcp="false" SynthRun="whole_util_vector_logic_13_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="whole_util_vector_logic_13_1_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcsg324-3" ConstrsSet="whole_util_vector_logic_13_1" Description="Default settings for Implementation." WriteIncrSynthDcp="false" SynthRun="whole_util_vector_logic_13_1_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="whole_util_vector_logic_13_2_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcsg324-3" ConstrsSet="whole_util_vector_logic_13_2" Description="Default settings for Implementation." WriteIncrSynthDcp="false" SynthRun="whole_util_vector_logic_13_2_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="whole_util_vector_logic_5_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcsg324-3" ConstrsSet="whole_util_vector_logic_5_0" Description="Default settings for Implementation." WriteIncrSynthDcp="false" SynthRun="whole_util_vector_logic_5_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="whole_util_vector_logic_6_1_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcsg324-3" ConstrsSet="whole_util_vector_logic_6_1" Description="Default settings for Implementation." WriteIncrSynthDcp="false" SynthRun="whole_util_vector_logic_6_1_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="whole_util_vector_logic_5_1_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcsg324-3" ConstrsSet="whole_util_vector_logic_5_1" Description="Default settings for Implementation." WriteIncrSynthDcp="false" SynthRun="whole_util_vector_logic_5_1_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="whole_util_vector_logic_2_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcsg324-3" ConstrsSet="whole_util_vector_logic_2_0" Description="Default settings for Implementation." WriteIncrSynthDcp="false" SynthRun="whole_util_vector_logic_2_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="whole_util_vector_logic_3_1_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcsg324-3" ConstrsSet="whole_util_vector_logic_3_1" Description="Default settings for Implementation." WriteIncrSynthDcp="false" SynthRun="whole_util_vector_logic_3_1_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="whole_util_vector_logic_6_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcsg324-3" ConstrsSet="whole_util_vector_logic_6_0" Description="Default settings for Implementation." WriteIncrSynthDcp="false" SynthRun="whole_util_vector_logic_6_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="whole_util_vector_logic_0_1_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcsg324-3" ConstrsSet="whole_util_vector_logic_0_1" Description="Default settings for Implementation." WriteIncrSynthDcp="false" SynthRun="whole_util_vector_logic_0_1_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="whole_util_vector_logic_0_2_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcsg324-3" ConstrsSet="whole_util_vector_logic_0_2" Description="Default settings for Implementation." WriteIncrSynthDcp="false" SynthRun="whole_util_vector_logic_0_2_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="whole_util_vector_logic_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcsg324-3" ConstrsSet="whole_util_vector_logic_0_0" Description="Default settings for Implementation." WriteIncrSynthDcp="false" SynthRun="whole_util_vector_logic_0_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="whole_util_vector_logic_0_3_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcsg324-3" ConstrsSet="whole_util_vector_logic_0_3" Description="Default settings for Implementation." WriteIncrSynthDcp="false" SynthRun="whole_util_vector_logic_0_3_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="whole_util_vector_logic_3_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcsg324-3" ConstrsSet="whole_util_vector_logic_3_0" Description="Default settings for Implementation." WriteIncrSynthDcp="false" SynthRun="whole_util_vector_logic_3_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="whole_util_vector_logic_13_3_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcsg324-3" ConstrsSet="whole_util_vector_logic_13_3" Description="Default settings for Implementation." WriteIncrSynthDcp="false" SynthRun="whole_util_vector_logic_13_3_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="whole_counter_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcsg324-3" ConstrsSet="whole_counter_0_0" Description="Default settings for Implementation." WriteIncrSynthDcp="false" SynthRun="whole_counter_0_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="whole_util_vector_logic_13_4_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcsg324-3" ConstrsSet="whole_util_vector_logic_13_4" Description="Default settings for Implementation." WriteIncrSynthDcp="false" SynthRun="whole_util_vector_logic_13_4_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="whole_fp_even_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcsg324-3" ConstrsSet="whole_fp_even_0_0" Description="Default settings for Implementation." WriteIncrSynthDcp="false" SynthRun="whole_fp_even_0_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="whole_Three_to_Seven_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcsg324-3" ConstrsSet="whole_Three_to_Seven_0_0" Description="Default settings for Implementation." WriteIncrSynthDcp="false" SynthRun="whole_Three_to_Seven_0_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
  </Runs>
  <Board/>
</Project>
