{
  "module_name": "phy-qcom-qmp-qserdes-txrx-v5_5nm.h",
  "hash_id": "922fad712afa9561c017659feea54762762b11d145b0f64a8c9f84790bc62bb4",
  "original_prompt": "Ingested from linux-6.6.14/drivers/phy/qualcomm/phy-qcom-qmp-qserdes-txrx-v5_5nm.h",
  "human_readable_source": " \n \n\n#ifndef QCOM_PHY_QMP_QSERDES_TXRX_V5_5NM_H_\n#define QCOM_PHY_QMP_QSERDES_TXRX_V5_5NM_H_\n\n \n#define QSERDES_V5_5NM_TX_BIST_MODE_LANENO\t\t\t0x00\n#define QSERDES_V5_5NM_TX_BIST_INVERT\t\t\t\t0x04\n#define QSERDES_V5_5NM_TX_CLKBUF_ENABLE\t\t\t\t0x08\n#define QSERDES_V5_5NM_TX_TX_EMP_POST1_LVL\t\t\t0x0c\n#define QSERDES_V5_5NM_TX_TX_IDLE_LVL_LARGE_AMP\t\t\t0x10\n#define QSERDES_V5_5NM_TX_TX_DRV_LVL\t\t\t\t0x14\n#define QSERDES_V5_5NM_TX_TX_DRV_LVL_OFFSET\t\t\t0x18\n#define QSERDES_V5_5NM_TX_RESET_TSYNC_EN\t\t\t0x1c\n#define QSERDES_V5_5NM_TX_PRE_STALL_LDO_BOOST_EN\t\t0x20\n#define QSERDES_V5_5NM_TX_LPB_EN\t\t\t\t0x24\n#define QSERDES_V5_5NM_TX_RES_CODE_LANE_TX\t\t\t0x28\n#define QSERDES_V5_5NM_TX_RES_CODE_LANE_RX\t\t\t0x2c\n#define QSERDES_V5_5NM_TX_RES_CODE_LANE_OFFSET_TX\t\t0x30\n#define QSERDES_V5_5NM_TX_RES_CODE_LANE_OFFSET_RX\t\t0x34\n#define QSERDES_V5_5NM_TX_PERL_LENGTH1\t\t\t\t0x38\n#define QSERDES_V5_5NM_TX_PERL_LENGTH2\t\t\t\t0x3c\n#define QSERDES_V5_5NM_TX_SERDES_BYP_EN_OUT\t\t\t0x40\n#define QSERDES_V5_5NM_TX_DEBUG_BUS_SEL\t\t\t\t0x44\n#define QSERDES_V5_5NM_TX_TRANSCEIVER_BIAS_EN\t\t\t0x48\n#define QSERDES_V5_5NM_TX_HIGHZ_DRVR_EN\t\t\t\t0x4c\n#define QSERDES_V5_5NM_TX_TX_POL_INV\t\t\t\t0x50\n#define QSERDES_V5_5NM_TX_PARRATE_REC_DETECT_IDLE_EN\t\t0x54\n#define QSERDES_V5_5NM_TX_BIST_PATTERN1\t\t\t\t0x58\n#define QSERDES_V5_5NM_TX_BIST_PATTERN2\t\t\t\t0x5c\n#define QSERDES_V5_5NM_TX_BIST_PATTERN3\t\t\t\t0x60\n#define QSERDES_V5_5NM_TX_BIST_PATTERN4\t\t\t\t0x64\n#define QSERDES_V5_5NM_TX_BIST_PATTERN5\t\t\t\t0x68\n#define QSERDES_V5_5NM_TX_BIST_PATTERN6\t\t\t\t0x6c\n#define QSERDES_V5_5NM_TX_BIST_PATTERN7\t\t\t\t0x70\n#define QSERDES_V5_5NM_TX_BIST_PATTERN8\t\t\t\t0x74\n#define QSERDES_V5_5NM_TX_LANE_MODE_1\t\t\t\t0x78\n#define QSERDES_V5_5NM_TX_LANE_MODE_2\t\t\t\t0x7c\n#define QSERDES_V5_5NM_TX_LANE_MODE_3\t\t\t\t0x80\n#define QSERDES_V5_5NM_TX_ATB_SEL1\t\t\t\t0x84\n#define QSERDES_V5_5NM_TX_ATB_SEL2\t\t\t\t0x88\n#define QSERDES_V5_5NM_TX_RCV_DETECT_LVL\t\t\t0x8c\n#define QSERDES_V5_5NM_TX_RCV_DETECT_LVL_2\t\t\t0x90\n#define QSERDES_V5_5NM_TX_PRBS_SEED1\t\t\t\t0x94\n#define QSERDES_V5_5NM_TX_PRBS_SEED2\t\t\t\t0x98\n#define QSERDES_V5_5NM_TX_PRBS_SEED3\t\t\t\t0x9c\n#define QSERDES_V5_5NM_TX_PRBS_SEED4\t\t\t\t0xa0\n#define QSERDES_V5_5NM_TX_RESET_GEN\t\t\t\t0xa4\n#define QSERDES_V5_5NM_TX_RESET_GEN_MUXES\t\t\t0xa8\n#define QSERDES_V5_5NM_TX_TRAN_DRVR_EMP_EN\t\t\t0xac\n#define QSERDES_V5_5NM_TX_VMODE_CTRL1\t\t\t\t0xb0\n#define QSERDES_V5_5NM_TX_ALOG_OBSV_BUS_CTRL_1\t\t\t0xb4\n#define QSERDES_V5_5NM_TX_BIST_STATUS\t\t\t\t0xb8\n#define QSERDES_V5_5NM_TX_BIST_ERROR_COUNT1\t\t\t0xbc\n#define QSERDES_V5_5NM_TX_BIST_ERROR_COUNT2\t\t\t0xc0\n#define QSERDES_V5_5NM_TX_ALOG_OBSV_BUS_STATUS_1\t\t0xc4\n#define QSERDES_V5_5NM_TX_LANE_DIG_CONFIG\t\t\t0xc8\n#define QSERDES_V5_5NM_TX_PI_QEC_CTRL\t\t\t\t0xcc\n#define QSERDES_V5_5NM_TX_PRE_EMPH\t\t\t\t0xd0\n#define QSERDES_V5_5NM_TX_SW_RESET\t\t\t\t0xd4\n#define QSERDES_V5_5NM_TX_TX_BAND\t\t\t\t0xd8\n#define QSERDES_V5_5NM_TX_SLEW_CNTL0\t\t\t\t0xdc\n#define QSERDES_V5_5NM_TX_SLEW_CNTL1\t\t\t\t0xe0\n#define QSERDES_V5_5NM_TX_INTERFACE_SELECT\t\t\t0xe4\n#define QSERDES_V5_5NM_TX_DIG_BKUP_CTRL\t\t\t\t0xe8\n#define QSERDES_V5_5NM_TX_DEBUG_BUS0\t\t\t\t0xec\n#define QSERDES_V5_5NM_TX_DEBUG_BUS1\t\t\t\t0xf0\n#define QSERDES_V5_5NM_TX_DEBUG_BUS2\t\t\t\t0xf4\n#define QSERDES_V5_5NM_TX_DEBUG_BUS3\t\t\t\t0xf8\n#define QSERDES_V5_5NM_TX_TX_BKUP_RO_BUS\t\t\t0xfc\n\n \n#define QSERDES_V5_5NM_RX_UCDR_FASTLOCK_FO_GAIN_RATE0\t\t0x000\n#define QSERDES_V5_5NM_RX_UCDR_FASTLOCK_FO_GAIN_RATE1\t\t0x004\n#define QSERDES_V5_5NM_RX_UCDR_FASTLOCK_FO_GAIN_RATE2\t\t0x008\n#define QSERDES_V5_5NM_RX_UCDR_FASTLOCK_FO_GAIN_RATE3\t\t0x00c\n#define QSERDES_V5_5NM_RX_UCDR_FASTLOCK_SO_GAIN_RATE0\t\t0x010\n#define QSERDES_V5_5NM_RX_UCDR_FASTLOCK_SO_GAIN_RATE1\t\t0x014\n#define QSERDES_V5_5NM_RX_UCDR_FASTLOCK_SO_GAIN_RATE2\t\t0x018\n#define QSERDES_V5_5NM_RX_UCDR_FASTLOCK_SO_GAIN_RATE3\t\t0x01c\n#define QSERDES_V5_5NM_RX_UCDR_SO_SATURATION\t\t\t0x020\n#define QSERDES_V5_5NM_RX_UCDR_FO_TO_SO_DELAY\t\t\t0x024\n#define QSERDES_V5_5NM_RX_UCDR_FASTLOCK_COUNT_LOW_RATE0\t\t0x028\n#define QSERDES_V5_5NM_RX_UCDR_FASTLOCK_COUNT_HIGH_RATE0\t0x02c\n#define QSERDES_V5_5NM_RX_UCDR_FASTLOCK_COUNT_LOW_RATE1\t\t0x030\n#define QSERDES_V5_5NM_RX_UCDR_FASTLOCK_COUNT_HIGH_RATE1\t0x034\n#define QSERDES_V5_5NM_RX_UCDR_FASTLOCK_COUNT_LOW_RATE2\t\t0x038\n#define QSERDES_V5_5NM_RX_UCDR_FASTLOCK_COUNT_HIGH_RATE2\t0x03c\n#define QSERDES_V5_5NM_RX_UCDR_FASTLOCK_COUNT_LOW_RATE3\t\t0x040\n#define QSERDES_V5_5NM_RX_UCDR_FASTLOCK_COUNT_HIGH_RATE3\t0x044\n#define QSERDES_V5_5NM_RX_UCDR_PI_CTRL1\t\t\t\t0x048\n#define QSERDES_V5_5NM_RX_UCDR_PI_CTRL2\t\t\t\t0x04c\n#define QSERDES_V5_5NM_RX_UCDR_SB2_THRESH1_RATE0\t\t0x050\n#define QSERDES_V5_5NM_RX_UCDR_SB2_THRESH1_RATE1\t\t0x054\n#define QSERDES_V5_5NM_RX_UCDR_SB2_THRESH1_RATE2\t\t0x058\n#define QSERDES_V5_5NM_RX_UCDR_SB2_THRESH1_RATE3\t\t0x05c\n#define QSERDES_V5_5NM_RX_UCDR_SB2_THRESH2_RATE0\t\t0x060\n#define QSERDES_V5_5NM_RX_UCDR_SB2_THRESH2_RATE1\t\t0x064\n#define QSERDES_V5_5NM_RX_UCDR_SB2_THRESH2_RATE2\t\t0x068\n#define QSERDES_V5_5NM_RX_UCDR_SB2_THRESH2_RATE3\t\t0x06c\n#define QSERDES_V5_5NM_RX_UCDR_SB2_GAIN1_RATE0\t\t\t0x070\n#define QSERDES_V5_5NM_RX_UCDR_SB2_GAIN1_RATE1\t\t\t0x074\n#define QSERDES_V5_5NM_RX_UCDR_SB2_GAIN1_RATE2\t\t\t0x078\n#define QSERDES_V5_5NM_RX_UCDR_SB2_GAIN1_RATE3\t\t\t0x07c\n#define QSERDES_V5_5NM_RX_UCDR_SB2_GAIN2_RATE0\t\t\t0x080\n#define QSERDES_V5_5NM_RX_UCDR_SB2_GAIN2_RATE1\t\t\t0x084\n#define QSERDES_V5_5NM_RX_UCDR_SB2_GAIN2_RATE2\t\t\t0x088\n#define QSERDES_V5_5NM_RX_UCDR_SB2_GAIN2_RATE3\t\t\t0x08c\n#define QSERDES_V5_5NM_RX_RXCLK_DIV2_CTRL\t\t\t0x090\n#define QSERDES_V5_5NM_RX_RX_BAND\t\t\t\t0x094\n#define QSERDES_V5_5NM_RX_RX_TERM_BW\t\t\t\t0x098\n#define QSERDES_V5_5NM_RX_UCDR_FO_GAIN_RATE0\t\t\t0x09c\n#define QSERDES_V5_5NM_RX_UCDR_FO_GAIN_RATE1\t\t\t0x0a0\n#define QSERDES_V5_5NM_RX_UCDR_FO_GAIN_RATE2\t\t\t0x0a4\n#define QSERDES_V5_5NM_RX_UCDR_FO_GAIN_RATE3\t\t\t0x0a8\n#define QSERDES_V5_5NM_RX_UCDR_SO_GAIN_RATE0\t\t\t0x0ac\n#define QSERDES_V5_5NM_RX_UCDR_SO_GAIN_RATE1\t\t\t0x0b0\n#define QSERDES_V5_5NM_RX_UCDR_SO_GAIN_RATE2\t\t\t0x0b4\n#define QSERDES_V5_5NM_RX_UCDR_SO_GAIN_RATE3\t\t\t0x0b8\n#define QSERDES_V5_5NM_RX_UCDR_PI_CONTROLS\t\t\t0x0bc\n#define QSERDES_V5_5NM_RX_UCDR_PD_DATA_FILTER_ENABLES\t\t0x0c0\n#define QSERDES_V5_5NM_RX_UCDR_SO_ACC_DEFAULT_VAL_RATE0\t\t0x0c4\n#define QSERDES_V5_5NM_RX_UCDR_SO_ACC_DEFAULT_VAL_RATE1\t\t0x0c8\n#define QSERDES_V5_5NM_RX_UCDR_SO_ACC_DEFAULT_VAL_RATE2\t\t0x0cc\n#define QSERDES_V5_5NM_RX_UCDR_SO_ACC_DEFAULT_VAL_RATE3\t\t0x0d0\n#define QSERDES_V5_5NM_RX_AUX_CONTROL\t\t\t\t0x0d4\n#define QSERDES_V5_5NM_RX_AUXDATA_TB\t\t\t\t0x0d8\n#define QSERDES_V5_5NM_RX_RCLK_AUXDATA_SEL\t\t\t0x0dc\n#define QSERDES_V5_5NM_RX_EOM_CTRL\t\t\t\t0x0e0\n#define QSERDES_V5_5NM_RX_AC_JTAG_ENABLE\t\t\t0x0e4\n#define QSERDES_V5_5NM_RX_AC_JTAG_INITP\t\t\t\t0x0e8\n#define QSERDES_V5_5NM_RX_AC_JTAG_INITN\t\t\t\t0x0ec\n#define QSERDES_V5_5NM_RX_AC_JTAG_LVL\t\t\t\t0x0f0\n#define QSERDES_V5_5NM_RX_AC_JTAG_MODE\t\t\t\t0x0f4\n#define QSERDES_V5_5NM_RX_AC_JTAG_RESET\t\t\t\t0x0f8\n#define QSERDES_V5_5NM_RX_RX_RCVR_IQ_EN\t\t\t\t0x0fc\n#define QSERDES_V5_5NM_RX_RX_Q_EN_RATES\t\t\t\t0x100\n#define QSERDES_V5_5NM_RX_RX_IDAC_I0_DC_OFFSETS\t\t\t0x104\n#define QSERDES_V5_5NM_RX_RX_IDAC_I0BAR_DC_OFFSETS\t\t0x108\n#define QSERDES_V5_5NM_RX_RX_IDAC_I1_DC_OFFSETS\t\t\t0x10c\n#define QSERDES_V5_5NM_RX_RX_IDAC_I1BAR_DC_OFFSETS\t\t0x110\n#define QSERDES_V5_5NM_RX_RX_IDAC_Q_DC_OFFSETS\t\t\t0x114\n#define QSERDES_V5_5NM_RX_RX_IDAC_QBAR_DC_OFFSETS\t\t0x118\n#define QSERDES_V5_5NM_RX_RX_IDAC_A_DC_OFFSETS\t\t\t0x11c\n#define QSERDES_V5_5NM_RX_RX_IDAC_ABAR_DC_OFFSETS\t\t0x120\n#define QSERDES_V5_5NM_RX_RX_IDAC_EN\t\t\t\t0x124\n#define QSERDES_V5_5NM_RX_RX_IDAC_ENABLES\t\t\t0x128\n#define QSERDES_V5_5NM_RX_RX_IDAC_SIGN\t\t\t\t0x12c\n#define QSERDES_V5_5NM_RX_RX_IVCM_CAL_CODE_OVERRIDE\t\t0x130\n#define QSERDES_V5_5NM_RX_RX_IVCM_CAL_CTRL1\t\t\t0x134\n#define QSERDES_V5_5NM_RX_RX_IVCM_CAL_CTRL2\t\t\t0x138\n#define QSERDES_V5_5NM_RX_RX_IVCM_POSTCAL_OFFSET\t\t0x13c\n#define QSERDES_V5_5NM_RX_RX_SUMMER_CAL_SPD_MODE\t\t0x140\n#define QSERDES_V5_5NM_RX_RX_HIGHZ_PARRATE\t\t\t0x144\n#define QSERDES_V5_5NM_RX_RX_TERM_AC_BYPASS_DC_COUPLE_OFFSET\t0x148\n#define QSERDES_V5_5NM_RX_DFE_1\t\t\t\t\t0x14c\n#define QSERDES_V5_5NM_RX_DFE_2\t\t\t\t\t0x150\n#define QSERDES_V5_5NM_RX_DFE_3\t\t\t\t\t0x154\n#define QSERDES_V5_5NM_RX_DFE_4\t\t\t\t\t0x158\n#define QSERDES_V5_5NM_RX_DFE_TAP3_CTRL\t\t\t\t0x15c\n#define QSERDES_V5_5NM_RX_DFE_TAP3_MANVAL_KTAP\t\t\t0x160\n#define QSERDES_V5_5NM_RX_DFE_TAP4_CTRL\t\t\t\t0x164\n#define QSERDES_V5_5NM_RX_DFE_TAP4_MANVAL_KTAP\t\t\t0x168\n#define QSERDES_V5_5NM_RX_DFE_TAP5_CTRL\t\t\t\t0x16c\n#define QSERDES_V5_5NM_RX_DFE_TAP5_MANVAL_KTAP\t\t\t0x170\n#define QSERDES_V5_5NM_RX_TX_ADPT_CTRL\t\t\t\t0x174\n#define QSERDES_V5_5NM_RX_DFE_DAC_ENABLE1\t\t\t0x178\n#define QSERDES_V5_5NM_RX_DFE_DAC_ENABLE2\t\t\t0x17c\n#define QSERDES_V5_5NM_RX_TX_ADAPT_PRE_THRESH1\t\t\t0x180\n#define QSERDES_V5_5NM_RX_TX_ADAPT_PRE_THRESH2\t\t\t0x184\n#define QSERDES_V5_5NM_RX_TX_ADAPT_POST_THRESH1\t\t\t0x188\n#define QSERDES_V5_5NM_RX_TX_ADAPT_POST_THRESH2\t\t\t0x18c\n#define QSERDES_V5_5NM_RX_TX_ADAPT_MAIN_THRESH1\t\t\t0x190\n#define QSERDES_V5_5NM_RX_TX_ADAPT_MAIN_THRESH2\t\t\t0x194\n#define QSERDES_V5_5NM_RX_VGA_CAL_CNTRL1\t\t\t0x198\n#define QSERDES_V5_5NM_RX_VGA_CAL_CNTRL2\t\t\t0x19c\n#define QSERDES_V5_5NM_RX_VGA_CAL_MAN_VAL\t\t\t0x1a0\n#define QSERDES_V5_5NM_RX_VTHRESH_CAL_CNTRL1\t\t\t0x1a4\n#define QSERDES_V5_5NM_RX_VTHRESH_CAL_CNTRL2\t\t\t0x1a8\n#define QSERDES_V5_5NM_RX_VTHRESH_CAL_MAN_VAL_RATE0\t\t0x1ac\n#define QSERDES_V5_5NM_RX_VTHRESH_CAL_MAN_VAL_RATE1\t\t0x1b0\n#define QSERDES_V5_5NM_RX_VTHRESH_CAL_MAN_VAL_RATE2\t\t0x1b4\n#define QSERDES_V5_5NM_RX_VTHRESH_CAL_MAN_VAL_RATE3\t\t0x1b8\n#define QSERDES_V5_5NM_RX_GM_CAL\t\t\t\t0x1bc\n#define QSERDES_V5_5NM_RX_RX_VGA_GAIN2_BLK1\t\t\t0x1c0\n#define QSERDES_V5_5NM_RX_RX_VGA_GAIN2_BLK2\t\t\t0x1c4\n#define QSERDES_V5_5NM_RX_RX_EQU_ADAPTOR_CNTRL2\t\t\t0x1c8\n#define QSERDES_V5_5NM_RX_RX_EQU_ADAPTOR_CNTRL3\t\t\t0x1cc\n#define QSERDES_V5_5NM_RX_RX_EQU_ADAPTOR_CNTRL4\t\t\t0x1d0\n#define QSERDES_V5_5NM_RX_RX_IDAC_TSETTLE_LOW\t\t\t0x1d4\n#define QSERDES_V5_5NM_RX_RX_EQ_OFFSET_LSB\t\t\t0x1d8\n#define QSERDES_V5_5NM_RX_RX_EQ_OFFSET_MSB\t\t\t0x1dc\n#define QSERDES_V5_5NM_RX_RX_EQ_OFFSET_ADAPTOR_CNTRL1\t\t0x1e0\n#define QSERDES_V5_5NM_RX_RX_OFFSET_ADAPTOR_CNTRL2\t\t0x1e4\n#define QSERDES_V5_5NM_RX_SIGDET_ENABLES\t\t\t0x1e8\n#define QSERDES_V5_5NM_RX_SIGDET_CNTRL\t\t\t\t0x1ec\n#define QSERDES_V5_5NM_RX_SIGDET_LVL\t\t\t\t0x1f0\n#define QSERDES_V5_5NM_RX_SIGDET_DEGLITCH_CNTRL\t\t\t0x1f4\n#define QSERDES_V5_5NM_RX_CDR_FREEZE_UP_DN\t\t\t0x1f8\n#define QSERDES_V5_5NM_RX_CDR_RESET_OVERRIDE\t\t\t0x1fc\n#define QSERDES_V5_5NM_RX_RX_INTERFACE_MODE\t\t\t0x200\n#define QSERDES_V5_5NM_RX_JITTER_GEN_MODE\t\t\t0x204\n#define QSERDES_V5_5NM_RX_SJ_AMP1\t\t\t\t0x208\n#define QSERDES_V5_5NM_RX_SJ_AMP2\t\t\t\t0x20c\n#define QSERDES_V5_5NM_RX_SJ_PER1\t\t\t\t0x210\n#define QSERDES_V5_5NM_RX_SJ_PER2\t\t\t\t0x214\n#define QSERDES_V5_5NM_RX_PPM_OFFSET1\t\t\t\t0x218\n#define QSERDES_V5_5NM_RX_PPM_OFFSET2\t\t\t\t0x21c\n#define QSERDES_V5_5NM_RX_SIGN_PPM_PERIOD1\t\t\t0x220\n#define QSERDES_V5_5NM_RX_SIGN_PPM_PERIOD2\t\t\t0x224\n#define QSERDES_V5_5NM_RX_RX_MODE_RATE_0_1_B0\t\t\t0x228\n#define QSERDES_V5_5NM_RX_RX_MODE_RATE_0_1_B1\t\t\t0x22c\n#define QSERDES_V5_5NM_RX_RX_MODE_RATE_0_1_B2\t\t\t0x230\n#define QSERDES_V5_5NM_RX_RX_MODE_RATE_0_1_B3\t\t\t0x234\n#define QSERDES_V5_5NM_RX_RX_MODE_RATE_0_1_B4\t\t\t0x238\n#define QSERDES_V5_5NM_RX_RX_MODE_RATE_0_1_B5\t\t\t0x23c\n#define QSERDES_V5_5NM_RX_RX_MODE_RATE_0_1_B6\t\t\t0x240\n#define QSERDES_V5_5NM_RX_RX_MODE_RATE_0_1_B7\t\t\t0x244\n#define QSERDES_V5_5NM_RX_RX_MODE_RATE2_B0\t\t\t0x248\n#define QSERDES_V5_5NM_RX_RX_MODE_RATE2_B1\t\t\t0x24c\n#define QSERDES_V5_5NM_RX_RX_MODE_RATE2_B2\t\t\t0x250\n#define QSERDES_V5_5NM_RX_RX_MODE_RATE2_B3\t\t\t0x254\n#define QSERDES_V5_5NM_RX_RX_MODE_RATE2_B4\t\t\t0x258\n#define QSERDES_V5_5NM_RX_RX_MODE_RATE2_B5\t\t\t0x25c\n#define QSERDES_V5_5NM_RX_RX_MODE_RATE2_B6\t\t\t0x260\n#define QSERDES_V5_5NM_RX_RX_MODE_RATE2_B7\t\t\t0x264\n#define QSERDES_V5_5NM_RX_RX_MODE_RATE3_B0\t\t\t0x268\n#define QSERDES_V5_5NM_RX_RX_MODE_RATE3_B1\t\t\t0x26c\n#define QSERDES_V5_5NM_RX_RX_MODE_RATE3_B2\t\t\t0x270\n#define QSERDES_V5_5NM_RX_RX_MODE_RATE3_B3\t\t\t0x274\n#define QSERDES_V5_5NM_RX_RX_MODE_RATE3_B4\t\t\t0x278\n#define QSERDES_V5_5NM_RX_RX_MODE_RATE3_B5\t\t\t0x27c\n#define QSERDES_V5_5NM_RX_RX_MODE_RATE3_B6\t\t\t0x280\n#define QSERDES_V5_5NM_RX_RX_MODE_RATE3_B7\t\t\t0x284\n#define QSERDES_V5_5NM_RX_PHPRE_CTRL\t\t\t\t0x288\n#define QSERDES_V5_5NM_RX_PHPRE_INITVAL\t\t\t\t0x28c\n#define QSERDES_V5_5NM_RX_DFE_EN_TIMER\t\t\t\t0x290\n#define QSERDES_V5_5NM_RX_DFE_CTLE_POST_CAL_OFFSET\t\t0x294\n#define QSERDES_V5_5NM_RX_DCC_CTRL1\t\t\t\t0x298\n#define QSERDES_V5_5NM_RX_DCC_CTRL2\t\t\t\t0x29c\n#define QSERDES_V5_5NM_RX_DCC_OFFSET\t\t\t\t0x2a0\n#define QSERDES_V5_5NM_RX_DCC_CMUX_POSTCAL_OFFSET\t\t0x2a4\n#define QSERDES_V5_5NM_RX_DCC_CMUX_CAL_CTRL1\t\t\t0x2a8\n#define QSERDES_V5_5NM_RX_DCC_CMUX_CAL_CTRL2\t\t\t0x2ac\n#define QSERDES_V5_5NM_RX_ALOG_OBSV_BUS_CTRL_1\t\t\t0x2b0\n#define QSERDES_V5_5NM_RX_RX_MARG_CTRL1\t\t\t\t0x2b4\n#define QSERDES_V5_5NM_RX_RX_MARG_CTRL2\t\t\t\t0x2b8\n#define QSERDES_V5_5NM_RX_RX_MARG_CTRL3\t\t\t\t0x2bc\n#define QSERDES_V5_5NM_RX_RX_MARG_CTRL_4\t\t\t0x2c0\n#define QSERDES_V5_5NM_RX_RX_MARG_CFG_RATE_0_1\t\t\t0x2c4\n#define QSERDES_V5_5NM_RX_RX_MARG_CFG_RATE_2_3\t\t\t0x2c8\n#define QSERDES_V5_5NM_RX_RX_MARG_COARSE_CTRL1\t\t\t0x2cc\n#define QSERDES_V5_5NM_RX_RX_MARG_COARSE_CTRL2\t\t\t0x2d0\n#define QSERDES_V5_5NM_RX_RX_MARG_COARSE_THRESH1_RATE210\t0x2d4\n#define QSERDES_V5_5NM_RX_RX_MARG_COARSE_THRESH1_RATE3\t\t0x2d8\n#define QSERDES_V5_5NM_RX_RX_MARG_COARSE_THRESH2_RATE210\t0x2dc\n#define QSERDES_V5_5NM_RX_RX_MARG_COARSE_THRESH2_RATE3\t\t0x2e0\n#define QSERDES_V5_5NM_RX_RX_MARG_COARSE_THRESH3_RATE210\t0x2e4\n#define QSERDES_V5_5NM_RX_RX_MARG_COARSE_THRESH3_RATE3\t\t0x2e8\n#define QSERDES_V5_5NM_RX_RX_MARG_COARSE_THRESH4_RATE210\t0x2ec\n#define QSERDES_V5_5NM_RX_RX_MARG_COARSE_THRESH4_RATE3\t\t0x2f0\n#define QSERDES_V5_5NM_RX_RX_MARG_COARSE_THRESH5_RATE210\t0x2f4\n#define QSERDES_V5_5NM_RX_RX_MARG_COARSE_THRESH5_RATE3\t\t0x2f8\n#define QSERDES_V5_5NM_RX_RX_MARG_COARSE_THRESH6_RATE210\t0x2fc\n#define QSERDES_V5_5NM_RX_RX_MARG_COARSE_THRESH6_RATE3\t\t0x300\n#define QSERDES_V5_5NM_RX_RX_MARG_COARSE_THRESH7_RATE210\t0x304\n#define QSERDES_V5_5NM_RX_RX_MARG_COARSE_THRESH7_RATE3\t\t0x308\n#define QSERDES_V5_5NM_RX_Q_PI_INTRINSIC_BIAS_RATE10\t\t0x30c\n#define QSERDES_V5_5NM_RX_Q_PI_INTRINSIC_BIAS_RATE32\t\t0x310\n#define QSERDES_V5_5NM_RX_RX_MARG_VERTICAL_CTRL\t\t\t0x314\n#define QSERDES_V5_5NM_RX_RX_MARG_VERTICAL_CODE\t\t\t0x318\n#define QSERDES_V5_5NM_RX_RES_CODE_THRESH_HIGH_AND_BYP\t\t0x31c\n#define QSERDES_V5_5NM_RX_RES_CODE_THRESH_LOW\t\t\t0x320\n#define QSERDES_V5_5NM_RX_RX_BKUP_CTRL1\t\t\t\t0x324\n#define QSERDES_V5_5NM_RX_RX_BKUP_CTRL2\t\t\t\t0x328\n#define QSERDES_V5_5NM_RX_RX_BKUP_CTRL3\t\t\t\t0x32c\n#define QSERDES_V5_5NM_RX_PI_CTRL1\t\t\t\t0x330\n#define QSERDES_V5_5NM_RX_PI_CTRL2\t\t\t\t0x334\n#define QSERDES_V5_5NM_RX_PI_QUAD\t\t\t\t0x338\n#define QSERDES_V5_5NM_RX_QPI_CTRL1\t\t\t\t0x33c\n#define QSERDES_V5_5NM_RX_QPI_CTRL2\t\t\t\t0x340\n#define QSERDES_V5_5NM_RX_QPI_QUAD\t\t\t\t0x344\n#define QSERDES_V5_5NM_RX_IDATA1\t\t\t\t0x348\n#define QSERDES_V5_5NM_RX_IDATA2\t\t\t\t0x34c\n#define QSERDES_V5_5NM_RX_IDATA3\t\t\t\t0x350\n#define QSERDES_V5_5NM_RX_AC_JTAG_OUTP\t\t\t\t0x354\n#define QSERDES_V5_5NM_RX_AC_JTAG_OUTN\t\t\t\t0x358\n#define QSERDES_V5_5NM_RX_RX_SIGDET\t\t\t\t0x35c\n#define QSERDES_V5_5NM_RX_ALOG_OBSV_BUS_STATUS_1\t\t0x360\n#define QSERDES_V5_5NM_RX_READ_EQCODE\t\t\t\t0x364\n#define QSERDES_V5_5NM_RX_READ_OFFSETCODE\t\t\t0x368\n#define QSERDES_V5_5NM_RX_IA_ERROR_COUNTER_LOW\t\t\t0x36c\n#define QSERDES_V5_5NM_RX_IA_ERROR_COUNTER_HIGH\t\t\t0x370\n#define QSERDES_V5_5NM_RX_VGA_READ_CODE\t\t\t\t0x374\n#define QSERDES_V5_5NM_RX_VTHRESH_READ_CODE\t\t\t0x378\n#define QSERDES_V5_5NM_RX_DFE_TAP1_READ_CODE\t\t\t0x37c\n#define QSERDES_V5_5NM_RX_DFE_TAP2_READ_CODE\t\t\t0x380\n#define QSERDES_V5_5NM_RX_DFE_TAP3_READ_CODE\t\t\t0x384\n#define QSERDES_V5_5NM_RX_DFE_TAP4_READ_CODE\t\t\t0x388\n#define QSERDES_V5_5NM_RX_DFE_TAP5_READ_CODE\t\t\t0x38c\n#define QSERDES_V5_5NM_RX_IDAC_STATUS_I0\t\t\t0x390\n#define QSERDES_V5_5NM_RX_IDAC_STATUS_I0BAR\t\t\t0x394\n#define QSERDES_V5_5NM_RX_IDAC_STATUS_I1\t\t\t0x398\n#define QSERDES_V5_5NM_RX_IDAC_STATUS_I1BAR\t\t\t0x39c\n#define QSERDES_V5_5NM_RX_IDAC_STATUS_Q\t\t\t\t0x3a0\n#define QSERDES_V5_5NM_RX_IDAC_STATUS_QBAR\t\t\t0x3a4\n#define QSERDES_V5_5NM_RX_IDAC_STATUS_A\t\t\t\t0x3a8\n#define QSERDES_V5_5NM_RX_IDAC_STATUS_ABAR\t\t\t0x3ac\n#define QSERDES_V5_5NM_RX_IDAC_STATUS_SM_ON\t\t\t0x3b0\n#define QSERDES_V5_5NM_RX_IDAC_STATUS_SIGNERROR\t\t\t0x3b4\n#define QSERDES_V5_5NM_RX_IVCM_CAL_STATUS\t\t\t0x3b8\n#define QSERDES_V5_5NM_RX_IVCM_CAL_DEBUG_STATUS\t\t\t0x3bc\n#define QSERDES_V5_5NM_RX_DCC_CAL_STATUS\t\t\t0x3c0\n#define QSERDES_V5_5NM_RX_DCC_READ_CODE_STATUS\t\t\t0x3c4\n#define QSERDES_V5_5NM_RX_RX_MARG_DEBUG1_STATUS\t\t\t0x3c8\n#define QSERDES_V5_5NM_RX_RX_MARG_DEBUG2_STATUS\t\t\t0x3cc\n#define QSERDES_V5_5NM_RX_RX_MARG_READ_CODE_STATUS\t\t0x3d0\n#define QSERDES_V5_5NM_RX_EOM_ERR_CNT_LSB_STATUS\t\t0x3d4\n#define QSERDES_V5_5NM_RX_EOM_ERR_CNT_MSB_STATUS\t\t0x3d8\n#define QSERDES_V5_5NM_RX_RX_MARG_COARSE_TUNE_STATUS\t\t0x3dc\n#define QSERDES_V5_5NM_RX_RX_BKUP_READ_BUS1_STATUS\t\t0x3e0\n#define QSERDES_V5_5NM_RX_RX_BKUP_READ_BUS2_STATUS\t\t0x3e4\n#define QSERDES_V5_5NM_RX_RX_BKUP_READ_BUS3_STATUS\t\t0x3e8\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}