# ğŸ§® Verilog ALU Design (Adder, Subtractor, Multiplier, Divider)

## ğŸ“˜ Overview
This project implements a **4-bit Arithmetic Logic Unit (ALU)** in **Verilog HDL**, capable of performing basic arithmetic operations â€” **Addition, Subtraction, Multiplication, and Division** â€” using modular design.

Each operation is implemented in a **separate Verilog file** and integrated into the main **ALU module** using `include` directives.  
The ALU operation is selected through a 3-bit **opcode**.

---

## âš™ï¸ Features
- Modular design using four arithmetic units:
  - `adder.v`
  - `subtractor.v`
  - `multiplier.v`
  - `divider.v`
- Synchronous operation using **clock (`clk`)** and **reset (`rst`)**
- Supports **parameterized bit width** (`width = 4` by default)
- Cleanly structured **testbench** with random and directed tests
- Error handling for division by zero

---

## ğŸ§© ALU Operation Table

| Opcode | Operation    | Description                  |
|:------:|:-------------|:-----------------------------|
| `000`  | Addition     | `result = a + b`             |
| `001`  | Subtraction  | `result = a - b`             |
| `010`  | Multiplication | `result = a * b`           |
| `011`  | Division     | `result = a / b`             |

---

## ğŸ§± File Structure
## ğŸ›  Tools Used
- Verilog Simulator (EDA Playground/Xilinx Vivado)

---

## ğŸ‘©â€ğŸ’» Author
**Tamizharasan**  
VLSI Enthusiast | Digital Design Learner  
More designs coming soonâ€¦ ğŸ˜Š

---
