// Seed: 433713672
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_6 = 1 ? 1 : 1;
  assign module_1.type_14 = 0;
  id_9 :
  assert property (@(posedge 1) id_2)
  else $display(1'h0);
endmodule
module module_1 (
    output tri id_0,
    input wor id_1,
    output wire id_2,
    input tri0 id_3,
    input supply1 id_4,
    output tri id_5,
    output tri1 id_6,
    input tri0 id_7,
    input supply0 id_8,
    input wor id_9,
    input wand id_10
);
  wire id_12;
  module_0 modCall_1 (
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12
  );
endmodule
