Release 4.2.03i - xst E.38
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to .
CPU : 0.00 / 0.03 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter overwrite set to YES
CPU : 0.00 / 0.03 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.03 s | Elapsed : 0.00 / 0.00 s
 
--> =========================================================================
---- Source Parameters
Input Format                       : VHDL
Input File Name                    : eighttoonebusmux.prj

---- Target Parameters
Target Device                      : xc2s30-tq144-5
Output File Name                   : eighttoonebusmux
Output Format                      : NGC
Target Technology                  : spartan2

---- Source Options
Entity Name                        : eighttoonebusmux
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
FSM Flip-Flop Type                 : D
Mux Extraction                     : YES
Resource Sharing                   : YES
Complex Clock Enable Extraction    : YES
ROM Extraction                     : Yes
RAM Extraction                     : Yes
RAM Style                          : Auto
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Equivalent register Removal        : YES
Add Generic Clock Buffer(BUFG)     : 4
Global Maximum Fanout              : 100
Register Duplication               : YES
Move First FlipFlop Stage          : YES
Move Last FlipFlop Stage           : YES
Slice Packing                      : YES
Pack IO Registers into IOBs        : auto
Speed Grade                        : 5

---- General Options
Optimization Criterion             : Speed
Optimization Effort                : 1
Check Attribute Syntax             : YES
Keep Hierarchy                     : No
Global Optimization                : AllClockNets
Write Timing Constraints           : No

=========================================================================

Compiling vhdl file C:/Programlar/Xilinx/bin/queue/eighttoonebusmux.vhd in Library work.
Entity <eighttoonebusmux> (Architecture <behavioral>) compiled.

Analyzing Entity <eighttoonebusmux> (Architecture <behavioral>).
Entity <eighttoonebusmux> analyzed. Unit <eighttoonebusmux> generated.


Synthesizing Unit <eighttoonebusmux>.
    Related source file is C:/Programlar/Xilinx/bin/queue/eighttoonebusmux.vhd.
Unit <eighttoonebusmux> synthesized.

=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================


Starting low level synthesis...
Optimizing unit <eighttoonebusmux> ...

Building and optimizing final netlist ...

=========================================================================
Final Results
Top Level Output File Name         : eighttoonebusmux
Output Format                      : NGC
Optimization Criterion             : Speed
Target Technology                  : spartan2
Keep Hierarchy                     : No
Macro Generator                    : macro+

Design Statistics
# IOs                              : 58

Cell Usage :
# BELS                             : 42
#      LUT3                        : 6
#      LUT4                        : 24
#      MUXF5                       : 12
# IO Buffers                       : 58
#      IBUF                        : 52
#      OBUF                        : 6
=========================================================================


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
No clock signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: No path found
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: No path found
   Maximum combinational path delay: 13.862ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

-------------------------------------------------------------------------
Timing constraint: Default path analysis
Delay:               13.862ns (Levels of Logic = 5)
  Source:            s1
  Destination:       o_0

  Data Path: s1 to o_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IBUF:I->O             24   0.924   3.400  s1_IBUF (s1_IBUF)
    LUT4:I0->O             1   0.653   0.000  I_0_LUT_18_F (N370)
    MUXF5:I0->O            1   0.375   1.150  I_0_LUT_18 (N80)
    LUT3:I1->O             1   0.653   1.150  I_o_0 (o_0_OBUF)
    OBUF:I->O                  5.557          o_0_OBUF (o_0)
    ----------------------------------------
    Total                     13.862ns (8.162ns logic, 5.700ns route)
                                       (58.9% logic, 41.1% route)

=========================================================================
CPU : 0.69 / 0.72 s | Elapsed : 1.00 / 1.00 s
 
--> 
