sim_seconds                                  0.533337                       # Number of seconds simulated
sim_ticks                                533336943000                       # Number of ticks simulated
final_tick                               5886594442500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                4054606                       # Simulator instruction rate (inst/s)
host_op_rate                                  4234103                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              584000257                       # Simulator tick rate (ticks/s)
host_mem_usage                                3002248                       # Number of bytes of host memory used
host_seconds                                   913.25                       # Real time elapsed on the host
sim_insts                                  3702860292                       # Number of instructions simulated
sim_ops                                    3866784995                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.pim_sys.voltage_domain.voltage               1                       # Voltage in Volts
system.pim_sys.clk_domain.clock                   500                       # Clock period in ticks
system.pim_sys.pim_memory.atomic_fadd_count            0                       # atomic fadd count
system.pim_sys.pim_memory.atomic_min_count            0                       # atomic min count
system.pim_sys.pim_memory.atomic_inc_count            0                       # atomic inc count
system.pim_sys.pim_memory.bytes_written::system.cpu7.data            1                       # Number of bytes written to this memory
system.pim_sys.pim_memory.bytes_written::total            1                       # Number of bytes written to this memory
system.pim_sys.pim_memory.num_writes::system.cpu7.data            1                       # Number of write requests responded to by this memory
system.pim_sys.pim_memory.num_writes::total            1                       # Number of write requests responded to by this memory
system.pim_sys.pim_memory.bw_write::system.cpu7.data            2                       # Write bandwidth from this memory (bytes/s)
system.pim_sys.pim_memory.bw_write::total            2                       # Write bandwidth from this memory (bytes/s)
system.pim_sys.pim_memory.bw_total::system.cpu7.data            2                       # Total bandwidth to/from this memory (bytes/s)
system.pim_sys.pim_memory.bw_total::total            2                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls05.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls05.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls05.atomic_min_count                 0                       # atomic min count
system.mem_ctrls05.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls05.bytes_read::system.cpu0.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu0.data        88320                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu1.inst         1024                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu1.data       294400                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu2.inst          768                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu2.data       124672                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu3.inst         1024                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu3.data        33024                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu4.inst         2560                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu4.data       113152                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu5.inst         2048                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu5.data       224000                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu7.inst         2560                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu7.data          512                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::total           890368                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu0.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu1.inst         1024                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu2.inst          768                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu3.inst         1024                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu4.inst         2560                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu5.inst         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu7.inst         2560                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::total        12288                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_written::writebacks       718848                       # Number of bytes written to this memory
system.mem_ctrls05.bytes_written::total        718848                       # Number of bytes written to this memory
system.mem_ctrls05.num_reads::system.cpu0.inst            9                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu0.data          345                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu1.inst            4                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu1.data         1150                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu2.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu2.data          487                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu3.inst            4                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu3.data          129                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu4.inst           10                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu4.data          442                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu5.inst            8                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu5.data          875                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu7.inst           10                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu7.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::total              3478                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_writes::writebacks         2808                       # Number of write requests responded to by this memory
system.mem_ctrls05.num_writes::total             2808                       # Number of write requests responded to by this memory
system.mem_ctrls05.bw_read::system.cpu0.inst         4320                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu0.data       165599                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu1.inst         1920                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu1.data       551996                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu2.inst         1440                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu2.data       233758                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu3.inst         1920                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu3.data        61920                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu4.inst         4800                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu4.data       212159                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu5.inst         3840                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu5.data       419997                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu7.inst         4800                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu7.data          960                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::total             1669429                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu0.inst         4320                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu1.inst         1920                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu2.inst         1440                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu3.inst         1920                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu4.inst         4800                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu5.inst         3840                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu7.inst         4800                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::total          23040                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_write::writebacks       1347831                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_write::total            1347831                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_total::writebacks       1347831                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu0.inst         4320                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu0.data       165599                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu1.inst         1920                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu1.data       551996                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu2.inst         1440                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu2.data       233758                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu3.inst         1920                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu3.data        61920                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu4.inst         4800                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu4.data       212159                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu5.inst         3840                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu5.data       419997                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu7.inst         4800                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu7.data          960                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::total            3017260                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.readReqs                      3478                       # Number of read requests accepted
system.mem_ctrls05.writeReqs                     2808                       # Number of write requests accepted
system.mem_ctrls05.readBursts                   27824                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls05.writeBursts                  22464                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls05.bytesReadDRAM               889984                       # Total number of bytes read from DRAM
system.mem_ctrls05.bytesReadWrQ                   384                       # Total number of bytes read from write queue
system.mem_ctrls05.bytesWritten                718336                       # Total number of bytes written to DRAM
system.mem_ctrls05.bytesReadSys                890368                       # Total read bytes from the system interface side
system.mem_ctrls05.bytesWrittenSys             718848                       # Total written bytes from the system interface side
system.mem_ctrls05.servicedByWrQ                   12                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls05.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls05.neitherReadNorWriteReqs           20                       # Number of requests that are neither read nor write
system.mem_ctrls05.perBankRdBursts::0            3448                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::1            3464                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::2            3464                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::3            3464                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::4            3520                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::5            3468                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::6            3512                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::7            3472                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::0            2832                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::1            2824                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::2            2761                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::3            2784                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::4            2832                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::5            2776                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::6            2840                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::7            2799                       # Per bank write bursts
system.mem_ctrls05.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls05.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls05.totGap                533484511000                       # Total gap between requests
system.mem_ctrls05.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::5               27824                       # Read request sizes (log2)
system.mem_ctrls05.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::5              22464                       # Write request sizes (log2)
system.mem_ctrls05.rdQLenPdf::0                  3475                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::1                  3475                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::2                  3475                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::3                  3475                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::4                  3474                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::5                  3474                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::6                  3474                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::7                  3474                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::8                     2                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::9                     2                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::10                    2                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::11                    2                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::12                    2                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::13                    2                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::14                    2                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::15                    2                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::15                  930                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::16                  930                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::17                  930                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::18                  930                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::19                  930                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::20                  930                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::21                  930                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::22                  930                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::23                  930                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::24                  930                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::25                  930                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::26                  930                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::27                  930                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::28                  930                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::29                  933                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::30                  946                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::31                  945                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::32                  945                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::33                  945                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::34                  945                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::35                  945                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::36                  945                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::37                  942                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::38                  929                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::39                    3                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::40                    3                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::41                    3                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::42                    3                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::43                    3                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::44                    3                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::45                    3                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::46                    3                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.bytesPerActivate::samples         7266                       # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::mean   221.348748                       # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::gmean   190.714399                       # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::stdev    75.041603                       # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::32-63          923     12.70%     12.70% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::64-95           38      0.52%     13.23% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::96-127           18      0.25%     13.47% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::128-159           11      0.15%     13.63% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::160-191           22      0.30%     13.93% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::192-223           37      0.51%     14.44% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::224-255          905     12.46%     26.89% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::256-287         5312     73.11%    100.00% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::total         7266                       # Bytes accessed per row activation
system.mem_ctrls05.rdPerTurnAround::samples          929                       # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::mean    29.928956                       # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::gmean    28.020246                       # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::stdev    11.301478                       # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::8-9            15      1.61%      1.61% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::16-17          101     10.87%     12.49% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::24-25          364     39.18%     51.67% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::28-29            1      0.11%     51.78% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::32-33          250     26.91%     78.69% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::40-41          106     11.41%     90.10% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::48-49           47      5.06%     95.16% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::56-57           28      3.01%     98.17% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::64-65            6      0.65%     98.82% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::72-73            5      0.54%     99.35% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::80-81            5      0.54%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::96-97            1      0.11%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::total          929                       # Reads before turning the bus around for writes
system.mem_ctrls05.wrPerTurnAround::samples          929                       # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::mean    24.163617                       # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::gmean    24.141625                       # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::stdev     1.132937                       # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::24            910     97.95%     97.95% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::32             19      2.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::total          929                       # Writes before turning the bus around for reads
system.mem_ctrls05.totQLat                  796896412                       # Total ticks spent queuing
system.mem_ctrls05.totMemAccLat            1268309812                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls05.totBusLat                 88998400                       # Total ticks spent in databus transfers
system.mem_ctrls05.avgQLat                   28652.97                       # Average queueing delay per DRAM burst
system.mem_ctrls05.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls05.avgMemAccLat              45602.97                       # Average memory access latency per DRAM burst
system.mem_ctrls05.avgRdBW                       1.67                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls05.avgWrBW                       1.35                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls05.avgRdBWSys                    1.67                       # Average system read bandwidth in MiByte/s
system.mem_ctrls05.avgWrBWSys                    1.35                       # Average system write bandwidth in MiByte/s
system.mem_ctrls05.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls05.busUtil                       0.03                       # Data bus utilization in percentage
system.mem_ctrls05.busUtilRead                   0.02                       # Data bus utilization in percentage for reads
system.mem_ctrls05.busUtilWrite                  0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls05.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls05.avgWrQLen                    31.10                       # Average write queue length when enqueuing
system.mem_ctrls05.readRowHits                  24312                       # Number of row buffer hits during reads
system.mem_ctrls05.writeRowHits                 18682                       # Number of row buffer hits during writes
system.mem_ctrls05.readRowHitRate               87.42                       # Row buffer hit rate for reads
system.mem_ctrls05.writeRowHitRate              83.16                       # Row buffer hit rate for writes
system.mem_ctrls05.avgGap                 84868678.17                       # Average gap between requests
system.mem_ctrls05.pageHitRate                  85.52                       # Row buffer hit rate, read and write combined
system.mem_ctrls05.memoryStateTime::IDLE 485716365015                       # Time in different power states
system.mem_ctrls05.memoryStateTime::REF   46862985600                       # Time in different power states
system.mem_ctrls05.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls05.memoryStateTime::ACT     757431353                       # Time in different power states
system.mem_ctrls05.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls05.actEnergy::0          5998406.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.actEnergy::1          6104246.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.actEnergy::2               6171984                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.actEnergy::3               6144768                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.preEnergy::0          4046544.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.preEnergy::1          4117944.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.preEnergy::2               4163640                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.preEnergy::3               4145280                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.readEnergy::0         19113369.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.readEnergy::1         19525209.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.readEnergy::2             19591104                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.readEnergy::3         19452825.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.writeEnergy::0        12786647.040000                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.writeEnergy::1            12783744                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.writeEnergy::2        12849684.480000                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.writeEnergy::3        12839731.200000                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::0      50042849176.320007                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::1      50042849176.320007                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::2      50042849176.320007                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::3      50042849176.320007                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.actBackEnergy::0      14599819834.560001                       # Energy for active background per rank (pJ)
system.mem_ctrls05.actBackEnergy::1      14603352940.799999                       # Energy for active background per rank (pJ)
system.mem_ctrls05.actBackEnergy::2      14605087072.320000                       # Energy for active background per rank (pJ)
system.mem_ctrls05.actBackEnergy::3      14604928657.920000                       # Energy for active background per rank (pJ)
system.mem_ctrls05.preBackEnergy::0      161482362768                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.preBackEnergy::1      161479263552                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.preBackEnergy::2      161477742384                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.preBackEnergy::3      161477881344                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.totalEnergy::0        226166976745.920013                       # Total energy per rank (pJ)
system.mem_ctrls05.totalEnergy::1        226167996813.119995                       # Total energy per rank (pJ)
system.mem_ctrls05.totalEnergy::2        226168455045.120026                       # Total energy per rank (pJ)
system.mem_ctrls05.totalEnergy::3        226168241783.040039                       # Total energy per rank (pJ)
system.mem_ctrls05.averagePower::0          77.859195                       # Core power per rank (mW)
system.mem_ctrls05.averagePower::1          77.859547                       # Core power per rank (mW)
system.mem_ctrls05.averagePower::2          77.859704                       # Core power per rank (mW)
system.mem_ctrls05.averagePower::3          77.859631                       # Core power per rank (mW)
system.mem_ctrls14.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls14.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls14.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls14.atomic_min_count                 0                       # atomic min count
system.mem_ctrls14.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls14.bytes_read::system.cpu0.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu0.inst         2048                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu0.data        78848                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu1.dtb.walker          768                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu1.inst          512                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu1.data       290048                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu2.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu2.inst          512                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu2.data       125440                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu3.inst          256                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu3.data        32768                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu4.inst         1280                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu4.data       113408                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu5.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu5.data       232960                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu7.inst          512                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu7.data          512                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::total           882688                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu0.inst         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu1.inst          512                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu2.inst          512                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu3.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu4.inst         1280                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu5.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu7.inst          512                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::total         7424                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_written::writebacks       715776                       # Number of bytes written to this memory
system.mem_ctrls14.bytes_written::total        715776                       # Number of bytes written to this memory
system.mem_ctrls14.num_reads::system.cpu0.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu0.inst            8                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu0.data          308                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu1.dtb.walker            3                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu1.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu1.data         1133                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu2.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu2.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu2.data          490                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu3.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu3.data          128                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu4.inst            5                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu4.data          443                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu5.inst            9                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu5.data          910                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu7.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu7.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::total              3448                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_writes::writebacks         2796                       # Number of write requests responded to by this memory
system.mem_ctrls14.num_writes::total             2796                       # Number of write requests responded to by this memory
system.mem_ctrls14.bw_read::system.cpu0.dtb.walker          480                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu0.inst         3840                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu0.data       147839                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu1.dtb.walker         1440                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu1.inst          960                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu1.data       543836                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu2.dtb.walker          480                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu2.inst          960                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu2.data       235198                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu3.inst          480                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu3.data        61440                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu4.inst         2400                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu4.data       212639                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu5.inst         4320                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu5.data       436797                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu7.inst          960                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu7.data          960                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::total             1655029                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu0.inst         3840                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu1.inst          960                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu2.inst          960                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu3.inst          480                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu4.inst         2400                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu5.inst         4320                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu7.inst          960                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::total          13920                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_write::writebacks       1342071                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_write::total            1342071                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_total::writebacks       1342071                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu0.dtb.walker          480                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu0.inst         3840                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu0.data       147839                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu1.dtb.walker         1440                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu1.inst          960                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu1.data       543836                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu2.dtb.walker          480                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu2.inst          960                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu2.data       235198                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu3.inst          480                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu3.data        61440                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu4.inst         2400                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu4.data       212639                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu5.inst         4320                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu5.data       436797                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu7.inst          960                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu7.data          960                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::total            2997100                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.readReqs                      3448                       # Number of read requests accepted
system.mem_ctrls14.writeReqs                     2796                       # Number of write requests accepted
system.mem_ctrls14.readBursts                   27584                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls14.writeBursts                  22368                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls14.bytesReadDRAM               881664                       # Total number of bytes read from DRAM
system.mem_ctrls14.bytesReadWrQ                  1024                       # Total number of bytes read from write queue
system.mem_ctrls14.bytesWritten                715776                       # Total number of bytes written to DRAM
system.mem_ctrls14.bytesReadSys                882688                       # Total read bytes from the system interface side
system.mem_ctrls14.bytesWrittenSys             715776                       # Total written bytes from the system interface side
system.mem_ctrls14.servicedByWrQ                   32                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls14.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls14.neitherReadNorWriteReqs            1                       # Number of requests that are neither read nor write
system.mem_ctrls14.perBankRdBursts::0            3480                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::1            3448                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::2            3424                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::3            3408                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::4            3480                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::5            3472                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::6            3432                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::7            3408                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::0            2748                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::1            2805                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::2            2784                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::3            2816                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::4            2808                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::5            2799                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::6            2832                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::7            2776                       # Per bank write bursts
system.mem_ctrls14.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls14.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls14.totGap                533461559000                       # Total gap between requests
system.mem_ctrls14.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::5               27584                       # Read request sizes (log2)
system.mem_ctrls14.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::5              22368                       # Write request sizes (log2)
system.mem_ctrls14.rdQLenPdf::0                  3443                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::1                  3444                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::2                  3444                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::3                  3444                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::4                  3444                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::5                  3444                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::6                  3444                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::7                  3444                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::8                     1                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::9                     0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::10                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::11                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::12                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::13                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::14                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::15                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::15                  928                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::16                  928                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::17                  928                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::18                  928                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::19                  928                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::20                  928                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::21                  928                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::22                  928                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::23                  928                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::24                  928                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::25                  928                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::26                  928                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::27                  928                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::28                  928                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::29                  933                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::30                  939                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::31                  939                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::32                  939                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::33                  939                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::34                  939                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::35                  939                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::36                  939                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::37                  934                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::38                  928                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::39                    1                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::40                    1                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::41                    1                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::42                    1                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::43                    1                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::44                    1                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::45                    1                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::46                    1                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.bytesPerActivate::samples         7224                       # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::mean   221.129568                       # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::gmean   190.268474                       # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::stdev    75.278061                       # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::32-63          930     12.87%     12.87% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::64-95           32      0.44%     13.32% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::96-127           18      0.25%     13.57% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::128-159            9      0.12%     13.69% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::160-191           21      0.29%     13.98% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::192-223           32      0.44%     14.42% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::224-255          917     12.69%     27.12% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::256-287         5265     72.88%    100.00% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::total         7224                       # Bytes accessed per row activation
system.mem_ctrls14.rdPerTurnAround::samples          928                       # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::mean    29.672414                       # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::gmean    27.791026                       # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::stdev    10.876398                       # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::8-9            13      1.40%      1.40% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::16-17          121     13.04%     14.44% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::24-25          359     38.69%     53.12% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::32-33          218     23.49%     76.62% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::40-41          121     13.04%     89.66% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::48-49           56      6.03%     95.69% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::56-57           26      2.80%     98.49% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::64-65           12      1.29%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::72-73            1      0.11%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::80-81            1      0.11%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::total          928                       # Reads before turning the bus around for writes
system.mem_ctrls14.wrPerTurnAround::samples          928                       # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::mean    24.103448                       # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::gmean    24.089447                       # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::stdev     0.904304                       # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::24            916     98.71%     98.71% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::32             12      1.29%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::total          928                       # Writes before turning the bus around for reads
system.mem_ctrls14.totQLat                  790132508                       # Total ticks spent queuing
system.mem_ctrls14.totMemAccLat            1257138908                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls14.totBusLat                 88166400                       # Total ticks spent in databus transfers
system.mem_ctrls14.avgQLat                   28677.86                       # Average queueing delay per DRAM burst
system.mem_ctrls14.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls14.avgMemAccLat              45627.86                       # Average memory access latency per DRAM burst
system.mem_ctrls14.avgRdBW                       1.65                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls14.avgWrBW                       1.34                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls14.avgRdBWSys                    1.66                       # Average system read bandwidth in MiByte/s
system.mem_ctrls14.avgWrBWSys                    1.34                       # Average system write bandwidth in MiByte/s
system.mem_ctrls14.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls14.busUtil                       0.03                       # Data bus utilization in percentage
system.mem_ctrls14.busUtilRead                   0.02                       # Data bus utilization in percentage for reads
system.mem_ctrls14.busUtilWrite                  0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls14.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls14.avgWrQLen                    31.14                       # Average write queue length when enqueuing
system.mem_ctrls14.readRowHits                  24074                       # Number of row buffer hits during reads
system.mem_ctrls14.writeRowHits                 18622                       # Number of row buffer hits during writes
system.mem_ctrls14.readRowHitRate               87.38                       # Row buffer hit rate for reads
system.mem_ctrls14.writeRowHitRate              83.25                       # Row buffer hit rate for writes
system.mem_ctrls14.avgGap                 85435867.87                       # Average gap between requests
system.mem_ctrls14.pageHitRate                  85.53                       # Row buffer hit rate, read and write combined
system.mem_ctrls14.memoryStateTime::IDLE 485716621561                       # Time in different power states
system.mem_ctrls14.memoryStateTime::REF   46862985600                       # Time in different power states
system.mem_ctrls14.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls14.memoryStateTime::ACT     757174807                       # Time in different power states
system.mem_ctrls14.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls14.actEnergy::0          5992358.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.actEnergy::1               5990544                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.actEnergy::2          6127833.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.actEnergy::3          6086707.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.preEnergy::0          4042464.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.preEnergy::1               4041240                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.preEnergy::2          4133856.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.preEnergy::3               4106112                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.readEnergy::0         19436851.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.readEnergy::1         19011033.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.readEnergy::2             19486272                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.readEnergy::3             19124352                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.writeEnergy::0        12763837.440000                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.writeEnergy::1        12710338.560000                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.writeEnergy::2        12952535.040000                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.writeEnergy::3        12763422.720000                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::0      50042849176.320007                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::1      50042849176.320007                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::2      50042849176.320007                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::3      50042849176.320007                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.actBackEnergy::0      14601772244.160002                       # Energy for active background per rank (pJ)
system.mem_ctrls14.actBackEnergy::1      14603795953.920000                       # Energy for active background per rank (pJ)
system.mem_ctrls14.actBackEnergy::2      14604151469.760000                       # Energy for active background per rank (pJ)
system.mem_ctrls14.actBackEnergy::3      14606177313.600000                       # Energy for active background per rank (pJ)
system.mem_ctrls14.preBackEnergy::0      161480650128                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.preBackEnergy::1      161478874944                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.preBackEnergy::2      161478563088                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.preBackEnergy::3      161476786032                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.totalEnergy::0        226167507059.520020                       # Total energy per rank (pJ)
system.mem_ctrls14.totalEnergy::1        226167273230.400024                       # Total energy per rank (pJ)
system.mem_ctrls14.totalEnergy::2        226168264230.720032                       # Total energy per rank (pJ)
system.mem_ctrls14.totalEnergy::3        226167893115.840027                       # Total energy per rank (pJ)
system.mem_ctrls14.averagePower::0          77.859378                       # Core power per rank (mW)
system.mem_ctrls14.averagePower::1          77.859297                       # Core power per rank (mW)
system.mem_ctrls14.averagePower::2          77.859639                       # Core power per rank (mW)
system.mem_ctrls14.averagePower::3          77.859511                       # Core power per rank (mW)
system.mem_ctrls00.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls00.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls00.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls00.atomic_min_count                 0                       # atomic min count
system.mem_ctrls00.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls00.bytes_read::system.cpu0.inst         1024                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu0.data        88576                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu1.inst          768                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu1.data       289280                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu2.inst          768                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu2.data       132608                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu3.inst          256                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu3.data        34048                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu4.inst         1536                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu4.data       120064                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu5.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu5.inst         3840                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu5.data       221184                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu7.inst         1536                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu7.data         1536                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::total           897280                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu0.inst         1024                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu1.inst          768                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu2.inst          768                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu3.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu4.inst         1536                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu5.inst         3840                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu7.inst         1536                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::total         9728                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_written::writebacks       720640                       # Number of bytes written to this memory
system.mem_ctrls00.bytes_written::total        720640                       # Number of bytes written to this memory
system.mem_ctrls00.num_reads::system.cpu0.inst            4                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu0.data          346                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu1.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu1.data         1130                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu2.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu2.data          518                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu3.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu3.data          133                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu4.inst            6                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu4.data          469                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu5.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu5.inst           15                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu5.data          864                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu7.inst            6                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu7.data            6                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::total              3505                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_writes::writebacks         2815                       # Number of write requests responded to by this memory
system.mem_ctrls00.num_writes::total             2815                       # Number of write requests responded to by this memory
system.mem_ctrls00.bw_read::system.cpu0.inst         1920                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu0.data       166079                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu1.inst         1440                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu1.data       542396                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu2.inst         1440                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu2.data       248638                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu3.inst          480                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu3.data        63840                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu4.inst         2880                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu4.data       225118                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu5.dtb.walker          480                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu5.inst         7200                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu5.data       414717                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu7.inst         2880                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu7.data         2880                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::total             1682389                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu0.inst         1920                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu1.inst         1440                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu2.inst         1440                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu3.inst          480                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu4.inst         2880                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu5.inst         7200                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu7.inst         2880                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::total          18240                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_write::writebacks       1351191                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_write::total            1351191                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_total::writebacks       1351191                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu0.inst         1920                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu0.data       166079                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu1.inst         1440                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu1.data       542396                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu2.inst         1440                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu2.data       248638                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu3.inst          480                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu3.data        63840                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu4.inst         2880                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu4.data       225118                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu5.dtb.walker          480                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu5.inst         7200                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu5.data       414717                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu7.inst         2880                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu7.data         2880                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::total            3033579                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.readReqs                      3505                       # Number of read requests accepted
system.mem_ctrls00.writeReqs                     2815                       # Number of write requests accepted
system.mem_ctrls00.readBursts                   28040                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls00.writeBursts                  22520                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls00.bytesReadDRAM               896256                       # Total number of bytes read from DRAM
system.mem_ctrls00.bytesReadWrQ                  1024                       # Total number of bytes read from write queue
system.mem_ctrls00.bytesWritten                720640                       # Total number of bytes written to DRAM
system.mem_ctrls00.bytesReadSys                897280                       # Total read bytes from the system interface side
system.mem_ctrls00.bytesWrittenSys             720640                       # Total written bytes from the system interface side
system.mem_ctrls00.servicedByWrQ                   32                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls00.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls00.neitherReadNorWriteReqs           78                       # Number of requests that are neither read nor write
system.mem_ctrls00.perBankRdBursts::0            3560                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::1            3456                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::2            3512                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::3            3399                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::4            3553                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::5            3480                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::6            3608                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::7            3440                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::0            2864                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::1            2776                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::2            2801                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::3            2744                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::4            2880                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::5            2792                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::6            2872                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::7            2791                       # Per bank write bursts
system.mem_ctrls00.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls00.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls00.totGap                533473331000                       # Total gap between requests
system.mem_ctrls00.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::5               28040                       # Read request sizes (log2)
system.mem_ctrls00.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::5              22520                       # Write request sizes (log2)
system.mem_ctrls00.rdQLenPdf::0                  3500                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::1                  3499                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::2                  3499                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::3                  3499                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::4                  3501                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::5                  3501                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::6                  3501                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::7                  3500                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::8                     2                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::9                     2                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::10                    2                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::11                    2                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::12                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::13                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::14                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::15                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::15                  935                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::16                  935                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::17                  935                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::18                  935                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::19                  935                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::20                  935                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::21                  935                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::22                  936                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::23                  937                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::24                  937                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::25                  937                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::26                  937                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::27                  937                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::28                  937                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::29                  940                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::30                  943                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::31                  943                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::32                  943                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::33                  943                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::34                  943                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::35                  943                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::36                  943                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::37                  940                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::38                  936                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.bytesPerActivate::samples         7290                       # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::mean   221.796433                       # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::gmean   191.557745                       # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::stdev    74.558285                       # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::32-63          912     12.51%     12.51% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::64-95           26      0.36%     12.87% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::96-127           25      0.34%     13.21% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::128-159           27      0.37%     13.58% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::160-191           23      0.32%     13.90% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::192-223           30      0.41%     14.31% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::224-255          890     12.21%     26.52% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::256-287         5357     73.48%    100.00% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::total         7290                       # Bytes accessed per row activation
system.mem_ctrls00.rdPerTurnAround::samples          936                       # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::mean    29.905983                       # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::stdev     9.796743                       # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::0-1             1      0.11%      0.11% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::8-9             8      0.85%      0.96% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::16-17           44      4.70%      5.66% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::24-25          449     47.97%     53.63% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::30-31            1      0.11%     53.74% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::32-33          243     25.96%     79.70% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::40-41          114     12.18%     91.88% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::48-49           46      4.91%     96.79% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::56-57           13      1.39%     98.18% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::64-65           12      1.28%     99.47% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::72-73            3      0.32%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::80-81            2      0.21%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::total          936                       # Reads before turning the bus around for writes
system.mem_ctrls00.wrPerTurnAround::samples          936                       # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::mean    24.059829                       # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::gmean    24.048664                       # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::stdev     0.782598                       # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::16              1      0.11%      0.11% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::24            927     99.04%     99.15% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::32              8      0.85%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::total          936                       # Writes before turning the bus around for reads
system.mem_ctrls00.totQLat                  815051952                       # Total ticks spent queuing
system.mem_ctrls00.totMemAccLat            1289787552                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls00.totBusLat                 89625600                       # Total ticks spent in databus transfers
system.mem_ctrls00.avgQLat                   29100.68                       # Average queueing delay per DRAM burst
system.mem_ctrls00.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls00.avgMemAccLat              46050.68                       # Average memory access latency per DRAM burst
system.mem_ctrls00.avgRdBW                       1.68                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls00.avgWrBW                       1.35                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls00.avgRdBWSys                    1.68                       # Average system read bandwidth in MiByte/s
system.mem_ctrls00.avgWrBWSys                    1.35                       # Average system write bandwidth in MiByte/s
system.mem_ctrls00.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls00.busUtil                       0.03                       # Data bus utilization in percentage
system.mem_ctrls00.busUtilRead                   0.02                       # Data bus utilization in percentage for reads
system.mem_ctrls00.busUtilWrite                  0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls00.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls00.avgWrQLen                    31.01                       # Average write queue length when enqueuing
system.mem_ctrls00.readRowHits                  24477                       # Number of row buffer hits during reads
system.mem_ctrls00.writeRowHits                 18761                       # Number of row buffer hits during writes
system.mem_ctrls00.readRowHitRate               87.39                       # Row buffer hit rate for reads
system.mem_ctrls00.writeRowHitRate              83.31                       # Row buffer hit rate for writes
system.mem_ctrls00.avgGap                 84410337.18                       # Average gap between requests
system.mem_ctrls00.pageHitRate                  85.57                       # Row buffer hit rate, read and write combined
system.mem_ctrls00.memoryStateTime::IDLE 485717218901                       # Time in different power states
system.mem_ctrls00.memoryStateTime::REF   46862985600                       # Time in different power states
system.mem_ctrls00.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls00.memoryStateTime::ACT     756591217                       # Time in different power states
system.mem_ctrls00.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls00.actEnergy::0          6228230.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.actEnergy::1          6153235.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.actEnergy::2          6270566.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.actEnergy::3          6407251.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.preEnergy::0               4201584                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.preEnergy::1               4150992                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.preEnergy::2               4230144                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.preEnergy::3               4322352                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.readEnergy::0         20121753.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.readEnergy::1         19804761.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.readEnergy::2             19823232                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.readEnergy::3         20371852.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.writeEnergy::0        13151600.640000                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.writeEnergy::1        12999398.400000                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.writeEnergy::2        13088563.200000                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.writeEnergy::3        13310853.120000                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::0      50042849176.320007                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::1      50042849176.320007                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::2      50042849176.320007                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::3      50042849176.320007                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.actBackEnergy::0      14603541177.600000                       # Energy for active background per rank (pJ)
system.mem_ctrls00.actBackEnergy::1      14602395997.440001                       # Energy for active background per rank (pJ)
system.mem_ctrls00.actBackEnergy::2      14606734910.400000                       # Energy for active background per rank (pJ)
system.mem_ctrls00.actBackEnergy::3      14608254922.560001                       # Energy for active background per rank (pJ)
system.mem_ctrls00.preBackEnergy::0      161479099248                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.preBackEnergy::1      161480103792                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.preBackEnergy::2      161476297728                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.preBackEnergy::3      161474964384                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.totalEnergy::0        226169192770.559998                       # Total energy per rank (pJ)
system.mem_ctrls00.totalEnergy::1        226168457352.960022                       # Total energy per rank (pJ)
system.mem_ctrls00.totalEnergy::2        226169294320.320007                       # Total energy per rank (pJ)
system.mem_ctrls00.totalEnergy::3        226170480792                       # Total energy per rank (pJ)
system.mem_ctrls00.averagePower::0          77.859958                       # Core power per rank (mW)
system.mem_ctrls00.averagePower::1          77.859705                       # Core power per rank (mW)
system.mem_ctrls00.averagePower::2          77.859993                       # Core power per rank (mW)
system.mem_ctrls00.averagePower::3          77.860401                       # Core power per rank (mW)
system.mem_ctrls04.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls04.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls04.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls04.atomic_min_count                 0                       # atomic min count
system.mem_ctrls04.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls04.bytes_read::system.cpu0.inst         2048                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu0.data        89856                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu1.inst          768                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu1.data       285440                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu2.data       129280                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu3.inst         1280                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu3.data        33280                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu4.inst         1792                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu4.data       115200                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu5.inst         1280                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu5.data       225280                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu7.inst         1536                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu7.data          768                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::total           887808                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu0.inst         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu1.inst          768                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu3.inst         1280                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu4.inst         1792                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu5.inst         1280                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu7.inst         1536                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::total         8704                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_written::writebacks       716032                       # Number of bytes written to this memory
system.mem_ctrls04.bytes_written::total        716032                       # Number of bytes written to this memory
system.mem_ctrls04.num_reads::system.cpu0.inst            8                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu0.data          351                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu1.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu1.data         1115                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu2.data          505                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu3.inst            5                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu3.data          130                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu4.inst            7                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu4.data          450                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu5.inst            5                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu5.data          880                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu7.inst            6                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu7.data            3                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::total              3468                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_writes::writebacks         2797                       # Number of write requests responded to by this memory
system.mem_ctrls04.num_writes::total             2797                       # Number of write requests responded to by this memory
system.mem_ctrls04.bw_read::system.cpu0.inst         3840                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu0.data       168479                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu1.inst         1440                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu1.data       535196                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu2.data       242398                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu3.inst         2400                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu3.data        62400                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu4.inst         3360                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu4.data       215999                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu5.inst         2400                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu5.data       422397                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu7.inst         2880                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu7.data         1440                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::total             1664629                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu0.inst         3840                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu1.inst         1440                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu3.inst         2400                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu4.inst         3360                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu5.inst         2400                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu7.inst         2880                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::total          16320                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_write::writebacks       1342551                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_write::total            1342551                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_total::writebacks       1342551                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu0.inst         3840                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu0.data       168479                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu1.inst         1440                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu1.data       535196                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu2.data       242398                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu3.inst         2400                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu3.data        62400                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu4.inst         3360                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu4.data       215999                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu5.inst         2400                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu5.data       422397                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu7.inst         2880                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu7.data         1440                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::total            3007180                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.readReqs                      3468                       # Number of read requests accepted
system.mem_ctrls04.writeReqs                     2797                       # Number of write requests accepted
system.mem_ctrls04.readBursts                   27744                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls04.writeBursts                  22376                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls04.bytesReadDRAM               887744                       # Total number of bytes read from DRAM
system.mem_ctrls04.bytesReadWrQ                    64                       # Total number of bytes read from write queue
system.mem_ctrls04.bytesWritten                716032                       # Total number of bytes written to DRAM
system.mem_ctrls04.bytesReadSys                887808                       # Total read bytes from the system interface side
system.mem_ctrls04.bytesWrittenSys             716032                       # Total written bytes from the system interface side
system.mem_ctrls04.servicedByWrQ                    2                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls04.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls04.neitherReadNorWriteReqs         1575                       # Number of requests that are neither read nor write
system.mem_ctrls04.perBankRdBursts::0            3432                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::1            3448                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::2            3440                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::3            3424                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::4            3520                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::5            3486                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::6            3536                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::7            3456                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::0            2824                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::1            2840                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::2            2768                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::3            2712                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::4            2824                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::5            2767                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::6            2873                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::7            2768                       # Per bank write bursts
system.mem_ctrls04.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls04.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls04.totGap                533463460000                       # Total gap between requests
system.mem_ctrls04.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::5               27744                       # Read request sizes (log2)
system.mem_ctrls04.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::5              22376                       # Write request sizes (log2)
system.mem_ctrls04.rdQLenPdf::0                  3466                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::1                  3466                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::2                  3466                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::3                  3466                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::4                  3466                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::5                  3466                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::6                  3466                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::7                  3466                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::8                     2                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::9                     2                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::10                    2                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::11                    2                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::12                    2                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::13                    2                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::14                    1                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::15                    1                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::15                  924                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::16                  924                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::17                  925                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::18                  925                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::19                  925                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::20                  925                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::21                  925                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::22                  925                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::23                  926                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::24                  926                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::25                  926                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::26                  926                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::27                  926                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::28                  926                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::29                  934                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::30                  945                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::31                  944                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::32                  944                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::33                  943                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::34                  943                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::35                  943                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::36                  943                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::37                  935                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::38                  924                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::39                    3                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::40                    3                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::41                    3                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::42                    3                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::43                    3                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::44                    3                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::45                    3                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::46                    3                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.bytesPerActivate::samples         7254                       # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::mean   221.088503                       # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::gmean   190.878367                       # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::stdev    74.807774                       # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::32-63          899     12.39%     12.39% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::64-95           42      0.58%     12.97% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::96-127           37      0.51%     13.48% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::128-159           24      0.33%     13.81% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::160-191           37      0.51%     14.32% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::192-223           45      0.62%     14.94% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::224-255          887     12.23%     27.17% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::256-287         5283     72.83%    100.00% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::total         7254                       # Bytes accessed per row activation
system.mem_ctrls04.rdPerTurnAround::samples          925                       # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::mean    29.982703                       # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::gmean    28.449415                       # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::stdev    10.397288                       # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::8-9             4      0.43%      0.43% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::16-17           77      8.32%      8.76% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::22-23            1      0.11%      8.86% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::24-25          406     43.89%     52.76% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::32-33          237     25.62%     78.38% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::40-41          125     13.51%     91.89% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::48-49           41      4.43%     96.32% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::56-57           18      1.95%     98.27% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::64-65            8      0.86%     99.14% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::72-73            5      0.54%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::80-81            1      0.11%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::96-97            2      0.22%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::total          925                       # Reads before turning the bus around for writes
system.mem_ctrls04.wrPerTurnAround::samples          925                       # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::mean    24.190270                       # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::gmean    24.164593                       # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::stdev     1.223203                       # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::22              1      0.11%      0.11% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::24            901     97.41%     97.51% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::26              1      0.11%     97.62% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::32             22      2.38%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::total          925                       # Writes before turning the bus around for reads
system.mem_ctrls04.totQLat                  793377060                       # Total ticks spent queuing
system.mem_ctrls04.totMemAccLat            1263603960                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls04.totBusLat                 88774400                       # Total ticks spent in databus transfers
system.mem_ctrls04.avgQLat                   28598.41                       # Average queueing delay per DRAM burst
system.mem_ctrls04.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls04.avgMemAccLat              45548.41                       # Average memory access latency per DRAM burst
system.mem_ctrls04.avgRdBW                       1.66                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls04.avgWrBW                       1.34                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls04.avgRdBWSys                    1.66                       # Average system read bandwidth in MiByte/s
system.mem_ctrls04.avgWrBWSys                    1.34                       # Average system write bandwidth in MiByte/s
system.mem_ctrls04.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls04.busUtil                       0.03                       # Data bus utilization in percentage
system.mem_ctrls04.busUtilRead                   0.02                       # Data bus utilization in percentage for reads
system.mem_ctrls04.busUtilWrite                  0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls04.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls04.avgWrQLen                    31.31                       # Average write queue length when enqueuing
system.mem_ctrls04.readRowHits                  24240                       # Number of row buffer hits during reads
system.mem_ctrls04.writeRowHits                 18624                       # Number of row buffer hits during writes
system.mem_ctrls04.readRowHitRate               87.38                       # Row buffer hit rate for reads
system.mem_ctrls04.writeRowHitRate              83.23                       # Row buffer hit rate for writes
system.mem_ctrls04.avgGap                 85149794.09                       # Average gap between requests
system.mem_ctrls04.pageHitRate                  85.53                       # Row buffer hit rate, read and write combined
system.mem_ctrls04.memoryStateTime::IDLE 485719413823                       # Time in different power states
system.mem_ctrls04.memoryStateTime::REF   46862985600                       # Time in different power states
system.mem_ctrls04.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls04.memoryStateTime::ACT     754382545                       # Time in different power states
system.mem_ctrls04.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls04.actEnergy::0          5977238.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.actEnergy::1          6085497.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.actEnergy::2               6168960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.actEnergy::3          6213110.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.preEnergy::0          4032264.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.preEnergy::1          4105296.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.preEnergy::2               4161600                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.preEnergy::3          4191384.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.readEnergy::0             19029504                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.readEnergy::1             19353984                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.readEnergy::2         19624051.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.readEnergy::3         19421875.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.writeEnergy::0        12813189.120000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.writeEnergy::1            12773376                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.writeEnergy::2        12896133.120000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.writeEnergy::3        12876641.280000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::0      50042849176.320007                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::1      50042849176.320007                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::2      50042849176.320007                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::3      50042849176.320007                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.actBackEnergy::0      14599668862.080002                       # Energy for active background per rank (pJ)
system.mem_ctrls04.actBackEnergy::1      14603181393.600000                       # Energy for active background per rank (pJ)
system.mem_ctrls04.actBackEnergy::2      14605981744.320000                       # Energy for active background per rank (pJ)
system.mem_ctrls04.actBackEnergy::3      14607981322.560001                       # Energy for active background per rank (pJ)
system.mem_ctrls04.preBackEnergy::0      161482495200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.preBackEnergy::1      161479414032                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.preBackEnergy::2      161476957584                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.preBackEnergy::3      161475203568                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.totalEnergy::0        226166865433.920013                       # Total energy per rank (pJ)
system.mem_ctrls04.totalEnergy::1        226167762755.520020                       # Total energy per rank (pJ)
system.mem_ctrls04.totalEnergy::2        226168639248.960022                       # Total energy per rank (pJ)
system.mem_ctrls04.totalEnergy::3        226168737077.760010                       # Total energy per rank (pJ)
system.mem_ctrls04.averagePower::0          77.859157                       # Core power per rank (mW)
system.mem_ctrls04.averagePower::1          77.859466                       # Core power per rank (mW)
system.mem_ctrls04.averagePower::2          77.859768                       # Core power per rank (mW)
system.mem_ctrls04.averagePower::3          77.859801                       # Core power per rank (mW)
system.mem_ctrls03.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls03.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls03.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls03.atomic_min_count                 0                       # atomic min count
system.mem_ctrls03.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls03.bytes_read::system.cpu0.inst         2816                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu0.data        87040                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu1.inst          512                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu1.data       288768                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu2.inst          768                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu2.data       125952                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu3.inst          768                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu3.data        33792                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu4.inst         2560                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu4.data       132864                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu5.inst         2560                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu5.data       211968                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu7.inst         1792                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu7.data          256                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::total           892416                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu0.inst         2816                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu1.inst          512                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu2.inst          768                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu3.inst          768                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu4.inst         2560                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu5.inst         2560                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu7.inst         1792                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::total        11776                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_written::writebacks       717568                       # Number of bytes written to this memory
system.mem_ctrls03.bytes_written::total        717568                       # Number of bytes written to this memory
system.mem_ctrls03.num_reads::system.cpu0.inst           11                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu0.data          340                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu1.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu1.data         1128                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu2.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu2.data          492                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu3.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu3.data          132                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu4.inst           10                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu4.data          519                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu5.inst           10                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu5.data          828                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu7.inst            7                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu7.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::total              3486                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_writes::writebacks         2803                       # Number of write requests responded to by this memory
system.mem_ctrls03.num_writes::total             2803                       # Number of write requests responded to by this memory
system.mem_ctrls03.bw_read::system.cpu0.inst         5280                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu0.data       163199                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu1.inst          960                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu1.data       541436                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu2.inst         1440                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu2.data       236158                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu3.inst         1440                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu3.data        63360                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu4.inst         4800                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu4.data       249118                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu5.inst         4800                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu5.data       397437                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu7.inst         3360                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu7.data          480                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::total             1673269                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu0.inst         5280                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu1.inst          960                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu2.inst         1440                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu3.inst         1440                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu4.inst         4800                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu5.inst         4800                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu7.inst         3360                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::total          22080                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_write::writebacks       1345431                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_write::total            1345431                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_total::writebacks       1345431                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu0.inst         5280                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu0.data       163199                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu1.inst          960                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu1.data       541436                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu2.inst         1440                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu2.data       236158                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu3.inst         1440                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu3.data        63360                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu4.inst         4800                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu4.data       249118                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu5.inst         4800                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu5.data       397437                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu7.inst         3360                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu7.data          480                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::total            3018700                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.readReqs                      3486                       # Number of read requests accepted
system.mem_ctrls03.writeReqs                     2803                       # Number of write requests accepted
system.mem_ctrls03.readBursts                   27888                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls03.writeBursts                  22424                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls03.bytesReadDRAM               891424                       # Total number of bytes read from DRAM
system.mem_ctrls03.bytesReadWrQ                   992                       # Total number of bytes read from write queue
system.mem_ctrls03.bytesWritten                717568                       # Total number of bytes written to DRAM
system.mem_ctrls03.bytesReadSys                892416                       # Total read bytes from the system interface side
system.mem_ctrls03.bytesWrittenSys             717568                       # Total written bytes from the system interface side
system.mem_ctrls03.servicedByWrQ                   31                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls03.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls03.neitherReadNorWriteReqs          167                       # Number of requests that are neither read nor write
system.mem_ctrls03.perBankRdBursts::0            3504                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::1            3440                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::2            3504                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::3            3456                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::4            3544                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::5            3449                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::6            3536                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::7            3424                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::0            2816                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::1            2840                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::2            2800                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::3            2760                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::4            2808                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::5            2745                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::6            2864                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::7            2791                       # Per bank write bursts
system.mem_ctrls03.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls03.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls03.totGap                533468688000                       # Total gap between requests
system.mem_ctrls03.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::5               27888                       # Read request sizes (log2)
system.mem_ctrls03.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::5              22424                       # Write request sizes (log2)
system.mem_ctrls03.rdQLenPdf::0                  3481                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::1                  3480                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::2                  3481                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::3                  3481                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::4                  3481                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::5                  3481                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::6                  3481                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::7                  3481                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::8                     2                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::9                     2                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::10                    1                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::11                    1                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::12                    1                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::13                    1                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::14                    1                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::15                    1                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::15                  926                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::16                  926                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::17                  926                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::18                  926                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::19                  926                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::20                  926                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::21                  926                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::22                  926                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::23                  926                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::24                  926                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::25                  926                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::26                  926                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::27                  926                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::28                  926                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::29                  933                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::30                  949                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::31                  949                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::32                  950                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::33                  950                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::34                  950                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::35                  950                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::36                  950                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::37                  943                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::38                  927                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::39                    2                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::40                    1                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::41                    1                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::42                    1                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::43                    1                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::44                    1                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::45                    1                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::46                    1                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.bytesPerActivate::samples         7252                       # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::mean   221.868726                       # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::gmean   191.564719                       # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::stdev    74.576928                       # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::32-63          911     12.56%     12.56% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::64-95           25      0.34%     12.91% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::96-127           22      0.30%     13.21% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::128-159           21      0.29%     13.50% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::160-191           22      0.30%     13.80% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::192-223           31      0.43%     14.23% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::224-255          886     12.22%     26.45% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::256-287         5334     73.55%    100.00% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::total         7252                       # Bytes accessed per row activation
system.mem_ctrls03.rdPerTurnAround::samples          926                       # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::mean    30.074514                       # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::stdev    10.772129                       # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::0-1             2      0.22%      0.22% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::8-9             5      0.54%      0.76% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::16-17           80      8.64%      9.40% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::24-25          409     44.17%     53.56% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::32-33          216     23.33%     76.89% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::40-41          130     14.04%     90.93% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::48-49           44      4.75%     95.68% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::56-57           22      2.38%     98.06% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::64-65           11      1.19%     99.24% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::72-73            3      0.32%     99.57% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::80-81            2      0.22%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::88-89            2      0.22%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::total          926                       # Reads before turning the bus around for writes
system.mem_ctrls03.wrPerTurnAround::samples          926                       # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::mean    24.215983                       # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::gmean    24.187129                       # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::stdev     1.297317                       # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::24            901     97.30%     97.30% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::32             25      2.70%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::total          926                       # Writes before turning the bus around for reads
system.mem_ctrls03.totQLat                  800333070                       # Total ticks spent queuing
system.mem_ctrls03.totMemAccLat            1272509220                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls03.totBusLat                 89142400                       # Total ticks spent in databus transfers
system.mem_ctrls03.avgQLat                   28730.05                       # Average queueing delay per DRAM burst
system.mem_ctrls03.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls03.avgMemAccLat              45680.05                       # Average memory access latency per DRAM burst
system.mem_ctrls03.avgRdBW                       1.67                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls03.avgWrBW                       1.35                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls03.avgRdBWSys                    1.67                       # Average system read bandwidth in MiByte/s
system.mem_ctrls03.avgWrBWSys                    1.35                       # Average system write bandwidth in MiByte/s
system.mem_ctrls03.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls03.busUtil                       0.03                       # Data bus utilization in percentage
system.mem_ctrls03.busUtilRead                   0.02                       # Data bus utilization in percentage for reads
system.mem_ctrls03.busUtilWrite                  0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls03.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls03.avgWrQLen                    30.83                       # Average write queue length when enqueuing
system.mem_ctrls03.readRowHits                  24359                       # Number of row buffer hits during reads
system.mem_ctrls03.writeRowHits                 18670                       # Number of row buffer hits during writes
system.mem_ctrls03.readRowHitRate               87.44                       # Row buffer hit rate for reads
system.mem_ctrls03.writeRowHitRate              83.26                       # Row buffer hit rate for writes
system.mem_ctrls03.avgGap                 84825677.85                       # Average gap between requests
system.mem_ctrls03.pageHitRate                  85.58                       # Row buffer hit rate, read and write combined
system.mem_ctrls03.memoryStateTime::IDLE 485702584405                       # Time in different power states
system.mem_ctrls03.memoryStateTime::REF   46862985600                       # Time in different power states
system.mem_ctrls03.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls03.memoryStateTime::ACT     771211963                       # Time in different power states
system.mem_ctrls03.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls03.actEnergy::0          5995382.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.actEnergy::1          6142953.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.actEnergy::2          6204038.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.actEnergy::3          6173193.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.preEnergy::0          4044504.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.preEnergy::1          4144056.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.preEnergy::2          4185264.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.preEnergy::3          4164456.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.readEnergy::0         19357478.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.readEnergy::1         19514227.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.readEnergy::2             19785792                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.readEnergy::3             19261632                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.writeEnergy::0        12823142.400000                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.writeEnergy::1        12853002.240000                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.writeEnergy::2        12833510.400000                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.writeEnergy::3        12869591.040000                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::0      50042849176.320007                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::1      50042849176.320007                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::2      50042849176.320007                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::3      50042849176.320007                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.actBackEnergy::0      14598906393.600000                       # Energy for active background per rank (pJ)
system.mem_ctrls03.actBackEnergy::1      14605559907.840000                       # Energy for active background per rank (pJ)
system.mem_ctrls03.actBackEnergy::2      14606510394.240000                       # Energy for active background per rank (pJ)
system.mem_ctrls03.actBackEnergy::3      14607911609.280001                       # Energy for active background per rank (pJ)
system.mem_ctrls03.preBackEnergy::0      161483164032                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.preBackEnergy::1      161477327616                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.preBackEnergy::2      161476493856                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.preBackEnergy::3      161475264720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.totalEnergy::0        226167140109.119995                       # Total energy per rank (pJ)
system.mem_ctrls03.totalEnergy::1        226168390939.200012                       # Total energy per rank (pJ)
system.mem_ctrls03.totalEnergy::2        226168862031.359985                       # Total energy per rank (pJ)
system.mem_ctrls03.totalEnergy::3        226168494378.239990                       # Total energy per rank (pJ)
system.mem_ctrls03.averagePower::0          77.859252                       # Core power per rank (mW)
system.mem_ctrls03.averagePower::1          77.859682                       # Core power per rank (mW)
system.mem_ctrls03.averagePower::2          77.859844                       # Core power per rank (mW)
system.mem_ctrls03.averagePower::3          77.859718                       # Core power per rank (mW)
system.realview.vram.atomic_fadd_count              0                       # atomic fadd count
system.realview.vram.atomic_min_count               0                       # atomic min count
system.realview.vram.atomic_inc_count               0                       # atomic inc count
system.mem_ctrls15.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls15.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls15.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls15.atomic_min_count                 0                       # atomic min count
system.mem_ctrls15.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls15.bytes_read::system.cpu0.inst         2048                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu0.data        92160                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu1.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu1.inst          768                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu1.data       285696                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu2.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu2.inst         1280                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu2.data       133120                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu3.inst          768                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu3.data        33024                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu4.inst         2048                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu4.data       122368                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu5.dtb.walker          768                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu5.inst         3328                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu5.data       211200                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu7.inst         1024                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu7.data         1024                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::total           891392                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu0.inst         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu1.inst          768                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu2.inst         1280                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu3.inst          768                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu4.inst         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu5.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu7.inst         1024                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::total        11264                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_written::writebacks       717056                       # Number of bytes written to this memory
system.mem_ctrls15.bytes_written::total        717056                       # Number of bytes written to this memory
system.mem_ctrls15.num_reads::system.cpu0.inst            8                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu0.data          360                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu1.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu1.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu1.data         1116                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu2.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu2.inst            5                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu2.data          520                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu3.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu3.data          129                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu4.inst            8                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu4.data          478                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu5.dtb.walker            3                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu5.inst           13                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu5.data          825                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu7.inst            4                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu7.data            4                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::total              3482                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_writes::writebacks         2801                       # Number of write requests responded to by this memory
system.mem_ctrls15.num_writes::total             2801                       # Number of write requests responded to by this memory
system.mem_ctrls15.bw_read::system.cpu0.inst         3840                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu0.data       172799                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu1.dtb.walker          960                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu1.inst         1440                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu1.data       535676                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu2.dtb.walker          480                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu2.inst         2400                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu2.data       249598                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu3.inst         1440                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu3.data        61920                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu4.inst         3840                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu4.data       229438                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu5.dtb.walker         1440                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu5.inst         6240                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu5.data       395997                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu7.inst         1920                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu7.data         1920                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::total             1671349                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu0.inst         3840                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu1.inst         1440                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu2.inst         2400                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu3.inst         1440                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu4.inst         3840                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu5.inst         6240                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu7.inst         1920                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::total          21120                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_write::writebacks       1344471                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_write::total            1344471                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_total::writebacks       1344471                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu0.inst         3840                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu0.data       172799                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu1.dtb.walker          960                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu1.inst         1440                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu1.data       535676                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu2.dtb.walker          480                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu2.inst         2400                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu2.data       249598                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu3.inst         1440                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu3.data        61920                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu4.inst         3840                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu4.data       229438                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu5.dtb.walker         1440                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu5.inst         6240                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu5.data       395997                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu7.inst         1920                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu7.data         1920                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::total            3015820                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.readReqs                      3483                       # Number of read requests accepted
system.mem_ctrls15.writeReqs                     2801                       # Number of write requests accepted
system.mem_ctrls15.readBursts                   27864                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls15.writeBursts                  22408                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls15.bytesReadDRAM               890944                       # Total number of bytes read from DRAM
system.mem_ctrls15.bytesReadWrQ                   704                       # Total number of bytes read from write queue
system.mem_ctrls15.bytesWritten                717312                       # Total number of bytes written to DRAM
system.mem_ctrls15.bytesReadSys                891648                       # Total read bytes from the system interface side
system.mem_ctrls15.bytesWrittenSys             717056                       # Total written bytes from the system interface side
system.mem_ctrls15.servicedByWrQ                   22                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls15.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls15.neitherReadNorWriteReqs           17                       # Number of requests that are neither read nor write
system.mem_ctrls15.perBankRdBursts::0            3432                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::1            3505                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::2            3513                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::3            3456                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::4            3504                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::5            3480                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::6            3456                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::7            3496                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::0            2776                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::1            2824                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::2            2792                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::3            2816                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::4            2816                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::5            2767                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::6            2832                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::7            2793                       # Per bank write bursts
system.mem_ctrls15.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls15.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls15.totGap                533473728000                       # Total gap between requests
system.mem_ctrls15.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::5               27864                       # Read request sizes (log2)
system.mem_ctrls15.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::5              22408                       # Write request sizes (log2)
system.mem_ctrls15.rdQLenPdf::0                  3480                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::1                  3478                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::2                  3478                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::3                  3478                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::4                  3478                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::5                  3478                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::6                  3479                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::7                  3479                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::8                     2                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::9                     2                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::10                    2                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::11                    2                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::12                    2                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::13                    2                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::14                    1                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::15                    1                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::15                  924                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::16                  924                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::17                  924                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::18                  924                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::19                  924                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::20                  924                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::21                  924                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::22                  924                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::23                  924                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::24                  924                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::25                  924                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::26                  924                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::27                  925                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::28                  925                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::29                  935                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::30                  948                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::31                  950                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::32                  950                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::33                  950                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::34                  951                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::35                  950                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::36                  950                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::37                  940                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::38                  927                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::39                    3                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::40                    3                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::41                    3                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::42                    2                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::43                    2                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::44                    2                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::45                    2                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::46                    2                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.bytesPerActivate::samples         7273                       # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::mean   221.126908                       # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::gmean   190.645690                       # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::stdev    75.026358                       # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::32-63          914     12.57%     12.57% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::64-95           42      0.58%     13.14% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::96-127           29      0.40%     13.54% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::128-159           15      0.21%     13.75% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::160-191           32      0.44%     14.19% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::192-223           43      0.59%     14.78% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::224-255          889     12.22%     27.00% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::256-287         5309     73.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::total         7273                       # Bytes accessed per row activation
system.mem_ctrls15.rdPerTurnAround::samples          925                       # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::mean    30.082162                       # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::gmean    28.157870                       # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::stdev    11.381222                       # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::8-9            12      1.30%      1.30% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::16-17          115     12.43%     13.73% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::24-25          335     36.22%     49.95% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::32-33          249     26.92%     76.86% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::40-41          125     13.51%     90.38% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::48-49           55      5.95%     96.32% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::56-57           14      1.51%     97.84% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::64-65            7      0.76%     98.59% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::72-73            9      0.97%     99.57% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::80-81            1      0.11%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::88-89            1      0.11%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::96-97            2      0.22%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::total          925                       # Reads before turning the bus around for writes
system.mem_ctrls15.wrPerTurnAround::samples          925                       # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::mean    24.233514                       # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::gmean    24.199300                       # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::stdev     1.397881                       # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::16              1      0.11%      0.11% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::24            896     96.86%     96.97% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::32             28      3.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::total          925                       # Writes before turning the bus around for reads
system.mem_ctrls15.totQLat                  800018604                       # Total ticks spent queuing
system.mem_ctrls15.totMemAccLat            1271940504                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls15.totBusLat                 89094400                       # Total ticks spent in databus transfers
system.mem_ctrls15.avgQLat                   28734.24                       # Average queueing delay per DRAM burst
system.mem_ctrls15.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls15.avgMemAccLat              45684.24                       # Average memory access latency per DRAM burst
system.mem_ctrls15.avgRdBW                       1.67                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls15.avgWrBW                       1.34                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls15.avgRdBWSys                    1.67                       # Average system read bandwidth in MiByte/s
system.mem_ctrls15.avgWrBWSys                    1.34                       # Average system write bandwidth in MiByte/s
system.mem_ctrls15.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls15.busUtil                       0.03                       # Data bus utilization in percentage
system.mem_ctrls15.busUtilRead                   0.02                       # Data bus utilization in percentage for reads
system.mem_ctrls15.busUtilWrite                  0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls15.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls15.avgWrQLen                    31.05                       # Average write queue length when enqueuing
system.mem_ctrls15.readRowHits                  24325                       # Number of row buffer hits during reads
system.mem_ctrls15.writeRowHits                 18660                       # Number of row buffer hits during writes
system.mem_ctrls15.readRowHitRate               87.37                       # Row buffer hit rate for reads
system.mem_ctrls15.writeRowHitRate              83.27                       # Row buffer hit rate for writes
system.mem_ctrls15.avgGap                 84893973.27                       # Average gap between requests
system.mem_ctrls15.pageHitRate                  85.54                       # Row buffer hit rate, read and write combined
system.mem_ctrls15.memoryStateTime::IDLE 485726824310                       # Time in different power states
system.mem_ctrls15.memoryStateTime::REF   46862985600                       # Time in different power states
system.mem_ctrls15.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls15.memoryStateTime::ACT     747107176                       # Time in different power states
system.mem_ctrls15.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls15.actEnergy::0               6008688                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.actEnergy::1               6029856                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.actEnergy::2          6167145.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.actEnergy::3          6109084.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.preEnergy::0               4053480                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.preEnergy::1               4067760                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.preEnergy::2          4160376.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.preEnergy::3               4121208                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.readEnergy::0         19431859.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.readEnergy::1         19325529.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.readEnergy::2             19700928                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.readEnergy::3         19262131.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.writeEnergy::0        12763422.720000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.writeEnergy::1        12740198.400000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.writeEnergy::2        12992348.160000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.writeEnergy::3        12760519.680000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::0      50042849176.320007                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::1      50042849176.320007                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::2      50042849176.320007                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::3      50042849176.320007                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.actBackEnergy::0      14602092027.840000                       # Energy for active background per rank (pJ)
system.mem_ctrls15.actBackEnergy::1      14602557749.760000                       # Energy for active background per rank (pJ)
system.mem_ctrls15.actBackEnergy::2      14606162539.199999                       # Energy for active background per rank (pJ)
system.mem_ctrls15.actBackEnergy::3      14607032860.799999                       # Energy for active background per rank (pJ)
system.mem_ctrls15.preBackEnergy::0      161480369616                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.preBackEnergy::1      161479961088                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.preBackEnergy::2      161476798992                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.preBackEnergy::3      161476035552                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.totalEnergy::0        226167568270.080017                       # Total energy per rank (pJ)
system.mem_ctrls15.totalEnergy::1        226167531358.080017                       # Total energy per rank (pJ)
system.mem_ctrls15.totalEnergy::2        226168831505.280029                       # Total energy per rank (pJ)
system.mem_ctrls15.totalEnergy::3        226168170532.799988                       # Total energy per rank (pJ)
system.mem_ctrls15.averagePower::0          77.859399                       # Core power per rank (mW)
system.mem_ctrls15.averagePower::1          77.859386                       # Core power per rank (mW)
system.mem_ctrls15.averagePower::2          77.859834                       # Core power per rank (mW)
system.mem_ctrls15.averagePower::3          77.859606                       # Core power per rank (mW)
system.mem_ctrls06.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls06.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls06.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls06.atomic_min_count                 0                       # atomic min count
system.mem_ctrls06.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls06.bytes_read::system.cpu0.inst         1536                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu0.data        87040                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu1.inst         1280                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu1.data       287744                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu2.inst          768                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu2.data       123392                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu3.inst         1792                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu3.data        33536                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu4.inst         1536                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu4.data       116224                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu5.inst         2560                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu5.data       229120                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu7.inst         1536                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu7.data          256                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::total           888320                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu0.inst         1536                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu1.inst         1280                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu2.inst          768                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu3.inst         1792                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu4.inst         1536                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu5.inst         2560                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu7.inst         1536                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::total        11008                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_written::writebacks       719616                       # Number of bytes written to this memory
system.mem_ctrls06.bytes_written::total        719616                       # Number of bytes written to this memory
system.mem_ctrls06.num_reads::system.cpu0.inst            6                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu0.data          340                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu1.inst            5                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu1.data         1124                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu2.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu2.data          482                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu3.inst            7                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu3.data          131                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu4.inst            6                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu4.data          454                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu5.inst           10                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu5.data          895                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu7.inst            6                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu7.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::total              3470                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_writes::writebacks         2811                       # Number of write requests responded to by this memory
system.mem_ctrls06.num_writes::total             2811                       # Number of write requests responded to by this memory
system.mem_ctrls06.bw_read::system.cpu0.inst         2880                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu0.data       163199                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu1.inst         2400                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu1.data       539516                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu2.inst         1440                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu2.data       231358                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu3.inst         3360                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu3.data        62880                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu4.inst         2880                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu4.data       217919                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu5.inst         4800                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu5.data       429597                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu7.inst         2880                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu7.data          480                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::total             1665589                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu0.inst         2880                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu1.inst         2400                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu2.inst         1440                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu3.inst         3360                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu4.inst         2880                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu5.inst         4800                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu7.inst         2880                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::total          20640                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_write::writebacks       1349271                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_write::total            1349271                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_total::writebacks       1349271                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu0.inst         2880                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu0.data       163199                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu1.inst         2400                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu1.data       539516                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu2.inst         1440                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu2.data       231358                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu3.inst         3360                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu3.data        62880                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu4.inst         2880                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu4.data       217919                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu5.inst         4800                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu5.data       429597                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu7.inst         2880                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu7.data          480                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::total            3014860                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.readReqs                      3470                       # Number of read requests accepted
system.mem_ctrls06.writeReqs                     2811                       # Number of write requests accepted
system.mem_ctrls06.readBursts                   27760                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls06.writeBursts                  22488                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls06.bytesReadDRAM               887840                       # Total number of bytes read from DRAM
system.mem_ctrls06.bytesReadWrQ                   480                       # Total number of bytes read from write queue
system.mem_ctrls06.bytesWritten                720128                       # Total number of bytes written to DRAM
system.mem_ctrls06.bytesReadSys                888320                       # Total read bytes from the system interface side
system.mem_ctrls06.bytesWrittenSys             719616                       # Total written bytes from the system interface side
system.mem_ctrls06.servicedByWrQ                   15                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls06.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls06.neitherReadNorWriteReqs            7                       # Number of requests that are neither read nor write
system.mem_ctrls06.perBankRdBursts::0            3512                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::1            3456                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::2            3456                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::3            3408                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::4            3512                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::5            3425                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::6            3512                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::7            3464                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::0            2864                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::1            2792                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::2            2801                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::3            2768                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::4            2816                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::5            2807                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::6            2864                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::7            2792                       # Per bank write bursts
system.mem_ctrls06.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls06.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls06.totGap                533473717000                       # Total gap between requests
system.mem_ctrls06.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::5               27760                       # Read request sizes (log2)
system.mem_ctrls06.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::5              22488                       # Write request sizes (log2)
system.mem_ctrls06.rdQLenPdf::0                  3467                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::1                  3466                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::2                  3466                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::3                  3466                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::4                  3467                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::5                  3467                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::6                  3467                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::7                  3467                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::8                     2                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::9                     2                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::10                    2                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::11                    2                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::12                    1                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::13                    1                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::14                    1                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::15                    1                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::15                  932                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::16                  932                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::17                  932                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::18                  932                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::19                  932                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::20                  932                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::21                  932                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::22                  933                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::23                  933                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::24                  933                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::25                  934                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::26                  934                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::27                  934                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::28                  934                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::29                  937                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::30                  943                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::31                  944                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::32                  944                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::33                  943                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::34                  943                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::35                  943                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::36                  943                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::37                  940                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::38                  933                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::39                    2                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::40                    2                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::41                    2                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::42                    2                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::43                    2                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::44                    2                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::45                    2                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::46                    2                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.bytesPerActivate::samples         7266                       # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::mean   221.300303                       # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::gmean   190.821245                       # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::stdev    74.929912                       # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::32-63          918     12.63%     12.63% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::64-95           29      0.40%     13.03% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::96-127           29      0.40%     13.43% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::128-159           22      0.30%     13.74% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::160-191           26      0.36%     14.09% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::192-223           36      0.50%     14.59% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::224-255          896     12.33%     26.92% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::256-287         5310     73.08%    100.00% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::total         7266                       # Bytes accessed per row activation
system.mem_ctrls06.rdPerTurnAround::samples          933                       # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::mean    29.754555                       # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::stdev    11.046565                       # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::0-1             3      0.32%      0.32% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::8-9            14      1.50%      1.82% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::16-17           97     10.40%     12.22% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::24-25          384     41.16%     53.38% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::32-33          221     23.69%     77.06% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::40-41          118     12.65%     89.71% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::48-49           63      6.75%     96.46% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::56-57           19      2.04%     98.50% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::64-65            8      0.86%     99.36% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::72-73            2      0.21%     99.57% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::80-81            2      0.21%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::88-89            1      0.11%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::96-97            1      0.11%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::total          933                       # Reads before turning the bus around for writes
system.mem_ctrls06.wrPerTurnAround::samples          933                       # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::mean    24.120043                       # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::gmean    24.102159                       # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::stdev     1.041291                       # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::24            920     98.61%     98.61% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::32             12      1.29%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::40              1      0.11%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::total          933                       # Writes before turning the bus around for reads
system.mem_ctrls06.totQLat                  787087726                       # Total ticks spent queuing
system.mem_ctrls06.totMemAccLat            1257365476                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls06.totBusLat                 88784000                       # Total ticks spent in databus transfers
system.mem_ctrls06.avgQLat                   28368.63                       # Average queueing delay per DRAM burst
system.mem_ctrls06.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls06.avgMemAccLat              45318.63                       # Average memory access latency per DRAM burst
system.mem_ctrls06.avgRdBW                       1.66                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls06.avgWrBW                       1.35                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls06.avgRdBWSys                    1.67                       # Average system read bandwidth in MiByte/s
system.mem_ctrls06.avgWrBWSys                    1.35                       # Average system write bandwidth in MiByte/s
system.mem_ctrls06.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls06.busUtil                       0.03                       # Data bus utilization in percentage
system.mem_ctrls06.busUtilRead                   0.02                       # Data bus utilization in percentage for reads
system.mem_ctrls06.busUtilWrite                  0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls06.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls06.avgWrQLen                    31.17                       # Average write queue length when enqueuing
system.mem_ctrls06.readRowHits                  24251                       # Number of row buffer hits during reads
system.mem_ctrls06.writeRowHits                 18732                       # Number of row buffer hits during writes
system.mem_ctrls06.readRowHitRate               87.41                       # Row buffer hit rate for reads
system.mem_ctrls06.writeRowHitRate              83.30                       # Row buffer hit rate for writes
system.mem_ctrls06.avgGap                 84934519.50                       # Average gap between requests
system.mem_ctrls06.pageHitRate                  85.57                       # Row buffer hit rate, read and write combined
system.mem_ctrls06.memoryStateTime::IDLE 485712962992                       # Time in different power states
system.mem_ctrls06.memoryStateTime::REF   46862985600                       # Time in different power states
system.mem_ctrls06.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls06.memoryStateTime::ACT     760833376                       # Time in different power states
system.mem_ctrls06.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls06.actEnergy::0          6015945.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.actEnergy::1               5999616                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.actEnergy::2          6157468.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.actEnergy::3               6205248                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.preEnergy::0          4058376.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.preEnergy::1               4047360                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.preEnergy::2               4153848                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.preEnergy::3               4186080                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.readEnergy::0         19441843.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.readEnergy::1         19022515.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.readEnergy::2         19458316.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.readEnergy::3         19609075.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.writeEnergy::0        12823142.400000                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.writeEnergy::1        12660986.880000                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.writeEnergy::2        12849684.480000                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.writeEnergy::3        12902768.640000                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::0      50042849176.320007                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::1      50042849176.320007                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::2      50042849176.320007                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::3      50042849176.320007                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.actBackEnergy::0      14600102518.080002                       # Energy for active background per rank (pJ)
system.mem_ctrls06.actBackEnergy::1      14602965249.600000                       # Energy for active background per rank (pJ)
system.mem_ctrls06.actBackEnergy::2      14605611344.640001                       # Energy for active background per rank (pJ)
system.mem_ctrls06.actBackEnergy::3      14606672091.840000                       # Energy for active background per rank (pJ)
system.mem_ctrls06.preBackEnergy::0      161482114800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.preBackEnergy::1      161479603632                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.preBackEnergy::2      161477282496                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.preBackEnergy::3      161476352016                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.totalEnergy::0        226167405801.600037                       # Total energy per rank (pJ)
system.mem_ctrls06.totalEnergy::1        226167148536                       # Total energy per rank (pJ)
system.mem_ctrls06.totalEnergy::2        226168362335.040039                       # Total energy per rank (pJ)
system.mem_ctrls06.totalEnergy::3        226168776456                       # Total energy per rank (pJ)
system.mem_ctrls06.averagePower::0          77.859343                       # Core power per rank (mW)
system.mem_ctrls06.averagePower::1          77.859254                       # Core power per rank (mW)
system.mem_ctrls06.averagePower::2          77.859672                       # Core power per rank (mW)
system.mem_ctrls06.averagePower::3          77.859815                       # Core power per rank (mW)
system.mem_ctrls09.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls09.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls09.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls09.atomic_min_count                 0                       # atomic min count
system.mem_ctrls09.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls09.bytes_read::system.cpu0.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu0.inst          768                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu0.data        75776                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu1.dtb.walker         1024                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu1.inst         1792                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu1.data       294912                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu2.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu2.inst          512                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu2.data       127488                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu3.inst         1024                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu3.data        33024                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu4.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu4.inst          768                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu4.data       116992                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu5.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu5.inst         2816                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu5.data       226560                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu7.inst         2048                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu7.data         1024                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::total           887552                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu0.inst          768                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu1.inst         1792                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu2.inst          512                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu3.inst         1024                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu4.inst          768                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu5.inst         2816                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu7.inst         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::total         9728                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_written::writebacks       719104                       # Number of bytes written to this memory
system.mem_ctrls09.bytes_written::total        719104                       # Number of bytes written to this memory
system.mem_ctrls09.num_reads::system.cpu0.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu0.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu0.data          296                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu1.dtb.walker            4                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu1.inst            7                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu1.data         1152                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu2.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu2.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu2.data          498                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu3.inst            4                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu3.data          129                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu4.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu4.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu4.data          457                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu5.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu5.inst           11                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu5.data          885                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu7.inst            8                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu7.data            4                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::total              3467                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_writes::writebacks         2809                       # Number of write requests responded to by this memory
system.mem_ctrls09.num_writes::total             2809                       # Number of write requests responded to by this memory
system.mem_ctrls09.bw_read::system.cpu0.dtb.walker          480                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu0.inst         1440                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu0.data       142079                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu1.dtb.walker         1920                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu1.inst         3360                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu1.data       552956                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu2.dtb.walker          480                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu2.inst          960                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu2.data       239038                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu3.inst         1920                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu3.data        61920                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu4.dtb.walker          480                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu4.inst         1440                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu4.data       219359                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu5.dtb.walker          480                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu5.inst         5280                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu5.data       424797                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu7.inst         3840                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu7.data         1920                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::total             1664149                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu0.inst         1440                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu1.inst         3360                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu2.inst          960                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu3.inst         1920                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu4.inst         1440                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu5.inst         5280                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu7.inst         3840                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::total          18240                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_write::writebacks       1348311                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_write::total            1348311                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_total::writebacks       1348311                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu0.dtb.walker          480                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu0.inst         1440                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu0.data       142079                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu1.dtb.walker         1920                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu1.inst         3360                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu1.data       552956                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu2.dtb.walker          480                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu2.inst          960                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu2.data       239038                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu3.inst         1920                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu3.data        61920                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu4.dtb.walker          480                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu4.inst         1440                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu4.data       219359                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu5.dtb.walker          480                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu5.inst         5280                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu5.data       424797                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu7.inst         3840                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu7.data         1920                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::total            3012460                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.readReqs                      3467                       # Number of read requests accepted
system.mem_ctrls09.writeReqs                     2809                       # Number of write requests accepted
system.mem_ctrls09.readBursts                   27736                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls09.writeBursts                  22472                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls09.bytesReadDRAM               887552                       # Total number of bytes read from DRAM
system.mem_ctrls09.bytesReadWrQ                     0                       # Total number of bytes read from write queue
system.mem_ctrls09.bytesWritten                718848                       # Total number of bytes written to DRAM
system.mem_ctrls09.bytesReadSys                887552                       # Total read bytes from the system interface side
system.mem_ctrls09.bytesWrittenSys             719104                       # Total written bytes from the system interface side
system.mem_ctrls09.servicedByWrQ                    0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls09.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls09.neitherReadNorWriteReqs      2826183                       # Number of requests that are neither read nor write
system.mem_ctrls09.perBankRdBursts::0            3488                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::1            3464                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::2            3472                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::3            3440                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::4            3496                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::5            3424                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::6            3488                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::7            3464                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::0            2832                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::1            2832                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::2            2816                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::3            2744                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::4            2808                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::5            2768                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::6            2879                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::7            2785                       # Per bank write bursts
system.mem_ctrls09.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls09.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls09.totGap                533492968000                       # Total gap between requests
system.mem_ctrls09.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::5               27736                       # Read request sizes (log2)
system.mem_ctrls09.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::5              22472                       # Write request sizes (log2)
system.mem_ctrls09.rdQLenPdf::0                  3466                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::1                  3466                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::2                  3466                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::3                  3466                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::4                  3466                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::5                  3466                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::6                  3467                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::7                  3467                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::8                     1                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::9                     1                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::10                    1                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::11                    1                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::12                    1                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::13                    1                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::14                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::15                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::15                  930                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::16                  930                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::17                  930                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::18                  930                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::19                  930                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::20                  930                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::21                  930                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::22                  930                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::23                  932                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::24                  932                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::25                  932                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::26                  932                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::27                  932                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::28                  932                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::29                  938                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::30                  947                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::31                  945                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::32                  945                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::33                  946                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::34                  946                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::35                  946                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::36                  946                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::37                  940                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::38                  931                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::39                    2                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::40                    2                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::41                    1                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::42                    1                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::43                    1                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::44                    1                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::45                    1                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::46                    1                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.bytesPerActivate::samples         7266                       # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::mean   221.084503                       # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::gmean   190.537558                       # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::stdev    75.080626                       # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::32-63          918     12.63%     12.63% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::64-95           36      0.50%     13.13% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::96-127           32      0.44%     13.57% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::128-159           15      0.21%     13.78% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::160-191           28      0.39%     14.16% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::192-223           46      0.63%     14.79% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::224-255          890     12.25%     27.04% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::256-287         5301     72.96%    100.00% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::total         7266                       # Bytes accessed per row activation
system.mem_ctrls09.rdPerTurnAround::samples          930                       # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::mean    29.815054                       # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::gmean    28.007086                       # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::stdev    10.598870                       # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::8-9            13      1.40%      1.40% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::16-17          112     12.04%     13.44% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::24-25          353     37.96%     51.40% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::32-33          230     24.73%     76.13% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::40-41          133     14.30%     90.43% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::48-49           53      5.70%     96.13% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::56-57           24      2.58%     98.71% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::64-65           10      1.08%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::72-73            1      0.11%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::80-81            1      0.11%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::total          930                       # Reads before turning the bus around for writes
system.mem_ctrls09.wrPerTurnAround::samples          930                       # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::mean    24.154839                       # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::gmean    24.134006                       # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::stdev     1.102743                       # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::24            912     98.06%     98.06% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::32             18      1.94%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::total          930                       # Writes before turning the bus around for reads
system.mem_ctrls09.totQLat                  783212128                       # Total ticks spent queuing
system.mem_ctrls09.totMemAccLat            1253337328                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls09.totBusLat                 88755200                       # Total ticks spent in databus transfers
system.mem_ctrls09.avgQLat                   28238.11                       # Average queueing delay per DRAM burst
system.mem_ctrls09.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls09.avgMemAccLat              45188.11                       # Average memory access latency per DRAM burst
system.mem_ctrls09.avgRdBW                       1.66                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls09.avgWrBW                       1.35                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls09.avgRdBWSys                    1.66                       # Average system read bandwidth in MiByte/s
system.mem_ctrls09.avgWrBWSys                    1.35                       # Average system write bandwidth in MiByte/s
system.mem_ctrls09.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls09.busUtil                       0.03                       # Data bus utilization in percentage
system.mem_ctrls09.busUtilRead                   0.02                       # Data bus utilization in percentage for reads
system.mem_ctrls09.busUtilWrite                  0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls09.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls09.avgWrQLen                    31.01                       # Average write queue length when enqueuing
system.mem_ctrls09.readRowHits                  24243                       # Number of row buffer hits during reads
system.mem_ctrls09.writeRowHits                 18691                       # Number of row buffer hits during writes
system.mem_ctrls09.readRowHitRate               87.41                       # Row buffer hit rate for reads
system.mem_ctrls09.writeRowHitRate              83.17                       # Row buffer hit rate for writes
system.mem_ctrls09.avgGap                 85005253.03                       # Average gap between requests
system.mem_ctrls09.pageHitRate                  85.51                       # Row buffer hit rate, read and write combined
system.mem_ctrls09.memoryStateTime::IDLE 485714729725                       # Time in different power states
system.mem_ctrls09.memoryStateTime::REF   46862985600                       # Time in different power states
system.mem_ctrls09.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls09.memoryStateTime::ACT     759066643                       # Time in different power states
system.mem_ctrls09.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls09.actEnergy::0          5988124.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.actEnergy::1               6054048                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.actEnergy::2               6084288                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.actEnergy::3          6138115.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.preEnergy::0               4039608                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.preEnergy::1               4084080                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.preEnergy::2               4104480                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.preEnergy::3               4140792                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.readEnergy::0             19029504                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.readEnergy::1         19270118.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.readEnergy::2         19298572.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.readEnergy::3         19352985.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.writeEnergy::0        12730245.120000                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.writeEnergy::1        12746833.920000                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.writeEnergy::2        12809871.360000                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.writeEnergy::3        12813603.840000                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::0      50042849176.320007                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::1      50042849176.320007                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::2      50042849176.320007                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::3      50042849176.320007                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.actBackEnergy::0      14600936067.840000                       # Energy for active background per rank (pJ)
system.mem_ctrls09.actBackEnergy::1      14601727264.320000                       # Energy for active background per rank (pJ)
system.mem_ctrls09.actBackEnergy::2      14603168643.840000                       # Energy for active background per rank (pJ)
system.mem_ctrls09.actBackEnergy::3      14606101581.120001                       # Energy for active background per rank (pJ)
system.mem_ctrls09.preBackEnergy::0      161481383616                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.preBackEnergy::1      161480689584                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.preBackEnergy::2      161479425216                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.preBackEnergy::3      161476852464                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.totalEnergy::0        226166956342.080017                       # Total energy per rank (pJ)
system.mem_ctrls09.totalEnergy::1        226167421104.960022                       # Total energy per rank (pJ)
system.mem_ctrls09.totalEnergy::2        226167740248.320007                       # Total energy per rank (pJ)
system.mem_ctrls09.totalEnergy::3        226168248718.080017                       # Total energy per rank (pJ)
system.mem_ctrls09.averagePower::0          77.859188                       # Core power per rank (mW)
system.mem_ctrls09.averagePower::1          77.859348                       # Core power per rank (mW)
system.mem_ctrls09.averagePower::2          77.859458                       # Core power per rank (mW)
system.mem_ctrls09.averagePower::3          77.859633                       # Core power per rank (mW)
system.mem_ctrls02.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls02.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls02.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls02.atomic_min_count                 0                       # atomic min count
system.mem_ctrls02.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls02.bytes_read::system.cpu0.inst         1792                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu0.data        79616                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu1.inst         1536                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu1.data       287744                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu2.inst          768                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu2.data       123904                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu3.inst         1536                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu3.data        33280                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu4.dtb.walker          768                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu4.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu4.data       123648                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu5.inst         2560                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu5.data       231424                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu7.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu7.data          512                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::total           893696                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu0.inst         1792                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu1.inst         1536                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu2.inst          768                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu3.inst         1536                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu4.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu5.inst         2560                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu7.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::total        12800                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_written::writebacks       723712                       # Number of bytes written to this memory
system.mem_ctrls02.bytes_written::total        723712                       # Number of bytes written to this memory
system.mem_ctrls02.num_reads::system.cpu0.inst            7                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu0.data          311                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu1.inst            6                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu1.data         1124                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu2.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu2.data          484                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu3.inst            6                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu3.data          130                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu4.dtb.walker            3                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu4.inst            9                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu4.data          483                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu5.inst           10                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu5.data          904                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu7.inst            9                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu7.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::total              3491                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_writes::writebacks         2827                       # Number of write requests responded to by this memory
system.mem_ctrls02.num_writes::total             2827                       # Number of write requests responded to by this memory
system.mem_ctrls02.bw_read::system.cpu0.inst         3360                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu0.data       149279                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu1.inst         2880                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu1.data       539516                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu2.inst         1440                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu2.data       232318                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu3.inst         2880                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu3.data        62400                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu4.dtb.walker         1440                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu4.inst         4320                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu4.data       231838                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu5.inst         4800                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu5.data       433917                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu7.inst         4320                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu7.data          960                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::total             1675669                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu0.inst         3360                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu1.inst         2880                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu2.inst         1440                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu3.inst         2880                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu4.inst         4320                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu5.inst         4800                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu7.inst         4320                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::total          24000                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_write::writebacks       1356951                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_write::total            1356951                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_total::writebacks       1356951                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu0.inst         3360                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu0.data       149279                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu1.inst         2880                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu1.data       539516                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu2.inst         1440                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu2.data       232318                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu3.inst         2880                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu3.data        62400                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu4.dtb.walker         1440                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu4.inst         4320                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu4.data       231838                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu5.inst         4800                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu5.data       433917                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu7.inst         4320                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu7.data          960                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::total            3032619                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.readReqs                      3491                       # Number of read requests accepted
system.mem_ctrls02.writeReqs                     2827                       # Number of write requests accepted
system.mem_ctrls02.readBursts                   27928                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls02.writeBursts                  22616                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls02.bytesReadDRAM               892032                       # Total number of bytes read from DRAM
system.mem_ctrls02.bytesReadWrQ                  1664                       # Total number of bytes read from write queue
system.mem_ctrls02.bytesWritten                723456                       # Total number of bytes written to DRAM
system.mem_ctrls02.bytesReadSys                893696                       # Total read bytes from the system interface side
system.mem_ctrls02.bytesWrittenSys             723712                       # Total written bytes from the system interface side
system.mem_ctrls02.servicedByWrQ                   52                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls02.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls02.neitherReadNorWriteReqs            2                       # Number of requests that are neither read nor write
system.mem_ctrls02.perBankRdBursts::0            3465                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::1            3424                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::2            3456                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::3            3544                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::4            3505                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::5            3489                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::6            3553                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::7            3440                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::0            2865                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::1            2832                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::2            2768                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::3            2832                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::4            2856                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::5            2807                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::6            2872                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::7            2776                       # Per bank write bursts
system.mem_ctrls02.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls02.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls02.totGap                533337085000                       # Total gap between requests
system.mem_ctrls02.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::5               27928                       # Read request sizes (log2)
system.mem_ctrls02.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::5              22616                       # Write request sizes (log2)
system.mem_ctrls02.rdQLenPdf::0                  3487                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::1                  3483                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::2                  3483                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::3                  3483                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::4                  3483                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::5                  3483                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::6                  3483                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::7                  3483                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::8                     1                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::9                     1                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::10                    1                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::11                    1                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::12                    1                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::13                    1                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::14                    1                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::15                    1                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::15                  936                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::16                  936                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::17                  936                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::18                  936                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::19                  936                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::20                  936                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::21                  936                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::22                  936                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::23                  938                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::24                  938                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::25                  938                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::26                  938                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::27                  938                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::28                  938                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::29                  943                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::30                  953                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::31                  952                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::32                  952                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::33                  952                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::34                  952                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::35                  952                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::36                  952                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::37                  947                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::38                  937                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::39                    1                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::40                    1                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::41                    1                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::42                    1                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::43                    1                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::44                    1                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::45                    1                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::46                    1                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.bytesPerActivate::samples         7323                       # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::mean   220.604670                       # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::gmean   189.839554                       # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::stdev    75.432862                       # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::32-63          933     12.74%     12.74% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::64-95           42      0.57%     13.31% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::96-127           28      0.38%     13.70% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::128-159           23      0.31%     14.01% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::160-191           28      0.38%     14.39% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::192-223           48      0.66%     15.05% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::224-255          905     12.36%     27.41% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::256-287         5316     72.59%    100.00% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::total         7323                       # Bytes accessed per row activation
system.mem_ctrls02.rdPerTurnAround::samples          937                       # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::mean    29.741729                       # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::gmean    28.088240                       # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::stdev    10.604461                       # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::8-9             9      0.96%      0.96% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::16-17           96     10.25%     11.21% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::24-25          377     40.23%     51.44% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::32-33          266     28.39%     79.83% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::40-41          110     11.74%     91.57% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::48-49           49      5.23%     96.80% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::56-57           14      1.49%     98.29% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::64-65            7      0.75%     99.04% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::72-73            5      0.53%     99.57% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::80-81            3      0.32%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::112-113            1      0.11%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::total          937                       # Reads before turning the bus around for writes
system.mem_ctrls02.wrPerTurnAround::samples          937                       # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::mean    24.128068                       # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::gmean    24.107753                       # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::stdev     1.070502                       # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::16              1      0.11%      0.11% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::24            920     98.19%     98.29% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::32             16      1.71%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::total          937                       # Writes before turning the bus around for reads
system.mem_ctrls02.totQLat                  810912280                       # Total ticks spent queuing
system.mem_ctrls02.totMemAccLat            1283410480                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls02.totBusLat                 89203200                       # Total ticks spent in databus transfers
system.mem_ctrls02.avgQLat                   29089.98                       # Average queueing delay per DRAM burst
system.mem_ctrls02.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls02.avgMemAccLat              46039.98                       # Average memory access latency per DRAM burst
system.mem_ctrls02.avgRdBW                       1.67                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls02.avgWrBW                       1.36                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls02.avgRdBWSys                    1.68                       # Average system read bandwidth in MiByte/s
system.mem_ctrls02.avgWrBWSys                    1.36                       # Average system write bandwidth in MiByte/s
system.mem_ctrls02.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls02.busUtil                       0.03                       # Data bus utilization in percentage
system.mem_ctrls02.busUtilRead                   0.02                       # Data bus utilization in percentage for reads
system.mem_ctrls02.busUtilWrite                  0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls02.avgRdQLen                     7.99                       # Average read queue length when enqueuing
system.mem_ctrls02.avgWrQLen                    30.86                       # Average write queue length when enqueuing
system.mem_ctrls02.readRowHits                  24354                       # Number of row buffer hits during reads
system.mem_ctrls02.writeRowHits                 18807                       # Number of row buffer hits during writes
system.mem_ctrls02.readRowHitRate               87.37                       # Row buffer hit rate for reads
system.mem_ctrls02.writeRowHitRate              83.16                       # Row buffer hit rate for writes
system.mem_ctrls02.avgGap                 84415493.04                       # Average gap between requests
system.mem_ctrls02.pageHitRate                  85.48                       # Row buffer hit rate, read and write combined
system.mem_ctrls02.memoryStateTime::IDLE 485710357599                       # Time in different power states
system.mem_ctrls02.memoryStateTime::REF   46862985600                       # Time in different power states
system.mem_ctrls02.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls02.memoryStateTime::ACT     763438769                       # Time in different power states
system.mem_ctrls02.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls02.actEnergy::0          6005059.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.actEnergy::1          6201619.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.actEnergy::2          6219763.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.actEnergy::3          6223996.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.preEnergy::0               4051032                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.preEnergy::1               4183632                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.preEnergy::2               4195872                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.preEnergy::3               4198728                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.readEnergy::0         19303065.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.readEnergy::1         20036390.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.readEnergy::2         19701926.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.readEnergy::3         19694438.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.writeEnergy::0        12820239.360000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.writeEnergy::1        12902768.640000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.writeEnergy::2        12942581.760000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.writeEnergy::3        13002301.440000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::0      50042849176.320007                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::1      50042849176.320007                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::2      50042849176.320007                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::3      50042849176.320007                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.actBackEnergy::0      14598529372.799999                       # Energy for active background per rank (pJ)
system.mem_ctrls02.actBackEnergy::1      14603317044.480001                       # Energy for active background per rank (pJ)
system.mem_ctrls02.actBackEnergy::2      14605482424.320000                       # Energy for active background per rank (pJ)
system.mem_ctrls02.actBackEnergy::3      14605624149.120001                       # Energy for active background per rank (pJ)
system.mem_ctrls02.preBackEnergy::0      161483494752                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.preBackEnergy::1      161479295040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.preBackEnergy::2      161477395584                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.preBackEnergy::3      161477271264                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.totalEnergy::0        226167052697.279999                       # Total energy per rank (pJ)
system.mem_ctrls02.totalEnergy::1        226168785671.040009                       # Total energy per rank (pJ)
system.mem_ctrls02.totalEnergy::2        226168787328                       # Total energy per rank (pJ)
system.mem_ctrls02.totalEnergy::3        226168864054.080017                       # Total energy per rank (pJ)
system.mem_ctrls02.averagePower::0          77.859221                       # Core power per rank (mW)
system.mem_ctrls02.averagePower::1          77.859818                       # Core power per rank (mW)
system.mem_ctrls02.averagePower::2          77.859819                       # Core power per rank (mW)
system.mem_ctrls02.averagePower::3          77.859845                       # Core power per rank (mW)
system.mem_ctrls13.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls13.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls13.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls13.atomic_min_count                 0                       # atomic min count
system.mem_ctrls13.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls13.bytes_read::system.cpu0.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu0.inst         2048                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu0.data        82176                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu1.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu1.inst         1024                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu1.data       285696                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu2.data       134912                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu3.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu3.inst          512                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu3.data        33536                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu4.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu4.inst         1536                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu4.data       113920                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu5.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu5.inst         1280                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu5.data       229888                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu7.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu7.data         1280                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::total           891904                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu0.inst         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu1.inst         1024                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu3.inst          512                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu4.inst         1536                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu5.inst         1280                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu7.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::total         8704                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_written::writebacks       721664                       # Number of bytes written to this memory
system.mem_ctrls13.bytes_written::total        721664                       # Number of bytes written to this memory
system.mem_ctrls13.num_reads::system.cpu0.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu0.inst            8                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu0.data          321                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu1.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu1.inst            4                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu1.data         1116                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu2.data          527                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu3.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu3.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu3.data          131                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu4.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu4.inst            6                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu4.data          445                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu5.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu5.inst            5                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu5.data          898                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu7.inst            9                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu7.data            5                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::total              3484                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_writes::writebacks         2819                       # Number of write requests responded to by this memory
system.mem_ctrls13.num_writes::total             2819                       # Number of write requests responded to by this memory
system.mem_ctrls13.bw_read::system.cpu0.dtb.walker          480                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu0.inst         3840                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu0.data       154079                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu1.dtb.walker          960                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu1.inst         1920                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu1.data       535676                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu2.data       252958                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu3.dtb.walker          480                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu3.inst          960                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu3.data        62880                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu4.dtb.walker          480                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu4.inst         2880                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu4.data       213599                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu5.dtb.walker          960                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu5.inst         2400                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu5.data       431037                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu7.inst         4320                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu7.data         2400                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::total             1672309                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu0.inst         3840                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu1.inst         1920                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu3.inst          960                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu4.inst         2880                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu5.inst         2400                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu7.inst         4320                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::total          16320                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_write::writebacks       1353111                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_write::total            1353111                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_total::writebacks       1353111                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu0.dtb.walker          480                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu0.inst         3840                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu0.data       154079                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu1.dtb.walker          960                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu1.inst         1920                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu1.data       535676                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu2.data       252958                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu3.dtb.walker          480                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu3.inst          960                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu3.data        62880                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu4.dtb.walker          480                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu4.inst         2880                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu4.data       213599                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu5.dtb.walker          960                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu5.inst         2400                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu5.data       431037                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu7.inst         4320                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu7.data         2400                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::total            3025420                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.readReqs                      3484                       # Number of read requests accepted
system.mem_ctrls13.writeReqs                     2819                       # Number of write requests accepted
system.mem_ctrls13.readBursts                   27872                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls13.writeBursts                  22552                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls13.bytesReadDRAM               891168                       # Total number of bytes read from DRAM
system.mem_ctrls13.bytesReadWrQ                   736                       # Total number of bytes read from write queue
system.mem_ctrls13.bytesWritten                721408                       # Total number of bytes written to DRAM
system.mem_ctrls13.bytesReadSys                891904                       # Total read bytes from the system interface side
system.mem_ctrls13.bytesWrittenSys             721664                       # Total written bytes from the system interface side
system.mem_ctrls13.servicedByWrQ                   23                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls13.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls13.neitherReadNorWriteReqs           89                       # Number of requests that are neither read nor write
system.mem_ctrls13.perBankRdBursts::0            3432                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::1            3504                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::2            3448                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::3            3416                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::4            3497                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::5            3520                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::6            3512                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::7            3520                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::0            2784                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::1            2808                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::2            2776                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::3            2768                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::4            2825                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::5            2864                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::6            2840                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::7            2879                       # Per bank write bursts
system.mem_ctrls13.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls13.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls13.totGap                533475244000                       # Total gap between requests
system.mem_ctrls13.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::5               27872                       # Read request sizes (log2)
system.mem_ctrls13.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::5              22552                       # Write request sizes (log2)
system.mem_ctrls13.rdQLenPdf::0                  3478                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::1                  3477                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::2                  3477                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::3                  3477                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::4                  3477                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::5                  3477                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::6                  3477                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::7                  3477                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::8                     4                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::9                     4                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::10                    4                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::11                    4                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::12                    4                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::13                    4                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::14                    4                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::15                    4                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::15                  932                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::16                  932                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::17                  932                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::18                  932                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::19                  932                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::20                  932                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::21                  932                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::22                  932                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::23                  932                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::24                  932                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::25                  932                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::26                  932                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::27                  932                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::28                  932                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::29                  942                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::30                  952                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::31                  952                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::32                  953                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::33                  953                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::34                  953                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::35                  953                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::36                  953                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::37                  943                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::38                  933                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::39                    3                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::40                    2                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::41                    2                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::42                    2                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::43                    2                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::44                    2                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::45                    2                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::46                    2                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.bytesPerActivate::samples         7276                       # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::mean   221.629467                       # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::gmean   191.241778                       # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::stdev    74.737079                       # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::32-63          914     12.56%     12.56% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::64-95           36      0.49%     13.06% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::96-127           21      0.29%     13.35% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::128-159           14      0.19%     13.54% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::160-191           20      0.27%     13.81% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::192-223           43      0.59%     14.40% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::224-255          894     12.29%     26.69% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::256-287         5334     73.31%    100.00% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::total         7276                       # Bytes accessed per row activation
system.mem_ctrls13.rdPerTurnAround::samples          931                       # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::mean    29.887218                       # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::stdev    11.007190                       # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::0-1             1      0.11%      0.11% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::8-9            11      1.18%      1.29% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::16-17          106     11.39%     12.67% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::24-25          362     38.88%     51.56% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::32-33          242     25.99%     77.55% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::40-41          125     13.43%     90.98% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::48-49           43      4.62%     95.60% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::56-57           23      2.47%     98.07% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::64-65           10      1.07%     99.14% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::72-73            5      0.54%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::80-81            2      0.21%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::96-97            1      0.11%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::total          931                       # Reads before turning the bus around for writes
system.mem_ctrls13.wrPerTurnAround::samples          931                       # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::mean    24.214823                       # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::gmean    24.184443                       # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::stdev     1.346056                       # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::24            907     97.42%     97.42% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::32             23      2.47%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::40              1      0.11%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::total          931                       # Writes before turning the bus around for reads
system.mem_ctrls13.totQLat                  794129286                       # Total ticks spent queuing
system.mem_ctrls13.totMemAccLat            1266169836                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls13.totBusLat                 89116800                       # Total ticks spent in databus transfers
system.mem_ctrls13.avgQLat                   28515.54                       # Average queueing delay per DRAM burst
system.mem_ctrls13.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls13.avgMemAccLat              45465.54                       # Average memory access latency per DRAM burst
system.mem_ctrls13.avgRdBW                       1.67                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls13.avgWrBW                       1.35                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls13.avgRdBWSys                    1.67                       # Average system read bandwidth in MiByte/s
system.mem_ctrls13.avgWrBWSys                    1.35                       # Average system write bandwidth in MiByte/s
system.mem_ctrls13.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls13.busUtil                       0.03                       # Data bus utilization in percentage
system.mem_ctrls13.busUtilRead                   0.02                       # Data bus utilization in percentage for reads
system.mem_ctrls13.busUtilWrite                  0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls13.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls13.avgWrQLen                    31.06                       # Average write queue length when enqueuing
system.mem_ctrls13.readRowHits                  24334                       # Number of row buffer hits during reads
system.mem_ctrls13.writeRowHits                 18783                       # Number of row buffer hits during writes
system.mem_ctrls13.readRowHitRate               87.38                       # Row buffer hit rate for reads
system.mem_ctrls13.writeRowHitRate              83.29                       # Row buffer hit rate for writes
system.mem_ctrls13.avgGap                 84638306.20                       # Average gap between requests
system.mem_ctrls13.pageHitRate                  85.55                       # Row buffer hit rate, read and write combined
system.mem_ctrls13.memoryStateTime::IDLE 485724317579                       # Time in different power states
system.mem_ctrls13.memoryStateTime::REF   46862985600                       # Time in different power states
system.mem_ctrls13.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls13.memoryStateTime::ACT     749478789                       # Time in different power states
system.mem_ctrls13.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls13.actEnergy::0          6018969.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.actEnergy::1          6055862.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.actEnergy::2               6150816                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.actEnergy::3          6194361.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.preEnergy::0          4060416.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.preEnergy::1          4085304.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.preEnergy::2               4149360                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.preEnergy::3          4178736.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.readEnergy::0         19405900.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.readEnergy::1         19330521.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.readEnergy::2         19529702.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.readEnergy::3         19477785.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.writeEnergy::0        12803235.840000                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.writeEnergy::1        12746833.920000                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.writeEnergy::2        12989445.120000                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.writeEnergy::3        13002301.440000                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::0      50042849176.320007                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::1      50042849176.320007                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::2      50042849176.320007                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::3      50042849176.320007                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.actBackEnergy::0      14601179954.880001                       # Energy for active background per rank (pJ)
system.mem_ctrls13.actBackEnergy::1      14603723997.120001                       # Energy for active background per rank (pJ)
system.mem_ctrls13.actBackEnergy::2      14604979492.799999                       # Energy for active background per rank (pJ)
system.mem_ctrls13.actBackEnergy::3      14606505469.440001                       # Energy for active background per rank (pJ)
system.mem_ctrls13.preBackEnergy::0      161481169680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.preBackEnergy::1      161478938064                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.preBackEnergy::2      161477836752                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.preBackEnergy::3      161476498176                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.totalEnergy::0        226167487333.440002                       # Total energy per rank (pJ)
system.mem_ctrls13.totalEnergy::1        226167729759.359985                       # Total energy per rank (pJ)
system.mem_ctrls13.totalEnergy::2        226168484744.639984                       # Total energy per rank (pJ)
system.mem_ctrls13.totalEnergy::3        226168706006.400024                       # Total energy per rank (pJ)
system.mem_ctrls13.averagePower::0          77.859371                       # Core power per rank (mW)
system.mem_ctrls13.averagePower::1          77.859455                       # Core power per rank (mW)
system.mem_ctrls13.averagePower::2          77.859714                       # Core power per rank (mW)
system.mem_ctrls13.averagePower::3          77.859791                       # Core power per rank (mW)
system.mem_ctrls08.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls08.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls08.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls08.atomic_min_count                 0                       # atomic min count
system.mem_ctrls08.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls08.bytes_read::system.cpu0.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu0.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu0.data        86272                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu1.dtb.walker         1536                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu1.inst         1792                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu1.data       287232                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu2.dtb.walker         1536                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu2.inst          512                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu2.data       129280                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu3.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu3.inst         1280                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu3.data        33536                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu4.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu4.inst         1792                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu4.data       113408                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu5.dtb.walker          768                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu5.inst         3584                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu5.data       227328                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu7.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu7.inst         3072                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu7.data          256                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::total           896768                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu0.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu1.inst         1792                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu2.inst          512                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu3.inst         1280                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu4.inst         1792                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu5.inst         3584                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu7.inst         3072                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::total        14336                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_written::writebacks       721408                       # Number of bytes written to this memory
system.mem_ctrls08.bytes_written::total        721408                       # Number of bytes written to this memory
system.mem_ctrls08.num_reads::system.cpu0.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu0.inst            9                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu0.data          337                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu1.dtb.walker            6                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu1.inst            7                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu1.data         1122                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu2.dtb.walker            6                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu2.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu2.data          505                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu3.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu3.inst            5                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu3.data          131                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu4.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu4.inst            7                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu4.data          443                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu5.dtb.walker            3                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu5.inst           14                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu5.data          888                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu7.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu7.inst           12                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu7.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::total              3503                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_writes::writebacks         2818                       # Number of write requests responded to by this memory
system.mem_ctrls08.num_writes::total             2818                       # Number of write requests responded to by this memory
system.mem_ctrls08.bw_read::system.cpu0.dtb.walker          480                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu0.inst         4320                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu0.data       161759                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu1.dtb.walker         2880                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu1.inst         3360                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu1.data       538556                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu2.dtb.walker         2880                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu2.inst          960                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu2.data       242398                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu3.dtb.walker          480                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu3.inst         2400                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu3.data        62880                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu4.dtb.walker          960                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu4.inst         3360                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu4.data       212639                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu5.dtb.walker         1440                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu5.inst         6720                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu5.data       426237                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu7.dtb.walker          480                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu7.inst         5760                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu7.data          480                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::total             1681429                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu0.inst         4320                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu1.inst         3360                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu2.inst          960                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu3.inst         2400                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu4.inst         3360                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu5.inst         6720                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu7.inst         5760                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::total          26880                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_write::writebacks       1352631                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_write::total            1352631                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_total::writebacks       1352631                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu0.dtb.walker          480                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu0.inst         4320                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu0.data       161759                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu1.dtb.walker         2880                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu1.inst         3360                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu1.data       538556                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu2.dtb.walker         2880                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu2.inst          960                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu2.data       242398                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu3.dtb.walker          480                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu3.inst         2400                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu3.data        62880                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu4.dtb.walker          960                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu4.inst         3360                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu4.data       212639                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu5.dtb.walker         1440                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu5.inst         6720                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu5.data       426237                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu7.dtb.walker          480                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu7.inst         5760                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu7.data          480                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::total            3034059                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.readReqs                      3503                       # Number of read requests accepted
system.mem_ctrls08.writeReqs                     2818                       # Number of write requests accepted
system.mem_ctrls08.readBursts                   28024                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls08.writeBursts                  22544                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls08.bytesReadDRAM               896032                       # Total number of bytes read from DRAM
system.mem_ctrls08.bytesReadWrQ                   736                       # Total number of bytes read from write queue
system.mem_ctrls08.bytesWritten                721408                       # Total number of bytes written to DRAM
system.mem_ctrls08.bytesReadSys                896768                       # Total read bytes from the system interface side
system.mem_ctrls08.bytesWrittenSys             721408                       # Total written bytes from the system interface side
system.mem_ctrls08.servicedByWrQ                   23                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls08.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls08.neitherReadNorWriteReqs       318944                       # Number of requests that are neither read nor write
system.mem_ctrls08.perBankRdBursts::0            3496                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::1            3496                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::2            3520                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::3            3416                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::4            3537                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::5            3536                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::6            3544                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::7            3456                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::0            2840                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::1            2832                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::2            2832                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::3            2736                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::4            2824                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::5            2831                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::6            2888                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::7            2761                       # Per bank write bursts
system.mem_ctrls08.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls08.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls08.totGap                533498475000                       # Total gap between requests
system.mem_ctrls08.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::5               28024                       # Read request sizes (log2)
system.mem_ctrls08.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::5              22544                       # Write request sizes (log2)
system.mem_ctrls08.rdQLenPdf::0                  3501                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::1                  3500                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::2                  3500                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::3                  3500                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::4                  3500                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::5                  3500                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::6                  3500                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::7                  3500                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::8                     0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::9                     0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::10                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::11                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::12                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::13                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::14                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::15                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::15                  933                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::16                  933                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::17                  933                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::18                  933                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::19                  933                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::20                  933                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::21                  933                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::22                  933                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::23                  934                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::24                  934                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::25                  934                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::26                  934                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::27                  934                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::28                  934                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::29                  941                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::30                  951                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::31                  951                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::32                  951                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::33                  951                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::34                  951                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::35                  951                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::36                  951                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::37                  944                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::38                  934                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.bytesPerActivate::samples         7329                       # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::mean   220.690408                       # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::gmean   189.902465                       # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::stdev    75.399238                       # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::32-63          938     12.80%     12.80% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::64-95           34      0.46%     13.26% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::96-127           28      0.38%     13.64% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::128-159           22      0.30%     13.94% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::160-191           35      0.48%     14.42% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::192-223           35      0.48%     14.90% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::224-255          914     12.47%     27.37% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::256-287         5323     72.63%    100.00% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::total         7329                       # Bytes accessed per row activation
system.mem_ctrls08.rdPerTurnAround::samples          934                       # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::mean    29.971092                       # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::gmean    28.193416                       # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::stdev    10.769146                       # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::8-9            13      1.39%      1.39% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::16-17           96     10.28%     11.67% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::24-25          363     38.87%     50.54% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::32-33          258     27.62%     78.16% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::40-41          122     13.06%     91.22% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::48-49           37      3.96%     95.18% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::56-57           29      3.10%     98.29% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::64-65           10      1.07%     99.36% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::72-73            3      0.32%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::80-81            2      0.21%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::88-89            1      0.11%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::total          934                       # Reads before turning the bus around for writes
system.mem_ctrls08.wrPerTurnAround::samples          934                       # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::mean    24.137045                       # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::gmean    24.115527                       # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::stdev     1.102690                       # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::16              1      0.11%      0.11% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::24            916     98.07%     98.18% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::32             17      1.82%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::total          934                       # Writes before turning the bus around for reads
system.mem_ctrls08.totQLat                  795087158                       # Total ticks spent queuing
system.mem_ctrls08.totMemAccLat            1269704108                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls08.totBusLat                 89603200                       # Total ticks spent in databus transfers
system.mem_ctrls08.avgQLat                   28394.96                       # Average queueing delay per DRAM burst
system.mem_ctrls08.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls08.avgMemAccLat              45344.96                       # Average memory access latency per DRAM burst
system.mem_ctrls08.avgRdBW                       1.68                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls08.avgWrBW                       1.35                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls08.avgRdBWSys                    1.68                       # Average system read bandwidth in MiByte/s
system.mem_ctrls08.avgWrBWSys                    1.35                       # Average system write bandwidth in MiByte/s
system.mem_ctrls08.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls08.busUtil                       0.03                       # Data bus utilization in percentage
system.mem_ctrls08.busUtilRead                   0.02                       # Data bus utilization in percentage for reads
system.mem_ctrls08.busUtilWrite                  0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls08.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls08.avgWrQLen                    31.25                       # Average write queue length when enqueuing
system.mem_ctrls08.readRowHits                  24459                       # Number of row buffer hits during reads
system.mem_ctrls08.writeRowHits                 18757                       # Number of row buffer hits during writes
system.mem_ctrls08.readRowHitRate               87.35                       # Row buffer hit rate for reads
system.mem_ctrls08.writeRowHitRate              83.20                       # Row buffer hit rate for writes
system.mem_ctrls08.avgGap                 84400961.08                       # Average gap between requests
system.mem_ctrls08.pageHitRate                  85.50                       # Row buffer hit rate, read and write combined
system.mem_ctrls08.memoryStateTime::IDLE 485715915127                       # Time in different power states
system.mem_ctrls08.memoryStateTime::REF   46862985600                       # Time in different power states
system.mem_ctrls08.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls08.memoryStateTime::ACT     757881241                       # Time in different power states
system.mem_ctrls08.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls08.actEnergy::0          5995382.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.actEnergy::1          6110294.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.actEnergy::2          6139324.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.actEnergy::3          6138115.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.preEnergy::0          4044504.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.preEnergy::1          4122024.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.preEnergy::2               4141608                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.preEnergy::3               4140792                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.readEnergy::0             19221696                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.readEnergy::1             19633536                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.readEnergy::2         19474291.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.readEnergy::3         19249651.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.writeEnergy::0        12770058.240000                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.writeEnergy::1        12763422.720000                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.writeEnergy::2        12849684.480000                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.writeEnergy::3        12850099.200000                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::0      50042849176.320007                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::1      50042849176.320007                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::2      50042849176.320007                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::3      50042849176.320007                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.actBackEnergy::0      14599950068.160002                       # Energy for active background per rank (pJ)
system.mem_ctrls08.actBackEnergy::1      14602647928.320000                       # Energy for active background per rank (pJ)
system.mem_ctrls08.actBackEnergy::2      14604387805.440001                       # Energy for active background per rank (pJ)
system.mem_ctrls08.actBackEnergy::3      14606317232.640001                       # Energy for active background per rank (pJ)
system.mem_ctrls08.preBackEnergy::0      161482248528                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.preBackEnergy::1      161479881984                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.preBackEnergy::2      161478355776                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.preBackEnergy::3      161476663296                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.totalEnergy::0        226167079413.119995                       # Total energy per rank (pJ)
system.mem_ctrls08.totalEnergy::1        226168008365.760010                       # Total energy per rank (pJ)
system.mem_ctrls08.totalEnergy::2        226168197666.240021                       # Total energy per rank (pJ)
system.mem_ctrls08.totalEnergy::3        226168208362.560028                       # Total energy per rank (pJ)
system.mem_ctrls08.averagePower::0          77.859231                       # Core power per rank (mW)
system.mem_ctrls08.averagePower::1          77.859550                       # Core power per rank (mW)
system.mem_ctrls08.averagePower::2          77.859616                       # Core power per rank (mW)
system.mem_ctrls08.averagePower::3          77.859619                       # Core power per rank (mW)
system.mem_ctrls10.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls10.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls10.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls10.atomic_min_count                 0                       # atomic min count
system.mem_ctrls10.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls10.bytes_read::system.cpu0.inst         1024                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu0.data        84992                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu1.dtb.walker          768                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu1.inst         2048                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu1.data       283136                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu2.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu2.inst          256                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu2.data       134912                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu3.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu3.data        32512                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu4.inst          512                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu4.data       113408                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu5.dtb.walker          768                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu5.inst         1024                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu5.data       226560                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu7.inst         1536                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu7.data          512                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::total           884480                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu0.inst         1024                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu1.inst         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu2.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu4.inst          512                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu5.inst         1024                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu7.inst         1536                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::total         6400                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_written::writebacks       718080                       # Number of bytes written to this memory
system.mem_ctrls10.bytes_written::total        718080                       # Number of bytes written to this memory
system.mem_ctrls10.num_reads::system.cpu0.inst            4                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu0.data          332                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu1.dtb.walker            3                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu1.inst            8                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu1.data         1106                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu2.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu2.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu2.data          527                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu3.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu3.data          127                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu4.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu4.data          443                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu5.dtb.walker            3                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu5.inst            4                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu5.data          885                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu7.inst            6                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu7.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::total              3455                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_writes::writebacks         2805                       # Number of write requests responded to by this memory
system.mem_ctrls10.num_writes::total             2805                       # Number of write requests responded to by this memory
system.mem_ctrls10.bw_read::system.cpu0.inst         1920                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu0.data       159359                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu1.dtb.walker         1440                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu1.inst         3840                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu1.data       530876                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu2.dtb.walker          480                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu2.inst          480                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu2.data       252958                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu3.dtb.walker          480                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu3.data        60960                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu4.inst          960                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu4.data       212639                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu5.dtb.walker         1440                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu5.inst         1920                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu5.data       424797                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu7.inst         2880                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu7.data          960                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::total             1658389                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu0.inst         1920                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu1.inst         3840                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu2.inst          480                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu4.inst          960                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu5.inst         1920                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu7.inst         2880                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::total          12000                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_write::writebacks       1346391                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_write::total            1346391                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_total::writebacks       1346391                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu0.inst         1920                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu0.data       159359                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu1.dtb.walker         1440                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu1.inst         3840                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu1.data       530876                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu2.dtb.walker          480                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu2.inst          480                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu2.data       252958                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu3.dtb.walker          480                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu3.data        60960                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu4.inst          960                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu4.data       212639                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu5.dtb.walker         1440                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu5.inst         1920                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu5.data       424797                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu7.inst         2880                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu7.data          960                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::total            3004780                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.readReqs                      3455                       # Number of read requests accepted
system.mem_ctrls10.writeReqs                     2805                       # Number of write requests accepted
system.mem_ctrls10.readBursts                   27640                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls10.writeBursts                  22440                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls10.bytesReadDRAM               884480                       # Total number of bytes read from DRAM
system.mem_ctrls10.bytesReadWrQ                     0                       # Total number of bytes read from write queue
system.mem_ctrls10.bytesWritten                717824                       # Total number of bytes written to DRAM
system.mem_ctrls10.bytesReadSys                884480                       # Total read bytes from the system interface side
system.mem_ctrls10.bytesWrittenSys             718080                       # Total written bytes from the system interface side
system.mem_ctrls10.servicedByWrQ                    0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls10.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls10.neitherReadNorWriteReqs          111                       # Number of requests that are neither read nor write
system.mem_ctrls10.perBankRdBursts::0            3504                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::1            3456                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::2            3440                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::3            3416                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::4            3512                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::5            3384                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::6            3408                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::7            3520                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::0            2865                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::1            2824                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::2            2808                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::3            2728                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::4            2824                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::5            2744                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::6            2816                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::7            2823                       # Per bank write bursts
system.mem_ctrls10.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls10.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls10.totGap                533486070000                       # Total gap between requests
system.mem_ctrls10.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::5               27640                       # Read request sizes (log2)
system.mem_ctrls10.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::5              22440                       # Write request sizes (log2)
system.mem_ctrls10.rdQLenPdf::0                  3453                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::1                  3453                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::2                  3453                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::3                  3453                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::4                  3453                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::5                  3453                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::6                  3453                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::7                  3453                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::8                     2                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::9                     2                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::10                    2                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::11                    2                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::12                    2                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::13                    2                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::14                    2                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::15                    2                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::15                  930                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::16                  930                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::17                  930                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::18                  930                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::19                  930                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::20                  930                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::21                  930                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::22                  930                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::23                  931                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::24                  931                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::25                  931                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::26                  931                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::27                  931                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::28                  931                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::29                  936                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::30                  944                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::31                  943                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::32                  943                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::33                  943                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::34                  943                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::35                  943                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::36                  943                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::37                  938                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::38                  930                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::39                    1                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::40                    1                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::41                    1                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::42                    1                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::43                    1                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::44                    1                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::45                    1                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::46                    1                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.bytesPerActivate::samples         7239                       # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::mean   221.343279                       # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::gmean   190.705174                       # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::stdev    75.012809                       # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::32-63          924     12.76%     12.76% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::64-95           25      0.35%     13.11% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::96-127           25      0.35%     13.45% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::128-159           14      0.19%     13.65% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::160-191           24      0.33%     13.98% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::192-223           27      0.37%     14.35% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::224-255          915     12.64%     26.99% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::256-287         5285     73.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::total         7239                       # Bytes accessed per row activation
system.mem_ctrls10.rdPerTurnAround::samples          930                       # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::mean    29.720430                       # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::gmean    28.052789                       # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::stdev    10.666453                       # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::8-9             5      0.54%      0.54% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::16-17           98     10.54%     11.08% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::24-25          410     44.09%     55.16% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::32-33          220     23.66%     78.82% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::40-41          106     11.40%     90.22% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::48-49           47      5.05%     95.27% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::56-57           28      3.01%     98.28% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::64-65           10      1.08%     99.35% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::72-73            5      0.54%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::88-89            1      0.11%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::total          930                       # Reads before turning the bus around for writes
system.mem_ctrls10.wrPerTurnAround::samples          930                       # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::mean    24.120430                       # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::gmean    24.104162                       # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::stdev     0.974658                       # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::24            916     98.49%     98.49% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::32             14      1.51%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::total          930                       # Writes before turning the bus around for reads
system.mem_ctrls10.totQLat                  803936528                       # Total ticks spent queuing
system.mem_ctrls10.totMemAccLat            1272434528                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls10.totBusLat                 88448000                       # Total ticks spent in databus transfers
system.mem_ctrls10.avgQLat                   29085.98                       # Average queueing delay per DRAM burst
system.mem_ctrls10.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls10.avgMemAccLat              46035.98                       # Average memory access latency per DRAM burst
system.mem_ctrls10.avgRdBW                       1.66                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls10.avgWrBW                       1.35                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls10.avgRdBWSys                    1.66                       # Average system read bandwidth in MiByte/s
system.mem_ctrls10.avgWrBWSys                    1.35                       # Average system write bandwidth in MiByte/s
system.mem_ctrls10.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls10.busUtil                       0.03                       # Data bus utilization in percentage
system.mem_ctrls10.busUtilRead                   0.02                       # Data bus utilization in percentage for reads
system.mem_ctrls10.busUtilWrite                  0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls10.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls10.avgWrQLen                    30.74                       # Average write queue length when enqueuing
system.mem_ctrls10.readRowHits                  24152                       # Number of row buffer hits during reads
system.mem_ctrls10.writeRowHits                 18681                       # Number of row buffer hits during writes
system.mem_ctrls10.readRowHitRate               87.38                       # Row buffer hit rate for reads
system.mem_ctrls10.writeRowHitRate              83.25                       # Row buffer hit rate for writes
system.mem_ctrls10.avgGap                 85221416.93                       # Average gap between requests
system.mem_ctrls10.pageHitRate                  85.53                       # Row buffer hit rate, read and write combined
system.mem_ctrls10.memoryStateTime::IDLE 485719835574                       # Time in different power states
system.mem_ctrls10.memoryStateTime::REF   46862985600                       # Time in different power states
system.mem_ctrls10.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls10.memoryStateTime::ACT     753960794                       # Time in different power states
system.mem_ctrls10.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls10.actEnergy::0          5985705.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.actEnergy::1          6000825.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.actEnergy::2          6016550.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.actEnergy::3               6190128                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.preEnergy::0          4037976.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.preEnergy::1          4048176.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.preEnergy::2          4058784.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.preEnergy::3               4175880                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.readEnergy::0             19289088                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.readEnergy::1             19034496                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.readEnergy::2         19065945.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.readEnergy::3         19400908.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.writeEnergy::0        12767155.200000                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.writeEnergy::1        12663889.920000                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.writeEnergy::2        12783329.280000                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.writeEnergy::3        12932628.480000                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::0      50042849176.320007                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::1      50042849176.320007                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::2      50042849176.320007                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::3      50042849176.320007                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.actBackEnergy::0      14599576604.160002                       # Energy for active background per rank (pJ)
system.mem_ctrls10.actBackEnergy::1      14602117089.600000                       # Energy for active background per rank (pJ)
system.mem_ctrls10.actBackEnergy::2      14603629112.640001                       # Energy for active background per rank (pJ)
system.mem_ctrls10.actBackEnergy::3      14605984699.199999                       # Energy for active background per rank (pJ)
system.mem_ctrls10.preBackEnergy::0      161482576128                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.preBackEnergy::1      161480347632                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.preBackEnergy::2      161479021296                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.preBackEnergy::3      161476954992                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.totalEnergy::0        226167081833.280029                       # Total energy per rank (pJ)
system.mem_ctrls10.totalEnergy::1        226167061285.440002                       # Total energy per rank (pJ)
system.mem_ctrls10.totalEnergy::2        226167424194.240021                       # Total energy per rank (pJ)
system.mem_ctrls10.totalEnergy::3        226168488412.800018                       # Total energy per rank (pJ)
system.mem_ctrls10.averagePower::0          77.859232                       # Core power per rank (mW)
system.mem_ctrls10.averagePower::1          77.859224                       # Core power per rank (mW)
system.mem_ctrls10.averagePower::2          77.859349                       # Core power per rank (mW)
system.mem_ctrls10.averagePower::3          77.859716                       # Core power per rank (mW)
system.mem_ctrls12.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls12.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls12.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls12.atomic_min_count                 0                       # atomic min count
system.mem_ctrls12.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls12.bytes_read::system.cpu0.dtb.walker          768                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu0.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu0.data        85760                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu1.dtb.walker         1024                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu1.inst         1024                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu1.data       295168                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu2.inst          256                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu2.data       123904                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu3.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu3.inst          256                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu3.data        33536                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu4.inst         2048                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu4.data       118784                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu5.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu5.inst         3072                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu5.data       222464                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu7.inst         2560                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu7.data          512                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::total           894464                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu0.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu1.inst         1024                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu2.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu3.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu4.inst         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu5.inst         3072                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu7.inst         2560                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::total        11520                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_written::writebacks       723456                       # Number of bytes written to this memory
system.mem_ctrls12.bytes_written::total        723456                       # Number of bytes written to this memory
system.mem_ctrls12.num_reads::system.cpu0.dtb.walker            3                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu0.inst            9                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu0.data          335                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu1.dtb.walker            4                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu1.inst            4                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu1.data         1153                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu2.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu2.data          484                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu3.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu3.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu3.data          131                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu4.inst            8                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu4.data          464                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu5.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu5.inst           12                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu5.data          869                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu7.inst           10                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu7.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::total              3494                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_writes::writebacks         2826                       # Number of write requests responded to by this memory
system.mem_ctrls12.num_writes::total             2826                       # Number of write requests responded to by this memory
system.mem_ctrls12.bw_read::system.cpu0.dtb.walker         1440                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu0.inst         4320                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu0.data       160799                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu1.dtb.walker         1920                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu1.inst         1920                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu1.data       553436                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu2.inst          480                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu2.data       232318                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu3.dtb.walker          960                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu3.inst          480                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu3.data        62880                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu4.inst         3840                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu4.data       222718                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu5.dtb.walker          960                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu5.inst         5760                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu5.data       417117                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu7.inst         4800                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu7.data          960                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::total             1677109                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu0.inst         4320                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu1.inst         1920                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu2.inst          480                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu3.inst          480                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu4.inst         3840                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu5.inst         5760                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu7.inst         4800                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::total          21600                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_write::writebacks       1356471                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_write::total            1356471                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_total::writebacks       1356471                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu0.dtb.walker         1440                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu0.inst         4320                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu0.data       160799                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu1.dtb.walker         1920                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu1.inst         1920                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu1.data       553436                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu2.inst          480                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu2.data       232318                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu3.dtb.walker          960                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu3.inst          480                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu3.data        62880                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu4.inst         3840                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu4.data       222718                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu5.dtb.walker          960                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu5.inst         5760                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu5.data       417117                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu7.inst         4800                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu7.data          960                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::total            3033579                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.readReqs                      3494                       # Number of read requests accepted
system.mem_ctrls12.writeReqs                     2826                       # Number of write requests accepted
system.mem_ctrls12.readBursts                   27952                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls12.writeBursts                  22608                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls12.bytesReadDRAM               893984                       # Total number of bytes read from DRAM
system.mem_ctrls12.bytesReadWrQ                   480                       # Total number of bytes read from write queue
system.mem_ctrls12.bytesWritten                723200                       # Total number of bytes written to DRAM
system.mem_ctrls12.bytesReadSys                894464                       # Total read bytes from the system interface side
system.mem_ctrls12.bytesWrittenSys             723456                       # Total written bytes from the system interface side
system.mem_ctrls12.servicedByWrQ                   15                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls12.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls12.neitherReadNorWriteReqs           76                       # Number of requests that are neither read nor write
system.mem_ctrls12.perBankRdBursts::0            3480                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::1            3513                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::2            3448                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::3            3424                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::4            3528                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::5            3512                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::6            3488                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::7            3544                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::0            2856                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::1            2816                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::2            2769                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::3            2784                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::4            2824                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::5            2847                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::6            2832                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::7            2872                       # Per bank write bursts
system.mem_ctrls12.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls12.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls12.totGap                533332206000                       # Total gap between requests
system.mem_ctrls12.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::5               27952                       # Read request sizes (log2)
system.mem_ctrls12.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::5              22608                       # Write request sizes (log2)
system.mem_ctrls12.rdQLenPdf::0                  3492                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::1                  3491                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::2                  3491                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::3                  3491                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::4                  3491                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::5                  3491                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::6                  3491                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::7                  3491                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::8                     1                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::9                     1                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::10                    1                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::11                    1                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::12                    1                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::13                    1                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::14                    1                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::15                    1                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::15                  934                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::16                  934                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::17                  935                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::18                  935                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::19                  935                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::20                  935                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::21                  935                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::22                  935                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::23                  936                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::24                  936                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::25                  936                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::26                  936                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::27                  936                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::28                  936                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::29                  942                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::30                  955                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::31                  954                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::32                  954                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::33                  953                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::34                  953                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::35                  953                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::36                  953                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::37                  947                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::38                  934                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::39                    2                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::40                    2                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::41                    2                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::42                    2                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::43                    2                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::44                    2                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::45                    2                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::46                    2                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.bytesPerActivate::samples         7312                       # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::mean   221.168490                       # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::gmean   190.663312                       # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::stdev    74.999279                       # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::32-63          922     12.61%     12.61% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::64-95           39      0.53%     13.14% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::96-127           26      0.36%     13.50% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::128-159           17      0.23%     13.73% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::160-191           27      0.37%     14.10% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::192-223           42      0.57%     14.67% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::224-255          908     12.42%     27.09% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::256-287         5331     72.91%    100.00% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::total         7312                       # Bytes accessed per row activation
system.mem_ctrls12.rdPerTurnAround::samples          935                       # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::mean    29.870588                       # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::gmean    27.978817                       # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::stdev    11.440253                       # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::8-9             5      0.53%      0.53% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::16-17          130     13.90%     14.44% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::24-25          368     39.36%     53.80% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::32-33          213     22.78%     76.58% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::40-41          122     13.05%     89.63% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::48-49           57      6.10%     95.72% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::56-57           21      2.25%     97.97% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::64-65            9      0.96%     98.93% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::72-73            5      0.53%     99.47% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::80-81            2      0.21%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::88-89            2      0.21%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::96-97            1      0.11%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::total          935                       # Reads before turning the bus around for writes
system.mem_ctrls12.wrPerTurnAround::samples          935                       # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::mean    24.171123                       # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::gmean    24.145895                       # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::stdev     1.205191                       # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::18              1      0.11%      0.11% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::22              1      0.11%      0.21% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::24            912     97.54%     97.75% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::32             21      2.25%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::total          935                       # Writes before turning the bus around for reads
system.mem_ctrls12.totQLat                  790200628                       # Total ticks spent queuing
system.mem_ctrls12.totMemAccLat            1263732778                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls12.totBusLat                 89398400                       # Total ticks spent in databus transfers
system.mem_ctrls12.avgQLat                   28285.09                       # Average queueing delay per DRAM burst
system.mem_ctrls12.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls12.avgMemAccLat              45235.09                       # Average memory access latency per DRAM burst
system.mem_ctrls12.avgRdBW                       1.68                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls12.avgWrBW                       1.36                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls12.avgRdBWSys                    1.68                       # Average system read bandwidth in MiByte/s
system.mem_ctrls12.avgWrBWSys                    1.36                       # Average system write bandwidth in MiByte/s
system.mem_ctrls12.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls12.busUtil                       0.03                       # Data bus utilization in percentage
system.mem_ctrls12.busUtilRead                   0.02                       # Data bus utilization in percentage for reads
system.mem_ctrls12.busUtilWrite                  0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls12.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls12.avgWrQLen                    31.07                       # Average write queue length when enqueuing
system.mem_ctrls12.readRowHits                  24418                       # Number of row buffer hits during reads
system.mem_ctrls12.writeRowHits                 18807                       # Number of row buffer hits during writes
system.mem_ctrls12.readRowHitRate               87.40                       # Row buffer hit rate for reads
system.mem_ctrls12.writeRowHitRate              83.19                       # Row buffer hit rate for writes
system.mem_ctrls12.avgGap                 84388007.28                       # Average gap between requests
system.mem_ctrls12.pageHitRate                  85.52                       # Row buffer hit rate, read and write combined
system.mem_ctrls12.memoryStateTime::IDLE 485705403251                       # Time in different power states
system.mem_ctrls12.memoryStateTime::REF   46863070200                       # Time in different power states
system.mem_ctrls12.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls12.memoryStateTime::ACT     768326931                       # Time in different power states
system.mem_ctrls12.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls12.actEnergy::0          6034694.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.actEnergy::1          6055257.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.actEnergy::2          6127833.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.actEnergy::3          6220972.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.preEnergy::0          4071024.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.preEnergy::1          4084896.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.preEnergy::2          4133856.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.preEnergy::3               4196688                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.readEnergy::0         19414886.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.readEnergy::1         19405401.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.readEnergy::2         19445337.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.readEnergy::3         19709913.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.writeEnergy::0        12839731.200000                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.writeEnergy::1        12694164.480000                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.writeEnergy::2        12982394.880000                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.writeEnergy::3        13032161.280000                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::0      50042849176.320007                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::1      50042849176.320007                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::2      50042849176.320007                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::3      50042849176.320007                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.actBackEnergy::0      14601994407.360001                       # Energy for active background per rank (pJ)
system.mem_ctrls12.actBackEnergy::1      14604446465.280001                       # Energy for active background per rank (pJ)
system.mem_ctrls12.actBackEnergy::2      14604625399.680002                       # Energy for active background per rank (pJ)
system.mem_ctrls12.actBackEnergy::3      14606881833.600000                       # Energy for active background per rank (pJ)
system.mem_ctrls12.preBackEnergy::0      161480455248                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.preBackEnergy::1      161478304320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.preBackEnergy::2      161478147360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.preBackEnergy::3      161476168032                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.totalEnergy::0        226167659167.679993                       # Total energy per rank (pJ)
system.mem_ctrls12.totalEnergy::1        226167839681.279999                       # Total energy per rank (pJ)
system.mem_ctrls12.totalEnergy::2        226168311358.080017                       # Total energy per rank (pJ)
system.mem_ctrls12.totalEnergy::3        226169058777.600006                       # Total energy per rank (pJ)
system.mem_ctrls12.averagePower::0          77.859430                       # Core power per rank (mW)
system.mem_ctrls12.averagePower::1          77.859492                       # Core power per rank (mW)
system.mem_ctrls12.averagePower::2          77.859655                       # Core power per rank (mW)
system.mem_ctrls12.averagePower::3          77.859912                       # Core power per rank (mW)
system.mem_ctrls07.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls07.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls07.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls07.atomic_min_count                 0                       # atomic min count
system.mem_ctrls07.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls07.bytes_read::system.cpu0.inst         1536                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu0.data        86528                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu1.inst         1024                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu1.data       291584                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu2.inst          256                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu2.data       134144                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu3.inst         1536                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu3.data        34304                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu4.inst          512                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu4.data       122624                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu5.inst         2816                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu5.data       212480                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu7.inst         2048                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu7.data          512                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::total           891904                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu0.inst         1536                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu1.inst         1024                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu2.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu3.inst         1536                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu4.inst          512                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu5.inst         2816                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu7.inst         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::total         9728                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_written::writebacks       719616                       # Number of bytes written to this memory
system.mem_ctrls07.bytes_written::total        719616                       # Number of bytes written to this memory
system.mem_ctrls07.num_reads::system.cpu0.inst            6                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu0.data          338                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu1.inst            4                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu1.data         1139                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu2.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu2.data          524                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu3.inst            6                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu3.data          134                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu4.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu4.data          479                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu5.inst           11                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu5.data          830                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu7.inst            8                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu7.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::total              3484                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_writes::writebacks         2811                       # Number of write requests responded to by this memory
system.mem_ctrls07.num_writes::total             2811                       # Number of write requests responded to by this memory
system.mem_ctrls07.bw_read::system.cpu0.inst         2880                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu0.data       162239                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu1.inst         1920                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu1.data       546716                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu2.inst          480                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu2.data       251518                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu3.inst         2880                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu3.data        64320                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu4.inst          960                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu4.data       229918                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu5.inst         5280                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu5.data       398397                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu7.inst         3840                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu7.data          960                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::total             1672309                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu0.inst         2880                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu1.inst         1920                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu2.inst          480                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu3.inst         2880                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu4.inst          960                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu5.inst         5280                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu7.inst         3840                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::total          18240                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_write::writebacks       1349271                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_write::total            1349271                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_total::writebacks       1349271                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu0.inst         2880                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu0.data       162239                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu1.inst         1920                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu1.data       546716                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu2.inst          480                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu2.data       251518                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu3.inst         2880                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu3.data        64320                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu4.inst          960                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu4.data       229918                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu5.inst         5280                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu5.data       398397                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu7.inst         3840                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu7.data          960                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::total            3021580                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.readReqs                      3484                       # Number of read requests accepted
system.mem_ctrls07.writeReqs                     2811                       # Number of write requests accepted
system.mem_ctrls07.readBursts                   27872                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls07.writeBursts                  22488                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls07.bytesReadDRAM               891040                       # Total number of bytes read from DRAM
system.mem_ctrls07.bytesReadWrQ                   864                       # Total number of bytes read from write queue
system.mem_ctrls07.bytesWritten                719360                       # Total number of bytes written to DRAM
system.mem_ctrls07.bytesReadSys                891904                       # Total read bytes from the system interface side
system.mem_ctrls07.bytesWrittenSys             719616                       # Total written bytes from the system interface side
system.mem_ctrls07.servicedByWrQ                   27                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls07.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls07.neitherReadNorWriteReqs           63                       # Number of requests that are neither read nor write
system.mem_ctrls07.perBankRdBursts::0            3520                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::1            3488                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::2            3545                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::3            3400                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::4            3504                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::5            3452                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::6            3504                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::7            3432                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::0            2848                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::1            2817                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::2            2848                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::3            2728                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::4            2800                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::5            2832                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::6            2855                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::7            2752                       # Per bank write bursts
system.mem_ctrls07.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls07.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls07.totGap                533473915000                       # Total gap between requests
system.mem_ctrls07.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::5               27872                       # Read request sizes (log2)
system.mem_ctrls07.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::5              22488                       # Write request sizes (log2)
system.mem_ctrls07.rdQLenPdf::0                  3480                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::1                  3479                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::2                  3479                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::3                  3479                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::4                  3478                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::5                  3479                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::6                  3479                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::7                  3479                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::8                     2                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::9                     2                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::10                    2                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::11                    2                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::12                    2                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::13                    1                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::14                    1                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::15                    1                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::15                  930                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::16                  930                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::17                  930                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::18                  930                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::19                  932                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::20                  932                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::21                  932                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::22                  932                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::23                  932                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::24                  932                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::25                  932                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::26                  932                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::27                  931                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::28                  931                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::29                  938                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::30                  947                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::31                  947                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::32                  947                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::33                  947                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::34                  947                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::35                  946                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::36                  946                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::37                  939                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::38                  930                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::39                    2                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::40                    2                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::41                    2                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::42                    2                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::43                    2                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::44                    2                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::45                    2                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::46                    2                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.bytesPerActivate::samples         7293                       # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::mean   220.814480                       # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::gmean   190.205122                       # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::stdev    75.253816                       # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::32-63          922     12.64%     12.64% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::64-95           40      0.55%     13.19% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::96-127           32      0.44%     13.63% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::128-159           26      0.36%     13.99% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::160-191           27      0.37%     14.36% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::192-223           44      0.60%     14.96% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::224-255          892     12.23%     27.19% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::256-287         5310     72.81%    100.00% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::total         7293                       # Bytes accessed per row activation
system.mem_ctrls07.rdPerTurnAround::samples          931                       # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::mean    29.900107                       # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::stdev    10.961894                       # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::0-1             1      0.11%      0.11% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::8-9            14      1.50%      1.61% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::16-17           89      9.56%     11.17% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::24-25          381     40.92%     52.09% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::28-29            1      0.11%     52.20% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::32-33          239     25.67%     77.87% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::40-41          116     12.46%     90.33% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::48-49           55      5.91%     96.24% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::56-57           22      2.36%     98.60% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::64-65            6      0.64%     99.25% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::72-73            3      0.32%     99.57% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::88-89            2      0.21%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::96-97            2      0.21%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::total          931                       # Reads before turning the bus around for writes
system.mem_ctrls07.wrPerTurnAround::samples          931                       # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::mean    24.146079                       # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::gmean    24.121359                       # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::stdev     1.178724                       # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::16              1      0.11%      0.11% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::20              2      0.21%      0.32% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::24            909     97.64%     97.96% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::32             19      2.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::total          931                       # Writes before turning the bus around for reads
system.mem_ctrls07.totQLat                  802269482                       # Total ticks spent queuing
system.mem_ctrls07.totMemAccLat            1274242232                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls07.totBusLat                 89104000                       # Total ticks spent in databus transfers
system.mem_ctrls07.avgQLat                   28811.98                       # Average queueing delay per DRAM burst
system.mem_ctrls07.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls07.avgMemAccLat              45761.98                       # Average memory access latency per DRAM burst
system.mem_ctrls07.avgRdBW                       1.67                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls07.avgWrBW                       1.35                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls07.avgRdBWSys                    1.67                       # Average system read bandwidth in MiByte/s
system.mem_ctrls07.avgWrBWSys                    1.35                       # Average system write bandwidth in MiByte/s
system.mem_ctrls07.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls07.busUtil                       0.03                       # Data bus utilization in percentage
system.mem_ctrls07.busUtilRead                   0.02                       # Data bus utilization in percentage for reads
system.mem_ctrls07.busUtilWrite                  0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls07.avgRdQLen                     7.99                       # Average read queue length when enqueuing
system.mem_ctrls07.avgWrQLen                    31.13                       # Average write queue length when enqueuing
system.mem_ctrls07.readRowHits                  24329                       # Number of row buffer hits during reads
system.mem_ctrls07.writeRowHits                 18703                       # Number of row buffer hits during writes
system.mem_ctrls07.readRowHitRate               87.37                       # Row buffer hit rate for reads
system.mem_ctrls07.writeRowHitRate              83.17                       # Row buffer hit rate for writes
system.mem_ctrls07.avgGap                 84745657.66                       # Average gap between requests
system.mem_ctrls07.pageHitRate                  85.49                       # Row buffer hit rate, read and write combined
system.mem_ctrls07.memoryStateTime::IDLE 485702721836                       # Time in different power states
system.mem_ctrls07.memoryStateTime::REF   46862985600                       # Time in different power states
system.mem_ctrls07.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls07.memoryStateTime::ACT     771074532                       # Time in different power states
system.mem_ctrls07.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls07.actEnergy::0          6107875.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.actEnergy::1               6087312                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.actEnergy::2          6079449.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.actEnergy::3          6197990.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.preEnergy::0               4120392                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.preEnergy::1               4106520                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.preEnergy::2          4101216.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.preEnergy::3          4181184.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.readEnergy::0             19758336                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.readEnergy::1         19397913.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.readEnergy::2         19256140.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.readEnergy::3         19536691.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.writeEnergy::0        12906501.120000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.writeEnergy::1        12740198.400000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.writeEnergy::2        12843048.960000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.writeEnergy::3        12959170.560000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::0      50042849176.320007                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::1      50042849176.320007                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::2      50042849176.320007                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::3      50042849176.320007                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.actBackEnergy::0      14601607646.400000                       # Energy for active background per rank (pJ)
system.mem_ctrls07.actBackEnergy::1       14604315192                       # Energy for active background per rank (pJ)
system.mem_ctrls07.actBackEnergy::2      14602200865.920000                       # Energy for active background per rank (pJ)
system.mem_ctrls07.actBackEnergy::3      14606347602.240000                       # Energy for active background per rank (pJ)
system.mem_ctrls07.preBackEnergy::0      161480794512                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.preBackEnergy::1      161478419472                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.preBackEnergy::2      161480274144                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.preBackEnergy::3      161476636656                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.totalEnergy::0        226168144439.040009                       # Total energy per rank (pJ)
system.mem_ctrls07.totalEnergy::1        226167915784.320007                       # Total energy per rank (pJ)
system.mem_ctrls07.totalEnergy::2        226167604041.600037                       # Total energy per rank (pJ)
system.mem_ctrls07.totalEnergy::3        226168708470.720001                       # Total energy per rank (pJ)
system.mem_ctrls07.averagePower::0          77.859597                       # Core power per rank (mW)
system.mem_ctrls07.averagePower::1          77.859519                       # Core power per rank (mW)
system.mem_ctrls07.averagePower::2          77.859411                       # Core power per rank (mW)
system.mem_ctrls07.averagePower::3          77.859792                       # Core power per rank (mW)
system.mem_ctrls01.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls01.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls01.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls01.atomic_min_count                 0                       # atomic min count
system.mem_ctrls01.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls01.bytes_read::system.cpu0.inst         1280                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu0.data        87808                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu1.inst          512                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu1.data       290560                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu2.inst          256                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu2.data       130304                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu3.inst          512                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu3.data        32512                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu4.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu4.data       116480                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu5.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu5.data       219136                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu7.inst         1792                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu7.data         1280                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::total           887040                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu0.inst         1280                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu1.inst          512                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu2.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu3.inst          512                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu4.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu5.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu7.inst         1792                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::total         8960                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_written::writebacks       714752                       # Number of bytes written to this memory
system.mem_ctrls01.bytes_written::total        714752                       # Number of bytes written to this memory
system.mem_ctrls01.num_reads::system.cpu0.inst            5                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu0.data          343                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu1.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu1.data         1135                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu2.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu2.data          509                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu3.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu3.data          127                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu4.inst            9                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu4.data          455                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu5.inst            9                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu5.data          856                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu7.inst            7                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu7.data            5                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::total              3465                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_writes::writebacks         2792                       # Number of write requests responded to by this memory
system.mem_ctrls01.num_writes::total             2792                       # Number of write requests responded to by this memory
system.mem_ctrls01.bw_read::system.cpu0.inst         2400                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu0.data       164639                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu1.inst          960                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu1.data       544796                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu2.inst          480                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu2.data       244318                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu3.inst          960                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu3.data        60960                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu4.inst         4320                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu4.data       218399                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu5.inst         4320                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu5.data       410877                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu7.inst         3360                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu7.data         2400                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::total             1663189                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu0.inst         2400                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu1.inst          960                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu2.inst          480                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu3.inst          960                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu4.inst         4320                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu5.inst         4320                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu7.inst         3360                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::total          16800                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_write::writebacks       1340151                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_write::total            1340151                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_total::writebacks       1340151                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu0.inst         2400                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu0.data       164639                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu1.inst          960                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu1.data       544796                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu2.inst          480                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu2.data       244318                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu3.inst          960                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu3.data        60960                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu4.inst         4320                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu4.data       218399                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu5.inst         4320                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu5.data       410877                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu7.inst         3360                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu7.data         2400                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::total            3003340                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.readReqs                      3465                       # Number of read requests accepted
system.mem_ctrls01.writeReqs                     2792                       # Number of write requests accepted
system.mem_ctrls01.readBursts                   27720                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls01.writeBursts                  22336                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls01.bytesReadDRAM               886272                       # Total number of bytes read from DRAM
system.mem_ctrls01.bytesReadWrQ                   768                       # Total number of bytes read from write queue
system.mem_ctrls01.bytesWritten                714752                       # Total number of bytes written to DRAM
system.mem_ctrls01.bytesReadSys                887040                       # Total read bytes from the system interface side
system.mem_ctrls01.bytesWrittenSys             714752                       # Total written bytes from the system interface side
system.mem_ctrls01.servicedByWrQ                   24                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls01.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls01.neitherReadNorWriteReqs            5                       # Number of requests that are neither read nor write
system.mem_ctrls01.perBankRdBursts::0            3464                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::1            3400                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::2            3496                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::3            3408                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::4            3528                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::5            3448                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::6            3504                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::7            3448                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::0            2824                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::1            2768                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::2            2776                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::3            2760                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::4            2824                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::5            2776                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::6            2832                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::7            2776                       # Per bank write bursts
system.mem_ctrls01.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls01.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls01.totGap                533337085000                       # Total gap between requests
system.mem_ctrls01.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::5               27720                       # Read request sizes (log2)
system.mem_ctrls01.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::5              22336                       # Write request sizes (log2)
system.mem_ctrls01.rdQLenPdf::0                  3460                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::1                  3460                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::2                  3460                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::3                  3460                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::4                  3461                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::5                  3461                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::6                  3461                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::7                  3461                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::8                     2                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::9                     2                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::10                    2                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::11                    2                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::12                    1                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::13                    1                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::14                    1                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::15                    1                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::15                  926                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::16                  926                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::17                  926                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::18                  926                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::19                  927                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::20                  927                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::21                  927                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::22                  927                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::23                  927                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::24                  927                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::25                  927                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::26                  927                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::27                  927                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::28                  927                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::29                  928                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::30                  936                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::31                  937                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::32                  937                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::33                  937                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::34                  937                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::35                  936                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::36                  936                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::37                  935                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::38                  927                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::39                    2                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::40                    2                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::41                    2                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::42                    2                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::43                    2                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::44                    2                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::45                    2                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::46                    2                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.bytesPerActivate::samples         7256                       # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::mean   220.648291                       # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::gmean   190.150829                       # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::stdev    75.210003                       # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::32-63          911     12.56%     12.56% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::64-95           43      0.59%     13.15% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::96-127           38      0.52%     13.67% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::128-159           24      0.33%     14.00% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::160-191           37      0.51%     14.51% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::192-223           47      0.65%     15.16% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::224-255          890     12.27%     27.43% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::256-287         5266     72.57%    100.00% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::total         7256                       # Bytes accessed per row activation
system.mem_ctrls01.rdPerTurnAround::samples          927                       # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::mean    29.868393                       # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::gmean    28.022551                       # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::stdev    11.311224                       # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::8-9            10      1.08%      1.08% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::16-17           97     10.46%     11.54% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::24-25          402     43.37%     54.91% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::32-33          216     23.30%     78.21% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::40-41          110     11.87%     90.08% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::48-49           50      5.39%     95.47% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::56-57           17      1.83%     97.30% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::64-65           12      1.29%     98.60% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::72-73            9      0.97%     99.57% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::80-81            3      0.32%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::88-89            1      0.11%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::total          927                       # Reads before turning the bus around for writes
system.mem_ctrls01.wrPerTurnAround::samples          927                       # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::mean    24.094930                       # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::gmean    24.080070                       # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::stdev     0.924613                       # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::20              2      0.22%      0.22% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::24            913     98.49%     98.71% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::32             12      1.29%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::total          927                       # Writes before turning the bus around for reads
system.mem_ctrls01.totQLat                  804727252                       # Total ticks spent queuing
system.mem_ctrls01.totMemAccLat            1274174452                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls01.totBusLat                 88627200                       # Total ticks spent in databus transfers
system.mem_ctrls01.avgQLat                   29055.72                       # Average queueing delay per DRAM burst
system.mem_ctrls01.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls01.avgMemAccLat              46005.72                       # Average memory access latency per DRAM burst
system.mem_ctrls01.avgRdBW                       1.66                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls01.avgWrBW                       1.34                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls01.avgRdBWSys                    1.66                       # Average system read bandwidth in MiByte/s
system.mem_ctrls01.avgWrBWSys                    1.34                       # Average system write bandwidth in MiByte/s
system.mem_ctrls01.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls01.busUtil                       0.03                       # Data bus utilization in percentage
system.mem_ctrls01.busUtilRead                   0.02                       # Data bus utilization in percentage for reads
system.mem_ctrls01.busUtilWrite                  0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls01.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls01.avgWrQLen                    31.04                       # Average write queue length when enqueuing
system.mem_ctrls01.readRowHits                  24199                       # Number of row buffer hits during reads
system.mem_ctrls01.writeRowHits                 18577                       # Number of row buffer hits during writes
system.mem_ctrls01.readRowHitRate               87.37                       # Row buffer hit rate for reads
system.mem_ctrls01.writeRowHitRate              83.17                       # Row buffer hit rate for writes
system.mem_ctrls01.avgGap                 85238466.52                       # Average gap between requests
system.mem_ctrls01.pageHitRate                  85.50                       # Row buffer hit rate, read and write combined
system.mem_ctrls01.memoryStateTime::IDLE 485716628856                       # Time in different power states
system.mem_ctrls01.memoryStateTime::REF   46862985600                       # Time in different power states
system.mem_ctrls01.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls01.memoryStateTime::ACT     757167512                       # Time in different power states
system.mem_ctrls01.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls01.actEnergy::0          6027436.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.actEnergy::1          6097593.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.actEnergy::2               6135696                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.actEnergy::3          6281452.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.preEnergy::0               4066128                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.preEnergy::1          4113456.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.preEnergy::2               4139160                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.preEnergy::3               4237488                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.readEnergy::0         19349491.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.readEnergy::1             19593600                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.readEnergy::2         19583116.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.readEnergy::3         19785292.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.writeEnergy::0            12773376                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.writeEnergy::1        12813603.840000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.writeEnergy::2        12912721.920000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.writeEnergy::3        13032161.280000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::0      50042849176.320007                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::1      50042849176.320007                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::2      50042849176.320007                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::3      50042849176.320007                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.actBackEnergy::0      14601090214.080002                       # Energy for active background per rank (pJ)
system.mem_ctrls01.actBackEnergy::1      14601780123.840000                       # Energy for active background per rank (pJ)
system.mem_ctrls01.actBackEnergy::2      14603727061.440001                       # Energy for active background per rank (pJ)
system.mem_ctrls01.actBackEnergy::3      14608546197.120001                       # Energy for active background per rank (pJ)
system.mem_ctrls01.preBackEnergy::0      161481248400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.preBackEnergy::1      161480643216                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.preBackEnergy::2      161478935376                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.preBackEnergy::3      161474708064                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.totalEnergy::0        226167404222.400024                       # Total energy per rank (pJ)
system.mem_ctrls01.totalEnergy::1        226167890769.600006                       # Total energy per rank (pJ)
system.mem_ctrls01.totalEnergy::2        226168282308.480011                       # Total energy per rank (pJ)
system.mem_ctrls01.totalEnergy::3        226169439832.320007                       # Total energy per rank (pJ)
system.mem_ctrls01.averagePower::0          77.859343                       # Core power per rank (mW)
system.mem_ctrls01.averagePower::1          77.859510                       # Core power per rank (mW)
system.mem_ctrls01.averagePower::2          77.859645                       # Core power per rank (mW)
system.mem_ctrls01.averagePower::3          77.860043                       # Core power per rank (mW)
system.mem_ctrls11.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls11.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls11.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls11.atomic_min_count                 0                       # atomic min count
system.mem_ctrls11.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls11.bytes_read::system.cpu0.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu0.inst         1792                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu0.data        84224                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu1.dtb.walker         1024                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu1.inst         1792                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu1.data       292864                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu2.inst          256                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu2.data       124160                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu3.inst          768                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu3.data        33536                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu4.inst         1280                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu4.data       121088                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu5.dtb.walker         1024                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu5.inst         1280                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu5.data       219904                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu7.inst         1792                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu7.data          768                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::total           888064                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu0.inst         1792                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu1.inst         1792                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu2.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu3.inst          768                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu4.inst         1280                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu5.inst         1280                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu7.inst         1792                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::total         8960                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_written::writebacks       714496                       # Number of bytes written to this memory
system.mem_ctrls11.bytes_written::total        714496                       # Number of bytes written to this memory
system.mem_ctrls11.num_reads::system.cpu0.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu0.inst            7                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu0.data          329                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu1.dtb.walker            4                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu1.inst            7                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu1.data         1144                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu2.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu2.data          485                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu3.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu3.data          131                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu4.inst            5                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu4.data          473                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu5.dtb.walker            4                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu5.inst            5                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu5.data          859                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu7.inst            7                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu7.data            3                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::total              3469                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_writes::writebacks         2791                       # Number of write requests responded to by this memory
system.mem_ctrls11.num_writes::total             2791                       # Number of write requests responded to by this memory
system.mem_ctrls11.bw_read::system.cpu0.dtb.walker          960                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu0.inst         3360                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu0.data       157919                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu1.dtb.walker         1920                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu1.inst         3360                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu1.data       549116                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu2.inst          480                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu2.data       232798                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu3.inst         1440                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu3.data        62880                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu4.inst         2400                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu4.data       227038                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu5.dtb.walker         1920                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu5.inst         2400                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu5.data       412317                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu7.inst         3360                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu7.data         1440                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::total             1665109                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu0.inst         3360                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu1.inst         3360                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu2.inst          480                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu3.inst         1440                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu4.inst         2400                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu5.inst         2400                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu7.inst         3360                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::total          16800                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_write::writebacks       1339671                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_write::total            1339671                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_total::writebacks       1339671                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu0.dtb.walker          960                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu0.inst         3360                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu0.data       157919                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu1.dtb.walker         1920                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu1.inst         3360                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu1.data       549116                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu2.inst          480                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu2.data       232798                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu3.inst         1440                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu3.data        62880                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu4.inst         2400                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu4.data       227038                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu5.dtb.walker         1920                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu5.inst         2400                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu5.data       412317                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu7.inst         3360                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu7.data         1440                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::total            3004780                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.readReqs                      3469                       # Number of read requests accepted
system.mem_ctrls11.writeReqs                     2791                       # Number of write requests accepted
system.mem_ctrls11.readBursts                   27752                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls11.writeBursts                  22328                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls11.bytesReadDRAM               888064                       # Total number of bytes read from DRAM
system.mem_ctrls11.bytesReadWrQ                     0                       # Total number of bytes read from write queue
system.mem_ctrls11.bytesWritten                714240                       # Total number of bytes written to DRAM
system.mem_ctrls11.bytesReadSys                888064                       # Total read bytes from the system interface side
system.mem_ctrls11.bytesWrittenSys             714496                       # Total written bytes from the system interface side
system.mem_ctrls11.servicedByWrQ                    0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls11.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls11.neitherReadNorWriteReqs           88                       # Number of requests that are neither read nor write
system.mem_ctrls11.perBankRdBursts::0            3448                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::1            3488                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::2            3432                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::3            3440                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::4            3472                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::5            3416                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::6            3496                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::7            3560                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::0            2744                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::1            2776                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::2            2728                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::3            2768                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::4            2792                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::5            2768                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::6            2848                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::7            2896                       # Per bank write bursts
system.mem_ctrls11.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls11.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls11.totGap                533336972000                       # Total gap between requests
system.mem_ctrls11.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::5               27752                       # Read request sizes (log2)
system.mem_ctrls11.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::5              22328                       # Write request sizes (log2)
system.mem_ctrls11.rdQLenPdf::0                  3468                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::1                  3468                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::2                  3468                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::3                  3468                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::4                  3468                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::5                  3468                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::6                  3468                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::7                  3468                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::8                     1                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::9                     1                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::10                    1                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::11                    1                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::12                    1                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::13                    1                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::14                    1                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::15                    1                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::15                  923                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::16                  923                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::17                  923                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::18                  923                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::19                  924                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::20                  924                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::21                  924                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::22                  924                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::23                  925                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::24                  925                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::25                  925                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::26                  925                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::27                  925                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::28                  925                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::29                  930                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::30                  943                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::31                  942                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::32                  943                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::33                  943                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::34                  943                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::35                  942                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::36                  942                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::37                  937                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::38                  924                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::39                    1                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.bytesPerActivate::samples         7252                       # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::mean   220.946498                       # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::gmean   190.529642                       # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::stdev    75.034860                       # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::32-63          907     12.51%     12.51% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::64-95           45      0.62%     13.13% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::96-127           34      0.47%     13.60% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::128-159           15      0.21%     13.80% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::160-191           40      0.55%     14.35% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::192-223           41      0.57%     14.92% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::224-255          893     12.31%     27.23% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::256-287         5277     72.77%    100.00% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::total         7252                       # Bytes accessed per row activation
system.mem_ctrls11.rdPerTurnAround::samples          924                       # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::mean    30.008658                       # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::stdev    10.718092                       # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::0-1             1      0.11%      0.11% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::8-9            17      1.84%      1.95% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::16-17           79      8.55%     10.50% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::24-25          379     41.02%     51.52% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::32-33          237     25.65%     77.16% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::40-41          120     12.99%     90.15% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::48-49           52      5.63%     95.78% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::56-57           27      2.92%     98.70% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::64-65            6      0.65%     99.35% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::72-73            3      0.32%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::80-81            3      0.32%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::total          924                       # Reads before turning the bus around for writes
system.mem_ctrls11.wrPerTurnAround::samples          924                       # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::mean    24.155844                       # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::gmean    24.132868                       # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::stdev     1.152302                       # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::20              2      0.22%      0.22% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::24            903     97.73%     97.94% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::32             19      2.06%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::total          924                       # Writes before turning the bus around for reads
system.mem_ctrls11.totQLat                  800869420                       # Total ticks spent queuing
system.mem_ctrls11.totMemAccLat            1271265820                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls11.totBusLat                 88806400                       # Total ticks spent in databus transfers
system.mem_ctrls11.avgQLat                   28858.08                       # Average queueing delay per DRAM burst
system.mem_ctrls11.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls11.avgMemAccLat              45808.08                       # Average memory access latency per DRAM burst
system.mem_ctrls11.avgRdBW                       1.67                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls11.avgWrBW                       1.34                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls11.avgRdBWSys                    1.67                       # Average system read bandwidth in MiByte/s
system.mem_ctrls11.avgWrBWSys                    1.34                       # Average system write bandwidth in MiByte/s
system.mem_ctrls11.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls11.busUtil                       0.03                       # Data bus utilization in percentage
system.mem_ctrls11.busUtilRead                   0.02                       # Data bus utilization in percentage for reads
system.mem_ctrls11.busUtilWrite                  0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls11.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls11.avgWrQLen                    31.20                       # Average write queue length when enqueuing
system.mem_ctrls11.readRowHits                  24249                       # Number of row buffer hits during reads
system.mem_ctrls11.writeRowHits                 18571                       # Number of row buffer hits during writes
system.mem_ctrls11.readRowHitRate               87.38                       # Row buffer hit rate for reads
system.mem_ctrls11.writeRowHitRate              83.17                       # Row buffer hit rate for writes
system.mem_ctrls11.avgGap                 85197599.36                       # Average gap between requests
system.mem_ctrls11.pageHitRate                  85.50                       # Row buffer hit rate, read and write combined
system.mem_ctrls11.memoryStateTime::IDLE 485700523988                       # Time in different power states
system.mem_ctrls11.memoryStateTime::REF   46862985600                       # Time in different power states
system.mem_ctrls11.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls11.memoryStateTime::ACT     773347880                       # Time in different power states
system.mem_ctrls11.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls11.actEnergy::0          6050419.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.actEnergy::1          6037718.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.actEnergy::2          6013526.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.actEnergy::3          6239721.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.preEnergy::0               4081632                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.preEnergy::1          4073064.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.preEnergy::2          4056744.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.preEnergy::3               4209336                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.readEnergy::0             19720896                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.readEnergy::1         19398412.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.readEnergy::2         19097894.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.readEnergy::3             19578624                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.writeEnergy::0        12756787.200000                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.writeEnergy::1        12733562.880000                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.writeEnergy::2        12733562.880000                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.writeEnergy::3        13012669.440000                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::0      50042849176.320007                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::1      50042849176.320007                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::2      50042849176.320007                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::3      50042849176.320007                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.actBackEnergy::0      14601209284.799999                       # Energy for active background per rank (pJ)
system.mem_ctrls11.actBackEnergy::1      14603280874.560001                       # Energy for active background per rank (pJ)
system.mem_ctrls11.actBackEnergy::2      14604167666.880001                       # Energy for active background per rank (pJ)
system.mem_ctrls11.actBackEnergy::3      14607563535.360001                       # Energy for active background per rank (pJ)
system.mem_ctrls11.preBackEnergy::0      161481143952                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.preBackEnergy::1      161479326768                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.preBackEnergy::2      161478548880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.preBackEnergy::3      161475570048                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.totalEnergy::0        226167812147.519989                       # Total energy per rank (pJ)
system.mem_ctrls11.totalEnergy::1        226167699576.960022                       # Total energy per rank (pJ)
system.mem_ctrls11.totalEnergy::2        226167467450.880005                       # Total energy per rank (pJ)
system.mem_ctrls11.totalEnergy::3        226169023110.720001                       # Total energy per rank (pJ)
system.mem_ctrls11.averagePower::0          77.859483                       # Core power per rank (mW)
system.mem_ctrls11.averagePower::1          77.859444                       # Core power per rank (mW)
system.mem_ctrls11.averagePower::2          77.859364                       # Core power per rank (mW)
system.mem_ctrls11.averagePower::3          77.859900                       # Core power per rank (mW)
system.realview.nvmem.atomic_fadd_count             0                       # atomic fadd count
system.realview.nvmem.atomic_min_count              0                       # atomic min count
system.realview.nvmem.atomic_inc_count              0                       # atomic inc count
system.membus.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.membus.clk_domain.clock                    500                       # Clock period in ticks
system.membus.trans_dist::ReadReq               49926                       # Transaction distribution
system.membus.trans_dist::ReadResp              49925                       # Transaction distribution
system.membus.trans_dist::WriteReq                329                       # Transaction distribution
system.membus.trans_dist::WriteResp               329                       # Transaction distribution
system.membus.trans_dist::Writeback             44929                       # Transaction distribution
system.membus.trans_dist::UpgradeReq          3604028                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq         575431                       # Transaction distribution
system.membus.trans_dist::UpgradeResp         3147426                       # Transaction distribution
system.membus.trans_dist::ReadExReq            912183                       # Transaction distribution
system.membus.trans_dist::ReadExResp             6426                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.realview.gic.pio         2060                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.Hmon-slave      8388872                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      8390932                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                8390932                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.realview.gic.pio         4120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.Hmon-slave     25747969                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     25752089                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                25752089                       # Cumulative packet size per connected master and slave (bytes)
system.membus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadReq     24963000                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadResp    812881500                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::WriteReq       329000                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::WriteResp       164500                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::Writeback    741328500                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::UpgradeReq   1802357184                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SCUpgradeReq    287716995                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::UpgradeResp   1573713000                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadExReq    456764643                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadExResp    106029000                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.membus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadReq          139                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadResp          100                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::WriteReq            6                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::WriteResp            1                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::Writeback         1233                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::UpgradeReq          146                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SCUpgradeReq           68                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::UpgradeResp         3272                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadExReq           10                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadExResp            4                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadReq       541497                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadResp       654497                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::WriteResp         8000                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::Writeback      4143203                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::UpgradeReq       954498                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SCUpgradeReq       367000                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::UpgradeResp      9520500                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadExReq        36999                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadExResp        27000                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.failedReq                          1602                       # # of times recvTimingReq fails due to busy xbar
system.membus.failedResp                         3377                       # # of times recvTimingResp fails due to busy xbar
system.membus.reqForwardingFail                     0                       # # of times xbar fails to forward req pkt to next component
system.membus.respForwardingFail                    0                       # # of times xbar fails to forward resp pkt to next component
system.membus.pimReqSuccess                         1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.membus.pimReqFail                            0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.membus.pimReqDelayedTime                     0                       # cumulative time PIM req pkts are delayed on this xbar
system.membus.pimRespSuccess                        1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.membus.pimRespFail                           0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.membus.pimRespDelayedTime                    0                       # cumulative time PIM resp pkts are delayed on this xbar
system.membus.totalReqDelayedTime             6043197                       # cumulative time all req pkts are delayed on this xbar
system.membus.totalRespDelayedTime           10209997                       # cumulative time all resp pkts are delayed on this xbar
system.membus.snoops                          1937790                       # Total snoops (count)
system.membus.snoop_fanout::samples           5185795                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                 5185795    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             5185795                       # Request fanout histogram
system.membus.reqLayer0.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer0.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer0.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer0.failed                    0                       # # of times layer fails timing
system.membus.reqLayer1.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer1.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer1.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer1.failed                    0                       # # of times layer fails timing
system.membus.reqLayer2.occupancy              679000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.succeeded                1030                       # # of times layer succeeds timing
system.membus.reqLayer2.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer2.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer2.failed                    0                       # # of times layer fails timing
system.membus.reqLayer3.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer3.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer3.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer3.failed                    0                       # # of times layer fails timing
system.membus.reqLayer4.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer4.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer4.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer4.failed                    0                       # # of times layer fails timing
system.membus.reqLayer5.occupancy          2342867500                       # Layer occupancy (ticks)
system.membus.reqLayer5.utilization               0.4                       # Layer utilization (%)
system.membus.reqLayer5.succeeded             3248006                       # # of times layer succeeds timing
system.membus.reqLayer5.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer5.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer5.failed                    0                       # # of times layer fails timing
system.membus.reqLayer6.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer6.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer6.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer6.failed                    0                       # # of times layer fails timing
system.membus.respLayer0.succeeded                  0                       # # of times layer succeeds timing
system.membus.respLayer0.failed                     0                       # # of times layer fails timing
system.membus.respLayer1.succeeded                  0                       # # of times layer succeeds timing
system.membus.respLayer1.failed                     0                       # # of times layer fails timing
system.membus.respLayer2.succeeded                  0                       # # of times layer succeeds timing
system.membus.respLayer2.failed                     0                       # # of times layer fails timing
system.membus.respLayer3.occupancy         2492788000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.5                       # Layer utilization (%)
system.membus.respLayer3.succeeded            3204106                       # # of times layer succeeds timing
system.membus.respLayer3.failed                     0                       # # of times layer fails timing
system.smcxbar.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.smcxbar.clk_domain.clock                  1000                       # Clock period in ticks
system.smcxbar.trans_dist::ReadReq              49224                       # Transaction distribution
system.smcxbar.trans_dist::ReadResp             49223                       # Transaction distribution
system.smcxbar.trans_dist::WriteReq                 1                       # Transaction distribution
system.smcxbar.trans_dist::WriteResp                1                       # Transaction distribution
system.smcxbar.trans_dist::Writeback            44929                       # Transaction distribution
system.smcxbar.trans_dist::UpgradeReq         2959646                       # Transaction distribution
system.smcxbar.trans_dist::SCUpgradeReq        187780                       # Transaction distribution
system.smcxbar.trans_dist::UpgradeResp        3147426                       # Transaction distribution
system.smcxbar.trans_dist::ReadExReq             6426                       # Transaction distribution
system.smcxbar.trans_dist::ReadExResp            6426                       # Transaction distribution
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls00.port         2422                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls01.port         2458                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls02.port         2455                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls03.port         2481                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls04.port         3237                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls05.port         2436                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls06.port         2380                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls07.port         2489                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls08.port       160872                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls09.port      1416678                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls10.port         2517                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls11.port         2492                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls12.port         2381                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls13.port         2516                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls14.port         2486                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls15.port         2427                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.pim_sys.s2p.slave            1                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::total      1612728                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls00.port         2478                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls01.port         2475                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls02.port         2434                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls03.port         2557                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls04.port         3227                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls05.port         2427                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls06.port         2448                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls07.port         2459                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls08.port       162257                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls09.port      1415378                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls10.port         2479                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls11.port         2406                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls12.port         2570                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls13.port         2442                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls14.port         2425                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls15.port         2418                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::total      1612880                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls00.port         2537                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls01.port         2445                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls02.port         2486                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls03.port         2584                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls04.port         3158                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls05.port         2508                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls06.port         2495                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls07.port         2480                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls08.port       162417                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls09.port      1414954                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls10.port         2391                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls11.port         2544                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls12.port         2440                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls13.port         2516                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls14.port         2383                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls15.port         2507                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.pim_sys.s2p.slave            1                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::total      1612846                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls00.port         2544                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls01.port         2354                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls02.port         2438                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls03.port         2487                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls04.port         3261                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls05.port         2433                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls06.port         2442                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls07.port         2477                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls08.port       162166                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls09.port      1415099                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls10.port         2550                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls11.port         2463                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls12.port         2575                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls13.port         2491                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls14.port         2400                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls15.port         2448                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::total      1612628                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count::total               6451082                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls00.port       397312                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls01.port       404992                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls02.port       405760                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls03.port       393216                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls04.port       402688                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls05.port       402176                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls06.port       392960                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls07.port       403456                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls08.port       410880                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls09.port       401664                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls10.port       409600                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls11.port       397056                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls12.port       393472                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls13.port       407808                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls14.port       404992                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls15.port       400128                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::total      6428160                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls00.port       398080                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls01.port       407552                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls02.port       400128                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls03.port       402688                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls04.port       400640                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls05.port       399360                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls06.port       403968                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls07.port       399872                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls08.port       400128                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls09.port       408576                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls10.port       401152                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls11.port       392704                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls12.port       406784                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls13.port       396032                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls14.port       397824                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls15.port       394752                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::total      6410240                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls00.port       408064                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls01.port       403200                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls02.port       405760                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls03.port       410112                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls04.port       393728                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls05.port       404736                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls06.port       404480                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls07.port       406272                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls08.port       400896                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls09.port       398336                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls10.port       386048                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls11.port       409600                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls12.port       398080                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls13.port       407040                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls14.port       397824                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls15.port       406528                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.pim_sys.s2p.slave            1                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::total      6440705                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls00.port       414464                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls01.port       386048                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls02.port       405760                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls03.port       403968                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls04.port       406784                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls05.port       402944                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls06.port       406528                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls07.port       401920                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls08.port       406272                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls09.port       398080                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls10.port       405760                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls11.port       403200                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls12.port       419584                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls13.port       402688                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls14.port       397824                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls15.port       407040                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::total      6468864                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size::total               25747969                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadReq     68911200                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadResp    485333904                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::WriteReq         2200                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::WriteResp         1500                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::Writeback    422325800                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::UpgradeReq   4143504400                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SCUpgradeReq    262892000                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::UpgradeResp   4403248974                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadExReq      8995200                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadExResp     63499188                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadReq            6                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadResp            2                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::WriteReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::Writeback           17                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::UpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SCUpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::UpgradeResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadExReq            3                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadExResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadReq         5400                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadResp         9800                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::Writeback         6800                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::UpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::UpgradeResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadExReq         1200                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadExResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.failedReq                           26                       # # of times recvTimingReq fails due to busy xbar
system.smcxbar.failedResp                           2                       # # of times recvTimingResp fails due to busy xbar
system.smcxbar.reqForwardingFail                    0                       # # of times xbar fails to forward req pkt to next component
system.smcxbar.respForwardingFail                   0                       # # of times xbar fails to forward resp pkt to next component
system.smcxbar.pimReqSuccess                        1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.smcxbar.pimReqFail                           0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.smcxbar.pimReqDelayedTime                    0                       # cumulative time PIM req pkts are delayed on this xbar
system.smcxbar.pimRespSuccess                       1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.smcxbar.pimRespFail                          0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.smcxbar.pimRespDelayedTime                   0                       # cumulative time PIM resp pkts are delayed on this xbar
system.smcxbar.totalReqDelayedTime              13400                       # cumulative time all req pkts are delayed on this xbar
system.smcxbar.totalRespDelayedTime              9800                       # cumulative time all resp pkts are delayed on this xbar
system.smcxbar.reqLayer0.occupancy           31476800                       # Layer occupancy (ticks)
system.smcxbar.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer0.succeeded               6398                       # # of times layer succeeds timing
system.smcxbar.reqLayer0.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer1.occupancy           31102400                       # Layer occupancy (ticks)
system.smcxbar.reqLayer1.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer1.succeeded               6262                       # # of times layer succeeds timing
system.smcxbar.reqLayer1.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer2.occupancy           31464000                       # Layer occupancy (ticks)
system.smcxbar.reqLayer2.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer2.succeeded               6320                       # # of times layer succeeds timing
system.smcxbar.reqLayer2.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer3.occupancy           31462400                       # Layer occupancy (ticks)
system.smcxbar.reqLayer3.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer3.succeeded               6456                       # # of times layer succeeds timing
system.smcxbar.reqLayer3.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer4.occupancy           33352000                       # Layer occupancy (ticks)
system.smcxbar.reqLayer4.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer4.succeeded               7840                       # # of times layer succeeds timing
system.smcxbar.reqLayer4.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer5.occupancy           31292000                       # Layer occupancy (ticks)
system.smcxbar.reqLayer5.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer5.succeeded               6306                       # # of times layer succeeds timing
system.smcxbar.reqLayer5.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer6.occupancy           31291200                       # Layer occupancy (ticks)
system.smcxbar.reqLayer6.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer6.succeeded               6288                       # # of times layer succeeds timing
system.smcxbar.reqLayer6.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer7.occupancy           31389200                       # Layer occupancy (ticks)
system.smcxbar.reqLayer7.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer7.succeeded               6358                       # # of times layer succeeds timing
system.smcxbar.reqLayer7.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer8.occupancy          477914600                       # Layer occupancy (ticks)
system.smcxbar.reqLayer8.utilization              0.1                       # Layer utilization (%)
system.smcxbar.reqLayer8.succeeded             325265                       # # of times layer succeeds timing
system.smcxbar.reqLayer8.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer9.occupancy         3987906600                       # Layer occupancy (ticks)
system.smcxbar.reqLayer9.utilization              0.7                       # Layer utilization (%)
system.smcxbar.reqLayer9.succeeded            2832459                       # # of times layer succeeds timing
system.smcxbar.reqLayer9.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer10.occupancy          31359400                       # Layer occupancy (ticks)
system.smcxbar.reqLayer10.utilization             0.0                       # Layer utilization (%)
system.smcxbar.reqLayer10.succeeded              6371                       # # of times layer succeeds timing
system.smcxbar.reqLayer10.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer11.occupancy          31215200                       # Layer occupancy (ticks)
system.smcxbar.reqLayer11.utilization             0.0                       # Layer utilization (%)
system.smcxbar.reqLayer11.succeeded              6348                       # # of times layer succeeds timing
system.smcxbar.reqLayer11.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer12.occupancy          31562400                       # Layer occupancy (ticks)
system.smcxbar.reqLayer12.utilization             0.0                       # Layer utilization (%)
system.smcxbar.reqLayer12.succeeded              6396                       # # of times layer succeeds timing
system.smcxbar.reqLayer12.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer13.occupancy          31500400                       # Layer occupancy (ticks)
system.smcxbar.reqLayer13.utilization             0.0                       # Layer utilization (%)
system.smcxbar.reqLayer13.succeeded              6392                       # # of times layer succeeds timing
system.smcxbar.reqLayer13.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer14.occupancy          31111000                       # Layer occupancy (ticks)
system.smcxbar.reqLayer14.utilization             0.0                       # Layer utilization (%)
system.smcxbar.reqLayer14.succeeded              6245                       # # of times layer succeeds timing
system.smcxbar.reqLayer14.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer15.occupancy          31229000                       # Layer occupancy (ticks)
system.smcxbar.reqLayer15.utilization             0.0                       # Layer utilization (%)
system.smcxbar.reqLayer15.succeeded              6301                       # # of times layer succeeds timing
system.smcxbar.reqLayer15.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer16.occupancy              2200                       # Layer occupancy (ticks)
system.smcxbar.reqLayer16.utilization             0.0                       # Layer utilization (%)
system.smcxbar.reqLayer16.succeeded                 1                       # # of times layer succeeds timing
system.smcxbar.reqLayer16.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer0.occupancy        1237311677                       # Layer occupancy (ticks)
system.smcxbar.respLayer0.utilization             0.2                       # Layer utilization (%)
system.smcxbar.respLayer0.succeeded            800727                       # # of times layer succeeds timing
system.smcxbar.respLayer0.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer1.occupancy        1238232736                       # Layer occupancy (ticks)
system.smcxbar.respLayer1.utilization             0.2                       # Layer utilization (%)
system.smcxbar.respLayer1.succeeded            800878                       # # of times layer succeeds timing
system.smcxbar.respLayer1.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer2.occupancy        1238898744                       # Layer occupancy (ticks)
system.smcxbar.respLayer2.utilization             0.2                       # Layer utilization (%)
system.smcxbar.respLayer2.succeeded            800844                       # # of times layer succeeds timing
system.smcxbar.respLayer2.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer3.occupancy        1237640409                       # Layer occupancy (ticks)
system.smcxbar.respLayer3.utilization             0.2                       # Layer utilization (%)
system.smcxbar.respLayer3.succeeded            800627                       # # of times layer succeeds timing
system.smcxbar.respLayer3.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer4.succeeded                 0                       # # of times layer succeeds timing
system.smcxbar.respLayer4.failed                    0                       # # of times layer fails timing
system.realview.ethernet.descDMAReads               0                       # Number of descriptors the device read w/ DMA
system.realview.ethernet.descDMAWrites              0                       # Number of descriptors the device wrote w/ DMA
system.realview.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.realview.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.realview.ethernet.postedSwi                  0                       # number of software interrupts posted to CPU
system.realview.ethernet.coalescedSwi             0                       # average number of Swi's coalesced into each post
system.realview.ethernet.totalSwi                   0                       # total number of Swi written to ISR
system.realview.ethernet.postedRxIdle               0                       # number of rxIdle interrupts posted to CPU
system.realview.ethernet.coalescedRxIdle          0                       # average number of RxIdle's coalesced into each post
system.realview.ethernet.totalRxIdle                0                       # total number of RxIdle written to ISR
system.realview.ethernet.postedRxOk                 0                       # number of RxOk interrupts posted to CPU
system.realview.ethernet.coalescedRxOk            0                       # average number of RxOk's coalesced into each post
system.realview.ethernet.totalRxOk                  0                       # total number of RxOk written to ISR
system.realview.ethernet.postedRxDesc               0                       # number of RxDesc interrupts posted to CPU
system.realview.ethernet.coalescedRxDesc          0                       # average number of RxDesc's coalesced into each post
system.realview.ethernet.totalRxDesc                0                       # total number of RxDesc written to ISR
system.realview.ethernet.postedTxOk                 0                       # number of TxOk interrupts posted to CPU
system.realview.ethernet.coalescedTxOk            0                       # average number of TxOk's coalesced into each post
system.realview.ethernet.totalTxOk                  0                       # total number of TxOk written to ISR
system.realview.ethernet.postedTxIdle               0                       # number of TxIdle interrupts posted to CPU
system.realview.ethernet.coalescedTxIdle          0                       # average number of TxIdle's coalesced into each post
system.realview.ethernet.totalTxIdle                0                       # total number of TxIdle written to ISR
system.realview.ethernet.postedTxDesc               0                       # number of TxDesc interrupts posted to CPU
system.realview.ethernet.coalescedTxDesc          0                       # average number of TxDesc's coalesced into each post
system.realview.ethernet.totalTxDesc                0                       # total number of TxDesc written to ISR
system.realview.ethernet.postedRxOrn                0                       # number of RxOrn posted to CPU
system.realview.ethernet.coalescedRxOrn           0                       # average number of RxOrn's coalesced into each post
system.realview.ethernet.totalRxOrn                 0                       # total number of RxOrn written to ISR
system.realview.ethernet.coalescedTotal           0                       # average number of interrupts coalesced into each post
system.realview.ethernet.postedInterrupts            0                       # number of posts to CPU
system.realview.ethernet.droppedPackets             0                       # number of packets dropped
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cf1.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf1.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf1.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf1.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf1.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf1.dma_write_txs                            0                       # Number of DMA write transactions.
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                       8                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::system.realview.ide            8                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::system.realview.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023            8                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4            8                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.iocache.waiting_on_retry                     0                       # Number of times sendTimingReq failed
system.smccontroller.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.smccontroller.clk_domain.clock             100                       # Clock period in ticks
system.smccontroller.trans_dist::ReadReq        49224                       # Transaction distribution
system.smccontroller.trans_dist::ReadResp        49223                       # Transaction distribution
system.smccontroller.trans_dist::WriteReq            1                       # Transaction distribution
system.smccontroller.trans_dist::WriteResp            1                       # Transaction distribution
system.smccontroller.trans_dist::Writeback        44929                       # Transaction distribution
system.smccontroller.trans_dist::UpgradeReq      2959646                       # Transaction distribution
system.smccontroller.trans_dist::SCUpgradeReq       187780                       # Transaction distribution
system.smccontroller.trans_dist::UpgradeResp      3147426                       # Transaction distribution
system.smccontroller.trans_dist::ReadExReq         6426                       # Transaction distribution
system.smccontroller.trans_dist::ReadExResp         6426                       # Transaction distribution
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::system.Lmon0-slave      1612728                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::system.Lmon1-slave      1612880                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::system.Lmon2-slave      1612846                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::system.Lmon3-slave      1612628                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::total      6451082                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::system.Lmon0-slave      6428160                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::system.Lmon1-slave      6410240                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::system.Lmon2-slave      6440705                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::system.Lmon3-slave      6468864                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::total     25747969                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadReq     39379200                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadResp    196892000                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::WriteReq          900                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::WriteResp          800                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::Writeback    179716000                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::UpgradeReq   2367716800                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SCUpgradeReq    150224000                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::UpgradeResp   2517940800                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadExReq      5140800                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadExResp     25704000                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadResp           39                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::WriteReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::Writeback            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::UpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SCUpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::UpgradeResp          319                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadExReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadExResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadResp       113300                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::Writeback            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::UpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::UpgradeResp       293000                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadExReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadExResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.failedReq                      0                       # # of times recvTimingReq fails due to busy xbar
system.smccontroller.failedResp                   358                       # # of times recvTimingResp fails due to busy xbar
system.smccontroller.reqForwardingFail              0                       # # of times xbar fails to forward req pkt to next component
system.smccontroller.respForwardingFail             0                       # # of times xbar fails to forward resp pkt to next component
system.smccontroller.pimReqSuccess                  1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.smccontroller.pimReqFail                     0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.smccontroller.pimReqDelayedTime              0                       # cumulative time PIM req pkts are delayed on this xbar
system.smccontroller.pimRespSuccess                 1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.smccontroller.pimRespFail                    0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.smccontroller.pimRespDelayedTime             0                       # cumulative time PIM resp pkts are delayed on this xbar
system.smccontroller.totalReqDelayedTime            0                       # cumulative time all req pkts are delayed on this xbar
system.smccontroller.totalRespDelayedTime       406300                       # cumulative time all resp pkts are delayed on this xbar
system.smccontroller.reqLayer0.occupancy    685680800                       # Layer occupancy (ticks)
system.smccontroller.reqLayer0.utilization          0.1                       # Layer utilization (%)
system.smccontroller.reqLayer0.succeeded       812001                       # # of times layer succeeds timing
system.smccontroller.reqLayer0.failed               0                       # # of times layer fails timing
system.smccontroller.reqLayer1.occupancy    685195200                       # Layer occupancy (ticks)
system.smccontroller.reqLayer1.utilization          0.1                       # Layer utilization (%)
system.smccontroller.reqLayer1.succeeded       812002                       # # of times layer succeeds timing
system.smccontroller.reqLayer1.failed               0                       # # of times layer fails timing
system.smccontroller.reqLayer2.occupancy    685304100                       # Layer occupancy (ticks)
system.smccontroller.reqLayer2.utilization          0.1                       # Layer utilization (%)
system.smccontroller.reqLayer2.succeeded       812002                       # # of times layer succeeds timing
system.smccontroller.reqLayer2.failed               0                       # # of times layer fails timing
system.smccontroller.reqLayer3.occupancy    685997600                       # Layer occupancy (ticks)
system.smccontroller.reqLayer3.utilization          0.1                       # Layer utilization (%)
system.smccontroller.reqLayer3.succeeded       812001                       # # of times layer succeeds timing
system.smccontroller.reqLayer3.failed               0                       # # of times layer fails timing
system.smccontroller.respLayer0.occupancy   2740537600                       # Layer occupancy (ticks)
system.smccontroller.respLayer0.utilization          0.5                       # Layer utilization (%)
system.smccontroller.respLayer0.succeeded      3203076                       # # of times layer succeeds timing
system.smccontroller.respLayer0.failed              0                       # # of times layer fails timing
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadReq           23071306                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp          21261983                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate      1809322                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq               329                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp              329                       # Transaction distribution
system.tol2bus.trans_dist::Writeback           105312                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq         3610814                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq        575461                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp        4186275                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq       154644                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp       154644                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1764941                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1764941                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        81602                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      5099429                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dtb.walker.dma::system.l2.cpu_side        11257                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       343538                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      6208220                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dtb.walker.dma::system.l2.cpu_side        13390                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side       123340                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      5258902                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dtb.walker.dma::system.l2.cpu_side        13334                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side         9678                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      4919416                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dtb.walker.dma::system.l2.cpu_side          702                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.icache.mem_side::system.l2.cpu_side       110588                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dcache.mem_side::system.l2.cpu_side      5139009                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.itb.walker.dma::system.l2.cpu_side           38                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dtb.walker.dma::system.l2.cpu_side        13242                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.icache.mem_side::system.l2.cpu_side       219086                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dcache.mem_side::system.l2.cpu_side      5539616                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.itb.walker.dma::system.l2.cpu_side           38                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dtb.walker.dma::system.l2.cpu_side        14097                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.icache.mem_side::system.l2.cpu_side          710                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dcache.mem_side::system.l2.cpu_side          463                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dtb.walker.dma::system.l2.cpu_side           16                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              33119711                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     10445056                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side      9645256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dtb.walker.dma::system.l2.cpu_side        22004                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side     43972864                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     25095848                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dtb.walker.dma::system.l2.cpu_side        26000                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side     15787520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     16432816                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dtb.walker.dma::system.l2.cpu_side        25928                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      1238784                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side      1091740                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dtb.walker.dma::system.l2.cpu_side         1384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.icache.mem_side::system.l2.cpu_side     14155264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dcache.mem_side::system.l2.cpu_side     11361188                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.itb.walker.dma::system.l2.cpu_side           76                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dtb.walker.dma::system.l2.cpu_side        25768                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.icache.mem_side::system.l2.cpu_side     28043008                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.dcache.mem_side::system.l2.cpu_side     15838636                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.itb.walker.dma::system.l2.cpu_side           76                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.dtb.walker.dma::system.l2.cpu_side        27072                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.icache.mem_side::system.l2.cpu_side        90880                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dcache.mem_side::system.l2.cpu_side        48909                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dtb.walker.dma::system.l2.cpu_side           32                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              193376109                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadReq  11618241436                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadResp  20810711623                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::WriteReq       329000                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::WriteResp       168988                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::Writeback   3422704527                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::UpgradeReq   1850173871                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SCUpgradeReq    287739963                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::UpgradeResp   1577164400                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SCUpgradeFailReq     77322998                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadExReq    883856200                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadExResp    333150434                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadReq      8018694                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadResp        12259                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::WriteReq           69                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::Writeback         1378                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::UpgradeReq        31087                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SCUpgradeReq         3859                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::UpgradeResp            5                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SCUpgradeFailReq        82226                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadExReq         4579                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadExResp           93                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadReq   7332232400                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadResp    129507243                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::WriteReq      1940499                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::Writeback     37302435                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::UpgradeReq    364305539                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SCUpgradeReq     70511501                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::UpgradeResp        87000                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SCUpgradeFailReq     71945500                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadExReq     88975981                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadExResp      1199490                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.failedReq                      8163932                       # # of times recvTimingReq fails due to busy xbar
system.tol2bus.failedResp                       12357                       # # of times recvTimingResp fails due to busy xbar
system.tol2bus.reqForwardingFail                    0                       # # of times xbar fails to forward req pkt to next component
system.tol2bus.respForwardingFail                   0                       # # of times xbar fails to forward resp pkt to next component
system.tol2bus.pimReqSuccess                        1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.tol2bus.pimReqFail                           0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.tol2bus.pimReqDelayedTime                    0                       # cumulative time PIM req pkts are delayed on this xbar
system.tol2bus.pimRespSuccess                       1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.tol2bus.pimRespFail                          0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.tol2bus.pimRespDelayedTime                   0                       # cumulative time PIM resp pkts are delayed on this xbar
system.tol2bus.totalReqDelayedTime         7967213855                       # cumulative time all req pkts are delayed on this xbar
system.tol2bus.totalRespDelayedTime         130793733                       # cumulative time all resp pkts are delayed on this xbar
system.tol2bus.snoops                        25340590                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples         29281776                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                  47                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::17                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::18                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::19                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::20                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::21                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::22                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::23                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::24                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::25                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::26                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::27                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::28                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::29                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::30                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::31                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::32                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::33                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::34                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::35                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::36                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::37                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::38                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::39                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::40                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::41                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::42                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::43                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::44                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::45                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::46                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::47              29281776    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::48                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value             47                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             47                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           29281776                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        18151207995                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.4                       # Layer utilization (%)
system.tol2bus.reqLayer0.succeeded           29282807                       # # of times layer succeeds timing
system.tol2bus.reqLayer0.failed                     0                       # # of times layer fails timing
system.tol2bus.snoopLayer0.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.snoopLayer0.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer0.occupancy        1326089830                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer0.succeeded             40801                       # # of times layer succeeds timing
system.tol2bus.respLayer0.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer1.occupancy      141416610112                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization            26.5                       # Layer utilization (%)
system.tol2bus.respLayer1.succeeded           4732781                       # # of times layer succeeds timing
system.tol2bus.respLayer1.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer2.succeeded                 0                       # # of times layer succeeds timing
system.tol2bus.respLayer2.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer3.occupancy           5776428                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.succeeded              5756                       # # of times layer succeeds timing
system.tol2bus.respLayer3.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer4.succeeded                 0                       # # of times layer succeeds timing
system.tol2bus.respLayer4.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer5.succeeded                 0                       # # of times layer succeeds timing
system.tol2bus.respLayer5.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer6.occupancy        5582566787                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             1.0                       # Layer utilization (%)
system.tol2bus.respLayer6.succeeded            171769                       # # of times layer succeeds timing
system.tol2bus.respLayer6.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer7.occupancy      107292631290                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization            20.1                       # Layer utilization (%)
system.tol2bus.respLayer7.succeeded           4856374                       # # of times layer succeeds timing
system.tol2bus.respLayer7.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer8.succeeded                 0                       # # of times layer succeeds timing
system.tol2bus.respLayer8.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer9.occupancy           6911433                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer9.succeeded              6890                       # # of times layer succeeds timing
system.tol2bus.respLayer9.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer10.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer10.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer11.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer11.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer12.occupancy       2004367711                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            0.4                       # Layer utilization (%)
system.tol2bus.respLayer12.succeeded            61670                       # # of times layer succeeds timing
system.tol2bus.respLayer12.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer13.occupancy     136718584328                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization           25.6                       # Layer utilization (%)
system.tol2bus.respLayer13.succeeded          4749259                       # # of times layer succeeds timing
system.tol2bus.respLayer13.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer14.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer14.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer15.occupancy          6868442                       # Layer occupancy (ticks)
system.tol2bus.respLayer15.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer15.succeeded             6852                       # # of times layer succeeds timing
system.tol2bus.respLayer15.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer16.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer16.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer17.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer17.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer18.occupancy        157366709                       # Layer occupancy (ticks)
system.tol2bus.respLayer18.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer18.succeeded             4839                       # # of times layer succeeds timing
system.tol2bus.respLayer18.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer19.occupancy     152362374387                       # Layer occupancy (ticks)
system.tol2bus.respLayer19.utilization           28.6                       # Layer utilization (%)
system.tol2bus.respLayer19.succeeded          4837470                       # # of times layer succeeds timing
system.tol2bus.respLayer19.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer20.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer20.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer21.occupancy           356000                       # Layer occupancy (ticks)
system.tol2bus.respLayer21.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer21.succeeded              356                       # # of times layer succeeds timing
system.tol2bus.respLayer21.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer22.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer22.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer23.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer23.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer24.occupancy       1797127321                       # Layer occupancy (ticks)
system.tol2bus.respLayer24.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer24.succeeded            55294                       # # of times layer succeeds timing
system.tol2bus.respLayer24.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer25.occupancy     139218214744                       # Layer occupancy (ticks)
system.tol2bus.respLayer25.utilization           26.1                       # Layer utilization (%)
system.tol2bus.respLayer25.succeeded          4725677                       # # of times layer succeeds timing
system.tol2bus.respLayer25.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer26.occupancy            19000                       # Layer occupancy (ticks)
system.tol2bus.respLayer26.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer26.succeeded               19                       # # of times layer succeeds timing
system.tol2bus.respLayer26.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer27.occupancy          6809972                       # Layer occupancy (ticks)
system.tol2bus.respLayer27.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer27.succeeded             6800                       # # of times layer succeeds timing
system.tol2bus.respLayer27.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer28.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer28.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer29.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer29.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer30.occupancy       3560226773                       # Layer occupancy (ticks)
system.tol2bus.respLayer30.utilization            0.7                       # Layer utilization (%)
system.tol2bus.respLayer30.succeeded           109543                       # # of times layer succeeds timing
system.tol2bus.respLayer30.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer31.occupancy     128560828266                       # Layer occupancy (ticks)
system.tol2bus.respLayer31.utilization           24.1                       # Layer utilization (%)
system.tol2bus.respLayer31.succeeded          4797384                       # # of times layer succeeds timing
system.tol2bus.respLayer31.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer32.occupancy            19000                       # Layer occupancy (ticks)
system.tol2bus.respLayer32.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer32.succeeded               19                       # # of times layer succeeds timing
system.tol2bus.respLayer32.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer33.occupancy          7339461                       # Layer occupancy (ticks)
system.tol2bus.respLayer33.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer33.succeeded             7329                       # # of times layer succeeds timing
system.tol2bus.respLayer33.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer34.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer34.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer35.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer35.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer36.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer36.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer37.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer37.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer38.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer38.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer39.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer39.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer40.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer40.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer41.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer41.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer42.occupancy         11538992                       # Layer occupancy (ticks)
system.tol2bus.respLayer42.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer42.succeeded              355                       # # of times layer succeeds timing
system.tol2bus.respLayer42.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer43.occupancy          6526498                       # Layer occupancy (ticks)
system.tol2bus.respLayer43.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer43.succeeded              249                       # # of times layer succeeds timing
system.tol2bus.respLayer43.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer44.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer44.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer45.occupancy             8000                       # Layer occupancy (ticks)
system.tol2bus.respLayer45.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer45.succeeded                8                       # # of times layer succeeds timing
system.tol2bus.respLayer45.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer46.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer46.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer47.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer47.failed                   0                       # # of times layer fails timing
system.pim_sys.itlb.tlb_access                      0                       # Number of TLB accesses
system.pim_sys.itlb.tlb_dyn_access                  0                       # Number of TLB accesses
system.pim_sys.itlb.tlb_miss                        0                       # Number of TLB misses
system.pim_sys.itlb.tlb_hit_rate                  0                       # TLB hit rate
system.pim_sys.itlb.tlb_dyn_hit_rate              0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys.stlb.tlb_access                      0                       # Number of TLB accesses
system.pim_sys.stlb.tlb_dyn_access                  0                       # Number of TLB accesses
system.pim_sys.stlb.tlb_miss                        0                       # Number of TLB misses
system.pim_sys.stlb.tlb_hit_rate                  0                       # TLB hit rate
system.pim_sys.stlb.tlb_dyn_hit_rate              0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys.dtlb.tlb_access                      0                       # Number of TLB accesses
system.pim_sys.dtlb.tlb_dyn_access                  0                       # Number of TLB accesses
system.pim_sys.dtlb.tlb_miss                        0                       # Number of TLB misses
system.pim_sys.dtlb.tlb_hit_rate                  0                       # TLB hit rate
system.pim_sys.dtlb.tlb_dyn_hit_rate              0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.pim_sys.cpu.dtb.inst_hits                    0                       # ITB inst hits
system.pim_sys.cpu.dtb.inst_misses                  0                       # ITB inst misses
system.pim_sys.cpu.dtb.read_hits                    0                       # DTB read hits
system.pim_sys.cpu.dtb.read_misses                  0                       # DTB read misses
system.pim_sys.cpu.dtb.write_hits                   0                       # DTB write hits
system.pim_sys.cpu.dtb.write_misses                 0                       # DTB write misses
system.pim_sys.cpu.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.pim_sys.cpu.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.pim_sys.cpu.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys.cpu.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.pim_sys.cpu.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.pim_sys.cpu.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.pim_sys.cpu.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.pim_sys.cpu.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.pim_sys.cpu.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.pim_sys.cpu.dtb.read_accesses                0                       # DTB read accesses
system.pim_sys.cpu.dtb.write_accesses               0                       # DTB write accesses
system.pim_sys.cpu.dtb.inst_accesses                0                       # ITB inst accesses
system.pim_sys.cpu.dtb.hits                         0                       # DTB hits
system.pim_sys.cpu.dtb.misses                       0                       # DTB misses
system.pim_sys.cpu.dtb.accesses                     0                       # DTB accesses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.pim_sys.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.pim_sys.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.pim_sys.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.pim_sys.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.pim_sys.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.pim_sys.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.pim_sys.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.pim_sys.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.pim_sys.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.pim_sys.cpu.itb.inst_hits                    0                       # ITB inst hits
system.pim_sys.cpu.itb.inst_misses                  0                       # ITB inst misses
system.pim_sys.cpu.itb.read_hits                    0                       # DTB read hits
system.pim_sys.cpu.itb.read_misses                  0                       # DTB read misses
system.pim_sys.cpu.itb.write_hits                   0                       # DTB write hits
system.pim_sys.cpu.itb.write_misses                 0                       # DTB write misses
system.pim_sys.cpu.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.pim_sys.cpu.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.pim_sys.cpu.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys.cpu.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.pim_sys.cpu.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.pim_sys.cpu.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.pim_sys.cpu.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.pim_sys.cpu.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.pim_sys.cpu.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.pim_sys.cpu.itb.read_accesses                0                       # DTB read accesses
system.pim_sys.cpu.itb.write_accesses               0                       # DTB write accesses
system.pim_sys.cpu.itb.inst_accesses                0                       # ITB inst accesses
system.pim_sys.cpu.itb.hits                         0                       # DTB hits
system.pim_sys.cpu.itb.misses                       0                       # DTB misses
system.pim_sys.cpu.itb.accesses                     0                       # DTB accesses
system.pim_sys.cpu.numCycles                        0                       # number of cpu cycles simulated
system.pim_sys.cpu.numWorkItemsStarted              0                       # number of work items this cpu started
system.pim_sys.cpu.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.pim_sys.cpu.committedInsts                   0                       # Number of instructions committed
system.pim_sys.cpu.committedOps                     0                       # Number of ops (including micro ops) committed
system.pim_sys.cpu.num_int_alu_accesses             0                       # Number of integer alu accesses
system.pim_sys.cpu.num_fp_alu_accesses              0                       # Number of float alu accesses
system.pim_sys.cpu.num_func_calls                   0                       # number of times a function call or return occured
system.pim_sys.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.pim_sys.cpu.num_int_insts                    0                       # number of integer instructions
system.pim_sys.cpu.num_fp_insts                     0                       # number of float instructions
system.pim_sys.cpu.num_int_register_reads            0                       # number of times the integer registers were read
system.pim_sys.cpu.num_int_register_writes            0                       # number of times the integer registers were written
system.pim_sys.cpu.num_fp_register_reads            0                       # number of times the floating registers were read
system.pim_sys.cpu.num_fp_register_writes            0                       # number of times the floating registers were written
system.pim_sys.cpu.num_mem_refs                     0                       # number of memory refs
system.pim_sys.cpu.num_load_insts                   0                       # Number of load instructions
system.pim_sys.cpu.num_store_insts                  0                       # Number of store instructions
system.pim_sys.cpu.num_idle_cycles                  0                       # Number of idle cycles
system.pim_sys.cpu.num_busy_cycles                  0                       # Number of busy cycles
system.pim_sys.cpu.not_idle_fraction                0                       # Percentage of non-idle cycles
system.pim_sys.cpu.idle_fraction                    1                       # Percentage of idle cycles
system.pim_sys.cpu.op_class::No_OpClass             0                       # Class of executed instruction
system.pim_sys.cpu.op_class::IntAlu                 0                       # Class of executed instruction
system.pim_sys.cpu.op_class::IntMult                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::IntDiv                 0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatAdd               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatCmp               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatCvt               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatMult              0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatDiv               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatSqrt              0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdAdd                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdAddAcc             0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdAlu                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdCmp                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdCvt                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdMisc               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdMult               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdMultAcc            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdShift              0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdSqrt               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatMult            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::MemRead                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::MemWrite               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::IprAccess              0                       # Class of executed instruction
system.pim_sys.cpu.op_class::InstPrefetch            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::total                  0                       # Class of executed instruction
system.pim_sys.cpu.kern.inst.arm                    0                       # number of arm instructions executed
system.pim_sys.cpu.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.pim_sys.Smon.readBurstLengthHist::samples            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::mean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::gmean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::stdev          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::0            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::1            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::2            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::3            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::4            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::5            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::6            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::7            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::8            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::9            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::10            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::11            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::12            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::13            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::14            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::15            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::16            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::17            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::18            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::19            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::total            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::samples            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::mean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::gmean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::stdev          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::0            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::1            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::2            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::3            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::4            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::5            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::6            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::7            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::8            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::9            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::10            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::11            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::12            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::13            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::14            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::15            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::16            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::17            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::18            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::19            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::total            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBandwidthHist::samples        53333                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::mean            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::gmean            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::stdev            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::0        53333    100.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::1            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::2            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::3            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::4            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::5            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::6            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::7            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::8            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::9            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::10            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::11            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::12            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::13            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::14            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::15            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::16            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::17            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::18            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::19            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::total        53333                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.averageReadBandwidth            0                       # Average read bandwidth (bytes/s)
system.pim_sys.Smon.totalReadBytes                  0                       # Number of bytes read
system.pim_sys.Smon.writeBandwidthHist::samples        53333                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::mean            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::gmean            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::stdev            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::0        53333    100.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::1            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::2            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::3            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::4            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::5            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::6            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::7            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::8            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::9            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::10            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::11            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::12            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::13            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::14            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::15            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::16            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::17            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::18            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::19            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::total        53333                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.averageWriteBandwidth            0                       # Average write bandwidth (bytes/s)
system.pim_sys.Smon.totalWrittenBytes               0                       # Number of bytes written
system.pim_sys.Smon.readLatencyHist::samples            0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::mean          0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::gmean          0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::stdev          0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::0              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::1              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::2              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::3              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::4              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::5              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::6              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::7              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::8              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::9              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::10             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::11             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::12             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::13             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::14             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::15             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::16             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::17             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::18             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::19             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::total            0                       # Read request-response latency
system.pim_sys.Smon.writeLatencyHist::samples            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::mean          0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::gmean          0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::stdev          0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::0             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::1             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::2             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::3             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::4             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::5             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::6             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::7             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::8             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::9             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::10            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::11            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::12            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::13            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::14            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::15            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::16            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::17            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::18            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::19            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::total            0                       # Write request-response latency
system.pim_sys.Smon.ittReadRead::samples            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::mean             0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::stdev            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::underflows            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::1-5000             0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::5001-10000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::10001-15000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::15001-20000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::20001-25000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::25001-30000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::30001-35000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::35001-40000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::40001-45000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::45001-50000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::50001-55000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::55001-60000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::60001-65000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::65001-70000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::70001-75000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::75001-80000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::80001-85000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::85001-90000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::90001-95000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::95001-100000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::overflows            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::min_value            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::max_value            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::total              0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittWriteWrite::samples            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::mean           0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::stdev          0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::underflows            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::1-5000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::5001-10000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::10001-15000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::15001-20000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::20001-25000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::25001-30000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::30001-35000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::35001-40000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::40001-45000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::45001-50000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::50001-55000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::55001-60000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::60001-65000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::65001-70000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::70001-75000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::75001-80000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::80001-85000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::85001-90000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::90001-95000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::95001-100000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::overflows            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::min_value            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::max_value            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::total            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittReqReq::samples              0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::mean               0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::stdev              0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::underflows            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::1-5000               0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::5001-10000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::10001-15000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::15001-20000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::20001-25000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::25001-30000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::30001-35000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::35001-40000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::40001-45000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::45001-50000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::50001-55000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::55001-60000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::60001-65000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::65001-70000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::70001-75000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::75001-80000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::80001-85000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::85001-90000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::90001-95000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::95001-100000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::overflows            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::min_value            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::max_value            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::total                0                       # Request-to-request inter transaction time
system.pim_sys.Smon.outstandingReadsHist::samples        53333                       # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::mean            0                       # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::stdev            0                       # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::0        53333    100.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::1            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::2            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::3            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::4            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::5            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::6            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::7            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::8            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::9            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::10            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::11            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::12            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::13            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::14            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::15            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::16            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::17            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::18            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::19            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::total        53333                       # Outstanding read transactions
system.pim_sys.Smon.outstandingWritesHist::samples        53333                       # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::0        53333    100.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::1            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::2            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::3            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::4            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::5            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::6            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::7            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::8            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::9            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::10            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::11            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::12            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::13            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::14            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::15            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::16            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::17            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::18            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::19            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::total        53333                       # Outstanding write transactions
system.pim_sys.Smon.readTransHist::samples        53333                       # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::mean             0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::gmean            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::stdev            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::0            53333    100.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::1                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::2                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::3                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::4                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::5                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::6                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::7                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::8                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::9                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::10               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::11               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::12               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::13               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::14               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::15               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::16               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::17               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::18               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::19               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::total        53333                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::samples        53333                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::mean            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::gmean            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::stdev            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::0           53333    100.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::1               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::2               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::3               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::4               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::5               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::6               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::7               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::8               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::9               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::10              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::11              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::12              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::13              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::14              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::15              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::16              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::17              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::18              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::19              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::total        53333                       # Histogram of read transactions per sample period
system.pim_sys.cpu_voltage_domain.voltage            1                       # Voltage in Volts
system.pim_sys.pimbus.trans_dist::WriteReq            1                       # Transaction distribution
system.pim_sys.pimbus.trans_dist::WriteResp            1                       # Transaction distribution
system.pim_sys.pimbus.pkt_count_system.pim_sys.s2p.master::system.pim_sys.pim_memory.port            2                       # Packet count per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_count_system.pim_sys.s2p.master::total            2                       # Packet count per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_count::total              2                       # Packet count per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_size_system.pim_sys.s2p.master::system.pim_sys.pim_memory.port            1                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_size_system.pim_sys.s2p.master::total            1                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_size::total               1                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys.pimbus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::WriteReq         1000                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::WriteResp          700                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::Writeback            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::UpgradeReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::UpgradeResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadExReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadExResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::WriteReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::Writeback            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::UpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SCUpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::UpgradeResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadExReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadExResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::Writeback            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::UpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::UpgradeResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadExReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadExResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.failedReq                     0                       # # of times recvTimingReq fails due to busy xbar
system.pim_sys.pimbus.failedResp                    0                       # # of times recvTimingResp fails due to busy xbar
system.pim_sys.pimbus.reqForwardingFail             0                       # # of times xbar fails to forward req pkt to next component
system.pim_sys.pimbus.respForwardingFail            0                       # # of times xbar fails to forward resp pkt to next component
system.pim_sys.pimbus.pimReqSuccess                 1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.pim_sys.pimbus.pimReqFail                    0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.pim_sys.pimbus.pimReqDelayedTime             0                       # cumulative time PIM req pkts are delayed on this xbar
system.pim_sys.pimbus.pimRespSuccess                1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.pim_sys.pimbus.pimRespFail                   0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.pim_sys.pimbus.pimRespDelayedTime            0                       # cumulative time PIM resp pkts are delayed on this xbar
system.pim_sys.pimbus.totalReqDelayedTime            0                       # cumulative time all req pkts are delayed on this xbar
system.pim_sys.pimbus.totalRespDelayedTime            0                       # cumulative time all resp pkts are delayed on this xbar
system.pim_sys.pimbus.reqLayer0.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.reqLayer0.failed              0                       # # of times layer fails timing
system.pim_sys.pimbus.reqLayer1.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.reqLayer1.failed              0                       # # of times layer fails timing
system.pim_sys.pimbus.reqLayer2.occupancy         1000                       # Layer occupancy (ticks)
system.pim_sys.pimbus.reqLayer2.utilization          0.0                       # Layer utilization (%)
system.pim_sys.pimbus.reqLayer2.succeeded            1                       # # of times layer succeeds timing
system.pim_sys.pimbus.reqLayer2.failed              0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer0.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer0.failed             0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer1.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer1.failed             0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer2.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer2.failed             0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer3.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer3.failed             0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer4.occupancy          700                       # Layer occupancy (ticks)
system.pim_sys.pimbus.respLayer4.utilization          0.0                       # Layer utilization (%)
system.pim_sys.pimbus.respLayer4.succeeded            1                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer4.failed             0                       # # of times layer fails timing
system.seriallink0.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.seriallink0.clk_domain.clock               100                       # Clock period in ticks
system.seriallink1.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.seriallink1.clk_domain.clock               100                       # Clock period in ticks
system.seriallink2.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.seriallink2.clk_domain.clock               100                       # Clock period in ticks
system.seriallink3.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.seriallink3.clk_domain.clock               100                       # Clock period in ticks
system.l2.tags.replacements                     56028                       # number of replacements
system.l2.tags.tagsinuse                  8084.130977                       # Cycle average of tags in use
system.l2.tags.total_refs                       75314                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     56028                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.344221                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     2437.579362                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu0.dtb.walker     3.667998                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu0.inst    47.207430                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu0.data   482.942969                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu1.dtb.walker     5.708112                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu1.inst    31.898703                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu1.data  1998.424396                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu2.dtb.walker     2.429514                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu2.inst    19.909066                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu2.data   731.606992                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu3.dtb.walker     1.173878                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu3.inst    11.966050                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu3.data   259.350046                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu4.dtb.walker     1.512589                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu4.inst    22.301723                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu4.data   509.320499                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu5.dtb.walker     3.755386                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu5.inst    22.474233                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu5.data  1293.190653                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu7.dtb.walker    10.732345                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu7.inst   134.300008                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu7.data    52.679026                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.297556                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu0.dtb.walker     0.000448                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu0.inst     0.005763                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu0.data     0.058953                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu1.dtb.walker     0.000697                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu1.inst     0.003894                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu1.data     0.243948                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu2.dtb.walker     0.000297                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu2.inst     0.002430                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu2.data     0.089307                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu3.dtb.walker     0.000143                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu3.inst     0.001461                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu3.data     0.031659                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu4.dtb.walker     0.000185                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu4.inst     0.002722                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu4.data     0.062173                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu5.dtb.walker     0.000458                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu5.inst     0.002743                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu5.data     0.157860                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu7.dtb.walker     0.001310                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu7.inst     0.016394                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu7.data     0.006431                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.986832                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1023            24                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          8076                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::1            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::4           22                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           36                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          547                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           93                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          498                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         6902                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1023     0.002930                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.985840                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  31603055                       # Number of tag accesses
system.l2.tags.data_accesses                 31603055                       # Number of data accesses
system.l2.ReadReq_hits::system.cpu0.dtb.walker         5492                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu0.inst        40661                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu0.data        20581                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu1.dtb.walker         6471                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu1.inst       171642                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu1.data        41711                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu2.dtb.walker         6472                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu2.inst        61575                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu2.data        34279                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu3.dtb.walker          341                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu3.inst         4715                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu3.data         1414                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu4.dtb.walker         6435                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu4.itb.walker           19                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu4.inst        55163                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu4.data        21616                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu5.dtb.walker         6749                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu5.itb.walker           19                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu5.inst       109353                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu5.data        26790                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu7.dtb.walker            7                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu7.inst          238                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu7.data           71                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  621814                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks           105312                       # number of Writeback hits
system.l2.Writeback_hits::total                105312                       # number of Writeback hits
system.l2.UpgradeReq_hits::system.cpu0.data         1323                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu1.data         1999                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu2.data         1444                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu3.data           25                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu4.data         1057                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu5.data         1191                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu7.data            8                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 7047                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu0.data            2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu1.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu2.data            3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu3.data           12                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu4.data            4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu5.data            7                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu7.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 30                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::system.cpu0.data          175                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu1.data          848                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu2.data          383                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu3.data           47                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu4.data          885                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu5.data         1219                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu7.data            5                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  3562                       # number of ReadExReq hits
system.l2.demand_hits::system.cpu0.dtb.walker         5492                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu0.inst         40661                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu0.data         20756                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu1.dtb.walker         6471                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu1.inst        171642                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu1.data         42559                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu2.dtb.walker         6472                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu2.inst         61575                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu2.data         34662                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu3.dtb.walker          341                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu3.inst          4715                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu3.data          1461                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu4.dtb.walker         6435                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu4.itb.walker           19                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu4.inst         55163                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu4.data         22501                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu5.dtb.walker         6749                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu5.itb.walker           19                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu5.inst        109353                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu5.data         28009                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu7.dtb.walker            7                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu7.inst           238                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu7.data            76                       # number of demand (read+write) hits
system.l2.demand_hits::total                   625376                       # number of demand (read+write) hits
system.l2.overall_hits::system.cpu0.dtb.walker         5492                       # number of overall hits
system.l2.overall_hits::system.cpu0.inst        40661                       # number of overall hits
system.l2.overall_hits::system.cpu0.data        20756                       # number of overall hits
system.l2.overall_hits::system.cpu1.dtb.walker         6471                       # number of overall hits
system.l2.overall_hits::system.cpu1.inst       171642                       # number of overall hits
system.l2.overall_hits::system.cpu1.data        42559                       # number of overall hits
system.l2.overall_hits::system.cpu2.dtb.walker         6472                       # number of overall hits
system.l2.overall_hits::system.cpu2.inst        61575                       # number of overall hits
system.l2.overall_hits::system.cpu2.data        34662                       # number of overall hits
system.l2.overall_hits::system.cpu3.dtb.walker          341                       # number of overall hits
system.l2.overall_hits::system.cpu3.inst         4715                       # number of overall hits
system.l2.overall_hits::system.cpu3.data         1461                       # number of overall hits
system.l2.overall_hits::system.cpu4.dtb.walker         6435                       # number of overall hits
system.l2.overall_hits::system.cpu4.itb.walker           19                       # number of overall hits
system.l2.overall_hits::system.cpu4.inst        55163                       # number of overall hits
system.l2.overall_hits::system.cpu4.data        22501                       # number of overall hits
system.l2.overall_hits::system.cpu5.dtb.walker         6749                       # number of overall hits
system.l2.overall_hits::system.cpu5.itb.walker           19                       # number of overall hits
system.l2.overall_hits::system.cpu5.inst       109353                       # number of overall hits
system.l2.overall_hits::system.cpu5.data        28009                       # number of overall hits
system.l2.overall_hits::system.cpu7.dtb.walker            7                       # number of overall hits
system.l2.overall_hits::system.cpu7.inst          238                       # number of overall hits
system.l2.overall_hits::system.cpu7.data           76                       # number of overall hits
system.l2.overall_hits::total                  625376                       # number of overall hits
system.l2.ReadReq_misses::system.cpu0.dtb.walker            9                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu0.inst          140                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu0.data         5328                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu1.dtb.walker           29                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu1.inst          127                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu1.data        18082                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu2.dtb.walker           10                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu2.inst           95                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu2.data         7791                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu3.dtb.walker            5                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu3.inst          124                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu3.data         2089                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu4.dtb.walker            7                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu4.inst          131                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu4.data         5414                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu5.dtb.walker           19                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu5.inst          190                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu5.data         9829                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu7.dtb.walker            1                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu7.inst          117                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu7.data           31                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 49568                       # number of ReadReq misses
system.l2.UpgradeReq_misses::system.cpu0.data       313346                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu1.data      1147495                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu2.data       422267                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu3.data        77392                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu4.data       352491                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu5.data       646386                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu7.data            8                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total            2959385                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu0.data        14125                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu1.data       104153                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu2.data        21569                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu3.data           88                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu4.data        15233                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu5.data        32610                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu7.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total           187780                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::system.cpu0.data           22                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu1.data           24                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu2.data          295                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu3.data           13                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu4.data         2031                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu5.data         4288                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu7.data           15                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                6688                       # number of ReadExReq misses
system.l2.demand_misses::system.cpu0.dtb.walker            9                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu0.inst          140                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu0.data         5350                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu1.dtb.walker           29                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu1.inst          127                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu1.data        18106                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu2.dtb.walker           10                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu2.inst           95                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu2.data         8086                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu3.dtb.walker            5                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu3.inst          124                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu3.data         2102                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu4.dtb.walker            7                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu4.inst          131                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu4.data         7445                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu5.dtb.walker           19                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu5.inst          190                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu5.data        14117                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu7.dtb.walker            1                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu7.inst          117                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu7.data           46                       # number of demand (read+write) misses
system.l2.demand_misses::total                  56256                       # number of demand (read+write) misses
system.l2.overall_misses::system.cpu0.dtb.walker            9                       # number of overall misses
system.l2.overall_misses::system.cpu0.inst          140                       # number of overall misses
system.l2.overall_misses::system.cpu0.data         5350                       # number of overall misses
system.l2.overall_misses::system.cpu1.dtb.walker           29                       # number of overall misses
system.l2.overall_misses::system.cpu1.inst          127                       # number of overall misses
system.l2.overall_misses::system.cpu1.data        18106                       # number of overall misses
system.l2.overall_misses::system.cpu2.dtb.walker           10                       # number of overall misses
system.l2.overall_misses::system.cpu2.inst           95                       # number of overall misses
system.l2.overall_misses::system.cpu2.data         8086                       # number of overall misses
system.l2.overall_misses::system.cpu3.dtb.walker            5                       # number of overall misses
system.l2.overall_misses::system.cpu3.inst          124                       # number of overall misses
system.l2.overall_misses::system.cpu3.data         2102                       # number of overall misses
system.l2.overall_misses::system.cpu4.dtb.walker            7                       # number of overall misses
system.l2.overall_misses::system.cpu4.inst          131                       # number of overall misses
system.l2.overall_misses::system.cpu4.data         7445                       # number of overall misses
system.l2.overall_misses::system.cpu5.dtb.walker           19                       # number of overall misses
system.l2.overall_misses::system.cpu5.inst          190                       # number of overall misses
system.l2.overall_misses::system.cpu5.data        14117                       # number of overall misses
system.l2.overall_misses::system.cpu7.dtb.walker            1                       # number of overall misses
system.l2.overall_misses::system.cpu7.inst          117                       # number of overall misses
system.l2.overall_misses::system.cpu7.data           46                       # number of overall misses
system.l2.overall_misses::total                 56256                       # number of overall misses
system.l2.ReadReq_miss_latency::system.cpu0.dtb.walker      1188000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu0.inst     17569000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu0.data    688804498                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu1.dtb.walker      3839500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu1.inst     15586500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu1.data   2333975994                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu2.dtb.walker      1306500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu2.inst     11271500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu2.data   1006648997                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu3.dtb.walker       701500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu3.inst     15163000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu3.data    267717000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu4.dtb.walker       940000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu4.inst     16407500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu4.data    700615997                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu5.dtb.walker      2491500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu5.inst     23608000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu5.data   1270600497                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu7.dtb.walker       124000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu7.inst     15554500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu7.data      4062500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      6398176483                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu0.data      2480500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu1.data       587000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu2.data      1629000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu3.data      4115999                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu4.data       588000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu5.data      1306000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu7.data       131000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total     10837499                       # number of UpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu0.data        65500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu1.data        65500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu2.data        65000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu3.data       936500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu4.data       261500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu5.data       720000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      2114000                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu0.data      2058499                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu1.data      2468500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu2.data     36026999                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu3.data      1500500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu4.data    255927500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu5.data    535602999                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu7.data      1816000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     835400997                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::system.cpu0.dtb.walker      1188000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu0.inst     17569000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu0.data    690862997                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu1.dtb.walker      3839500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu1.inst     15586500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu1.data   2336444494                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu2.dtb.walker      1306500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu2.inst     11271500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu2.data   1042675996                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu3.dtb.walker       701500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu3.inst     15163000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu3.data    269217500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu4.dtb.walker       940000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu4.inst     16407500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu4.data    956543497                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu5.dtb.walker      2491500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu5.inst     23608000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu5.data   1806203496                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu7.dtb.walker       124000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu7.inst     15554500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu7.data      5878500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       7233577480                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::system.cpu0.dtb.walker      1188000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu0.inst     17569000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu0.data    690862997                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu1.dtb.walker      3839500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu1.inst     15586500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu1.data   2336444494                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu2.dtb.walker      1306500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu2.inst     11271500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu2.data   1042675996                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu3.dtb.walker       701500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu3.inst     15163000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu3.data    269217500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu4.dtb.walker       940000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu4.inst     16407500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu4.data    956543497                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu5.dtb.walker      2491500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu5.inst     23608000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu5.data   1806203496                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu7.dtb.walker       124000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu7.inst     15554500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu7.data      5878500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      7233577480                       # number of overall miss cycles
system.l2.ReadReq_accesses::system.cpu0.dtb.walker         5501                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu0.inst        40801                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu0.data        25909                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu1.dtb.walker         6500                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu1.inst       171769                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu1.data        59793                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu2.dtb.walker         6482                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu2.inst        61670                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu2.data        42070                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu3.dtb.walker          346                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu3.inst         4839                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu3.data         3503                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu4.dtb.walker         6442                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu4.itb.walker           19                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu4.inst        55294                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu4.data        27030                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu5.dtb.walker         6768                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu5.itb.walker           19                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu5.inst       109543                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu5.data        36619                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu7.dtb.walker            8                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu7.inst          355                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu7.data          102                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              671382                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks       105312                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total            105312                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu0.data       314669                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu1.data      1149494                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu2.data       423711                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu3.data        77417                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu4.data       353548                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu5.data       647577                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu7.data           16                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total          2966432                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu0.data        14127                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu1.data       104154                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu2.data        21572                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu3.data          100                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu4.data        15237                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu5.data        32617                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu7.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total         187810                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu0.data          197                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu1.data          872                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu2.data          678                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu3.data           60                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu4.data         2916                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu5.data         5507                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu7.data           20                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             10250                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::system.cpu0.dtb.walker         5501                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu0.inst        40801                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu0.data        26106                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu1.dtb.walker         6500                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu1.inst       171769                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu1.data        60665                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu2.dtb.walker         6482                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu2.inst        61670                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu2.data        42748                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu3.dtb.walker          346                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu3.inst         4839                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu3.data         3563                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu4.dtb.walker         6442                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu4.itb.walker           19                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu4.inst        55294                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu4.data        29946                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu5.dtb.walker         6768                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu5.itb.walker           19                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu5.inst       109543                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu5.data        42126                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu7.dtb.walker            8                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu7.inst          355                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu7.data          122                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               681632                       # number of demand (read+write) accesses
system.l2.overall_accesses::system.cpu0.dtb.walker         5501                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu0.inst        40801                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu0.data        26106                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu1.dtb.walker         6500                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu1.inst       171769                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu1.data        60665                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu2.dtb.walker         6482                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu2.inst        61670                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu2.data        42748                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu3.dtb.walker          346                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu3.inst         4839                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu3.data         3563                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu4.dtb.walker         6442                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu4.itb.walker           19                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu4.inst        55294                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu4.data        29946                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu5.dtb.walker         6768                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu5.itb.walker           19                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu5.inst       109543                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu5.data        42126                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu7.dtb.walker            8                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu7.inst          355                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu7.data          122                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              681632                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::system.cpu0.dtb.walker     0.001636                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu0.inst     0.003431                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu0.data     0.205643                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu1.dtb.walker     0.004462                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu1.inst     0.000739                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu1.data     0.302410                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu2.dtb.walker     0.001543                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu2.inst     0.001540                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu2.data     0.185191                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu3.dtb.walker     0.014451                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu3.inst     0.025625                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu3.data     0.596346                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu4.dtb.walker     0.001087                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu4.inst     0.002369                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu4.data     0.200296                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu5.dtb.walker     0.002807                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu5.inst     0.001734                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu5.data     0.268413                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu7.dtb.walker     0.125000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu7.inst     0.329577                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu7.data     0.303922                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.073830                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu0.data     0.995796                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu1.data     0.998261                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu2.data     0.996592                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu3.data     0.999677                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu4.data     0.997010                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu5.data     0.998161                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu7.data     0.500000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.997624                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu0.data     0.999858                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu1.data     0.999990                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu2.data     0.999861                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu3.data     0.880000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu4.data     0.999737                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu5.data     0.999785                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu7.data     0.666667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.999840                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::system.cpu0.data     0.111675                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu1.data     0.027523                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu2.data     0.435103                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu3.data     0.216667                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu4.data     0.696502                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu5.data     0.778645                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu7.data     0.750000                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.652488                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::system.cpu0.dtb.walker     0.001636                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu0.inst     0.003431                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu0.data     0.204934                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu1.dtb.walker     0.004462                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu1.inst     0.000739                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu1.data     0.298459                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu2.dtb.walker     0.001543                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu2.inst     0.001540                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu2.data     0.189155                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu3.dtb.walker     0.014451                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu3.inst     0.025625                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu3.data     0.589952                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu4.dtb.walker     0.001087                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu4.inst     0.002369                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu4.data     0.248614                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu5.dtb.walker     0.002807                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu5.inst     0.001734                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu5.data     0.335114                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu7.dtb.walker     0.125000                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu7.inst     0.329577                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu7.data     0.377049                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.082531                       # miss rate for demand accesses
system.l2.overall_miss_rate::system.cpu0.dtb.walker     0.001636                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu0.inst     0.003431                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu0.data     0.204934                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu1.dtb.walker     0.004462                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu1.inst     0.000739                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu1.data     0.298459                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu2.dtb.walker     0.001543                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu2.inst     0.001540                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu2.data     0.189155                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu3.dtb.walker     0.014451                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu3.inst     0.025625                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu3.data     0.589952                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu4.dtb.walker     0.001087                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu4.inst     0.002369                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu4.data     0.248614                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu5.dtb.walker     0.002807                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu5.inst     0.001734                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu5.data     0.335114                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu7.dtb.walker     0.125000                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu7.inst     0.329577                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu7.data     0.377049                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.082531                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::system.cpu0.dtb.walker       132000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu0.inst 125492.857143                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu0.data 129280.123498                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu1.dtb.walker 132396.551724                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu1.inst 122728.346457                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu1.data 129077.314125                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu2.dtb.walker       130650                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu2.inst 118647.368421                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu2.data 129206.648312                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu3.dtb.walker       140300                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu3.inst 122282.258065                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu3.data 128155.576831                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu4.dtb.walker 134285.714286                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu4.inst 125248.091603                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu4.data 129408.200406                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu5.dtb.walker 131131.578947                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu5.inst 124252.631579                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu5.data 129270.576559                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu7.dtb.walker       124000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu7.inst 132944.444444                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu7.data 131048.387097                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 129078.770235                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu0.data     7.916169                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu1.data     0.511549                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu2.data     3.857749                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu3.data    53.183779                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu4.data     1.668128                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu5.data     2.020465                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu7.data        16375                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total     3.662078                       # average UpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu0.data     4.637168                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu1.data     0.628883                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu2.data     3.013584                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu3.data 10642.045455                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu4.data    17.166678                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu5.data    22.079117                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total    11.257855                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu0.data 93568.136364                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu1.data 102854.166667                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu2.data 122125.420339                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu3.data 115423.076923                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu4.data 126010.585918                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu5.data 124907.415812                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu7.data 121066.666667                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 124910.436154                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::system.cpu0.dtb.walker       132000                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu0.inst 125492.857143                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu0.data 129133.270467                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu1.dtb.walker 132396.551724                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu1.inst 122728.346457                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu1.data 129042.554623                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu2.dtb.walker       130650                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu2.inst 118647.368421                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu2.data 128948.305219                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu3.dtb.walker       140300                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu3.inst 122282.258065                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu3.data 128076.831589                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu4.dtb.walker 134285.714286                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu4.inst 125248.091603                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu4.data 128481.329349                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu5.dtb.walker 131131.578947                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu5.inst 124252.631579                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu5.data 127945.278459                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu7.dtb.walker       124000                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu7.inst 132944.444444                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu7.data 127793.478261                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 128583.217435                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu0.dtb.walker       132000                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu0.inst 125492.857143                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu0.data 129133.270467                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu1.dtb.walker 132396.551724                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu1.inst 122728.346457                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu1.data 129042.554623                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu2.dtb.walker       130650                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu2.inst 118647.368421                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu2.data 128948.305219                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu3.dtb.walker       140300                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu3.inst 122282.258065                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu3.data 128076.831589                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu4.dtb.walker 134285.714286                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu4.inst 125248.091603                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu4.data 128481.329349                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu5.dtb.walker 131131.578947                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu5.inst 124252.631579                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu5.data 127945.278459                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu7.dtb.walker       124000                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu7.inst 132944.444444                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu7.data 127793.478261                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 128583.217435                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            0                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                44929                       # number of writebacks
system.l2.writebacks::total                     44929                       # number of writebacks
system.l2.ReadReq_mshr_hits::system.cpu0.inst           28                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu0.data            6                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu1.dtb.walker            1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu1.inst           56                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu1.data            6                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu2.inst           64                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu2.data           19                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu3.inst           71                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu3.data           16                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu4.inst           28                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu4.data            3                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu5.inst           39                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu5.data            7                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total                344                       # number of ReadReq MSHR hits
system.l2.ReadExReq_mshr_hits::system.cpu2.data            1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total                1                       # number of ReadExReq MSHR hits
system.l2.demand_mshr_hits::system.cpu0.inst           28                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu0.data            6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu1.dtb.walker            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu1.inst           56                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu1.data            6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu2.inst           64                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu2.data           20                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu3.inst           71                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu3.data           16                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu4.inst           28                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu4.data            3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu5.inst           39                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu5.data            7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 345                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::system.cpu0.inst           28                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu0.data            6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu1.dtb.walker            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu1.inst           56                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu1.data            6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu2.inst           64                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu2.data           20                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu3.inst           71                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu3.data           16                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu4.inst           28                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu4.data            3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu5.inst           39                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu5.data            7                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                345                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::system.cpu0.dtb.walker            9                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu0.inst          112                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu0.data         5322                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu1.dtb.walker           28                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu1.inst           71                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu1.data        18076                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu2.dtb.walker           10                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu2.inst           31                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu2.data         7772                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu3.dtb.walker            5                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu3.inst           53                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu3.data         2073                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu4.dtb.walker            7                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu4.inst          103                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu4.data         5411                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu5.dtb.walker           19                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu5.inst          151                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu5.data         9822                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu7.dtb.walker            1                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu7.inst          117                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu7.data           31                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            49224                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu0.data       313346                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu1.data      1147495                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu2.data       422267                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu3.data        77392                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu4.data       352491                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu5.data       646386                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu7.data            8                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total       2959385                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu0.data        14125                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu1.data       104153                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu2.data        21569                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu3.data           88                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu4.data        15233                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu5.data        32610                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu7.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total       187780                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu0.data           22                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu1.data           24                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu2.data          294                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu3.data           13                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu4.data         2031                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu5.data         4288                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu7.data           15                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           6687                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::system.cpu0.dtb.walker            9                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu0.inst          112                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu0.data         5344                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu1.dtb.walker           28                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu1.inst           71                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu1.data        18100                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu2.dtb.walker           10                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu2.inst           31                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu2.data         8066                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu3.dtb.walker            5                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu3.inst           53                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu3.data         2086                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu4.dtb.walker            7                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu4.inst          103                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu4.data         7442                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu5.dtb.walker           19                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu5.inst          151                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu5.data        14110                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu7.dtb.walker            1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu7.inst          117                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu7.data           46                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             55911                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::system.cpu0.dtb.walker            9                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu0.inst          112                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu0.data         5344                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu1.dtb.walker           28                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu1.inst           71                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu1.data        18100                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu2.dtb.walker           10                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu2.inst           31                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu2.data         8066                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu3.dtb.walker            5                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu3.inst           53                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu3.data         2086                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu4.dtb.walker            7                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu4.inst          103                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu4.data         7442                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu5.dtb.walker           19                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu5.inst          151                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu5.data        14110                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu7.dtb.walker            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu7.inst          117                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu7.data           46                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            55911                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::system.cpu0.dtb.walker      1089000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu0.inst     13704500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu0.data    629623998                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu1.dtb.walker      3328500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu1.inst      8431500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu1.data   2134325494                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu2.dtb.walker      1196500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu2.inst      3661500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu2.data    919133498                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu3.dtb.walker       646500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu3.inst      6469500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu3.data    242920500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu4.dtb.walker       863000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu4.inst     12199000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu4.data    640738497                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu5.dtb.walker      2282500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu5.inst     17794500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu5.data   1161687497                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu7.dtb.walker       113000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu7.inst     14267500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu7.data      3721500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   5818197984                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu0.data  17041708837                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu1.data  62465773949                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu2.data  22954169364                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu3.data   4199392210                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu4.data  19169492061                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu5.data  35169506766                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu7.data       435500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total 161000478687                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu0.data    767869997                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu1.data   5629575494                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu2.data   1172450492                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu3.data      4815500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu4.data    829217498                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu5.data   1775027987                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu7.data       109000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total  10179065968                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu0.data      1816499                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu1.data      2204500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu2.data     32720499                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu3.data      1357500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu4.data    233586500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu5.data    488434999                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu7.data      1651000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    761771497                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu0.dtb.walker      1089000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu0.inst     13704500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu0.data    631440497                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu1.dtb.walker      3328500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu1.inst      8431500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu1.data   2136529994                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu2.dtb.walker      1196500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu2.inst      3661500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu2.data    951853997                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu3.dtb.walker       646500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu3.inst      6469500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu3.data    244278000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu4.dtb.walker       863000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu4.inst     12199000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu4.data    874324997                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu5.dtb.walker      2282500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu5.inst     17794500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu5.data   1650122496                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu7.dtb.walker       113000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu7.inst     14267500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu7.data      5372500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   6579969481                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu0.dtb.walker      1089000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu0.inst     13704500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu0.data    631440497                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu1.dtb.walker      3328500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu1.inst      8431500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu1.data   2136529994                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu2.dtb.walker      1196500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu2.inst      3661500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu2.data    951853997                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu3.dtb.walker       646500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu3.inst      6469500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu3.data    244278000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu4.dtb.walker       863000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu4.inst     12199000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu4.data    874324997                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu5.dtb.walker      2282500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu5.inst     17794500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu5.data   1650122496                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu7.dtb.walker       113000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu7.inst     14267500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu7.data      5372500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   6579969481                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu0.data      2449500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu1.data      2335500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu2.data      2363500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu3.data      2261998                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu4.data      2280000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu5.data      2347500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu7.data        42000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total     14079998                       # number of ReadReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu0.data      1120000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu1.data      1080000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu2.data      1080000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu3.data      1080000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu4.data      1108000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu5.data      1080000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu7.data        54500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total      6602500                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu0.data      3569500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu1.data      3415500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu2.data      3443500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu3.data      3341998                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu4.data      3388000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu5.data      3427500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu7.data        96500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total     20682498                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::system.cpu0.dtb.walker     0.001636                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu0.inst     0.002745                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu0.data     0.205411                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu1.dtb.walker     0.004308                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu1.inst     0.000413                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu1.data     0.302310                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu2.dtb.walker     0.001543                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu2.inst     0.000503                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu2.data     0.184740                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu3.dtb.walker     0.014451                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu3.inst     0.010953                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu3.data     0.591778                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu4.dtb.walker     0.001087                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu4.inst     0.001863                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu4.data     0.200185                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu5.dtb.walker     0.002807                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu5.inst     0.001378                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu5.data     0.268221                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu7.dtb.walker     0.125000                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu7.inst     0.329577                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu7.data     0.303922                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.073317                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu0.data     0.995796                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu1.data     0.998261                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu2.data     0.996592                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu3.data     0.999677                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu4.data     0.997010                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu5.data     0.998161                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu7.data     0.500000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.997624                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu0.data     0.999858                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu1.data     0.999990                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu2.data     0.999861                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu3.data     0.880000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu4.data     0.999737                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu5.data     0.999785                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu7.data     0.666667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.999840                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu0.data     0.111675                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu1.data     0.027523                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu2.data     0.433628                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu3.data     0.216667                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu4.data     0.696502                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu5.data     0.778645                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu7.data     0.750000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.652390                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::system.cpu0.dtb.walker     0.001636                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu0.inst     0.002745                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu0.data     0.204704                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu1.dtb.walker     0.004308                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu1.inst     0.000413                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu1.data     0.298360                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu2.dtb.walker     0.001543                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu2.inst     0.000503                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu2.data     0.188687                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu3.dtb.walker     0.014451                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu3.inst     0.010953                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu3.data     0.585462                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu4.dtb.walker     0.001087                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu4.inst     0.001863                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu4.data     0.248514                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu5.dtb.walker     0.002807                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu5.inst     0.001378                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu5.data     0.334948                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu7.dtb.walker     0.125000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu7.inst     0.329577                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu7.data     0.377049                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.082025                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::system.cpu0.dtb.walker     0.001636                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu0.inst     0.002745                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu0.data     0.204704                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu1.dtb.walker     0.004308                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu1.inst     0.000413                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu1.data     0.298360                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu2.dtb.walker     0.001543                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu2.inst     0.000503                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu2.data     0.188687                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu3.dtb.walker     0.014451                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu3.inst     0.010953                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu3.data     0.585462                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu4.dtb.walker     0.001087                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu4.inst     0.001863                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu4.data     0.248514                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu5.dtb.walker     0.002807                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu5.inst     0.001378                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu5.data     0.334948                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu7.dtb.walker     0.125000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu7.inst     0.329577                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu7.data     0.377049                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.082025                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu0.dtb.walker       121000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu0.inst 122361.607143                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu0.data 118305.899662                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu1.dtb.walker       118875                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu1.inst 118753.521127                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu1.data 118075.099248                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu2.dtb.walker       119650                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu2.inst 118112.903226                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu2.data 118262.158775                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu3.dtb.walker       129300                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu3.inst 122066.037736                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu3.data 117183.068017                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu4.dtb.walker 123285.714286                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu4.inst 118436.893204                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu4.data 118414.063389                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu5.dtb.walker 120131.578947                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu5.inst 117844.370861                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu5.data 118274.027387                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu7.dtb.walker       113000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu7.inst 121944.444444                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu7.data 120048.387097                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 118198.398830                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu0.data 54386.233866                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu1.data 54436.641510                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu2.data 54359.373013                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu3.data 54261.321713                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu4.data 54382.926262                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu5.data 54409.450028                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu7.data 54437.500000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 54403.357011                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu0.data 54362.477664                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu1.data 54051.016236                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu2.data 54358.129352                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu3.data 54721.590909                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu4.data 54435.600210                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu5.data 54432.014321                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu7.data        54500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 54207.402109                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu0.data 82568.136364                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu1.data 91854.166667                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu2.data 111294.214286                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu3.data 104423.076923                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu4.data 115010.585918                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu5.data 113907.415812                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu7.data 110066.666667                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 113918.273815                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu0.dtb.walker       121000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu0.inst 122361.607143                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu0.data 118158.775636                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu1.dtb.walker       118875                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu1.inst 118753.521127                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu1.data 118040.331160                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu2.dtb.walker       119650                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu2.inst 118112.903226                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu2.data 118008.182122                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu3.dtb.walker       129300                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu3.inst 122066.037736                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu3.data 117103.547459                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu4.dtb.walker 123285.714286                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu4.inst 118436.893204                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu4.data 117485.218624                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu5.dtb.walker 120131.578947                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu5.inst 117844.370861                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu5.data 116947.023104                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu7.dtb.walker       113000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu7.inst 121944.444444                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu7.data 116793.478261                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 117686.492479                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu0.dtb.walker       121000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu0.inst 122361.607143                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu0.data 118158.775636                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu1.dtb.walker       118875                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu1.inst 118753.521127                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu1.data 118040.331160                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu2.dtb.walker       119650                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu2.inst 118112.903226                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu2.data 118008.182122                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu3.dtb.walker       129300                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu3.inst 122066.037736                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu3.data 117103.547459                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu4.dtb.walker 123285.714286                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu4.inst 118436.893204                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu4.data 117485.218624                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu5.dtb.walker 120131.578947                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu5.inst 117844.370861                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu5.data 116947.023104                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu7.dtb.walker       113000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu7.inst 121944.444444                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu7.data 116793.478261                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 117686.492479                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.waiting_on_retry                       1602                       # Number of times sendTimingReq failed
system.Lmon0.readBurstLengthHist::samples        13835                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::mean            256                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::gmean    256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::stdev             0                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::0-15              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::16-31             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::32-47             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::48-63             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::64-79             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::80-95             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::256-271        13835    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::total         13835                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::samples        11275                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::mean           256                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::gmean   256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::stdev            0                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::0-15             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::16-31            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::32-47            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::48-63            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::64-79            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::80-95            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::256-271        11275    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::total        11275                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBandwidthHist::samples         53333                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::mean     6633641.460259                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::gmean               0                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::stdev    16449900.212149                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::0-3.35544e+07        52078     97.65%     97.65% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::3.35544e+07-6.71089e+07          917      1.72%     99.37% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::6.71089e+07-1.00663e+08           99      0.19%     99.55% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.00663e+08-1.34218e+08          131      0.25%     99.80% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.34218e+08-1.67772e+08           28      0.05%     99.85% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.67772e+08-2.01327e+08           26      0.05%     99.90% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::2.01327e+08-2.34881e+08           45      0.08%     99.98% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::2.34881e+08-2.68435e+08            1      0.00%     99.98% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::2.68435e+08-3.0199e+08            1      0.00%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::3.0199e+08-3.35544e+08            0      0.00%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::3.35544e+08-3.69099e+08            1      0.00%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::3.69099e+08-4.02653e+08            1      0.00%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::4.02653e+08-4.36208e+08            0      0.00%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::4.36208e+08-4.69762e+08            0      0.00%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::4.69762e+08-5.03316e+08            1      0.00%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::5.03316e+08-5.36871e+08            0      0.00%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::5.36871e+08-5.70425e+08            2      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::5.70425e+08-6.0398e+08            1      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::6.0398e+08-6.37534e+08            1      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::6.37534e+08-6.71089e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::total           53333                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.averageReadBandwidth        6640755.054540      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Lmon0.totalReadBytes                   3541760                       # Number of bytes read
system.Lmon0.writeBandwidthHist::samples        53333                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::mean    5400513.753211                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::gmean              0                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::stdev   14506674.552640                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::0-3.35544e+07        52360     98.18%     98.18% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::3.35544e+07-6.71089e+07          711      1.33%     99.51% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::6.71089e+07-1.00663e+08           88      0.17%     99.67% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.00663e+08-1.34218e+08           84      0.16%     99.83% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.34218e+08-1.67772e+08           24      0.05%     99.88% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.67772e+08-2.01327e+08           13      0.02%     99.90% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::2.01327e+08-2.34881e+08           42      0.08%     99.98% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::2.34881e+08-2.68435e+08            3      0.01%     99.98% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::2.68435e+08-3.0199e+08            3      0.01%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::3.0199e+08-3.35544e+08            4      0.01%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::3.35544e+08-3.69099e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::3.69099e+08-4.02653e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::4.02653e+08-4.36208e+08            1      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::4.36208e+08-4.69762e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::4.69762e+08-5.03316e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::5.03316e+08-5.36871e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::5.36871e+08-5.70425e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::5.70425e+08-6.0398e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::6.0398e+08-6.37534e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::6.37534e+08-6.71089e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::total          53333                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.averageWriteBandwidth       5411963.371155      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Lmon0.totalWrittenBytes                2886400                       # Number of bytes written
system.Lmon0.readLatencyHist::samples           13835                       # Read request-response latency
system.Lmon0.readLatencyHist::mean       99104.185038                       # Read request-response latency
system.Lmon0.readLatencyHist::gmean      98033.907588                       # Read request-response latency
system.Lmon0.readLatencyHist::stdev      17816.638614                       # Read request-response latency
system.Lmon0.readLatencyHist::0-16383               0      0.00%      0.00% # Read request-response latency
system.Lmon0.readLatencyHist::16384-32767            0      0.00%      0.00% # Read request-response latency
system.Lmon0.readLatencyHist::32768-49151            6      0.04%      0.04% # Read request-response latency
system.Lmon0.readLatencyHist::49152-65535            0      0.00%      0.04% # Read request-response latency
system.Lmon0.readLatencyHist::65536-81919            6      0.04%      0.09% # Read request-response latency
system.Lmon0.readLatencyHist::81920-98303        12650     91.43%     91.52% # Read request-response latency
system.Lmon0.readLatencyHist::98304-114687          234      1.69%     93.21% # Read request-response latency
system.Lmon0.readLatencyHist::114688-131071          210      1.52%     94.73% # Read request-response latency
system.Lmon0.readLatencyHist::131072-147455          211      1.53%     96.26% # Read request-response latency
system.Lmon0.readLatencyHist::147456-163839          197      1.42%     97.68% # Read request-response latency
system.Lmon0.readLatencyHist::163840-180223          208      1.50%     99.18% # Read request-response latency
system.Lmon0.readLatencyHist::180224-196607            3      0.02%     99.20% # Read request-response latency
system.Lmon0.readLatencyHist::196608-212991            0      0.00%     99.20% # Read request-response latency
system.Lmon0.readLatencyHist::212992-229375          109      0.79%     99.99% # Read request-response latency
system.Lmon0.readLatencyHist::229376-245759            0      0.00%     99.99% # Read request-response latency
system.Lmon0.readLatencyHist::245760-262143            1      0.01%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::262144-278527            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::278528-294911            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::294912-311295            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::311296-327679            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::total             13835                       # Read request-response latency
system.Lmon0.writeLatencyHist::samples              1                       # Write request-response latency
system.Lmon0.writeLatencyHist::mean             11300                       # Write request-response latency
system.Lmon0.writeLatencyHist::gmean     11300.000000                       # Write request-response latency
system.Lmon0.writeLatencyHist::stdev              0                       # Write request-response latency
system.Lmon0.writeLatencyHist::0-1023               0      0.00%      0.00% # Write request-response latency
system.Lmon0.writeLatencyHist::1024-2047            0      0.00%      0.00% # Write request-response latency
system.Lmon0.writeLatencyHist::2048-3071            0      0.00%      0.00% # Write request-response latency
system.Lmon0.writeLatencyHist::3072-4095            0      0.00%      0.00% # Write request-response latency
system.Lmon0.writeLatencyHist::4096-5119            0      0.00%      0.00% # Write request-response latency
system.Lmon0.writeLatencyHist::5120-6143            0      0.00%      0.00% # Write request-response latency
system.Lmon0.writeLatencyHist::6144-7167            0      0.00%      0.00% # Write request-response latency
system.Lmon0.writeLatencyHist::7168-8191            0      0.00%      0.00% # Write request-response latency
system.Lmon0.writeLatencyHist::8192-9215            0      0.00%      0.00% # Write request-response latency
system.Lmon0.writeLatencyHist::9216-10239            0      0.00%      0.00% # Write request-response latency
system.Lmon0.writeLatencyHist::10240-11263            0      0.00%      0.00% # Write request-response latency
system.Lmon0.writeLatencyHist::11264-12287            1    100.00%    100.00% # Write request-response latency
system.Lmon0.writeLatencyHist::12288-13311            0      0.00%    100.00% # Write request-response latency
system.Lmon0.writeLatencyHist::13312-14335            0      0.00%    100.00% # Write request-response latency
system.Lmon0.writeLatencyHist::14336-15359            0      0.00%    100.00% # Write request-response latency
system.Lmon0.writeLatencyHist::15360-16383            0      0.00%    100.00% # Write request-response latency
system.Lmon0.writeLatencyHist::16384-17407            0      0.00%    100.00% # Write request-response latency
system.Lmon0.writeLatencyHist::17408-18431            0      0.00%    100.00% # Write request-response latency
system.Lmon0.writeLatencyHist::18432-19455            0      0.00%    100.00% # Write request-response latency
system.Lmon0.writeLatencyHist::19456-20479            0      0.00%    100.00% # Write request-response latency
system.Lmon0.writeLatencyHist::total                1                       # Write request-response latency
system.Lmon0.ittReadRead::samples               13835                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::mean           38549843.512830                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::stdev          41455203.057419                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::underflows                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::1-5000                    0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::5001-10000                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::10001-15000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::15001-20000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::20001-25000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::25001-30000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::30001-35000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::35001-40000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::40001-45000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::45001-50000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::50001-55000               1      0.01%      0.01% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::55001-60000               0      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::60001-65000               0      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::65001-70000               1      0.01%      0.01% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::70001-75000               0      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::75001-80000               0      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::80001-85000               0      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::85001-90000               0      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::90001-95000               0      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::95001-100000              0      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::overflows             13833     99.99%    100.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::min_value             53000                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::max_value         799189000                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::total                 13835                       # Read-to-read inter transaction time
system.Lmon0.ittWriteWrite::samples             11275                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::mean         47302570.376940                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::stdev        54625713.124990                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::underflows              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::1-5000                  0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::5001-10000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::10001-15000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::15001-20000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::20001-25000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::25001-30000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::30001-35000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::35001-40000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::40001-45000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::45001-50000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::50001-55000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::55001-60000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::60001-65000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::65001-70000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::70001-75000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::75001-80000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::80001-85000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::85001-90000             1      0.01%      0.01% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::90001-95000             1      0.01%      0.02% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::95001-100000            0      0.00%      0.02% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::overflows           11273     99.98%    100.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::min_value           88000                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::max_value       517843000                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::total               11275                       # Write-to-write inter transaction time
system.Lmon0.ittReqReq::samples                 25110                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::mean             21240012.027081                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::stdev            22118361.756966                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::underflows                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::1-5000                      0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::5001-10000                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::10001-15000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::15001-20000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::20001-25000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::25001-30000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::30001-35000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::35001-40000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::40001-45000                 1      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::45001-50000                 1      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::50001-55000                 1      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::55001-60000                 0      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::60001-65000                 0      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::65001-70000                 1      0.00%      0.02% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::70001-75000                 0      0.00%      0.02% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::75001-80000                 0      0.00%      0.02% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::80001-85000                 0      0.00%      0.02% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::85001-90000                 2      0.01%      0.02% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::90001-95000                 1      0.00%      0.03% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::95001-100000                0      0.00%      0.03% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::overflows               25103     99.97%    100.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::min_value               42000                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::max_value           250831000                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::total                   25110                       # Request-to-request inter transaction time
system.Lmon0.outstandingReadsHist::samples        53333                       # Outstanding read transactions
system.Lmon0.outstandingReadsHist::mean      0.002794                       # Outstanding read transactions
system.Lmon0.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.Lmon0.outstandingReadsHist::stdev     0.052783                       # Outstanding read transactions
system.Lmon0.outstandingReadsHist::0            53184     99.72%     99.72% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::1              149      0.28%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::2                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::3                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::4                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::5                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::6                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::7                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::8                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::9                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::10               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::11               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::12               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::13               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::14               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::15               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::16               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::17               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::18               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::19               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::total        53333                       # Outstanding read transactions
system.Lmon0.outstandingWritesHist::samples        53333                       # Outstanding write transactions
system.Lmon0.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.Lmon0.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Lmon0.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Lmon0.outstandingWritesHist::0           53333    100.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::1               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::2               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::3               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::4               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::5               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::6               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::7               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::8               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::9               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::10              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::11              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::12              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::13              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::14              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::15              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::16              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::17              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::18              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::19              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::total        53333                       # Outstanding write transactions
system.Lmon0.readTransHist::samples             53333                       # Histogram of read transactions per sample period
system.Lmon0.readTransHist::mean             0.259127                       # Histogram of read transactions per sample period
system.Lmon0.readTransHist::gmean                   0                       # Histogram of read transactions per sample period
system.Lmon0.readTransHist::stdev            0.642253                       # Histogram of read transactions per sample period
system.Lmon0.readTransHist::0-1                 52071     97.63%     97.63% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::2-3                  1027      1.93%     99.56% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::4-5                   127      0.24%     99.80% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::6-7                    53      0.10%     99.90% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::8-9                    45      0.08%     99.98% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::10-11                   3      0.01%     99.99% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::12-13                   0      0.00%     99.99% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::14-15                   2      0.00%     99.99% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::16-17                   0      0.00%     99.99% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::18-19                   1      0.00%     99.99% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::20-21                   1      0.00%     99.99% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::22-23                   2      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::24-25                   1      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::26-27                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::28-29                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::30-31                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::32-33                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::34-35                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::36-37                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::38-39                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::total               53333                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::samples            53333                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::mean            0.210958                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::gmean                  0                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::stdev           0.566667                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::0                  43856     82.23%     82.23% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::1                   8504     15.95%     98.18% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::2                    711      1.33%     99.51% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::3                     88      0.17%     99.67% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::4                     63      0.12%     99.79% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::5                     21      0.04%     99.83% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::6                     24      0.05%     99.88% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::7                     13      0.02%     99.90% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::8                     40      0.08%     99.98% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::9                      2      0.00%     99.98% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::10                     3      0.01%     99.98% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::11                     3      0.01%     99.99% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::12                     1      0.00%     99.99% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::13                     3      0.01%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::14                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::15                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::16                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::17                     1      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::18                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::19                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::total              53333                       # Histogram of read transactions per sample period
system.Lmon1.readBurstLengthHist::samples        13918                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::mean            256                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::gmean    256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::stdev             0                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::0-15              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::16-31             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::32-47             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::48-63             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::64-79             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::80-95             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::256-271        13918    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::total         13918                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::samples        11123                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::mean           256                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::gmean   256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::stdev            0                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::0-15             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::16-31            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::32-47            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::48-63            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::64-79            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::80-95            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::256-271        11123    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::total        11123                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBandwidthHist::samples         53333                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::mean     6670601.691261                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::gmean               0                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::stdev    16169236.942043                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::0-3.35544e+07        52103     97.69%     97.69% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::3.35544e+07-6.71089e+07          882      1.65%     99.35% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::6.71089e+07-1.00663e+08          109      0.20%     99.55% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.00663e+08-1.34218e+08          146      0.27%     99.83% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.34218e+08-1.67772e+08           27      0.05%     99.88% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.67772e+08-2.01327e+08           13      0.02%     99.90% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::2.01327e+08-2.34881e+08           43      0.08%     99.98% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::2.34881e+08-2.68435e+08            3      0.01%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::2.68435e+08-3.0199e+08            0      0.00%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::3.0199e+08-3.35544e+08            1      0.00%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::3.35544e+08-3.69099e+08            0      0.00%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::3.69099e+08-4.02653e+08            1      0.00%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::4.02653e+08-4.36208e+08            1      0.00%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::4.36208e+08-4.69762e+08            1      0.00%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::4.69762e+08-5.03316e+08            0      0.00%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::5.03316e+08-5.36871e+08            1      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::5.36871e+08-5.70425e+08            1      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::5.70425e+08-6.0398e+08            1      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::6.0398e+08-6.37534e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::6.37534e+08-6.71089e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::total           53333                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.averageReadBandwidth        6680114.788148      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Lmon1.totalReadBytes                   3562752                       # Number of bytes read
system.Lmon1.writeBandwidthHist::samples        53333                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::mean    5330913.318208                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::gmean              0                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::stdev   14620492.084056                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::0-3.35544e+07        52387     98.23%     98.23% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::3.35544e+07-6.71089e+07          695      1.30%     99.53% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::6.71089e+07-1.00663e+08           78      0.15%     99.68% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.00663e+08-1.34218e+08           79      0.15%     99.82% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.34218e+08-1.67772e+08           24      0.05%     99.87% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.67772e+08-2.01327e+08           19      0.04%     99.90% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::2.01327e+08-2.34881e+08           44      0.08%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::2.34881e+08-2.68435e+08            1      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::2.68435e+08-3.0199e+08            0      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::3.0199e+08-3.35544e+08            2      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::3.35544e+08-3.69099e+08            1      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::3.69099e+08-4.02653e+08            1      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::4.02653e+08-4.36208e+08            1      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::4.36208e+08-4.69762e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::4.69762e+08-5.03316e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::5.03316e+08-5.36871e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::5.36871e+08-5.70425e+08            1      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::5.70425e+08-6.0398e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::6.0398e+08-6.37534e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::6.37534e+08-6.71089e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::total          53333                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.averageWriteBandwidth       5339003.864954      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Lmon1.totalWrittenBytes                2847488                       # Number of bytes written
system.Lmon1.readLatencyHist::samples           13917                       # Read request-response latency
system.Lmon1.readLatencyHist::mean       99418.430696                       # Read request-response latency
system.Lmon1.readLatencyHist::gmean      98259.418058                       # Read request-response latency
system.Lmon1.readLatencyHist::stdev      18588.766328                       # Read request-response latency
system.Lmon1.readLatencyHist::0-16383               0      0.00%      0.00% # Read request-response latency
system.Lmon1.readLatencyHist::16384-32767            0      0.00%      0.00% # Read request-response latency
system.Lmon1.readLatencyHist::32768-49151            7      0.05%      0.05% # Read request-response latency
system.Lmon1.readLatencyHist::49152-65535            0      0.00%      0.05% # Read request-response latency
system.Lmon1.readLatencyHist::65536-81919            4      0.03%      0.08% # Read request-response latency
system.Lmon1.readLatencyHist::81920-98303        12673     91.06%     91.14% # Read request-response latency
system.Lmon1.readLatencyHist::98304-114687          225      1.62%     92.76% # Read request-response latency
system.Lmon1.readLatencyHist::114688-131071          236      1.70%     94.45% # Read request-response latency
system.Lmon1.readLatencyHist::131072-147455          208      1.49%     95.95% # Read request-response latency
system.Lmon1.readLatencyHist::147456-163839          210      1.51%     97.46% # Read request-response latency
system.Lmon1.readLatencyHist::163840-180223          226      1.62%     99.08% # Read request-response latency
system.Lmon1.readLatencyHist::180224-196607            1      0.01%     99.09% # Read request-response latency
system.Lmon1.readLatencyHist::196608-212991            1      0.01%     99.09% # Read request-response latency
system.Lmon1.readLatencyHist::212992-229375          125      0.90%     99.99% # Read request-response latency
system.Lmon1.readLatencyHist::229376-245759            1      0.01%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::245760-262143            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::262144-278527            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::278528-294911            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::294912-311295            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::311296-327679            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::total             13917                       # Read request-response latency
system.Lmon1.writeLatencyHist::samples              0                       # Write request-response latency
system.Lmon1.writeLatencyHist::mean               0                       # Write request-response latency
system.Lmon1.writeLatencyHist::gmean              0                       # Write request-response latency
system.Lmon1.writeLatencyHist::stdev              0                       # Write request-response latency
system.Lmon1.writeLatencyHist::0                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::1                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::2                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::3                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::4                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::5                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::6                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::7                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::8                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::9                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::10                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::11                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::12                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::13                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::14                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::15                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::16                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::17                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::18                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::19                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::total                0                       # Write request-response latency
system.Lmon1.ittReadRead::samples               13918                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::mean           38329870.096278                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::stdev          42124998.421539                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::underflows                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::1-5000                    0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::5001-10000                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::10001-15000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::15001-20000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::20001-25000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::25001-30000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::30001-35000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::35001-40000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::40001-45000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::45001-50000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::50001-55000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::55001-60000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::60001-65000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::65001-70000               1      0.01%      0.01% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::70001-75000               1      0.01%      0.01% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::75001-80000               1      0.01%      0.02% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::80001-85000               0      0.00%      0.02% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::85001-90000               0      0.00%      0.02% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::90001-95000               0      0.00%      0.02% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::95001-100000              0      0.00%      0.02% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::overflows             13915     99.98%    100.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::min_value             66000                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::max_value         867293000                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::total                 13918                       # Read-to-read inter transaction time
system.Lmon1.ittWriteWrite::samples             11123                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::mean         47948982.918277                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::stdev        56448561.621685                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::underflows              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::1-5000                  0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::5001-10000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::10001-15000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::15001-20000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::20001-25000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::25001-30000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::30001-35000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::35001-40000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::40001-45000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::45001-50000             1      0.01%      0.01% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::50001-55000             0      0.00%      0.01% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::55001-60000             0      0.00%      0.01% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::60001-65000             0      0.00%      0.01% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::65001-70000             0      0.00%      0.01% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::70001-75000             0      0.00%      0.01% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::75001-80000             0      0.00%      0.01% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::80001-85000             0      0.00%      0.01% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::85001-90000             0      0.00%      0.01% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::90001-95000             0      0.00%      0.01% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::95001-100000            2      0.02%      0.03% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::overflows           11120     99.97%    100.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::min_value           48000                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::max_value       847584000                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::total               11123                       # Write-to-write inter transaction time
system.Lmon1.ittReqReq::samples                 25041                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::mean             21298556.407492                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::stdev            22178998.257681                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::underflows                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::1-5000                      0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::5001-10000                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::10001-15000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::15001-20000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::20001-25000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::25001-30000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::30001-35000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::35001-40000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::40001-45000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::45001-50000                 1      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::50001-55000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::55001-60000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::60001-65000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::65001-70000                 1      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::70001-75000                 1      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::75001-80000                 2      0.01%      0.02% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::80001-85000                 0      0.00%      0.02% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::85001-90000                 1      0.00%      0.02% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::90001-95000                 1      0.00%      0.03% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::95001-100000                3      0.01%      0.04% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::overflows               25031     99.96%    100.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::min_value               48000                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::max_value           329508000                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::total                   25041                       # Request-to-request inter transaction time
system.Lmon1.outstandingReadsHist::samples        53333                       # Outstanding read transactions
system.Lmon1.outstandingReadsHist::mean      0.002625                       # Outstanding read transactions
system.Lmon1.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.Lmon1.outstandingReadsHist::stdev     0.051168                       # Outstanding read transactions
system.Lmon1.outstandingReadsHist::0            53193     99.74%     99.74% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::1              140      0.26%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::2                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::3                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::4                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::5                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::6                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::7                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::8                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::9                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::10               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::11               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::12               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::13               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::14               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::15               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::16               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::17               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::18               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::19               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::total        53333                       # Outstanding read transactions
system.Lmon1.outstandingWritesHist::samples        53333                       # Outstanding write transactions
system.Lmon1.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.Lmon1.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Lmon1.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Lmon1.outstandingWritesHist::0           53333    100.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::1               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::2               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::3               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::4               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::5               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::6               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::7               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::8               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::9               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::10              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::11              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::12              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::13              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::14              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::15              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::16              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::17              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::18              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::19              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::total        53333                       # Outstanding write transactions
system.Lmon1.readTransHist::samples             53333                       # Histogram of read transactions per sample period
system.Lmon1.readTransHist::mean             0.260570                       # Histogram of read transactions per sample period
system.Lmon1.readTransHist::gmean                   0                       # Histogram of read transactions per sample period
system.Lmon1.readTransHist::stdev            0.632649                       # Histogram of read transactions per sample period
system.Lmon1.readTransHist::0-1                 52103     97.69%     97.69% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::2-3                   994      1.86%     99.56% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::4-5                   144      0.27%     99.83% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::6-7                    38      0.07%     99.90% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::8-9                    45      0.08%     99.98% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::10-11                   2      0.00%     99.99% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::12-13                   1      0.00%     99.99% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::14-15                   1      0.00%     99.99% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::16-17                   0      0.00%     99.99% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::18-19                   2      0.00%     99.99% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::20-21                   1      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::22-23                   2      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::24-25                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::26-27                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::28-29                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::30-31                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::32-33                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::34-35                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::36-37                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::38-39                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::total               53333                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::samples            53333                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::mean            0.208239                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::gmean                  0                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::stdev           0.571113                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::0-1                52387     98.23%     98.23% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::2-3                  773      1.45%     99.68% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::4-5                   79      0.15%     99.82% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::6-7                   43      0.08%     99.90% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::8-9                   44      0.08%     99.99% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::10-11                  1      0.00%     99.99% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::12-13                  2      0.00%     99.99% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::14-15                  2      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::16-17                  1      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::18-19                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::20-21                  1      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::22-23                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::24-25                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::26-27                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::28-29                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::30-31                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::32-33                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::34-35                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::36-37                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::38-39                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::total              53333                       # Histogram of read transactions per sample period
system.Lmon2.readBurstLengthHist::samples        14002                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::mean            256                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::gmean    256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::stdev             0                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::0-15              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::16-31             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::32-47             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::48-63             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::64-79             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::80-95             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::256-271        14002    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::total         14002                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::samples        11158                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::mean    255.977146                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::gmean   255.872808                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::stdev     2.414054                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::0-15             1      0.01%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::16-31            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::32-47            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::48-63            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::64-79            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::80-95            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::96-111            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::112-127            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::128-143            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::144-159            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::160-175            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::176-191            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::192-207            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::208-223            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::224-239            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::240-255            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::256-271        11157     99.99%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::total        11158                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBandwidthHist::samples         53333                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::mean     6711881.949262                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::gmean               0                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::stdev    16330703.033066                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::0-3.35544e+07        52052     97.60%     97.60% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::3.35544e+07-6.71089e+07          938      1.76%     99.36% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::6.71089e+07-1.00663e+08          101      0.19%     99.55% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.00663e+08-1.34218e+08          139      0.26%     99.81% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.34218e+08-1.67772e+08           25      0.05%     99.85% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.67772e+08-2.01327e+08           22      0.04%     99.89% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::2.01327e+08-2.34881e+08           45      0.08%     99.98% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::2.34881e+08-2.68435e+08            2      0.00%     99.98% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::2.68435e+08-3.0199e+08            1      0.00%     99.98% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::3.0199e+08-3.35544e+08            2      0.00%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::3.35544e+08-3.69099e+08            1      0.00%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::3.69099e+08-4.02653e+08            0      0.00%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::4.02653e+08-4.36208e+08            1      0.00%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::4.36208e+08-4.69762e+08            1      0.00%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::4.69762e+08-5.03316e+08            1      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::5.03316e+08-5.36871e+08            1      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::5.36871e+08-5.70425e+08            1      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::5.70425e+08-6.0398e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::6.0398e+08-6.37534e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::6.37534e+08-6.71089e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::total           53333                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.averageReadBandwidth        6720914.512010      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Lmon2.totalReadBytes                   3584512                       # Number of bytes read
system.Lmon2.writeBandwidthHist::samples        53333                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::mean    5347233.420209                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::gmean              0                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::stdev   14627138.007301                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::0-3.35544e+07        52435     98.32%     98.32% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::3.35544e+07-6.71089e+07          652      1.22%     99.54% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::6.71089e+07-1.00663e+08           74      0.14%     99.68% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.00663e+08-1.34218e+08           87      0.16%     99.84% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.34218e+08-1.67772e+08           19      0.04%     99.88% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.67772e+08-2.01327e+08           16      0.03%     99.91% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::2.01327e+08-2.34881e+08           40      0.08%     99.98% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::2.34881e+08-2.68435e+08            1      0.00%     99.98% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::2.68435e+08-3.0199e+08            0      0.00%     99.98% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::3.0199e+08-3.35544e+08            4      0.01%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::3.35544e+08-3.69099e+08            2      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::3.69099e+08-4.02653e+08            0      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::4.02653e+08-4.36208e+08            2      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::4.36208e+08-4.69762e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::4.69762e+08-5.03316e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::5.03316e+08-5.36871e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::5.36871e+08-5.70425e+08            1      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::5.70425e+08-6.0398e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::6.0398e+08-6.37534e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::6.37534e+08-6.71089e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::total          53333                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.averageWriteBandwidth       5355325.629487      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Lmon2.totalWrittenBytes                2856193                       # Number of bytes written
system.Lmon2.readLatencyHist::samples           14002                       # Read request-response latency
system.Lmon2.readLatencyHist::mean       99361.962577                       # Read request-response latency
system.Lmon2.readLatencyHist::gmean      98208.481588                       # Read request-response latency
system.Lmon2.readLatencyHist::stdev      18597.340478                       # Read request-response latency
system.Lmon2.readLatencyHist::0-16383               0      0.00%      0.00% # Read request-response latency
system.Lmon2.readLatencyHist::16384-32767            0      0.00%      0.00% # Read request-response latency
system.Lmon2.readLatencyHist::32768-49151            7      0.05%      0.05% # Read request-response latency
system.Lmon2.readLatencyHist::49152-65535            0      0.00%      0.05% # Read request-response latency
system.Lmon2.readLatencyHist::65536-81919            1      0.01%      0.06% # Read request-response latency
system.Lmon2.readLatencyHist::81920-98303        12790     91.34%     91.40% # Read request-response latency
system.Lmon2.readLatencyHist::98304-114687          206      1.47%     92.87% # Read request-response latency
system.Lmon2.readLatencyHist::114688-131071          212      1.51%     94.39% # Read request-response latency
system.Lmon2.readLatencyHist::131072-147455          224      1.60%     95.99% # Read request-response latency
system.Lmon2.readLatencyHist::147456-163839          223      1.59%     97.58% # Read request-response latency
system.Lmon2.readLatencyHist::163840-180223          206      1.47%     99.05% # Read request-response latency
system.Lmon2.readLatencyHist::180224-196607            3      0.02%     99.07% # Read request-response latency
system.Lmon2.readLatencyHist::196608-212991            0      0.00%     99.07% # Read request-response latency
system.Lmon2.readLatencyHist::212992-229375          127      0.91%     99.98% # Read request-response latency
system.Lmon2.readLatencyHist::229376-245759            2      0.01%     99.99% # Read request-response latency
system.Lmon2.readLatencyHist::245760-262143            0      0.00%     99.99% # Read request-response latency
system.Lmon2.readLatencyHist::262144-278527            0      0.00%     99.99% # Read request-response latency
system.Lmon2.readLatencyHist::278528-294911            0      0.00%     99.99% # Read request-response latency
system.Lmon2.readLatencyHist::294912-311295            0      0.00%     99.99% # Read request-response latency
system.Lmon2.readLatencyHist::311296-327679            1      0.01%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::total             14002                       # Read request-response latency
system.Lmon2.writeLatencyHist::samples              0                       # Write request-response latency
system.Lmon2.writeLatencyHist::mean               0                       # Write request-response latency
system.Lmon2.writeLatencyHist::gmean              0                       # Write request-response latency
system.Lmon2.writeLatencyHist::stdev              0                       # Write request-response latency
system.Lmon2.writeLatencyHist::0                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::1                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::2                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::3                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::4                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::5                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::6                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::7                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::8                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::9                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::10                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::11                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::12                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::13                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::14                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::15                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::16                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::17                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::18                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::19                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::total                0                       # Write request-response latency
system.Lmon2.ittReadRead::samples               14002                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::mean           38090022.711041                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::stdev          41792409.891573                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::underflows                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::1-5000                    0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::5001-10000                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::10001-15000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::15001-20000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::20001-25000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::25001-30000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::30001-35000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::35001-40000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::40001-45000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::45001-50000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::50001-55000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::55001-60000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::60001-65000               1      0.01%      0.01% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::65001-70000               0      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::70001-75000               0      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::75001-80000               0      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::80001-85000               0      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::85001-90000               1      0.01%      0.01% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::90001-95000               0      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::95001-100000              0      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::overflows             14000     99.99%    100.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::min_value             64000                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::max_value         536580000                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::total                 14002                       # Read-to-read inter transaction time
system.Lmon2.ittWriteWrite::samples             11158                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::mean         47810758.917369                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::stdev        56949780.686716                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::underflows              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::1-5000                  0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::5001-10000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::10001-15000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::15001-20000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::20001-25000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::25001-30000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::30001-35000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::35001-40000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::40001-45000             1      0.01%      0.01% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::45001-50000             0      0.00%      0.01% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::50001-55000             0      0.00%      0.01% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::55001-60000             0      0.00%      0.01% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::60001-65000             0      0.00%      0.01% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::65001-70000             0      0.00%      0.01% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::70001-75000             1      0.01%      0.02% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::75001-80000             0      0.00%      0.02% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::80001-85000             1      0.01%      0.03% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::85001-90000             0      0.00%      0.03% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::90001-95000             1      0.01%      0.04% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::95001-100000            1      0.01%      0.04% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::overflows           11153     99.96%    100.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::min_value           45000                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::max_value       713917000                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::total               11158                       # Write-to-write inter transaction time
system.Lmon2.ittReqReq::samples                 25160                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::mean             21197816.891892                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::stdev            22255794.027150                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::underflows                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::1-5000                      0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::5001-10000                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::10001-15000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::15001-20000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::20001-25000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::25001-30000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::30001-35000                 1      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::35001-40000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::40001-45000                 1      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::45001-50000                 0      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::50001-55000                 0      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::55001-60000                 0      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::60001-65000                 1      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::65001-70000                 0      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::70001-75000                 1      0.00%      0.02% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::75001-80000                 0      0.00%      0.02% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::80001-85000                 2      0.01%      0.02% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::85001-90000                 2      0.01%      0.03% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::90001-95000                 2      0.01%      0.04% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::95001-100000                2      0.01%      0.05% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::overflows               25148     99.95%    100.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::min_value               35000                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::max_value           253777000                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::total                   25160                       # Request-to-request inter transaction time
system.Lmon2.outstandingReadsHist::samples        53333                       # Outstanding read transactions
system.Lmon2.outstandingReadsHist::mean      0.002663                       # Outstanding read transactions
system.Lmon2.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.Lmon2.outstandingReadsHist::stdev     0.051531                       # Outstanding read transactions
system.Lmon2.outstandingReadsHist::0            53191     99.73%     99.73% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::1              142      0.27%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::2                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::3                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::4                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::5                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::6                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::7                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::8                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::9                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::10               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::11               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::12               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::13               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::14               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::15               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::16               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::17               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::18               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::19               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::total        53333                       # Outstanding read transactions
system.Lmon2.outstandingWritesHist::samples        53333                       # Outstanding write transactions
system.Lmon2.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.Lmon2.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Lmon2.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Lmon2.outstandingWritesHist::0           53333    100.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::1               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::2               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::3               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::4               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::5               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::6               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::7               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::8               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::9               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::10              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::11              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::12              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::13              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::14              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::15              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::16              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::17              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::18              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::19              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::total        53333                       # Outstanding write transactions
system.Lmon2.readTransHist::samples             53333                       # Histogram of read transactions per sample period
system.Lmon2.readTransHist::mean             0.262202                       # Histogram of read transactions per sample period
system.Lmon2.readTransHist::gmean                   0                       # Histogram of read transactions per sample period
system.Lmon2.readTransHist::stdev            0.638248                       # Histogram of read transactions per sample period
system.Lmon2.readTransHist::0-1                 52053     97.60%     97.60% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::2-3                  1039      1.95%     99.55% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::4-5                   137      0.26%     99.80% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::6-7                    50      0.09%     99.90% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::8-9                    43      0.08%     99.98% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::10-11                   3      0.01%     99.98% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::12-13                   2      0.00%     99.99% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::14-15                   1      0.00%     99.99% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::16-17                   1      0.00%     99.99% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::18-19                   2      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::20-21                   1      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::22-23                   1      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::24-25                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::26-27                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::28-29                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::30-31                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::32-33                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::34-35                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::36-37                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::38-39                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::total               53333                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::samples            53333                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::mean            0.208876                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::gmean                  0                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::stdev           0.571373                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::0-1                52435     98.32%     98.32% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::2-3                  726      1.36%     99.68% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::4-5                   87      0.16%     99.84% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::6-7                   35      0.07%     99.91% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::8-9                   40      0.08%     99.98% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::10-11                  1      0.00%     99.98% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::12-13                  4      0.01%     99.99% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::14-15                  2      0.00%     99.99% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::16-17                  2      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::18-19                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::20-21                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::22-23                  1      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::24-25                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::26-27                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::28-29                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::30-31                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::32-33                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::34-35                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::36-37                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::38-39                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::total              53333                       # Histogram of read transactions per sample period
system.Lmon3.readBurstLengthHist::samples        13895                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::mean            256                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::gmean    256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::stdev             0                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::0-15              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::16-31             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::32-47             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::48-63             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::64-79             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::80-95             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::256-271        13895    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::total         13895                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::samples        11374                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::mean           256                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::gmean   256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::stdev            0                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::0-15             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::16-31            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::32-47            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::48-63            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::64-79            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::80-95            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::256-271        11374    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::total        11374                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBandwidthHist::samples         53333                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::mean     6661961.637260                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::gmean               0                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::stdev    16130954.891827                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::0-6.71089e+07        52994     99.36%     99.36% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::6.71089e+07-1.34218e+08          243      0.46%     99.82% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.34218e+08-2.01327e+08           45      0.08%     99.90% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::2.01327e+08-2.68435e+08           42      0.08%     99.98% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::2.68435e+08-3.35544e+08            2      0.00%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::3.35544e+08-4.02653e+08            4      0.01%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::4.02653e+08-4.69762e+08            2      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::4.69762e+08-5.36871e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::5.36871e+08-6.0398e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::6.0398e+08-6.71089e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::6.71089e+08-7.38198e+08            1      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::7.38198e+08-8.05306e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::8.05306e+08-8.72415e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::8.72415e+08-9.39524e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::9.39524e+08-1.00663e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.00663e+09-1.07374e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.07374e+09-1.14085e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.14085e+09-1.20796e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.20796e+09-1.27507e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.27507e+09-1.34218e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::total           53333                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.averageReadBandwidth        6669554.859619      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Lmon3.totalReadBytes                   3557120                       # Number of bytes read
system.Lmon3.writeBandwidthHist::samples        53333                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::mean    5449474.059213                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::gmean              0                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::stdev   14973842.776053                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::0-3.35544e+07        52383     98.22%     98.22% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::3.35544e+07-6.71089e+07          685      1.28%     99.50% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::6.71089e+07-1.00663e+08           81      0.15%     99.65% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.00663e+08-1.34218e+08           85      0.16%     99.81% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.34218e+08-1.67772e+08           24      0.05%     99.86% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.67772e+08-2.01327e+08           22      0.04%     99.90% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::2.01327e+08-2.34881e+08           41      0.08%     99.98% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::2.34881e+08-2.68435e+08            2      0.00%     99.98% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::2.68435e+08-3.0199e+08            1      0.00%     99.98% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::3.0199e+08-3.35544e+08            4      0.01%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::3.35544e+08-3.69099e+08            1      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::3.69099e+08-4.02653e+08            2      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::4.02653e+08-4.36208e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::4.36208e+08-4.69762e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::4.69762e+08-5.03316e+08            1      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::5.03316e+08-5.36871e+08            1      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::5.36871e+08-5.70425e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::5.70425e+08-6.0398e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::6.0398e+08-6.37534e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::6.37534e+08-6.71089e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::total          53333                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.averageWriteBandwidth       5459483.049536      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Lmon3.totalWrittenBytes                2911744                       # Number of bytes written
system.Lmon3.readLatencyHist::samples           13895                       # Read request-response latency
system.Lmon3.readLatencyHist::mean       99452.536884                       # Read request-response latency
system.Lmon3.readLatencyHist::gmean      98286.638232                       # Read request-response latency
system.Lmon3.readLatencyHist::stdev      18658.207059                       # Read request-response latency
system.Lmon3.readLatencyHist::0-16383               0      0.00%      0.00% # Read request-response latency
system.Lmon3.readLatencyHist::16384-32767            0      0.00%      0.00% # Read request-response latency
system.Lmon3.readLatencyHist::32768-49151            6      0.04%      0.04% # Read request-response latency
system.Lmon3.readLatencyHist::49152-65535            0      0.00%      0.04% # Read request-response latency
system.Lmon3.readLatencyHist::65536-81919            2      0.01%      0.06% # Read request-response latency
system.Lmon3.readLatencyHist::81920-98303        12660     91.11%     91.17% # Read request-response latency
system.Lmon3.readLatencyHist::98304-114687          222      1.60%     92.77% # Read request-response latency
system.Lmon3.readLatencyHist::114688-131071          212      1.53%     94.29% # Read request-response latency
system.Lmon3.readLatencyHist::131072-147455          215      1.55%     95.84% # Read request-response latency
system.Lmon3.readLatencyHist::147456-163839          223      1.60%     97.45% # Read request-response latency
system.Lmon3.readLatencyHist::163840-180223          224      1.61%     99.06% # Read request-response latency
system.Lmon3.readLatencyHist::180224-196607            2      0.01%     99.07% # Read request-response latency
system.Lmon3.readLatencyHist::196608-212991            1      0.01%     99.08% # Read request-response latency
system.Lmon3.readLatencyHist::212992-229375          127      0.91%     99.99% # Read request-response latency
system.Lmon3.readLatencyHist::229376-245759            1      0.01%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::245760-262143            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::262144-278527            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::278528-294911            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::294912-311295            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::311296-327679            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::total             13895                       # Read request-response latency
system.Lmon3.writeLatencyHist::samples              0                       # Write request-response latency
system.Lmon3.writeLatencyHist::mean               0                       # Write request-response latency
system.Lmon3.writeLatencyHist::gmean              0                       # Write request-response latency
system.Lmon3.writeLatencyHist::stdev              0                       # Write request-response latency
system.Lmon3.writeLatencyHist::0                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::1                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::2                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::3                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::4                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::5                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::6                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::7                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::8                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::9                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::10                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::11                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::12                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::13                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::14                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::15                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::16                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::17                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::18                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::19                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::total                0                       # Write request-response latency
system.Lmon3.ittReadRead::samples               13895                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::mean           38394650.377834                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::stdev          41066614.948623                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::underflows                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::1-5000                    0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::5001-10000                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::10001-15000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::15001-20000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::20001-25000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::25001-30000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::30001-35000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::35001-40000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::40001-45000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::45001-50000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::50001-55000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::55001-60000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::60001-65000               1      0.01%      0.01% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::65001-70000               0      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::70001-75000               1      0.01%      0.01% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::75001-80000               0      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::80001-85000               0      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::85001-90000               0      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::90001-95000               0      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::95001-100000              0      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::overflows             13893     99.99%    100.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::min_value             65000                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::max_value         428003000                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::total                 13895                       # Read-to-read inter transaction time
system.Lmon3.ittWriteWrite::samples             11374                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::mean         46890862.405486                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::stdev        54310757.379368                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::underflows              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::1-5000                  0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::5001-10000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::10001-15000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::15001-20000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::20001-25000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::25001-30000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::30001-35000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::35001-40000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::40001-45000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::45001-50000             1      0.01%      0.01% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::50001-55000             0      0.00%      0.01% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::55001-60000             0      0.00%      0.01% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::60001-65000             0      0.00%      0.01% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::65001-70000             2      0.02%      0.03% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::70001-75000             1      0.01%      0.04% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::75001-80000             0      0.00%      0.04% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::80001-85000             0      0.00%      0.04% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::85001-90000             0      0.00%      0.04% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::90001-95000             0      0.00%      0.04% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::95001-100000            1      0.01%      0.04% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::overflows           11369     99.96%    100.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::min_value           50000                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::max_value       604491000                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::total               11374                       # Write-to-write inter transaction time
system.Lmon3.ittReqReq::samples                 25269                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::mean             21106362.301634                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::stdev            22257745.866409                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::underflows                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::1-5000                      0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::5001-10000                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::10001-15000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::15001-20000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::20001-25000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::25001-30000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::30001-35000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::35001-40000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::40001-45000                 1      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::45001-50000                 1      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::50001-55000                 0      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::55001-60000                 0      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::60001-65000                 1      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::65001-70000                 2      0.01%      0.02% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::70001-75000                 2      0.01%      0.03% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::75001-80000                 1      0.00%      0.03% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::80001-85000                 1      0.00%      0.04% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::85001-90000                 1      0.00%      0.04% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::90001-95000                 1      0.00%      0.04% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::95001-100000                2      0.01%      0.05% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::overflows               25256     99.95%    100.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::min_value               45000                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::max_value           319697000                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::total                   25269                       # Request-to-request inter transaction time
system.Lmon3.outstandingReadsHist::samples        53333                       # Outstanding read transactions
system.Lmon3.outstandingReadsHist::mean      0.002663                       # Outstanding read transactions
system.Lmon3.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.Lmon3.outstandingReadsHist::stdev     0.051531                       # Outstanding read transactions
system.Lmon3.outstandingReadsHist::0            53191     99.73%     99.73% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::1              142      0.27%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::2                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::3                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::4                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::5                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::6                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::7                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::8                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::9                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::10               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::11               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::12               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::13               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::14               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::15               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::16               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::17               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::18               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::19               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::total        53333                       # Outstanding read transactions
system.Lmon3.outstandingWritesHist::samples        53333                       # Outstanding write transactions
system.Lmon3.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.Lmon3.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Lmon3.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Lmon3.outstandingWritesHist::0           53333    100.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::1               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::2               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::3               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::4               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::5               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::6               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::7               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::8               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::9               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::10              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::11              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::12              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::13              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::14              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::15              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::16              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::17              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::18              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::19              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::total        53333                       # Outstanding write transactions
system.Lmon3.readTransHist::samples             53333                       # Histogram of read transactions per sample period
system.Lmon3.readTransHist::mean             0.260233                       # Histogram of read transactions per sample period
system.Lmon3.readTransHist::gmean                   0                       # Histogram of read transactions per sample period
system.Lmon3.readTransHist::stdev            0.629996                       # Histogram of read transactions per sample period
system.Lmon3.readTransHist::0-1                 52056     97.61%     97.61% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::2-3                  1044      1.96%     99.56% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::4-5                   137      0.26%     99.82% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::6-7                    46      0.09%     99.91% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::8-9                    41      0.08%     99.98% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::10-11                   0      0.00%     99.98% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::12-13                   2      0.00%     99.99% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::14-15                   3      0.01%     99.99% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::16-17                   3      0.01%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::18-19                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::20-21                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::22-23                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::24-25                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::26-27                   1      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::28-29                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::30-31                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::32-33                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::34-35                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::36-37                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::38-39                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::total               53333                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::samples            53333                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::mean            0.212870                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::gmean                  0                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::stdev           0.584916                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::0-1                52383     98.22%     98.22% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::2-3                  766      1.44%     99.65% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::4-5                   85      0.16%     99.81% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::6-7                   46      0.09%     99.90% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::8-9                   41      0.08%     99.98% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::10-11                  3      0.01%     99.98% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::12-13                  4      0.01%     99.99% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::14-15                  3      0.01%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::16-17                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::18-19                  1      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::20-21                  1      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::22-23                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::24-25                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::26-27                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::28-29                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::30-31                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::32-33                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::34-35                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::36-37                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::38-39                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::total              53333                       # Histogram of read transactions per sample period
system.Hmon.readBurstLengthHist::samples       961407                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::mean             256                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::gmean     256.000000                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::stdev              0                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::0-15               0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::16-31              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::32-47              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::48-63              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::64-79              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::80-95              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::96-111             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::256-271       961407    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::total         961407                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::samples        44930                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::mean     255.994325                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::gmean    255.968407                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::stdev      1.203018                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::0-15              1      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::16-31             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::32-47             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::48-63             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::64-79             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::80-95             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::256-271        44929    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::total         44930                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBandwidthHist::samples          53333                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::mean      26678086.738042                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::gmean                0                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::stdev     44734143.971248                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::0-1.34218e+08        52838     99.07%     99.07% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.34218e+08-2.68435e+08          140      0.26%     99.33% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.68435e+08-4.02653e+08           90      0.17%     99.50% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::4.02653e+08-5.36871e+08          246      0.46%     99.96% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::5.36871e+08-6.71089e+08            6      0.01%     99.98% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::6.71089e+08-8.05306e+08            3      0.01%     99.98% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::8.05306e+08-9.39524e+08            1      0.00%     99.98% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::9.39524e+08-1.07374e+09            0      0.00%     99.98% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.07374e+09-1.20796e+09            1      0.00%     99.98% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.20796e+09-1.34218e+09            2      0.00%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.34218e+09-1.4764e+09            0      0.00%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.4764e+09-1.61061e+09            1      0.00%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.61061e+09-1.74483e+09            0      0.00%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.74483e+09-1.87905e+09            3      0.01%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.87905e+09-2.01327e+09            1      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.01327e+09-2.14748e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.14748e+09-2.2817e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.2817e+09-2.41592e+09            1      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.41592e+09-2.55014e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.55014e+09-2.68435e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::total            53333                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.averageReadBandwidth         26711339.214317      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Hmon.totalReadBytes                   14246144                       # Number of bytes read
system.Hmon.writeBandwidthHist::samples         53333                       # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::mean     21528134.550841                       # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::gmean               0                       # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::stdev    39746462.759874                       # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::0-1.34218e+08        52890     99.17%     99.17% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.34218e+08-2.68435e+08          169      0.32%     99.49% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::2.68435e+08-4.02653e+08          147      0.28%     99.76% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::4.02653e+08-5.36871e+08          107      0.20%     99.96% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::5.36871e+08-6.71089e+08            6      0.01%     99.97% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::6.71089e+08-8.05306e+08            3      0.01%     99.98% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::8.05306e+08-9.39524e+08            1      0.00%     99.98% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::9.39524e+08-1.07374e+09            0      0.00%     99.98% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.07374e+09-1.20796e+09            4      0.01%     99.99% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.20796e+09-1.34218e+09            1      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.34218e+09-1.4764e+09            3      0.01%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.4764e+09-1.61061e+09            1      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.61061e+09-1.74483e+09            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.74483e+09-1.87905e+09            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.87905e+09-2.01327e+09            1      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::2.01327e+09-2.14748e+09            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::2.14748e+09-2.2817e+09            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::2.2817e+09-2.41592e+09            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::2.41592e+09-2.55014e+09            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::2.55014e+09-2.68435e+09            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::total           53333                       # Histogram of write bandwidth (bytes/s)
system.Hmon.averageWriteBandwidth        21565775.915133      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Hmon.totalWrittenBytes                11501825                       # Number of bytes written
system.Hmon.readLatencyHist::samples            55649                       # Read request-response latency
system.Hmon.readLatencyHist::mean        107974.941149                       # Read request-response latency
system.Hmon.readLatencyHist::gmean       106896.182346                       # Read request-response latency
system.Hmon.readLatencyHist::stdev       18491.163063                       # Read request-response latency
system.Hmon.readLatencyHist::0-32767                0      0.00%      0.00% # Read request-response latency
system.Hmon.readLatencyHist::32768-65535           26      0.05%      0.05% # Read request-response latency
system.Hmon.readLatencyHist::65536-98303           14      0.03%      0.07% # Read request-response latency
system.Hmon.readLatencyHist::98304-131071        52070     93.57%     93.64% # Read request-response latency
system.Hmon.readLatencyHist::131072-163839         1717      3.09%     96.73% # Read request-response latency
system.Hmon.readLatencyHist::163840-196607         1321      2.37%     99.10% # Read request-response latency
system.Hmon.readLatencyHist::196608-229375            7      0.01%     99.11% # Read request-response latency
system.Hmon.readLatencyHist::229376-262143          492      0.88%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::262144-294911            1      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::294912-327679            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::327680-360447            1      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::360448-393215            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::393216-425983            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::425984-458751            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::458752-491519            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::491520-524287            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::524288-557055            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::557056-589823            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::589824-622591            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::622592-655359            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::total              55649                       # Read request-response latency
system.Hmon.writeLatencyHist::samples               1                       # Write request-response latency
system.Hmon.writeLatencyHist::mean              20500                       # Write request-response latency
system.Hmon.writeLatencyHist::gmean      20500.000000                       # Write request-response latency
system.Hmon.writeLatencyHist::stdev               0                       # Write request-response latency
system.Hmon.writeLatencyHist::0-2047                0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::2048-4095             0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::4096-6143             0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::6144-8191             0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::8192-10239            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::10240-12287            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::12288-14335            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::14336-16383            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::16384-18431            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::18432-20479            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::20480-22527            1    100.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::22528-24575            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::24576-26623            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::26624-28671            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::28672-30719            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::30720-32767            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::32768-34815            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::34816-36863            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::36864-38911            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::38912-40959            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::total                 1                       # Write request-response latency
system.Hmon.ittReadRead::samples               961407                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::mean            554746.336879                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::stdev           591582.482375                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::underflows                 0      0.00%      0.00% # Read-to-read inter transaction time
system.Hmon.ittReadRead::1-5000                    45      0.00%      0.00% # Read-to-read inter transaction time
system.Hmon.ittReadRead::5001-10000                26      0.00%      0.01% # Read-to-read inter transaction time
system.Hmon.ittReadRead::10001-15000              292      0.03%      0.04% # Read-to-read inter transaction time
system.Hmon.ittReadRead::15001-20000               29      0.00%      0.04% # Read-to-read inter transaction time
system.Hmon.ittReadRead::20001-25000               61      0.01%      0.05% # Read-to-read inter transaction time
system.Hmon.ittReadRead::25001-30000              290      0.03%      0.08% # Read-to-read inter transaction time
system.Hmon.ittReadRead::30001-35000             2407      0.25%      0.33% # Read-to-read inter transaction time
system.Hmon.ittReadRead::35001-40000            90866      9.45%      9.78% # Read-to-read inter transaction time
system.Hmon.ittReadRead::40001-45000               29      0.00%      9.78% # Read-to-read inter transaction time
system.Hmon.ittReadRead::45001-50000               17      0.00%      9.78% # Read-to-read inter transaction time
system.Hmon.ittReadRead::50001-55000              157      0.02%      9.80% # Read-to-read inter transaction time
system.Hmon.ittReadRead::55001-60000               15      0.00%      9.80% # Read-to-read inter transaction time
system.Hmon.ittReadRead::60001-65000              155      0.02%      9.82% # Read-to-read inter transaction time
system.Hmon.ittReadRead::65001-70000               18      0.00%      9.82% # Read-to-read inter transaction time
system.Hmon.ittReadRead::70001-75000              100      0.01%      9.83% # Read-to-read inter transaction time
system.Hmon.ittReadRead::75001-80000               78      0.01%      9.84% # Read-to-read inter transaction time
system.Hmon.ittReadRead::80001-85000               35      0.00%      9.84% # Read-to-read inter transaction time
system.Hmon.ittReadRead::85001-90000               25      0.00%      9.84% # Read-to-read inter transaction time
system.Hmon.ittReadRead::90001-95000              740      0.08%      9.92% # Read-to-read inter transaction time
system.Hmon.ittReadRead::95001-100000             148      0.02%      9.94% # Read-to-read inter transaction time
system.Hmon.ittReadRead::overflows             865874     90.06%    100.00% # Read-to-read inter transaction time
system.Hmon.ittReadRead::min_value                500                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::max_value           16214500                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::total                 961407                       # Read-to-read inter transaction time
system.Hmon.ittWriteWrite::samples              44930                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::mean          11870397.128867                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::stdev         12449434.469766                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::underflows               0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::1-5000                   0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::5001-10000               0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::10001-15000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::15001-20000            930      2.07%      2.07% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::20001-25000             12      0.03%      2.10% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::25001-30000             21      0.05%      2.14% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::30001-35000             25      0.06%      2.20% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::35001-40000             26      0.06%      2.26% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::40001-45000             33      0.07%      2.33% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::45001-50000             14      0.03%      2.36% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::50001-55000             11      0.02%      2.39% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::55001-60000             13      0.03%      2.41% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::60001-65000             79      0.18%      2.59% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::65001-70000             14      0.03%      2.62% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::70001-75000             44      0.10%      2.72% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::75001-80000             21      0.05%      2.77% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::80001-85000             17      0.04%      2.80% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::85001-90000             19      0.04%      2.85% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::90001-95000             11      0.02%      2.87% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::95001-100000             9      0.02%      2.89% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::overflows            43631     97.11%    100.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::min_value            16500                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::max_value        144100000                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::total                44930                       # Write-to-write inter transaction time
system.Hmon.ittReqReq::samples                1006337                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::mean              529978.469439                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::stdev             579749.340555                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::underflows                   5      0.00%      0.00% # Request-to-request inter transaction time
system.Hmon.ittReqReq::1-5000                      75      0.01%      0.01% # Request-to-request inter transaction time
system.Hmon.ittReqReq::5001-10000                  43      0.00%      0.01% # Request-to-request inter transaction time
system.Hmon.ittReqReq::10001-15000                312      0.03%      0.04% # Request-to-request inter transaction time
system.Hmon.ittReqReq::15001-20000               1097      0.11%      0.15% # Request-to-request inter transaction time
system.Hmon.ittReqReq::20001-25000                839      0.08%      0.24% # Request-to-request inter transaction time
system.Hmon.ittReqReq::25001-30000                473      0.05%      0.28% # Request-to-request inter transaction time
system.Hmon.ittReqReq::30001-35000               2535      0.25%      0.53% # Request-to-request inter transaction time
system.Hmon.ittReqReq::35001-40000             101663     10.10%     10.64% # Request-to-request inter transaction time
system.Hmon.ittReqReq::40001-45000                166      0.02%     10.65% # Request-to-request inter transaction time
system.Hmon.ittReqReq::45001-50000                 99      0.01%     10.66% # Request-to-request inter transaction time
system.Hmon.ittReqReq::50001-55000                339      0.03%     10.70% # Request-to-request inter transaction time
system.Hmon.ittReqReq::55001-60000                 80      0.01%     10.70% # Request-to-request inter transaction time
system.Hmon.ittReqReq::60001-65000                215      0.02%     10.73% # Request-to-request inter transaction time
system.Hmon.ittReqReq::65001-70000                 73      0.01%     10.73% # Request-to-request inter transaction time
system.Hmon.ittReqReq::70001-75000                138      0.01%     10.75% # Request-to-request inter transaction time
system.Hmon.ittReqReq::75001-80000                126      0.01%     10.76% # Request-to-request inter transaction time
system.Hmon.ittReqReq::80001-85000                144      0.01%     10.77% # Request-to-request inter transaction time
system.Hmon.ittReqReq::85001-90000                266      0.03%     10.80% # Request-to-request inter transaction time
system.Hmon.ittReqReq::90001-95000                676      0.07%     10.87% # Request-to-request inter transaction time
system.Hmon.ittReqReq::95001-100000              3710      0.37%     11.24% # Request-to-request inter transaction time
system.Hmon.ittReqReq::overflows               893263     88.76%    100.00% # Request-to-request inter transaction time
system.Hmon.ittReqReq::min_value                    0                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::max_value             13597000                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::total                  1006337                       # Request-to-request inter transaction time
system.Hmon.outstandingReadsHist::samples        53333                       # Outstanding read transactions
system.Hmon.outstandingReadsHist::mean       0.011850                       # Outstanding read transactions
system.Hmon.outstandingReadsHist::gmean             0                       # Outstanding read transactions
system.Hmon.outstandingReadsHist::stdev      0.108903                       # Outstanding read transactions
system.Hmon.outstandingReadsHist::0             52705     98.82%     98.82% # Outstanding read transactions
system.Hmon.outstandingReadsHist::1               624      1.17%     99.99% # Outstanding read transactions
system.Hmon.outstandingReadsHist::2                 4      0.01%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::3                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::4                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::5                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::6                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::7                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::8                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::9                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::10                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::11                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::12                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::13                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::14                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::15                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::16                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::17                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::18                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::19                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::total         53333                       # Outstanding read transactions
system.Hmon.outstandingWritesHist::samples        53333                       # Outstanding write transactions
system.Hmon.outstandingWritesHist::mean             0                       # Outstanding write transactions
system.Hmon.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Hmon.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Hmon.outstandingWritesHist::0            53333    100.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::1                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::2                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::3                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::4                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::5                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::6                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::7                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::8                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::9                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::10               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::11               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::12               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::13               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::14               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::15               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::16               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::17               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::18               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::19               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::total        53333                       # Outstanding write transactions
system.Hmon.readTransHist::samples              53333                       # Histogram of read transactions per sample period
system.Hmon.readTransHist::mean             18.025069                       # Histogram of read transactions per sample period
system.Hmon.readTransHist::gmean                    0                       # Histogram of read transactions per sample period
system.Hmon.readTransHist::stdev             3.590395                       # Histogram of read transactions per sample period
system.Hmon.readTransHist::0-7                     95      0.18%      0.18% # Histogram of read transactions per sample period
system.Hmon.readTransHist::8-15                 13168     24.69%     24.87% # Histogram of read transactions per sample period
system.Hmon.readTransHist::16-23                36626     68.67%     93.54% # Histogram of read transactions per sample period
system.Hmon.readTransHist::24-31                 3432      6.44%     99.98% # Histogram of read transactions per sample period
system.Hmon.readTransHist::32-39                    2      0.00%     99.98% # Histogram of read transactions per sample period
system.Hmon.readTransHist::40-47                    1      0.00%     99.98% # Histogram of read transactions per sample period
system.Hmon.readTransHist::48-55                    2      0.00%     99.99% # Histogram of read transactions per sample period
system.Hmon.readTransHist::56-63                    2      0.00%     99.99% # Histogram of read transactions per sample period
system.Hmon.readTransHist::64-71                    2      0.00%     99.99% # Histogram of read transactions per sample period
system.Hmon.readTransHist::72-79                    1      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::80-87                    1      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::88-95                    1      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::96-103                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::104-111                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::112-119                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::120-127                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::128-135                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::136-143                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::144-151                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::152-159                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::total                53333                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::samples             53333                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::mean             0.840943                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::gmean                   0                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::stdev            1.552596                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::0-3                 52598     98.62%     98.62% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::4-7                   381      0.71%     99.34% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::8-11                  106      0.20%     99.53% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::12-15                 121      0.23%     99.76% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::16-19                 104      0.20%     99.96% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::20-23                   6      0.01%     99.97% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::24-27                   3      0.01%     99.97% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::28-31                   3      0.01%     99.98% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::32-35                   0      0.00%     99.98% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::36-39                   1      0.00%     99.98% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::40-43                   0      0.00%     99.98% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::44-47                   4      0.01%     99.99% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::48-51                   1      0.00%     99.99% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::52-55                   2      0.00%     99.99% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::56-59                   1      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::60-63                   1      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::64-67                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::68-71                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::72-75                   1      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::76-79                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::total               53333                       # Histogram of read transactions per sample period
system.iobus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::WriteReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::WriteResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::Writeback            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::UpgradeReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::UpgradeResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadExReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadExResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.iobus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::WriteReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::Writeback            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::UpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SCUpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::UpgradeResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadExReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadExResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::Writeback            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::UpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::UpgradeResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadExReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadExResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.failedReq                              0                       # # of times recvTimingReq fails due to busy xbar
system.iobus.failedResp                             0                       # # of times recvTimingResp fails due to busy xbar
system.iobus.reqForwardingFail                      0                       # # of times xbar fails to forward req pkt to next component
system.iobus.respForwardingFail                     0                       # # of times xbar fails to forward resp pkt to next component
system.iobus.pimReqSuccess                          0                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.iobus.pimReqFail                             0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.iobus.pimReqDelayedTime                      0                       # cumulative time PIM req pkts are delayed on this xbar
system.iobus.pimRespSuccess                         0                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.iobus.pimRespFail                            0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.iobus.pimRespDelayedTime                     0                       # cumulative time PIM resp pkts are delayed on this xbar
system.iobus.totalReqDelayedTime                    0                       # cumulative time all req pkts are delayed on this xbar
system.iobus.totalRespDelayedTime                   0                       # cumulative time all resp pkts are delayed on this xbar
system.iobus.reqLayer0.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer0.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer1.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer1.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer2.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer2.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer3.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer3.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer4.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer4.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer5.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer5.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer6.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer6.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer7.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer7.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer8.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer8.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer9.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer9.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer10.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer10.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer11.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer11.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer12.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer12.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer13.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer13.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer14.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer14.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer15.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer15.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer16.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer16.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer17.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer17.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer18.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer18.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer19.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer19.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer20.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer20.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer21.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer21.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer22.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer22.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer23.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer23.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer24.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer24.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer25.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer25.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer26.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer26.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer27.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer27.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer28.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer28.failed                      0                       # # of times layer fails timing
system.iobus.respLayer0.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer0.failed                      0                       # # of times layer fails timing
system.iobus.respLayer1.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer1.failed                      0                       # # of times layer fails timing
system.iobus.respLayer2.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer2.failed                      0                       # # of times layer fails timing
system.iobus.respLayer3.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer3.failed                      0                       # # of times layer fails timing
system.iobus.respLayer4.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer4.failed                      0                       # # of times layer fails timing
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                    59815942                       # DTB read hits
system.cpu0.dtb.read_misses                      1953                       # DTB read misses
system.cpu0.dtb.write_hits                    5048699                       # DTB write hits
system.cpu0.dtb.write_misses                     1096                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       4                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                 32                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       2                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     3                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                59817895                       # DTB read accesses
system.cpu0.dtb.write_accesses                5049795                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                         64864641                       # DTB hits
system.cpu0.dtb.misses                           3049                       # DTB misses
system.cpu0.dtb.accesses                     64867690                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.inst_hits                   238119743                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       4                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                 32                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses               238119743                       # ITB inst accesses
system.cpu0.itb.hits                        238119743                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                    238119743                       # DTB accesses
system.cpu0.numCycles                      1066643849                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                  234886117                       # Number of instructions committed
system.cpu0.committedOps                    237375355                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses            180824797                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                    64                       # Number of float alu accesses
system.cpu0.num_func_calls                     737187                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts     37618143                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                   180824797                       # number of integer instructions
system.cpu0.num_fp_insts                           64                       # number of float instructions
system.cpu0.num_int_register_reads          227853919                       # number of times the integer registers were read
system.cpu0.num_int_register_writes         120299572                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                  64                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_cc_register_reads           892102950                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes          161039165                       # number of times the CC registers were written
system.cpu0.num_mem_refs                     65050714                       # number of memory refs
system.cpu0.num_load_insts                   59817796                       # Number of load instructions
system.cpu0.num_store_insts                   5232918                       # Number of store instructions
system.cpu0.num_idle_cycles              48190.694936                       # Number of idle cycles
system.cpu0.num_busy_cycles              1066595658.305064                       # Number of busy cycles
system.cpu0.not_idle_fraction                0.999955                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                    0.000045                       # Percentage of idle cycles
system.cpu0.Branches                         47574817                       # Number of branches fetched
system.cpu0.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                172510043     72.62%     72.62% # Class of executed instruction
system.cpu0.op_class::IntMult                    1453      0.00%     72.62% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     72.62% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0      0.00%     72.62% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     72.62% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     72.62% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     72.62% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     72.62% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     72.62% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     72.62% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     72.62% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     72.62% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     72.62% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     72.62% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     72.62% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     72.62% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     72.62% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     72.62% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     72.62% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     72.62% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     72.62% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     72.62% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     72.62% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     72.62% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     72.62% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 8      0.00%     72.62% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     72.62% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     72.62% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     72.62% # Class of executed instruction
system.cpu0.op_class::MemRead                59817796     25.18%     97.80% # Class of executed instruction
system.cpu0.op_class::MemWrite                5232918      2.20%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                 237562218                       # Class of executed instruction
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                      47                       # number of quiesce instructions executed
system.cpu0.icache.tags.replacements            40801                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          238378756                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            40801                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          5842.473371                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::system.cpu0.inst          128                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::system.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1          124                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        476280287                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       476280287                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::system.cpu0.inst    238078942                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      238078942                       # number of ReadReq hits
system.cpu0.icache.demand_hits::system.cpu0.inst    238078942                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       238078942                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::system.cpu0.inst    238078942                       # number of overall hits
system.cpu0.icache.overall_hits::total      238078942                       # number of overall hits
system.cpu0.icache.ReadReq_misses::system.cpu0.inst        40801                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        40801                       # number of ReadReq misses
system.cpu0.icache.demand_misses::system.cpu0.inst        40801                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         40801                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::system.cpu0.inst        40801                       # number of overall misses
system.cpu0.icache.overall_misses::total        40801                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::system.cpu0.inst    573225330                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    573225330                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::system.cpu0.inst    573225330                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    573225330                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::system.cpu0.inst    573225330                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    573225330                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::system.cpu0.inst    238119743                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    238119743                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::system.cpu0.inst    238119743                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    238119743                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::system.cpu0.inst    238119743                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    238119743                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::system.cpu0.inst     0.000171                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000171                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::system.cpu0.inst     0.000171                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000171                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::system.cpu0.inst     0.000171                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000171                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::system.cpu0.inst 14049.296096                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 14049.296096                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::system.cpu0.inst 14049.296096                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 14049.296096                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::system.cpu0.inst 14049.296096                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 14049.296096                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::system.cpu0.inst        40801                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        40801                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::system.cpu0.inst        40801                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        40801                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::system.cpu0.inst        40801                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        40801                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::system.cpu0.inst    491508670                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    491508670                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::system.cpu0.inst    491508670                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    491508670                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::system.cpu0.inst    491508670                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    491508670                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::system.cpu0.inst     0.000171                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000171                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::system.cpu0.inst     0.000171                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000171                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::system.cpu0.inst     0.000171                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000171                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::system.cpu0.inst 12046.485870                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12046.485870                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::system.cpu0.inst 12046.485870                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12046.485870                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::system.cpu0.inst 12046.485870                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12046.485870                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.waiting_on_retry              1154                       # Number of times sendTimingReq failed
system.cpu0.dcache.tags.replacements            26961                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          171.540689                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           72559705                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs            26961                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs          2691.283892                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::system.cpu0.data   171.540689                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::system.cpu0.data     0.670081                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.670081                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          163                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1           87                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3           52                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4           21                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.636719                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        133826718                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       133826718                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::system.cpu0.data     55320739                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       55320739                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::system.cpu0.data      4077385                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4077385                       # number of WriteReq hits
system.cpu0.dcache.SoftPFReq_hits::system.cpu0.data          254                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total          254                       # number of SoftPFReq hits
system.cpu0.dcache.LoadLockedReq_hits::system.cpu0.data       480699                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       480699                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::system.cpu0.data       148219                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       148219                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::system.cpu0.data     59398124                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        59398124                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::system.cpu0.data     59398378                       # number of overall hits
system.cpu0.dcache.overall_hits::total       59398378                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::system.cpu0.data      3904101                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      3904101                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::system.cpu0.data       618485                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       618485                       # number of WriteReq misses
system.cpu0.dcache.SoftPFReq_misses::system.cpu0.data           82                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total           82                       # number of SoftPFReq misses
system.cpu0.dcache.LoadLockedReq_misses::system.cpu0.data       109945                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total       109945                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::system.cpu0.data       100071                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total       100071                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::system.cpu0.data      4522586                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       4522586                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::system.cpu0.data      4522668                       # number of overall misses
system.cpu0.dcache.overall_misses::total      4522668                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::system.cpu0.data 172611462956                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 172611462956                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::system.cpu0.data  24585021722                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  24585021722                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::system.cpu0.data   1039009286                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total   1039009286                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::system.cpu0.data   1614088122                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total   1614088122                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::system.cpu0.data    356490500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total    356490500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.demand_miss_latency::system.cpu0.data 197196484678                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 197196484678                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::system.cpu0.data 197196484678                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 197196484678                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::system.cpu0.data     59224840                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     59224840                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::system.cpu0.data      4695870                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4695870                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::system.cpu0.data          336                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total          336                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::system.cpu0.data       590644                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       590644                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::system.cpu0.data       248290                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       248290                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::system.cpu0.data     63920710                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     63920710                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::system.cpu0.data     63921046                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     63921046                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::system.cpu0.data     0.065920                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.065920                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::system.cpu0.data     0.131708                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.131708                       # miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::system.cpu0.data     0.244048                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.244048                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::system.cpu0.data     0.186144                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.186144                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::system.cpu0.data     0.403041                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.403041                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::system.cpu0.data     0.070753                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.070753                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::system.cpu0.data     0.070754                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.070754                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::system.cpu0.data 44212.857955                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 44212.857955                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::system.cpu0.data 39750.392850                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 39750.392850                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::system.cpu0.data  9450.264096                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  9450.264096                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::system.cpu0.data 16129.429325                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 16129.429325                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::system.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::system.cpu0.data 43602.594772                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 43602.594772                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::system.cpu0.data 43601.804218                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 43601.804218                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        11568                       # number of writebacks
system.cpu0.dcache.writebacks::total            11568                       # number of writebacks
system.cpu0.dcache.LoadLockedReq_mshr_hits::system.cpu0.data           78                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total           78                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::system.cpu0.data      3904101                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      3904101                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::system.cpu0.data       618485                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       618485                       # number of WriteReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::system.cpu0.data           82                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total           82                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::system.cpu0.data       109867                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total       109867                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::system.cpu0.data       100068                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total       100068                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::system.cpu0.data      4522586                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      4522586                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::system.cpu0.data      4522668                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      4522668                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::system.cpu0.data 162450500992                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 162450500992                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::system.cpu0.data  23256026254                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  23256026254                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::system.cpu0.data      2200004                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total      2200004                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::system.cpu0.data    797454711                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total    797454711                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::system.cpu0.data   1492186878                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total   1492186878                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu0.data    274884500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total    274884500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::system.cpu0.data 185706527246                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 185706527246                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::system.cpu0.data 185708727250                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 185708727250                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::system.cpu0.data      4663509                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total      4663509                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::system.cpu0.data      2384502                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total      2384502                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::system.cpu0.data      7048011                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total      7048011                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::system.cpu0.data     0.065920                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.065920                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::system.cpu0.data     0.131708                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.131708                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::system.cpu0.data     0.244048                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.244048                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::system.cpu0.data     0.186012                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.186012                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::system.cpu0.data     0.403029                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.403029                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::system.cpu0.data     0.070753                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.070753                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::system.cpu0.data     0.070754                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.070754                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::system.cpu0.data 41610.219867                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 41610.219867                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::system.cpu0.data 37601.601096                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 37601.601096                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu0.data 26829.317073                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 26829.317073                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu0.data  7258.364304                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total  7258.364304                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu0.data 14911.728804                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 14911.728804                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::system.cpu0.data 41062.022313                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 41062.022313                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::system.cpu0.data 41061.764262                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 41061.764262                       # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.waiting_on_retry           1511243                       # Number of times sendTimingReq failed
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                    59418613                       # DTB read hits
system.cpu1.dtb.read_misses                      3066                       # DTB read misses
system.cpu1.dtb.write_hits                   16337878                       # DTB write hits
system.cpu1.dtb.write_misses                      631                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       4                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                 32                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     1                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                59421679                       # DTB read accesses
system.cpu1.dtb.write_accesses               16338509                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                         75756491                       # DTB hits
system.cpu1.dtb.misses                           3697                       # DTB misses
system.cpu1.dtb.accesses                     75760188                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.inst_hits                   230907693                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       4                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                 32                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses               230907693                       # ITB inst accesses
system.cpu1.itb.hits                        230907693                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                    230907693                       # DTB accesses
system.cpu1.numCycles                      1066652227                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                  222765484                       # Number of instructions committed
system.cpu1.committedOps                    233626899                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses            186118494                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                    2886322                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts     32290609                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                   186118494                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads          268119456                       # number of times the integer registers were read
system.cpu1.num_int_register_writes         123978060                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_cc_register_reads           881026619                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes          140551781                       # number of times the CC registers were written
system.cpu1.num_mem_refs                     76720107                       # number of memory refs
system.cpu1.num_load_insts                   59420307                       # Number of load instructions
system.cpu1.num_store_insts                  17299800                       # Number of store instructions
system.cpu1.num_idle_cycles              49865.055461                       # Number of idle cycles
system.cpu1.num_busy_cycles              1066602361.944539                       # Number of busy cycles
system.cpu1.not_idle_fraction                0.999953                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                    0.000047                       # Percentage of idle cycles
system.cpu1.Branches                         42352228                       # Number of branches fetched
system.cpu1.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                157869748     67.30%     67.30% # Class of executed instruction
system.cpu1.op_class::IntMult                    1419      0.00%     67.30% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     67.30% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0      0.00%     67.30% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     67.30% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     67.30% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     67.30% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     67.30% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     67.30% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     67.30% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     67.30% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     67.30% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     67.30% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     67.30% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     67.30% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     67.30% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     67.30% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     67.30% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     67.30% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     67.30% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%     67.30% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     67.30% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     67.30% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     67.30% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     67.30% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 2      0.00%     67.30% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     67.30% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     67.30% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     67.30% # Class of executed instruction
system.cpu1.op_class::MemRead                59420307     25.33%     92.63% # Class of executed instruction
system.cpu1.op_class::MemWrite               17299800      7.37%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                 234591276                       # Class of executed instruction
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                      61                       # number of quiesce instructions executed
system.cpu1.icache.tags.replacements           171769                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs          230982700                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs           171769                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          1344.728676                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::system.cpu1.inst          128                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::system.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1          123                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            5                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        461987155                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       461987155                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::system.cpu1.inst    230735924                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total      230735924                       # number of ReadReq hits
system.cpu1.icache.demand_hits::system.cpu1.inst    230735924                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total       230735924                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::system.cpu1.inst    230735924                       # number of overall hits
system.cpu1.icache.overall_hits::total      230735924                       # number of overall hits
system.cpu1.icache.ReadReq_misses::system.cpu1.inst       171769                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total       171769                       # number of ReadReq misses
system.cpu1.icache.demand_misses::system.cpu1.inst       171769                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total        171769                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::system.cpu1.inst       171769                       # number of overall misses
system.cpu1.icache.overall_misses::total       171769                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::system.cpu1.inst   2271231287                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   2271231287                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::system.cpu1.inst   2271231287                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   2271231287                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::system.cpu1.inst   2271231287                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   2271231287                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::system.cpu1.inst    230907693                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total    230907693                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::system.cpu1.inst    230907693                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total    230907693                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::system.cpu1.inst    230907693                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total    230907693                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::system.cpu1.inst     0.000744                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000744                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::system.cpu1.inst     0.000744                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000744                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::system.cpu1.inst     0.000744                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000744                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::system.cpu1.inst 13222.591312                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 13222.591312                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::system.cpu1.inst 13222.591312                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 13222.591312                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::system.cpu1.inst 13222.591312                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 13222.591312                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_misses::system.cpu1.inst       171769                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total       171769                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::system.cpu1.inst       171769                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total       171769                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::system.cpu1.inst       171769                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total       171769                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::system.cpu1.inst   1927544713                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1927544713                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::system.cpu1.inst   1927544713                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1927544713                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::system.cpu1.inst   1927544713                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1927544713                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::system.cpu1.inst     0.000744                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000744                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::system.cpu1.inst     0.000744                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000744                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::system.cpu1.inst     0.000744                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000744                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::system.cpu1.inst 11221.726348                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 11221.726348                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::system.cpu1.inst 11221.726348                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 11221.726348                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::system.cpu1.inst 11221.726348                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 11221.726348                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.waiting_on_retry              1040                       # Number of times sendTimingReq failed
system.cpu1.dcache.tags.replacements            61309                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          187.370851                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           68445619                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs            61309                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs          1116.404101                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::system.cpu1.data   187.370851                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::system.cpu1.data     0.731917                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.731917                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          207                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          100                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           22                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           81                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.808594                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        154731934                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       154731934                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::system.cpu1.data     55545442                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       55545442                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::system.cpu1.data     13356305                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      13356305                       # number of WriteReq hits
system.cpu1.dcache.SoftPFReq_hits::system.cpu1.data          235                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total          235                       # number of SoftPFReq hits
system.cpu1.dcache.LoadLockedReq_hits::system.cpu1.data      1142957                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total      1142957                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::system.cpu1.data       836433                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total       836433                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::system.cpu1.data     68901747                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        68901747                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::system.cpu1.data     68901982                       # number of overall hits
system.cpu1.dcache.overall_hits::total       68901982                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::system.cpu1.data      2624650                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      2624650                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::system.cpu1.data      1883819                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1883819                       # number of WriteReq misses
system.cpu1.dcache.SoftPFReq_misses::system.cpu1.data           80                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total           80                       # number of SoftPFReq misses
system.cpu1.dcache.LoadLockedReq_misses::system.cpu1.data       105133                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total       105133                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::system.cpu1.data       242604                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total       242604                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::system.cpu1.data      4508469                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       4508469                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::system.cpu1.data      4508549                       # number of overall misses
system.cpu1.dcache.overall_misses::total      4508549                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::system.cpu1.data 104414601830                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 104414601830                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::system.cpu1.data  83934353851                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  83934353851                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::system.cpu1.data    762573842                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total    762573842                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::system.cpu1.data   8253003220                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total   8253003220                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::system.cpu1.data     56258000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total     56258000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.demand_miss_latency::system.cpu1.data 188348955681                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 188348955681                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::system.cpu1.data 188348955681                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 188348955681                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::system.cpu1.data     58170092                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     58170092                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::system.cpu1.data     15240124                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     15240124                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::system.cpu1.data          315                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total          315                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::system.cpu1.data      1248090                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total      1248090                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::system.cpu1.data      1079037                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total      1079037                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::system.cpu1.data     73410216                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     73410216                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::system.cpu1.data     73410531                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     73410531                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::system.cpu1.data     0.045120                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.045120                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::system.cpu1.data     0.123609                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.123609                       # miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::system.cpu1.data     0.253968                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.253968                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::system.cpu1.data     0.084235                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.084235                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::system.cpu1.data     0.224834                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.224834                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::system.cpu1.data     0.061415                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.061415                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::system.cpu1.data     0.061416                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.061416                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::system.cpu1.data 39782.295479                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 39782.295479                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::system.cpu1.data 44555.423770                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 44555.423770                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::system.cpu1.data  7253.420353                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total  7253.420353                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::system.cpu1.data 34018.413629                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 34018.413629                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::system.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::system.cpu1.data 41776.699736                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 41776.699736                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::system.cpu1.data 41775.958447                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 41775.958447                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        37363                       # number of writebacks
system.cpu1.dcache.writebacks::total            37363                       # number of writebacks
system.cpu1.dcache.LoadLockedReq_mshr_hits::system.cpu1.data           76                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           76                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::system.cpu1.data      2624650                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      2624650                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::system.cpu1.data      1883819                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      1883819                       # number of WriteReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::system.cpu1.data           80                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total           80                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::system.cpu1.data       105057                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total       105057                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::system.cpu1.data       242598                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total       242598                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::system.cpu1.data      4508469                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      4508469                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::system.cpu1.data      4508549                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      4508549                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::system.cpu1.data  97952392092                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  97952392092                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::system.cpu1.data  80084632119                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  80084632119                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::system.cpu1.data      1874006                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total      1874006                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::system.cpu1.data    543150152                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total    543150152                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::system.cpu1.data   7777066780                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total   7777066780                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu1.data     44224000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total     44224000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::system.cpu1.data 178037024211                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 178037024211                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::system.cpu1.data 178038898217                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 178038898217                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::system.cpu1.data      4239499                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total      4239499                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::system.cpu1.data      1841505                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total      1841505                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::system.cpu1.data      6081004                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total      6081004                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::system.cpu1.data     0.045120                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.045120                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::system.cpu1.data     0.123609                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.123609                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::system.cpu1.data     0.253968                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.253968                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::system.cpu1.data     0.084174                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.084174                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::system.cpu1.data     0.224828                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.224828                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::system.cpu1.data     0.061415                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.061415                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::system.cpu1.data     0.061416                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.061416                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::system.cpu1.data 37320.173010                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 37320.173010                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::system.cpu1.data 42511.850724                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 42511.850724                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu1.data 23425.075000                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 23425.075000                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu1.data  5170.051991                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  5170.051991                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu1.data 32057.423309                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 32057.423309                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::system.cpu1.data 39489.463987                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 39489.463987                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::system.cpu1.data 39489.178939                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 39489.178939                       # average overall mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.waiting_on_retry            642339                       # Number of times sendTimingReq failed
system.cpu2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                    59367136                       # DTB read hits
system.cpu2.dtb.read_misses                      2483                       # DTB read misses
system.cpu2.dtb.write_hits                    6587130                       # DTB write hits
system.cpu2.dtb.write_misses                     1211                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       4                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                 32                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                    29                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                59369619                       # DTB read accesses
system.cpu2.dtb.write_accesses                6588341                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                         65954266                       # DTB hits
system.cpu2.dtb.misses                           3694                       # DTB misses
system.cpu2.dtb.accesses                     65957960                       # DTB accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.inst_hits                   235893794                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       4                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                 32                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses               235893794                       # ITB inst accesses
system.cpu2.itb.hits                        235893794                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                    235893794                       # DTB accesses
system.cpu2.numCycles                      1066661232                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                  231759015                       # Number of instructions committed
system.cpu2.committedOps                    235289175                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses            180343951                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                     982716                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts     36668465                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                   180343951                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads          231916970                       # number of times the integer registers were read
system.cpu2.num_int_register_writes         119909714                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_cc_register_reads           884480703                       # number of times the CC registers were read
system.cpu2.num_cc_register_writes          157163217                       # number of times the CC registers were written
system.cpu2.num_mem_refs                     66231710                       # number of memory refs
system.cpu2.num_load_insts                   59368896                       # Number of load instructions
system.cpu2.num_store_insts                   6862814                       # Number of store instructions
system.cpu2.num_idle_cycles              83303.169759                       # Number of idle cycles
system.cpu2.num_busy_cycles              1066577928.830241                       # Number of busy cycles
system.cpu2.not_idle_fraction                0.999922                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                    0.000078                       # Percentage of idle cycles
system.cpu2.Branches                         46532386                       # Number of branches fetched
system.cpu2.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntAlu                169334554     71.88%     71.88% # Class of executed instruction
system.cpu2.op_class::IntMult                    1410      0.00%     71.88% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     71.88% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0      0.00%     71.88% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%     71.88% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%     71.88% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     71.88% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%     71.88% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     71.88% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     71.88% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     71.88% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     71.88% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     71.88% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     71.88% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%     71.88% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     71.88% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     71.88% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     71.88% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     71.88% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     71.88% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0      0.00%     71.88% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     71.88% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     71.88% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%     71.88% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     71.88% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 2      0.00%     71.88% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0      0.00%     71.88% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     71.88% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     71.88% # Class of executed instruction
system.cpu2.op_class::MemRead                59368896     25.20%     97.09% # Class of executed instruction
system.cpu2.op_class::MemWrite                6862814      2.91%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                 235567676                       # Class of executed instruction
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                     149                       # number of quiesce instructions executed
system.cpu2.icache.tags.replacements            61670                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs          236076799                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            61670                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          3828.065494                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::system.cpu2.inst          128                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::system.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           92                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            5                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        471849258                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       471849258                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::system.cpu2.inst    235832124                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total      235832124                       # number of ReadReq hits
system.cpu2.icache.demand_hits::system.cpu2.inst    235832124                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total       235832124                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::system.cpu2.inst    235832124                       # number of overall hits
system.cpu2.icache.overall_hits::total      235832124                       # number of overall hits
system.cpu2.icache.ReadReq_misses::system.cpu2.inst        61670                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        61670                       # number of ReadReq misses
system.cpu2.icache.demand_misses::system.cpu2.inst        61670                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         61670                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::system.cpu2.inst        61670                       # number of overall misses
system.cpu2.icache.overall_misses::total        61670                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::system.cpu2.inst    842357211                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    842357211                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::system.cpu2.inst    842357211                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    842357211                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::system.cpu2.inst    842357211                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    842357211                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::system.cpu2.inst    235893794                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total    235893794                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::system.cpu2.inst    235893794                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total    235893794                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::system.cpu2.inst    235893794                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total    235893794                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::system.cpu2.inst     0.000261                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000261                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::system.cpu2.inst     0.000261                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000261                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::system.cpu2.inst     0.000261                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000261                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::system.cpu2.inst 13659.108335                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 13659.108335                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::system.cpu2.inst 13659.108335                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 13659.108335                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::system.cpu2.inst 13659.108335                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 13659.108335                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_misses::system.cpu2.inst        61670                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        61670                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::system.cpu2.inst        61670                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        61670                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::system.cpu2.inst        61670                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        61670                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::system.cpu2.inst    718831789                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    718831789                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::system.cpu2.inst    718831789                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    718831789                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::system.cpu2.inst    718831789                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    718831789                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::system.cpu2.inst     0.000261                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000261                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::system.cpu2.inst     0.000261                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000261                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::system.cpu2.inst     0.000261                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000261                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::system.cpu2.inst 11656.101654                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 11656.101654                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::system.cpu2.inst 11656.101654                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 11656.101654                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::system.cpu2.inst 11656.101654                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 11656.101654                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.waiting_on_retry              1347                       # Number of times sendTimingReq failed
system.cpu2.dcache.tags.replacements            43809                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          164.930704                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           66433183                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs            43809                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs          1516.427743                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::system.cpu2.data   164.930704                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::system.cpu2.data     0.644261                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.644261                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          198                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           21                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           84                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3           56                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4           28                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.773438                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        135890557                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       135890557                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::system.cpu2.data     54999336                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       54999336                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::system.cpu2.data      5346020                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       5346020                       # number of WriteReq hits
system.cpu2.dcache.SoftPFReq_hits::system.cpu2.data          443                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total          443                       # number of SoftPFReq hits
system.cpu2.dcache.LoadLockedReq_hits::system.cpu2.data       543658                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total       543658                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::system.cpu2.data       225233                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total       225233                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::system.cpu2.data     60345356                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        60345356                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::system.cpu2.data     60345799                       # number of overall hits
system.cpu2.dcache.overall_hits::total       60345799                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::system.cpu2.data      3699794                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      3699794                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::system.cpu2.data       799043                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       799043                       # number of WriteReq misses
system.cpu2.dcache.SoftPFReq_misses::system.cpu2.data          104                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total          104                       # number of SoftPFReq misses
system.cpu2.dcache.LoadLockedReq_misses::system.cpu2.data       123683                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total       123683                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::system.cpu2.data       126560                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total       126560                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::system.cpu2.data      4498837                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       4498837                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::system.cpu2.data      4498941                       # number of overall misses
system.cpu2.dcache.overall_misses::total      4498941                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::system.cpu2.data 164345830946                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 164345830946                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::system.cpu2.data  32560340344                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  32560340344                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::system.cpu2.data   1669732565                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total   1669732565                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::system.cpu2.data   2320837943                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total   2320837943                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::system.cpu2.data    343837000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total    343837000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.demand_miss_latency::system.cpu2.data 196906171290                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 196906171290                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::system.cpu2.data 196906171290                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 196906171290                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::system.cpu2.data     58699130                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     58699130                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::system.cpu2.data      6145063                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      6145063                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::system.cpu2.data          547                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total          547                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::system.cpu2.data       667341                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total       667341                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::system.cpu2.data       351793                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total       351793                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::system.cpu2.data     64844193                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     64844193                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::system.cpu2.data     64844740                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     64844740                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::system.cpu2.data     0.063030                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.063030                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::system.cpu2.data     0.130030                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.130030                       # miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::system.cpu2.data     0.190128                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.190128                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::system.cpu2.data     0.185337                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.185337                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::system.cpu2.data     0.359757                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.359757                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::system.cpu2.data     0.069379                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.069379                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::system.cpu2.data     0.069380                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.069380                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::system.cpu2.data 44420.265276                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 44420.265276                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::system.cpu2.data 40749.171627                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 40749.171627                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::system.cpu2.data 13500.097548                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 13500.097548                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::system.cpu2.data 18337.847211                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total 18337.847211                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::system.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::system.cpu2.data 43768.238611                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 43768.238611                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::system.cpu2.data 43767.226841                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 43767.226841                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        21440                       # number of writebacks
system.cpu2.dcache.writebacks::total            21440                       # number of writebacks
system.cpu2.dcache.LoadLockedReq_mshr_hits::system.cpu2.data           96                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total           96                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::system.cpu2.data      3699794                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      3699794                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::system.cpu2.data       799043                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       799043                       # number of WriteReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::system.cpu2.data          104                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total          104                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::system.cpu2.data       123587                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total       123587                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::system.cpu2.data       126558                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total       126558                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::system.cpu2.data      4498837                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      4498837                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::system.cpu2.data      4498941                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      4498941                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::system.cpu2.data 154800191018                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total 154800191018                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::system.cpu2.data  30865971620                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  30865971620                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::system.cpu2.data      2961007                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total      2961007                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::system.cpu2.data   1402989428                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total   1402989428                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::system.cpu2.data   2138375057                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total   2138375057                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu2.data    264145000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total    264145000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::system.cpu2.data 185666162638                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 185666162638                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::system.cpu2.data 185669123645                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 185669123645                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::system.cpu2.data      4078001                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::total      4078001                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::system.cpu2.data      2183504                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::total      2183504                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::system.cpu2.data      6261505                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total      6261505                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::system.cpu2.data     0.063030                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.063030                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::system.cpu2.data     0.130030                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.130030                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::system.cpu2.data     0.190128                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.190128                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::system.cpu2.data     0.185193                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.185193                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::system.cpu2.data     0.359751                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.359751                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::system.cpu2.data     0.069379                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.069379                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::system.cpu2.data     0.069380                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.069380                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::system.cpu2.data 41840.218947                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 41840.218947                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::system.cpu2.data 38628.674076                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 38628.674076                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu2.data 28471.221154                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total 28471.221154                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu2.data 11352.241158                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11352.241158                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu2.data 16896.403681                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total 16896.403681                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::system.cpu2.data 41269.813207                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 41269.813207                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::system.cpu2.data 41269.517348                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 41269.517348                       # average overall mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.waiting_on_retry           1184162                       # Number of times sendTimingReq failed
system.cpu3.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                    60699327                       # DTB read hits
system.cpu3.dtb.read_misses                       170                       # DTB read misses
system.cpu3.dtb.write_hits                    1988048                       # DTB write hits
system.cpu3.dtb.write_misses                       13                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       4                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                 32                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     2                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                60699497                       # DTB read accesses
system.cpu3.dtb.write_accesses                1988061                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                         62687375                       # DTB hits
system.cpu3.dtb.misses                            183                       # DTB misses
system.cpu3.dtb.accesses                     62687558                       # DTB accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.inst_hits                   241385780                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       4                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                 32                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses               241385780                       # ITB inst accesses
system.cpu3.itb.hits                        241385780                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                    241385780                       # DTB accesses
system.cpu3.numCycles                      1066669931                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                  240579142                       # Number of instructions committed
system.cpu3.committedOps                    241152109                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses            182019794                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                     275571                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts     39281897                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                   182019794                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads          218711196                       # number of times the integer registers were read
system.cpu3.num_int_register_writes         121405497                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_cc_register_reads           905693298                       # number of times the CC registers were read
system.cpu3.num_cc_register_writes          168381452                       # number of times the CC registers were written
system.cpu3.num_mem_refs                     62690850                       # number of memory refs
system.cpu3.num_load_insts                   60701355                       # Number of load instructions
system.cpu3.num_store_insts                   1989495                       # Number of store instructions
system.cpu3.num_idle_cycles              82940.876472                       # Number of idle cycles
system.cpu3.num_busy_cycles              1066586990.123528                       # Number of busy cycles
system.cpu3.not_idle_fraction                0.999922                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                    0.000078                       # Percentage of idle cycles
system.cpu3.Branches                         49385342                       # Number of branches fetched
system.cpu3.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::IntAlu                178464371     74.00%     74.00% # Class of executed instruction
system.cpu3.op_class::IntMult                    1390      0.00%     74.00% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     74.00% # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0      0.00%     74.00% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     74.00% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     74.00% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     74.00% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%     74.00% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     74.00% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     74.00% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     74.00% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     74.00% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     74.00% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     74.00% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     74.00% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     74.00% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     74.00% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     74.00% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     74.00% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     74.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0      0.00%     74.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     74.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     74.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0      0.00%     74.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     74.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 2      0.00%     74.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0      0.00%     74.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     74.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     74.00% # Class of executed instruction
system.cpu3.op_class::MemRead                60701355     25.17%     99.18% # Class of executed instruction
system.cpu3.op_class::MemWrite                1989495      0.82%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                 241156613                       # Class of executed instruction
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                     171                       # number of quiesce instructions executed
system.cpu3.icache.tags.replacements             4839                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs          241648734                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             4839                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs         49937.742095                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::system.cpu3.inst          128                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::system.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           38                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           85                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            5                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        482776399                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       482776399                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::system.cpu3.inst    241380941                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total      241380941                       # number of ReadReq hits
system.cpu3.icache.demand_hits::system.cpu3.inst    241380941                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total       241380941                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::system.cpu3.inst    241380941                       # number of overall hits
system.cpu3.icache.overall_hits::total      241380941                       # number of overall hits
system.cpu3.icache.ReadReq_misses::system.cpu3.inst         4839                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         4839                       # number of ReadReq misses
system.cpu3.icache.demand_misses::system.cpu3.inst         4839                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          4839                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::system.cpu3.inst         4839                       # number of overall misses
system.cpu3.icache.overall_misses::total         4839                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::system.cpu3.inst    105368709                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    105368709                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::system.cpu3.inst    105368709                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    105368709                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::system.cpu3.inst    105368709                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    105368709                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::system.cpu3.inst    241385780                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total    241385780                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::system.cpu3.inst    241385780                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total    241385780                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::system.cpu3.inst    241385780                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total    241385780                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::system.cpu3.inst     0.000020                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000020                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::system.cpu3.inst     0.000020                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000020                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::system.cpu3.inst     0.000020                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000020                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::system.cpu3.inst 21774.893366                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 21774.893366                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::system.cpu3.inst 21774.893366                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 21774.893366                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::system.cpu3.inst 21774.893366                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 21774.893366                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_misses::system.cpu3.inst         4839                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         4839                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::system.cpu3.inst         4839                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         4839                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::system.cpu3.inst         4839                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         4839                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::system.cpu3.inst     95492291                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     95492291                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::system.cpu3.inst     95492291                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     95492291                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::system.cpu3.inst     95492291                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     95492291                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::system.cpu3.inst     0.000020                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000020                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::system.cpu3.inst     0.000020                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000020                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::system.cpu3.inst     0.000020                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000020                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::system.cpu3.inst 19733.889440                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 19733.889440                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::system.cpu3.inst 19733.889440                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 19733.889440                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::system.cpu3.inst 19733.889440                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 19733.889440                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.waiting_on_retry              1320                       # Number of times sendTimingReq failed
system.cpu3.dcache.tags.replacements             3570                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          249.950527                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           69048865                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs             3570                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs         19341.418768                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::system.cpu3.data   249.950527                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::system.cpu3.data     0.976369                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.976369                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          226                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           66                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3           20                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4          110                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.882812                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        130000074                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       130000074                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::system.cpu3.data     56106316                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       56106316                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::system.cpu3.data      1700525                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       1700525                       # number of WriteReq hits
system.cpu3.dcache.SoftPFReq_hits::system.cpu3.data          638                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total          638                       # number of SoftPFReq hits
system.cpu3.dcache.LoadLockedReq_hits::system.cpu3.data          635                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          635                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::system.cpu3.data          501                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          501                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::system.cpu3.data     57806841                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        57806841                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::system.cpu3.data     57807479                       # number of overall hits
system.cpu3.dcache.overall_hits::total       57807479                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::system.cpu3.data      4419062                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      4419062                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::system.cpu3.data       245604                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       245604                       # number of WriteReq misses
system.cpu3.dcache.SoftPFReq_misses::system.cpu3.data          172                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total          172                       # number of SoftPFReq misses
system.cpu3.dcache.LoadLockedReq_misses::system.cpu3.data       172391                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total       172391                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::system.cpu3.data        39000                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total        39000                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::system.cpu3.data      4664666                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       4664666                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::system.cpu3.data      4664838                       # number of overall misses
system.cpu3.dcache.overall_misses::total      4664838                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::system.cpu3.data 192268051444                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 192268051444                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::system.cpu3.data   6599298317                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total   6599298317                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::system.cpu3.data   2609008146                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total   2609008146                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::system.cpu3.data      9000500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      9000500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::system.cpu3.data       481500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       481500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.demand_miss_latency::system.cpu3.data 198867349761                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 198867349761                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::system.cpu3.data 198867349761                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 198867349761                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::system.cpu3.data     60525378                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     60525378                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::system.cpu3.data      1946129                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      1946129                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::system.cpu3.data          810                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total          810                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::system.cpu3.data       173026                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total       173026                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::system.cpu3.data        39501                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        39501                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::system.cpu3.data     62471507                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     62471507                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::system.cpu3.data     62472317                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     62472317                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::system.cpu3.data     0.073012                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.073012                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::system.cpu3.data     0.126201                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.126201                       # miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::system.cpu3.data     0.212346                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.212346                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::system.cpu3.data     0.996330                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.996330                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::system.cpu3.data     0.987317                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.987317                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::system.cpu3.data     0.074669                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.074669                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::system.cpu3.data     0.074670                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.074670                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::system.cpu3.data 43508.792464                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 43508.792464                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::system.cpu3.data 26869.669537                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 26869.669537                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::system.cpu3.data 15134.247994                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 15134.247994                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::system.cpu3.data   230.782051                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total   230.782051                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::system.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::system.cpu3.data 42632.709343                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 42632.709343                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::system.cpu3.data 42631.137407                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 42631.137407                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          699                       # number of writebacks
system.cpu3.dcache.writebacks::total              699                       # number of writebacks
system.cpu3.dcache.LoadLockedReq_mshr_hits::system.cpu3.data          164                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          164                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::system.cpu3.data      4419062                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total      4419062                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::system.cpu3.data       245604                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       245604                       # number of WriteReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::system.cpu3.data          172                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total          172                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::system.cpu3.data       172227                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total       172227                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::system.cpu3.data          238                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          238                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::system.cpu3.data      4664666                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      4664666                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::system.cpu3.data      4664838                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      4664838                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::system.cpu3.data 179926917556                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total 179926917556                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::system.cpu3.data   6107493683                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   6107493683                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::system.cpu3.data      3761015                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total      3761015                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::system.cpu3.data   2221970839                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total   2221970839                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::system.cpu3.data      8550500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      8550500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu3.data       455500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       455500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::system.cpu3.data 186034411239                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 186034411239                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::system.cpu3.data 186038172254                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 186038172254                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::system.cpu3.data      4419520                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::total      4419520                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::system.cpu3.data      1704000                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::total      1704000                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::system.cpu3.data      6123520                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total      6123520                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::system.cpu3.data     0.073012                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.073012                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::system.cpu3.data     0.126201                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.126201                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::system.cpu3.data     0.212346                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.212346                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::system.cpu3.data     0.995382                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.995382                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::system.cpu3.data     0.006025                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.006025                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::system.cpu3.data     0.074669                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.074669                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::system.cpu3.data     0.074670                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.074670                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::system.cpu3.data 40716.088065                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 40716.088065                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::system.cpu3.data 24867.240285                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 24867.240285                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu3.data 21866.366279                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total 21866.366279                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu3.data 12901.408252                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12901.408252                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu3.data 35926.470588                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total 35926.470588                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::system.cpu3.data 39881.614512                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 39881.614512                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::system.cpu3.data 39880.950261                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 39880.950261                       # average overall mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.waiting_on_retry           2591162                       # Number of times sendTimingReq failed
system.cpu4.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                    59109697                       # DTB read hits
system.cpu4.dtb.read_misses                      2002                       # DTB read misses
system.cpu4.dtb.write_hits                    6160068                       # DTB write hits
system.cpu4.dtb.write_misses                     1606                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       4                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                 32                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       1                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                    44                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                59111699                       # DTB read accesses
system.cpu4.dtb.write_accesses                6161674                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                         65269765                       # DTB hits
system.cpu4.dtb.misses                           3608                       # DTB misses
system.cpu4.dtb.accesses                     65273373                       # DTB accesses
system.cpu4.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.itb.inst_hits                   237078171                       # ITB inst hits
system.cpu4.itb.inst_misses                        10                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       4                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                 32                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses               237078181                       # ITB inst accesses
system.cpu4.itb.hits                        237078171                       # DTB hits
system.cpu4.itb.misses                             10                       # DTB misses
system.cpu4.itb.accesses                    237078181                       # DTB accesses
system.cpu4.numCycles                      1066673722                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                  233109629                       # Number of instructions committed
system.cpu4.committedOps                    236212053                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses            180745545                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                    64                       # Number of float alu accesses
system.cpu4.num_func_calls                     837027                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts     36953025                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                   180745545                       # number of integer instructions
system.cpu4.num_fp_insts                           64                       # number of float instructions
system.cpu4.num_int_register_reads          230262205                       # number of times the integer registers were read
system.cpu4.num_int_register_writes         120161893                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                  64                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_cc_register_reads           886342496                       # number of times the CC registers were read
system.cpu4.num_cc_register_writes          159462987                       # number of times the CC registers were written
system.cpu4.num_mem_refs                     65459569                       # number of memory refs
system.cpu4.num_load_insts                   59111898                       # Number of load instructions
system.cpu4.num_store_insts                   6347671                       # Number of store instructions
system.cpu4.num_idle_cycles              48316.112571                       # Number of idle cycles
system.cpu4.num_busy_cycles              1066625405.887429                       # Number of busy cycles
system.cpu4.not_idle_fraction                0.999955                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                    0.000045                       # Percentage of idle cycles
system.cpu4.Branches                         46796027                       # Number of branches fetched
system.cpu4.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu4.op_class::IntAlu                170942836     72.31%     72.31% # Class of executed instruction
system.cpu4.op_class::IntMult                    1421      0.00%     72.31% # Class of executed instruction
system.cpu4.op_class::IntDiv                        0      0.00%     72.31% # Class of executed instruction
system.cpu4.op_class::FloatAdd                      0      0.00%     72.31% # Class of executed instruction
system.cpu4.op_class::FloatCmp                      0      0.00%     72.31% # Class of executed instruction
system.cpu4.op_class::FloatCvt                      0      0.00%     72.31% # Class of executed instruction
system.cpu4.op_class::FloatMult                     0      0.00%     72.31% # Class of executed instruction
system.cpu4.op_class::FloatDiv                      0      0.00%     72.31% # Class of executed instruction
system.cpu4.op_class::FloatSqrt                     0      0.00%     72.31% # Class of executed instruction
system.cpu4.op_class::SimdAdd                       0      0.00%     72.31% # Class of executed instruction
system.cpu4.op_class::SimdAddAcc                    0      0.00%     72.31% # Class of executed instruction
system.cpu4.op_class::SimdAlu                       0      0.00%     72.31% # Class of executed instruction
system.cpu4.op_class::SimdCmp                       0      0.00%     72.31% # Class of executed instruction
system.cpu4.op_class::SimdCvt                       0      0.00%     72.31% # Class of executed instruction
system.cpu4.op_class::SimdMisc                      0      0.00%     72.31% # Class of executed instruction
system.cpu4.op_class::SimdMult                      0      0.00%     72.31% # Class of executed instruction
system.cpu4.op_class::SimdMultAcc                   0      0.00%     72.31% # Class of executed instruction
system.cpu4.op_class::SimdShift                     0      0.00%     72.31% # Class of executed instruction
system.cpu4.op_class::SimdShiftAcc                  0      0.00%     72.31% # Class of executed instruction
system.cpu4.op_class::SimdSqrt                      0      0.00%     72.31% # Class of executed instruction
system.cpu4.op_class::SimdFloatAdd                  0      0.00%     72.31% # Class of executed instruction
system.cpu4.op_class::SimdFloatAlu                  0      0.00%     72.31% # Class of executed instruction
system.cpu4.op_class::SimdFloatCmp                  0      0.00%     72.31% # Class of executed instruction
system.cpu4.op_class::SimdFloatCvt                  0      0.00%     72.31% # Class of executed instruction
system.cpu4.op_class::SimdFloatDiv                  0      0.00%     72.31% # Class of executed instruction
system.cpu4.op_class::SimdFloatMisc                 8      0.00%     72.31% # Class of executed instruction
system.cpu4.op_class::SimdFloatMult                 0      0.00%     72.31% # Class of executed instruction
system.cpu4.op_class::SimdFloatMultAcc              0      0.00%     72.31% # Class of executed instruction
system.cpu4.op_class::SimdFloatSqrt                 0      0.00%     72.31% # Class of executed instruction
system.cpu4.op_class::MemRead                59111898     25.00%     97.31% # Class of executed instruction
system.cpu4.op_class::MemWrite                6347671      2.69%    100.00% # Class of executed instruction
system.cpu4.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu4.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu4.op_class::total                 236403834                       # Class of executed instruction
system.cpu4.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu4.kern.inst.quiesce                     111                       # number of quiesce instructions executed
system.cpu4.icache.tags.replacements            55294                       # number of replacements
system.cpu4.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs          237143020                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs            55294                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs          4288.765870                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::system.cpu4.inst          128                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::system.cpu4.inst            1                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::0           59                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::1           61                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::4            7                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses        474211636                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses       474211636                       # Number of data accesses
system.cpu4.icache.ReadReq_hits::system.cpu4.inst    237022877                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total      237022877                       # number of ReadReq hits
system.cpu4.icache.demand_hits::system.cpu4.inst    237022877                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total       237022877                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::system.cpu4.inst    237022877                       # number of overall hits
system.cpu4.icache.overall_hits::total      237022877                       # number of overall hits
system.cpu4.icache.ReadReq_misses::system.cpu4.inst        55294                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total        55294                       # number of ReadReq misses
system.cpu4.icache.demand_misses::system.cpu4.inst        55294                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total         55294                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::system.cpu4.inst        55294                       # number of overall misses
system.cpu4.icache.overall_misses::total        55294                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::system.cpu4.inst    779576821                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total    779576821                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::system.cpu4.inst    779576821                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total    779576821                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::system.cpu4.inst    779576821                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total    779576821                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::system.cpu4.inst    237078171                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total    237078171                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::system.cpu4.inst    237078171                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total    237078171                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::system.cpu4.inst    237078171                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total    237078171                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::system.cpu4.inst     0.000233                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000233                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::system.cpu4.inst     0.000233                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000233                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::system.cpu4.inst     0.000233                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000233                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::system.cpu4.inst 14098.759739                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 14098.759739                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::system.cpu4.inst 14098.759739                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 14098.759739                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::system.cpu4.inst 14098.759739                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 14098.759739                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_misses::system.cpu4.inst        55294                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total        55294                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::system.cpu4.inst        55294                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total        55294                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::system.cpu4.inst        55294                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total        55294                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::system.cpu4.inst    668844179                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total    668844179                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::system.cpu4.inst    668844179                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total    668844179                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::system.cpu4.inst    668844179                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total    668844179                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::system.cpu4.inst     0.000233                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000233                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::system.cpu4.inst     0.000233                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000233                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::system.cpu4.inst     0.000233                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000233                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::system.cpu4.inst 12096.143867                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 12096.143867                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::system.cpu4.inst 12096.143867                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 12096.143867                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::system.cpu4.inst 12096.143867                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 12096.143867                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.icache.waiting_on_retry              1750                       # Number of times sendTimingReq failed
system.cpu4.dcache.tags.replacements            31203                       # number of replacements
system.cpu4.dcache.tags.tagsinuse          172.344966                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs           57982457                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs            31203                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs          1858.233407                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::system.cpu4.data   172.344966                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::system.cpu4.data     0.673223                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.673223                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024          198                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::0           26                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::1           84                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::2           24                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::3           40                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::4           24                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024     0.773438                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses        134589565                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses       134589565                       # Number of data accesses
system.cpu4.dcache.ReadReq_hits::system.cpu4.data     54707543                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total       54707543                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::system.cpu4.data      5113264                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total       5113264                       # number of WriteReq hits
system.cpu4.dcache.SoftPFReq_hits::system.cpu4.data         1344                       # number of SoftPFReq hits
system.cpu4.dcache.SoftPFReq_hits::total         1344                       # number of SoftPFReq hits
system.cpu4.dcache.LoadLockedReq_hits::system.cpu4.data       473208                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total       473208                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::system.cpu4.data       151305                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total       151305                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::system.cpu4.data     59820807                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total        59820807                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::system.cpu4.data     59822151                       # number of overall hits
system.cpu4.dcache.overall_hits::total       59822151                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::system.cpu4.data      3810967                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total      3810967                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::system.cpu4.data       691084                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total       691084                       # number of WriteReq misses
system.cpu4.dcache.SoftPFReq_misses::system.cpu4.data          321                       # number of SoftPFReq misses
system.cpu4.dcache.SoftPFReq_misses::total          321                       # number of SoftPFReq misses
system.cpu4.dcache.LoadLockedReq_misses::system.cpu4.data       116200                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::total       116200                       # number of LoadLockedReq misses
system.cpu4.dcache.StoreCondReq_misses::system.cpu4.data       107250                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::total       107250                       # number of StoreCondReq misses
system.cpu4.dcache.demand_misses::system.cpu4.data      4502051                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total       4502051                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::system.cpu4.data      4502372                       # number of overall misses
system.cpu4.dcache.overall_misses::total      4502372                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::system.cpu4.data 169395228232                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total 169395228232                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::system.cpu4.data  27596116828                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total  27596116828                       # number of WriteReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::system.cpu4.data   1498950885                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::total   1498950885                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::system.cpu4.data   1644398807                       # number of StoreCondReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::total   1644398807                       # number of StoreCondReq miss cycles
system.cpu4.dcache.StoreCondFailReq_miss_latency::system.cpu4.data    346704000                       # number of StoreCondFailReq miss cycles
system.cpu4.dcache.StoreCondFailReq_miss_latency::total    346704000                       # number of StoreCondFailReq miss cycles
system.cpu4.dcache.demand_miss_latency::system.cpu4.data 196991345060                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total 196991345060                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::system.cpu4.data 196991345060                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total 196991345060                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::system.cpu4.data     58518510                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total     58518510                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::system.cpu4.data      5804348                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total      5804348                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.SoftPFReq_accesses::system.cpu4.data         1665                       # number of SoftPFReq accesses(hits+misses)
system.cpu4.dcache.SoftPFReq_accesses::total         1665                       # number of SoftPFReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::system.cpu4.data       589408                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total       589408                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::system.cpu4.data       258555                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total       258555                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::system.cpu4.data     64322858                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total     64322858                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::system.cpu4.data     64324523                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total     64324523                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::system.cpu4.data     0.065124                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.065124                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::system.cpu4.data     0.119063                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.119063                       # miss rate for WriteReq accesses
system.cpu4.dcache.SoftPFReq_miss_rate::system.cpu4.data     0.192793                       # miss rate for SoftPFReq accesses
system.cpu4.dcache.SoftPFReq_miss_rate::total     0.192793                       # miss rate for SoftPFReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::system.cpu4.data     0.197147                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::total     0.197147                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::system.cpu4.data     0.414805                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::total     0.414805                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_miss_rate::system.cpu4.data     0.069991                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.069991                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::system.cpu4.data     0.069995                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.069995                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::system.cpu4.data 44449.408308                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 44449.408308                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::system.cpu4.data 39931.639031                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 39931.639031                       # average WriteReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::system.cpu4.data 12899.749441                       # average LoadLockedReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::total 12899.749441                       # average LoadLockedReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::system.cpu4.data 15332.389809                       # average StoreCondReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::total 15332.389809                       # average StoreCondReq miss latency
system.cpu4.dcache.StoreCondFailReq_avg_miss_latency::system.cpu4.data          inf                       # average StoreCondFailReq miss latency
system.cpu4.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::system.cpu4.data 43755.911486                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 43755.911486                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::system.cpu4.data 43752.791875                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 43752.791875                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks        14432                       # number of writebacks
system.cpu4.dcache.writebacks::total            14432                       # number of writebacks
system.cpu4.dcache.WriteReq_mshr_hits::system.cpu4.data            1                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu4.dcache.LoadLockedReq_mshr_hits::system.cpu4.data          312                       # number of LoadLockedReq MSHR hits
system.cpu4.dcache.LoadLockedReq_mshr_hits::total          312                       # number of LoadLockedReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::system.cpu4.data            1                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::system.cpu4.data            1                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::system.cpu4.data      3810967                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total      3810967                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::system.cpu4.data       691083                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total       691083                       # number of WriteReq MSHR misses
system.cpu4.dcache.SoftPFReq_mshr_misses::system.cpu4.data          321                       # number of SoftPFReq MSHR misses
system.cpu4.dcache.SoftPFReq_mshr_misses::total          321                       # number of SoftPFReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::system.cpu4.data       115888                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::total       115888                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::system.cpu4.data       107250                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::total       107250                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::system.cpu4.data      4502050                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total      4502050                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::system.cpu4.data      4502371                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total      4502371                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::system.cpu4.data 159825970746                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total 159825970746                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::system.cpu4.data  26120187672                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total  26120187672                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.SoftPFReq_mshr_miss_latency::system.cpu4.data      4746505                       # number of SoftPFReq MSHR miss cycles
system.cpu4.dcache.SoftPFReq_mshr_miss_latency::total      4746505                       # number of SoftPFReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::system.cpu4.data   1248878110                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::total   1248878110                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::system.cpu4.data   1514535193                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::total   1514535193                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu4.data    260378000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu4.dcache.StoreCondFailReq_mshr_miss_latency::total    260378000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::system.cpu4.data 185946158418                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total 185946158418                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::system.cpu4.data 185950904923                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total 185950904923                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_uncacheable_latency::system.cpu4.data      4426514                       # number of ReadReq MSHR uncacheable cycles
system.cpu4.dcache.ReadReq_mshr_uncacheable_latency::total      4426514                       # number of ReadReq MSHR uncacheable cycles
system.cpu4.dcache.WriteReq_mshr_uncacheable_latency::system.cpu4.data      2270501                       # number of WriteReq MSHR uncacheable cycles
system.cpu4.dcache.WriteReq_mshr_uncacheable_latency::total      2270501                       # number of WriteReq MSHR uncacheable cycles
system.cpu4.dcache.overall_mshr_uncacheable_latency::system.cpu4.data      6697015                       # number of overall MSHR uncacheable cycles
system.cpu4.dcache.overall_mshr_uncacheable_latency::total      6697015                       # number of overall MSHR uncacheable cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::system.cpu4.data     0.065124                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.065124                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::system.cpu4.data     0.119063                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.119063                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.SoftPFReq_mshr_miss_rate::system.cpu4.data     0.192793                       # mshr miss rate for SoftPFReq accesses
system.cpu4.dcache.SoftPFReq_mshr_miss_rate::total     0.192793                       # mshr miss rate for SoftPFReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::system.cpu4.data     0.196618                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::total     0.196618                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::system.cpu4.data     0.414805                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::total     0.414805                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::system.cpu4.data     0.069991                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.069991                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::system.cpu4.data     0.069995                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.069995                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::system.cpu4.data 41938.429471                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 41938.429471                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::system.cpu4.data 37796.021132                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 37796.021132                       # average WriteReq mshr miss latency
system.cpu4.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu4.data 14786.619938                       # average SoftPFReq mshr miss latency
system.cpu4.dcache.SoftPFReq_avg_mshr_miss_latency::total 14786.619938                       # average SoftPFReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu4.data 10776.595592                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10776.595592                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu4.data 14121.540261                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::total 14121.540261                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu4.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu4.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::system.cpu4.data 41302.552930                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 41302.552930                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::system.cpu4.data 41300.662456                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 41300.662456                       # average overall mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu4.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu4.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu4.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu4.dcache.overall_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average overall mshr uncacheable latency
system.cpu4.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.waiting_on_retry           1099998                       # Number of times sendTimingReq failed
system.cpu5.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                    58115118                       # DTB read hits
system.cpu5.dtb.read_misses                      2381                       # DTB read misses
system.cpu5.dtb.write_hits                   10565752                       # DTB write hits
system.cpu5.dtb.write_misses                     1508                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       4                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                 32                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                      24                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                    46                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                58117499                       # DTB read accesses
system.cpu5.dtb.write_accesses               10567260                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                         68680870                       # DTB hits
system.cpu5.dtb.misses                           3889                       # DTB misses
system.cpu5.dtb.accesses                     68684759                       # DTB accesses
system.cpu5.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.itb.inst_hits                   233594705                       # ITB inst hits
system.cpu5.itb.inst_misses                        10                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       4                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                 32                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses               233594715                       # ITB inst accesses
system.cpu5.itb.hits                        233594705                       # DTB hits
system.cpu5.itb.misses                             10                       # DTB misses
system.cpu5.itb.accesses                    233594715                       # DTB accesses
system.cpu5.numCycles                      1066642718                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                  226938105                       # Number of instructions committed
system.cpu5.committedOps                    232893203                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses            181363509                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                    1471213                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts     34658318                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                   181363509                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads          243545368                       # number of times the integer registers were read
system.cpu5.num_int_register_writes         120329731                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_cc_register_reads           873235112                       # number of times the CC registers were read
system.cpu5.num_cc_register_writes          151048046                       # number of times the CC registers were written
system.cpu5.num_mem_refs                     69081928                       # number of memory refs
system.cpu5.num_load_insts                   58117967                       # Number of load instructions
system.cpu5.num_store_insts                  10963961                       # Number of store instructions
system.cpu5.num_idle_cycles              34099.055603                       # Number of idle cycles
system.cpu5.num_busy_cycles              1066608618.944397                       # Number of busy cycles
system.cpu5.not_idle_fraction                0.999968                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                    0.000032                       # Percentage of idle cycles
system.cpu5.Branches                         44289513                       # Number of branches fetched
system.cpu5.op_class::No_OpClass                    1      0.00%      0.00% # Class of executed instruction
system.cpu5.op_class::IntAlu                164214440     70.39%     70.39% # Class of executed instruction
system.cpu5.op_class::IntMult                    1442      0.00%     70.39% # Class of executed instruction
system.cpu5.op_class::IntDiv                        0      0.00%     70.39% # Class of executed instruction
system.cpu5.op_class::FloatAdd                      0      0.00%     70.39% # Class of executed instruction
system.cpu5.op_class::FloatCmp                      0      0.00%     70.39% # Class of executed instruction
system.cpu5.op_class::FloatCvt                      0      0.00%     70.39% # Class of executed instruction
system.cpu5.op_class::FloatMult                     0      0.00%     70.39% # Class of executed instruction
system.cpu5.op_class::FloatDiv                      0      0.00%     70.39% # Class of executed instruction
system.cpu5.op_class::FloatSqrt                     0      0.00%     70.39% # Class of executed instruction
system.cpu5.op_class::SimdAdd                       0      0.00%     70.39% # Class of executed instruction
system.cpu5.op_class::SimdAddAcc                    0      0.00%     70.39% # Class of executed instruction
system.cpu5.op_class::SimdAlu                       0      0.00%     70.39% # Class of executed instruction
system.cpu5.op_class::SimdCmp                       0      0.00%     70.39% # Class of executed instruction
system.cpu5.op_class::SimdCvt                       0      0.00%     70.39% # Class of executed instruction
system.cpu5.op_class::SimdMisc                      0      0.00%     70.39% # Class of executed instruction
system.cpu5.op_class::SimdMult                      0      0.00%     70.39% # Class of executed instruction
system.cpu5.op_class::SimdMultAcc                   0      0.00%     70.39% # Class of executed instruction
system.cpu5.op_class::SimdShift                     0      0.00%     70.39% # Class of executed instruction
system.cpu5.op_class::SimdShiftAcc                  0      0.00%     70.39% # Class of executed instruction
system.cpu5.op_class::SimdSqrt                      0      0.00%     70.39% # Class of executed instruction
system.cpu5.op_class::SimdFloatAdd                  0      0.00%     70.39% # Class of executed instruction
system.cpu5.op_class::SimdFloatAlu                  0      0.00%     70.39% # Class of executed instruction
system.cpu5.op_class::SimdFloatCmp                  0      0.00%     70.39% # Class of executed instruction
system.cpu5.op_class::SimdFloatCvt                  0      0.00%     70.39% # Class of executed instruction
system.cpu5.op_class::SimdFloatDiv                  0      0.00%     70.39% # Class of executed instruction
system.cpu5.op_class::SimdFloatMisc                 2      0.00%     70.39% # Class of executed instruction
system.cpu5.op_class::SimdFloatMult                 0      0.00%     70.39% # Class of executed instruction
system.cpu5.op_class::SimdFloatMultAcc              0      0.00%     70.39% # Class of executed instruction
system.cpu5.op_class::SimdFloatSqrt                 0      0.00%     70.39% # Class of executed instruction
system.cpu5.op_class::MemRead                58117967     24.91%     95.30% # Class of executed instruction
system.cpu5.op_class::MemWrite               10963961      4.70%    100.00% # Class of executed instruction
system.cpu5.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu5.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu5.op_class::total                 233297813                       # Class of executed instruction
system.cpu5.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu5.kern.inst.quiesce                      44                       # number of quiesce instructions executed
system.cpu5.icache.tags.replacements           109543                       # number of replacements
system.cpu5.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs          233533832                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs           109543                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs          2131.891878                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::system.cpu5.inst          128                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::system.cpu5.inst            1                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::1          123                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses        467298953                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses       467298953                       # Number of data accesses
system.cpu5.icache.ReadReq_hits::system.cpu5.inst    233485162                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total      233485162                       # number of ReadReq hits
system.cpu5.icache.demand_hits::system.cpu5.inst    233485162                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total       233485162                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::system.cpu5.inst    233485162                       # number of overall hits
system.cpu5.icache.overall_hits::total      233485162                       # number of overall hits
system.cpu5.icache.ReadReq_misses::system.cpu5.inst       109543                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total       109543                       # number of ReadReq misses
system.cpu5.icache.demand_misses::system.cpu5.inst       109543                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total        109543                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::system.cpu5.inst       109543                       # number of overall misses
system.cpu5.icache.overall_misses::total       109543                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::system.cpu5.inst   1497027273                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total   1497027273                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::system.cpu5.inst   1497027273                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total   1497027273                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::system.cpu5.inst   1497027273                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total   1497027273                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::system.cpu5.inst    233594705                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total    233594705                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::system.cpu5.inst    233594705                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total    233594705                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::system.cpu5.inst    233594705                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total    233594705                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::system.cpu5.inst     0.000469                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000469                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::system.cpu5.inst     0.000469                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000469                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::system.cpu5.inst     0.000469                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000469                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::system.cpu5.inst 13666.115343                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 13666.115343                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::system.cpu5.inst 13666.115343                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 13666.115343                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::system.cpu5.inst 13666.115343                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 13666.115343                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_misses::system.cpu5.inst       109543                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total       109543                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::system.cpu5.inst       109543                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total       109543                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::system.cpu5.inst       109543                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total       109543                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::system.cpu5.inst   1277782727                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total   1277782727                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::system.cpu5.inst   1277782727                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total   1277782727                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::system.cpu5.inst   1277782727                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total   1277782727                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::system.cpu5.inst     0.000469                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000469                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::system.cpu5.inst     0.000469                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000469                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::system.cpu5.inst     0.000469                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000469                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::system.cpu5.inst 11664.668003                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 11664.668003                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::system.cpu5.inst 11664.668003                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 11664.668003                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::system.cpu5.inst 11664.668003                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 11664.668003                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.icache.waiting_on_retry              1719                       # Number of times sendTimingReq failed
system.cpu5.dcache.tags.replacements            39088                       # number of replacements
system.cpu5.dcache.tags.tagsinuse          175.027226                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs           64195510                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs            39088                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs          1642.332941                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::system.cpu5.data   175.027226                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::system.cpu5.data     0.683700                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.683700                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024          173                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::1           90                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::3           40                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::4           35                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024     0.675781                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses        141106028                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses       141106028                       # Number of data accesses
system.cpu5.dcache.ReadReq_hits::system.cpu5.data     53952097                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total       53952097                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::system.cpu5.data      8861702                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total       8861702                       # number of WriteReq hits
system.cpu5.dcache.SoftPFReq_hits::system.cpu5.data         2771                       # number of SoftPFReq hits
system.cpu5.dcache.SoftPFReq_hits::total         2771                       # number of SoftPFReq hits
system.cpu5.dcache.LoadLockedReq_hits::system.cpu5.data       653423                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total       653423                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::system.cpu5.data       330007                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total       330007                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::system.cpu5.data     62813799                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total        62813799                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::system.cpu5.data     62816570                       # number of overall hits
system.cpu5.dcache.overall_hits::total       62816570                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::system.cpu5.data      3391776                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total      3391776                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::system.cpu5.data      1137670                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total      1137670                       # number of WriteReq misses
system.cpu5.dcache.SoftPFReq_misses::system.cpu5.data          542                       # number of SoftPFReq misses
system.cpu5.dcache.SoftPFReq_misses::total          542                       # number of SoftPFReq misses
system.cpu5.dcache.LoadLockedReq_misses::system.cpu5.data       114392                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::total       114392                       # number of LoadLockedReq misses
system.cpu5.dcache.StoreCondReq_misses::system.cpu5.data       153372                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::total       153372                       # number of StoreCondReq misses
system.cpu5.dcache.demand_misses::system.cpu5.data      4529446                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total       4529446                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::system.cpu5.data      4529988                       # number of overall misses
system.cpu5.dcache.overall_misses::total      4529988                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::system.cpu5.data 147195610874                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total 147195610874                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::system.cpu5.data  48738629503                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total  48738629503                       # number of WriteReq miss cycles
system.cpu5.dcache.LoadLockedReq_miss_latency::system.cpu5.data   1861507239                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.LoadLockedReq_miss_latency::total   1861507239                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.StoreCondReq_miss_latency::system.cpu5.data   3416734648                       # number of StoreCondReq miss cycles
system.cpu5.dcache.StoreCondReq_miss_latency::total   3416734648                       # number of StoreCondReq miss cycles
system.cpu5.dcache.StoreCondFailReq_miss_latency::system.cpu5.data    221983500                       # number of StoreCondFailReq miss cycles
system.cpu5.dcache.StoreCondFailReq_miss_latency::total    221983500                       # number of StoreCondFailReq miss cycles
system.cpu5.dcache.demand_miss_latency::system.cpu5.data 195934240377                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total 195934240377                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::system.cpu5.data 195934240377                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total 195934240377                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::system.cpu5.data     57343873                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total     57343873                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::system.cpu5.data      9999372                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total      9999372                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::system.cpu5.data         3313                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::total         3313                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::system.cpu5.data       767815                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total       767815                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::system.cpu5.data       483379                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total       483379                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::system.cpu5.data     67343245                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total     67343245                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::system.cpu5.data     67346558                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total     67346558                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::system.cpu5.data     0.059148                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.059148                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::system.cpu5.data     0.113774                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.113774                       # miss rate for WriteReq accesses
system.cpu5.dcache.SoftPFReq_miss_rate::system.cpu5.data     0.163598                       # miss rate for SoftPFReq accesses
system.cpu5.dcache.SoftPFReq_miss_rate::total     0.163598                       # miss rate for SoftPFReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::system.cpu5.data     0.148984                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::total     0.148984                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::system.cpu5.data     0.317291                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::total     0.317291                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_miss_rate::system.cpu5.data     0.067259                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.067259                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::system.cpu5.data     0.067264                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.067264                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::system.cpu5.data 43397.798343                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 43397.798343                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::system.cpu5.data 42840.744243                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 42840.744243                       # average WriteReq miss latency
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::system.cpu5.data 16273.054401                       # average LoadLockedReq miss latency
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::total 16273.054401                       # average LoadLockedReq miss latency
system.cpu5.dcache.StoreCondReq_avg_miss_latency::system.cpu5.data 22277.434264                       # average StoreCondReq miss latency
system.cpu5.dcache.StoreCondReq_avg_miss_latency::total 22277.434264                       # average StoreCondReq miss latency
system.cpu5.dcache.StoreCondFailReq_avg_miss_latency::system.cpu5.data          inf                       # average StoreCondFailReq miss latency
system.cpu5.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::system.cpu5.data 43257.881952                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 43257.881952                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::system.cpu5.data 43252.706271                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 43252.706271                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks        19741                       # number of writebacks
system.cpu5.dcache.writebacks::total            19741                       # number of writebacks
system.cpu5.dcache.WriteReq_mshr_hits::system.cpu5.data            1                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu5.dcache.LoadLockedReq_mshr_hits::system.cpu5.data          538                       # number of LoadLockedReq MSHR hits
system.cpu5.dcache.LoadLockedReq_mshr_hits::total          538                       # number of LoadLockedReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::system.cpu5.data            1                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::system.cpu5.data            1                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::system.cpu5.data      3391776                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total      3391776                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::system.cpu5.data      1137669                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total      1137669                       # number of WriteReq MSHR misses
system.cpu5.dcache.SoftPFReq_mshr_misses::system.cpu5.data          542                       # number of SoftPFReq MSHR misses
system.cpu5.dcache.SoftPFReq_mshr_misses::total          542                       # number of SoftPFReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_misses::system.cpu5.data       113854                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_misses::total       113854                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_misses::system.cpu5.data       153372                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_misses::total       153372                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::system.cpu5.data      4529445                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total      4529445                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::system.cpu5.data      4529987                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total      4529987                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::system.cpu5.data 138507833090                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total 138507833090                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::system.cpu5.data  46367859997                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total  46367859997                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.SoftPFReq_mshr_miss_latency::system.cpu5.data      8308001                       # number of SoftPFReq MSHR miss cycles
system.cpu5.dcache.SoftPFReq_mshr_miss_latency::total      8308001                       # number of SoftPFReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::system.cpu5.data   1596374260                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::total   1596374260                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::system.cpu5.data   3137786352                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::total   3137786352                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu5.data    172379500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu5.dcache.StoreCondFailReq_mshr_miss_latency::total    172379500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::system.cpu5.data 184875693087                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total 184875693087                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::system.cpu5.data 184884001088                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total 184884001088                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_uncacheable_latency::system.cpu5.data      4218514                       # number of ReadReq MSHR uncacheable cycles
system.cpu5.dcache.ReadReq_mshr_uncacheable_latency::total      4218514                       # number of ReadReq MSHR uncacheable cycles
system.cpu5.dcache.WriteReq_mshr_uncacheable_latency::system.cpu5.data      1970500                       # number of WriteReq MSHR uncacheable cycles
system.cpu5.dcache.WriteReq_mshr_uncacheable_latency::total      1970500                       # number of WriteReq MSHR uncacheable cycles
system.cpu5.dcache.overall_mshr_uncacheable_latency::system.cpu5.data      6189014                       # number of overall MSHR uncacheable cycles
system.cpu5.dcache.overall_mshr_uncacheable_latency::total      6189014                       # number of overall MSHR uncacheable cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::system.cpu5.data     0.059148                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.059148                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::system.cpu5.data     0.113774                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.113774                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.SoftPFReq_mshr_miss_rate::system.cpu5.data     0.163598                       # mshr miss rate for SoftPFReq accesses
system.cpu5.dcache.SoftPFReq_mshr_miss_rate::total     0.163598                       # mshr miss rate for SoftPFReq accesses
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::system.cpu5.data     0.148283                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::total     0.148283                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::system.cpu5.data     0.317291                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::total     0.317291                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::system.cpu5.data     0.067259                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.067259                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::system.cpu5.data     0.067264                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.067264                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::system.cpu5.data 40836.373950                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 40836.373950                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::system.cpu5.data 40756.898533                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 40756.898533                       # average WriteReq mshr miss latency
system.cpu5.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu5.data 15328.415129                       # average SoftPFReq mshr miss latency
system.cpu5.dcache.SoftPFReq_avg_mshr_miss_latency::total 15328.415129                       # average SoftPFReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu5.data 14021.240009                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::total 14021.240009                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu5.data 20458.664893                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::total 20458.664893                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu5.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu5.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::system.cpu5.data 40816.411964                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 40816.411964                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::system.cpu5.data 40813.362398                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 40813.362398                       # average overall mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu5.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu5.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu5.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu5.dcache.overall_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average overall mshr uncacheable latency
system.cpu5.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.waiting_on_retry           1124557                       # Number of times sendTimingReq failed
system.cpu6.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       4                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                 32                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       4                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                 32                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           1                       # Percentage of idle cycles
system.cpu6.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu6.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu6.op_class::IntMult                       0                       # Class of executed instruction
system.cpu6.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu6.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu6.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu6.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu6.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu6.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu6.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu6.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu6.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu6.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu6.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu6.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu6.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu6.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu6.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu6.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu6.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu6.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu6.op_class::MemRead                       0                       # Class of executed instruction
system.cpu6.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu6.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu6.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu6.op_class::total                         0                       # Class of executed instruction
system.cpu6.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu6.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu6.icache.tags.replacements                0                       # number of replacements
system.cpu6.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs                  0                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::system.cpu6.inst          128                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::system.cpu6.inst            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::4          128                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.icache.waiting_on_retry                 0                       # Number of times sendTimingReq failed
system.cpu6.dcache.tags.replacements                0                       # number of replacements
system.cpu6.dcache.tags.tagsinuse                 178                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs                  0                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::system.cpu6.data          178                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::system.cpu6.data     0.695312                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.695312                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024          178                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::4          178                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024     0.695312                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.waiting_on_retry                 0                       # Number of times sendTimingReq failed
system.cpu7.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                        5721                       # DTB read hits
system.cpu7.dtb.read_misses                         4                       # DTB read misses
system.cpu7.dtb.write_hits                       3952                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       4                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                 32                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       2                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                    5725                       # DTB read accesses
system.cpu7.dtb.write_accesses                   3952                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                             9673                       # DTB hits
system.cpu7.dtb.misses                              4                       # DTB misses
system.cpu7.dtb.accesses                         9677                       # DTB accesses
system.cpu7.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.itb.inst_hits                       26347                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       4                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                 32                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                   26347                       # ITB inst accesses
system.cpu7.itb.hits                            26347                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                        26347                       # DTB accesses
system.cpu7.numCycles                      1066674216                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                      25823                       # Number of instructions committed
system.cpu7.committedOps                        29674                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                26381                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                    64                       # Number of float alu accesses
system.cpu7.num_func_calls                       1163                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts         3487                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                       26381                       # number of integer instructions
system.cpu7.num_fp_insts                           64                       # number of float instructions
system.cpu7.num_int_register_reads              45980                       # number of times the integer registers were read
system.cpu7.num_int_register_writes             18284                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                  64                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_cc_register_reads              107887                       # number of times the CC registers were read
system.cpu7.num_cc_register_writes              11952                       # number of times the CC registers were written
system.cpu7.num_mem_refs                        10147                       # number of memory refs
system.cpu7.num_load_insts                       5865                       # Number of load instructions
system.cpu7.num_store_insts                      4282                       # Number of store instructions
system.cpu7.num_idle_cycles              1066522296.951001                       # Number of idle cycles
system.cpu7.num_busy_cycles              151919.048999                       # Number of busy cycles
system.cpu7.not_idle_fraction                0.000142                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                    0.999858                       # Percentage of idle cycles
system.cpu7.Branches                             4768                       # Number of branches fetched
system.cpu7.op_class::No_OpClass                    1      0.00%      0.00% # Class of executed instruction
system.cpu7.op_class::IntAlu                    19995     66.21%     66.21% # Class of executed instruction
system.cpu7.op_class::IntMult                      52      0.17%     66.38% # Class of executed instruction
system.cpu7.op_class::IntDiv                        0      0.00%     66.38% # Class of executed instruction
system.cpu7.op_class::FloatAdd                      0      0.00%     66.38% # Class of executed instruction
system.cpu7.op_class::FloatCmp                      0      0.00%     66.38% # Class of executed instruction
system.cpu7.op_class::FloatCvt                      0      0.00%     66.38% # Class of executed instruction
system.cpu7.op_class::FloatMult                     0      0.00%     66.38% # Class of executed instruction
system.cpu7.op_class::FloatDiv                      0      0.00%     66.38% # Class of executed instruction
system.cpu7.op_class::FloatSqrt                     0      0.00%     66.38% # Class of executed instruction
system.cpu7.op_class::SimdAdd                       0      0.00%     66.38% # Class of executed instruction
system.cpu7.op_class::SimdAddAcc                    0      0.00%     66.38% # Class of executed instruction
system.cpu7.op_class::SimdAlu                       0      0.00%     66.38% # Class of executed instruction
system.cpu7.op_class::SimdCmp                       0      0.00%     66.38% # Class of executed instruction
system.cpu7.op_class::SimdCvt                       0      0.00%     66.38% # Class of executed instruction
system.cpu7.op_class::SimdMisc                      0      0.00%     66.38% # Class of executed instruction
system.cpu7.op_class::SimdMult                      0      0.00%     66.38% # Class of executed instruction
system.cpu7.op_class::SimdMultAcc                   0      0.00%     66.38% # Class of executed instruction
system.cpu7.op_class::SimdShift                     0      0.00%     66.38% # Class of executed instruction
system.cpu7.op_class::SimdShiftAcc                  0      0.00%     66.38% # Class of executed instruction
system.cpu7.op_class::SimdSqrt                      0      0.00%     66.38% # Class of executed instruction
system.cpu7.op_class::SimdFloatAdd                  0      0.00%     66.38% # Class of executed instruction
system.cpu7.op_class::SimdFloatAlu                  0      0.00%     66.38% # Class of executed instruction
system.cpu7.op_class::SimdFloatCmp                  0      0.00%     66.38% # Class of executed instruction
system.cpu7.op_class::SimdFloatCvt                  0      0.00%     66.38% # Class of executed instruction
system.cpu7.op_class::SimdFloatDiv                  0      0.00%     66.38% # Class of executed instruction
system.cpu7.op_class::SimdFloatMisc                 6      0.02%     66.40% # Class of executed instruction
system.cpu7.op_class::SimdFloatMult                 0      0.00%     66.40% # Class of executed instruction
system.cpu7.op_class::SimdFloatMultAcc              0      0.00%     66.40% # Class of executed instruction
system.cpu7.op_class::SimdFloatSqrt                 0      0.00%     66.40% # Class of executed instruction
system.cpu7.op_class::MemRead                    5865     19.42%     85.82% # Class of executed instruction
system.cpu7.op_class::MemWrite                   4282     14.18%    100.00% # Class of executed instruction
system.cpu7.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu7.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu7.op_class::total                     30201                       # Class of executed instruction
system.cpu7.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu7.kern.inst.quiesce                       1                       # number of quiesce instructions executed
system.cpu7.icache.tags.replacements              355                       # number of replacements
system.cpu7.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs             128127                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs              355                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs           360.921127                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::system.cpu7.inst          128                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::system.cpu7.inst            1                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::1           90                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::4           26                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses            53049                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses           53049                       # Number of data accesses
system.cpu7.icache.ReadReq_hits::system.cpu7.inst        25992                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total          25992                       # number of ReadReq hits
system.cpu7.icache.demand_hits::system.cpu7.inst        25992                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total           25992                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::system.cpu7.inst        25992                       # number of overall hits
system.cpu7.icache.overall_hits::total          25992                       # number of overall hits
system.cpu7.icache.ReadReq_misses::system.cpu7.inst          355                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total          355                       # number of ReadReq misses
system.cpu7.icache.demand_misses::system.cpu7.inst          355                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total           355                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::system.cpu7.inst          355                       # number of overall misses
system.cpu7.icache.overall_misses::total          355                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::system.cpu7.inst     20104992                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total     20104992                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::system.cpu7.inst     20104992                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total     20104992                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::system.cpu7.inst     20104992                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total     20104992                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::system.cpu7.inst        26347                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total        26347                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::system.cpu7.inst        26347                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total        26347                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::system.cpu7.inst        26347                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total        26347                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::system.cpu7.inst     0.013474                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.013474                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::system.cpu7.inst     0.013474                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.013474                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::system.cpu7.inst     0.013474                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.013474                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::system.cpu7.inst 56633.780282                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 56633.780282                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::system.cpu7.inst 56633.780282                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 56633.780282                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::system.cpu7.inst 56633.780282                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 56633.780282                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_misses::system.cpu7.inst          355                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total          355                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::system.cpu7.inst          355                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total          355                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::system.cpu7.inst          355                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total          355                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::system.cpu7.inst     19392008                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total     19392008                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::system.cpu7.inst     19392008                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total     19392008                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::system.cpu7.inst     19392008                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total     19392008                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::system.cpu7.inst     0.013474                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.013474                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::system.cpu7.inst     0.013474                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.013474                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::system.cpu7.inst     0.013474                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.013474                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::system.cpu7.inst 54625.374648                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 54625.374648                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::system.cpu7.inst 54625.374648                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 54625.374648                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::system.cpu7.inst 54625.374648                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 54625.374648                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.icache.waiting_on_retry                42                       # Number of times sendTimingReq failed
system.cpu7.dcache.tags.replacements              128                       # number of replacements
system.cpu7.dcache.tags.tagsinuse          218.299771                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs            7084607                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs              128                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs         55348.492188                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::system.cpu7.data   218.299771                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::system.cpu7.data     0.852733                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.852733                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024          238                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::1           79                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::4          146                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024     0.929688                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses            19538                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses           19538                       # Number of data accesses
system.cpu7.dcache.ReadReq_hits::system.cpu7.data         5396                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total           5396                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::system.cpu7.data         3789                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total          3789                       # number of WriteReq hits
system.cpu7.dcache.SoftPFReq_hits::system.cpu7.data           44                       # number of SoftPFReq hits
system.cpu7.dcache.SoftPFReq_hits::total           44                       # number of SoftPFReq hits
system.cpu7.dcache.LoadLockedReq_hits::system.cpu7.data           99                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total           99                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::system.cpu7.data           88                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total           88                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::system.cpu7.data         9185                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total            9185                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::system.cpu7.data         9229                       # number of overall hits
system.cpu7.dcache.overall_hits::total           9229                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::system.cpu7.data          160                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total          160                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::system.cpu7.data           52                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total           52                       # number of WriteReq misses
system.cpu7.dcache.SoftPFReq_misses::system.cpu7.data            9                       # number of SoftPFReq misses
system.cpu7.dcache.SoftPFReq_misses::total            9                       # number of SoftPFReq misses
system.cpu7.dcache.LoadLockedReq_misses::system.cpu7.data           11                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::total           11                       # number of LoadLockedReq misses
system.cpu7.dcache.StoreCondReq_misses::system.cpu7.data           21                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::total           21                       # number of StoreCondReq misses
system.cpu7.dcache.demand_misses::system.cpu7.data          212                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total           212                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::system.cpu7.data          221                       # number of overall misses
system.cpu7.dcache.overall_misses::total          221                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::system.cpu7.data      5670499                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total      5670499                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::system.cpu7.data      2790500                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total      2790500                       # number of WriteReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::system.cpu7.data       373500                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::total       373500                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::system.cpu7.data       456500                       # number of StoreCondReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::total       456500                       # number of StoreCondReq miss cycles
system.cpu7.dcache.demand_miss_latency::system.cpu7.data      8460999                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total      8460999                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::system.cpu7.data      8460999                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total      8460999                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::system.cpu7.data         5556                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total         5556                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::system.cpu7.data         3841                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total         3841                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_accesses::system.cpu7.data           53                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_accesses::total           53                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::system.cpu7.data          110                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total          110                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::system.cpu7.data          109                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total          109                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::system.cpu7.data         9397                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total         9397                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::system.cpu7.data         9450                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total         9450                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::system.cpu7.data     0.028798                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.028798                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::system.cpu7.data     0.013538                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.013538                       # miss rate for WriteReq accesses
system.cpu7.dcache.SoftPFReq_miss_rate::system.cpu7.data     0.169811                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.SoftPFReq_miss_rate::total     0.169811                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::system.cpu7.data     0.100000                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::total     0.100000                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::system.cpu7.data     0.192661                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::total     0.192661                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_miss_rate::system.cpu7.data     0.022560                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.022560                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::system.cpu7.data     0.023386                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.023386                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::system.cpu7.data 35440.618750                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 35440.618750                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::system.cpu7.data 53663.461538                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 53663.461538                       # average WriteReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::system.cpu7.data 33954.545455                       # average LoadLockedReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::total 33954.545455                       # average LoadLockedReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::system.cpu7.data 21738.095238                       # average StoreCondReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::total 21738.095238                       # average StoreCondReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::system.cpu7.data 39910.372642                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 39910.372642                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::system.cpu7.data 38285.063348                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 38285.063348                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks           69                       # number of writebacks
system.cpu7.dcache.writebacks::total               69                       # number of writebacks
system.cpu7.dcache.LoadLockedReq_mshr_hits::system.cpu7.data            8                       # number of LoadLockedReq MSHR hits
system.cpu7.dcache.LoadLockedReq_mshr_hits::total            8                       # number of LoadLockedReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::system.cpu7.data          160                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total          160                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::system.cpu7.data           52                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total           52                       # number of WriteReq MSHR misses
system.cpu7.dcache.SoftPFReq_mshr_misses::system.cpu7.data            9                       # number of SoftPFReq MSHR misses
system.cpu7.dcache.SoftPFReq_mshr_misses::total            9                       # number of SoftPFReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::system.cpu7.data            3                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::system.cpu7.data           21                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::total           21                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::system.cpu7.data          212                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total          212                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::system.cpu7.data          221                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total          221                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::system.cpu7.data      5349501                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total      5349501                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::system.cpu7.data      2686500                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total      2686500                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.SoftPFReq_mshr_miss_latency::system.cpu7.data       217000                       # number of SoftPFReq MSHR miss cycles
system.cpu7.dcache.SoftPFReq_mshr_miss_latency::total       217000                       # number of SoftPFReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::system.cpu7.data       152500                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::total       152500                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::system.cpu7.data       414500                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::total       414500                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::system.cpu7.data      8036001                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total      8036001                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::system.cpu7.data      8253001                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total      8253001                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_uncacheable_latency::system.cpu7.data       133501                       # number of ReadReq MSHR uncacheable cycles
system.cpu7.dcache.ReadReq_mshr_uncacheable_latency::total       133501                       # number of ReadReq MSHR uncacheable cycles
system.cpu7.dcache.WriteReq_mshr_uncacheable_latency::system.cpu7.data        77500                       # number of WriteReq MSHR uncacheable cycles
system.cpu7.dcache.WriteReq_mshr_uncacheable_latency::total        77500                       # number of WriteReq MSHR uncacheable cycles
system.cpu7.dcache.overall_mshr_uncacheable_latency::system.cpu7.data       211001                       # number of overall MSHR uncacheable cycles
system.cpu7.dcache.overall_mshr_uncacheable_latency::total       211001                       # number of overall MSHR uncacheable cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::system.cpu7.data     0.028798                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.028798                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::system.cpu7.data     0.013538                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.013538                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.SoftPFReq_mshr_miss_rate::system.cpu7.data     0.169811                       # mshr miss rate for SoftPFReq accesses
system.cpu7.dcache.SoftPFReq_mshr_miss_rate::total     0.169811                       # mshr miss rate for SoftPFReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::system.cpu7.data     0.027273                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::total     0.027273                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::system.cpu7.data     0.192661                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::total     0.192661                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::system.cpu7.data     0.022560                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.022560                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::system.cpu7.data     0.023386                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.023386                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::system.cpu7.data 33434.381250                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 33434.381250                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::system.cpu7.data 51663.461538                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 51663.461538                       # average WriteReq mshr miss latency
system.cpu7.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu7.data 24111.111111                       # average SoftPFReq mshr miss latency
system.cpu7.dcache.SoftPFReq_avg_mshr_miss_latency::total 24111.111111                       # average SoftPFReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu7.data 50833.333333                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::total 50833.333333                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu7.data 19738.095238                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::total 19738.095238                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::system.cpu7.data 37905.665094                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 37905.665094                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::system.cpu7.data 37343.895928                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 37343.895928                       # average overall mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu7.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu7.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu7.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu7.dcache.overall_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average overall mshr uncacheable latency
system.cpu7.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.waiting_on_retry                35                       # Number of times sendTimingReq failed
sim_ticks.pim 533336943000 # Number of ticks simulated [sim_ticks]
system.mem_ctrls.total_actEnergy                       -320655888.000000
system.mem_ctrls.total_actEnergy                       391035859.200000
system.pim_vault_ctrls.total_actEnergy                       0.000000
system.pim_vault_ctrls.total_actEnergy                       0.000000
system.mem_ctrls.total_preEnergy                       -216315480.000000
system.mem_ctrls.total_preEnergy                       263794032.000000
system.pim_vault_ctrls.total_preEnergy                       0.000000
system.pim_vault_ctrls.total_preEnergy                       0.000000
system.mem_ctrls.total_readEnergy                       -1023214732.800000
system.mem_ctrls.total_readEnergy                       1245295833.600000
system.pim_vault_ctrls.total_readEnergy                       0.000000
system.pim_vault_ctrls.total_readEnergy                       0.000000
system.mem_ctrls.total_writeEnergy                       -673644625.920000
system.mem_ctrls.total_writeEnergy                       822688358.400000
system.pim_vault_ctrls.total_writeEnergy                       0.000000
system.pim_vault_ctrls.total_writeEnergy                       0.000000
system.mem_ctrls.total_refreshEnergy                       -2614705869864.958984
system.mem_ctrls.total_refreshEnergy                       3202742347284.478516
system.pim_vault_ctrls.total_refreshEnergy                       0.000000
system.pim_vault_ctrls.total_refreshEnergy                       0.000000
system.mem_ctrls.total_actBackEnergy                       -763063330723.199951
system.mem_ctrls.total_actBackEnergy                       934648580877.120117
system.pim_vault_ctrls.total_actBackEnergy                       0.000000
system.pim_vault_ctrls.total_actBackEnergy                       0.000000
system.mem_ctrls.total_preBackEnergy                       -8437143198048.000000
system.mem_ctrls.total_preBackEnergy                       10334643052464.000000
system.pim_vault_ctrls.total_preBackEnergy                       0.000000
system.pim_vault_ctrls.total_preBackEnergy                       0.000000
total_sim_seconds                       0.533337
system.cpu.totalNumCycles                       7466617895.000000
system.pim.totalNumCycles                       0.000000
system.cpu.totalIdleCycles                       1066869011.915803
system.pim.totalIdleCycles                       0.000000
system.cpu.int_instructions                       1091442471.000000
system.pim.int_instructions                       0.000000
system.cpu.fp_instructions                       192.000000
system.pim.fp_instructions                       0.000000
system.cpu.branch_instructions                       276935081.000000
system.pim.branch_instructions                       0.000000
system.cpu.load_instructions                       356544084.000000
system.pim.load_instructions                       0.000000
system.cpu.store_instructions                       48700941.000000
system.pim.store_instructions                       0.000000
system.cpu.committed_instructions                       1390063315.000000
system.pim.committed_instructions                       0.000000
system.cpu.int_regfile_reads                       1420455094.000000
system.pim.int_regfile_reads                       0.000000
system.cpu.int_regfile_writes                       726102751.000000
system.pim.int_regfile_writes                       0.000000
system.cpu.float_regfile_reads                       192.000000
system.pim.float_regfile_reads                       0.000000
system.cpu.float_regfile_writes                       0.000000
system.pim.float_regfile_writes                       0.000000
system.cpu.function_calls                       7191199.000000
system.pim.function_calls                       0.000000
system.cpu.ialu_accesses                       1091442471.000000
system.pim.ialu_accesses                       0.000000
system.cpu.fpu_accesses                       192.000000
system.pim.fpu_accesses                       0.000000
system.cpu.itlb.total_accesses                       1417006253.000000
system.pim.itlb.total_accesses                       0.000000
system.cpu.itlb.total_misses                       20.000000
system.pim.itlb.total_misses                       0.000000
system.cpu.icache.read_accesses                       1417006233.000000
system.pim.icache.read_accesses                       0.000000
system.cpu.icache.read_misses                       444271.000000
system.pim.icache.read_misses                       0.000000
system.cpu.dcache.read_accesses                       352487379.000000
system.pim.dcache.read_accesses                       0.000000
system.cpu.dcache.write_accesses                       43834747.000000
system.pim.dcache.write_accesses                       0.000000
system.cpu.dtlb.total_accesses                       403241205.000000
system.pim.dtlb.total_accesses                       0.000000
system.cpu.dtlb.total_misses                       18124.000000
system.pim.dtlb.total_misses                       0.000000
system.cpu.dcache.read_misses                       21850510.000000
system.pim.dcache.read_misses                       0.000000
system.cpu.dcache.write_misses                       5375757.000000
system.pim.dcache.write_misses                       0.000000
total_interconnect_accesses                       39027851
system.mem_ctrls.total_reads                       55649.000000
system.pim_vault_ctrls.total_reads                       0.000000
system.mem_ctrls.total_writes                       44929.000000
system.pim_vault_ctrls.total_writes                       0.000000
system.mem_ctrls.activations                       116371.000000
system.pim_vault_ctrls.activations                       0.000000
system.mem_ctrls.total_readRowHits                       388775.000000
system.pim_vault_ctrls.total_readRowHits                       0.000000
system.mem_ctrls.total_writeRowHits                       299128.000000
system.pim_vault_ctrls.total_writeRowHits                       0.000000
system.smcxbar.reads_from_pim                       49224.000000
                       0.000000
system.smcxbar.writes_to_pim                       1.000000
                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys0                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys1                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys2                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys3                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys4                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys5                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys6                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys7                       0.000000
