   1              		.syntax unified
   2              		.cpu cortex-m3
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 6
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.thumb
  14              		.file	"csp_tmr.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.section	.rodata
  19              		.align	2
  22              	CSP_TmrAddrTbl:
  23 0000 00400040 		.word	1073758208
  24 0004 00800040 		.word	1073774592
  25 0008 00000940 		.word	1074331648
  26 000c 00400940 		.word	1074348032
  27              		.align	2
  30              	CSP_TmrPerTbl:
  31 0010 0100     		.short	1
  32 0012 0200     		.short	2
  33 0014 1600     		.short	22
  34 0016 1700     		.short	23
  35              		.text
  36              		.align	2
  37              		.global	CSP_TmrInit
  38              		.thumb
  39              		.thumb_func
  41              	CSP_TmrInit:
  42              	.LFB0:
  43              		.file 1 "Libraries/uC-CSP/LPC17xx/csp_tmr.c"
   1:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** /*
   2:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** ***************************************************************************************************
   3:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** *                                              uC/CSP
   4:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** *                                        Chip Support Package
   5:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** *
   6:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** *                            (c) Copyright 2010; Micrium, Inc.; Weston, FL
   7:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** *                         (c) Copyright 2003-2010; Micrium, Inc.; Weston, FL
   8:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** *
   9:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** *               All rights reserved. Protected by international copyright laws.
  10:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** *
  11:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** *               uC/CSP is provided in source form to registered licensees ONLY.  It is
  12:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** *               illegal to distribute this source code to any third party unless you receive
  13:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** *               written permission by an authorized Micrium representative.  Knowledge of
  14:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** *               the source code may NOT be used to develop a similar product.
  15:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** *
  16:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** *               Please help us continue to provide the Embedded community with the finest
  17:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** *               software available.  Your honesty is greatly appreciated.
  18:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** *
  19:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** *               You can contact us at www.micrium.com.
  20:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** ***************************************************************************************************
  21:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** */
  22:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** 
  23:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** 
  24:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** /*
  25:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** ***************************************************************************************************
  26:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** *
  27:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** *                                          TIMER MANAGEMENT
  28:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** *                                            NXP LPC17xx 
  29:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** *
  30:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** * Filename      : csp_tmr.c
  31:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** * Version       : V1.00
  32:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** * Programmer(s) : FT
  33:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** ***************************************************************************************************
  34:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** * Note(s)       : 
  35:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** ***************************************************************************************************
  36:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** */
  37:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** 
  38:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** 
  39:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** /*
  40:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** ***************************************************************************************************
  41:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** *                                            INCLUDE FILES
  42:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** ***************************************************************************************************
  43:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** */
  44:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** 
  45:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** #define  CSP_TMR_MODULE
  46:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** #include  <csp.h>
  47:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** 
  48:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** /*
  49:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** ***************************************************************************************************
  50:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** *                                    REGISTER & BIT-FIELD DEFINITION
  51:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** ***************************************************************************************************
  52:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** */
  53:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** 
  54:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** #define  CSP_TMR_ADDR_TMR0                  (CPU_INT32U)(0x40004000)
  55:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** #define  CSP_TMR_ADDR_TMR1                  (CPU_INT32U)(0x40008000)
  56:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** #define  CSP_TMR_ADDR_TMR2                  (CPU_INT32U)(0x40090000)
  57:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** #define  CSP_TMR_ADDR_TMR3                  (CPU_INT32U)(0x40094000)
  58:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** 
  59:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** 
  60:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** #define  CSP_TMR_BIT_CR_START                   DEF_BIT_00
  61:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** #define  CSP_TMR_BIT_CR_RST                     DEF_BIT_01
  62:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** 
  63:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** #define  CSP_TMR_MASK_TCR_MODE                  DEF_BIT_FIELD(2, 0)
  64:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** #define  CSP_TMR_BIT_TCR_TMR_MODE               DEF_BIT_NONE
  65:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** 
  66:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** 
  67:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** #define  CSP_TMR_MASK_MCR_MR                    DEF_BIT_FIELD(3, 0)
  68:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** 
  69:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** #define  CSP_TMR_MASK_MCR_MRx(match_nbr)        DEF_BIT_MASK(CSP_TMR_MASK_MCR_MR, 3u * (match_nbr))
  70:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** 
  71:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** 
  72:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****                                                                 /* --------------- MATCH CONTROL RE
  73:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** #define  CSP_TMR_BIT_MCR_MRI                    DEF_BIT_00      /* Interrupt on match.             
  74:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** #define  CSP_TMR_BIT_MCR_MRR                    DEF_BIT_01      /* Reset on match.                 
  75:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** #define  CSP_TMR_BIT_MCR_MRS                    DEF_BIT_02      /* Stop on match.                  
  76:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** 
  77:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** #define  CSP_TMR_BIT_MCR_MRIx(match_nbr)        DEF_BIT_MASK(CSP_TMR_BIT_MCR_MRI, 3u * (match_nbr))
  78:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** #define  CSP_TMR_BIT_MCR_MRRx(match_nbr)        DEF_BIT_MASK(CSP_TMR_BIT_MCR_MRR, 3u * (match_nbr))
  79:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** #define  CSP_TMR_BIT_MCR_MRSx(match_nbr)        DEF_BIT_MASK(CSP_TMR_BIT_MCR_MRS, 3u * (match_nbr))
  80:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** 
  81:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** 
  82:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** /*
  83:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** ***************************************************************************************************
  84:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** *                                           LOCAL CONSTANTS
  85:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** ***************************************************************************************************
  86:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** */
  87:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** 
  88:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** 
  89:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** /*
  90:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** ***************************************************************************************************
  91:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** *                                          LOCAL DATA TYPES
  92:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** ***************************************************************************************************
  93:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** */
  94:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** 
  95:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** typedef  struct  csp_tmr_reg {
  96:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****     CPU_REG32  IR;
  97:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****     CPU_REG32  TCR;
  98:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****     CPU_REG32  TC;
  99:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****     CPU_REG32  PR;
 100:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****     CPU_REG32  PC;
 101:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****     CPU_REG32  MCR;
 102:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****     CPU_REG32  MRx[4];
 103:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****     CPU_REG32  CCR;
 104:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****     CPU_REG32  CCRx[2];
 105:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****     CPU_REG32  RESERVED0[2];
 106:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****     CPU_REG32  EMR;
 107:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****     CPU_REG32  RESERVED1[12];
 108:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** } CSP_TMR_REG;
 109:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** 
 110:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** 
 111:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** /*
 112:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** ***************************************************************************************************
 113:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** *                                            LOCAL TABLES
 114:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** ***************************************************************************************************
 115:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** */
 116:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** 
 117:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** static  const  CPU_ADDR     CSP_TmrAddrTbl[4] = {
 118:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****     CSP_TMR_ADDR_TMR0,
 119:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****     CSP_TMR_ADDR_TMR1,
 120:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****     CSP_TMR_ADDR_TMR2,
 121:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****     CSP_TMR_ADDR_TMR3
 122:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** };
 123:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** 
 124:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** static  const  CSP_DEV_NBR  CSP_TmrPerTbl[4] = {
 125:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****     CSP_PM_PER_CLK_NBR_TMR_00,
 126:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****     CSP_PM_PER_CLK_NBR_TMR_01,
 127:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****     CSP_PM_PER_CLK_NBR_TMR_02,
 128:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****     CSP_PM_PER_CLK_NBR_TMR_03
 129:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** };
 130:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** 
 131:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** 
 132:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** /*
 133:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** ***************************************************************************************************
 134:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** *                                       LOCAL GLOBAL VARIABLES
 135:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** ***************************************************************************************************
 136:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** */
 137:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** 
 138:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** 
 139:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** /*
 140:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** ***************************************************************************************************
 141:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** *                                            LOCAL MACRO's
 142:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** ***************************************************************************************************
 143:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** */
 144:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** 
 145:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** 
 146:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** /*
 147:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** ***************************************************************************************************
 148:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** *                                      LOCAL FUNCTION PROTOTYPES
 149:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** ***************************************************************************************************
 150:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** */
 151:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** 
 152:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** 
 153:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** /*
 154:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** ***************************************************************************************************
 155:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** *                                     LOCAL CONFIGURATION ERRORS
 156:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** ***************************************************************************************************
 157:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** */
 158:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** 
 159:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** 
 160:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** /*
 161:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** ***************************************************************************************************
 162:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** ***************************************************************************************************
 163:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** *                                           LOCAL FUNCTIONS
 164:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** ***************************************************************************************************
 165:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** ***************************************************************************************************
 166:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** */
 167:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** 
 168:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** /*
 169:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** ***************************************************************************************************
 170:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** *                                        CSP_TmrInit()
 171:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** *
 172:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** * Description : Initialize & disable all the timers.
 173:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** *                   
 174:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** * Argument(s) : none.
 175:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** *
 176:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** * Return(s)   : none
 177:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** *
 178:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** * Caller(s)   : Application.
 179:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** *
 180:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** * Note(s)     : none.
 181:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** ***************************************************************************************************
 182:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** */
 183:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** 
 184:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** void  CSP_TmrInit (void)
 185:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** {
  44              		.loc 1 185 0
  45              		.cfi_startproc
  46              		@ args = 0, pretend = 0, frame = 16
  47              		@ frame_needed = 1, uses_anonymous_args = 0
  48 0000 80B5     		push	{r7, lr}
  49              	.LCFI0:
  50              		.cfi_def_cfa_offset 8
  51              		.cfi_offset 14, -4
  52              		.cfi_offset 7, -8
  53 0002 84B0     		sub	sp, sp, #16
  54              	.LCFI1:
  55              		.cfi_def_cfa_offset 24
  56 0004 00AF     		add	r7, sp, #0
  57              	.LCFI2:
  58              		.cfi_def_cfa_register 7
 186:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****     CSP_DEV_NBR  per_nbr;
 187:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****     CSP_DEV_NBR  tmr_nbr;
 188:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****     CSP_TMR_REG  *p_tmr_reg;
 189:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****     CPU_SR_ALLOC();
  59              		.loc 1 189 0
  60 0006 4FF00003 		mov	r3, #0
  61 000a BB60     		str	r3, [r7, #8]
 190:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** 
 191:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** 
 192:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****     for (tmr_nbr = CSP_TMR_NBR_00; tmr_nbr <= CSP_TMR_NBR_03; tmr_nbr++) {
  62              		.loc 1 192 0
  63 000c 4FF00003 		mov	r3, #0
  64 0010 FB81     		strh	r3, [r7, #14]	@ movhi
  65 0012 45E0     		b	.L2
  66              	.L3:
 193:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****         p_tmr_reg = (CSP_TMR_REG *)CSP_TmrAddrTbl[tmr_nbr];
  67              		.loc 1 193 0 discriminator 2
  68 0014 FA89     		ldrh	r2, [r7, #14]
  69 0016 40F20003 		movw	r3, #:lower16:CSP_TmrAddrTbl
  70 001a C0F20003 		movt	r3, #:upper16:CSP_TmrAddrTbl
  71 001e 53F82230 		ldr	r3, [r3, r2, lsl #2]
  72 0022 7B60     		str	r3, [r7, #4]
 194:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****         per_nbr   = (CSP_DEV_NBR  )CSP_TmrPerTbl[tmr_nbr];
  73              		.loc 1 194 0 discriminator 2
  74 0024 FA89     		ldrh	r2, [r7, #14]
  75 0026 40F20003 		movw	r3, #:lower16:CSP_TmrPerTbl
  76 002a C0F20003 		movt	r3, #:upper16:CSP_TmrPerTbl
  77 002e 33F81230 		ldrh	r3, [r3, r2, lsl #1]	@ movhi
  78 0032 7B80     		strh	r3, [r7, #2]	@ movhi
 195:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****         
 196:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****         CPU_CRITICAL_ENTER();
  79              		.loc 1 196 0 discriminator 2
  80 0034 FFF7FEFF 		bl	CPU_SR_Save
  81 0038 B860     		str	r0, [r7, #8]
  82 003a FFF7FEFF 		bl	CPU_IntDisMeasStart
 197:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****         CSP_PM_PerClkEn(per_nbr);
  83              		.loc 1 197 0 discriminator 2
  84 003e 7B88     		ldrh	r3, [r7, #2]
  85 0040 1846     		mov	r0, r3
  86 0042 FFF7FEFF 		bl	CSP_PM_PerClkEn
 198:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****         p_tmr_reg->MCR    = DEF_BIT_NONE;
  87              		.loc 1 198 0 discriminator 2
  88 0046 7B68     		ldr	r3, [r7, #4]
  89 0048 4FF00002 		mov	r2, #0
  90 004c 5A61     		str	r2, [r3, #20]
 199:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****         p_tmr_reg->MRx[0] = 0u;
  91              		.loc 1 199 0 discriminator 2
  92 004e 7B68     		ldr	r3, [r7, #4]
  93 0050 4FF00002 		mov	r2, #0
  94 0054 9A61     		str	r2, [r3, #24]
 200:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****         p_tmr_reg->MRx[1] = 0u;
  95              		.loc 1 200 0 discriminator 2
  96 0056 7B68     		ldr	r3, [r7, #4]
  97 0058 4FF00002 		mov	r2, #0
  98 005c DA61     		str	r2, [r3, #28]
 201:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****         p_tmr_reg->MRx[2] = 0u;
  99              		.loc 1 201 0 discriminator 2
 100 005e 7B68     		ldr	r3, [r7, #4]
 101 0060 4FF00002 		mov	r2, #0
 102 0064 1A62     		str	r2, [r3, #32]
 202:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****         p_tmr_reg->IR     = DEF_BIT_FIELD(5u, 0u);
 103              		.loc 1 202 0 discriminator 2
 104 0066 7B68     		ldr	r3, [r7, #4]
 105 0068 4FF01F02 		mov	r2, #31
 106 006c 1A60     		str	r2, [r3, #0]
 203:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****         p_tmr_reg->TCR    = DEF_BIT_NONE;        
 107              		.loc 1 203 0 discriminator 2
 108 006e 7B68     		ldr	r3, [r7, #4]
 109 0070 4FF00002 		mov	r2, #0
 110 0074 5A60     		str	r2, [r3, #4]
 204:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****         p_tmr_reg->MCR    = DEF_BIT_NONE;
 111              		.loc 1 204 0 discriminator 2
 112 0076 7B68     		ldr	r3, [r7, #4]
 113 0078 4FF00002 		mov	r2, #0
 114 007c 5A61     		str	r2, [r3, #20]
 205:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****         p_tmr_reg->EMR    = DEF_BIT_NONE;
 115              		.loc 1 205 0 discriminator 2
 116 007e 7B68     		ldr	r3, [r7, #4]
 117 0080 4FF00002 		mov	r2, #0
 118 0084 DA63     		str	r2, [r3, #60]
 206:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****         CSP_PM_PerClkDis(per_nbr);        
 119              		.loc 1 206 0 discriminator 2
 120 0086 7B88     		ldrh	r3, [r7, #2]
 121 0088 1846     		mov	r0, r3
 122 008a FFF7FEFF 		bl	CSP_PM_PerClkDis
 207:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****         CPU_CRITICAL_EXIT();
 123              		.loc 1 207 0 discriminator 2
 124 008e FFF7FEFF 		bl	CPU_IntDisMeasStop
 125 0092 B868     		ldr	r0, [r7, #8]
 126 0094 FFF7FEFF 		bl	CPU_SR_Restore
 192:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****     for (tmr_nbr = CSP_TMR_NBR_00; tmr_nbr <= CSP_TMR_NBR_03; tmr_nbr++) {
 127              		.loc 1 192 0 discriminator 2
 128 0098 FB89     		ldrh	r3, [r7, #14]	@ movhi
 129 009a 03F10103 		add	r3, r3, #1
 130 009e FB81     		strh	r3, [r7, #14]	@ movhi
 131              	.L2:
 192:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****     for (tmr_nbr = CSP_TMR_NBR_00; tmr_nbr <= CSP_TMR_NBR_03; tmr_nbr++) {
 132              		.loc 1 192 0 is_stmt 0 discriminator 1
 133 00a0 FB89     		ldrh	r3, [r7, #14]
 134 00a2 032B     		cmp	r3, #3
 135 00a4 B6D9     		bls	.L3
 208:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****     }
 209:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** }
 136              		.loc 1 209 0 is_stmt 1
 137 00a6 07F11007 		add	r7, r7, #16
 138 00aa BD46     		mov	sp, r7
 139 00ac 80BD     		pop	{r7, pc}
 140              		.cfi_endproc
 141              	.LFE0:
 143 00ae 00BF     		.align	2
 144              		.global	CSP_TmrCfg
 145              		.thumb
 146              		.thumb_func
 148              	CSP_TmrCfg:
 149              	.LFB1:
 210:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** 
 211:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** /*
 212:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** ***************************************************************************************************
 213:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** *                                        CSP_TmrCfg()
 214:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** *
 215:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** * Description : Configure a specific periodic/free running timer 
 216:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** *                   
 217:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** * Argument(s) : tmr_nbr    Timer number identifier (see note #1).
 218:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** *
 219:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** *               freq       Periodic timer frequency. (see note #2)
 220:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** *                          
 221:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** * Return(s)   : none
 222:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** *
 223:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** * Caller(s)   : Application.
 224:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** *
 225:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** * Note(s)     : (1) If the timer is configured to be used in periodic mode the interrupt handler ne
 226:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** *                   to be installed first in the interrupt controller and the interrupt needs to be
 227:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** *                   before calling this function.
 228:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** *
 229:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** *               (2) If 'freq' == 0 Timer is configured as free-running timer.
 230:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** *                   If 'freq' > 0  Timer will be configured to generate a interrupt event every
 231:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** *                   (1/freq) seconds.
 232:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** *
 233:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** *               (3) MATCH 0 register is always used to generate periodic events.
 234:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** ***************************************************************************************************
 235:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** */
 236:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** 
 237:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** CPU_BOOLEAN  CSP_TmrCfg (CSP_DEV_NBR   tmr_nbr,
 238:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****                          CPU_INT32U    freq)
 239:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** {
 150              		.loc 1 239 0
 151              		.cfi_startproc
 152              		@ args = 0, pretend = 0, frame = 32
 153              		@ frame_needed = 1, uses_anonymous_args = 0
 154 00b0 80B5     		push	{r7, lr}
 155              	.LCFI3:
 156              		.cfi_def_cfa_offset 8
 157              		.cfi_offset 14, -4
 158              		.cfi_offset 7, -8
 159 00b2 88B0     		sub	sp, sp, #32
 160              	.LCFI4:
 161              		.cfi_def_cfa_offset 40
 162 00b4 00AF     		add	r7, sp, #0
 163              	.LCFI5:
 164              		.cfi_def_cfa_register 7
 165 00b6 0346     		mov	r3, r0
 166 00b8 3960     		str	r1, [r7, #0]
 167 00ba FB80     		strh	r3, [r7, #6]	@ movhi
 240:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****     CSP_TMR_REG  *p_tmr_reg;
 241:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****     CPU_INT32U    match_val;
 242:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****     CPU_INT32U    per_freq;
 243:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****     CSP_DEV_NBR   per_nbr;    
 244:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****     CPU_SR_ALLOC();
 168              		.loc 1 244 0
 169 00bc 4FF00003 		mov	r3, #0
 170 00c0 FB61     		str	r3, [r7, #28]
 245:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****     
 246:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** #if (CSP_CFG_ARG_CHK_EN == DEF_ENABLED)     
 247:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****     if (tmr_nbr > CSP_TMR_NBR_03) {
 171              		.loc 1 247 0
 172 00c2 FB88     		ldrh	r3, [r7, #6]
 173 00c4 032B     		cmp	r3, #3
 174 00c6 02D9     		bls	.L5
 248:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****         return (DEF_FAIL);
 175              		.loc 1 248 0
 176 00c8 4FF00003 		mov	r3, #0
 177 00cc 90E0     		b	.L6
 178              	.L5:
 249:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****     }
 250:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** #endif
 251:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** 
 252:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****     
 253:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****     p_tmr_reg = (CSP_TMR_REG *)CSP_TmrAddrTbl[tmr_nbr];
 179              		.loc 1 253 0
 180 00ce FA88     		ldrh	r2, [r7, #6]
 181 00d0 40F20003 		movw	r3, #:lower16:CSP_TmrAddrTbl
 182 00d4 C0F20003 		movt	r3, #:upper16:CSP_TmrAddrTbl
 183 00d8 53F82230 		ldr	r3, [r3, r2, lsl #2]
 184 00dc BB61     		str	r3, [r7, #24]
 254:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****     per_nbr   = (CSP_DEV_NBR  )CSP_TmrPerTbl[tmr_nbr];    
 185              		.loc 1 254 0
 186 00de FA88     		ldrh	r2, [r7, #6]
 187 00e0 40F20003 		movw	r3, #:lower16:CSP_TmrPerTbl
 188 00e4 C0F20003 		movt	r3, #:upper16:CSP_TmrPerTbl
 189 00e8 33F81230 		ldrh	r3, [r3, r2, lsl #1]	@ movhi
 190 00ec FB82     		strh	r3, [r7, #22]	@ movhi
 255:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****     
 256:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****     if (freq == 0u) {                                           /* -------- FREE RUNNING TIMER CONF
 191              		.loc 1 256 0
 192 00ee 3B68     		ldr	r3, [r7, #0]
 193 00f0 002B     		cmp	r3, #0
 194 00f2 24D1     		bne	.L7
 257:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****         CSP_PM_PerClkEn(per_nbr);                               /* Enable peripheral clock         
 195              		.loc 1 257 0
 196 00f4 FB8A     		ldrh	r3, [r7, #22]
 197 00f6 1846     		mov	r0, r3
 198 00f8 FFF7FEFF 		bl	CSP_PM_PerClkEn
 258:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****         
 259:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****         CPU_CRITICAL_ENTER();        
 199              		.loc 1 259 0
 200 00fc FFF7FEFF 		bl	CPU_SR_Save
 201 0100 F861     		str	r0, [r7, #28]
 202 0102 FFF7FEFF 		bl	CPU_IntDisMeasStart
 260:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****         p_tmr_reg->MCR = DEF_BIT_NONE;                          /* Disable theInterrupt, Reset and 
 203              		.loc 1 260 0
 204 0106 BB69     		ldr	r3, [r7, #24]
 205 0108 4FF00002 		mov	r2, #0
 206 010c 5A61     		str	r2, [r3, #20]
 261:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****                                                                 /* ... Match channels.             
 262:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****         
 263:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****         DEF_BIT_CLR(p_tmr_reg->TCR, CSP_TMR_MASK_TCR_MODE);     /* Clear the Mode.                 
 207              		.loc 1 263 0
 208 010e BB69     		ldr	r3, [r7, #24]
 209 0110 5B68     		ldr	r3, [r3, #4]
 210 0112 23F00302 		bic	r2, r3, #3
 211 0116 BB69     		ldr	r3, [r7, #24]
 212 0118 5A60     		str	r2, [r3, #4]
 264:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****         DEF_BIT_SET(p_tmr_reg->TCR, CSP_TMR_BIT_TCR_TMR_MODE);  /* Set the Timer Mode.             
 213              		.loc 1 264 0
 214 011a BB69     		ldr	r3, [r7, #24]
 215 011c 5A68     		ldr	r2, [r3, #4]
 216 011e BB69     		ldr	r3, [r7, #24]
 217 0120 5A60     		str	r2, [r3, #4]
 265:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****         
 266:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****         p_tmr_reg->PR  = 0u;                                    /* Set the prescaler to 0.         
 218              		.loc 1 266 0
 219 0122 BB69     		ldr	r3, [r7, #24]
 220 0124 4FF00002 		mov	r2, #0
 221 0128 DA60     		str	r2, [r3, #12]
 267:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****         p_tmr_reg->TCR = CSP_TMR_BIT_CR_RST;                    /* Reset the timer.                
 222              		.loc 1 267 0
 223 012a BB69     		ldr	r3, [r7, #24]
 224 012c 4FF00202 		mov	r2, #2
 225 0130 5A60     		str	r2, [r3, #4]
 268:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****         CPU_CRITICAL_EXIT();
 226              		.loc 1 268 0
 227 0132 FFF7FEFF 		bl	CPU_IntDisMeasStop
 228 0136 F869     		ldr	r0, [r7, #28]
 229 0138 FFF7FEFF 		bl	CPU_SR_Restore
 230 013c 56E0     		b	.L8
 231              	.L7:
 269:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** 
 270:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****     } else {                                                    /* ---------- PERIODIC TIMER CONFIG
 271:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****         per_freq = CSP_PM_PerClkFreqGet(per_nbr);               /* Get the peripheral clock.       
 232              		.loc 1 271 0
 233 013e FB8A     		ldrh	r3, [r7, #22]
 234 0140 1846     		mov	r0, r3
 235 0142 FFF7FEFF 		bl	CSP_PM_PerClkFreqGet
 236 0146 3861     		str	r0, [r7, #16]
 272:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** 
 273:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****         if (freq > per_freq) {
 237              		.loc 1 273 0
 238 0148 3A68     		ldr	r2, [r7, #0]
 239 014a 3B69     		ldr	r3, [r7, #16]
 240 014c 9A42     		cmp	r2, r3
 241 014e 02D9     		bls	.L9
 274:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****             return (DEF_FAIL);
 242              		.loc 1 274 0
 243 0150 4FF00003 		mov	r3, #0
 244 0154 4CE0     		b	.L6
 245              	.L9:
 275:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****         }
 276:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** 
 277:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****         match_val = ((2u * per_freq / freq) + 1u) / 2u;
 246              		.loc 1 277 0
 247 0156 3B69     		ldr	r3, [r7, #16]
 248 0158 4FEA4302 		lsl	r2, r3, #1
 249 015c 3B68     		ldr	r3, [r7, #0]
 250 015e B2FBF3F3 		udiv	r3, r2, r3
 251 0162 03F10103 		add	r3, r3, #1
 252 0166 4FEA5303 		lsr	r3, r3, #1
 253 016a FB60     		str	r3, [r7, #12]
 278:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****         if (match_val == 0u) {
 254              		.loc 1 278 0
 255 016c FB68     		ldr	r3, [r7, #12]
 256 016e 002B     		cmp	r3, #0
 257 0170 02D1     		bne	.L10
 279:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****             return (DEF_FAIL);
 258              		.loc 1 279 0
 259 0172 4FF00003 		mov	r3, #0
 260 0176 3BE0     		b	.L6
 261              	.L10:
 280:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****         }
 281:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****         
 282:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****         
 283:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****         CSP_PM_PerClkEn(per_nbr);                               /* Enable peripheral clock.        
 262              		.loc 1 283 0
 263 0178 FB8A     		ldrh	r3, [r7, #22]
 264 017a 1846     		mov	r0, r3
 265 017c FFF7FEFF 		bl	CSP_PM_PerClkEn
 284:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****         CPU_CRITICAL_ENTER();
 266              		.loc 1 284 0
 267 0180 FFF7FEFF 		bl	CPU_SR_Save
 268 0184 F861     		str	r0, [r7, #28]
 269 0186 FFF7FEFF 		bl	CPU_IntDisMeasStart
 285:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****         DEF_BIT_CLR(p_tmr_reg->EMR, DEF_BIT_MASK(3u, (2u * 0u) + 4u));
 270              		.loc 1 285 0
 271 018a BB69     		ldr	r3, [r7, #24]
 272 018c DB6B     		ldr	r3, [r3, #60]
 273 018e 23F03002 		bic	r2, r3, #48
 274 0192 BB69     		ldr	r3, [r7, #24]
 275 0194 DA63     		str	r2, [r3, #60]
 286:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****         CPU_CRITICAL_EXIT();
 276              		.loc 1 286 0
 277 0196 FFF7FEFF 		bl	CPU_IntDisMeasStop
 278 019a F869     		ldr	r0, [r7, #28]
 279 019c FFF7FEFF 		bl	CPU_SR_Restore
 287:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** 
 288:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****                                                                 /* Disable the Interrupt, Reset and
 289:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****                                                                 /* ... Match channel 0, 1, 2 or 3. 
 290:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****         DEF_BIT_CLR(p_tmr_reg->MCR, CSP_TMR_MASK_MCR_MRx(0u));
 280              		.loc 1 290 0
 281 01a0 BB69     		ldr	r3, [r7, #24]
 282 01a2 5B69     		ldr	r3, [r3, #20]
 283 01a4 23F00702 		bic	r2, r3, #7
 284 01a8 BB69     		ldr	r3, [r7, #24]
 285 01aa 5A61     		str	r2, [r3, #20]
 291:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****                                     
 292:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****         DEF_BIT_CLR(p_tmr_reg->TCR, CSP_TMR_MASK_TCR_MODE);     /* Clear the Mode                  
 286              		.loc 1 292 0
 287 01ac BB69     		ldr	r3, [r7, #24]
 288 01ae 5B68     		ldr	r3, [r3, #4]
 289 01b0 23F00302 		bic	r2, r3, #3
 290 01b4 BB69     		ldr	r3, [r7, #24]
 291 01b6 5A60     		str	r2, [r3, #4]
 293:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****         DEF_BIT_SET(p_tmr_reg->TCR, CSP_TMR_BIT_TCR_TMR_MODE);  /* Set the Timer Mode              
 292              		.loc 1 293 0
 293 01b8 BB69     		ldr	r3, [r7, #24]
 294 01ba 5A68     		ldr	r2, [r3, #4]
 295 01bc BB69     		ldr	r3, [r7, #24]
 296 01be 5A60     		str	r2, [r3, #4]
 294:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** 
 295:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****         p_tmr_reg->PR     = 0u;                                 /* Set the prescaler to 0          
 297              		.loc 1 295 0
 298 01c0 BB69     		ldr	r3, [r7, #24]
 299 01c2 4FF00002 		mov	r2, #0
 300 01c6 DA60     		str	r2, [r3, #12]
 296:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****         p_tmr_reg->MRx[0] = match_val;
 301              		.loc 1 296 0
 302 01c8 BB69     		ldr	r3, [r7, #24]
 303 01ca FA68     		ldr	r2, [r7, #12]
 304 01cc 9A61     		str	r2, [r3, #24]
 297:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****         p_tmr_reg->TCR    = CSP_TMR_BIT_CR_RST;                 /* Reset the timer                 
 305              		.loc 1 297 0
 306 01ce BB69     		ldr	r3, [r7, #24]
 307 01d0 4FF00202 		mov	r2, #2
 308 01d4 5A60     		str	r2, [r3, #4]
 298:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****                                                                 /* Enable Interrupt and Reset when 
 299:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****                                                                 /* MR1, MR2, etc                   
 300:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****         DEF_BIT_SET(p_tmr_reg->MCR, CSP_TMR_BIT_MCR_MRIx(0u) | 
 309              		.loc 1 300 0
 310 01d6 BB69     		ldr	r3, [r7, #24]
 311 01d8 5B69     		ldr	r3, [r3, #20]
 312 01da 43F00302 		orr	r2, r3, #3
 313 01de BB69     		ldr	r3, [r7, #24]
 314 01e0 5A61     		str	r2, [r3, #20]
 301:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****                                     CSP_TMR_BIT_MCR_MRRx(0u));
 302:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****         CPU_CRITICAL_EXIT();
 315              		.loc 1 302 0
 316 01e2 FFF7FEFF 		bl	CPU_IntDisMeasStop
 317 01e6 F869     		ldr	r0, [r7, #28]
 318 01e8 FFF7FEFF 		bl	CPU_SR_Restore
 319              	.L8:
 303:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****     }
 304:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** 
 305:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****     return (DEF_OK);
 320              		.loc 1 305 0
 321 01ec 4FF00103 		mov	r3, #1
 322              	.L6:
 306:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** }
 323              		.loc 1 306 0
 324 01f0 1846     		mov	r0, r3
 325 01f2 07F12007 		add	r7, r7, #32
 326 01f6 BD46     		mov	sp, r7
 327 01f8 80BD     		pop	{r7, pc}
 328              		.cfi_endproc
 329              	.LFE1:
 331 01fa 00BF     		.align	2
 332              		.global	CSP_TmrOutCmpCfg
 333              		.thumb
 334              		.thumb_func
 336              	CSP_TmrOutCmpCfg:
 337              	.LFB2:
 307:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** 
 308:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** 
 309:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** 
 310:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** /*
 311:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** ***************************************************************************************************
 312:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** *                                           CSP_TmrOutCmpCfg()
 313:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** *
 314:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** * Description : Configure a timer for compare mode.  
 315:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** *                   
 316:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** * Argument(s) : tmr_nbr    Timer number identifier.
 317:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** *                              CSP_TMR_NBR_00
 318:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** *                              CSP_TMR_NBR_01
 319:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** *                              CSP_TMR_NBR_02
 320:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** *                              CSP_TMR_NBR_03
 321:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** *
 322:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** *               pin_nbr    Pin number.
 323:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** *
 324:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** *               pin_action  Output compare pin action
 325:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** *
 326:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** *                              CSP_TMR_OPT_PIN_OUT_NONE      Do nothing.
 327:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** *                              CSP_TMR_OPT_PIN_OUT_CLR       Clear  the corresponding external pin 
 328:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** *                              CSP_TMR_OPT_PIN_OUT_SET       Set    the corresponding external pin 
 329:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** *                              CSP_TMR_OPT_PIN_OUT_TOGGLE    Toggle the corresponding external pin 
 330:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** * 
 331:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** * Return(s)   : none
 332:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** *
 333:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** * Caller(s)   : Application.
 334:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** *
 335:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** * Note(s)     : (1) The LPC17xx series timers implements 4 match register and 4 externals outputs.
 336:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** ***************************************************************************************************
 337:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** */
 338:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** 
 339:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** CPU_BOOLEAN CSP_TmrOutCmpCfg  (CSP_DEV_NBR    tmr_nbr,
 340:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****                                CSP_DEV_NBR    pin,
 341:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****                                CSP_OPT        pin_action,
 342:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****                                CPU_INT32U     freq)
 343:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** 
 344:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** {
 338              		.loc 1 344 0
 339              		.cfi_startproc
 340              		@ args = 0, pretend = 0, frame = 40
 341              		@ frame_needed = 1, uses_anonymous_args = 0
 342 01fc 80B5     		push	{r7, lr}
 343              	.LCFI6:
 344              		.cfi_def_cfa_offset 8
 345              		.cfi_offset 14, -4
 346              		.cfi_offset 7, -8
 347 01fe 8AB0     		sub	sp, sp, #40
 348              	.LCFI7:
 349              		.cfi_def_cfa_offset 48
 350 0200 00AF     		add	r7, sp, #0
 351              	.LCFI8:
 352              		.cfi_def_cfa_register 7
 353 0202 7B60     		str	r3, [r7, #4]
 354 0204 0346     		mov	r3, r0	@ movhi
 355 0206 FB81     		strh	r3, [r7, #14]	@ movhi
 356 0208 0B46     		mov	r3, r1	@ movhi
 357 020a BB81     		strh	r3, [r7, #12]	@ movhi
 358 020c 1346     		mov	r3, r2	@ movhi
 359 020e 7B81     		strh	r3, [r7, #10]	@ movhi
 345:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****     CSP_TMR_REG  *p_tmr_reg;
 346:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****     CPU_INT08U    match_nbr;
 347:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****     CPU_INT32U    match_val;
 348:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****     CPU_INT32U    per_freq;
 349:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****     CSP_DEV_NBR   per_nbr;
 350:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****     CPU_SR_ALLOC();
 360              		.loc 1 350 0
 361 0210 4FF00003 		mov	r3, #0
 362 0214 7B62     		str	r3, [r7, #36]
 351:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****     
 352:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****                                                                 /* ---------------- ARGUMENTS CHECK
 353:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** #if (CSP_CFG_ARG_CHK_EN == DEF_ENABLED)
 354:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****     if (tmr_nbr > CSP_TMR_NBR_01) {
 363              		.loc 1 354 0
 364 0216 FB89     		ldrh	r3, [r7, #14]
 365 0218 012B     		cmp	r3, #1
 366 021a 02D9     		bls	.L12
 355:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****         return (DEF_FAIL);
 367              		.loc 1 355 0
 368 021c 4FF00003 		mov	r3, #0
 369 0220 E2E0     		b	.L13
 370              	.L12:
 356:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****     }
 357:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****     
 358:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****     if (pin > CSP_TMR_PIN_OUT_NBR_03) {
 371              		.loc 1 358 0
 372 0222 BB89     		ldrh	r3, [r7, #12]
 373 0224 032B     		cmp	r3, #3
 374 0226 02D9     		bls	.L14
 359:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****         return (DEF_FAIL);
 375              		.loc 1 359 0
 376 0228 4FF00003 		mov	r3, #0
 377 022c DCE0     		b	.L13
 378              	.L14:
 360:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****     }
 361:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** 
 362:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****     if (freq == 0u) {
 379              		.loc 1 362 0
 380 022e 7B68     		ldr	r3, [r7, #4]
 381 0230 002B     		cmp	r3, #0
 382 0232 02D1     		bne	.L15
 363:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****         return (DEF_FAIL);
 383              		.loc 1 363 0
 384 0234 4FF00003 		mov	r3, #0
 385 0238 D6E0     		b	.L13
 386              	.L15:
 364:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****     }
 365:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** #endif
 366:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****     
 367:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****     p_tmr_reg = (CSP_TMR_REG *)CSP_TmrAddrTbl[tmr_nbr];
 387              		.loc 1 367 0
 388 023a FA89     		ldrh	r2, [r7, #14]
 389 023c 40F20003 		movw	r3, #:lower16:CSP_TmrAddrTbl
 390 0240 C0F20003 		movt	r3, #:upper16:CSP_TmrAddrTbl
 391 0244 53F82230 		ldr	r3, [r3, r2, lsl #2]
 392 0248 3B62     		str	r3, [r7, #32]
 368:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****     per_nbr   = (CSP_DEV_NBR  )CSP_TmrPerTbl[tmr_nbr];    
 393              		.loc 1 368 0
 394 024a FA89     		ldrh	r2, [r7, #14]
 395 024c 40F20003 		movw	r3, #:lower16:CSP_TmrPerTbl
 396 0250 C0F20003 		movt	r3, #:upper16:CSP_TmrPerTbl
 397 0254 33F81230 		ldrh	r3, [r3, r2, lsl #1]	@ movhi
 398 0258 FB83     		strh	r3, [r7, #30]	@ movhi
 369:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****     
 370:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****     match_nbr = pin,
 399              		.loc 1 370 0
 400 025a BB89     		ldrh	r3, [r7, #12]	@ movhi
 401 025c 7B77     		strb	r3, [r7, #29]
 371:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****     per_freq  = CSP_PM_PerClkFreqGet(per_nbr);                  /* Get the peripheral clock.       
 402              		.loc 1 371 0
 403 025e FB8B     		ldrh	r3, [r7, #30]
 404 0260 1846     		mov	r0, r3
 405 0262 FFF7FEFF 		bl	CSP_PM_PerClkFreqGet
 406 0266 B861     		str	r0, [r7, #24]
 372:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** 
 373:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****     if (freq > per_freq) {
 407              		.loc 1 373 0
 408 0268 7A68     		ldr	r2, [r7, #4]
 409 026a BB69     		ldr	r3, [r7, #24]
 410 026c 9A42     		cmp	r2, r3
 411 026e 02D9     		bls	.L16
 374:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****         return (DEF_FAIL);
 412              		.loc 1 374 0
 413 0270 4FF00003 		mov	r3, #0
 414 0274 B8E0     		b	.L13
 415              	.L16:
 375:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****     }
 376:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** 
 377:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****     match_val = ((2u * per_freq / freq) + 1u) / 2u;
 416              		.loc 1 377 0
 417 0276 BB69     		ldr	r3, [r7, #24]
 418 0278 4FEA4302 		lsl	r2, r3, #1
 419 027c 7B68     		ldr	r3, [r7, #4]
 420 027e B2FBF3F3 		udiv	r3, r2, r3
 421 0282 03F10103 		add	r3, r3, #1
 422 0286 4FEA5303 		lsr	r3, r3, #1
 423 028a 7B61     		str	r3, [r7, #20]
 378:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****     if (match_val == 0u) {
 424              		.loc 1 378 0
 425 028c 7B69     		ldr	r3, [r7, #20]
 426 028e 002B     		cmp	r3, #0
 427 0290 02D1     		bne	.L17
 379:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****         return (DEF_FAIL);
 428              		.loc 1 379 0
 429 0292 4FF00003 		mov	r3, #0
 430 0296 A7E0     		b	.L13
 431              	.L17:
 380:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****     }
 381:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****     
 382:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****     
 383:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****     CSP_PM_PerClkEn(per_nbr);                                   /* Enable Peripherical clock.      
 432              		.loc 1 383 0
 433 0298 FB8B     		ldrh	r3, [r7, #30]
 434 029a 1846     		mov	r0, r3
 435 029c FFF7FEFF 		bl	CSP_PM_PerClkEn
 384:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****     CPU_CRITICAL_ENTER();
 436              		.loc 1 384 0
 437 02a0 FFF7FEFF 		bl	CPU_SR_Save
 438 02a4 7862     		str	r0, [r7, #36]
 439 02a6 FFF7FEFF 		bl	CPU_IntDisMeasStart
 385:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** 
 386:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****     DEF_BIT_CLR(p_tmr_reg->EMR, DEF_BIT_MASK(3u, (2u * match_nbr) + 4u));
 440              		.loc 1 386 0
 441 02aa 3B6A     		ldr	r3, [r7, #32]
 442 02ac DA6B     		ldr	r2, [r3, #60]
 443 02ae 7B7F     		ldrb	r3, [r7, #29]	@ zero_extendqisi2
 444 02b0 03F10203 		add	r3, r3, #2
 445 02b4 4FEA4303 		lsl	r3, r3, #1
 446 02b8 4FF00301 		mov	r1, #3
 447 02bc 01FA03F3 		lsl	r3, r1, r3
 448 02c0 6FEA0303 		mvn	r3, r3
 449 02c4 1A40     		ands	r2, r2, r3
 450 02c6 3B6A     		ldr	r3, [r7, #32]
 451 02c8 DA63     		str	r2, [r3, #60]
 387:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****         
 388:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****     switch (pin_action) {
 452              		.loc 1 388 0
 453 02ca 7B89     		ldrh	r3, [r7, #10]
 454 02cc 032B     		cmp	r3, #3
 455 02ce 38D8     		bhi	.L18
 456 02d0 01A2     		adr	r2, .L23
 457 02d2 52F823F0 		ldr	pc, [r2, r3, lsl #2]
 458 02d6 00BF     		.align	2
 459              	.L23:
 460 02d8 53030000 		.word	.L25+1
 461 02dc E9020000 		.word	.L20+1
 462 02e0 07030000 		.word	.L21+1
 463 02e4 25030000 		.word	.L22+1
 464              	.L20:
 389:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****         case CSP_TMR_OPT_PIN_OUT_NONE:
 390:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****              break;
 391:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****                               
 392:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****         case CSP_TMR_OPT_PIN_OUT_CLR:
 393:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****              DEF_BIT_SET(p_tmr_reg->EMR, DEF_BIT_MASK(1u, (2u * match_nbr) + 4u));
 465              		.loc 1 393 0
 466 02e8 3B6A     		ldr	r3, [r7, #32]
 467 02ea DA6B     		ldr	r2, [r3, #60]
 468 02ec 7B7F     		ldrb	r3, [r7, #29]	@ zero_extendqisi2
 469 02ee 03F10203 		add	r3, r3, #2
 470 02f2 4FEA4303 		lsl	r3, r3, #1
 471 02f6 4FF00101 		mov	r1, #1
 472 02fa 01FA03F3 		lsl	r3, r1, r3
 473 02fe 1A43     		orrs	r2, r2, r3
 474 0300 3B6A     		ldr	r3, [r7, #32]
 475 0302 DA63     		str	r2, [r3, #60]
 394:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****              break;
 476              		.loc 1 394 0
 477 0304 26E0     		b	.L24
 478              	.L21:
 395:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****                          
 396:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****         case CSP_TMR_OPT_PIN_OUT_SET:
 397:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****              DEF_BIT_SET(p_tmr_reg->EMR, DEF_BIT_MASK(2u, (2u * match_nbr) + 4u));
 479              		.loc 1 397 0
 480 0306 3B6A     		ldr	r3, [r7, #32]
 481 0308 DA6B     		ldr	r2, [r3, #60]
 482 030a 7B7F     		ldrb	r3, [r7, #29]	@ zero_extendqisi2
 483 030c 03F10203 		add	r3, r3, #2
 484 0310 4FEA4303 		lsl	r3, r3, #1
 485 0314 4FF00201 		mov	r1, #2
 486 0318 01FA03F3 		lsl	r3, r1, r3
 487 031c 1A43     		orrs	r2, r2, r3
 488 031e 3B6A     		ldr	r3, [r7, #32]
 489 0320 DA63     		str	r2, [r3, #60]
 398:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****              break;
 490              		.loc 1 398 0
 491 0322 17E0     		b	.L24
 492              	.L22:
 399:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****         
 400:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****         case CSP_TMR_OPT_PIN_OUT_TOGGLE:
 401:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****              DEF_BIT_SET(p_tmr_reg->EMR, DEF_BIT_MASK(3u, (2u * match_nbr) + 4u));
 493              		.loc 1 401 0
 494 0324 3B6A     		ldr	r3, [r7, #32]
 495 0326 DA6B     		ldr	r2, [r3, #60]
 496 0328 7B7F     		ldrb	r3, [r7, #29]	@ zero_extendqisi2
 497 032a 03F10203 		add	r3, r3, #2
 498 032e 4FEA4303 		lsl	r3, r3, #1
 499 0332 4FF00301 		mov	r1, #3
 500 0336 01FA03F3 		lsl	r3, r1, r3
 501 033a 1A43     		orrs	r2, r2, r3
 502 033c 3B6A     		ldr	r3, [r7, #32]
 503 033e DA63     		str	r2, [r3, #60]
 402:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****              break;
 504              		.loc 1 402 0
 505 0340 08E0     		b	.L24
 506              	.L18:
 403:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****              
 404:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****         default:
 405:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****              CPU_CRITICAL_EXIT();
 507              		.loc 1 405 0
 508 0342 FFF7FEFF 		bl	CPU_IntDisMeasStop
 509 0346 786A     		ldr	r0, [r7, #36]
 510 0348 FFF7FEFF 		bl	CPU_SR_Restore
 406:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****              return (DEF_FAIL);            
 511              		.loc 1 406 0
 512 034c 4FF00003 		mov	r3, #0
 513 0350 4AE0     		b	.L13
 514              	.L25:
 390:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****              break;
 515              		.loc 1 390 0
 516 0352 00BF     		nop
 517              	.L24:
 407:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****     }
 408:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****                                                             /* Disable the Interrupt, Reset and Sto
 409:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****                                                             /* ... Match channel 0, 1, 2 or 3.     
 410:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****     DEF_BIT_CLR(p_tmr_reg->MCR, CSP_TMR_MASK_MCR_MRx(match_nbr));
 518              		.loc 1 410 0
 519 0354 3B6A     		ldr	r3, [r7, #32]
 520 0356 5969     		ldr	r1, [r3, #20]
 521 0358 7A7F     		ldrb	r2, [r7, #29]	@ zero_extendqisi2
 522 035a 1346     		mov	r3, r2
 523 035c 4FEA4303 		lsl	r3, r3, #1
 524 0360 9B18     		adds	r3, r3, r2
 525 0362 4FF00702 		mov	r2, #7
 526 0366 02FA03F3 		lsl	r3, r2, r3
 527 036a 6FEA0303 		mvn	r3, r3
 528 036e 01EA0302 		and	r2, r1, r3
 529 0372 3B6A     		ldr	r3, [r7, #32]
 530 0374 5A61     		str	r2, [r3, #20]
 411:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****                                 
 412:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****     DEF_BIT_CLR(p_tmr_reg->TCR, CSP_TMR_MASK_TCR_MODE);     /* Clear the Mode                      
 531              		.loc 1 412 0
 532 0376 3B6A     		ldr	r3, [r7, #32]
 533 0378 5B68     		ldr	r3, [r3, #4]
 534 037a 23F00302 		bic	r2, r3, #3
 535 037e 3B6A     		ldr	r3, [r7, #32]
 536 0380 5A60     		str	r2, [r3, #4]
 413:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****     DEF_BIT_SET(p_tmr_reg->TCR, CSP_TMR_BIT_TCR_TMR_MODE);  /* Set the Timer Mode                  
 537              		.loc 1 413 0
 538 0382 3B6A     		ldr	r3, [r7, #32]
 539 0384 5A68     		ldr	r2, [r3, #4]
 540 0386 3B6A     		ldr	r3, [r7, #32]
 541 0388 5A60     		str	r2, [r3, #4]
 414:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** 
 415:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****     p_tmr_reg->PR             = 0u;                         /* Set the prescaler to 0              
 542              		.loc 1 415 0
 543 038a 3B6A     		ldr	r3, [r7, #32]
 544 038c 4FF00002 		mov	r2, #0
 545 0390 DA60     		str	r2, [r3, #12]
 416:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****     p_tmr_reg->MRx[match_nbr] = match_val;
 546              		.loc 1 416 0
 547 0392 7A7F     		ldrb	r2, [r7, #29]	@ zero_extendqisi2
 548 0394 3B6A     		ldr	r3, [r7, #32]
 549 0396 02F10602 		add	r2, r2, #6
 550 039a 7969     		ldr	r1, [r7, #20]
 551 039c 43F82210 		str	r1, [r3, r2, lsl #2]
 417:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****     p_tmr_reg->TCR            = CSP_TMR_BIT_CR_RST;         /* Reset the timer                     
 552              		.loc 1 417 0
 553 03a0 3B6A     		ldr	r3, [r7, #32]
 554 03a2 4FF00202 		mov	r2, #2
 555 03a6 5A60     		str	r2, [r3, #4]
 418:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****                                                             /* Enable Interrupt and Reset when TC m
 419:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****                                                             /* MR1, MR2, etc                       
 420:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****     DEF_BIT_SET(p_tmr_reg->MCR, CSP_TMR_BIT_MCR_MRIx(match_nbr) | 
 556              		.loc 1 420 0
 557 03a8 3B6A     		ldr	r3, [r7, #32]
 558 03aa 5969     		ldr	r1, [r3, #20]
 559 03ac 7A7F     		ldrb	r2, [r7, #29]	@ zero_extendqisi2
 560 03ae 1346     		mov	r3, r2
 561 03b0 4FEA4303 		lsl	r3, r3, #1
 562 03b4 9B18     		adds	r3, r3, r2
 563 03b6 4FF00102 		mov	r2, #1
 564 03ba 02FA03F0 		lsl	r0, r2, r3
 565 03be 7A7F     		ldrb	r2, [r7, #29]	@ zero_extendqisi2
 566 03c0 1346     		mov	r3, r2
 567 03c2 4FEA4303 		lsl	r3, r3, #1
 568 03c6 9B18     		adds	r3, r3, r2
 569 03c8 4FF00202 		mov	r2, #2
 570 03cc 02FA03F3 		lsl	r3, r2, r3
 571 03d0 0343     		orrs	r3, r3, r0
 572 03d2 41EA0302 		orr	r2, r1, r3
 573 03d6 3B6A     		ldr	r3, [r7, #32]
 574 03d8 5A61     		str	r2, [r3, #20]
 421:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****                                 CSP_TMR_BIT_MCR_MRRx(match_nbr));
 422:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****     CPU_CRITICAL_EXIT();
 575              		.loc 1 422 0
 576 03da FFF7FEFF 		bl	CPU_IntDisMeasStop
 577 03de 786A     		ldr	r0, [r7, #36]
 578 03e0 FFF7FEFF 		bl	CPU_SR_Restore
 423:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** 
 424:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****     return (DEF_OK);
 579              		.loc 1 424 0
 580 03e4 4FF00103 		mov	r3, #1
 581              	.L13:
 425:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** }
 582              		.loc 1 425 0
 583 03e8 1846     		mov	r0, r3
 584 03ea 07F12807 		add	r7, r7, #40
 585 03ee BD46     		mov	sp, r7
 586 03f0 80BD     		pop	{r7, pc}
 587              		.cfi_endproc
 588              	.LFE2:
 590 03f2 00BF     		.align	2
 591              		.global	CSP_TmrIntClr
 592              		.thumb
 593              		.thumb_func
 595              	CSP_TmrIntClr:
 596              	.LFB3:
 426:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** 
 427:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** 
 428:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** /*
 429:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** ***************************************************************************************************
 430:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** *                                           CSP_TmrIntClr()
 431:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** *
 432:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** * Description : Clear a periodic timer interrupt.
 433:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** *                   
 434:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** * Argument(s) : tmr_nbr    Timer number identifier.
 435:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** *                              CSP_TMR_NBR_00
 436:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** *                              CSP_TMR_NBR_01
 437:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** *                              CSP_TMR_NBR_02
 438:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** *                              CSP_TMR_NBR_03
 439:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** *
 440:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** * Return(s)   : none
 441:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** *
 442:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** * Caller(s)   : Application.
 443:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** *
 444:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** * Note(s)     : none.
 445:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** ***************************************************************************************************
 446:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** */
 447:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** 
 448:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** void  CSP_TmrIntClr (CSP_DEV_NBR tmr_nbr)
 449:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** {
 597              		.loc 1 449 0
 598              		.cfi_startproc
 599              		@ args = 0, pretend = 0, frame = 32
 600              		@ frame_needed = 1, uses_anonymous_args = 0
 601              		@ link register save eliminated.
 602 03f4 80B4     		push	{r7}
 603              	.LCFI9:
 604              		.cfi_def_cfa_offset 4
 605              		.cfi_offset 7, -4
 606 03f6 89B0     		sub	sp, sp, #36
 607              	.LCFI10:
 608              		.cfi_def_cfa_offset 40
 609 03f8 00AF     		add	r7, sp, #0
 610              	.LCFI11:
 611              		.cfi_def_cfa_register 7
 612 03fa 0346     		mov	r3, r0
 613 03fc FB80     		strh	r3, [r7, #6]	@ movhi
 450:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****     CSP_TMR_REG  *p_tmr_reg;
 451:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****     CSP_DEV_NBR   match_nbr;
 452:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****     CPU_INT32U    reg_msk;
 453:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****     CPU_INT32U    reg_stat;
 454:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****     CPU_INT32U    reg_clr;
 455:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****     
 456:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** 
 457:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** #if (CSP_CFG_ARG_CHK_EN == DEF_ENABLED)         
 458:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****     if (tmr_nbr > CSP_TMR_NBR_03) {
 614              		.loc 1 458 0
 615 03fe FB88     		ldrh	r3, [r7, #6]
 616 0400 032B     		cmp	r3, #3
 617 0402 4CD8     		bhi	.L32
 618              	.L27:
 459:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****         return;
 460:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****     }
 461:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** #endif
 462:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****     
 463:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****     p_tmr_reg = (CSP_TMR_REG *)CSP_TmrAddrTbl[tmr_nbr];
 619              		.loc 1 463 0
 620 0404 FA88     		ldrh	r2, [r7, #6]
 621 0406 40F20003 		movw	r3, #:lower16:CSP_TmrAddrTbl
 622 040a C0F20003 		movt	r3, #:upper16:CSP_TmrAddrTbl
 623 040e 53F82230 		ldr	r3, [r3, r2, lsl #2]
 624 0412 7B61     		str	r3, [r7, #20]
 464:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****     reg_clr   = DEF_BIT_NONE;
 625              		.loc 1 464 0
 626 0414 4FF00003 		mov	r3, #0
 627 0418 BB61     		str	r3, [r7, #24]
 465:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****     reg_msk   = p_tmr_reg->MCR;
 628              		.loc 1 465 0
 629 041a 7B69     		ldr	r3, [r7, #20]
 630 041c 5B69     		ldr	r3, [r3, #20]
 631 041e 3B61     		str	r3, [r7, #16]
 466:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****     reg_stat  = p_tmr_reg->IR;
 632              		.loc 1 466 0
 633 0420 7B69     		ldr	r3, [r7, #20]
 634 0422 1B68     		ldr	r3, [r3, #0]
 635 0424 FB60     		str	r3, [r7, #12]
 467:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****     
 468:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****     for (match_nbr =  CSP_TMR_MATCH_NBR_03; match_nbr < CSP_TMR_MATCH_NBR_03; match_nbr++) {
 636              		.loc 1 468 0
 637 0426 4FF00303 		mov	r3, #3
 638 042a FB83     		strh	r3, [r7, #30]	@ movhi
 639 042c 30E0     		b	.L29
 640              	.L31:
 469:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****         if ((DEF_BIT_IS_SET(reg_msk,  CSP_TMR_BIT_MCR_MRIx(match_nbr)) == DEF_YES) &&
 641              		.loc 1 469 0
 642 042e FA8B     		ldrh	r2, [r7, #30]
 643 0430 1346     		mov	r3, r2
 644 0432 4FEA4303 		lsl	r3, r3, #1
 645 0436 9B18     		adds	r3, r3, r2
 646 0438 4FF00102 		mov	r2, #1
 647 043c 02FA03F2 		lsl	r2, r2, r3
 648 0440 3B69     		ldr	r3, [r7, #16]
 649 0442 02EA0301 		and	r1, r2, r3
 650 0446 FA8B     		ldrh	r2, [r7, #30]
 651 0448 1346     		mov	r3, r2
 652 044a 4FEA4303 		lsl	r3, r3, #1
 653 044e 9B18     		adds	r3, r3, r2
 654 0450 4FF00102 		mov	r2, #1
 655 0454 02FA03F3 		lsl	r3, r2, r3
 656 0458 9942     		cmp	r1, r3
 657 045a 15D1     		bne	.L30
 470:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****             (DEF_BIT_IS_SET(reg_stat, DEF_BIT(match_nbr))              == DEF_YES)) {
 658              		.loc 1 470 0 discriminator 1
 659 045c FB8B     		ldrh	r3, [r7, #30]
 660 045e 4FF00102 		mov	r2, #1
 661 0462 02FA03F2 		lsl	r2, r2, r3
 662 0466 FB68     		ldr	r3, [r7, #12]
 663 0468 1A40     		ands	r2, r2, r3
 664 046a FB8B     		ldrh	r3, [r7, #30]
 665 046c 4FF00101 		mov	r1, #1
 666 0470 01FA03F3 		lsl	r3, r1, r3
 469:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****         if ((DEF_BIT_IS_SET(reg_msk,  CSP_TMR_BIT_MCR_MRIx(match_nbr)) == DEF_YES) &&
 667              		.loc 1 469 0 discriminator 1
 668 0474 9A42     		cmp	r2, r3
 669 0476 07D1     		bne	.L30
 471:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****             DEF_BIT_SET(reg_clr, DEF_BIT(match_nbr));
 670              		.loc 1 471 0
 671 0478 FB8B     		ldrh	r3, [r7, #30]
 672 047a 4FF00102 		mov	r2, #1
 673 047e 02FA03F3 		lsl	r3, r2, r3
 674 0482 BA69     		ldr	r2, [r7, #24]
 675 0484 1343     		orrs	r3, r3, r2
 676 0486 BB61     		str	r3, [r7, #24]
 677              	.L30:
 468:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****     for (match_nbr =  CSP_TMR_MATCH_NBR_03; match_nbr < CSP_TMR_MATCH_NBR_03; match_nbr++) {
 678              		.loc 1 468 0
 679 0488 FB8B     		ldrh	r3, [r7, #30]	@ movhi
 680 048a 03F10103 		add	r3, r3, #1
 681 048e FB83     		strh	r3, [r7, #30]	@ movhi
 682              	.L29:
 468:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****     for (match_nbr =  CSP_TMR_MATCH_NBR_03; match_nbr < CSP_TMR_MATCH_NBR_03; match_nbr++) {
 683              		.loc 1 468 0 is_stmt 0 discriminator 1
 684 0490 FB8B     		ldrh	r3, [r7, #30]
 685 0492 022B     		cmp	r3, #2
 686 0494 CBD9     		bls	.L31
 472:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****         }
 473:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****     }
 474:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****         
 475:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****     p_tmr_reg->IR = reg_clr;
 687              		.loc 1 475 0 is_stmt 1
 688 0496 7B69     		ldr	r3, [r7, #20]
 689 0498 BA69     		ldr	r2, [r7, #24]
 690 049a 1A60     		str	r2, [r3, #0]
 691 049c 00E0     		b	.L26
 692              	.L32:
 459:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****         return;
 693              		.loc 1 459 0
 694 049e 00BF     		nop
 695              	.L26:
 476:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** }
 696              		.loc 1 476 0
 697 04a0 07F12407 		add	r7, r7, #36
 698 04a4 BD46     		mov	sp, r7
 699 04a6 80BC     		pop	{r7}
 700 04a8 7047     		bx	lr
 701              		.cfi_endproc
 702              	.LFE3:
 704 04aa 00BF     		.align	2
 705              		.global	CSP_TmrRst
 706              		.thumb
 707              		.thumb_func
 709              	CSP_TmrRst:
 710              	.LFB4:
 477:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** 
 478:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** /*
 479:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** ***************************************************************************************************
 480:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** *                                        CSP_TmrRst()
 481:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** *
 482:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** * Description : Resets a timer
 483:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** *                   
 484:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** * Argument(s) : tmr_nbr    Timer number identifier.
 485:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** *                              CSP_TMR_NBR_00
 486:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** *                              CSP_TMR_NBR_01
 487:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** *                              CSP_TMR_NBR_02
 488:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** *                              CSP_TMR_NBR_03
 489:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** *
 490:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** * Return(s)   : none
 491:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** *
 492:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** * Caller(s)   : Application.
 493:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** *
 494:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** * Note(s)     : none.
 495:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** ***************************************************************************************************
 496:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** */
 497:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** 
 498:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** void  CSP_TmrRst (CSP_DEV_NBR  tmr_nbr)
 499:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** {
 711              		.loc 1 499 0
 712              		.cfi_startproc
 713              		@ args = 0, pretend = 0, frame = 16
 714              		@ frame_needed = 1, uses_anonymous_args = 0
 715 04ac 80B5     		push	{r7, lr}
 716              	.LCFI12:
 717              		.cfi_def_cfa_offset 8
 718              		.cfi_offset 14, -4
 719              		.cfi_offset 7, -8
 720 04ae 84B0     		sub	sp, sp, #16
 721              	.LCFI13:
 722              		.cfi_def_cfa_offset 24
 723 04b0 00AF     		add	r7, sp, #0
 724              	.LCFI14:
 725              		.cfi_def_cfa_register 7
 726 04b2 0346     		mov	r3, r0
 727 04b4 FB80     		strh	r3, [r7, #6]	@ movhi
 500:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****     CSP_TMR_REG  *p_tmr_reg;
 501:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****     CPU_SR_ALLOC();
 728              		.loc 1 501 0
 729 04b6 4FF00003 		mov	r3, #0
 730 04ba FB60     		str	r3, [r7, #12]
 502:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****     
 503:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** #if (CSP_CFG_ARG_CHK_EN == DEF_ENABLED)
 504:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****     if (tmr_nbr > CSP_TMR_NBR_03) {
 731              		.loc 1 504 0
 732 04bc FB88     		ldrh	r3, [r7, #6]
 733 04be 032B     		cmp	r3, #3
 734 04c0 16D8     		bhi	.L36
 735              	.L34:
 505:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****         return;    
 506:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****     }
 507:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** #endif
 508:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****     
 509:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****     p_tmr_reg = (CSP_TMR_REG *)CSP_TmrAddrTbl[tmr_nbr];
 736              		.loc 1 509 0
 737 04c2 FA88     		ldrh	r2, [r7, #6]
 738 04c4 40F20003 		movw	r3, #:lower16:CSP_TmrAddrTbl
 739 04c8 C0F20003 		movt	r3, #:upper16:CSP_TmrAddrTbl
 740 04cc 53F82230 		ldr	r3, [r3, r2, lsl #2]
 741 04d0 BB60     		str	r3, [r7, #8]
 510:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****     
 511:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****     CPU_CRITICAL_ENTER();
 742              		.loc 1 511 0
 743 04d2 FFF7FEFF 		bl	CPU_SR_Save
 744 04d6 F860     		str	r0, [r7, #12]
 745 04d8 FFF7FEFF 		bl	CPU_IntDisMeasStart
 512:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****     p_tmr_reg->TCR = CSP_TMR_BIT_CR_RST;
 746              		.loc 1 512 0
 747 04dc BB68     		ldr	r3, [r7, #8]
 748 04de 4FF00202 		mov	r2, #2
 749 04e2 5A60     		str	r2, [r3, #4]
 513:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****     CPU_CRITICAL_EXIT();       
 750              		.loc 1 513 0
 751 04e4 FFF7FEFF 		bl	CPU_IntDisMeasStop
 752 04e8 F868     		ldr	r0, [r7, #12]
 753 04ea FFF7FEFF 		bl	CPU_SR_Restore
 754 04ee 00E0     		b	.L33
 755              	.L36:
 505:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****         return;    
 756              		.loc 1 505 0
 757 04f0 00BF     		nop
 758              	.L33:
 514:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** }
 759              		.loc 1 514 0
 760 04f2 07F11007 		add	r7, r7, #16
 761 04f6 BD46     		mov	sp, r7
 762 04f8 80BD     		pop	{r7, pc}
 763              		.cfi_endproc
 764              	.LFE4:
 766 04fa 00BF     		.align	2
 767              		.global	CSP_TmrRd
 768              		.thumb
 769              		.thumb_func
 771              	CSP_TmrRd:
 772              	.LFB5:
 515:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** 
 516:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** 
 517:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** /*
 518:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** ***************************************************************************************************
 519:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** *                                          CSP_TmrRd()
 520:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** *
 521:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** * Description : Read the current value of a timer.
 522:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** *                   
 523:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** * Argument(s) : tmr_nbr    Timer number identifier.
 524:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** *                              CSP_TMR_NBR_00
 525:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** *                              CSP_TMR_NBR_01
 526:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** *                              CSP_TMR_NBR_02
 527:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** *                              CSP_TMR_NBR_03
 528:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** *
 529:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** * Return(s)   : The current value of the timer.
 530:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** *
 531:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** * Caller(s)   : Application.
 532:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** *
 533:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** * Note(s)     : none.
 534:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** ***************************************************************************************************
 535:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** */
 536:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** 
 537:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** CSP_TMR_VAL  CSP_TmrRd  (CSP_DEV_NBR  tmr_nbr)
 538:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** {
 773              		.loc 1 538 0
 774              		.cfi_startproc
 775              		@ args = 0, pretend = 0, frame = 16
 776              		@ frame_needed = 1, uses_anonymous_args = 0
 777              		@ link register save eliminated.
 778 04fc 80B4     		push	{r7}
 779              	.LCFI15:
 780              		.cfi_def_cfa_offset 4
 781              		.cfi_offset 7, -4
 782 04fe 85B0     		sub	sp, sp, #20
 783              	.LCFI16:
 784              		.cfi_def_cfa_offset 24
 785 0500 00AF     		add	r7, sp, #0
 786              	.LCFI17:
 787              		.cfi_def_cfa_register 7
 788 0502 0346     		mov	r3, r0
 789 0504 FB80     		strh	r3, [r7, #6]	@ movhi
 539:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****     CSP_TMR_VAL  tmr_val;
 540:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****     CSP_TMR_REG *p_tmr_reg;
 541:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** 
 542:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** #if (CSP_CFG_ARG_CHK_EN == DEF_ENABLED)
 543:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****     if (tmr_nbr > CSP_TMR_NBR_03) {
 790              		.loc 1 543 0
 791 0506 FB88     		ldrh	r3, [r7, #6]
 792 0508 032B     		cmp	r3, #3
 793 050a 02D9     		bls	.L38
 544:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****         return ((CSP_TMR_VAL)(0u));
 794              		.loc 1 544 0
 795 050c 4FF00003 		mov	r3, #0
 796 0510 0BE0     		b	.L39
 797              	.L38:
 545:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****     }
 546:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** #endif
 547:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****     
 548:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****     p_tmr_reg = (CSP_TMR_REG *)CSP_TmrAddrTbl[tmr_nbr];
 798              		.loc 1 548 0
 799 0512 FA88     		ldrh	r2, [r7, #6]
 800 0514 40F20003 		movw	r3, #:lower16:CSP_TmrAddrTbl
 801 0518 C0F20003 		movt	r3, #:upper16:CSP_TmrAddrTbl
 802 051c 53F82230 		ldr	r3, [r3, r2, lsl #2]
 803 0520 FB60     		str	r3, [r7, #12]
 549:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****           
 550:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****     tmr_val = p_tmr_reg->TC;
 804              		.loc 1 550 0
 805 0522 FB68     		ldr	r3, [r7, #12]
 806 0524 9B68     		ldr	r3, [r3, #8]
 807 0526 BB60     		str	r3, [r7, #8]
 551:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****     return (tmr_val);
 808              		.loc 1 551 0
 809 0528 BB68     		ldr	r3, [r7, #8]
 810              	.L39:
 552:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** }
 811              		.loc 1 552 0
 812 052a 1846     		mov	r0, r3
 813 052c 07F11407 		add	r7, r7, #20
 814 0530 BD46     		mov	sp, r7
 815 0532 80BC     		pop	{r7}
 816 0534 7047     		bx	lr
 817              		.cfi_endproc
 818              	.LFE5:
 820 0536 00BF     		.align	2
 821              		.global	CSP_TmrStart
 822              		.thumb
 823              		.thumb_func
 825              	CSP_TmrStart:
 826              	.LFB6:
 553:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** 
 554:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** /*
 555:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** ***************************************************************************************************
 556:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** *                                     CSP_TmrStart()
 557:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** *
 558:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** * Description : Start a timer.
 559:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** *                   
 560:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** * Argument(s) : tmr_nbr    Timer number identifier.
 561:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** *                              CSP_TMR_NBR_00
 562:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** *                              CSP_TMR_NBR_01
 563:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** *                              CSP_TMR_NBR_02
 564:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** *                              CSP_TMR_NBR_03
 565:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** *
 566:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** * Return(s)   : none
 567:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** *
 568:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** * Caller(s)   : Application.
 569:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** *
 570:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** * Note(s)     : none.
 571:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** ***************************************************************************************************
 572:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** */
 573:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** 
 574:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** void  CSP_TmrStart (CSP_DEV_NBR  tmr_nbr)
 575:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** {
 827              		.loc 1 575 0
 828              		.cfi_startproc
 829              		@ args = 0, pretend = 0, frame = 16
 830              		@ frame_needed = 1, uses_anonymous_args = 0
 831 0538 80B5     		push	{r7, lr}
 832              	.LCFI18:
 833              		.cfi_def_cfa_offset 8
 834              		.cfi_offset 14, -4
 835              		.cfi_offset 7, -8
 836 053a 84B0     		sub	sp, sp, #16
 837              	.LCFI19:
 838              		.cfi_def_cfa_offset 24
 839 053c 00AF     		add	r7, sp, #0
 840              	.LCFI20:
 841              		.cfi_def_cfa_register 7
 842 053e 0346     		mov	r3, r0
 843 0540 FB80     		strh	r3, [r7, #6]	@ movhi
 576:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****     CSP_TMR_REG *p_tmr_reg;    
 577:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****     CPU_SR_ALLOC();
 844              		.loc 1 577 0
 845 0542 4FF00003 		mov	r3, #0
 846 0546 FB60     		str	r3, [r7, #12]
 578:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** 
 579:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** 
 580:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** #if (CSP_CFG_ARG_CHK_EN == DEF_ENABLED)
 581:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****     if (tmr_nbr > CSP_TMR_NBR_03) {
 847              		.loc 1 581 0
 848 0548 FB88     		ldrh	r3, [r7, #6]
 849 054a 032B     		cmp	r3, #3
 850 054c 16D8     		bhi	.L43
 851              	.L41:
 582:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****         return;
 583:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****     }
 584:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** #endif
 585:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****     
 586:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****     p_tmr_reg = (CSP_TMR_REG *)CSP_TmrAddrTbl[tmr_nbr];
 852              		.loc 1 586 0
 853 054e FA88     		ldrh	r2, [r7, #6]
 854 0550 40F20003 		movw	r3, #:lower16:CSP_TmrAddrTbl
 855 0554 C0F20003 		movt	r3, #:upper16:CSP_TmrAddrTbl
 856 0558 53F82230 		ldr	r3, [r3, r2, lsl #2]
 857 055c BB60     		str	r3, [r7, #8]
 587:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****     
 588:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****     CPU_CRITICAL_ENTER();
 858              		.loc 1 588 0
 859 055e FFF7FEFF 		bl	CPU_SR_Save
 860 0562 F860     		str	r0, [r7, #12]
 861 0564 FFF7FEFF 		bl	CPU_IntDisMeasStart
 589:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****     p_tmr_reg->TCR = CSP_TMR_BIT_CR_START;
 862              		.loc 1 589 0
 863 0568 BB68     		ldr	r3, [r7, #8]
 864 056a 4FF00102 		mov	r2, #1
 865 056e 5A60     		str	r2, [r3, #4]
 590:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****     CPU_CRITICAL_EXIT();    
 866              		.loc 1 590 0
 867 0570 FFF7FEFF 		bl	CPU_IntDisMeasStop
 868 0574 F868     		ldr	r0, [r7, #12]
 869 0576 FFF7FEFF 		bl	CPU_SR_Restore
 870 057a 00E0     		b	.L40
 871              	.L43:
 582:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****         return;
 872              		.loc 1 582 0
 873 057c 00BF     		nop
 874              	.L40:
 591:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** }
 875              		.loc 1 591 0
 876 057e 07F11007 		add	r7, r7, #16
 877 0582 BD46     		mov	sp, r7
 878 0584 80BD     		pop	{r7, pc}
 879              		.cfi_endproc
 880              	.LFE6:
 882 0586 00BF     		.align	2
 883              		.global	CSP_TmrStop
 884              		.thumb
 885              		.thumb_func
 887              	CSP_TmrStop:
 888              	.LFB7:
 592:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** 
 593:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** 
 594:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** /*
 595:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** ***************************************************************************************************
 596:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** *                                        CSP_TmrStop()
 597:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** *
 598:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** * Description : Stop a Timer.
 599:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** *                   
 600:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** * Argument(s) : tmr_nbr    Timer number identifier.
 601:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** *
 602:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** * Return(s)   : none
 603:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** *
 604:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** * Caller(s)   : Application.
 605:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** *
 606:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** * Note(s)     : none.
 607:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** ***************************************************************************************************
 608:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** */
 609:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** 
 610:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** void  CSP_TmrStop (CSP_DEV_NBR  tmr_nbr)
 611:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** {
 889              		.loc 1 611 0
 890              		.cfi_startproc
 891              		@ args = 0, pretend = 0, frame = 16
 892              		@ frame_needed = 1, uses_anonymous_args = 0
 893 0588 80B5     		push	{r7, lr}
 894              	.LCFI21:
 895              		.cfi_def_cfa_offset 8
 896              		.cfi_offset 14, -4
 897              		.cfi_offset 7, -8
 898 058a 84B0     		sub	sp, sp, #16
 899              	.LCFI22:
 900              		.cfi_def_cfa_offset 24
 901 058c 00AF     		add	r7, sp, #0
 902              	.LCFI23:
 903              		.cfi_def_cfa_register 7
 904 058e 0346     		mov	r3, r0
 905 0590 FB80     		strh	r3, [r7, #6]	@ movhi
 612:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****     CSP_TMR_REG *p_tmr_reg;    
 613:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****     CPU_SR_ALLOC();
 906              		.loc 1 613 0
 907 0592 4FF00003 		mov	r3, #0
 908 0596 FB60     		str	r3, [r7, #12]
 614:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****     
 615:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** #if (CSP_CFG_ARG_CHK_EN == DEF_ENABLED)
 616:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****     if (tmr_nbr > CSP_TMR_NBR_03) {
 909              		.loc 1 616 0
 910 0598 FB88     		ldrh	r3, [r7, #6]
 911 059a 032B     		cmp	r3, #3
 912 059c 16D8     		bhi	.L47
 913              	.L45:
 617:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****         return;
 618:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****     }
 619:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** #endif
 620:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****     
 621:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****     p_tmr_reg = (CSP_TMR_REG *)CSP_TmrAddrTbl[tmr_nbr];
 914              		.loc 1 621 0
 915 059e FA88     		ldrh	r2, [r7, #6]
 916 05a0 40F20003 		movw	r3, #:lower16:CSP_TmrAddrTbl
 917 05a4 C0F20003 		movt	r3, #:upper16:CSP_TmrAddrTbl
 918 05a8 53F82230 		ldr	r3, [r3, r2, lsl #2]
 919 05ac BB60     		str	r3, [r7, #8]
 622:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****     
 623:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****     CPU_CRITICAL_ENTER();
 920              		.loc 1 623 0
 921 05ae FFF7FEFF 		bl	CPU_SR_Save
 922 05b2 F860     		str	r0, [r7, #12]
 923 05b4 FFF7FEFF 		bl	CPU_IntDisMeasStart
 624:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****     p_tmr_reg->TCR = 0u;
 924              		.loc 1 624 0
 925 05b8 BB68     		ldr	r3, [r7, #8]
 926 05ba 4FF00002 		mov	r2, #0
 927 05be 5A60     		str	r2, [r3, #4]
 625:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****     CPU_CRITICAL_EXIT();    
 928              		.loc 1 625 0
 929 05c0 FFF7FEFF 		bl	CPU_IntDisMeasStop
 930 05c4 F868     		ldr	r0, [r7, #12]
 931 05c6 FFF7FEFF 		bl	CPU_SR_Restore
 932 05ca 00E0     		b	.L44
 933              	.L47:
 617:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****         return;
 934              		.loc 1 617 0
 935 05cc 00BF     		nop
 936              	.L44:
 626:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** }
 937              		.loc 1 626 0
 938 05ce 07F11007 		add	r7, r7, #16
 939 05d2 BD46     		mov	sp, r7
 940 05d4 80BD     		pop	{r7, pc}
 941              		.cfi_endproc
 942              	.LFE7:
 944 05d6 00BF     		.align	2
 945              		.global	CSP_TmrWr
 946              		.thumb
 947              		.thumb_func
 949              	CSP_TmrWr:
 950              	.LFB8:
 627:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** 
 628:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** /*
 629:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** ***************************************************************************************************
 630:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** *                                         CSP_TmrWr()
 631:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** *
 632:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** * Description : Write a value to the timer.
 633:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** *                   
 634:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** * Argument(s) : tmr_nbr    Timer number identifier.
 635:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** *
 636:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** *               tmr_val    value to write.
 637:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** *
 638:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** * Return(s)   : none
 639:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** *
 640:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** * Caller(s)   : Application.
 641:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** *
 642:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** * Note(s)     : none.
 643:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** ***************************************************************************************************
 644:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** */
 645:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** 
 646:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** void  CSP_TmrWr  (CSP_DEV_NBR  tmr_nbr,
 647:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****                   CSP_TMR_VAL  tmr_val)
 648:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** {
 951              		.loc 1 648 0
 952              		.cfi_startproc
 953              		@ args = 0, pretend = 0, frame = 16
 954              		@ frame_needed = 1, uses_anonymous_args = 0
 955 05d8 80B5     		push	{r7, lr}
 956              	.LCFI24:
 957              		.cfi_def_cfa_offset 8
 958              		.cfi_offset 14, -4
 959              		.cfi_offset 7, -8
 960 05da 84B0     		sub	sp, sp, #16
 961              	.LCFI25:
 962              		.cfi_def_cfa_offset 24
 963 05dc 00AF     		add	r7, sp, #0
 964              	.LCFI26:
 965              		.cfi_def_cfa_register 7
 966 05de 0346     		mov	r3, r0
 967 05e0 3960     		str	r1, [r7, #0]
 968 05e2 FB80     		strh	r3, [r7, #6]	@ movhi
 649:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****     CSP_TMR_REG *p_tmr_reg;    
 650:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****     CPU_SR_ALLOC();
 969              		.loc 1 650 0
 970 05e4 4FF00003 		mov	r3, #0
 971 05e8 FB60     		str	r3, [r7, #12]
 651:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****     
 652:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** #if (CSP_CFG_ARG_CHK_EN == DEF_ENABLED)
 653:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****     if (tmr_nbr > CSP_TMR_NBR_03) {
 972              		.loc 1 653 0
 973 05ea FB88     		ldrh	r3, [r7, #6]
 974 05ec 032B     		cmp	r3, #3
 975 05ee 15D8     		bhi	.L51
 976              	.L49:
 654:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****         return;
 655:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****     }
 656:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** #endif
 657:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****     
 658:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****     p_tmr_reg = (CSP_TMR_REG *)CSP_TmrAddrTbl[tmr_nbr];
 977              		.loc 1 658 0
 978 05f0 FA88     		ldrh	r2, [r7, #6]
 979 05f2 40F20003 		movw	r3, #:lower16:CSP_TmrAddrTbl
 980 05f6 C0F20003 		movt	r3, #:upper16:CSP_TmrAddrTbl
 981 05fa 53F82230 		ldr	r3, [r3, r2, lsl #2]
 982 05fe BB60     		str	r3, [r7, #8]
 659:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****     
 660:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****     CPU_CRITICAL_ENTER();
 983              		.loc 1 660 0
 984 0600 FFF7FEFF 		bl	CPU_SR_Save
 985 0604 F860     		str	r0, [r7, #12]
 986 0606 FFF7FEFF 		bl	CPU_IntDisMeasStart
 661:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****     p_tmr_reg->TCR = tmr_val;
 987              		.loc 1 661 0
 988 060a BB68     		ldr	r3, [r7, #8]
 989 060c 3A68     		ldr	r2, [r7, #0]
 990 060e 5A60     		str	r2, [r3, #4]
 662:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****     CPU_CRITICAL_EXIT();    
 991              		.loc 1 662 0
 992 0610 FFF7FEFF 		bl	CPU_IntDisMeasStop
 993 0614 F868     		ldr	r0, [r7, #12]
 994 0616 FFF7FEFF 		bl	CPU_SR_Restore
 995 061a 00E0     		b	.L48
 996              	.L51:
 654:Libraries/uC-CSP/LPC17xx/csp_tmr.c ****         return;
 997              		.loc 1 654 0
 998 061c 00BF     		nop
 999              	.L48:
 663:Libraries/uC-CSP/LPC17xx/csp_tmr.c **** }
 1000              		.loc 1 663 0
 1001 061e 07F11007 		add	r7, r7, #16
 1002 0622 BD46     		mov	sp, r7
 1003 0624 80BD     		pop	{r7, pc}
 1004              		.cfi_endproc
 1005              	.LFE8:
 1007              	.Letext0:
 1008              		.file 2 "Libraries/uC-CPU/cpu.h"
 1009              		.file 3 "Libraries/uC-CSP/csp_types.h"
 1010              		.file 4 "Libraries/uC-CSP/LPC17xx/csp_grp.h"
DEFINED SYMBOLS
                            *ABS*:00000000 csp_tmr.c
     /tmp/ccAD1kmR.s:19     .rodata:00000000 $d
     /tmp/ccAD1kmR.s:22     .rodata:00000000 CSP_TmrAddrTbl
     /tmp/ccAD1kmR.s:30     .rodata:00000010 CSP_TmrPerTbl
     /tmp/ccAD1kmR.s:36     .text:00000000 $t
     /tmp/ccAD1kmR.s:41     .text:00000000 CSP_TmrInit
     /tmp/ccAD1kmR.s:148    .text:000000b0 CSP_TmrCfg
     /tmp/ccAD1kmR.s:336    .text:000001fc CSP_TmrOutCmpCfg
     /tmp/ccAD1kmR.s:460    .text:000002d8 $d
     /tmp/ccAD1kmR.s:466    .text:000002e8 $t
     /tmp/ccAD1kmR.s:595    .text:000003f4 CSP_TmrIntClr
     /tmp/ccAD1kmR.s:709    .text:000004ac CSP_TmrRst
     /tmp/ccAD1kmR.s:771    .text:000004fc CSP_TmrRd
     /tmp/ccAD1kmR.s:825    .text:00000538 CSP_TmrStart
     /tmp/ccAD1kmR.s:887    .text:00000588 CSP_TmrStop
     /tmp/ccAD1kmR.s:949    .text:000005d8 CSP_TmrWr
                     .debug_frame:00000010 $d

UNDEFINED SYMBOLS
CPU_SR_Save
CPU_IntDisMeasStart
CSP_PM_PerClkEn
CSP_PM_PerClkDis
CPU_IntDisMeasStop
CPU_SR_Restore
CSP_PM_PerClkFreqGet
