0.6
2019.1
May 24 2019
15:06:07
D:/study/architecture/ustc_ca2021_lab/lab4/Src/BTB_BHT/ALU.v,1620387601,verilog,,D:/study/architecture/ustc_ca2021_lab/lab4/Src/BTB_BHT/BHT.v,D:/study/architecture/ustc_ca2021_lab/lab4/Src/BTB_BHT/Parameters.v,ALU,,,,,,,,
D:/study/architecture/ustc_ca2021_lab/lab4/Src/BTB_BHT/BHT.v,1624191020,verilog,,D:/study/architecture/ustc_ca2021_lab/lab4/Src/BTB_BHT/BTB.v,,BHT,,,,,,,,
D:/study/architecture/ustc_ca2021_lab/lab4/Src/BTB_BHT/BTB.v,1624162234,verilog,,D:/study/architecture/ustc_ca2021_lab/lab4/Src/BTB_BHT/BranchDecisionMaking.v,,BTB,,,,,,,,
D:/study/architecture/ustc_ca2021_lab/lab4/Src/BTB_BHT/BranchDecisionMaking.v,1619183891,verilog,,D:/study/architecture/ustc_ca2021_lab/lab4/Src/BTB_BHT/CSR.v,D:/study/architecture/ustc_ca2021_lab/lab4/Src/BTB_BHT/Parameters.v,BranchDecisionMaking,,,,,,,,
D:/study/architecture/ustc_ca2021_lab/lab4/Src/BTB_BHT/CSR.v,1620403449,verilog,,D:/study/architecture/ustc_ca2021_lab/lab4/Src/BTB_BHT/ControlUnit.v,D:/study/architecture/ustc_ca2021_lab/lab4/Src/BTB_BHT/Parameters.v,CSR_Reg,,,,,,,,
D:/study/architecture/ustc_ca2021_lab/lab4/Src/BTB_BHT/ControlUnit.v,1621138345,verilog,,D:/study/architecture/ustc_ca2021_lab/lab4/Src/BTB_BHT/DataExt.v,D:/study/architecture/ustc_ca2021_lab/lab4/Src/BTB_BHT/Parameters.v,ControlUnit,,,,,,,,
D:/study/architecture/ustc_ca2021_lab/lab4/Src/BTB_BHT/DataExt.v,1619189939,verilog,,D:/study/architecture/ustc_ca2021_lab/lab4/Src/BTB_BHT/EXSegReg.v,D:/study/architecture/ustc_ca2021_lab/lab4/Src/BTB_BHT/Parameters.v,DataExt,,,,,,,,
D:/study/architecture/ustc_ca2021_lab/lab4/Src/BTB_BHT/EXSegReg.v,1624161115,verilog,,D:/study/architecture/ustc_ca2021_lab/lab4/Src/BTB_BHT/HarzardUnit.v,,EXSegReg,,,,,,,,
D:/study/architecture/ustc_ca2021_lab/lab4/Src/BTB_BHT/HarzardUnit.v,1624162893,verilog,,D:/study/architecture/ustc_ca2021_lab/lab4/Src/BTB_BHT/IDSegReg.v,,HarzardUnit,,,,,,,,
D:/study/architecture/ustc_ca2021_lab/lab4/Src/BTB_BHT/IDSegReg.v,1624178498,verilog,,D:/study/architecture/ustc_ca2021_lab/lab4/Src/BTB_BHT/IFSegReg.v,,IDSegReg,,,,,,,,
D:/study/architecture/ustc_ca2021_lab/lab4/Src/BTB_BHT/IFSegReg.v,1619019258,verilog,,D:/study/architecture/ustc_ca2021_lab/lab4/Src/BTB_BHT/ImmOperandUnit.v,,IFSegReg,,,,,,,,
D:/study/architecture/ustc_ca2021_lab/lab4/Src/BTB_BHT/ImmOperandUnit.v,1619182023,verilog,,D:/study/architecture/ustc_ca2021_lab/lab4/Src/BTB_BHT/InstructionCache.v,D:/study/architecture/ustc_ca2021_lab/lab4/Src/BTB_BHT/Parameters.v,ImmOperandUnit,,,,,,,,
D:/study/architecture/ustc_ca2021_lab/lab4/Src/BTB_BHT/InstructionCache.v,1624191210,verilog,,D:/study/architecture/ustc_ca2021_lab/lab4/Src/BTB_BHT/MEMSegReg.v,,InstructionCache,,,,,,,,
D:/study/architecture/ustc_ca2021_lab/lab4/Src/BTB_BHT/MEMSegReg.v,1620395893,verilog,,D:/study/architecture/ustc_ca2021_lab/lab4/Src/BTB_BHT/NPC_Generator.v,,MEMSegReg,,,,,,,,
D:/study/architecture/ustc_ca2021_lab/lab4/Src/BTB_BHT/NPC_Generator.v,1624184668,verilog,,D:/study/architecture/ustc_ca2021_lab/lab4/Src/BTB_BHT/RV32Core.v,,NPC_Generator,,,,,,,,
D:/study/architecture/ustc_ca2021_lab/lab4/Src/BTB_BHT/Parameters.v,1620387570,verilog,,,,,,,,,,,,
D:/study/architecture/ustc_ca2021_lab/lab4/Src/BTB_BHT/RV32Core.v,1624264179,verilog,,D:/study/architecture/ustc_ca2021_lab/lab4/Src/BTB_BHT/RegisterFile.v,,RV32Core,,,,,,,,
D:/study/architecture/ustc_ca2021_lab/lab4/Src/BTB_BHT/RegisterFile.v,1619019258,verilog,,D:/study/architecture/ustc_ca2021_lab/lab4/Src/BTB_BHT/WBSegReg.v,,RegisterFile,,,,,,,,
D:/study/architecture/ustc_ca2021_lab/lab4/Src/BTB_BHT/WBSegReg.v,1624184166,verilog,,,,WBSegReg,,,,,,,,
D:/study/architecture/ustc_ca2021_lab/lab4/Src/BTB_BHT/cache.sv,1622366577,systemVerilog,,D:/study/architecture/ustc_ca2021_lab/lab4/Src/BTB_BHT/main_mem.sv,,cache,,,,,,,,
D:/study/architecture/ustc_ca2021_lab/lab4/Src/BTB_BHT/main_mem.sv,1621751703,systemVerilog,,D:/study/architecture/ustc_ca2021_lab/lab4/Src/BTB_BHT/mem.sv,,main_mem,,,,,,,,
D:/study/architecture/ustc_ca2021_lab/lab4/Src/BTB_BHT/mem.sv,1624191189,systemVerilog,,,,mem,,,,,,,,
D:/study/architecture/ustc_ca2021_lab/lab4/Src/Simulation/cpu_tb.v,1624091865,verilog,,,,cpu_tb,,,,,,,,
G:/vivadoprogram/arch/lab42/lab42.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
