Fitter report for 1_1_0
Wed Jun 16 14:31:49 2021
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Fitter Netlist Optimizations
  6. Ignored Assignments
  7. Incremental Compilation Preservation Summary
  8. Incremental Compilation Partition Settings
  9. Incremental Compilation Placement Preservation
 10. Pin-Out File
 11. Fitter Resource Usage Summary
 12. Fitter Partition Statistics
 13. Input Pins
 14. Output Pins
 15. Bidir Pins
 16. I/O Bank Usage
 17. All Package Pins
 18. I/O Assignment Warnings
 19. PLL Usage Summary
 20. Fitter Resource Utilization by Entity
 21. Delay Chain Summary
 22. Pad To Core Delay Chain Fanout
 23. Control Signals
 24. Global & Other Fast Signals
 25. Non-Global High Fan-Out Signals
 26. Fitter RAM Summary
 27. Fitter DSP Block Usage Summary
 28. DSP Block Details
 29. Routing Usage Summary
 30. I/O Rules Summary
 31. I/O Rules Details
 32. I/O Rules Matrix
 33. Fitter Device Options
 34. Operating Settings and Conditions
 35. Estimated Delay Added for Hold Timing Summary
 36. Estimated Delay Added for Hold Timing Details
 37. Fitter Messages
 38. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------+
; Fitter Summary                                                                ;
+---------------------------------+---------------------------------------------+
; Fitter Status                   ; Successful - Wed Jun 16 14:31:49 2021       ;
; Quartus Prime Version           ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                   ; 1_1_0                                       ;
; Top-level Entity Name           ; DE1_SoC_ReferenceTop                        ;
; Family                          ; Cyclone V                                   ;
; Device                          ; 5CSEMA5F31C6                                ;
; Timing Models                   ; Final                                       ;
; Logic utilization (in ALMs)     ; 1,095 / 32,070 ( 3 % )                      ;
; Total registers                 ; 2106                                        ;
; Total pins                      ; 97 / 457 ( 21 % )                           ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 12,288 / 4,065,280 ( < 1 % )                ;
; Total RAM Blocks                ; 3 / 397 ( < 1 % )                           ;
; Total DSP Blocks                ; 64 / 87 ( 74 % )                            ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1 / 6 ( 17 % )                              ;
; Total DLLs                      ; 0 / 4 ( 0 % )                               ;
+---------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                             ; Setting                               ; Default Value                         ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                             ; 5CSEMA5F31C6                          ;                                       ;
; Use smart compilation                                              ; On                                    ; Off                                   ;
; Minimum Core Junction Temperature                                  ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                  ; 85                                    ;                                       ;
; Regenerate Full Fit Report During ECO Compiles                     ; On                                    ; Off                                   ;
; Enable parallel Assembler and Timing Analyzer during compilation   ; On                                    ; On                                    ;
; Enable compact report table                                        ; Off                                   ; Off                                   ;
; Router Timing Optimization Level                                   ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                  ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                        ; 1.0                                   ; 1.0                                   ;
; Device initialization clock source                                 ; INIT_INTOSC                           ; INIT_INTOSC                           ;
; Optimize Hold Timing                                               ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                       ; On                                    ; On                                    ;
; Auto RAM to MLAB Conversion                                        ; On                                    ; On                                    ;
; Equivalent RAM and MLAB Power Up                                   ; Auto                                  ; Auto                                  ;
; Equivalent RAM and MLAB Paused Read Capabilities                   ; Care                                  ; Care                                  ;
; Power Optimization During Fitting                                  ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                   ; Off                                   ; Off                                   ;
; Optimize Timing                                                    ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                           ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                         ; Normal                                ; Normal                                ;
; Final Placement Optimizations                                      ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                        ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                      ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization               ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                              ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                          ; Off                                   ; Off                                   ;
; Auto Packed Registers                                              ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                  ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                       ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                              ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting     ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                       ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                          ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                             ; Off                                   ; Off                                   ;
; Fitter Effort                                                      ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                    ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                           ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                          ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                  ; On                                    ; On                                    ;
; Auto Global Register Control Signals                               ; On                                    ; On                                    ;
; Reserve all unused pins                                            ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                        ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                ; On                                    ; On                                    ;
; Optimize Design for Metastability                                  ; On                                    ; On                                    ;
; Active Serial clock source                                         ; FREQ_100MHz                           ; FREQ_100MHz                           ;
; Force Fitter to Avoid Periphery Placement Warnings                 ; Off                                   ; Off                                   ;
; Clamping Diode                                                     ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode   ; Off                                   ; Off                                   ;
; Advanced Physical Optimization                                     ; On                                    ; On                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.07        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   7.5%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+-----------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                                                                                                                                                                                                                                                                                                                                     ; Action          ; Operation                                         ; Reason                     ; Node Port ; Node Port Name ; Destination Node                                                                                                                                                                                                                                                                                                                                                   ; Destination Port ; Destination Port Name ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+-----------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|ip_pll:pll_inst|ip_pll_0002:ip_pll_inst|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0                                                                                                                                                                                                             ; Created         ; Placement                                         ; Fitter Periphery Placement ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|ip_pll:pll_inst|ip_pll_0002:ip_pll_inst|altera_pll:altera_pll_i|outclk_wire[1]~CLKENA0                                                                                                                                                                                                             ; Created         ; Placement                                         ; Fitter Periphery Placement ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|ip_pll:pll_inst|ip_pll_0002:ip_pll_inst|altera_pll:altera_pll_i|outclk_wire[2]~CLKENA0                                                                                                                                                                                                             ; Created         ; Placement                                         ; Fitter Periphery Placement ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CLOCK_50~inputCLKENA0                                                                                                                                                                                                                                                                                                                                    ; Created         ; Placement                                         ; Fitter Periphery Placement ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[0][0]                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Mult0~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[0][0]                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[0][0]~_Duplicate_1                                                                                                                                                                           ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[0][0]~SCLR_LUT                                                                                                                                                                     ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[0][1]                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Mult0~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[0][1]                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[0][1]~_Duplicate_1                                                                                                                                                                           ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[0][1]~SCLR_LUT                                                                                                                                                                     ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[0][2]                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Mult0~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[0][2]                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[0][2]~_Duplicate_1                                                                                                                                                                           ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[0][2]~SCLR_LUT                                                                                                                                                                     ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[0][3]                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Mult0~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[0][3]                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[0][3]~_Duplicate_1                                                                                                                                                                           ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[0][3]~SCLR_LUT                                                                                                                                                                     ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[0][4]                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Mult0~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[0][4]                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[0][4]~_Duplicate_1                                                                                                                                                                           ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[0][4]~SCLR_LUT                                                                                                                                                                     ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[0][5]                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Mult0~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[0][5]                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[0][5]~_Duplicate_1                                                                                                                                                                           ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[0][5]~SCLR_LUT                                                                                                                                                                     ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[0][6]                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Mult0~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[0][6]                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[0][6]~_Duplicate_1                                                                                                                                                                           ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[0][6]~SCLR_LUT                                                                                                                                                                     ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[0][7]                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Mult0~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[0][7]                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[0][7]~_Duplicate_1                                                                                                                                                                           ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[0][7]~SCLR_LUT                                                                                                                                                                     ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[0][8]                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Mult0~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[0][8]                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[0][8]~_Duplicate_1                                                                                                                                                                           ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[0][8]~SCLR_LUT                                                                                                                                                                     ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[0][9]                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Mult0~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[0][9]                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[0][9]~_Duplicate_1                                                                                                                                                                           ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[0][9]~SCLR_LUT                                                                                                                                                                     ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[0][10]                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Mult0~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[0][10]                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[0][10]~_Duplicate_1                                                                                                                                                                          ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[0][10]~SCLR_LUT                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[0][11]                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Mult0~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[0][11]                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[0][11]~_Duplicate_1                                                                                                                                                                          ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[0][11]~SCLR_LUT                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[0][12]                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Mult0~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[0][12]                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[0][12]~_Duplicate_1                                                                                                                                                                          ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[0][12]~SCLR_LUT                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[0][13]                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Mult0~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[0][13]                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[0][13]~_Duplicate_1                                                                                                                                                                          ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[0][13]~SCLR_LUT                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[1][0]                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Mult1~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[1][0]                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[1][0]~_Duplicate_1                                                                                                                                                                           ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[1][0]~SCLR_LUT                                                                                                                                                                     ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[1][1]                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Mult1~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[1][1]                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[1][1]~_Duplicate_1                                                                                                                                                                           ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[1][1]~SCLR_LUT                                                                                                                                                                     ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[1][2]                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Mult1~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[1][2]                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[1][2]~_Duplicate_1                                                                                                                                                                           ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[1][2]~SCLR_LUT                                                                                                                                                                     ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[1][3]                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Mult1~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[1][3]                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[1][3]~_Duplicate_1                                                                                                                                                                           ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[1][3]~SCLR_LUT                                                                                                                                                                     ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[1][4]                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Mult1~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[1][4]                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[1][4]~_Duplicate_1                                                                                                                                                                           ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[1][4]~SCLR_LUT                                                                                                                                                                     ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[1][5]                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Mult1~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[1][5]                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[1][5]~_Duplicate_1                                                                                                                                                                           ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[1][5]~SCLR_LUT                                                                                                                                                                     ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[1][6]                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Mult1~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[1][6]                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[1][6]~_Duplicate_1                                                                                                                                                                           ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[1][6]~SCLR_LUT                                                                                                                                                                     ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[1][7]                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Mult1~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[1][7]                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[1][7]~_Duplicate_1                                                                                                                                                                           ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[1][7]~SCLR_LUT                                                                                                                                                                     ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[1][8]                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Mult1~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[1][8]                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[1][8]~_Duplicate_1                                                                                                                                                                           ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[1][8]~SCLR_LUT                                                                                                                                                                     ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[1][9]                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Mult1~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[1][9]                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[1][9]~_Duplicate_1                                                                                                                                                                           ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[1][9]~SCLR_LUT                                                                                                                                                                     ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[1][10]                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Mult1~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[1][10]                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[1][10]~_Duplicate_1                                                                                                                                                                          ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[1][10]~SCLR_LUT                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[1][11]                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Mult1~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[1][11]                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[1][11]~_Duplicate_1                                                                                                                                                                          ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[1][11]~SCLR_LUT                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[1][12]                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Mult1~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[1][12]                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[1][12]~_Duplicate_1                                                                                                                                                                          ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[1][12]~SCLR_LUT                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[1][13]                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Mult1~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[1][13]                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[1][13]~_Duplicate_1                                                                                                                                                                          ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[1][13]~SCLR_LUT                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[2][0]                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Mult2~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[2][0]                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[2][0]~_Duplicate_1                                                                                                                                                                           ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[2][0]~SCLR_LUT                                                                                                                                                                     ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[2][1]                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Mult2~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[2][1]                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[2][1]~_Duplicate_1                                                                                                                                                                           ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[2][1]~SCLR_LUT                                                                                                                                                                     ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[2][2]                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Mult2~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[2][2]                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[2][2]~_Duplicate_1                                                                                                                                                                           ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[2][2]~SCLR_LUT                                                                                                                                                                     ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[2][3]                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Mult2~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[2][3]                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[2][3]~_Duplicate_1                                                                                                                                                                           ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[2][3]~SCLR_LUT                                                                                                                                                                     ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[2][4]                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Mult2~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[2][4]                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[2][4]~_Duplicate_1                                                                                                                                                                           ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[2][4]~SCLR_LUT                                                                                                                                                                     ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[2][5]                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Mult2~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[2][5]                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[2][5]~_Duplicate_1                                                                                                                                                                           ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[2][5]~SCLR_LUT                                                                                                                                                                     ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[2][6]                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Mult2~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[2][6]                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[2][6]~_Duplicate_1                                                                                                                                                                           ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[2][6]~SCLR_LUT                                                                                                                                                                     ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[2][7]                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Mult2~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[2][7]                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[2][7]~_Duplicate_1                                                                                                                                                                           ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[2][7]~SCLR_LUT                                                                                                                                                                     ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[2][8]                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Mult2~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[2][8]                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[2][8]~_Duplicate_1                                                                                                                                                                           ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[2][8]~SCLR_LUT                                                                                                                                                                     ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[2][9]                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Mult2~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[2][9]                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[2][9]~_Duplicate_1                                                                                                                                                                           ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[2][9]~SCLR_LUT                                                                                                                                                                     ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[2][10]                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Mult2~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[2][10]                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[2][10]~_Duplicate_1                                                                                                                                                                          ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[2][10]~SCLR_LUT                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[2][11]                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Mult2~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[2][11]                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[2][11]~_Duplicate_1                                                                                                                                                                          ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[2][11]~SCLR_LUT                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[2][12]                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Mult2~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[2][12]                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[2][12]~_Duplicate_1                                                                                                                                                                          ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[2][12]~SCLR_LUT                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[2][13]                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Mult2~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[2][13]                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[2][13]~_Duplicate_1                                                                                                                                                                          ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[2][13]~SCLR_LUT                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[3][0]                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Mult3~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[3][0]                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[3][0]~_Duplicate_1                                                                                                                                                                           ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[3][0]~SCLR_LUT                                                                                                                                                                     ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[3][1]                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Mult3~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[3][1]                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[3][1]~_Duplicate_1                                                                                                                                                                           ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[3][1]~SCLR_LUT                                                                                                                                                                     ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[3][2]                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Mult3~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[3][2]                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[3][2]~_Duplicate_1                                                                                                                                                                           ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[3][2]~SCLR_LUT                                                                                                                                                                     ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[3][3]                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Mult3~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[3][3]                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[3][3]~_Duplicate_1                                                                                                                                                                           ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[3][3]~SCLR_LUT                                                                                                                                                                     ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[3][4]                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Mult3~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[3][4]                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[3][4]~_Duplicate_1                                                                                                                                                                           ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[3][4]~SCLR_LUT                                                                                                                                                                     ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[3][5]                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Mult3~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[3][5]                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[3][5]~_Duplicate_1                                                                                                                                                                           ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[3][5]~SCLR_LUT                                                                                                                                                                     ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[3][6]                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Mult3~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[3][6]                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[3][6]~_Duplicate_1                                                                                                                                                                           ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[3][6]~SCLR_LUT                                                                                                                                                                     ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[3][7]                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Mult3~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[3][7]                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[3][7]~_Duplicate_1                                                                                                                                                                           ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[3][7]~SCLR_LUT                                                                                                                                                                     ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[3][8]                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Mult3~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[3][8]                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[3][8]~_Duplicate_1                                                                                                                                                                           ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[3][8]~SCLR_LUT                                                                                                                                                                     ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[3][9]                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Mult3~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[3][9]                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[3][9]~_Duplicate_1                                                                                                                                                                           ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[3][9]~SCLR_LUT                                                                                                                                                                     ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[3][10]                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Mult3~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[3][10]                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[3][10]~_Duplicate_1                                                                                                                                                                          ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[3][10]~SCLR_LUT                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[3][11]                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Mult3~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[3][11]                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[3][11]~_Duplicate_1                                                                                                                                                                          ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[3][11]~SCLR_LUT                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[3][12]                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Mult3~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[3][12]                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[3][12]~_Duplicate_1                                                                                                                                                                          ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[3][12]~SCLR_LUT                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[3][13]                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Mult3~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[3][13]                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[3][13]~_Duplicate_1                                                                                                                                                                          ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[3][13]~SCLR_LUT                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[4][0]                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Mult4~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[4][0]                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[4][0]~_Duplicate_1                                                                                                                                                                           ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[4][0]~SCLR_LUT                                                                                                                                                                     ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[4][1]                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Mult4~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[4][1]                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[4][1]~_Duplicate_1                                                                                                                                                                           ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[4][1]~SCLR_LUT                                                                                                                                                                     ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[4][2]                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Mult4~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[4][2]                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[4][2]~_Duplicate_1                                                                                                                                                                           ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[4][2]~SCLR_LUT                                                                                                                                                                     ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[4][3]                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Mult4~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[4][3]                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[4][3]~_Duplicate_1                                                                                                                                                                           ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[4][3]~SCLR_LUT                                                                                                                                                                     ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[4][4]                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Mult4~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[4][4]                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[4][4]~_Duplicate_1                                                                                                                                                                           ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[4][4]~SCLR_LUT                                                                                                                                                                     ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[4][5]                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Mult4~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[4][5]                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[4][5]~_Duplicate_1                                                                                                                                                                           ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[4][5]~SCLR_LUT                                                                                                                                                                     ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[4][6]                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Mult4~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[4][6]                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[4][6]~_Duplicate_1                                                                                                                                                                           ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[4][6]~SCLR_LUT                                                                                                                                                                     ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[4][7]                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Mult4~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[4][7]                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[4][7]~_Duplicate_1                                                                                                                                                                           ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[4][7]~SCLR_LUT                                                                                                                                                                     ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[4][8]                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Mult4~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[4][8]                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[4][8]~_Duplicate_1                                                                                                                                                                           ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[4][8]~SCLR_LUT                                                                                                                                                                     ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[4][9]                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Mult4~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[4][9]                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[4][9]~_Duplicate_1                                                                                                                                                                           ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[4][9]~SCLR_LUT                                                                                                                                                                     ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[4][10]                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Mult4~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[4][10]                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[4][10]~_Duplicate_1                                                                                                                                                                          ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[4][10]~SCLR_LUT                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[4][11]                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Mult4~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[4][11]                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[4][11]~_Duplicate_1                                                                                                                                                                          ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[4][11]~SCLR_LUT                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[4][12]                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Mult4~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[4][12]                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[4][12]~_Duplicate_1                                                                                                                                                                          ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[4][12]~SCLR_LUT                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[4][13]                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Mult4~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[4][13]                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[4][13]~_Duplicate_1                                                                                                                                                                          ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[4][13]~SCLR_LUT                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[5][0]                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Mult5~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[5][0]                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[5][0]~_Duplicate_1                                                                                                                                                                           ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[5][0]~SCLR_LUT                                                                                                                                                                     ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[5][1]                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Mult5~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[5][1]                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[5][1]~_Duplicate_1                                                                                                                                                                           ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[5][1]~SCLR_LUT                                                                                                                                                                     ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[5][2]                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Mult5~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[5][2]                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[5][2]~_Duplicate_1                                                                                                                                                                           ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[5][2]~SCLR_LUT                                                                                                                                                                     ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[5][3]                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Mult5~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[5][3]                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[5][3]~_Duplicate_1                                                                                                                                                                           ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[5][3]~SCLR_LUT                                                                                                                                                                     ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[5][4]                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Mult5~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[5][4]                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[5][4]~_Duplicate_1                                                                                                                                                                           ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[5][4]~SCLR_LUT                                                                                                                                                                     ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[5][5]                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Mult5~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[5][5]                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[5][5]~_Duplicate_1                                                                                                                                                                           ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[5][5]~SCLR_LUT                                                                                                                                                                     ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[5][6]                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Mult5~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[5][6]                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[5][6]~_Duplicate_1                                                                                                                                                                           ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[5][6]~SCLR_LUT                                                                                                                                                                     ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[5][7]                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Mult5~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[5][7]                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[5][7]~_Duplicate_1                                                                                                                                                                           ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[5][7]~SCLR_LUT                                                                                                                                                                     ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[5][8]                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Mult5~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[5][8]                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[5][8]~_Duplicate_1                                                                                                                                                                           ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[5][8]~SCLR_LUT                                                                                                                                                                     ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[5][9]                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Mult5~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[5][9]                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[5][9]~_Duplicate_1                                                                                                                                                                           ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[5][9]~SCLR_LUT                                                                                                                                                                     ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[5][10]                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Mult5~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[5][10]                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[5][10]~_Duplicate_1                                                                                                                                                                          ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[5][10]~SCLR_LUT                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[5][11]                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Mult5~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[5][11]                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[5][11]~_Duplicate_1                                                                                                                                                                          ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[5][11]~SCLR_LUT                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[5][12]                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Mult5~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[5][12]                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[5][12]~_Duplicate_1                                                                                                                                                                          ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[5][12]~SCLR_LUT                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[5][13]                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Mult5~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[5][13]                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[5][13]~_Duplicate_1                                                                                                                                                                          ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[5][13]~SCLR_LUT                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[6][0]                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Mult6~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[6][0]                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[6][0]~_Duplicate_1                                                                                                                                                                           ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[6][0]~SCLR_LUT                                                                                                                                                                     ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[6][1]                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Mult6~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[6][1]                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[6][1]~_Duplicate_1                                                                                                                                                                           ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[6][1]~SCLR_LUT                                                                                                                                                                     ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[6][2]                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Mult6~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[6][2]                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[6][2]~_Duplicate_1                                                                                                                                                                           ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[6][2]~SCLR_LUT                                                                                                                                                                     ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[6][3]                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Mult6~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[6][3]                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[6][3]~_Duplicate_1                                                                                                                                                                           ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[6][3]~SCLR_LUT                                                                                                                                                                     ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[6][4]                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Mult6~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[6][4]                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[6][4]~_Duplicate_1                                                                                                                                                                           ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[6][4]~SCLR_LUT                                                                                                                                                                     ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[6][5]                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Mult6~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[6][5]                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[6][5]~_Duplicate_1                                                                                                                                                                           ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[6][5]~SCLR_LUT                                                                                                                                                                     ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[6][6]                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Mult6~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[6][6]                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[6][6]~_Duplicate_1                                                                                                                                                                           ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[6][6]~SCLR_LUT                                                                                                                                                                     ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[6][7]                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Mult6~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[6][7]                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[6][7]~_Duplicate_1                                                                                                                                                                           ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[6][7]~SCLR_LUT                                                                                                                                                                     ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[6][8]                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Mult6~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[6][8]                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[6][8]~_Duplicate_1                                                                                                                                                                           ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[6][8]~SCLR_LUT                                                                                                                                                                     ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[6][9]                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Mult6~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[6][9]                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[6][9]~_Duplicate_1                                                                                                                                                                           ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[6][9]~SCLR_LUT                                                                                                                                                                     ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[6][10]                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Mult6~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[6][10]                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[6][10]~_Duplicate_1                                                                                                                                                                          ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[6][10]~SCLR_LUT                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[6][11]                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Mult6~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[6][11]                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[6][11]~_Duplicate_1                                                                                                                                                                          ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[6][11]~SCLR_LUT                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[6][12]                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Mult6~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[6][12]                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[6][12]~_Duplicate_1                                                                                                                                                                          ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[6][12]~SCLR_LUT                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[6][13]                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Mult6~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[6][13]                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[6][13]~_Duplicate_1                                                                                                                                                                          ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[6][13]~SCLR_LUT                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[7][0]                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Mult7~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[7][0]                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[7][0]~_Duplicate_1                                                                                                                                                                           ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[7][0]~SCLR_LUT                                                                                                                                                                     ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[7][1]                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Mult7~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[7][1]                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[7][1]~_Duplicate_1                                                                                                                                                                           ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[7][1]~SCLR_LUT                                                                                                                                                                     ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[7][2]                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Mult7~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[7][2]                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[7][2]~_Duplicate_1                                                                                                                                                                           ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[7][2]~SCLR_LUT                                                                                                                                                                     ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[7][3]                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Mult7~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[7][3]                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[7][3]~_Duplicate_1                                                                                                                                                                           ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[7][3]~SCLR_LUT                                                                                                                                                                     ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[7][4]                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Mult7~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[7][4]                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[7][4]~_Duplicate_1                                                                                                                                                                           ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[7][4]~SCLR_LUT                                                                                                                                                                     ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[7][5]                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Mult7~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[7][5]                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[7][5]~_Duplicate_1                                                                                                                                                                           ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[7][5]~SCLR_LUT                                                                                                                                                                     ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[7][6]                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Mult7~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[7][6]                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[7][6]~_Duplicate_1                                                                                                                                                                           ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[7][6]~SCLR_LUT                                                                                                                                                                     ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[7][7]                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Mult7~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[7][7]                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[7][7]~_Duplicate_1                                                                                                                                                                           ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[7][7]~SCLR_LUT                                                                                                                                                                     ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[7][8]                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Mult7~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[7][8]                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[7][8]~_Duplicate_1                                                                                                                                                                           ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[7][8]~SCLR_LUT                                                                                                                                                                     ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[7][9]                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Mult7~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[7][9]                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[7][9]~_Duplicate_1                                                                                                                                                                           ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[7][9]~SCLR_LUT                                                                                                                                                                     ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[7][10]                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Mult7~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[7][10]                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[7][10]~_Duplicate_1                                                                                                                                                                          ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[7][10]~SCLR_LUT                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[7][11]                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Mult7~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[7][11]                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[7][11]~_Duplicate_1                                                                                                                                                                          ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[7][11]~SCLR_LUT                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[7][12]                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Mult7~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[7][12]                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[7][12]~_Duplicate_1                                                                                                                                                                          ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[7][12]~SCLR_LUT                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[7][13]                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Mult7~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[7][13]                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[7][13]~_Duplicate_1                                                                                                                                                                          ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[7][13]~SCLR_LUT                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[8][0]                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Mult8~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[8][0]                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[8][0]~_Duplicate_1                                                                                                                                                                           ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[8][0]~SCLR_LUT                                                                                                                                                                     ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[8][1]                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Mult8~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[8][1]                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[8][1]~_Duplicate_1                                                                                                                                                                           ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[8][1]~SCLR_LUT                                                                                                                                                                     ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[8][2]                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Mult8~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[8][2]                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[8][2]~_Duplicate_1                                                                                                                                                                           ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[8][2]~SCLR_LUT                                                                                                                                                                     ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[8][3]                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Mult8~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[8][3]                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[8][3]~_Duplicate_1                                                                                                                                                                           ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[8][3]~SCLR_LUT                                                                                                                                                                     ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[8][4]                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Mult8~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[8][4]                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[8][4]~_Duplicate_1                                                                                                                                                                           ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[8][4]~SCLR_LUT                                                                                                                                                                     ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[8][5]                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Mult8~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[8][5]                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[8][5]~_Duplicate_1                                                                                                                                                                           ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[8][5]~SCLR_LUT                                                                                                                                                                     ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[8][6]                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Mult8~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[8][6]                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[8][6]~_Duplicate_1                                                                                                                                                                           ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[8][6]~SCLR_LUT                                                                                                                                                                     ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[8][7]                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Mult8~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[8][7]                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[8][7]~_Duplicate_1                                                                                                                                                                           ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[8][7]~SCLR_LUT                                                                                                                                                                     ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[8][8]                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Mult8~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[8][8]                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[8][8]~_Duplicate_1                                                                                                                                                                           ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[8][8]~SCLR_LUT                                                                                                                                                                     ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[8][9]                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Mult8~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[8][9]                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[8][9]~_Duplicate_1                                                                                                                                                                           ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[8][9]~SCLR_LUT                                                                                                                                                                     ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[8][10]                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Mult8~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[8][10]                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[8][10]~_Duplicate_1                                                                                                                                                                          ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[8][10]~SCLR_LUT                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[8][11]                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Mult8~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[8][11]                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[8][11]~_Duplicate_1                                                                                                                                                                          ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[8][11]~SCLR_LUT                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[8][12]                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Mult8~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[8][12]                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[8][12]~_Duplicate_1                                                                                                                                                                          ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[8][12]~SCLR_LUT                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[8][13]                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Mult8~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[8][13]                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[8][13]~_Duplicate_1                                                                                                                                                                          ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[8][13]~SCLR_LUT                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[9][0]                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Mult9~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[9][0]                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[9][0]~_Duplicate_1                                                                                                                                                                           ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[9][0]~SCLR_LUT                                                                                                                                                                     ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[9][1]                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Mult9~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[9][1]                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[9][1]~_Duplicate_1                                                                                                                                                                           ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[9][1]~SCLR_LUT                                                                                                                                                                     ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[9][2]                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Mult9~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[9][2]                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[9][2]~_Duplicate_1                                                                                                                                                                           ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[9][2]~SCLR_LUT                                                                                                                                                                     ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[9][3]                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Mult9~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[9][3]                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[9][3]~_Duplicate_1                                                                                                                                                                           ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[9][3]~SCLR_LUT                                                                                                                                                                     ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[9][4]                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Mult9~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[9][4]                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[9][4]~_Duplicate_1                                                                                                                                                                           ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[9][4]~SCLR_LUT                                                                                                                                                                     ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[9][5]                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Mult9~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[9][5]                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[9][5]~_Duplicate_1                                                                                                                                                                           ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[9][5]~SCLR_LUT                                                                                                                                                                     ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[9][6]                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Mult9~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[9][6]                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[9][6]~_Duplicate_1                                                                                                                                                                           ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[9][6]~SCLR_LUT                                                                                                                                                                     ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[9][7]                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Mult9~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[9][7]                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[9][7]~_Duplicate_1                                                                                                                                                                           ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[9][7]~SCLR_LUT                                                                                                                                                                     ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[9][8]                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Mult9~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[9][8]                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[9][8]~_Duplicate_1                                                                                                                                                                           ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[9][8]~SCLR_LUT                                                                                                                                                                     ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[9][9]                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Mult9~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[9][9]                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[9][9]~_Duplicate_1                                                                                                                                                                           ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[9][9]~SCLR_LUT                                                                                                                                                                     ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[9][10]                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Mult9~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[9][10]                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[9][10]~_Duplicate_1                                                                                                                                                                          ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[9][10]~SCLR_LUT                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[9][11]                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Mult9~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[9][11]                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[9][11]~_Duplicate_1                                                                                                                                                                          ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[9][11]~SCLR_LUT                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[9][12]                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Mult9~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[9][12]                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[9][12]~_Duplicate_1                                                                                                                                                                          ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[9][12]~SCLR_LUT                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[9][13]                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Mult9~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[9][13]                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[9][13]~_Duplicate_1                                                                                                                                                                          ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[9][13]~SCLR_LUT                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[10][0]                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Mult10~8                                                                                                                                                                                              ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[10][0]                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[10][0]~_Duplicate_1                                                                                                                                                                          ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[10][0]~SCLR_LUT                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[10][1]                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Mult10~8                                                                                                                                                                                              ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[10][1]                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[10][1]~_Duplicate_1                                                                                                                                                                          ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[10][1]~SCLR_LUT                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[10][2]                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Mult10~8                                                                                                                                                                                              ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[10][2]                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[10][2]~_Duplicate_1                                                                                                                                                                          ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[10][2]~SCLR_LUT                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[10][3]                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Mult10~8                                                                                                                                                                                              ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[10][3]                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[10][3]~_Duplicate_1                                                                                                                                                                          ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[10][3]~SCLR_LUT                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[10][4]                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Mult10~8                                                                                                                                                                                              ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[10][4]                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[10][4]~_Duplicate_1                                                                                                                                                                          ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[10][4]~SCLR_LUT                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[10][5]                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Mult10~8                                                                                                                                                                                              ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[10][5]                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[10][5]~_Duplicate_1                                                                                                                                                                          ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[10][5]~SCLR_LUT                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[10][6]                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Mult10~8                                                                                                                                                                                              ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[10][6]                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[10][6]~_Duplicate_1                                                                                                                                                                          ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[10][6]~SCLR_LUT                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[10][7]                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Mult10~8                                                                                                                                                                                              ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[10][7]                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[10][7]~_Duplicate_1                                                                                                                                                                          ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[10][7]~SCLR_LUT                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[10][8]                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Mult10~8                                                                                                                                                                                              ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[10][8]                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[10][8]~_Duplicate_1                                                                                                                                                                          ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[10][8]~SCLR_LUT                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[10][9]                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Mult10~8                                                                                                                                                                                              ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[10][9]                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[10][9]~_Duplicate_1                                                                                                                                                                          ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[10][9]~SCLR_LUT                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[10][10]                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Mult10~8                                                                                                                                                                                              ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[10][10]                                                                                                                                                                            ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[10][10]~_Duplicate_1                                                                                                                                                                         ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[10][10]~SCLR_LUT                                                                                                                                                                   ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[10][11]                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Mult10~8                                                                                                                                                                                              ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[10][11]                                                                                                                                                                            ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[10][11]~_Duplicate_1                                                                                                                                                                         ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[10][11]~SCLR_LUT                                                                                                                                                                   ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[10][12]                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Mult10~8                                                                                                                                                                                              ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[10][12]                                                                                                                                                                            ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[10][12]~_Duplicate_1                                                                                                                                                                         ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[10][12]~SCLR_LUT                                                                                                                                                                   ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[10][13]                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Mult10~8                                                                                                                                                                                              ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[10][13]                                                                                                                                                                            ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[10][13]~_Duplicate_1                                                                                                                                                                         ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[10][13]~SCLR_LUT                                                                                                                                                                   ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[11][0]                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Mult11~8                                                                                                                                                                                              ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[11][0]                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[11][0]~_Duplicate_1                                                                                                                                                                          ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[11][0]~SCLR_LUT                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[11][1]                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Mult11~8                                                                                                                                                                                              ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[11][1]                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[11][1]~_Duplicate_1                                                                                                                                                                          ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[11][1]~SCLR_LUT                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[11][2]                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Mult11~8                                                                                                                                                                                              ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[11][2]                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[11][2]~_Duplicate_1                                                                                                                                                                          ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[11][2]~SCLR_LUT                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[11][3]                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Mult11~8                                                                                                                                                                                              ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[11][3]                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[11][3]~_Duplicate_1                                                                                                                                                                          ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[11][3]~SCLR_LUT                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[11][4]                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Mult11~8                                                                                                                                                                                              ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[11][4]                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[11][4]~_Duplicate_1                                                                                                                                                                          ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[11][4]~SCLR_LUT                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[11][5]                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Mult11~8                                                                                                                                                                                              ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[11][5]                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[11][5]~_Duplicate_1                                                                                                                                                                          ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[11][5]~SCLR_LUT                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[11][6]                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Mult11~8                                                                                                                                                                                              ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[11][6]                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[11][6]~_Duplicate_1                                                                                                                                                                          ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[11][6]~SCLR_LUT                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[11][7]                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Mult11~8                                                                                                                                                                                              ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[11][7]                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[11][7]~_Duplicate_1                                                                                                                                                                          ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[11][7]~SCLR_LUT                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[11][8]                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Mult11~8                                                                                                                                                                                              ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[11][8]                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[11][8]~_Duplicate_1                                                                                                                                                                          ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[11][8]~SCLR_LUT                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[11][9]                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Mult11~8                                                                                                                                                                                              ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[11][9]                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[11][9]~_Duplicate_1                                                                                                                                                                          ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[11][9]~SCLR_LUT                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[11][10]                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Mult11~8                                                                                                                                                                                              ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[11][10]                                                                                                                                                                            ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[11][10]~_Duplicate_1                                                                                                                                                                         ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[11][10]~SCLR_LUT                                                                                                                                                                   ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[11][11]                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Mult11~8                                                                                                                                                                                              ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[11][11]                                                                                                                                                                            ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[11][11]~_Duplicate_1                                                                                                                                                                         ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[11][11]~SCLR_LUT                                                                                                                                                                   ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[11][12]                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Mult11~8                                                                                                                                                                                              ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[11][12]                                                                                                                                                                            ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[11][12]~_Duplicate_1                                                                                                                                                                         ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[11][12]~SCLR_LUT                                                                                                                                                                   ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[11][13]                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Mult11~8                                                                                                                                                                                              ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[11][13]                                                                                                                                                                            ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[11][13]~_Duplicate_1                                                                                                                                                                         ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[11][13]~SCLR_LUT                                                                                                                                                                   ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[12][0]                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Mult12~8                                                                                                                                                                                              ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[12][0]                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[12][0]~_Duplicate_1                                                                                                                                                                          ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[12][0]~SCLR_LUT                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[12][1]                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Mult12~8                                                                                                                                                                                              ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[12][1]                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[12][1]~_Duplicate_1                                                                                                                                                                          ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[12][1]~SCLR_LUT                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[12][2]                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Mult12~8                                                                                                                                                                                              ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[12][2]                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[12][2]~_Duplicate_1                                                                                                                                                                          ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[12][2]~SCLR_LUT                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[12][3]                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Mult12~8                                                                                                                                                                                              ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[12][3]                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[12][3]~_Duplicate_1                                                                                                                                                                          ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[12][3]~SCLR_LUT                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[12][4]                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Mult12~8                                                                                                                                                                                              ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[12][4]                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[12][4]~_Duplicate_1                                                                                                                                                                          ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[12][4]~SCLR_LUT                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[12][5]                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Mult12~8                                                                                                                                                                                              ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[12][5]                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[12][5]~_Duplicate_1                                                                                                                                                                          ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[12][5]~SCLR_LUT                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[12][6]                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Mult12~8                                                                                                                                                                                              ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[12][6]                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[12][6]~_Duplicate_1                                                                                                                                                                          ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[12][6]~SCLR_LUT                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[12][7]                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Mult12~8                                                                                                                                                                                              ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[12][7]                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[12][7]~_Duplicate_1                                                                                                                                                                          ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[12][7]~SCLR_LUT                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[12][8]                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Mult12~8                                                                                                                                                                                              ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[12][8]                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[12][8]~_Duplicate_1                                                                                                                                                                          ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[12][8]~SCLR_LUT                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[12][9]                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Mult12~8                                                                                                                                                                                              ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[12][9]                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[12][9]~_Duplicate_1                                                                                                                                                                          ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[12][9]~SCLR_LUT                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[12][10]                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Mult12~8                                                                                                                                                                                              ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[12][10]                                                                                                                                                                            ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[12][10]~_Duplicate_1                                                                                                                                                                         ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[12][10]~SCLR_LUT                                                                                                                                                                   ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[12][11]                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Mult12~8                                                                                                                                                                                              ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[12][11]                                                                                                                                                                            ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[12][11]~_Duplicate_1                                                                                                                                                                         ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[12][11]~SCLR_LUT                                                                                                                                                                   ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[12][12]                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Mult12~8                                                                                                                                                                                              ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[12][12]                                                                                                                                                                            ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[12][12]~_Duplicate_1                                                                                                                                                                         ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[12][12]~SCLR_LUT                                                                                                                                                                   ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[12][13]                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Mult12~8                                                                                                                                                                                              ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[12][13]                                                                                                                                                                            ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[12][13]~_Duplicate_1                                                                                                                                                                         ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[12][13]~SCLR_LUT                                                                                                                                                                   ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[13][0]                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Mult13~8                                                                                                                                                                                              ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[13][0]                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[13][0]~_Duplicate_1                                                                                                                                                                          ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[13][0]~SCLR_LUT                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[13][1]                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Mult13~8                                                                                                                                                                                              ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[13][1]                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[13][1]~_Duplicate_1                                                                                                                                                                          ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[13][1]~SCLR_LUT                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[13][2]                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Mult13~8                                                                                                                                                                                              ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[13][2]                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[13][2]~_Duplicate_1                                                                                                                                                                          ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[13][2]~SCLR_LUT                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[13][3]                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Mult13~8                                                                                                                                                                                              ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[13][3]                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[13][3]~_Duplicate_1                                                                                                                                                                          ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[13][3]~SCLR_LUT                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[13][4]                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Mult13~8                                                                                                                                                                                              ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[13][4]                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[13][4]~_Duplicate_1                                                                                                                                                                          ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[13][4]~SCLR_LUT                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[13][5]                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Mult13~8                                                                                                                                                                                              ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[13][5]                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[13][5]~_Duplicate_1                                                                                                                                                                          ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[13][5]~SCLR_LUT                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[13][6]                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Mult13~8                                                                                                                                                                                              ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[13][6]                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[13][6]~_Duplicate_1                                                                                                                                                                          ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[13][6]~SCLR_LUT                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[13][7]                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Mult13~8                                                                                                                                                                                              ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[13][7]                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[13][7]~_Duplicate_1                                                                                                                                                                          ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[13][7]~SCLR_LUT                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[13][8]                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Mult13~8                                                                                                                                                                                              ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[13][8]                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[13][8]~_Duplicate_1                                                                                                                                                                          ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[13][8]~SCLR_LUT                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[13][9]                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Mult13~8                                                                                                                                                                                              ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[13][9]                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[13][9]~_Duplicate_1                                                                                                                                                                          ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[13][9]~SCLR_LUT                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[13][10]                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Mult13~8                                                                                                                                                                                              ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[13][10]                                                                                                                                                                            ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[13][10]~_Duplicate_1                                                                                                                                                                         ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[13][10]~SCLR_LUT                                                                                                                                                                   ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[13][11]                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Mult13~8                                                                                                                                                                                              ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[13][11]                                                                                                                                                                            ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[13][11]~_Duplicate_1                                                                                                                                                                         ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[13][11]~SCLR_LUT                                                                                                                                                                   ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[13][12]                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Mult13~8                                                                                                                                                                                              ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[13][12]                                                                                                                                                                            ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[13][12]~_Duplicate_1                                                                                                                                                                         ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[13][12]~SCLR_LUT                                                                                                                                                                   ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[13][13]                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Mult13~8                                                                                                                                                                                              ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[13][13]                                                                                                                                                                            ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[13][13]~_Duplicate_1                                                                                                                                                                         ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[13][13]~SCLR_LUT                                                                                                                                                                   ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[14][0]                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Mult14~8                                                                                                                                                                                              ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[14][0]                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[14][0]~_Duplicate_1                                                                                                                                                                          ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[14][0]~SCLR_LUT                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[14][1]                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Mult14~8                                                                                                                                                                                              ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[14][1]                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[14][1]~_Duplicate_1                                                                                                                                                                          ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[14][1]~SCLR_LUT                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[14][2]                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Mult14~8                                                                                                                                                                                              ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[14][2]                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[14][2]~_Duplicate_1                                                                                                                                                                          ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[14][2]~SCLR_LUT                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[14][3]                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Mult14~8                                                                                                                                                                                              ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[14][3]                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[14][3]~_Duplicate_1                                                                                                                                                                          ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[14][3]~SCLR_LUT                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[14][4]                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Mult14~8                                                                                                                                                                                              ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[14][4]                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[14][4]~_Duplicate_1                                                                                                                                                                          ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[14][4]~SCLR_LUT                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[14][5]                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Mult14~8                                                                                                                                                                                              ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[14][5]                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[14][5]~_Duplicate_1                                                                                                                                                                          ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[14][5]~SCLR_LUT                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[14][6]                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Mult14~8                                                                                                                                                                                              ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[14][6]                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[14][6]~_Duplicate_1                                                                                                                                                                          ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[14][6]~SCLR_LUT                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[14][7]                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Mult14~8                                                                                                                                                                                              ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[14][7]                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[14][7]~_Duplicate_1                                                                                                                                                                          ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[14][7]~SCLR_LUT                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[14][8]                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Mult14~8                                                                                                                                                                                              ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[14][8]                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[14][8]~_Duplicate_1                                                                                                                                                                          ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[14][8]~SCLR_LUT                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[14][9]                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Mult14~8                                                                                                                                                                                              ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[14][9]                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[14][9]~_Duplicate_1                                                                                                                                                                          ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[14][9]~SCLR_LUT                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[14][10]                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Mult14~8                                                                                                                                                                                              ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[14][10]                                                                                                                                                                            ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[14][10]~_Duplicate_1                                                                                                                                                                         ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[14][10]~SCLR_LUT                                                                                                                                                                   ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[14][11]                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Mult14~8                                                                                                                                                                                              ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[14][11]                                                                                                                                                                            ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[14][11]~_Duplicate_1                                                                                                                                                                         ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[14][11]~SCLR_LUT                                                                                                                                                                   ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[14][12]                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Mult14~8                                                                                                                                                                                              ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[14][12]                                                                                                                                                                            ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[14][12]~_Duplicate_1                                                                                                                                                                         ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[14][12]~SCLR_LUT                                                                                                                                                                   ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[14][13]                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Mult14~8                                                                                                                                                                                              ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[14][13]                                                                                                                                                                            ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[14][13]~_Duplicate_1                                                                                                                                                                         ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[14][13]~SCLR_LUT                                                                                                                                                                   ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[15][0]                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Mult15~8                                                                                                                                                                                              ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[15][0]~SCLR_LUT                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[15][1]                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Mult15~8                                                                                                                                                                                              ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[15][1]~SCLR_LUT                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[15][2]                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Mult15~8                                                                                                                                                                                              ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[15][2]~SCLR_LUT                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[15][3]                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Mult15~8                                                                                                                                                                                              ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[15][3]~SCLR_LUT                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[15][4]                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Mult15~8                                                                                                                                                                                              ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[15][4]~SCLR_LUT                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[15][5]                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Mult15~8                                                                                                                                                                                              ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[15][5]~SCLR_LUT                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[15][6]                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Mult15~8                                                                                                                                                                                              ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[15][6]~SCLR_LUT                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[15][7]                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Mult15~8                                                                                                                                                                                              ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[15][7]~SCLR_LUT                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[15][8]                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Mult15~8                                                                                                                                                                                              ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[15][8]~SCLR_LUT                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[15][9]                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Mult15~8                                                                                                                                                                                              ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[15][9]~SCLR_LUT                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[15][10]                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Mult15~8                                                                                                                                                                                              ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[15][10]~SCLR_LUT                                                                                                                                                                   ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[15][11]                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Mult15~8                                                                                                                                                                                              ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[15][11]~SCLR_LUT                                                                                                                                                                   ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[15][12]                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Mult15~8                                                                                                                                                                                              ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[15][12]~SCLR_LUT                                                                                                                                                                   ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[15][13]                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Mult15~8                                                                                                                                                                                              ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[15][13]~SCLR_LUT                                                                                                                                                                   ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[0][0]                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Mult0~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[0][0]                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[0][0]~_Duplicate_1                                                                                                                                                                           ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[0][0]~SCLR_LUT                                                                                                                                                                     ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[0][1]                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Mult0~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[0][1]                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[0][1]~_Duplicate_1                                                                                                                                                                           ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[0][1]~SCLR_LUT                                                                                                                                                                     ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[0][2]                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Mult0~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[0][2]                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[0][2]~_Duplicate_1                                                                                                                                                                           ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[0][2]~SCLR_LUT                                                                                                                                                                     ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[0][3]                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Mult0~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[0][3]                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[0][3]~_Duplicate_1                                                                                                                                                                           ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[0][3]~SCLR_LUT                                                                                                                                                                     ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[0][4]                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Mult0~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[0][4]                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[0][4]~_Duplicate_1                                                                                                                                                                           ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[0][4]~SCLR_LUT                                                                                                                                                                     ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[0][5]                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Mult0~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[0][5]                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[0][5]~_Duplicate_1                                                                                                                                                                           ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[0][5]~SCLR_LUT                                                                                                                                                                     ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[0][6]                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Mult0~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[0][6]                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[0][6]~_Duplicate_1                                                                                                                                                                           ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[0][6]~SCLR_LUT                                                                                                                                                                     ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[0][7]                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Mult0~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[0][7]                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[0][7]~_Duplicate_1                                                                                                                                                                           ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[0][7]~SCLR_LUT                                                                                                                                                                     ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[0][8]                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Mult0~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[0][8]                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[0][8]~_Duplicate_1                                                                                                                                                                           ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[0][8]~SCLR_LUT                                                                                                                                                                     ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[0][9]                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Mult0~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[0][9]                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[0][9]~_Duplicate_1                                                                                                                                                                           ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[0][9]~SCLR_LUT                                                                                                                                                                     ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[0][10]                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Mult0~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[0][10]                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[0][10]~_Duplicate_1                                                                                                                                                                          ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[0][10]~SCLR_LUT                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[0][11]                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Mult0~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[0][11]                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[0][11]~_Duplicate_1                                                                                                                                                                          ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[0][11]~SCLR_LUT                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[0][12]                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Mult0~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[0][12]                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[0][12]~_Duplicate_1                                                                                                                                                                          ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[0][12]~SCLR_LUT                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[0][13]                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Mult0~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[0][13]                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[0][13]~_Duplicate_1                                                                                                                                                                          ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[0][13]~SCLR_LUT                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[1][0]                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Mult1~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[1][0]                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[1][0]~_Duplicate_1                                                                                                                                                                           ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[1][0]~SCLR_LUT                                                                                                                                                                     ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[1][1]                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Mult1~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[1][1]                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[1][1]~_Duplicate_1                                                                                                                                                                           ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[1][1]~SCLR_LUT                                                                                                                                                                     ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[1][2]                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Mult1~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[1][2]                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[1][2]~_Duplicate_1                                                                                                                                                                           ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[1][2]~SCLR_LUT                                                                                                                                                                     ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[1][3]                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Mult1~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[1][3]                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[1][3]~_Duplicate_1                                                                                                                                                                           ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[1][3]~SCLR_LUT                                                                                                                                                                     ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[1][4]                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Mult1~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[1][4]                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[1][4]~_Duplicate_1                                                                                                                                                                           ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[1][4]~SCLR_LUT                                                                                                                                                                     ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[1][5]                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Mult1~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[1][5]                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[1][5]~_Duplicate_1                                                                                                                                                                           ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[1][5]~SCLR_LUT                                                                                                                                                                     ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[1][6]                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Mult1~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[1][6]                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[1][6]~_Duplicate_1                                                                                                                                                                           ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[1][6]~SCLR_LUT                                                                                                                                                                     ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[1][7]                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Mult1~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[1][7]                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[1][7]~_Duplicate_1                                                                                                                                                                           ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[1][7]~SCLR_LUT                                                                                                                                                                     ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[1][8]                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Mult1~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[1][8]                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[1][8]~_Duplicate_1                                                                                                                                                                           ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[1][8]~SCLR_LUT                                                                                                                                                                     ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[1][9]                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Mult1~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[1][9]                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[1][9]~_Duplicate_1                                                                                                                                                                           ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[1][9]~SCLR_LUT                                                                                                                                                                     ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[1][10]                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Mult1~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[1][10]                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[1][10]~_Duplicate_1                                                                                                                                                                          ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[1][10]~SCLR_LUT                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[1][11]                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Mult1~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[1][11]                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[1][11]~_Duplicate_1                                                                                                                                                                          ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[1][11]~SCLR_LUT                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[1][12]                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Mult1~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[1][12]                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[1][12]~_Duplicate_1                                                                                                                                                                          ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[1][12]~SCLR_LUT                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[1][13]                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Mult1~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[1][13]                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[1][13]~_Duplicate_1                                                                                                                                                                          ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[1][13]~SCLR_LUT                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[2][0]                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Mult2~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[2][0]                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[2][0]~_Duplicate_1                                                                                                                                                                           ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[2][0]~SCLR_LUT                                                                                                                                                                     ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[2][1]                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Mult2~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[2][1]                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[2][1]~_Duplicate_1                                                                                                                                                                           ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[2][1]~SCLR_LUT                                                                                                                                                                     ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[2][2]                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Mult2~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[2][2]                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[2][2]~_Duplicate_1                                                                                                                                                                           ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[2][2]~SCLR_LUT                                                                                                                                                                     ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[2][3]                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Mult2~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[2][3]                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[2][3]~_Duplicate_1                                                                                                                                                                           ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[2][3]~SCLR_LUT                                                                                                                                                                     ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[2][4]                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Mult2~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[2][4]                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[2][4]~_Duplicate_1                                                                                                                                                                           ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[2][4]~SCLR_LUT                                                                                                                                                                     ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[2][5]                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Mult2~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[2][5]                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[2][5]~_Duplicate_1                                                                                                                                                                           ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[2][5]~SCLR_LUT                                                                                                                                                                     ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[2][6]                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Mult2~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[2][6]                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[2][6]~_Duplicate_1                                                                                                                                                                           ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[2][6]~SCLR_LUT                                                                                                                                                                     ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[2][7]                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Mult2~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[2][7]                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[2][7]~_Duplicate_1                                                                                                                                                                           ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[2][7]~SCLR_LUT                                                                                                                                                                     ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[2][8]                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Mult2~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[2][8]                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[2][8]~_Duplicate_1                                                                                                                                                                           ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[2][8]~SCLR_LUT                                                                                                                                                                     ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[2][9]                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Mult2~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[2][9]                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[2][9]~_Duplicate_1                                                                                                                                                                           ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[2][9]~SCLR_LUT                                                                                                                                                                     ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[2][10]                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Mult2~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[2][10]                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[2][10]~_Duplicate_1                                                                                                                                                                          ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[2][10]~SCLR_LUT                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[2][11]                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Mult2~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[2][11]                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[2][11]~_Duplicate_1                                                                                                                                                                          ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[2][11]~SCLR_LUT                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[2][12]                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Mult2~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[2][12]                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[2][12]~_Duplicate_1                                                                                                                                                                          ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[2][12]~SCLR_LUT                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[2][13]                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Mult2~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[2][13]                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[2][13]~_Duplicate_1                                                                                                                                                                          ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[2][13]~SCLR_LUT                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[3][0]                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Mult3~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[3][0]                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[3][0]~_Duplicate_1                                                                                                                                                                           ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[3][0]~SCLR_LUT                                                                                                                                                                     ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[3][1]                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Mult3~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[3][1]                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[3][1]~_Duplicate_1                                                                                                                                                                           ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[3][1]~SCLR_LUT                                                                                                                                                                     ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[3][2]                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Mult3~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[3][2]                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[3][2]~_Duplicate_1                                                                                                                                                                           ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[3][2]~SCLR_LUT                                                                                                                                                                     ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[3][3]                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Mult3~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[3][3]                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[3][3]~_Duplicate_1                                                                                                                                                                           ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[3][3]~SCLR_LUT                                                                                                                                                                     ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[3][4]                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Mult3~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[3][4]                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[3][4]~_Duplicate_1                                                                                                                                                                           ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[3][4]~SCLR_LUT                                                                                                                                                                     ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[3][5]                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Mult3~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[3][5]                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[3][5]~_Duplicate_1                                                                                                                                                                           ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[3][5]~SCLR_LUT                                                                                                                                                                     ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[3][6]                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Mult3~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[3][6]                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[3][6]~_Duplicate_1                                                                                                                                                                           ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[3][6]~SCLR_LUT                                                                                                                                                                     ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[3][7]                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Mult3~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[3][7]                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[3][7]~_Duplicate_1                                                                                                                                                                           ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[3][7]~SCLR_LUT                                                                                                                                                                     ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[3][8]                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Mult3~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[3][8]                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[3][8]~_Duplicate_1                                                                                                                                                                           ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[3][8]~SCLR_LUT                                                                                                                                                                     ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[3][9]                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Mult3~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[3][9]                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[3][9]~_Duplicate_1                                                                                                                                                                           ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[3][9]~SCLR_LUT                                                                                                                                                                     ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[3][10]                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Mult3~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[3][10]                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[3][10]~_Duplicate_1                                                                                                                                                                          ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[3][10]~SCLR_LUT                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[3][11]                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Mult3~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[3][11]                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[3][11]~_Duplicate_1                                                                                                                                                                          ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[3][11]~SCLR_LUT                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[3][12]                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Mult3~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[3][12]                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[3][12]~_Duplicate_1                                                                                                                                                                          ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[3][12]~SCLR_LUT                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[3][13]                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Mult3~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[3][13]                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[3][13]~_Duplicate_1                                                                                                                                                                          ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[3][13]~SCLR_LUT                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[4][0]                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Mult4~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[4][0]                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[4][0]~_Duplicate_1                                                                                                                                                                           ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[4][0]~SCLR_LUT                                                                                                                                                                     ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[4][1]                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Mult4~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[4][1]                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[4][1]~_Duplicate_1                                                                                                                                                                           ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[4][1]~SCLR_LUT                                                                                                                                                                     ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[4][2]                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Mult4~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[4][2]                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[4][2]~_Duplicate_1                                                                                                                                                                           ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[4][2]~SCLR_LUT                                                                                                                                                                     ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[4][3]                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Mult4~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[4][3]                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[4][3]~_Duplicate_1                                                                                                                                                                           ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[4][3]~SCLR_LUT                                                                                                                                                                     ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[4][4]                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Mult4~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[4][4]                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[4][4]~_Duplicate_1                                                                                                                                                                           ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[4][4]~SCLR_LUT                                                                                                                                                                     ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[4][5]                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Mult4~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[4][5]                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[4][5]~_Duplicate_1                                                                                                                                                                           ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[4][5]~SCLR_LUT                                                                                                                                                                     ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[4][6]                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Mult4~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[4][6]                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[4][6]~_Duplicate_1                                                                                                                                                                           ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[4][6]~SCLR_LUT                                                                                                                                                                     ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[4][7]                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Mult4~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[4][7]                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[4][7]~_Duplicate_1                                                                                                                                                                           ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[4][7]~SCLR_LUT                                                                                                                                                                     ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[4][8]                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Mult4~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[4][8]                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[4][8]~_Duplicate_1                                                                                                                                                                           ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[4][8]~SCLR_LUT                                                                                                                                                                     ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[4][9]                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Mult4~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[4][9]                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[4][9]~_Duplicate_1                                                                                                                                                                           ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[4][9]~SCLR_LUT                                                                                                                                                                     ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[4][10]                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Mult4~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[4][10]                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[4][10]~_Duplicate_1                                                                                                                                                                          ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[4][10]~SCLR_LUT                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[4][11]                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Mult4~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[4][11]                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[4][11]~_Duplicate_1                                                                                                                                                                          ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[4][11]~SCLR_LUT                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[4][12]                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Mult4~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[4][12]                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[4][12]~_Duplicate_1                                                                                                                                                                          ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[4][12]~SCLR_LUT                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[4][13]                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Mult4~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[4][13]                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[4][13]~_Duplicate_1                                                                                                                                                                          ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[4][13]~SCLR_LUT                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[5][0]                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Mult5~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[5][0]                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[5][0]~_Duplicate_1                                                                                                                                                                           ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[5][0]~SCLR_LUT                                                                                                                                                                     ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[5][1]                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Mult5~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[5][1]                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[5][1]~_Duplicate_1                                                                                                                                                                           ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[5][1]~SCLR_LUT                                                                                                                                                                     ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[5][2]                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Mult5~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[5][2]                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[5][2]~_Duplicate_1                                                                                                                                                                           ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[5][2]~SCLR_LUT                                                                                                                                                                     ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[5][3]                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Mult5~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[5][3]                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[5][3]~_Duplicate_1                                                                                                                                                                           ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[5][3]~SCLR_LUT                                                                                                                                                                     ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[5][4]                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Mult5~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[5][4]                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[5][4]~_Duplicate_1                                                                                                                                                                           ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[5][4]~SCLR_LUT                                                                                                                                                                     ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[5][5]                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Mult5~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[5][5]                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[5][5]~_Duplicate_1                                                                                                                                                                           ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[5][5]~SCLR_LUT                                                                                                                                                                     ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[5][6]                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Mult5~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[5][6]                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[5][6]~_Duplicate_1                                                                                                                                                                           ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[5][6]~SCLR_LUT                                                                                                                                                                     ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[5][7]                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Mult5~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[5][7]                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[5][7]~_Duplicate_1                                                                                                                                                                           ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[5][7]~SCLR_LUT                                                                                                                                                                     ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[5][8]                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Mult5~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[5][8]                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[5][8]~_Duplicate_1                                                                                                                                                                           ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[5][8]~SCLR_LUT                                                                                                                                                                     ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[5][9]                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Mult5~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[5][9]                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[5][9]~_Duplicate_1                                                                                                                                                                           ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[5][9]~SCLR_LUT                                                                                                                                                                     ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[5][10]                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Mult5~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[5][10]                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[5][10]~_Duplicate_1                                                                                                                                                                          ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[5][10]~SCLR_LUT                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[5][11]                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Mult5~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[5][11]                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[5][11]~_Duplicate_1                                                                                                                                                                          ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[5][11]~SCLR_LUT                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[5][12]                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Mult5~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[5][12]                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[5][12]~_Duplicate_1                                                                                                                                                                          ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[5][12]~SCLR_LUT                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[5][13]                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Mult5~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[5][13]                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[5][13]~_Duplicate_1                                                                                                                                                                          ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[5][13]~SCLR_LUT                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[6][0]                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Mult6~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[6][0]                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[6][0]~_Duplicate_1                                                                                                                                                                           ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[6][0]~SCLR_LUT                                                                                                                                                                     ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[6][1]                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Mult6~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[6][1]                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[6][1]~_Duplicate_1                                                                                                                                                                           ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[6][1]~SCLR_LUT                                                                                                                                                                     ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[6][2]                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Mult6~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[6][2]                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[6][2]~_Duplicate_1                                                                                                                                                                           ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[6][2]~SCLR_LUT                                                                                                                                                                     ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[6][3]                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Mult6~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[6][3]                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[6][3]~_Duplicate_1                                                                                                                                                                           ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[6][3]~SCLR_LUT                                                                                                                                                                     ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[6][4]                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Mult6~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[6][4]                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[6][4]~_Duplicate_1                                                                                                                                                                           ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[6][4]~SCLR_LUT                                                                                                                                                                     ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[6][5]                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Mult6~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[6][5]                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[6][5]~_Duplicate_1                                                                                                                                                                           ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[6][5]~SCLR_LUT                                                                                                                                                                     ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[6][6]                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Mult6~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[6][6]                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[6][6]~_Duplicate_1                                                                                                                                                                           ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[6][6]~SCLR_LUT                                                                                                                                                                     ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[6][7]                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Mult6~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[6][7]                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[6][7]~_Duplicate_1                                                                                                                                                                           ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[6][7]~SCLR_LUT                                                                                                                                                                     ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[6][8]                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Mult6~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[6][8]                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[6][8]~_Duplicate_1                                                                                                                                                                           ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[6][8]~SCLR_LUT                                                                                                                                                                     ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[6][9]                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Mult6~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[6][9]                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[6][9]~_Duplicate_1                                                                                                                                                                           ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[6][9]~SCLR_LUT                                                                                                                                                                     ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[6][10]                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Mult6~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[6][10]                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[6][10]~_Duplicate_1                                                                                                                                                                          ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[6][10]~SCLR_LUT                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[6][11]                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Mult6~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[6][11]                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[6][11]~_Duplicate_1                                                                                                                                                                          ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[6][11]~SCLR_LUT                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[6][12]                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Mult6~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[6][12]                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[6][12]~_Duplicate_1                                                                                                                                                                          ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[6][12]~SCLR_LUT                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[6][13]                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Mult6~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[6][13]                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[6][13]~_Duplicate_1                                                                                                                                                                          ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[6][13]~SCLR_LUT                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[7][0]                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Mult7~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[7][0]                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[7][0]~_Duplicate_1                                                                                                                                                                           ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[7][0]~SCLR_LUT                                                                                                                                                                     ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[7][1]                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Mult7~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[7][1]                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[7][1]~_Duplicate_1                                                                                                                                                                           ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[7][1]~SCLR_LUT                                                                                                                                                                     ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[7][2]                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Mult7~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[7][2]                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[7][2]~_Duplicate_1                                                                                                                                                                           ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[7][2]~SCLR_LUT                                                                                                                                                                     ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[7][3]                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Mult7~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[7][3]                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[7][3]~_Duplicate_1                                                                                                                                                                           ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[7][3]~SCLR_LUT                                                                                                                                                                     ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[7][4]                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Mult7~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[7][4]                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[7][4]~_Duplicate_1                                                                                                                                                                           ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[7][4]~SCLR_LUT                                                                                                                                                                     ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[7][5]                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Mult7~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[7][5]                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[7][5]~_Duplicate_1                                                                                                                                                                           ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[7][5]~SCLR_LUT                                                                                                                                                                     ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[7][6]                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Mult7~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[7][6]                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[7][6]~_Duplicate_1                                                                                                                                                                           ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[7][6]~SCLR_LUT                                                                                                                                                                     ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[7][7]                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Mult7~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[7][7]                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[7][7]~_Duplicate_1                                                                                                                                                                           ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[7][7]~SCLR_LUT                                                                                                                                                                     ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[7][8]                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Mult7~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[7][8]                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[7][8]~_Duplicate_1                                                                                                                                                                           ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[7][8]~SCLR_LUT                                                                                                                                                                     ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[7][9]                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Mult7~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[7][9]                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[7][9]~_Duplicate_1                                                                                                                                                                           ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[7][9]~SCLR_LUT                                                                                                                                                                     ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[7][10]                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Mult7~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[7][10]                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[7][10]~_Duplicate_1                                                                                                                                                                          ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[7][10]~SCLR_LUT                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[7][11]                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Mult7~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[7][11]                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[7][11]~_Duplicate_1                                                                                                                                                                          ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[7][11]~SCLR_LUT                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[7][12]                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Mult7~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[7][12]                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[7][12]~_Duplicate_1                                                                                                                                                                          ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[7][12]~SCLR_LUT                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[7][13]                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Mult7~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[7][13]                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[7][13]~_Duplicate_1                                                                                                                                                                          ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[7][13]~SCLR_LUT                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[8][0]                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Mult8~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[8][0]                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[8][0]~_Duplicate_1                                                                                                                                                                           ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[8][0]~SCLR_LUT                                                                                                                                                                     ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[8][1]                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Mult8~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[8][1]                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[8][1]~_Duplicate_1                                                                                                                                                                           ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[8][1]~SCLR_LUT                                                                                                                                                                     ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[8][2]                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Mult8~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[8][2]                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[8][2]~_Duplicate_1                                                                                                                                                                           ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[8][2]~SCLR_LUT                                                                                                                                                                     ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[8][3]                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Mult8~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[8][3]                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[8][3]~_Duplicate_1                                                                                                                                                                           ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[8][3]~SCLR_LUT                                                                                                                                                                     ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[8][4]                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Mult8~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[8][4]                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[8][4]~_Duplicate_1                                                                                                                                                                           ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[8][4]~SCLR_LUT                                                                                                                                                                     ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[8][5]                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Mult8~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[8][5]                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[8][5]~_Duplicate_1                                                                                                                                                                           ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[8][5]~SCLR_LUT                                                                                                                                                                     ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[8][6]                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Mult8~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[8][6]                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[8][6]~_Duplicate_1                                                                                                                                                                           ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[8][6]~SCLR_LUT                                                                                                                                                                     ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[8][7]                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Mult8~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[8][7]                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[8][7]~_Duplicate_1                                                                                                                                                                           ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[8][7]~SCLR_LUT                                                                                                                                                                     ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[8][8]                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Mult8~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[8][8]                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[8][8]~_Duplicate_1                                                                                                                                                                           ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[8][8]~SCLR_LUT                                                                                                                                                                     ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[8][9]                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Mult8~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[8][9]                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[8][9]~_Duplicate_1                                                                                                                                                                           ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[8][9]~SCLR_LUT                                                                                                                                                                     ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[8][10]                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Mult8~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[8][10]                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[8][10]~_Duplicate_1                                                                                                                                                                          ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[8][10]~SCLR_LUT                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[8][11]                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Mult8~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[8][11]                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[8][11]~_Duplicate_1                                                                                                                                                                          ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[8][11]~SCLR_LUT                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[8][12]                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Mult8~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[8][12]                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[8][12]~_Duplicate_1                                                                                                                                                                          ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[8][12]~SCLR_LUT                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[8][13]                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Mult8~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[8][13]                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[8][13]~_Duplicate_1                                                                                                                                                                          ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[8][13]~SCLR_LUT                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[9][0]                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Mult9~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[9][0]                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[9][0]~_Duplicate_1                                                                                                                                                                           ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[9][0]~SCLR_LUT                                                                                                                                                                     ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[9][1]                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Mult9~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[9][1]                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[9][1]~_Duplicate_1                                                                                                                                                                           ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[9][1]~SCLR_LUT                                                                                                                                                                     ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[9][2]                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Mult9~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[9][2]                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[9][2]~_Duplicate_1                                                                                                                                                                           ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[9][2]~SCLR_LUT                                                                                                                                                                     ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[9][3]                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Mult9~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[9][3]                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[9][3]~_Duplicate_1                                                                                                                                                                           ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[9][3]~SCLR_LUT                                                                                                                                                                     ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[9][4]                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Mult9~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[9][4]                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[9][4]~_Duplicate_1                                                                                                                                                                           ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[9][4]~SCLR_LUT                                                                                                                                                                     ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[9][5]                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Mult9~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[9][5]                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[9][5]~_Duplicate_1                                                                                                                                                                           ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[9][5]~SCLR_LUT                                                                                                                                                                     ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[9][6]                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Mult9~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[9][6]                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[9][6]~_Duplicate_1                                                                                                                                                                           ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[9][6]~SCLR_LUT                                                                                                                                                                     ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[9][7]                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Mult9~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[9][7]                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[9][7]~_Duplicate_1                                                                                                                                                                           ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[9][7]~SCLR_LUT                                                                                                                                                                     ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[9][8]                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Mult9~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[9][8]                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[9][8]~_Duplicate_1                                                                                                                                                                           ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[9][8]~SCLR_LUT                                                                                                                                                                     ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[9][9]                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Mult9~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[9][9]                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[9][9]~_Duplicate_1                                                                                                                                                                           ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[9][9]~SCLR_LUT                                                                                                                                                                     ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[9][10]                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Mult9~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[9][10]                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[9][10]~_Duplicate_1                                                                                                                                                                          ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[9][10]~SCLR_LUT                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[9][11]                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Mult9~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[9][11]                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[9][11]~_Duplicate_1                                                                                                                                                                          ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[9][11]~SCLR_LUT                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[9][12]                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Mult9~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[9][12]                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[9][12]~_Duplicate_1                                                                                                                                                                          ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[9][12]~SCLR_LUT                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[9][13]                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Mult9~8                                                                                                                                                                                               ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[9][13]                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[9][13]~_Duplicate_1                                                                                                                                                                          ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[9][13]~SCLR_LUT                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[10][0]                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Mult10~8                                                                                                                                                                                              ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[10][0]                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[10][0]~_Duplicate_1                                                                                                                                                                          ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[10][0]~SCLR_LUT                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[10][1]                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Mult10~8                                                                                                                                                                                              ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[10][1]                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[10][1]~_Duplicate_1                                                                                                                                                                          ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[10][1]~SCLR_LUT                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[10][2]                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Mult10~8                                                                                                                                                                                              ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[10][2]                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[10][2]~_Duplicate_1                                                                                                                                                                          ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[10][2]~SCLR_LUT                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[10][3]                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Mult10~8                                                                                                                                                                                              ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[10][3]                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[10][3]~_Duplicate_1                                                                                                                                                                          ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[10][3]~SCLR_LUT                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[10][4]                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Mult10~8                                                                                                                                                                                              ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[10][4]                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[10][4]~_Duplicate_1                                                                                                                                                                          ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[10][4]~SCLR_LUT                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[10][5]                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Mult10~8                                                                                                                                                                                              ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[10][5]                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[10][5]~_Duplicate_1                                                                                                                                                                          ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[10][5]~SCLR_LUT                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[10][6]                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Mult10~8                                                                                                                                                                                              ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[10][6]                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[10][6]~_Duplicate_1                                                                                                                                                                          ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[10][6]~SCLR_LUT                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[10][7]                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Mult10~8                                                                                                                                                                                              ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[10][7]                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[10][7]~_Duplicate_1                                                                                                                                                                          ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[10][7]~SCLR_LUT                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[10][8]                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Mult10~8                                                                                                                                                                                              ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[10][8]                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[10][8]~_Duplicate_1                                                                                                                                                                          ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[10][8]~SCLR_LUT                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[10][9]                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Mult10~8                                                                                                                                                                                              ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[10][9]                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[10][9]~_Duplicate_1                                                                                                                                                                          ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[10][9]~SCLR_LUT                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[10][10]                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Mult10~8                                                                                                                                                                                              ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[10][10]                                                                                                                                                                            ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[10][10]~_Duplicate_1                                                                                                                                                                         ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[10][10]~SCLR_LUT                                                                                                                                                                   ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[10][11]                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Mult10~8                                                                                                                                                                                              ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[10][11]                                                                                                                                                                            ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[10][11]~_Duplicate_1                                                                                                                                                                         ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[10][11]~SCLR_LUT                                                                                                                                                                   ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[10][12]                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Mult10~8                                                                                                                                                                                              ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[10][12]                                                                                                                                                                            ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[10][12]~_Duplicate_1                                                                                                                                                                         ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[10][12]~SCLR_LUT                                                                                                                                                                   ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[10][13]                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Mult10~8                                                                                                                                                                                              ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[10][13]                                                                                                                                                                            ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[10][13]~_Duplicate_1                                                                                                                                                                         ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[10][13]~SCLR_LUT                                                                                                                                                                   ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[11][0]                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Mult11~8                                                                                                                                                                                              ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[11][0]                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[11][0]~_Duplicate_1                                                                                                                                                                          ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[11][0]~SCLR_LUT                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[11][1]                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Mult11~8                                                                                                                                                                                              ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[11][1]                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[11][1]~_Duplicate_1                                                                                                                                                                          ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[11][1]~SCLR_LUT                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[11][2]                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Mult11~8                                                                                                                                                                                              ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[11][2]                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[11][2]~_Duplicate_1                                                                                                                                                                          ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[11][2]~SCLR_LUT                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[11][3]                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Mult11~8                                                                                                                                                                                              ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[11][3]                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[11][3]~_Duplicate_1                                                                                                                                                                          ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[11][3]~SCLR_LUT                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[11][4]                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Mult11~8                                                                                                                                                                                              ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[11][4]                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[11][4]~_Duplicate_1                                                                                                                                                                          ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[11][4]~SCLR_LUT                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[11][5]                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Mult11~8                                                                                                                                                                                              ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[11][5]                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[11][5]~_Duplicate_1                                                                                                                                                                          ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[11][5]~SCLR_LUT                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[11][6]                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Mult11~8                                                                                                                                                                                              ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[11][6]                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[11][6]~_Duplicate_1                                                                                                                                                                          ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[11][6]~SCLR_LUT                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[11][7]                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Mult11~8                                                                                                                                                                                              ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[11][7]                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[11][7]~_Duplicate_1                                                                                                                                                                          ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[11][7]~SCLR_LUT                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[11][8]                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Mult11~8                                                                                                                                                                                              ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[11][8]                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[11][8]~_Duplicate_1                                                                                                                                                                          ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[11][8]~SCLR_LUT                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[11][9]                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Mult11~8                                                                                                                                                                                              ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[11][9]                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[11][9]~_Duplicate_1                                                                                                                                                                          ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[11][9]~SCLR_LUT                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[11][10]                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Mult11~8                                                                                                                                                                                              ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[11][10]                                                                                                                                                                            ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[11][10]~_Duplicate_1                                                                                                                                                                         ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[11][10]~SCLR_LUT                                                                                                                                                                   ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[11][11]                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Mult11~8                                                                                                                                                                                              ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[11][11]                                                                                                                                                                            ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[11][11]~_Duplicate_1                                                                                                                                                                         ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[11][11]~SCLR_LUT                                                                                                                                                                   ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[11][12]                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Mult11~8                                                                                                                                                                                              ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[11][12]                                                                                                                                                                            ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[11][12]~_Duplicate_1                                                                                                                                                                         ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[11][12]~SCLR_LUT                                                                                                                                                                   ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[11][13]                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Mult11~8                                                                                                                                                                                              ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[11][13]                                                                                                                                                                            ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[11][13]~_Duplicate_1                                                                                                                                                                         ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[11][13]~SCLR_LUT                                                                                                                                                                   ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[12][0]                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Mult12~8                                                                                                                                                                                              ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[12][0]                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[12][0]~_Duplicate_1                                                                                                                                                                          ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[12][0]~SCLR_LUT                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[12][1]                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Mult12~8                                                                                                                                                                                              ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[12][1]                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[12][1]~_Duplicate_1                                                                                                                                                                          ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[12][1]~SCLR_LUT                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[12][2]                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Mult12~8                                                                                                                                                                                              ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[12][2]                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[12][2]~_Duplicate_1                                                                                                                                                                          ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[12][2]~SCLR_LUT                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[12][3]                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Mult12~8                                                                                                                                                                                              ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[12][3]                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[12][3]~_Duplicate_1                                                                                                                                                                          ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[12][3]~SCLR_LUT                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[12][4]                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Mult12~8                                                                                                                                                                                              ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[12][4]                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[12][4]~_Duplicate_1                                                                                                                                                                          ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[12][4]~SCLR_LUT                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[12][5]                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Mult12~8                                                                                                                                                                                              ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[12][5]                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[12][5]~_Duplicate_1                                                                                                                                                                          ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[12][5]~SCLR_LUT                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[12][6]                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Mult12~8                                                                                                                                                                                              ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[12][6]                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[12][6]~_Duplicate_1                                                                                                                                                                          ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[12][6]~SCLR_LUT                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[12][7]                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Mult12~8                                                                                                                                                                                              ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[12][7]                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[12][7]~_Duplicate_1                                                                                                                                                                          ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[12][7]~SCLR_LUT                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[12][8]                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Mult12~8                                                                                                                                                                                              ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[12][8]                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[12][8]~_Duplicate_1                                                                                                                                                                          ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[12][8]~SCLR_LUT                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[12][9]                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Mult12~8                                                                                                                                                                                              ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[12][9]                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[12][9]~_Duplicate_1                                                                                                                                                                          ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[12][9]~SCLR_LUT                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[12][10]                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Mult12~8                                                                                                                                                                                              ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[12][10]                                                                                                                                                                            ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[12][10]~_Duplicate_1                                                                                                                                                                         ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[12][10]~SCLR_LUT                                                                                                                                                                   ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[12][11]                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Mult12~8                                                                                                                                                                                              ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[12][11]                                                                                                                                                                            ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[12][11]~_Duplicate_1                                                                                                                                                                         ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[12][11]~SCLR_LUT                                                                                                                                                                   ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[12][12]                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Mult12~8                                                                                                                                                                                              ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[12][12]                                                                                                                                                                            ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[12][12]~_Duplicate_1                                                                                                                                                                         ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[12][12]~SCLR_LUT                                                                                                                                                                   ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[12][13]                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Mult12~8                                                                                                                                                                                              ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[12][13]                                                                                                                                                                            ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[12][13]~_Duplicate_1                                                                                                                                                                         ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[12][13]~SCLR_LUT                                                                                                                                                                   ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[13][0]                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Mult13~8                                                                                                                                                                                              ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[13][0]                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[13][0]~_Duplicate_1                                                                                                                                                                          ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[13][0]~SCLR_LUT                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[13][1]                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Mult13~8                                                                                                                                                                                              ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[13][1]                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[13][1]~_Duplicate_1                                                                                                                                                                          ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[13][1]~SCLR_LUT                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[13][2]                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Mult13~8                                                                                                                                                                                              ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[13][2]                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[13][2]~_Duplicate_1                                                                                                                                                                          ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[13][2]~SCLR_LUT                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[13][3]                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Mult13~8                                                                                                                                                                                              ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[13][3]                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[13][3]~_Duplicate_1                                                                                                                                                                          ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[13][3]~SCLR_LUT                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[13][4]                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Mult13~8                                                                                                                                                                                              ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[13][4]                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[13][4]~_Duplicate_1                                                                                                                                                                          ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[13][4]~SCLR_LUT                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[13][5]                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Mult13~8                                                                                                                                                                                              ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[13][5]                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[13][5]~_Duplicate_1                                                                                                                                                                          ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[13][5]~SCLR_LUT                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[13][6]                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Mult13~8                                                                                                                                                                                              ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[13][6]                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[13][6]~_Duplicate_1                                                                                                                                                                          ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[13][6]~SCLR_LUT                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[13][7]                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Mult13~8                                                                                                                                                                                              ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[13][7]                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[13][7]~_Duplicate_1                                                                                                                                                                          ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[13][7]~SCLR_LUT                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[13][8]                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Mult13~8                                                                                                                                                                                              ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[13][8]                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[13][8]~_Duplicate_1                                                                                                                                                                          ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[13][8]~SCLR_LUT                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[13][9]                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Mult13~8                                                                                                                                                                                              ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[13][9]                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[13][9]~_Duplicate_1                                                                                                                                                                          ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[13][9]~SCLR_LUT                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[13][10]                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Mult13~8                                                                                                                                                                                              ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[13][10]                                                                                                                                                                            ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[13][10]~_Duplicate_1                                                                                                                                                                         ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[13][10]~SCLR_LUT                                                                                                                                                                   ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[13][11]                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Mult13~8                                                                                                                                                                                              ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[13][11]                                                                                                                                                                            ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[13][11]~_Duplicate_1                                                                                                                                                                         ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[13][11]~SCLR_LUT                                                                                                                                                                   ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[13][12]                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Mult13~8                                                                                                                                                                                              ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[13][12]                                                                                                                                                                            ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[13][12]~_Duplicate_1                                                                                                                                                                         ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[13][12]~SCLR_LUT                                                                                                                                                                   ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[13][13]                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Mult13~8                                                                                                                                                                                              ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[13][13]                                                                                                                                                                            ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[13][13]~_Duplicate_1                                                                                                                                                                         ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[13][13]~SCLR_LUT                                                                                                                                                                   ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[14][0]                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Mult14~8                                                                                                                                                                                              ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[14][0]                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[14][0]~_Duplicate_1                                                                                                                                                                          ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[14][0]~SCLR_LUT                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[14][1]                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Mult14~8                                                                                                                                                                                              ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[14][1]                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[14][1]~_Duplicate_1                                                                                                                                                                          ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[14][1]~SCLR_LUT                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[14][2]                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Mult14~8                                                                                                                                                                                              ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[14][2]                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[14][2]~_Duplicate_1                                                                                                                                                                          ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[14][2]~SCLR_LUT                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[14][3]                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Mult14~8                                                                                                                                                                                              ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[14][3]                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[14][3]~_Duplicate_1                                                                                                                                                                          ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[14][3]~SCLR_LUT                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[14][4]                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Mult14~8                                                                                                                                                                                              ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[14][4]                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[14][4]~_Duplicate_1                                                                                                                                                                          ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[14][4]~SCLR_LUT                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[14][5]                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Mult14~8                                                                                                                                                                                              ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[14][5]                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[14][5]~_Duplicate_1                                                                                                                                                                          ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[14][5]~SCLR_LUT                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[14][6]                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Mult14~8                                                                                                                                                                                              ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[14][6]                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[14][6]~_Duplicate_1                                                                                                                                                                          ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[14][6]~SCLR_LUT                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[14][7]                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Mult14~8                                                                                                                                                                                              ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[14][7]                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[14][7]~_Duplicate_1                                                                                                                                                                          ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[14][7]~SCLR_LUT                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[14][8]                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Mult14~8                                                                                                                                                                                              ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[14][8]                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[14][8]~_Duplicate_1                                                                                                                                                                          ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[14][8]~SCLR_LUT                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[14][9]                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Mult14~8                                                                                                                                                                                              ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[14][9]                                                                                                                                                                             ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[14][9]~_Duplicate_1                                                                                                                                                                          ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[14][9]~SCLR_LUT                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[14][10]                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Mult14~8                                                                                                                                                                                              ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[14][10]                                                                                                                                                                            ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[14][10]~_Duplicate_1                                                                                                                                                                         ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[14][10]~SCLR_LUT                                                                                                                                                                   ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[14][11]                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Mult14~8                                                                                                                                                                                              ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[14][11]                                                                                                                                                                            ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[14][11]~_Duplicate_1                                                                                                                                                                         ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[14][11]~SCLR_LUT                                                                                                                                                                   ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[14][12]                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Mult14~8                                                                                                                                                                                              ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[14][12]                                                                                                                                                                            ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[14][12]~_Duplicate_1                                                                                                                                                                         ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[14][12]~SCLR_LUT                                                                                                                                                                   ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[14][13]                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Mult14~8                                                                                                                                                                                              ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[14][13]                                                                                                                                                                            ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[14][13]~_Duplicate_1                                                                                                                                                                         ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[14][13]~SCLR_LUT                                                                                                                                                                   ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[15][0]                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Mult15~8                                                                                                                                                                                              ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[15][0]~SCLR_LUT                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[15][1]                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Mult15~8                                                                                                                                                                                              ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[15][1]~SCLR_LUT                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[15][2]                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Mult15~8                                                                                                                                                                                              ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[15][2]~SCLR_LUT                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[15][3]                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Mult15~8                                                                                                                                                                                              ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[15][3]~SCLR_LUT                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[15][4]                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Mult15~8                                                                                                                                                                                              ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[15][4]~SCLR_LUT                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[15][5]                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Mult15~8                                                                                                                                                                                              ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[15][5]~SCLR_LUT                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[15][6]                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Mult15~8                                                                                                                                                                                              ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[15][6]~SCLR_LUT                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[15][7]                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Mult15~8                                                                                                                                                                                              ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[15][7]~SCLR_LUT                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[15][8]                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Mult15~8                                                                                                                                                                                              ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[15][8]~SCLR_LUT                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[15][9]                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Mult15~8                                                                                                                                                                                              ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[15][9]~SCLR_LUT                                                                                                                                                                    ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[15][10]                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Mult15~8                                                                                                                                                                                              ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[15][10]~SCLR_LUT                                                                                                                                                                   ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[15][11]                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Mult15~8                                                                                                                                                                                              ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[15][11]~SCLR_LUT                                                                                                                                                                   ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[15][12]                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Mult15~8                                                                                                                                                                                              ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[15][12]~SCLR_LUT                                                                                                                                                                   ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[15][13]                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Mult15~8                                                                                                                                                                                              ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[15][13]~SCLR_LUT                                                                                                                                                                   ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[0][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Mult0~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[0][0]                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[0][0]~_Duplicate_1                                                                                                                                                                                ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[0][0]~SCLR_LUT                                                                                                                                                                          ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[0][0]~_Duplicate_1                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Mult0~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[0][0]~_Duplicate_1                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[0][0]~_Duplicate_2                                                                                                                                                                                ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[0][0]~_Duplicate_2                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Mult0~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[0][0]~_Duplicate_2                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[0][0]~_Duplicate_3                                                                                                                                                                                ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[0][0]~_Duplicate_3                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Mult0~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[0][0]~_Duplicate_3                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[0][0]~_Duplicate_4                                                                                                                                                                                ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[0][0]~_Duplicate_4                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Mult0~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[0][0]~_Duplicate_4                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[0][0]~_Duplicate_5                                                                                                                                                                                ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[0][0]~_Duplicate_5                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Mult0~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[0][0]~_Duplicate_5                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[0][0]~_Duplicate_6                                                                                                                                                                                ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[0][0]~_Duplicate_6                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Mult0~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[0][0]~_Duplicate_6                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[0][0]~_Duplicate_7                                                                                                                                                                                ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[0][0]~_Duplicate_7                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Mult0~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[0][0]~_Duplicate_7                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[0][0]~_Duplicate_8                                                                                                                                                                                ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[0][0]~_Duplicate_8                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Mult0~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[0][0]~_Duplicate_8                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[0][0]~_Duplicate_9                                                                                                                                                                                ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[0][0]~_Duplicate_9                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Mult0~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[0][0]~_Duplicate_9                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[0][0]~_Duplicate_10                                                                                                                                                                               ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[0][0]~_Duplicate_10                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Mult0~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[0][0]~_Duplicate_10                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[0][0]~_Duplicate_11                                                                                                                                                                               ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[0][0]~_Duplicate_11                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Mult0~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[0][0]~_Duplicate_11                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[0][0]~_Duplicate_12                                                                                                                                                                               ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[0][0]~_Duplicate_12                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Mult0~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[0][0]~_Duplicate_12                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[0][0]~_Duplicate_13                                                                                                                                                                               ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[0][13]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Mult0~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[0][13]                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[0][13]~_Duplicate_1                                                                                                                                                                               ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[0][13]~SCLR_LUT                                                                                                                                                                         ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[1][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Mult1~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[1][0]                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[1][0]~_Duplicate_1                                                                                                                                                                                ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[1][0]~SCLR_LUT                                                                                                                                                                          ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[1][0]~_Duplicate_1                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Mult1~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[1][0]~_Duplicate_1                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[1][0]~_Duplicate_2                                                                                                                                                                                ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[1][0]~_Duplicate_2                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Mult1~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[1][0]~_Duplicate_2                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[1][0]~_Duplicate_3                                                                                                                                                                                ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[1][0]~_Duplicate_3                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Mult1~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[1][0]~_Duplicate_3                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[1][0]~_Duplicate_4                                                                                                                                                                                ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[1][0]~_Duplicate_4                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Mult1~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[1][0]~_Duplicate_4                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[1][0]~_Duplicate_5                                                                                                                                                                                ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[1][0]~_Duplicate_5                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Mult1~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[1][0]~_Duplicate_5                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[1][0]~_Duplicate_6                                                                                                                                                                                ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[1][0]~_Duplicate_6                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Mult1~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[1][0]~_Duplicate_6                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[1][0]~_Duplicate_7                                                                                                                                                                                ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[1][0]~_Duplicate_7                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Mult1~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[1][0]~_Duplicate_7                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[1][0]~_Duplicate_8                                                                                                                                                                                ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[1][0]~_Duplicate_8                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Mult1~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[1][0]~_Duplicate_8                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[1][0]~_Duplicate_9                                                                                                                                                                                ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[1][0]~_Duplicate_9                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Mult1~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[1][0]~_Duplicate_9                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[1][0]~_Duplicate_10                                                                                                                                                                               ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[1][0]~_Duplicate_10                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Mult1~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[1][0]~_Duplicate_10                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[1][0]~_Duplicate_11                                                                                                                                                                               ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[1][0]~_Duplicate_11                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Mult1~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[1][0]~_Duplicate_11                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[1][0]~_Duplicate_12                                                                                                                                                                               ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[1][0]~_Duplicate_12                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Mult1~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[1][0]~_Duplicate_12                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[1][0]~_Duplicate_13                                                                                                                                                                               ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[1][13]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Mult1~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[1][13]                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[1][13]~_Duplicate_1                                                                                                                                                                               ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[1][13]~SCLR_LUT                                                                                                                                                                         ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[2][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Mult2~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[2][0]                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[2][0]~_Duplicate_1                                                                                                                                                                                ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[2][0]~SCLR_LUT                                                                                                                                                                          ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[2][0]~_Duplicate_1                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Mult2~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[2][0]~_Duplicate_1                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[2][0]~_Duplicate_2                                                                                                                                                                                ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[2][0]~_Duplicate_2                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Mult2~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[2][0]~_Duplicate_2                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[2][0]~_Duplicate_3                                                                                                                                                                                ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[2][0]~_Duplicate_3                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Mult2~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[2][0]~_Duplicate_3                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[2][0]~_Duplicate_4                                                                                                                                                                                ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[2][0]~_Duplicate_4                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Mult2~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[2][0]~_Duplicate_4                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[2][0]~_Duplicate_5                                                                                                                                                                                ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[2][0]~_Duplicate_5                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Mult2~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[2][0]~_Duplicate_5                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[2][0]~_Duplicate_6                                                                                                                                                                                ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[2][0]~_Duplicate_6                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Mult2~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[2][0]~_Duplicate_6                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[2][0]~_Duplicate_7                                                                                                                                                                                ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[2][0]~_Duplicate_7                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Mult2~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[2][0]~_Duplicate_7                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[2][0]~_Duplicate_8                                                                                                                                                                                ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[2][0]~_Duplicate_8                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Mult2~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[2][0]~_Duplicate_8                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[2][0]~_Duplicate_9                                                                                                                                                                                ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[2][0]~_Duplicate_9                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Mult2~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[2][0]~_Duplicate_9                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[2][0]~_Duplicate_10                                                                                                                                                                               ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[2][0]~_Duplicate_10                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Mult2~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[2][0]~_Duplicate_10                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[2][0]~_Duplicate_11                                                                                                                                                                               ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[2][0]~_Duplicate_11                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Mult2~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[2][0]~_Duplicate_11                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[2][0]~_Duplicate_12                                                                                                                                                                               ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[2][0]~_Duplicate_12                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Mult2~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[2][0]~_Duplicate_12                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[2][0]~_Duplicate_13                                                                                                                                                                               ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[2][13]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Mult2~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[2][13]                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[2][13]~_Duplicate_1                                                                                                                                                                               ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[2][13]~SCLR_LUT                                                                                                                                                                         ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[3][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Mult3~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[3][0]                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[3][0]~_Duplicate_1                                                                                                                                                                                ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[3][0]~SCLR_LUT                                                                                                                                                                          ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[3][0]~_Duplicate_1                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Mult3~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[3][0]~_Duplicate_1                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[3][0]~_Duplicate_2                                                                                                                                                                                ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[3][0]~_Duplicate_2                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Mult3~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[3][0]~_Duplicate_2                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[3][0]~_Duplicate_3                                                                                                                                                                                ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[3][0]~_Duplicate_3                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Mult3~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[3][0]~_Duplicate_3                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[3][0]~_Duplicate_4                                                                                                                                                                                ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[3][0]~_Duplicate_4                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Mult3~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[3][0]~_Duplicate_4                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[3][0]~_Duplicate_5                                                                                                                                                                                ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[3][0]~_Duplicate_5                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Mult3~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[3][0]~_Duplicate_5                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[3][0]~_Duplicate_6                                                                                                                                                                                ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[3][0]~_Duplicate_6                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Mult3~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[3][0]~_Duplicate_6                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[3][0]~_Duplicate_7                                                                                                                                                                                ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[3][0]~_Duplicate_7                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Mult3~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[3][0]~_Duplicate_7                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[3][0]~_Duplicate_8                                                                                                                                                                                ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[3][0]~_Duplicate_8                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Mult3~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[3][0]~_Duplicate_8                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[3][0]~_Duplicate_9                                                                                                                                                                                ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[3][0]~_Duplicate_9                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Mult3~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[3][0]~_Duplicate_9                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[3][0]~_Duplicate_10                                                                                                                                                                               ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[3][0]~_Duplicate_10                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Mult3~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[3][0]~_Duplicate_10                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[3][0]~_Duplicate_11                                                                                                                                                                               ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[3][0]~_Duplicate_11                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Mult3~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[3][0]~_Duplicate_11                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[3][0]~_Duplicate_12                                                                                                                                                                               ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[3][0]~_Duplicate_12                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Mult3~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[3][0]~_Duplicate_12                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[3][0]~_Duplicate_13                                                                                                                                                                               ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[3][13]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Mult3~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[3][13]                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[3][13]~_Duplicate_1                                                                                                                                                                               ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[3][13]~SCLR_LUT                                                                                                                                                                         ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[4][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Mult4~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[4][0]                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[4][0]~_Duplicate_1                                                                                                                                                                                ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[4][0]~SCLR_LUT                                                                                                                                                                          ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[4][0]~_Duplicate_1                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Mult4~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[4][0]~_Duplicate_1                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[4][0]~_Duplicate_2                                                                                                                                                                                ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[4][0]~_Duplicate_2                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Mult4~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[4][0]~_Duplicate_2                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[4][0]~_Duplicate_3                                                                                                                                                                                ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[4][0]~_Duplicate_3                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Mult4~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[4][0]~_Duplicate_3                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[4][0]~_Duplicate_4                                                                                                                                                                                ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[4][0]~_Duplicate_4                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Mult4~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[4][0]~_Duplicate_4                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[4][0]~_Duplicate_5                                                                                                                                                                                ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[4][0]~_Duplicate_5                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Mult4~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[4][0]~_Duplicate_5                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[4][0]~_Duplicate_6                                                                                                                                                                                ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[4][0]~_Duplicate_6                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Mult4~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[4][0]~_Duplicate_6                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[4][0]~_Duplicate_7                                                                                                                                                                                ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[4][0]~_Duplicate_7                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Mult4~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[4][0]~_Duplicate_7                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[4][0]~_Duplicate_8                                                                                                                                                                                ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[4][0]~_Duplicate_8                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Mult4~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[4][0]~_Duplicate_8                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[4][0]~_Duplicate_9                                                                                                                                                                                ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[4][0]~_Duplicate_9                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Mult4~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[4][0]~_Duplicate_9                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[4][0]~_Duplicate_10                                                                                                                                                                               ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[4][0]~_Duplicate_10                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Mult4~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[4][0]~_Duplicate_10                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[4][0]~_Duplicate_11                                                                                                                                                                               ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[4][0]~_Duplicate_11                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Mult4~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[4][0]~_Duplicate_11                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[4][0]~_Duplicate_12                                                                                                                                                                               ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[4][0]~_Duplicate_12                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Mult4~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[4][0]~_Duplicate_12                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[4][0]~_Duplicate_13                                                                                                                                                                               ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[4][13]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Mult4~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[4][13]                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[4][13]~_Duplicate_1                                                                                                                                                                               ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[4][13]~SCLR_LUT                                                                                                                                                                         ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[5][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Mult5~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[5][0]                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[5][0]~_Duplicate_1                                                                                                                                                                                ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[5][0]~SCLR_LUT                                                                                                                                                                          ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[5][0]~_Duplicate_1                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Mult5~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[5][0]~_Duplicate_1                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[5][0]~_Duplicate_2                                                                                                                                                                                ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[5][0]~_Duplicate_2                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Mult5~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[5][0]~_Duplicate_2                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[5][0]~_Duplicate_3                                                                                                                                                                                ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[5][0]~_Duplicate_3                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Mult5~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[5][0]~_Duplicate_3                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[5][0]~_Duplicate_4                                                                                                                                                                                ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[5][0]~_Duplicate_4                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Mult5~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[5][0]~_Duplicate_4                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[5][0]~_Duplicate_5                                                                                                                                                                                ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[5][0]~_Duplicate_5                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Mult5~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[5][0]~_Duplicate_5                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[5][0]~_Duplicate_6                                                                                                                                                                                ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[5][0]~_Duplicate_6                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Mult5~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[5][0]~_Duplicate_6                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[5][0]~_Duplicate_7                                                                                                                                                                                ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[5][0]~_Duplicate_7                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Mult5~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[5][0]~_Duplicate_7                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[5][0]~_Duplicate_8                                                                                                                                                                                ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[5][0]~_Duplicate_8                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Mult5~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[5][0]~_Duplicate_8                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[5][0]~_Duplicate_9                                                                                                                                                                                ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[5][0]~_Duplicate_9                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Mult5~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[5][0]~_Duplicate_9                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[5][0]~_Duplicate_10                                                                                                                                                                               ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[5][0]~_Duplicate_10                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Mult5~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[5][0]~_Duplicate_10                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[5][0]~_Duplicate_11                                                                                                                                                                               ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[5][0]~_Duplicate_11                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Mult5~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[5][0]~_Duplicate_11                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[5][0]~_Duplicate_12                                                                                                                                                                               ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[5][0]~_Duplicate_12                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Mult5~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[5][0]~_Duplicate_12                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[5][0]~_Duplicate_13                                                                                                                                                                               ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[5][13]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Mult5~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[5][13]                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[5][13]~_Duplicate_1                                                                                                                                                                               ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[5][13]~SCLR_LUT                                                                                                                                                                         ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[6][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Mult6~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[6][0]                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[6][0]~_Duplicate_1                                                                                                                                                                                ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[6][0]~SCLR_LUT                                                                                                                                                                          ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[6][0]~_Duplicate_1                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Mult6~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[6][0]~_Duplicate_1                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[6][0]~_Duplicate_2                                                                                                                                                                                ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[6][0]~_Duplicate_2                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Mult6~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[6][0]~_Duplicate_2                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[6][0]~_Duplicate_3                                                                                                                                                                                ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[6][0]~_Duplicate_3                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Mult6~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[6][0]~_Duplicate_3                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[6][0]~_Duplicate_4                                                                                                                                                                                ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[6][0]~_Duplicate_4                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Mult6~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[6][0]~_Duplicate_4                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[6][0]~_Duplicate_5                                                                                                                                                                                ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[6][0]~_Duplicate_5                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Mult6~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[6][0]~_Duplicate_5                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[6][0]~_Duplicate_6                                                                                                                                                                                ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[6][0]~_Duplicate_6                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Mult6~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[6][0]~_Duplicate_6                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[6][0]~_Duplicate_7                                                                                                                                                                                ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[6][0]~_Duplicate_7                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Mult6~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[6][0]~_Duplicate_7                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[6][0]~_Duplicate_8                                                                                                                                                                                ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[6][0]~_Duplicate_8                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Mult6~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[6][0]~_Duplicate_8                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[6][0]~_Duplicate_9                                                                                                                                                                                ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[6][0]~_Duplicate_9                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Mult6~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[6][0]~_Duplicate_9                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[6][0]~_Duplicate_10                                                                                                                                                                               ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[6][0]~_Duplicate_10                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Mult6~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[6][0]~_Duplicate_10                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[6][0]~_Duplicate_11                                                                                                                                                                               ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[6][0]~_Duplicate_11                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Mult6~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[6][0]~_Duplicate_11                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[6][0]~_Duplicate_12                                                                                                                                                                               ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[6][0]~_Duplicate_12                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Mult6~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[6][0]~_Duplicate_12                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[6][0]~_Duplicate_13                                                                                                                                                                               ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[6][13]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Mult6~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[6][13]                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[6][13]~_Duplicate_1                                                                                                                                                                               ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[6][13]~SCLR_LUT                                                                                                                                                                         ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[7][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Mult7~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[7][0]                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[7][0]~_Duplicate_1                                                                                                                                                                                ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[7][0]~SCLR_LUT                                                                                                                                                                          ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[7][0]~_Duplicate_1                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Mult7~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[7][0]~_Duplicate_1                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[7][0]~_Duplicate_2                                                                                                                                                                                ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[7][0]~_Duplicate_2                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Mult7~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[7][0]~_Duplicate_2                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[7][0]~_Duplicate_3                                                                                                                                                                                ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[7][0]~_Duplicate_3                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Mult7~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[7][0]~_Duplicate_3                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[7][0]~_Duplicate_4                                                                                                                                                                                ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[7][0]~_Duplicate_4                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Mult7~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[7][0]~_Duplicate_4                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[7][0]~_Duplicate_5                                                                                                                                                                                ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[7][0]~_Duplicate_5                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Mult7~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[7][0]~_Duplicate_5                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[7][0]~_Duplicate_6                                                                                                                                                                                ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[7][0]~_Duplicate_6                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Mult7~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[7][0]~_Duplicate_6                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[7][0]~_Duplicate_7                                                                                                                                                                                ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[7][0]~_Duplicate_7                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Mult7~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[7][0]~_Duplicate_7                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[7][0]~_Duplicate_8                                                                                                                                                                                ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[7][0]~_Duplicate_8                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Mult7~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[7][0]~_Duplicate_8                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[7][0]~_Duplicate_9                                                                                                                                                                                ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[7][0]~_Duplicate_9                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Mult7~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[7][0]~_Duplicate_9                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[7][0]~_Duplicate_10                                                                                                                                                                               ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[7][0]~_Duplicate_10                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Mult7~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[7][0]~_Duplicate_10                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[7][0]~_Duplicate_11                                                                                                                                                                               ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[7][0]~_Duplicate_11                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Mult7~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[7][0]~_Duplicate_11                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[7][0]~_Duplicate_12                                                                                                                                                                               ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[7][0]~_Duplicate_12                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Mult7~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[7][0]~_Duplicate_12                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[7][0]~_Duplicate_13                                                                                                                                                                               ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[7][13]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Mult7~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[7][13]                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[7][13]~_Duplicate_1                                                                                                                                                                               ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[7][13]~SCLR_LUT                                                                                                                                                                         ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[8][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Mult8~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[8][0]                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[8][0]~_Duplicate_1                                                                                                                                                                                ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[8][0]~SCLR_LUT                                                                                                                                                                          ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[8][0]~_Duplicate_1                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Mult8~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[8][0]~_Duplicate_1                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[8][0]~_Duplicate_2                                                                                                                                                                                ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[8][0]~_Duplicate_2                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Mult8~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[8][0]~_Duplicate_2                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[8][0]~_Duplicate_3                                                                                                                                                                                ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[8][0]~_Duplicate_3                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Mult8~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[8][0]~_Duplicate_3                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[8][0]~_Duplicate_4                                                                                                                                                                                ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[8][0]~_Duplicate_4                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Mult8~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[8][0]~_Duplicate_4                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[8][0]~_Duplicate_5                                                                                                                                                                                ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[8][0]~_Duplicate_5                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Mult8~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[8][0]~_Duplicate_5                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[8][0]~_Duplicate_6                                                                                                                                                                                ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[8][0]~_Duplicate_6                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Mult8~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[8][0]~_Duplicate_6                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[8][0]~_Duplicate_7                                                                                                                                                                                ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[8][0]~_Duplicate_7                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Mult8~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[8][0]~_Duplicate_7                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[8][0]~_Duplicate_8                                                                                                                                                                                ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[8][0]~_Duplicate_8                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Mult8~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[8][0]~_Duplicate_8                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[8][0]~_Duplicate_9                                                                                                                                                                                ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[8][0]~_Duplicate_9                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Mult8~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[8][0]~_Duplicate_9                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[8][0]~_Duplicate_10                                                                                                                                                                               ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[8][0]~_Duplicate_10                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Mult8~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[8][0]~_Duplicate_10                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[8][0]~_Duplicate_11                                                                                                                                                                               ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[8][0]~_Duplicate_11                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Mult8~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[8][0]~_Duplicate_11                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[8][0]~_Duplicate_12                                                                                                                                                                               ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[8][0]~_Duplicate_12                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Mult8~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[8][0]~_Duplicate_12                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[8][0]~_Duplicate_13                                                                                                                                                                               ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[8][13]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Mult8~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[8][13]                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[8][13]~_Duplicate_1                                                                                                                                                                               ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[8][13]~SCLR_LUT                                                                                                                                                                         ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[9][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Mult9~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[9][0]                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[9][0]~_Duplicate_1                                                                                                                                                                                ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[9][0]~SCLR_LUT                                                                                                                                                                          ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[9][0]~_Duplicate_1                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Mult9~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[9][0]~_Duplicate_1                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[9][0]~_Duplicate_2                                                                                                                                                                                ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[9][0]~_Duplicate_2                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Mult9~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[9][0]~_Duplicate_2                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[9][0]~_Duplicate_3                                                                                                                                                                                ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[9][0]~_Duplicate_3                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Mult9~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[9][0]~_Duplicate_3                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[9][0]~_Duplicate_4                                                                                                                                                                                ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[9][0]~_Duplicate_4                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Mult9~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[9][0]~_Duplicate_4                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[9][0]~_Duplicate_5                                                                                                                                                                                ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[9][0]~_Duplicate_5                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Mult9~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[9][0]~_Duplicate_5                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[9][0]~_Duplicate_6                                                                                                                                                                                ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[9][0]~_Duplicate_6                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Mult9~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[9][0]~_Duplicate_6                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[9][0]~_Duplicate_7                                                                                                                                                                                ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[9][0]~_Duplicate_7                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Mult9~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[9][0]~_Duplicate_7                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[9][0]~_Duplicate_8                                                                                                                                                                                ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[9][0]~_Duplicate_8                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Mult9~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[9][0]~_Duplicate_8                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[9][0]~_Duplicate_9                                                                                                                                                                                ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[9][0]~_Duplicate_9                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Mult9~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[9][0]~_Duplicate_9                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[9][0]~_Duplicate_10                                                                                                                                                                               ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[9][0]~_Duplicate_10                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Mult9~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[9][0]~_Duplicate_10                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[9][0]~_Duplicate_11                                                                                                                                                                               ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[9][0]~_Duplicate_11                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Mult9~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[9][0]~_Duplicate_11                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[9][0]~_Duplicate_12                                                                                                                                                                               ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[9][0]~_Duplicate_12                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Mult9~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[9][0]~_Duplicate_12                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[9][0]~_Duplicate_13                                                                                                                                                                               ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[9][13]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Mult9~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[9][13]                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[9][13]~_Duplicate_1                                                                                                                                                                               ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[9][13]~SCLR_LUT                                                                                                                                                                         ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[10][0]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Mult10~8                                                                                                                                                                                                   ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[10][0]                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[10][0]~_Duplicate_1                                                                                                                                                                               ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[10][0]~SCLR_LUT                                                                                                                                                                         ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[10][0]~_Duplicate_1                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Mult10~8                                                                                                                                                                                                   ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[10][0]~_Duplicate_1                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[10][0]~_Duplicate_2                                                                                                                                                                               ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[10][0]~_Duplicate_2                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Mult10~8                                                                                                                                                                                                   ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[10][0]~_Duplicate_2                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[10][0]~_Duplicate_3                                                                                                                                                                               ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[10][0]~_Duplicate_3                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Mult10~8                                                                                                                                                                                                   ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[10][0]~_Duplicate_3                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[10][0]~_Duplicate_4                                                                                                                                                                               ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[10][0]~_Duplicate_4                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Mult10~8                                                                                                                                                                                                   ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[10][0]~_Duplicate_4                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[10][0]~_Duplicate_5                                                                                                                                                                               ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[10][0]~_Duplicate_5                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Mult10~8                                                                                                                                                                                                   ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[10][0]~_Duplicate_5                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[10][0]~_Duplicate_6                                                                                                                                                                               ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[10][0]~_Duplicate_6                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Mult10~8                                                                                                                                                                                                   ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[10][0]~_Duplicate_6                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[10][0]~_Duplicate_7                                                                                                                                                                               ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[10][0]~_Duplicate_7                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Mult10~8                                                                                                                                                                                                   ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[10][0]~_Duplicate_7                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[10][0]~_Duplicate_8                                                                                                                                                                               ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[10][0]~_Duplicate_8                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Mult10~8                                                                                                                                                                                                   ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[10][0]~_Duplicate_8                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[10][0]~_Duplicate_9                                                                                                                                                                               ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[10][0]~_Duplicate_9                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Mult10~8                                                                                                                                                                                                   ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[10][0]~_Duplicate_9                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[10][0]~_Duplicate_10                                                                                                                                                                              ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[10][0]~_Duplicate_10                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Mult10~8                                                                                                                                                                                                   ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[10][0]~_Duplicate_10                                                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[10][0]~_Duplicate_11                                                                                                                                                                              ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[10][0]~_Duplicate_11                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Mult10~8                                                                                                                                                                                                   ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[10][0]~_Duplicate_11                                                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[10][0]~_Duplicate_12                                                                                                                                                                              ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[10][0]~_Duplicate_12                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Mult10~8                                                                                                                                                                                                   ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[10][0]~_Duplicate_12                                                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[10][0]~_Duplicate_13                                                                                                                                                                              ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[10][13]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Mult10~8                                                                                                                                                                                                   ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[10][13]                                                                                                                                                                                 ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[10][13]~_Duplicate_1                                                                                                                                                                              ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[10][13]~SCLR_LUT                                                                                                                                                                        ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[11][0]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Mult11~8                                                                                                                                                                                                   ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[11][0]                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[11][0]~_Duplicate_1                                                                                                                                                                               ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[11][0]~SCLR_LUT                                                                                                                                                                         ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[11][0]~_Duplicate_1                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Mult11~8                                                                                                                                                                                                   ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[11][0]~_Duplicate_1                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[11][0]~_Duplicate_2                                                                                                                                                                               ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[11][0]~_Duplicate_2                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Mult11~8                                                                                                                                                                                                   ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[11][0]~_Duplicate_2                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[11][0]~_Duplicate_3                                                                                                                                                                               ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[11][0]~_Duplicate_3                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Mult11~8                                                                                                                                                                                                   ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[11][0]~_Duplicate_3                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[11][0]~_Duplicate_4                                                                                                                                                                               ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[11][0]~_Duplicate_4                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Mult11~8                                                                                                                                                                                                   ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[11][0]~_Duplicate_4                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[11][0]~_Duplicate_5                                                                                                                                                                               ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[11][0]~_Duplicate_5                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Mult11~8                                                                                                                                                                                                   ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[11][0]~_Duplicate_5                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[11][0]~_Duplicate_6                                                                                                                                                                               ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[11][0]~_Duplicate_6                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Mult11~8                                                                                                                                                                                                   ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[11][0]~_Duplicate_6                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[11][0]~_Duplicate_7                                                                                                                                                                               ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[11][0]~_Duplicate_7                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Mult11~8                                                                                                                                                                                                   ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[11][0]~_Duplicate_7                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[11][0]~_Duplicate_8                                                                                                                                                                               ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[11][0]~_Duplicate_8                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Mult11~8                                                                                                                                                                                                   ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[11][0]~_Duplicate_8                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[11][0]~_Duplicate_9                                                                                                                                                                               ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[11][0]~_Duplicate_9                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Mult11~8                                                                                                                                                                                                   ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[11][0]~_Duplicate_9                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[11][0]~_Duplicate_10                                                                                                                                                                              ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[11][0]~_Duplicate_10                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Mult11~8                                                                                                                                                                                                   ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[11][0]~_Duplicate_10                                                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[11][0]~_Duplicate_11                                                                                                                                                                              ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[11][0]~_Duplicate_11                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Mult11~8                                                                                                                                                                                                   ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[11][0]~_Duplicate_11                                                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[11][0]~_Duplicate_12                                                                                                                                                                              ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[11][0]~_Duplicate_12                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Mult11~8                                                                                                                                                                                                   ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[11][0]~_Duplicate_12                                                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[11][0]~_Duplicate_13                                                                                                                                                                              ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[11][13]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Mult11~8                                                                                                                                                                                                   ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[11][13]                                                                                                                                                                                 ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[11][13]~_Duplicate_1                                                                                                                                                                              ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[11][13]~SCLR_LUT                                                                                                                                                                        ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[12][0]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Mult12~8                                                                                                                                                                                                   ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[12][0]                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[12][0]~_Duplicate_1                                                                                                                                                                               ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[12][0]~SCLR_LUT                                                                                                                                                                         ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[12][0]~_Duplicate_1                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Mult12~8                                                                                                                                                                                                   ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[12][0]~_Duplicate_1                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[12][0]~_Duplicate_2                                                                                                                                                                               ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[12][0]~_Duplicate_2                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Mult12~8                                                                                                                                                                                                   ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[12][0]~_Duplicate_2                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[12][0]~_Duplicate_3                                                                                                                                                                               ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[12][0]~_Duplicate_3                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Mult12~8                                                                                                                                                                                                   ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[12][0]~_Duplicate_3                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[12][0]~_Duplicate_4                                                                                                                                                                               ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[12][0]~_Duplicate_4                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Mult12~8                                                                                                                                                                                                   ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[12][0]~_Duplicate_4                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[12][0]~_Duplicate_5                                                                                                                                                                               ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[12][0]~_Duplicate_5                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Mult12~8                                                                                                                                                                                                   ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[12][0]~_Duplicate_5                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[12][0]~_Duplicate_6                                                                                                                                                                               ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[12][0]~_Duplicate_6                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Mult12~8                                                                                                                                                                                                   ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[12][0]~_Duplicate_6                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[12][0]~_Duplicate_7                                                                                                                                                                               ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[12][0]~_Duplicate_7                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Mult12~8                                                                                                                                                                                                   ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[12][0]~_Duplicate_7                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[12][0]~_Duplicate_8                                                                                                                                                                               ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[12][0]~_Duplicate_8                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Mult12~8                                                                                                                                                                                                   ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[12][0]~_Duplicate_8                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[12][0]~_Duplicate_9                                                                                                                                                                               ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[12][0]~_Duplicate_9                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Mult12~8                                                                                                                                                                                                   ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[12][0]~_Duplicate_9                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[12][0]~_Duplicate_10                                                                                                                                                                              ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[12][0]~_Duplicate_10                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Mult12~8                                                                                                                                                                                                   ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[12][0]~_Duplicate_10                                                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[12][0]~_Duplicate_11                                                                                                                                                                              ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[12][0]~_Duplicate_11                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Mult12~8                                                                                                                                                                                                   ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[12][0]~_Duplicate_11                                                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[12][0]~_Duplicate_12                                                                                                                                                                              ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[12][0]~_Duplicate_12                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Mult12~8                                                                                                                                                                                                   ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[12][0]~_Duplicate_12                                                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[12][0]~_Duplicate_13                                                                                                                                                                              ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[12][13]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Mult12~8                                                                                                                                                                                                   ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[12][13]                                                                                                                                                                                 ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[12][13]~_Duplicate_1                                                                                                                                                                              ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[12][13]~SCLR_LUT                                                                                                                                                                        ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[13][0]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Mult13~8                                                                                                                                                                                                   ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[13][0]                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[13][0]~_Duplicate_1                                                                                                                                                                               ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[13][0]~SCLR_LUT                                                                                                                                                                         ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[13][0]~_Duplicate_1                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Mult13~8                                                                                                                                                                                                   ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[13][0]~_Duplicate_1                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[13][0]~_Duplicate_2                                                                                                                                                                               ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[13][0]~_Duplicate_2                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Mult13~8                                                                                                                                                                                                   ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[13][0]~_Duplicate_2                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[13][0]~_Duplicate_3                                                                                                                                                                               ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[13][0]~_Duplicate_3                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Mult13~8                                                                                                                                                                                                   ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[13][0]~_Duplicate_3                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[13][0]~_Duplicate_4                                                                                                                                                                               ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[13][0]~_Duplicate_4                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Mult13~8                                                                                                                                                                                                   ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[13][0]~_Duplicate_4                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[13][0]~_Duplicate_5                                                                                                                                                                               ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[13][0]~_Duplicate_5                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Mult13~8                                                                                                                                                                                                   ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[13][0]~_Duplicate_5                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[13][0]~_Duplicate_6                                                                                                                                                                               ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[13][0]~_Duplicate_6                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Mult13~8                                                                                                                                                                                                   ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[13][0]~_Duplicate_6                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[13][0]~_Duplicate_7                                                                                                                                                                               ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[13][0]~_Duplicate_7                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Mult13~8                                                                                                                                                                                                   ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[13][0]~_Duplicate_7                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[13][0]~_Duplicate_8                                                                                                                                                                               ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[13][0]~_Duplicate_8                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Mult13~8                                                                                                                                                                                                   ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[13][0]~_Duplicate_8                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[13][0]~_Duplicate_9                                                                                                                                                                               ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[13][0]~_Duplicate_9                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Mult13~8                                                                                                                                                                                                   ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[13][0]~_Duplicate_9                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[13][0]~_Duplicate_10                                                                                                                                                                              ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[13][0]~_Duplicate_10                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Mult13~8                                                                                                                                                                                                   ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[13][0]~_Duplicate_10                                                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[13][0]~_Duplicate_11                                                                                                                                                                              ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[13][0]~_Duplicate_11                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Mult13~8                                                                                                                                                                                                   ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[13][0]~_Duplicate_11                                                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[13][0]~_Duplicate_12                                                                                                                                                                              ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[13][0]~_Duplicate_12                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Mult13~8                                                                                                                                                                                                   ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[13][0]~_Duplicate_12                                                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[13][0]~_Duplicate_13                                                                                                                                                                              ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[13][13]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Mult13~8                                                                                                                                                                                                   ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[13][13]                                                                                                                                                                                 ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[13][13]~_Duplicate_1                                                                                                                                                                              ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[13][13]~SCLR_LUT                                                                                                                                                                        ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[14][0]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Mult14~8                                                                                                                                                                                                   ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[14][0]                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[14][0]~_Duplicate_1                                                                                                                                                                               ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[14][0]~SCLR_LUT                                                                                                                                                                         ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[14][0]~_Duplicate_1                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Mult14~8                                                                                                                                                                                                   ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[14][0]~_Duplicate_1                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[14][0]~_Duplicate_2                                                                                                                                                                               ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[14][0]~_Duplicate_2                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Mult14~8                                                                                                                                                                                                   ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[14][0]~_Duplicate_2                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[14][0]~_Duplicate_3                                                                                                                                                                               ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[14][0]~_Duplicate_3                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Mult14~8                                                                                                                                                                                                   ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[14][0]~_Duplicate_3                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[14][0]~_Duplicate_4                                                                                                                                                                               ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[14][0]~_Duplicate_4                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Mult14~8                                                                                                                                                                                                   ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[14][0]~_Duplicate_4                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[14][0]~_Duplicate_5                                                                                                                                                                               ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[14][0]~_Duplicate_5                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Mult14~8                                                                                                                                                                                                   ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[14][0]~_Duplicate_5                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[14][0]~_Duplicate_6                                                                                                                                                                               ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[14][0]~_Duplicate_6                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Mult14~8                                                                                                                                                                                                   ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[14][0]~_Duplicate_6                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[14][0]~_Duplicate_7                                                                                                                                                                               ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[14][0]~_Duplicate_7                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Mult14~8                                                                                                                                                                                                   ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[14][0]~_Duplicate_7                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[14][0]~_Duplicate_8                                                                                                                                                                               ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[14][0]~_Duplicate_8                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Mult14~8                                                                                                                                                                                                   ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[14][0]~_Duplicate_8                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[14][0]~_Duplicate_9                                                                                                                                                                               ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[14][0]~_Duplicate_9                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Mult14~8                                                                                                                                                                                                   ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[14][0]~_Duplicate_9                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[14][0]~_Duplicate_10                                                                                                                                                                              ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[14][0]~_Duplicate_10                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Mult14~8                                                                                                                                                                                                   ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[14][0]~_Duplicate_10                                                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[14][0]~_Duplicate_11                                                                                                                                                                              ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[14][0]~_Duplicate_11                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Mult14~8                                                                                                                                                                                                   ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[14][0]~_Duplicate_11                                                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[14][0]~_Duplicate_12                                                                                                                                                                              ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[14][0]~_Duplicate_12                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Mult14~8                                                                                                                                                                                                   ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[14][0]~_Duplicate_12                                                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[14][0]~_Duplicate_13                                                                                                                                                                              ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[14][13]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Mult14~8                                                                                                                                                                                                   ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[14][13]                                                                                                                                                                                 ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[14][13]~_Duplicate_1                                                                                                                                                                              ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[14][13]~SCLR_LUT                                                                                                                                                                        ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[15][0]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Mult15~8                                                                                                                                                                                                   ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[15][0]                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[15][0]~_Duplicate_1                                                                                                                                                                               ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[15][0]~SCLR_LUT                                                                                                                                                                         ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[15][0]~_Duplicate_1                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Mult15~8                                                                                                                                                                                                   ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[15][0]~_Duplicate_1                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[15][0]~_Duplicate_2                                                                                                                                                                               ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[15][0]~_Duplicate_2                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Mult15~8                                                                                                                                                                                                   ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[15][0]~_Duplicate_2                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[15][0]~_Duplicate_3                                                                                                                                                                               ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[15][0]~_Duplicate_3                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Mult15~8                                                                                                                                                                                                   ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[15][0]~_Duplicate_3                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[15][0]~_Duplicate_4                                                                                                                                                                               ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[15][0]~_Duplicate_4                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Mult15~8                                                                                                                                                                                                   ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[15][0]~_Duplicate_4                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[15][0]~_Duplicate_5                                                                                                                                                                               ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[15][0]~_Duplicate_5                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Mult15~8                                                                                                                                                                                                   ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[15][0]~_Duplicate_5                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[15][0]~_Duplicate_6                                                                                                                                                                               ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[15][0]~_Duplicate_6                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Mult15~8                                                                                                                                                                                                   ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[15][0]~_Duplicate_6                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[15][0]~_Duplicate_7                                                                                                                                                                               ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[15][0]~_Duplicate_7                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Mult15~8                                                                                                                                                                                                   ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[15][0]~_Duplicate_7                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[15][0]~_Duplicate_8                                                                                                                                                                               ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[15][0]~_Duplicate_8                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Mult15~8                                                                                                                                                                                                   ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[15][0]~_Duplicate_8                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[15][0]~_Duplicate_9                                                                                                                                                                               ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[15][0]~_Duplicate_9                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Mult15~8                                                                                                                                                                                                   ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[15][0]~_Duplicate_9                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[15][0]~_Duplicate_10                                                                                                                                                                              ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[15][0]~_Duplicate_10                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Mult15~8                                                                                                                                                                                                   ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[15][0]~_Duplicate_10                                                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[15][0]~_Duplicate_11                                                                                                                                                                              ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[15][0]~_Duplicate_11                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Mult15~8                                                                                                                                                                                                   ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[15][0]~_Duplicate_11                                                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[15][0]~_Duplicate_12                                                                                                                                                                              ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[15][0]~_Duplicate_12                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Mult15~8                                                                                                                                                                                                   ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[15][13]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Mult15~8                                                                                                                                                                                                   ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[15][13]~SCLR_LUT                                                                                                                                                                        ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[0][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Mult0~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[0][0]                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[0][0]~_Duplicate_1                                                                                                                                                                                ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[0][0]~SCLR_LUT                                                                                                                                                                          ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[0][0]~_Duplicate_1                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Mult0~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[0][0]~_Duplicate_1                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[0][0]~_Duplicate_2                                                                                                                                                                                ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[0][0]~_Duplicate_2                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Mult0~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[0][0]~_Duplicate_2                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[0][0]~_Duplicate_3                                                                                                                                                                                ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[0][0]~_Duplicate_3                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Mult0~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[0][0]~_Duplicate_3                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[0][0]~_Duplicate_4                                                                                                                                                                                ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[0][0]~_Duplicate_4                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Mult0~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[0][0]~_Duplicate_4                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[0][0]~_Duplicate_5                                                                                                                                                                                ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[0][0]~_Duplicate_5                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Mult0~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[0][0]~_Duplicate_5                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[0][0]~_Duplicate_6                                                                                                                                                                                ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[0][0]~_Duplicate_6                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Mult0~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[0][0]~_Duplicate_6                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[0][0]~_Duplicate_7                                                                                                                                                                                ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[0][0]~_Duplicate_7                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Mult0~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[0][0]~_Duplicate_7                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[0][0]~_Duplicate_8                                                                                                                                                                                ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[0][0]~_Duplicate_8                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Mult0~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[0][0]~_Duplicate_8                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[0][0]~_Duplicate_9                                                                                                                                                                                ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[0][0]~_Duplicate_9                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Mult0~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[0][0]~_Duplicate_9                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[0][0]~_Duplicate_10                                                                                                                                                                               ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[0][0]~_Duplicate_10                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Mult0~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[0][0]~_Duplicate_10                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[0][0]~_Duplicate_11                                                                                                                                                                               ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[0][0]~_Duplicate_11                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Mult0~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[0][0]~_Duplicate_11                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[0][0]~_Duplicate_12                                                                                                                                                                               ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[0][0]~_Duplicate_12                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Mult0~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[0][0]~_Duplicate_12                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[0][0]~_Duplicate_13                                                                                                                                                                               ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[0][13]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Mult0~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[0][13]                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[0][13]~_Duplicate_1                                                                                                                                                                               ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[0][13]~SCLR_LUT                                                                                                                                                                         ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[1][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Mult1~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[1][0]                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[1][0]~_Duplicate_1                                                                                                                                                                                ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[1][0]~SCLR_LUT                                                                                                                                                                          ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[1][0]~_Duplicate_1                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Mult1~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[1][0]~_Duplicate_1                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[1][0]~_Duplicate_2                                                                                                                                                                                ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[1][0]~_Duplicate_2                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Mult1~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[1][0]~_Duplicate_2                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[1][0]~_Duplicate_3                                                                                                                                                                                ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[1][0]~_Duplicate_3                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Mult1~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[1][0]~_Duplicate_3                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[1][0]~_Duplicate_4                                                                                                                                                                                ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[1][0]~_Duplicate_4                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Mult1~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[1][0]~_Duplicate_4                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[1][0]~_Duplicate_5                                                                                                                                                                                ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[1][0]~_Duplicate_5                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Mult1~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[1][0]~_Duplicate_5                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[1][0]~_Duplicate_6                                                                                                                                                                                ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[1][0]~_Duplicate_6                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Mult1~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[1][0]~_Duplicate_6                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[1][0]~_Duplicate_7                                                                                                                                                                                ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[1][0]~_Duplicate_7                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Mult1~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[1][0]~_Duplicate_7                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[1][0]~_Duplicate_8                                                                                                                                                                                ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[1][0]~_Duplicate_8                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Mult1~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[1][0]~_Duplicate_8                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[1][0]~_Duplicate_9                                                                                                                                                                                ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[1][0]~_Duplicate_9                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Mult1~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[1][0]~_Duplicate_9                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[1][0]~_Duplicate_10                                                                                                                                                                               ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[1][0]~_Duplicate_10                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Mult1~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[1][0]~_Duplicate_10                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[1][0]~_Duplicate_11                                                                                                                                                                               ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[1][0]~_Duplicate_11                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Mult1~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[1][0]~_Duplicate_11                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[1][0]~_Duplicate_12                                                                                                                                                                               ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[1][0]~_Duplicate_12                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Mult1~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[1][0]~_Duplicate_12                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[1][0]~_Duplicate_13                                                                                                                                                                               ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[1][13]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Mult1~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[1][13]                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[1][13]~_Duplicate_1                                                                                                                                                                               ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[1][13]~SCLR_LUT                                                                                                                                                                         ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[2][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Mult2~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[2][0]                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[2][0]~_Duplicate_1                                                                                                                                                                                ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[2][0]~SCLR_LUT                                                                                                                                                                          ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[2][0]~_Duplicate_1                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Mult2~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[2][0]~_Duplicate_1                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[2][0]~_Duplicate_2                                                                                                                                                                                ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[2][0]~_Duplicate_2                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Mult2~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[2][0]~_Duplicate_2                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[2][0]~_Duplicate_3                                                                                                                                                                                ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[2][0]~_Duplicate_3                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Mult2~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[2][0]~_Duplicate_3                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[2][0]~_Duplicate_4                                                                                                                                                                                ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[2][0]~_Duplicate_4                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Mult2~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[2][0]~_Duplicate_4                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[2][0]~_Duplicate_5                                                                                                                                                                                ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[2][0]~_Duplicate_5                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Mult2~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[2][0]~_Duplicate_5                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[2][0]~_Duplicate_6                                                                                                                                                                                ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[2][0]~_Duplicate_6                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Mult2~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[2][0]~_Duplicate_6                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[2][0]~_Duplicate_7                                                                                                                                                                                ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[2][0]~_Duplicate_7                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Mult2~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[2][0]~_Duplicate_7                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[2][0]~_Duplicate_8                                                                                                                                                                                ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[2][0]~_Duplicate_8                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Mult2~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[2][0]~_Duplicate_8                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[2][0]~_Duplicate_9                                                                                                                                                                                ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[2][0]~_Duplicate_9                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Mult2~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[2][0]~_Duplicate_9                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[2][0]~_Duplicate_10                                                                                                                                                                               ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[2][0]~_Duplicate_10                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Mult2~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[2][0]~_Duplicate_10                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[2][0]~_Duplicate_11                                                                                                                                                                               ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[2][0]~_Duplicate_11                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Mult2~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[2][0]~_Duplicate_11                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[2][0]~_Duplicate_12                                                                                                                                                                               ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[2][0]~_Duplicate_12                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Mult2~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[2][0]~_Duplicate_12                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[2][0]~_Duplicate_13                                                                                                                                                                               ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[2][13]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Mult2~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[2][13]                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[2][13]~_Duplicate_1                                                                                                                                                                               ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[2][13]~SCLR_LUT                                                                                                                                                                         ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[3][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Mult3~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[3][0]                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[3][0]~_Duplicate_1                                                                                                                                                                                ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[3][0]~SCLR_LUT                                                                                                                                                                          ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[3][0]~_Duplicate_1                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Mult3~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[3][0]~_Duplicate_1                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[3][0]~_Duplicate_2                                                                                                                                                                                ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[3][0]~_Duplicate_2                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Mult3~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[3][0]~_Duplicate_2                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[3][0]~_Duplicate_3                                                                                                                                                                                ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[3][0]~_Duplicate_3                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Mult3~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[3][0]~_Duplicate_3                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[3][0]~_Duplicate_4                                                                                                                                                                                ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[3][0]~_Duplicate_4                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Mult3~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[3][0]~_Duplicate_4                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[3][0]~_Duplicate_5                                                                                                                                                                                ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[3][0]~_Duplicate_5                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Mult3~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[3][0]~_Duplicate_5                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[3][0]~_Duplicate_6                                                                                                                                                                                ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[3][0]~_Duplicate_6                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Mult3~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[3][0]~_Duplicate_6                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[3][0]~_Duplicate_7                                                                                                                                                                                ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[3][0]~_Duplicate_7                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Mult3~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[3][0]~_Duplicate_7                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[3][0]~_Duplicate_8                                                                                                                                                                                ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[3][0]~_Duplicate_8                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Mult3~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[3][0]~_Duplicate_8                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[3][0]~_Duplicate_9                                                                                                                                                                                ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[3][0]~_Duplicate_9                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Mult3~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[3][0]~_Duplicate_9                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[3][0]~_Duplicate_10                                                                                                                                                                               ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[3][0]~_Duplicate_10                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Mult3~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[3][0]~_Duplicate_10                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[3][0]~_Duplicate_11                                                                                                                                                                               ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[3][0]~_Duplicate_11                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Mult3~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[3][0]~_Duplicate_11                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[3][0]~_Duplicate_12                                                                                                                                                                               ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[3][0]~_Duplicate_12                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Mult3~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[3][0]~_Duplicate_12                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[3][0]~_Duplicate_13                                                                                                                                                                               ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[3][13]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Mult3~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[3][13]                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[3][13]~_Duplicate_1                                                                                                                                                                               ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[3][13]~SCLR_LUT                                                                                                                                                                         ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[4][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Mult4~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[4][0]                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[4][0]~_Duplicate_1                                                                                                                                                                                ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[4][0]~SCLR_LUT                                                                                                                                                                          ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[4][0]~_Duplicate_1                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Mult4~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[4][0]~_Duplicate_1                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[4][0]~_Duplicate_2                                                                                                                                                                                ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[4][0]~_Duplicate_2                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Mult4~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[4][0]~_Duplicate_2                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[4][0]~_Duplicate_3                                                                                                                                                                                ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[4][0]~_Duplicate_3                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Mult4~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[4][0]~_Duplicate_3                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[4][0]~_Duplicate_4                                                                                                                                                                                ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[4][0]~_Duplicate_4                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Mult4~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[4][0]~_Duplicate_4                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[4][0]~_Duplicate_5                                                                                                                                                                                ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[4][0]~_Duplicate_5                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Mult4~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[4][0]~_Duplicate_5                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[4][0]~_Duplicate_6                                                                                                                                                                                ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[4][0]~_Duplicate_6                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Mult4~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[4][0]~_Duplicate_6                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[4][0]~_Duplicate_7                                                                                                                                                                                ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[4][0]~_Duplicate_7                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Mult4~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[4][0]~_Duplicate_7                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[4][0]~_Duplicate_8                                                                                                                                                                                ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[4][0]~_Duplicate_8                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Mult4~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[4][0]~_Duplicate_8                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[4][0]~_Duplicate_9                                                                                                                                                                                ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[4][0]~_Duplicate_9                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Mult4~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[4][0]~_Duplicate_9                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[4][0]~_Duplicate_10                                                                                                                                                                               ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[4][0]~_Duplicate_10                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Mult4~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[4][0]~_Duplicate_10                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[4][0]~_Duplicate_11                                                                                                                                                                               ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[4][0]~_Duplicate_11                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Mult4~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[4][0]~_Duplicate_11                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[4][0]~_Duplicate_12                                                                                                                                                                               ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[4][0]~_Duplicate_12                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Mult4~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[4][0]~_Duplicate_12                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[4][0]~_Duplicate_13                                                                                                                                                                               ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[4][13]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Mult4~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[4][13]                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[4][13]~_Duplicate_1                                                                                                                                                                               ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[4][13]~SCLR_LUT                                                                                                                                                                         ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[5][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Mult5~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[5][0]                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[5][0]~_Duplicate_1                                                                                                                                                                                ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[5][0]~SCLR_LUT                                                                                                                                                                          ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[5][0]~_Duplicate_1                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Mult5~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[5][0]~_Duplicate_1                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[5][0]~_Duplicate_2                                                                                                                                                                                ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[5][0]~_Duplicate_2                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Mult5~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[5][0]~_Duplicate_2                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[5][0]~_Duplicate_3                                                                                                                                                                                ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[5][0]~_Duplicate_3                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Mult5~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[5][0]~_Duplicate_3                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[5][0]~_Duplicate_4                                                                                                                                                                                ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[5][0]~_Duplicate_4                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Mult5~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[5][0]~_Duplicate_4                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[5][0]~_Duplicate_5                                                                                                                                                                                ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[5][0]~_Duplicate_5                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Mult5~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[5][0]~_Duplicate_5                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[5][0]~_Duplicate_6                                                                                                                                                                                ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[5][0]~_Duplicate_6                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Mult5~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[5][0]~_Duplicate_6                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[5][0]~_Duplicate_7                                                                                                                                                                                ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[5][0]~_Duplicate_7                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Mult5~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[5][0]~_Duplicate_7                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[5][0]~_Duplicate_8                                                                                                                                                                                ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[5][0]~_Duplicate_8                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Mult5~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[5][0]~_Duplicate_8                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[5][0]~_Duplicate_9                                                                                                                                                                                ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[5][0]~_Duplicate_9                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Mult5~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[5][0]~_Duplicate_9                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[5][0]~_Duplicate_10                                                                                                                                                                               ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[5][0]~_Duplicate_10                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Mult5~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[5][0]~_Duplicate_10                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[5][0]~_Duplicate_11                                                                                                                                                                               ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[5][0]~_Duplicate_11                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Mult5~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[5][0]~_Duplicate_11                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[5][0]~_Duplicate_12                                                                                                                                                                               ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[5][0]~_Duplicate_12                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Mult5~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[5][0]~_Duplicate_12                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[5][0]~_Duplicate_13                                                                                                                                                                               ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[5][13]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Mult5~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[5][13]                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[5][13]~_Duplicate_1                                                                                                                                                                               ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[5][13]~SCLR_LUT                                                                                                                                                                         ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[6][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Mult6~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[6][0]                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[6][0]~_Duplicate_1                                                                                                                                                                                ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[6][0]~SCLR_LUT                                                                                                                                                                          ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[6][0]~_Duplicate_1                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Mult6~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[6][0]~_Duplicate_1                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[6][0]~_Duplicate_2                                                                                                                                                                                ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[6][0]~_Duplicate_2                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Mult6~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[6][0]~_Duplicate_2                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[6][0]~_Duplicate_3                                                                                                                                                                                ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[6][0]~_Duplicate_3                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Mult6~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[6][0]~_Duplicate_3                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[6][0]~_Duplicate_4                                                                                                                                                                                ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[6][0]~_Duplicate_4                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Mult6~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[6][0]~_Duplicate_4                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[6][0]~_Duplicate_5                                                                                                                                                                                ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[6][0]~_Duplicate_5                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Mult6~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[6][0]~_Duplicate_5                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[6][0]~_Duplicate_6                                                                                                                                                                                ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[6][0]~_Duplicate_6                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Mult6~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[6][0]~_Duplicate_6                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[6][0]~_Duplicate_7                                                                                                                                                                                ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[6][0]~_Duplicate_7                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Mult6~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[6][0]~_Duplicate_7                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[6][0]~_Duplicate_8                                                                                                                                                                                ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[6][0]~_Duplicate_8                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Mult6~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[6][0]~_Duplicate_8                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[6][0]~_Duplicate_9                                                                                                                                                                                ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[6][0]~_Duplicate_9                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Mult6~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[6][0]~_Duplicate_9                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[6][0]~_Duplicate_10                                                                                                                                                                               ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[6][0]~_Duplicate_10                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Mult6~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[6][0]~_Duplicate_10                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[6][0]~_Duplicate_11                                                                                                                                                                               ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[6][0]~_Duplicate_11                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Mult6~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[6][0]~_Duplicate_11                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[6][0]~_Duplicate_12                                                                                                                                                                               ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[6][0]~_Duplicate_12                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Mult6~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[6][0]~_Duplicate_12                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[6][0]~_Duplicate_13                                                                                                                                                                               ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[6][13]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Mult6~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[6][13]                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[6][13]~_Duplicate_1                                                                                                                                                                               ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[6][13]~SCLR_LUT                                                                                                                                                                         ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[7][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Mult7~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[7][0]                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[7][0]~_Duplicate_1                                                                                                                                                                                ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[7][0]~SCLR_LUT                                                                                                                                                                          ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[7][0]~_Duplicate_1                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Mult7~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[7][0]~_Duplicate_1                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[7][0]~_Duplicate_2                                                                                                                                                                                ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[7][0]~_Duplicate_2                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Mult7~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[7][0]~_Duplicate_2                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[7][0]~_Duplicate_3                                                                                                                                                                                ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[7][0]~_Duplicate_3                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Mult7~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[7][0]~_Duplicate_3                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[7][0]~_Duplicate_4                                                                                                                                                                                ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[7][0]~_Duplicate_4                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Mult7~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[7][0]~_Duplicate_4                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[7][0]~_Duplicate_5                                                                                                                                                                                ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[7][0]~_Duplicate_5                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Mult7~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[7][0]~_Duplicate_5                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[7][0]~_Duplicate_6                                                                                                                                                                                ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[7][0]~_Duplicate_6                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Mult7~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[7][0]~_Duplicate_6                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[7][0]~_Duplicate_7                                                                                                                                                                                ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[7][0]~_Duplicate_7                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Mult7~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[7][0]~_Duplicate_7                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[7][0]~_Duplicate_8                                                                                                                                                                                ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[7][0]~_Duplicate_8                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Mult7~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[7][0]~_Duplicate_8                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[7][0]~_Duplicate_9                                                                                                                                                                                ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[7][0]~_Duplicate_9                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Mult7~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[7][0]~_Duplicate_9                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[7][0]~_Duplicate_10                                                                                                                                                                               ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[7][0]~_Duplicate_10                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Mult7~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[7][0]~_Duplicate_10                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[7][0]~_Duplicate_11                                                                                                                                                                               ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[7][0]~_Duplicate_11                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Mult7~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[7][0]~_Duplicate_11                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[7][0]~_Duplicate_12                                                                                                                                                                               ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[7][0]~_Duplicate_12                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Mult7~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[7][0]~_Duplicate_12                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[7][0]~_Duplicate_13                                                                                                                                                                               ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[7][13]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Mult7~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[7][13]                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[7][13]~_Duplicate_1                                                                                                                                                                               ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[7][13]~SCLR_LUT                                                                                                                                                                         ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[8][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Mult8~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[8][0]                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[8][0]~_Duplicate_1                                                                                                                                                                                ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[8][0]~SCLR_LUT                                                                                                                                                                          ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[8][0]~_Duplicate_1                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Mult8~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[8][0]~_Duplicate_1                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[8][0]~_Duplicate_2                                                                                                                                                                                ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[8][0]~_Duplicate_2                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Mult8~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[8][0]~_Duplicate_2                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[8][0]~_Duplicate_3                                                                                                                                                                                ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[8][0]~_Duplicate_3                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Mult8~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[8][0]~_Duplicate_3                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[8][0]~_Duplicate_4                                                                                                                                                                                ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[8][0]~_Duplicate_4                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Mult8~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[8][0]~_Duplicate_4                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[8][0]~_Duplicate_5                                                                                                                                                                                ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[8][0]~_Duplicate_5                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Mult8~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[8][0]~_Duplicate_5                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[8][0]~_Duplicate_6                                                                                                                                                                                ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[8][0]~_Duplicate_6                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Mult8~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[8][0]~_Duplicate_6                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[8][0]~_Duplicate_7                                                                                                                                                                                ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[8][0]~_Duplicate_7                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Mult8~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[8][0]~_Duplicate_7                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[8][0]~_Duplicate_8                                                                                                                                                                                ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[8][0]~_Duplicate_8                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Mult8~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[8][0]~_Duplicate_8                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[8][0]~_Duplicate_9                                                                                                                                                                                ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[8][0]~_Duplicate_9                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Mult8~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[8][0]~_Duplicate_9                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[8][0]~_Duplicate_10                                                                                                                                                                               ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[8][0]~_Duplicate_10                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Mult8~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[8][0]~_Duplicate_10                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[8][0]~_Duplicate_11                                                                                                                                                                               ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[8][0]~_Duplicate_11                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Mult8~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[8][0]~_Duplicate_11                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[8][0]~_Duplicate_12                                                                                                                                                                               ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[8][0]~_Duplicate_12                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Mult8~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[8][0]~_Duplicate_12                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[8][0]~_Duplicate_13                                                                                                                                                                               ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[8][13]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Mult8~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[8][13]                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[8][13]~_Duplicate_1                                                                                                                                                                               ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[8][13]~SCLR_LUT                                                                                                                                                                         ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[9][0]                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Mult9~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[9][0]                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[9][0]~_Duplicate_1                                                                                                                                                                                ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[9][0]~SCLR_LUT                                                                                                                                                                          ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[9][0]~_Duplicate_1                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Mult9~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[9][0]~_Duplicate_1                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[9][0]~_Duplicate_2                                                                                                                                                                                ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[9][0]~_Duplicate_2                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Mult9~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[9][0]~_Duplicate_2                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[9][0]~_Duplicate_3                                                                                                                                                                                ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[9][0]~_Duplicate_3                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Mult9~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[9][0]~_Duplicate_3                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[9][0]~_Duplicate_4                                                                                                                                                                                ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[9][0]~_Duplicate_4                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Mult9~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[9][0]~_Duplicate_4                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[9][0]~_Duplicate_5                                                                                                                                                                                ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[9][0]~_Duplicate_5                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Mult9~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[9][0]~_Duplicate_5                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[9][0]~_Duplicate_6                                                                                                                                                                                ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[9][0]~_Duplicate_6                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Mult9~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[9][0]~_Duplicate_6                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[9][0]~_Duplicate_7                                                                                                                                                                                ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[9][0]~_Duplicate_7                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Mult9~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[9][0]~_Duplicate_7                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[9][0]~_Duplicate_8                                                                                                                                                                                ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[9][0]~_Duplicate_8                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Mult9~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[9][0]~_Duplicate_8                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[9][0]~_Duplicate_9                                                                                                                                                                                ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[9][0]~_Duplicate_9                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Mult9~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[9][0]~_Duplicate_9                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[9][0]~_Duplicate_10                                                                                                                                                                               ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[9][0]~_Duplicate_10                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Mult9~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[9][0]~_Duplicate_10                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[9][0]~_Duplicate_11                                                                                                                                                                               ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[9][0]~_Duplicate_11                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Mult9~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[9][0]~_Duplicate_11                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[9][0]~_Duplicate_12                                                                                                                                                                               ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[9][0]~_Duplicate_12                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Mult9~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[9][0]~_Duplicate_12                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[9][0]~_Duplicate_13                                                                                                                                                                               ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[9][13]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Mult9~8                                                                                                                                                                                                    ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[9][13]                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[9][13]~_Duplicate_1                                                                                                                                                                               ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[9][13]~SCLR_LUT                                                                                                                                                                         ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[10][0]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Mult10~8                                                                                                                                                                                                   ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[10][0]                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[10][0]~_Duplicate_1                                                                                                                                                                               ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[10][0]~SCLR_LUT                                                                                                                                                                         ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[10][0]~_Duplicate_1                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Mult10~8                                                                                                                                                                                                   ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[10][0]~_Duplicate_1                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[10][0]~_Duplicate_2                                                                                                                                                                               ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[10][0]~_Duplicate_2                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Mult10~8                                                                                                                                                                                                   ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[10][0]~_Duplicate_2                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[10][0]~_Duplicate_3                                                                                                                                                                               ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[10][0]~_Duplicate_3                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Mult10~8                                                                                                                                                                                                   ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[10][0]~_Duplicate_3                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[10][0]~_Duplicate_4                                                                                                                                                                               ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[10][0]~_Duplicate_4                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Mult10~8                                                                                                                                                                                                   ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[10][0]~_Duplicate_4                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[10][0]~_Duplicate_5                                                                                                                                                                               ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[10][0]~_Duplicate_5                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Mult10~8                                                                                                                                                                                                   ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[10][0]~_Duplicate_5                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[10][0]~_Duplicate_6                                                                                                                                                                               ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[10][0]~_Duplicate_6                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Mult10~8                                                                                                                                                                                                   ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[10][0]~_Duplicate_6                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[10][0]~_Duplicate_7                                                                                                                                                                               ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[10][0]~_Duplicate_7                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Mult10~8                                                                                                                                                                                                   ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[10][0]~_Duplicate_7                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[10][0]~_Duplicate_8                                                                                                                                                                               ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[10][0]~_Duplicate_8                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Mult10~8                                                                                                                                                                                                   ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[10][0]~_Duplicate_8                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[10][0]~_Duplicate_9                                                                                                                                                                               ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[10][0]~_Duplicate_9                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Mult10~8                                                                                                                                                                                                   ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[10][0]~_Duplicate_9                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[10][0]~_Duplicate_10                                                                                                                                                                              ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[10][0]~_Duplicate_10                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Mult10~8                                                                                                                                                                                                   ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[10][0]~_Duplicate_10                                                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[10][0]~_Duplicate_11                                                                                                                                                                              ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[10][0]~_Duplicate_11                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Mult10~8                                                                                                                                                                                                   ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[10][0]~_Duplicate_11                                                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[10][0]~_Duplicate_12                                                                                                                                                                              ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[10][0]~_Duplicate_12                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Mult10~8                                                                                                                                                                                                   ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[10][0]~_Duplicate_12                                                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[10][0]~_Duplicate_13                                                                                                                                                                              ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[10][13]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Mult10~8                                                                                                                                                                                                   ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[10][13]                                                                                                                                                                                 ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[10][13]~_Duplicate_1                                                                                                                                                                              ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[10][13]~SCLR_LUT                                                                                                                                                                        ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[11][0]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Mult11~8                                                                                                                                                                                                   ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[11][0]                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[11][0]~_Duplicate_1                                                                                                                                                                               ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[11][0]~SCLR_LUT                                                                                                                                                                         ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[11][0]~_Duplicate_1                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Mult11~8                                                                                                                                                                                                   ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[11][0]~_Duplicate_1                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[11][0]~_Duplicate_2                                                                                                                                                                               ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[11][0]~_Duplicate_2                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Mult11~8                                                                                                                                                                                                   ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[11][0]~_Duplicate_2                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[11][0]~_Duplicate_3                                                                                                                                                                               ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[11][0]~_Duplicate_3                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Mult11~8                                                                                                                                                                                                   ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[11][0]~_Duplicate_3                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[11][0]~_Duplicate_4                                                                                                                                                                               ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[11][0]~_Duplicate_4                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Mult11~8                                                                                                                                                                                                   ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[11][0]~_Duplicate_4                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[11][0]~_Duplicate_5                                                                                                                                                                               ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[11][0]~_Duplicate_5                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Mult11~8                                                                                                                                                                                                   ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[11][0]~_Duplicate_5                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[11][0]~_Duplicate_6                                                                                                                                                                               ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[11][0]~_Duplicate_6                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Mult11~8                                                                                                                                                                                                   ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[11][0]~_Duplicate_6                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[11][0]~_Duplicate_7                                                                                                                                                                               ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[11][0]~_Duplicate_7                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Mult11~8                                                                                                                                                                                                   ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[11][0]~_Duplicate_7                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[11][0]~_Duplicate_8                                                                                                                                                                               ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[11][0]~_Duplicate_8                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Mult11~8                                                                                                                                                                                                   ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[11][0]~_Duplicate_8                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[11][0]~_Duplicate_9                                                                                                                                                                               ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[11][0]~_Duplicate_9                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Mult11~8                                                                                                                                                                                                   ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[11][0]~_Duplicate_9                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[11][0]~_Duplicate_10                                                                                                                                                                              ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[11][0]~_Duplicate_10                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Mult11~8                                                                                                                                                                                                   ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[11][0]~_Duplicate_10                                                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[11][0]~_Duplicate_11                                                                                                                                                                              ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[11][0]~_Duplicate_11                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Mult11~8                                                                                                                                                                                                   ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[11][0]~_Duplicate_11                                                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[11][0]~_Duplicate_12                                                                                                                                                                              ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[11][0]~_Duplicate_12                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Mult11~8                                                                                                                                                                                                   ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[11][0]~_Duplicate_12                                                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[11][0]~_Duplicate_13                                                                                                                                                                              ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[11][13]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Mult11~8                                                                                                                                                                                                   ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[11][13]                                                                                                                                                                                 ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[11][13]~_Duplicate_1                                                                                                                                                                              ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[11][13]~SCLR_LUT                                                                                                                                                                        ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[12][0]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Mult12~8                                                                                                                                                                                                   ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[12][0]                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[12][0]~_Duplicate_1                                                                                                                                                                               ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[12][0]~SCLR_LUT                                                                                                                                                                         ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[12][0]~_Duplicate_1                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Mult12~8                                                                                                                                                                                                   ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[12][0]~_Duplicate_1                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[12][0]~_Duplicate_2                                                                                                                                                                               ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[12][0]~_Duplicate_2                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Mult12~8                                                                                                                                                                                                   ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[12][0]~_Duplicate_2                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[12][0]~_Duplicate_3                                                                                                                                                                               ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[12][0]~_Duplicate_3                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Mult12~8                                                                                                                                                                                                   ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[12][0]~_Duplicate_3                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[12][0]~_Duplicate_4                                                                                                                                                                               ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[12][0]~_Duplicate_4                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Mult12~8                                                                                                                                                                                                   ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[12][0]~_Duplicate_4                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[12][0]~_Duplicate_5                                                                                                                                                                               ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[12][0]~_Duplicate_5                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Mult12~8                                                                                                                                                                                                   ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[12][0]~_Duplicate_5                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[12][0]~_Duplicate_6                                                                                                                                                                               ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[12][0]~_Duplicate_6                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Mult12~8                                                                                                                                                                                                   ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[12][0]~_Duplicate_6                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[12][0]~_Duplicate_7                                                                                                                                                                               ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[12][0]~_Duplicate_7                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Mult12~8                                                                                                                                                                                                   ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[12][0]~_Duplicate_7                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[12][0]~_Duplicate_8                                                                                                                                                                               ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[12][0]~_Duplicate_8                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Mult12~8                                                                                                                                                                                                   ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[12][0]~_Duplicate_8                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[12][0]~_Duplicate_9                                                                                                                                                                               ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[12][0]~_Duplicate_9                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Mult12~8                                                                                                                                                                                                   ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[12][0]~_Duplicate_9                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[12][0]~_Duplicate_10                                                                                                                                                                              ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[12][0]~_Duplicate_10                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Mult12~8                                                                                                                                                                                                   ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[12][0]~_Duplicate_10                                                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[12][0]~_Duplicate_11                                                                                                                                                                              ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[12][0]~_Duplicate_11                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Mult12~8                                                                                                                                                                                                   ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[12][0]~_Duplicate_11                                                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[12][0]~_Duplicate_12                                                                                                                                                                              ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[12][0]~_Duplicate_12                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Mult12~8                                                                                                                                                                                                   ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[12][0]~_Duplicate_12                                                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[12][0]~_Duplicate_13                                                                                                                                                                              ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[12][13]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Mult12~8                                                                                                                                                                                                   ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[12][13]                                                                                                                                                                                 ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[12][13]~_Duplicate_1                                                                                                                                                                              ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[12][13]~SCLR_LUT                                                                                                                                                                        ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[13][0]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Mult13~8                                                                                                                                                                                                   ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[13][0]                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[13][0]~_Duplicate_1                                                                                                                                                                               ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[13][0]~SCLR_LUT                                                                                                                                                                         ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[13][0]~_Duplicate_1                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Mult13~8                                                                                                                                                                                                   ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[13][0]~_Duplicate_1                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[13][0]~_Duplicate_2                                                                                                                                                                               ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[13][0]~_Duplicate_2                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Mult13~8                                                                                                                                                                                                   ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[13][0]~_Duplicate_2                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[13][0]~_Duplicate_3                                                                                                                                                                               ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[13][0]~_Duplicate_3                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Mult13~8                                                                                                                                                                                                   ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[13][0]~_Duplicate_3                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[13][0]~_Duplicate_4                                                                                                                                                                               ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[13][0]~_Duplicate_4                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Mult13~8                                                                                                                                                                                                   ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[13][0]~_Duplicate_4                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[13][0]~_Duplicate_5                                                                                                                                                                               ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[13][0]~_Duplicate_5                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Mult13~8                                                                                                                                                                                                   ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[13][0]~_Duplicate_5                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[13][0]~_Duplicate_6                                                                                                                                                                               ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[13][0]~_Duplicate_6                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Mult13~8                                                                                                                                                                                                   ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[13][0]~_Duplicate_6                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[13][0]~_Duplicate_7                                                                                                                                                                               ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[13][0]~_Duplicate_7                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Mult13~8                                                                                                                                                                                                   ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[13][0]~_Duplicate_7                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[13][0]~_Duplicate_8                                                                                                                                                                               ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[13][0]~_Duplicate_8                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Mult13~8                                                                                                                                                                                                   ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[13][0]~_Duplicate_8                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[13][0]~_Duplicate_9                                                                                                                                                                               ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[13][0]~_Duplicate_9                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Mult13~8                                                                                                                                                                                                   ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[13][0]~_Duplicate_9                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[13][0]~_Duplicate_10                                                                                                                                                                              ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[13][0]~_Duplicate_10                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Mult13~8                                                                                                                                                                                                   ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[13][0]~_Duplicate_10                                                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[13][0]~_Duplicate_11                                                                                                                                                                              ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[13][0]~_Duplicate_11                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Mult13~8                                                                                                                                                                                                   ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[13][0]~_Duplicate_11                                                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[13][0]~_Duplicate_12                                                                                                                                                                              ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[13][0]~_Duplicate_12                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Mult13~8                                                                                                                                                                                                   ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[13][0]~_Duplicate_12                                                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[13][0]~_Duplicate_13                                                                                                                                                                              ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[13][13]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Mult13~8                                                                                                                                                                                                   ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[13][13]                                                                                                                                                                                 ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[13][13]~_Duplicate_1                                                                                                                                                                              ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[13][13]~SCLR_LUT                                                                                                                                                                        ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[14][0]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Mult14~8                                                                                                                                                                                                   ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[14][0]                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[14][0]~_Duplicate_1                                                                                                                                                                               ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[14][0]~SCLR_LUT                                                                                                                                                                         ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[14][0]~_Duplicate_1                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Mult14~8                                                                                                                                                                                                   ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[14][0]~_Duplicate_1                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[14][0]~_Duplicate_2                                                                                                                                                                               ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[14][0]~_Duplicate_2                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Mult14~8                                                                                                                                                                                                   ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[14][0]~_Duplicate_2                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[14][0]~_Duplicate_3                                                                                                                                                                               ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[14][0]~_Duplicate_3                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Mult14~8                                                                                                                                                                                                   ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[14][0]~_Duplicate_3                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[14][0]~_Duplicate_4                                                                                                                                                                               ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[14][0]~_Duplicate_4                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Mult14~8                                                                                                                                                                                                   ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[14][0]~_Duplicate_4                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[14][0]~_Duplicate_5                                                                                                                                                                               ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[14][0]~_Duplicate_5                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Mult14~8                                                                                                                                                                                                   ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[14][0]~_Duplicate_5                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[14][0]~_Duplicate_6                                                                                                                                                                               ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[14][0]~_Duplicate_6                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Mult14~8                                                                                                                                                                                                   ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[14][0]~_Duplicate_6                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[14][0]~_Duplicate_7                                                                                                                                                                               ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[14][0]~_Duplicate_7                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Mult14~8                                                                                                                                                                                                   ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[14][0]~_Duplicate_7                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[14][0]~_Duplicate_8                                                                                                                                                                               ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[14][0]~_Duplicate_8                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Mult14~8                                                                                                                                                                                                   ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[14][0]~_Duplicate_8                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[14][0]~_Duplicate_9                                                                                                                                                                               ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[14][0]~_Duplicate_9                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Mult14~8                                                                                                                                                                                                   ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[14][0]~_Duplicate_9                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[14][0]~_Duplicate_10                                                                                                                                                                              ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[14][0]~_Duplicate_10                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Mult14~8                                                                                                                                                                                                   ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[14][0]~_Duplicate_10                                                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[14][0]~_Duplicate_11                                                                                                                                                                              ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[14][0]~_Duplicate_11                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Mult14~8                                                                                                                                                                                                   ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[14][0]~_Duplicate_11                                                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[14][0]~_Duplicate_12                                                                                                                                                                              ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[14][0]~_Duplicate_12                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Mult14~8                                                                                                                                                                                                   ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[14][0]~_Duplicate_12                                                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[14][0]~_Duplicate_13                                                                                                                                                                              ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[14][13]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Mult14~8                                                                                                                                                                                                   ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[14][13]                                                                                                                                                                                 ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[14][13]~_Duplicate_1                                                                                                                                                                              ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[14][13]~SCLR_LUT                                                                                                                                                                        ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[15][0]                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Mult15~8                                                                                                                                                                                                   ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[15][0]                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[15][0]~_Duplicate_1                                                                                                                                                                               ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[15][0]~SCLR_LUT                                                                                                                                                                         ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[15][0]~_Duplicate_1                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Mult15~8                                                                                                                                                                                                   ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[15][0]~_Duplicate_1                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[15][0]~_Duplicate_2                                                                                                                                                                               ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[15][0]~_Duplicate_2                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Mult15~8                                                                                                                                                                                                   ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[15][0]~_Duplicate_2                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[15][0]~_Duplicate_3                                                                                                                                                                               ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[15][0]~_Duplicate_3                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Mult15~8                                                                                                                                                                                                   ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[15][0]~_Duplicate_3                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[15][0]~_Duplicate_4                                                                                                                                                                               ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[15][0]~_Duplicate_4                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Mult15~8                                                                                                                                                                                                   ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[15][0]~_Duplicate_4                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[15][0]~_Duplicate_5                                                                                                                                                                               ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[15][0]~_Duplicate_5                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Mult15~8                                                                                                                                                                                                   ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[15][0]~_Duplicate_5                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[15][0]~_Duplicate_6                                                                                                                                                                               ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[15][0]~_Duplicate_6                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Mult15~8                                                                                                                                                                                                   ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[15][0]~_Duplicate_6                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[15][0]~_Duplicate_7                                                                                                                                                                               ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[15][0]~_Duplicate_7                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Mult15~8                                                                                                                                                                                                   ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[15][0]~_Duplicate_7                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[15][0]~_Duplicate_8                                                                                                                                                                               ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[15][0]~_Duplicate_8                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Mult15~8                                                                                                                                                                                                   ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[15][0]~_Duplicate_8                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[15][0]~_Duplicate_9                                                                                                                                                                               ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[15][0]~_Duplicate_9                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Mult15~8                                                                                                                                                                                                   ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[15][0]~_Duplicate_9                                                                                                                                                                     ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[15][0]~_Duplicate_10                                                                                                                                                                              ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[15][0]~_Duplicate_10                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Mult15~8                                                                                                                                                                                                   ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[15][0]~_Duplicate_10                                                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[15][0]~_Duplicate_11                                                                                                                                                                              ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[15][0]~_Duplicate_11                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Mult15~8                                                                                                                                                                                                   ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[15][0]~_Duplicate_11                                                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[15][0]~_Duplicate_12                                                                                                                                                                              ; Q                ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[15][0]~_Duplicate_12                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Mult15~8                                                                                                                                                                                                   ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[15][13]                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Mult15~8                                                                                                                                                                                                   ; AY               ;                       ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[15][13]~SCLR_LUT                                                                                                                                                                        ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~DUPLICATE                          ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~DUPLICATE                          ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~DUPLICATE                          ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2] ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2]~DUPLICATE ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[3]                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[3]~DUPLICATE                                                                                                                                                                                                                       ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_segment_delayed[0]                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_segment_delayed[0]~DUPLICATE                                                                                                                                                                                                                   ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[18]                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[18]~DUPLICATE                                                                       ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[32]                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[32]~DUPLICATE                                                                       ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[34]                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[34]~DUPLICATE                                                                       ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[70]                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[70]~DUPLICATE                                                                       ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[93]                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[93]~DUPLICATE                                                                       ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[114]                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[114]~DUPLICATE                                                                      ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[133]                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[133]~DUPLICATE                                                                      ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[163]                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[163]~DUPLICATE                                                                      ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[237]                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[237]~DUPLICATE                                                                      ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[264]                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[264]~DUPLICATE                                                                      ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[266]                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[266]~DUPLICATE                                                                      ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[275]                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[275]~DUPLICATE                                                                      ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_c9i:auto_generated|counter_reg_bit[0]                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_c9i:auto_generated|counter_reg_bit[0]~DUPLICATE                                                        ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_c9i:auto_generated|counter_reg_bit[1]                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_c9i:auto_generated|counter_reg_bit[1]~DUPLICATE                                                        ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_4vi:auto_generated|counter_reg_bit[5]                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_4vi:auto_generated|counter_reg_bit[5]~DUPLICATE                                                                                 ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_09i:auto_generated|counter_reg_bit[0]                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_09i:auto_generated|counter_reg_bit[0]~DUPLICATE                                                                       ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_09i:auto_generated|counter_reg_bit[1]                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_09i:auto_generated|counter_reg_bit[1]~DUPLICATE                                                                       ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_09i:auto_generated|counter_reg_bit[2]                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_09i:auto_generated|counter_reg_bit[2]~DUPLICATE                                                                       ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]~DUPLICATE                                                                                                                                                                                                        ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]~DUPLICATE                                                                                                                                                                                                        ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]~DUPLICATE                                                                                                                                                                                                        ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[30]                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[30]~DUPLICATE                                                                                                                                                                                                                          ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]~DUPLICATE                                                                                                                                                                                                                     ;                  ;                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+-----------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                                                                                                                                                                                              ;
+-----------------------------------------------------------+----------------------+--------------+-----------------------------------------------------------------------------------------------------------+-----------------------------------+----------------+
; Name                                                      ; Ignored Entity       ; Ignored From ; Ignored To                                                                                                ; Ignored Value                     ; Ignored Source ;
+-----------------------------------------------------------+----------------------+--------------+-----------------------------------------------------------------------------------------------------------+-----------------------------------+----------------+
; Location                                                  ;                      ;              ; ADC_CS_N                                                                                                  ; PIN_AJ4                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; ADC_DIN                                                                                                   ; PIN_AK4                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; ADC_DOUT                                                                                                  ; PIN_AK3                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; ADC_SCLK                                                                                                  ; PIN_AK2                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; AUD_ADCDAT                                                                                                ; PIN_K7                            ; QSF Assignment ;
; Location                                                  ;                      ;              ; AUD_ADCLRCK                                                                                               ; PIN_K8                            ; QSF Assignment ;
; Location                                                  ;                      ;              ; AUD_BCLK                                                                                                  ; PIN_H7                            ; QSF Assignment ;
; Location                                                  ;                      ;              ; AUD_DACDAT                                                                                                ; PIN_J7                            ; QSF Assignment ;
; Location                                                  ;                      ;              ; AUD_DACLRCK                                                                                               ; PIN_H8                            ; QSF Assignment ;
; Location                                                  ;                      ;              ; AUD_XCK                                                                                                   ; PIN_G7                            ; QSF Assignment ;
; Location                                                  ;                      ;              ; CLOCK2_50                                                                                                 ; PIN_AA16                          ; QSF Assignment ;
; Location                                                  ;                      ;              ; CLOCK3_50                                                                                                 ; PIN_Y26                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; CLOCK4_50                                                                                                 ; PIN_K14                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; DRAM_ADDR[0]                                                                                              ; PIN_AK14                          ; QSF Assignment ;
; Location                                                  ;                      ;              ; DRAM_ADDR[10]                                                                                             ; PIN_AG12                          ; QSF Assignment ;
; Location                                                  ;                      ;              ; DRAM_ADDR[11]                                                                                             ; PIN_AH13                          ; QSF Assignment ;
; Location                                                  ;                      ;              ; DRAM_ADDR[12]                                                                                             ; PIN_AJ14                          ; QSF Assignment ;
; Location                                                  ;                      ;              ; DRAM_ADDR[1]                                                                                              ; PIN_AH14                          ; QSF Assignment ;
; Location                                                  ;                      ;              ; DRAM_ADDR[2]                                                                                              ; PIN_AG15                          ; QSF Assignment ;
; Location                                                  ;                      ;              ; DRAM_ADDR[3]                                                                                              ; PIN_AE14                          ; QSF Assignment ;
; Location                                                  ;                      ;              ; DRAM_ADDR[4]                                                                                              ; PIN_AB15                          ; QSF Assignment ;
; Location                                                  ;                      ;              ; DRAM_ADDR[5]                                                                                              ; PIN_AC14                          ; QSF Assignment ;
; Location                                                  ;                      ;              ; DRAM_ADDR[6]                                                                                              ; PIN_AD14                          ; QSF Assignment ;
; Location                                                  ;                      ;              ; DRAM_ADDR[7]                                                                                              ; PIN_AF15                          ; QSF Assignment ;
; Location                                                  ;                      ;              ; DRAM_ADDR[8]                                                                                              ; PIN_AH15                          ; QSF Assignment ;
; Location                                                  ;                      ;              ; DRAM_ADDR[9]                                                                                              ; PIN_AG13                          ; QSF Assignment ;
; Location                                                  ;                      ;              ; DRAM_ADDR_0                                                                                               ; PIN_AK14                          ; QSF Assignment ;
; Location                                                  ;                      ;              ; DRAM_ADDR_1                                                                                               ; PIN_AH14                          ; QSF Assignment ;
; Location                                                  ;                      ;              ; DRAM_ADDR_10                                                                                              ; PIN_AG12                          ; QSF Assignment ;
; Location                                                  ;                      ;              ; DRAM_ADDR_11                                                                                              ; PIN_AH13                          ; QSF Assignment ;
; Location                                                  ;                      ;              ; DRAM_ADDR_12                                                                                              ; PIN_AJ14                          ; QSF Assignment ;
; Location                                                  ;                      ;              ; DRAM_ADDR_2                                                                                               ; PIN_AG15                          ; QSF Assignment ;
; Location                                                  ;                      ;              ; DRAM_ADDR_3                                                                                               ; PIN_AE14                          ; QSF Assignment ;
; Location                                                  ;                      ;              ; DRAM_ADDR_4                                                                                               ; PIN_AB15                          ; QSF Assignment ;
; Location                                                  ;                      ;              ; DRAM_ADDR_5                                                                                               ; PIN_AC14                          ; QSF Assignment ;
; Location                                                  ;                      ;              ; DRAM_ADDR_6                                                                                               ; PIN_AD14                          ; QSF Assignment ;
; Location                                                  ;                      ;              ; DRAM_ADDR_7                                                                                               ; PIN_AF15                          ; QSF Assignment ;
; Location                                                  ;                      ;              ; DRAM_ADDR_8                                                                                               ; PIN_AH15                          ; QSF Assignment ;
; Location                                                  ;                      ;              ; DRAM_ADDR_9                                                                                               ; PIN_AG13                          ; QSF Assignment ;
; Location                                                  ;                      ;              ; DRAM_BA[0]                                                                                                ; PIN_AF13                          ; QSF Assignment ;
; Location                                                  ;                      ;              ; DRAM_BA[1]                                                                                                ; PIN_AJ12                          ; QSF Assignment ;
; Location                                                  ;                      ;              ; DRAM_BA_0                                                                                                 ; PIN_AF13                          ; QSF Assignment ;
; Location                                                  ;                      ;              ; DRAM_BA_1                                                                                                 ; PIN_AJ12                          ; QSF Assignment ;
; Location                                                  ;                      ;              ; DRAM_CAS_N                                                                                                ; PIN_AF11                          ; QSF Assignment ;
; Location                                                  ;                      ;              ; DRAM_CKE                                                                                                  ; PIN_AK13                          ; QSF Assignment ;
; Location                                                  ;                      ;              ; DRAM_CLK                                                                                                  ; PIN_AH12                          ; QSF Assignment ;
; Location                                                  ;                      ;              ; DRAM_CS_N                                                                                                 ; PIN_AG11                          ; QSF Assignment ;
; Location                                                  ;                      ;              ; DRAM_DQ[0]                                                                                                ; PIN_AK6                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; DRAM_DQ[10]                                                                                               ; PIN_AJ9                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; DRAM_DQ[11]                                                                                               ; PIN_AH9                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; DRAM_DQ[12]                                                                                               ; PIN_AH8                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; DRAM_DQ[13]                                                                                               ; PIN_AH7                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; DRAM_DQ[14]                                                                                               ; PIN_AJ6                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; DRAM_DQ[15]                                                                                               ; PIN_AJ5                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; DRAM_DQ[1]                                                                                                ; PIN_AJ7                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; DRAM_DQ[2]                                                                                                ; PIN_AK7                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; DRAM_DQ[3]                                                                                                ; PIN_AK8                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; DRAM_DQ[4]                                                                                                ; PIN_AK9                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; DRAM_DQ[5]                                                                                                ; PIN_AG10                          ; QSF Assignment ;
; Location                                                  ;                      ;              ; DRAM_DQ[6]                                                                                                ; PIN_AK11                          ; QSF Assignment ;
; Location                                                  ;                      ;              ; DRAM_DQ[7]                                                                                                ; PIN_AJ11                          ; QSF Assignment ;
; Location                                                  ;                      ;              ; DRAM_DQ[8]                                                                                                ; PIN_AH10                          ; QSF Assignment ;
; Location                                                  ;                      ;              ; DRAM_DQ[9]                                                                                                ; PIN_AJ10                          ; QSF Assignment ;
; Location                                                  ;                      ;              ; DRAM_DQ_0                                                                                                 ; PIN_AK6                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; DRAM_DQ_1                                                                                                 ; PIN_AJ7                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; DRAM_DQ_10                                                                                                ; PIN_AJ9                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; DRAM_DQ_11                                                                                                ; PIN_AH9                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; DRAM_DQ_12                                                                                                ; PIN_AH8                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; DRAM_DQ_13                                                                                                ; PIN_AH7                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; DRAM_DQ_14                                                                                                ; PIN_AJ6                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; DRAM_DQ_15                                                                                                ; PIN_AJ5                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; DRAM_DQ_2                                                                                                 ; PIN_AK7                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; DRAM_DQ_3                                                                                                 ; PIN_AK8                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; DRAM_DQ_4                                                                                                 ; PIN_AK9                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; DRAM_DQ_5                                                                                                 ; PIN_AG10                          ; QSF Assignment ;
; Location                                                  ;                      ;              ; DRAM_DQ_6                                                                                                 ; PIN_AK11                          ; QSF Assignment ;
; Location                                                  ;                      ;              ; DRAM_DQ_7                                                                                                 ; PIN_AJ11                          ; QSF Assignment ;
; Location                                                  ;                      ;              ; DRAM_DQ_8                                                                                                 ; PIN_AH10                          ; QSF Assignment ;
; Location                                                  ;                      ;              ; DRAM_DQ_9                                                                                                 ; PIN_AJ10                          ; QSF Assignment ;
; Location                                                  ;                      ;              ; DRAM_LDQM                                                                                                 ; PIN_AB13                          ; QSF Assignment ;
; Location                                                  ;                      ;              ; DRAM_RAS_N                                                                                                ; PIN_AE13                          ; QSF Assignment ;
; Location                                                  ;                      ;              ; DRAM_UDQM                                                                                                 ; PIN_AK12                          ; QSF Assignment ;
; Location                                                  ;                      ;              ; DRAM_WE_N                                                                                                 ; PIN_AA13                          ; QSF Assignment ;
; Location                                                  ;                      ;              ; FPGA_I2C_SCLK                                                                                             ; PIN_J12                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; FPGA_I2C_SDAT                                                                                             ; PIN_K12                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; GPIO_0_0                                                                                                  ; PIN_AC18                          ; QSF Assignment ;
; Location                                                  ;                      ;              ; GPIO_0_1                                                                                                  ; PIN_Y17                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; GPIO_0_10                                                                                                 ; PIN_AH18                          ; QSF Assignment ;
; Location                                                  ;                      ;              ; GPIO_0_11                                                                                                 ; PIN_AH17                          ; QSF Assignment ;
; Location                                                  ;                      ;              ; GPIO_0_12                                                                                                 ; PIN_AG16                          ; QSF Assignment ;
; Location                                                  ;                      ;              ; GPIO_0_13                                                                                                 ; PIN_AE16                          ; QSF Assignment ;
; Location                                                  ;                      ;              ; GPIO_0_14                                                                                                 ; PIN_AF16                          ; QSF Assignment ;
; Location                                                  ;                      ;              ; GPIO_0_15                                                                                                 ; PIN_AG17                          ; QSF Assignment ;
; Location                                                  ;                      ;              ; GPIO_0_16                                                                                                 ; PIN_AA18                          ; QSF Assignment ;
; Location                                                  ;                      ;              ; GPIO_0_17                                                                                                 ; PIN_AA19                          ; QSF Assignment ;
; Location                                                  ;                      ;              ; GPIO_0_18                                                                                                 ; PIN_AE17                          ; QSF Assignment ;
; Location                                                  ;                      ;              ; GPIO_0_19                                                                                                 ; PIN_AC20                          ; QSF Assignment ;
; Location                                                  ;                      ;              ; GPIO_0_2                                                                                                  ; PIN_AD17                          ; QSF Assignment ;
; Location                                                  ;                      ;              ; GPIO_0_20                                                                                                 ; PIN_AH19                          ; QSF Assignment ;
; Location                                                  ;                      ;              ; GPIO_0_21                                                                                                 ; PIN_AJ20                          ; QSF Assignment ;
; Location                                                  ;                      ;              ; GPIO_0_22                                                                                                 ; PIN_AH20                          ; QSF Assignment ;
; Location                                                  ;                      ;              ; GPIO_0_23                                                                                                 ; PIN_AK21                          ; QSF Assignment ;
; Location                                                  ;                      ;              ; GPIO_0_24                                                                                                 ; PIN_AD19                          ; QSF Assignment ;
; Location                                                  ;                      ;              ; GPIO_0_25                                                                                                 ; PIN_AD20                          ; QSF Assignment ;
; Location                                                  ;                      ;              ; GPIO_0_26                                                                                                 ; PIN_AE18                          ; QSF Assignment ;
; Location                                                  ;                      ;              ; GPIO_0_27                                                                                                 ; PIN_AE19                          ; QSF Assignment ;
; Location                                                  ;                      ;              ; GPIO_0_28                                                                                                 ; PIN_AF20                          ; QSF Assignment ;
; Location                                                  ;                      ;              ; GPIO_0_29                                                                                                 ; PIN_AF21                          ; QSF Assignment ;
; Location                                                  ;                      ;              ; GPIO_0_3                                                                                                  ; PIN_Y18                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; GPIO_0_30                                                                                                 ; PIN_AF19                          ; QSF Assignment ;
; Location                                                  ;                      ;              ; GPIO_0_31                                                                                                 ; PIN_AG21                          ; QSF Assignment ;
; Location                                                  ;                      ;              ; GPIO_0_32                                                                                                 ; PIN_AF18                          ; QSF Assignment ;
; Location                                                  ;                      ;              ; GPIO_0_33                                                                                                 ; PIN_AG20                          ; QSF Assignment ;
; Location                                                  ;                      ;              ; GPIO_0_34                                                                                                 ; PIN_AG18                          ; QSF Assignment ;
; Location                                                  ;                      ;              ; GPIO_0_35                                                                                                 ; PIN_AJ21                          ; QSF Assignment ;
; Location                                                  ;                      ;              ; GPIO_0_4                                                                                                  ; PIN_AK16                          ; QSF Assignment ;
; Location                                                  ;                      ;              ; GPIO_0_5                                                                                                  ; PIN_AK18                          ; QSF Assignment ;
; Location                                                  ;                      ;              ; GPIO_0_6                                                                                                  ; PIN_AK19                          ; QSF Assignment ;
; Location                                                  ;                      ;              ; GPIO_0_7                                                                                                  ; PIN_AJ19                          ; QSF Assignment ;
; Location                                                  ;                      ;              ; GPIO_0_8                                                                                                  ; PIN_AJ17                          ; QSF Assignment ;
; Location                                                  ;                      ;              ; GPIO_0_9                                                                                                  ; PIN_AJ16                          ; QSF Assignment ;
; Location                                                  ;                      ;              ; GPIO_1_0                                                                                                  ; PIN_AB17                          ; QSF Assignment ;
; Location                                                  ;                      ;              ; GPIO_1_1                                                                                                  ; PIN_AA21                          ; QSF Assignment ;
; Location                                                  ;                      ;              ; GPIO_1_10                                                                                                 ; PIN_AG26                          ; QSF Assignment ;
; Location                                                  ;                      ;              ; GPIO_1_11                                                                                                 ; PIN_AH24                          ; QSF Assignment ;
; Location                                                  ;                      ;              ; GPIO_1_12                                                                                                 ; PIN_AH27                          ; QSF Assignment ;
; Location                                                  ;                      ;              ; GPIO_1_13                                                                                                 ; PIN_AJ27                          ; QSF Assignment ;
; Location                                                  ;                      ;              ; GPIO_1_14                                                                                                 ; PIN_AK29                          ; QSF Assignment ;
; Location                                                  ;                      ;              ; GPIO_1_15                                                                                                 ; PIN_AK28                          ; QSF Assignment ;
; Location                                                  ;                      ;              ; GPIO_1_16                                                                                                 ; PIN_AK27                          ; QSF Assignment ;
; Location                                                  ;                      ;              ; GPIO_1_17                                                                                                 ; PIN_AJ26                          ; QSF Assignment ;
; Location                                                  ;                      ;              ; GPIO_1_18                                                                                                 ; PIN_AK26                          ; QSF Assignment ;
; Location                                                  ;                      ;              ; GPIO_1_19                                                                                                 ; PIN_AH25                          ; QSF Assignment ;
; Location                                                  ;                      ;              ; GPIO_1_2                                                                                                  ; PIN_AB21                          ; QSF Assignment ;
; Location                                                  ;                      ;              ; GPIO_1_20                                                                                                 ; PIN_AJ25                          ; QSF Assignment ;
; Location                                                  ;                      ;              ; GPIO_1_21                                                                                                 ; PIN_AJ24                          ; QSF Assignment ;
; Location                                                  ;                      ;              ; GPIO_1_22                                                                                                 ; PIN_AK24                          ; QSF Assignment ;
; Location                                                  ;                      ;              ; GPIO_1_23                                                                                                 ; PIN_AG23                          ; QSF Assignment ;
; Location                                                  ;                      ;              ; GPIO_1_24                                                                                                 ; PIN_AK23                          ; QSF Assignment ;
; Location                                                  ;                      ;              ; GPIO_1_25                                                                                                 ; PIN_AH23                          ; QSF Assignment ;
; Location                                                  ;                      ;              ; GPIO_1_26                                                                                                 ; PIN_AK22                          ; QSF Assignment ;
; Location                                                  ;                      ;              ; GPIO_1_27                                                                                                 ; PIN_AJ22                          ; QSF Assignment ;
; Location                                                  ;                      ;              ; GPIO_1_28                                                                                                 ; PIN_AH22                          ; QSF Assignment ;
; Location                                                  ;                      ;              ; GPIO_1_29                                                                                                 ; PIN_AG22                          ; QSF Assignment ;
; Location                                                  ;                      ;              ; GPIO_1_3                                                                                                  ; PIN_AC23                          ; QSF Assignment ;
; Location                                                  ;                      ;              ; GPIO_1_30                                                                                                 ; PIN_AF24                          ; QSF Assignment ;
; Location                                                  ;                      ;              ; GPIO_1_31                                                                                                 ; PIN_AF23                          ; QSF Assignment ;
; Location                                                  ;                      ;              ; GPIO_1_32                                                                                                 ; PIN_AE22                          ; QSF Assignment ;
; Location                                                  ;                      ;              ; GPIO_1_33                                                                                                 ; PIN_AD21                          ; QSF Assignment ;
; Location                                                  ;                      ;              ; GPIO_1_34                                                                                                 ; PIN_AA20                          ; QSF Assignment ;
; Location                                                  ;                      ;              ; GPIO_1_35                                                                                                 ; PIN_AC22                          ; QSF Assignment ;
; Location                                                  ;                      ;              ; GPIO_1_4                                                                                                  ; PIN_AD24                          ; QSF Assignment ;
; Location                                                  ;                      ;              ; GPIO_1_5                                                                                                  ; PIN_AE23                          ; QSF Assignment ;
; Location                                                  ;                      ;              ; GPIO_1_6                                                                                                  ; PIN_AE24                          ; QSF Assignment ;
; Location                                                  ;                      ;              ; GPIO_1_7                                                                                                  ; PIN_AF25                          ; QSF Assignment ;
; Location                                                  ;                      ;              ; GPIO_1_8                                                                                                  ; PIN_AF26                          ; QSF Assignment ;
; Location                                                  ;                      ;              ; GPIO_1_9                                                                                                  ; PIN_AG25                          ; QSF Assignment ;
; Location                                                  ;                      ;              ; HEX0_N[0]                                                                                                 ; PIN_AE26                          ; QSF Assignment ;
; Location                                                  ;                      ;              ; HEX0_N[1]                                                                                                 ; PIN_AE27                          ; QSF Assignment ;
; Location                                                  ;                      ;              ; HEX0_N[2]                                                                                                 ; PIN_AE28                          ; QSF Assignment ;
; Location                                                  ;                      ;              ; HEX0_N[3]                                                                                                 ; PIN_AG27                          ; QSF Assignment ;
; Location                                                  ;                      ;              ; HEX0_N[4]                                                                                                 ; PIN_AF28                          ; QSF Assignment ;
; Location                                                  ;                      ;              ; HEX0_N[5]                                                                                                 ; PIN_AG28                          ; QSF Assignment ;
; Location                                                  ;                      ;              ; HEX0_N[6]                                                                                                 ; PIN_AH28                          ; QSF Assignment ;
; Location                                                  ;                      ;              ; HEX0_N_0                                                                                                  ; PIN_AE26                          ; QSF Assignment ;
; Location                                                  ;                      ;              ; HEX0_N_1                                                                                                  ; PIN_AE27                          ; QSF Assignment ;
; Location                                                  ;                      ;              ; HEX0_N_2                                                                                                  ; PIN_AE28                          ; QSF Assignment ;
; Location                                                  ;                      ;              ; HEX0_N_3                                                                                                  ; PIN_AG27                          ; QSF Assignment ;
; Location                                                  ;                      ;              ; HEX0_N_4                                                                                                  ; PIN_AF28                          ; QSF Assignment ;
; Location                                                  ;                      ;              ; HEX0_N_5                                                                                                  ; PIN_AG28                          ; QSF Assignment ;
; Location                                                  ;                      ;              ; HEX0_N_6                                                                                                  ; PIN_AH28                          ; QSF Assignment ;
; Location                                                  ;                      ;              ; HEX1_N[0]                                                                                                 ; PIN_AJ29                          ; QSF Assignment ;
; Location                                                  ;                      ;              ; HEX1_N[1]                                                                                                 ; PIN_AH29                          ; QSF Assignment ;
; Location                                                  ;                      ;              ; HEX1_N[2]                                                                                                 ; PIN_AH30                          ; QSF Assignment ;
; Location                                                  ;                      ;              ; HEX1_N[3]                                                                                                 ; PIN_AG30                          ; QSF Assignment ;
; Location                                                  ;                      ;              ; HEX1_N[4]                                                                                                 ; PIN_AF29                          ; QSF Assignment ;
; Location                                                  ;                      ;              ; HEX1_N[5]                                                                                                 ; PIN_AF30                          ; QSF Assignment ;
; Location                                                  ;                      ;              ; HEX1_N[6]                                                                                                 ; PIN_AD27                          ; QSF Assignment ;
; Location                                                  ;                      ;              ; HEX1_N_0                                                                                                  ; PIN_AJ29                          ; QSF Assignment ;
; Location                                                  ;                      ;              ; HEX1_N_1                                                                                                  ; PIN_AH29                          ; QSF Assignment ;
; Location                                                  ;                      ;              ; HEX1_N_2                                                                                                  ; PIN_AH30                          ; QSF Assignment ;
; Location                                                  ;                      ;              ; HEX1_N_3                                                                                                  ; PIN_AG30                          ; QSF Assignment ;
; Location                                                  ;                      ;              ; HEX1_N_4                                                                                                  ; PIN_AF29                          ; QSF Assignment ;
; Location                                                  ;                      ;              ; HEX1_N_5                                                                                                  ; PIN_AF30                          ; QSF Assignment ;
; Location                                                  ;                      ;              ; HEX1_N_6                                                                                                  ; PIN_AD27                          ; QSF Assignment ;
; Location                                                  ;                      ;              ; HEX2_N[0]                                                                                                 ; PIN_AB23                          ; QSF Assignment ;
; Location                                                  ;                      ;              ; HEX2_N[1]                                                                                                 ; PIN_AE29                          ; QSF Assignment ;
; Location                                                  ;                      ;              ; HEX2_N[2]                                                                                                 ; PIN_AD29                          ; QSF Assignment ;
; Location                                                  ;                      ;              ; HEX2_N[3]                                                                                                 ; PIN_AC28                          ; QSF Assignment ;
; Location                                                  ;                      ;              ; HEX2_N[4]                                                                                                 ; PIN_AD30                          ; QSF Assignment ;
; Location                                                  ;                      ;              ; HEX2_N[5]                                                                                                 ; PIN_AC29                          ; QSF Assignment ;
; Location                                                  ;                      ;              ; HEX2_N[6]                                                                                                 ; PIN_AC30                          ; QSF Assignment ;
; Location                                                  ;                      ;              ; HEX2_N_0                                                                                                  ; PIN_AB23                          ; QSF Assignment ;
; Location                                                  ;                      ;              ; HEX2_N_1                                                                                                  ; PIN_AE29                          ; QSF Assignment ;
; Location                                                  ;                      ;              ; HEX2_N_2                                                                                                  ; PIN_AD29                          ; QSF Assignment ;
; Location                                                  ;                      ;              ; HEX2_N_3                                                                                                  ; PIN_AC28                          ; QSF Assignment ;
; Location                                                  ;                      ;              ; HEX2_N_4                                                                                                  ; PIN_AD30                          ; QSF Assignment ;
; Location                                                  ;                      ;              ; HEX2_N_5                                                                                                  ; PIN_AC29                          ; QSF Assignment ;
; Location                                                  ;                      ;              ; HEX2_N_6                                                                                                  ; PIN_AC30                          ; QSF Assignment ;
; Location                                                  ;                      ;              ; HEX3_N[0]                                                                                                 ; PIN_AD26                          ; QSF Assignment ;
; Location                                                  ;                      ;              ; HEX3_N[1]                                                                                                 ; PIN_AC27                          ; QSF Assignment ;
; Location                                                  ;                      ;              ; HEX3_N[2]                                                                                                 ; PIN_AD25                          ; QSF Assignment ;
; Location                                                  ;                      ;              ; HEX3_N[3]                                                                                                 ; PIN_AC25                          ; QSF Assignment ;
; Location                                                  ;                      ;              ; HEX3_N[4]                                                                                                 ; PIN_AB28                          ; QSF Assignment ;
; Location                                                  ;                      ;              ; HEX3_N[5]                                                                                                 ; PIN_AB25                          ; QSF Assignment ;
; Location                                                  ;                      ;              ; HEX3_N[6]                                                                                                 ; PIN_AB22                          ; QSF Assignment ;
; Location                                                  ;                      ;              ; HEX3_N_0                                                                                                  ; PIN_AD26                          ; QSF Assignment ;
; Location                                                  ;                      ;              ; HEX3_N_1                                                                                                  ; PIN_AC27                          ; QSF Assignment ;
; Location                                                  ;                      ;              ; HEX3_N_2                                                                                                  ; PIN_AD25                          ; QSF Assignment ;
; Location                                                  ;                      ;              ; HEX3_N_3                                                                                                  ; PIN_AC25                          ; QSF Assignment ;
; Location                                                  ;                      ;              ; HEX3_N_4                                                                                                  ; PIN_AB28                          ; QSF Assignment ;
; Location                                                  ;                      ;              ; HEX3_N_5                                                                                                  ; PIN_AB25                          ; QSF Assignment ;
; Location                                                  ;                      ;              ; HEX3_N_6                                                                                                  ; PIN_AB22                          ; QSF Assignment ;
; Location                                                  ;                      ;              ; HEX4_N[0]                                                                                                 ; PIN_AA24                          ; QSF Assignment ;
; Location                                                  ;                      ;              ; HEX4_N[1]                                                                                                 ; PIN_Y23                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; HEX4_N[2]                                                                                                 ; PIN_Y24                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; HEX4_N[3]                                                                                                 ; PIN_W22                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; HEX4_N[4]                                                                                                 ; PIN_W24                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; HEX4_N[5]                                                                                                 ; PIN_V23                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; HEX4_N[6]                                                                                                 ; PIN_W25                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; HEX4_N_0                                                                                                  ; PIN_AA24                          ; QSF Assignment ;
; Location                                                  ;                      ;              ; HEX4_N_1                                                                                                  ; PIN_Y23                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; HEX4_N_2                                                                                                  ; PIN_Y24                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; HEX4_N_3                                                                                                  ; PIN_W22                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; HEX4_N_4                                                                                                  ; PIN_W24                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; HEX4_N_5                                                                                                  ; PIN_V23                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; HEX4_N_6                                                                                                  ; PIN_W25                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; HEX5_N[0]                                                                                                 ; PIN_V25                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; HEX5_N[1]                                                                                                 ; PIN_AA28                          ; QSF Assignment ;
; Location                                                  ;                      ;              ; HEX5_N[2]                                                                                                 ; PIN_Y27                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; HEX5_N[3]                                                                                                 ; PIN_AB27                          ; QSF Assignment ;
; Location                                                  ;                      ;              ; HEX5_N[4]                                                                                                 ; PIN_AB26                          ; QSF Assignment ;
; Location                                                  ;                      ;              ; HEX5_N[5]                                                                                                 ; PIN_AA26                          ; QSF Assignment ;
; Location                                                  ;                      ;              ; HEX5_N[6]                                                                                                 ; PIN_AA25                          ; QSF Assignment ;
; Location                                                  ;                      ;              ; HEX5_N_0                                                                                                  ; PIN_V25                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; HEX5_N_1                                                                                                  ; PIN_AA28                          ; QSF Assignment ;
; Location                                                  ;                      ;              ; HEX5_N_2                                                                                                  ; PIN_Y27                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; HEX5_N_3                                                                                                  ; PIN_AB27                          ; QSF Assignment ;
; Location                                                  ;                      ;              ; HEX5_N_4                                                                                                  ; PIN_AB26                          ; QSF Assignment ;
; Location                                                  ;                      ;              ; HEX5_N_5                                                                                                  ; PIN_AA26                          ; QSF Assignment ;
; Location                                                  ;                      ;              ; HEX5_N_6                                                                                                  ; PIN_AA25                          ; QSF Assignment ;
; Location                                                  ;                      ;              ; HPS_CONV_USB_N                                                                                            ; PIN_B15                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; HPS_DDR3_ADDR[0]                                                                                          ; PIN_F26                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; HPS_DDR3_ADDR[10]                                                                                         ; PIN_D29                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; HPS_DDR3_ADDR[11]                                                                                         ; PIN_C30                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; HPS_DDR3_ADDR[12]                                                                                         ; PIN_B30                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; HPS_DDR3_ADDR[13]                                                                                         ; PIN_C29                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; HPS_DDR3_ADDR[14]                                                                                         ; PIN_H25                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; HPS_DDR3_ADDR[1]                                                                                          ; PIN_G30                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; HPS_DDR3_ADDR[2]                                                                                          ; PIN_F28                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; HPS_DDR3_ADDR[3]                                                                                          ; PIN_F30                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; HPS_DDR3_ADDR[4]                                                                                          ; PIN_J25                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; HPS_DDR3_ADDR[5]                                                                                          ; PIN_J27                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; HPS_DDR3_ADDR[6]                                                                                          ; PIN_F29                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; HPS_DDR3_ADDR[7]                                                                                          ; PIN_E28                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; HPS_DDR3_ADDR[8]                                                                                          ; PIN_H27                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; HPS_DDR3_ADDR[9]                                                                                          ; PIN_G26                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; HPS_DDR3_ADDR_0                                                                                           ; PIN_F26                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; HPS_DDR3_ADDR_1                                                                                           ; PIN_G30                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; HPS_DDR3_ADDR_10                                                                                          ; PIN_D29                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; HPS_DDR3_ADDR_11                                                                                          ; PIN_C30                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; HPS_DDR3_ADDR_12                                                                                          ; PIN_B30                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; HPS_DDR3_ADDR_13                                                                                          ; PIN_C29                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; HPS_DDR3_ADDR_14                                                                                          ; PIN_H25                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; HPS_DDR3_ADDR_2                                                                                           ; PIN_F28                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; HPS_DDR3_ADDR_3                                                                                           ; PIN_F30                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; HPS_DDR3_ADDR_4                                                                                           ; PIN_J25                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; HPS_DDR3_ADDR_5                                                                                           ; PIN_J27                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; HPS_DDR3_ADDR_6                                                                                           ; PIN_F29                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; HPS_DDR3_ADDR_7                                                                                           ; PIN_E28                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; HPS_DDR3_ADDR_8                                                                                           ; PIN_H27                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; HPS_DDR3_ADDR_9                                                                                           ; PIN_G26                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; HPS_DDR3_BA[0]                                                                                            ; PIN_E29                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; HPS_DDR3_BA[1]                                                                                            ; PIN_J24                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; HPS_DDR3_BA[2]                                                                                            ; PIN_J23                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; HPS_DDR3_BA_0                                                                                             ; PIN_E29                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; HPS_DDR3_BA_1                                                                                             ; PIN_J24                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; HPS_DDR3_BA_2                                                                                             ; PIN_J23                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; HPS_DDR3_CAS_N                                                                                            ; PIN_E27                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; HPS_DDR3_CKE                                                                                              ; PIN_L29                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; HPS_DDR3_CK_N                                                                                             ; PIN_L23                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; HPS_DDR3_CK_P                                                                                             ; PIN_M23                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; HPS_DDR3_CS_N                                                                                             ; PIN_H24                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; HPS_DDR3_DM[0]                                                                                            ; PIN_K28                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; HPS_DDR3_DM[1]                                                                                            ; PIN_M28                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; HPS_DDR3_DM[2]                                                                                            ; PIN_R28                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; HPS_DDR3_DM[3]                                                                                            ; PIN_W30                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; HPS_DDR3_DM_0                                                                                             ; PIN_K28                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; HPS_DDR3_DM_1                                                                                             ; PIN_M28                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; HPS_DDR3_DM_2                                                                                             ; PIN_R28                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; HPS_DDR3_DM_3                                                                                             ; PIN_W30                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; HPS_DDR3_DQS_N[0]                                                                                         ; PIN_M19                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; HPS_DDR3_DQS_N[1]                                                                                         ; PIN_N24                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; HPS_DDR3_DQS_N[2]                                                                                         ; PIN_R18                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; HPS_DDR3_DQS_N[3]                                                                                         ; PIN_R21                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; HPS_DDR3_DQS_N_0                                                                                          ; PIN_M19                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; HPS_DDR3_DQS_N_1                                                                                          ; PIN_N24                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; HPS_DDR3_DQS_N_2                                                                                          ; PIN_R18                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; HPS_DDR3_DQS_N_3                                                                                          ; PIN_R21                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; HPS_DDR3_DQS_P[0]                                                                                         ; PIN_N18                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; HPS_DDR3_DQS_P[1]                                                                                         ; PIN_N25                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; HPS_DDR3_DQS_P[2]                                                                                         ; PIN_R19                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; HPS_DDR3_DQS_P[3]                                                                                         ; PIN_R22                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; HPS_DDR3_DQS_P_0                                                                                          ; PIN_N18                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; HPS_DDR3_DQS_P_1                                                                                          ; PIN_N25                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; HPS_DDR3_DQS_P_2                                                                                          ; PIN_R19                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; HPS_DDR3_DQS_P_3                                                                                          ; PIN_R22                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; HPS_DDR3_DQ[0]                                                                                            ; PIN_K23                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; HPS_DDR3_DQ[10]                                                                                           ; PIN_K29                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; HPS_DDR3_DQ[11]                                                                                           ; PIN_K27                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; HPS_DDR3_DQ[12]                                                                                           ; PIN_M26                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; HPS_DDR3_DQ[13]                                                                                           ; PIN_M27                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; HPS_DDR3_DQ[14]                                                                                           ; PIN_L28                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; HPS_DDR3_DQ[15]                                                                                           ; PIN_M30                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; HPS_DDR3_DQ[16]                                                                                           ; PIN_U26                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; HPS_DDR3_DQ[17]                                                                                           ; PIN_T26                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; HPS_DDR3_DQ[18]                                                                                           ; PIN_N29                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; HPS_DDR3_DQ[19]                                                                                           ; PIN_N28                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; HPS_DDR3_DQ[1]                                                                                            ; PIN_K22                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; HPS_DDR3_DQ[20]                                                                                           ; PIN_P26                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; HPS_DDR3_DQ[21]                                                                                           ; PIN_P27                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; HPS_DDR3_DQ[22]                                                                                           ; PIN_N27                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; HPS_DDR3_DQ[23]                                                                                           ; PIN_R29                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; HPS_DDR3_DQ[24]                                                                                           ; PIN_P24                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; HPS_DDR3_DQ[25]                                                                                           ; PIN_P25                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; HPS_DDR3_DQ[26]                                                                                           ; PIN_T29                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; HPS_DDR3_DQ[27]                                                                                           ; PIN_T28                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; HPS_DDR3_DQ[28]                                                                                           ; PIN_R27                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; HPS_DDR3_DQ[29]                                                                                           ; PIN_R26                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; HPS_DDR3_DQ[2]                                                                                            ; PIN_H30                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; HPS_DDR3_DQ[30]                                                                                           ; PIN_V30                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; HPS_DDR3_DQ[31]                                                                                           ; PIN_W29                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; HPS_DDR3_DQ[3]                                                                                            ; PIN_G28                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; HPS_DDR3_DQ[4]                                                                                            ; PIN_L25                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; HPS_DDR3_DQ[5]                                                                                            ; PIN_L24                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; HPS_DDR3_DQ[6]                                                                                            ; PIN_J30                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; HPS_DDR3_DQ[7]                                                                                            ; PIN_J29                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; HPS_DDR3_DQ[8]                                                                                            ; PIN_K26                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; HPS_DDR3_DQ[9]                                                                                            ; PIN_L26                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; HPS_DDR3_DQ_0                                                                                             ; PIN_K23                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; HPS_DDR3_DQ_1                                                                                             ; PIN_K22                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; HPS_DDR3_DQ_10                                                                                            ; PIN_K29                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; HPS_DDR3_DQ_11                                                                                            ; PIN_K27                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; HPS_DDR3_DQ_12                                                                                            ; PIN_M26                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; HPS_DDR3_DQ_13                                                                                            ; PIN_M27                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; HPS_DDR3_DQ_14                                                                                            ; PIN_L28                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; HPS_DDR3_DQ_15                                                                                            ; PIN_M30                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; HPS_DDR3_DQ_16                                                                                            ; PIN_U26                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; HPS_DDR3_DQ_17                                                                                            ; PIN_T26                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; HPS_DDR3_DQ_18                                                                                            ; PIN_N29                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; HPS_DDR3_DQ_19                                                                                            ; PIN_N28                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; HPS_DDR3_DQ_2                                                                                             ; PIN_H30                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; HPS_DDR3_DQ_20                                                                                            ; PIN_P26                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; HPS_DDR3_DQ_21                                                                                            ; PIN_P27                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; HPS_DDR3_DQ_22                                                                                            ; PIN_N27                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; HPS_DDR3_DQ_23                                                                                            ; PIN_R29                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; HPS_DDR3_DQ_24                                                                                            ; PIN_P24                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; HPS_DDR3_DQ_25                                                                                            ; PIN_P25                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; HPS_DDR3_DQ_26                                                                                            ; PIN_T29                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; HPS_DDR3_DQ_27                                                                                            ; PIN_T28                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; HPS_DDR3_DQ_28                                                                                            ; PIN_R27                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; HPS_DDR3_DQ_29                                                                                            ; PIN_R26                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; HPS_DDR3_DQ_3                                                                                             ; PIN_G28                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; HPS_DDR3_DQ_30                                                                                            ; PIN_V30                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; HPS_DDR3_DQ_31                                                                                            ; PIN_W29                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; HPS_DDR3_DQ_4                                                                                             ; PIN_L25                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; HPS_DDR3_DQ_5                                                                                             ; PIN_L24                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; HPS_DDR3_DQ_6                                                                                             ; PIN_J30                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; HPS_DDR3_DQ_7                                                                                             ; PIN_J29                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; HPS_DDR3_DQ_8                                                                                             ; PIN_K26                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; HPS_DDR3_DQ_9                                                                                             ; PIN_L26                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; HPS_DDR3_ODT                                                                                              ; PIN_H28                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; HPS_DDR3_RAS_N                                                                                            ; PIN_D30                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; HPS_DDR3_RESET_N                                                                                          ; PIN_P30                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; HPS_DDR3_RZQ                                                                                              ; PIN_D27                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; HPS_DDR3_WE_N                                                                                             ; PIN_C28                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; HPS_ENET_GTX_CLK                                                                                          ; PIN_H19                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; HPS_ENET_INT_N                                                                                            ; PIN_C19                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; HPS_ENET_MDC                                                                                              ; PIN_B21                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; HPS_ENET_MDIO                                                                                             ; PIN_E21                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; HPS_ENET_RX_CLK                                                                                           ; PIN_G20                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; HPS_ENET_RX_DATA[0]                                                                                       ; PIN_A21                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; HPS_ENET_RX_DATA[1]                                                                                       ; PIN_B20                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; HPS_ENET_RX_DATA[2]                                                                                       ; PIN_B18                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; HPS_ENET_RX_DATA[3]                                                                                       ; PIN_D21                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; HPS_ENET_RX_DATA_0                                                                                        ; PIN_A21                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; HPS_ENET_RX_DATA_1                                                                                        ; PIN_B20                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; HPS_ENET_RX_DATA_2                                                                                        ; PIN_B18                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; HPS_ENET_RX_DATA_3                                                                                        ; PIN_D21                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; HPS_ENET_RX_DV                                                                                            ; PIN_K17                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; HPS_ENET_TX_DATA[0]                                                                                       ; PIN_F20                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; HPS_ENET_TX_DATA[1]                                                                                       ; PIN_J19                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; HPS_ENET_TX_DATA[2]                                                                                       ; PIN_F21                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; HPS_ENET_TX_DATA[3]                                                                                       ; PIN_F19                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; HPS_ENET_TX_DATA_0                                                                                        ; PIN_F20                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; HPS_ENET_TX_DATA_1                                                                                        ; PIN_J19                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; HPS_ENET_TX_DATA_2                                                                                        ; PIN_F21                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; HPS_ENET_TX_DATA_3                                                                                        ; PIN_F19                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; HPS_ENET_TX_EN                                                                                            ; PIN_A20                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; HPS_FLASH_DATA[0]                                                                                         ; PIN_C20                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; HPS_FLASH_DATA[1]                                                                                         ; PIN_H18                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; HPS_FLASH_DATA[2]                                                                                         ; PIN_A19                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; HPS_FLASH_DATA[3]                                                                                         ; PIN_E19                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; HPS_FLASH_DATA_0                                                                                          ; PIN_C20                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; HPS_FLASH_DATA_1                                                                                          ; PIN_H18                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; HPS_FLASH_DATA_2                                                                                          ; PIN_A19                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; HPS_FLASH_DATA_3                                                                                          ; PIN_E19                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; HPS_FLASH_DCLK                                                                                            ; PIN_D19                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; HPS_FLASH_NCSO                                                                                            ; PIN_A18                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; HPS_GSENSOR_INT                                                                                           ; PIN_B22                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; HPS_I2C1_SCLK                                                                                             ; PIN_E23                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; HPS_I2C1_SDAT                                                                                             ; PIN_C24                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; HPS_I2C2_SCLK                                                                                             ; PIN_H23                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; HPS_I2C2_SDAT                                                                                             ; PIN_A25                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; HPS_I2C_CONTROL                                                                                           ; PIN_B26                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; HPS_KEY_N                                                                                                 ; PIN_G21                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; HPS_LED                                                                                                   ; PIN_A24                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; HPS_LTC_GPIO                                                                                              ; PIN_H17                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; HPS_SD_CLK                                                                                                ; PIN_A16                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; HPS_SD_CMD                                                                                                ; PIN_F18                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; HPS_SD_DATA[0]                                                                                            ; PIN_G18                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; HPS_SD_DATA[1]                                                                                            ; PIN_C17                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; HPS_SD_DATA[2]                                                                                            ; PIN_D17                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; HPS_SD_DATA[3]                                                                                            ; PIN_B16                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; HPS_SD_DATA_0                                                                                             ; PIN_G18                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; HPS_SD_DATA_1                                                                                             ; PIN_C17                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; HPS_SD_DATA_2                                                                                             ; PIN_D17                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; HPS_SD_DATA_3                                                                                             ; PIN_B16                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; HPS_SPIM_CLK                                                                                              ; PIN_C23                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; HPS_SPIM_MISO                                                                                             ; PIN_E24                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; HPS_SPIM_MOSI                                                                                             ; PIN_D22                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; HPS_SPIM_SS                                                                                               ; PIN_D24                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; HPS_UART_RX                                                                                               ; PIN_B25                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; HPS_UART_TX                                                                                               ; PIN_C25                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; HPS_USB_CLKOUT                                                                                            ; PIN_N16                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; HPS_USB_DATA[0]                                                                                           ; PIN_E16                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; HPS_USB_DATA[1]                                                                                           ; PIN_G16                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; HPS_USB_DATA[2]                                                                                           ; PIN_D16                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; HPS_USB_DATA[3]                                                                                           ; PIN_D14                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; HPS_USB_DATA[4]                                                                                           ; PIN_A15                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; HPS_USB_DATA[5]                                                                                           ; PIN_C14                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; HPS_USB_DATA[6]                                                                                           ; PIN_D15                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; HPS_USB_DATA[7]                                                                                           ; PIN_M17                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; HPS_USB_DATA_0                                                                                            ; PIN_E16                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; HPS_USB_DATA_1                                                                                            ; PIN_G16                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; HPS_USB_DATA_2                                                                                            ; PIN_D16                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; HPS_USB_DATA_3                                                                                            ; PIN_D14                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; HPS_USB_DATA_4                                                                                            ; PIN_A15                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; HPS_USB_DATA_5                                                                                            ; PIN_C14                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; HPS_USB_DATA_6                                                                                            ; PIN_D15                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; HPS_USB_DATA_7                                                                                            ; PIN_M17                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; HPS_USB_DIR                                                                                               ; PIN_E14                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; HPS_USB_NXT                                                                                               ; PIN_A14                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; HPS_USB_STP                                                                                               ; PIN_C15                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; IRDA_RXD                                                                                                  ; PIN_AA30                          ; QSF Assignment ;
; Location                                                  ;                      ;              ; IRDA_TXD                                                                                                  ; PIN_AB30                          ; QSF Assignment ;
; Location                                                  ;                      ;              ; KEY_N_0                                                                                                   ; PIN_AA14                          ; QSF Assignment ;
; Location                                                  ;                      ;              ; KEY_N_1                                                                                                   ; PIN_AA15                          ; QSF Assignment ;
; Location                                                  ;                      ;              ; KEY_N_2                                                                                                   ; PIN_W15                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; KEY_N_3                                                                                                   ; PIN_Y16                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; LEDR_0                                                                                                    ; PIN_V16                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; LEDR_1                                                                                                    ; PIN_W16                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; LEDR_2                                                                                                    ; PIN_V17                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; LEDR_3                                                                                                    ; PIN_V18                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; LEDR_4                                                                                                    ; PIN_W17                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; LEDR_5                                                                                                    ; PIN_W19                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; LEDR_6                                                                                                    ; PIN_Y19                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; LEDR_7                                                                                                    ; PIN_W20                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; LEDR_8                                                                                                    ; PIN_W21                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; LEDR_9                                                                                                    ; PIN_Y21                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; PS2_CLK                                                                                                   ; PIN_AD7                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; PS2_CLK2                                                                                                  ; PIN_AD9                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; PS2_DAT                                                                                                   ; PIN_AE7                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; PS2_DAT2                                                                                                  ; PIN_AE9                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; SW_0                                                                                                      ; PIN_AB12                          ; QSF Assignment ;
; Location                                                  ;                      ;              ; SW_1                                                                                                      ; PIN_AC12                          ; QSF Assignment ;
; Location                                                  ;                      ;              ; SW_2                                                                                                      ; PIN_AF9                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; SW_3                                                                                                      ; PIN_AF10                          ; QSF Assignment ;
; Location                                                  ;                      ;              ; SW_4                                                                                                      ; PIN_AD11                          ; QSF Assignment ;
; Location                                                  ;                      ;              ; SW_5                                                                                                      ; PIN_AD12                          ; QSF Assignment ;
; Location                                                  ;                      ;              ; SW_6                                                                                                      ; PIN_AE11                          ; QSF Assignment ;
; Location                                                  ;                      ;              ; SW_7                                                                                                      ; PIN_AC9                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; SW_8                                                                                                      ; PIN_AD10                          ; QSF Assignment ;
; Location                                                  ;                      ;              ; SW_9                                                                                                      ; PIN_AE12                          ; QSF Assignment ;
; Location                                                  ;                      ;              ; TD_CLK27                                                                                                  ; PIN_H15                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; TD_DATA[0]                                                                                                ; PIN_D2                            ; QSF Assignment ;
; Location                                                  ;                      ;              ; TD_DATA[1]                                                                                                ; PIN_B1                            ; QSF Assignment ;
; Location                                                  ;                      ;              ; TD_DATA[2]                                                                                                ; PIN_E2                            ; QSF Assignment ;
; Location                                                  ;                      ;              ; TD_DATA[3]                                                                                                ; PIN_B2                            ; QSF Assignment ;
; Location                                                  ;                      ;              ; TD_DATA[4]                                                                                                ; PIN_D1                            ; QSF Assignment ;
; Location                                                  ;                      ;              ; TD_DATA[5]                                                                                                ; PIN_E1                            ; QSF Assignment ;
; Location                                                  ;                      ;              ; TD_DATA[6]                                                                                                ; PIN_C2                            ; QSF Assignment ;
; Location                                                  ;                      ;              ; TD_DATA[7]                                                                                                ; PIN_B3                            ; QSF Assignment ;
; Location                                                  ;                      ;              ; TD_DATA_0                                                                                                 ; PIN_D2                            ; QSF Assignment ;
; Location                                                  ;                      ;              ; TD_DATA_1                                                                                                 ; PIN_B1                            ; QSF Assignment ;
; Location                                                  ;                      ;              ; TD_DATA_2                                                                                                 ; PIN_E2                            ; QSF Assignment ;
; Location                                                  ;                      ;              ; TD_DATA_3                                                                                                 ; PIN_B2                            ; QSF Assignment ;
; Location                                                  ;                      ;              ; TD_DATA_4                                                                                                 ; PIN_D1                            ; QSF Assignment ;
; Location                                                  ;                      ;              ; TD_DATA_5                                                                                                 ; PIN_E1                            ; QSF Assignment ;
; Location                                                  ;                      ;              ; TD_DATA_6                                                                                                 ; PIN_C2                            ; QSF Assignment ;
; Location                                                  ;                      ;              ; TD_DATA_7                                                                                                 ; PIN_B3                            ; QSF Assignment ;
; Location                                                  ;                      ;              ; TD_HS                                                                                                     ; PIN_A5                            ; QSF Assignment ;
; Location                                                  ;                      ;              ; TD_RESET_N                                                                                                ; PIN_F6                            ; QSF Assignment ;
; Location                                                  ;                      ;              ; TD_VS                                                                                                     ; PIN_A3                            ; QSF Assignment ;
; Location                                                  ;                      ;              ; VGA_BLANK_N                                                                                               ; PIN_F10                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; VGA_B[0]                                                                                                  ; PIN_B13                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; VGA_B[1]                                                                                                  ; PIN_G13                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; VGA_B[2]                                                                                                  ; PIN_H13                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; VGA_B[3]                                                                                                  ; PIN_F14                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; VGA_B[4]                                                                                                  ; PIN_H14                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; VGA_B[5]                                                                                                  ; PIN_F15                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; VGA_B[6]                                                                                                  ; PIN_G15                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; VGA_B[7]                                                                                                  ; PIN_J14                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; VGA_B_0                                                                                                   ; PIN_B13                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; VGA_B_1                                                                                                   ; PIN_G13                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; VGA_B_2                                                                                                   ; PIN_H13                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; VGA_B_3                                                                                                   ; PIN_F14                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; VGA_B_4                                                                                                   ; PIN_H14                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; VGA_B_5                                                                                                   ; PIN_F15                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; VGA_B_6                                                                                                   ; PIN_G15                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; VGA_B_7                                                                                                   ; PIN_J14                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; VGA_CLK                                                                                                   ; PIN_A11                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; VGA_G[0]                                                                                                  ; PIN_J9                            ; QSF Assignment ;
; Location                                                  ;                      ;              ; VGA_G[1]                                                                                                  ; PIN_J10                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; VGA_G[2]                                                                                                  ; PIN_H12                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; VGA_G[3]                                                                                                  ; PIN_G10                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; VGA_G[4]                                                                                                  ; PIN_G11                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; VGA_G[5]                                                                                                  ; PIN_G12                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; VGA_G[6]                                                                                                  ; PIN_F11                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; VGA_G[7]                                                                                                  ; PIN_E11                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; VGA_G_0                                                                                                   ; PIN_J9                            ; QSF Assignment ;
; Location                                                  ;                      ;              ; VGA_G_1                                                                                                   ; PIN_J10                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; VGA_G_2                                                                                                   ; PIN_H12                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; VGA_G_3                                                                                                   ; PIN_G10                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; VGA_G_4                                                                                                   ; PIN_G11                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; VGA_G_5                                                                                                   ; PIN_G12                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; VGA_G_6                                                                                                   ; PIN_F11                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; VGA_G_7                                                                                                   ; PIN_E11                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; VGA_HS                                                                                                    ; PIN_B11                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; VGA_R[0]                                                                                                  ; PIN_A13                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; VGA_R[1]                                                                                                  ; PIN_C13                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; VGA_R[2]                                                                                                  ; PIN_E13                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; VGA_R[3]                                                                                                  ; PIN_B12                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; VGA_R[4]                                                                                                  ; PIN_C12                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; VGA_R[5]                                                                                                  ; PIN_D12                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; VGA_R[6]                                                                                                  ; PIN_E12                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; VGA_R[7]                                                                                                  ; PIN_F13                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; VGA_R_0                                                                                                   ; PIN_A13                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; VGA_R_1                                                                                                   ; PIN_C13                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; VGA_R_2                                                                                                   ; PIN_E13                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; VGA_R_3                                                                                                   ; PIN_B12                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; VGA_R_4                                                                                                   ; PIN_C12                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; VGA_R_5                                                                                                   ; PIN_D12                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; VGA_R_6                                                                                                   ; PIN_E12                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; VGA_R_7                                                                                                   ; PIN_F13                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; VGA_SYNC_N                                                                                                ; PIN_C10                           ; QSF Assignment ;
; Location                                                  ;                      ;              ; VGA_VS                                                                                                    ; PIN_D11                           ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; ADC_CS_N                                                                                                  ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; ADC_DIN                                                                                                   ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; ADC_DOUT                                                                                                  ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; ADC_SCLK                                                                                                  ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; AUD_ADCDAT                                                                                                ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; AUD_ADCLRCK                                                                                               ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; AUD_BCLK                                                                                                  ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; AUD_DACDAT                                                                                                ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; AUD_DACLRCK                                                                                               ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; AUD_XCK                                                                                                   ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; CLOCK2_50                                                                                                 ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; CLOCK3_50                                                                                                 ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; CLOCK4_50                                                                                                 ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; DRAM_ADDR[0]                                                                                              ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; DRAM_ADDR[10]                                                                                             ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; DRAM_ADDR[11]                                                                                             ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; DRAM_ADDR[12]                                                                                             ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; DRAM_ADDR[1]                                                                                              ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; DRAM_ADDR[2]                                                                                              ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; DRAM_ADDR[3]                                                                                              ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; DRAM_ADDR[4]                                                                                              ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; DRAM_ADDR[5]                                                                                              ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; DRAM_ADDR[6]                                                                                              ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; DRAM_ADDR[7]                                                                                              ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; DRAM_ADDR[8]                                                                                              ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; DRAM_ADDR[9]                                                                                              ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; DRAM_ADDR_0                                                                                               ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; DRAM_ADDR_1                                                                                               ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; DRAM_ADDR_10                                                                                              ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; DRAM_ADDR_11                                                                                              ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; DRAM_ADDR_12                                                                                              ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; DRAM_ADDR_2                                                                                               ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; DRAM_ADDR_3                                                                                               ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; DRAM_ADDR_4                                                                                               ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; DRAM_ADDR_5                                                                                               ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; DRAM_ADDR_6                                                                                               ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; DRAM_ADDR_7                                                                                               ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; DRAM_ADDR_8                                                                                               ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; DRAM_ADDR_9                                                                                               ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; DRAM_BA[0]                                                                                                ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; DRAM_BA[1]                                                                                                ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; DRAM_BA_0                                                                                                 ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; DRAM_BA_1                                                                                                 ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; DRAM_CAS_N                                                                                                ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; DRAM_CKE                                                                                                  ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; DRAM_CLK                                                                                                  ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; DRAM_CS_N                                                                                                 ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; DRAM_DQ[0]                                                                                                ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; DRAM_DQ[10]                                                                                               ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; DRAM_DQ[11]                                                                                               ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; DRAM_DQ[12]                                                                                               ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; DRAM_DQ[13]                                                                                               ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; DRAM_DQ[14]                                                                                               ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; DRAM_DQ[15]                                                                                               ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; DRAM_DQ[1]                                                                                                ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; DRAM_DQ[2]                                                                                                ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; DRAM_DQ[3]                                                                                                ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; DRAM_DQ[4]                                                                                                ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; DRAM_DQ[5]                                                                                                ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; DRAM_DQ[6]                                                                                                ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; DRAM_DQ[7]                                                                                                ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; DRAM_DQ[8]                                                                                                ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; DRAM_DQ[9]                                                                                                ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; DRAM_DQ_0                                                                                                 ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; DRAM_DQ_1                                                                                                 ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; DRAM_DQ_10                                                                                                ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; DRAM_DQ_11                                                                                                ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; DRAM_DQ_12                                                                                                ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; DRAM_DQ_13                                                                                                ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; DRAM_DQ_14                                                                                                ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; DRAM_DQ_15                                                                                                ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; DRAM_DQ_2                                                                                                 ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; DRAM_DQ_3                                                                                                 ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; DRAM_DQ_4                                                                                                 ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; DRAM_DQ_5                                                                                                 ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; DRAM_DQ_6                                                                                                 ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; DRAM_DQ_7                                                                                                 ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; DRAM_DQ_8                                                                                                 ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; DRAM_DQ_9                                                                                                 ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; DRAM_LDQM                                                                                                 ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; DRAM_RAS_N                                                                                                ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; DRAM_UDQM                                                                                                 ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; DRAM_WE_N                                                                                                 ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; FPGA_I2C_SCLK                                                                                             ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; FPGA_I2C_SDAT                                                                                             ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; GPIO_0_0                                                                                                  ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; GPIO_0_1                                                                                                  ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; GPIO_0_10                                                                                                 ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; GPIO_0_11                                                                                                 ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; GPIO_0_12                                                                                                 ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; GPIO_0_13                                                                                                 ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; GPIO_0_14                                                                                                 ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; GPIO_0_15                                                                                                 ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; GPIO_0_16                                                                                                 ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; GPIO_0_17                                                                                                 ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; GPIO_0_18                                                                                                 ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; GPIO_0_19                                                                                                 ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; GPIO_0_2                                                                                                  ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; GPIO_0_20                                                                                                 ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; GPIO_0_21                                                                                                 ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; GPIO_0_22                                                                                                 ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; GPIO_0_23                                                                                                 ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; GPIO_0_24                                                                                                 ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; GPIO_0_25                                                                                                 ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; GPIO_0_26                                                                                                 ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; GPIO_0_27                                                                                                 ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; GPIO_0_28                                                                                                 ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; GPIO_0_29                                                                                                 ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; GPIO_0_3                                                                                                  ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; GPIO_0_30                                                                                                 ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; GPIO_0_31                                                                                                 ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; GPIO_0_32                                                                                                 ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; GPIO_0_33                                                                                                 ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; GPIO_0_34                                                                                                 ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; GPIO_0_35                                                                                                 ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; GPIO_0_4                                                                                                  ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; GPIO_0_5                                                                                                  ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; GPIO_0_6                                                                                                  ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; GPIO_0_7                                                                                                  ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; GPIO_0_8                                                                                                  ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; GPIO_0_9                                                                                                  ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; GPIO_1_0                                                                                                  ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; GPIO_1_1                                                                                                  ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; GPIO_1_10                                                                                                 ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; GPIO_1_11                                                                                                 ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; GPIO_1_12                                                                                                 ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; GPIO_1_13                                                                                                 ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; GPIO_1_14                                                                                                 ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; GPIO_1_15                                                                                                 ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; GPIO_1_16                                                                                                 ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; GPIO_1_17                                                                                                 ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; GPIO_1_18                                                                                                 ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; GPIO_1_19                                                                                                 ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; GPIO_1_2                                                                                                  ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; GPIO_1_20                                                                                                 ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; GPIO_1_21                                                                                                 ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; GPIO_1_22                                                                                                 ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; GPIO_1_23                                                                                                 ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; GPIO_1_24                                                                                                 ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; GPIO_1_25                                                                                                 ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; GPIO_1_26                                                                                                 ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; GPIO_1_27                                                                                                 ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; GPIO_1_28                                                                                                 ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; GPIO_1_29                                                                                                 ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; GPIO_1_3                                                                                                  ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; GPIO_1_30                                                                                                 ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; GPIO_1_31                                                                                                 ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; GPIO_1_32                                                                                                 ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; GPIO_1_33                                                                                                 ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; GPIO_1_34                                                                                                 ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; GPIO_1_35                                                                                                 ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; GPIO_1_4                                                                                                  ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; GPIO_1_5                                                                                                  ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; GPIO_1_6                                                                                                  ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; GPIO_1_7                                                                                                  ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; GPIO_1_8                                                                                                  ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; GPIO_1_9                                                                                                  ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HEX0_N[0]                                                                                                 ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HEX0_N[1]                                                                                                 ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HEX0_N[2]                                                                                                 ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HEX0_N[3]                                                                                                 ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HEX0_N[4]                                                                                                 ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HEX0_N[5]                                                                                                 ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HEX0_N[6]                                                                                                 ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HEX0_N_0                                                                                                  ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HEX0_N_1                                                                                                  ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HEX0_N_2                                                                                                  ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HEX0_N_3                                                                                                  ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HEX0_N_4                                                                                                  ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HEX0_N_5                                                                                                  ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HEX0_N_6                                                                                                  ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HEX1_N[0]                                                                                                 ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HEX1_N[1]                                                                                                 ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HEX1_N[2]                                                                                                 ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HEX1_N[3]                                                                                                 ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HEX1_N[4]                                                                                                 ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HEX1_N[5]                                                                                                 ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HEX1_N[6]                                                                                                 ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HEX1_N_0                                                                                                  ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HEX1_N_1                                                                                                  ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HEX1_N_2                                                                                                  ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HEX1_N_3                                                                                                  ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HEX1_N_4                                                                                                  ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HEX1_N_5                                                                                                  ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HEX1_N_6                                                                                                  ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HEX2_N[0]                                                                                                 ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HEX2_N[1]                                                                                                 ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HEX2_N[2]                                                                                                 ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HEX2_N[3]                                                                                                 ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HEX2_N[4]                                                                                                 ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HEX2_N[5]                                                                                                 ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HEX2_N[6]                                                                                                 ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HEX2_N_0                                                                                                  ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HEX2_N_1                                                                                                  ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HEX2_N_2                                                                                                  ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HEX2_N_3                                                                                                  ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HEX2_N_4                                                                                                  ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HEX2_N_5                                                                                                  ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HEX2_N_6                                                                                                  ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HEX3_N[0]                                                                                                 ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HEX3_N[1]                                                                                                 ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HEX3_N[2]                                                                                                 ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HEX3_N[3]                                                                                                 ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HEX3_N[4]                                                                                                 ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HEX3_N[5]                                                                                                 ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HEX3_N[6]                                                                                                 ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HEX3_N_0                                                                                                  ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HEX3_N_1                                                                                                  ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HEX3_N_2                                                                                                  ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HEX3_N_3                                                                                                  ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HEX3_N_4                                                                                                  ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HEX3_N_5                                                                                                  ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HEX3_N_6                                                                                                  ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HEX4_N[0]                                                                                                 ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HEX4_N[1]                                                                                                 ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HEX4_N[2]                                                                                                 ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HEX4_N[3]                                                                                                 ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HEX4_N[4]                                                                                                 ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HEX4_N[5]                                                                                                 ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HEX4_N[6]                                                                                                 ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HEX4_N_0                                                                                                  ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HEX4_N_1                                                                                                  ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HEX4_N_2                                                                                                  ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HEX4_N_3                                                                                                  ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HEX4_N_4                                                                                                  ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HEX4_N_5                                                                                                  ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HEX4_N_6                                                                                                  ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HEX5_N[0]                                                                                                 ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HEX5_N[1]                                                                                                 ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HEX5_N[2]                                                                                                 ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HEX5_N[3]                                                                                                 ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HEX5_N[4]                                                                                                 ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HEX5_N[5]                                                                                                 ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HEX5_N[6]                                                                                                 ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HEX5_N_0                                                                                                  ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HEX5_N_1                                                                                                  ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HEX5_N_2                                                                                                  ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HEX5_N_3                                                                                                  ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HEX5_N_4                                                                                                  ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HEX5_N_5                                                                                                  ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HEX5_N_6                                                                                                  ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HPS_CONV_USB_N                                                                                            ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HPS_DDR3_ADDR[0]                                                                                          ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HPS_DDR3_ADDR[10]                                                                                         ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HPS_DDR3_ADDR[11]                                                                                         ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HPS_DDR3_ADDR[12]                                                                                         ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HPS_DDR3_ADDR[13]                                                                                         ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HPS_DDR3_ADDR[14]                                                                                         ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HPS_DDR3_ADDR[1]                                                                                          ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HPS_DDR3_ADDR[2]                                                                                          ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HPS_DDR3_ADDR[3]                                                                                          ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HPS_DDR3_ADDR[4]                                                                                          ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HPS_DDR3_ADDR[5]                                                                                          ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HPS_DDR3_ADDR[6]                                                                                          ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HPS_DDR3_ADDR[7]                                                                                          ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HPS_DDR3_ADDR[8]                                                                                          ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HPS_DDR3_ADDR[9]                                                                                          ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HPS_DDR3_ADDR_0                                                                                           ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HPS_DDR3_ADDR_1                                                                                           ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HPS_DDR3_ADDR_10                                                                                          ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HPS_DDR3_ADDR_11                                                                                          ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HPS_DDR3_ADDR_12                                                                                          ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HPS_DDR3_ADDR_13                                                                                          ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HPS_DDR3_ADDR_14                                                                                          ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HPS_DDR3_ADDR_2                                                                                           ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HPS_DDR3_ADDR_3                                                                                           ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HPS_DDR3_ADDR_4                                                                                           ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HPS_DDR3_ADDR_5                                                                                           ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HPS_DDR3_ADDR_6                                                                                           ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HPS_DDR3_ADDR_7                                                                                           ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HPS_DDR3_ADDR_8                                                                                           ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HPS_DDR3_ADDR_9                                                                                           ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HPS_DDR3_BA[0]                                                                                            ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HPS_DDR3_BA[1]                                                                                            ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HPS_DDR3_BA[2]                                                                                            ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HPS_DDR3_BA_0                                                                                             ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HPS_DDR3_BA_1                                                                                             ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HPS_DDR3_BA_2                                                                                             ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HPS_DDR3_CAS_N                                                                                            ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HPS_DDR3_CKE                                                                                              ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HPS_DDR3_CK_N                                                                                             ; DIFFERENTIAL 1.5-V SSTL CLASS I   ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HPS_DDR3_CK_P                                                                                             ; DIFFERENTIAL 1.5-V SSTL CLASS I   ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HPS_DDR3_CS_N                                                                                             ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HPS_DDR3_DM[0]                                                                                            ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HPS_DDR3_DM[1]                                                                                            ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HPS_DDR3_DM[2]                                                                                            ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HPS_DDR3_DM[3]                                                                                            ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HPS_DDR3_DM_0                                                                                             ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HPS_DDR3_DM_1                                                                                             ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HPS_DDR3_DM_2                                                                                             ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HPS_DDR3_DM_3                                                                                             ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HPS_DDR3_DQS_N[0]                                                                                         ; DIFFERENTIAL 1.5-V SSTL CLASS I   ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HPS_DDR3_DQS_N[1]                                                                                         ; DIFFERENTIAL 1.5-V SSTL CLASS I   ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HPS_DDR3_DQS_N[2]                                                                                         ; DIFFERENTIAL 1.5-V SSTL CLASS I   ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HPS_DDR3_DQS_N[3]                                                                                         ; DIFFERENTIAL 1.5-V SSTL CLASS I   ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HPS_DDR3_DQS_N_0                                                                                          ; DIFFERENTIAL 1.5-V SSTL CLASS I   ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HPS_DDR3_DQS_N_1                                                                                          ; DIFFERENTIAL 1.5-V SSTL CLASS I   ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HPS_DDR3_DQS_N_2                                                                                          ; DIFFERENTIAL 1.5-V SSTL CLASS I   ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HPS_DDR3_DQS_N_3                                                                                          ; DIFFERENTIAL 1.5-V SSTL CLASS I   ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HPS_DDR3_DQS_P[0]                                                                                         ; DIFFERENTIAL 1.5-V SSTL CLASS I   ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HPS_DDR3_DQS_P[1]                                                                                         ; DIFFERENTIAL 1.5-V SSTL CLASS I   ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HPS_DDR3_DQS_P[2]                                                                                         ; DIFFERENTIAL 1.5-V SSTL CLASS I   ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HPS_DDR3_DQS_P[3]                                                                                         ; DIFFERENTIAL 1.5-V SSTL CLASS I   ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HPS_DDR3_DQS_P_0                                                                                          ; DIFFERENTIAL 1.5-V SSTL CLASS I   ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HPS_DDR3_DQS_P_1                                                                                          ; DIFFERENTIAL 1.5-V SSTL CLASS I   ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HPS_DDR3_DQS_P_2                                                                                          ; DIFFERENTIAL 1.5-V SSTL CLASS I   ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HPS_DDR3_DQS_P_3                                                                                          ; DIFFERENTIAL 1.5-V SSTL CLASS I   ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HPS_DDR3_DQ[0]                                                                                            ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HPS_DDR3_DQ[10]                                                                                           ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HPS_DDR3_DQ[11]                                                                                           ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HPS_DDR3_DQ[12]                                                                                           ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HPS_DDR3_DQ[13]                                                                                           ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HPS_DDR3_DQ[14]                                                                                           ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HPS_DDR3_DQ[15]                                                                                           ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HPS_DDR3_DQ[16]                                                                                           ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HPS_DDR3_DQ[17]                                                                                           ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HPS_DDR3_DQ[18]                                                                                           ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HPS_DDR3_DQ[19]                                                                                           ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HPS_DDR3_DQ[1]                                                                                            ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HPS_DDR3_DQ[20]                                                                                           ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HPS_DDR3_DQ[21]                                                                                           ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HPS_DDR3_DQ[22]                                                                                           ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HPS_DDR3_DQ[23]                                                                                           ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HPS_DDR3_DQ[24]                                                                                           ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HPS_DDR3_DQ[25]                                                                                           ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HPS_DDR3_DQ[26]                                                                                           ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HPS_DDR3_DQ[27]                                                                                           ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HPS_DDR3_DQ[28]                                                                                           ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HPS_DDR3_DQ[29]                                                                                           ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HPS_DDR3_DQ[2]                                                                                            ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HPS_DDR3_DQ[30]                                                                                           ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HPS_DDR3_DQ[31]                                                                                           ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HPS_DDR3_DQ[3]                                                                                            ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HPS_DDR3_DQ[4]                                                                                            ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HPS_DDR3_DQ[5]                                                                                            ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HPS_DDR3_DQ[6]                                                                                            ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HPS_DDR3_DQ[7]                                                                                            ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HPS_DDR3_DQ[8]                                                                                            ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HPS_DDR3_DQ[9]                                                                                            ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HPS_DDR3_DQ_0                                                                                             ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HPS_DDR3_DQ_1                                                                                             ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HPS_DDR3_DQ_10                                                                                            ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HPS_DDR3_DQ_11                                                                                            ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HPS_DDR3_DQ_12                                                                                            ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HPS_DDR3_DQ_13                                                                                            ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HPS_DDR3_DQ_14                                                                                            ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HPS_DDR3_DQ_15                                                                                            ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HPS_DDR3_DQ_16                                                                                            ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HPS_DDR3_DQ_17                                                                                            ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HPS_DDR3_DQ_18                                                                                            ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HPS_DDR3_DQ_19                                                                                            ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HPS_DDR3_DQ_2                                                                                             ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HPS_DDR3_DQ_20                                                                                            ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HPS_DDR3_DQ_21                                                                                            ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HPS_DDR3_DQ_22                                                                                            ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HPS_DDR3_DQ_23                                                                                            ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HPS_DDR3_DQ_24                                                                                            ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HPS_DDR3_DQ_25                                                                                            ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HPS_DDR3_DQ_26                                                                                            ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HPS_DDR3_DQ_27                                                                                            ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HPS_DDR3_DQ_28                                                                                            ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HPS_DDR3_DQ_29                                                                                            ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HPS_DDR3_DQ_3                                                                                             ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HPS_DDR3_DQ_30                                                                                            ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HPS_DDR3_DQ_31                                                                                            ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HPS_DDR3_DQ_4                                                                                             ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HPS_DDR3_DQ_5                                                                                             ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HPS_DDR3_DQ_6                                                                                             ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HPS_DDR3_DQ_7                                                                                             ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HPS_DDR3_DQ_8                                                                                             ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HPS_DDR3_DQ_9                                                                                             ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HPS_DDR3_ODT                                                                                              ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HPS_DDR3_RAS_N                                                                                            ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HPS_DDR3_RESET_N                                                                                          ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HPS_DDR3_RZQ                                                                                              ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HPS_DDR3_WE_N                                                                                             ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HPS_ENET_GTX_CLK                                                                                          ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HPS_ENET_INT_N                                                                                            ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HPS_ENET_MDC                                                                                              ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HPS_ENET_MDIO                                                                                             ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HPS_ENET_RX_CLK                                                                                           ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HPS_ENET_RX_DATA[0]                                                                                       ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HPS_ENET_RX_DATA[1]                                                                                       ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HPS_ENET_RX_DATA[2]                                                                                       ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HPS_ENET_RX_DATA[3]                                                                                       ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HPS_ENET_RX_DATA_0                                                                                        ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HPS_ENET_RX_DATA_1                                                                                        ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HPS_ENET_RX_DATA_2                                                                                        ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HPS_ENET_RX_DATA_3                                                                                        ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HPS_ENET_RX_DV                                                                                            ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HPS_ENET_TX_DATA[0]                                                                                       ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HPS_ENET_TX_DATA[1]                                                                                       ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HPS_ENET_TX_DATA[2]                                                                                       ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HPS_ENET_TX_DATA[3]                                                                                       ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HPS_ENET_TX_DATA_0                                                                                        ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HPS_ENET_TX_DATA_1                                                                                        ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HPS_ENET_TX_DATA_2                                                                                        ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HPS_ENET_TX_DATA_3                                                                                        ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HPS_ENET_TX_EN                                                                                            ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HPS_FLASH_DATA[0]                                                                                         ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HPS_FLASH_DATA[1]                                                                                         ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HPS_FLASH_DATA[2]                                                                                         ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HPS_FLASH_DATA[3]                                                                                         ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HPS_FLASH_DATA_0                                                                                          ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HPS_FLASH_DATA_1                                                                                          ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HPS_FLASH_DATA_2                                                                                          ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HPS_FLASH_DATA_3                                                                                          ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HPS_FLASH_DCLK                                                                                            ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HPS_FLASH_NCSO                                                                                            ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HPS_GSENSOR_INT                                                                                           ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HPS_I2C1_SCLK                                                                                             ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HPS_I2C1_SDAT                                                                                             ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HPS_I2C2_SCLK                                                                                             ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HPS_I2C2_SDAT                                                                                             ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HPS_I2C_CONTROL                                                                                           ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HPS_KEY_N                                                                                                 ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HPS_LED                                                                                                   ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HPS_LTC_GPIO                                                                                              ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HPS_SD_CLK                                                                                                ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HPS_SD_CMD                                                                                                ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HPS_SD_DATA[0]                                                                                            ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HPS_SD_DATA[1]                                                                                            ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HPS_SD_DATA[2]                                                                                            ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HPS_SD_DATA[3]                                                                                            ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HPS_SD_DATA_0                                                                                             ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HPS_SD_DATA_1                                                                                             ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HPS_SD_DATA_2                                                                                             ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HPS_SD_DATA_3                                                                                             ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HPS_SPIM_CLK                                                                                              ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HPS_SPIM_MISO                                                                                             ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HPS_SPIM_MOSI                                                                                             ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HPS_SPIM_SS                                                                                               ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HPS_UART_RX                                                                                               ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HPS_UART_TX                                                                                               ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HPS_USB_CLKOUT                                                                                            ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HPS_USB_DATA[0]                                                                                           ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HPS_USB_DATA[1]                                                                                           ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HPS_USB_DATA[2]                                                                                           ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HPS_USB_DATA[3]                                                                                           ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HPS_USB_DATA[4]                                                                                           ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HPS_USB_DATA[5]                                                                                           ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HPS_USB_DATA[6]                                                                                           ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HPS_USB_DATA[7]                                                                                           ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HPS_USB_DATA_0                                                                                            ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HPS_USB_DATA_1                                                                                            ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HPS_USB_DATA_2                                                                                            ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HPS_USB_DATA_3                                                                                            ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HPS_USB_DATA_4                                                                                            ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HPS_USB_DATA_5                                                                                            ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HPS_USB_DATA_6                                                                                            ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HPS_USB_DATA_7                                                                                            ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HPS_USB_DIR                                                                                               ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HPS_USB_NXT                                                                                               ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; HPS_USB_STP                                                                                               ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; IRDA_RXD                                                                                                  ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; IRDA_TXD                                                                                                  ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; KEY_N_0                                                                                                   ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; KEY_N_1                                                                                                   ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; KEY_N_2                                                                                                   ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; KEY_N_3                                                                                                   ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; LEDR_0                                                                                                    ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; LEDR_1                                                                                                    ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; LEDR_2                                                                                                    ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; LEDR_3                                                                                                    ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; LEDR_4                                                                                                    ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; LEDR_5                                                                                                    ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; LEDR_6                                                                                                    ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; LEDR_7                                                                                                    ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; LEDR_8                                                                                                    ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; LEDR_9                                                                                                    ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; PS2_CLK                                                                                                   ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; PS2_CLK2                                                                                                  ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; PS2_DAT                                                                                                   ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; PS2_DAT2                                                                                                  ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; SW_0                                                                                                      ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; SW_1                                                                                                      ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; SW_2                                                                                                      ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; SW_3                                                                                                      ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; SW_4                                                                                                      ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; SW_5                                                                                                      ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; SW_6                                                                                                      ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; SW_7                                                                                                      ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; SW_8                                                                                                      ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; SW_9                                                                                                      ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; TD_CLK27                                                                                                  ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; TD_DATA[0]                                                                                                ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; TD_DATA[1]                                                                                                ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; TD_DATA[2]                                                                                                ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; TD_DATA[3]                                                                                                ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; TD_DATA[4]                                                                                                ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; TD_DATA[5]                                                                                                ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; TD_DATA[6]                                                                                                ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; TD_DATA[7]                                                                                                ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; TD_DATA_0                                                                                                 ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; TD_DATA_1                                                                                                 ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; TD_DATA_2                                                                                                 ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; TD_DATA_3                                                                                                 ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; TD_DATA_4                                                                                                 ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; TD_DATA_5                                                                                                 ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; TD_DATA_6                                                                                                 ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; TD_DATA_7                                                                                                 ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; TD_HS                                                                                                     ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; TD_RESET_N                                                                                                ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; TD_VS                                                                                                     ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; VGA_BLANK_N                                                                                               ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; VGA_B[0]                                                                                                  ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; VGA_B[1]                                                                                                  ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; VGA_B[2]                                                                                                  ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; VGA_B[3]                                                                                                  ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; VGA_B[4]                                                                                                  ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; VGA_B[5]                                                                                                  ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; VGA_B[6]                                                                                                  ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; VGA_B[7]                                                                                                  ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; VGA_B_0                                                                                                   ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; VGA_B_1                                                                                                   ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; VGA_B_2                                                                                                   ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; VGA_B_3                                                                                                   ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; VGA_B_4                                                                                                   ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; VGA_B_5                                                                                                   ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; VGA_B_6                                                                                                   ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; VGA_B_7                                                                                                   ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; VGA_CLK                                                                                                   ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; VGA_G[0]                                                                                                  ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; VGA_G[1]                                                                                                  ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; VGA_G[2]                                                                                                  ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; VGA_G[3]                                                                                                  ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; VGA_G[4]                                                                                                  ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; VGA_G[5]                                                                                                  ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; VGA_G[6]                                                                                                  ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; VGA_G[7]                                                                                                  ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; VGA_G_0                                                                                                   ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; VGA_G_1                                                                                                   ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; VGA_G_2                                                                                                   ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; VGA_G_3                                                                                                   ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; VGA_G_4                                                                                                   ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; VGA_G_5                                                                                                   ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; VGA_G_6                                                                                                   ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; VGA_G_7                                                                                                   ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; VGA_HS                                                                                                    ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; VGA_R[0]                                                                                                  ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; VGA_R[1]                                                                                                  ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; VGA_R[2]                                                                                                  ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; VGA_R[3]                                                                                                  ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; VGA_R[4]                                                                                                  ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; VGA_R[5]                                                                                                  ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; VGA_R[6]                                                                                                  ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; VGA_R[7]                                                                                                  ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; VGA_R_0                                                                                                   ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; VGA_R_1                                                                                                   ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; VGA_R_2                                                                                                   ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; VGA_R_3                                                                                                   ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; VGA_R_4                                                                                                   ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; VGA_R_5                                                                                                   ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; VGA_R_6                                                                                                   ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; VGA_R_7                                                                                                   ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; VGA_SYNC_N                                                                                                ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                                              ; DE1_SoC_ReferenceTop ;              ; VGA_VS                                                                                                    ; 3.3-V LVTTL                       ; QSF Assignment ;
; PLL Compensation Mode                                     ; DE1_SoC_ReferenceTop ;              ; soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|pll0|fbout                                             ; DIRECT                            ; QSF Assignment ;
; Global Signal                                             ; DE1_SoC_ReferenceTop ;              ; soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].read_capture_clk_buffer ; OFF                               ; QSF Assignment ;
; Global Signal                                             ; DE1_SoC_ReferenceTop ;              ; soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].read_capture_clk_buffer ; OFF                               ; QSF Assignment ;
; Global Signal                                             ; DE1_SoC_ReferenceTop ;              ; soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].read_capture_clk_buffer ; OFF                               ; QSF Assignment ;
; Global Signal                                             ; DE1_SoC_ReferenceTop ;              ; soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].read_capture_clk_buffer ; OFF                               ; QSF Assignment ;
; Global Signal                                             ; DE1_SoC_ReferenceTop ;              ; soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[0]    ; OFF                               ; QSF Assignment ;
; Global Signal                                             ; DE1_SoC_ReferenceTop ;              ; soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[1]    ; OFF                               ; QSF Assignment ;
; Global Signal                                             ; DE1_SoC_ReferenceTop ;              ; soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[2]    ; OFF                               ; QSF Assignment ;
; Global Signal                                             ; DE1_SoC_ReferenceTop ;              ; soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[3]    ; OFF                               ; QSF Assignment ;
; Global Signal                                             ; DE1_SoC_ReferenceTop ;              ; soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[0]   ; OFF                               ; QSF Assignment ;
; Global Signal                                             ; DE1_SoC_ReferenceTop ;              ; soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[1]   ; OFF                               ; QSF Assignment ;
; Global Signal                                             ; DE1_SoC_ReferenceTop ;              ; soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[2]   ; OFF                               ; QSF Assignment ;
; Global Signal                                             ; DE1_SoC_ReferenceTop ;              ; soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[3]   ; OFF                               ; QSF Assignment ;
; Global Signal                                             ; DE1_SoC_ReferenceTop ;              ; soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ureset|phy_reset_mem_stable_n               ; OFF                               ; QSF Assignment ;
; Global Signal                                             ; DE1_SoC_ReferenceTop ;              ; soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ureset|phy_reset_n                          ; OFF                               ; QSF Assignment ;
; Current Strength                                          ; DE1_SoC_ReferenceTop ;              ; HPS_DDR3_ADDR[0]                                                                                          ; MAXIMUM CURRENT                   ; QSF Assignment ;
; Current Strength                                          ; DE1_SoC_ReferenceTop ;              ; HPS_DDR3_ADDR[10]                                                                                         ; MAXIMUM CURRENT                   ; QSF Assignment ;
; Current Strength                                          ; DE1_SoC_ReferenceTop ;              ; HPS_DDR3_ADDR[11]                                                                                         ; MAXIMUM CURRENT                   ; QSF Assignment ;
; Current Strength                                          ; DE1_SoC_ReferenceTop ;              ; HPS_DDR3_ADDR[12]                                                                                         ; MAXIMUM CURRENT                   ; QSF Assignment ;
; Current Strength                                          ; DE1_SoC_ReferenceTop ;              ; HPS_DDR3_ADDR[13]                                                                                         ; MAXIMUM CURRENT                   ; QSF Assignment ;
; Current Strength                                          ; DE1_SoC_ReferenceTop ;              ; HPS_DDR3_ADDR[14]                                                                                         ; MAXIMUM CURRENT                   ; QSF Assignment ;
; Current Strength                                          ; DE1_SoC_ReferenceTop ;              ; HPS_DDR3_ADDR[1]                                                                                          ; MAXIMUM CURRENT                   ; QSF Assignment ;
; Current Strength                                          ; DE1_SoC_ReferenceTop ;              ; HPS_DDR3_ADDR[2]                                                                                          ; MAXIMUM CURRENT                   ; QSF Assignment ;
; Current Strength                                          ; DE1_SoC_ReferenceTop ;              ; HPS_DDR3_ADDR[3]                                                                                          ; MAXIMUM CURRENT                   ; QSF Assignment ;
; Current Strength                                          ; DE1_SoC_ReferenceTop ;              ; HPS_DDR3_ADDR[4]                                                                                          ; MAXIMUM CURRENT                   ; QSF Assignment ;
; Current Strength                                          ; DE1_SoC_ReferenceTop ;              ; HPS_DDR3_ADDR[5]                                                                                          ; MAXIMUM CURRENT                   ; QSF Assignment ;
; Current Strength                                          ; DE1_SoC_ReferenceTop ;              ; HPS_DDR3_ADDR[6]                                                                                          ; MAXIMUM CURRENT                   ; QSF Assignment ;
; Current Strength                                          ; DE1_SoC_ReferenceTop ;              ; HPS_DDR3_ADDR[7]                                                                                          ; MAXIMUM CURRENT                   ; QSF Assignment ;
; Current Strength                                          ; DE1_SoC_ReferenceTop ;              ; HPS_DDR3_ADDR[8]                                                                                          ; MAXIMUM CURRENT                   ; QSF Assignment ;
; Current Strength                                          ; DE1_SoC_ReferenceTop ;              ; HPS_DDR3_ADDR[9]                                                                                          ; MAXIMUM CURRENT                   ; QSF Assignment ;
; Current Strength                                          ; DE1_SoC_ReferenceTop ;              ; HPS_DDR3_BA[0]                                                                                            ; MAXIMUM CURRENT                   ; QSF Assignment ;
; Current Strength                                          ; DE1_SoC_ReferenceTop ;              ; HPS_DDR3_BA[1]                                                                                            ; MAXIMUM CURRENT                   ; QSF Assignment ;
; Current Strength                                          ; DE1_SoC_ReferenceTop ;              ; HPS_DDR3_BA[2]                                                                                            ; MAXIMUM CURRENT                   ; QSF Assignment ;
; Current Strength                                          ; DE1_SoC_ReferenceTop ;              ; HPS_DDR3_CAS_N                                                                                            ; MAXIMUM CURRENT                   ; QSF Assignment ;
; Current Strength                                          ; DE1_SoC_ReferenceTop ;              ; HPS_DDR3_CKE                                                                                              ; MAXIMUM CURRENT                   ; QSF Assignment ;
; Current Strength                                          ; DE1_SoC_ReferenceTop ;              ; HPS_DDR3_CS_N                                                                                             ; MAXIMUM CURRENT                   ; QSF Assignment ;
; Current Strength                                          ; DE1_SoC_ReferenceTop ;              ; HPS_DDR3_ODT                                                                                              ; MAXIMUM CURRENT                   ; QSF Assignment ;
; Current Strength                                          ; DE1_SoC_ReferenceTop ;              ; HPS_DDR3_RAS_N                                                                                            ; MAXIMUM CURRENT                   ; QSF Assignment ;
; Current Strength                                          ; DE1_SoC_ReferenceTop ;              ; HPS_DDR3_RESET_N                                                                                          ; MAXIMUM CURRENT                   ; QSF Assignment ;
; Current Strength                                          ; DE1_SoC_ReferenceTop ;              ; HPS_DDR3_WE_N                                                                                             ; MAXIMUM CURRENT                   ; QSF Assignment ;
; Input Termination                                         ; DE1_SoC_ReferenceTop ;              ; HPS_DDR3_DQS_N[0]                                                                                         ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment ;
; Input Termination                                         ; DE1_SoC_ReferenceTop ;              ; HPS_DDR3_DQS_N[1]                                                                                         ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment ;
; Input Termination                                         ; DE1_SoC_ReferenceTop ;              ; HPS_DDR3_DQS_N[2]                                                                                         ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment ;
; Input Termination                                         ; DE1_SoC_ReferenceTop ;              ; HPS_DDR3_DQS_N[3]                                                                                         ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment ;
; Input Termination                                         ; DE1_SoC_ReferenceTop ;              ; HPS_DDR3_DQS_P[0]                                                                                         ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment ;
; Input Termination                                         ; DE1_SoC_ReferenceTop ;              ; HPS_DDR3_DQS_P[1]                                                                                         ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment ;
; Input Termination                                         ; DE1_SoC_ReferenceTop ;              ; HPS_DDR3_DQS_P[2]                                                                                         ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment ;
; Input Termination                                         ; DE1_SoC_ReferenceTop ;              ; HPS_DDR3_DQS_P[3]                                                                                         ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment ;
; Input Termination                                         ; DE1_SoC_ReferenceTop ;              ; HPS_DDR3_DQ[0]                                                                                            ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment ;
; Input Termination                                         ; DE1_SoC_ReferenceTop ;              ; HPS_DDR3_DQ[10]                                                                                           ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment ;
; Input Termination                                         ; DE1_SoC_ReferenceTop ;              ; HPS_DDR3_DQ[11]                                                                                           ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment ;
; Input Termination                                         ; DE1_SoC_ReferenceTop ;              ; HPS_DDR3_DQ[12]                                                                                           ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment ;
; Input Termination                                         ; DE1_SoC_ReferenceTop ;              ; HPS_DDR3_DQ[13]                                                                                           ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment ;
; Input Termination                                         ; DE1_SoC_ReferenceTop ;              ; HPS_DDR3_DQ[14]                                                                                           ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment ;
; Input Termination                                         ; DE1_SoC_ReferenceTop ;              ; HPS_DDR3_DQ[15]                                                                                           ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment ;
; Input Termination                                         ; DE1_SoC_ReferenceTop ;              ; HPS_DDR3_DQ[16]                                                                                           ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment ;
; Input Termination                                         ; DE1_SoC_ReferenceTop ;              ; HPS_DDR3_DQ[17]                                                                                           ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment ;
; Input Termination                                         ; DE1_SoC_ReferenceTop ;              ; HPS_DDR3_DQ[18]                                                                                           ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment ;
; Input Termination                                         ; DE1_SoC_ReferenceTop ;              ; HPS_DDR3_DQ[19]                                                                                           ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment ;
; Input Termination                                         ; DE1_SoC_ReferenceTop ;              ; HPS_DDR3_DQ[1]                                                                                            ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment ;
; Input Termination                                         ; DE1_SoC_ReferenceTop ;              ; HPS_DDR3_DQ[20]                                                                                           ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment ;
; Input Termination                                         ; DE1_SoC_ReferenceTop ;              ; HPS_DDR3_DQ[21]                                                                                           ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment ;
; Input Termination                                         ; DE1_SoC_ReferenceTop ;              ; HPS_DDR3_DQ[22]                                                                                           ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment ;
; Input Termination                                         ; DE1_SoC_ReferenceTop ;              ; HPS_DDR3_DQ[23]                                                                                           ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment ;
; Input Termination                                         ; DE1_SoC_ReferenceTop ;              ; HPS_DDR3_DQ[24]                                                                                           ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment ;
; Input Termination                                         ; DE1_SoC_ReferenceTop ;              ; HPS_DDR3_DQ[25]                                                                                           ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment ;
; Input Termination                                         ; DE1_SoC_ReferenceTop ;              ; HPS_DDR3_DQ[26]                                                                                           ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment ;
; Input Termination                                         ; DE1_SoC_ReferenceTop ;              ; HPS_DDR3_DQ[27]                                                                                           ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment ;
; Input Termination                                         ; DE1_SoC_ReferenceTop ;              ; HPS_DDR3_DQ[28]                                                                                           ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment ;
; Input Termination                                         ; DE1_SoC_ReferenceTop ;              ; HPS_DDR3_DQ[29]                                                                                           ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment ;
; Input Termination                                         ; DE1_SoC_ReferenceTop ;              ; HPS_DDR3_DQ[2]                                                                                            ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment ;
; Input Termination                                         ; DE1_SoC_ReferenceTop ;              ; HPS_DDR3_DQ[30]                                                                                           ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment ;
; Input Termination                                         ; DE1_SoC_ReferenceTop ;              ; HPS_DDR3_DQ[31]                                                                                           ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment ;
; Input Termination                                         ; DE1_SoC_ReferenceTop ;              ; HPS_DDR3_DQ[3]                                                                                            ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment ;
; Input Termination                                         ; DE1_SoC_ReferenceTop ;              ; HPS_DDR3_DQ[4]                                                                                            ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment ;
; Input Termination                                         ; DE1_SoC_ReferenceTop ;              ; HPS_DDR3_DQ[5]                                                                                            ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment ;
; Input Termination                                         ; DE1_SoC_ReferenceTop ;              ; HPS_DDR3_DQ[6]                                                                                            ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment ;
; Input Termination                                         ; DE1_SoC_ReferenceTop ;              ; HPS_DDR3_DQ[7]                                                                                            ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment ;
; Input Termination                                         ; DE1_SoC_ReferenceTop ;              ; HPS_DDR3_DQ[8]                                                                                            ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment ;
; Input Termination                                         ; DE1_SoC_ReferenceTop ;              ; HPS_DDR3_DQ[9]                                                                                            ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment ;
; Output Termination                                        ; DE1_SoC_ReferenceTop ;              ; HPS_DDR3_CK_N                                                                                             ; SERIES 50 OHM WITHOUT CALIBRATION ; QSF Assignment ;
; Output Termination                                        ; DE1_SoC_ReferenceTop ;              ; HPS_DDR3_CK_P                                                                                             ; SERIES 50 OHM WITHOUT CALIBRATION ; QSF Assignment ;
; Output Termination                                        ; DE1_SoC_ReferenceTop ;              ; HPS_DDR3_DM[0]                                                                                            ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment ;
; Output Termination                                        ; DE1_SoC_ReferenceTop ;              ; HPS_DDR3_DM[1]                                                                                            ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment ;
; Output Termination                                        ; DE1_SoC_ReferenceTop ;              ; HPS_DDR3_DM[2]                                                                                            ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment ;
; Output Termination                                        ; DE1_SoC_ReferenceTop ;              ; HPS_DDR3_DM[3]                                                                                            ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment ;
; Output Termination                                        ; DE1_SoC_ReferenceTop ;              ; HPS_DDR3_DQS_N[0]                                                                                         ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment ;
; Output Termination                                        ; DE1_SoC_ReferenceTop ;              ; HPS_DDR3_DQS_N[1]                                                                                         ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment ;
; Output Termination                                        ; DE1_SoC_ReferenceTop ;              ; HPS_DDR3_DQS_N[2]                                                                                         ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment ;
; Output Termination                                        ; DE1_SoC_ReferenceTop ;              ; HPS_DDR3_DQS_N[3]                                                                                         ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment ;
; Output Termination                                        ; DE1_SoC_ReferenceTop ;              ; HPS_DDR3_DQS_P[0]                                                                                         ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment ;
; Output Termination                                        ; DE1_SoC_ReferenceTop ;              ; HPS_DDR3_DQS_P[1]                                                                                         ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment ;
; Output Termination                                        ; DE1_SoC_ReferenceTop ;              ; HPS_DDR3_DQS_P[2]                                                                                         ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment ;
; Output Termination                                        ; DE1_SoC_ReferenceTop ;              ; HPS_DDR3_DQS_P[3]                                                                                         ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment ;
; Output Termination                                        ; DE1_SoC_ReferenceTop ;              ; HPS_DDR3_DQ[0]                                                                                            ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment ;
; Output Termination                                        ; DE1_SoC_ReferenceTop ;              ; HPS_DDR3_DQ[10]                                                                                           ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment ;
; Output Termination                                        ; DE1_SoC_ReferenceTop ;              ; HPS_DDR3_DQ[11]                                                                                           ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment ;
; Output Termination                                        ; DE1_SoC_ReferenceTop ;              ; HPS_DDR3_DQ[12]                                                                                           ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment ;
; Output Termination                                        ; DE1_SoC_ReferenceTop ;              ; HPS_DDR3_DQ[13]                                                                                           ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment ;
; Output Termination                                        ; DE1_SoC_ReferenceTop ;              ; HPS_DDR3_DQ[14]                                                                                           ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment ;
; Output Termination                                        ; DE1_SoC_ReferenceTop ;              ; HPS_DDR3_DQ[15]                                                                                           ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment ;
; Output Termination                                        ; DE1_SoC_ReferenceTop ;              ; HPS_DDR3_DQ[16]                                                                                           ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment ;
; Output Termination                                        ; DE1_SoC_ReferenceTop ;              ; HPS_DDR3_DQ[17]                                                                                           ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment ;
; Output Termination                                        ; DE1_SoC_ReferenceTop ;              ; HPS_DDR3_DQ[18]                                                                                           ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment ;
; Output Termination                                        ; DE1_SoC_ReferenceTop ;              ; HPS_DDR3_DQ[19]                                                                                           ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment ;
; Output Termination                                        ; DE1_SoC_ReferenceTop ;              ; HPS_DDR3_DQ[1]                                                                                            ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment ;
; Output Termination                                        ; DE1_SoC_ReferenceTop ;              ; HPS_DDR3_DQ[20]                                                                                           ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment ;
; Output Termination                                        ; DE1_SoC_ReferenceTop ;              ; HPS_DDR3_DQ[21]                                                                                           ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment ;
; Output Termination                                        ; DE1_SoC_ReferenceTop ;              ; HPS_DDR3_DQ[22]                                                                                           ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment ;
; Output Termination                                        ; DE1_SoC_ReferenceTop ;              ; HPS_DDR3_DQ[23]                                                                                           ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment ;
; Output Termination                                        ; DE1_SoC_ReferenceTop ;              ; HPS_DDR3_DQ[24]                                                                                           ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment ;
; Output Termination                                        ; DE1_SoC_ReferenceTop ;              ; HPS_DDR3_DQ[25]                                                                                           ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment ;
; Output Termination                                        ; DE1_SoC_ReferenceTop ;              ; HPS_DDR3_DQ[26]                                                                                           ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment ;
; Output Termination                                        ; DE1_SoC_ReferenceTop ;              ; HPS_DDR3_DQ[27]                                                                                           ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment ;
; Output Termination                                        ; DE1_SoC_ReferenceTop ;              ; HPS_DDR3_DQ[28]                                                                                           ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment ;
; Output Termination                                        ; DE1_SoC_ReferenceTop ;              ; HPS_DDR3_DQ[29]                                                                                           ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment ;
; Output Termination                                        ; DE1_SoC_ReferenceTop ;              ; HPS_DDR3_DQ[2]                                                                                            ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment ;
; Output Termination                                        ; DE1_SoC_ReferenceTop ;              ; HPS_DDR3_DQ[30]                                                                                           ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment ;
; Output Termination                                        ; DE1_SoC_ReferenceTop ;              ; HPS_DDR3_DQ[31]                                                                                           ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment ;
; Output Termination                                        ; DE1_SoC_ReferenceTop ;              ; HPS_DDR3_DQ[3]                                                                                            ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment ;
; Output Termination                                        ; DE1_SoC_ReferenceTop ;              ; HPS_DDR3_DQ[4]                                                                                            ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment ;
; Output Termination                                        ; DE1_SoC_ReferenceTop ;              ; HPS_DDR3_DQ[5]                                                                                            ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment ;
; Output Termination                                        ; DE1_SoC_ReferenceTop ;              ; HPS_DDR3_DQ[6]                                                                                            ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment ;
; Output Termination                                        ; DE1_SoC_ReferenceTop ;              ; HPS_DDR3_DQ[7]                                                                                            ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment ;
; Output Termination                                        ; DE1_SoC_ReferenceTop ;              ; HPS_DDR3_DQ[8]                                                                                            ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment ;
; Output Termination                                        ; DE1_SoC_ReferenceTop ;              ; HPS_DDR3_DQ[9]                                                                                            ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment ;
; D5 Delay (output register to io buffer)                   ; DE1_SoC_ReferenceTop ;              ; HPS_DDR3_CK_N                                                                                             ; 2                                 ; QSF Assignment ;
; D5 Delay (output register to io buffer)                   ; DE1_SoC_ReferenceTop ;              ; HPS_DDR3_CK_P                                                                                             ; 2                                 ; QSF Assignment ;
; Enable Beneficial Skew Optimization for non global clocks ; DE1_SoC_ReferenceTop ;              ; soc_system_inst|hps_0|hps_io|border|hps_sdram_inst                                                        ; ON                                ; QSF Assignment ;
+-----------------------------------------------------------+----------------------+--------------+-----------------------------------------------------------------------------------------------------------+-----------------------------------+----------------+


+---------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                      ;
+---------------------+---------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]       ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+---------------------+----------------------------+--------------------------+
; Placement (by node) ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 3917 ) ; 0.00 % ( 0 / 3917 )        ; 0.00 % ( 0 / 3917 )      ;
;     -- Achieved     ; 0.00 % ( 0 / 3917 ) ; 0.00 % ( 0 / 3917 )        ; 0.00 % ( 0 / 3917 )      ;
;                     ;                     ;                            ;                          ;
; Routing (by net)    ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+---------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub               ;
; sld_signaltap:auto_signaltap_0 ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_signaltap:auto_signaltap_0 ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 1864 )   ; N/A                     ; Source File       ; N/A                 ;       ;
; sld_hub:auto_hub               ; 0.00 % ( 0 / 182 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; sld_signaltap:auto_signaltap_0 ; 0.00 % ( 0 / 1846 )   ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 25 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/quartus/output_files/1_1_0.pin.


+---------------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                               ;
+-------------------------------------------------------------+-----------------------+-------+
; Resource                                                    ; Usage                 ; %     ;
+-------------------------------------------------------------+-----------------------+-------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 1,095 / 32,070        ; 3 %   ;
; ALMs needed [=A-B+C]                                        ; 1,095                 ;       ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 1,561 / 32,070        ; 5 %   ;
;         [a] ALMs used for LUT logic and registers           ; 397                   ;       ;
;         [b] ALMs used for LUT logic                         ; 574                   ;       ;
;         [c] ALMs used for registers                         ; 590                   ;       ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                     ;       ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 466 / 32,070          ; 1 %   ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 0 / 32,070            ; 0 %   ;
;         [a] Due to location constrained logic               ; 0                     ;       ;
;         [b] Due to LAB-wide signal conflicts                ; 0                     ;       ;
;         [c] Due to LAB input limits                         ; 0                     ;       ;
;         [d] Due to virtual I/Os                             ; 0                     ;       ;
;                                                             ;                       ;       ;
; Difficulty packing design                                   ; Low                   ;       ;
;                                                             ;                       ;       ;
; Total LABs:  partially or completely used                   ; 218 / 3,207           ; 7 %   ;
;     -- Logic LABs                                           ; 218                   ;       ;
;     -- Memory LABs (up to half of total LABs)               ; 0                     ;       ;
;                                                             ;                       ;       ;
; Combinational ALUT usage for logic                          ; 1,877                 ;       ;
;     -- 7 input functions                                    ; 8                     ;       ;
;     -- 6 input functions                                    ; 96                    ;       ;
;     -- 5 input functions                                    ; 369                   ;       ;
;     -- 4 input functions                                    ; 82                    ;       ;
;     -- <=3 input functions                                  ; 1,322                 ;       ;
; Combinational ALUT usage for route-throughs                 ; 701                   ;       ;
;                                                             ;                       ;       ;
; Dedicated logic registers                                   ; 2,106                 ;       ;
;     -- By type:                                             ;                       ;       ;
;         -- Primary logic registers                          ; 1,972 / 64,140        ; 3 %   ;
;         -- Secondary logic registers                        ; 134 / 64,140          ; < 1 % ;
;     -- By function:                                         ;                       ;       ;
;         -- Design implementation registers                  ; 2,077                 ;       ;
;         -- Routing optimization registers                   ; 29                    ;       ;
;                                                             ;                       ;       ;
; Virtual pins                                                ; 0                     ;       ;
; I/O pins                                                    ; 97 / 457              ; 21 %  ;
;     -- Clock pins                                           ; 4 / 8                 ; 50 %  ;
;     -- Dedicated input pins                                 ; 3 / 21                ; 14 %  ;
;                                                             ;                       ;       ;
; Hard processor system peripheral utilization                ;                       ;       ;
;     -- Boot from FPGA                                       ; 0 / 1 ( 0 % )         ;       ;
;     -- Clock resets                                         ; 0 / 1 ( 0 % )         ;       ;
;     -- Cross trigger                                        ; 0 / 1 ( 0 % )         ;       ;
;     -- S2F AXI                                              ; 0 / 1 ( 0 % )         ;       ;
;     -- F2S AXI                                              ; 0 / 1 ( 0 % )         ;       ;
;     -- AXI Lightweight                                      ; 0 / 1 ( 0 % )         ;       ;
;     -- SDRAM                                                ; 0 / 1 ( 0 % )         ;       ;
;     -- Interrupts                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- JTAG                                                 ; 0 / 1 ( 0 % )         ;       ;
;     -- Loan I/O                                             ; 0 / 1 ( 0 % )         ;       ;
;     -- MPU event standby                                    ; 0 / 1 ( 0 % )         ;       ;
;     -- MPU general purpose                                  ; 0 / 1 ( 0 % )         ;       ;
;     -- STM event                                            ; 0 / 1 ( 0 % )         ;       ;
;     -- TPIU trace                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- DMA                                                  ; 0 / 1 ( 0 % )         ;       ;
;     -- CAN                                                  ; 0 / 2 ( 0 % )         ;       ;
;     -- EMAC                                                 ; 0 / 2 ( 0 % )         ;       ;
;     -- I2C                                                  ; 0 / 4 ( 0 % )         ;       ;
;     -- NAND Flash                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- QSPI                                                 ; 0 / 1 ( 0 % )         ;       ;
;     -- SDMMC                                                ; 0 / 1 ( 0 % )         ;       ;
;     -- SPI Master                                           ; 0 / 2 ( 0 % )         ;       ;
;     -- SPI Slave                                            ; 0 / 2 ( 0 % )         ;       ;
;     -- UART                                                 ; 0 / 2 ( 0 % )         ;       ;
;     -- USB                                                  ; 0 / 2 ( 0 % )         ;       ;
;                                                             ;                       ;       ;
; M10K blocks                                                 ; 3 / 397               ; < 1 % ;
; Total MLAB memory bits                                      ; 0                     ;       ;
; Total block memory bits                                     ; 12,288 / 4,065,280    ; < 1 % ;
; Total block memory implementation bits                      ; 30,720 / 4,065,280    ; < 1 % ;
;                                                             ;                       ;       ;
; Total DSP Blocks                                            ; 64 / 87               ; 74 %  ;
;                                                             ;                       ;       ;
; Fractional PLLs                                             ; 1 / 6                 ; 17 %  ;
; Global signals                                              ; 5                     ;       ;
;     -- Global clocks                                        ; 4 / 16                ; 25 %  ;
;     -- Quadrant clocks                                      ; 0 / 66                ; 0 %   ;
;     -- Horizontal periphery clocks                          ; 0 / 18                ; 0 %   ;
; SERDES Transmitters                                         ; 0 / 100               ; 0 %   ;
; SERDES Receivers                                            ; 0 / 100               ; 0 %   ;
; JTAGs                                                       ; 1 / 1                 ; 100 % ;
; ASMI blocks                                                 ; 0 / 1                 ; 0 %   ;
; CRC blocks                                                  ; 0 / 1                 ; 0 %   ;
; Remote update blocks                                        ; 0 / 1                 ; 0 %   ;
; Oscillator blocks                                           ; 0 / 1                 ; 0 %   ;
; Impedance control blocks                                    ; 0 / 4                 ; 0 %   ;
; Hard Memory Controllers                                     ; 0 / 2                 ; 0 %   ;
; Average interconnect usage (total/H/V)                      ; 1.9% / 1.9% / 2.0%    ;       ;
; Peak interconnect usage (total/H/V)                         ; 24.9% / 25.8% / 22.3% ;       ;
; Maximum fan-out                                             ; 1498                  ;       ;
; Highest non-global fan-out                                  ; 1035                  ;       ;
; Total fan-out                                               ; 13533                 ;       ;
; Average fan-out                                             ; 2.69                  ;       ;
+-------------------------------------------------------------+-----------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                                                                  ;
+-------------------------------------------------------------+-----------------------+----------------------+--------------------------------+--------------------------------+
; Statistic                                                   ; Top                   ; sld_hub:auto_hub     ; sld_signaltap:auto_signaltap_0 ; hard_block:auto_generated_inst ;
+-------------------------------------------------------------+-----------------------+----------------------+--------------------------------+--------------------------------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 736 / 32070 ( 2 % )   ; 60 / 32070 ( < 1 % ) ; 300 / 32070 ( < 1 % )          ; 0 / 32070 ( 0 % )              ;
; ALMs needed [=A-B+C]                                        ; 736                   ; 60                   ; 300                            ; 0                              ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 746 / 32070 ( 2 % )   ; 74 / 32070 ( < 1 % ) ; 741 / 32070 ( 2 % )            ; 0 / 32070 ( 0 % )              ;
;         [a] ALMs used for LUT logic and registers           ; 272                   ; 22                   ; 103                            ; 0                              ;
;         [b] ALMs used for LUT logic                         ; 465                   ; 29                   ; 80                             ; 0                              ;
;         [c] ALMs used for registers                         ; 9                     ; 23                   ; 558                            ; 0                              ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                     ; 0                    ; 0                              ; 0                              ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 10 / 32070 ( < 1 % )  ; 14 / 32070 ( < 1 % ) ; 441 / 32070 ( 1 % )            ; 0 / 32070 ( 0 % )              ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 0 / 32070 ( 0 % )     ; 0 / 32070 ( 0 % )    ; 0 / 32070 ( 0 % )              ; 0 / 32070 ( 0 % )              ;
;         [a] Due to location constrained logic               ; 0                     ; 0                    ; 0                              ; 0                              ;
;         [b] Due to LAB-wide signal conflicts                ; 0                     ; 0                    ; 0                              ; 0                              ;
;         [c] Due to LAB input limits                         ; 0                     ; 0                    ; 0                              ; 0                              ;
;         [d] Due to virtual I/Os                             ; 0                     ; 0                    ; 0                              ; 0                              ;
;                                                             ;                       ;                      ;                                ;                                ;
; Difficulty packing design                                   ; Low                   ; Low                  ; Low                            ; Low                            ;
;                                                             ;                       ;                      ;                                ;                                ;
; Total LABs:  partially or completely used                   ; 114 / 3207 ( 4 % )    ; 10 / 3207 ( < 1 % )  ; 98 / 3207 ( 3 % )              ; 0 / 3207 ( 0 % )               ;
;     -- Logic LABs                                           ; 114                   ; 10                   ; 98                             ; 0                              ;
;     -- Memory LABs (up to half of total LABs)               ; 0                     ; 0                    ; 0                              ; 0                              ;
;                                                             ;                       ;                      ;                                ;                                ;
; Combinational ALUT usage for logic                          ; 1459                  ; 92                   ; 326                            ; 0                              ;
;     -- 7 input functions                                    ; 7                     ; 1                    ; 0                              ; 0                              ;
;     -- 6 input functions                                    ; 5                     ; 14                   ; 77                             ; 0                              ;
;     -- 5 input functions                                    ; 228                   ; 22                   ; 119                            ; 0                              ;
;     -- 4 input functions                                    ; 41                    ; 18                   ; 23                             ; 0                              ;
;     -- <=3 input functions                                  ; 1178                  ; 37                   ; 107                            ; 0                              ;
; Combinational ALUT usage for route-throughs                 ; 6                     ; 22                   ; 673                            ; 0                              ;
; Memory ALUT usage                                           ; 0                     ; 0                    ; 0                              ; 0                              ;
;     -- 64-address deep                                      ; 0                     ; 0                    ; 0                              ; 0                              ;
;     -- 32-address deep                                      ; 0                     ; 0                    ; 0                              ; 0                              ;
;                                                             ;                       ;                      ;                                ;                                ;
; Dedicated logic registers                                   ; 0                     ; 0                    ; 0                              ; 0                              ;
;     -- By type:                                             ;                       ;                      ;                                ;                                ;
;         -- Primary logic registers                          ; 561 / 64140 ( < 1 % ) ; 90 / 64140 ( < 1 % ) ; 1321 / 64140 ( 2 % )           ; 0 / 64140 ( 0 % )              ;
;         -- Secondary logic registers                        ; 0 / 64140 ( 0 % )     ; 4 / 64140 ( < 1 % )  ; 130 / 64140 ( < 1 % )          ; 0 / 64140 ( 0 % )              ;
;     -- By function:                                         ;                       ;                      ;                                ;                                ;
;         -- Design implementation registers                  ; 561                   ; 90                   ; 1426                           ; 0                              ;
;         -- Routing optimization registers                   ; 0                     ; 4                    ; 25                             ; 0                              ;
;                                                             ;                       ;                      ;                                ;                                ;
;                                                             ;                       ;                      ;                                ;                                ;
; Virtual pins                                                ; 0                     ; 0                    ; 0                              ; 0                              ;
; I/O pins                                                    ; 95                    ; 0                    ; 0                              ; 2                              ;
; I/O registers                                               ; 0                     ; 0                    ; 0                              ; 0                              ;
; Total block memory bits                                     ; 0                     ; 0                    ; 12288                          ; 0                              ;
; Total block memory implementation bits                      ; 0                     ; 0                    ; 30720                          ; 0                              ;
; JTAG                                                        ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )                  ; 1 / 1 ( 100 % )                ;
; M10K block                                                  ; 0 / 397 ( 0 % )       ; 0 / 397 ( 0 % )      ; 3 / 397 ( < 1 % )              ; 0 / 397 ( 0 % )                ;
; DSP block                                                   ; 64 / 87 ( 73 % )      ; 0 / 87 ( 0 % )       ; 0 / 87 ( 0 % )                 ; 0 / 87 ( 0 % )                 ;
; Clock enable block                                          ; 0 / 116 ( 0 % )       ; 0 / 116 ( 0 % )      ; 0 / 116 ( 0 % )                ; 4 / 116 ( 3 % )                ;
; Fractional PLL                                              ; 0 / 6 ( 0 % )         ; 0 / 6 ( 0 % )        ; 0 / 6 ( 0 % )                  ; 1 / 6 ( 16 % )                 ;
; PLL Output Counter                                          ; 0 / 54 ( 0 % )        ; 0 / 54 ( 0 % )       ; 0 / 54 ( 0 % )                 ; 3 / 54 ( 5 % )                 ;
; PLL Reconfiguration Block                                   ; 0 / 6 ( 0 % )         ; 0 / 6 ( 0 % )        ; 0 / 6 ( 0 % )                  ; 1 / 6 ( 16 % )                 ;
; PLL Reference Clock Select Block                            ; 0 / 6 ( 0 % )         ; 0 / 6 ( 0 % )        ; 0 / 6 ( 0 % )                  ; 1 / 6 ( 16 % )                 ;
;                                                             ;                       ;                      ;                                ;                                ;
; Connections                                                 ;                       ;                      ;                                ;                                ;
;     -- Input Connections                                    ; 1733                  ; 137                  ; 1900                           ; 1                              ;
;     -- Registered Input Connections                         ; 617                   ; 102                  ; 1570                           ; 0                              ;
;     -- Output Connections                                   ; 262                   ; 224                  ; 34                             ; 3251                           ;
;     -- Registered Output Connections                        ; 6                     ; 224                  ; 0                              ; 0                              ;
;                                                             ;                       ;                      ;                                ;                                ;
; Internal Connections                                        ;                       ;                      ;                                ;                                ;
;     -- Total Connections                                    ; 7933                  ; 911                  ; 6580                           ; 3325                           ;
;     -- Registered Connections                               ; 1403                  ; 704                  ; 4201                           ; 0                              ;
;                                                             ;                       ;                      ;                                ;                                ;
; External Connections                                        ;                       ;                      ;                                ;                                ;
;     -- Top                                                  ; 144                   ; 0                    ; 190                            ; 1661                           ;
;     -- sld_hub:auto_hub                                     ; 0                     ; 20                   ; 215                            ; 126                            ;
;     -- sld_signaltap:auto_signaltap_0                       ; 190                   ; 215                  ; 64                             ; 1465                           ;
;     -- hard_block:auto_generated_inst                       ; 1661                  ; 126                  ; 1465                           ; 0                              ;
;                                                             ;                       ;                      ;                                ;                                ;
; Partition Interface                                         ;                       ;                      ;                                ;                                ;
;     -- Input Ports                                          ; 18                    ; 45                   ; 354                            ; 6                              ;
;     -- Output Ports                                         ; 11                    ; 62                   ; 207                            ; 15                             ;
;     -- Bidir Ports                                          ; 72                    ; 0                    ; 0                              ; 0                              ;
;                                                             ;                       ;                      ;                                ;                                ;
; Registered Ports                                            ;                       ;                      ;                                ;                                ;
;     -- Registered Input Ports                               ; 0                     ; 3                    ; 105                            ; 0                              ;
;     -- Registered Output Ports                              ; 0                     ; 29                   ; 193                            ; 0                              ;
;                                                             ;                       ;                      ;                                ;                                ;
; Port Connectivity                                           ;                       ;                      ;                                ;                                ;
;     -- Input Ports driven by GND                            ; 0                     ; 0                    ; 26                             ; 0                              ;
;     -- Output Ports driven by GND                           ; 0                     ; 28                   ; 2                              ; 0                              ;
;     -- Input Ports driven by VCC                            ; 0                     ; 0                    ; 14                             ; 0                              ;
;     -- Output Ports driven by VCC                           ; 0                     ; 0                    ; 1                              ; 0                              ;
;     -- Input Ports with no Source                           ; 0                     ; 25                   ; 97                             ; 0                              ;
;     -- Output Ports with no Source                          ; 0                     ; 0                    ; 0                              ; 0                              ;
;     -- Input Ports with no Fanout                           ; 0                     ; 30                   ; 111                            ; 0                              ;
;     -- Output Ports with no Fanout                          ; 0                     ; 29                   ; 195                            ; 0                              ;
+-------------------------------------------------------------+-----------------------+----------------------+--------------------------------+--------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                              ;
+----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+
; Name     ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination ; Termination Control Block ; Location assigned by ; Slew Rate ;
+----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+
; CLOCK_50 ; AF14  ; 3B       ; 32           ; 0            ; 0            ; 1499                  ; 0                  ; yes    ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; KEY_N[0] ; AA14  ; 3B       ; 36           ; 0            ; 0            ; 1035                  ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; KEY_N[1] ; AA15  ; 3B       ; 36           ; 0            ; 17           ; 2                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; KEY_N[2] ; W15   ; 3B       ; 40           ; 0            ; 0            ; 2                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; KEY_N[3] ; Y16   ; 3B       ; 40           ; 0            ; 17           ; 2                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; SW[0]    ; AB12  ; 3A       ; 12           ; 0            ; 17           ; 4                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; SW[1]    ; AC12  ; 3A       ; 16           ; 0            ; 0            ; 8                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; SW[2]    ; AF9   ; 3A       ; 8            ; 0            ; 34           ; 11                    ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; SW[3]    ; AF10  ; 3A       ; 4            ; 0            ; 51           ; 2                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; SW[4]    ; AD11  ; 3A       ; 2            ; 0            ; 40           ; 2                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; SW[5]    ; AD12  ; 3A       ; 16           ; 0            ; 17           ; 8                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; SW[6]    ; AE11  ; 3A       ; 4            ; 0            ; 34           ; 8                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; SW[7]    ; AC9   ; 3A       ; 4            ; 0            ; 0            ; 3                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; SW[8]    ; AD10  ; 3A       ; 4            ; 0            ; 17           ; 3                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; SW[9]    ; AE12  ; 3A       ; 2            ; 0            ; 57           ; 30                    ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
+----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name    ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+---------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; LEDR[0] ; V16   ; 4A       ; 52           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[1] ; W16   ; 4A       ; 52           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[2] ; V17   ; 4A       ; 60           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[3] ; V18   ; 4A       ; 80           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[4] ; W17   ; 4A       ; 60           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[5] ; W19   ; 4A       ; 80           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[6] ; Y19   ; 4A       ; 84           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[7] ; W20   ; 5A       ; 89           ; 6            ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[8] ; W21   ; 5A       ; 89           ; 8            ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[9] ; Y21   ; 5A       ; 89           ; 6            ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
+---------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-------------------+--------------------+---------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name       ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Input Termination ; Output Termination ; Termination Control Block ; Output Buffer Pre-emphasis ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-------------------+--------------------+---------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; GPIO_0[0]  ; AC18  ; 4A       ; 64           ; 0            ; 0            ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_0[10] ; AH18  ; 4A       ; 56           ; 0            ; 51           ; 4                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_0[11] ; AH17  ; 4A       ; 56           ; 0            ; 34           ; 4                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_0[12] ; AG16  ; 4A       ; 50           ; 0            ; 74           ; 4                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_0[13] ; AE16  ; 4A       ; 52           ; 0            ; 34           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_0[14] ; AF16  ; 4A       ; 52           ; 0            ; 51           ; 4                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_0[15] ; AG17  ; 4A       ; 50           ; 0            ; 91           ; 4                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_0[16] ; AA18  ; 4A       ; 68           ; 0            ; 17           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_0[17] ; AA19  ; 4A       ; 72           ; 0            ; 17           ; 3                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_0[18] ; AE17  ; 4A       ; 50           ; 0            ; 40           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_0[19] ; AC20  ; 4A       ; 76           ; 0            ; 0            ; 3                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_0[1]  ; Y17   ; 4A       ; 68           ; 0            ; 0            ; 3                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_0[20] ; AH19  ; 4A       ; 58           ; 0            ; 91           ; 3                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_0[21] ; AJ20  ; 4A       ; 62           ; 0            ; 34           ; 3                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_0[22] ; AH20  ; 4A       ; 54           ; 0            ; 17           ; 3                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_0[23] ; AK21  ; 4A       ; 68           ; 0            ; 34           ; 3                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_0[24] ; AD19  ; 4A       ; 76           ; 0            ; 17           ; 3                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_0[25] ; AD20  ; 4A       ; 82           ; 0            ; 40           ; 4                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_0[26] ; AE18  ; 4A       ; 66           ; 0            ; 40           ; 4                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_0[27] ; AE19  ; 4A       ; 66           ; 0            ; 57           ; 4                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_0[28] ; AF20  ; 4A       ; 70           ; 0            ; 0            ; 4                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_0[29] ; AF21  ; 4A       ; 70           ; 0            ; 17           ; 4                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_0[2]  ; AD17  ; 4A       ; 64           ; 0            ; 17           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_0[30] ; AF19  ; 4A       ; 62           ; 0            ; 0            ; 4                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_0[31] ; AG21  ; 4A       ; 54           ; 0            ; 0            ; 4                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_0[32] ; AF18  ; 4A       ; 50           ; 0            ; 57           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_0[33] ; AG20  ; 4A       ; 62           ; 0            ; 17           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_0[34] ; AG18  ; 4A       ; 58           ; 0            ; 74           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_0[35] ; AJ21  ; 4A       ; 62           ; 0            ; 51           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_0[3]  ; Y18   ; 4A       ; 72           ; 0            ; 0            ; 5                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_0[4]  ; AK16  ; 4A       ; 54           ; 0            ; 51           ; 3                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_0[5]  ; AK18  ; 4A       ; 58           ; 0            ; 57           ; 3                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_0[6]  ; AK19  ; 4A       ; 60           ; 0            ; 51           ; 3                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_0[7]  ; AJ19  ; 4A       ; 60           ; 0            ; 34           ; 3                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_0[8]  ; AJ17  ; 4A       ; 58           ; 0            ; 40           ; 3                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_0[9]  ; AJ16  ; 4A       ; 54           ; 0            ; 34           ; 4                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_1[0]  ; AB17  ; 4A       ; 56           ; 0            ; 17           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_1[10] ; AG26  ; 4A       ; 84           ; 0            ; 34           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_1[11] ; AH24  ; 4A       ; 64           ; 0            ; 51           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_1[12] ; AH27  ; 4A       ; 84           ; 0            ; 51           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_1[13] ; AJ27  ; 4A       ; 80           ; 0            ; 34           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_1[14] ; AK29  ; 4A       ; 82           ; 0            ; 91           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_1[15] ; AK28  ; 4A       ; 82           ; 0            ; 74           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_1[16] ; AK27  ; 4A       ; 80           ; 0            ; 51           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_1[17] ; AJ26  ; 4A       ; 76           ; 0            ; 34           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_1[18] ; AK26  ; 4A       ; 76           ; 0            ; 51           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_1[19] ; AH25  ; 4A       ; 78           ; 0            ; 51           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_1[1]  ; AA21  ; 4A       ; 88           ; 0            ; 1            ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_1[20] ; AJ25  ; 4A       ; 74           ; 0            ; 91           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_1[21] ; AJ24  ; 4A       ; 74           ; 0            ; 74           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_1[22] ; AK24  ; 4A       ; 72           ; 0            ; 51           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_1[23] ; AG23  ; 4A       ; 64           ; 0            ; 34           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_1[24] ; AK23  ; 4A       ; 72           ; 0            ; 34           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_1[25] ; AH23  ; 4A       ; 70           ; 0            ; 34           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_1[26] ; AK22  ; 4A       ; 68           ; 0            ; 51           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_1[27] ; AJ22  ; 4A       ; 70           ; 0            ; 51           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_1[28] ; AH22  ; 4A       ; 66           ; 0            ; 91           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_1[29] ; AG22  ; 4A       ; 66           ; 0            ; 74           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_1[2]  ; AB21  ; 4A       ; 88           ; 0            ; 18           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_1[30] ; AF24  ; 4A       ; 74           ; 0            ; 57           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_1[31] ; AF23  ; 4A       ; 74           ; 0            ; 40           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_1[32] ; AE22  ; 4A       ; 78           ; 0            ; 0            ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_1[33] ; AD21  ; 4A       ; 82           ; 0            ; 57           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_1[34] ; AA20  ; 4A       ; 84           ; 0            ; 17           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_1[35] ; AC22  ; 4A       ; 86           ; 0            ; 0            ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_1[3]  ; AC23  ; 4A       ; 86           ; 0            ; 17           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_1[4]  ; AD24  ; 4A       ; 88           ; 0            ; 35           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_1[5]  ; AE23  ; 4A       ; 78           ; 0            ; 17           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_1[6]  ; AE24  ; 4A       ; 88           ; 0            ; 52           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_1[7]  ; AF25  ; 4A       ; 86           ; 0            ; 34           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_1[8]  ; AF26  ; 4A       ; 86           ; 0            ; 51           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
; GPIO_1[9]  ; AG25  ; 4A       ; 78           ; 0            ; 34           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                   ;
+------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-------------------+--------------------+---------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+


+----------------------------------------------------------------------------+
; I/O Bank Usage                                                             ;
+----------+------------------+---------------+--------------+---------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ; VCCPD Voltage ;
+----------+------------------+---------------+--------------+---------------+
; B2L      ; 0 / 0 ( -- )     ; --            ; --           ; --            ;
; B1L      ; 0 / 0 ( -- )     ; --            ; --           ; --            ;
; 3A       ; 10 / 32 ( 31 % ) ; 3.3V          ; --           ; 3.3V          ;
; 3B       ; 5 / 48 ( 10 % )  ; 3.3V          ; --           ; 3.3V          ;
; 4A       ; 79 / 80 ( 99 % ) ; 3.3V          ; --           ; 3.3V          ;
; 5A       ; 3 / 32 ( 9 % )   ; 3.3V          ; --           ; 3.3V          ;
; 5B       ; 0 / 16 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 6B       ; 0 / 44 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 6A       ; 0 / 56 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 7A       ; 0 / 19 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 7B       ; 0 / 22 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 7C       ; 0 / 12 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 7D       ; 0 / 14 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 8A       ; 0 / 80 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
+----------+------------------+---------------+--------------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                  ;
+----------+------------+----------------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank       ; Pin Name/Usage                  ; Dir.   ; I/O Standard ; Voltage             ; I/O Type     ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
; A2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A3       ; 493        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A4       ; 491        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A5       ; 489        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A6       ; 487        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A7       ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; A8       ; 473        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A9       ; 471        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A10      ; 465        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A11      ; 463        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A13      ; 461        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A14      ; 455        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A15      ; 447        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A16      ; 439        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A18      ; 425        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A19      ; 423        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A20      ; 415        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A21      ; 411        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A22      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A23      ; 395        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A24      ; 391        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A25      ; 389        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A26      ; 382        ; 7A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A28      ; 380        ; 7A             ; ^HPS_TRST                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A29      ; 378        ; 7A             ; ^HPS_TMS                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AA1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA4      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA5      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; AA6      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA7      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AA8      ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA9      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA10     ;            ; 3A             ; VCCPD3A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA11     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA12     ; 74         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA13     ; 90         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA14     ; 122        ; 3B             ; KEY_N[0]                        ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA15     ; 120        ; 3B             ; KEY_N[1]                        ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA16     ; 146        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA17     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA18     ; 168        ; 4A             ; GPIO_0[16]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA19     ; 176        ; 4A             ; GPIO_0[17]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA20     ; 200        ; 4A             ; GPIO_1[34]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA21     ; 210        ; 4A             ; GPIO_1[1]                       ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA22     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA23     ;            ; --             ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; AA24     ; 228        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA25     ; 224        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA26     ; 252        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA27     ;            ; 5B             ; VCCIO5B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA28     ; 251        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA29     ;            ; 5B             ; VREFB5BN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AA30     ; 250        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB3      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AB4      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AB5      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB6      ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB7      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB8      ; 43         ; 3A             ; ^nCSO, DATA4                    ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AB9      ; 42         ; 3A             ; altera_reserved_tdo             ; output ; 3.3-V LVTTL  ;                     ; --           ; N               ; no       ; Off          ;
; AB10     ;            ; --             ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; AB11     ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB12     ; 72         ; 3A             ; SW[0]                           ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB13     ; 88         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB14     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AB15     ; 106        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB16     ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB17     ; 144        ; 4A             ; GPIO_1[0]                       ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB18     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AB19     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB20     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AB21     ; 208        ; 4A             ; GPIO_1[2]                       ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB22     ; 225        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB23     ; 227        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB24     ;            ; 5A             ; VCCIO5A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AB25     ; 230        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB26     ; 226        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB27     ; 254        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB28     ; 249        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB29     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB30     ; 248        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC4      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC5      ; 46         ; 3A             ; altera_reserved_tck             ; input  ; 3.3-V LVTTL  ;                     ; --           ; N               ; no       ; Off          ;
; AC6      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC7      ; 45         ; 3A             ; ^AS_DATA3, DATA3                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AC8      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC9      ; 58         ; 3A             ; SW[7]                           ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC10     ;            ; 3A             ; VCCPD3A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC11     ;            ; 3A             ; VCCIO3A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC12     ; 82         ; 3A             ; SW[1]                           ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC13     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC14     ; 104        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC15     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC16     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC17     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC18     ; 162        ; 4A             ; GPIO_0[0]                       ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC19     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC20     ; 186        ; 4A             ; GPIO_0[19]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC21     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC22     ; 207        ; 4A             ; GPIO_1[35]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC23     ; 205        ; 4A             ; GPIO_1[3]                       ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC24     ;            ; 5A             ; VREFB5AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AC25     ; 215        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC26     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC27     ; 242        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC28     ; 245        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC29     ; 247        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC30     ; 259        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD3      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AD4      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AD5      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD6      ;            ; 3A             ; VREFB3AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AD7      ; 62         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD8      ;            ; 3A             ; VCCIO3A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD9      ; 55         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD10     ; 56         ; 3A             ; SW[8]                           ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD11     ; 54         ; 3A             ; SW[4]                           ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD12     ; 80         ; 3A             ; SW[5]                           ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD13     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD14     ; 98         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD15     ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AD16     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD17     ; 160        ; 4A             ; GPIO_0[2]                       ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD18     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD19     ; 184        ; 4A             ; GPIO_0[24]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD20     ; 199        ; 4A             ; GPIO_0[25]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD21     ; 197        ; 4A             ; GPIO_1[33]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD22     ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD23     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD24     ; 211        ; 4A             ; GPIO_1[4]                       ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD25     ; 213        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD26     ; 240        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD27     ; 222        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD28     ;            ; 5A             ; VCCIO5A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD29     ; 255        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD30     ; 257        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE4      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE5      ; 49         ; 3A             ; ^AS_DATA1, DATA1                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AE6      ; 51         ; 3A             ; ^AS_DATA0, ASDO, DATA0          ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AE7      ; 60         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE8      ; 47         ; 3A             ; ^AS_DATA2, DATA2                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AE9      ; 53         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE10     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE11     ; 59         ; 3A             ; SW[6]                           ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE12     ; 52         ; 3A             ; SW[9]                           ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE13     ; 95         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE14     ; 96         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE15     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AE16     ; 139        ; 4A             ; GPIO_0[13]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE17     ; 135        ; 4A             ; GPIO_0[18]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE18     ; 167        ; 4A             ; GPIO_0[26]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE19     ; 165        ; 4A             ; GPIO_0[27]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE20     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE21     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AE22     ; 191        ; 4A             ; GPIO_1[32]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE23     ; 189        ; 4A             ; GPIO_1[5]                       ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE24     ; 209        ; 4A             ; GPIO_1[6]                       ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE25     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AE26     ; 220        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE27     ; 229        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE28     ; 231        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE29     ; 253        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE30     ;            ; 5B             ; VCCIO5B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AF1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF4      ; 66         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF5      ; 64         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF6      ; 75         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF7      ;            ; 3A             ; VCCIO3A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AF8      ; 70         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF9      ; 67         ; 3A             ; SW[2]                           ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF10     ; 57         ; 3A             ; SW[3]                           ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF11     ; 87         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF12     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF13     ; 93         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF14     ; 114        ; 3B             ; CLOCK_50                        ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF15     ; 112        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF16     ; 137        ; 4A             ; GPIO_0[14]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF17     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF18     ; 133        ; 4A             ; GPIO_0[32]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF19     ; 159        ; 4A             ; GPIO_0[30]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF20     ; 175        ; 4A             ; GPIO_0[28]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF21     ; 173        ; 4A             ; GPIO_0[29]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF22     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AF23     ; 183        ; 4A             ; GPIO_1[31]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF24     ; 181        ; 4A             ; GPIO_1[30]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF25     ; 206        ; 4A             ; GPIO_1[7]                       ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF26     ; 204        ; 4A             ; GPIO_1[8]                       ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF27     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF28     ; 235        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AF29     ; 237        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AF30     ; 239        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AG1      ; 71         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG2      ; 83         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG3      ; 63         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG4      ;            ; 3A             ; VCCIO3A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AG5      ; 78         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG6      ; 73         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG7      ; 68         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG8      ; 65         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG9      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG10     ; 86         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG11     ; 85         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG12     ; 103        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG13     ; 101        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG14     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG15     ; 127        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG16     ; 134        ; 4A             ; GPIO_0[12]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG17     ; 132        ; 4A             ; GPIO_0[15]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG18     ; 150        ; 4A             ; GPIO_0[34]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG19     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AG20     ; 157        ; 4A             ; GPIO_0[33]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG21     ; 143        ; 4A             ; GPIO_0[31]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG22     ; 166        ; 4A             ; GPIO_1[29]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG23     ; 163        ; 4A             ; GPIO_1[23]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG24     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG25     ; 190        ; 4A             ; GPIO_1[9]                       ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG26     ; 203        ; 4A             ; GPIO_1[10]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG27     ; 212        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AG28     ; 233        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AG29     ;            ; 5A             ; VCCIO5A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AG30     ; 243        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AH1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AH2      ; 69         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH3      ; 81         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH4      ; 61         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH5      ; 76         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH6      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AH7      ; 115        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH8      ; 113        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH9      ; 84         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH10     ; 118        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH11     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AH12     ; 126        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH13     ; 111        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH14     ; 109        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH15     ; 125        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH16     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AH17     ; 147        ; 4A             ; GPIO_0[11]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH18     ; 145        ; 4A             ; GPIO_0[10]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH19     ; 148        ; 4A             ; GPIO_0[20]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH20     ; 141        ; 4A             ; GPIO_0[22]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH21     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AH22     ; 164        ; 4A             ; GPIO_1[28]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH23     ; 174        ; 4A             ; GPIO_1[25]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH24     ; 161        ; 4A             ; GPIO_1[11]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH25     ; 188        ; 4A             ; GPIO_1[19]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH26     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AH27     ; 201        ; 4A             ; GPIO_1[12]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH28     ; 214        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AH29     ; 218        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AH30     ; 241        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AJ1      ; 79         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ2      ; 77         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AJ4      ; 94         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ5      ; 99         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ6      ; 102        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ7      ; 100        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ8      ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AJ9      ; 110        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ10     ; 116        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ11     ; 119        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ12     ; 124        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ13     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AJ14     ; 131        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ15     ;            ; 3B             ; VREFB3BN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AJ16     ; 142        ; 4A             ; GPIO_0[9]                       ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ17     ; 151        ; 4A             ; GPIO_0[8]                       ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ18     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AJ19     ; 155        ; 4A             ; GPIO_0[7]                       ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ20     ; 158        ; 4A             ; GPIO_0[21]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ21     ; 156        ; 4A             ; GPIO_0[35]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ22     ; 172        ; 4A             ; GPIO_1[27]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ23     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AJ24     ; 182        ; 4A             ; GPIO_1[21]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ25     ; 180        ; 4A             ; GPIO_1[20]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ26     ; 187        ; 4A             ; GPIO_1[17]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ27     ; 195        ; 4A             ; GPIO_1[13]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ28     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AJ29     ; 216        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AJ30     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AK2      ; 91         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK3      ; 89         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK4      ; 92         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK5      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AK6      ; 97         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK7      ; 107        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK8      ; 105        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK9      ; 108        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK10     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AK11     ; 117        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK12     ; 123        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK13     ; 121        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK14     ; 129        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK15     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AK16     ; 140        ; 4A             ; GPIO_0[4]                       ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK17     ;            ; 4A             ; VREFB4AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AK18     ; 149        ; 4A             ; GPIO_0[5]                       ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK19     ; 153        ; 4A             ; GPIO_0[6]                       ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK20     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AK21     ; 171        ; 4A             ; GPIO_0[23]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK22     ; 169        ; 4A             ; GPIO_1[26]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK23     ; 179        ; 4A             ; GPIO_1[24]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK24     ; 177        ; 4A             ; GPIO_1[22]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK25     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AK26     ; 185        ; 4A             ; GPIO_1[18]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK27     ; 193        ; 4A             ; GPIO_1[16]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK28     ; 198        ; 4A             ; GPIO_1[15]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK29     ; 196        ; 4A             ; GPIO_1[14]                      ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B1       ; 509        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B2       ; 507        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B3       ; 513        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B4       ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; B5       ; 512        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B6       ; 510        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B7       ; 477        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B8       ; 481        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B10      ;            ; 8A             ; VREFB8AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; B11      ; 469        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B12      ; 464        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B13      ; 459        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B15      ; 451        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B16      ; 441        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B17      ; 431        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B18      ; 418        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B19      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B20      ; 417        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B21      ; 413        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B22      ; 399        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B23      ; 397        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B25      ; 387        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B26      ; 386        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B27      ; 381        ; 7A             ; ^HPS_TDI                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B28      ; 376        ; 7A             ; ^HPS_TDO                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B29      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B30      ; 365        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; C1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C2       ; 517        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C3       ; 511        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C4       ; 501        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C5       ; 497        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C6       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C7       ; 475        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C8       ; 479        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C9       ; 485        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C10      ; 483        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C11      ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; C12      ; 467        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C13      ; 462        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C14      ; 448        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C15      ; 453        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C17      ; 433        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C18      ; 435        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C19      ; 427        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C20      ; 421        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C21      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C22      ; 396        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C23      ; 401        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C24      ; 393        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C25      ; 388        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C26      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C27      ; 374        ; 7A             ; ^HPS_nRST                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; C28      ; 369        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; C29      ; 367        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; C30      ; 363        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; D1       ; 529        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D2       ; 515        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D4       ; 521        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D5       ; 499        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D6       ; 495        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D7       ; 505        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D8       ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D9       ; 480        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D10      ; 472        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D11      ; 470        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D12      ; 496        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D14      ; 446        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D15      ; 449        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D16      ; 445        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D17      ; 440        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D18      ;            ; 7C             ; VCCIO7C_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D19      ; 426        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D20      ; 420        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D21      ; 419        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D22      ; 402        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D23      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D24      ; 404        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D25      ; 384        ; 7A             ; ^HPS_CLK1                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D26      ; 373        ; 7A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D27      ; 371        ; 6A             ; HPS_RZQ_0                       ;        ;              ;                     ; --           ;                 ; no       ; On           ;
; D28      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D29      ; 361        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; D30      ; 359        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E1       ; 527        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E2       ; 525        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E3       ; 523        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E4       ; 519        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E5       ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E6       ; 533        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E7       ; 531        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E8       ; 503        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E9       ; 478        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E11      ; 504        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E12      ; 494        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E13      ; 488        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E14      ; 454        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E15      ;            ; 7D             ; VCCIO7D_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E16      ; 443        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E17      ; 438        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E18      ; 437        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E19      ; 424        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E20      ;            ; 7B             ; VCCIO7B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E21      ; 412        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E22      ;            ; 7A, 7B, 7C, 7D ; VREFB7A7B7C7DN0_HPS             ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; E23      ; 394        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E24      ; 403        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E25      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E26      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E27      ; 357        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E28      ; 351        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E29      ; 353        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E30      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F1       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F3       ; 539        ; 9A             ; ^CONF_DONE                      ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F4       ; 541        ; 9A             ; ^nSTATUS                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F6       ; 537        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F7       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F8       ; 536        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F9       ; 534        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F10      ; 528        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F11      ; 502        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F12      ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F13      ; 486        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F14      ; 468        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F15      ; 466        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F16      ; 442        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F18      ; 430        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F19      ; 410        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F20      ; 407        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F21      ; 409        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F22      ;            ; 7A             ; VCCIO7A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F23      ; 375        ; 7A             ; ^HPS_nPOR                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F24      ; 383        ; 7A             ; ^HPS_PORSEL                     ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F25      ; 385        ; 7A             ; ^HPS_CLK2                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F26      ; 341        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F28      ; 345        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F29      ; 349        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F30      ; 347        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G1       ;            ;                ; RREF                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G5       ; 542        ; 9A             ; ^nCE                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G6       ; 543        ; 9A             ; ^MSEL2                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G7       ; 535        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G8       ; 492        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G9       ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; G10      ; 526        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G11      ; 520        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G12      ; 518        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G13      ; 484        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G14      ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; G15      ; 460        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G16      ; 444        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G17      ; 436        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G18      ; 432        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G19      ;            ; 7B             ; VCCIO7B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; G20      ; 416        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G21      ; 392        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G22      ; 400        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G23      ; 377        ; 7A             ; ^VCCRSTCLK_HPS                  ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G25      ; 370        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G26      ; 362        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G27      ; 339        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; G28      ; 335        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G29      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; G30      ; 343        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H3       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H4       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H6       ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H7       ; 508        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H8       ; 490        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H9       ;            ; --             ; VCCBAT                          ; power  ;              ; 1.2V                ; --           ;                 ; --       ; --           ;
; H10      ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H12      ; 500        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H13      ; 498        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H14      ; 482        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H15      ; 458        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H16      ;            ; 7D             ; VCCIO7D_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H17      ; 434        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H18      ; 422        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H19      ; 406        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H20      ; 398        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H21      ;            ; 7A             ; VCCIO7A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H22      ; 379        ; 7A             ; ^HPS_TCK                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H23      ; 390        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H24      ; 364        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H25      ; 368        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H26      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H27      ; 360        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H28      ; 333        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H29      ; 331        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H30      ; 337        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J5       ; 545        ; 9A             ; ^nCONFIG                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J6       ; 547        ; 9A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J7       ; 506        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J9       ; 532        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J10      ; 530        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J11      ;            ; --             ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; J12      ; 516        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J13      ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; J14      ; 476        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J15      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J16      ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; J17      ;            ; 7C             ; VCCPD7C_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; J18      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J19      ; 408        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J20      ;            ; --             ; VCCRSTCLK_HPS                   ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; J21      ;            ; --             ; VCC_AUX_SHARED                  ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; J22      ; 372        ; 7A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J23      ; 354        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J24      ; 352        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J25      ; 344        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J26      ; 323        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J27      ; 346        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J28      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J29      ; 327        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J30      ; 329        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K3       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K4       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K6       ; 540        ; 9A             ; ^MSEL1                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K7       ; 522        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K8       ; 524        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K9       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K11      ;            ; 8A             ; VCCPD8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K12      ; 514        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K13      ;            ; 8A             ; VCCPD8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K14      ; 474        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K16      ;            ; 7D             ; VCCPD7D_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K17      ; 414        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K18      ;            ; 7B             ; VCCPD7B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K19      ;            ; 7A             ; VCCPD7A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K21      ; 366        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K22      ; 336        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K23      ; 338        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K24      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K25      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K26      ; 322        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K27      ; 319        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K28      ; 325        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K29      ; 321        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K30      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; L1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L5       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L6       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L7       ; 544        ; 9A             ; ^MSEL3                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; L8       ; 538        ; 9A             ; ^MSEL0                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; L9       ; 546        ; 9A             ; ^MSEL4                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; L10      ;            ; 8A             ; VCCPD8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; L11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L12      ;            ; 8A             ; VCCPD8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; L13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L14      ;            ; 8A             ; VCCPD8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; L15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L16      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L18      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L19      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L20      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L21      ;            ; --             ; VCCPLL_HPS                      ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; L22      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L23      ; 350        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L24      ; 328        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L25      ; 330        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L26      ; 320        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L27      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; L28      ; 313        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L29      ; 315        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L30      ; 317        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M3       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; M4       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; M5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M6       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M7       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M9       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M15      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M17      ; 450        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; M18      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M19      ; 334        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M21      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; M22      ; 308        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M23      ; 348        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M24      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; M25      ; 324        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M26      ; 314        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M27      ; 312        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M28      ; 309        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M29      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M30      ; 311        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N5       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N6       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N7       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; N8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N10      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N16      ; 452        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; N17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N18      ; 332        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N19      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N20      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N21      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; N22      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; N23      ; 310        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N24      ; 318        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N25      ; 316        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N26      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N27      ; 297        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N28      ; 303        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N29      ; 305        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N30      ; 307        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P3       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; P4       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; P5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P6       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P7       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P15      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P17      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P18      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P19      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P21      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P22      ; 294        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P23      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P24      ; 290        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P25      ; 288        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P26      ; 298        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P27      ; 296        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P28      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P29      ; 299        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P30      ; 301        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R5       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R6       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R7       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; R8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R10      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R16      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R18      ; 302        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R19      ; 300        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R20      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; R21      ; 286        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R22      ; 284        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R23      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; R24      ; 272        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R25      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; R26      ; 280        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R27      ; 282        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R28      ; 293        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R29      ; 295        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R30      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T3       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; T4       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; T5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T6       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T7       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T17      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T18      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T19      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T21      ; 278        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T22      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; T23      ; 270        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T24      ; 268        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T25      ; 266        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T26      ; 304        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T28      ; 287        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T29      ; 289        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T30      ; 291        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U5       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U6       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U7       ; 50         ; 3A             ; ^DCLK                           ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; U8       ; 48         ; 3A             ; altera_reserved_tdi             ; input  ; 3.3-V LVTTL  ;                     ; --           ; N               ; no       ; Off          ;
; U9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U10      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U16      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U18      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U19      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; U20      ; 276        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U21      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U22      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U23      ;            ; 5B             ; VCCPD5B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; U24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U25      ; 264        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U26      ; 306        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U27      ; 273        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U28      ; 285        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U29      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U30      ; 283        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; V1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V3       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; V4       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; V5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V6       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; V7       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V8       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; V9       ; 44         ; 3A             ; altera_reserved_tms             ; input  ; 3.3-V LVTTL  ;                     ; --           ; N               ; no       ; Off          ;
; V10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; V12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; V14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V15      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; V16      ; 138        ; 4A             ; LEDR[0]                         ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V17      ; 154        ; 4A             ; LEDR[2]                         ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V18      ; 194        ; 4A             ; LEDR[3]                         ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V19      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V20      ; 292        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V21      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V22      ;            ; 5A             ; VCCPD5A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; V23      ; 236        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V24      ;            ; 5A             ; VCCPD5A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; V25      ; 246        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V26      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; V27      ; 265        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V28      ; 271        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V29      ; 275        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V30      ; 281        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W5       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; W6       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W7       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W10      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; W11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; W13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; W15      ; 130        ; 3B             ; KEY_N[2]                        ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W16      ; 136        ; 4A             ; LEDR[1]                         ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W17      ; 152        ; 4A             ; LEDR[4]                         ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W18      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W19      ; 192        ; 4A             ; LEDR[5]                         ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W20      ; 217        ; 5A             ; LEDR[7]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W21      ; 221        ; 5A             ; LEDR[8]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W22      ; 223        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W23      ;            ; 5A             ; VCCIO5A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; W24      ; 238        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W25      ; 244        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W26      ; 274        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W27      ; 261        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W28      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W29      ; 279        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W30      ; 277        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y3       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; Y4       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; Y5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y6       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y7       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y9       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y16      ; 128        ; 3B             ; KEY_N[3]                        ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y17      ; 170        ; 4A             ; GPIO_0[1]                       ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y18      ; 178        ; 4A             ; GPIO_0[3]                       ; bidir  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y19      ; 202        ; 4A             ; LEDR[6]                         ; output ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y21      ; 219        ; 5A             ; LEDR[9]                         ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y22      ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; Y23      ; 232        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y24      ; 234        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y25      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y26      ; 256        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y27      ; 258        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y28      ; 269        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y29      ; 263        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y30      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
+----------+------------+----------------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+---------------------------------------------------+
; I/O Assignment Warnings                           ;
+------------+--------------------------------------+
; Pin Name   ; Reason                               ;
+------------+--------------------------------------+
; LEDR[0]    ; Missing drive strength and slew rate ;
; LEDR[1]    ; Missing drive strength and slew rate ;
; LEDR[2]    ; Missing drive strength and slew rate ;
; LEDR[3]    ; Missing drive strength and slew rate ;
; LEDR[4]    ; Missing drive strength and slew rate ;
; LEDR[5]    ; Missing drive strength and slew rate ;
; LEDR[6]    ; Missing drive strength and slew rate ;
; LEDR[7]    ; Missing drive strength and slew rate ;
; LEDR[8]    ; Missing drive strength and slew rate ;
; LEDR[9]    ; Missing drive strength and slew rate ;
; GPIO_0[0]  ; Missing drive strength and slew rate ;
; GPIO_0[1]  ; Missing drive strength and slew rate ;
; GPIO_0[2]  ; Missing drive strength and slew rate ;
; GPIO_0[3]  ; Missing drive strength and slew rate ;
; GPIO_0[4]  ; Missing drive strength and slew rate ;
; GPIO_0[5]  ; Missing drive strength and slew rate ;
; GPIO_0[6]  ; Missing drive strength and slew rate ;
; GPIO_0[7]  ; Missing drive strength and slew rate ;
; GPIO_0[8]  ; Missing drive strength and slew rate ;
; GPIO_0[9]  ; Missing drive strength and slew rate ;
; GPIO_0[10] ; Missing drive strength and slew rate ;
; GPIO_0[11] ; Missing drive strength and slew rate ;
; GPIO_0[12] ; Missing drive strength and slew rate ;
; GPIO_0[13] ; Missing drive strength and slew rate ;
; GPIO_0[14] ; Missing drive strength and slew rate ;
; GPIO_0[15] ; Missing drive strength and slew rate ;
; GPIO_0[16] ; Missing drive strength and slew rate ;
; GPIO_0[17] ; Missing drive strength and slew rate ;
; GPIO_0[18] ; Missing drive strength and slew rate ;
; GPIO_0[19] ; Missing drive strength and slew rate ;
; GPIO_0[20] ; Missing drive strength and slew rate ;
; GPIO_0[21] ; Missing drive strength and slew rate ;
; GPIO_0[22] ; Missing drive strength and slew rate ;
; GPIO_0[23] ; Missing drive strength and slew rate ;
; GPIO_0[24] ; Missing drive strength and slew rate ;
; GPIO_0[25] ; Missing drive strength and slew rate ;
; GPIO_0[26] ; Missing drive strength and slew rate ;
; GPIO_0[27] ; Missing drive strength and slew rate ;
; GPIO_0[28] ; Missing drive strength and slew rate ;
; GPIO_0[29] ; Missing drive strength and slew rate ;
; GPIO_0[30] ; Missing drive strength and slew rate ;
; GPIO_0[31] ; Missing drive strength and slew rate ;
; GPIO_0[32] ; Missing drive strength and slew rate ;
; GPIO_0[33] ; Missing drive strength and slew rate ;
; GPIO_0[34] ; Missing drive strength and slew rate ;
; GPIO_0[35] ; Missing drive strength and slew rate ;
; GPIO_1[0]  ; Missing drive strength and slew rate ;
; GPIO_1[1]  ; Missing drive strength and slew rate ;
; GPIO_1[2]  ; Missing drive strength and slew rate ;
; GPIO_1[3]  ; Missing drive strength and slew rate ;
; GPIO_1[4]  ; Missing drive strength and slew rate ;
; GPIO_1[5]  ; Missing drive strength and slew rate ;
; GPIO_1[6]  ; Missing drive strength and slew rate ;
; GPIO_1[7]  ; Missing drive strength and slew rate ;
; GPIO_1[8]  ; Missing drive strength and slew rate ;
; GPIO_1[9]  ; Missing drive strength and slew rate ;
; GPIO_1[10] ; Missing drive strength and slew rate ;
; GPIO_1[11] ; Missing drive strength and slew rate ;
; GPIO_1[12] ; Missing drive strength and slew rate ;
; GPIO_1[13] ; Missing drive strength and slew rate ;
; GPIO_1[14] ; Missing drive strength and slew rate ;
; GPIO_1[15] ; Missing drive strength and slew rate ;
; GPIO_1[16] ; Missing drive strength and slew rate ;
; GPIO_1[17] ; Missing drive strength and slew rate ;
; GPIO_1[18] ; Missing drive strength and slew rate ;
; GPIO_1[19] ; Missing drive strength and slew rate ;
; GPIO_1[20] ; Missing drive strength and slew rate ;
; GPIO_1[21] ; Missing drive strength and slew rate ;
; GPIO_1[22] ; Missing drive strength and slew rate ;
; GPIO_1[23] ; Missing drive strength and slew rate ;
; GPIO_1[24] ; Missing drive strength and slew rate ;
; GPIO_1[25] ; Missing drive strength and slew rate ;
; GPIO_1[26] ; Missing drive strength and slew rate ;
; GPIO_1[27] ; Missing drive strength and slew rate ;
; GPIO_1[28] ; Missing drive strength and slew rate ;
; GPIO_1[29] ; Missing drive strength and slew rate ;
; GPIO_1[30] ; Missing drive strength and slew rate ;
; GPIO_1[31] ; Missing drive strength and slew rate ;
; GPIO_1[32] ; Missing drive strength and slew rate ;
; GPIO_1[33] ; Missing drive strength and slew rate ;
; GPIO_1[34] ; Missing drive strength and slew rate ;
; GPIO_1[35] ; Missing drive strength and slew rate ;
+------------+--------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage Summary                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+
;                                                                                                                                                                     ;                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|ip_pll:pll_inst|ip_pll_0002:ip_pll_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL                ;                            ;
;     -- PLL Type                                                                                                                                                     ; Integer PLL                ;
;     -- PLL Location                                                                                                                                                 ; FRACTIONALPLL_X0_Y15_N0    ;
;     -- PLL Feedback clock type                                                                                                                                      ; Global Clock               ;
;     -- PLL Bandwidth                                                                                                                                                ; Auto                       ;
;         -- PLL Bandwidth Range                                                                                                                                      ; 800000 to 400000 Hz        ;
;     -- Reference Clock Frequency                                                                                                                                    ; 50.0 MHz                   ;
;     -- Reference Clock Sourced by                                                                                                                                   ; Dedicated Pin              ;
;     -- PLL VCO Frequency                                                                                                                                            ; 1500.0 MHz                 ;
;     -- PLL Operation Mode                                                                                                                                           ; Normal                     ;
;     -- PLL Freq Min Lock                                                                                                                                            ; 20.000000 MHz              ;
;     -- PLL Freq Max Lock                                                                                                                                            ; 53.333333 MHz              ;
;     -- PLL Enable                                                                                                                                                   ; On                         ;
;     -- PLL Fractional Division                                                                                                                                      ; N/A                        ;
;     -- M Counter                                                                                                                                                    ; 60                         ;
;     -- N Counter                                                                                                                                                    ; 2                          ;
;     -- PLL Refclk Select                                                                                                                                            ;                            ;
;             -- PLL Refclk Select Location                                                                                                                           ; PLLREFCLKSELECT_X0_Y21_N0  ;
;             -- PLL Reference Clock Input 0 source                                                                                                                   ; clk_0                      ;
;             -- PLL Reference Clock Input 1 source                                                                                                                   ; ref_clk1                   ;
;             -- ADJPLLIN source                                                                                                                                      ; N/A                        ;
;             -- CORECLKIN source                                                                                                                                     ; N/A                        ;
;             -- IQTXRXCLKIN source                                                                                                                                   ; N/A                        ;
;             -- PLLIQCLKIN source                                                                                                                                    ; N/A                        ;
;             -- RXIQCLKIN source                                                                                                                                     ; N/A                        ;
;             -- CLKIN(0) source                                                                                                                                      ; CLOCK_50~input             ;
;             -- CLKIN(1) source                                                                                                                                      ; N/A                        ;
;             -- CLKIN(2) source                                                                                                                                      ; N/A                        ;
;             -- CLKIN(3) source                                                                                                                                      ; N/A                        ;
;     -- PLL Output Counter                                                                                                                                           ;                            ;
;         -- fpga_top:fpga_top_inst|modulation_top:modulation_inst|ip_pll:pll_inst|ip_pll_0002:ip_pll_inst|altera_pll:altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER ;                            ;
;             -- Output Clock Frequency                                                                                                                               ; 125.0 MHz                  ;
;             -- Output Clock Location                                                                                                                                ; PLLOUTPUTCOUNTER_X0_Y19_N1 ;
;             -- C Counter Odd Divider Even Duty Enable                                                                                                               ; Off                        ;
;             -- Duty Cycle                                                                                                                                           ; 50.0000                    ;
;             -- Phase Shift                                                                                                                                          ; 0.000000 degrees           ;
;             -- C Counter                                                                                                                                            ; 12                         ;
;             -- C Counter PH Mux PRST                                                                                                                                ; 0                          ;
;             -- C Counter PRST                                                                                                                                       ; 1                          ;
;         -- fpga_top:fpga_top_inst|modulation_top:modulation_inst|ip_pll:pll_inst|ip_pll_0002:ip_pll_inst|altera_pll:altera_pll_i|general[2].gpll~PLL_OUTPUT_COUNTER ;                            ;
;             -- Output Clock Frequency                                                                                                                               ; 65.217391 MHz              ;
;             -- Output Clock Location                                                                                                                                ; PLLOUTPUTCOUNTER_X0_Y21_N1 ;
;             -- C Counter Odd Divider Even Duty Enable                                                                                                               ; On                         ;
;             -- Duty Cycle                                                                                                                                           ; 50.0000                    ;
;             -- Phase Shift                                                                                                                                          ; 0.000000 degrees           ;
;             -- C Counter                                                                                                                                            ; 23                         ;
;             -- C Counter PH Mux PRST                                                                                                                                ; 0                          ;
;             -- C Counter PRST                                                                                                                                       ; 1                          ;
;         -- fpga_top:fpga_top_inst|modulation_top:modulation_inst|ip_pll:pll_inst|ip_pll_0002:ip_pll_inst|altera_pll:altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER ;                            ;
;             -- Output Clock Frequency                                                                                                                               ; 125.0 MHz                  ;
;             -- Output Clock Location                                                                                                                                ; PLLOUTPUTCOUNTER_X0_Y20_N1 ;
;             -- C Counter Odd Divider Even Duty Enable                                                                                                               ; Off                        ;
;             -- Duty Cycle                                                                                                                                           ; 50.0000                    ;
;             -- Phase Shift                                                                                                                                          ; 135.000000 degrees         ;
;             -- C Counter                                                                                                                                            ; 12                         ;
;             -- C Counter PH Mux PRST                                                                                                                                ; 4                          ;
;             -- C Counter PRST                                                                                                                                       ; 5                          ;
;                                                                                                                                                                     ;                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; ALMs needed [=A-B+C] ; [A] ALMs used in final placement ; [B] Estimate of ALMs recoverable by dense packing ; [C] Estimate of ALMs unavailable ; ALMs used for memory ; Combinational ALUTs ; Dedicated Logic Registers ; I/O Registers ; Block Memory Bits ; M10Ks ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                              ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |DE1_SoC_ReferenceTop                                                                                                                   ; 1095.0 (1.0)         ; 1559.5 (1.0)                     ; 464.5 (0.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1877 (2)            ; 2106 (0)                  ; 0 (0)         ; 12288             ; 3     ; 64         ; 97   ; 0            ; |DE1_SoC_ReferenceTop                                                                                                                                                                                                                                                                                                                                            ; DE1_SoC_ReferenceTop              ; work         ;
;    |fpga_top:fpga_top_inst|                                                                                                             ; 734.5 (0.0)          ; 744.5 (0.0)                      ; 10.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1457 (0)            ; 561 (0)                   ; 0 (0)         ; 0                 ; 0     ; 64         ; 0    ; 0            ; |DE1_SoC_ReferenceTop|fpga_top:fpga_top_inst                                                                                                                                                                                                                                                                                                                     ; fpga_top                          ; work         ;
;       |modulation_top:modulation_inst|                                                                                                  ; 734.5 (0.7)          ; 744.5 (0.7)                      ; 10.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1457 (2)            ; 561 (0)                   ; 0 (0)         ; 0                 ; 0     ; 64         ; 0    ; 0            ; |DE1_SoC_ReferenceTop|fpga_top:fpga_top_inst|modulation_top:modulation_inst                                                                                                                                                                                                                                                                                      ; modulation_top                    ; work         ;
;          |ip_pll:pll_inst|                                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|fpga_top:fpga_top_inst|modulation_top:modulation_inst|ip_pll:pll_inst                                                                                                                                                                                                                                                                      ; ip_pll                            ; ip_pll       ;
;             |ip_pll_0002:ip_pll_inst|                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|fpga_top:fpga_top_inst|modulation_top:modulation_inst|ip_pll:pll_inst|ip_pll_0002:ip_pll_inst                                                                                                                                                                                                                                              ; ip_pll_0002                       ; ip_pll       ;
;                |altera_pll:altera_pll_i|                                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|fpga_top:fpga_top_inst|modulation_top:modulation_inst|ip_pll:pll_inst|ip_pll_0002:ip_pll_inst|altera_pll:altera_pll_i                                                                                                                                                                                                                      ; altera_pll                        ; work         ;
;          |reciever_top:reciever_inst|                                                                                                   ; 445.5 (0.0)          ; 451.5 (0.0)                      ; 6.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 889 (0)             ; 442 (0)                   ; 0 (0)         ; 0                 ; 0     ; 32         ; 0    ; 0            ; |DE1_SoC_ReferenceTop|fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst                                                                                                                                                                                                                                                           ; reciever_top                      ; work         ;
;             |buffer_rx:buff_inst|                                                                                                       ; 5.8 (5.8)            ; 6.8 (6.8)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|buffer_rx:buff_inst                                                                                                                                                                                                                                       ; buffer_rx                         ; work         ;
;             |demodulator:demod_inst|                                                                                                    ; 437.0 (0.0)          ; 441.2 (0.0)                      ; 4.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 874 (0)             ; 433 (0)                   ; 0 (0)         ; 0                 ; 0     ; 32         ; 0    ; 0            ; |DE1_SoC_ReferenceTop|fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst                                                                                                                                                                                                                                    ; demodulator                       ; work         ;
;                |RX_modulation_top:mod_inst|                                                                                             ; 437.0 (0.0)          ; 441.2 (0.0)                      ; 4.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 874 (0)             ; 433 (0)                   ; 0 (0)         ; 0                 ; 0     ; 32         ; 0    ; 0            ; |DE1_SoC_ReferenceTop|fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst                                                                                                                                                                                                         ; RX_modulation_top                 ; work         ;
;                   |Mod_interface_RX:u_mod_interface|                                                                                    ; 0.2 (0.2)            ; 1.2 (1.2)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|Mod_interface_RX:u_mod_interface                                                                                                                                                                        ; Mod_interface_RX                  ; work         ;
;                   |mod_conv_rx_new:im_deconv|                                                                                           ; 217.1 (217.1)        ; 218.7 (218.7)                    ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 434 (434)           ; 213 (213)                 ; 0 (0)         ; 0                 ; 0     ; 16         ; 0    ; 0            ; |DE1_SoC_ReferenceTop|fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv                                                                                                                                                                               ; mod_conv_rx_new                   ; work         ;
;                   |mod_conv_rx_new:re_deconv|                                                                                           ; 216.0 (216.0)        ; 217.5 (217.5)                    ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 432 (432)           ; 211 (211)                 ; 0 (0)         ; 0                 ; 0     ; 16         ; 0    ; 0            ; |DE1_SoC_ReferenceTop|fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv                                                                                                                                                                               ; mod_conv_rx_new                   ; work         ;
;                   |mod_deconv:im_deshaper|                                                                                              ; 2.6 (2.6)            ; 2.6 (2.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_deconv:im_deshaper                                                                                                                                                                                  ; mod_deconv                        ; work         ;
;                   |mod_deconv:re_deshaper|                                                                                              ; 1.1 (1.1)            ; 1.1 (1.1)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_deconv:re_deshaper                                                                                                                                                                                  ; mod_deconv                        ; work         ;
;             |reciever:receiv_ins|                                                                                                       ; 2.7 (2.7)            ; 3.5 (3.5)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|reciever:receiv_ins                                                                                                                                                                                                                                       ; reciever                          ; work         ;
;          |sender_top:sender_inst|                                                                                                       ; 288.2 (16.7)         ; 292.3 (17.5)                     ; 4.2 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 566 (28)            ; 119 (0)                   ; 0 (0)         ; 0                 ; 0     ; 32         ; 0    ; 0            ; |DE1_SoC_ReferenceTop|fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst                                                                                                                                                                                                                                                               ; sender_top                        ; work         ;
;             |buffer_tx:buff_inst|                                                                                                       ; 3.5 (3.5)            ; 3.7 (3.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|buffer_tx:buff_inst                                                                                                                                                                                                                                           ; buffer_tx                         ; work         ;
;             |cos_gen:cos_inst|                                                                                                          ; 8.7 (8.7)            ; 8.7 (8.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|cos_gen:cos_inst                                                                                                                                                                                                                                              ; cos_gen                           ; work         ;
;             |debug_mod_input:debug_mod_inst|                                                                                            ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|debug_mod_input:debug_mod_inst                                                                                                                                                                                                                                ; debug_mod_input                   ; work         ;
;             |modulator:mod_inst|                                                                                                        ; 254.8 (0.0)          ; 258.2 (0.0)                      ; 3.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 506 (0)             ; 104 (0)                   ; 0 (0)         ; 0                 ; 0     ; 32         ; 0    ; 0            ; |DE1_SoC_ReferenceTop|fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst                                                                                                                                                                                                                                            ; modulator                         ; work         ;
;                |TX_modulation_top:tx_mod_inst|                                                                                          ; 254.8 (0.0)          ; 258.2 (0.0)                      ; 3.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 506 (0)             ; 104 (0)                   ; 0 (0)         ; 0                 ; 0     ; 32         ; 0    ; 0            ; |DE1_SoC_ReferenceTop|fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst                                                                                                                                                                                                              ; TX_modulation_top                 ; work         ;
;                   |Mod_interface_TX:u_mod_interface|                                                                                    ; 11.3 (11.3)          ; 11.3 (11.3)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (20)             ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|Mod_interface_TX:u_mod_interface                                                                                                                                                                             ; Mod_interface_TX                  ; work         ;
;                   |mod_convolution:im_shaper|                                                                                           ; 122.3 (122.3)        ; 124.3 (124.3)                    ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 244 (244)           ; 46 (46)                   ; 0 (0)         ; 0                 ; 0     ; 16         ; 0    ; 0            ; |DE1_SoC_ReferenceTop|fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper                                                                                                                                                                                    ; mod_convolution                   ; work         ;
;                   |mod_convolution:re_shaper|                                                                                           ; 121.0 (121.0)        ; 122.5 (122.5)                    ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 242 (242)           ; 44 (44)                   ; 0 (0)         ; 0                 ; 0     ; 16         ; 0    ; 0            ; |DE1_SoC_ReferenceTop|fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper                                                                                                                                                                                    ; mod_convolution                   ; work         ;
;             |sin_gen:sin_inst|                                                                                                          ; 2.3 (2.3)            ; 2.3 (2.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|sin_gen:sin_inst                                                                                                                                                                                                                                              ; sin_gen                           ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 59.5 (0.5)           ; 74.0 (0.5)                       ; 14.5 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 92 (1)              ; 94 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 59.0 (0.0)           ; 73.5 (0.0)                       ; 14.5 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 91 (0)              ; 94 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 59.0 (0.0)           ; 73.5 (0.0)                       ; 14.5 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 91 (0)              ; 94 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 59.0 (0.8)           ; 73.5 (2.2)                       ; 14.5 (1.4)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 91 (1)              ; 94 (5)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 58.2 (0.0)           ; 71.2 (0.0)                       ; 13.1 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 90 (0)              ; 89 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 58.2 (37.3)          ; 71.2 (49.4)                      ; 13.1 (12.2)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 90 (57)             ; 89 (60)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 9.3 (9.3)            ; 10.7 (10.7)                      ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 11.2 (11.2)          ; 11.2 (11.2)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 300.0 (-7.4)         ; 740.0 (83.7)                     ; 440.0 (91.1)                                      ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 326 (2)             ; 1451 (192)                ; 0 (0)         ; 12288             ; 3     ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 307.4 (0.0)          ; 656.3 (0.0)                      ; 348.9 (0.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 324 (0)             ; 1259 (0)                  ; 0 (0)         ; 12288             ; 3     ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 307.4 (51.0)         ; 656.3 (232.7)                    ; 348.9 (181.6)                                     ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 324 (68)            ; 1259 (462)                ; 0 (0)         ; 12288             ; 3     ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 12.4 (11.8)          ; 22.3 (21.5)                      ; 9.9 (9.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 46 (46)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 0.6 (0.0)            ; 0.8 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                        ; work         ;
;                   |decode_vnf:auto_generated|                                                                                           ; 0.6 (0.6)            ; 0.8 (0.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated                                                                                                                   ; decode_vnf                        ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 12288             ; 3     ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                        ; work         ;
;                |altsyncram_4c84:auto_generated|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 12288             ; 3     ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4c84:auto_generated                                                                                                                                                 ; altsyncram_4c84                   ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 1.6 (1.6)            ; 2.2 (2.2)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 9.0 (9.0)            ; 9.5 (9.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 17 (17)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 3.2 (3.2)            ; 8.2 (8.2)                        ; 5.0 (5.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 33.3 (33.3)          ; 40.7 (40.7)                      ; 7.3 (7.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 59 (59)             ; 44 (44)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 96.4 (0.3)           ; 233.0 (0.3)                      ; 136.6 (0.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 117 (1)             ; 508 (1)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 1.1 (1.1)            ; 1.2 (1.2)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 78.8 (0.0)           ; 216.2 (0.0)                      ; 137.4 (0.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 96 (0)              ; 492 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 22.2 (22.2)          ; 114.2 (114.2)                    ; 92.0 (92.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 300 (300)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 56.6 (0.0)           ; 102.0 (0.0)                      ; 45.4 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 96 (0)              ; 192 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 0.8 (0.8)            ; 1.5 (1.5)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 0.5 (0.5)            ; 1.2 (1.2)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                           ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                                           ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                                                           ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                                                           ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                                                           ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                                                           ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                                                           ; 0.5 (0.5)            ; 1.2 (1.2)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                                                           ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                                                           ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                                                           ; 0.8 (0.8)            ; 1.1 (1.1)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                                                           ; 0.5 (0.5)            ; 1.2 (1.2)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                                                           ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                                                           ; 0.5 (0.5)            ; 0.8 (0.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                                                           ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                                                           ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                                                           ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 0.5 (0.5)            ; 0.8 (0.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|                                                           ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|                                                           ; 0.5 (0.5)            ; 1.5 (1.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|                                                           ; 0.5 (0.5)            ; 1.1 (1.1)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|                                                           ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1|                                                           ; 0.5 (0.5)            ; 1.2 (1.2)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1|                                                           ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1|                                                           ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1|                                                           ; 0.3 (0.3)            ; 0.8 (0.8)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1|                                                           ; 0.9 (0.9)            ; 1.1 (1.1)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1|                                                           ; 0.3 (0.3)            ; 0.8 (0.8)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1|                                                           ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1|                                                           ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1|                                                           ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1        ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 15.2 (12.2)          ; 15.2 (12.2)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (20)             ; 11 (1)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 2.7 (2.7)            ; 3.1 (3.1)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 87.5 (5.5)           ; 91.3 (5.8)                       ; 3.8 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 37 (10)             ; 151 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 8.0 (0.0)            ; 8.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (0)               ; 9 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                       ; work         ;
;                   |cntr_c9i:auto_generated|                                                                                             ; 8.0 (8.0)            ; 8.0 (8.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_c9i:auto_generated                                                             ; cntr_c9i                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 3.5 (0.0)            ; 7.0 (0.0)                        ; 3.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                       ; work         ;
;                   |cntr_4vi:auto_generated|                                                                                             ; 3.5 (3.5)            ; 7.0 (7.0)                        ; 3.5 (3.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_4vi:auto_generated                                                                                      ; cntr_4vi                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 5.0 (0.0)            ; 5.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                       ; work         ;
;                   |cntr_09i:auto_generated|                                                                                             ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_09i:auto_generated                                                                            ; cntr_09i                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 2.0 (0.0)            ; 2.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                       ; work         ;
;                   |cntr_kri:auto_generated|                                                                                             ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated                                                                               ; cntr_kri                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 7.5 (7.5)            ; 7.5 (7.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 48.0 (48.0)          ; 48.0 (48.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 96 (96)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 8.0 (8.0)            ; 8.0 (8.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 13.0 (13.0)          ; 16.5 (16.5)                      ; 3.5 (3.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (20)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE1_SoC_ReferenceTop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                        ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                                       ;
+------------+----------+----+------+------+----+------+-------+--------+------------------------+--------------------------+
; Name       ; Pin Type ; D1 ; D3_0 ; D3_1 ; D4 ; D5   ; D5 OE ; D5 OCT ; T11 (Postamble Gating) ; T11 (Postamble Ungating) ;
+------------+----------+----+------+------+----+------+-------+--------+------------------------+--------------------------+
; KEY_N[1]   ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; KEY_N[2]   ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; KEY_N[3]   ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; LEDR[0]    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[1]    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[2]    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[3]    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[4]    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[5]    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[6]    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[7]    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[8]    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[9]    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SW[3]      ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[4]      ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; GPIO_0[0]  ; Bidir    ; -- ; (0)  ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[1]  ; Bidir    ; -- ; --   ; (0)  ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[2]  ; Bidir    ; -- ; (0)  ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[3]  ; Bidir    ; -- ; (0)  ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[4]  ; Bidir    ; -- ; --   ; (0)  ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[5]  ; Bidir    ; -- ; (0)  ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[6]  ; Bidir    ; -- ; (0)  ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[7]  ; Bidir    ; -- ; (0)  ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[8]  ; Bidir    ; -- ; --   ; (0)  ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[9]  ; Bidir    ; -- ; (0)  ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[10] ; Bidir    ; -- ; (0)  ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[11] ; Bidir    ; -- ; (0)  ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[12] ; Bidir    ; -- ; (0)  ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[13] ; Bidir    ; -- ; (0)  ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[14] ; Bidir    ; -- ; --   ; (0)  ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[15] ; Bidir    ; -- ; --   ; (0)  ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[16] ; Bidir    ; -- ; --   ; (0)  ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[17] ; Bidir    ; -- ; (0)  ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[18] ; Bidir    ; -- ; --   ; (0)  ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[19] ; Bidir    ; -- ; --   ; (0)  ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[20] ; Bidir    ; -- ; (0)  ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[21] ; Bidir    ; -- ; --   ; (0)  ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[22] ; Bidir    ; -- ; (0)  ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[23] ; Bidir    ; -- ; --   ; (0)  ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[24] ; Bidir    ; -- ; --   ; (0)  ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[25] ; Bidir    ; -- ; (0)  ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[26] ; Bidir    ; -- ; --   ; (0)  ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[27] ; Bidir    ; -- ; (0)  ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[28] ; Bidir    ; -- ; (0)  ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[29] ; Bidir    ; -- ; (0)  ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[30] ; Bidir    ; -- ; (0)  ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[31] ; Bidir    ; -- ; (0)  ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[32] ; Bidir    ; -- ; (0)  ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[33] ; Bidir    ; -- ; (0)  ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[34] ; Bidir    ; -- ; (0)  ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[35] ; Bidir    ; -- ; (0)  ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[0]  ; Bidir    ; -- ; (0)  ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[1]  ; Bidir    ; -- ; (0)  ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[2]  ; Bidir    ; -- ; --   ; (0)  ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[3]  ; Bidir    ; -- ; (0)  ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[4]  ; Bidir    ; -- ; (0)  ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[5]  ; Bidir    ; -- ; (0)  ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[6]  ; Bidir    ; -- ; (0)  ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[7]  ; Bidir    ; -- ; (0)  ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[8]  ; Bidir    ; -- ; --   ; (0)  ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[9]  ; Bidir    ; -- ; (0)  ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[10] ; Bidir    ; -- ; (0)  ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[11] ; Bidir    ; -- ; (0)  ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[12] ; Bidir    ; -- ; --   ; (0)  ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[13] ; Bidir    ; -- ; (0)  ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[14] ; Bidir    ; -- ; --   ; (0)  ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[15] ; Bidir    ; -- ; (0)  ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[16] ; Bidir    ; -- ; --   ; (0)  ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[17] ; Bidir    ; -- ; --   ; (0)  ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[18] ; Bidir    ; -- ; --   ; (0)  ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[19] ; Bidir    ; -- ; (0)  ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[20] ; Bidir    ; -- ; --   ; (0)  ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[21] ; Bidir    ; -- ; --   ; (0)  ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[22] ; Bidir    ; -- ; --   ; (0)  ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[23] ; Bidir    ; -- ; (0)  ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[24] ; Bidir    ; -- ; (0)  ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[25] ; Bidir    ; -- ; (0)  ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[26] ; Bidir    ; -- ; --   ; (0)  ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[27] ; Bidir    ; -- ; (0)  ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[28] ; Bidir    ; -- ; --   ; (0)  ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[29] ; Bidir    ; -- ; --   ; (0)  ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[30] ; Bidir    ; -- ; --   ; (0)  ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[31] ; Bidir    ; -- ; (0)  ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[32] ; Bidir    ; -- ; --   ; (0)  ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[33] ; Bidir    ; -- ; (0)  ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[34] ; Bidir    ; -- ; --   ; (0)  ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[35] ; Bidir    ; -- ; --   ; (0)  ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SW[2]      ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[1]      ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; CLOCK_50   ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; KEY_N[0]   ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[5]      ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[6]      ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[9]      ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[8]      ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[7]      ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[0]      ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
+------------+----------+----+------+------+----+------+-------+--------+------------------------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                                                                           ; Pad To Core Index ; Setting ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; KEY_N[1]                                                                                                                                                                                      ;                   ;         ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[73]~feeder                                                                                                                              ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[73]~feeder                                                                                                                           ; 0                 ; 0       ;
; KEY_N[2]                                                                                                                                                                                      ;                   ;         ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[74]                                                                                                                                  ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[74]~feeder                                                                                                                              ; 0                 ; 0       ;
; KEY_N[3]                                                                                                                                                                                      ;                   ;         ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[75]~feeder                                                                                                                              ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[75]~feeder                                                                                                                           ; 0                 ; 0       ;
; SW[3]                                                                                                                                                                                         ;                   ;         ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[89]                                                                                                                                  ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[89]                                                                                                                                     ; 1                 ; 0       ;
; SW[4]                                                                                                                                                                                         ;                   ;         ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[90]                                                                                                                                  ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[90]                                                                                                                                     ; 0                 ; 0       ;
; GPIO_0[0]                                                                                                                                                                                     ;                   ;         ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                                                   ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]~feeder                                                                                                                               ; 0                 ; 0       ;
; GPIO_0[1]                                                                                                                                                                                     ;                   ;         ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Add0~1                    ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[11]                                                                                                                                  ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[11]~feeder                                                                                                                              ; 1                 ; 0       ;
; GPIO_0[2]                                                                                                                                                                                     ;                   ;         ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[22]                                                                                                                                  ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[22]                                                                                                                                     ; 0                 ; 0       ;
; GPIO_0[3]                                                                                                                                                                                     ;                   ;         ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Add0~5                    ; 0                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Add0~49                   ; 0                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|reciever:receiv_ins|valid                                                                             ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[29]                                                                                                                                     ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[29]~feeder                                                                                                                           ; 0                 ; 0       ;
; GPIO_0[4]                                                                                                                                                                                     ;                   ;         ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Add0~9                    ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[30]                                                                                                                                  ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[30]                                                                                                                                     ; 1                 ; 0       ;
; GPIO_0[5]                                                                                                                                                                                     ;                   ;         ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Add0~17                   ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[31]                                                                                                                                  ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[31]~feeder                                                                                                                              ; 0                 ; 0       ;
; GPIO_0[6]                                                                                                                                                                                     ;                   ;         ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Add0~13                   ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[32]                                                                                                                                  ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[32]~feeder                                                                                                                              ; 0                 ; 0       ;
; GPIO_0[7]                                                                                                                                                                                     ;                   ;         ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Add0~21                   ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[33]                                                                                                                                  ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[33]                                                                                                                                     ; 0                 ; 0       ;
; GPIO_0[8]                                                                                                                                                                                     ;                   ;         ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Add0~25                   ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[34]~feeder                                                                                                                              ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[34]~feeder                                                                                                                           ; 1                 ; 0       ;
; GPIO_0[9]                                                                                                                                                                                     ;                   ;         ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Add0~33                   ; 0                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|reciever:receiv_ins|valid                                                                             ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[35]                                                                                                                                  ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[35]                                                                                                                                     ; 0                 ; 0       ;
; GPIO_0[10]                                                                                                                                                                                    ;                   ;         ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Add0~29                   ; 0                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|reciever:receiv_ins|valid                                                                             ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[1]                                                                                                                                   ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[1]~feeder                                                                                                                               ; 0                 ; 0       ;
; GPIO_0[11]                                                                                                                                                                                    ;                   ;         ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Add0~37                   ; 0                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|reciever:receiv_ins|valid~1                                                                           ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[2]                                                                                                                                   ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[2]~feeder                                                                                                                               ; 0                 ; 0       ;
; GPIO_0[12]                                                                                                                                                                                    ;                   ;         ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Add0~41                   ; 0                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|reciever:receiv_ins|valid~1                                                                           ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[3]                                                                                                                                   ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[3]                                                                                                                                      ; 0                 ; 0       ;
; GPIO_0[13]                                                                                                                                                                                    ;                   ;         ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[4]~feeder                                                                                                                            ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[4]~feeder                                                                                                                               ; 0                 ; 0       ;
; GPIO_0[14]                                                                                                                                                                                    ;                   ;         ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Add0~45                   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|reciever:receiv_ins|valid~1                                                                           ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[5]                                                                                                                                   ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[5]~feeder                                                                                                                               ; 1                 ; 0       ;
; GPIO_0[15]                                                                                                                                                                                    ;                   ;         ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Add0~53                   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|reciever:receiv_ins|valid~1                                                                           ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[6]~feeder                                                                                                                            ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[6]~feeder                                                                                                                               ; 1                 ; 0       ;
; GPIO_0[16]                                                                                                                                                                                    ;                   ;         ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[7]                                                                                                                                   ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[7]                                                                                                                                      ; 1                 ; 0       ;
; GPIO_0[17]                                                                                                                                                                                    ;                   ;         ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Add0~1                    ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[8]~feeder                                                                                                                               ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[8]~feeder                                                                                                                            ; 0                 ; 0       ;
; GPIO_0[18]                                                                                                                                                                                    ;                   ;         ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[9]                                                                                                                                   ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[9]~feeder                                                                                                                               ; 1                 ; 0       ;
; GPIO_0[19]                                                                                                                                                                                    ;                   ;         ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Add0~5                    ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[10]~feeder                                                                                                                              ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[10]~feeder                                                                                                                           ; 1                 ; 0       ;
; GPIO_0[20]                                                                                                                                                                                    ;                   ;         ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Add0~9                    ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[12]                                                                                                                                  ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[12]~feeder                                                                                                                              ; 0                 ; 0       ;
; GPIO_0[21]                                                                                                                                                                                    ;                   ;         ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Add0~17                   ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[13]                                                                                                                                  ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[13]~feeder                                                                                                                              ; 1                 ; 0       ;
; GPIO_0[22]                                                                                                                                                                                    ;                   ;         ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Add0~13                   ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[14]~feeder                                                                                                                              ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[14]~feeder                                                                                                                           ; 0                 ; 0       ;
; GPIO_0[23]                                                                                                                                                                                    ;                   ;         ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Add0~21                   ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[15]                                                                                                                                  ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[15]~feeder                                                                                                                              ; 1                 ; 0       ;
; GPIO_0[24]                                                                                                                                                                                    ;                   ;         ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Add0~25                   ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[16]                                                                                                                                  ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[16]                                                                                                                                     ; 1                 ; 0       ;
; GPIO_0[25]                                                                                                                                                                                    ;                   ;         ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Add0~33                   ; 0                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|reciever:receiv_ins|valid~1                                                                           ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[17]                                                                                                                                  ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[17]~feeder                                                                                                                              ; 0                 ; 0       ;
; GPIO_0[26]                                                                                                                                                                                    ;                   ;         ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Add0~29                   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|reciever:receiv_ins|valid                                                                             ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[18]                                                                                                                                  ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[18]                                                                                                                                     ; 1                 ; 0       ;
; GPIO_0[27]                                                                                                                                                                                    ;                   ;         ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Add0~37                   ; 0                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|reciever:receiv_ins|valid~0                                                                           ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[19]                                                                                                                                  ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[19]~feeder                                                                                                                              ; 0                 ; 0       ;
; GPIO_0[28]                                                                                                                                                                                    ;                   ;         ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Add0~41                   ; 0                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|reciever:receiv_ins|valid~0                                                                           ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[20]~feeder                                                                                                                           ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[20]~feeder                                                                                                                              ; 0                 ; 0       ;
; GPIO_0[29]                                                                                                                                                                                    ;                   ;         ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Add0~49                   ; 0                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|reciever:receiv_ins|valid~0                                                                           ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[21]                                                                                                                                  ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[21]~feeder                                                                                                                              ; 0                 ; 0       ;
; GPIO_0[30]                                                                                                                                                                                    ;                   ;         ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Add0~45                   ; 0                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|reciever:receiv_ins|valid~0                                                                           ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[23]~feeder                                                                                                                           ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[23]~feeder                                                                                                                              ; 0                 ; 0       ;
; GPIO_0[31]                                                                                                                                                                                    ;                   ;         ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Add0~53                   ; 0                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|reciever:receiv_ins|valid~0                                                                           ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[24]                                                                                                                                  ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[24]~feeder                                                                                                                              ; 0                 ; 0       ;
; GPIO_0[32]                                                                                                                                                                                    ;                   ;         ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[25]                                                                                                                                  ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[25]                                                                                                                                     ; 0                 ; 0       ;
; GPIO_0[33]                                                                                                                                                                                    ;                   ;         ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[26]                                                                                                                                  ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[26]~feeder                                                                                                                              ; 0                 ; 0       ;
; GPIO_0[34]                                                                                                                                                                                    ;                   ;         ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[27]                                                                                                                                  ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[27]                                                                                                                                     ; 0                 ; 0       ;
; GPIO_0[35]                                                                                                                                                                                    ;                   ;         ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[28]~feeder                                                                                                                              ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[28]~feeder                                                                                                                           ; 0                 ; 0       ;
; GPIO_1[0]                                                                                                                                                                                     ;                   ;         ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[36]                                                                                                                                  ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[36]~feeder                                                                                                                              ; 0                 ; 0       ;
; GPIO_1[1]                                                                                                                                                                                     ;                   ;         ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[47]                                                                                                                                  ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[47]~feeder                                                                                                                              ; 0                 ; 0       ;
; GPIO_1[2]                                                                                                                                                                                     ;                   ;         ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[58]~feeder                                                                                                                              ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[58]~feeder                                                                                                                           ; 1                 ; 0       ;
; GPIO_1[3]                                                                                                                                                                                     ;                   ;         ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[65]~feeder                                                                                                                              ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[65]~feeder                                                                                                                           ; 0                 ; 0       ;
; GPIO_1[4]                                                                                                                                                                                     ;                   ;         ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[66]                                                                                                                                  ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[66]                                                                                                                                     ; 0                 ; 0       ;
; GPIO_1[5]                                                                                                                                                                                     ;                   ;         ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[67]~feeder                                                                                                                              ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[67]~feeder                                                                                                                           ; 0                 ; 0       ;
; GPIO_1[6]                                                                                                                                                                                     ;                   ;         ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[68]~feeder                                                                                                                              ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[68]~feeder                                                                                                                           ; 0                 ; 0       ;
; GPIO_1[7]                                                                                                                                                                                     ;                   ;         ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[69]                                                                                                                                  ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[69]                                                                                                                                     ; 0                 ; 0       ;
; GPIO_1[8]                                                                                                                                                                                     ;                   ;         ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[70]~feeder                                                                                                                              ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[70]~feeder                                                                                                                           ; 1                 ; 0       ;
; GPIO_1[9]                                                                                                                                                                                     ;                   ;         ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[71]~feeder                                                                                                                              ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[71]~feeder                                                                                                                           ; 0                 ; 0       ;
; GPIO_1[10]                                                                                                                                                                                    ;                   ;         ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[37]                                                                                                                                  ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[37]                                                                                                                                     ; 0                 ; 0       ;
; GPIO_1[11]                                                                                                                                                                                    ;                   ;         ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[38]~feeder                                                                                                                              ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[38]~feeder                                                                                                                           ; 0                 ; 0       ;
; GPIO_1[12]                                                                                                                                                                                    ;                   ;         ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[39]                                                                                                                                  ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[39]                                                                                                                                     ; 1                 ; 0       ;
; GPIO_1[13]                                                                                                                                                                                    ;                   ;         ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[40]~feeder                                                                                                                              ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[40]~feeder                                                                                                                           ; 0                 ; 0       ;
; GPIO_1[14]                                                                                                                                                                                    ;                   ;         ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[41]~feeder                                                                                                                              ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[41]~feeder                                                                                                                           ; 1                 ; 0       ;
; GPIO_1[15]                                                                                                                                                                                    ;                   ;         ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[42]~feeder                                                                                                                              ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[42]~feeder                                                                                                                           ; 0                 ; 0       ;
; GPIO_1[16]                                                                                                                                                                                    ;                   ;         ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[43]~feeder                                                                                                                              ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[43]~feeder                                                                                                                           ; 1                 ; 0       ;
; GPIO_1[17]                                                                                                                                                                                    ;                   ;         ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[44]                                                                                                                                  ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[44]~feeder                                                                                                                              ; 1                 ; 0       ;
; GPIO_1[18]                                                                                                                                                                                    ;                   ;         ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[45]                                                                                                                                  ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[45]                                                                                                                                     ; 1                 ; 0       ;
; GPIO_1[19]                                                                                                                                                                                    ;                   ;         ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[46]~feeder                                                                                                                              ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[46]~feeder                                                                                                                           ; 0                 ; 0       ;
; GPIO_1[20]                                                                                                                                                                                    ;                   ;         ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[48]                                                                                                                                  ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[48]                                                                                                                                     ; 1                 ; 0       ;
; GPIO_1[21]                                                                                                                                                                                    ;                   ;         ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[49]                                                                                                                                  ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[49]                                                                                                                                     ; 1                 ; 0       ;
; GPIO_1[22]                                                                                                                                                                                    ;                   ;         ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[50]                                                                                                                                  ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[50]                                                                                                                                     ; 1                 ; 0       ;
; GPIO_1[23]                                                                                                                                                                                    ;                   ;         ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[51]                                                                                                                                     ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[51]~feeder                                                                                                                           ; 0                 ; 0       ;
; GPIO_1[24]                                                                                                                                                                                    ;                   ;         ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[52]                                                                                                                                  ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[52]                                                                                                                                     ; 0                 ; 0       ;
; GPIO_1[25]                                                                                                                                                                                    ;                   ;         ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[53]                                                                                                                                  ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[53]                                                                                                                                     ; 0                 ; 0       ;
; GPIO_1[26]                                                                                                                                                                                    ;                   ;         ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[54]                                                                                                                                  ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[54]~feeder                                                                                                                              ; 1                 ; 0       ;
; GPIO_1[27]                                                                                                                                                                                    ;                   ;         ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[55]                                                                                                                                  ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[55]                                                                                                                                     ; 0                 ; 0       ;
; GPIO_1[28]                                                                                                                                                                                    ;                   ;         ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[56]~feeder                                                                                                                              ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[56]~feeder                                                                                                                           ; 1                 ; 0       ;
; GPIO_1[29]                                                                                                                                                                                    ;                   ;         ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[57]~feeder                                                                                                                              ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[57]~feeder                                                                                                                           ; 1                 ; 0       ;
; GPIO_1[30]                                                                                                                                                                                    ;                   ;         ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[59]                                                                                                                                  ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[59]~feeder                                                                                                                              ; 1                 ; 0       ;
; GPIO_1[31]                                                                                                                                                                                    ;                   ;         ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[60]                                                                                                                                  ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[60]~feeder                                                                                                                              ; 0                 ; 0       ;
; GPIO_1[32]                                                                                                                                                                                    ;                   ;         ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[61]                                                                                                                                  ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[61]                                                                                                                                     ; 1                 ; 0       ;
; GPIO_1[33]                                                                                                                                                                                    ;                   ;         ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[62]                                                                                                                                  ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[62]~feeder                                                                                                                              ; 0                 ; 0       ;
; GPIO_1[34]                                                                                                                                                                                    ;                   ;         ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[63]                                                                                                                                  ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[63]                                                                                                                                     ; 1                 ; 0       ;
; GPIO_1[35]                                                                                                                                                                                    ;                   ;         ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[64]                                                                                                                                  ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[64]~feeder                                                                                                                              ; 1                 ; 0       ;
; SW[2]                                                                                                                                                                                         ;                   ;         ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|buffer_rx:buff_inst|Selector5~0                                                                       ; 0                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|buffer_rx:buff_inst|shift2~0                                                                          ; 0                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|buffer_rx:buff_inst|next_state.shift_state~0                                                          ; 0                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|buffer_rx:buff_inst|next_state.end_state~0                                                            ; 0                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|buffer_rx:buff_inst|shift1~0                                                                          ; 0                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|buffer_rx:buff_inst|next_state.loadsecond_state~0                                                     ; 0                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|buffer_rx:buff_inst|Selector0~0                                                                       ; 0                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|buffer_rx:buff_inst|reg_in[1]~0                                                                       ; 0                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|buffer_rx:buff_inst|Selector1~0                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[88]                                                                                                                                  ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[88]                                                                                                                                     ; 0                 ; 0       ;
; SW[1]                                                                                                                                                                                         ;                   ;         ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|buffer_tx:buff_inst|Selector0~0                                                                           ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|buffer_tx:buff_inst|Selector1~0                                                                           ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|buffer_tx:buff_inst|Selector0~1                                                                           ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|buffer_tx:buff_inst|Selector3~0                                                                           ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|buffer_tx:buff_inst|Selector2~0                                                                           ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|buffer_tx:buff_inst|reg2~0                                                                                ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[87]                                                                                                                                  ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[87]~feeder                                                                                                                              ; 1                 ; 0       ;
; CLOCK_50                                                                                                                                                                                      ;                   ;         ;
; KEY_N[0]                                                                                                                                                                                      ;                   ;         ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sum[13]                 ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sum[13]                 ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sum[0]                       ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sum[1]                       ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sum[2]                       ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sum[3]                       ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sum[4]                       ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sum[5]                       ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sum[6]                       ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sum[7]                       ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sum[8]                       ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sum[9]                       ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sum[10]                      ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sum[11]                      ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|Mod_interface_RX:u_mod_interface|data_o[0]          ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|Mod_interface_RX:u_mod_interface|data_o[1]          ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sum[13]                      ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sum[12]                      ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sum[13]                      ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sum[0]                       ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sum[1]                       ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sum[2]                       ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sum[3]                       ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sum[4]                       ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sum[5]                       ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sum[6]                       ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sum[7]                       ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sum[8]                       ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sum[9]                       ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sum[10]                      ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sum[11]                      ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sum[12]                      ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|Mod_interface_RX:u_mod_interface|valid_o            ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_deconv:re_deshaper|o_symbol                     ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_deconv:im_deshaper|o_symbol                     ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|cos_gen:cos_inst|phase_cnt[4]                                                                             ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_deconv:im_deshaper|o_valid                      ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_deconv:im_deshaper|s_lock                       ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Add13~53                       ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Add13~45                       ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Add13~49                       ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Add13~41                       ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Add13~37                       ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Add13~29                       ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Add13~33                       ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Add13~25                       ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Add13~21                       ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Add13~13                       ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Add13~17                       ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Add13~9                        ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Add13~5                        ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Add13~1                        ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Add11~109                      ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Add11~101                      ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Add11~105                      ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Add11~97                       ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Add11~93                       ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Add11~85                       ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Add11~89                       ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Add11~81                       ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Add11~77                       ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Add11~69                       ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Add11~73                       ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Add11~65                       ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Add11~61                       ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Add11~57                       ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Add9~53                        ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Add9~45                        ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Add9~49                        ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Add9~41                        ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Add9~37                        ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Add9~29                        ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Add9~33                        ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Add9~25                        ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Add9~21                        ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Add9~13                        ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Add9~17                        ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Add9~9                         ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Add9~5                         ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Add9~1                         ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Add7~53                        ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Add7~45                        ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Add7~49                        ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Add7~41                        ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Add7~37                        ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Add7~29                        ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Add7~33                        ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Add7~25                        ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Add7~21                        ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Add7~13                        ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Add7~17                        ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Add7~9                         ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Add7~5                         ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Add7~1                         ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Add5~165                       ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Add5~157                       ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Add5~161                       ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Add5~153                       ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Add5~149                       ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Add5~141                       ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Add5~145                       ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Add5~137                       ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Add5~133                       ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Add5~125                       ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Add5~129                       ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Add5~121                       ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Add5~117                       ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Add5~113                       ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Add13~49                       ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Add13~41                       ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Add13~53                       ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Add13~45                       ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Add13~33                       ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Add13~25                       ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Add13~37                       ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Add13~29                       ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Add13~21                       ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Add13~13                       ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Add13~17                       ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Add13~9                        ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Add13~5                        ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Add13~1                        ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Add11~105                      ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Add11~97                       ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Add11~109                      ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Add11~101                      ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Add11~89                       ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Add11~81                       ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Add11~93                       ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Add11~85                       ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Add11~77                       ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Add11~69                       ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Add11~73                       ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Add11~65                       ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Add11~61                       ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Add11~57                       ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Add9~49                        ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Add9~41                        ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Add9~53                        ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Add9~45                        ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Add9~33                        ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Add9~25                        ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Add9~37                        ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Add9~29                        ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Add9~21                        ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Add9~13                        ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Add9~17                        ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Add9~9                         ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Add9~5                         ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Add9~1                         ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Add7~49                        ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Add7~41                        ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Add7~53                        ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Add7~45                        ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Add7~33                        ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Add7~25                        ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Add7~37                        ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Add7~29                        ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Add7~21                        ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Add7~13                        ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Add7~17                        ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Add7~9                         ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Add7~5                         ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Add7~1                         ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Add5~161                       ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Add5~153                       ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Add5~165                       ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Add5~157                       ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Add5~145                       ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Add5~137                       ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Add5~149                       ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Add5~141                       ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Add5~133                       ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Add5~125                       ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Add5~129                       ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Add5~121                       ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Add5~117                       ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Add5~113                       ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Add14~53                  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Add14~49                  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Add14~45                  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Add14~41                  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Add14~37                  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Add14~33                  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Add14~29                  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Add14~25                  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Add14~21                  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Add14~17                  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Add14~13                  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Add14~9                   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Add14~5                   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Add14~1                   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Add12~109                 ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Add12~101                 ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Add12~93                  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Add12~85                  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Add12~77                  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Add12~69                  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Add12~61                  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Add12~53                  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Add12~45                  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Add12~37                  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Add12~29                  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Add12~21                  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Add12~13                  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Add12~5                   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Add10~53                  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Add10~49                  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Add10~45                  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Add10~41                  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Add10~37                  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Add10~33                  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Add10~29                  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Add10~25                  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Add10~21                  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Add10~17                  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Add10~13                  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Add10~9                   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Add10~5                   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Add10~1                   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Add8~53                   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Add8~49                   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Add8~45                   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Add8~41                   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Add8~37                   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Add8~33                   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Add8~29                   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Add8~25                   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Add8~21                   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Add8~17                   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Add8~13                   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Add8~9                    ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Add8~5                    ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Add8~1                    ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Add6~165                  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Add6~157                  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Add6~145                  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Add6~133                  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Add6~121                  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Add6~109                  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Add6~97                   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Add6~85                   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Add6~73                   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Add6~61                   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Add6~49                   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Add6~37                   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Add6~25                   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Add6~13                   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Add14~53                  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Add14~49                  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Add14~45                  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Add14~41                  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Add14~37                  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Add14~33                  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Add14~29                  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Add14~25                  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Add14~21                  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Add14~17                  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Add14~13                  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Add14~9                   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Add14~5                   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Add14~1                   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Add12~109                 ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Add12~101                 ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Add12~93                  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Add12~85                  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Add12~77                  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Add12~69                  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Add12~61                  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Add12~53                  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Add12~45                  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Add12~37                  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Add12~29                  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Add12~21                  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Add12~13                  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Add12~5                   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Add10~53                  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Add10~49                  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Add10~45                  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Add10~41                  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Add10~37                  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Add10~33                  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Add10~29                  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Add10~25                  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Add10~21                  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Add10~17                  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Add10~13                  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Add10~9                   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Add10~5                   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Add10~1                   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Add8~53                   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Add8~49                   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Add8~45                   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Add8~41                   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Add8~37                   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Add8~33                   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Add8~29                   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Add8~25                   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Add8~21                   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Add8~17                   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Add8~13                   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Add8~9                    ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Add8~5                    ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Add8~1                    ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Add6~165                  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Add6~157                  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Add6~145                  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Add6~133                  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Add6~121                  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Add6~109                  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Add6~97                   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Add6~85                   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Add6~73                   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Add6~61                   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Add6~49                   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Add6~37                   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Add6~25                   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Add6~13                   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Add3~53                        ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Add3~45                        ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Add3~49                        ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Add3~41                        ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Add3~37                        ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Add3~29                        ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Add3~33                        ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Add3~25                        ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Add3~21                        ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Add3~13                        ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Add3~17                        ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Add3~9                         ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Add3~5                         ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Add3~1                         ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Add1~53                        ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Add1~45                        ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Add1~49                        ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Add1~41                        ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Add1~37                        ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Add1~29                        ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Add1~33                        ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Add1~25                        ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Add1~21                        ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Add1~13                        ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Add1~17                        ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Add1~9                         ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Add1~5                         ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Add1~1                         ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Add0~109                       ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Add0~101                       ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Add0~105                       ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Add0~97                        ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Add0~93                        ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Add0~85                        ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Add0~89                        ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Add0~81                        ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Add0~77                        ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Add0~69                        ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Add0~73                        ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Add0~65                        ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Add0~61                        ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Add0~57                        ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Add3~49                        ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Add3~41                        ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Add3~53                        ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Add3~45                        ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Add3~33                        ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Add3~25                        ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Add3~37                        ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Add3~29                        ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Add3~21                        ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Add3~13                        ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Add3~17                        ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Add3~9                         ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Add3~5                         ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Add3~1                         ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Add1~49                        ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Add1~41                        ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Add1~53                        ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Add1~45                        ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Add1~33                        ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Add1~25                        ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Add1~37                        ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Add1~29                        ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Add1~21                        ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Add1~13                        ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Add1~17                        ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Add1~9                         ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Add1~5                         ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Add1~1                         ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Add0~105                       ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Add0~97                        ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Add0~109                       ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Add0~101                       ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Add0~89                        ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Add0~81                        ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Add0~93                        ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Add0~85                        ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Add0~77                        ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Add0~69                        ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Add0~73                        ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Add0~65                        ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Add0~61                        ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Add0~57                        ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Add4~53                   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Add4~49                   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Add4~45                   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Add4~41                   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Add4~37                   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Add4~33                   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Add4~29                   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Add4~25                   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Add4~21                   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Add4~17                   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Add4~13                   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Add4~9                    ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Add4~5                    ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Add4~1                    ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Add2~53                   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Add2~49                   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Add2~45                   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Add2~41                   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Add2~37                   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Add2~33                   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Add2~29                   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Add2~25                   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Add2~21                   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Add2~17                   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Add2~13                   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Add2~9                    ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Add2~5                    ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Add2~1                    ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Add1~109                  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Add1~101                  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Add1~93                   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Add1~85                   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Add1~77                   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Add1~69                   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Add1~61                   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Add1~53                   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Add1~45                   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Add1~37                   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Add1~29                   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Add1~21                   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Add1~13                   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Add1~5                    ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Add4~53                   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Add4~49                   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Add4~45                   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Add4~41                   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Add4~37                   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Add4~33                   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Add4~29                   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Add4~25                   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Add4~21                   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Add4~17                   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Add4~13                   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Add4~9                    ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Add4~5                    ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Add4~1                    ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Add2~53                   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Add2~49                   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Add2~45                   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Add2~41                   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Add2~37                   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Add2~33                   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Add2~29                   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Add2~25                   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Add2~21                   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Add2~17                   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Add2~13                   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Add2~9                    ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Add2~5                    ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Add2~1                    ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Add1~109                  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Add1~101                  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Add1~93                   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Add1~85                   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Add1~77                   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Add1~69                   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Add1~61                   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Add1~53                   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Add1~45                   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Add1~37                   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Add1~29                   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Add1~21                   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Add1~13                   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Add1~5                    ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|buffer_rx:buff_inst|shift2                                                                            ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|buffer_rx:buff_inst|shift1                                                                            ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|buffer_rx:buff_inst|state.loadsecond_state                                                            ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|buffer_rx:buff_inst|state.shift_state                                                                 ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|buffer_rx:buff_inst|state.end_state                                                                   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|buffer_tx:buff_inst|state.idle_state                                                                      ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|buffer_tx:buff_inst|state.delay_state                                                                     ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|buffer_tx:buff_inst|state.valid_state                                                                     ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|buffer_rx:buff_inst|state.loadfirst_state                                                             ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|buffer_tx:buff_inst|state.middle_state                                                                    ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_deconv:re_deshaper|o_symbol~1                   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_deconv:im_deshaper|o_symbol~0                   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|o_valid                        ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|buffer_rx:buff_inst|state.idle_state                                                                  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|buffer_rx:buff_inst|reg_in[1]~0                                                                       ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|Mod_interface_TX:u_mod_interface|State~0                 ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_deconv:im_deshaper|s_lock~0                     ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_deconv:im_deshaper|cnt~0                        ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_deconv:im_deshaper|cnt[0]~1                     ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_deconv:im_deshaper|cnt~2                        ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|cos_gen:cos_inst|phase_cnt~1                                                                              ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|cos_gen:cos_inst|phase_cnt~2                                                                              ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|cos_gen:cos_inst|phase_cnt~3                                                                              ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|cos_gen:cos_inst|phase_cnt~4                                                                              ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|no_data_flag_reg~0             ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_deconv:re_deshaper|o_symbol~2                   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[0][2]~0          ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|buffer_tx:buff_inst|reg1                                                                                  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|debug_mod_input:debug_mod_inst|state                                                                      ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|Mod_interface_TX:u_mod_interface|data_reg[1]~3           ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|buffer_tx:buff_inst|reg2                                                                                  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|debug_mod_input:debug_mod_inst|cnt[2]                                                                     ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|debug_mod_input:debug_mod_inst|cnt[1]                                                                     ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|debug_mod_input:debug_mod_inst|cnt[0]                                                                     ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[72]                                                                                                                                  ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[72]                                                                                                                                     ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|ip_pll:pll_inst|ip_pll_0002:ip_pll_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL                                   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[15][0]~SCLR_LUT       ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[15][13]~SCLR_LUT      ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[15][0]~SCLR_LUT       ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[15][13]~SCLR_LUT      ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[15][0]~SCLR_LUT  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[15][1]~SCLR_LUT  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[15][2]~SCLR_LUT  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[15][3]~SCLR_LUT  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[15][4]~SCLR_LUT  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[15][5]~SCLR_LUT  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[15][6]~SCLR_LUT  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[15][7]~SCLR_LUT  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[15][8]~SCLR_LUT  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[15][9]~SCLR_LUT  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[15][10]~SCLR_LUT ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[15][11]~SCLR_LUT ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[15][12]~SCLR_LUT ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[15][13]~SCLR_LUT ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[15][0]~SCLR_LUT  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[15][1]~SCLR_LUT  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[15][2]~SCLR_LUT  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[15][3]~SCLR_LUT  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[15][4]~SCLR_LUT  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[15][5]~SCLR_LUT  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[15][6]~SCLR_LUT  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[15][7]~SCLR_LUT  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[15][8]~SCLR_LUT  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[15][9]~SCLR_LUT  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[15][10]~SCLR_LUT ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[15][11]~SCLR_LUT ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[15][12]~SCLR_LUT ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[15][13]~SCLR_LUT ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[3][0]~SCLR_LUT        ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[3][13]~SCLR_LUT       ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[3][0]~SCLR_LUT        ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[3][13]~SCLR_LUT       ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[2][0]~SCLR_LUT   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[2][1]~SCLR_LUT   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[2][2]~SCLR_LUT   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[2][3]~SCLR_LUT   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[2][4]~SCLR_LUT   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[2][5]~SCLR_LUT   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[2][6]~SCLR_LUT   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[2][7]~SCLR_LUT   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[2][8]~SCLR_LUT   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[2][9]~SCLR_LUT   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[2][10]~SCLR_LUT  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[2][11]~SCLR_LUT  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[2][12]~SCLR_LUT  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[2][13]~SCLR_LUT  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[2][0]~SCLR_LUT   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[2][1]~SCLR_LUT   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[2][2]~SCLR_LUT   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[2][3]~SCLR_LUT   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[2][4]~SCLR_LUT   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[2][5]~SCLR_LUT   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[2][6]~SCLR_LUT   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[2][7]~SCLR_LUT   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[2][8]~SCLR_LUT   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[2][9]~SCLR_LUT   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[2][10]~SCLR_LUT  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[2][11]~SCLR_LUT  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[2][12]~SCLR_LUT  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[2][13]~SCLR_LUT  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[2][0]~SCLR_LUT        ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[2][13]~SCLR_LUT       ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[2][0]~SCLR_LUT        ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[2][13]~SCLR_LUT       ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[4][0]~SCLR_LUT   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[4][1]~SCLR_LUT   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[4][2]~SCLR_LUT   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[4][3]~SCLR_LUT   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[4][4]~SCLR_LUT   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[4][5]~SCLR_LUT   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[4][6]~SCLR_LUT   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[4][7]~SCLR_LUT   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[4][8]~SCLR_LUT   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[4][9]~SCLR_LUT   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[4][10]~SCLR_LUT  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[4][11]~SCLR_LUT  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[4][12]~SCLR_LUT  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[4][13]~SCLR_LUT  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[4][0]~SCLR_LUT   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[4][1]~SCLR_LUT   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[4][2]~SCLR_LUT   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[4][3]~SCLR_LUT   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[4][4]~SCLR_LUT   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[4][5]~SCLR_LUT   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[4][6]~SCLR_LUT   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[4][7]~SCLR_LUT   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[4][8]~SCLR_LUT   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[4][9]~SCLR_LUT   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[4][10]~SCLR_LUT  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[4][11]~SCLR_LUT  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[4][12]~SCLR_LUT  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[4][13]~SCLR_LUT  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[5][0]~SCLR_LUT        ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[5][13]~SCLR_LUT       ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[5][0]~SCLR_LUT        ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[5][13]~SCLR_LUT       ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[4][0]~SCLR_LUT        ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[4][13]~SCLR_LUT       ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[4][0]~SCLR_LUT        ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[4][13]~SCLR_LUT       ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[0][0]~SCLR_LUT   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[0][1]~SCLR_LUT   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[0][2]~SCLR_LUT   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[0][3]~SCLR_LUT   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[0][4]~SCLR_LUT   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[0][5]~SCLR_LUT   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[0][6]~SCLR_LUT   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[0][7]~SCLR_LUT   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[0][8]~SCLR_LUT   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[0][9]~SCLR_LUT   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[0][10]~SCLR_LUT  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[0][11]~SCLR_LUT  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[0][12]~SCLR_LUT  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[0][13]~SCLR_LUT  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[1][0]~SCLR_LUT   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[1][1]~SCLR_LUT   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[1][2]~SCLR_LUT   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[1][3]~SCLR_LUT   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[1][4]~SCLR_LUT   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[1][5]~SCLR_LUT   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[1][6]~SCLR_LUT   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[1][7]~SCLR_LUT   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[1][8]~SCLR_LUT   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[1][9]~SCLR_LUT   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[1][10]~SCLR_LUT  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[1][11]~SCLR_LUT  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[1][12]~SCLR_LUT  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[1][13]~SCLR_LUT  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[1][0]~SCLR_LUT        ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[1][13]~SCLR_LUT       ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[0][0]~SCLR_LUT        ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[0][13]~SCLR_LUT       ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[3][0]~SCLR_LUT   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[3][1]~SCLR_LUT   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[3][2]~SCLR_LUT   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[3][3]~SCLR_LUT   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[3][4]~SCLR_LUT   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[3][5]~SCLR_LUT   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[3][6]~SCLR_LUT   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[3][7]~SCLR_LUT   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[3][8]~SCLR_LUT   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[3][9]~SCLR_LUT   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[3][10]~SCLR_LUT  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[3][11]~SCLR_LUT  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[3][12]~SCLR_LUT  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[3][13]~SCLR_LUT  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[3][0]~SCLR_LUT   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[3][1]~SCLR_LUT   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[3][2]~SCLR_LUT   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[3][3]~SCLR_LUT   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[3][4]~SCLR_LUT   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[3][5]~SCLR_LUT   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[3][6]~SCLR_LUT   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[3][7]~SCLR_LUT   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[3][8]~SCLR_LUT   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[3][9]~SCLR_LUT   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[3][10]~SCLR_LUT  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[3][11]~SCLR_LUT  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[3][12]~SCLR_LUT  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[3][13]~SCLR_LUT  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[5][0]~SCLR_LUT   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[5][1]~SCLR_LUT   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[5][2]~SCLR_LUT   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[5][3]~SCLR_LUT   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[5][4]~SCLR_LUT   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[5][5]~SCLR_LUT   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[5][6]~SCLR_LUT   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[5][7]~SCLR_LUT   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[5][8]~SCLR_LUT   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[5][9]~SCLR_LUT   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[5][10]~SCLR_LUT  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[5][11]~SCLR_LUT  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[5][12]~SCLR_LUT  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[5][13]~SCLR_LUT  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[5][0]~SCLR_LUT   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[5][1]~SCLR_LUT   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[5][2]~SCLR_LUT   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[5][3]~SCLR_LUT   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[5][4]~SCLR_LUT   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[5][5]~SCLR_LUT   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[5][6]~SCLR_LUT   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[5][7]~SCLR_LUT   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[5][8]~SCLR_LUT   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[5][9]~SCLR_LUT   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[5][10]~SCLR_LUT  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[5][11]~SCLR_LUT  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[5][12]~SCLR_LUT  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[5][13]~SCLR_LUT  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[1][0]~SCLR_LUT   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[1][1]~SCLR_LUT   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[1][2]~SCLR_LUT   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[1][3]~SCLR_LUT   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[1][4]~SCLR_LUT   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[1][5]~SCLR_LUT   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[1][6]~SCLR_LUT   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[1][7]~SCLR_LUT   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[1][8]~SCLR_LUT   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[1][9]~SCLR_LUT   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[1][10]~SCLR_LUT  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[1][11]~SCLR_LUT  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[1][12]~SCLR_LUT  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[1][13]~SCLR_LUT  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[0][0]~SCLR_LUT   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[0][1]~SCLR_LUT   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[0][2]~SCLR_LUT   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[0][3]~SCLR_LUT   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[0][4]~SCLR_LUT   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[0][5]~SCLR_LUT   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[0][6]~SCLR_LUT   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[0][7]~SCLR_LUT   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[0][8]~SCLR_LUT   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[0][9]~SCLR_LUT   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[0][10]~SCLR_LUT  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[0][11]~SCLR_LUT  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[0][12]~SCLR_LUT  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[0][13]~SCLR_LUT  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[0][0]~SCLR_LUT        ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[0][13]~SCLR_LUT       ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[1][0]~SCLR_LUT        ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[1][13]~SCLR_LUT       ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[13][0]~SCLR_LUT       ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[13][13]~SCLR_LUT      ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[13][0]~SCLR_LUT       ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[13][13]~SCLR_LUT      ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[12][0]~SCLR_LUT  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[12][1]~SCLR_LUT  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[12][2]~SCLR_LUT  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[12][3]~SCLR_LUT  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[12][4]~SCLR_LUT  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[12][5]~SCLR_LUT  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[12][6]~SCLR_LUT  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[12][7]~SCLR_LUT  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[12][8]~SCLR_LUT  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[12][9]~SCLR_LUT  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[12][10]~SCLR_LUT ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[12][11]~SCLR_LUT ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[12][12]~SCLR_LUT ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[12][13]~SCLR_LUT ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[12][0]~SCLR_LUT  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[12][1]~SCLR_LUT  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[12][2]~SCLR_LUT  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[12][3]~SCLR_LUT  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[12][4]~SCLR_LUT  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[12][5]~SCLR_LUT  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[12][6]~SCLR_LUT  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[12][7]~SCLR_LUT  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[12][8]~SCLR_LUT  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[12][9]~SCLR_LUT  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[12][10]~SCLR_LUT ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[12][11]~SCLR_LUT ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[12][12]~SCLR_LUT ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[12][13]~SCLR_LUT ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[12][0]~SCLR_LUT       ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[12][13]~SCLR_LUT      ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[12][0]~SCLR_LUT       ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[12][13]~SCLR_LUT      ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[11][0]~SCLR_LUT  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[11][1]~SCLR_LUT  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[11][2]~SCLR_LUT  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[11][3]~SCLR_LUT  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[11][4]~SCLR_LUT  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[11][5]~SCLR_LUT  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[11][6]~SCLR_LUT  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[11][7]~SCLR_LUT  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[11][8]~SCLR_LUT  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[11][9]~SCLR_LUT  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[11][10]~SCLR_LUT ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[11][11]~SCLR_LUT ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[11][12]~SCLR_LUT ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[11][13]~SCLR_LUT ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[11][0]~SCLR_LUT  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[11][1]~SCLR_LUT  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[11][2]~SCLR_LUT  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[11][3]~SCLR_LUT  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[11][4]~SCLR_LUT  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[11][5]~SCLR_LUT  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[11][6]~SCLR_LUT  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[11][7]~SCLR_LUT  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[11][8]~SCLR_LUT  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[11][9]~SCLR_LUT  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[11][10]~SCLR_LUT ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[11][11]~SCLR_LUT ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[11][12]~SCLR_LUT ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[11][13]~SCLR_LUT ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[10][0]~SCLR_LUT       ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[10][13]~SCLR_LUT      ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[11][0]~SCLR_LUT       ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[11][13]~SCLR_LUT      ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[6][0]~SCLR_LUT   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[6][1]~SCLR_LUT   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[6][2]~SCLR_LUT   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[6][3]~SCLR_LUT   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[6][4]~SCLR_LUT   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[6][5]~SCLR_LUT   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[6][6]~SCLR_LUT   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[6][7]~SCLR_LUT   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[6][8]~SCLR_LUT   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[6][9]~SCLR_LUT   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[6][10]~SCLR_LUT  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[6][11]~SCLR_LUT  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[6][12]~SCLR_LUT  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[6][13]~SCLR_LUT  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[6][0]~SCLR_LUT   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[6][1]~SCLR_LUT   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[6][2]~SCLR_LUT   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[6][3]~SCLR_LUT   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[6][4]~SCLR_LUT   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[6][5]~SCLR_LUT   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[6][6]~SCLR_LUT   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[6][7]~SCLR_LUT   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[6][8]~SCLR_LUT   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[6][9]~SCLR_LUT   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[6][10]~SCLR_LUT  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[6][11]~SCLR_LUT  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[6][12]~SCLR_LUT  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[6][13]~SCLR_LUT  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[7][0]~SCLR_LUT        ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[7][13]~SCLR_LUT       ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[7][0]~SCLR_LUT        ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[7][13]~SCLR_LUT       ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[8][0]~SCLR_LUT   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[8][1]~SCLR_LUT   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[8][2]~SCLR_LUT   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[8][3]~SCLR_LUT   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[8][4]~SCLR_LUT   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[8][5]~SCLR_LUT   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[8][6]~SCLR_LUT   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[8][7]~SCLR_LUT   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[8][8]~SCLR_LUT   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[8][9]~SCLR_LUT   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[8][10]~SCLR_LUT  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[8][11]~SCLR_LUT  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[8][12]~SCLR_LUT  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[8][13]~SCLR_LUT  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[8][0]~SCLR_LUT   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[8][1]~SCLR_LUT   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[8][2]~SCLR_LUT   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[8][3]~SCLR_LUT   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[8][4]~SCLR_LUT   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[8][5]~SCLR_LUT   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[8][6]~SCLR_LUT   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[8][7]~SCLR_LUT   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[8][8]~SCLR_LUT   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[8][9]~SCLR_LUT   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[8][10]~SCLR_LUT  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[8][11]~SCLR_LUT  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[8][12]~SCLR_LUT  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[8][13]~SCLR_LUT  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[9][0]~SCLR_LUT        ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[9][13]~SCLR_LUT       ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[9][0]~SCLR_LUT        ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[9][13]~SCLR_LUT       ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[8][0]~SCLR_LUT        ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[8][13]~SCLR_LUT       ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[10][0]~SCLR_LUT  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[10][1]~SCLR_LUT  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[10][2]~SCLR_LUT  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[10][3]~SCLR_LUT  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[10][4]~SCLR_LUT  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[10][5]~SCLR_LUT  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[10][6]~SCLR_LUT  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[10][7]~SCLR_LUT  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[10][8]~SCLR_LUT  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[10][9]~SCLR_LUT  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[10][10]~SCLR_LUT ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[10][11]~SCLR_LUT ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[10][12]~SCLR_LUT ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[10][13]~SCLR_LUT ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[10][0]~SCLR_LUT  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[10][1]~SCLR_LUT  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[10][2]~SCLR_LUT  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[10][3]~SCLR_LUT  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[10][4]~SCLR_LUT  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[10][5]~SCLR_LUT  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[10][6]~SCLR_LUT  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[10][7]~SCLR_LUT  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[10][8]~SCLR_LUT  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[10][9]~SCLR_LUT  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[10][10]~SCLR_LUT ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[10][11]~SCLR_LUT ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[10][12]~SCLR_LUT ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[10][13]~SCLR_LUT ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[11][0]~SCLR_LUT       ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[11][13]~SCLR_LUT      ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[10][0]~SCLR_LUT       ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[10][13]~SCLR_LUT      ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[7][0]~SCLR_LUT   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[7][1]~SCLR_LUT   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[7][2]~SCLR_LUT   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[7][3]~SCLR_LUT   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[7][4]~SCLR_LUT   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[7][5]~SCLR_LUT   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[7][6]~SCLR_LUT   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[7][7]~SCLR_LUT   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[7][8]~SCLR_LUT   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[7][9]~SCLR_LUT   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[7][10]~SCLR_LUT  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[7][11]~SCLR_LUT  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[7][12]~SCLR_LUT  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[7][13]~SCLR_LUT  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[7][0]~SCLR_LUT   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[7][1]~SCLR_LUT   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[7][2]~SCLR_LUT   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[7][3]~SCLR_LUT   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[7][4]~SCLR_LUT   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[7][5]~SCLR_LUT   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[7][6]~SCLR_LUT   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[7][7]~SCLR_LUT   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[7][8]~SCLR_LUT   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[7][9]~SCLR_LUT   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[7][10]~SCLR_LUT  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[7][11]~SCLR_LUT  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[7][12]~SCLR_LUT  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[7][13]~SCLR_LUT  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[6][0]~SCLR_LUT        ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[6][13]~SCLR_LUT       ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[6][0]~SCLR_LUT        ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[6][13]~SCLR_LUT       ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[14][0]~SCLR_LUT  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[14][1]~SCLR_LUT  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[14][2]~SCLR_LUT  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[14][3]~SCLR_LUT  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[14][4]~SCLR_LUT  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[14][5]~SCLR_LUT  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[14][6]~SCLR_LUT  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[14][7]~SCLR_LUT  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[14][8]~SCLR_LUT  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[14][9]~SCLR_LUT  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[14][10]~SCLR_LUT ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[14][11]~SCLR_LUT ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[14][12]~SCLR_LUT ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[14][13]~SCLR_LUT ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[9][0]~SCLR_LUT   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[9][1]~SCLR_LUT   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[9][2]~SCLR_LUT   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[9][3]~SCLR_LUT   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[9][4]~SCLR_LUT   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[9][5]~SCLR_LUT   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[9][6]~SCLR_LUT   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[9][7]~SCLR_LUT   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[9][8]~SCLR_LUT   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[9][9]~SCLR_LUT   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[9][10]~SCLR_LUT  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[9][11]~SCLR_LUT  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[9][12]~SCLR_LUT  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[9][13]~SCLR_LUT  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[14][0]~SCLR_LUT  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[14][1]~SCLR_LUT  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[14][2]~SCLR_LUT  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[14][3]~SCLR_LUT  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[14][4]~SCLR_LUT  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[14][5]~SCLR_LUT  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[14][6]~SCLR_LUT  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[14][7]~SCLR_LUT  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[14][8]~SCLR_LUT  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[14][9]~SCLR_LUT  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[14][10]~SCLR_LUT ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[14][11]~SCLR_LUT ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[14][12]~SCLR_LUT ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[14][13]~SCLR_LUT ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[9][0]~SCLR_LUT   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[9][1]~SCLR_LUT   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[9][2]~SCLR_LUT   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[9][3]~SCLR_LUT   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[9][4]~SCLR_LUT   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[9][5]~SCLR_LUT   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[9][6]~SCLR_LUT   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[9][7]~SCLR_LUT   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[9][8]~SCLR_LUT   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[9][9]~SCLR_LUT   ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[9][10]~SCLR_LUT  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[9][11]~SCLR_LUT  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[9][12]~SCLR_LUT  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[9][13]~SCLR_LUT  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[8][0]~SCLR_LUT        ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[8][13]~SCLR_LUT       ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[13][0]~SCLR_LUT  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[13][1]~SCLR_LUT  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[13][2]~SCLR_LUT  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[13][3]~SCLR_LUT  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[13][4]~SCLR_LUT  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[13][5]~SCLR_LUT  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[13][6]~SCLR_LUT  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[13][7]~SCLR_LUT  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[13][8]~SCLR_LUT  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[13][9]~SCLR_LUT  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[13][10]~SCLR_LUT ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[13][11]~SCLR_LUT ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[13][12]~SCLR_LUT ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|s_sregis[13][13]~SCLR_LUT ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[13][0]~SCLR_LUT  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[13][1]~SCLR_LUT  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[13][2]~SCLR_LUT  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[13][3]~SCLR_LUT  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[13][4]~SCLR_LUT  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[13][5]~SCLR_LUT  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[13][6]~SCLR_LUT  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[13][7]~SCLR_LUT  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[13][8]~SCLR_LUT  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[13][9]~SCLR_LUT  ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[13][10]~SCLR_LUT ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[13][11]~SCLR_LUT ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[13][12]~SCLR_LUT ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[13][13]~SCLR_LUT ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[14][0]~SCLR_LUT       ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|s_sregis[14][13]~SCLR_LUT      ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[14][0]~SCLR_LUT       ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|s_sregis[14][13]~SCLR_LUT      ; 1                 ; 0       ;
; SW[5]                                                                                                                                                                                         ;                   ;         ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|Mod_interface_TX:u_mod_interface|ready~0                 ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|Mod_interface_TX:u_mod_interface|enable_o~0              ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|Mod_interface_TX:u_mod_interface|no_data_flag_o~0        ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|Mod_interface_TX:u_mod_interface|data_reg[1]~0           ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|Mod_interface_TX:u_mod_interface|data_reg[1]~1           ; 1                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|Mod_interface_TX:u_mod_interface|data_reg[1]~3           ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[91]                                                                                                                                  ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[91]                                                                                                                                     ; 1                 ; 0       ;
; SW[6]                                                                                                                                                                                         ;                   ;         ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|Mod_interface_TX:u_mod_interface|ready~0                 ; 0                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|Mod_interface_TX:u_mod_interface|enable_o~0              ; 0                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|Mod_interface_TX:u_mod_interface|no_data_flag_o~0        ; 0                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|Mod_interface_TX:u_mod_interface|data_reg[1]~0           ; 0                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|Mod_interface_TX:u_mod_interface|data_reg[1]~1           ; 0                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|Mod_interface_TX:u_mod_interface|data_reg[1]~3           ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[92]                                                                                                                                  ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[92]                                                                                                                                     ; 0                 ; 0       ;
; SW[9]                                                                                                                                                                                         ;                   ;         ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|data_i[2]~8                                                                                               ; 0                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|data_i[1]~12                                                                                              ; 0                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|data_i[3]~16                                                                                              ; 0                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|data_i[8]~20                                                                                              ; 0                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|data_i[9]~24                                                                                              ; 0                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|data_i[11]~28                                                                                             ; 0                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|data_i[13]~0                                                                                              ; 0                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|data_i[12]~1                                                                                              ; 0                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|data_i[10]~2                                                                                              ; 0                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|data_i[7]~3                                                                                               ; 0                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|data_i[5]~4                                                                                               ; 0                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|data_i[6]~5                                                                                               ; 0                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|data_i[4]~6                                                                                               ; 0                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|data_i[0]~7                                                                                               ; 0                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|data_q[13]~0                                                                                              ; 0                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|data_q[12]~1                                                                                              ; 0                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|data_q[11]~2                                                                                              ; 0                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|data_q[9]~3                                                                                               ; 0                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|data_q[10]~4                                                                                              ; 0                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|data_q[8]~5                                                                                               ; 0                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|data_q[5]~6                                                                                               ; 0                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|data_q[7]~7                                                                                               ; 0                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|data_q[4]~8                                                                                               ; 0                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|data_q[6]~9                                                                                               ; 0                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|data_q[1]~10                                                                                              ; 0                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|data_q[3]~11                                                                                              ; 0                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|data_q[0]~12                                                                                              ; 0                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|data_q[2]~13                                                                                              ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[95]~feeder                                                                                                                              ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[95]~feeder                                                                                                                           ; 0                 ; 0       ;
; SW[8]                                                                                                                                                                                         ;                   ;         ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|Mod_interface_TX:u_mod_interface|data_reg~2              ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[94]                                                                                                                                     ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[94]~feeder                                                                                                                           ; 1                 ; 0       ;
; SW[7]                                                                                                                                                                                         ;                   ;         ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|Mod_interface_TX:u_mod_interface|data_reg~4              ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[93]                                                                                                                                  ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[93]~feeder                                                                                                                              ; 0                 ; 0       ;
; SW[0]                                                                                                                                                                                         ;                   ;         ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|buffer_tx:buff_inst|reg1~0                                                                                ; 0                 ; 0       ;
;      - fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|buffer_tx:buff_inst|reg2~0                                                                                ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[86]                                                                                                                                  ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[86]                                                                                                                                     ; 0                 ; 0       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------+-----------------------------------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                       ; Location            ; Fan-Out ; Usage                                               ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------+-----------------------------------------------------+--------+----------------------+------------------+---------------------------+
; CLOCK_50                                                                                                                                                                                                                                                                                                                                                   ; PIN_AF14            ; 1498    ; Clock                                               ; yes    ; Global Clock         ; GCLK6            ; --                        ;
; KEY_N[0]                                                                                                                                                                                                                                                                                                                                                   ; PIN_AA14            ; 1035    ; Async. clear, Clock enable, Sync. clear, Sync. load ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                                                                               ; JTAG_X0_Y2_N3       ; 678     ; Clock                                               ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                                                                               ; JTAG_X0_Y2_N3       ; 23      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|buffer_rx:buff_inst|reg_in[1]~0                                                                                                                                                                                                                                           ; LABCELL_X18_Y3_N3   ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|s_sregis[0][2]~0                                                                                                                                                                              ; LABCELL_X33_Y18_N30 ; 30      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_deconv:im_deshaper|cnt[0]~1                                                                                                                                                                                         ; LABCELL_X18_Y3_N33  ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|Mod_interface_TX:u_mod_interface|State~0                                                                                                                                                                                     ; LABCELL_X11_Y3_N33  ; 9       ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|Mod_interface_TX:u_mod_interface|data_reg[1]~3                                                                                                                                                                               ; LABCELL_X11_Y3_N42  ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                   ; FF_X2_Y4_N35        ; 26      ; Async. clear                                        ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~5                      ; LABCELL_X2_Y4_N48   ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0           ; LABCELL_X1_Y4_N30   ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0                           ; LABCELL_X2_Y4_N45   ; 10      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                             ; FF_X8_Y4_N38        ; 10      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]                             ; FF_X8_Y4_N50        ; 22      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1                             ; LABCELL_X7_Y4_N3    ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~0                             ; LABCELL_X2_Y5_N54   ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~1              ; LABCELL_X2_Y4_N54   ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]~2      ; LABCELL_X2_Y4_N18   ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]~1 ; LABCELL_X2_Y4_N21   ; 6       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]        ; FF_X1_Y4_N5         ; 18      ; Async. clear                                        ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]       ; FF_X1_Y4_N17        ; 15      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]        ; FF_X1_Y4_N11        ; 56      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0                 ; LABCELL_X2_Y4_N30   ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                       ; FF_X1_Y5_N2         ; 56      ; Async. clear, Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]~0                                                                                                     ; LABCELL_X1_Y4_N54   ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated|eq_node[0]~1                                                                                                                      ; LABCELL_X7_Y5_N36   ; 15      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated|eq_node[1]~0                                                                                                                      ; LABCELL_X7_Y5_N42   ; 15      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]                                                                                                                                                                       ; FF_X8_Y3_N28        ; 15      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                                                                                                                                                                                    ; FF_X6_Y6_N28        ; 7       ; Clock enable, Write enable                          ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|cdr~0                                                                                                                                                                                                                                          ; MLABCELL_X3_Y6_N6   ; 14      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|collect_data                                                                                                                                                                                                                                   ; MLABCELL_X8_Y6_N15  ; 21      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|process_0~0                                                                                                                                                                                                                                    ; LABCELL_X4_Y6_N48   ; 33      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|process_0~1                                                                                                                                                                                                                                    ; LABCELL_X4_Y4_N6    ; 33      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                      ; FF_X6_Y5_N8         ; 491     ; Async. clear                                        ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sdr                                                                                                                                                                                                                                            ; LABCELL_X4_Y4_N9    ; 15      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]~1                                                                                                                                                                                              ; LABCELL_X4_Y4_N24   ; 13      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]~1                                                                                                                                                                                        ; MLABCELL_X6_Y6_N18  ; 8       ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set~0                                                                                                                                                                                 ; MLABCELL_X8_Y6_N6   ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0                                                                                                                                                                  ; MLABCELL_X8_Y6_N42  ; 7       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|segment_shift_var~0                                                                                                                                                                                 ; MLABCELL_X8_Y5_N27  ; 22      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~0                                                                                                                                                      ; LABCELL_X2_Y3_N51   ; 1       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset                                                                                                                                            ; MLABCELL_X6_Y3_N30  ; 8       ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_c9i:auto_generated|cout_actual                                                                 ; MLABCELL_X8_Y3_N0   ; 9       ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_09i:auto_generated|cout_actual                                                                                ; LABCELL_X2_Y3_N54   ; 7       ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated|cout_actual                                                                                   ; LABCELL_X4_Y1_N18   ; 1       ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena                                                                                                                                             ; LABCELL_X2_Y3_N18   ; 10      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load                                                                                                                                                ; MLABCELL_X6_Y3_N54  ; 95      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena                                                                                                                                  ; MLABCELL_X6_Y3_N24  ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_buf_read_reset                                                                                                                                         ; MLABCELL_X6_Y3_N33  ; 1       ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_offload_shift_ena                                                                                                                                      ; LABCELL_X2_Y3_N57   ; 8       ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load                                                                                                                                         ; LABCELL_X2_Y3_N21   ; 14      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[3]~5                                                                                                                                                                                                             ; LABCELL_X7_Y3_N54   ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]~1                                                                                                                                                                                                        ; LABCELL_X4_Y6_N51   ; 7       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_shift_enable~0                                                                                                                                                                                                                          ; LABCELL_X4_Y6_N57   ; 19      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[1]~0                                                                                                                                                                                                                           ; LABCELL_X4_Y4_N0    ; 33      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_calc_reset                                                                                                                                                                                                                         ; LABCELL_X4_Y4_N15   ; 13      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]~0                                                                                                                                                                                                                     ; LABCELL_X2_Y6_N42   ; 17      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_setup_ena                                                                                                                                                                                                                              ; LABCELL_X4_Y4_N21   ; 321     ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------+-----------------------------------------------------+--------+----------------------+------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------+----------------------+------------------+---------------------------+
; Name                                                                                                                                   ; Location                   ; Fan-Out ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+----------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------+----------------------+------------------+---------------------------+
; CLOCK_50                                                                                                                               ; PIN_AF14                   ; 1498    ; Global Clock         ; GCLK6            ; --                        ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|ip_pll:pll_inst|ip_pll_0002:ip_pll_inst|altera_pll:altera_pll_i|fboutclk_wire[0] ; FRACTIONALPLL_X0_Y15_N0    ; 1       ; Global Clock         ; --               ; --                        ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|ip_pll:pll_inst|ip_pll_0002:ip_pll_inst|altera_pll:altera_pll_i|outclk_wire[0]   ; PLLOUTPUTCOUNTER_X0_Y19_N1 ; 1       ; Global Clock         ; GCLK0            ; --                        ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|ip_pll:pll_inst|ip_pll_0002:ip_pll_inst|altera_pll:altera_pll_i|outclk_wire[1]   ; PLLOUTPUTCOUNTER_X0_Y20_N1 ; 1       ; Global Clock         ; GCLK3            ; --                        ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|ip_pll:pll_inst|ip_pll_0002:ip_pll_inst|altera_pll:altera_pll_i|outclk_wire[2]   ; PLLOUTPUTCOUNTER_X0_Y21_N1 ; 2       ; Global Clock         ; GCLK7            ; --                        ;
+----------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------+----------------------+------------------+---------------------------+


+----------------------------------------+
; Non-Global High Fan-Out Signals        ;
+------------------------------+---------+
; Name                         ; Fan-Out ;
+------------------------------+---------+
; KEY_N[0]~input               ; 1035    ;
; altera_internal_jtag~TCKUTAP ; 678     ;
+------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+------+----------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+-------------------------------------------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Clock Mode  ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size  ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M10K blocks ; MLABs ; MIF  ; Location                                     ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs                             ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+------+----------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+-------------------------------------------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4c84:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Dual Clocks ; 128          ; 96           ; 128          ; 96           ; yes                    ; no                      ; yes                    ; no                      ; 12288 ; 128                         ; 96                          ; 128                         ; 96                          ; 12288               ; 3           ; 0     ; None ; M10K_X5_Y2_N0, M10K_X14_Y2_N0, M10K_X5_Y1_N0 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Read Address Using Clock 1 on Port B ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+------+----------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+-------------------------------------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+-------------------------------------------------+
; Fitter DSP Block Usage Summary                  ;
+-----------------------------------+-------------+
; Statistic                         ; Number Used ;
+-----------------------------------+-------------+
; Two Independent 18x18             ; 64          ;
; Total number of DSP blocks        ; 64          ;
;                                   ;             ;
; Fixed Point Signed Multiplier     ; 24          ;
; Fixed Point Mixed Sign Multiplier ; 40          ;
+-----------------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DSP Block Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+
; Name                                                                                                                                                                  ; Mode                  ; Location       ; Sign Representation ; Data AX Input Register ; Data AY Input Register ; Data AZ Input Register ; Data BX Input Register ; Data BY Input Register ; Data BZ Input Register ; Output Register ; Dedicated Shift Register Chain ; Dedicated Pre-Adder ; Dedicated Coefficient Storage ; Dedicated Output Adder Chain ; Dedicated Output Accumulator ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Mult14~8 ; Two Independent 18x18 ; DSP_X20_Y16_N0 ; Mixed               ; no                     ; yes                    ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Mult15~8 ; Two Independent 18x18 ; DSP_X20_Y18_N0 ; Mixed               ; no                     ; yes                    ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Mult13~8 ; Two Independent 18x18 ; DSP_X32_Y14_N0 ; Mixed               ; no                     ; yes                    ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Mult12~8 ; Two Independent 18x18 ; DSP_X20_Y14_N0 ; Mixed               ; no                     ; yes                    ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Mult10~8 ; Two Independent 18x18 ; DSP_X32_Y10_N0 ; Mixed               ; no                     ; yes                    ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Mult11~8 ; Two Independent 18x18 ; DSP_X32_Y12_N0 ; Mixed               ; no                     ; yes                    ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Mult8~8  ; Two Independent 18x18 ; DSP_X32_Y8_N0  ; Mixed               ; no                     ; yes                    ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Mult9~8  ; Two Independent 18x18 ; DSP_X20_Y8_N0  ; Mixed               ; no                     ; yes                    ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Mult7~8  ; Two Independent 18x18 ; DSP_X20_Y12_N0 ; Mixed               ; no                     ; yes                    ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Mult6~8  ; Two Independent 18x18 ; DSP_X20_Y10_N0 ; Mixed               ; no                     ; yes                    ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Mult14~8 ; Two Independent 18x18 ; DSP_X32_Y26_N0 ; Mixed               ; no                     ; yes                    ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Mult15~8 ; Two Independent 18x18 ; DSP_X32_Y28_N0 ; Mixed               ; no                     ; yes                    ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Mult13~8 ; Two Independent 18x18 ; DSP_X20_Y24_N0 ; Mixed               ; no                     ; yes                    ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Mult12~8 ; Two Independent 18x18 ; DSP_X32_Y24_N0 ; Mixed               ; no                     ; yes                    ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Mult11~8 ; Two Independent 18x18 ; DSP_X20_Y33_N0 ; Mixed               ; no                     ; yes                    ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Mult10~8 ; Two Independent 18x18 ; DSP_X20_Y30_N0 ; Mixed               ; no                     ; yes                    ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Mult9~8  ; Two Independent 18x18 ; DSP_X32_Y30_N0 ; Mixed               ; no                     ; yes                    ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Mult8~8  ; Two Independent 18x18 ; DSP_X32_Y33_N0 ; Mixed               ; no                     ; yes                    ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Mult6~8  ; Two Independent 18x18 ; DSP_X20_Y26_N0 ; Mixed               ; no                     ; yes                    ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Mult7~8  ; Two Independent 18x18 ; DSP_X20_Y28_N0 ; Mixed               ; no                     ; yes                    ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Mult4~8  ; Two Independent 18x18 ; DSP_X20_Y4_N0  ; Mixed               ; no                     ; yes                    ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Mult5~8  ; Two Independent 18x18 ; DSP_X20_Y6_N0  ; Mixed               ; no                     ; yes                    ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Mult3~8  ; Two Independent 18x18 ; DSP_X32_Y4_N0  ; Mixed               ; no                     ; yes                    ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Mult2~8  ; Two Independent 18x18 ; DSP_X32_Y2_N0  ; Mixed               ; no                     ; yes                    ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Mult0~8  ; Two Independent 18x18 ; DSP_X32_Y6_N0  ; Mixed               ; no                     ; yes                    ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:re_deconv|Mult1~8  ; Two Independent 18x18 ; DSP_X20_Y2_N0  ; Mixed               ; no                     ; yes                    ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Mult4~8  ; Two Independent 18x18 ; DSP_X20_Y20_N0 ; Mixed               ; no                     ; yes                    ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Mult5~8  ; Two Independent 18x18 ; DSP_X20_Y22_N0 ; Mixed               ; no                     ; yes                    ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Mult3~8  ; Two Independent 18x18 ; DSP_X32_Y20_N0 ; Mixed               ; no                     ; yes                    ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Mult2~8  ; Two Independent 18x18 ; DSP_X32_Y22_N0 ; Mixed               ; no                     ; yes                    ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Mult0~8  ; Two Independent 18x18 ; DSP_X32_Y18_N0 ; Mixed               ; no                     ; yes                    ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|reciever_top:reciever_inst|demodulator:demod_inst|RX_modulation_top:mod_inst|mod_conv_rx_new:im_deconv|Mult1~8  ; Two Independent 18x18 ; DSP_X32_Y16_N0 ; Mixed               ; no                     ; yes                    ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Mult14~8      ; Two Independent 18x18 ; DSP_X86_Y16_N0 ; Mixed               ; no                     ; yes                    ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Mult15~8      ; Two Independent 18x18 ; DSP_X86_Y20_N0 ; Mixed               ; no                     ; yes                    ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Mult13~8      ; Two Independent 18x18 ; DSP_X86_Y14_N0 ; Mixed               ; no                     ; yes                    ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Mult12~8      ; Two Independent 18x18 ; DSP_X86_Y18_N0 ; Mixed               ; no                     ; yes                    ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Mult10~8      ; Two Independent 18x18 ; DSP_X86_Y22_N0 ; Mixed               ; no                     ; yes                    ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Mult11~8      ; Two Independent 18x18 ; DSP_X86_Y24_N0 ; Mixed               ; no                     ; yes                    ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Mult9~8       ; Two Independent 18x18 ; DSP_X86_Y26_N0 ; Mixed               ; no                     ; yes                    ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Mult8~8       ; Two Independent 18x18 ; DSP_X86_Y33_N0 ; Mixed               ; no                     ; yes                    ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Mult7~8       ; Two Independent 18x18 ; DSP_X86_Y30_N0 ; Mixed               ; no                     ; yes                    ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Mult6~8       ; Two Independent 18x18 ; DSP_X86_Y28_N0 ; Mixed               ; no                     ; yes                    ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Mult14~8      ; Two Independent 18x18 ; DSP_X54_Y16_N0 ; Mixed               ; no                     ; yes                    ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Mult15~8      ; Two Independent 18x18 ; DSP_X54_Y18_N0 ; Mixed               ; no                     ; yes                    ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Mult13~8      ; Two Independent 18x18 ; DSP_X54_Y20_N0 ; Mixed               ; no                     ; yes                    ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Mult12~8      ; Two Independent 18x18 ; DSP_X54_Y14_N0 ; Mixed               ; no                     ; yes                    ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Mult10~8      ; Two Independent 18x18 ; DSP_X54_Y4_N0  ; Mixed               ; no                     ; yes                    ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Mult11~8      ; Two Independent 18x18 ; DSP_X54_Y8_N0  ; Mixed               ; no                     ; yes                    ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Mult9~8       ; Two Independent 18x18 ; DSP_X54_Y12_N0 ; Mixed               ; no                     ; yes                    ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Mult8~8       ; Two Independent 18x18 ; DSP_X54_Y10_N0 ; Mixed               ; no                     ; yes                    ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Mult6~8       ; Two Independent 18x18 ; DSP_X54_Y2_N0  ; Mixed               ; no                     ; yes                    ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Mult7~8       ; Two Independent 18x18 ; DSP_X54_Y6_N0  ; Mixed               ; no                     ; yes                    ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Mult4~8       ; Two Independent 18x18 ; DSP_X86_Y10_N0 ; Mixed               ; no                     ; yes                    ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Mult5~8       ; Two Independent 18x18 ; DSP_X86_Y12_N0 ; Mixed               ; no                     ; yes                    ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Mult3~8       ; Two Independent 18x18 ; DSP_X86_Y2_N0  ; Mixed               ; no                     ; yes                    ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Mult2~8       ; Two Independent 18x18 ; DSP_X86_Y4_N0  ; Mixed               ; no                     ; yes                    ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Mult0~8       ; Two Independent 18x18 ; DSP_X86_Y8_N0  ; Mixed               ; no                     ; yes                    ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:im_shaper|Mult1~8       ; Two Independent 18x18 ; DSP_X86_Y6_N0  ; Mixed               ; no                     ; yes                    ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Mult4~8       ; Two Independent 18x18 ; DSP_X54_Y28_N0 ; Mixed               ; no                     ; yes                    ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Mult5~8       ; Two Independent 18x18 ; DSP_X54_Y33_N0 ; Mixed               ; no                     ; yes                    ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Mult3~8       ; Two Independent 18x18 ; DSP_X54_Y22_N0 ; Mixed               ; no                     ; yes                    ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Mult2~8       ; Two Independent 18x18 ; DSP_X54_Y24_N0 ; Mixed               ; no                     ; yes                    ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Mult1~8       ; Two Independent 18x18 ; DSP_X54_Y30_N0 ; Mixed               ; no                     ; yes                    ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|sender_top:sender_inst|modulator:mod_inst|TX_modulation_top:tx_mod_inst|mod_convolution:re_shaper|Mult0~8       ; Two Independent 18x18 ; DSP_X54_Y26_N0 ; Mixed               ; no                     ; yes                    ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+


+-----------------------------------------------------------------------+
; Routing Usage Summary                                                 ;
+---------------------------------------------+-------------------------+
; Routing Resource Type                       ; Usage                   ;
+---------------------------------------------+-------------------------+
; Block interconnects                         ; 4,996 / 289,320 ( 2 % ) ;
; C12 interconnects                           ; 87 / 13,420 ( < 1 % )   ;
; C2 interconnects                            ; 2,454 / 119,108 ( 2 % ) ;
; C4 interconnects                            ; 1,406 / 56,300 ( 2 % )  ;
; DQS bus muxes                               ; 0 / 25 ( 0 % )          ;
; DQS-18 I/O buses                            ; 0 / 25 ( 0 % )          ;
; DQS-9 I/O buses                             ; 0 / 25 ( 0 % )          ;
; Direct links                                ; 368 / 289,320 ( < 1 % ) ;
; Global clocks                               ; 4 / 16 ( 25 % )         ;
; HPS SDRAM PLL inputs                        ; 0 / 1 ( 0 % )           ;
; HPS SDRAM PLL outputs                       ; 0 / 1 ( 0 % )           ;
; HPS_INTERFACE_BOOT_FROM_FPGA_INPUTs         ; 0 / 9 ( 0 % )           ;
; HPS_INTERFACE_CLOCKS_RESETS_INPUTs          ; 0 / 7 ( 0 % )           ;
; HPS_INTERFACE_CLOCKS_RESETS_OUTPUTs         ; 0 / 6 ( 0 % )           ;
; HPS_INTERFACE_CROSS_TRIGGER_INPUTs          ; 0 / 18 ( 0 % )          ;
; HPS_INTERFACE_CROSS_TRIGGER_OUTPUTs         ; 0 / 24 ( 0 % )          ;
; HPS_INTERFACE_DBG_APB_INPUTs                ; 0 / 37 ( 0 % )          ;
; HPS_INTERFACE_DBG_APB_OUTPUTs               ; 0 / 55 ( 0 % )          ;
; HPS_INTERFACE_DMA_INPUTs                    ; 0 / 16 ( 0 % )          ;
; HPS_INTERFACE_DMA_OUTPUTs                   ; 0 / 8 ( 0 % )           ;
; HPS_INTERFACE_FPGA2HPS_INPUTs               ; 0 / 287 ( 0 % )         ;
; HPS_INTERFACE_FPGA2HPS_OUTPUTs              ; 0 / 154 ( 0 % )         ;
; HPS_INTERFACE_FPGA2SDRAM_INPUTs             ; 0 / 852 ( 0 % )         ;
; HPS_INTERFACE_FPGA2SDRAM_OUTPUTs            ; 0 / 408 ( 0 % )         ;
; HPS_INTERFACE_HPS2FPGA_INPUTs               ; 0 / 165 ( 0 % )         ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_INPUTs  ; 0 / 67 ( 0 % )          ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_OUTPUTs ; 0 / 156 ( 0 % )         ;
; HPS_INTERFACE_HPS2FPGA_OUTPUTs              ; 0 / 282 ( 0 % )         ;
; HPS_INTERFACE_INTERRUPTS_INPUTs             ; 0 / 64 ( 0 % )          ;
; HPS_INTERFACE_INTERRUPTS_OUTPUTs            ; 0 / 42 ( 0 % )          ;
; HPS_INTERFACE_JTAG_OUTPUTs                  ; 0 / 5 ( 0 % )           ;
; HPS_INTERFACE_LOAN_IO_INPUTs                ; 0 / 142 ( 0 % )         ;
; HPS_INTERFACE_LOAN_IO_OUTPUTs               ; 0 / 85 ( 0 % )          ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_INPUTs      ; 0 / 1 ( 0 % )           ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_OUTPUTs     ; 0 / 5 ( 0 % )           ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_INPUTs    ; 0 / 32 ( 0 % )          ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_OUTPUTs   ; 0 / 32 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_CAN_INPUTs         ; 0 / 2 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_CAN_OUTPUTs        ; 0 / 2 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_EMAC_INPUTs        ; 0 / 32 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_EMAC_OUTPUTs       ; 0 / 34 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_I2C_INPUTs         ; 0 / 8 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_I2C_OUTPUTs        ; 0 / 8 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_NAND_INPUTs        ; 0 / 12 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_NAND_OUTPUTs       ; 0 / 18 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_QSPI_INPUTs        ; 0 / 4 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_QSPI_OUTPUTs       ; 0 / 13 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_INPUTs       ; 0 / 13 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_OUTPUTs      ; 0 / 22 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_INPUTs  ; 0 / 4 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_OUTPUTs ; 0 / 14 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_INPUTs   ; 0 / 6 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_OUTPUTs  ; 0 / 4 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_UART_INPUTs        ; 0 / 10 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_UART_OUTPUTs       ; 0 / 10 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_USB_INPUTs         ; 0 / 22 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_USB_OUTPUTs        ; 0 / 34 ( 0 % )          ;
; HPS_INTERFACE_STM_EVENT_INPUTs              ; 0 / 28 ( 0 % )          ;
; HPS_INTERFACE_TEST_INPUTs                   ; 0 / 610 ( 0 % )         ;
; HPS_INTERFACE_TEST_OUTPUTs                  ; 0 / 513 ( 0 % )         ;
; HPS_INTERFACE_TPIU_TRACE_INPUTs             ; 0 / 2 ( 0 % )           ;
; HPS_INTERFACE_TPIU_TRACE_OUTPUTs            ; 0 / 33 ( 0 % )          ;
; Horizontal periphery clocks                 ; 0 / 72 ( 0 % )          ;
; Local interconnects                         ; 889 / 84,580 ( 1 % )    ;
; Quadrant clocks                             ; 0 / 66 ( 0 % )          ;
; R14 interconnects                           ; 254 / 12,676 ( 2 % )    ;
; R14/C12 interconnect drivers                ; 287 / 20,720 ( 1 % )    ;
; R3 interconnects                            ; 2,676 / 130,992 ( 2 % ) ;
; R6 interconnects                            ; 3,749 / 266,960 ( 1 % ) ;
; Spine clocks                                ; 13 / 360 ( 4 % )        ;
; Wire stub REs                               ; 0 / 15,858 ( 0 % )      ;
+---------------------------------------------+-------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 28    ;
; Number of I/O Rules Passed       ; 7     ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 21    ;
+----------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                  ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                   ; Severity ; Information                                                              ; Area ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.  ; Critical ; No Global Signal assignments found.                                      ; I/O  ;                   ;
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                   ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O  ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O  ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                               ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                  ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                     ; Critical ; No reserved LogicLock region found.                                      ; I/O  ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.             ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                         ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                     ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                     ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O  ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.      ; Critical ; No Current Strength or Termination assignments found.                    ; I/O  ;                   ;
; Inapplicable ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                    ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Pass         ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                              ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                      ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                  ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O  ;                   ;
; Inapplicable ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                     ; Critical ; No Clamping Diode assignments found.                                     ; I/O  ;                   ;
; Inapplicable ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.           ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                    ; Critical ; No Current Strength assignments found.                                   ; I/O  ;                   ;
; Inapplicable ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                         ; Critical ; No Clamping Diode assignments found.                                     ; I/O  ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                      ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O  ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                          ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.               ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                        ; Critical ; No Current Strength assignments found.                                   ; I/O  ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                           ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                            ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 0 LAB row(s) away from a differential I/O.          ; High     ; No Differential I/O Standard assignments found.                          ; I/O  ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+-----------+--------------+
; Pin/Rules           ; IO_000002    ; IO_000001    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000047    ; IO_000046    ; IO_000045    ; IO_000027    ; IO_000026    ; IO_000024    ; IO_000023    ; IO_000022    ; IO_000021    ; IO_000020    ; IO_000019    ; IO_000018    ; IO_000015    ; IO_000014    ; IO_000013    ; IO_000012    ; IO_000011    ; IO_000010 ; IO_000009 ; IO_000034    ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+-----------+--------------+
; Total Pass          ; 0            ; 97           ; 97           ; 0            ; 0            ; 101       ; 97           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 36           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 101       ; 101       ; 0            ;
; Total Unchecked     ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0         ; 0            ;
; Total Inapplicable  ; 101          ; 4            ; 4            ; 101          ; 101          ; 0         ; 4            ; 101          ; 101          ; 101          ; 101          ; 101          ; 101          ; 101          ; 65           ; 101          ; 101          ; 101          ; 101          ; 101          ; 101          ; 101          ; 101          ; 101          ; 101          ; 0         ; 0         ; 101          ;
; Total Fail          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0         ; 0            ;
; KEY_N[1]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; KEY_N[2]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; KEY_N[3]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; LEDR[0]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; LEDR[1]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; LEDR[2]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; LEDR[3]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; LEDR[4]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; LEDR[5]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; LEDR[6]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; LEDR[7]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; LEDR[8]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; LEDR[9]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; SW[3]               ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; SW[4]               ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; GPIO_0[0]           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; GPIO_0[1]           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; GPIO_0[2]           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; GPIO_0[3]           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; GPIO_0[4]           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; GPIO_0[5]           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; GPIO_0[6]           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; GPIO_0[7]           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; GPIO_0[8]           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; GPIO_0[9]           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; GPIO_0[10]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; GPIO_0[11]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; GPIO_0[12]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; GPIO_0[13]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; GPIO_0[14]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; GPIO_0[15]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; GPIO_0[16]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; GPIO_0[17]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; GPIO_0[18]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; GPIO_0[19]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; GPIO_0[20]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; GPIO_0[21]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; GPIO_0[22]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; GPIO_0[23]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; GPIO_0[24]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; GPIO_0[25]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; GPIO_0[26]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; GPIO_0[27]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; GPIO_0[28]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; GPIO_0[29]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; GPIO_0[30]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; GPIO_0[31]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; GPIO_0[32]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; GPIO_0[33]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; GPIO_0[34]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; GPIO_0[35]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; GPIO_1[0]           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; GPIO_1[1]           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; GPIO_1[2]           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; GPIO_1[3]           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; GPIO_1[4]           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; GPIO_1[5]           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; GPIO_1[6]           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; GPIO_1[7]           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; GPIO_1[8]           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; GPIO_1[9]           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; GPIO_1[10]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; GPIO_1[11]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; GPIO_1[12]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; GPIO_1[13]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; GPIO_1[14]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; GPIO_1[15]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; GPIO_1[16]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; GPIO_1[17]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; GPIO_1[18]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; GPIO_1[19]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; GPIO_1[20]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; GPIO_1[21]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; GPIO_1[22]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; GPIO_1[23]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; GPIO_1[24]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; GPIO_1[25]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; GPIO_1[26]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; GPIO_1[27]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; GPIO_1[28]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; GPIO_1[29]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; GPIO_1[30]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; GPIO_1[31]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; GPIO_1[32]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; GPIO_1[33]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; GPIO_1[34]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; GPIO_1[35]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; SW[2]               ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; SW[1]               ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; CLOCK_50            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; KEY_N[0]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; SW[5]               ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; SW[6]               ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; SW[9]               ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; SW[8]               ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; SW[7]               ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; SW[0]               ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; altera_reserved_tms ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; altera_reserved_tck ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; altera_reserved_tdi ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; altera_reserved_tdo ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+-----------+--------------+


+------------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                          ;
+------------------------------------------------------------------+-----------------------------+
; Option                                                           ; Setting                     ;
+------------------------------------------------------------------+-----------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                         ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                         ;
; Enable device-wide output enable (DEV_OE)                        ; Off                         ;
; Enable INIT_DONE output                                          ; Off                         ;
; Configuration scheme                                             ; Passive Serial              ;
; Enable Error Detection CRC_ERROR pin                             ; Off                         ;
; Enable CvP_CONFDONE pin                                          ; Off                         ;
; Enable open drain on CRC_ERROR pin                               ; On                          ;
; Enable open drain on CvP_CONFDONE pin                            ; On                          ;
; Enable open drain on INIT_DONE pin                               ; On                          ;
; Enable open drain on Partial Reconfiguration pins                ; Off                         ;
; Enable open drain on nCEO pin                                    ; On                          ;
; Enable Partial Reconfiguration pins                              ; Off                         ;
; Enable input tri-state on active configuration pins in user mode ; Off                         ;
; Enable internal scrubbing                                        ; Off                         ;
; Active Serial clock source                                       ; 100 MHz Internal Oscillator ;
; Device initialization clock source                               ; Internal Oscillator         ;
; Configuration via Protocol                                       ; Off                         ;
; Configuration Voltage Level                                      ; Auto                        ;
; Force Configuration Voltage Level                                ; Off                         ;
; Enable nCEO output                                               ; Off                         ;
; Data[15..8]                                                      ; Unreserved                  ;
; Data[7..5]                                                       ; Unreserved                  ;
; Base pin-out file on sameframe device                            ; Off                         ;
+------------------------------------------------------------------+-----------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.10 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+----------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                  ;
+---------------------+----------------------+-------------------+
; Source Clock(s)     ; Destination Clock(s) ; Delay Added in ns ;
+---------------------+----------------------+-------------------+
; altera_reserved_tck ; altera_reserved_tck  ; 485.8             ;
; CLOCK_50            ; CLOCK_50             ; 245.3             ;
+---------------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the Timing Analyzer.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                                                                                                                                                                                          ; Destination Register                                                                                                                                                                                                                                                                                                                                 ; Delay Added in ns ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]          ; 1.176             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]          ; 1.147             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                 ; 1.056             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                 ; 1.042             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]  ; 1.032             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]  ; 1.032             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                 ; 1.032             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                ; 1.019             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                                                                                         ; 1.014             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                 ; 1.014             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]  ; 0.995             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]  ; 0.995             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]  ; 0.995             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                                                                                         ; 0.992             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[1]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                                                                                         ; 0.975             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                 ; 0.970             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[225]                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[224]                                                                  ; 0.953             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]  ; 0.949             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[247]                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[246]                                                                  ; 0.932             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[207]                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[206]                                                                  ; 0.919             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                                                                                          ; 0.915             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                                                                                         ; 0.903             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[3]                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[2]                                                                                                                                                                                                     ; 0.902             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                ; 0.900             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[15]                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[14]                                                                                                                                                                                                                ; 0.899             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[14]                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[13]                                                                                                                                                                                                                ; 0.899             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]  ; 0.896             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12] ; 0.888             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[5]                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[4]                                                                                                                                                                                                     ; 0.887             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                  ; 0.885             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[1]                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                                                                                     ; 0.885             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[242]                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[241]                                                                  ; 0.884             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                                                                                          ; 0.882             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[30]                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[29]                                                                   ; 0.881             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]  ; 0.881             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                  ; 0.870             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[84]                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[83]                                                                   ; 0.861             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[35]                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[34]                                                                   ; 0.860             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[153]                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[152]                                                                  ; 0.859             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[232]                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[231]                                                                  ; 0.851             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                                                                                             ; 0.849             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                         ; 0.849             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                         ; 0.849             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                         ; 0.849             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[2]                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[1]                                                                                                                                                                                                     ; 0.848             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16]                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[15]                                                                   ; 0.847             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                         ; 0.845             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[62]                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[61]                                                                   ; 0.842             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[118]                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[117]                                                                  ; 0.837             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[190]                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[189]                                                                  ; 0.833             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[26]                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[25]                                                                   ; 0.832             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                                                                                         ; 0.818             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]  ; 0.813             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[97]                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[96]                                                                   ; 0.812             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[258]                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[257]                                                                  ; 0.809             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[236]                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[235]                                                                  ; 0.809             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[227]                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[226]                                                                  ; 0.809             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[32]                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[31]                                                                   ; 0.809             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                         ; 0.808             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                         ; 0.808             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[210]                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[209]                                                                  ; 0.802             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[156]                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[155]                                                                  ; 0.802             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[41]                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[40]                                                                   ; 0.802             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[40]                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[39]                                                                   ; 0.802             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[38]                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[37]                                                                   ; 0.802             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[101]                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[100]                                                                  ; 0.800             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[263]                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[262]                                                                  ; 0.798             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[260]                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[259]                                                                  ; 0.798             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[9]                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[9]                                                                                                                                                                                                                 ; 0.797             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[7]                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[7]                                                                                                                                                                                                                 ; 0.797             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[3]                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[3]                                                                                                                                                                                                                 ; 0.797             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[1]                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[1]                                                                                                                                                                                                                 ; 0.797             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[271]                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[270]                                                                  ; 0.797             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[254]                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[253]                                                                  ; 0.797             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[246]                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[245]                                                                  ; 0.797             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[110]                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[109]                                                                  ; 0.797             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[80]                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[79]                                                                   ; 0.797             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[31]                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[30]                                                                   ; 0.796             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[203]                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[202]                                                                  ; 0.795             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[11]                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[11]                                                                                                                                                                                                                ; 0.794             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[5]                                                                                                                                                                                                                 ; 0.794             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[200]                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[199]                                                                  ; 0.793             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[149]                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[148]                                                                  ; 0.793             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5]                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]                                                                    ; 0.790             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[181]                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[180]                                                                  ; 0.789             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[39]                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[38]                                                                   ; 0.788             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[245]                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[244]                                                                  ; 0.785             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[206]                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[205]                                                                  ; 0.785             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[111]                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[110]                                                                  ; 0.785             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[81]                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[80]                                                                   ; 0.785             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[36]                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[35]                                                                   ; 0.785             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[197]                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[196]                                                                  ; 0.784             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[6]                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[6]                                                                                                                                                                                                                 ; 0.783             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[4]                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[4]                                                                                                                                                                                                                 ; 0.783             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[176]                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[175]                                                                  ; 0.783             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[10]                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[10]                                                                                                                                                                                                                ; 0.781             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[8]                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[8]                                                                                                                                                                                                                 ; 0.781             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[2]                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[2]                                                                                                                                                                                                                 ; 0.781             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[12]                                                                                                                                                                                                                ; 0.781             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[268]                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[267]                                                                  ; 0.781             ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (119006): Selected device 5CSEMA5F31C6 for design "1_1_0"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (21300): LOCKED port on the PLL is not properly connected on instance "fpga_top:fpga_top_inst|modulation_top:modulation_inst|ip_pll:pll_inst|ip_pll_0002:ip_pll_inst|altera_pll:altera_pll_i|general[0].gpll". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready.
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info (184020): Starting Fitter periphery placement operations
Warning (177007): PLL(s) placed in location FRACTIONALPLL_X0_Y15_N0 do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks
    Info (177008): PLL fpga_top:fpga_top_inst|modulation_top:modulation_inst|ip_pll:pll_inst|ip_pll_0002:ip_pll_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL
Info (11178): Promoted 3 clocks (3 global)
    Info (11162): fpga_top:fpga_top_inst|modulation_top:modulation_inst|ip_pll:pll_inst|ip_pll_0002:ip_pll_inst|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0 with 1 fanout uses global clock CLKCTRL_G0
    Info (11162): fpga_top:fpga_top_inst|modulation_top:modulation_inst|ip_pll:pll_inst|ip_pll_0002:ip_pll_inst|altera_pll:altera_pll_i|outclk_wire[2]~CLKENA0 with 2 fanout uses global clock CLKCTRL_G7
    Info (11162): fpga_top:fpga_top_inst|modulation_top:modulation_inst|ip_pll:pll_inst|ip_pll_0002:ip_pll_inst|altera_pll:altera_pll_i|outclk_wire[1]~CLKENA0 with 1 fanout uses global clock CLKCTRL_G3
Info (11191): Automatically promoted 1 clock (1 global)
    Info (11162): CLOCK_50~inputCLKENA0 with 1557 fanout uses global clock CLKCTRL_G6
Info (184021): Fitter periphery placement operations ending: elapsed time is 00:00:00
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 30MHz   
        Info (332166): if { [string equal quartus_fit $::TimeQuestInfo(nameofexecutable)] } { set_max_delay -to [get_ports { altera_reserved_tdo } ] 0 }
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: '1_1_0.out.sdc'
Warning (332174): Ignored filter at 1_1_0.out.sdc(49): soc_inst|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin could not be matched with a pin File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/quartus/1_1_0.out.sdc Line: 49
Warning (332174): Ignored filter at 1_1_0.out.sdc(49): soc_inst|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0] could not be matched with a pin File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/quartus/1_1_0.out.sdc Line: 49
Critical Warning (332049): Ignored create_generated_clock at 1_1_0.out.sdc(49): Argument <targets> is an empty collection File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/quartus/1_1_0.out.sdc Line: 49
    Info (332050): create_generated_clock -name {soc_inst|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]} -source [get_pins {soc_inst|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin}] -duty_cycle 50/1 -multiply_by 12 -divide_by 2 -master_clock {CLOCK_50} [get_pins {soc_inst|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]}]  File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/quartus/1_1_0.out.sdc Line: 49
Warning (332049): Ignored create_generated_clock at 1_1_0.out.sdc(49): Argument -source is an empty collection File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/quartus/1_1_0.out.sdc Line: 49
Warning (332174): Ignored filter at 1_1_0.out.sdc(50): soc_inst|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|vco0ph[0] could not be matched with a pin File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/quartus/1_1_0.out.sdc Line: 50
Warning (332174): Ignored filter at 1_1_0.out.sdc(50): soc_inst|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk could not be matched with a pin File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/quartus/1_1_0.out.sdc Line: 50
Critical Warning (332049): Ignored create_generated_clock at 1_1_0.out.sdc(50): Argument <targets> is an empty collection File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/quartus/1_1_0.out.sdc Line: 50
    Info (332050): create_generated_clock -name {soc_inst|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk} -source [get_pins {soc_inst|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|vco0ph[0]}] -duty_cycle 50/1 -multiply_by 1 -divide_by 6 -master_clock {soc_inst|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]} [get_pins {soc_inst|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}]  File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/quartus/1_1_0.out.sdc Line: 50
Warning (332049): Ignored create_generated_clock at 1_1_0.out.sdc(50): Argument -source is an empty collection File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/quartus/1_1_0.out.sdc Line: 50
Warning (332174): Ignored filter at 1_1_0.out.sdc(51): soc_inst|pll_0|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|vco0ph[0] could not be matched with a pin File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/quartus/1_1_0.out.sdc Line: 51
Warning (332174): Ignored filter at 1_1_0.out.sdc(51): soc_inst|pll_0|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk could not be matched with a pin File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/quartus/1_1_0.out.sdc Line: 51
Critical Warning (332049): Ignored create_generated_clock at 1_1_0.out.sdc(51): Argument <targets> is an empty collection File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/quartus/1_1_0.out.sdc Line: 51
    Info (332050): create_generated_clock -name {soc_inst|pll_0|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk} -source [get_pins {soc_inst|pll_0|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|vco0ph[0]}] -duty_cycle 50/1 -multiply_by 1 -divide_by 30 -master_clock {soc_inst|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]} [get_pins {soc_inst|pll_0|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk}]  File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/quartus/1_1_0.out.sdc Line: 51
Warning (332049): Ignored create_generated_clock at 1_1_0.out.sdc(51): Argument -source is an empty collection File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/quartus/1_1_0.out.sdc Line: 51
Warning (332174): Ignored filter at 1_1_0.out.sdc(64): soc_inst|pll_0|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk could not be matched with a clock File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/quartus/1_1_0.out.sdc Line: 64
Warning (332049): Ignored set_clock_uncertainty at 1_1_0.out.sdc(64): Argument -rise_from with value [get_clocks {soc_inst|pll_0|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk}] contains zero elements File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/quartus/1_1_0.out.sdc Line: 64
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {soc_inst|pll_0|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk}] -rise_to [get_clocks {soc_inst|pll_0|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk}] -setup 0.080   File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/quartus/1_1_0.out.sdc Line: 64
Warning (332049): Ignored set_clock_uncertainty at 1_1_0.out.sdc(64): Argument -rise_to with value [get_clocks {soc_inst|pll_0|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk}] contains zero elements File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/quartus/1_1_0.out.sdc Line: 64
Warning (332049): Ignored set_clock_uncertainty at 1_1_0.out.sdc(65): Argument -rise_from with value [get_clocks {soc_inst|pll_0|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk}] contains zero elements File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/quartus/1_1_0.out.sdc Line: 65
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {soc_inst|pll_0|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk}] -rise_to [get_clocks {soc_inst|pll_0|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk}] -hold 0.060   File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/quartus/1_1_0.out.sdc Line: 65
Warning (332049): Ignored set_clock_uncertainty at 1_1_0.out.sdc(65): Argument -rise_to with value [get_clocks {soc_inst|pll_0|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk}] contains zero elements File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/quartus/1_1_0.out.sdc Line: 65
Warning (332049): Ignored set_clock_uncertainty at 1_1_0.out.sdc(66): Argument -rise_from with value [get_clocks {soc_inst|pll_0|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk}] contains zero elements File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/quartus/1_1_0.out.sdc Line: 66
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {soc_inst|pll_0|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk}] -fall_to [get_clocks {soc_inst|pll_0|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk}] -setup 0.080   File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/quartus/1_1_0.out.sdc Line: 66
Warning (332049): Ignored set_clock_uncertainty at 1_1_0.out.sdc(66): Argument -fall_to with value [get_clocks {soc_inst|pll_0|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk}] contains zero elements File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/quartus/1_1_0.out.sdc Line: 66
Warning (332049): Ignored set_clock_uncertainty at 1_1_0.out.sdc(67): Argument -rise_from with value [get_clocks {soc_inst|pll_0|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk}] contains zero elements File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/quartus/1_1_0.out.sdc Line: 67
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {soc_inst|pll_0|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk}] -fall_to [get_clocks {soc_inst|pll_0|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk}] -hold 0.060   File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/quartus/1_1_0.out.sdc Line: 67
Warning (332049): Ignored set_clock_uncertainty at 1_1_0.out.sdc(67): Argument -fall_to with value [get_clocks {soc_inst|pll_0|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk}] contains zero elements File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/quartus/1_1_0.out.sdc Line: 67
Warning (332174): Ignored filter at 1_1_0.out.sdc(68): soc_inst|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk could not be matched with a clock File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/quartus/1_1_0.out.sdc Line: 68
Warning (332049): Ignored set_clock_uncertainty at 1_1_0.out.sdc(68): Argument -rise_from with value [get_clocks {soc_inst|pll_0|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk}] contains zero elements File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/quartus/1_1_0.out.sdc Line: 68
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {soc_inst|pll_0|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk}] -rise_to [get_clocks {soc_inst|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}] -setup 0.080   File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/quartus/1_1_0.out.sdc Line: 68
Warning (332049): Ignored set_clock_uncertainty at 1_1_0.out.sdc(68): Argument -rise_to with value [get_clocks {soc_inst|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}] contains zero elements File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/quartus/1_1_0.out.sdc Line: 68
Warning (332049): Ignored set_clock_uncertainty at 1_1_0.out.sdc(69): Argument -rise_from with value [get_clocks {soc_inst|pll_0|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk}] contains zero elements File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/quartus/1_1_0.out.sdc Line: 69
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {soc_inst|pll_0|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk}] -rise_to [get_clocks {soc_inst|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}] -hold 0.060   File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/quartus/1_1_0.out.sdc Line: 69
Warning (332049): Ignored set_clock_uncertainty at 1_1_0.out.sdc(69): Argument -rise_to with value [get_clocks {soc_inst|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}] contains zero elements File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/quartus/1_1_0.out.sdc Line: 69
Warning (332049): Ignored set_clock_uncertainty at 1_1_0.out.sdc(70): Argument -rise_from with value [get_clocks {soc_inst|pll_0|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk}] contains zero elements File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/quartus/1_1_0.out.sdc Line: 70
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {soc_inst|pll_0|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk}] -fall_to [get_clocks {soc_inst|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}] -setup 0.080   File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/quartus/1_1_0.out.sdc Line: 70
Warning (332049): Ignored set_clock_uncertainty at 1_1_0.out.sdc(70): Argument -fall_to with value [get_clocks {soc_inst|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}] contains zero elements File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/quartus/1_1_0.out.sdc Line: 70
Warning (332049): Ignored set_clock_uncertainty at 1_1_0.out.sdc(71): Argument -rise_from with value [get_clocks {soc_inst|pll_0|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk}] contains zero elements File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/quartus/1_1_0.out.sdc Line: 71
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {soc_inst|pll_0|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk}] -fall_to [get_clocks {soc_inst|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}] -hold 0.060   File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/quartus/1_1_0.out.sdc Line: 71
Warning (332049): Ignored set_clock_uncertainty at 1_1_0.out.sdc(71): Argument -fall_to with value [get_clocks {soc_inst|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}] contains zero elements File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/quartus/1_1_0.out.sdc Line: 71
Warning (332049): Ignored set_clock_uncertainty at 1_1_0.out.sdc(72): Argument -fall_from with value [get_clocks {soc_inst|pll_0|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk}] contains zero elements File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/quartus/1_1_0.out.sdc Line: 72
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {soc_inst|pll_0|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk}] -rise_to [get_clocks {soc_inst|pll_0|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk}] -setup 0.080   File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/quartus/1_1_0.out.sdc Line: 72
Warning (332049): Ignored set_clock_uncertainty at 1_1_0.out.sdc(72): Argument -rise_to with value [get_clocks {soc_inst|pll_0|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk}] contains zero elements File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/quartus/1_1_0.out.sdc Line: 72
Warning (332049): Ignored set_clock_uncertainty at 1_1_0.out.sdc(73): Argument -fall_from with value [get_clocks {soc_inst|pll_0|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk}] contains zero elements File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/quartus/1_1_0.out.sdc Line: 73
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {soc_inst|pll_0|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk}] -rise_to [get_clocks {soc_inst|pll_0|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk}] -hold 0.060   File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/quartus/1_1_0.out.sdc Line: 73
Warning (332049): Ignored set_clock_uncertainty at 1_1_0.out.sdc(73): Argument -rise_to with value [get_clocks {soc_inst|pll_0|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk}] contains zero elements File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/quartus/1_1_0.out.sdc Line: 73
Warning (332049): Ignored set_clock_uncertainty at 1_1_0.out.sdc(74): Argument -fall_from with value [get_clocks {soc_inst|pll_0|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk}] contains zero elements File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/quartus/1_1_0.out.sdc Line: 74
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {soc_inst|pll_0|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk}] -fall_to [get_clocks {soc_inst|pll_0|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk}] -setup 0.080   File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/quartus/1_1_0.out.sdc Line: 74
Warning (332049): Ignored set_clock_uncertainty at 1_1_0.out.sdc(74): Argument -fall_to with value [get_clocks {soc_inst|pll_0|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk}] contains zero elements File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/quartus/1_1_0.out.sdc Line: 74
Warning (332049): Ignored set_clock_uncertainty at 1_1_0.out.sdc(75): Argument -fall_from with value [get_clocks {soc_inst|pll_0|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk}] contains zero elements File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/quartus/1_1_0.out.sdc Line: 75
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {soc_inst|pll_0|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk}] -fall_to [get_clocks {soc_inst|pll_0|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk}] -hold 0.060   File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/quartus/1_1_0.out.sdc Line: 75
Warning (332049): Ignored set_clock_uncertainty at 1_1_0.out.sdc(75): Argument -fall_to with value [get_clocks {soc_inst|pll_0|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk}] contains zero elements File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/quartus/1_1_0.out.sdc Line: 75
Warning (332049): Ignored set_clock_uncertainty at 1_1_0.out.sdc(76): Argument -fall_from with value [get_clocks {soc_inst|pll_0|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk}] contains zero elements File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/quartus/1_1_0.out.sdc Line: 76
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {soc_inst|pll_0|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk}] -rise_to [get_clocks {soc_inst|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}] -setup 0.080   File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/quartus/1_1_0.out.sdc Line: 76
Warning (332049): Ignored set_clock_uncertainty at 1_1_0.out.sdc(76): Argument -rise_to with value [get_clocks {soc_inst|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}] contains zero elements File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/quartus/1_1_0.out.sdc Line: 76
Warning (332049): Ignored set_clock_uncertainty at 1_1_0.out.sdc(77): Argument -fall_from with value [get_clocks {soc_inst|pll_0|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk}] contains zero elements File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/quartus/1_1_0.out.sdc Line: 77
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {soc_inst|pll_0|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk}] -rise_to [get_clocks {soc_inst|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}] -hold 0.060   File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/quartus/1_1_0.out.sdc Line: 77
Warning (332049): Ignored set_clock_uncertainty at 1_1_0.out.sdc(77): Argument -rise_to with value [get_clocks {soc_inst|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}] contains zero elements File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/quartus/1_1_0.out.sdc Line: 77
Warning (332049): Ignored set_clock_uncertainty at 1_1_0.out.sdc(78): Argument -fall_from with value [get_clocks {soc_inst|pll_0|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk}] contains zero elements File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/quartus/1_1_0.out.sdc Line: 78
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {soc_inst|pll_0|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk}] -fall_to [get_clocks {soc_inst|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}] -setup 0.080   File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/quartus/1_1_0.out.sdc Line: 78
Warning (332049): Ignored set_clock_uncertainty at 1_1_0.out.sdc(78): Argument -fall_to with value [get_clocks {soc_inst|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}] contains zero elements File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/quartus/1_1_0.out.sdc Line: 78
Warning (332049): Ignored set_clock_uncertainty at 1_1_0.out.sdc(79): Argument -fall_from with value [get_clocks {soc_inst|pll_0|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk}] contains zero elements File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/quartus/1_1_0.out.sdc Line: 79
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {soc_inst|pll_0|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk}] -fall_to [get_clocks {soc_inst|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}] -hold 0.060   File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/quartus/1_1_0.out.sdc Line: 79
Warning (332049): Ignored set_clock_uncertainty at 1_1_0.out.sdc(79): Argument -fall_to with value [get_clocks {soc_inst|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}] contains zero elements File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/quartus/1_1_0.out.sdc Line: 79
Warning (332049): Ignored set_clock_uncertainty at 1_1_0.out.sdc(80): Argument -rise_from with value [get_clocks {soc_inst|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}] contains zero elements File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/quartus/1_1_0.out.sdc Line: 80
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {soc_inst|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}] -rise_to [get_clocks {soc_inst|pll_0|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk}] -setup 0.080   File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/quartus/1_1_0.out.sdc Line: 80
Warning (332049): Ignored set_clock_uncertainty at 1_1_0.out.sdc(80): Argument -rise_to with value [get_clocks {soc_inst|pll_0|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk}] contains zero elements File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/quartus/1_1_0.out.sdc Line: 80
Warning (332049): Ignored set_clock_uncertainty at 1_1_0.out.sdc(81): Argument -rise_from with value [get_clocks {soc_inst|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}] contains zero elements File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/quartus/1_1_0.out.sdc Line: 81
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {soc_inst|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}] -rise_to [get_clocks {soc_inst|pll_0|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk}] -hold 0.060   File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/quartus/1_1_0.out.sdc Line: 81
Warning (332049): Ignored set_clock_uncertainty at 1_1_0.out.sdc(81): Argument -rise_to with value [get_clocks {soc_inst|pll_0|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk}] contains zero elements File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/quartus/1_1_0.out.sdc Line: 81
Warning (332049): Ignored set_clock_uncertainty at 1_1_0.out.sdc(82): Argument -rise_from with value [get_clocks {soc_inst|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}] contains zero elements File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/quartus/1_1_0.out.sdc Line: 82
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {soc_inst|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}] -fall_to [get_clocks {soc_inst|pll_0|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk}] -setup 0.080   File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/quartus/1_1_0.out.sdc Line: 82
Warning (332049): Ignored set_clock_uncertainty at 1_1_0.out.sdc(82): Argument -fall_to with value [get_clocks {soc_inst|pll_0|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk}] contains zero elements File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/quartus/1_1_0.out.sdc Line: 82
Warning (332049): Ignored set_clock_uncertainty at 1_1_0.out.sdc(83): Argument -rise_from with value [get_clocks {soc_inst|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}] contains zero elements File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/quartus/1_1_0.out.sdc Line: 83
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {soc_inst|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}] -fall_to [get_clocks {soc_inst|pll_0|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk}] -hold 0.060   File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/quartus/1_1_0.out.sdc Line: 83
Warning (332049): Ignored set_clock_uncertainty at 1_1_0.out.sdc(83): Argument -fall_to with value [get_clocks {soc_inst|pll_0|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk}] contains zero elements File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/quartus/1_1_0.out.sdc Line: 83
Warning (332049): Ignored set_clock_uncertainty at 1_1_0.out.sdc(84): Argument -rise_from with value [get_clocks {soc_inst|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}] contains zero elements File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/quartus/1_1_0.out.sdc Line: 84
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {soc_inst|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}] -rise_to [get_clocks {soc_inst|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}] -setup 0.080   File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/quartus/1_1_0.out.sdc Line: 84
Warning (332049): Ignored set_clock_uncertainty at 1_1_0.out.sdc(84): Argument -rise_to with value [get_clocks {soc_inst|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}] contains zero elements File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/quartus/1_1_0.out.sdc Line: 84
Warning (332049): Ignored set_clock_uncertainty at 1_1_0.out.sdc(85): Argument -rise_from with value [get_clocks {soc_inst|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}] contains zero elements File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/quartus/1_1_0.out.sdc Line: 85
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {soc_inst|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}] -rise_to [get_clocks {soc_inst|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}] -hold 0.060   File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/quartus/1_1_0.out.sdc Line: 85
Warning (332049): Ignored set_clock_uncertainty at 1_1_0.out.sdc(85): Argument -rise_to with value [get_clocks {soc_inst|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}] contains zero elements File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/quartus/1_1_0.out.sdc Line: 85
Warning (332049): Ignored set_clock_uncertainty at 1_1_0.out.sdc(86): Argument -rise_from with value [get_clocks {soc_inst|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}] contains zero elements File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/quartus/1_1_0.out.sdc Line: 86
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {soc_inst|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}] -fall_to [get_clocks {soc_inst|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}] -setup 0.080   File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/quartus/1_1_0.out.sdc Line: 86
Warning (332049): Ignored set_clock_uncertainty at 1_1_0.out.sdc(86): Argument -fall_to with value [get_clocks {soc_inst|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}] contains zero elements File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/quartus/1_1_0.out.sdc Line: 86
Warning (332049): Ignored set_clock_uncertainty at 1_1_0.out.sdc(87): Argument -rise_from with value [get_clocks {soc_inst|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}] contains zero elements File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/quartus/1_1_0.out.sdc Line: 87
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {soc_inst|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}] -fall_to [get_clocks {soc_inst|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}] -hold 0.060   File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/quartus/1_1_0.out.sdc Line: 87
Warning (332049): Ignored set_clock_uncertainty at 1_1_0.out.sdc(87): Argument -fall_to with value [get_clocks {soc_inst|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}] contains zero elements File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/quartus/1_1_0.out.sdc Line: 87
Warning (332049): Ignored set_clock_uncertainty at 1_1_0.out.sdc(88): Argument -fall_from with value [get_clocks {soc_inst|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}] contains zero elements File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/quartus/1_1_0.out.sdc Line: 88
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {soc_inst|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}] -rise_to [get_clocks {soc_inst|pll_0|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk}] -setup 0.080   File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/quartus/1_1_0.out.sdc Line: 88
Warning (332049): Ignored set_clock_uncertainty at 1_1_0.out.sdc(88): Argument -rise_to with value [get_clocks {soc_inst|pll_0|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk}] contains zero elements File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/quartus/1_1_0.out.sdc Line: 88
Warning (332049): Ignored set_clock_uncertainty at 1_1_0.out.sdc(89): Argument -fall_from with value [get_clocks {soc_inst|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}] contains zero elements File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/quartus/1_1_0.out.sdc Line: 89
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {soc_inst|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}] -rise_to [get_clocks {soc_inst|pll_0|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk}] -hold 0.060   File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/quartus/1_1_0.out.sdc Line: 89
Warning (332049): Ignored set_clock_uncertainty at 1_1_0.out.sdc(89): Argument -rise_to with value [get_clocks {soc_inst|pll_0|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk}] contains zero elements File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/quartus/1_1_0.out.sdc Line: 89
Warning (332049): Ignored set_clock_uncertainty at 1_1_0.out.sdc(90): Argument -fall_from with value [get_clocks {soc_inst|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}] contains zero elements File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/quartus/1_1_0.out.sdc Line: 90
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {soc_inst|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}] -fall_to [get_clocks {soc_inst|pll_0|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk}] -setup 0.080   File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/quartus/1_1_0.out.sdc Line: 90
Warning (332049): Ignored set_clock_uncertainty at 1_1_0.out.sdc(90): Argument -fall_to with value [get_clocks {soc_inst|pll_0|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk}] contains zero elements File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/quartus/1_1_0.out.sdc Line: 90
Warning (332049): Ignored set_clock_uncertainty at 1_1_0.out.sdc(91): Argument -fall_from with value [get_clocks {soc_inst|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}] contains zero elements File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/quartus/1_1_0.out.sdc Line: 91
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {soc_inst|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}] -fall_to [get_clocks {soc_inst|pll_0|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk}] -hold 0.060   File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/quartus/1_1_0.out.sdc Line: 91
Warning (332049): Ignored set_clock_uncertainty at 1_1_0.out.sdc(91): Argument -fall_to with value [get_clocks {soc_inst|pll_0|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk}] contains zero elements File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/quartus/1_1_0.out.sdc Line: 91
Warning (332049): Ignored set_clock_uncertainty at 1_1_0.out.sdc(92): Argument -fall_from with value [get_clocks {soc_inst|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}] contains zero elements File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/quartus/1_1_0.out.sdc Line: 92
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {soc_inst|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}] -rise_to [get_clocks {soc_inst|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}] -setup 0.080   File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/quartus/1_1_0.out.sdc Line: 92
Warning (332049): Ignored set_clock_uncertainty at 1_1_0.out.sdc(92): Argument -rise_to with value [get_clocks {soc_inst|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}] contains zero elements File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/quartus/1_1_0.out.sdc Line: 92
Warning (332049): Ignored set_clock_uncertainty at 1_1_0.out.sdc(93): Argument -fall_from with value [get_clocks {soc_inst|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}] contains zero elements File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/quartus/1_1_0.out.sdc Line: 93
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {soc_inst|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}] -rise_to [get_clocks {soc_inst|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}] -hold 0.060   File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/quartus/1_1_0.out.sdc Line: 93
Warning (332049): Ignored set_clock_uncertainty at 1_1_0.out.sdc(93): Argument -rise_to with value [get_clocks {soc_inst|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}] contains zero elements File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/quartus/1_1_0.out.sdc Line: 93
Warning (332049): Ignored set_clock_uncertainty at 1_1_0.out.sdc(94): Argument -fall_from with value [get_clocks {soc_inst|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}] contains zero elements File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/quartus/1_1_0.out.sdc Line: 94
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {soc_inst|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}] -fall_to [get_clocks {soc_inst|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}] -setup 0.080   File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/quartus/1_1_0.out.sdc Line: 94
Warning (332049): Ignored set_clock_uncertainty at 1_1_0.out.sdc(94): Argument -fall_to with value [get_clocks {soc_inst|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}] contains zero elements File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/quartus/1_1_0.out.sdc Line: 94
Warning (332049): Ignored set_clock_uncertainty at 1_1_0.out.sdc(95): Argument -fall_from with value [get_clocks {soc_inst|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}] contains zero elements File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/quartus/1_1_0.out.sdc Line: 95
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {soc_inst|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}] -fall_to [get_clocks {soc_inst|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}] -hold 0.060   File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/quartus/1_1_0.out.sdc Line: 95
Warning (332049): Ignored set_clock_uncertainty at 1_1_0.out.sdc(95): Argument -fall_to with value [get_clocks {soc_inst|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}] contains zero elements File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/quartus/1_1_0.out.sdc Line: 95
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: fpga_top_inst|modulation_inst|pll_inst|ip_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 2 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   33.333 altera_reserved_tck
    Info (332111):   20.000     CLOCK_50
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176218): Packed 896 registers into blocks of type DSP block
    Extra Info (176220): Created 864 register duplicates
Warning (15705): Ignored locations or region assignments to the following nodes
    Warning (15706): Node "ADC_CS_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ADC_DIN" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ADC_DOUT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ADC_SCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUD_ADCDAT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUD_ADCLRCK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUD_BCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUD_DACDAT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUD_DACLRCK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUD_XCK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "CLOCK2_50" is assigned to location or region, but does not exist in design
    Warning (15706): Node "CLOCK3_50" is assigned to location or region, but does not exist in design
    Warning (15706): Node "CLOCK4_50" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR_0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR_1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR_10" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR_11" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR_12" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR_2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR_3" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR_4" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR_5" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR_6" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR_7" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR_8" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR_9" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_BA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_BA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_BA_0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_BA_1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_CAS_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_CKE" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_CS_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ_0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ_1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ_10" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ_11" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ_12" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ_13" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ_14" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ_15" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ_2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ_3" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ_4" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ_5" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ_6" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ_7" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ_8" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ_9" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_LDQM" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_RAS_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_UDQM" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_WE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FPGA_I2C_SCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FPGA_I2C_SDAT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_10" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_11" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_12" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_13" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_14" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_15" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_16" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_17" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_18" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_19" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_20" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_21" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_22" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_23" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_24" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_25" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_26" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_27" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_28" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_29" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_3" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_30" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_31" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_32" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_33" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_34" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_35" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_4" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_5" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_6" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_7" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_8" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_9" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_10" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_11" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_12" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_13" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_14" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_15" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_16" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_17" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_18" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_19" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_20" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_21" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_22" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_23" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_24" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_25" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_26" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_27" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_28" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_29" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_3" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_30" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_31" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_32" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_33" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_34" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_35" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_4" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_5" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_6" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_7" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_8" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_9" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0_N[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0_N[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0_N[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0_N[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0_N[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0_N[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0_N[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0_N_0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0_N_1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0_N_2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0_N_3" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0_N_4" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0_N_5" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0_N_6" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1_N[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1_N[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1_N[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1_N[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1_N[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1_N[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1_N[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1_N_0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1_N_1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1_N_2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1_N_3" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1_N_4" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1_N_5" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1_N_6" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2_N[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2_N[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2_N[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2_N[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2_N[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2_N[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2_N[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2_N_0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2_N_1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2_N_2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2_N_3" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2_N_4" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2_N_5" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2_N_6" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3_N[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3_N[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3_N[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3_N[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3_N[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3_N[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3_N[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3_N_0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3_N_1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3_N_2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3_N_3" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3_N_4" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3_N_5" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3_N_6" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4_N[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4_N[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4_N[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4_N[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4_N[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4_N[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4_N[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4_N_0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4_N_1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4_N_2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4_N_3" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4_N_4" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4_N_5" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4_N_6" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5_N[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5_N[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5_N[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5_N[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5_N[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5_N[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5_N[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5_N_0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5_N_1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5_N_2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5_N_3" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5_N_4" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5_N_5" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5_N_6" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_CONV_USB_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_ADDR[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_ADDR[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_ADDR[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_ADDR[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_ADDR[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_ADDR[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_ADDR[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_ADDR[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_ADDR[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_ADDR[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_ADDR[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_ADDR[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_ADDR[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_ADDR[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_ADDR[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_ADDR_0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_ADDR_1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_ADDR_10" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_ADDR_11" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_ADDR_12" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_ADDR_13" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_ADDR_14" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_ADDR_2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_ADDR_3" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_ADDR_4" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_ADDR_5" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_ADDR_6" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_ADDR_7" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_ADDR_8" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_ADDR_9" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_BA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_BA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_BA[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_BA_0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_BA_1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_BA_2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_CAS_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_CKE" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_CK_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_CK_P" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_CS_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DM[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DM[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DM[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DM[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DM_0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DM_1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DM_2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DM_3" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQS_N[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQS_N[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQS_N[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQS_N[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQS_N_0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQS_N_1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQS_N_2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQS_N_3" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQS_P[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQS_P[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQS_P[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQS_P[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQS_P_0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQS_P_1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQS_P_2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQS_P_3" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ[17]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ[18]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ[19]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ[20]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ[21]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ[22]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ[23]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ[24]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ[25]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ[26]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ[27]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ[28]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ[29]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ[30]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ[31]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ_0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ_1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ_10" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ_11" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ_12" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ_13" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ_14" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ_15" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ_16" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ_17" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ_18" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ_19" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ_2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ_20" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ_21" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ_22" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ_23" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ_24" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ_25" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ_26" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ_27" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ_28" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ_29" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ_3" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ_30" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ_31" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ_4" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ_5" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ_6" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ_7" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ_8" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ_9" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_ODT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_RAS_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_RESET_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_RZQ" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_WE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_ENET_GTX_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_ENET_INT_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_ENET_MDC" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_ENET_MDIO" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_ENET_RX_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_ENET_RX_DATA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_ENET_RX_DATA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_ENET_RX_DATA[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_ENET_RX_DATA[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_ENET_RX_DATA_0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_ENET_RX_DATA_1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_ENET_RX_DATA_2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_ENET_RX_DATA_3" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_ENET_RX_DV" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_ENET_TX_DATA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_ENET_TX_DATA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_ENET_TX_DATA[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_ENET_TX_DATA[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_ENET_TX_DATA_0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_ENET_TX_DATA_1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_ENET_TX_DATA_2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_ENET_TX_DATA_3" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_ENET_TX_EN" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_FLASH_DATA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_FLASH_DATA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_FLASH_DATA[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_FLASH_DATA[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_FLASH_DATA_0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_FLASH_DATA_1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_FLASH_DATA_2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_FLASH_DATA_3" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_FLASH_DCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_FLASH_NCSO" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_GSENSOR_INT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_I2C1_SCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_I2C1_SDAT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_I2C2_SCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_I2C2_SDAT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_I2C_CONTROL" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_KEY_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_LED" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_LTC_GPIO" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_SD_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_SD_CMD" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_SD_DATA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_SD_DATA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_SD_DATA[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_SD_DATA[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_SD_DATA_0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_SD_DATA_1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_SD_DATA_2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_SD_DATA_3" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_SPIM_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_SPIM_MISO" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_SPIM_MOSI" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_SPIM_SS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_UART_RX" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_UART_TX" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_USB_CLKOUT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_USB_DATA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_USB_DATA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_USB_DATA[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_USB_DATA[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_USB_DATA[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_USB_DATA[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_USB_DATA[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_USB_DATA[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_USB_DATA_0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_USB_DATA_1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_USB_DATA_2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_USB_DATA_3" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_USB_DATA_4" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_USB_DATA_5" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_USB_DATA_6" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_USB_DATA_7" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_USB_DIR" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_USB_NXT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_USB_STP" is assigned to location or region, but does not exist in design
    Warning (15706): Node "IRDA_RXD" is assigned to location or region, but does not exist in design
    Warning (15706): Node "IRDA_TXD" is assigned to location or region, but does not exist in design
    Warning (15706): Node "KEY_N_0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "KEY_N_1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "KEY_N_2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "KEY_N_3" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR_0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR_1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR_2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR_3" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR_4" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR_5" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR_6" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR_7" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR_8" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR_9" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PS2_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PS2_CLK2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PS2_DAT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PS2_DAT2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW_0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW_1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW_2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW_3" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW_4" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW_5" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW_6" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW_7" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW_8" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW_9" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_CLK27" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA_0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA_1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA_2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA_3" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA_4" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA_5" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA_6" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA_7" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_HS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_RESET_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_VS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_BLANK_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B_0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B_1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B_2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B_3" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B_4" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B_5" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B_6" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B_7" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G_0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G_1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G_2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G_3" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G_4" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G_5" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G_6" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G_7" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_HS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R_0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R_1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R_2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R_3" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R_4" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R_5" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R_6" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R_7" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_SYNC_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_VS" is assigned to location or region, but does not exist in design
Info (11798): Fitter preparation operations ending: elapsed time is 00:00:27
Info (170189): Fitter placement preparation operations beginning
Info (14951): The Fitter is using Advanced Physical Optimization.
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:17
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:08
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 1% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 21% of the available device resources in the region that extends from location X0_Y0 to location X10_Y10
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:16
Info (11888): Total time spent on timing analysis during the Fitter is 9.13 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11801): Fitter post-fit operations ending: elapsed time is 00:00:23
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (169064): Following 72 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results
    Info (169065): Pin GPIO_0[0] has a permanently disabled output enable File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/DE1_SoC_ReferenceTop.vhd Line: 39
    Info (169065): Pin GPIO_0[1] has a permanently disabled output enable File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/DE1_SoC_ReferenceTop.vhd Line: 39
    Info (169065): Pin GPIO_0[2] has a permanently disabled output enable File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/DE1_SoC_ReferenceTop.vhd Line: 39
    Info (169065): Pin GPIO_0[3] has a permanently disabled output enable File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/DE1_SoC_ReferenceTop.vhd Line: 39
    Info (169065): Pin GPIO_0[4] has a permanently disabled output enable File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/DE1_SoC_ReferenceTop.vhd Line: 39
    Info (169065): Pin GPIO_0[5] has a permanently disabled output enable File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/DE1_SoC_ReferenceTop.vhd Line: 39
    Info (169065): Pin GPIO_0[6] has a permanently disabled output enable File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/DE1_SoC_ReferenceTop.vhd Line: 39
    Info (169065): Pin GPIO_0[7] has a permanently disabled output enable File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/DE1_SoC_ReferenceTop.vhd Line: 39
    Info (169065): Pin GPIO_0[8] has a permanently disabled output enable File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/DE1_SoC_ReferenceTop.vhd Line: 39
    Info (169065): Pin GPIO_0[9] has a permanently disabled output enable File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/DE1_SoC_ReferenceTop.vhd Line: 39
    Info (169065): Pin GPIO_0[10] has a permanently disabled output enable File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/DE1_SoC_ReferenceTop.vhd Line: 39
    Info (169065): Pin GPIO_0[11] has a permanently disabled output enable File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/DE1_SoC_ReferenceTop.vhd Line: 39
    Info (169065): Pin GPIO_0[12] has a permanently disabled output enable File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/DE1_SoC_ReferenceTop.vhd Line: 39
    Info (169065): Pin GPIO_0[13] has a permanently disabled output enable File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/DE1_SoC_ReferenceTop.vhd Line: 39
    Info (169065): Pin GPIO_0[14] has a permanently disabled output enable File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/DE1_SoC_ReferenceTop.vhd Line: 39
    Info (169065): Pin GPIO_0[15] has a permanently disabled output enable File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/DE1_SoC_ReferenceTop.vhd Line: 39
    Info (169065): Pin GPIO_0[16] has a permanently enabled output enable File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/DE1_SoC_ReferenceTop.vhd Line: 39
    Info (169065): Pin GPIO_0[17] has a permanently disabled output enable File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/DE1_SoC_ReferenceTop.vhd Line: 39
    Info (169065): Pin GPIO_0[18] has a permanently enabled output enable File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/DE1_SoC_ReferenceTop.vhd Line: 39
    Info (169065): Pin GPIO_0[19] has a permanently disabled output enable File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/DE1_SoC_ReferenceTop.vhd Line: 39
    Info (169065): Pin GPIO_0[20] has a permanently disabled output enable File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/DE1_SoC_ReferenceTop.vhd Line: 39
    Info (169065): Pin GPIO_0[21] has a permanently disabled output enable File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/DE1_SoC_ReferenceTop.vhd Line: 39
    Info (169065): Pin GPIO_0[22] has a permanently disabled output enable File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/DE1_SoC_ReferenceTop.vhd Line: 39
    Info (169065): Pin GPIO_0[23] has a permanently disabled output enable File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/DE1_SoC_ReferenceTop.vhd Line: 39
    Info (169065): Pin GPIO_0[24] has a permanently disabled output enable File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/DE1_SoC_ReferenceTop.vhd Line: 39
    Info (169065): Pin GPIO_0[25] has a permanently disabled output enable File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/DE1_SoC_ReferenceTop.vhd Line: 39
    Info (169065): Pin GPIO_0[26] has a permanently disabled output enable File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/DE1_SoC_ReferenceTop.vhd Line: 39
    Info (169065): Pin GPIO_0[27] has a permanently disabled output enable File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/DE1_SoC_ReferenceTop.vhd Line: 39
    Info (169065): Pin GPIO_0[28] has a permanently disabled output enable File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/DE1_SoC_ReferenceTop.vhd Line: 39
    Info (169065): Pin GPIO_0[29] has a permanently disabled output enable File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/DE1_SoC_ReferenceTop.vhd Line: 39
    Info (169065): Pin GPIO_0[30] has a permanently disabled output enable File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/DE1_SoC_ReferenceTop.vhd Line: 39
    Info (169065): Pin GPIO_0[31] has a permanently disabled output enable File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/DE1_SoC_ReferenceTop.vhd Line: 39
    Info (169065): Pin GPIO_0[32] has a permanently enabled output enable File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/DE1_SoC_ReferenceTop.vhd Line: 39
    Info (169065): Pin GPIO_0[33] has a permanently enabled output enable File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/DE1_SoC_ReferenceTop.vhd Line: 39
    Info (169065): Pin GPIO_0[34] has a permanently disabled output enable File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/DE1_SoC_ReferenceTop.vhd Line: 39
    Info (169065): Pin GPIO_0[35] has a permanently enabled output enable File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/DE1_SoC_ReferenceTop.vhd Line: 39
    Info (169065): Pin GPIO_1[0] has a permanently disabled output enable File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/DE1_SoC_ReferenceTop.vhd Line: 42
    Info (169065): Pin GPIO_1[1] has a permanently enabled output enable File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/DE1_SoC_ReferenceTop.vhd Line: 42
    Info (169065): Pin GPIO_1[2] has a permanently disabled output enable File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/DE1_SoC_ReferenceTop.vhd Line: 42
    Info (169065): Pin GPIO_1[3] has a permanently enabled output enable File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/DE1_SoC_ReferenceTop.vhd Line: 42
    Info (169065): Pin GPIO_1[4] has a permanently enabled output enable File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/DE1_SoC_ReferenceTop.vhd Line: 42
    Info (169065): Pin GPIO_1[5] has a permanently enabled output enable File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/DE1_SoC_ReferenceTop.vhd Line: 42
    Info (169065): Pin GPIO_1[6] has a permanently enabled output enable File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/DE1_SoC_ReferenceTop.vhd Line: 42
    Info (169065): Pin GPIO_1[7] has a permanently enabled output enable File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/DE1_SoC_ReferenceTop.vhd Line: 42
    Info (169065): Pin GPIO_1[8] has a permanently enabled output enable File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/DE1_SoC_ReferenceTop.vhd Line: 42
    Info (169065): Pin GPIO_1[9] has a permanently enabled output enable File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/DE1_SoC_ReferenceTop.vhd Line: 42
    Info (169065): Pin GPIO_1[10] has a permanently enabled output enable File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/DE1_SoC_ReferenceTop.vhd Line: 42
    Info (169065): Pin GPIO_1[11] has a permanently enabled output enable File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/DE1_SoC_ReferenceTop.vhd Line: 42
    Info (169065): Pin GPIO_1[12] has a permanently enabled output enable File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/DE1_SoC_ReferenceTop.vhd Line: 42
    Info (169065): Pin GPIO_1[13] has a permanently enabled output enable File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/DE1_SoC_ReferenceTop.vhd Line: 42
    Info (169065): Pin GPIO_1[14] has a permanently enabled output enable File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/DE1_SoC_ReferenceTop.vhd Line: 42
    Info (169065): Pin GPIO_1[15] has a permanently enabled output enable File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/DE1_SoC_ReferenceTop.vhd Line: 42
    Info (169065): Pin GPIO_1[16] has a permanently enabled output enable File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/DE1_SoC_ReferenceTop.vhd Line: 42
    Info (169065): Pin GPIO_1[17] has a permanently enabled output enable File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/DE1_SoC_ReferenceTop.vhd Line: 42
    Info (169065): Pin GPIO_1[18] has a permanently enabled output enable File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/DE1_SoC_ReferenceTop.vhd Line: 42
    Info (169065): Pin GPIO_1[19] has a permanently enabled output enable File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/DE1_SoC_ReferenceTop.vhd Line: 42
    Info (169065): Pin GPIO_1[20] has a permanently disabled output enable File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/DE1_SoC_ReferenceTop.vhd Line: 42
    Info (169065): Pin GPIO_1[21] has a permanently enabled output enable File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/DE1_SoC_ReferenceTop.vhd Line: 42
    Info (169065): Pin GPIO_1[22] has a permanently enabled output enable File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/DE1_SoC_ReferenceTop.vhd Line: 42
    Info (169065): Pin GPIO_1[23] has a permanently enabled output enable File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/DE1_SoC_ReferenceTop.vhd Line: 42
    Info (169065): Pin GPIO_1[24] has a permanently enabled output enable File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/DE1_SoC_ReferenceTop.vhd Line: 42
    Info (169065): Pin GPIO_1[25] has a permanently enabled output enable File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/DE1_SoC_ReferenceTop.vhd Line: 42
    Info (169065): Pin GPIO_1[26] has a permanently enabled output enable File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/DE1_SoC_ReferenceTop.vhd Line: 42
    Info (169065): Pin GPIO_1[27] has a permanently enabled output enable File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/DE1_SoC_ReferenceTop.vhd Line: 42
    Info (169065): Pin GPIO_1[28] has a permanently enabled output enable File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/DE1_SoC_ReferenceTop.vhd Line: 42
    Info (169065): Pin GPIO_1[29] has a permanently enabled output enable File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/DE1_SoC_ReferenceTop.vhd Line: 42
    Info (169065): Pin GPIO_1[30] has a permanently enabled output enable File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/DE1_SoC_ReferenceTop.vhd Line: 42
    Info (169065): Pin GPIO_1[31] has a permanently enabled output enable File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/DE1_SoC_ReferenceTop.vhd Line: 42
    Info (169065): Pin GPIO_1[32] has a permanently enabled output enable File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/DE1_SoC_ReferenceTop.vhd Line: 42
    Info (169065): Pin GPIO_1[33] has a permanently enabled output enable File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/DE1_SoC_ReferenceTop.vhd Line: 42
    Info (169065): Pin GPIO_1[34] has a permanently enabled output enable File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/DE1_SoC_ReferenceTop.vhd Line: 42
    Info (169065): Pin GPIO_1[35] has a permanently enabled output enable File: /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/DE1_SoC_ReferenceTop.vhd Line: 42
Info (144001): Generated suppressed messages file /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/quartus/output_files/1_1_0.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 646 warnings
    Info: Peak virtual memory: 1751 megabytes
    Info: Processing ended: Wed Jun 16 14:31:52 2021
    Info: Elapsed time: 00:02:33
    Info: Total CPU time (on all processors): 00:04:00


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/quartus/output_files/1_1_0.fit.smsg.


