\hypertarget{struct_r_t_c___type_def}{}\section{R\+T\+C\+\_\+\+Type\+Def Struct Reference}
\label{struct_r_t_c___type_def}\index{R\+T\+C\+\_\+\+Type\+Def@{R\+T\+C\+\_\+\+Type\+Def}}


Real-\/\+Time Clock.  




{\ttfamily \#include $<$stm32f030x6.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_r_t_c___type_def_a63d179b7a36a715dce7203858d3be132}{TR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_r_t_c___type_def_a3df0d8dfcd1ec958659ffe21eb64fa94}{DR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_r_t_c___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_r_t_c___type_def_ab3c49a96815fcbee63d95e1e74f20e75}{I\+SR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_r_t_c___type_def_ac9b4c6c5b29f3461ce3f875eea69f35b}{P\+R\+ER}
\item 
uint32\+\_\+t \hyperlink{struct_r_t_c___type_def_ac4ac04e673b5b8320d53f7b0947db902}{R\+E\+S\+E\+R\+V\+E\+D1}
\item 
uint32\+\_\+t \hyperlink{struct_r_t_c___type_def_a4c9b972a304c0e08ca27cbe57627c496}{R\+E\+S\+E\+R\+V\+E\+D2}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_r_t_c___type_def_ac005b1a5bc52634d5a34578cc9d2c3f6}{A\+L\+R\+M\+AR}
\item 
uint32\+\_\+t \hyperlink{struct_r_t_c___type_def_af2b40c5e36a5e861490988275499e158}{R\+E\+S\+E\+R\+V\+E\+D3}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_r_t_c___type_def_a6204786b050eb135fabb15784698e86e}{W\+PR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_r_t_c___type_def_a8a868e5e76b52ced04c536be3dee08ec}{S\+SR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_r_t_c___type_def_a2372c05a6c5508e0a9adada793f68b4f}{S\+H\+I\+F\+TR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_r_t_c___type_def_a042059c8b4168681d6aecf30211dd7b8}{T\+S\+TR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_r_t_c___type_def_abeb6fb580a8fd128182aa9ba2738ac2c}{T\+S\+DR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_r_t_c___type_def_a1d6c2bc4c067d6a64ef30d16a5925796}{T\+S\+S\+SR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_r_t_c___type_def_a2ce7c3842792c506635bb87a21588b58}{C\+A\+LR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_r_t_c___type_def_a14d03244a7fda1d94b51ae9ed144ca12}{T\+A\+F\+CR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_r_t_c___type_def_a61282fa74cede526af85fd9d20513646}{A\+L\+R\+M\+A\+S\+SR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_r_t_c___type_def_ac5b3c8be61045a304d3076d4714d29f2}{W\+U\+TR}
\item 
uint32\+\_\+t \hyperlink{struct_r_t_c___type_def_ac0018930ee9f18afda25b695b9a4ec16}{R\+E\+S\+E\+R\+V\+E\+D4}
\item 
uint32\+\_\+t \hyperlink{struct_r_t_c___type_def_adb4bebbe6b0ac5c1518bc6efb1086fd9}{R\+E\+S\+E\+R\+V\+E\+D5}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_r_t_c___type_def_a4808ec597e5a5fefd8a83a9127dd1aec}{B\+K\+P0R}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_r_t_c___type_def_af85290529fb82acef7c9fcea3718346c}{B\+K\+P1R}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_r_t_c___type_def_aaa251a80daa57ad0bd7db75cb3b9cdec}{B\+K\+P2R}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_r_t_c___type_def_a0b1eeda834c3cfd4d2c67f242f7b2a1c}{B\+K\+P3R}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_r_t_c___type_def_ab13e106cc2eca92d1f4022df3bfdbcd7}{B\+K\+P4R}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Real-\/\+Time Clock. 

\subsection{Field Documentation}
\mbox{\Hypertarget{struct_r_t_c___type_def_ac005b1a5bc52634d5a34578cc9d2c3f6}\label{struct_r_t_c___type_def_ac005b1a5bc52634d5a34578cc9d2c3f6}} 
\index{R\+T\+C\+\_\+\+Type\+Def@{R\+T\+C\+\_\+\+Type\+Def}!A\+L\+R\+M\+AR@{A\+L\+R\+M\+AR}}
\index{A\+L\+R\+M\+AR@{A\+L\+R\+M\+AR}!R\+T\+C\+\_\+\+Type\+Def@{R\+T\+C\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{A\+L\+R\+M\+AR}{ALRMAR}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t A\+L\+R\+M\+AR}

R\+TC alarm A register, Address offset\+: 0x1C \mbox{\Hypertarget{struct_r_t_c___type_def_a61282fa74cede526af85fd9d20513646}\label{struct_r_t_c___type_def_a61282fa74cede526af85fd9d20513646}} 
\index{R\+T\+C\+\_\+\+Type\+Def@{R\+T\+C\+\_\+\+Type\+Def}!A\+L\+R\+M\+A\+S\+SR@{A\+L\+R\+M\+A\+S\+SR}}
\index{A\+L\+R\+M\+A\+S\+SR@{A\+L\+R\+M\+A\+S\+SR}!R\+T\+C\+\_\+\+Type\+Def@{R\+T\+C\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{A\+L\+R\+M\+A\+S\+SR}{ALRMASSR}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t A\+L\+R\+M\+A\+S\+SR}

R\+TC alarm A sub second register, Address offset\+: 0x44 \mbox{\Hypertarget{struct_r_t_c___type_def_a4808ec597e5a5fefd8a83a9127dd1aec}\label{struct_r_t_c___type_def_a4808ec597e5a5fefd8a83a9127dd1aec}} 
\index{R\+T\+C\+\_\+\+Type\+Def@{R\+T\+C\+\_\+\+Type\+Def}!B\+K\+P0R@{B\+K\+P0R}}
\index{B\+K\+P0R@{B\+K\+P0R}!R\+T\+C\+\_\+\+Type\+Def@{R\+T\+C\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{B\+K\+P0R}{BKP0R}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t B\+K\+P0R}

R\+TC backup register 0, Address offset\+: 0x50 \mbox{\Hypertarget{struct_r_t_c___type_def_af85290529fb82acef7c9fcea3718346c}\label{struct_r_t_c___type_def_af85290529fb82acef7c9fcea3718346c}} 
\index{R\+T\+C\+\_\+\+Type\+Def@{R\+T\+C\+\_\+\+Type\+Def}!B\+K\+P1R@{B\+K\+P1R}}
\index{B\+K\+P1R@{B\+K\+P1R}!R\+T\+C\+\_\+\+Type\+Def@{R\+T\+C\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{B\+K\+P1R}{BKP1R}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t B\+K\+P1R}

R\+TC backup register 1, Address offset\+: 0x54 \mbox{\Hypertarget{struct_r_t_c___type_def_aaa251a80daa57ad0bd7db75cb3b9cdec}\label{struct_r_t_c___type_def_aaa251a80daa57ad0bd7db75cb3b9cdec}} 
\index{R\+T\+C\+\_\+\+Type\+Def@{R\+T\+C\+\_\+\+Type\+Def}!B\+K\+P2R@{B\+K\+P2R}}
\index{B\+K\+P2R@{B\+K\+P2R}!R\+T\+C\+\_\+\+Type\+Def@{R\+T\+C\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{B\+K\+P2R}{BKP2R}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t B\+K\+P2R}

R\+TC backup register 2, Address offset\+: 0x58 \mbox{\Hypertarget{struct_r_t_c___type_def_a0b1eeda834c3cfd4d2c67f242f7b2a1c}\label{struct_r_t_c___type_def_a0b1eeda834c3cfd4d2c67f242f7b2a1c}} 
\index{R\+T\+C\+\_\+\+Type\+Def@{R\+T\+C\+\_\+\+Type\+Def}!B\+K\+P3R@{B\+K\+P3R}}
\index{B\+K\+P3R@{B\+K\+P3R}!R\+T\+C\+\_\+\+Type\+Def@{R\+T\+C\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{B\+K\+P3R}{BKP3R}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t B\+K\+P3R}

R\+TC backup register 3, Address offset\+: 0x5C \mbox{\Hypertarget{struct_r_t_c___type_def_ab13e106cc2eca92d1f4022df3bfdbcd7}\label{struct_r_t_c___type_def_ab13e106cc2eca92d1f4022df3bfdbcd7}} 
\index{R\+T\+C\+\_\+\+Type\+Def@{R\+T\+C\+\_\+\+Type\+Def}!B\+K\+P4R@{B\+K\+P4R}}
\index{B\+K\+P4R@{B\+K\+P4R}!R\+T\+C\+\_\+\+Type\+Def@{R\+T\+C\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{B\+K\+P4R}{BKP4R}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t B\+K\+P4R}

R\+TC backup register 4, Address offset\+: 0x60 \mbox{\Hypertarget{struct_r_t_c___type_def_a2ce7c3842792c506635bb87a21588b58}\label{struct_r_t_c___type_def_a2ce7c3842792c506635bb87a21588b58}} 
\index{R\+T\+C\+\_\+\+Type\+Def@{R\+T\+C\+\_\+\+Type\+Def}!C\+A\+LR@{C\+A\+LR}}
\index{C\+A\+LR@{C\+A\+LR}!R\+T\+C\+\_\+\+Type\+Def@{R\+T\+C\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{C\+A\+LR}{CALR}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t C\+A\+LR}

R\+TC calibration register, Address offset\+: 0x3C \mbox{\Hypertarget{struct_r_t_c___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}\label{struct_r_t_c___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}} 
\index{R\+T\+C\+\_\+\+Type\+Def@{R\+T\+C\+\_\+\+Type\+Def}!CR@{CR}}
\index{CR@{CR}!R\+T\+C\+\_\+\+Type\+Def@{R\+T\+C\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{CR}{CR}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t CR}

R\+TC control register, Address offset\+: 0x08 \mbox{\Hypertarget{struct_r_t_c___type_def_a3df0d8dfcd1ec958659ffe21eb64fa94}\label{struct_r_t_c___type_def_a3df0d8dfcd1ec958659ffe21eb64fa94}} 
\index{R\+T\+C\+\_\+\+Type\+Def@{R\+T\+C\+\_\+\+Type\+Def}!DR@{DR}}
\index{DR@{DR}!R\+T\+C\+\_\+\+Type\+Def@{R\+T\+C\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{DR}{DR}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t DR}

R\+TC date register, Address offset\+: 0x04 \mbox{\Hypertarget{struct_r_t_c___type_def_ab3c49a96815fcbee63d95e1e74f20e75}\label{struct_r_t_c___type_def_ab3c49a96815fcbee63d95e1e74f20e75}} 
\index{R\+T\+C\+\_\+\+Type\+Def@{R\+T\+C\+\_\+\+Type\+Def}!I\+SR@{I\+SR}}
\index{I\+SR@{I\+SR}!R\+T\+C\+\_\+\+Type\+Def@{R\+T\+C\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{I\+SR}{ISR}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t I\+SR}

R\+TC initialization and status register, Address offset\+: 0x0C \mbox{\Hypertarget{struct_r_t_c___type_def_ac9b4c6c5b29f3461ce3f875eea69f35b}\label{struct_r_t_c___type_def_ac9b4c6c5b29f3461ce3f875eea69f35b}} 
\index{R\+T\+C\+\_\+\+Type\+Def@{R\+T\+C\+\_\+\+Type\+Def}!P\+R\+ER@{P\+R\+ER}}
\index{P\+R\+ER@{P\+R\+ER}!R\+T\+C\+\_\+\+Type\+Def@{R\+T\+C\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{P\+R\+ER}{PRER}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t P\+R\+ER}

R\+TC prescaler register, Address offset\+: 0x10 \mbox{\Hypertarget{struct_r_t_c___type_def_ac4ac04e673b5b8320d53f7b0947db902}\label{struct_r_t_c___type_def_ac4ac04e673b5b8320d53f7b0947db902}} 
\index{R\+T\+C\+\_\+\+Type\+Def@{R\+T\+C\+\_\+\+Type\+Def}!R\+E\+S\+E\+R\+V\+E\+D1@{R\+E\+S\+E\+R\+V\+E\+D1}}
\index{R\+E\+S\+E\+R\+V\+E\+D1@{R\+E\+S\+E\+R\+V\+E\+D1}!R\+T\+C\+\_\+\+Type\+Def@{R\+T\+C\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D1}{RESERVED1}}
{\footnotesize\ttfamily uint32\+\_\+t R\+E\+S\+E\+R\+V\+E\+D1}

Reserved, Address offset\+: 0x14

Reserved, Address offset\+: 0x18 \mbox{\Hypertarget{struct_r_t_c___type_def_a4c9b972a304c0e08ca27cbe57627c496}\label{struct_r_t_c___type_def_a4c9b972a304c0e08ca27cbe57627c496}} 
\index{R\+T\+C\+\_\+\+Type\+Def@{R\+T\+C\+\_\+\+Type\+Def}!R\+E\+S\+E\+R\+V\+E\+D2@{R\+E\+S\+E\+R\+V\+E\+D2}}
\index{R\+E\+S\+E\+R\+V\+E\+D2@{R\+E\+S\+E\+R\+V\+E\+D2}!R\+T\+C\+\_\+\+Type\+Def@{R\+T\+C\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D2}{RESERVED2}}
{\footnotesize\ttfamily uint32\+\_\+t R\+E\+S\+E\+R\+V\+E\+D2}

Reserved, Address offset\+: 0x18

Reserved, Address offset\+: 0x20 \mbox{\Hypertarget{struct_r_t_c___type_def_af2b40c5e36a5e861490988275499e158}\label{struct_r_t_c___type_def_af2b40c5e36a5e861490988275499e158}} 
\index{R\+T\+C\+\_\+\+Type\+Def@{R\+T\+C\+\_\+\+Type\+Def}!R\+E\+S\+E\+R\+V\+E\+D3@{R\+E\+S\+E\+R\+V\+E\+D3}}
\index{R\+E\+S\+E\+R\+V\+E\+D3@{R\+E\+S\+E\+R\+V\+E\+D3}!R\+T\+C\+\_\+\+Type\+Def@{R\+T\+C\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D3}{RESERVED3}}
{\footnotesize\ttfamily uint32\+\_\+t R\+E\+S\+E\+R\+V\+E\+D3}

Reserved, Address offset\+: 0x20

Reserved, Address offset\+: 0x48 \mbox{\Hypertarget{struct_r_t_c___type_def_ac0018930ee9f18afda25b695b9a4ec16}\label{struct_r_t_c___type_def_ac0018930ee9f18afda25b695b9a4ec16}} 
\index{R\+T\+C\+\_\+\+Type\+Def@{R\+T\+C\+\_\+\+Type\+Def}!R\+E\+S\+E\+R\+V\+E\+D4@{R\+E\+S\+E\+R\+V\+E\+D4}}
\index{R\+E\+S\+E\+R\+V\+E\+D4@{R\+E\+S\+E\+R\+V\+E\+D4}!R\+T\+C\+\_\+\+Type\+Def@{R\+T\+C\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D4}{RESERVED4}}
{\footnotesize\ttfamily uint32\+\_\+t R\+E\+S\+E\+R\+V\+E\+D4}

Reserved, Address offset\+: 0x48

Reserved, Address offset\+: 0x4C \mbox{\Hypertarget{struct_r_t_c___type_def_adb4bebbe6b0ac5c1518bc6efb1086fd9}\label{struct_r_t_c___type_def_adb4bebbe6b0ac5c1518bc6efb1086fd9}} 
\index{R\+T\+C\+\_\+\+Type\+Def@{R\+T\+C\+\_\+\+Type\+Def}!R\+E\+S\+E\+R\+V\+E\+D5@{R\+E\+S\+E\+R\+V\+E\+D5}}
\index{R\+E\+S\+E\+R\+V\+E\+D5@{R\+E\+S\+E\+R\+V\+E\+D5}!R\+T\+C\+\_\+\+Type\+Def@{R\+T\+C\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D5}{RESERVED5}}
{\footnotesize\ttfamily uint32\+\_\+t R\+E\+S\+E\+R\+V\+E\+D5}

Reserved, Address offset\+: 0x4C \mbox{\Hypertarget{struct_r_t_c___type_def_a2372c05a6c5508e0a9adada793f68b4f}\label{struct_r_t_c___type_def_a2372c05a6c5508e0a9adada793f68b4f}} 
\index{R\+T\+C\+\_\+\+Type\+Def@{R\+T\+C\+\_\+\+Type\+Def}!S\+H\+I\+F\+TR@{S\+H\+I\+F\+TR}}
\index{S\+H\+I\+F\+TR@{S\+H\+I\+F\+TR}!R\+T\+C\+\_\+\+Type\+Def@{R\+T\+C\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{S\+H\+I\+F\+TR}{SHIFTR}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t S\+H\+I\+F\+TR}

R\+TC shift control register, Address offset\+: 0x2C \mbox{\Hypertarget{struct_r_t_c___type_def_a8a868e5e76b52ced04c536be3dee08ec}\label{struct_r_t_c___type_def_a8a868e5e76b52ced04c536be3dee08ec}} 
\index{R\+T\+C\+\_\+\+Type\+Def@{R\+T\+C\+\_\+\+Type\+Def}!S\+SR@{S\+SR}}
\index{S\+SR@{S\+SR}!R\+T\+C\+\_\+\+Type\+Def@{R\+T\+C\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{S\+SR}{SSR}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t S\+SR}

R\+TC sub second register, Address offset\+: 0x28 \mbox{\Hypertarget{struct_r_t_c___type_def_a14d03244a7fda1d94b51ae9ed144ca12}\label{struct_r_t_c___type_def_a14d03244a7fda1d94b51ae9ed144ca12}} 
\index{R\+T\+C\+\_\+\+Type\+Def@{R\+T\+C\+\_\+\+Type\+Def}!T\+A\+F\+CR@{T\+A\+F\+CR}}
\index{T\+A\+F\+CR@{T\+A\+F\+CR}!R\+T\+C\+\_\+\+Type\+Def@{R\+T\+C\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{T\+A\+F\+CR}{TAFCR}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t T\+A\+F\+CR}

R\+TC tamper and alternate function configuration register, Address offset\+: 0x40 \mbox{\Hypertarget{struct_r_t_c___type_def_a63d179b7a36a715dce7203858d3be132}\label{struct_r_t_c___type_def_a63d179b7a36a715dce7203858d3be132}} 
\index{R\+T\+C\+\_\+\+Type\+Def@{R\+T\+C\+\_\+\+Type\+Def}!TR@{TR}}
\index{TR@{TR}!R\+T\+C\+\_\+\+Type\+Def@{R\+T\+C\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{TR}{TR}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t TR}

R\+TC time register, Address offset\+: 0x00 \mbox{\Hypertarget{struct_r_t_c___type_def_abeb6fb580a8fd128182aa9ba2738ac2c}\label{struct_r_t_c___type_def_abeb6fb580a8fd128182aa9ba2738ac2c}} 
\index{R\+T\+C\+\_\+\+Type\+Def@{R\+T\+C\+\_\+\+Type\+Def}!T\+S\+DR@{T\+S\+DR}}
\index{T\+S\+DR@{T\+S\+DR}!R\+T\+C\+\_\+\+Type\+Def@{R\+T\+C\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{T\+S\+DR}{TSDR}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t T\+S\+DR}

R\+TC time stamp date register, Address offset\+: 0x34 \mbox{\Hypertarget{struct_r_t_c___type_def_a1d6c2bc4c067d6a64ef30d16a5925796}\label{struct_r_t_c___type_def_a1d6c2bc4c067d6a64ef30d16a5925796}} 
\index{R\+T\+C\+\_\+\+Type\+Def@{R\+T\+C\+\_\+\+Type\+Def}!T\+S\+S\+SR@{T\+S\+S\+SR}}
\index{T\+S\+S\+SR@{T\+S\+S\+SR}!R\+T\+C\+\_\+\+Type\+Def@{R\+T\+C\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{T\+S\+S\+SR}{TSSSR}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t T\+S\+S\+SR}

R\+TC time-\/stamp sub second register, Address offset\+: 0x38 \mbox{\Hypertarget{struct_r_t_c___type_def_a042059c8b4168681d6aecf30211dd7b8}\label{struct_r_t_c___type_def_a042059c8b4168681d6aecf30211dd7b8}} 
\index{R\+T\+C\+\_\+\+Type\+Def@{R\+T\+C\+\_\+\+Type\+Def}!T\+S\+TR@{T\+S\+TR}}
\index{T\+S\+TR@{T\+S\+TR}!R\+T\+C\+\_\+\+Type\+Def@{R\+T\+C\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{T\+S\+TR}{TSTR}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t T\+S\+TR}

R\+TC time stamp time register, Address offset\+: 0x30 \mbox{\Hypertarget{struct_r_t_c___type_def_a6204786b050eb135fabb15784698e86e}\label{struct_r_t_c___type_def_a6204786b050eb135fabb15784698e86e}} 
\index{R\+T\+C\+\_\+\+Type\+Def@{R\+T\+C\+\_\+\+Type\+Def}!W\+PR@{W\+PR}}
\index{W\+PR@{W\+PR}!R\+T\+C\+\_\+\+Type\+Def@{R\+T\+C\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{W\+PR}{WPR}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t W\+PR}

R\+TC write protection register, Address offset\+: 0x24 \mbox{\Hypertarget{struct_r_t_c___type_def_ac5b3c8be61045a304d3076d4714d29f2}\label{struct_r_t_c___type_def_ac5b3c8be61045a304d3076d4714d29f2}} 
\index{R\+T\+C\+\_\+\+Type\+Def@{R\+T\+C\+\_\+\+Type\+Def}!W\+U\+TR@{W\+U\+TR}}
\index{W\+U\+TR@{W\+U\+TR}!R\+T\+C\+\_\+\+Type\+Def@{R\+T\+C\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{W\+U\+TR}{WUTR}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t W\+U\+TR}

R\+TC wakeup timer register, Address offset\+: 0x14 

The documentation for this struct was generated from the following files\+:\begin{DoxyCompactItemize}
\item 
C\+M\+S\+I\+S/device/\hyperlink{stm32f030x6_8h}{stm32f030x6.\+h}\item 
C\+M\+S\+I\+S/device/\hyperlink{stm32f030x8_8h}{stm32f030x8.\+h}\item 
C\+M\+S\+I\+S/device/\hyperlink{stm32f030xc_8h}{stm32f030xc.\+h}\item 
C\+M\+S\+I\+S/device/\hyperlink{stm32f031x6_8h}{stm32f031x6.\+h}\item 
C\+M\+S\+I\+S/device/\hyperlink{stm32f038xx_8h}{stm32f038xx.\+h}\item 
C\+M\+S\+I\+S/device/\hyperlink{stm32f042x6_8h}{stm32f042x6.\+h}\item 
C\+M\+S\+I\+S/device/\hyperlink{stm32f048xx_8h}{stm32f048xx.\+h}\item 
C\+M\+S\+I\+S/device/\hyperlink{stm32f051x8_8h}{stm32f051x8.\+h}\item 
C\+M\+S\+I\+S/device/\hyperlink{stm32f058xx_8h}{stm32f058xx.\+h}\item 
C\+M\+S\+I\+S/device/\hyperlink{stm32f070x6_8h}{stm32f070x6.\+h}\item 
C\+M\+S\+I\+S/device/\hyperlink{stm32f070xb_8h}{stm32f070xb.\+h}\item 
C\+M\+S\+I\+S/device/\hyperlink{stm32f071xb_8h}{stm32f071xb.\+h}\item 
C\+M\+S\+I\+S/device/\hyperlink{stm32f072xb_8h}{stm32f072xb.\+h}\item 
C\+M\+S\+I\+S/device/\hyperlink{stm32f078xx_8h}{stm32f078xx.\+h}\item 
C\+M\+S\+I\+S/device/\hyperlink{stm32f091xc_8h}{stm32f091xc.\+h}\item 
C\+M\+S\+I\+S/device/\hyperlink{stm32f098xx_8h}{stm32f098xx.\+h}\end{DoxyCompactItemize}
