Warning (10268): Verilog HDL information at MAIN_CONTROL.v(33): always construct contains both blocking and non-blocking assignments File: C:/Users/gsandar/Documents/Github/PSFPGA/Practica5/MAIN_CONTROL.v Line: 33
