
----------------------------------- FullProof -----------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                      Premise(F2)
	S3= ICache[addr]={0,rS,rT,rD,0,37}                          Premise(F3)

IF	S4= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S5= PC.Out=addr                                             PC-Out(S1)
	S6= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                       Premise(F4)
	S7= ALUOut_DMMU2.Out=>ALUOut_WB.In                          Premise(F5)
	S8= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit               Premise(F6)
	S9= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                   Premise(F7)
	S10= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                    Premise(F8)
	S11= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                        Premise(F9)
	S12= FU.Bub_IF=>CU_IF.Bub                                   Premise(F10)
	S13= FU.Halt_IF=>CU_IF.Halt                                 Premise(F11)
	S14= ICache.Hit=>CU_IF.ICacheHit                            Premise(F12)
	S15= IMMU.Hit=>CU_IF.IMMUHit                                Premise(F13)
	S16= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                  Premise(F14)
	S17= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                      Premise(F15)
	S18= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                 Premise(F16)
	S19= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                     Premise(F17)
	S20= ICache.Hit=>FU.ICacheHit                               Premise(F18)
	S21= IR_DMMU1.Out=>FU.IR_DMMU1                              Premise(F19)
	S22= IR_DMMU2.Out=>FU.IR_DMMU2                              Premise(F20)
	S23= ALUOut_DMMU1.Out=>FU.InDMMU1                           Premise(F21)
	S24= IR_DMMU1.Out15_11=>FU.InDMMU1_WReg                     Premise(F22)
	S25= ALUOut_DMMU2.Out=>FU.InDMMU2                           Premise(F23)
	S26= IR_DMMU2.Out15_11=>FU.InDMMU2_WReg                     Premise(F24)
	S27= IMMU.Addr=>IAddrReg.In                                 Premise(F25)
	S28= PC.Out=>ICache.IEA                                     Premise(F26)
	S29= ICache.IEA=addr                                        Path(S5,S28)
	S30= ICache.Hit=ICacheHit(addr)                             ICache-Search(S29)
	S31= ICache.Out={0,rS,rT,rD,0,37}                           ICache-Search(S29,S3)
	S32= CU_IF.ICacheHit=ICacheHit(addr)                        Path(S30,S14)
	S33= FU.ICacheHit=ICacheHit(addr)                           Path(S30,S20)
	S34= ICache.Out=>ICacheReg.In                               Premise(F27)
	S35= ICacheReg.In={0,rS,rT,rD,0,37}                         Path(S31,S34)
	S36= PC.Out=>IMMU.IEA                                       Premise(F28)
	S37= IMMU.IEA=addr                                          Path(S5,S36)
	S38= CP0.ASID=>IMMU.PID                                     Premise(F29)
	S39= IMMU.PID=pid                                           Path(S4,S38)
	S40= IMMU.Addr={pid,addr}                                   IMMU-Search(S39,S37)
	S41= IAddrReg.In={pid,addr}                                 Path(S40,S27)
	S42= IMMU.Hit=IMMUHit(pid,addr)                             IMMU-Search(S39,S37)
	S43= CU_IF.IMMUHit=IMMUHit(pid,addr)                        Path(S42,S15)
	S44= IR_DMMU1.Out=>IR_DMMU2.In                              Premise(F30)
	S45= ICache.Out=>IR_ID.In                                   Premise(F31)
	S46= IR_ID.In={0,rS,rT,rD,0,37}                             Path(S31,S45)
	S47= ICache.Out=>IR_IMMU.In                                 Premise(F32)
	S48= IR_IMMU.In={0,rS,rT,rD,0,37}                           Path(S31,S47)
	S49= IR_DMMU2.Out=>IR_WB.In                                 Premise(F33)
	S50= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                    Premise(F34)
	S51= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                    Premise(F35)
	S52= IR_DMMU1.Out31_26=>CU_DMMU1.Op                         Premise(F36)
	S53= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                       Premise(F37)
	S54= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                    Premise(F38)
	S55= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                    Premise(F39)
	S56= IR_DMMU2.Out31_26=>CU_DMMU2.Op                         Premise(F40)
	S57= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                       Premise(F41)
	S58= IR_EX.Out20_16=>CU_EX.IRFunc1                          Premise(F42)
	S59= IR_EX.Out25_21=>CU_EX.IRFunc2                          Premise(F43)
	S60= IR_EX.Out31_26=>CU_EX.Op                               Premise(F44)
	S61= IR_EX.Out5_0=>CU_EX.IRFunc                             Premise(F45)
	S62= IR_ID.Out20_16=>CU_ID.IRFunc1                          Premise(F46)
	S63= IR_ID.Out25_21=>CU_ID.IRFunc2                          Premise(F47)
	S64= IR_ID.Out31_26=>CU_ID.Op                               Premise(F48)
	S65= IR_ID.Out5_0=>CU_ID.IRFunc                             Premise(F49)
	S66= IR_MEM.Out20_16=>CU_MEM.IRFunc1                        Premise(F50)
	S67= IR_MEM.Out25_21=>CU_MEM.IRFunc2                        Premise(F51)
	S68= IR_MEM.Out31_26=>CU_MEM.Op                             Premise(F52)
	S69= IR_MEM.Out5_0=>CU_MEM.IRFunc                           Premise(F53)
	S70= IR_WB.Out20_16=>CU_WB.IRFunc1                          Premise(F54)
	S71= IR_WB.Out25_21=>CU_WB.IRFunc2                          Premise(F55)
	S72= IR_WB.Out31_26=>CU_WB.Op                               Premise(F56)
	S73= IR_WB.Out5_0=>CU_WB.IRFunc                             Premise(F57)
	S74= CtrlA_EX=0                                             Premise(F58)
	S75= CtrlB_EX=0                                             Premise(F59)
	S76= CtrlALUOut_MEM=0                                       Premise(F60)
	S77= CtrlALUOut_DMMU1=0                                     Premise(F61)
	S78= CtrlALUOut_DMMU2=0                                     Premise(F62)
	S79= CtrlALUOut_WB=0                                        Premise(F63)
	S80= CtrlA_MEM=0                                            Premise(F64)
	S81= CtrlA_WB=0                                             Premise(F65)
	S82= CtrlB_MEM=0                                            Premise(F66)
	S83= CtrlB_WB=0                                             Premise(F67)
	S84= CtrlICache=0                                           Premise(F68)
	S85= ICache[addr]={0,rS,rT,rD,0,37}                         ICache-Hold(S3,S84)
	S86= CtrlIMMU=0                                             Premise(F69)
	S87= CtrlIR_DMMU1=0                                         Premise(F70)
	S88= CtrlIR_DMMU2=0                                         Premise(F71)
	S89= CtrlIR_EX=0                                            Premise(F72)
	S90= CtrlIR_ID=1                                            Premise(F73)
	S91= [IR_ID]={0,rS,rT,rD,0,37}                              IR_ID-Write(S46,S90)
	S92= CtrlIR_IMMU=0                                          Premise(F74)
	S93= CtrlIR_MEM=0                                           Premise(F75)
	S94= CtrlIR_WB=0                                            Premise(F76)
	S95= CtrlGPR=0                                              Premise(F77)
	S96= CtrlIAddrReg=0                                         Premise(F78)
	S97= CtrlPC=0                                               Premise(F79)
	S98= CtrlPCInc=1                                            Premise(F80)
	S99= PC[Out]=addr+4                                         PC-Inc(S1,S97,S98)
	S100= PC[CIA]=addr                                          PC-Inc(S1,S97,S98)
	S101= CtrlIMem=0                                            Premise(F81)
	S102= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                    IMem-Hold(S2,S101)
	S103= CtrlICacheReg=0                                       Premise(F82)
	S104= CtrlASIDIn=0                                          Premise(F83)
	S105= CtrlCP0=0                                             Premise(F84)
	S106= CP0[ASID]=pid                                         CP0-Hold(S0,S105)
	S107= CtrlEPCIn=0                                           Premise(F85)
	S108= CtrlExCodeIn=0                                        Premise(F86)
	S109= CtrlIRMux=0                                           Premise(F87)
	S110= GPR[rS]=a                                             Premise(F88)
	S111= GPR[rT]=b                                             Premise(F89)

ID	S112= IR_ID.Out={0,rS,rT,rD,0,37}                           IR-Out(S91)
	S113= IR_ID.Out31_26=0                                      IR-Out(S91)
	S114= IR_ID.Out25_21=rS                                     IR-Out(S91)
	S115= IR_ID.Out20_16=rT                                     IR-Out(S91)
	S116= IR_ID.Out15_11=rD                                     IR-Out(S91)
	S117= IR_ID.Out10_6=0                                       IR-Out(S91)
	S118= IR_ID.Out5_0=37                                       IR-Out(S91)
	S119= PC.Out=addr+4                                         PC-Out(S99)
	S120= PC.CIA=addr                                           PC-Out(S100)
	S121= PC.CIA31_28=addr[31:28]                               PC-Out(S100)
	S122= CP0.ASID=pid                                          CP0-Read-ASID(S106)
	S123= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F174)
	S124= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F175)
	S125= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F176)
	S126= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F177)
	S127= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F178)
	S128= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F179)
	S129= FU.Bub_IF=>CU_IF.Bub                                  Premise(F180)
	S130= FU.Halt_IF=>CU_IF.Halt                                Premise(F181)
	S131= ICache.Hit=>CU_IF.ICacheHit                           Premise(F182)
	S132= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F183)
	S133= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F184)
	S134= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F185)
	S135= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F186)
	S136= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F187)
	S137= ICache.Hit=>FU.ICacheHit                              Premise(F188)
	S138= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F189)
	S139= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F190)
	S140= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F191)
	S141= IR_DMMU1.Out15_11=>FU.InDMMU1_WReg                    Premise(F192)
	S142= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F193)
	S143= IR_DMMU2.Out15_11=>FU.InDMMU2_WReg                    Premise(F194)
	S144= IMMU.Addr=>IAddrReg.In                                Premise(F195)
	S145= PC.Out=>ICache.IEA                                    Premise(F196)
	S146= ICache.IEA=addr+4                                     Path(S119,S145)
	S147= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S146)
	S148= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S147,S131)
	S149= FU.ICacheHit=ICacheHit(addr+4)                        Path(S147,S137)
	S150= ICache.Out=>ICacheReg.In                              Premise(F197)
	S151= PC.Out=>IMMU.IEA                                      Premise(F198)
	S152= IMMU.IEA=addr+4                                       Path(S119,S151)
	S153= CP0.ASID=>IMMU.PID                                    Premise(F199)
	S154= IMMU.PID=pid                                          Path(S122,S153)
	S155= IMMU.Addr={pid,addr+4}                                IMMU-Search(S154,S152)
	S156= IAddrReg.In={pid,addr+4}                              Path(S155,S144)
	S157= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S154,S152)
	S158= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S157,S132)
	S159= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F200)
	S160= ICache.Out=>IR_ID.In                                  Premise(F201)
	S161= ICache.Out=>IR_IMMU.In                                Premise(F202)
	S162= IR_DMMU2.Out=>IR_WB.In                                Premise(F203)
	S163= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F204)
	S164= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F205)
	S165= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F206)
	S166= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F207)
	S167= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F208)
	S168= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F209)
	S169= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F210)
	S170= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F211)
	S171= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F212)
	S172= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F213)
	S173= IR_EX.Out31_26=>CU_EX.Op                              Premise(F214)
	S174= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F215)
	S175= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F216)
	S176= CU_ID.IRFunc1=rT                                      Path(S115,S175)
	S177= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F217)
	S178= CU_ID.IRFunc2=rS                                      Path(S114,S177)
	S179= IR_ID.Out31_26=>CU_ID.Op                              Premise(F218)
	S180= CU_ID.Op=0                                            Path(S113,S179)
	S181= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F219)
	S182= CU_ID.IRFunc=37                                       Path(S118,S181)
	S183= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F220)
	S184= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F221)
	S185= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F222)
	S186= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F223)
	S187= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F224)
	S188= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F225)
	S189= IR_WB.Out31_26=>CU_WB.Op                              Premise(F226)
	S190= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F227)
	S191= CtrlA_EX=1                                            Premise(F228)
	S192= CtrlB_EX=1                                            Premise(F229)
	S193= CtrlALUOut_MEM=0                                      Premise(F230)
	S194= CtrlALUOut_DMMU1=0                                    Premise(F231)
	S195= CtrlALUOut_DMMU2=0                                    Premise(F232)
	S196= CtrlALUOut_WB=0                                       Premise(F233)
	S197= CtrlA_MEM=0                                           Premise(F234)
	S198= CtrlA_WB=0                                            Premise(F235)
	S199= CtrlB_MEM=0                                           Premise(F236)
	S200= CtrlB_WB=0                                            Premise(F237)
	S201= CtrlICache=0                                          Premise(F238)
	S202= ICache[addr]={0,rS,rT,rD,0,37}                        ICache-Hold(S85,S201)
	S203= CtrlIMMU=0                                            Premise(F239)
	S204= CtrlIR_DMMU1=0                                        Premise(F240)
	S205= CtrlIR_DMMU2=0                                        Premise(F241)
	S206= CtrlIR_EX=1                                           Premise(F242)
	S207= CtrlIR_ID=0                                           Premise(F243)
	S208= [IR_ID]={0,rS,rT,rD,0,37}                             IR_ID-Hold(S91,S207)
	S209= CtrlIR_IMMU=0                                         Premise(F244)
	S210= CtrlIR_MEM=0                                          Premise(F245)
	S211= CtrlIR_WB=0                                           Premise(F246)
	S212= CtrlGPR=0                                             Premise(F247)
	S213= GPR[rS]=a                                             GPR-Hold(S110,S212)
	S214= GPR[rT]=b                                             GPR-Hold(S111,S212)
	S215= CtrlIAddrReg=0                                        Premise(F248)
	S216= CtrlPC=0                                              Premise(F249)
	S217= CtrlPCInc=0                                           Premise(F250)
	S218= PC[CIA]=addr                                          PC-Hold(S100,S217)
	S219= PC[Out]=addr+4                                        PC-Hold(S99,S216,S217)
	S220= CtrlIMem=0                                            Premise(F251)
	S221= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                    IMem-Hold(S102,S220)
	S222= CtrlICacheReg=0                                       Premise(F252)
	S223= CtrlASIDIn=0                                          Premise(F253)
	S224= CtrlCP0=0                                             Premise(F254)
	S225= CP0[ASID]=pid                                         CP0-Hold(S106,S224)
	S226= CtrlEPCIn=0                                           Premise(F255)
	S227= CtrlExCodeIn=0                                        Premise(F256)
	S228= CtrlIRMux=0                                           Premise(F257)

EX	S229= IR_ID.Out={0,rS,rT,rD,0,37}                           IR-Out(S208)
	S230= IR_ID.Out31_26=0                                      IR-Out(S208)
	S231= IR_ID.Out25_21=rS                                     IR-Out(S208)
	S232= IR_ID.Out20_16=rT                                     IR-Out(S208)
	S233= IR_ID.Out15_11=rD                                     IR-Out(S208)
	S234= IR_ID.Out10_6=0                                       IR-Out(S208)
	S235= IR_ID.Out5_0=37                                       IR-Out(S208)
	S236= PC.CIA=addr                                           PC-Out(S218)
	S237= PC.CIA31_28=addr[31:28]                               PC-Out(S218)
	S238= PC.Out=addr+4                                         PC-Out(S219)
	S239= CP0.ASID=pid                                          CP0-Read-ASID(S225)
	S240= ALU.Func=6'b000001                                    Premise(F258)
	S241= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F259)
	S242= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F260)
	S243= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F261)
	S244= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F262)
	S245= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F263)
	S246= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F264)
	S247= FU.Bub_IF=>CU_IF.Bub                                  Premise(F265)
	S248= FU.Halt_IF=>CU_IF.Halt                                Premise(F266)
	S249= ICache.Hit=>CU_IF.ICacheHit                           Premise(F267)
	S250= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F268)
	S251= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F269)
	S252= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F270)
	S253= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F271)
	S254= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F272)
	S255= ICache.Hit=>FU.ICacheHit                              Premise(F273)
	S256= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F274)
	S257= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F275)
	S258= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F276)
	S259= IR_DMMU1.Out15_11=>FU.InDMMU1_WReg                    Premise(F277)
	S260= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F278)
	S261= IR_DMMU2.Out15_11=>FU.InDMMU2_WReg                    Premise(F279)
	S262= IMMU.Addr=>IAddrReg.In                                Premise(F280)
	S263= PC.Out=>ICache.IEA                                    Premise(F281)
	S264= ICache.IEA=addr+4                                     Path(S238,S263)
	S265= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S264)
	S266= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S265,S249)
	S267= FU.ICacheHit=ICacheHit(addr+4)                        Path(S265,S255)
	S268= ICache.Out=>ICacheReg.In                              Premise(F282)
	S269= PC.Out=>IMMU.IEA                                      Premise(F283)
	S270= IMMU.IEA=addr+4                                       Path(S238,S269)
	S271= CP0.ASID=>IMMU.PID                                    Premise(F284)
	S272= IMMU.PID=pid                                          Path(S239,S271)
	S273= IMMU.Addr={pid,addr+4}                                IMMU-Search(S272,S270)
	S274= IAddrReg.In={pid,addr+4}                              Path(S273,S262)
	S275= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S272,S270)
	S276= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S275,S250)
	S277= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F285)
	S278= ICache.Out=>IR_ID.In                                  Premise(F286)
	S279= ICache.Out=>IR_IMMU.In                                Premise(F287)
	S280= IR_DMMU2.Out=>IR_WB.In                                Premise(F288)
	S281= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F289)
	S282= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F290)
	S283= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F291)
	S284= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F292)
	S285= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F293)
	S286= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F294)
	S287= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F295)
	S288= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F296)
	S289= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F297)
	S290= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F298)
	S291= IR_EX.Out31_26=>CU_EX.Op                              Premise(F299)
	S292= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F300)
	S293= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F301)
	S294= CU_ID.IRFunc1=rT                                      Path(S232,S293)
	S295= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F302)
	S296= CU_ID.IRFunc2=rS                                      Path(S231,S295)
	S297= IR_ID.Out31_26=>CU_ID.Op                              Premise(F303)
	S298= CU_ID.Op=0                                            Path(S230,S297)
	S299= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F304)
	S300= CU_ID.IRFunc=37                                       Path(S235,S299)
	S301= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F305)
	S302= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F306)
	S303= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F307)
	S304= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F308)
	S305= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F309)
	S306= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F310)
	S307= IR_WB.Out31_26=>CU_WB.Op                              Premise(F311)
	S308= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F312)
	S309= CtrlA_EX=0                                            Premise(F313)
	S310= CtrlB_EX=0                                            Premise(F314)
	S311= CtrlALUOut_MEM=1                                      Premise(F315)
	S312= CtrlALUOut_DMMU1=0                                    Premise(F316)
	S313= CtrlALUOut_DMMU2=0                                    Premise(F317)
	S314= CtrlALUOut_WB=0                                       Premise(F318)
	S315= CtrlA_MEM=0                                           Premise(F319)
	S316= CtrlA_WB=0                                            Premise(F320)
	S317= CtrlB_MEM=0                                           Premise(F321)
	S318= CtrlB_WB=0                                            Premise(F322)
	S319= CtrlICache=0                                          Premise(F323)
	S320= ICache[addr]={0,rS,rT,rD,0,37}                        ICache-Hold(S202,S319)
	S321= CtrlIMMU=0                                            Premise(F324)
	S322= CtrlIR_DMMU1=0                                        Premise(F325)
	S323= CtrlIR_DMMU2=0                                        Premise(F326)
	S324= CtrlIR_EX=0                                           Premise(F327)
	S325= CtrlIR_ID=0                                           Premise(F328)
	S326= [IR_ID]={0,rS,rT,rD,0,37}                             IR_ID-Hold(S208,S325)
	S327= CtrlIR_IMMU=0                                         Premise(F329)
	S328= CtrlIR_MEM=1                                          Premise(F330)
	S329= CtrlIR_WB=0                                           Premise(F331)
	S330= CtrlGPR=0                                             Premise(F332)
	S331= GPR[rS]=a                                             GPR-Hold(S213,S330)
	S332= GPR[rT]=b                                             GPR-Hold(S214,S330)
	S333= CtrlIAddrReg=0                                        Premise(F333)
	S334= CtrlPC=0                                              Premise(F334)
	S335= CtrlPCInc=0                                           Premise(F335)
	S336= PC[CIA]=addr                                          PC-Hold(S218,S335)
	S337= PC[Out]=addr+4                                        PC-Hold(S219,S334,S335)
	S338= CtrlIMem=0                                            Premise(F336)
	S339= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                    IMem-Hold(S221,S338)
	S340= CtrlICacheReg=0                                       Premise(F337)
	S341= CtrlASIDIn=0                                          Premise(F338)
	S342= CtrlCP0=0                                             Premise(F339)
	S343= CP0[ASID]=pid                                         CP0-Hold(S225,S342)
	S344= CtrlEPCIn=0                                           Premise(F340)
	S345= CtrlExCodeIn=0                                        Premise(F341)
	S346= CtrlIRMux=0                                           Premise(F342)

MEM	S347= IR_ID.Out={0,rS,rT,rD,0,37}                           IR-Out(S326)
	S348= IR_ID.Out31_26=0                                      IR-Out(S326)
	S349= IR_ID.Out25_21=rS                                     IR-Out(S326)
	S350= IR_ID.Out20_16=rT                                     IR-Out(S326)
	S351= IR_ID.Out15_11=rD                                     IR-Out(S326)
	S352= IR_ID.Out10_6=0                                       IR-Out(S326)
	S353= IR_ID.Out5_0=37                                       IR-Out(S326)
	S354= PC.CIA=addr                                           PC-Out(S336)
	S355= PC.CIA31_28=addr[31:28]                               PC-Out(S336)
	S356= PC.Out=addr+4                                         PC-Out(S337)
	S357= CP0.ASID=pid                                          CP0-Read-ASID(S343)
	S358= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F343)
	S359= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F344)
	S360= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F345)
	S361= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F346)
	S362= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F347)
	S363= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F348)
	S364= FU.Bub_IF=>CU_IF.Bub                                  Premise(F349)
	S365= FU.Halt_IF=>CU_IF.Halt                                Premise(F350)
	S366= ICache.Hit=>CU_IF.ICacheHit                           Premise(F351)
	S367= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F352)
	S368= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F353)
	S369= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F354)
	S370= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F355)
	S371= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F356)
	S372= ICache.Hit=>FU.ICacheHit                              Premise(F357)
	S373= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F358)
	S374= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F359)
	S375= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F360)
	S376= IR_DMMU1.Out15_11=>FU.InDMMU1_WReg                    Premise(F361)
	S377= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F362)
	S378= IR_DMMU2.Out15_11=>FU.InDMMU2_WReg                    Premise(F363)
	S379= IMMU.Addr=>IAddrReg.In                                Premise(F364)
	S380= PC.Out=>ICache.IEA                                    Premise(F365)
	S381= ICache.IEA=addr+4                                     Path(S356,S380)
	S382= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S381)
	S383= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S382,S366)
	S384= FU.ICacheHit=ICacheHit(addr+4)                        Path(S382,S372)
	S385= ICache.Out=>ICacheReg.In                              Premise(F366)
	S386= PC.Out=>IMMU.IEA                                      Premise(F367)
	S387= IMMU.IEA=addr+4                                       Path(S356,S386)
	S388= CP0.ASID=>IMMU.PID                                    Premise(F368)
	S389= IMMU.PID=pid                                          Path(S357,S388)
	S390= IMMU.Addr={pid,addr+4}                                IMMU-Search(S389,S387)
	S391= IAddrReg.In={pid,addr+4}                              Path(S390,S379)
	S392= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S389,S387)
	S393= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S392,S367)
	S394= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F369)
	S395= ICache.Out=>IR_ID.In                                  Premise(F370)
	S396= ICache.Out=>IR_IMMU.In                                Premise(F371)
	S397= IR_DMMU2.Out=>IR_WB.In                                Premise(F372)
	S398= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F373)
	S399= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F374)
	S400= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F375)
	S401= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F376)
	S402= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F377)
	S403= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F378)
	S404= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F379)
	S405= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F380)
	S406= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F381)
	S407= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F382)
	S408= IR_EX.Out31_26=>CU_EX.Op                              Premise(F383)
	S409= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F384)
	S410= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F385)
	S411= CU_ID.IRFunc1=rT                                      Path(S350,S410)
	S412= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F386)
	S413= CU_ID.IRFunc2=rS                                      Path(S349,S412)
	S414= IR_ID.Out31_26=>CU_ID.Op                              Premise(F387)
	S415= CU_ID.Op=0                                            Path(S348,S414)
	S416= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F388)
	S417= CU_ID.IRFunc=37                                       Path(S353,S416)
	S418= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F389)
	S419= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F390)
	S420= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F391)
	S421= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F392)
	S422= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F393)
	S423= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F394)
	S424= IR_WB.Out31_26=>CU_WB.Op                              Premise(F395)
	S425= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F396)
	S426= CtrlA_EX=0                                            Premise(F397)
	S427= CtrlB_EX=0                                            Premise(F398)
	S428= CtrlALUOut_MEM=0                                      Premise(F399)
	S429= CtrlALUOut_DMMU1=1                                    Premise(F400)
	S430= CtrlALUOut_DMMU2=0                                    Premise(F401)
	S431= CtrlALUOut_WB=1                                       Premise(F402)
	S432= CtrlA_MEM=0                                           Premise(F403)
	S433= CtrlA_WB=1                                            Premise(F404)
	S434= CtrlB_MEM=0                                           Premise(F405)
	S435= CtrlB_WB=1                                            Premise(F406)
	S436= CtrlICache=0                                          Premise(F407)
	S437= ICache[addr]={0,rS,rT,rD,0,37}                        ICache-Hold(S320,S436)
	S438= CtrlIMMU=0                                            Premise(F408)
	S439= CtrlIR_DMMU1=1                                        Premise(F409)
	S440= CtrlIR_DMMU2=0                                        Premise(F410)
	S441= CtrlIR_EX=0                                           Premise(F411)
	S442= CtrlIR_ID=0                                           Premise(F412)
	S443= [IR_ID]={0,rS,rT,rD,0,37}                             IR_ID-Hold(S326,S442)
	S444= CtrlIR_IMMU=0                                         Premise(F413)
	S445= CtrlIR_MEM=0                                          Premise(F414)
	S446= CtrlIR_WB=1                                           Premise(F415)
	S447= CtrlGPR=0                                             Premise(F416)
	S448= GPR[rS]=a                                             GPR-Hold(S331,S447)
	S449= GPR[rT]=b                                             GPR-Hold(S332,S447)
	S450= CtrlIAddrReg=0                                        Premise(F417)
	S451= CtrlPC=0                                              Premise(F418)
	S452= CtrlPCInc=0                                           Premise(F419)
	S453= PC[CIA]=addr                                          PC-Hold(S336,S452)
	S454= PC[Out]=addr+4                                        PC-Hold(S337,S451,S452)
	S455= CtrlIMem=0                                            Premise(F420)
	S456= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                    IMem-Hold(S339,S455)
	S457= CtrlICacheReg=0                                       Premise(F421)
	S458= CtrlASIDIn=0                                          Premise(F422)
	S459= CtrlCP0=0                                             Premise(F423)
	S460= CP0[ASID]=pid                                         CP0-Hold(S343,S459)
	S461= CtrlEPCIn=0                                           Premise(F424)
	S462= CtrlExCodeIn=0                                        Premise(F425)
	S463= CtrlIRMux=0                                           Premise(F426)

WB	S464= IR_ID.Out={0,rS,rT,rD,0,37}                           IR-Out(S443)
	S465= IR_ID.Out31_26=0                                      IR-Out(S443)
	S466= IR_ID.Out25_21=rS                                     IR-Out(S443)
	S467= IR_ID.Out20_16=rT                                     IR-Out(S443)
	S468= IR_ID.Out15_11=rD                                     IR-Out(S443)
	S469= IR_ID.Out10_6=0                                       IR-Out(S443)
	S470= IR_ID.Out5_0=37                                       IR-Out(S443)
	S471= PC.CIA=addr                                           PC-Out(S453)
	S472= PC.CIA31_28=addr[31:28]                               PC-Out(S453)
	S473= PC.Out=addr+4                                         PC-Out(S454)
	S474= CP0.ASID=pid                                          CP0-Read-ASID(S460)
	S475= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F595)
	S476= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F596)
	S477= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F597)
	S478= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F598)
	S479= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F599)
	S480= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F600)
	S481= FU.Bub_IF=>CU_IF.Bub                                  Premise(F601)
	S482= FU.Halt_IF=>CU_IF.Halt                                Premise(F602)
	S483= ICache.Hit=>CU_IF.ICacheHit                           Premise(F603)
	S484= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F604)
	S485= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F605)
	S486= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F606)
	S487= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F607)
	S488= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F608)
	S489= ICache.Hit=>FU.ICacheHit                              Premise(F609)
	S490= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F610)
	S491= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F611)
	S492= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F612)
	S493= IR_DMMU1.Out15_11=>FU.InDMMU1_WReg                    Premise(F613)
	S494= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F614)
	S495= IR_DMMU2.Out15_11=>FU.InDMMU2_WReg                    Premise(F615)
	S496= IMMU.Addr=>IAddrReg.In                                Premise(F616)
	S497= PC.Out=>ICache.IEA                                    Premise(F617)
	S498= ICache.IEA=addr+4                                     Path(S473,S497)
	S499= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S498)
	S500= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S499,S483)
	S501= FU.ICacheHit=ICacheHit(addr+4)                        Path(S499,S489)
	S502= ICache.Out=>ICacheReg.In                              Premise(F618)
	S503= PC.Out=>IMMU.IEA                                      Premise(F619)
	S504= IMMU.IEA=addr+4                                       Path(S473,S503)
	S505= CP0.ASID=>IMMU.PID                                    Premise(F620)
	S506= IMMU.PID=pid                                          Path(S474,S505)
	S507= IMMU.Addr={pid,addr+4}                                IMMU-Search(S506,S504)
	S508= IAddrReg.In={pid,addr+4}                              Path(S507,S496)
	S509= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S506,S504)
	S510= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S509,S484)
	S511= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F621)
	S512= ICache.Out=>IR_ID.In                                  Premise(F622)
	S513= ICache.Out=>IR_IMMU.In                                Premise(F623)
	S514= IR_DMMU2.Out=>IR_WB.In                                Premise(F624)
	S515= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F625)
	S516= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F626)
	S517= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F627)
	S518= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F628)
	S519= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F629)
	S520= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F630)
	S521= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F631)
	S522= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F632)
	S523= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F633)
	S524= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F634)
	S525= IR_EX.Out31_26=>CU_EX.Op                              Premise(F635)
	S526= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F636)
	S527= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F637)
	S528= CU_ID.IRFunc1=rT                                      Path(S467,S527)
	S529= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F638)
	S530= CU_ID.IRFunc2=rS                                      Path(S466,S529)
	S531= IR_ID.Out31_26=>CU_ID.Op                              Premise(F639)
	S532= CU_ID.Op=0                                            Path(S465,S531)
	S533= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F640)
	S534= CU_ID.IRFunc=37                                       Path(S470,S533)
	S535= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F641)
	S536= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F642)
	S537= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F643)
	S538= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F644)
	S539= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F645)
	S540= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F646)
	S541= IR_WB.Out31_26=>CU_WB.Op                              Premise(F647)
	S542= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F648)
	S543= CtrlA_EX=0                                            Premise(F649)
	S544= CtrlB_EX=0                                            Premise(F650)
	S545= CtrlALUOut_MEM=0                                      Premise(F651)
	S546= CtrlALUOut_DMMU1=0                                    Premise(F652)
	S547= CtrlALUOut_DMMU2=0                                    Premise(F653)
	S548= CtrlALUOut_WB=0                                       Premise(F654)
	S549= CtrlA_MEM=0                                           Premise(F655)
	S550= CtrlA_WB=0                                            Premise(F656)
	S551= CtrlB_MEM=0                                           Premise(F657)
	S552= CtrlB_WB=0                                            Premise(F658)
	S553= CtrlICache=0                                          Premise(F659)
	S554= ICache[addr]={0,rS,rT,rD,0,37}                        ICache-Hold(S437,S553)
	S555= CtrlIMMU=0                                            Premise(F660)
	S556= CtrlIR_DMMU1=0                                        Premise(F661)
	S557= CtrlIR_DMMU2=0                                        Premise(F662)
	S558= CtrlIR_EX=0                                           Premise(F663)
	S559= CtrlIR_ID=0                                           Premise(F664)
	S560= [IR_ID]={0,rS,rT,rD,0,37}                             IR_ID-Hold(S443,S559)
	S561= CtrlIR_IMMU=0                                         Premise(F665)
	S562= CtrlIR_MEM=0                                          Premise(F666)
	S563= CtrlIR_WB=0                                           Premise(F667)
	S564= CtrlGPR=1                                             Premise(F668)
	S565= CtrlIAddrReg=0                                        Premise(F669)
	S566= CtrlPC=0                                              Premise(F670)
	S567= CtrlPCInc=0                                           Premise(F671)
	S568= PC[CIA]=addr                                          PC-Hold(S453,S567)
	S569= PC[Out]=addr+4                                        PC-Hold(S454,S566,S567)
	S570= CtrlIMem=0                                            Premise(F672)
	S571= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                    IMem-Hold(S456,S570)
	S572= CtrlICacheReg=0                                       Premise(F673)
	S573= CtrlASIDIn=0                                          Premise(F674)
	S574= CtrlCP0=0                                             Premise(F675)
	S575= CP0[ASID]=pid                                         CP0-Hold(S460,S574)
	S576= CtrlEPCIn=0                                           Premise(F676)
	S577= CtrlExCodeIn=0                                        Premise(F677)
	S578= CtrlIRMux=0                                           Premise(F678)

POST	S554= ICache[addr]={0,rS,rT,rD,0,37}                        ICache-Hold(S437,S553)
	S560= [IR_ID]={0,rS,rT,rD,0,37}                             IR_ID-Hold(S443,S559)
	S568= PC[CIA]=addr                                          PC-Hold(S453,S567)
	S569= PC[Out]=addr+4                                        PC-Hold(S454,S566,S567)
	S571= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                    IMem-Hold(S456,S570)
	S575= CP0[ASID]=pid                                         CP0-Hold(S460,S574)

