$date
	Sun Oct 23 03:28:33 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#373870
b101 &
b101 %
1$
b101 !
1"
#373871
0"
#373874
b10000 &
b10000 %
#373878
b1000 &
b1000 %
#373882
b100 &
b100 %
#373886
b10 &
b10 %
#373890
b1 &
b1 %
1#
#373894
b0 &
0#
b0 %
0$
#1323736
b10 !
1"
#1323738
b10 &
b10 %
1$
#1323739
0"
#1323742
b1 &
1#
b1 %
#1323746
b0 &
b0 %
0#
0$
#2369067
b10110 !
1"
#2369070
b10110 &
b10110 %
1$
#2369071
0"
#2369074
b1011 &
b1011 %
#2369078
b100010 &
b100010 %
#2369082
b10001 &
b10001 %
#2369086
b110100 &
b110100 %
#2369090
b11010 &
b11010 %
#2369094
b1101 &
b1101 %
#2369098
b101000 &
b101000 %
#2369102
b10100 &
b10100 %
#2369106
b1010 &
b1010 %
#2369110
b101 &
b101 %
#2369114
b10000 &
b10000 %
#2369118
b1000 &
b1000 %
#2369122
b100 &
b100 %
#2369126
b10 &
b10 %
#2369130
b1 &
b1 %
1#
#2369134
b0 &
0#
b0 %
0$
#4500012
