# Loading project riscv_abs
cd /home/stefano/Desktop/isa_lab3/riscv_abs/sim
# reading /home/stefano/intelFPGA/20.1/modelsim_ase/linuxaloem/../modelsim.ini
# Loading project riscv_abs
# Compile of absolute_value.vhd was successful.
# Compile of add_sub.vhd was successful.
# Compile of alu.vhd was successful.
# Compile of alu_control.vhd was successful.
# Compile of barrel_shifter.vhd was successful.
# Compile of control.vhd was successful.
# Compile of dec_5to32.vhd was successful.
# Compile of decode_stage.vhd was successful.
# Compile of decode_stage_control.vhd was successful.
# Compile of execute_stage.vhd was successful.
# Compile of execute_stage_control.vhd was successful.
# Compile of fetch_stage.vhd was successful.
# Compile of forwarding_unit.vhd was successful.
# Compile of hazard_unit.vhd was successful.
# Compile of immediate_generator.vhd was successful.
# Compile of mem_stage.vhd was successful.
# Compile of mem_stage_control.vhd was successful.
# Compile of mux_2to1.vhd was successful.
# Compile of mux_2to1_bit.vhd was successful.
# Compile of mux_2to1_stall.vhd was successful.
# Compile of mux_4to1.vhd was successful.
# Compile of mux_32to1.vhd was successful.
# Compile of param_pkg.vhd was successful.
# Compile of ram.vhd was successful with warnings.
# Compile of reg.vhd was successful.
# Compile of reg_file.vhd was successful.
# Compile of reg_regfile.vhd was successful.
# Compile of RV32I.vhd was successful.
# Compile of RV32I_control.vhd was successful.
# Compile of unary_AND.vhd was successful.
# Compile of wb_stage.vhd was successful.
# Compile of RV32I_tb.vhd was successful.
# 32 compiles, 0 failed with no errors.
vsim work.rv32i_tb -t ns
# vsim work.rv32i_tb -t ns 
# Start time: 00:03:00 on Feb 10,2022
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_textio(body)
# Loading work.rv32i_tb(arch)
# Loading work.rv32i(str)
# Loading work.fetch_stage(str)
# Loading work.reg(arch)
# Loading work.mux_2to1(arch)
# Loading work.decode_stage(str)
# Loading work.param_pkg
# Loading work.reg_file(arch)
# Loading work.dec_5to32(arch)
# Loading work.mux_32to1(arch)
# Loading work.immediate_generator(str)
# Loading work.execute_stage(str)
# Loading work.alu(str)
# Loading work.add_sub(str)
# Loading work.barrel_shifter(str)
# Loading work.mux_2to1_bit(str)
# Loading work.unary_and(str)
# Loading work.mux_4to1(str)
# Loading work.absolute_value(str)
# Loading work.mem_stage(str)
# Loading work.wb_stage(str)
# Loading work.rv32i_control(str)
# Loading work.decode_stage_control(str)
# Loading work.control(str)
# Loading work.hazard_unit(str)
# Loading work.mux_2to1_stall(str)
# Loading work.execute_stage_control(str)
# Loading work.alu_control(str)
# Loading work.forwarding_unit(str)
# Loading work.mem_stage_control(str)
# Loading work.ram(rtl)
# WARNING: No extended dataflow license exists
do scripts/wave.do
run 10 us
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /rv32i_tb
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /rv32i_tb
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /rv32i_tb
