{"vcs1":{"timestamp_begin":1680372249.617662601, "rt":0.96, "ut":0.22, "st":0.14}}
{"vcselab":{"timestamp_begin":1680372250.608807230, "rt":1.92, "ut":0.21, "st":0.09}}
{"link":{"timestamp_begin":1680372252.553325534, "rt":0.75, "ut":0.08, "st":0.11}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1680372249.322744759}
{"VCS_COMP_START_TIME": 1680372249.322744759}
{"VCS_COMP_END_TIME": 1680372254.835348208}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 339584}}
{"stitch_vcselab": {"peak_mem": 239012}}
