#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Mon Mar 20 15:45:18 2017
# Process ID: 7117
# Current directory: /home/nikolas/Git_Repos/Code-Projects/vivado_projects/Oled_test/test_system.runs/system_rst_ps7_0_100M_0_synth_1
# Command line: vivado -log system_rst_ps7_0_100M_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_rst_ps7_0_100M_0.tcl
# Log file: /home/nikolas/Git_Repos/Code-Projects/vivado_projects/Oled_test/test_system.runs/system_rst_ps7_0_100M_0_synth_1/system_rst_ps7_0_100M_0.vds
# Journal file: /home/nikolas/Git_Repos/Code-Projects/vivado_projects/Oled_test/test_system.runs/system_rst_ps7_0_100M_0_synth_1/vivado.jou
#-----------------------------------------------------------
source system_rst_ps7_0_100M_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1063.566 ; gain = 133.086 ; free physical = 1774 ; free virtual = 8432
INFO: [Synth 8-638] synthesizing module 'system_rst_ps7_0_100M_0' [/home/nikolas/Git_Repos/Code-Projects/vivado_projects/Oled_test/test_system.srcs/sources_1/bd/system/ip/system_rst_ps7_0_100M_0/synth/system_rst_ps7_0_100M_0.vhd:71]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [/home/nikolas/Git_Repos/Code-Projects/vivado_projects/Oled_test/test_system.srcs/sources_1/bd/system/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-638] synthesizing module 'lpf' [/home/nikolas/Git_Repos/Code-Projects/vivado_projects/Oled_test/test_system.srcs/sources_1/bd/system/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'SRL16' [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43312]
INFO: [Synth 8-256] done synthesizing module 'SRL16' (1#1) [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43312]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [/home/nikolas/Git_Repos/Code-Projects/vivado_projects/Oled_test/test_system.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (2#1) [/home/nikolas/Git_Repos/Code-Projects/vivado_projects/Oled_test/test_system.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (3#1) [/home/nikolas/Git_Repos/Code-Projects/vivado_projects/Oled_test/test_system.srcs/sources_1/bd/system/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [/home/nikolas/Git_Repos/Code-Projects/vivado_projects/Oled_test/test_system.srcs/sources_1/bd/system/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [/home/nikolas/Git_Repos/Code-Projects/vivado_projects/Oled_test/test_system.srcs/sources_1/bd/system/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (4#1) [/home/nikolas/Git_Repos/Code-Projects/vivado_projects/Oled_test/test_system.srcs/sources_1/bd/system/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (5#1) [/home/nikolas/Git_Repos/Code-Projects/vivado_projects/Oled_test/test_system.srcs/sources_1/bd/system/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (6#1) [/home/nikolas/Git_Repos/Code-Projects/vivado_projects/Oled_test/test_system.srcs/sources_1/bd/system/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'system_rst_ps7_0_100M_0' (7#1) [/home/nikolas/Git_Repos/Code-Projects/vivado_projects/Oled_test/test_system.srcs/sources_1/bd/system/ip/system_rst_ps7_0_100M_0/synth/system_rst_ps7_0_100M_0.vhd:71]
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1105.035 ; gain = 174.555 ; free physical = 1674 ; free virtual = 8334
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1105.035 ; gain = 174.555 ; free physical = 1653 ; free virtual = 8313
INFO: [Device 21-403] Loading part xc7z020clg484-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1449.559 ; gain = 0.000 ; free physical = 1044 ; free virtual = 7724
Finished Constraint Validation : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1449.559 ; gain = 519.078 ; free physical = 933 ; free virtual = 7614
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1449.559 ; gain = 519.078 ; free physical = 933 ; free virtual = 7614
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1449.559 ; gain = 519.078 ; free physical = 933 ; free virtual = 7614
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1449.559 ; gain = 519.078 ; free physical = 933 ; free virtual = 7614
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1449.559 ; gain = 519.078 ; free physical = 933 ; free virtual = 7616
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 1449.559 ; gain = 519.078 ; free physical = 895 ; free virtual = 7585
Finished Timing Optimization : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 1449.559 ; gain = 519.078 ; free physical = 895 ; free virtual = 7585
Finished Technology Mapping : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 1449.559 ; gain = 519.078 ; free physical = 895 ; free virtual = 7585
Finished IO Insertion : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 1449.559 ; gain = 519.078 ; free physical = 895 ; free virtual = 7585
Finished Renaming Generated Instances : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 1449.559 ; gain = 519.078 ; free physical = 895 ; free virtual = 7585
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 1449.559 ; gain = 519.078 ; free physical = 895 ; free virtual = 7585
Finished Renaming Generated Ports : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 1449.559 ; gain = 519.078 ; free physical = 895 ; free virtual = 7585
Finished Handling Custom Attributes : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 1449.559 ; gain = 519.078 ; free physical = 895 ; free virtual = 7585
Finished Renaming Generated Nets : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 1449.559 ; gain = 519.078 ; free physical = 895 ; free virtual = 7585

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |LUT1  |     5|
|2     |LUT2  |     9|
|3     |LUT3  |     1|
|4     |LUT4  |     6|
|5     |LUT5  |     3|
|6     |LUT6  |     1|
|7     |SRL16 |     1|
|8     |FDR   |     8|
|9     |FDRE  |    28|
|10    |FDSE  |     4|
+------+------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 1449.559 ; gain = 519.078 ; free physical = 895 ; free virtual = 7585
synth_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 1449.566 ; gain = 451.582 ; free physical = 877 ; free virtual = 7570
