# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do riscv_testtop_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/mikelee/Documents/ECE385/final {C:/Users/mikelee/Documents/ECE385/final/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:59:03 on May 11,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/mikelee/Documents/ECE385/final" C:/Users/mikelee/Documents/ECE385/final/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 18:59:03 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/mikelee/Documents/ECE385/final {C:/Users/mikelee/Documents/ECE385/final/definitions.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:59:03 on May 11,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/mikelee/Documents/ECE385/final" C:/Users/mikelee/Documents/ECE385/final/definitions.sv 
# End time: 18:59:03 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/mikelee/Documents/ECE385/final {C:/Users/mikelee/Documents/ECE385/final/datapath.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:59:03 on May 11,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/mikelee/Documents/ECE385/final" C:/Users/mikelee/Documents/ECE385/final/datapath.sv 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 18:59:03 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/mikelee/Documents/ECE385/final {C:/Users/mikelee/Documents/ECE385/final/test_memory.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:59:03 on May 11,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/mikelee/Documents/ECE385/final" C:/Users/mikelee/Documents/ECE385/final/test_memory.sv 
# -- Compiling module test_memory
# 
# Top level modules:
# 	test_memory
# End time: 18:59:03 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/mikelee/Documents/ECE385/final {C:/Users/mikelee/Documents/ECE385/final/synchronizer.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:59:03 on May 11,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/mikelee/Documents/ECE385/final" C:/Users/mikelee/Documents/ECE385/final/synchronizer.sv 
# -- Compiling module sync
# -- Compiling module sync_r0
# -- Compiling module sync_r1
# 
# Top level modules:
# 	sync
# 	sync_r0
# 	sync_r1
# End time: 18:59:03 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/mikelee/Documents/ECE385/final {C:/Users/mikelee/Documents/ECE385/final/RISCV_Opcode_Constants.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:59:04 on May 11,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/mikelee/Documents/ECE385/final" C:/Users/mikelee/Documents/ECE385/final/RISCV_Opcode_Constants.sv 
# -- Compiling package RISCV_Opcode_Constants
# 
# Top level modules:
# 	--none--
# End time: 18:59:04 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/mikelee/Documents/ECE385/final {C:/Users/mikelee/Documents/ECE385/final/registerfile.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:59:04 on May 11,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/mikelee/Documents/ECE385/final" C:/Users/mikelee/Documents/ECE385/final/registerfile.sv 
# -- Compiling module registerfile
# 
# Top level modules:
# 	registerfile
# End time: 18:59:04 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/mikelee/Documents/ECE385/final {C:/Users/mikelee/Documents/ECE385/final/reg_32.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:59:04 on May 11,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/mikelee/Documents/ECE385/final" C:/Users/mikelee/Documents/ECE385/final/reg_32.sv 
# -- Compiling module reg_32
# 
# Top level modules:
# 	reg_32
# End time: 18:59:04 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/mikelee/Documents/ECE385/final {C:/Users/mikelee/Documents/ECE385/final/mux_2x1.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:59:04 on May 11,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/mikelee/Documents/ECE385/final" C:/Users/mikelee/Documents/ECE385/final/mux_2x1.sv 
# -- Compiling module mux_2x1
# -- Compiling module mux_4x1
# 
# Top level modules:
# 	mux_2x1
# 	mux_4x1
# End time: 18:59:04 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/mikelee/Documents/ECE385/final {C:/Users/mikelee/Documents/ECE385/final/mem2IO.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:59:04 on May 11,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/mikelee/Documents/ECE385/final" C:/Users/mikelee/Documents/ECE385/final/mem2IO.sv 
# -- Compiling module mem2IO
# 
# Top level modules:
# 	mem2IO
# End time: 18:59:04 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/mikelee/Documents/ECE385/final {C:/Users/mikelee/Documents/ECE385/final/instruction_decoder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:59:04 on May 11,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/mikelee/Documents/ECE385/final" C:/Users/mikelee/Documents/ECE385/final/instruction_decoder.sv 
# -- Compiling module instruction_decoder
# 
# Top level modules:
# 	instruction_decoder
# End time: 18:59:04 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/mikelee/Documents/ECE385/final {C:/Users/mikelee/Documents/ECE385/final/control_transfer.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:59:04 on May 11,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/mikelee/Documents/ECE385/final" C:/Users/mikelee/Documents/ECE385/final/control_transfer.sv 
# -- Compiling module control_transfer
# 
# Top level modules:
# 	control_transfer
# End time: 18:59:04 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/mikelee/Documents/ECE385/final {C:/Users/mikelee/Documents/ECE385/final/alu_control.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:59:04 on May 11,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/mikelee/Documents/ECE385/final" C:/Users/mikelee/Documents/ECE385/final/alu_control.sv 
# -- Compiling module alu_control
# 
# Top level modules:
# 	alu_control
# End time: 18:59:04 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/mikelee/Documents/ECE385/final {C:/Users/mikelee/Documents/ECE385/final/alu.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:59:04 on May 11,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/mikelee/Documents/ECE385/final" C:/Users/mikelee/Documents/ECE385/final/alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 18:59:04 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/mikelee/Documents/ECE385/final {C:/Users/mikelee/Documents/ECE385/final/riscV.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:59:04 on May 11,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/mikelee/Documents/ECE385/final" C:/Users/mikelee/Documents/ECE385/final/riscV.sv 
# -- Compiling module riscV
# 
# Top level modules:
# 	riscV
# End time: 18:59:04 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/mikelee/Documents/ECE385/final {C:/Users/mikelee/Documents/ECE385/final/memory_contents.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:59:04 on May 11,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/mikelee/Documents/ECE385/final" C:/Users/mikelee/Documents/ECE385/final/memory_contents.sv 
# -- Compiling package RISCV_Opcode_Constants
# -- Compiling package memory_contents_sv_unit
# -- Importing package RISCV_Opcode_Constants
# -- Compiling module memory_parser
# 
# Top level modules:
# 	memory_parser
# End time: 18:59:04 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/mikelee/Documents/ECE385/final {C:/Users/mikelee/Documents/ECE385/final/immediate_generator.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:59:05 on May 11,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/mikelee/Documents/ECE385/final" C:/Users/mikelee/Documents/ECE385/final/immediate_generator.sv 
# -- Compiling module immediate_generator
# 
# Top level modules:
# 	immediate_generator
# End time: 18:59:05 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/mikelee/Documents/ECE385/final {C:/Users/mikelee/Documents/ECE385/final/control.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:59:05 on May 11,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/mikelee/Documents/ECE385/final" C:/Users/mikelee/Documents/ECE385/final/control.sv 
# -- Compiling module control
# 
# Top level modules:
# 	control
# End time: 18:59:05 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/mikelee/Documents/ECE385/final {C:/Users/mikelee/Documents/ECE385/final/riscv_testtop.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:59:05 on May 11,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/mikelee/Documents/ECE385/final" C:/Users/mikelee/Documents/ECE385/final/riscv_testtop.sv 
# -- Compiling module riscv_testtop
# 
# Top level modules:
# 	riscv_testtop
# End time: 18:59:05 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/mikelee/Documents/ECE385/final {C:/Users/mikelee/Documents/ECE385/final/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:59:05 on May 11,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/mikelee/Documents/ECE385/final" C:/Users/mikelee/Documents/ECE385/final/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 18:59:05 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  testbench
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 18:59:05 on May 11,2022
# Loading sv_std.std
# Loading work.testbench
# Loading work.riscv_testtop
# Loading work.riscV
# Loading work.HexDriver
# Loading work.datapath
# Loading work.immediate_generator
# Loading work.alu
# Loading work.mux_2x1
# Loading work.mux_4x1
# Loading work.registerfile
# Loading work.reg_32
# Loading work.instruction_decoder
# Loading work.mem2IO
# Loading work.control
# Loading work.alu_control
# Loading work.control_transfer
# Loading work.test_memory
# Loading work.RISCV_Opcode_Constants
# Loading work.memory_contents_sv_unit
# Loading work.memory_parser
# Loading work.sync
# ** Warning: (vsim-3015) C:/Users/mikelee/Documents/ECE385/final/datapath.sv(67): [PCDPC] - Port size (32) does not match connection size (1) for port 'D'. The port definition is at: C:/Users/mikelee/Documents/ECE385/final/mux_2x1.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/test/riscv/d0/writeback_mux File: C:/Users/mikelee/Documents/ECE385/final/mux_2x1.sv
# ** Warning: (vsim-3017) C:/Users/mikelee/Documents/ECE385/final/datapath.sv(81): [TFMPC] - Too few port connections. Expected 6, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/test/riscv/d0/PCMUX File: C:/Users/mikelee/Documents/ECE385/final/mux_2x1.sv
# ** Warning: (vsim-3015) C:/Users/mikelee/Documents/ECE385/final/datapath.sv(81): [PCDPC] - Port size (2) does not match connection size (1) for port 'S'. The port definition is at: C:/Users/mikelee/Documents/ECE385/final/mux_2x1.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/test/riscv/d0/PCMUX File: C:/Users/mikelee/Documents/ECE385/final/mux_2x1.sv
# ** Warning: (vsim-3722) C:/Users/mikelee/Documents/ECE385/final/datapath.sv(81): [TFMPC] - Missing connection for port 'D'.
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 50000 ns
# End time: 14:41:28 on Feb 01,2023, Elapsed time: 6379:42:23
# Errors: 0, Warnings: 4
