#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000002dd94587780 .scope module, "clk_divider_tb" "clk_divider_tb" 2 4;
 .timescale -6 -9;
v000002dd9454dab0_0 .var "clk_in", 0 0;
v000002dd9454db50_0 .net "clk_out", 0 0, v000002dd945468b0_0;  1 drivers
v000002dd94592c20_0 .var "rst", 0 0;
S_000002dd9454d7e0 .scope module, "DUT" "clk_divider" 2 14, 3 2 0, S_000002dd94587780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 1 "clk_out";
P_000002dd9454bf40 .param/l "DIV" 0 3 4, +C4<00000000000000000000000000001010>;
P_000002dd9454bf78 .param/l "TC" 1 3 11, +C4<00000000000000000000000000000100>;
L_000002dd945df868 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000002dd94546690_0 .net/2s *"_ivl_0", 31 0, L_000002dd945df868;  1 drivers
v000002dd94546470_0 .net "clk_in", 0 0, v000002dd9454dab0_0;  1 drivers
v000002dd945468b0_0 .var "clk_out", 0 0;
v000002dd94546ad0_0 .var/i "count", 31 0;
v000002dd9454d970_0 .net "rst", 0 0, v000002dd94592c20_0;  1 drivers
v000002dd9454da10_0 .net "terminate", 0 0, L_000002dd94592cc0;  1 drivers
E_000002dd94585360 .event posedge, v000002dd94546470_0;
L_000002dd94592cc0 .cmp/eq 32, v000002dd94546ad0_0, L_000002dd945df868;
    .scope S_000002dd9454d7e0;
T_0 ;
    %wait E_000002dd94585360;
    %load/vec4 v000002dd9454d970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002dd94546ad0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002dd945468b0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000002dd9454da10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002dd94546ad0_0, 0;
    %load/vec4 v000002dd945468b0_0;
    %inv;
    %assign/vec4 v000002dd945468b0_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v000002dd94546ad0_0;
    %addi 1, 0, 32;
    %assign/vec4 v000002dd94546ad0_0, 0;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000002dd94587780;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002dd9454dab0_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_000002dd94587780;
T_2 ;
    %delay 500000, 0;
    %load/vec4 v000002dd9454dab0_0;
    %inv;
    %store/vec4 v000002dd9454dab0_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_000002dd94587780;
T_3 ;
    %vpi_call 2 27 "$dumpfile", "clk_divider.vcd" {0 0 0};
    %vpi_call 2 28 "$dumpvars", 32'sb00000000000000000000000000000000, S_000002dd94587780 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002dd94592c20_0, 0, 1;
    %delay 2000000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002dd94592c20_0, 0, 1;
    %delay 60000000, 0;
    %vpi_call 2 37 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "clk_divider_tb.v";
    "clk_divider.v";
