# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Cvicenie_3.srcs/sources_1/new/de_mux_2bit_4to1.vhd" \
"../../../../Cvicenie_3.srcs/sim_1/new/tb_mux_2bit_4to1.vhd" \

# Do not sort compile order
nosort
