<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>ib.edu.ar</spirit:vendor>
  <spirit:library>frame_clk_wiz</spirit:library>
  <spirit:name>frame_clk_wiz</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>reset</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>reset</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>fifo_wr_clk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>fifo_wr_clk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.FIFO_WR_CLK.ASSOCIATED_RESET">reset</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>clk_to_preproc</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>clk_to_preproc</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.CLK_TO_PREPROC.ASSOCIATED_RESET">reset</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>clk_to_counter</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>clk_to_counter</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.CLK_TO_COUNTER.ASSOCIATED_RESET">reset</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>clk_in1</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>clk_in1</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.CLK_IN1.ASSOCIATED_RESET">reset</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>clk_to_debug</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>clk_to_debug</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.CLK_TO_DEBUG.ASSOCIATED_RESET">reset</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>VHDL</spirit:language>
        <spirit:modelName>frame_clk_wiz</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_xilinx_com_ip_clk_wiz_6_0__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>d5fd2827</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>VHDL</spirit:language>
        <spirit:modelName>frame_clk_wiz</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_xilinx_com_ip_clk_wiz_6_0__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>d5fd2827</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_implementation</spirit:name>
        <spirit:displayName>Implementation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:implementation</spirit:envIdentifier>
        <spirit:modelName>frame_clk_wiz</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_implementation_xilinx_com_ip_clk_wiz_6_0__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_implementation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>a29142d6</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>f92e9879</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>clk_to_preproc</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>fifo_wr_clk</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>clk_to_counter</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>clk_to_debug</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>reset</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>locked</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>clk_in1</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
  </spirit:model>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/clk_wiz_0/clk_wiz_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/frame_clk_wiz.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_8a049a90</spirit:userFileType>
        <spirit:logicalName>frame_clk_wiz</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_xilinx_com_ip_clk_wiz_6_0__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xsi:type="xilinx:componentRefType" xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="clk_wiz" xilinx:version="6.0">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/clk_wiz_0/clk_wiz_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/frame_clk_wiz.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>frame_clk_wiz</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_xilinx_com_ip_clk_wiz_6_0__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="clk_wiz" xilinx:version="6.0">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_implementation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/clk_wiz_0/clk_wiz_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_implementation_xilinx_com_ip_clk_wiz_6_0__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="clk_wiz" xilinx:version="6.0">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/frame_clk_wiz_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_f92e9879</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>Frame clocking wizard for CIAA-ACC/AD9249 acquisition system</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">frame_clk_wiz_v1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Production">zynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintex7</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>/UserIP</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>Frame Clocking Wizard</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:xpmLibraries>
        <xilinx:xpmLibrary>XPM_CDC</xilinx:xpmLibrary>
      </xilinx:xpmLibraries>
      <xilinx:vendorDisplayName>Instituto Balseiro</xilinx:vendorDisplayName>
      <xilinx:vendorURL>https://www.ib.edu.ar</xilinx:vendorURL>
      <xilinx:coreRevision>2</xilinx:coreRevision>
      <xilinx:upgrades>
        <xilinx:canUpgradeFrom>Emtech:transceiver_xku:frame_clk_wiz:1.0</xilinx:canUpgradeFrom>
      </xilinx:upgrades>
      <xilinx:coreCreationDateTime>2020-11-11T13:25:10Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41bb3779_ARCHIVE_LOCATION">/home/jiqdc/Documents/PI/PIQuinteros_repo/VHDL/lib/frame_clk_wiz</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15c2faa8_ARCHIVE_LOCATION">/home/jiqdc/Documents/PI/PIQuinteros_repo/VHDL/lib/frame_clk_wiz</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18fcc978_ARCHIVE_LOCATION">/home/jiqdc/Documents/PI/PIQuinteros_repo/VHDL/lib/frame_clk_wiz</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d360d00_ARCHIVE_LOCATION">/home/jiqdc/Documents/PI/PIQuinteros_repo/VHDL/lib/frame_clk_wiz</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@708dcdc5_ARCHIVE_LOCATION">/home/jiqdc/Documents/PI/PIQuinteros_repo/VHDL/lib/frame_clk_wiz</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ec0627c_ARCHIVE_LOCATION">/home/jiqdc/Documents/PI/PIQuinteros_repo/VHDL/lib/frame_clk_wiz</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a10db41_ARCHIVE_LOCATION">/home/jiqdc/Documents/PI/PIQuinteros_repo/VHDL/lib/frame_clk_wiz</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3bdaf4b1_ARCHIVE_LOCATION">/home/jiqdc/Documents/PI/PIQuinteros_repo/VHDL/lib/frame_clk_wiz</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2dfbe30d_ARCHIVE_LOCATION">/home/jiqdc/Documents/PI/PIQuinteros_repo/VHDL/lib/frame_clk_wiz</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7832bea_ARCHIVE_LOCATION">/home/jiqdc/Documents/PI/PIQuinteros_repo/VHDL/lib/frame_clk_wiz</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79bc79d2_ARCHIVE_LOCATION">/home/jiqdc/Documents/PI/PIQuinteros_repo/VHDL/lib/frame_clk_wiz</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3da3d0e7_ARCHIVE_LOCATION">/home/jiqdc/Documents/PI/PIQuinteros_repo/VHDL/lib/frame_clk_wiz</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@129417ff_ARCHIVE_LOCATION">/home/jiqdc/Documents/PI/PIQuinteros_repo/VHDL/lib/frame_clk_wiz</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4dcbfbb0_ARCHIVE_LOCATION">/home/jiqdc/Documents/PI/PIQuinteros_repo/VHDL/lib/frame_clk_wiz</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58c20c14_ARCHIVE_LOCATION">/home/jiqdc/Documents/PI/PIQuinteros_repo/VHDL/lib/frame_clk_wiz</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ba47ae7_ARCHIVE_LOCATION">/home/jiqdc/Documents/PI/PIQuinteros_repo/VHDL/lib/frame_clk_wiz</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7988fcb5_ARCHIVE_LOCATION">/home/jiqdc/Documents/PI/PIQuinteros_repo/VHDL/lib/frame_clk_wiz</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@466528_ARCHIVE_LOCATION">/home/jiqdc/Documents/PI/PIQuinteros_repo/VHDL/lib/frame_clk_wiz</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6bd164c0_ARCHIVE_LOCATION">/home/jiqdc/Documents/PI/PIQuinteros_repo/VHDL/lib/frame_clk_wiz</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@946e86f_ARCHIVE_LOCATION">/home/jiqdc/Documents/PI/PIQuinteros_repo/VHDL/lib/frame_clk_wiz</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32b10783_ARCHIVE_LOCATION">/home/jiqdc/Documents/PI/PIQuinteros_repo/VHDL/lib/frame_clk_wiz</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6578127d_ARCHIVE_LOCATION">/home/jiqdc/Documents/PI/PIQuinteros_repo/VHDL/lib/frame_clk_wiz</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32d57e0e_ARCHIVE_LOCATION">/home/jiqdc/Documents/PI/PIQuinteros_repo/VHDL/lib/frame_clk_wiz</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d0255f8_ARCHIVE_LOCATION">/home/jiqdc/Documents/PI/PIQuinteros_repo/VHDL/lib/frame_clk_wiz</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78348df8_ARCHIVE_LOCATION">/home/jiqdc/Documents/PI/PIQuinteros_repo/VHDL/lib/frame_clk_wiz</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a22f9b6_ARCHIVE_LOCATION">/home/jiqdc/Documents/PI/PIQuinteros_repo/VHDL/lib/frame_clk_wiz</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6842570a_ARCHIVE_LOCATION">/home/jiqdc/Documents/PI/PIQuinteros_repo/Fpga/lib/frame_clk_wiz</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@bae96ce_ARCHIVE_LOCATION">/home/jiqdc/Documents/PI/PIQuinteros_repo/Fpga/lib/frame_clk_wiz</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2378aca_ARCHIVE_LOCATION">/home/jiqdc/Documents/PI/PIQuinteros_repo/Fpga/lib/frame_clk_wiz</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e6f8b4e_ARCHIVE_LOCATION">/home/jiqdc/Documents/PI/PIQuinteros_repo/Fpga/lib/frame_clk_wiz</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e5fa63_ARCHIVE_LOCATION">/home/jiqdc/Documents/PI/PIQuinteros_repo/Fpga/lib/frame_clk_wiz</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@618b4283_ARCHIVE_LOCATION">/home/jiqdc/Documents/PI/PIQuinteros_repo/Fpga/lib/frame_clk_wiz</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61a3998d_ARCHIVE_LOCATION">/home/jiqdc/Documents/PI/PIQuinteros_repo/Fpga/lib/frame_clk_wiz</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@738b10f1_ARCHIVE_LOCATION">/home/jiqdc/Documents/PI/PIQuinteros_repo/Fpga/lib/frame_clk_wiz</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4768c7ec_ARCHIVE_LOCATION">/home/jiqdc/Documents/PI/PIQuinteros_repo/Fpga/lib/frame_clk_wiz</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55ebfebc_ARCHIVE_LOCATION">/home/jiqdc/Documents/PI/PIQuinteros_repo/Fpga/lib/frame_clk_wiz</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a142920_ARCHIVE_LOCATION">/home/jiqdc/Documents/PI/PIQuinteros_repo/Fpga/lib/frame_clk_wiz</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1610a295_ARCHIVE_LOCATION">/home/jiqdc/Documents/PI/PIQuinteros_repo/Fpga/lib/frame_clk_wiz</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21b29147_ARCHIVE_LOCATION">/home/jiqdc/Documents/PI/PIQuinteros_repo/Fpga/lib/frame_clk_wiz</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3121d9e3_ARCHIVE_LOCATION">/home/jiqdc/Documents/PI/PIQuinteros_repo/Fpga/lib/frame_clk_wiz</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@360dc3ec_ARCHIVE_LOCATION">/home/jiqdc/Documents/PI/PIQuinteros_repo/Fpga/lib/frame_clk_wiz</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c67c5b0_ARCHIVE_LOCATION">/home/jiqdc/Documents/PI/PIQuinteros_repo/Fpga/lib/frame_clk_wiz</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66b2a4f4_ARCHIVE_LOCATION">/home/jiqdc/Documents/PI/PIQuinteros_repo/Fpga/lib/frame_clk_wiz</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2aae9ed_ARCHIVE_LOCATION">/home/jiqdc/Documents/PI/PIQuinteros_repo/Fpga/lib/frame_clk_wiz</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76c8bcd8_ARCHIVE_LOCATION">/home/jiqdc/Documents/PI/PIQuinteros_repo/Fpga/lib/frame_clk_wiz</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@172f81e8_ARCHIVE_LOCATION">/home/jiqdc/Documents/PI/PIQuinteros_repo/Fpga/lib/frame_clk_wiz</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1fe714fb_ARCHIVE_LOCATION">/home/jiqdc/Documents/PI/PIQuinteros_repo/Fpga/lib/frame_clk_wiz</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b9f6a95_ARCHIVE_LOCATION">/home/jiqdc/Documents/PI/PIQuinteros_repo/Fpga/lib/frame_clk_wiz</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2019.1</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="efb2ca58"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="0928c67e"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="4950a147"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="1e0115ba"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
