version 3
D:/Dropbox/Brigade/APVMIS/lab2/Lab2/JK_trigger.vhd
JK_trigger
VHDL
VHDL
D:/Dropbox/Brigade/APVMIS/lab2/Lab2/JK_trigger_Test.xwv
Clocked
-
-
2000000000
ns
GSR:true
PRLD:false
100000000
CLOCK_LIST_BEGIN
CLK
100000000
100000000
15000000
15000000
100000000
FALLING
CLOCK_LIST_END
SIGNAL_LIST_BEGIN
J
CLK
K
CLK
Q
CLK
R
CLK
S
CLK
notQ
CLK
SIGNAL_LIST_END
SIGNALS_NOT_ON_DISPLAY
Q_DIFF
notQ_DIFF
SIGNALS_NOT_ON_DISPLAY_END
MARKER_LIST_BEGIN
MARKER_LIST_END
MEASURE_LIST_BEGIN
MEASURE_LIST_END
SIGNAL_ORDER_BEGIN
CLK
J
K
R
S
Q
notQ
SIGNAL_ORDER_END
DIFFERENTIAL_CLKS_BEGIN
DIFFERENTIAL_CLKS_END
DIVIDERS_BEGIN
DIVIDERS_END
SIGPROPS_BEGIN
SIGPROPS_END
GROUPS_HIER_BEGIN
GROUPS_HIER_END
GROUPS_CHILDREN_BEGIN
GROUPS_CHILDREN_END
