# ===============================================
# ===== TC55B01 (a.k.a TC2) register defs 	=====
# ===== Based on tc55b_defs.dbt				===== 
# ===== File Creator: 	Avihay Shemesh		=====
# ===== Date: 			14/03/2017			=====
# ===== Last modified:	14/03/2017			=====
# ===============================================


NO_MASK									= 0x00000000
FULL_MASK								= 0xFFFFFFFF
MASK_LOW 								= 0x0000FFFF
MASK_HIGH								= 0xFFFF0000

# ===== REGS DEFAULTS
AFE_INAMP_CFG_DEFAULT     				= 0x14341434
AFE_ADC_VREF_DLY_DEFAULT  				= 0x00ffffff
AFE_ADC_CFG_DEFAULT       				= 0x0cc90008
AFE_OUTAMP_CFG_DEFAULT    				= 0x02203000
AFE_DAC_CFG_DEFAULT       				= 0x00000300
AFE_CHARGE_PUMP_0_CFG_DEFAULT			= 0x00408fcc
AFE_CHARGE_PUMP_1_CFG_DEFAULT			= 0x00408fcc
AFE_CHARGE_PUMP_0_CTL_DEFAULT			= 0x00102010
AFE_CHARGE_PUMP_1_CTL_DEFAULT			= 0x00102010
AFE_DNS_TO_CP_CTL_DEFAULT 				= 0x00000000
AFE_BGREF_CFG_DEFAULT     				= 0x0000f0f0
AFE_ANALOG_TEST_MUX_CFG_DEFAULT			= 0x0000a0f7
AFE_SPARE_CFG1_DEFAULT    				= 0x00000000
AFE_SPARE_CFG2_DEFAULT    				= 0x00000000

# ===== FIELDS

AFE_INAMP_CFG_INAMP0_GAIN 				= 0x0000001F
AFE_INAMP_CFG_INAMP0_ICTRL				= 0x00000020
AFE_INAMP_CFG_INAMP0_INC_CURR			= 0x00000040
AFE_INAMP_CFG_INAMP0_EN   				= 0x00000080
AFE_INAMP_CFG_INAMP1_GAIN 				= 0x00001F00
AFE_INAMP_CFG_INAMP1_EN   				= 0x00008000
AFE_INAMP_CFG_INAMP2_GAIN 				= 0x001F0000
AFE_INAMP_CFG_INAMP2_ICTRL				= 0x00200000
AFE_INAMP_CFG_INAMP2_INC_CURR			= 0x00400000
AFE_INAMP_CFG_INAMP2_EN   				= 0x00800000
AFE_INAMP_CFG_INAMP3_GAIN 				= 0x1F000000
AFE_INAMP_CFG_INAMP3_EN   				= 0x80000000


AFE_ADC_CFG_ADC0_EN       				= 0x00000001
AFE_ADC_CFG_ADC1_EN       				= 0x00000002
AFE_ADC_CFG_EN_DR2Z       				= 0x00000004
AFE_ADC_CFG_VREFAMP_ICTRL 				= 0x00000008
AFE_ADC_CFG_DITHER_PWR    				= 0x00000700
AFE_ADC_CFG_DITHER_EN     				= 0x00000800
AFE_ADC_CFG_DIS_OPAMPS    				= 0x00001000
AFE_ADC_CFG_FLASH_TEST_EN 				= 0x00002000
AFE_ADC_CFG_VREF_FAST_CHARGE 			= 0x00004000
AFE_ADC_CFG_PLUS_6DB      				= 0x00008000
AFE_ADC_CFG_VERF_AMP_FLWR_LVL			= 0x00070000
AFE_ADC_CFG_VREF_FLASH_LVL				= 0x00F80000
AFE_ADC_CFG_VREF_AMP_LVL  				= 0x07000000
AFE_ADC_CFG_ICTRL         				= 0x08000000
AFE_ADC_CFG_VTEST_OUT_SEL 				= 0x70000000
AFE_ADC_CFG_ADC_COM_VREF_EN  			= 0x80000000

AFE_OUTAMP_CFG_OUTAMP0_EN 				= 0x00000001
AFE_OUTAMP_CFG_OUTAMP0_EN_BIAS 			= 0x00000002
AFE_OUTAMP_CFG_OUTAMP1_EN 				= 0x00000004
AFE_OUTAMP_CFG_OUTAMP1_EN_BIAS 			= 0x00000008
AFE_OUTAMP_CFG_OUTAMP2_EN 				= 0x00000010
AFE_OUTAMP_CFG_OUTAMP2_EN_BIAS 			= 0x00000020
AFE_OUTAMP_CFG_OUTAMP3_EN 				= 0x00000040
AFE_OUTAMP_CFG_OUTAMP3_EN_BIAS 			= 0x00000080
AFE_OUTAMP_CFG_OUTAMP4_EN 				= 0x00000100
AFE_OUTAMP_CFG_OUTAMP4_EN_BIAS 			= 0x00000200
AFE_OUTAMP_CFG_OUTAMP5_EN 				= 0x00000400
AFE_OUTAMP_CFG_OUTAMP5_EN_BIAS 			= 0x00000800
AFE_OUTAMP_CFG_ICTRL      				= 0x00003000
AFE_OUTAMP_CFG_RES_CONFIG 				= 0x0000C000
AFE_OUTAMP_CFG_OUTAMP01_VCCAQ_EN		= 0x00010000
AFE_OUTAMP_CFG_OUTAMP23_VCCAQ_EN		= 0x00020000
AFE_OUTAMP_CFG_OUTAMP45_VCCAQ_EN		= 0x00040000
AFE_OUTAMP_CFG_VCCAQ_BIAS_TRIM 			= 0x00300000
AFE_OUTAMP_CFG_VCCAQ_OUTPUT_TRIM		= 0x07000000

AFE_DAC_CFG_DAC0_EN 					= 0x1
AFE_DAC_CFG_DAC1_EN 					= 0x2
AFE_DAC_CFG_DAC2_EN 					= 0x4
AFE_DAC_CFG_DAC3_EN 					= 0x8
AFE_DAC_CFG_DAC4_EN 					= 0x10
AFE_DAC_CFG_DAC5_EN 					= 0x20
# ===== reserved
AFE_DAC_CFG_DAC_ICTRL_loc 				= 8
AFE_DAC_CFG_DAC_ICTRL 					= 0x700
# ===== skip
AFE_DAC_CFG_DAC0_FORCE_EN 				= 0x10000
AFE_DAC_CFG_DAC1_FORCE_EN 				= 0x20000
AFE_DAC_CFG_DAC2_FORCE_EN 				= 0x40000
AFE_DAC_CFG_DAC3_FORCE_EN 				= 0x80000
AFE_DAC_CFG_DAC4_FORCE_EN 				= 0x100000
AFE_DAC_CFG_DAC5_FORCE_EN 				= 0x200000


AFE_CHARGE_PUMP_x_CFG_CP_EN_REG 		= 0x1

AFE_DNS_TO_CP_CTL_CP0_HI_SIG0_EN 		= 0x1
AFE_DNS_TO_CP_CTL_CP0_HI_SIG1_EN 		= 0x2
AFE_DNS_TO_CP_CTL_CP0_HI_SIG2_EN 		= 0x4
AFE_DNS_TO_CP_CTL_CP0_HI_SIG3_EN 		= 0x8
AFE_DNS_TO_CP_CTL_CP1_HI_SIG0_EN 		= 0x10
AFE_DNS_TO_CP_CTL_CP1_HI_SIG1_EN 		= 0x20
AFE_DNS_TO_CP_CTL_CP1_HI_SIG2_EN 		= 0x40
AFE_DNS_TO_CP_CTL_CP1_HI_SIG3_EN 		= 0x80

AFE_BGREF_CFG_BGREF_EN 					= 0x1

# ============================================
# =================== DDF ====================
# ============================================

# ===== REGS DEFAULTS
DDF_CFG1_DEFAULT       					= 0x00401F08
DDF_CFG2_DEFAULT       					= 0x0A100100
DDF_CFG3_DEFAULT       					= 0x00640301
DDF_DC_OFFST_DEFAULT   					= 0x00000000
DDF_EVENT_CFG_DEFAULT  					= 0x00000000
DDF_STAT_DEFAULT       					= 0x00000000
DDF_TEST_IN_DATA_DEFAULT  				= 0x00000000
DDF_OFIFO_DATA_DEFAULT 					= 0x00000000
DDF_BQ_B_DEFAULT       					= 0x00000000
DDF_BQ_AN_DEFAULT      					= 0x00000000
	
# ===== FIELDS	
DDF_CFG1_FIFO_WM       					= 0x0000001F
DDF_CFG1_OUT_16_24     					= 0x00000020
DDF_CFG1_ROUND_MODE    					= 0x00000040
DDF_CFG1_CDF           					= 0x0001FF00
DDF_CFG1_CIC_ORDER     					= 0x00700000
DDF_CFG1_CICD_BP       					= 0x01000000
DDF_CFG1_CICI_BP       					= 0x02000000
DDF_CFG1_INPUT_TEST    					= 0x04000000
DDF_CFG1_DDF_ENABLE    					= 0x08000000
	
DDF_CFG2_POST_IIR_G2   					= 0x000001FF
DDF_CFG2_POST_IIR_SHIFT					= 0x00000E00
DDF_CFG2_PRE_IIR_G1    					= 0x001FF000
DDF_CFG2_PRE_IIR_SHIFT 					= 0x1F000000
	
DDF_CFG3_IDF2          					= 0x0000001F
DDF_CFG3_IDF1          					= 0x00001F00
DDF_CFG3_SIIR2         					= 0x000F0000
DDF_CFG3_SIIR1         					= 0x00F00000
	
DDF_DC_OFFST_DC_OFFST  					= 0x00FFFFFF

DDF_EVENT_CFG_POST_IIR_SAT_IE			= 0x00000001
DDF_EVENT_CFG_PRE_IIR_OVF_IE			= 0x00000002
DDF_EVENT_CFG_IIR_OVF_IE  				= 0x00000004
DDF_EVENT_CFG_DATA_OVRN_IE				= 0x00000008
DDF_EVENT_CFG_FIFO_ERR_IE 				= 0x00000010
DDF_EVENT_CFG_IE_ALL   					= 0x1F

DDF_STAT_OFIFO_STAT    					= 0x0000001F
DDF_STAT_POST_IIR_ST   					= 0x00000100
DDF_STAT_PRE_IIR_ST    					= 0x00000200
DDF_STAT_IIR_OVF_ST    					= 0x00000400
DDF_STAT_DATA_OVRN_ST  					= 0x00000800
DDF_STAT_FIFO_OVRN_ST  					= 0x00001000
DDF_STAT_FIFO_UDRN_ST  					= 0x00002000
DDF_STAT_WM_ST         					= 0x00004000
DDF_STAT_BQ_OVF_INDEX  					= 0x000F0000

DDF_TEST_IN_DATA_TEST_I_DATA			= 0x0000001F
DDF_OFIFO_DATA_OFIFO_DATA 				= 0xFFFFFFFF
DDF_BQ_B_BQi_Bj        					= 0x0003FFFF
DDF_BQ_AN_BQi_AjN      					= 0x0003FFFF

# ============================================
# ================= SCU ======================
# ============================================

# ===== REGS DEFAULTS
TC55_SCU_PLL_CFG1_DEFAULT  				= 0x00001018
TC55_SCU_PLL_CFG2_DEFAULT  				= 0x11002F00
TC55_SCU_PLL_LCK_DEFAULT				= 0x0007B1FF
TC55_SCU_CLK_DIV1_DEFAULT  				= 0x00000000
TC55_SCU_CLK_DIV2_DEFAULT  				= 0x23470E00
TC55_SCU_CLK_DIV3_DEFAULT  				= 0x00001000
TC55_SCU_CLK_DIV4_DEFAULT  				= 0x007B3800
TC55_SCU_CLK_DIV5_DEFAULT  				= 0x00bf00bf
TC55_SCU_CLK_PMOD_DEFAULT  				= 0x00000000
TC55_SCU_BLK_RST_DEFAULT				= 0x00000000
TC55_SCU_I2S_CFG_DEFAULT				= 0x00001717
TC55_SCU_CP_CFG_DEFAULT 				= 0x0000006C
TC55_SCU_IODS_DEFAULT   				= 0x00000000
TC55_SCU_IOKE_DEFAULT   				= 0xFFFFFFFD
TC55_SCU_IOPE_DEFAULT   				= 0xF0000002
TC55_SCU_IOPV_DEFAULT   				= 0x00000002
TC55_SCU_IOIE_DEFAULT   				= 0xFFFFFFFF
TC55_SCU_TEST_CTL1_DEFAULT 				= 0x3210F000
TC55_SCU_TEST_CTL2_DEFAULT 				= 0x00000000

# ===== FEILDS
# ===== TC55_SCU_PLL_CFG1
TC55_BYPASS             				= 0x00008000
TC55_TEST               				= 0x00004000
TC55_FASTEN             				= 0x00002000
TC55_ENSAT              				= 0x00001000
TC55_BWADJ              				= 0x00000FFF
            
# ===== TC55_SCU_PLL_CFG2
TC55_POWER_DOWN         				= 0x10000000
TC55_CLKOD              				= 0x07000000
TC55_CLKF               				= 0x001FFF00
TC55_CLKR               				= 0x0000003F
        
# ===== TC55_SCU_PLL_LCK
TC55_PLL_LCK            				= 0x01000000
TC55_PLL_RST_COUNT      				= 0x003FF000
TC55_PLL_LOCK_COUNT     				= 0x00000FFF
         
# ===== TC55_SCU_CLK_DIV1  
TC55_SYS_CLK_DIV        				= 0x0000FF00
TC55_PLL_POSTDIV        				= 0x000000FC
TC55_PLL_PREDIV         				= 0x00000003
          
# ===== TC55_SCU_CLK_DIV2            
TC55_ADC_DAC_CLK_DIV_loc				= 24
TC55_ADC_DAC_CLK_DIV    				= 0xFF000000
TC55_ADC_CLK_DIV_loc					= 16
TC55_ADC_CLK_DIV        				= 0x00FF0000
TC55_DEM_CLK_DIV_loc					= 8
TC55_DEM_CLK_DIV        				= 0x0000FF00
TC55_DDF_CLK_DIV_loc					= 0
TC55_DDF_CLK_DIV        				= 0x000000FF

# ===== TC55_SCU_CLK_DIV3            
TC55_DAC2DNS_STRB_DLY_loc				= 24
TC55_DAC2DNS_STRB_DLY   				= 0xFF000000
TC55_ADC2DDF_STRB_DLY   				= 0x00FF0000
TC55_ADC2ADCDAC_DLY     				= 0x0000FF00
TC55_ADC2DEM_DLY        				= 0x000000FF

# ===== TC55_SCU_CLK_DIV4            
TC55_CP_CLK_DIV         				= 0x0FFF0000
TC55_DAC_CLK_DIV_loc         			= 8
TC55_DAC_CLK_DIV        				= 0x0000FF00
TC55_DNS_CLK_DIV_loc         			= 0
TC55_DNS_CLK_DIV        				= 0x000000FF

# ===== TC55_SCU_CLK_DIV5
TC55_I2S0_CLK_DIV_loc         			= 0
TC55_I2S1_CLK_DIV_loc         			= 16
TC55_I2S0_CLK_DIV       				= 0x0000FFFF
TC55_I2S1_CLK_DIV       				= 0xFFFF0000

# ===== TC55_SCU_CLK_PMOD
TC55_CP_CLK_EN          				= 0x00040000
TC55_DAC_CLK_EN         				= 0x00020000
TC55_ADC_CLK_EN         				= 0x00010000
# ===== bits 15-14 reserved
TC55_I2S1_CLK_EN        				= 0x00002000
TC55_I2S0_CLK_EN        				= 0x00001000
TC55_CLSSG_DNS3_CLK_EN  				= 0x00000800
TC55_CLSSG_DNS2_CLK_EN  				= 0x00000400
TC55_CLSSG_DNS1_CLK_EN  				= 0x00000200
TC55_CLSSG_DNS0_CLK_EN  				= 0x00000100
TC55_DNS3_CLK_EN        				= 0x00000080
TC55_DNS2_CLK_EN        				= 0x00000040
TC55_DNS1_CLK_EN        				= 0x00000020
TC55_DNS0_CLK_EN        				= 0x00000010
TC55_DEM1_CLK_EN        				= 0x00000008
TC55_DEM0_CLK_EN        				= 0x00000004
TC55_DDF1_CLK_EN        				= 0x00000002
TC55_DDF0_CLK_EN        				= 0x00000001

# ===== TC55_SCU_BLK_RST
TC55_I2S1_RST           				= 0x00080000
TC55_I2S0_RST           				= 0x00040000
TC55_CLSSG_DNS3_RST     				= 0x00020000
TC55_CLSSG_DNS2_RST     				= 0x00010000
TC55_CLSSG_DNS1_RST     				= 0x00008000
TC55_CLSSG_DNS0_RST     				= 0x00004000
TC55_DNS3_CORE_RST      				= 0x00002000
TC55_DNS2_CORE_RST      				= 0x00001000
TC55_DNS1_CORE_RST      				= 0x00000800
TC55_DNS0_CORE_RST      				= 0x00000400
TC55_DNS3_RST           				= 0x00000200
TC55_DNS2_RST           				= 0x00000100
TC55_DNS1_RST           				= 0x00000080
TC55_DNS0_RST           				= 0x00000040
TC55_DEM1_RST           				= 0x00000020
TC55_DEM0_RST           				= 0x00000010
TC55_DDF1_CORE_RST      				= 0x00000008
TC55_DDF0_CORE_RST      				= 0x00000004
TC55_DDF1_RST           				= 0x00000002
TC55_DDF0_RST           				= 0x00000001

# ===== TC55_SCU_I2S_CFG
TC55_I2S1_LRC_TYPE      				= 0x00008000
TC55_I2S1_SCLK_TYPE     				= 0x00004000
TC55_I2S1_WIDTH_CTRL    				= 0x00001F00
TC55_I2S0_LRC_TYPE      				= 0x00000080
TC55_I2S0_SCLK_TYPE     				= 0x00000040
TC55_I2S0_WIDTH_CTRL    				= 0x0000001F

TC55_I2S1_WIDTH_32      				= 0x00001F00
TC55_I2S1_WIDTH_24      				= 0x00001700
TC55_I2S1_WIDTH_16      				= 0x00000F00
TC55_I2S0_WIDTH_32      				= 0x0000001F
TC55_I2S0_WIDTH_24      				= 0x00000017
TC55_I2S0_WIDTH_16      				= 0x0000000F

# ===== TC55_SCU_IODS
TC55_IODS_TST_MUX_CLK_3 				= 0x80000000
TC55_IODS_TST_MUX_CLK_2 				= 0x40000000
TC55_IODS_TST_MUX_CLK_1 				= 0x20000000
TC55_IODS_TST_MUX_CLK_0 				= 0x10000000
TC55_IODS_TST_MUX_DATA_15  				= 0x08000000
TC55_IODS_TST_MUX_DATA_14  				= 0x04000000
TC55_IODS_TST_MUX_DATA_13  				= 0x02000000
TC55_IODS_TST_MUX_DATA_12  				= 0x01000000
TC55_IODS_TST_MUX_DATA_11  				= 0x00800000
TC55_IODS_TST_MUX_DATA_10  				= 0x00400000
TC55_IODS_TST_MUX_DATA_9				= 0x00200000
TC55_IODS_TST_MUX_DATA_8				= 0x00100000
TC55_IODS_TST_MUX_DATA_7				= 0x00080000

#define CLSSG_DNS_CLK_MASK 	0x0f00
TC55_IODS_TST_MUX_DATA_6				= 0x00040000
TC55_IODS_TST_MUX_DATA_5				= 0x00020000
TC55_IODS_TST_MUX_DATA_4				= 0x00010000
TC55_IODS_TST_MUX_DATA_3				= 0x00008000
TC55_IODS_TST_MUX_DATA_2				= 0x00004000
TC55_IODS_TST_MUX_DATA_1				= 0x00002000
TC55_IODS_TST_MUX_DATA_0				= 0x00001000
TC55_IODS_I2S1_TXD      				= 0x00000800
TC55_IODS_I2S1_RXD      				= 0x00000400
TC55_IODS_I2S1_FSYNC    				= 0x00000200
TC55_IODS_I2S1_SCLK     				= 0x00000100
TC55_IODS_I2S0_TXD      				= 0x00000080
TC55_IODS_I2S0_RXD      				= 0x00000040
TC55_IODS_I2S0_FSYNC    				= 0x00000020
TC55_IODS_I2S0_SCLK     				= 0x00000010
TC55_IODS_SPI_SDO       				= 0x00000008
TC55_IODS_SPI_SDI       				= 0x00000004
TC55_IODS_SPI_SCS       				= 0x00000002
TC55_IODS_SPI_SCK       				= 0x00000001

# ===== TC55_SCU_IOKE
TC55_IOKE_TST_MUX_CLK_3 				= 0x80000000
TC55_IOKE_TST_MUX_CLK_2 				= 0x40000000
TC55_IOKE_TST_MUX_CLK_1 				= 0x20000000
TC55_IOKE_TST_MUX_CLK_0 				= 0x10000000
TC55_IOKE_TST_MUX_DATA_15  				= 0x08000000
TC55_IOKE_TST_MUX_DATA_14  				= 0x04000000
TC55_IOKE_TST_MUX_DATA_13  				= 0x02000000
TC55_IOKE_TST_MUX_DATA_12  				= 0x01000000
TC55_IOKE_TST_MUX_DATA_11  				= 0x00800000
TC55_IOKE_TST_MUX_DATA_10  				= 0x00400000
TC55_IOKE_TST_MUX_DATA_9				= 0x00200000
TC55_IOKE_TST_MUX_DATA_8				= 0x00100000
TC55_IOKE_TST_MUX_DATA_7				= 0x00080000
TC55_IOKE_TST_MUX_DATA_6				= 0x00040000
TC55_IOKE_TST_MUX_DATA_5				= 0x00020000
TC55_IOKE_TST_MUX_DATA_4				= 0x00010000
TC55_IOKE_TST_MUX_DATA_3				= 0x00008000
TC55_IOKE_TST_MUX_DATA_2				= 0x00004000
TC55_IOKE_TST_MUX_DATA_1				= 0x00002000
TC55_IOKE_TST_MUX_DATA_0				= 0x00001000
TC55_IOKE_I2S1_TXD      				= 0x00000800
TC55_IOKE_I2S1_RXD      				= 0x00000400
TC55_IOKE_I2S1_FSYNC    				= 0x00000200
TC55_IOKE_I2S1_SCLK     				= 0x00000100
TC55_IOKE_I2S0_TXD      				= 0x00000080
TC55_IOKE_I2S0_RXD      				= 0x00000040
TC55_IOKE_I2S0_FSYNC    				= 0x00000020
TC55_IOKE_I2S0_SCLK     				= 0x00000010
TC55_IOKE_SPI_SDO       				= 0x00000008
TC55_IOKE_SPI_SDI       				= 0x00000004
TC55_IOKE_SPI_SCS       				= 0x00000002
TC55_IOKE_SPI_SCK       				= 0x00000001

# ===== TC55_SCU_IOPE
TC55_IOPE_TST_MUX_CLK_3 				= 0x80000000
TC55_IOPE_TST_MUX_CLK_2 				= 0x40000000
TC55_IOPE_TST_MUX_CLK_1 				= 0x20000000
TC55_IOPE_TST_MUX_CLK_0 				= 0x10000000
TC55_IOPE_TST_MUX_DATA_15  				= 0x08000000
TC55_IOPE_TST_MUX_DATA_14  				= 0x04000000
TC55_IOPE_TST_MUX_DATA_13  				= 0x02000000
TC55_IOPE_TST_MUX_DATA_12  				= 0x01000000
TC55_IOPE_TST_MUX_DATA_11  				= 0x00800000
TC55_IOPE_TST_MUX_DATA_10  				= 0x00400000
TC55_IOPE_TST_MUX_DATA_9				= 0x00200000
TC55_IOPE_TST_MUX_DATA_8				= 0x00100000
TC55_IOPE_TST_MUX_DATA_7				= 0x00080000
TC55_IOPE_TST_MUX_DATA_6				= 0x00040000
TC55_IOPE_TST_MUX_DATA_5				= 0x00020000
TC55_IOPE_TST_MUX_DATA_4				= 0x00010000
TC55_IOPE_TST_MUX_DATA_3				= 0x00008000
TC55_IOPE_TST_MUX_DATA_2				= 0x00004000
TC55_IOPE_TST_MUX_DATA_1				= 0x00002000
TC55_IOPE_TST_MUX_DATA_0				= 0x00001000
TC55_IOPE_I2S1_TXD      				= 0x00000800
TC55_IOPE_I2S1_RXD      				= 0x00000400
TC55_IOPE_I2S1_FSYNC    				= 0x00000200
TC55_IOPE_I2S1_SCLK     				= 0x00000100
TC55_IOPE_I2S0_TXD      				= 0x00000080
TC55_IOPE_I2S0_RXD      				= 0x00000040
TC55_IOPE_I2S0_FSYNC    				= 0x00000020
TC55_IOPE_I2S0_SCLK     				= 0x00000010
TC55_IOPE_SPI_SDO       				= 0x00000008
TC55_IOPE_SPI_SDI       				= 0x00000004
TC55_IOPE_SPI_SCS       				= 0x00000002
TC55_IOPE_SPI_SCK       				= 0x00000001

# ===== TC55_SCU_IOPV
TC55_IOPV_TST_MUX_CLK_3 				= 0x80000000
TC55_IOPV_TST_MUX_CLK_2 				= 0x40000000
TC55_IOPV_TST_MUX_CLK_1 				= 0x20000000
TC55_IOPV_TST_MUX_CLK_0 				= 0x10000000
TC55_IOPV_TST_MUX_DATA_15  				= 0x08000000
TC55_IOPV_TST_MUX_DATA_14  				= 0x04000000
TC55_IOPV_TST_MUX_DATA_13  				= 0x02000000
TC55_IOPV_TST_MUX_DATA_12  				= 0x01000000
TC55_IOPV_TST_MUX_DATA_11  				= 0x00800000
TC55_IOPV_TST_MUX_DATA_10  				= 0x00400000
TC55_IOPV_TST_MUX_DATA_9				= 0x00200000
TC55_IOPV_TST_MUX_DATA_8				= 0x00100000
TC55_IOPV_TST_MUX_DATA_7				= 0x00080000
TC55_IOPV_TST_MUX_DATA_6				= 0x00040000
TC55_IOPV_TST_MUX_DATA_5				= 0x00020000
TC55_IOPV_TST_MUX_DATA_4				= 0x00010000
TC55_IOPV_TST_MUX_DATA_3				= 0x00008000
TC55_IOPV_TST_MUX_DATA_2				= 0x00004000
TC55_IOPV_TST_MUX_DATA_1				= 0x00002000
TC55_IOPV_TST_MUX_DATA_0				= 0x00001000
TC55_IOPV_I2S1_TXD      				= 0x00000800
TC55_IOPV_I2S1_RXD      				= 0x00000400
TC55_IOPV_I2S1_FSYNC    				= 0x00000200
TC55_IOPV_I2S1_SCLK     				= 0x00000100
TC55_IOPV_I2S0_TXD      				= 0x00000080
TC55_IOPV_I2S0_RXD      				= 0x00000040
TC55_IOPV_I2S0_FSYNC    				= 0x00000020
TC55_IOPV_I2S0_SCLK     				= 0x00000010
TC55_IOPV_SPI_SDO       				= 0x00000008
TC55_IOPV_SPI_SDI       				= 0x00000004
TC55_IOPV_SPI_SCS       				= 0x00000002
TC55_IOPV_SPI_SCK       				= 0x00000001

# ===== TC55_SCU_IOIE               
TC55_IOIE_TST_MUX_CLK_3 				= 0x80000000
TC55_IOIE_TST_MUX_CLK_2 				= 0x40000000
TC55_IOIE_TST_MUX_CLK_1 				= 0x20000000
TC55_IOIE_TST_MUX_CLK_0 				= 0x10000000
TC55_IOIE_TST_MUX_DATA_15  				= 0x08000000
TC55_IOIE_TST_MUX_DATA_14  				= 0x04000000
TC55_IOIE_TST_MUX_DATA_13  				= 0x02000000
TC55_IOIE_TST_MUX_DATA_12  				= 0x01000000
TC55_IOIE_TST_MUX_DATA_11  				= 0x00800000
TC55_IOIE_TST_MUX_DATA_10  				= 0x00400000
TC55_IOIE_TST_MUX_DATA_9				= 0x00200000
TC55_TIOIE_ST_MUX_DATA_8				= 0x00100000
TC55_IOIE_TST_MUX_DATA_7				= 0x00080000
TC55_IOIE_TST_MUX_DATA_6				= 0x00040000
TC55_IOIE_TST_MUX_DATA_5				= 0x00020000
TC55_IOIE_TST_MUX_DATA_4				= 0x00010000
TC55_IOIE_TST_MUX_DATA_3				= 0x00008000
TC55_IOIE_TST_MUX_DATA_2				= 0x00004000
TC55_IOIE_TST_MUX_DATA_1				= 0x00002000
TC55_IOIE_TST_MUX_DATA_0				= 0x00001000
TC55_IOIE_I2S1_TXD      				= 0x00000800
TC55_IOIE_I2S1_RXD      				= 0x00000400
TC55_IOIE_I2S1_FSYNC    				= 0x00000200
TC55_IOIE_I2S1_SCLK     				= 0x00000100
TC55_IOIE_I2S0_TXD      				= 0x00000080
TC55_IOIE_I2S0_RXD      				= 0x00000040
TC55_IOIE_I2S0_FSYNC    				= 0x00000020
TC55_IOIE_I2S0_SCLK     				= 0x00000010
# ===== bit 3 reserved
TC55_IOIE_SPI_SDI       				= 0x00000004
TC55_IOIE_SPI_SCS       				= 0x00000002
TC55_IOIE_SPI_SCK       				= 0x00000001

# ===== TC55_SCU_TEST_CTL1
TC55_DAC3_IN_SEL        				= 0xF0000000
TC55_DAC2_IN_SEL        				= 0x0F000000
TC55_DAC1_IN_SEL        				= 0x00F00000
TC55_DAC0_IN_SEL        				= 0x000F0000
TC55_DIFF_CLK_DIV       				= 0x0000F000
TC55_DIFF_CLK_EN        				= 0x00000800
TC55_SE_CLK0_MUX        				= 0x00000780
TC55_SE_CLK1_MUX        				= 0x00000078
TC55_DIG_TST_MUX        				= 0x00000007

# ===== TC55_SCU_TEST_CTL2
# ============================================
# ===== DNS
# ============================================
# ===== REGS DEFAULTS
DNS_CFG1_DEFAULT       					= 0x00000000
DNS_CFG2_DEFAULT       					= 0x00007551
DNS_CFG3_DEFAULT       					= 0x00000000
DNS_CFG4_DEFAULT       					= 0x00000000
DNS_CFG5_DEFAULT       					= 0x00100000
DNS_CFG6_DEFAULT       					= 0x00000000
DNS_STAT_DEFAULT       					= 0x00000000
DNS_DAT_DEFAULT        					= 0x00000000
DNS_BQ_B_DEFAULT       					= 0x00000000
DNS_BQ_AN_DEFAULT      					= 0x00000000
# ===== FIELDS	
DNS_CFG1_ENABLE        					= 0x00000001
DNS_CFG1_MUTE          					= 0x00000002
	
DNS_CFG2_ZIS1          					= 0x0000000F
DNS_CFG2_IIR1_B        					= 0x000000F0
DNS_CFG2_IIR2_B        					= 0x00000F00
DNS_CFG2_ZIS_ZOH2      					= 0x0000F000
DNS_CFG2_ZIS2_ZOH2_MD  					= 0x00010000
	
DNS_CFG3_GAIN          					= 0x000001FF
DNS_CFG3_SHIFT         					= 0x0000F000
	
DNS_CFG4_OFFSET        					= 0x00FFFFFF
	
DNS_CFG5_DITHER_GAIN   					= 0x0000FFFF
DNS_CFG5_ZOH           					= 0x001F0000
DNS_CFG5_DITH_EN       					= 0x01000000
DNS_CFG5_SD_MODE       					= 0x30000000
	
DNS_CFG6_FIFO_WMT      					= 0x0000001F
DNS_CFG6_WM_IE         					= 0x00000020
DNS_CFG6_FIFO_ERR_IE   					= 0x00000040
DNS_CFG6_LM_IE         					= 0x00000080
DNS_CFG6_BI_TRN_SAT_INT_EN				= 0x00000100
	
DNS_STAT_FIFO_STAT     					= 0x0000001F
DNS_STAT_WM_INT_STAT   					= 0x00000020
DNS_STAT_FIFO_OVRN     					= 0x00000040
DNS_STAT_FIFO_UDRN     					= 0x00000080
DNS_STAT_SCL_L         					= 0x00000100
DNS_STAT_SD_L1         					= 0x00000200
DNS_STAT_SD_L2         					= 0x00000400
DNS_STAT_SD_L3         					= 0x00000800
DNS_STAT_SD_L4         					= 0x00001000
DNS_STAT_TRN_SAT       					= 0x00008000
DNS_STAT_Bi_TRN_SAT    					= 0x000F0000
	
DNS_DAT_DATA           					= 0x00FFFFFF
	
DNS_BQ_B_BQi_Bj        					= 0x0003FFFF
DNS_BQ_AN_BQi_AjN      					= 0x0003FFFF

# ============================================
# ===== DEM
# ============================================

# ===== REGS DEFAULTS

DEM_CTL_DEFAULT        					= 0x00000004
DEM_TST_DEFAULT        					= 0x00000000
DEM_TEST_INPUT_DEFAULT 					= 0x00000000
DEM_TEST_OUTPUT_DEFAULT					= 0x00000000
	
# ===== FIELDS	
	
#DEM_CTL	
DEM_EN                 					= 0x00000001
DEM_BYPASS             					= 0x00000002
DITHER_EN              					= 0x00000004
	
#DEM_TST	
I2_SAT_COUNT           					= 0x0000003F
I2_SAT_RAW             					= 0x00000040
I2_SAT_IND_EN          					= 0x00000080
MOD4_LOW_BYP           					= 0x00000100
DITHER_LOW_BP          					= 0x00000400
DITHER_SINGLE_STRB     					= 0x00000800
INV_THERM_CNT          					= 0x0001F000
DEM_TST_BSY            					= 0x40000000
DEM_TST                					= 0x80000000
	
#DEM_TEST_INPUT	
TEST_INPUT             					= 0x0000FFFF
	
#DEM_TEST_OUTPUT	
TEST_OUTPUT            					= 0x0000FFFF

# ============================================
# ===== CLASSG_DNS
# ============================================

# ===== REGS DEFAULTS

CLASSG_DNS_CLSG_DET_DEFAULT 			= 0x0003E884
CLASSG_DNS_IIR_CFG_DEFAULT				= 0x00000248
CLASSG_DNS_IIR_STAT_DEFAULT 			= 0x00000000
CLASSG_DNS_THRS_DET_DEFAULT 			= 0x0002223E
CLASSG_DNS_BQ_B_DEFAULT					= 0x00000000
CLASSG_DNS_BQ_AN_DEFAULT  				= 0x00000000

# ===== FIELDS
CLASSGX_DET_ENABLE    					= 0x00000001

CLASSG_DNS_CLSG_DET_DLY_LNGT			= 0x1E
CLASSG_DNS_IIR_STAT_TRN_SAT 			= 0x00000001
CLASSG_DNS_IIR_STAT_Bi_TRN_SAT			= 0x0000001E




