<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.8"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>NeBoot: lib/ppc64/processor.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">NeBoot<span id="projectnumber">&#160;0.0.1dev</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.8 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function() { init_codefold(0); });
/* @license-end */
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('processor_8h_source.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="headertitle"><div class="title">processor.h</div></div>
</div><!--header-->
<div class="contents">
<a href="processor_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="preprocessor">#ifndef __ASM_PPC_PROCESSOR_H</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span><span class="preprocessor">#define __ASM_PPC_PROCESSOR_H</span></div>
<div class="line"><a id="l00003" name="l00003"></a><span class="lineno">    3</span> </div>
<div class="line"><a id="l00004" name="l00004"></a><span class="lineno">    4</span><span class="comment">/*</span></div>
<div class="line"><a id="l00005" name="l00005"></a><span class="lineno">    5</span><span class="comment"> * Default implementation of macro that returns current</span></div>
<div class="line"><a id="l00006" name="l00006"></a><span class="lineno">    6</span><span class="comment"> * instruction pointer (&quot;program counter&quot;).</span></div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span><span class="comment"> */</span></div>
<div class="foldopen" id="foldopen00008" data-start="" data-end="">
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno"><a class="line" href="processor_8h.html#a89a1d9074a4328a01344471557891fcc">    8</a></span><span class="preprocessor">#define current_text_addr() \</span></div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="preprocessor">  ({                        \</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="preprocessor">    __label__ _l;           \</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span><span class="preprocessor">  _l:                       \</span></div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno">   12</span><span class="preprocessor">    &amp;&amp;_l;                   \</span></div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno">   13</span><span class="preprocessor">  })</span></div>
</div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno">   14</span> </div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno"><a class="line" href="processor_8h.html#a87436fe39511192d46a7d2f8cc6da740">   15</a></span><span class="preprocessor">#define AAA_HACK_DISABLE</span></div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno">   16</span><span class="preprocessor">#ifdef AAA_HACK_DISABLE</span></div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno">   17</span><span class="comment">/* warning this is just to make the compiler shut up.. It does not</span></div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span><span class="comment">   match the definition in ptrace.h. So dont use this code. */</span></div>
<div class="foldopen" id="foldopen00019" data-start="{" data-end="};">
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno"><a class="line" href="structpt__regs.html">   19</a></span><span class="keyword">struct </span><a class="code hl_struct" href="structpt__regs.html">pt_regs</a> {</div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno"><a class="line" href="structpt__regs.html#a9db81895206a078302e1ddcf9bfafdad">   20</a></span>  <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> <a class="code hl_variable" href="structpt__regs.html#a9db81895206a078302e1ddcf9bfafdad">nip</a>;</div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span>};</div>
</div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span> </div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span><span class="preprocessor">#include &lt;asm/ptrace.h&gt;</span></div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span><span class="preprocessor">#include &lt;asm/types.h&gt;</span></div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span> </div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span><span class="comment">/* Machine State Register (MSR) Fields */</span></div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span> </div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno">   30</span><span class="preprocessor">#ifdef CONFIG_PPC64BRIDGE</span></div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno">   31</span><span class="preprocessor">#define MSR_SF (1 &lt;&lt; 63)</span></div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno">   32</span><span class="preprocessor">#define MSR_ISF (1 &lt;&lt; 61)</span></div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span><span class="preprocessor">#endif                     </span><span class="comment">/* CONFIG_PPC64BRIDGE */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno"><a class="line" href="processor_8h.html#a077f05542da18f4960123ea95ccee297">   34</a></span><span class="preprocessor">#define MSR_UCLE (1 &lt;&lt; 26) </span><span class="comment">/* User-mode cache lock enable (e500) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno"><a class="line" href="processor_8h.html#af91f4cdf3f2c2f782015dc5a8b6d304c">   35</a></span><span class="preprocessor">#define MSR_VEC (1 &lt;&lt; 25)  </span><span class="comment">/* Enable AltiVec(74xx) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno"><a class="line" href="processor_8h.html#a7aeaa60b68d19009b59de6a1728d9cf4">   36</a></span><span class="preprocessor">#define MSR_SPE (1 &lt;&lt; 25)  </span><span class="comment">/* Enable SPE(e500) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno"><a class="line" href="processor_8h.html#ad4b9be5268fd83225e9124f52a7536c0">   37</a></span><span class="preprocessor">#define MSR_POW (1 &lt;&lt; 18)  </span><span class="comment">/* Enable Power Management */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno"><a class="line" href="processor_8h.html#ab68d71f653e8e48bdc1f622b5665d377">   38</a></span><span class="preprocessor">#define MSR_WE (1 &lt;&lt; 18)   </span><span class="comment">/* Wait State Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno"><a class="line" href="processor_8h.html#a5208d344559346ff767c9de769a3127b">   39</a></span><span class="preprocessor">#define MSR_TGPR (1 &lt;&lt; 17) </span><span class="comment">/* TLB Update registers in use */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno"><a class="line" href="processor_8h.html#a9b26602d7b04b780ce37cb6db57d3146">   40</a></span><span class="preprocessor">#define MSR_CE (1 &lt;&lt; 17)   </span><span class="comment">/* Critical Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno"><a class="line" href="processor_8h.html#aa9d3ac71bfd69b60861982be42dd5d5d">   41</a></span><span class="preprocessor">#define MSR_ILE (1 &lt;&lt; 16)  </span><span class="comment">/* Interrupt Little Endian */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno"><a class="line" href="processor_8h.html#a4675abd6a577d993e36d7afe868d09ec">   42</a></span><span class="preprocessor">#define MSR_EE (1 &lt;&lt; 15)   </span><span class="comment">/* External Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno"><a class="line" href="processor_8h.html#ad4d070fa9bf5dd3bb982c85d5c94b68c">   43</a></span><span class="preprocessor">#define MSR_PR (1 &lt;&lt; 14)   </span><span class="comment">/* Problem State / Privilege Level */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno"><a class="line" href="processor_8h.html#ab47b61c0cd12a858c4c99638895bd750">   44</a></span><span class="preprocessor">#define MSR_FP (1 &lt;&lt; 13)   </span><span class="comment">/* Floating Point enable */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno"><a class="line" href="processor_8h.html#a47f02689f26390253980699e2f50eece">   45</a></span><span class="preprocessor">#define MSR_ME (1 &lt;&lt; 12)   </span><span class="comment">/* Machine Check Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno"><a class="line" href="processor_8h.html#a97dfb8f99980d38d357931ad3c31f60b">   46</a></span><span class="preprocessor">#define MSR_FE0 (1 &lt;&lt; 11)  </span><span class="comment">/* Floating Exception mode 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno"><a class="line" href="processor_8h.html#a48d9a48243b7b0da81ee90deb31900bc">   47</a></span><span class="preprocessor">#define MSR_SE (1 &lt;&lt; 10)   </span><span class="comment">/* Single Step */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno"><a class="line" href="processor_8h.html#aa0e31ba2e0e987b7bdffbf7661151e18">   48</a></span><span class="preprocessor">#define MSR_DWE (1 &lt;&lt; 10)  </span><span class="comment">/* Debug Wait Enable (4xx) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno"><a class="line" href="processor_8h.html#ab69d3cbcddb1f47113100e2f71d9bb36">   49</a></span><span class="preprocessor">#define MSR_UBLE (1 &lt;&lt; 10) </span><span class="comment">/* BTB lock enable (e500) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno"><a class="line" href="processor_8h.html#a244ebc9f905f0389d17e1ebd58af1cec">   50</a></span><span class="preprocessor">#define MSR_BE (1 &lt;&lt; 9)    </span><span class="comment">/* Branch Trace */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno"><a class="line" href="processor_8h.html#ab26748539637531421c026280b6d17ed">   51</a></span><span class="preprocessor">#define MSR_DE (1 &lt;&lt; 9)    </span><span class="comment">/* Debug Exception Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno"><a class="line" href="processor_8h.html#a140da9d712c0eb169e7fb8a33c38f9bf">   52</a></span><span class="preprocessor">#define MSR_FE1 (1 &lt;&lt; 8)   </span><span class="comment">/* Floating Exception mode 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno"><a class="line" href="processor_8h.html#a8ef47e6ff8984d6dcdea69052ed247e6">   53</a></span><span class="preprocessor">#define MSR_IP (1 &lt;&lt; 6)    </span><span class="comment">/* Exception prefix 0x000/0xFFF */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno"><a class="line" href="processor_8h.html#a6925a5f32be7c59226e4458980d2dac3">   54</a></span><span class="preprocessor">#define MSR_IR (1 &lt;&lt; 5)    </span><span class="comment">/* Instruction Relocate */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno"><a class="line" href="processor_8h.html#ae8b3ed19eadedc3214aa26ffeff59775">   55</a></span><span class="preprocessor">#define MSR_IS (1 &lt;&lt; 5)    </span><span class="comment">/* Book E Instruction space */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno"><a class="line" href="processor_8h.html#aa834487559acadb50b2c4e6d67a8c330">   56</a></span><span class="preprocessor">#define MSR_DR (1 &lt;&lt; 4)    </span><span class="comment">/* Data Relocate */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno"><a class="line" href="processor_8h.html#a9e1951a58606855c1dbff11f0384a135">   57</a></span><span class="preprocessor">#define MSR_DS (1 &lt;&lt; 4)    </span><span class="comment">/* Book E Data space */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno"><a class="line" href="processor_8h.html#a6cb6789da35f3790bf60a79984e52354">   58</a></span><span class="preprocessor">#define MSR_PE (1 &lt;&lt; 3)    </span><span class="comment">/* Protection Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno"><a class="line" href="processor_8h.html#adabe0c48531374683e915961e9ec4087">   59</a></span><span class="preprocessor">#define MSR_PX (1 &lt;&lt; 2)    </span><span class="comment">/* Protection Exclusive Mode */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno"><a class="line" href="processor_8h.html#a81148b90674780767b11c82a456efc1c">   60</a></span><span class="preprocessor">#define MSR_PMM (1 &lt;&lt; 2)   </span><span class="comment">/* Performance monitor mark bit (e500) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno"><a class="line" href="processor_8h.html#a0960208e3de952801488883144eae96b">   61</a></span><span class="preprocessor">#define MSR_RI (1 &lt;&lt; 1)    </span><span class="comment">/* Recoverable Exception */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno"><a class="line" href="processor_8h.html#abc831c3d2b97e5bbead4e9ff1910c52a">   62</a></span><span class="preprocessor">#define MSR_LE (1 &lt;&lt; 0)    </span><span class="comment">/* Little Endian */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno">   63</span> </div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno">   64</span><span class="preprocessor">#ifdef CONFIG_APUS_FAST_EXCEPT</span></div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span><span class="preprocessor">#define MSR_ MSR_ME | MSR_IP | MSR_RI</span></div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno">   66</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno"><a class="line" href="processor_8h.html#aa1fc56eb836529bb5bd594483b831c42">   67</a></span><span class="preprocessor">#define MSR_ MSR_ME | MSR_RI</span></div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno">   68</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno">   69</span><span class="preprocessor">#ifndef CONFIG_E500</span></div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno"><a class="line" href="processor_8h.html#a9c74e7c8e274819c09999b9dd671ce2b">   70</a></span><span class="preprocessor">#define MSR_KERNEL MSR_ | MSR_IR | MSR_DR</span></div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno">   71</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno">   72</span><span class="preprocessor">#define MSR_KERNEL MSR_ME</span></div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno">   73</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno">   74</span> </div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno">   75</span><span class="comment">/* Floating Point Status and Control Register (FPSCR) Fields */</span></div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno">   76</span> </div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno"><a class="line" href="processor_8h.html#a17dff8bfd4421b6ebc7de65adf5cdc78">   77</a></span><span class="preprocessor">#define FPSCR_FX 0x80000000     </span><span class="comment">/* FPU exception summary */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno"><a class="line" href="processor_8h.html#a61c8fc83ccfb480f0b03d8e040d6785d">   78</a></span><span class="preprocessor">#define FPSCR_FEX 0x40000000    </span><span class="comment">/* FPU enabled exception summary */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno"><a class="line" href="processor_8h.html#a27d68fb66cfe6482956e7866853acc96">   79</a></span><span class="preprocessor">#define FPSCR_VX 0x20000000     </span><span class="comment">/* Invalid operation summary */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno"><a class="line" href="processor_8h.html#a790d61776c68eef6ec08ca5dbf4d9e9b">   80</a></span><span class="preprocessor">#define FPSCR_OX 0x10000000     </span><span class="comment">/* Overflow exception summary */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno"><a class="line" href="processor_8h.html#a611edafb9b18ee232d3a523e4674c14f">   81</a></span><span class="preprocessor">#define FPSCR_UX 0x08000000     </span><span class="comment">/* Underflow exception summary */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno"><a class="line" href="processor_8h.html#ae03aea5b9fad96ade014c5b122e453ff">   82</a></span><span class="preprocessor">#define FPSCR_ZX 0x04000000     </span><span class="comment">/* Zero-devide exception summary */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno"><a class="line" href="processor_8h.html#a25f00a4257fc784197e8fdf5ecb91d4f">   83</a></span><span class="preprocessor">#define FPSCR_XX 0x02000000     </span><span class="comment">/* Inexact exception summary */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno"><a class="line" href="processor_8h.html#acf3f9910a9ac28a73a99a6ea5d59db7e">   84</a></span><span class="preprocessor">#define FPSCR_VXSNAN 0x01000000 </span><span class="comment">/* Invalid op for SNaN */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno"><a class="line" href="processor_8h.html#a03577ac8f54de467ba33389c627daba5">   85</a></span><span class="preprocessor">#define FPSCR_VXISI 0x00800000  </span><span class="comment">/* Invalid op for Inv - Inv */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno"><a class="line" href="processor_8h.html#a11280d5d4416b0a0d4a64bc939f904c1">   86</a></span><span class="preprocessor">#define FPSCR_VXIDI 0x00400000  </span><span class="comment">/* Invalid op for Inv / Inv */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno"><a class="line" href="processor_8h.html#a4e11fa96cca2a59f6e7067c1a8d81997">   87</a></span><span class="preprocessor">#define FPSCR_VXZDZ 0x00200000  </span><span class="comment">/* Invalid op for Zero / Zero */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno"><a class="line" href="processor_8h.html#a483bd6fe6d930bf6affef5c181795743">   88</a></span><span class="preprocessor">#define FPSCR_VXIMZ 0x00100000  </span><span class="comment">/* Invalid op for Inv * Zero */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno"><a class="line" href="processor_8h.html#ad0ad18e83f7ba73888af538d3f94e5a8">   89</a></span><span class="preprocessor">#define FPSCR_VXVC 0x00080000   </span><span class="comment">/* Invalid op for Compare */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno"><a class="line" href="processor_8h.html#aac3b0d049c8cafd4baa46dd2223aca93">   90</a></span><span class="preprocessor">#define FPSCR_FR 0x00040000     </span><span class="comment">/* Fraction rounded */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno"><a class="line" href="processor_8h.html#a63d18bfd0f7892129187d0bdf11fe4ec">   91</a></span><span class="preprocessor">#define FPSCR_FI 0x00020000     </span><span class="comment">/* Fraction inexact */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno"><a class="line" href="processor_8h.html#a5eb4c208e51ad34ff63bb4d3fd306fee">   92</a></span><span class="preprocessor">#define FPSCR_FPRF 0x0001f000   </span><span class="comment">/* FPU Result Flags */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno"><a class="line" href="processor_8h.html#a24a01b3479511dd66d04b9b4febd2386">   93</a></span><span class="preprocessor">#define FPSCR_FPCC 0x0000f000   </span><span class="comment">/* FPU Condition Codes */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno"><a class="line" href="processor_8h.html#afc1cd87ed1d21e94d728245fe6acffcd">   94</a></span><span class="preprocessor">#define FPSCR_VXSOFT 0x00000400 </span><span class="comment">/* Invalid op for software request */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno"><a class="line" href="processor_8h.html#a66dc81f9c81f5bf4a2a23555cecaba71">   95</a></span><span class="preprocessor">#define FPSCR_VXSQRT 0x00000200 </span><span class="comment">/* Invalid op for square root */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno"><a class="line" href="processor_8h.html#a9b45a59791300c33a09558f6cc55a4c0">   96</a></span><span class="preprocessor">#define FPSCR_VXCVI 0x00000100  </span><span class="comment">/* Invalid op for integer convert */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno"><a class="line" href="processor_8h.html#a3f5dcceee15e4c6ef264c2f2b2e28bce">   97</a></span><span class="preprocessor">#define FPSCR_VE 0x00000080     </span><span class="comment">/* Invalid op exception enable */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno"><a class="line" href="processor_8h.html#a1ea6ef941c0ef17be7ad6b9b3cf63477">   98</a></span><span class="preprocessor">#define FPSCR_OE 0x00000040     </span><span class="comment">/* IEEE overflow exception enable */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno"><a class="line" href="processor_8h.html#a5a73c335cf8ee14ec623843e5bc6de32">   99</a></span><span class="preprocessor">#define FPSCR_UE 0x00000020     </span><span class="comment">/* IEEE underflow exception enable */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno"><a class="line" href="processor_8h.html#a77fde01e36f13fd8228854157b7f08f1">  100</a></span><span class="preprocessor">#define FPSCR_ZE 0x00000010     </span><span class="comment">/* IEEE zero divide exception enable */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno"><a class="line" href="processor_8h.html#adbcd79dfe7f32e03002f0680aa68b3d1">  101</a></span><span class="preprocessor">#define FPSCR_XE 0x00000008     </span><span class="comment">/* FP inexact exception enable */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno"><a class="line" href="processor_8h.html#a1f344c3b414c933d8fad227dcda9ddb5">  102</a></span><span class="preprocessor">#define FPSCR_NI 0x00000004     </span><span class="comment">/* FPU non IEEE-Mode */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno"><a class="line" href="processor_8h.html#a0232b9870dba11d4b13e6f4ce7692bc5">  103</a></span><span class="preprocessor">#define FPSCR_RN 0x00000003     </span><span class="comment">/* FPU rounding control */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno">  104</span> </div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno">  105</span><span class="comment">/* Special Purpose Registers (SPRNs)*/</span></div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno">  106</span> </div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno">  107</span><span class="comment">/* PPC440 Architecture is BOOK-E */</span></div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span><span class="preprocessor">#ifdef CONFIG_440</span></div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span><span class="preprocessor">#define CONFIG_BOOKE</span></div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno">  110</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno">  111</span> </div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno"><a class="line" href="processor_8h.html#a3226b42edc8da5c0dc274211581aa03a">  112</a></span><span class="preprocessor">#define SPRN_CCR0 0x3B3 </span><span class="comment">/* Core Configuration Register 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno">  113</span><span class="preprocessor">#ifdef CONFIG_BOOKE</span></div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno">  114</span><span class="preprocessor">#define SPRN_CCR1 0x378 </span><span class="comment">/* Core Configuration Register for 440 only */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno">  115</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno"><a class="line" href="processor_8h.html#af2db3d60994df3b5aa97858110d78212">  116</a></span><span class="preprocessor">#define SPRN_CDBCR 0x3D7 </span><span class="comment">/* Cache Debug Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno"><a class="line" href="processor_8h.html#a9e46562ce5d7ac46e751bf41a7220bbb">  117</a></span><span class="preprocessor">#define SPRN_CTR 0x009   </span><span class="comment">/* Count Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno"><a class="line" href="processor_8h.html#a1ce9c00ee6e9e960f8bc5ded082a8c1c">  118</a></span><span class="preprocessor">#define SPRN_DABR 0x3F5  </span><span class="comment">/* Data Address Breakpoint Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno">  119</span><span class="preprocessor">#ifndef CONFIG_BOOKE</span></div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno"><a class="line" href="processor_8h.html#ac8f41f0a9aee83c11a88f124cd9a841c">  120</a></span><span class="preprocessor">#define SPRN_DAC1 0x3F6 </span><span class="comment">/* Data Address Compare 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno"><a class="line" href="processor_8h.html#ac1210378766b08e0d57d615af1f1a489">  121</a></span><span class="preprocessor">#define SPRN_DAC2 0x3F7 </span><span class="comment">/* Data Address Compare 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno">  122</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno">  123</span><span class="preprocessor">#define SPRN_DAC1 0x13C   </span><span class="comment">/* Book E Data Address Compare 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span><span class="preprocessor">#define SPRN_DAC2 0x13D   </span><span class="comment">/* Book E Data Address Compare 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno">  125</span><span class="preprocessor">#endif                    </span><span class="comment">/* CONFIG_BOOKE */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno"><a class="line" href="processor_8h.html#aae17813b6181865d1b882186fecf8546">  126</a></span><span class="preprocessor">#define SPRN_DAR 0x013    </span><span class="comment">/* Data Address Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno"><a class="line" href="processor_8h.html#a420e5333915ae773e8f732624485dc2e">  127</a></span><span class="preprocessor">#define SPRN_DBAT0L 0x219 </span><span class="comment">/* Data BAT 0 Lower Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno"><a class="line" href="processor_8h.html#ac59181fb48bc178a4502184067602038">  128</a></span><span class="preprocessor">#define SPRN_DBAT0U 0x218 </span><span class="comment">/* Data BAT 0 Upper Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno"><a class="line" href="processor_8h.html#af82c836d4b07cfa1ed1f4fe38c04b268">  129</a></span><span class="preprocessor">#define SPRN_DBAT1L 0x21B </span><span class="comment">/* Data BAT 1 Lower Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno"><a class="line" href="processor_8h.html#af190bd23740fee80ef871336f0468e88">  130</a></span><span class="preprocessor">#define SPRN_DBAT1U 0x21A </span><span class="comment">/* Data BAT 1 Upper Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno"><a class="line" href="processor_8h.html#a0a61f4ece97d6af6a8344c9721a353c7">  131</a></span><span class="preprocessor">#define SPRN_DBAT2L 0x21D </span><span class="comment">/* Data BAT 2 Lower Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno"><a class="line" href="processor_8h.html#ad4dbe297a8300f5c75198c8d8dcb970f">  132</a></span><span class="preprocessor">#define SPRN_DBAT2U 0x21C </span><span class="comment">/* Data BAT 2 Upper Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno"><a class="line" href="processor_8h.html#a3bae87e4a31ba00898cf1d8e44eceedd">  133</a></span><span class="preprocessor">#define SPRN_DBAT3L 0x21F </span><span class="comment">/* Data BAT 3 Lower Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno"><a class="line" href="processor_8h.html#a0a9490c747a2127d13eedf524ca138a4">  134</a></span><span class="preprocessor">#define SPRN_DBAT3U 0x21E </span><span class="comment">/* Data BAT 3 Upper Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno"><a class="line" href="processor_8h.html#ace044c733f868607745b29deebcc3f58">  135</a></span><span class="preprocessor">#define SPRN_DBAT4L 0x239 </span><span class="comment">/* Data BAT 4 Lower Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno"><a class="line" href="processor_8h.html#aa51d2ba06e0c070a7e22897ad550decb">  136</a></span><span class="preprocessor">#define SPRN_DBAT4U 0x238 </span><span class="comment">/* Data BAT 4 Upper Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno"><a class="line" href="processor_8h.html#aa4175e45330ddbabc049008c143133ef">  137</a></span><span class="preprocessor">#define SPRN_DBAT5L 0x23B </span><span class="comment">/* Data BAT 5 Lower Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno"><a class="line" href="processor_8h.html#a691344998f9ddf33b4166a8164880451">  138</a></span><span class="preprocessor">#define SPRN_DBAT5U 0x23A </span><span class="comment">/* Data BAT 5 Upper Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno"><a class="line" href="processor_8h.html#a142a7dbaef604b68f20c1b653c3f72d4">  139</a></span><span class="preprocessor">#define SPRN_DBAT6L 0x23D </span><span class="comment">/* Data BAT 6 Lower Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno"><a class="line" href="processor_8h.html#a5ee1eb97f8b651aa4d1cf8e97128ffe1">  140</a></span><span class="preprocessor">#define SPRN_DBAT6U 0x23C </span><span class="comment">/* Data BAT 6 Upper Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno"><a class="line" href="processor_8h.html#a582ae1f3ef1c2498df8ca3d62fa7ac73">  141</a></span><span class="preprocessor">#define SPRN_DBAT7L 0x23F </span><span class="comment">/* Data BAT 7 Lower Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno"><a class="line" href="processor_8h.html#a0a3ef511b1a6d7114a07f8e68328d255">  142</a></span><span class="preprocessor">#define SPRN_DBAT7U 0x23E </span><span class="comment">/* Data BAT 7 Lower Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno"><a class="line" href="processor_8h.html#a6194469fd3002a1dafe1fc8330d7592f">  143</a></span><span class="preprocessor">#define SPRN_DBCR 0x3F2   </span><span class="comment">/* Debug Control Regsiter */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno"><a class="line" href="processor_8h.html#a0872178dc0cd363c545e8f5d5e275350">  144</a></span><span class="preprocessor">#define DBCR_EDM 0x80000000</span></div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno"><a class="line" href="processor_8h.html#a7ced167e4469d730edad7f29a6dfc2f8">  145</a></span><span class="preprocessor">#define DBCR_IDM 0x40000000</span></div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno"><a class="line" href="processor_8h.html#a34048a0f06c319663dbab460cc6d5b95">  146</a></span><span class="preprocessor">#define DBCR_RST(x) (((x) &amp; 0x3) &lt;&lt; 28)</span></div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno"><a class="line" href="processor_8h.html#a617de9625160e8782759e105132c05c0">  147</a></span><span class="preprocessor">#define DBCR_RST_NONE 0</span></div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno"><a class="line" href="processor_8h.html#a55b87e2c8443fcd0ea4dfdd9bb880003">  148</a></span><span class="preprocessor">#define DBCR_RST_CORE 1</span></div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno"><a class="line" href="processor_8h.html#a48275e634d408f2d7821b2310cc8b1cb">  149</a></span><span class="preprocessor">#define DBCR_RST_CHIP 2</span></div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno"><a class="line" href="processor_8h.html#a500d1b4a7fc0b59cc81cb37404714e17">  150</a></span><span class="preprocessor">#define DBCR_RST_SYSTEM 3</span></div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno"><a class="line" href="processor_8h.html#a5f4f5bbac1de43b74d0f66222245cd7a">  151</a></span><span class="preprocessor">#define DBCR_IC 0x08000000              </span><span class="comment">/* Instruction Completion Debug Evnt */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno"><a class="line" href="processor_8h.html#a77179bcd09924c7cecc53bc036aa6e4f">  152</a></span><span class="preprocessor">#define DBCR_BT 0x04000000              </span><span class="comment">/* Branch Taken Debug Event */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno"><a class="line" href="processor_8h.html#a91d17b1279ac65602078caca168cdad2">  153</a></span><span class="preprocessor">#define DBCR_EDE 0x02000000             </span><span class="comment">/* Exception Debug Event */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno"><a class="line" href="processor_8h.html#a8fa067631dbcebdd68e5abffaa23d658">  154</a></span><span class="preprocessor">#define DBCR_TDE 0x01000000             </span><span class="comment">/* TRAP Debug Event */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno"><a class="line" href="processor_8h.html#a960d4ce54edf27d296d0a605541552b7">  155</a></span><span class="preprocessor">#define DBCR_FER 0x00F80000             </span><span class="comment">/* First Events Remaining Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno"><a class="line" href="processor_8h.html#aea795f7ab78271b599f3eb83d937f6c3">  156</a></span><span class="preprocessor">#define DBCR_FT 0x00040000              </span><span class="comment">/* Freeze Timers on Debug Event */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno"><a class="line" href="processor_8h.html#af5418745d048136162b6a2f8fc374062">  157</a></span><span class="preprocessor">#define DBCR_IA1 0x00020000             </span><span class="comment">/* Instr. Addr. Compare 1 Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno"><a class="line" href="processor_8h.html#a6c615691c947e1d86607930d24a161d1">  158</a></span><span class="preprocessor">#define DBCR_IA2 0x00010000             </span><span class="comment">/* Instr. Addr. Compare 2 Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno"><a class="line" href="processor_8h.html#a18f44e1303722db8e67404f7109dff9c">  159</a></span><span class="preprocessor">#define DBCR_D1R 0x00008000             </span><span class="comment">/* Data Addr. Compare 1 Read Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno"><a class="line" href="processor_8h.html#a175b9cce867277a50678d5d8282257b2">  160</a></span><span class="preprocessor">#define DBCR_D1W 0x00004000             </span><span class="comment">/* Data Addr. Compare 1 Write Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno"><a class="line" href="processor_8h.html#a29cba05d09933eb84bbe55063d602ec5">  161</a></span><span class="preprocessor">#define DBCR_D1S(x) (((x) &amp; 0x3) &lt;&lt; 12) </span><span class="comment">/* Data Adrr. Compare 1 Size */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno"><a class="line" href="processor_8h.html#a48d2c3b0eae0aa88af399b5fe7b6b059">  162</a></span><span class="preprocessor">#define DAC_BYTE 0</span></div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno"><a class="line" href="processor_8h.html#adebe02f80ce755955f126893bc150497">  163</a></span><span class="preprocessor">#define DAC_HALF 1</span></div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno"><a class="line" href="processor_8h.html#a745756793677e2036029f7a4e269b545">  164</a></span><span class="preprocessor">#define DAC_WORD 2</span></div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno"><a class="line" href="processor_8h.html#add6c39ebf4ee89fd43b3eaa6c03e84a9">  165</a></span><span class="preprocessor">#define DAC_QUAD 3</span></div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno"><a class="line" href="processor_8h.html#a61bdbf0a78b366e93005100430d982e4">  166</a></span><span class="preprocessor">#define DBCR_D2R 0x00000800            </span><span class="comment">/* Data Addr. Compare 2 Read Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno"><a class="line" href="processor_8h.html#af673ff2bfa6138521f2017d9501ae975">  167</a></span><span class="preprocessor">#define DBCR_D2W 0x00000400            </span><span class="comment">/* Data Addr. Compare 2 Write Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno"><a class="line" href="processor_8h.html#a26e1016a68fbf722e1b3f9c37da52300">  168</a></span><span class="preprocessor">#define DBCR_D2S(x) (((x) &amp; 0x3) &lt;&lt; 8) </span><span class="comment">/* Data Addr. Compare 2 Size */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno"><a class="line" href="processor_8h.html#aad4f7aafd8f1dead69a713e8e2e9b3d9">  169</a></span><span class="preprocessor">#define DBCR_SBT 0x00000040            </span><span class="comment">/* Second Branch Taken Debug Event */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno"><a class="line" href="processor_8h.html#aa2dcc9d328d83d92bd2e95f9b57b8364">  170</a></span><span class="preprocessor">#define DBCR_SED 0x00000020            </span><span class="comment">/* Second Exception Debug Event */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno"><a class="line" href="processor_8h.html#a353795a136d57f6e96db8e91c887ec4b">  171</a></span><span class="preprocessor">#define DBCR_STD 0x00000010            </span><span class="comment">/* Second Trap Debug Event */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno"><a class="line" href="processor_8h.html#a87286b66ef9f3f7966b59605adbffecc">  172</a></span><span class="preprocessor">#define DBCR_SIA 0x00000008            </span><span class="comment">/* Second IAC Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno"><a class="line" href="processor_8h.html#ac4892760b61f59dd2c83c4643bebf389">  173</a></span><span class="preprocessor">#define DBCR_SDA 0x00000004            </span><span class="comment">/* Second DAC Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno"><a class="line" href="processor_8h.html#a5ffcabda9f562d9137deaaa603a76ad8">  174</a></span><span class="preprocessor">#define DBCR_JOI 0x00000002            </span><span class="comment">/* JTAG Serial Outbound Int. Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno"><a class="line" href="processor_8h.html#aa32a31699ad6f5c34650c898843655f4">  175</a></span><span class="preprocessor">#define DBCR_JII 0x00000001            </span><span class="comment">/* JTAG Serial Inbound Int. Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno">  176</span><span class="preprocessor">#ifndef CONFIG_BOOKE</span></div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno"><a class="line" href="processor_8h.html#a3eda55e5340329550ae668392043a57c">  177</a></span><span class="preprocessor">#define SPRN_DBCR0 0x3F2 </span><span class="comment">/* Debug Control Register 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno">  178</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno">  179</span><span class="preprocessor">#define SPRN_DBCR0 0x134 </span><span class="comment">/* Book E Debug Control Register 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno">  180</span><span class="preprocessor">#endif                   </span><span class="comment">/* CONFIG_BOOKE */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno">  181</span><span class="preprocessor">#ifndef CONFIG_BOOKE</span></div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno"><a class="line" href="processor_8h.html#a87525ea7fa77a48846b519d2e90d91f4">  182</a></span><span class="preprocessor">#define SPRN_DBCR1 0x3BD </span><span class="comment">/* Debug Control Register 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno"><a class="line" href="processor_8h.html#a6235cfb8cd4c2d7a275fd37f5504a75d">  183</a></span><span class="preprocessor">#define SPRN_DBSR 0x3F0  </span><span class="comment">/* Debug Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno">  184</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno">  185</span><span class="preprocessor">#define SPRN_DBCR1 0x135 </span><span class="comment">/* Book E Debug Control Register 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno">  186</span><span class="preprocessor">#ifdef CONFIG_BOOKE</span></div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno">  187</span><span class="preprocessor">#define SPRN_DBDR 0x3f3 </span><span class="comment">/* Debug Data Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno">  188</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno">  189</span><span class="preprocessor">#define SPRN_DBSR 0x130     </span><span class="comment">/* Book E Debug Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno">  190</span><span class="preprocessor">#define DBSR_IC 0x08000000  </span><span class="comment">/* Book E Instruction Completion  */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno">  191</span><span class="preprocessor">#define DBSR_TIE 0x01000000 </span><span class="comment">/* Book E Trap Instruction Event */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno">  192</span><span class="preprocessor">#endif                      </span><span class="comment">/* CONFIG_BOOKE */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno"><a class="line" href="processor_8h.html#aff1a1437223cf5e48ba8a5840c8d5bc3">  193</a></span><span class="preprocessor">#define SPRN_DCCR 0x3FA     </span><span class="comment">/* Data Cache Cacheability Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno"><a class="line" href="processor_8h.html#a348de95fb19840805d3929fc101db890">  194</a></span><span class="preprocessor">#define DCCR_NOCACHE 0      </span><span class="comment">/* Noncacheable */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno"><a class="line" href="processor_8h.html#ae8fa63001e3586580651e6b83df7cc80">  195</a></span><span class="preprocessor">#define DCCR_CACHE 1        </span><span class="comment">/* Cacheable */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno">  196</span><span class="preprocessor">#ifndef CONFIG_BOOKE</span></div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno"><a class="line" href="processor_8h.html#a8a7bdfecf4d0511d9071e15c8aaa56f1">  197</a></span><span class="preprocessor">#define SPRN_DCDBTRL 0x39c </span><span class="comment">/* Data Cache Debug Tag Register Low */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno"><a class="line" href="processor_8h.html#aec190483aaacb1c71fdef0583d27b3d9">  198</a></span><span class="preprocessor">#define SPRN_DCDBTRH 0x39d </span><span class="comment">/* Data Cache Debug Tag Register High */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno">  199</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno"><a class="line" href="processor_8h.html#a4b5441080c06fefe8a8d566e892dbb49">  200</a></span><span class="preprocessor">#define SPRN_DCMP 0x3D1 </span><span class="comment">/* Data TLB Compare Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno"><a class="line" href="processor_8h.html#a28c03fcc392704eefc6331de434a38af">  201</a></span><span class="preprocessor">#define SPRN_DCWR 0x3BA </span><span class="comment">/* Data Cache Write-thru Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno"><a class="line" href="processor_8h.html#ac569c7c0553f490a7af11ac1b8d6120d">  202</a></span><span class="preprocessor">#define DCWR_COPY 0     </span><span class="comment">/* Copy-back */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno"><a class="line" href="processor_8h.html#a9c9cfe05d104a599ead0e79a64009444">  203</a></span><span class="preprocessor">#define DCWR_WRITE 1    </span><span class="comment">/* Write-through */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno">  204</span><span class="preprocessor">#ifndef CONFIG_BOOKE</span></div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno"><a class="line" href="processor_8h.html#ae7ba4eed337958d3d6cd55862a0d593a">  205</a></span><span class="preprocessor">#define SPRN_DEAR 0x3D5 </span><span class="comment">/* Data Error Address Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno">  206</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno">  207</span><span class="preprocessor">#define SPRN_DEAR 0x03D  </span><span class="comment">/* Book E Data Error Address Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno">  208</span><span class="preprocessor">#endif                   </span><span class="comment">/* CONFIG_BOOKE */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno"><a class="line" href="processor_8h.html#a40dd17497acb605b5a2aea3d991e2e34">  209</a></span><span class="preprocessor">#define SPRN_DEC 0x016   </span><span class="comment">/* Decrement Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno"><a class="line" href="processor_8h.html#a00dbac71fed6a66f672a4b49bb4918c0">  210</a></span><span class="preprocessor">#define SPRN_DMISS 0x3D0 </span><span class="comment">/* Data TLB Miss Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno">  211</span><span class="preprocessor">#ifdef CONFIG_BOOKE</span></div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno">  212</span><span class="preprocessor">#define SPRN_DNV0 0x390 </span><span class="comment">/* Data Cache Normal Victim 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno">  213</span><span class="preprocessor">#define SPRN_DNV1 0x391 </span><span class="comment">/* Data Cache Normal Victim 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno">  214</span><span class="preprocessor">#define SPRN_DNV2 0x392 </span><span class="comment">/* Data Cache Normal Victim 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno">  215</span><span class="preprocessor">#define SPRN_DNV3 0x393 </span><span class="comment">/* Data Cache Normal Victim 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno">  216</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno"><a class="line" href="processor_8h.html#a81e61652668e0fdc6be79331e5e9e4a3">  217</a></span><span class="preprocessor">#define SPRN_DSISR 0x012 </span><span class="comment">/* Data Storage Interrupt Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno">  218</span><span class="preprocessor">#ifdef CONFIG_BOOKE</span></div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno">  219</span><span class="preprocessor">#define SPRN_DTV0 0x394  </span><span class="comment">/* Data Cache Transient Victim 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno">  220</span><span class="preprocessor">#define SPRN_DTV1 0x395  </span><span class="comment">/* Data Cache Transient Victim 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno">  221</span><span class="preprocessor">#define SPRN_DTV2 0x396  </span><span class="comment">/* Data Cache Transient Victim 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno">  222</span><span class="preprocessor">#define SPRN_DTV3 0x397  </span><span class="comment">/* Data Cache Transient Victim 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno">  223</span><span class="preprocessor">#define SPRN_DVLIM 0x398 </span><span class="comment">/* Data Cache Victim Limit */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno">  224</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno"><a class="line" href="processor_8h.html#a027a014e44d9cacbeee47b8eacc088e8">  225</a></span><span class="preprocessor">#define SPRN_EAR 0x11A </span><span class="comment">/* External Address Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno">  226</span><span class="preprocessor">#ifndef CONFIG_BOOKE</span></div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno"><a class="line" href="processor_8h.html#ac8a2fe973137cafc7a78a4c7edf88a08">  227</a></span><span class="preprocessor">#define SPRN_ESR 0x3D4 </span><span class="comment">/* Exception Syndrome Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno">  228</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno">  229</span><span class="preprocessor">#define SPRN_ESR 0x03E      </span><span class="comment">/* Book E Exception Syndrome Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno">  230</span><span class="preprocessor">#endif                      </span><span class="comment">/* CONFIG_BOOKE */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno"><a class="line" href="processor_8h.html#ae941e86bb86c2a872cd7b549935ed0c1">  231</a></span><span class="preprocessor">#define ESR_IMCP 0x80000000 </span><span class="comment">/* Instr. Machine Check - Protection */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno"><a class="line" href="processor_8h.html#a24b174184aa2c0580717e75941305c31">  232</a></span><span class="preprocessor">#define ESR_IMCN 0x40000000 </span><span class="comment">/* Instr. Machine Check - Non-config */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno"><a class="line" href="processor_8h.html#ab88708f7fd17b954334eebd6fa50beea">  233</a></span><span class="preprocessor">#define ESR_IMCB 0x20000000 </span><span class="comment">/* Instr. Machine Check - Bus error */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno"><a class="line" href="processor_8h.html#ad69c9a18610c4694571c43605109e37c">  234</a></span><span class="preprocessor">#define ESR_IMCT 0x10000000 </span><span class="comment">/* Instr. Machine Check - Timeout */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno"><a class="line" href="processor_8h.html#a5783b7a4abf92a94611ac43d8307f4e4">  235</a></span><span class="preprocessor">#define ESR_PIL 0x08000000  </span><span class="comment">/* Program Exception - Illegal */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno"><a class="line" href="processor_8h.html#a3cd751e51453a336be8d59c38459ab07">  236</a></span><span class="preprocessor">#define ESR_PPR 0x04000000  </span><span class="comment">/* Program Exception - Priveleged */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno"><a class="line" href="processor_8h.html#a46543c0479d7f0bd786237e5e87b61c3">  237</a></span><span class="preprocessor">#define ESR_PTR 0x02000000  </span><span class="comment">/* Program Exception - Trap */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno"><a class="line" href="processor_8h.html#ad72c6bd504e908a0ad10405af83c8d8a">  238</a></span><span class="preprocessor">#define ESR_DST 0x00800000  </span><span class="comment">/* Storage Exception - Data miss */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno"><a class="line" href="processor_8h.html#ad8fa49d7b32b2d63386c8cecc9042372">  239</a></span><span class="preprocessor">#define ESR_DIZ 0x00400000  </span><span class="comment">/* Storage Exception - Zone fault */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno"><a class="line" href="processor_8h.html#a08dd06607aa399c35e321efb9a4f22fd">  240</a></span><span class="preprocessor">#define SPRN_EVPR 0x3D6     </span><span class="comment">/* Exception Vector Prefix Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno"><a class="line" href="processor_8h.html#a7d35e8f5b076a92b715a2c065ebc0411">  241</a></span><span class="preprocessor">#define SPRN_HASH1 0x3D2    </span><span class="comment">/* Primary Hash Address Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno"><a class="line" href="processor_8h.html#a9c99b41343af98a77e46434fd1a6b4cb">  242</a></span><span class="preprocessor">#define SPRN_HASH2 0x3D3    </span><span class="comment">/* Secondary Hash Address Resgister */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno"><a class="line" href="processor_8h.html#ac11cd97d3d998e243fe666b4a5b50371">  243</a></span><span class="preprocessor">#define SPRN_HID0 0x3F0     </span><span class="comment">/* Hardware Implementation Register 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno">  244</span> </div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno"><a class="line" href="processor_8h.html#a01521e6947b65f541fca530ff489ebd2">  245</a></span><span class="preprocessor">#define HID0_ICE_SHIFT 15</span></div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno"><a class="line" href="processor_8h.html#a67680bb30e44dba4b36498249e44a2e2">  246</a></span><span class="preprocessor">#define HID0_DCE_SHIFT 14</span></div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno"><a class="line" href="processor_8h.html#a172f999ef82b1f51bc750c56b5a1d59e">  247</a></span><span class="preprocessor">#define HID0_DLOCK_SHIFT 12</span></div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno">  248</span> </div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno"><a class="line" href="processor_8h.html#ada707ac1298c50039a30112a2925b1e3">  249</a></span><span class="preprocessor">#define HID0_EMCP (1 &lt;&lt; 31) </span><span class="comment">/* Enable Machine Check pin */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno"><a class="line" href="processor_8h.html#a1291c0bceba862c5452df08e10f6fe1e">  250</a></span><span class="preprocessor">#define HID0_EBA (1 &lt;&lt; 29)  </span><span class="comment">/* Enable Bus Address Parity */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno"><a class="line" href="processor_8h.html#a462c7e1c54c78b425b134bb25dd3cad7">  251</a></span><span class="preprocessor">#define HID0_EBD (1 &lt;&lt; 28)  </span><span class="comment">/* Enable Bus Data Parity */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno"><a class="line" href="processor_8h.html#a3d2e423cb9c22f9df98c78ab52c25422">  252</a></span><span class="preprocessor">#define HID0_SBCLK (1 &lt;&lt; 27)</span></div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno"><a class="line" href="processor_8h.html#a4ec1e7d66cae80d90ff8c4fbdf8cb098">  253</a></span><span class="preprocessor">#define HID0_EICE (1 &lt;&lt; 26)</span></div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno"><a class="line" href="processor_8h.html#a2ecd1eada7974a4e9f30898b944776eb">  254</a></span><span class="preprocessor">#define HID0_ECLK (1 &lt;&lt; 25)</span></div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno"><a class="line" href="processor_8h.html#ac951151c2ba87bdc6d0562bfaf7483a3">  255</a></span><span class="preprocessor">#define HID0_PAR (1 &lt;&lt; 24)</span></div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno"><a class="line" href="processor_8h.html#a2f31521da481e2c4044c02053d21a0d1">  256</a></span><span class="preprocessor">#define HID0_DOZE (1 &lt;&lt; 23)</span></div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno"><a class="line" href="processor_8h.html#a6ab76e7c0f70911cdbfa3d1b752af581">  257</a></span><span class="preprocessor">#define HID0_NAP (1 &lt;&lt; 22)</span></div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno"><a class="line" href="processor_8h.html#a162e7302c937c7f900bc5645319dafd7">  258</a></span><span class="preprocessor">#define HID0_SLEEP (1 &lt;&lt; 21)</span></div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno"><a class="line" href="processor_8h.html#ad2ac28c0de3913a92ee6b56dbf526d58">  259</a></span><span class="preprocessor">#define HID0_DPM (1 &lt;&lt; 20)</span></div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno"><a class="line" href="processor_8h.html#a2e6925830c6ee3f61db5a537385176ae">  260</a></span><span class="preprocessor">#define HID0_ICE (1 &lt;&lt; HID0_ICE_SHIFT)     </span><span class="comment">/* Instruction Cache Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno"><a class="line" href="processor_8h.html#a320c0b74fa15e5a07fd6ea0161cf2857">  261</a></span><span class="preprocessor">#define HID0_DCE (1 &lt;&lt; HID0_DCE_SHIFT)     </span><span class="comment">/* Data Cache Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno"><a class="line" href="processor_8h.html#a8ee9061531e65512fbe229aa51297a65">  262</a></span><span class="preprocessor">#define HID0_TBEN (1 &lt;&lt; 14)                </span><span class="comment">/* Time Base Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno"><a class="line" href="processor_8h.html#ac7c552fa7780904eb125b7686a03a88f">  263</a></span><span class="preprocessor">#define HID0_ILOCK (1 &lt;&lt; 13)               </span><span class="comment">/* Instruction Cache Lock */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno"><a class="line" href="processor_8h.html#a37195544a63dafc7243cea1f9f25e693">  264</a></span><span class="preprocessor">#define HID0_DLOCK (1 &lt;&lt; HID0_DLOCK_SHIFT) </span><span class="comment">/* Data Cache Lock */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno"><a class="line" href="processor_8h.html#aec09120d91e6c58ea9663e4f9e0dc63b">  265</a></span><span class="preprocessor">#define HID0_ICFI (1 &lt;&lt; 11)                </span><span class="comment">/* Instr. Cache Flash Invalidate */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno"><a class="line" href="processor_8h.html#a2e734e07f1ec24bbdbd6d4cb821574d6">  266</a></span><span class="preprocessor">#define HID0_DCFI (1 &lt;&lt; 10)                </span><span class="comment">/* Data Cache Flash Invalidate */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno"><a class="line" href="processor_8h.html#a893a286d27183005bf6dadb47347daf0">  267</a></span><span class="preprocessor">#define HID0_DCI HID0_DCFI</span></div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno"><a class="line" href="processor_8h.html#aa641705487f6b6233429cca3438a02c2">  268</a></span><span class="preprocessor">#define HID0_SPD (1 &lt;&lt; 9)    </span><span class="comment">/* Speculative disable */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno"><a class="line" href="processor_8h.html#a9c528250c3d059b3b07de2f48c056f6d">  269</a></span><span class="preprocessor">#define HID0_ENMAS7 (1 &lt;&lt; 7) </span><span class="comment">/* Enable MAS7 Update for 36-bit phys */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno"><a class="line" href="processor_8h.html#ad307a3152e730183f23e19b50a8f19ba">  270</a></span><span class="preprocessor">#define HID0_SGE (1 &lt;&lt; 7)    </span><span class="comment">/* Store Gathering Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno"><a class="line" href="processor_8h.html#a5488ce261db5e1fe1501a18ca2038954">  271</a></span><span class="preprocessor">#define HID0_SIED HID_SGE    </span><span class="comment">/* Serial Instr. Execution [Disable] */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno"><a class="line" href="processor_8h.html#a5d89cdf7e36cdfe78015e4d3ec6dc7d9">  272</a></span><span class="preprocessor">#define HID0_DCFA (1 &lt;&lt; 6)   </span><span class="comment">/* Data Cache Flush Assist */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno"><a class="line" href="processor_8h.html#a6d1852456b3d54e5eac905ffd24bebab">  273</a></span><span class="preprocessor">#define HID0_BTIC (1 &lt;&lt; 5)   </span><span class="comment">/* Branch Target Instruction Cache Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno"><a class="line" href="processor_8h.html#a104c76ccde3e0fbb7e7626c31d7386ca">  274</a></span><span class="preprocessor">#define HID0_ABE (1 &lt;&lt; 3)    </span><span class="comment">/* Address Broadcast Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00275" name="l00275"></a><span class="lineno"><a class="line" href="processor_8h.html#a82de32fa9ec4874fd10a5a5132d4d044">  275</a></span><span class="preprocessor">#define HID0_BHTE (1 &lt;&lt; 2)   </span><span class="comment">/* Branch History Table Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno"><a class="line" href="processor_8h.html#a7074577a1b910b938d9e1e7fe45cb4a0">  276</a></span><span class="preprocessor">#define HID0_BTCD (1 &lt;&lt; 1)   </span><span class="comment">/* Branch target cache disable */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno"><a class="line" href="processor_8h.html#a65911830da2cfc7e32b6a8969b367c16">  277</a></span><span class="preprocessor">#define SPRN_HID1 0x3F1      </span><span class="comment">/* Hardware Implementation Register 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00278" name="l00278"></a><span class="lineno"><a class="line" href="processor_8h.html#ab7bf2b5e56ac8c7d5f41545050a5a17e">  278</a></span><span class="preprocessor">#define HID1_RFXE (1 &lt;&lt; 17)  </span><span class="comment">/* Read Fault Exception Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00279" name="l00279"></a><span class="lineno"><a class="line" href="processor_8h.html#ad8412c555a52fd687bf1a6f23e96ac86">  279</a></span><span class="preprocessor">#define HID1_ASTME (1 &lt;&lt; 13) </span><span class="comment">/* Address bus streaming mode */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno"><a class="line" href="processor_8h.html#ad910c04459d853a03e9668aaa77bfa47">  280</a></span><span class="preprocessor">#define HID1_ABE (1 &lt;&lt; 12)   </span><span class="comment">/* Address broadcast enable */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00281" name="l00281"></a><span class="lineno"><a class="line" href="processor_8h.html#ab9e57cc8b40aff1a300c88d6a95e10af">  281</a></span><span class="preprocessor">#define HID1_MBDD (1 &lt;&lt; 6)   </span><span class="comment">/* optimized sync instruction */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00282" name="l00282"></a><span class="lineno"><a class="line" href="processor_8h.html#ac9bcc58c07e8c3c04f1014d78be76214">  282</a></span><span class="preprocessor">#define SPRN_IABR 0x3F2      </span><span class="comment">/* Instruction Address Breakpoint Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00283" name="l00283"></a><span class="lineno">  283</span><span class="preprocessor">#ifndef CONFIG_BOOKE</span></div>
<div class="line"><a id="l00284" name="l00284"></a><span class="lineno"><a class="line" href="processor_8h.html#a3264baade24af30d39c7bdb03c7bf2d0">  284</a></span><span class="preprocessor">#define SPRN_IAC1 0x3F4 </span><span class="comment">/* Instruction Address Compare 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00285" name="l00285"></a><span class="lineno"><a class="line" href="processor_8h.html#afb9a07a88cbb70e583dbedf72bd55d4d">  285</a></span><span class="preprocessor">#define SPRN_IAC2 0x3F5 </span><span class="comment">/* Instruction Address Compare 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno">  286</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l00287" name="l00287"></a><span class="lineno">  287</span><span class="preprocessor">#define SPRN_IAC1 0x138   </span><span class="comment">/* Book E Instruction Address Compare 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00288" name="l00288"></a><span class="lineno">  288</span><span class="preprocessor">#define SPRN_IAC2 0x139   </span><span class="comment">/* Book E Instruction Address Compare 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00289" name="l00289"></a><span class="lineno">  289</span><span class="preprocessor">#endif                    </span><span class="comment">/* CONFIG_BOOKE */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00290" name="l00290"></a><span class="lineno"><a class="line" href="processor_8h.html#ac2eb011e50c592e8801f6ca9a8978e9e">  290</a></span><span class="preprocessor">#define SPRN_IBAT0L 0x211 </span><span class="comment">/* Instruction BAT 0 Lower Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno"><a class="line" href="processor_8h.html#afd5ac3c525d0208d57fb597b49acb82b">  291</a></span><span class="preprocessor">#define SPRN_IBAT0U 0x210 </span><span class="comment">/* Instruction BAT 0 Upper Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00292" name="l00292"></a><span class="lineno"><a class="line" href="processor_8h.html#ae6cad5a0c57700e0b54e8d5d93a86368">  292</a></span><span class="preprocessor">#define SPRN_IBAT1L 0x213 </span><span class="comment">/* Instruction BAT 1 Lower Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00293" name="l00293"></a><span class="lineno"><a class="line" href="processor_8h.html#a6cff7bf3608b29da72646b5acdc3a6ea">  293</a></span><span class="preprocessor">#define SPRN_IBAT1U 0x212 </span><span class="comment">/* Instruction BAT 1 Upper Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno"><a class="line" href="processor_8h.html#a0aa862f5243218558686482a5c3a61e6">  294</a></span><span class="preprocessor">#define SPRN_IBAT2L 0x215 </span><span class="comment">/* Instruction BAT 2 Lower Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00295" name="l00295"></a><span class="lineno"><a class="line" href="processor_8h.html#a8a296dbf0868fd0e25cf40786f5ab686">  295</a></span><span class="preprocessor">#define SPRN_IBAT2U 0x214 </span><span class="comment">/* Instruction BAT 2 Upper Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00296" name="l00296"></a><span class="lineno"><a class="line" href="processor_8h.html#a5eaef33ad1b3eb52b75d0c2eb60ae481">  296</a></span><span class="preprocessor">#define SPRN_IBAT3L 0x217 </span><span class="comment">/* Instruction BAT 3 Lower Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00297" name="l00297"></a><span class="lineno"><a class="line" href="processor_8h.html#a56615f9cfda566c9eabe8842b266dc24">  297</a></span><span class="preprocessor">#define SPRN_IBAT3U 0x216 </span><span class="comment">/* Instruction BAT 3 Upper Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00298" name="l00298"></a><span class="lineno"><a class="line" href="processor_8h.html#a5ba0d9d9d4177246b4fae7b402ff945a">  298</a></span><span class="preprocessor">#define SPRN_IBAT4L 0x231 </span><span class="comment">/* Instruction BAT 4 Lower Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00299" name="l00299"></a><span class="lineno"><a class="line" href="processor_8h.html#a87717e72eaab68be9ed2860d82d2c545">  299</a></span><span class="preprocessor">#define SPRN_IBAT4U 0x230 </span><span class="comment">/* Instruction BAT 4 Upper Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00300" name="l00300"></a><span class="lineno"><a class="line" href="processor_8h.html#afe8d0504aef2e28358ffd9e123c7bdd9">  300</a></span><span class="preprocessor">#define SPRN_IBAT5L 0x233 </span><span class="comment">/* Instruction BAT 5 Lower Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00301" name="l00301"></a><span class="lineno"><a class="line" href="processor_8h.html#a9c97a33011c691ff36076da44667c11b">  301</a></span><span class="preprocessor">#define SPRN_IBAT5U 0x232 </span><span class="comment">/* Instruction BAT 5 Upper Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00302" name="l00302"></a><span class="lineno"><a class="line" href="processor_8h.html#abfc671d4d3d461b1a6db4c198cf2dfe2">  302</a></span><span class="preprocessor">#define SPRN_IBAT6L 0x235 </span><span class="comment">/* Instruction BAT 6 Lower Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00303" name="l00303"></a><span class="lineno"><a class="line" href="processor_8h.html#ab93316075d5dd5b178a1203a59f0e952">  303</a></span><span class="preprocessor">#define SPRN_IBAT6U 0x234 </span><span class="comment">/* Instruction BAT 6 Upper Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00304" name="l00304"></a><span class="lineno"><a class="line" href="processor_8h.html#acc5bf41a1365fa98150777df481f0afb">  304</a></span><span class="preprocessor">#define SPRN_IBAT7L 0x237 </span><span class="comment">/* Instruction BAT 7 Lower Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00305" name="l00305"></a><span class="lineno"><a class="line" href="processor_8h.html#a6bb57f5e04e789893b20a3e689c7e65c">  305</a></span><span class="preprocessor">#define SPRN_IBAT7U 0x236 </span><span class="comment">/* Instruction BAT 7 Upper Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00306" name="l00306"></a><span class="lineno"><a class="line" href="processor_8h.html#ac1398d09b4198ee54b9a35c15ed644e0">  306</a></span><span class="preprocessor">#define SPRN_ICCR 0x3FB   </span><span class="comment">/* Instruction Cache Cacheability Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00307" name="l00307"></a><span class="lineno"><a class="line" href="processor_8h.html#aba42ff48e7f1c416263ca74aaf20bab3">  307</a></span><span class="preprocessor">#define ICCR_NOCACHE 0    </span><span class="comment">/* Noncacheable */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00308" name="l00308"></a><span class="lineno"><a class="line" href="processor_8h.html#a322fc3389014fc588f525c00e544a965">  308</a></span><span class="preprocessor">#define ICCR_CACHE 1      </span><span class="comment">/* Cacheable */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00309" name="l00309"></a><span class="lineno"><a class="line" href="processor_8h.html#abc5a91406194d668b5b4b8522b630d76">  309</a></span><span class="preprocessor">#define SPRN_ICDBDR 0x3D3 </span><span class="comment">/* Instruction Cache Debug Data Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00310" name="l00310"></a><span class="lineno">  310</span><span class="preprocessor">#ifdef CONFIG_BOOKE</span></div>
<div class="line"><a id="l00311" name="l00311"></a><span class="lineno">  311</span><span class="preprocessor">#define SPRN_ICDBTRL 0x39e </span><span class="comment">/* instruction cache debug tag register low */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00312" name="l00312"></a><span class="lineno">  312</span><span class="preprocessor">#define SPRN_ICDBTRH 0x39f </span><span class="comment">/* instruction cache debug tag register high */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00313" name="l00313"></a><span class="lineno">  313</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00314" name="l00314"></a><span class="lineno"><a class="line" href="processor_8h.html#a35f212feecdd47514de22e8dc2168c6a">  314</a></span><span class="preprocessor">#define SPRN_ICMP 0x3D5  </span><span class="comment">/* Instruction TLB Compare Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00315" name="l00315"></a><span class="lineno"><a class="line" href="processor_8h.html#a45f2c0203edbf18e82bf4b6896e878a1">  315</a></span><span class="preprocessor">#define SPRN_ICTC 0x3FB  </span><span class="comment">/* Instruction Cache Throttling Control Reg */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00316" name="l00316"></a><span class="lineno"><a class="line" href="processor_8h.html#adc06208cc1e09a2fe174d56a97f615c5">  316</a></span><span class="preprocessor">#define SPRN_IMISS 0x3D4 </span><span class="comment">/* Instruction TLB Miss Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00317" name="l00317"></a><span class="lineno"><a class="line" href="processor_8h.html#ab1585d074c906d649b95bd487fc1df35">  317</a></span><span class="preprocessor">#define SPRN_IMMR 0x27E  </span><span class="comment">/* Internal Memory Map Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00318" name="l00318"></a><span class="lineno">  318</span><span class="preprocessor">#ifdef CONFIG_BOOKE</span></div>
<div class="line"><a id="l00319" name="l00319"></a><span class="lineno">  319</span><span class="preprocessor">#define SPRN_INV0 0x370  </span><span class="comment">/* Instruction Cache Normal Victim 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00320" name="l00320"></a><span class="lineno">  320</span><span class="preprocessor">#define SPRN_INV1 0x371  </span><span class="comment">/* Instruction Cache Normal Victim 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00321" name="l00321"></a><span class="lineno">  321</span><span class="preprocessor">#define SPRN_INV2 0x372  </span><span class="comment">/* Instruction Cache Normal Victim 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00322" name="l00322"></a><span class="lineno">  322</span><span class="preprocessor">#define SPRN_INV3 0x373  </span><span class="comment">/* Instruction Cache Normal Victim 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00323" name="l00323"></a><span class="lineno">  323</span><span class="preprocessor">#define SPRN_ITV0 0x374  </span><span class="comment">/* Instruction Cache Transient Victim 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00324" name="l00324"></a><span class="lineno">  324</span><span class="preprocessor">#define SPRN_ITV1 0x375  </span><span class="comment">/* Instruction Cache Transient Victim 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00325" name="l00325"></a><span class="lineno">  325</span><span class="preprocessor">#define SPRN_ITV2 0x376  </span><span class="comment">/* Instruction Cache Transient Victim 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00326" name="l00326"></a><span class="lineno">  326</span><span class="preprocessor">#define SPRN_ITV3 0x377  </span><span class="comment">/* Instruction Cache Transient Victim 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00327" name="l00327"></a><span class="lineno">  327</span><span class="preprocessor">#define SPRN_IVLIM 0x399 </span><span class="comment">/* Instruction Cache Victim Limit */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00328" name="l00328"></a><span class="lineno">  328</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00329" name="l00329"></a><span class="lineno"><a class="line" href="processor_8h.html#abd1fdc2e0d0e431e6b2a1816f8093412">  329</a></span><span class="preprocessor">#define SPRN_LDSTCR 0x3F8 </span><span class="comment">/* Load/Store Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00330" name="l00330"></a><span class="lineno"><a class="line" href="processor_8h.html#a12706b33ea8688bf5f87687a5d0863f5">  330</a></span><span class="preprocessor">#define SPRN_L2CR 0x3F9   </span><span class="comment">/* Level 2 Cache Control Regsiter */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00331" name="l00331"></a><span class="lineno"><a class="line" href="processor_8h.html#a3c2e786013cfe42da4cd47cfa1e3cc04">  331</a></span><span class="preprocessor">#define SPRN_LR 0x008     </span><span class="comment">/* Link Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00332" name="l00332"></a><span class="lineno"><a class="line" href="processor_8h.html#aa4169fb7abca6c57ff18a878c92057e8">  332</a></span><span class="preprocessor">#define SPRN_MBAR 0x137   </span><span class="comment">/* System memory base address */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00333" name="l00333"></a><span class="lineno"><a class="line" href="processor_8h.html#a9fed4103d2ba44243bf74c158adac201">  333</a></span><span class="preprocessor">#define SPRN_MMCR0 0x3B8  </span><span class="comment">/* Monitor Mode Control Register 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00334" name="l00334"></a><span class="lineno"><a class="line" href="processor_8h.html#a0743f90ca43ed3972df17482d24de3a4">  334</a></span><span class="preprocessor">#define SPRN_MMCR1 0x3BC  </span><span class="comment">/* Monitor Mode Control Register 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00335" name="l00335"></a><span class="lineno">  335</span><span class="preprocessor">#ifdef CONFIG_BOOKE</span></div>
<div class="line"><a id="l00336" name="l00336"></a><span class="lineno">  336</span><span class="preprocessor">#define SPRN_MMUCR 0x3b2 </span><span class="comment">/* MMU Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00337" name="l00337"></a><span class="lineno">  337</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00338" name="l00338"></a><span class="lineno"><a class="line" href="processor_8h.html#acc6fd61d546886fae0a18616f429c572">  338</a></span><span class="preprocessor">#define SPRN_PBL1 0x3FC </span><span class="comment">/* Protection Bound Lower 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00339" name="l00339"></a><span class="lineno"><a class="line" href="processor_8h.html#a23cbe0ced471dfd573cbe6760a7d1eee">  339</a></span><span class="preprocessor">#define SPRN_PBL2 0x3FE </span><span class="comment">/* Protection Bound Lower 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00340" name="l00340"></a><span class="lineno"><a class="line" href="processor_8h.html#a6a287cddae6f4e09b3eab9598dedb0ef">  340</a></span><span class="preprocessor">#define SPRN_PBU1 0x3FD </span><span class="comment">/* Protection Bound Upper 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00341" name="l00341"></a><span class="lineno"><a class="line" href="processor_8h.html#a1e80cf6f25ac495b267d8a77d10b322f">  341</a></span><span class="preprocessor">#define SPRN_PBU2 0x3FF </span><span class="comment">/* Protection Bound Upper 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00342" name="l00342"></a><span class="lineno">  342</span><span class="preprocessor">#ifndef CONFIG_BOOKE</span></div>
<div class="line"><a id="l00343" name="l00343"></a><span class="lineno"><a class="line" href="processor_8h.html#ab240b0fe7dc5aea3ce3186d36d18e036">  343</a></span><span class="preprocessor">#define SPRN_PID 0x3B1 </span><span class="comment">/* Process ID */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00344" name="l00344"></a><span class="lineno"><a class="line" href="processor_8h.html#aa3a444aee3ce085c8de7b013c74b8f1d">  344</a></span><span class="preprocessor">#define SPRN_PIR 0x3FF </span><span class="comment">/* Processor Identification Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00345" name="l00345"></a><span class="lineno">  345</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l00346" name="l00346"></a><span class="lineno">  346</span><span class="preprocessor">#define SPRN_PID 0x030  </span><span class="comment">/* Book E Process ID */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00347" name="l00347"></a><span class="lineno">  347</span><span class="preprocessor">#define SPRN_PIR 0x11E  </span><span class="comment">/* Book E Processor Identification Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00348" name="l00348"></a><span class="lineno">  348</span><span class="preprocessor">#endif                  </span><span class="comment">/* CONFIG_BOOKE */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00349" name="l00349"></a><span class="lineno"><a class="line" href="processor_8h.html#a7ff606d4a286baac2c78c45d24fec0a9">  349</a></span><span class="preprocessor">#define SPRN_PIT 0x3DB  </span><span class="comment">/* Programmable Interval Timer */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00350" name="l00350"></a><span class="lineno"><a class="line" href="processor_8h.html#a164d0855d4bd2cea53ad70194e680a5a">  350</a></span><span class="preprocessor">#define SPRN_PMC1 0x3B9 </span><span class="comment">/* Performance Counter Register 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00351" name="l00351"></a><span class="lineno"><a class="line" href="processor_8h.html#aa5642bdc430757fed2cc1f846d6d1e15">  351</a></span><span class="preprocessor">#define SPRN_PMC2 0x3BA </span><span class="comment">/* Performance Counter Register 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00352" name="l00352"></a><span class="lineno"><a class="line" href="processor_8h.html#aebfaa147d99541c52f22e3499de1b568">  352</a></span><span class="preprocessor">#define SPRN_PMC3 0x3BD </span><span class="comment">/* Performance Counter Register 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00353" name="l00353"></a><span class="lineno"><a class="line" href="processor_8h.html#a53b51db4d38f3633468f2ff9fe9b8851">  353</a></span><span class="preprocessor">#define SPRN_PMC4 0x3BE </span><span class="comment">/* Performance Counter Register 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00354" name="l00354"></a><span class="lineno"><a class="line" href="processor_8h.html#af02f570895c2983ff28cb83f28daad1e">  354</a></span><span class="preprocessor">#define SPRN_PVR 0x11F  </span><span class="comment">/* Processor Version Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00355" name="l00355"></a><span class="lineno"><a class="line" href="processor_8h.html#a74db74c9048effe57b4b5b42749f20da">  355</a></span><span class="preprocessor">#define SPRN_RPA 0x3D6  </span><span class="comment">/* Required Physical Address Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00356" name="l00356"></a><span class="lineno">  356</span><span class="preprocessor">#ifdef CONFIG_BOOKE</span></div>
<div class="line"><a id="l00357" name="l00357"></a><span class="lineno">  357</span><span class="preprocessor">#define SPRN_RSTCFG 0x39b </span><span class="comment">/* Reset Configuration */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00358" name="l00358"></a><span class="lineno">  358</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00359" name="l00359"></a><span class="lineno"><a class="line" href="processor_8h.html#acd575296bd33cf4ea55f9096e091b825">  359</a></span><span class="preprocessor">#define SPRN_SDA 0x3BF  </span><span class="comment">/* Sampled Data Address Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00360" name="l00360"></a><span class="lineno"><a class="line" href="processor_8h.html#a858ebf386beaaf47381ca8966372c977">  360</a></span><span class="preprocessor">#define SPRN_SDR1 0x019 </span><span class="comment">/* MMU Hash Base Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00361" name="l00361"></a><span class="lineno"><a class="line" href="processor_8h.html#a872a4f937bf88e34a1298ea7dce6396c">  361</a></span><span class="preprocessor">#define SPRN_SGR 0x3B9  </span><span class="comment">/* Storage Guarded Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00362" name="l00362"></a><span class="lineno"><a class="line" href="processor_8h.html#a8d5be893167ff4673f1f4c6cdb47a82e">  362</a></span><span class="preprocessor">#define SGR_NORMAL 0</span></div>
<div class="line"><a id="l00363" name="l00363"></a><span class="lineno"><a class="line" href="processor_8h.html#aa2083b26d81e8ec2546394e8c3562351">  363</a></span><span class="preprocessor">#define SGR_GUARDED 1</span></div>
<div class="line"><a id="l00364" name="l00364"></a><span class="lineno"><a class="line" href="processor_8h.html#ace0d35e5603094cdaa3c43bbf518c084">  364</a></span><span class="preprocessor">#define SPRN_SIA 0x3BB   </span><span class="comment">/* Sampled Instruction Address Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00365" name="l00365"></a><span class="lineno"><a class="line" href="processor_8h.html#a763258c9d5a837737d9df425c0ff9841">  365</a></span><span class="preprocessor">#define SPRN_SPRG0 0x110 </span><span class="comment">/* Special Purpose Register General 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00366" name="l00366"></a><span class="lineno"><a class="line" href="processor_8h.html#a5ddd26bbc28fb7ebc50f606ecc4cffe5">  366</a></span><span class="preprocessor">#define SPRN_SPRG1 0x111 </span><span class="comment">/* Special Purpose Register General 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00367" name="l00367"></a><span class="lineno"><a class="line" href="processor_8h.html#a7cfd2e5d4d7e297af39afed310991d99">  367</a></span><span class="preprocessor">#define SPRN_SPRG2 0x112 </span><span class="comment">/* Special Purpose Register General 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00368" name="l00368"></a><span class="lineno"><a class="line" href="processor_8h.html#a22f85cf06e095066568b3c22f27ba2c0">  368</a></span><span class="preprocessor">#define SPRN_SPRG3 0x113 </span><span class="comment">/* Special Purpose Register General 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00369" name="l00369"></a><span class="lineno"><a class="line" href="processor_8h.html#a4b9bf2d223610e03f6a0cc4cfca5d03e">  369</a></span><span class="preprocessor">#define SPRN_SPRG4 0x114 </span><span class="comment">/* Special Purpose Register General 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00370" name="l00370"></a><span class="lineno"><a class="line" href="processor_8h.html#ad513f41ba6609fcd79478d31d6ab2e21">  370</a></span><span class="preprocessor">#define SPRN_SPRG5 0x115 </span><span class="comment">/* Special Purpose Register General 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00371" name="l00371"></a><span class="lineno"><a class="line" href="processor_8h.html#a69b35238feca6881ded9d2f1ff21ea0e">  371</a></span><span class="preprocessor">#define SPRN_SPRG6 0x116 </span><span class="comment">/* Special Purpose Register General 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00372" name="l00372"></a><span class="lineno"><a class="line" href="processor_8h.html#a4a2acf96abb243c7628099cd3fdf803f">  372</a></span><span class="preprocessor">#define SPRN_SPRG7 0x117 </span><span class="comment">/* Special Purpose Register General 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00373" name="l00373"></a><span class="lineno"><a class="line" href="processor_8h.html#aa0aa823c210c2c772cf54c098e4dac7f">  373</a></span><span class="preprocessor">#define SPRN_SRR0 0x01A  </span><span class="comment">/* Save/Restore Register 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00374" name="l00374"></a><span class="lineno"><a class="line" href="processor_8h.html#acdd8f05a0491d3ab8f2063318ddbe8d4">  374</a></span><span class="preprocessor">#define SPRN_SRR1 0x01B  </span><span class="comment">/* Save/Restore Register 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00375" name="l00375"></a><span class="lineno"><a class="line" href="processor_8h.html#acdc856eaae373aa2bd8eec0571ef7fdd">  375</a></span><span class="preprocessor">#define SPRN_SRR2 0x3DE  </span><span class="comment">/* Save/Restore Register 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00376" name="l00376"></a><span class="lineno"><a class="line" href="processor_8h.html#a28dbaed34994d84c8129fe31260888e7">  376</a></span><span class="preprocessor">#define SPRN_SRR3 0x3DF  </span><span class="comment">/* Save/Restore Register 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00377" name="l00377"></a><span class="lineno">  377</span> </div>
<div class="line"><a id="l00378" name="l00378"></a><span class="lineno">  378</span><span class="preprocessor">#ifdef CONFIG_BOOKE</span></div>
<div class="line"><a id="l00379" name="l00379"></a><span class="lineno">  379</span><span class="preprocessor">#define SPRN_SVR 0x3FF </span><span class="comment">/* System Version Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00380" name="l00380"></a><span class="lineno">  380</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l00381" name="l00381"></a><span class="lineno"><a class="line" href="processor_8h.html#a35d4a80e45e782a11f31a89d93e1fc99">  381</a></span><span class="preprocessor">#define SPRN_SVR 0x11E </span><span class="comment">/* System Version Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00382" name="l00382"></a><span class="lineno">  382</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00383" name="l00383"></a><span class="lineno"><a class="line" href="processor_8h.html#a6d380cc8bf83b4c1dc249bd443d2f4f0">  383</a></span><span class="preprocessor">#define SPRN_TBHI 0x3DC </span><span class="comment">/* Time Base High */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00384" name="l00384"></a><span class="lineno"><a class="line" href="processor_8h.html#a78e1ec65f59e2e62fbed6a090d77d54b">  384</a></span><span class="preprocessor">#define SPRN_TBHU 0x3CC </span><span class="comment">/* Time Base High User-mode */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00385" name="l00385"></a><span class="lineno"><a class="line" href="processor_8h.html#aa513eb7b848c1e48e45702aae39b87d2">  385</a></span><span class="preprocessor">#define SPRN_TBLO 0x3DD </span><span class="comment">/* Time Base Low */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00386" name="l00386"></a><span class="lineno"><a class="line" href="processor_8h.html#aadade0a17768e2c5798c1c36f047d873">  386</a></span><span class="preprocessor">#define SPRN_TBLU 0x3CD </span><span class="comment">/* Time Base Low User-mode */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00387" name="l00387"></a><span class="lineno"><a class="line" href="processor_8h.html#ab4a501d7f9052d9458540438022189cc">  387</a></span><span class="preprocessor">#define SPRN_TBRL 0x10C </span><span class="comment">/* Time Base Read Lower Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00388" name="l00388"></a><span class="lineno"><a class="line" href="processor_8h.html#a42df37fb15227eeecf5622c03e4c1b8e">  388</a></span><span class="preprocessor">#define SPRN_TBRU 0x10D </span><span class="comment">/* Time Base Read Upper Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00389" name="l00389"></a><span class="lineno"><a class="line" href="processor_8h.html#ae19a1e5aa6f0db21f975f7eee6e9888e">  389</a></span><span class="preprocessor">#define SPRN_TBWL 0x11C </span><span class="comment">/* Time Base Write Lower Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00390" name="l00390"></a><span class="lineno"><a class="line" href="processor_8h.html#ad4d23688938624467738213133242019">  390</a></span><span class="preprocessor">#define SPRN_TBWU 0x11D </span><span class="comment">/* Time Base Write Upper Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00391" name="l00391"></a><span class="lineno">  391</span><span class="preprocessor">#ifndef CONFIG_BOOKE</span></div>
<div class="line"><a id="l00392" name="l00392"></a><span class="lineno"><a class="line" href="processor_8h.html#ad6c866a925050f40daa634b9ac778742">  392</a></span><span class="preprocessor">#define SPRN_TCR 0x3DA </span><span class="comment">/* Timer Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00393" name="l00393"></a><span class="lineno">  393</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l00394" name="l00394"></a><span class="lineno">  394</span><span class="preprocessor">#define SPRN_TCR 0x154 </span><span class="comment">/* Book E Timer Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00395" name="l00395"></a><span class="lineno">  395</span><span class="preprocessor">#endif                 </span><span class="comment">/* CONFIG_BOOKE */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00396" name="l00396"></a><span class="lineno">  396</span><span class="preprocessor">#ifdef CONFIG_E500MC</span></div>
<div class="line"><a id="l00397" name="l00397"></a><span class="lineno">  397</span><span class="preprocessor">#define TCR_WP(x) (((64 - x) &amp; 0x3) &lt;&lt; 30) | (((64 - x) &amp; 0x3c) &lt;&lt; 15) </span><span class="comment">/* WDT Period 2^x clocks*/</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00398" name="l00398"></a><span class="lineno">  398</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l00399" name="l00399"></a><span class="lineno"><a class="line" href="processor_8h.html#aa1c9a49a9b539625a7e070f622110a57">  399</a></span><span class="preprocessor">#define TCR_WP(x) (((x) &amp; 0x3) &lt;&lt; 30)  </span><span class="comment">/* WDT Period */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00400" name="l00400"></a><span class="lineno"><a class="line" href="processor_8h.html#ad0a2b245a25bd2fd4e055db6fd95e38a">  400</a></span><span class="preprocessor">#define WP_2_17 0                      </span><span class="comment">/* 2^17 clocks */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00401" name="l00401"></a><span class="lineno"><a class="line" href="processor_8h.html#aff85b3737e4a625b6782d4501876dbfe">  401</a></span><span class="preprocessor">#define WP_2_21 1                      </span><span class="comment">/* 2^21 clocks */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00402" name="l00402"></a><span class="lineno"><a class="line" href="processor_8h.html#ac762f8236e9b34696d813f2787910eb2">  402</a></span><span class="preprocessor">#define WP_2_25 2                      </span><span class="comment">/* 2^25 clocks */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00403" name="l00403"></a><span class="lineno"><a class="line" href="processor_8h.html#a562a7bdbd0358c20d144b5d9e1e17fce">  403</a></span><span class="preprocessor">#define WP_2_29 3                      </span><span class="comment">/* 2^29 clocks */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00404" name="l00404"></a><span class="lineno">  404</span><span class="preprocessor">#endif                                 </span><span class="comment">/* CONFIG_E500 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00405" name="l00405"></a><span class="lineno"><a class="line" href="processor_8h.html#a5167730a378ddc6e41c6300f08525b55">  405</a></span><span class="preprocessor">#define TCR_WRC(x) (((x) &amp; 0x3) &lt;&lt; 28) </span><span class="comment">/* WDT Reset Control */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00406" name="l00406"></a><span class="lineno"><a class="line" href="processor_8h.html#ab9a6fede388af1003ff3ed40e6991b0f">  406</a></span><span class="preprocessor">#define WRC_NONE 0                     </span><span class="comment">/* No reset will occur */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00407" name="l00407"></a><span class="lineno"><a class="line" href="processor_8h.html#afb1e8b8bb1562c11948f328ce77b5e75">  407</a></span><span class="preprocessor">#define WRC_CORE 1                     </span><span class="comment">/* Core reset will occur */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00408" name="l00408"></a><span class="lineno"><a class="line" href="processor_8h.html#a5e393cf2b3694653ba28bc76933be556">  408</a></span><span class="preprocessor">#define WRC_CHIP 2                     </span><span class="comment">/* Chip reset will occur */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00409" name="l00409"></a><span class="lineno"><a class="line" href="processor_8h.html#a7701ec8c22ec83daa56e86d9ebd90290">  409</a></span><span class="preprocessor">#define WRC_SYSTEM 3                   </span><span class="comment">/* System reset will occur */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00410" name="l00410"></a><span class="lineno"><a class="line" href="processor_8h.html#a76e6d57f07a5f95dfe5cc56b6700c3be">  410</a></span><span class="preprocessor">#define TCR_WIE 0x08000000             </span><span class="comment">/* WDT Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00411" name="l00411"></a><span class="lineno"><a class="line" href="processor_8h.html#a67fe41623ec7b0a2f119693b4b81c95d">  411</a></span><span class="preprocessor">#define TCR_PIE 0x04000000             </span><span class="comment">/* PIT Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00412" name="l00412"></a><span class="lineno"><a class="line" href="processor_8h.html#ab51555e7eac754dd802345b93389bc31">  412</a></span><span class="preprocessor">#define TCR_FP(x) (((x) &amp; 0x3) &lt;&lt; 24)  </span><span class="comment">/* FIT Period */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00413" name="l00413"></a><span class="lineno"><a class="line" href="processor_8h.html#af2148f20010d453dff56f1f8f02ae37d">  413</a></span><span class="preprocessor">#define FP_2_9 0                       </span><span class="comment">/* 2^9 clocks */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00414" name="l00414"></a><span class="lineno"><a class="line" href="processor_8h.html#a833c4db2c66a3c1a1f7ea5fb2624928f">  414</a></span><span class="preprocessor">#define FP_2_13 1                      </span><span class="comment">/* 2^13 clocks */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00415" name="l00415"></a><span class="lineno"><a class="line" href="processor_8h.html#aba8830983a62912e0ee63a8bf78b2fa3">  415</a></span><span class="preprocessor">#define FP_2_17 2                      </span><span class="comment">/* 2^17 clocks */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00416" name="l00416"></a><span class="lineno"><a class="line" href="processor_8h.html#a88ad4eae0cb5c0cd13d155c9e9a68841">  416</a></span><span class="preprocessor">#define FP_2_21 3                      </span><span class="comment">/* 2^21 clocks */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00417" name="l00417"></a><span class="lineno"><a class="line" href="processor_8h.html#acbae4b667820cd04ee85def2f9005ca6">  417</a></span><span class="preprocessor">#define TCR_FIE 0x00800000             </span><span class="comment">/* FIT Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00418" name="l00418"></a><span class="lineno"><a class="line" href="processor_8h.html#aeea5af06d0a06943ef4c8e06aa632262">  418</a></span><span class="preprocessor">#define TCR_ARE 0x00400000             </span><span class="comment">/* Auto Reload Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00419" name="l00419"></a><span class="lineno"><a class="line" href="processor_8h.html#a716f17764c2608662e793461bd245ffd">  419</a></span><span class="preprocessor">#define SPRN_THRM1 0x3FC               </span><span class="comment">/* Thermal Management Register 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00420" name="l00420"></a><span class="lineno"><a class="line" href="processor_8h.html#a8444adca668ef665403c0f4fd143635c">  420</a></span><span class="preprocessor">#define THRM1_TIN (1 &lt;&lt; 0)</span></div>
<div class="line"><a id="l00421" name="l00421"></a><span class="lineno"><a class="line" href="processor_8h.html#a7cde64855cf10cf9e9da539130887b3b">  421</a></span><span class="preprocessor">#define THRM1_TIV (1 &lt;&lt; 1)</span></div>
<div class="line"><a id="l00422" name="l00422"></a><span class="lineno"><a class="line" href="processor_8h.html#a7661041d36d58bf0cbd1a7c10b143cc9">  422</a></span><span class="preprocessor">#define THRM1_THRES (0x7f &lt;&lt; 2)</span></div>
<div class="line"><a id="l00423" name="l00423"></a><span class="lineno"><a class="line" href="processor_8h.html#a99018009fa37bb73497f031a51056c31">  423</a></span><span class="preprocessor">#define THRM1_TID (1 &lt;&lt; 29)</span></div>
<div class="line"><a id="l00424" name="l00424"></a><span class="lineno"><a class="line" href="processor_8h.html#a95abd20f8c82f2ec4beed050900b324f">  424</a></span><span class="preprocessor">#define THRM1_TIE (1 &lt;&lt; 30)</span></div>
<div class="line"><a id="l00425" name="l00425"></a><span class="lineno"><a class="line" href="processor_8h.html#a5abd6df623c3afa02ba3297e1f37f044">  425</a></span><span class="preprocessor">#define THRM1_V (1 &lt;&lt; 31)</span></div>
<div class="line"><a id="l00426" name="l00426"></a><span class="lineno"><a class="line" href="processor_8h.html#ac4a78c9814fd21b2595c3805ebf837fe">  426</a></span><span class="preprocessor">#define SPRN_THRM2 0x3FD </span><span class="comment">/* Thermal Management Register 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00427" name="l00427"></a><span class="lineno"><a class="line" href="processor_8h.html#a5a6a677d9d1ec01574be0c08be37d167">  427</a></span><span class="preprocessor">#define SPRN_THRM3 0x3FE </span><span class="comment">/* Thermal Management Register 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00428" name="l00428"></a><span class="lineno"><a class="line" href="processor_8h.html#a9b04ae5275f05c1546a25ef743ec335b">  428</a></span><span class="preprocessor">#define THRM3_E (1 &lt;&lt; 31)</span></div>
<div class="line"><a id="l00429" name="l00429"></a><span class="lineno"><a class="line" href="processor_8h.html#adbcd476be577e75dff00fb3602ef2630">  429</a></span><span class="preprocessor">#define SPRN_TLBMISS 0x3D4 </span><span class="comment">/* 980 7450 TLB Miss Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00430" name="l00430"></a><span class="lineno">  430</span><span class="preprocessor">#ifndef CONFIG_BOOKE</span></div>
<div class="line"><a id="l00431" name="l00431"></a><span class="lineno"><a class="line" href="processor_8h.html#aff6638fc4ac8ef55dd7f83bfd4211d38">  431</a></span><span class="preprocessor">#define SPRN_TSR 0x3D8 </span><span class="comment">/* Timer Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00432" name="l00432"></a><span class="lineno">  432</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l00433" name="l00433"></a><span class="lineno">  433</span><span class="preprocessor">#define SPRN_TSR 0x150                 </span><span class="comment">/* Book E Timer Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00434" name="l00434"></a><span class="lineno">  434</span><span class="preprocessor">#endif                                 </span><span class="comment">/* CONFIG_BOOKE */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00435" name="l00435"></a><span class="lineno"><a class="line" href="processor_8h.html#a748c57cd100485db4530ef711083b9ec">  435</a></span><span class="preprocessor">#define TSR_ENW 0x80000000             </span><span class="comment">/* Enable Next Watchdog */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00436" name="l00436"></a><span class="lineno"><a class="line" href="processor_8h.html#a52ab65123181fe8182d9b00d77f815e7">  436</a></span><span class="preprocessor">#define TSR_WIS 0x40000000             </span><span class="comment">/* WDT Interrupt Status */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00437" name="l00437"></a><span class="lineno"><a class="line" href="processor_8h.html#aab99f90e85306bff819e318c9bce283b">  437</a></span><span class="preprocessor">#define TSR_WRS(x) (((x) &amp; 0x3) &lt;&lt; 28) </span><span class="comment">/* WDT Reset Status */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00438" name="l00438"></a><span class="lineno"><a class="line" href="processor_8h.html#a231942d657db1aac5773953a40215178">  438</a></span><span class="preprocessor">#define WRS_NONE 0                     </span><span class="comment">/* No WDT reset occurred */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00439" name="l00439"></a><span class="lineno"><a class="line" href="processor_8h.html#a5f6ac7f0e866e24cbfbb7f74f34af935">  439</a></span><span class="preprocessor">#define WRS_CORE 1                     </span><span class="comment">/* WDT forced core reset */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00440" name="l00440"></a><span class="lineno"><a class="line" href="processor_8h.html#a00d560cfe829aff7d9aa2899b08fe0fd">  440</a></span><span class="preprocessor">#define WRS_CHIP 2                     </span><span class="comment">/* WDT forced chip reset */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00441" name="l00441"></a><span class="lineno"><a class="line" href="processor_8h.html#ad8cf8470dc4a7c71f5c2321e5f2e3c39">  441</a></span><span class="preprocessor">#define WRS_SYSTEM 3                   </span><span class="comment">/* WDT forced system reset */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00442" name="l00442"></a><span class="lineno"><a class="line" href="processor_8h.html#a866b48ce024447841e68e68108333e9d">  442</a></span><span class="preprocessor">#define TSR_PIS 0x08000000             </span><span class="comment">/* PIT Interrupt Status */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00443" name="l00443"></a><span class="lineno"><a class="line" href="processor_8h.html#a9315738381a06d8a65fa745c856a346d">  443</a></span><span class="preprocessor">#define TSR_FIS 0x04000000             </span><span class="comment">/* FIT Interrupt Status */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00444" name="l00444"></a><span class="lineno"><a class="line" href="processor_8h.html#ab49b48cf4e8ab3de1cccfb3f6422f44b">  444</a></span><span class="preprocessor">#define SPRN_UMMCR0 0x3A8              </span><span class="comment">/* User Monitor Mode Control Register 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00445" name="l00445"></a><span class="lineno"><a class="line" href="processor_8h.html#a56098af3181aec3126794574c04b4514">  445</a></span><span class="preprocessor">#define SPRN_UMMCR1 0x3AC              </span><span class="comment">/* User Monitor Mode Control Register 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00446" name="l00446"></a><span class="lineno"><a class="line" href="processor_8h.html#ab95360556e569ad2915c1a9950811d06">  446</a></span><span class="preprocessor">#define SPRN_UPMC1 0x3A9               </span><span class="comment">/* User Performance Counter Register 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00447" name="l00447"></a><span class="lineno"><a class="line" href="processor_8h.html#ab9401671be2fe9d9c1198352f040f910">  447</a></span><span class="preprocessor">#define SPRN_UPMC2 0x3AA               </span><span class="comment">/* User Performance Counter Register 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00448" name="l00448"></a><span class="lineno"><a class="line" href="processor_8h.html#ac14a7798c578aed700aa0307dc3556df">  448</a></span><span class="preprocessor">#define SPRN_UPMC3 0x3AD               </span><span class="comment">/* User Performance Counter Register 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00449" name="l00449"></a><span class="lineno"><a class="line" href="processor_8h.html#ac2dae7c5e2b0dee47ffc638ff02994d3">  449</a></span><span class="preprocessor">#define SPRN_UPMC4 0x3AE               </span><span class="comment">/* User Performance Counter Register 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00450" name="l00450"></a><span class="lineno"><a class="line" href="processor_8h.html#a26460eaa382821373e0fd3cd1e123ba6">  450</a></span><span class="preprocessor">#define SPRN_USIA 0x3AB                </span><span class="comment">/* User Sampled Instruction Address Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00451" name="l00451"></a><span class="lineno"><a class="line" href="processor_8h.html#a0d09626e687be40ab9095242008dd6b9">  451</a></span><span class="preprocessor">#define SPRN_XER 0x001                 </span><span class="comment">/* Fixed Point Exception Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00452" name="l00452"></a><span class="lineno"><a class="line" href="processor_8h.html#a8ee16a52fedaecbf9e1365d1d5ffd2c4">  452</a></span><span class="preprocessor">#define SPRN_ZPR 0x3B0                 </span><span class="comment">/* Zone Protection Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00453" name="l00453"></a><span class="lineno">  453</span> </div>
<div class="line"><a id="l00454" name="l00454"></a><span class="lineno">  454</span><span class="comment">/* Book E definitions */</span></div>
<div class="line"><a id="l00455" name="l00455"></a><span class="lineno"><a class="line" href="processor_8h.html#ad1b8f05dff917d403ab40f556c9e6ed2">  455</a></span><span class="preprocessor">#define SPRN_DECAR 0x036   </span><span class="comment">/* Decrementer Auto Reload Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00456" name="l00456"></a><span class="lineno"><a class="line" href="processor_8h.html#a66a5dac5c67b962d203d7db0778d05a3">  456</a></span><span class="preprocessor">#define SPRN_CSRR0 0x03A   </span><span class="comment">/* Critical SRR0 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00457" name="l00457"></a><span class="lineno"><a class="line" href="processor_8h.html#a6be2944acc91d0b062b449025eb20638">  457</a></span><span class="preprocessor">#define SPRN_CSRR1 0x03B   </span><span class="comment">/* Critical SRR0 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00458" name="l00458"></a><span class="lineno"><a class="line" href="processor_8h.html#a9fd55dc2acfb7dcafd9d4ee6ed5c1a61">  458</a></span><span class="preprocessor">#define SPRN_IVPR 0x03F    </span><span class="comment">/* Interrupt Vector Prefix Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00459" name="l00459"></a><span class="lineno"><a class="line" href="processor_8h.html#adbb622a098664a530f09d9d93c81e3db">  459</a></span><span class="preprocessor">#define SPRN_USPRG0 0x100  </span><span class="comment">/* User Special Purpose Register General 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00460" name="l00460"></a><span class="lineno"><a class="line" href="processor_8h.html#a60f08c41c80285f58e11b2d039fe1042">  460</a></span><span class="preprocessor">#define SPRN_SPRG4R 0x104  </span><span class="comment">/* Special Purpose Register General 4 Read */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00461" name="l00461"></a><span class="lineno"><a class="line" href="processor_8h.html#a1119dd9bd431716b8743a16a124481c3">  461</a></span><span class="preprocessor">#define SPRN_SPRG5R 0x105  </span><span class="comment">/* Special Purpose Register General 5 Read */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00462" name="l00462"></a><span class="lineno"><a class="line" href="processor_8h.html#a3ff64440f8ec5ef1caf846cc70d8c2c8">  462</a></span><span class="preprocessor">#define SPRN_SPRG6R 0x106  </span><span class="comment">/* Special Purpose Register General 6 Read */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00463" name="l00463"></a><span class="lineno"><a class="line" href="processor_8h.html#ae073bcb1b81641ac867b2868d0bdb64c">  463</a></span><span class="preprocessor">#define SPRN_SPRG7R 0x107  </span><span class="comment">/* Special Purpose Register General 7 Read */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00464" name="l00464"></a><span class="lineno"><a class="line" href="processor_8h.html#adfbf8d387bb258edd0a743aadfbd16a6">  464</a></span><span class="preprocessor">#define SPRN_SPRG4W 0x114  </span><span class="comment">/* Special Purpose Register General 4 Write */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00465" name="l00465"></a><span class="lineno"><a class="line" href="processor_8h.html#aac5cd8e9acfe9585389cc336e14601cd">  465</a></span><span class="preprocessor">#define SPRN_SPRG5W 0x115  </span><span class="comment">/* Special Purpose Register General 5 Write */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00466" name="l00466"></a><span class="lineno"><a class="line" href="processor_8h.html#a1772ab004c4069bfb89b7cc8b9045080">  466</a></span><span class="preprocessor">#define SPRN_SPRG6W 0x116  </span><span class="comment">/* Special Purpose Register General 6 Write */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00467" name="l00467"></a><span class="lineno"><a class="line" href="processor_8h.html#a9ef50424495ef1b7d6f3d5cee27eefe1">  467</a></span><span class="preprocessor">#define SPRN_SPRG7W 0x117  </span><span class="comment">/* Special Purpose Register General 7 Write */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00468" name="l00468"></a><span class="lineno"><a class="line" href="processor_8h.html#a84c070c24047c81222989aedce992709">  468</a></span><span class="preprocessor">#define SPRN_DBCR2 0x136   </span><span class="comment">/* Debug Control Register 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00469" name="l00469"></a><span class="lineno"><a class="line" href="processor_8h.html#a563eb2aa9f9b91635137eef1fc7f3a2f">  469</a></span><span class="preprocessor">#define SPRN_IAC3 0x13A    </span><span class="comment">/* Instruction Address Compare 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00470" name="l00470"></a><span class="lineno"><a class="line" href="processor_8h.html#ac8f0b9b67e5022e94b9cd03bda48d148">  470</a></span><span class="preprocessor">#define SPRN_IAC4 0x13B    </span><span class="comment">/* Instruction Address Compare 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00471" name="l00471"></a><span class="lineno"><a class="line" href="processor_8h.html#a48b555ab0850e6ee9d521f4ae4c98eb9">  471</a></span><span class="preprocessor">#define SPRN_DVC1 0x13E    </span><span class="comment">/* Data Value Compare Register 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00472" name="l00472"></a><span class="lineno"><a class="line" href="processor_8h.html#ad038adfa35866c6ce5ef09ce9a93148d">  472</a></span><span class="preprocessor">#define SPRN_DVC2 0x13F    </span><span class="comment">/* Data Value Compare Register 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00473" name="l00473"></a><span class="lineno"><a class="line" href="processor_8h.html#ac69a3dde4b2e86bf2db13852f7e8db63">  473</a></span><span class="preprocessor">#define SPRN_IVOR0 0x190   </span><span class="comment">/* Interrupt Vector Offset Register 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00474" name="l00474"></a><span class="lineno"><a class="line" href="processor_8h.html#abb7af790a24cc41c51f849d786b40b5f">  474</a></span><span class="preprocessor">#define SPRN_IVOR1 0x191   </span><span class="comment">/* Interrupt Vector Offset Register 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00475" name="l00475"></a><span class="lineno"><a class="line" href="processor_8h.html#aeff3f24a0eede3163e069ed35a9431d0">  475</a></span><span class="preprocessor">#define SPRN_IVOR2 0x192   </span><span class="comment">/* Interrupt Vector Offset Register 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00476" name="l00476"></a><span class="lineno"><a class="line" href="processor_8h.html#a0d707dc7a44bd7c47abc54b4200fcf50">  476</a></span><span class="preprocessor">#define SPRN_IVOR3 0x193   </span><span class="comment">/* Interrupt Vector Offset Register 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00477" name="l00477"></a><span class="lineno"><a class="line" href="processor_8h.html#a9006f6ff7f73adbc0558a9e10a564e82">  477</a></span><span class="preprocessor">#define SPRN_IVOR4 0x194   </span><span class="comment">/* Interrupt Vector Offset Register 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00478" name="l00478"></a><span class="lineno"><a class="line" href="processor_8h.html#ab1fa748b77c5dc999ba843a8ef4d4cc7">  478</a></span><span class="preprocessor">#define SPRN_IVOR5 0x195   </span><span class="comment">/* Interrupt Vector Offset Register 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00479" name="l00479"></a><span class="lineno"><a class="line" href="processor_8h.html#a884eec98f28438b5690f76080dfcab0a">  479</a></span><span class="preprocessor">#define SPRN_IVOR6 0x196   </span><span class="comment">/* Interrupt Vector Offset Register 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00480" name="l00480"></a><span class="lineno"><a class="line" href="processor_8h.html#a8a21a47eacabfdec76f418b32eb95e1d">  480</a></span><span class="preprocessor">#define SPRN_IVOR7 0x197   </span><span class="comment">/* Interrupt Vector Offset Register 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00481" name="l00481"></a><span class="lineno"><a class="line" href="processor_8h.html#a19c871faac1f4f13c54f1dc1f614b8c1">  481</a></span><span class="preprocessor">#define SPRN_IVOR8 0x198   </span><span class="comment">/* Interrupt Vector Offset Register 8 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00482" name="l00482"></a><span class="lineno"><a class="line" href="processor_8h.html#a66af96ac7a0bca905e9d50cd3f77a916">  482</a></span><span class="preprocessor">#define SPRN_IVOR9 0x199   </span><span class="comment">/* Interrupt Vector Offset Register 9 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00483" name="l00483"></a><span class="lineno"><a class="line" href="processor_8h.html#ac42e4206e2657bab1a4db565a8db1ee3">  483</a></span><span class="preprocessor">#define SPRN_IVOR10 0x19a  </span><span class="comment">/* Interrupt Vector Offset Register 10 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00484" name="l00484"></a><span class="lineno"><a class="line" href="processor_8h.html#a99bc5610b266573b43f7f09031844927">  484</a></span><span class="preprocessor">#define SPRN_IVOR11 0x19b  </span><span class="comment">/* Interrupt Vector Offset Register 11 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00485" name="l00485"></a><span class="lineno"><a class="line" href="processor_8h.html#a639600c1bf88d76d56db79b5f310722e">  485</a></span><span class="preprocessor">#define SPRN_IVOR12 0x19c  </span><span class="comment">/* Interrupt Vector Offset Register 12 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00486" name="l00486"></a><span class="lineno"><a class="line" href="processor_8h.html#a6334d377ebdfcc824c26f46c2ed3f5be">  486</a></span><span class="preprocessor">#define SPRN_IVOR13 0x19d  </span><span class="comment">/* Interrupt Vector Offset Register 13 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00487" name="l00487"></a><span class="lineno"><a class="line" href="processor_8h.html#ab04233176df1886d900ed08c55565d1f">  487</a></span><span class="preprocessor">#define SPRN_IVOR14 0x19e  </span><span class="comment">/* Interrupt Vector Offset Register 14 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00488" name="l00488"></a><span class="lineno"><a class="line" href="processor_8h.html#aee940ed74c0bc573b137b5d24a552a93">  488</a></span><span class="preprocessor">#define SPRN_IVOR15 0x19f  </span><span class="comment">/* Interrupt Vector Offset Register 15 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00489" name="l00489"></a><span class="lineno"><a class="line" href="processor_8h.html#a5aaf9663590dcd6eb86b98980dadbabe">  489</a></span><span class="preprocessor">#define SPRN_IVOR38 0x1b0  </span><span class="comment">/* Interrupt Vector Offset Register 38 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00490" name="l00490"></a><span class="lineno"><a class="line" href="processor_8h.html#a2449ba670dae31b3c4c328fd362c4d79">  490</a></span><span class="preprocessor">#define SPRN_IVOR39 0x1b1  </span><span class="comment">/* Interrupt Vector Offset Register 39 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00491" name="l00491"></a><span class="lineno"><a class="line" href="processor_8h.html#a46028745e00a31475e6578dd7419eedc">  491</a></span><span class="preprocessor">#define SPRN_IVOR40 0x1b2  </span><span class="comment">/* Interrupt Vector Offset Register 40 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00492" name="l00492"></a><span class="lineno"><a class="line" href="processor_8h.html#a9c68c2d3b7f62a08c3379857ac9a1bc5">  492</a></span><span class="preprocessor">#define SPRN_IVOR41 0x1b3  </span><span class="comment">/* Interrupt Vector Offset Register 41 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00493" name="l00493"></a><span class="lineno"><a class="line" href="processor_8h.html#adc0fdbf66a572ecca851e683b67ab9e6">  493</a></span><span class="preprocessor">#define SPRN_GIVOR2 0x1b8  </span><span class="comment">/* Guest Interrupt Vector Offset Register 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00494" name="l00494"></a><span class="lineno"><a class="line" href="processor_8h.html#a8e21fd764caa036890634efa7dfea110">  494</a></span><span class="preprocessor">#define SPRN_GIVOR3 0x1b9  </span><span class="comment">/* Guest Interrupt Vector Offset Register 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00495" name="l00495"></a><span class="lineno"><a class="line" href="processor_8h.html#ac59985dd0bfde2a25a02bfacd439cad9">  495</a></span><span class="preprocessor">#define SPRN_GIVOR4 0x1ba  </span><span class="comment">/* Guest Interrupt Vector Offset Register 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00496" name="l00496"></a><span class="lineno"><a class="line" href="processor_8h.html#af3dc80f614eb2e8d2a7550d6efeba0d6">  496</a></span><span class="preprocessor">#define SPRN_GIVOR8 0x1bb  </span><span class="comment">/* Guest Interrupt Vector Offset Register 8 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00497" name="l00497"></a><span class="lineno"><a class="line" href="processor_8h.html#ad462814ffeda7ec8619f55fd4f7c32b7">  497</a></span><span class="preprocessor">#define SPRN_GIVOR13 0x1bc </span><span class="comment">/* Guest Interrupt Vector Offset Register 13 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00498" name="l00498"></a><span class="lineno"><a class="line" href="processor_8h.html#a55a5d407e0cc9d111b2dd71594abe606">  498</a></span><span class="preprocessor">#define SPRN_GIVOR14 0x1bd </span><span class="comment">/* Guest Interrupt Vector Offset Register 14 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00499" name="l00499"></a><span class="lineno">  499</span> </div>
<div class="line"><a id="l00500" name="l00500"></a><span class="lineno">  500</span><span class="comment">/* e500 definitions */</span></div>
<div class="line"><a id="l00501" name="l00501"></a><span class="lineno"><a class="line" href="processor_8h.html#ad4b26ced40675d41bce36c018b4d167b">  501</a></span><span class="preprocessor">#define SPRN_L1CFG0 0x203       </span><span class="comment">/* L1 Cache Configuration Register 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00502" name="l00502"></a><span class="lineno"><a class="line" href="processor_8h.html#aafe7d7d2e3e9941865cc385df258f733">  502</a></span><span class="preprocessor">#define SPRN_L1CFG1 0x204       </span><span class="comment">/* L1 Cache Configuration Register 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00503" name="l00503"></a><span class="lineno"><a class="line" href="processor_8h.html#ae27377e9b4ad49106a19eba1ea80ebc9">  503</a></span><span class="preprocessor">#define SPRN_L2CFG0 0x207       </span><span class="comment">/* L2 Cache Configuration Register 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00504" name="l00504"></a><span class="lineno"><a class="line" href="processor_8h.html#ac18f8eb8043fc9a83a8d9d99b9a321f7">  504</a></span><span class="preprocessor">#define SPRN_L1CSR0 0x3f2       </span><span class="comment">/* L1 Data Cache Control and Status Register 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00505" name="l00505"></a><span class="lineno"><a class="line" href="processor_8h.html#a3ac8153e1970ad4c7b44b994629cdd37">  505</a></span><span class="preprocessor">#define L1CSR0_CPE 0x00010000   </span><span class="comment">/* Data Cache Parity Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00506" name="l00506"></a><span class="lineno"><a class="line" href="processor_8h.html#a631aafba93aab8a3d36217a9b5326bfd">  506</a></span><span class="preprocessor">#define L1CSR0_CUL 0x00000400   </span><span class="comment">/* (D-)Cache Unable to Lock */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00507" name="l00507"></a><span class="lineno"><a class="line" href="processor_8h.html#a0c06656fbd1bfe7bd56b2befa315f1ff">  507</a></span><span class="preprocessor">#define L1CSR0_DCLFR 0x00000100 </span><span class="comment">/* D-Cache Lock Flash Reset */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00508" name="l00508"></a><span class="lineno"><a class="line" href="processor_8h.html#a3149c9fd475a3cfb423826c68e3f58f4">  508</a></span><span class="preprocessor">#define L1CSR0_DCFI 0x00000002  </span><span class="comment">/* Data Cache Flash Invalidate */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00509" name="l00509"></a><span class="lineno"><a class="line" href="processor_8h.html#a4a71b74405bd5ac18fbd4ddd88785060">  509</a></span><span class="preprocessor">#define L1CSR0_DCE 0x00000001   </span><span class="comment">/* Data Cache Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00510" name="l00510"></a><span class="lineno"><a class="line" href="processor_8h.html#aa966bdd31ca85760dcac406b767b2612">  510</a></span><span class="preprocessor">#define SPRN_L1CSR1 0x3f3       </span><span class="comment">/* L1 Instruction Cache Control and Status Register 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00511" name="l00511"></a><span class="lineno"><a class="line" href="processor_8h.html#ac9c839b48d46f8a29ab8f1866af014ed">  511</a></span><span class="preprocessor">#define L1CSR1_CPE 0x00010000   </span><span class="comment">/* Instruction Cache Parity Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00512" name="l00512"></a><span class="lineno"><a class="line" href="processor_8h.html#a4ae266ed902c21dd3e267f9c0ca4581a">  512</a></span><span class="preprocessor">#define L1CSR1_ICUL 0x00000400  </span><span class="comment">/* I-Cache Unable to Lock */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00513" name="l00513"></a><span class="lineno"><a class="line" href="processor_8h.html#abe252922153ccaa4b018ccece422282a">  513</a></span><span class="preprocessor">#define L1CSR1_ICLFR 0x00000100 </span><span class="comment">/* I-Cache Lock Flash Reset */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00514" name="l00514"></a><span class="lineno"><a class="line" href="processor_8h.html#a24d66fee4e86f0e274d23fa296b12573">  514</a></span><span class="preprocessor">#define L1CSR1_ICFI 0x00000002  </span><span class="comment">/* Instruction Cache Flash Invalidate */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00515" name="l00515"></a><span class="lineno"><a class="line" href="processor_8h.html#a5d47f1608247032fe72bef3843756d93">  515</a></span><span class="preprocessor">#define L1CSR1_ICE 0x00000001   </span><span class="comment">/* Instruction Cache Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00516" name="l00516"></a><span class="lineno"><a class="line" href="processor_8h.html#aefd574a2eea8b9e6ef0129392c68c598">  516</a></span><span class="preprocessor">#define SPRN_L1CSR2 0x25e       </span><span class="comment">/* L1 Data Cache Control and Status Register 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00517" name="l00517"></a><span class="lineno"><a class="line" href="processor_8h.html#a8c586a353022c49fc9850685823f161e">  517</a></span><span class="preprocessor">#define L1CSR2_DCWS 0x40000000  </span><span class="comment">/* Data Cache Write Shadow */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00518" name="l00518"></a><span class="lineno"><a class="line" href="processor_8h.html#abf400998422d650af81fbe0d69e78bed">  518</a></span><span class="preprocessor">#define SPRN_L2CSR0 0x3f9       </span><span class="comment">/* L2 Data Cache Control and Status Register 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00519" name="l00519"></a><span class="lineno"><a class="line" href="processor_8h.html#a10b2479cd63a93837f00ebe67026ab9a">  519</a></span><span class="preprocessor">#define L2CSR0_L2E 0x80000000   </span><span class="comment">/* L2 Cache Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00520" name="l00520"></a><span class="lineno"><a class="line" href="processor_8h.html#a8c08635845619135bcd1444b28a2866f">  520</a></span><span class="preprocessor">#define L2CSR0_L2PE 0x40000000  </span><span class="comment">/* L2 Cache Parity/ECC Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00521" name="l00521"></a><span class="lineno"><a class="line" href="processor_8h.html#a67f20245da99c045445e25b7b0f9eb98">  521</a></span><span class="preprocessor">#define L2CSR0_L2WP 0x1c000000  </span><span class="comment">/* L2 I/D Way Partioning */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00522" name="l00522"></a><span class="lineno"><a class="line" href="processor_8h.html#a92db1e4980d3b5e84af9c7a96b57acd9">  522</a></span><span class="preprocessor">#define L2CSR0_L2CM 0x03000000  </span><span class="comment">/* L2 Cache Coherency Mode */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00523" name="l00523"></a><span class="lineno"><a class="line" href="processor_8h.html#a217d0ebb2bcd32603095645671ac8b27">  523</a></span><span class="preprocessor">#define L2CSR0_L2FI 0x00200000  </span><span class="comment">/* L2 Cache Flash Invalidate */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00524" name="l00524"></a><span class="lineno"><a class="line" href="processor_8h.html#aab1e8e0f4f8d0348a181f0fd8144d350">  524</a></span><span class="preprocessor">#define L2CSR0_L2IO 0x00100000  </span><span class="comment">/* L2 Cache Instruction Only */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00525" name="l00525"></a><span class="lineno"><a class="line" href="processor_8h.html#a30f2b8d4fe6b852a304453886cdf4893">  525</a></span><span class="preprocessor">#define L2CSR0_L2DO 0x00010000  </span><span class="comment">/* L2 Cache Data Only */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00526" name="l00526"></a><span class="lineno"><a class="line" href="processor_8h.html#a4484be73d7ffe3a0c910e4ac017eb598">  526</a></span><span class="preprocessor">#define L2CSR0_L2REP 0x00003000 </span><span class="comment">/* L2 Line Replacement Algo */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00527" name="l00527"></a><span class="lineno">  527</span> </div>
<div class="line"><a id="l00528" name="l00528"></a><span class="lineno">  528</span><span class="comment">/* e6500 */</span></div>
<div class="line"><a id="l00529" name="l00529"></a><span class="lineno"><a class="line" href="processor_8h.html#aa64f7ad9e6cd37345a79786d276bfb0a">  529</a></span><span class="preprocessor">#define L2CSR0_L2REP_SPLRUAGE 0x00000000 </span><span class="comment">/* L2REP Streaming PLRU with Aging */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00530" name="l00530"></a><span class="lineno"><a class="line" href="processor_8h.html#a40f46955f3d3f4b652d786bc970fda50">  530</a></span><span class="preprocessor">#define L2CSR0_L2REP_FIFO 0x00001000     </span><span class="comment">/* L2REP FIFO */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00531" name="l00531"></a><span class="lineno"><a class="line" href="processor_8h.html#a4ac3dbedfb85d5d828ad86cca84c6424">  531</a></span><span class="preprocessor">#define L2CSR0_L2REP_SPLRU 0x00002000    </span><span class="comment">/* L2REP Streaming PLRU */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00532" name="l00532"></a><span class="lineno"><a class="line" href="processor_8h.html#aa71abab6fb70cfc3f2b69124b6056839">  532</a></span><span class="preprocessor">#define L2CSR0_L2REP_PLRU 0x00003000     </span><span class="comment">/* L2REP PLRU */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00533" name="l00533"></a><span class="lineno">  533</span> </div>
<div class="line"><a id="l00534" name="l00534"></a><span class="lineno"><a class="line" href="processor_8h.html#a598fe1f9a4a7e4afcdb1c9d0c377b884">  534</a></span><span class="preprocessor">#define L2CSR0_L2REP_MODE L2CSR0_L2REP_SPLRUAGE</span></div>
<div class="line"><a id="l00535" name="l00535"></a><span class="lineno">  535</span> </div>
<div class="line"><a id="l00536" name="l00536"></a><span class="lineno"><a class="line" href="processor_8h.html#a43ea24dcf0d1ad8a4765f1044be60fa3">  536</a></span><span class="preprocessor">#define L2CSR0_L2FL 0x00000800  </span><span class="comment">/* L2 Cache Flush */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00537" name="l00537"></a><span class="lineno"><a class="line" href="processor_8h.html#aa54cd9cc484a3c35823314df15f0ae1d">  537</a></span><span class="preprocessor">#define L2CSR0_L2LFC 0x00000400 </span><span class="comment">/* L2 Cache Lock Flash Clear */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00538" name="l00538"></a><span class="lineno"><a class="line" href="processor_8h.html#a06842e96b7779c1f57ec086eff89d9ea">  538</a></span><span class="preprocessor">#define L2CSR0_L2LOA 0x00000080 </span><span class="comment">/* L2 Cache Lock Overflow Allocate */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00539" name="l00539"></a><span class="lineno"><a class="line" href="processor_8h.html#a2be15dffd1f6c65acac67fb5982486ad">  539</a></span><span class="preprocessor">#define L2CSR0_L2LO 0x00000020  </span><span class="comment">/* L2 Cache Lock Overflow */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00540" name="l00540"></a><span class="lineno"><a class="line" href="processor_8h.html#aa40fa2a2e6845bf787caa9af1161e7bc">  540</a></span><span class="preprocessor">#define SPRN_L2CSR1 0x3fa       </span><span class="comment">/* L2 Data Cache Control and Status Register 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00541" name="l00541"></a><span class="lineno">  541</span> </div>
<div class="line"><a id="l00542" name="l00542"></a><span class="lineno"><a class="line" href="processor_8h.html#a8c6d5c2f3bef5237d9b69c23b3dd302d">  542</a></span><span class="preprocessor">#define SPRN_TLB0CFG 0x2B0 </span><span class="comment">/* TLB 0 Config Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00543" name="l00543"></a><span class="lineno"><a class="line" href="processor_8h.html#af9f2044c99b6e9d00d87fc2c99c020d3">  543</a></span><span class="preprocessor">#define SPRN_TLB1CFG 0x2B1 </span><span class="comment">/* TLB 1 Config Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00544" name="l00544"></a><span class="lineno"><a class="line" href="processor_8h.html#ad6c2f0236a323024c80f98320c2d269a">  544</a></span><span class="preprocessor">#define TLBnCFG_NENTRY_MASK 0x00000fff</span></div>
<div class="line"><a id="l00545" name="l00545"></a><span class="lineno"><a class="line" href="processor_8h.html#af6b42827fb60b8f9d2196e8d6a1960d9">  545</a></span><span class="preprocessor">#define SPRN_TLB0PS 0x158         </span><span class="comment">/* TLB 0 Page Size Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00546" name="l00546"></a><span class="lineno"><a class="line" href="processor_8h.html#a01428c1fd450b47a0e1174d31c3ad516">  546</a></span><span class="preprocessor">#define SPRN_TLB1PS 0x159         </span><span class="comment">/* TLB 1 Page Size Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00547" name="l00547"></a><span class="lineno"><a class="line" href="processor_8h.html#a8a603ea2ce40a586507234caedeec9ba">  547</a></span><span class="preprocessor">#define SPRN_MMUCSR0 0x3f4        </span><span class="comment">/* MMU control and status register 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00548" name="l00548"></a><span class="lineno"><a class="line" href="processor_8h.html#ade8cccc2e21ab3cadd06676a43183ddc">  548</a></span><span class="preprocessor">#define SPRN_MMUCFG 0x3F7         </span><span class="comment">/* MMU Configuration Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00549" name="l00549"></a><span class="lineno"><a class="line" href="processor_8h.html#a625e94cc53eba85ef992745068b1f348">  549</a></span><span class="preprocessor">#define MMUCFG_MAVN 0x00000003    </span><span class="comment">/* MMU Architecture Version Number */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00550" name="l00550"></a><span class="lineno"><a class="line" href="processor_8h.html#a2d3d8d0fdfed864f24791e9ec60b6874">  550</a></span><span class="preprocessor">#define MMUCFG_MAVN_V1 0x00000000 </span><span class="comment">/* v1.0 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00551" name="l00551"></a><span class="lineno"><a class="line" href="processor_8h.html#a415e21e217c4ee1883f51f76dd59d97d">  551</a></span><span class="preprocessor">#define MMUCFG_MAVN_V2 0x00000001 </span><span class="comment">/* v2.0 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00552" name="l00552"></a><span class="lineno"><a class="line" href="processor_8h.html#a1ac7f41c958f0cc340346c755a162b3c">  552</a></span><span class="preprocessor">#define SPRN_MAS0 0x270           </span><span class="comment">/* MMU Assist Register 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00553" name="l00553"></a><span class="lineno"><a class="line" href="processor_8h.html#a73307098dd448538998acb2e36b926bf">  553</a></span><span class="preprocessor">#define SPRN_MAS1 0x271           </span><span class="comment">/* MMU Assist Register 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00554" name="l00554"></a><span class="lineno"><a class="line" href="processor_8h.html#ae869283d1e6dd158d579428398a50371">  554</a></span><span class="preprocessor">#define SPRN_MAS2 0x272           </span><span class="comment">/* MMU Assist Register 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00555" name="l00555"></a><span class="lineno"><a class="line" href="processor_8h.html#a6080b06f39aaa42da6f4b39847372c3d">  555</a></span><span class="preprocessor">#define SPRN_MAS3 0x273           </span><span class="comment">/* MMU Assist Register 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00556" name="l00556"></a><span class="lineno"><a class="line" href="processor_8h.html#a03f90dac4666c69784112cea3cc13bfd">  556</a></span><span class="preprocessor">#define SPRN_MAS4 0x274           </span><span class="comment">/* MMU Assist Register 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00557" name="l00557"></a><span class="lineno"><a class="line" href="processor_8h.html#a634321b01df0344430a20e7124cac7c1">  557</a></span><span class="preprocessor">#define SPRN_MAS5 0x275           </span><span class="comment">/* MMU Assist Register 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00558" name="l00558"></a><span class="lineno"><a class="line" href="processor_8h.html#a46c8a04da10de73d7c84e42a8190af5e">  558</a></span><span class="preprocessor">#define SPRN_MAS6 0x276           </span><span class="comment">/* MMU Assist Register 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00559" name="l00559"></a><span class="lineno"><a class="line" href="processor_8h.html#a802fd5b850efad019973fd2a67548084">  559</a></span><span class="preprocessor">#define SPRN_MAS7 0x3B0           </span><span class="comment">/* MMU Assist Register 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00560" name="l00560"></a><span class="lineno"><a class="line" href="processor_8h.html#a25d665a5143e422fffb6ad8ab1e5fa63">  560</a></span><span class="preprocessor">#define SPRN_MAS8 0x155           </span><span class="comment">/* MMU Assist Register 8 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00561" name="l00561"></a><span class="lineno">  561</span> </div>
<div class="line"><a id="l00562" name="l00562"></a><span class="lineno"><a class="line" href="processor_8h.html#a6ddc8bd971453d2d16675b23e53702af">  562</a></span><span class="preprocessor">#define SPRN_IVOR32 0x210  </span><span class="comment">/* Interrupt Vector Offset Register 32 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00563" name="l00563"></a><span class="lineno"><a class="line" href="processor_8h.html#abc89d3c6b76712b0048913334d622797">  563</a></span><span class="preprocessor">#define SPRN_IVOR33 0x211  </span><span class="comment">/* Interrupt Vector Offset Register 33 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00564" name="l00564"></a><span class="lineno"><a class="line" href="processor_8h.html#a00a921028fc873b41db2f3dbd87a3863">  564</a></span><span class="preprocessor">#define SPRN_IVOR34 0x212  </span><span class="comment">/* Interrupt Vector Offset Register 34 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00565" name="l00565"></a><span class="lineno"><a class="line" href="processor_8h.html#a8857d7319c76767337fc882825c6dbe8">  565</a></span><span class="preprocessor">#define SPRN_IVOR35 0x213  </span><span class="comment">/* Interrupt Vector Offset Register 35 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00566" name="l00566"></a><span class="lineno"><a class="line" href="processor_8h.html#a68ad933bbee144ad91b1056dd3363b04">  566</a></span><span class="preprocessor">#define SPRN_IVOR36 0x214  </span><span class="comment">/* Interrupt Vector Offset Register 36 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00567" name="l00567"></a><span class="lineno"><a class="line" href="processor_8h.html#a75cbcfaf27cf673a563542011ccd8b0a">  567</a></span><span class="preprocessor">#define SPRN_IVOR37 0x215  </span><span class="comment">/* Interrupt Vector Offset Register 37 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00568" name="l00568"></a><span class="lineno"><a class="line" href="processor_8h.html#a7eb48888eb1ae1dc2e2abd86e2e1345c">  568</a></span><span class="preprocessor">#define SPRN_SPEFSCR 0x200 </span><span class="comment">/* SPE &amp; Embedded FP Status &amp; Control */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00569" name="l00569"></a><span class="lineno">  569</span> </div>
<div class="line"><a id="l00570" name="l00570"></a><span class="lineno"><a class="line" href="processor_8h.html#a4804a2350069ad1c4ea85f42d8c59995">  570</a></span><span class="preprocessor">#define SPRN_MCSRR0 0x23a        </span><span class="comment">/* Machine Check Save and Restore Register 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00571" name="l00571"></a><span class="lineno"><a class="line" href="processor_8h.html#ad25a7dbb8cd42768345d5e405c64f86b">  571</a></span><span class="preprocessor">#define SPRN_MCSRR1 0x23b        </span><span class="comment">/* Machine Check Save and Restore Register 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00572" name="l00572"></a><span class="lineno"><a class="line" href="processor_8h.html#a3da0200c989fcf3ecbe03d0324256f75">  572</a></span><span class="preprocessor">#define SPRN_BUCSR 0x3f5         </span><span class="comment">/* Branch Control and Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00573" name="l00573"></a><span class="lineno"><a class="line" href="processor_8h.html#a9adc2bc13a56afeb6e244f0c094bb373">  573</a></span><span class="preprocessor">#define BUCSR_STAC_EN 0x01000000 </span><span class="comment">/* Segment target addr cache enable */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00574" name="l00574"></a><span class="lineno"><a class="line" href="processor_8h.html#ae0059eafaeaceb3b3792229b6cf78d90">  574</a></span><span class="preprocessor">#define BUCSR_LS_EN 0x00400000   </span><span class="comment">/* Link stack enable */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00575" name="l00575"></a><span class="lineno"><a class="line" href="processor_8h.html#aba3f0f27d70b2c37bf9a660283e1a754">  575</a></span><span class="preprocessor">#define BUCSR_BBFI 0x00000200    </span><span class="comment">/* Branch buffer flash invalidate */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00576" name="l00576"></a><span class="lineno"><a class="line" href="processor_8h.html#a11db09b431372d0658af96ce520f68ca">  576</a></span><span class="preprocessor">#define BUCSR_BPEN 0x00000001    </span><span class="comment">/* Branch prediction enable */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00577" name="l00577"></a><span class="lineno"><a class="line" href="processor_8h.html#ad6ced7f67fef613b532c0da922436281">  577</a></span><span class="preprocessor">#define BUCSR_ENABLE (BUCSR_STAC_EN | BUCSR_LS_EN | BUCSR_BBFI | BUCSR_BPEN)</span></div>
<div class="line"><a id="l00578" name="l00578"></a><span class="lineno"><a class="line" href="processor_8h.html#adbf3f828937f0279160c8700eb4a272e">  578</a></span><span class="preprocessor">#define SPRN_BBEAR 0x201    </span><span class="comment">/* Branch Buffer Entry Address Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00579" name="l00579"></a><span class="lineno"><a class="line" href="processor_8h.html#ac1ac2a7d644b620847a68d498cb0189c">  579</a></span><span class="preprocessor">#define SPRN_BBTAR 0x202    </span><span class="comment">/* Branch Buffer Target Address Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00580" name="l00580"></a><span class="lineno"><a class="line" href="processor_8h.html#a2094e2666cf741bad122fdebaa18ea32">  580</a></span><span class="preprocessor">#define SPRN_PID1 0x279     </span><span class="comment">/* Process ID Register 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00581" name="l00581"></a><span class="lineno"><a class="line" href="processor_8h.html#ad6ce4567b06d882d0050db9bfac8f7a5">  581</a></span><span class="preprocessor">#define SPRN_PID2 0x27a     </span><span class="comment">/* Process ID Register 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00582" name="l00582"></a><span class="lineno"><a class="line" href="processor_8h.html#a6d51a689a14eafece455f872cccb78d0">  582</a></span><span class="preprocessor">#define SPRN_MCSR 0x23c     </span><span class="comment">/* Machine Check Syndrome register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00583" name="l00583"></a><span class="lineno"><a class="line" href="processor_8h.html#ab1e6be330c3ce1005ed7c92cb8d1407f">  583</a></span><span class="preprocessor">#define SPRN_MCAR 0x23d     </span><span class="comment">/* Machine Check Address register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00584" name="l00584"></a><span class="lineno"><a class="line" href="processor_8h.html#aca86574dac1a944a0eb10ccccebaef11">  584</a></span><span class="preprocessor">#define MCSR_MCS 0x80000000 </span><span class="comment">/* Machine Check Summary */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00585" name="l00585"></a><span class="lineno"><a class="line" href="processor_8h.html#a64dd9822a1cb0d3e0cd20396964ff3b0">  585</a></span><span class="preprocessor">#define MCSR_IB 0x40000000  </span><span class="comment">/* Instruction PLB Error */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00586" name="l00586"></a><span class="lineno">  586</span><span class="preprocessor">#if defined(CONFIG_440)</span></div>
<div class="line"><a id="l00587" name="l00587"></a><span class="lineno">  587</span><span class="preprocessor">#define MCSR_DRB 0x20000000 </span><span class="comment">/* Data Read PLB Error */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00588" name="l00588"></a><span class="lineno">  588</span><span class="preprocessor">#define MCSR_DWB 0x10000000 </span><span class="comment">/* Data Write PLB Error */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00589" name="l00589"></a><span class="lineno">  589</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l00590" name="l00590"></a><span class="lineno"><a class="line" href="processor_8h.html#abd50b35918315a053ce40a6f0dbf57b9">  590</a></span><span class="preprocessor">#define MCSR_DB 0x20000000   </span><span class="comment">/* Data PLB Error */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00591" name="l00591"></a><span class="lineno">  591</span><span class="preprocessor">#endif                       </span><span class="comment">/* defined(CONFIG_440) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00592" name="l00592"></a><span class="lineno"><a class="line" href="processor_8h.html#abeffe2480339fede30ae7460651c3725">  592</a></span><span class="preprocessor">#define MCSR_TLBP 0x08000000 </span><span class="comment">/* TLB Parity Error */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00593" name="l00593"></a><span class="lineno"><a class="line" href="processor_8h.html#adb4349656b8b334e9aca5ab9b0b71650">  593</a></span><span class="preprocessor">#define MCSR_ICP 0x04000000  </span><span class="comment">/* I-Cache Parity Error */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00594" name="l00594"></a><span class="lineno"><a class="line" href="processor_8h.html#a9cc37eb0ad22ec42a1fad7a03277f754">  594</a></span><span class="preprocessor">#define MCSR_DCSP 0x02000000 </span><span class="comment">/* D-Cache Search Parity Error */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00595" name="l00595"></a><span class="lineno"><a class="line" href="processor_8h.html#ac45f6cbf9d01e9196068f9ccef66700d">  595</a></span><span class="preprocessor">#define MCSR_DCFP 0x01000000 </span><span class="comment">/* D-Cache Flush Parity Error */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00596" name="l00596"></a><span class="lineno"><a class="line" href="processor_8h.html#ad46ce3fcac140cb847f644bd29a3fef4">  596</a></span><span class="preprocessor">#define MCSR_IMPE 0x00800000 </span><span class="comment">/* Imprecise Machine Check Exception */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00597" name="l00597"></a><span class="lineno"><a class="line" href="processor_8h.html#a7168b34fc29c17ef3b2b9472ab9e71ce">  597</a></span><span class="preprocessor">#define ESR_ST 0x00800000    </span><span class="comment">/* Store Operation */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00598" name="l00598"></a><span class="lineno">  598</span> </div>
<div class="line"><a id="l00599" name="l00599"></a><span class="lineno">  599</span><span class="preprocessor">#if defined(CONFIG_MPC86xx)</span></div>
<div class="line"><a id="l00600" name="l00600"></a><span class="lineno">  600</span><span class="preprocessor">#define SPRN_MSSCR0 0x3f6</span></div>
<div class="line"><a id="l00601" name="l00601"></a><span class="lineno">  601</span><span class="preprocessor">#define SPRN_MSSSR0 0x3f7</span></div>
<div class="line"><a id="l00602" name="l00602"></a><span class="lineno">  602</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00603" name="l00603"></a><span class="lineno">  603</span> </div>
<div class="line"><a id="l00604" name="l00604"></a><span class="lineno"><a class="line" href="processor_8h.html#ac7db75aa0385b295fc1176e8f43c9e90">  604</a></span><span class="preprocessor">#define SPRN_HDBCR0 0x3d0</span></div>
<div class="line"><a id="l00605" name="l00605"></a><span class="lineno"><a class="line" href="processor_8h.html#ab5eeec5465a9c7c3bb061b13df886ffc">  605</a></span><span class="preprocessor">#define SPRN_HDBCR1 0x3d1</span></div>
<div class="line"><a id="l00606" name="l00606"></a><span class="lineno"><a class="line" href="processor_8h.html#a1688ecd0a4d2a830f28247bcf42199ab">  606</a></span><span class="preprocessor">#define SPRN_HDBCR2 0x3d2</span></div>
<div class="line"><a id="l00607" name="l00607"></a><span class="lineno"><a class="line" href="processor_8h.html#a55c1b992f8efd7d2a47a385489483fd0">  607</a></span><span class="preprocessor">#define SPRN_HDBCR3 0x3d3</span></div>
<div class="line"><a id="l00608" name="l00608"></a><span class="lineno"><a class="line" href="processor_8h.html#a378b413297dcd12c847a172815a3c3c4">  608</a></span><span class="preprocessor">#define SPRN_HDBCR4 0x3d4</span></div>
<div class="line"><a id="l00609" name="l00609"></a><span class="lineno"><a class="line" href="processor_8h.html#a7364aca735b9f2d274c2a580ffff5760">  609</a></span><span class="preprocessor">#define SPRN_HDBCR5 0x3d5</span></div>
<div class="line"><a id="l00610" name="l00610"></a><span class="lineno"><a class="line" href="processor_8h.html#a25f4d5cb7e73c94659f9887703a0d0ea">  610</a></span><span class="preprocessor">#define SPRN_HDBCR6 0x3d6</span></div>
<div class="line"><a id="l00611" name="l00611"></a><span class="lineno"><a class="line" href="processor_8h.html#a1b6ed9f9dc9e1e9eaee80ba44d72d2cd">  611</a></span><span class="preprocessor">#define SPRN_HDBCR7 0x277</span></div>
<div class="line"><a id="l00612" name="l00612"></a><span class="lineno"><a class="line" href="processor_8h.html#a8a74a459f2322e0bee5dfd23137f39c4">  612</a></span><span class="preprocessor">#define SPRN_HDBCR8 0x278</span></div>
<div class="line"><a id="l00613" name="l00613"></a><span class="lineno">  613</span> </div>
<div class="line"><a id="l00614" name="l00614"></a><span class="lineno">  614</span><span class="comment">/* Short-hand versions for a number of the above SPRNs */</span></div>
<div class="line"><a id="l00615" name="l00615"></a><span class="lineno">  615</span> </div>
<div class="line"><a id="l00616" name="l00616"></a><span class="lineno"><a class="line" href="processor_8h.html#aa445a79fc0f7373036c72d198e51f19a">  616</a></span><span class="preprocessor">#define CTR SPRN_CTR       </span><span class="comment">/* Counter Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00617" name="l00617"></a><span class="lineno"><a class="line" href="processor_8h.html#a39174fabdee3d62c4d87f497e0bce9c3">  617</a></span><span class="preprocessor">#define DAR SPRN_DAR       </span><span class="comment">/* Data Address Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00618" name="l00618"></a><span class="lineno"><a class="line" href="processor_8h.html#a1b20d8150e88103351bfdce09432f204">  618</a></span><span class="preprocessor">#define DABR SPRN_DABR     </span><span class="comment">/* Data Address Breakpoint Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00619" name="l00619"></a><span class="lineno"><a class="line" href="processor_8h.html#affb5ff8779fa698f3c7165a617d56e4f">  619</a></span><span class="preprocessor">#define DAC1 SPRN_DAC1     </span><span class="comment">/* Data Address Register 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00620" name="l00620"></a><span class="lineno"><a class="line" href="processor_8h.html#ad222814a0a0683908325a3b720f3379a">  620</a></span><span class="preprocessor">#define DAC2 SPRN_DAC2     </span><span class="comment">/* Data Address Register 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00621" name="l00621"></a><span class="lineno"><a class="line" href="processor_8h.html#a10b56c7d3c94c1d25b2a7de08503d485">  621</a></span><span class="preprocessor">#define DBAT0L SPRN_DBAT0L </span><span class="comment">/* Data BAT 0 Lower Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00622" name="l00622"></a><span class="lineno"><a class="line" href="processor_8h.html#ac94fae80b757326b858247aff6041369">  622</a></span><span class="preprocessor">#define DBAT0U SPRN_DBAT0U </span><span class="comment">/* Data BAT 0 Upper Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00623" name="l00623"></a><span class="lineno"><a class="line" href="processor_8h.html#acd8d50474989def4b38054ef527a0118">  623</a></span><span class="preprocessor">#define DBAT1L SPRN_DBAT1L </span><span class="comment">/* Data BAT 1 Lower Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00624" name="l00624"></a><span class="lineno"><a class="line" href="processor_8h.html#a2893c74ab64e087d0795f46f5d801c84">  624</a></span><span class="preprocessor">#define DBAT1U SPRN_DBAT1U </span><span class="comment">/* Data BAT 1 Upper Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00625" name="l00625"></a><span class="lineno"><a class="line" href="processor_8h.html#ad8ac33657dafa142e933a6eb5eac84d3">  625</a></span><span class="preprocessor">#define DBAT2L SPRN_DBAT2L </span><span class="comment">/* Data BAT 2 Lower Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00626" name="l00626"></a><span class="lineno"><a class="line" href="processor_8h.html#a8465b851fcf1eae5cbbf11254b6eda9d">  626</a></span><span class="preprocessor">#define DBAT2U SPRN_DBAT2U </span><span class="comment">/* Data BAT 2 Upper Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00627" name="l00627"></a><span class="lineno"><a class="line" href="processor_8h.html#a8b7f94935800e3e50ec8d7be40d9f9dd">  627</a></span><span class="preprocessor">#define DBAT3L SPRN_DBAT3L </span><span class="comment">/* Data BAT 3 Lower Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00628" name="l00628"></a><span class="lineno"><a class="line" href="processor_8h.html#aff90733fa9b83733b7ef01dc87dc3d7d">  628</a></span><span class="preprocessor">#define DBAT3U SPRN_DBAT3U </span><span class="comment">/* Data BAT 3 Upper Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00629" name="l00629"></a><span class="lineno"><a class="line" href="processor_8h.html#a88bac5a4652538f475293ebcb551fbfd">  629</a></span><span class="preprocessor">#define DBAT4L SPRN_DBAT4L </span><span class="comment">/* Data BAT 4 Lower Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00630" name="l00630"></a><span class="lineno"><a class="line" href="processor_8h.html#a8d806fc4a2671e8ccb29c1a9c9b31666">  630</a></span><span class="preprocessor">#define DBAT4U SPRN_DBAT4U </span><span class="comment">/* Data BAT 4 Upper Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00631" name="l00631"></a><span class="lineno"><a class="line" href="processor_8h.html#a15eea60e49da9a86c997f2f4e9394d45">  631</a></span><span class="preprocessor">#define DBAT5L SPRN_DBAT5L </span><span class="comment">/* Data BAT 5 Lower Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00632" name="l00632"></a><span class="lineno"><a class="line" href="processor_8h.html#a41fe95e9200852c5f615f4b4926cbae9">  632</a></span><span class="preprocessor">#define DBAT5U SPRN_DBAT5U </span><span class="comment">/* Data BAT 5 Upper Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00633" name="l00633"></a><span class="lineno"><a class="line" href="processor_8h.html#a0baa327235e784ac412e0225b6612118">  633</a></span><span class="preprocessor">#define DBAT6L SPRN_DBAT6L </span><span class="comment">/* Data BAT 6 Lower Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00634" name="l00634"></a><span class="lineno"><a class="line" href="processor_8h.html#a91093246b977dfb77b159baa3bfaf192">  634</a></span><span class="preprocessor">#define DBAT6U SPRN_DBAT6U </span><span class="comment">/* Data BAT 6 Upper Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00635" name="l00635"></a><span class="lineno"><a class="line" href="processor_8h.html#ad892e42246cd5cef2d1c56b04da842f9">  635</a></span><span class="preprocessor">#define DBAT7L SPRN_DBAT7L </span><span class="comment">/* Data BAT 7 Lower Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00636" name="l00636"></a><span class="lineno"><a class="line" href="processor_8h.html#a0f35847ade72687cb01fb79a79fbbc2f">  636</a></span><span class="preprocessor">#define DBAT7U SPRN_DBAT7U </span><span class="comment">/* Data BAT 7 Upper Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00637" name="l00637"></a><span class="lineno"><a class="line" href="processor_8h.html#ab0208c499fcef541816d3cb91e4a60cf">  637</a></span><span class="preprocessor">#define DBCR0 SPRN_DBCR0   </span><span class="comment">/* Debug Control Register 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00638" name="l00638"></a><span class="lineno"><a class="line" href="processor_8h.html#af518b6db3a31ac76f1dece3e9cc1ef75">  638</a></span><span class="preprocessor">#define DBCR1 SPRN_DBCR1   </span><span class="comment">/* Debug Control Register 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00639" name="l00639"></a><span class="lineno"><a class="line" href="processor_8h.html#aeb01c97cbc0b98970cc9d24904f7eee8">  639</a></span><span class="preprocessor">#define DBSR SPRN_DBSR     </span><span class="comment">/* Debug Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00640" name="l00640"></a><span class="lineno"><a class="line" href="processor_8h.html#a482bb886d9f0557a0f4c576e10262509">  640</a></span><span class="preprocessor">#define DCMP SPRN_DCMP     </span><span class="comment">/* Data TLB Compare Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00641" name="l00641"></a><span class="lineno"><a class="line" href="processor_8h.html#afe38ec6126e35e40049e27fdf4586ba5">  641</a></span><span class="preprocessor">#define DEC SPRN_DEC       </span><span class="comment">/* Decrement Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00642" name="l00642"></a><span class="lineno"><a class="line" href="processor_8h.html#aa91b00a7f79d37f53ce296bb16d8a781">  642</a></span><span class="preprocessor">#define DMISS SPRN_DMISS   </span><span class="comment">/* Data TLB Miss Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00643" name="l00643"></a><span class="lineno"><a class="line" href="processor_8h.html#a6fdc775836f72baa0bb7210504c9af48">  643</a></span><span class="preprocessor">#define DSISR SPRN_DSISR   </span><span class="comment">/* Data Storage Interrupt Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00644" name="l00644"></a><span class="lineno"><a class="line" href="processor_8h.html#a5f5b770507c5f290c876b2666155cce2">  644</a></span><span class="preprocessor">#define EAR SPRN_EAR       </span><span class="comment">/* External Address Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00645" name="l00645"></a><span class="lineno"><a class="line" href="processor_8h.html#ae4ad5e3805ffa2cbe03b65421edd8f99">  645</a></span><span class="preprocessor">#define ESR SPRN_ESR       </span><span class="comment">/* Exception Syndrome Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00646" name="l00646"></a><span class="lineno"><a class="line" href="processor_8h.html#a32976e586584053477c530eb53f23f75">  646</a></span><span class="preprocessor">#define HASH1 SPRN_HASH1   </span><span class="comment">/* Primary Hash Address Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00647" name="l00647"></a><span class="lineno"><a class="line" href="processor_8h.html#a4bbc40a339932122ed4659645a26e90f">  647</a></span><span class="preprocessor">#define HASH2 SPRN_HASH2   </span><span class="comment">/* Secondary Hash Address Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00648" name="l00648"></a><span class="lineno"><a class="line" href="processor_8h.html#ab2a91458de4f18cc710a35fc9652f5b5">  648</a></span><span class="preprocessor">#define HID0 SPRN_HID0     </span><span class="comment">/* Hardware Implementation Register 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00649" name="l00649"></a><span class="lineno"><a class="line" href="processor_8h.html#ab1b509b7c2f086aaf402e88dadc320fb">  649</a></span><span class="preprocessor">#define HID1 SPRN_HID1     </span><span class="comment">/* Hardware Implementation Register 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00650" name="l00650"></a><span class="lineno"><a class="line" href="processor_8h.html#a46a2ea3623bde1c04cab8ae39aa41a6e">  650</a></span><span class="preprocessor">#define IABR SPRN_IABR     </span><span class="comment">/* Instruction Address Breakpoint Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00651" name="l00651"></a><span class="lineno"><a class="line" href="processor_8h.html#a3c90d765b8582b690406c05beab2a8ae">  651</a></span><span class="preprocessor">#define IAC1 SPRN_IAC1     </span><span class="comment">/* Instruction Address Register 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00652" name="l00652"></a><span class="lineno"><a class="line" href="processor_8h.html#a7e007c0be6ce6a095550793f01467257">  652</a></span><span class="preprocessor">#define IAC2 SPRN_IAC2     </span><span class="comment">/* Instruction Address Register 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00653" name="l00653"></a><span class="lineno"><a class="line" href="processor_8h.html#a16d686f744a11d3f28ae8c5c88633dbd">  653</a></span><span class="preprocessor">#define IBAT0L SPRN_IBAT0L </span><span class="comment">/* Instruction BAT 0 Lower Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00654" name="l00654"></a><span class="lineno"><a class="line" href="processor_8h.html#aa3da2383806e40d8b2351c9895117fe2">  654</a></span><span class="preprocessor">#define IBAT0U SPRN_IBAT0U </span><span class="comment">/* Instruction BAT 0 Upper Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00655" name="l00655"></a><span class="lineno"><a class="line" href="processor_8h.html#a86aa123ddc25248fdea3fc0e2ee753a3">  655</a></span><span class="preprocessor">#define IBAT1L SPRN_IBAT1L </span><span class="comment">/* Instruction BAT 1 Lower Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00656" name="l00656"></a><span class="lineno"><a class="line" href="processor_8h.html#a8bd9acf9a01ce46a797de9e0efd6497b">  656</a></span><span class="preprocessor">#define IBAT1U SPRN_IBAT1U </span><span class="comment">/* Instruction BAT 1 Upper Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00657" name="l00657"></a><span class="lineno"><a class="line" href="processor_8h.html#ae79c8c9331b809cb5b3138bf3b8c009c">  657</a></span><span class="preprocessor">#define IBAT2L SPRN_IBAT2L </span><span class="comment">/* Instruction BAT 2 Lower Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00658" name="l00658"></a><span class="lineno"><a class="line" href="processor_8h.html#a2941a53cd275d582a54f4cb606c95f37">  658</a></span><span class="preprocessor">#define IBAT2U SPRN_IBAT2U </span><span class="comment">/* Instruction BAT 2 Upper Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00659" name="l00659"></a><span class="lineno"><a class="line" href="processor_8h.html#ae969b63aa657256f15b1db1bce5a3db4">  659</a></span><span class="preprocessor">#define IBAT3L SPRN_IBAT3L </span><span class="comment">/* Instruction BAT 3 Lower Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00660" name="l00660"></a><span class="lineno"><a class="line" href="processor_8h.html#a17b12b719c5de186961c757735736cb9">  660</a></span><span class="preprocessor">#define IBAT3U SPRN_IBAT3U </span><span class="comment">/* Instruction BAT 3 Upper Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00661" name="l00661"></a><span class="lineno"><a class="line" href="processor_8h.html#ae12a76623e8ae949694cbb6c04a96f39">  661</a></span><span class="preprocessor">#define IBAT4L SPRN_IBAT4L </span><span class="comment">/* Instruction BAT 4 Lower Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00662" name="l00662"></a><span class="lineno"><a class="line" href="processor_8h.html#a8806a9f07f8c7f9949f2803e7231ffe3">  662</a></span><span class="preprocessor">#define IBAT4U SPRN_IBAT4U </span><span class="comment">/* Instruction BAT 4 Upper Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00663" name="l00663"></a><span class="lineno"><a class="line" href="processor_8h.html#a115792449d22a76206b5ba98830a1750">  663</a></span><span class="preprocessor">#define IBAT5L SPRN_IBAT5L </span><span class="comment">/* Instruction BAT 5 Lower Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00664" name="l00664"></a><span class="lineno"><a class="line" href="processor_8h.html#ad8e37b629e950f5bd16a1bcd156c3f09">  664</a></span><span class="preprocessor">#define IBAT5U SPRN_IBAT5U </span><span class="comment">/* Instruction BAT 5 Upper Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00665" name="l00665"></a><span class="lineno"><a class="line" href="processor_8h.html#a9748395c2138c808b065539b41c82be1">  665</a></span><span class="preprocessor">#define IBAT6L SPRN_IBAT6L </span><span class="comment">/* Instruction BAT 6 Lower Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00666" name="l00666"></a><span class="lineno"><a class="line" href="processor_8h.html#a76d2dfd19a68af66cd78abc4972fcc2c">  666</a></span><span class="preprocessor">#define IBAT6U SPRN_IBAT6U </span><span class="comment">/* Instruction BAT 6 Upper Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00667" name="l00667"></a><span class="lineno"><a class="line" href="processor_8h.html#a737fd22797689beaaac19c8ec687522d">  667</a></span><span class="preprocessor">#define IBAT7L SPRN_IBAT7L </span><span class="comment">/* Instruction BAT 7 Lower Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00668" name="l00668"></a><span class="lineno"><a class="line" href="processor_8h.html#a7ab16de8c64dba56847baf255dcfa2c7">  668</a></span><span class="preprocessor">#define IBAT7U SPRN_IBAT7U </span><span class="comment">/* Instruction BAT 7 Lower Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00669" name="l00669"></a><span class="lineno"><a class="line" href="processor_8h.html#af4c902fe6d8a670bd75f58aa7609c94f">  669</a></span><span class="preprocessor">#define ICMP SPRN_ICMP     </span><span class="comment">/* Instruction TLB Compare Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00670" name="l00670"></a><span class="lineno"><a class="line" href="processor_8h.html#a864f1e50a2f6361c72e43cd60d7c11a9">  670</a></span><span class="preprocessor">#define IMISS SPRN_IMISS   </span><span class="comment">/* Instruction TLB Miss Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00671" name="l00671"></a><span class="lineno"><a class="line" href="processor_8h.html#a8ab59061097b611eb588f12908bec9dc">  671</a></span><span class="preprocessor">#define IMMR SPRN_IMMR     </span><span class="comment">/* PPC 860/821 Internal Memory Map Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00672" name="l00672"></a><span class="lineno"><a class="line" href="processor_8h.html#a144b0fe96d80633ec241f894121eebcd">  672</a></span><span class="preprocessor">#define LDSTCR SPRN_LDSTCR </span><span class="comment">/* Load/Store Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00673" name="l00673"></a><span class="lineno"><a class="line" href="processor_8h.html#a6bda98aa5560ac8efbeba4b119cbd9e7">  673</a></span><span class="preprocessor">#define L2CR SPRN_L2CR     </span><span class="comment">/* PPC 750 L2 control register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00674" name="l00674"></a><span class="lineno"><a class="line" href="processor_8h.html#a3572ba4e929ec4380493fcfbbde0efa2">  674</a></span><span class="preprocessor">#define LR SPRN_LR</span></div>
<div class="line"><a id="l00675" name="l00675"></a><span class="lineno"><a class="line" href="processor_8h.html#a761b896c3b3b682e09ba21bff9dd8946">  675</a></span><span class="preprocessor">#define MBAR SPRN_MBAR </span><span class="comment">/* System memory base address */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00676" name="l00676"></a><span class="lineno">  676</span><span class="preprocessor">#if defined(CONFIG_MPC86xx)</span></div>
<div class="line"><a id="l00677" name="l00677"></a><span class="lineno">  677</span><span class="preprocessor">#define MSSCR0 SPRN_MSSCR0</span></div>
<div class="line"><a id="l00678" name="l00678"></a><span class="lineno">  678</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00679" name="l00679"></a><span class="lineno">  679</span><span class="preprocessor">#if defined(CONFIG_E500) || defined(CONFIG_MPC86xx)</span></div>
<div class="line"><a id="l00680" name="l00680"></a><span class="lineno">  680</span><span class="preprocessor">#define PIR SPRN_PIR</span></div>
<div class="line"><a id="l00681" name="l00681"></a><span class="lineno">  681</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00682" name="l00682"></a><span class="lineno"><a class="line" href="processor_8h.html#a062fc16f4eacb723c76e2c87c8495412">  682</a></span><span class="preprocessor">#define SVR SPRN_SVR    </span><span class="comment">/* System-On-Chip Version Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00683" name="l00683"></a><span class="lineno"><a class="line" href="processor_8h.html#aa97ce5983eeb0c13a98c115322a7545d">  683</a></span><span class="preprocessor">#define PVR SPRN_PVR    </span><span class="comment">/* Processor Version */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00684" name="l00684"></a><span class="lineno"><a class="line" href="processor_8h.html#aab33b2c932d56da514e1f9118c984313">  684</a></span><span class="preprocessor">#define RPA SPRN_RPA    </span><span class="comment">/* Required Physical Address Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00685" name="l00685"></a><span class="lineno"><a class="line" href="processor_8h.html#a80dae6a48e910b49c04a9627506cb7fd">  685</a></span><span class="preprocessor">#define SDR1 SPRN_SDR1  </span><span class="comment">/* MMU hash base register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00686" name="l00686"></a><span class="lineno"><a class="line" href="processor_8h.html#a5d7b5d4f72c7dd21a2bcbabc29e1e084">  686</a></span><span class="preprocessor">#define SPR0 SPRN_SPRG0 </span><span class="comment">/* Supervisor Private Registers */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00687" name="l00687"></a><span class="lineno"><a class="line" href="processor_8h.html#a984d8c32115e5fab00e6c59491320c88">  687</a></span><span class="preprocessor">#define SPR1 SPRN_SPRG1</span></div>
<div class="line"><a id="l00688" name="l00688"></a><span class="lineno"><a class="line" href="processor_8h.html#a2508f802f696bba607622f0be85ca58e">  688</a></span><span class="preprocessor">#define SPR2 SPRN_SPRG2</span></div>
<div class="line"><a id="l00689" name="l00689"></a><span class="lineno"><a class="line" href="processor_8h.html#a9035481faa9cf118988018b17c6ad44b">  689</a></span><span class="preprocessor">#define SPR3 SPRN_SPRG3</span></div>
<div class="line"><a id="l00690" name="l00690"></a><span class="lineno"><a class="line" href="processor_8h.html#a1eea2db46eb96a68b9e7343563a59b48">  690</a></span><span class="preprocessor">#define SPRG0 SPRN_SPRG0</span></div>
<div class="line"><a id="l00691" name="l00691"></a><span class="lineno"><a class="line" href="processor_8h.html#a795434bc2c7a4f79b2236025e361a601">  691</a></span><span class="preprocessor">#define SPRG1 SPRN_SPRG1</span></div>
<div class="line"><a id="l00692" name="l00692"></a><span class="lineno"><a class="line" href="processor_8h.html#aa4d4a6405be294bdeedb6fa0af2488a3">  692</a></span><span class="preprocessor">#define SPRG2 SPRN_SPRG2</span></div>
<div class="line"><a id="l00693" name="l00693"></a><span class="lineno"><a class="line" href="processor_8h.html#a9aa1e543ce261b342afa470bfb4b4fc4">  693</a></span><span class="preprocessor">#define SPRG3 SPRN_SPRG3</span></div>
<div class="line"><a id="l00694" name="l00694"></a><span class="lineno"><a class="line" href="processor_8h.html#abb12441b65612aa00d9dd315d3501bf6">  694</a></span><span class="preprocessor">#define SPRG4 SPRN_SPRG4</span></div>
<div class="line"><a id="l00695" name="l00695"></a><span class="lineno"><a class="line" href="processor_8h.html#a6090e0262e39093456034036b656f922">  695</a></span><span class="preprocessor">#define SPRG5 SPRN_SPRG5</span></div>
<div class="line"><a id="l00696" name="l00696"></a><span class="lineno"><a class="line" href="processor_8h.html#acd65c6f583a9c6bf0b7d9b206dd924cb">  696</a></span><span class="preprocessor">#define SPRG6 SPRN_SPRG6</span></div>
<div class="line"><a id="l00697" name="l00697"></a><span class="lineno"><a class="line" href="processor_8h.html#a2a2c46ca641dbad158fc24a5c22f32ee">  697</a></span><span class="preprocessor">#define SPRG7 SPRN_SPRG7</span></div>
<div class="line"><a id="l00698" name="l00698"></a><span class="lineno"><a class="line" href="processor_8h.html#a641629768bc5979dc55d43f6e3e96b20">  698</a></span><span class="preprocessor">#define SRR0 SPRN_SRR0 </span><span class="comment">/* Save and Restore Register 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00699" name="l00699"></a><span class="lineno"><a class="line" href="processor_8h.html#a0766c6aa37dc5d0b38533027534dbcb2">  699</a></span><span class="preprocessor">#define SRR1 SPRN_SRR1 </span><span class="comment">/* Save and Restore Register 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00700" name="l00700"></a><span class="lineno"><a class="line" href="processor_8h.html#aff326ff0b65962642afa7b5c49855f0c">  700</a></span><span class="preprocessor">#define SRR2 SPRN_SRR2 </span><span class="comment">/* Save and Restore Register 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00701" name="l00701"></a><span class="lineno"><a class="line" href="processor_8h.html#a6b495607f7e240f0f17184e8480546cc">  701</a></span><span class="preprocessor">#define SRR3 SPRN_SRR3 </span><span class="comment">/* Save and Restore Register 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00702" name="l00702"></a><span class="lineno">  702</span><span class="preprocessor">#define SVR SPRN_SVR   </span><span class="comment">/* System Version Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00703" name="l00703"></a><span class="lineno"><a class="line" href="processor_8h.html#ae9b2174a35b21b0ca3ce4b33ff29b47f">  703</a></span><span class="preprocessor">#define TBRL SPRN_TBRL </span><span class="comment">/* Time Base Read Lower Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00704" name="l00704"></a><span class="lineno"><a class="line" href="processor_8h.html#ae374c83dfbc7a771bf83810bb075bbe8">  704</a></span><span class="preprocessor">#define TBRU SPRN_TBRU </span><span class="comment">/* Time Base Read Upper Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00705" name="l00705"></a><span class="lineno"><a class="line" href="processor_8h.html#a6f3ad791dfd03a01682bbd8419330933">  705</a></span><span class="preprocessor">#define TBWL SPRN_TBWL </span><span class="comment">/* Time Base Write Lower Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00706" name="l00706"></a><span class="lineno"><a class="line" href="processor_8h.html#af685c6c579c0839fbfc0b43802c45b4f">  706</a></span><span class="preprocessor">#define TBWU SPRN_TBWU </span><span class="comment">/* Time Base Write Upper Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00707" name="l00707"></a><span class="lineno"><a class="line" href="processor_8h.html#a380869a8309123a03ff77170b67e112d">  707</a></span><span class="preprocessor">#define TCR SPRN_TCR   </span><span class="comment">/* Timer Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00708" name="l00708"></a><span class="lineno"><a class="line" href="processor_8h.html#a46e8332f503aad40d24988b6d297a496">  708</a></span><span class="preprocessor">#define TSR SPRN_TSR   </span><span class="comment">/* Timer Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00709" name="l00709"></a><span class="lineno"><a class="line" href="processor_8h.html#abdc90c112a3f03612fdb81a61b4ae1fb">  709</a></span><span class="preprocessor">#define ICTC 1019</span></div>
<div class="line"><a id="l00710" name="l00710"></a><span class="lineno"><a class="line" href="processor_8h.html#a9554bea67b6271683b2e577233621f19">  710</a></span><span class="preprocessor">#define THRM1 SPRN_THRM1 </span><span class="comment">/* Thermal Management Register 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00711" name="l00711"></a><span class="lineno"><a class="line" href="processor_8h.html#aa0bc4e232d39f15803b755f9c1176093">  711</a></span><span class="preprocessor">#define THRM2 SPRN_THRM2 </span><span class="comment">/* Thermal Management Register 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00712" name="l00712"></a><span class="lineno"><a class="line" href="processor_8h.html#a2c8f5c071f5fce512ff5cbe98e18c469">  712</a></span><span class="preprocessor">#define THRM3 SPRN_THRM3 </span><span class="comment">/* Thermal Management Register 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00713" name="l00713"></a><span class="lineno"><a class="line" href="processor_8h.html#a8c83bf2915bce7cee0be559d5935410d">  713</a></span><span class="preprocessor">#define XER SPRN_XER</span></div>
<div class="line"><a id="l00714" name="l00714"></a><span class="lineno">  714</span> </div>
<div class="line"><a id="l00715" name="l00715"></a><span class="lineno"><a class="line" href="processor_8h.html#a29ee8db657fed9f85ad07da34eab9c2c">  715</a></span><span class="preprocessor">#define DECAR SPRN_DECAR</span></div>
<div class="line"><a id="l00716" name="l00716"></a><span class="lineno"><a class="line" href="processor_8h.html#a0a35e4e12ff6be4456b73d7e8429b786">  716</a></span><span class="preprocessor">#define CSRR0 SPRN_CSRR0</span></div>
<div class="line"><a id="l00717" name="l00717"></a><span class="lineno"><a class="line" href="processor_8h.html#a9c93a555f2721f3ca0e5a4efe1b348fb">  717</a></span><span class="preprocessor">#define CSRR1 SPRN_CSRR1</span></div>
<div class="line"><a id="l00718" name="l00718"></a><span class="lineno"><a class="line" href="processor_8h.html#a5e6c2ce0e6876cfa69eb12d627cf7033">  718</a></span><span class="preprocessor">#define IVPR SPRN_IVPR</span></div>
<div class="line"><a id="l00719" name="l00719"></a><span class="lineno"><a class="line" href="processor_8h.html#aaacf6dc9777eaf89008338001e3647dc">  719</a></span><span class="preprocessor">#define USPRG0 SPRN_USPRG</span></div>
<div class="line"><a id="l00720" name="l00720"></a><span class="lineno"><a class="line" href="processor_8h.html#a6c1898e6184859b35e93ab79543ec4a5">  720</a></span><span class="preprocessor">#define SPRG4R SPRN_SPRG4R</span></div>
<div class="line"><a id="l00721" name="l00721"></a><span class="lineno"><a class="line" href="processor_8h.html#a5ad99eb5b7668188e442fcfb788ec450">  721</a></span><span class="preprocessor">#define SPRG5R SPRN_SPRG5R</span></div>
<div class="line"><a id="l00722" name="l00722"></a><span class="lineno"><a class="line" href="processor_8h.html#a80164e5c9e3b17383f962c29465b8954">  722</a></span><span class="preprocessor">#define SPRG6R SPRN_SPRG6R</span></div>
<div class="line"><a id="l00723" name="l00723"></a><span class="lineno"><a class="line" href="processor_8h.html#aada6c2e694119e5e5f29e5079029e2ae">  723</a></span><span class="preprocessor">#define SPRG7R SPRN_SPRG7R</span></div>
<div class="line"><a id="l00724" name="l00724"></a><span class="lineno"><a class="line" href="processor_8h.html#aaadd29e19aa7f6aae473d1c067ec9b6c">  724</a></span><span class="preprocessor">#define SPRG4W SPRN_SPRG4W</span></div>
<div class="line"><a id="l00725" name="l00725"></a><span class="lineno"><a class="line" href="processor_8h.html#a7fd528e21cbea38ae8b8426387838221">  725</a></span><span class="preprocessor">#define SPRG5W SPRN_SPRG5W</span></div>
<div class="line"><a id="l00726" name="l00726"></a><span class="lineno"><a class="line" href="processor_8h.html#ac8a2391b687961f5ff585fe5c63085e4">  726</a></span><span class="preprocessor">#define SPRG6W SPRN_SPRG6W</span></div>
<div class="line"><a id="l00727" name="l00727"></a><span class="lineno"><a class="line" href="processor_8h.html#a34aecde34ea73cc3362b5a77c1658288">  727</a></span><span class="preprocessor">#define SPRG7W SPRN_SPRG7W</span></div>
<div class="line"><a id="l00728" name="l00728"></a><span class="lineno"><a class="line" href="processor_8h.html#adebb2fd454c2c0c11e8923c6aa977c64">  728</a></span><span class="preprocessor">#define DEAR SPRN_DEAR</span></div>
<div class="line"><a id="l00729" name="l00729"></a><span class="lineno"><a class="line" href="processor_8h.html#a7ee4249ead09009fd2a6b5dc835546c3">  729</a></span><span class="preprocessor">#define DBCR2 SPRN_DBCR2</span></div>
<div class="line"><a id="l00730" name="l00730"></a><span class="lineno"><a class="line" href="processor_8h.html#a4ac325f9b7046b53ce77bac28ad7806a">  730</a></span><span class="preprocessor">#define IAC3 SPRN_IAC3</span></div>
<div class="line"><a id="l00731" name="l00731"></a><span class="lineno"><a class="line" href="processor_8h.html#a010cdda7010063925125a6f1a51f246f">  731</a></span><span class="preprocessor">#define IAC4 SPRN_IAC4</span></div>
<div class="line"><a id="l00732" name="l00732"></a><span class="lineno"><a class="line" href="processor_8h.html#a08a6e04ce2ace4e7246336892bf9ff31">  732</a></span><span class="preprocessor">#define DVC1 SPRN_DVC1</span></div>
<div class="line"><a id="l00733" name="l00733"></a><span class="lineno"><a class="line" href="processor_8h.html#aadf9e7b9e8524cdc0d1d28c9c39cc833">  733</a></span><span class="preprocessor">#define DVC2 SPRN_DVC2</span></div>
<div class="line"><a id="l00734" name="l00734"></a><span class="lineno"><a class="line" href="processor_8h.html#ac8d91fb607021ffa925da65a3ce39a5c">  734</a></span><span class="preprocessor">#define IVOR0 SPRN_IVOR0</span></div>
<div class="line"><a id="l00735" name="l00735"></a><span class="lineno"><a class="line" href="processor_8h.html#a278db442dbb15daa475d9adb14b93cd8">  735</a></span><span class="preprocessor">#define IVOR1 SPRN_IVOR1</span></div>
<div class="line"><a id="l00736" name="l00736"></a><span class="lineno"><a class="line" href="processor_8h.html#ad34f87da6aeaa51e9fe94e8e1ca733d0">  736</a></span><span class="preprocessor">#define IVOR2 SPRN_IVOR2</span></div>
<div class="line"><a id="l00737" name="l00737"></a><span class="lineno"><a class="line" href="processor_8h.html#a33357e28594ee9b335f238198ef52410">  737</a></span><span class="preprocessor">#define IVOR3 SPRN_IVOR3</span></div>
<div class="line"><a id="l00738" name="l00738"></a><span class="lineno"><a class="line" href="processor_8h.html#a1277b9698b9a764a94d341fdb319a93a">  738</a></span><span class="preprocessor">#define IVOR4 SPRN_IVOR4</span></div>
<div class="line"><a id="l00739" name="l00739"></a><span class="lineno"><a class="line" href="processor_8h.html#a2bff369b8d8341279493d9756e9f5f45">  739</a></span><span class="preprocessor">#define IVOR5 SPRN_IVOR5</span></div>
<div class="line"><a id="l00740" name="l00740"></a><span class="lineno"><a class="line" href="processor_8h.html#a36b50ea2d8eadf4019b2094206b5bcd3">  740</a></span><span class="preprocessor">#define IVOR6 SPRN_IVOR6</span></div>
<div class="line"><a id="l00741" name="l00741"></a><span class="lineno"><a class="line" href="processor_8h.html#a20c23f374f9d965dd81d27393060883f">  741</a></span><span class="preprocessor">#define IVOR7 SPRN_IVOR7</span></div>
<div class="line"><a id="l00742" name="l00742"></a><span class="lineno"><a class="line" href="processor_8h.html#a67a7440effa3caeb62349978dc43739b">  742</a></span><span class="preprocessor">#define IVOR8 SPRN_IVOR8</span></div>
<div class="line"><a id="l00743" name="l00743"></a><span class="lineno"><a class="line" href="processor_8h.html#a931c1f0f599a8bb9a1cc84b29ee24b25">  743</a></span><span class="preprocessor">#define IVOR9 SPRN_IVOR9</span></div>
<div class="line"><a id="l00744" name="l00744"></a><span class="lineno"><a class="line" href="processor_8h.html#ab415c609d7463971ac8598727445041f">  744</a></span><span class="preprocessor">#define IVOR10 SPRN_IVOR10</span></div>
<div class="line"><a id="l00745" name="l00745"></a><span class="lineno"><a class="line" href="processor_8h.html#a066f5ffb53d577c86a1fd0a5fcc43f39">  745</a></span><span class="preprocessor">#define IVOR11 SPRN_IVOR11</span></div>
<div class="line"><a id="l00746" name="l00746"></a><span class="lineno"><a class="line" href="processor_8h.html#aacfbdda54f08b10c115904472e57553d">  746</a></span><span class="preprocessor">#define IVOR12 SPRN_IVOR12</span></div>
<div class="line"><a id="l00747" name="l00747"></a><span class="lineno"><a class="line" href="processor_8h.html#a08708925f88eae89d72e3ca932125200">  747</a></span><span class="preprocessor">#define IVOR13 SPRN_IVOR13</span></div>
<div class="line"><a id="l00748" name="l00748"></a><span class="lineno"><a class="line" href="processor_8h.html#a319480561bc893b558da97846340f2ed">  748</a></span><span class="preprocessor">#define IVOR14 SPRN_IVOR14</span></div>
<div class="line"><a id="l00749" name="l00749"></a><span class="lineno"><a class="line" href="processor_8h.html#ad99a4df8d6cffa6340380e9b9b14a896">  749</a></span><span class="preprocessor">#define IVOR15 SPRN_IVOR15</span></div>
<div class="line"><a id="l00750" name="l00750"></a><span class="lineno"><a class="line" href="processor_8h.html#a9d10b262c500c46c108024122908c5d3">  750</a></span><span class="preprocessor">#define IVOR32 SPRN_IVOR32</span></div>
<div class="line"><a id="l00751" name="l00751"></a><span class="lineno"><a class="line" href="processor_8h.html#a088519c57f33306fa7c043b6fb2700c9">  751</a></span><span class="preprocessor">#define IVOR33 SPRN_IVOR33</span></div>
<div class="line"><a id="l00752" name="l00752"></a><span class="lineno"><a class="line" href="processor_8h.html#accaf17da4641bf7e7d0da52c3a48a62c">  752</a></span><span class="preprocessor">#define IVOR34 SPRN_IVOR34</span></div>
<div class="line"><a id="l00753" name="l00753"></a><span class="lineno"><a class="line" href="processor_8h.html#a6f4ace7186c59fa9aca000194ae0e973">  753</a></span><span class="preprocessor">#define IVOR35 SPRN_IVOR35</span></div>
<div class="line"><a id="l00754" name="l00754"></a><span class="lineno"><a class="line" href="processor_8h.html#aacbc63bb25f1c45b580d93e1b0339dad">  754</a></span><span class="preprocessor">#define MCSRR0 SPRN_MCSRR0</span></div>
<div class="line"><a id="l00755" name="l00755"></a><span class="lineno"><a class="line" href="processor_8h.html#ab4bacbb373e81b9c02716de29b0bbdd8">  755</a></span><span class="preprocessor">#define MCSRR1 SPRN_MCSRR1</span></div>
<div class="line"><a id="l00756" name="l00756"></a><span class="lineno"><a class="line" href="processor_8h.html#afc303e8434043c19d6e7b16e0f39e305">  756</a></span><span class="preprocessor">#define L1CSR0 SPRN_L1CSR0</span></div>
<div class="line"><a id="l00757" name="l00757"></a><span class="lineno"><a class="line" href="processor_8h.html#a739cac8d8ad1f57195657b2b24c41c16">  757</a></span><span class="preprocessor">#define L1CSR1 SPRN_L1CSR1</span></div>
<div class="line"><a id="l00758" name="l00758"></a><span class="lineno"><a class="line" href="processor_8h.html#a39ebc11e10e0e72f63c5a02b192fb3c1">  758</a></span><span class="preprocessor">#define L1CSR2 SPRN_L1CSR2</span></div>
<div class="line"><a id="l00759" name="l00759"></a><span class="lineno"><a class="line" href="processor_8h.html#a2bee10a05a695c4572aecbd7d836a2b3">  759</a></span><span class="preprocessor">#define L1CFG0 SPRN_L1CFG0</span></div>
<div class="line"><a id="l00760" name="l00760"></a><span class="lineno"><a class="line" href="processor_8h.html#ab5b928e2f7db12d0e0e850aeea3ee83a">  760</a></span><span class="preprocessor">#define L1CFG1 SPRN_L1CFG1</span></div>
<div class="line"><a id="l00761" name="l00761"></a><span class="lineno"><a class="line" href="processor_8h.html#a156f4e034391d9031f446ceb59483fcf">  761</a></span><span class="preprocessor">#define L2CFG0 SPRN_L2CFG0</span></div>
<div class="line"><a id="l00762" name="l00762"></a><span class="lineno"><a class="line" href="processor_8h.html#afce7d1e4bb9ef577dbe7ad82cbaa593b">  762</a></span><span class="preprocessor">#define L2CSR0 SPRN_L2CSR0</span></div>
<div class="line"><a id="l00763" name="l00763"></a><span class="lineno"><a class="line" href="processor_8h.html#a5eea5a7239b5805384ffc01f343dd352">  763</a></span><span class="preprocessor">#define L2CSR1 SPRN_L2CSR1</span></div>
<div class="line"><a id="l00764" name="l00764"></a><span class="lineno"><a class="line" href="processor_8h.html#aea14a5e0c3e67129967e07bcf69b85f1">  764</a></span><span class="preprocessor">#define MCSR SPRN_MCSR</span></div>
<div class="line"><a id="l00765" name="l00765"></a><span class="lineno"><a class="line" href="processor_8h.html#a2dd42dd60bf57bd4ee053f66ab8c4188">  765</a></span><span class="preprocessor">#define MMUCSR0 SPRN_MMUCSR0</span></div>
<div class="line"><a id="l00766" name="l00766"></a><span class="lineno"><a class="line" href="processor_8h.html#a57d2f2b232f22e2cbfab80cda1eb552b">  766</a></span><span class="preprocessor">#define BUCSR SPRN_BUCSR</span></div>
<div class="line"><a id="l00767" name="l00767"></a><span class="lineno"><a class="line" href="processor_8h.html#abea74e326be4152665b1bf3eb8fd9828">  767</a></span><span class="preprocessor">#define PID0 SPRN_PID</span></div>
<div class="line"><a id="l00768" name="l00768"></a><span class="lineno"><a class="line" href="processor_8h.html#a32cc1b205b723f8e0a85025f7238a747">  768</a></span><span class="preprocessor">#define PID1 SPRN_PID1</span></div>
<div class="line"><a id="l00769" name="l00769"></a><span class="lineno"><a class="line" href="processor_8h.html#ac51072106433f37506142020cfd20603">  769</a></span><span class="preprocessor">#define PID2 SPRN_PID2</span></div>
<div class="line"><a id="l00770" name="l00770"></a><span class="lineno"><a class="line" href="processor_8h.html#a6fe8ec18be1f30c109848dce6a4d95df">  770</a></span><span class="preprocessor">#define MAS0 SPRN_MAS0</span></div>
<div class="line"><a id="l00771" name="l00771"></a><span class="lineno"><a class="line" href="processor_8h.html#a4c035aaecc84a13f145a77404ab3e336">  771</a></span><span class="preprocessor">#define MAS1 SPRN_MAS1</span></div>
<div class="line"><a id="l00772" name="l00772"></a><span class="lineno"><a class="line" href="processor_8h.html#aca16590352f82ba62da0486eddcba3e5">  772</a></span><span class="preprocessor">#define MAS2 SPRN_MAS2</span></div>
<div class="line"><a id="l00773" name="l00773"></a><span class="lineno"><a class="line" href="processor_8h.html#a5a3b74f6ded492466eaf3dbca04e39bd">  773</a></span><span class="preprocessor">#define MAS3 SPRN_MAS3</span></div>
<div class="line"><a id="l00774" name="l00774"></a><span class="lineno"><a class="line" href="processor_8h.html#a6ac30222e0e3895333e7d360facd6b04">  774</a></span><span class="preprocessor">#define MAS4 SPRN_MAS4</span></div>
<div class="line"><a id="l00775" name="l00775"></a><span class="lineno"><a class="line" href="processor_8h.html#accd42669538c1bc764b8111f82200b35">  775</a></span><span class="preprocessor">#define MAS5 SPRN_MAS5</span></div>
<div class="line"><a id="l00776" name="l00776"></a><span class="lineno"><a class="line" href="processor_8h.html#a5f60b89aec2bf762428f831ddf7fa24e">  776</a></span><span class="preprocessor">#define MAS6 SPRN_MAS6</span></div>
<div class="line"><a id="l00777" name="l00777"></a><span class="lineno"><a class="line" href="processor_8h.html#a79a86f25eb50a756061e51885a1de2e6">  777</a></span><span class="preprocessor">#define MAS7 SPRN_MAS7</span></div>
<div class="line"><a id="l00778" name="l00778"></a><span class="lineno"><a class="line" href="processor_8h.html#a6c403d0092b1890b41490052c6feeca8">  778</a></span><span class="preprocessor">#define MAS8 SPRN_MAS8</span></div>
<div class="line"><a id="l00779" name="l00779"></a><span class="lineno">  779</span> </div>
<div class="line"><a id="l00780" name="l00780"></a><span class="lineno">  780</span><span class="preprocessor">#if defined(CONFIG_4xx) || defined(CONFIG_44x) || defined(CONFIG_MPC85xx)</span></div>
<div class="line"><a id="l00781" name="l00781"></a><span class="lineno">  781</span><span class="preprocessor">#define DAR_DEAR DEAR</span></div>
<div class="line"><a id="l00782" name="l00782"></a><span class="lineno">  782</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l00783" name="l00783"></a><span class="lineno"><a class="line" href="processor_8h.html#ae2c4ace9cb19b3268de223200b24cf75">  783</a></span><span class="preprocessor">#define DAR_DEAR DAR</span></div>
<div class="line"><a id="l00784" name="l00784"></a><span class="lineno">  784</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00785" name="l00785"></a><span class="lineno">  785</span> </div>
<div class="line"><a id="l00786" name="l00786"></a><span class="lineno">  786</span><span class="comment">/* Device Control Registers */</span></div>
<div class="line"><a id="l00787" name="l00787"></a><span class="lineno">  787</span> </div>
<div class="line"><a id="l00788" name="l00788"></a><span class="lineno"><a class="line" href="processor_8h.html#a851ff527bebb7c75fdcff2b951cfef8d">  788</a></span><span class="preprocessor">#define DCRN_BEAR 0x090        </span><span class="comment">/* Bus Error Address Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00789" name="l00789"></a><span class="lineno"><a class="line" href="processor_8h.html#a10306b4a221036af743d5f00c39d7d65">  789</a></span><span class="preprocessor">#define DCRN_BESR 0x091        </span><span class="comment">/* Bus Error Syndrome Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00790" name="l00790"></a><span class="lineno"><a class="line" href="processor_8h.html#a506d3fa46f9021f868ae8cc77d169feb">  790</a></span><span class="preprocessor">#define BESR_DSES 0x80000000   </span><span class="comment">/* Data-Side Error Status */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00791" name="l00791"></a><span class="lineno"><a class="line" href="processor_8h.html#a7630a3261edcb86b7b122bd861c6c74a">  791</a></span><span class="preprocessor">#define BESR_DMES 0x40000000   </span><span class="comment">/* DMA Error Status */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00792" name="l00792"></a><span class="lineno"><a class="line" href="processor_8h.html#a0b317c9723db1a0939a71924794a3b0e">  792</a></span><span class="preprocessor">#define BESR_RWS 0x20000000    </span><span class="comment">/* Read/Write Status */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00793" name="l00793"></a><span class="lineno"><a class="line" href="processor_8h.html#a70d3ecce03bf83a3e074cb8a005723d4">  793</a></span><span class="preprocessor">#define BESR_ETMASK 0x1C000000 </span><span class="comment">/* Error Type */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00794" name="l00794"></a><span class="lineno"><a class="line" href="processor_8h.html#a1bf55116cec3bedc7b24726c49483c90">  794</a></span><span class="preprocessor">#define ET_PROT 0</span></div>
<div class="line"><a id="l00795" name="l00795"></a><span class="lineno"><a class="line" href="processor_8h.html#ada170b94e64559d6cd8791f2df0d6963">  795</a></span><span class="preprocessor">#define ET_PARITY 1</span></div>
<div class="line"><a id="l00796" name="l00796"></a><span class="lineno"><a class="line" href="processor_8h.html#a15af141296295592e544aa2f73898de7">  796</a></span><span class="preprocessor">#define ET_NCFG 2</span></div>
<div class="line"><a id="l00797" name="l00797"></a><span class="lineno"><a class="line" href="processor_8h.html#afaaf9575de5504729ffde67f81b4ce18">  797</a></span><span class="preprocessor">#define ET_BUSERR 4</span></div>
<div class="line"><a id="l00798" name="l00798"></a><span class="lineno"><a class="line" href="processor_8h.html#a9a5e302d7e2967890092f34832bf438f">  798</a></span><span class="preprocessor">#define ET_BUSTO 6</span></div>
<div class="line"><a id="l00799" name="l00799"></a><span class="lineno"><a class="line" href="processor_8h.html#aa450254369142f54f32ba6f410414866">  799</a></span><span class="preprocessor">#define DCRN_DMACC0 0x0C4     </span><span class="comment">/* DMA Chained Count Register 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00800" name="l00800"></a><span class="lineno"><a class="line" href="processor_8h.html#ab9ecfce13888bed3b11ba755e03b0563">  800</a></span><span class="preprocessor">#define DCRN_DMACC1 0x0CC     </span><span class="comment">/* DMA Chained Count Register 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00801" name="l00801"></a><span class="lineno"><a class="line" href="processor_8h.html#a4b7a119c9c67baf09e060ce98f6db6ac">  801</a></span><span class="preprocessor">#define DCRN_DMACC2 0x0D4     </span><span class="comment">/* DMA Chained Count Register 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00802" name="l00802"></a><span class="lineno"><a class="line" href="processor_8h.html#a8a23e7665a2f16d1f47d20bf5368f33a">  802</a></span><span class="preprocessor">#define DCRN_DMACC3 0x0DC     </span><span class="comment">/* DMA Chained Count Register 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00803" name="l00803"></a><span class="lineno"><a class="line" href="processor_8h.html#a32e70df50ab87e0ebcc271bd826f2b51">  803</a></span><span class="preprocessor">#define DCRN_DMACR0 0x0C0     </span><span class="comment">/* DMA Channel Control Register 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00804" name="l00804"></a><span class="lineno"><a class="line" href="processor_8h.html#a61ee88382b4e859e688a53eb96b32824">  804</a></span><span class="preprocessor">#define DCRN_DMACR1 0x0C8     </span><span class="comment">/* DMA Channel Control Register 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00805" name="l00805"></a><span class="lineno"><a class="line" href="processor_8h.html#aca96d88ea450b3469a557762cee0893f">  805</a></span><span class="preprocessor">#define DCRN_DMACR2 0x0D0     </span><span class="comment">/* DMA Channel Control Register 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00806" name="l00806"></a><span class="lineno"><a class="line" href="processor_8h.html#a508bab73a5f4c0af095ae5083e2b42ff">  806</a></span><span class="preprocessor">#define DCRN_DMACR3 0x0D8     </span><span class="comment">/* DMA Channel Control Register 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00807" name="l00807"></a><span class="lineno"><a class="line" href="processor_8h.html#aa10517abf6fed46d2a9725ca65aca9b6">  807</a></span><span class="preprocessor">#define DCRN_DMACT0 0x0C1     </span><span class="comment">/* DMA Count Register 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00808" name="l00808"></a><span class="lineno"><a class="line" href="processor_8h.html#ac1cbe67025e1e551eb9ff70dc846525a">  808</a></span><span class="preprocessor">#define DCRN_DMACT1 0x0C9     </span><span class="comment">/* DMA Count Register 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00809" name="l00809"></a><span class="lineno"><a class="line" href="processor_8h.html#a2e563d581e87f951535572ea9a99f557">  809</a></span><span class="preprocessor">#define DCRN_DMACT2 0x0D1     </span><span class="comment">/* DMA Count Register 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00810" name="l00810"></a><span class="lineno"><a class="line" href="processor_8h.html#a685752ce810f3a2fcd0bb6320adbd745">  810</a></span><span class="preprocessor">#define DCRN_DMACT3 0x0D9     </span><span class="comment">/* DMA Count Register 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00811" name="l00811"></a><span class="lineno"><a class="line" href="processor_8h.html#a14c97eb08f56a37070a75a3cad1e7ccc">  811</a></span><span class="preprocessor">#define DCRN_DMADA0 0x0C2     </span><span class="comment">/* DMA Destination Address Register 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00812" name="l00812"></a><span class="lineno"><a class="line" href="processor_8h.html#abbf3185c28bd7705c0d8783471935972">  812</a></span><span class="preprocessor">#define DCRN_DMADA1 0x0CA     </span><span class="comment">/* DMA Destination Address Register 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00813" name="l00813"></a><span class="lineno"><a class="line" href="processor_8h.html#a348a6c31e091ffd813c1d23629f73a9e">  813</a></span><span class="preprocessor">#define DCRN_DMADA2 0x0D2     </span><span class="comment">/* DMA Destination Address Register 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00814" name="l00814"></a><span class="lineno"><a class="line" href="processor_8h.html#ae0e5922581e847eb30d37184e6cb8ed1">  814</a></span><span class="preprocessor">#define DCRN_DMADA3 0x0DA     </span><span class="comment">/* DMA Destination Address Register 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00815" name="l00815"></a><span class="lineno"><a class="line" href="processor_8h.html#a50b0cc342f7c738605d018a9c254e787">  815</a></span><span class="preprocessor">#define DCRN_DMASA0 0x0C3     </span><span class="comment">/* DMA Source Address Register 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00816" name="l00816"></a><span class="lineno"><a class="line" href="processor_8h.html#a4f6f444e798c63340b82c2aae31d6700">  816</a></span><span class="preprocessor">#define DCRN_DMASA1 0x0CB     </span><span class="comment">/* DMA Source Address Register 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00817" name="l00817"></a><span class="lineno"><a class="line" href="processor_8h.html#abe26c06a28b199cb591358bf7e7cf673">  817</a></span><span class="preprocessor">#define DCRN_DMASA2 0x0D3     </span><span class="comment">/* DMA Source Address Register 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00818" name="l00818"></a><span class="lineno"><a class="line" href="processor_8h.html#a0ce339001d0e75b5997038dd316b0b93">  818</a></span><span class="preprocessor">#define DCRN_DMASA3 0x0DB     </span><span class="comment">/* DMA Source Address Register 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00819" name="l00819"></a><span class="lineno"><a class="line" href="processor_8h.html#aeb5e5c993571844548d474bca117ce09">  819</a></span><span class="preprocessor">#define DCRN_DMASR 0x0E0      </span><span class="comment">/* DMA Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00820" name="l00820"></a><span class="lineno"><a class="line" href="processor_8h.html#af32292948a06435ab37beeb5b89337bd">  820</a></span><span class="preprocessor">#define DCRN_EXIER 0x042      </span><span class="comment">/* External Interrupt Enable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00821" name="l00821"></a><span class="lineno"><a class="line" href="processor_8h.html#a14f32b8ed766921e48ffa90f9ab967a1">  821</a></span><span class="preprocessor">#define EXIER_CIE 0x80000000  </span><span class="comment">/* Critical Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00822" name="l00822"></a><span class="lineno"><a class="line" href="processor_8h.html#a520ecf20283247f91bf329da28e844a3">  822</a></span><span class="preprocessor">#define EXIER_SRIE 0x08000000 </span><span class="comment">/* Serial Port Rx Int. Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00823" name="l00823"></a><span class="lineno"><a class="line" href="processor_8h.html#a7d52aa2cc74e046c5a470d95213f1c11">  823</a></span><span class="preprocessor">#define EXIER_STIE 0x04000000 </span><span class="comment">/* Serial Port Tx Int. Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00824" name="l00824"></a><span class="lineno"><a class="line" href="processor_8h.html#a4928db59845a65edd42b8e64fa92f4b0">  824</a></span><span class="preprocessor">#define EXIER_JRIE 0x02000000 </span><span class="comment">/* JTAG Serial Port Rx Int. Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00825" name="l00825"></a><span class="lineno"><a class="line" href="processor_8h.html#a69cc7e3136947d3838bbcb546a0c198f">  825</a></span><span class="preprocessor">#define EXIER_JTIE 0x01000000 </span><span class="comment">/* JTAG Serial Port Tx Int. Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00826" name="l00826"></a><span class="lineno"><a class="line" href="processor_8h.html#a670e0bb046e358ba9617a103c09f7fbc">  826</a></span><span class="preprocessor">#define EXIER_D0IE 0x00800000 </span><span class="comment">/* DMA Channel 0 Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00827" name="l00827"></a><span class="lineno"><a class="line" href="processor_8h.html#a90818348500ed6d5dcebb6508ec88905">  827</a></span><span class="preprocessor">#define EXIER_D1IE 0x00400000 </span><span class="comment">/* DMA Channel 1 Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00828" name="l00828"></a><span class="lineno"><a class="line" href="processor_8h.html#ac5b2a0e32f6b2bc3d3edfe0c05071b4c">  828</a></span><span class="preprocessor">#define EXIER_D2IE 0x00200000 </span><span class="comment">/* DMA Channel 2 Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00829" name="l00829"></a><span class="lineno"><a class="line" href="processor_8h.html#a828077dcb6956fd92652e14c40415398">  829</a></span><span class="preprocessor">#define EXIER_D3IE 0x00100000 </span><span class="comment">/* DMA Channel 3 Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00830" name="l00830"></a><span class="lineno"><a class="line" href="processor_8h.html#ac037d4627eb7f6263f2a00af9f456a95">  830</a></span><span class="preprocessor">#define EXIER_E0IE 0x00000010 </span><span class="comment">/* External Interrupt 0 Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00831" name="l00831"></a><span class="lineno"><a class="line" href="processor_8h.html#a6e508d9604b906b8241cd2d878335b42">  831</a></span><span class="preprocessor">#define EXIER_E1IE 0x00000008 </span><span class="comment">/* External Interrupt 1 Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00832" name="l00832"></a><span class="lineno"><a class="line" href="processor_8h.html#a465ef23869b63b56476d3fdb906dd3d5">  832</a></span><span class="preprocessor">#define EXIER_E2IE 0x00000004 </span><span class="comment">/* External Interrupt 2 Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00833" name="l00833"></a><span class="lineno"><a class="line" href="processor_8h.html#a7f83bb5539ab2b87cb893040c4ed80ad">  833</a></span><span class="preprocessor">#define EXIER_E3IE 0x00000002 </span><span class="comment">/* External Interrupt 3 Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00834" name="l00834"></a><span class="lineno"><a class="line" href="processor_8h.html#a778c5d68b3226b32ca682ab2fd701494">  834</a></span><span class="preprocessor">#define EXIER_E4IE 0x00000001 </span><span class="comment">/* External Interrupt 4 Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00835" name="l00835"></a><span class="lineno"><a class="line" href="processor_8h.html#a4080233c8b3863841c07849e7a570267">  835</a></span><span class="preprocessor">#define DCRN_EXISR 0x040      </span><span class="comment">/* External Interrupt Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00836" name="l00836"></a><span class="lineno"><a class="line" href="processor_8h.html#a82601765db57d6932f666e67036cd184">  836</a></span><span class="preprocessor">#define DCRN_IOCR 0x0A0       </span><span class="comment">/* Input/Output Configuration Register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00837" name="l00837"></a><span class="lineno"><a class="line" href="processor_8h.html#a1de8ebc7929fbc7c57d31d5f9bbe8aaf">  837</a></span><span class="preprocessor">#define IOCR_E0TE 0x80000000</span></div>
<div class="line"><a id="l00838" name="l00838"></a><span class="lineno"><a class="line" href="processor_8h.html#a9ed1222649c4f1936a8ca603b12a7a23">  838</a></span><span class="preprocessor">#define IOCR_E0LP 0x40000000</span></div>
<div class="line"><a id="l00839" name="l00839"></a><span class="lineno"><a class="line" href="processor_8h.html#ab4a0996f18eac4d0868486faa228e8d9">  839</a></span><span class="preprocessor">#define IOCR_E1TE 0x20000000</span></div>
<div class="line"><a id="l00840" name="l00840"></a><span class="lineno"><a class="line" href="processor_8h.html#a571c475fdad1701aefa59dd23f11b89c">  840</a></span><span class="preprocessor">#define IOCR_E1LP 0x10000000</span></div>
<div class="line"><a id="l00841" name="l00841"></a><span class="lineno"><a class="line" href="processor_8h.html#a601b5e5a222adee3eb374b1cfaa5d920">  841</a></span><span class="preprocessor">#define IOCR_E2TE 0x08000000</span></div>
<div class="line"><a id="l00842" name="l00842"></a><span class="lineno"><a class="line" href="processor_8h.html#a4c3b7c0003b755b8d2cf4620b20b1a68">  842</a></span><span class="preprocessor">#define IOCR_E2LP 0x04000000</span></div>
<div class="line"><a id="l00843" name="l00843"></a><span class="lineno"><a class="line" href="processor_8h.html#a3df16a76219a169230f6e710f388fda0">  843</a></span><span class="preprocessor">#define IOCR_E3TE 0x02000000</span></div>
<div class="line"><a id="l00844" name="l00844"></a><span class="lineno"><a class="line" href="processor_8h.html#a2d5cc106e887105c5abb505db436ad8c">  844</a></span><span class="preprocessor">#define IOCR_E3LP 0x01000000</span></div>
<div class="line"><a id="l00845" name="l00845"></a><span class="lineno"><a class="line" href="processor_8h.html#a9952b9281266bd8722230bc9a48a3802">  845</a></span><span class="preprocessor">#define IOCR_E4TE 0x00800000</span></div>
<div class="line"><a id="l00846" name="l00846"></a><span class="lineno"><a class="line" href="processor_8h.html#a518effca860f92f50995a9a6111e7f16">  846</a></span><span class="preprocessor">#define IOCR_E4LP 0x00400000</span></div>
<div class="line"><a id="l00847" name="l00847"></a><span class="lineno"><a class="line" href="processor_8h.html#a2295ffe9e5e0edbba3b311a87f2252d5">  847</a></span><span class="preprocessor">#define IOCR_EDT 0x00080000</span></div>
<div class="line"><a id="l00848" name="l00848"></a><span class="lineno"><a class="line" href="processor_8h.html#a76f5604e6645941ac7c6e008e7053c70">  848</a></span><span class="preprocessor">#define IOCR_SOR 0x00040000</span></div>
<div class="line"><a id="l00849" name="l00849"></a><span class="lineno"><a class="line" href="processor_8h.html#aef199ef0c8f489af84e7df06af12e657">  849</a></span><span class="preprocessor">#define IOCR_EDO 0x00008000</span></div>
<div class="line"><a id="l00850" name="l00850"></a><span class="lineno"><a class="line" href="processor_8h.html#ad592e9ddbb979d8c3be0506e224c79c8">  850</a></span><span class="preprocessor">#define IOCR_2XC 0x00004000</span></div>
<div class="line"><a id="l00851" name="l00851"></a><span class="lineno"><a class="line" href="processor_8h.html#acef64c0159580a7e9bbbf595fec90e3d">  851</a></span><span class="preprocessor">#define IOCR_ATC 0x00002000</span></div>
<div class="line"><a id="l00852" name="l00852"></a><span class="lineno"><a class="line" href="processor_8h.html#ab6a7c1588da5203a005410baaae50eb1">  852</a></span><span class="preprocessor">#define IOCR_SPD 0x00001000</span></div>
<div class="line"><a id="l00853" name="l00853"></a><span class="lineno"><a class="line" href="processor_8h.html#a5c41560a76d02e91b23e4bfda14f3503">  853</a></span><span class="preprocessor">#define IOCR_BEM 0x00000800</span></div>
<div class="line"><a id="l00854" name="l00854"></a><span class="lineno"><a class="line" href="processor_8h.html#a0b000ecffd20f265dd3285697be386f0">  854</a></span><span class="preprocessor">#define IOCR_PTD 0x00000400</span></div>
<div class="line"><a id="l00855" name="l00855"></a><span class="lineno"><a class="line" href="processor_8h.html#acc16e7d3d98be95e0ad3cee0d810811f">  855</a></span><span class="preprocessor">#define IOCR_ARE 0x00000080</span></div>
<div class="line"><a id="l00856" name="l00856"></a><span class="lineno"><a class="line" href="processor_8h.html#a708bdd75625ddaf4270a0dc3893be4a8">  856</a></span><span class="preprocessor">#define IOCR_DRC 0x00000020</span></div>
<div class="line"><a id="l00857" name="l00857"></a><span class="lineno"><a class="line" href="processor_8h.html#ac8dfe1ec41a318b561f651ebbe484d4f">  857</a></span><span class="preprocessor">#define IOCR_RDM(x) (((x) &amp; 0x3) &lt;&lt; 3)</span></div>
<div class="line"><a id="l00858" name="l00858"></a><span class="lineno"><a class="line" href="processor_8h.html#a810f67ec15635b64260eb30aab09585d">  858</a></span><span class="preprocessor">#define IOCR_TCS 0x00000004</span></div>
<div class="line"><a id="l00859" name="l00859"></a><span class="lineno"><a class="line" href="processor_8h.html#a534d144e0b54d860b677066d6185d48c">  859</a></span><span class="preprocessor">#define IOCR_SCS 0x00000002</span></div>
<div class="line"><a id="l00860" name="l00860"></a><span class="lineno"><a class="line" href="processor_8h.html#aaf512ae5b8ab37a6dc8457fd31eb1c27">  860</a></span><span class="preprocessor">#define IOCR_SPC 0x00000001</span></div>
<div class="line"><a id="l00861" name="l00861"></a><span class="lineno">  861</span> </div>
<div class="line"><a id="l00862" name="l00862"></a><span class="lineno">  862</span><span class="comment">/* System-On-Chip Version Register */</span></div>
<div class="line"><a id="l00863" name="l00863"></a><span class="lineno">  863</span> </div>
<div class="line"><a id="l00864" name="l00864"></a><span class="lineno">  864</span><span class="comment">/* System-On-Chip Version Register (SVR) field extraction */</span></div>
<div class="line"><a id="l00865" name="l00865"></a><span class="lineno">  865</span> </div>
<div class="line"><a id="l00866" name="l00866"></a><span class="lineno"><a class="line" href="processor_8h.html#ab9652f4047a295c7586a6cfc3e9a15f6">  866</a></span><span class="preprocessor">#define SVR_VER(svr) (((svr) &gt;&gt; 16) &amp; 0xFFFF) </span><span class="comment">/* Version field */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00867" name="l00867"></a><span class="lineno"><a class="line" href="processor_8h.html#a69fa4f5b030f46651554b56ea70685de">  867</a></span><span class="preprocessor">#define SVR_REV(svr) (((svr) &gt;&gt; 0) &amp; 0xFF)    </span><span class="comment">/* Revision field */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00868" name="l00868"></a><span class="lineno">  868</span> </div>
<div class="line"><a id="l00869" name="l00869"></a><span class="lineno"><a class="line" href="processor_8h.html#a47a3b5755e015948b7db09d0b5bbe6d2">  869</a></span><span class="preprocessor">#define SVR_CID(svr) (((svr) &gt;&gt; 28) &amp; 0x0F)   </span><span class="comment">/* Company or manufacturer ID */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00870" name="l00870"></a><span class="lineno"><a class="line" href="processor_8h.html#a1eacfce15344e10d5d90f76d813ea192">  870</a></span><span class="preprocessor">#define SVR_SOCOP(svr) (((svr) &gt;&gt; 22) &amp; 0x3F) </span><span class="comment">/* SOC integration options */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00871" name="l00871"></a><span class="lineno"><a class="line" href="processor_8h.html#a31b0e635ce3957c82abc0630f981ec2a">  871</a></span><span class="preprocessor">#define SVR_SID(svr) (((svr) &gt;&gt; 16) &amp; 0x3F)   </span><span class="comment">/* SOC ID */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00872" name="l00872"></a><span class="lineno"><a class="line" href="processor_8h.html#a0ca75f4d7e1466a89467a70c9be9241d">  872</a></span><span class="preprocessor">#define SVR_PROC(svr) (((svr) &gt;&gt; 12) &amp; 0x0F)  </span><span class="comment">/* Process revision field */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00873" name="l00873"></a><span class="lineno"><a class="line" href="processor_8h.html#a5faaa887f7e1d5e2f182edc37b8361ff">  873</a></span><span class="preprocessor">#define SVR_MFG(svr) (((svr) &gt;&gt; 8) &amp; 0x0F)    </span><span class="comment">/* Manufacturing revision */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00874" name="l00874"></a><span class="lineno"><a class="line" href="processor_8h.html#a109e86a7f1bc818646a9922b9af56705">  874</a></span><span class="preprocessor">#define SVR_MJREV(svr) (((svr) &gt;&gt; 4) &amp; 0x0F)  </span><span class="comment">/* Major SOC design revision indicator */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00875" name="l00875"></a><span class="lineno"><a class="line" href="processor_8h.html#a850f4ec9f3656d1928cdf9b3267a88fc">  875</a></span><span class="preprocessor">#define SVR_MNREV(svr) (((svr) &gt;&gt; 0) &amp; 0x0F)  </span><span class="comment">/* Minor SOC design revision indicator */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00876" name="l00876"></a><span class="lineno">  876</span> </div>
<div class="line"><a id="l00877" name="l00877"></a><span class="lineno">  877</span><span class="comment">/* Processor Version Register */</span></div>
<div class="line"><a id="l00878" name="l00878"></a><span class="lineno">  878</span> </div>
<div class="line"><a id="l00879" name="l00879"></a><span class="lineno">  879</span><span class="comment">/* Processor Version Register (PVR) field extraction */</span></div>
<div class="line"><a id="l00880" name="l00880"></a><span class="lineno">  880</span> </div>
<div class="line"><a id="l00881" name="l00881"></a><span class="lineno"><a class="line" href="processor_8h.html#a6defe6e09f26158fcc1105a1a99b1fd8">  881</a></span><span class="preprocessor">#define PVR_VER(pvr) (((pvr) &gt;&gt; 16) &amp; 0xFFFF) </span><span class="comment">/* Version field */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00882" name="l00882"></a><span class="lineno"><a class="line" href="processor_8h.html#a100263df631ae54872e311fd8e640a29">  882</a></span><span class="preprocessor">#define PVR_REV(pvr) (((pvr) &gt;&gt; 0) &amp; 0xFFFF)  </span><span class="comment">/* Revison field */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00883" name="l00883"></a><span class="lineno">  883</span> </div>
<div class="line"><a id="l00884" name="l00884"></a><span class="lineno">  884</span><span class="comment">/*</span></div>
<div class="line"><a id="l00885" name="l00885"></a><span class="lineno">  885</span><span class="comment"> * AMCC has further subdivided the standard PowerPC 16-bit version and</span></div>
<div class="line"><a id="l00886" name="l00886"></a><span class="lineno">  886</span><span class="comment"> * revision subfields of the PVR for the PowerPC 403s into the following:</span></div>
<div class="line"><a id="l00887" name="l00887"></a><span class="lineno">  887</span><span class="comment"> */</span></div>
<div class="line"><a id="l00888" name="l00888"></a><span class="lineno">  888</span> </div>
<div class="line"><a id="l00889" name="l00889"></a><span class="lineno"><a class="line" href="processor_8h.html#a7818429897f7c738ce27a2c350b4767c">  889</a></span><span class="preprocessor">#define PVR_FAM(pvr) (((pvr) &gt;&gt; 20) &amp; 0xFFF) </span><span class="comment">/* Family field */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00890" name="l00890"></a><span class="lineno"><a class="line" href="processor_8h.html#aa7816de5084c9295dfb2388516816ebf">  890</a></span><span class="preprocessor">#define PVR_MEM(pvr) (((pvr) &gt;&gt; 16) &amp; 0xF)   </span><span class="comment">/* Member field */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00891" name="l00891"></a><span class="lineno"><a class="line" href="processor_8h.html#ab5ee5ae1c0b6ec191f95b3ed83ca73eb">  891</a></span><span class="preprocessor">#define PVR_CORE(pvr) (((pvr) &gt;&gt; 12) &amp; 0xF)  </span><span class="comment">/* Core field */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00892" name="l00892"></a><span class="lineno"><a class="line" href="processor_8h.html#a7be8284faa38a4bd0c85f54a4f4379bb">  892</a></span><span class="preprocessor">#define PVR_CFG(pvr) (((pvr) &gt;&gt; 8) &amp; 0xF)    </span><span class="comment">/* Configuration field */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00893" name="l00893"></a><span class="lineno"><a class="line" href="processor_8h.html#a8b0d558df99be98ef68ebd4478d82e24">  893</a></span><span class="preprocessor">#define PVR_MAJ(pvr) (((pvr) &gt;&gt; 4) &amp; 0xF)    </span><span class="comment">/* Major revision field */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00894" name="l00894"></a><span class="lineno"><a class="line" href="processor_8h.html#abc5f5c247dcd38403551fdf2602bfc9e">  894</a></span><span class="preprocessor">#define PVR_MIN(pvr) (((pvr) &gt;&gt; 0) &amp; 0xF)    </span><span class="comment">/* Minor revision field */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00895" name="l00895"></a><span class="lineno">  895</span> </div>
<div class="line"><a id="l00896" name="l00896"></a><span class="lineno">  896</span><span class="comment">/* e600 core PVR fields */</span></div>
<div class="line"><a id="l00897" name="l00897"></a><span class="lineno">  897</span> </div>
<div class="line"><a id="l00898" name="l00898"></a><span class="lineno"><a class="line" href="processor_8h.html#a1a83e59d696715d766bc6fcb72fc7ff1">  898</a></span><span class="preprocessor">#define PVR_E600_VER(pvr) (((pvr) &gt;&gt; 15) &amp; 0xFFFF) </span><span class="comment">/* Version/type */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00899" name="l00899"></a><span class="lineno"><a class="line" href="processor_8h.html#a0ba2605edd769d74a4c819dd91d6727a">  899</a></span><span class="preprocessor">#define PVR_E600_TECH(pvr) (((pvr) &gt;&gt; 12) &amp; 0xF)   </span><span class="comment">/* Technology */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00900" name="l00900"></a><span class="lineno"><a class="line" href="processor_8h.html#aa379d85f496e46421a0d54085980d8d6">  900</a></span><span class="preprocessor">#define PVR_E600_MAJ(pvr) (((pvr) &gt;&gt; 8) &amp; 0xF)     </span><span class="comment">/* Major revision */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00901" name="l00901"></a><span class="lineno"><a class="line" href="processor_8h.html#a4223818b38d2ecb7dd729994c0416305">  901</a></span><span class="preprocessor">#define PVR_E600_MIN(pvr) (((pvr) &gt;&gt; 0) &amp; 0xFF)    </span><span class="comment">/* Minor revision */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00902" name="l00902"></a><span class="lineno">  902</span> </div>
<div class="line"><a id="l00903" name="l00903"></a><span class="lineno">  903</span><span class="comment">/* Processor Version Numbers */</span></div>
<div class="line"><a id="l00904" name="l00904"></a><span class="lineno">  904</span> </div>
<div class="line"><a id="l00905" name="l00905"></a><span class="lineno"><a class="line" href="processor_8h.html#adda6728ec53b82c3d3ad7d1cf91fd649">  905</a></span><span class="preprocessor">#define PVR_403GA 0x00200000</span></div>
<div class="line"><a id="l00906" name="l00906"></a><span class="lineno"><a class="line" href="processor_8h.html#a9afbabe967c5778048d793fd1cedaae1">  906</a></span><span class="preprocessor">#define PVR_403GB 0x00200100</span></div>
<div class="line"><a id="l00907" name="l00907"></a><span class="lineno"><a class="line" href="processor_8h.html#ac498f98769234c1c85d8f0597727251f">  907</a></span><span class="preprocessor">#define PVR_403GC 0x00200200</span></div>
<div class="line"><a id="l00908" name="l00908"></a><span class="lineno"><a class="line" href="processor_8h.html#a3a22d38b7a0525d3447cd572fa3e2035">  908</a></span><span class="preprocessor">#define PVR_403GCX 0x00201400</span></div>
<div class="line"><a id="l00909" name="l00909"></a><span class="lineno"><a class="line" href="processor_8h.html#ac7beb14a92c66568c59be8a20d344890">  909</a></span><span class="preprocessor">#define PVR_405GP 0x40110000</span></div>
<div class="line"><a id="l00910" name="l00910"></a><span class="lineno"><a class="line" href="processor_8h.html#a2194a2f5a51cfbeca1493ca7dfa781e4">  910</a></span><span class="preprocessor">#define PVR_405GP_RB 0x40110040</span></div>
<div class="line"><a id="l00911" name="l00911"></a><span class="lineno"><a class="line" href="processor_8h.html#a4c7124801ce18a8fddcf4d4ebd18abde">  911</a></span><span class="preprocessor">#define PVR_405GP_RC 0x40110082</span></div>
<div class="line"><a id="l00912" name="l00912"></a><span class="lineno"><a class="line" href="processor_8h.html#abc13b60d4613f252ce7a1f927ab7acb0">  912</a></span><span class="preprocessor">#define PVR_405GP_RD 0x401100C4</span></div>
<div class="line"><a id="l00913" name="l00913"></a><span class="lineno"><a class="line" href="processor_8h.html#a223c95461c08da2931a7e8c1c9eb4e79">  913</a></span><span class="preprocessor">#define PVR_405GP_RE 0x40110145 </span><span class="comment">/* same as pc405cr rev c */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00914" name="l00914"></a><span class="lineno"><a class="line" href="processor_8h.html#a6cbf9e3831f0e547295ef44406945eb1">  914</a></span><span class="preprocessor">#define PVR_405EP_RA 0x51210950</span></div>
<div class="line"><a id="l00915" name="l00915"></a><span class="lineno"><a class="line" href="processor_8h.html#abc65a0bccda0aadcf3aab374bf091444">  915</a></span><span class="preprocessor">#define PVR_405GPR_RB 0x50910951</span></div>
<div class="line"><a id="l00916" name="l00916"></a><span class="lineno"><a class="line" href="processor_8h.html#af9c3b16142a411ff60872c47bac7c60c">  916</a></span><span class="preprocessor">#define PVR_405EZ_RA 0x41511460</span></div>
<div class="line"><a id="l00917" name="l00917"></a><span class="lineno"><a class="line" href="processor_8h.html#ab0eb4b16e28f56cf9c26f5f79657afae">  917</a></span><span class="preprocessor">#define PVR_405EXR2_RA 0x12911471 </span><span class="comment">/* 405EXr rev A/B without Security */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00918" name="l00918"></a><span class="lineno"><a class="line" href="processor_8h.html#a94a540e6957c84cdcf6ee1e7ea2935d0">  918</a></span><span class="preprocessor">#define PVR_405EX1_RA 0x12911477  </span><span class="comment">/* 405EX rev A/B with Security */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00919" name="l00919"></a><span class="lineno"><a class="line" href="processor_8h.html#a2230babfe3d67eaf2e57db0e66290241">  919</a></span><span class="preprocessor">#define PVR_405EXR1_RC 0x1291147B </span><span class="comment">/* 405EXr rev C with Security */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00920" name="l00920"></a><span class="lineno"><a class="line" href="processor_8h.html#a40a13852c70aa1a2ba60991814f4ef46">  920</a></span><span class="preprocessor">#define PVR_405EXR2_RC 0x12911479 </span><span class="comment">/* 405EXr rev C without Security */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00921" name="l00921"></a><span class="lineno"><a class="line" href="processor_8h.html#acd18a34c8bcef49cefd50ca84b8c6537">  921</a></span><span class="preprocessor">#define PVR_405EX1_RC 0x1291147F  </span><span class="comment">/* 405EX rev C with Security */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00922" name="l00922"></a><span class="lineno"><a class="line" href="processor_8h.html#a659c5ea0b6b95d132022c7272a96128d">  922</a></span><span class="preprocessor">#define PVR_405EX2_RC 0x1291147D  </span><span class="comment">/* 405EX rev C without Security */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00923" name="l00923"></a><span class="lineno"><a class="line" href="processor_8h.html#aab7df92ceabfd92cde83f219767d6b5a">  923</a></span><span class="preprocessor">#define PVR_405EXR1_RD 0x12911472 </span><span class="comment">/* 405EXr rev D with Security */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00924" name="l00924"></a><span class="lineno"><a class="line" href="processor_8h.html#a8f035efa36dc1ab2a1853ef209a52811">  924</a></span><span class="preprocessor">#define PVR_405EXR2_RD 0x12911470 </span><span class="comment">/* 405EXr rev D without Security */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00925" name="l00925"></a><span class="lineno"><a class="line" href="processor_8h.html#a30620d9b8e07115f29e93bae3406eccc">  925</a></span><span class="preprocessor">#define PVR_405EX1_RD 0x12911475  </span><span class="comment">/* 405EX rev D with Security */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00926" name="l00926"></a><span class="lineno"><a class="line" href="processor_8h.html#a986f969a2d7d0b16cf9614576cd1891f">  926</a></span><span class="preprocessor">#define PVR_405EX2_RD 0x12911473  </span><span class="comment">/* 405EX rev D without Security */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00927" name="l00927"></a><span class="lineno"><a class="line" href="processor_8h.html#affc93868f963e9e64e5aa0af5588f773">  927</a></span><span class="preprocessor">#define PVR_440GP_RB 0x40120440</span></div>
<div class="line"><a id="l00928" name="l00928"></a><span class="lineno"><a class="line" href="processor_8h.html#a879d455a0b3c0edbdd70467551b87271">  928</a></span><span class="preprocessor">#define PVR_440GP_RC 0x40120481</span></div>
<div class="line"><a id="l00929" name="l00929"></a><span class="lineno"><a class="line" href="processor_8h.html#ad7ed846b4663d3c43da2d7bcc25cde87">  929</a></span><span class="preprocessor">#define PVR_440EP_RA 0x42221850</span></div>
<div class="line"><a id="l00930" name="l00930"></a><span class="lineno"><a class="line" href="processor_8h.html#a2c99a8dd30f7a7329dd578b8baae04f0">  930</a></span><span class="preprocessor">#define PVR_440EP_RB 0x422218D3   </span><span class="comment">/* 440EP rev B and 440GR rev A have same PVR */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00931" name="l00931"></a><span class="lineno"><a class="line" href="processor_8h.html#a8bc923dd187b11c6d6097a5756d6148b">  931</a></span><span class="preprocessor">#define PVR_440EP_RC 0x422218D4   </span><span class="comment">/* 440EP rev C and 440GR rev B have same PVR */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00932" name="l00932"></a><span class="lineno"><a class="line" href="processor_8h.html#abd861fff9212c949d3b91998d9e893f7">  932</a></span><span class="preprocessor">#define PVR_440GR_RA 0x422218D3   </span><span class="comment">/* 440EP rev B and 440GR rev A have same PVR */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00933" name="l00933"></a><span class="lineno"><a class="line" href="processor_8h.html#af7651aabd375af983591c13bbd521c47">  933</a></span><span class="preprocessor">#define PVR_440GR_RB 0x422218D4   </span><span class="comment">/* 440EP rev C and 440GR rev B have same PVR */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00934" name="l00934"></a><span class="lineno"><a class="line" href="processor_8h.html#a650c9eb8bf54c8961def4a602f0255a1">  934</a></span><span class="preprocessor">#define PVR_440EPX1_RA 0x216218D0 </span><span class="comment">/* 440EPX rev A with Security / Kasumi */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00935" name="l00935"></a><span class="lineno"><a class="line" href="processor_8h.html#af8f328cf2003961f054ce4f44b6cdb06">  935</a></span><span class="preprocessor">#define PVR_440EPX2_RA 0x216218D4 </span><span class="comment">/* 440EPX rev A without Security / Kasumi */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00936" name="l00936"></a><span class="lineno"><a class="line" href="processor_8h.html#a1bf6747b137531ccf82768cde4412cd4">  936</a></span><span class="preprocessor">#define PVR_440GRX1_RA 0x216218D0 </span><span class="comment">/* 440GRX rev A with Security / Kasumi */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00937" name="l00937"></a><span class="lineno"><a class="line" href="processor_8h.html#a1a9f1d416f24c91ed0294e910c1f017a">  937</a></span><span class="preprocessor">#define PVR_440GRX2_RA 0x216218D4 </span><span class="comment">/* 440GRX rev A without Security / Kasumi */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00938" name="l00938"></a><span class="lineno"><a class="line" href="processor_8h.html#a7ec190ae8efa802c0330d3d99c2613e0">  938</a></span><span class="preprocessor">#define PVR_440GX_RA 0x51B21850</span></div>
<div class="line"><a id="l00939" name="l00939"></a><span class="lineno"><a class="line" href="processor_8h.html#a3e6d05757b86e2189095732aaab31825">  939</a></span><span class="preprocessor">#define PVR_440GX_RB 0x51B21851</span></div>
<div class="line"><a id="l00940" name="l00940"></a><span class="lineno"><a class="line" href="processor_8h.html#a2438d4a01f320992eb92317f32f66506">  940</a></span><span class="preprocessor">#define PVR_440GX_RC 0x51B21892</span></div>
<div class="line"><a id="l00941" name="l00941"></a><span class="lineno"><a class="line" href="processor_8h.html#adb99cc013495fb32d1fc492defc643e2">  941</a></span><span class="preprocessor">#define PVR_440GX_RF 0x51B21894</span></div>
<div class="line"><a id="l00942" name="l00942"></a><span class="lineno"><a class="line" href="processor_8h.html#a9d1e73b7fdf02c2df6067c41ebe5ce64">  942</a></span><span class="preprocessor">#define PVR_405EP_RB 0x51210950</span></div>
<div class="line"><a id="l00943" name="l00943"></a><span class="lineno"><a class="line" href="processor_8h.html#a0a0ba426d389c03622251ed0bf5a214b">  943</a></span><span class="preprocessor">#define PVR_440SP_6_RAB 0x53221850 </span><span class="comment">/* 440SP rev A&amp;B with RAID 6 support enabled */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00944" name="l00944"></a><span class="lineno"><a class="line" href="processor_8h.html#a3d858c6e300412c76998a2e4ff2267a5">  944</a></span><span class="preprocessor">#define PVR_440SP_RAB 0x53321850   </span><span class="comment">/* 440SP rev A&amp;B without RAID 6 support  */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00945" name="l00945"></a><span class="lineno"><a class="line" href="processor_8h.html#a45efad7004794c38afeaa22ccac104f1">  945</a></span><span class="preprocessor">#define PVR_440SP_6_RC 0x53221891  </span><span class="comment">/* 440SP rev C with RAID 6 support enabled   */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00946" name="l00946"></a><span class="lineno"><a class="line" href="processor_8h.html#a1d80c12f154eb71fa25b52402daf2242">  946</a></span><span class="preprocessor">#define PVR_440SP_RC 0x53321891    </span><span class="comment">/* 440SP rev C without RAID 6 support    */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00947" name="l00947"></a><span class="lineno"><a class="line" href="processor_8h.html#a1938fc6d5ed218374895f9aeef910ba1">  947</a></span><span class="preprocessor">#define PVR_440SPe_6_RA 0x53421890 </span><span class="comment">/* 440SPe rev A with RAID 6 support enabled  */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00948" name="l00948"></a><span class="lineno"><a class="line" href="processor_8h.html#a1acd8a3c50d5d41670feba328e10e5c1">  948</a></span><span class="preprocessor">#define PVR_440SPe_RA 0x53521890   </span><span class="comment">/* 440SPe rev A without RAID 6 support   */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00949" name="l00949"></a><span class="lineno"><a class="line" href="processor_8h.html#a2c4cbbda93e94b9f18ca9bc1b8b92d02">  949</a></span><span class="preprocessor">#define PVR_440SPe_6_RB 0x53421891 </span><span class="comment">/* 440SPe rev B with RAID 6 support enabled  */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00950" name="l00950"></a><span class="lineno"><a class="line" href="processor_8h.html#af6890610b81fdf40cce13d973bfefdad">  950</a></span><span class="preprocessor">#define PVR_440SPe_RB 0x53521891   </span><span class="comment">/* 440SPe rev B without RAID 6 support   */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00951" name="l00951"></a><span class="lineno"><a class="line" href="processor_8h.html#a31763bfc8913e1bc5e87324a166c3e11">  951</a></span><span class="preprocessor">#define PVR_460EX_SE_RA 0x130218A2 </span><span class="comment">/* 460EX rev A with Security Engine    */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00952" name="l00952"></a><span class="lineno"><a class="line" href="processor_8h.html#adacb1118348ac7adac9e9034a7b003bb">  952</a></span><span class="preprocessor">#define PVR_460EX_RA 0x130218A3    </span><span class="comment">/* 460EX rev A without Security Engine */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00953" name="l00953"></a><span class="lineno"><a class="line" href="processor_8h.html#a992eb0ad1a83cb078d9a47eeda4bcfd6">  953</a></span><span class="preprocessor">#define PVR_460EX_RB 0x130218A4    </span><span class="comment">/* 460EX rev B with and without Sec Eng*/</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00954" name="l00954"></a><span class="lineno"><a class="line" href="processor_8h.html#aa53b2308e639f5724c656e1972d72fa5">  954</a></span><span class="preprocessor">#define PVR_460GT_SE_RA 0x130218A0 </span><span class="comment">/* 460GT rev A with Security Engine    */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00955" name="l00955"></a><span class="lineno"><a class="line" href="processor_8h.html#a0e5130761a6ef5527fa55b895265af7f">  955</a></span><span class="preprocessor">#define PVR_460GT_RA 0x130218A1    </span><span class="comment">/* 460GT rev A without Security Engine */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00956" name="l00956"></a><span class="lineno"><a class="line" href="processor_8h.html#ac8d16db2dd3f5eb2956ef5e474e04247">  956</a></span><span class="preprocessor">#define PVR_460GT_RB 0x130218A5    </span><span class="comment">/* 460GT rev B with and without Sec Eng*/</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00957" name="l00957"></a><span class="lineno"><a class="line" href="processor_8h.html#ac8c01ccd4e11dd15aa1710ee72569770">  957</a></span><span class="preprocessor">#define PVR_460SX_RA 0x13541800    </span><span class="comment">/* 460SX rev A                   */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00958" name="l00958"></a><span class="lineno"><a class="line" href="processor_8h.html#a33ee899f6dd3ec7f2266a273c6a27c19">  958</a></span><span class="preprocessor">#define PVR_460SX_RA_V1 0x13541801 </span><span class="comment">/* 460SX rev A Variant 1 Security disabled */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00959" name="l00959"></a><span class="lineno"><a class="line" href="processor_8h.html#a840b33fd5538f524025886ffeb98fb29">  959</a></span><span class="preprocessor">#define PVR_460GX_RA 0x13541802    </span><span class="comment">/* 460GX rev A                   */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00960" name="l00960"></a><span class="lineno"><a class="line" href="processor_8h.html#ad18925adb6aaca01fbf0457226c4c890">  960</a></span><span class="preprocessor">#define PVR_460GX_RA_V1 0x13541803 </span><span class="comment">/* 460GX rev A Variant 1 Security disabled */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00961" name="l00961"></a><span class="lineno"><a class="line" href="processor_8h.html#a41113e25ae16401dbc874e19445c44d4">  961</a></span><span class="preprocessor">#define PVR_APM821XX_RA 0x12C41C80 </span><span class="comment">/* APM821XX rev A */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00962" name="l00962"></a><span class="lineno"><a class="line" href="processor_8h.html#a72d48f88ef715fc40e7096a8b5d328d1">  962</a></span><span class="preprocessor">#define PVR_601 0x00010000</span></div>
<div class="line"><a id="l00963" name="l00963"></a><span class="lineno"><a class="line" href="processor_8h.html#a48814a3c4faeaa610a3dba965b7ae2dc">  963</a></span><span class="preprocessor">#define PVR_602 0x00050000</span></div>
<div class="line"><a id="l00964" name="l00964"></a><span class="lineno"><a class="line" href="processor_8h.html#a8a1b455ed64ce2fc2f543613739d1164">  964</a></span><span class="preprocessor">#define PVR_603 0x00030000</span></div>
<div class="line"><a id="l00965" name="l00965"></a><span class="lineno"><a class="line" href="processor_8h.html#ab8fcee5daa0759041ea25cf35cd5fd3e">  965</a></span><span class="preprocessor">#define PVR_603e 0x00060000</span></div>
<div class="line"><a id="l00966" name="l00966"></a><span class="lineno"><a class="line" href="processor_8h.html#a238eb84febad062a05246619d0828b79">  966</a></span><span class="preprocessor">#define PVR_603ev 0x00070000</span></div>
<div class="line"><a id="l00967" name="l00967"></a><span class="lineno"><a class="line" href="processor_8h.html#a06e8b3ca1786472c76fb1694ebe08a44">  967</a></span><span class="preprocessor">#define PVR_603r 0x00071000</span></div>
<div class="line"><a id="l00968" name="l00968"></a><span class="lineno"><a class="line" href="processor_8h.html#aae86b6971451de0e1c497da2a183efb4">  968</a></span><span class="preprocessor">#define PVR_604 0x00040000</span></div>
<div class="line"><a id="l00969" name="l00969"></a><span class="lineno"><a class="line" href="processor_8h.html#a208176113d3677f0928805fa3ae224a3">  969</a></span><span class="preprocessor">#define PVR_604e 0x00090000</span></div>
<div class="line"><a id="l00970" name="l00970"></a><span class="lineno"><a class="line" href="processor_8h.html#a2ba3590492c3a6c08beb6fcea1a39566">  970</a></span><span class="preprocessor">#define PVR_604r 0x000A0000</span></div>
<div class="line"><a id="l00971" name="l00971"></a><span class="lineno"><a class="line" href="processor_8h.html#a11a07c567452898f127f08b53f01e8e4">  971</a></span><span class="preprocessor">#define PVR_620 0x00140000</span></div>
<div class="line"><a id="l00972" name="l00972"></a><span class="lineno"><a class="line" href="processor_8h.html#a31608b0ee1358008faff9019cbfe9488">  972</a></span><span class="preprocessor">#define PVR_740 0x00080000</span></div>
<div class="line"><a id="l00973" name="l00973"></a><span class="lineno"><a class="line" href="processor_8h.html#a8fdc812b4ff651c2037c90da6986dc51">  973</a></span><span class="preprocessor">#define PVR_750 PVR_740</span></div>
<div class="line"><a id="l00974" name="l00974"></a><span class="lineno"><a class="line" href="processor_8h.html#a1e7a758343089dc8ad4e7310ad5be8d3">  974</a></span><span class="preprocessor">#define PVR_740P 0x10080000</span></div>
<div class="line"><a id="l00975" name="l00975"></a><span class="lineno"><a class="line" href="processor_8h.html#a835dccf8eeca84c20b6370f808869015">  975</a></span><span class="preprocessor">#define PVR_750P PVR_740P</span></div>
<div class="line"><a id="l00976" name="l00976"></a><span class="lineno"><a class="line" href="processor_8h.html#a58419ff8b81a88c66ac1d16887a6332d">  976</a></span><span class="preprocessor">#define PVR_7400 0x000C0000</span></div>
<div class="line"><a id="l00977" name="l00977"></a><span class="lineno"><a class="line" href="processor_8h.html#ac2a738e0e345935f9713b80e4ea9e6c8">  977</a></span><span class="preprocessor">#define PVR_7410 0x800C0000</span></div>
<div class="line"><a id="l00978" name="l00978"></a><span class="lineno"><a class="line" href="processor_8h.html#a948de4692b6af51506131ecdf7f5af31">  978</a></span><span class="preprocessor">#define PVR_7450 0x80000000</span></div>
<div class="line"><a id="l00979" name="l00979"></a><span class="lineno">  979</span> </div>
<div class="line"><a id="l00980" name="l00980"></a><span class="lineno"><a class="line" href="processor_8h.html#adb4c6ded6465781e69ba577c59f770a5">  980</a></span><span class="preprocessor">#define PVR_85xx 0x80200000</span></div>
<div class="line"><a id="l00981" name="l00981"></a><span class="lineno"><a class="line" href="processor_8h.html#a01efd321559a2c1a1b5457e546fe05a1">  981</a></span><span class="preprocessor">#define PVR_85xx_REV1 (PVR_85xx | 0x0010)</span></div>
<div class="line"><a id="l00982" name="l00982"></a><span class="lineno"><a class="line" href="processor_8h.html#a92c57591a101c8577f1586018a074e29">  982</a></span><span class="preprocessor">#define PVR_85xx_REV2 (PVR_85xx | 0x0020)</span></div>
<div class="line"><a id="l00983" name="l00983"></a><span class="lineno"><a class="line" href="processor_8h.html#af85a3e38ac6cbd976ed5b05ca06b9b5c">  983</a></span><span class="preprocessor">#define PVR_VER_E500_V1 0x8020</span></div>
<div class="line"><a id="l00984" name="l00984"></a><span class="lineno"><a class="line" href="processor_8h.html#abadf940052ab1cbd50eddf5dc1f071e9">  984</a></span><span class="preprocessor">#define PVR_VER_E500_V2 0x8021</span></div>
<div class="line"><a id="l00985" name="l00985"></a><span class="lineno"><a class="line" href="processor_8h.html#a0e6152a7b5bdfdeeeeac175ae95f1f7b">  985</a></span><span class="preprocessor">#define PVR_VER_E500MC 0x8023</span></div>
<div class="line"><a id="l00986" name="l00986"></a><span class="lineno"><a class="line" href="processor_8h.html#a64ac289f44acf80c35e3cbcfe7783e63">  986</a></span><span class="preprocessor">#define PVR_VER_E5500 0x8024</span></div>
<div class="line"><a id="l00987" name="l00987"></a><span class="lineno"><a class="line" href="processor_8h.html#a69ce348e7afed2493e4095f6c7117c0f">  987</a></span><span class="preprocessor">#define PVR_VER_E6500 0x8040</span></div>
<div class="line"><a id="l00988" name="l00988"></a><span class="lineno">  988</span> </div>
<div class="line"><a id="l00989" name="l00989"></a><span class="lineno"><a class="line" href="processor_8h.html#a34dd9c1a2645d27631264034ee4483b0">  989</a></span><span class="preprocessor">#define PVR_86xx 0x80040000</span></div>
<div class="line"><a id="l00990" name="l00990"></a><span class="lineno">  990</span> </div>
<div class="line"><a id="l00991" name="l00991"></a><span class="lineno"><a class="line" href="processor_8h.html#a5f18777e7cd02deecf4937fd9bfe555d">  991</a></span><span class="preprocessor">#define PVR_VIRTEX5 0x7ff21912</span></div>
<div class="line"><a id="l00992" name="l00992"></a><span class="lineno">  992</span> </div>
<div class="line"><a id="l00993" name="l00993"></a><span class="lineno">  993</span><span class="comment">/*</span></div>
<div class="line"><a id="l00994" name="l00994"></a><span class="lineno">  994</span><span class="comment"> * For the 8xx processors, all of them report the same PVR family for</span></div>
<div class="line"><a id="l00995" name="l00995"></a><span class="lineno">  995</span><span class="comment"> * the PowerPC core. The various versions of these processors must be</span></div>
<div class="line"><a id="l00996" name="l00996"></a><span class="lineno">  996</span><span class="comment"> * differentiated by the version number in the Communication Processor</span></div>
<div class="line"><a id="l00997" name="l00997"></a><span class="lineno">  997</span><span class="comment"> * Module (CPM).</span></div>
<div class="line"><a id="l00998" name="l00998"></a><span class="lineno">  998</span><span class="comment"> */</span></div>
<div class="line"><a id="l00999" name="l00999"></a><span class="lineno"><a class="line" href="processor_8h.html#a0acfefb325c21c1a37cc9b408dea4f98">  999</a></span><span class="preprocessor">#define PVR_821 0x00500000</span></div>
<div class="line"><a id="l01000" name="l01000"></a><span class="lineno"><a class="line" href="processor_8h.html#ac5a8cbf4310a1cb76f9af49d6e77d04a"> 1000</a></span><span class="preprocessor">#define PVR_823 PVR_821</span></div>
<div class="line"><a id="l01001" name="l01001"></a><span class="lineno"><a class="line" href="processor_8h.html#a204903e5650ec754e2b1065ec345803a"> 1001</a></span><span class="preprocessor">#define PVR_850 PVR_821</span></div>
<div class="line"><a id="l01002" name="l01002"></a><span class="lineno"><a class="line" href="processor_8h.html#acc3660c6cd91a665c7765c6af6400f18"> 1002</a></span><span class="preprocessor">#define PVR_860 PVR_821</span></div>
<div class="line"><a id="l01003" name="l01003"></a><span class="lineno"> 1003</span><span class="preprocessor">#define PVR_7400 0x000C0000</span></div>
<div class="line"><a id="l01004" name="l01004"></a><span class="lineno"><a class="line" href="processor_8h.html#a535c97be0adb099a5896e41fe9207a90"> 1004</a></span><span class="preprocessor">#define PVR_8240 0x00810100</span></div>
<div class="line"><a id="l01005" name="l01005"></a><span class="lineno"> 1005</span> </div>
<div class="line"><a id="l01006" name="l01006"></a><span class="lineno"> 1006</span><span class="comment">/*</span></div>
<div class="line"><a id="l01007" name="l01007"></a><span class="lineno"> 1007</span><span class="comment"> * PowerQUICC II family processors report different PVR values depending</span></div>
<div class="line"><a id="l01008" name="l01008"></a><span class="lineno"> 1008</span><span class="comment"> * on silicon process (HiP3, HiP4, HiP7, etc.)</span></div>
<div class="line"><a id="l01009" name="l01009"></a><span class="lineno"> 1009</span><span class="comment"> */</span></div>
<div class="line"><a id="l01010" name="l01010"></a><span class="lineno"><a class="line" href="processor_8h.html#a42ba4d4f09348a1ac864e814eb051001"> 1010</a></span><span class="preprocessor">#define PVR_8260 PVR_8240</span></div>
<div class="line"><a id="l01011" name="l01011"></a><span class="lineno"><a class="line" href="processor_8h.html#ac467eb3df446eca476644b5d8f209a11"> 1011</a></span><span class="preprocessor">#define PVR_8260_HIP3 0x00810101</span></div>
<div class="line"><a id="l01012" name="l01012"></a><span class="lineno"><a class="line" href="processor_8h.html#a32779433f88134f6cc58ac8c7053b6ed"> 1012</a></span><span class="preprocessor">#define PVR_8260_HIP4 0x80811014</span></div>
<div class="line"><a id="l01013" name="l01013"></a><span class="lineno"><a class="line" href="processor_8h.html#adee1f90e03ccf82bcc132b3c52f43778"> 1013</a></span><span class="preprocessor">#define PVR_8260_HIP7 0x80822011</span></div>
<div class="line"><a id="l01014" name="l01014"></a><span class="lineno"><a class="line" href="processor_8h.html#aa02821e6b1fe379c048534d4bd1cc9b8"> 1014</a></span><span class="preprocessor">#define PVR_8260_HIP7R1 0x80822013</span></div>
<div class="line"><a id="l01015" name="l01015"></a><span class="lineno"><a class="line" href="processor_8h.html#a07a834112736f6d469d0383681c4c289"> 1015</a></span><span class="preprocessor">#define PVR_8260_HIP7RA 0x80822014</span></div>
<div class="line"><a id="l01016" name="l01016"></a><span class="lineno"> 1016</span> </div>
<div class="line"><a id="l01017" name="l01017"></a><span class="lineno"> 1017</span><span class="comment">/*</span></div>
<div class="line"><a id="l01018" name="l01018"></a><span class="lineno"> 1018</span><span class="comment"> * MPC 52xx</span></div>
<div class="line"><a id="l01019" name="l01019"></a><span class="lineno"> 1019</span><span class="comment"> */</span></div>
<div class="line"><a id="l01020" name="l01020"></a><span class="lineno"><a class="line" href="processor_8h.html#a052fbd34ecf14fea542e6e6cf25c38a9"> 1020</a></span><span class="preprocessor">#define PVR_5200 0x80822011</span></div>
<div class="line"><a id="l01021" name="l01021"></a><span class="lineno"><a class="line" href="processor_8h.html#a4c614fda223acaee9f4590def38b7c5e"> 1021</a></span><span class="preprocessor">#define PVR_5200B 0x80822014</span></div>
<div class="line"><a id="l01022" name="l01022"></a><span class="lineno"> 1022</span> </div>
<div class="line"><a id="l01023" name="l01023"></a><span class="lineno"> 1023</span><span class="comment">/*</span></div>
<div class="line"><a id="l01024" name="l01024"></a><span class="lineno"> 1024</span><span class="comment"> * 405EX/EXr CHIP_21 Errata</span></div>
<div class="line"><a id="l01025" name="l01025"></a><span class="lineno"> 1025</span><span class="comment"> */</span></div>
<div class="line"><a id="l01026" name="l01026"></a><span class="lineno"> 1026</span><span class="preprocessor">#ifdef CONFIG_NB_4xx_CHIP_21_405EX_SECURITY</span></div>
<div class="line"><a id="l01027" name="l01027"></a><span class="lineno"> 1027</span><span class="preprocessor">#define CONFIG_NB_4xx_CHIP_21_ERRATA</span></div>
<div class="line"><a id="l01028" name="l01028"></a><span class="lineno"> 1028</span><span class="preprocessor">#define CONFIG_405EX_CHIP21_PVR_REV_C PVR_405EX1_RC</span></div>
<div class="line"><a id="l01029" name="l01029"></a><span class="lineno"> 1029</span><span class="preprocessor">#define CONFIG_405EX_CHIP21_PVR_REV_D PVR_405EX1_RD</span></div>
<div class="line"><a id="l01030" name="l01030"></a><span class="lineno"> 1030</span><span class="preprocessor">#define CONFIG_405EX_CHIP21_ECID3_REV_D 0x0</span></div>
<div class="line"><a id="l01031" name="l01031"></a><span class="lineno"> 1031</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l01032" name="l01032"></a><span class="lineno"> 1032</span> </div>
<div class="line"><a id="l01033" name="l01033"></a><span class="lineno"> 1033</span><span class="preprocessor">#ifdef CONFIG_NB_4xx_CHIP_21_405EX_NO_SECURITY</span></div>
<div class="line"><a id="l01034" name="l01034"></a><span class="lineno"> 1034</span><span class="preprocessor">#define CONFIG_NB_4xx_CHIP_21_ERRATA</span></div>
<div class="line"><a id="l01035" name="l01035"></a><span class="lineno"> 1035</span><span class="preprocessor">#define CONFIG_405EX_CHIP21_PVR_REV_C PVR_405EX2_RC</span></div>
<div class="line"><a id="l01036" name="l01036"></a><span class="lineno"> 1036</span><span class="preprocessor">#define CONFIG_405EX_CHIP21_PVR_REV_D PVR_405EX2_RD</span></div>
<div class="line"><a id="l01037" name="l01037"></a><span class="lineno"> 1037</span><span class="preprocessor">#define CONFIG_405EX_CHIP21_ECID3_REV_D 0x1</span></div>
<div class="line"><a id="l01038" name="l01038"></a><span class="lineno"> 1038</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l01039" name="l01039"></a><span class="lineno"> 1039</span> </div>
<div class="line"><a id="l01040" name="l01040"></a><span class="lineno"> 1040</span><span class="preprocessor">#ifdef CONFIG_NB_4xx_CHIP_21_405EXr_SECURITY</span></div>
<div class="line"><a id="l01041" name="l01041"></a><span class="lineno"> 1041</span><span class="preprocessor">#define CONFIG_NB_4xx_CHIP_21_ERRATA</span></div>
<div class="line"><a id="l01042" name="l01042"></a><span class="lineno"> 1042</span><span class="preprocessor">#define CONFIG_405EX_CHIP21_PVR_REV_C PVR_405EXR1_RC</span></div>
<div class="line"><a id="l01043" name="l01043"></a><span class="lineno"> 1043</span><span class="preprocessor">#define CONFIG_405EX_CHIP21_PVR_REV_D PVR_405EXR1_RD</span></div>
<div class="line"><a id="l01044" name="l01044"></a><span class="lineno"> 1044</span><span class="preprocessor">#define CONFIG_405EX_CHIP21_ECID3_REV_D 0x2</span></div>
<div class="line"><a id="l01045" name="l01045"></a><span class="lineno"> 1045</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l01046" name="l01046"></a><span class="lineno"> 1046</span> </div>
<div class="line"><a id="l01047" name="l01047"></a><span class="lineno"> 1047</span><span class="preprocessor">#ifdef CONFIG_NB_4xx_CHIP_21_405EXr_NO_SECURITY</span></div>
<div class="line"><a id="l01048" name="l01048"></a><span class="lineno"> 1048</span><span class="preprocessor">#define CONFIG_NB_4xx_CHIP_21_ERRATA</span></div>
<div class="line"><a id="l01049" name="l01049"></a><span class="lineno"> 1049</span><span class="preprocessor">#define CONFIG_405EX_CHIP21_PVR_REV_C PVR_405EXR2_RC</span></div>
<div class="line"><a id="l01050" name="l01050"></a><span class="lineno"> 1050</span><span class="preprocessor">#define CONFIG_405EX_CHIP21_PVR_REV_D PVR_405EXR2_RD</span></div>
<div class="line"><a id="l01051" name="l01051"></a><span class="lineno"> 1051</span><span class="preprocessor">#define CONFIG_405EX_CHIP21_ECID3_REV_D 0x3</span></div>
<div class="line"><a id="l01052" name="l01052"></a><span class="lineno"> 1052</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l01053" name="l01053"></a><span class="lineno"> 1053</span> </div>
<div class="line"><a id="l01054" name="l01054"></a><span class="lineno"> 1054</span><span class="comment">/*</span></div>
<div class="line"><a id="l01055" name="l01055"></a><span class="lineno"> 1055</span><span class="comment"> * System Version Register</span></div>
<div class="line"><a id="l01056" name="l01056"></a><span class="lineno"> 1056</span><span class="comment"> */</span></div>
<div class="line"><a id="l01057" name="l01057"></a><span class="lineno"> 1057</span> </div>
<div class="line"><a id="l01058" name="l01058"></a><span class="lineno"> 1058</span><span class="comment">/* System Version Register (SVR) field extraction */</span></div>
<div class="line"><a id="l01059" name="l01059"></a><span class="lineno"> 1059</span> </div>
<div class="line"><a id="l01060" name="l01060"></a><span class="lineno"><a class="line" href="processor_8h.html#a36f24424a0a9bab4ac6ba76293b9e601"> 1060</a></span><span class="preprocessor">#define SVR_SUBVER(svr) (((svr) &gt;&gt; 8) &amp; 0xFF) </span><span class="comment">/* Process/MFG sub-version */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01061" name="l01061"></a><span class="lineno"> 1061</span> </div>
<div class="line"><a id="l01062" name="l01062"></a><span class="lineno"><a class="line" href="processor_8h.html#a66e3fbfc646dcaedc46cea6757cfc256"> 1062</a></span><span class="preprocessor">#define SVR_FAM(svr) (((svr) &gt;&gt; 20) &amp; 0xFFF) </span><span class="comment">/* Family field */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01063" name="l01063"></a><span class="lineno"><a class="line" href="processor_8h.html#a3629f8376f7286411f15baa9733b84c1"> 1063</a></span><span class="preprocessor">#define SVR_MEM(svr) (((svr) &gt;&gt; 16) &amp; 0xF)   </span><span class="comment">/* Member field */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01064" name="l01064"></a><span class="lineno"> 1064</span> </div>
<div class="line"><a id="l01065" name="l01065"></a><span class="lineno"> 1065</span><span class="preprocessor">#ifdef CONFIG_MPC8536</span></div>
<div class="line"><a id="l01066" name="l01066"></a><span class="lineno"> 1066</span><span class="preprocessor">#define SVR_MAJ(svr) (((svr) &gt;&gt; 4) &amp; 0x7) </span><span class="comment">/* Major revision field*/</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01067" name="l01067"></a><span class="lineno"> 1067</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l01068" name="l01068"></a><span class="lineno"><a class="line" href="processor_8h.html#ab77d3932115e633f39dbeadcd8d4b4d8"> 1068</a></span><span class="preprocessor">#define SVR_MAJ(svr) (((svr) &gt;&gt; 4) &amp; 0xF) </span><span class="comment">/* Major revision field*/</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01069" name="l01069"></a><span class="lineno"> 1069</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l01070" name="l01070"></a><span class="lineno"><a class="line" href="processor_8h.html#adb5596f839b472c19853f2545b593cbc"> 1070</a></span><span class="preprocessor">#define SVR_MIN(svr) (((svr) &gt;&gt; 0) &amp; 0xF) </span><span class="comment">/* Minor revision field*/</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01071" name="l01071"></a><span class="lineno"> 1071</span> </div>
<div class="line"><a id="l01072" name="l01072"></a><span class="lineno"> 1072</span><span class="comment">/* Some parts define SVR[0:23] as the SOC version */</span></div>
<div class="line"><a id="l01073" name="l01073"></a><span class="lineno"><a class="line" href="processor_8h.html#a67b1c45d9eaef2919fdfcb6d51196291"> 1073</a></span><span class="preprocessor">#define SVR_SOC_VER(svr) (((svr) &gt;&gt; 8) &amp; 0xFFF7FF) </span><span class="comment">/* SOC w/o E bit*/</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01074" name="l01074"></a><span class="lineno"> 1074</span> </div>
<div class="line"><a id="l01075" name="l01075"></a><span class="lineno"> 1075</span><span class="comment">/* whether MPC8xxxE (i.e. has SEC) */</span></div>
<div class="line"><a id="l01076" name="l01076"></a><span class="lineno"> 1076</span><span class="preprocessor">#if defined(CONFIG_MPC85xx)</span></div>
<div class="line"><a id="l01077" name="l01077"></a><span class="lineno"> 1077</span><span class="preprocessor">#define IS_E_PROCESSOR(svr) (svr &amp; 0x80000)</span></div>
<div class="line"><a id="l01078" name="l01078"></a><span class="lineno"> 1078</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l01079" name="l01079"></a><span class="lineno"> 1079</span><span class="preprocessor">#if defined(CONFIG_MPC83xx)</span></div>
<div class="line"><a id="l01080" name="l01080"></a><span class="lineno"> 1080</span><span class="preprocessor">#define IS_E_PROCESSOR(spridr) (!(spridr &amp; 0x00010000))</span></div>
<div class="line"><a id="l01081" name="l01081"></a><span class="lineno"> 1081</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l01082" name="l01082"></a><span class="lineno"> 1082</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l01083" name="l01083"></a><span class="lineno"> 1083</span> </div>
<div class="line"><a id="l01084" name="l01084"></a><span class="lineno"><a class="line" href="processor_8h.html#afb9d270b6117a0ff2fc437adf34c4e33"> 1084</a></span><span class="preprocessor">#define IS_SVR_REV(svr, maj, min) ((SVR_MAJ(svr) == maj) &amp;&amp; (SVR_MIN(svr) == min))</span></div>
<div class="line"><a id="l01085" name="l01085"></a><span class="lineno"> 1085</span> </div>
<div class="line"><a id="l01086" name="l01086"></a><span class="lineno"> 1086</span><span class="comment">/*</span></div>
<div class="line"><a id="l01087" name="l01087"></a><span class="lineno"> 1087</span><span class="comment"> * SVR_SOC_VER() Version Values</span></div>
<div class="line"><a id="l01088" name="l01088"></a><span class="lineno"> 1088</span><span class="comment"> */</span></div>
<div class="line"><a id="l01089" name="l01089"></a><span class="lineno"> 1089</span> </div>
<div class="line"><a id="l01090" name="l01090"></a><span class="lineno"><a class="line" href="processor_8h.html#af6d79e2648c4caf41fc0a951506caf44"> 1090</a></span><span class="preprocessor">#define SVR_8533 0x803400</span></div>
<div class="line"><a id="l01091" name="l01091"></a><span class="lineno"><a class="line" href="processor_8h.html#a5e94fb0eb54ce150d4c9e1906a6c2ae6"> 1091</a></span><span class="preprocessor">#define SVR_8535 0x803701</span></div>
<div class="line"><a id="l01092" name="l01092"></a><span class="lineno"><a class="line" href="processor_8h.html#a65e979ba8a60d3ac243143211b3edd22"> 1092</a></span><span class="preprocessor">#define SVR_8536 0x803700</span></div>
<div class="line"><a id="l01093" name="l01093"></a><span class="lineno"><a class="line" href="processor_8h.html#a6c5fb078d14b0a994034076c6c17caed"> 1093</a></span><span class="preprocessor">#define SVR_8540 0x803000</span></div>
<div class="line"><a id="l01094" name="l01094"></a><span class="lineno"><a class="line" href="processor_8h.html#aee8396d983b80d1f30913749739dd9ec"> 1094</a></span><span class="preprocessor">#define SVR_8541 0x807200</span></div>
<div class="line"><a id="l01095" name="l01095"></a><span class="lineno"><a class="line" href="processor_8h.html#a7090d379863f2828421bbc2e8980af73"> 1095</a></span><span class="preprocessor">#define SVR_8543 0x803200</span></div>
<div class="line"><a id="l01096" name="l01096"></a><span class="lineno"><a class="line" href="processor_8h.html#a36d98f364d370e5c355941b42915dc4b"> 1096</a></span><span class="preprocessor">#define SVR_8544 0x803401</span></div>
<div class="line"><a id="l01097" name="l01097"></a><span class="lineno"><a class="line" href="processor_8h.html#aaff14c44b3a4e8d07a306dd26a4b3bdc"> 1097</a></span><span class="preprocessor">#define SVR_8545 0x803102</span></div>
<div class="line"><a id="l01098" name="l01098"></a><span class="lineno"><a class="line" href="processor_8h.html#a5736bc9a3b245e28a98e442d3eca8f7f"> 1098</a></span><span class="preprocessor">#define SVR_8547 0x803101</span></div>
<div class="line"><a id="l01099" name="l01099"></a><span class="lineno"><a class="line" href="processor_8h.html#aa33e8fb0b4efc07b9cc7a4bb11fcbd45"> 1099</a></span><span class="preprocessor">#define SVR_8548 0x803100</span></div>
<div class="line"><a id="l01100" name="l01100"></a><span class="lineno"><a class="line" href="processor_8h.html#a7e173cd73bc7eb203466dc559caf5a03"> 1100</a></span><span class="preprocessor">#define SVR_8555 0x807100</span></div>
<div class="line"><a id="l01101" name="l01101"></a><span class="lineno"><a class="line" href="processor_8h.html#a4d35f8be4f9a46575967ffbd99573478"> 1101</a></span><span class="preprocessor">#define SVR_8560 0x807000</span></div>
<div class="line"><a id="l01102" name="l01102"></a><span class="lineno"><a class="line" href="processor_8h.html#a2e8682e02acda94065f734dd76596afd"> 1102</a></span><span class="preprocessor">#define SVR_8567 0x807501</span></div>
<div class="line"><a id="l01103" name="l01103"></a><span class="lineno"><a class="line" href="processor_8h.html#a6b8705241e022d3aeb9ee9be33ae93cb"> 1103</a></span><span class="preprocessor">#define SVR_8568 0x807500</span></div>
<div class="line"><a id="l01104" name="l01104"></a><span class="lineno"><a class="line" href="processor_8h.html#ac5db1b13dd6bcaafc103da2dfb57033b"> 1104</a></span><span class="preprocessor">#define SVR_8569 0x808000</span></div>
<div class="line"><a id="l01105" name="l01105"></a><span class="lineno"><a class="line" href="processor_8h.html#a83f42463bbd2e319c9c474ec254eb85b"> 1105</a></span><span class="preprocessor">#define SVR_8572 0x80E000</span></div>
<div class="line"><a id="l01106" name="l01106"></a><span class="lineno"><a class="line" href="processor_8h.html#a4d9219407ddf582dc86413848151cba2"> 1106</a></span><span class="preprocessor">#define SVR_P1010 0x80F100</span></div>
<div class="line"><a id="l01107" name="l01107"></a><span class="lineno"><a class="line" href="processor_8h.html#a52aae58b8212df015b210599c3913fc6"> 1107</a></span><span class="preprocessor">#define SVR_P1011 0x80E500</span></div>
<div class="line"><a id="l01108" name="l01108"></a><span class="lineno"><a class="line" href="processor_8h.html#a5bf1f495322379f50996e75e4586620f"> 1108</a></span><span class="preprocessor">#define SVR_P1012 0x80E501</span></div>
<div class="line"><a id="l01109" name="l01109"></a><span class="lineno"><a class="line" href="processor_8h.html#a2581986ecd8e1d3dbd4aa33ab4d019ab"> 1109</a></span><span class="preprocessor">#define SVR_P1013 0x80E700</span></div>
<div class="line"><a id="l01110" name="l01110"></a><span class="lineno"><a class="line" href="processor_8h.html#abe444d2bf3346e71338c586522c49b4b"> 1110</a></span><span class="preprocessor">#define SVR_P1014 0x80F101</span></div>
<div class="line"><a id="l01111" name="l01111"></a><span class="lineno"><a class="line" href="processor_8h.html#a07003f0e064ecca73397d1cfbf12d896"> 1111</a></span><span class="preprocessor">#define SVR_P1017 0x80F700</span></div>
<div class="line"><a id="l01112" name="l01112"></a><span class="lineno"><a class="line" href="processor_8h.html#a997974f51bb3d152493e466c13665d2a"> 1112</a></span><span class="preprocessor">#define SVR_P1020 0x80E400</span></div>
<div class="line"><a id="l01113" name="l01113"></a><span class="lineno"><a class="line" href="processor_8h.html#ab832c116c69c9887e9a69196427b939c"> 1113</a></span><span class="preprocessor">#define SVR_P1021 0x80E401</span></div>
<div class="line"><a id="l01114" name="l01114"></a><span class="lineno"><a class="line" href="processor_8h.html#a025859dfc5d98cd6447b1aad4c3de929"> 1114</a></span><span class="preprocessor">#define SVR_P1022 0x80E600</span></div>
<div class="line"><a id="l01115" name="l01115"></a><span class="lineno"><a class="line" href="processor_8h.html#a3e3410ec6e998df338c4def4378e68a6"> 1115</a></span><span class="preprocessor">#define SVR_P1023 0x80F600</span></div>
<div class="line"><a id="l01116" name="l01116"></a><span class="lineno"><a class="line" href="processor_8h.html#a08ac167b452f4d4cd3b8da589944ec65"> 1116</a></span><span class="preprocessor">#define SVR_P1024 0x80E402</span></div>
<div class="line"><a id="l01117" name="l01117"></a><span class="lineno"><a class="line" href="processor_8h.html#abd16b3a88f498bdb032569e2c8c5a0e9"> 1117</a></span><span class="preprocessor">#define SVR_P1025 0x80E403</span></div>
<div class="line"><a id="l01118" name="l01118"></a><span class="lineno"><a class="line" href="processor_8h.html#a08f599758b46488c67b39fc955543f17"> 1118</a></span><span class="preprocessor">#define SVR_P2010 0x80E300</span></div>
<div class="line"><a id="l01119" name="l01119"></a><span class="lineno"><a class="line" href="processor_8h.html#a40c593df972ca312670a16342d055897"> 1119</a></span><span class="preprocessor">#define SVR_P2020 0x80E200</span></div>
<div class="line"><a id="l01120" name="l01120"></a><span class="lineno"><a class="line" href="processor_8h.html#ac90ede6b20dddaa159e3f4360ab19b5e"> 1120</a></span><span class="preprocessor">#define SVR_P2040 0x821000</span></div>
<div class="line"><a id="l01121" name="l01121"></a><span class="lineno"><a class="line" href="processor_8h.html#a9c412c9837304493865d0d5acb046708"> 1121</a></span><span class="preprocessor">#define SVR_P2041 0x821001</span></div>
<div class="line"><a id="l01122" name="l01122"></a><span class="lineno"><a class="line" href="processor_8h.html#a0320ac302a84df478758f11e2e791e3f"> 1122</a></span><span class="preprocessor">#define SVR_P3041 0x821103</span></div>
<div class="line"><a id="l01123" name="l01123"></a><span class="lineno"><a class="line" href="processor_8h.html#a5546e5f5a72175be9868046a9e769646"> 1123</a></span><span class="preprocessor">#define SVR_P4040 0x820100</span></div>
<div class="line"><a id="l01124" name="l01124"></a><span class="lineno"><a class="line" href="processor_8h.html#acc77524ef0124ef04c6000d41ea5453c"> 1124</a></span><span class="preprocessor">#define SVR_P4080 0x820000</span></div>
<div class="line"><a id="l01125" name="l01125"></a><span class="lineno"><a class="line" href="processor_8h.html#aba7b4720dacfd0b7eebf3592db8e2f62"> 1125</a></span><span class="preprocessor">#define SVR_P5010 0x822100</span></div>
<div class="line"><a id="l01126" name="l01126"></a><span class="lineno"><a class="line" href="processor_8h.html#ab151ec041912f5da6802f148f7a00e3d"> 1126</a></span><span class="preprocessor">#define SVR_P5020 0x822000</span></div>
<div class="line"><a id="l01127" name="l01127"></a><span class="lineno"><a class="line" href="processor_8h.html#a614c8b413c459daa47f52bc6cba323ab"> 1127</a></span><span class="preprocessor">#define SVR_P5021 0X820500</span></div>
<div class="line"><a id="l01128" name="l01128"></a><span class="lineno"><a class="line" href="processor_8h.html#a214b272b17b33b2a97debe43eafb55e9"> 1128</a></span><span class="preprocessor">#define SVR_P5040 0x820400</span></div>
<div class="line"><a id="l01129" name="l01129"></a><span class="lineno"><a class="line" href="processor_8h.html#a7a96610be4ac869246364df798ed80a4"> 1129</a></span><span class="preprocessor">#define SVR_T4240 0x824000</span></div>
<div class="line"><a id="l01130" name="l01130"></a><span class="lineno"><a class="line" href="processor_8h.html#a7dd85095178548e074efeae9506fedf2"> 1130</a></span><span class="preprocessor">#define SVR_T4120 0x824001</span></div>
<div class="line"><a id="l01131" name="l01131"></a><span class="lineno"><a class="line" href="processor_8h.html#abbd20b8faea1b3190421b82fabd5e953"> 1131</a></span><span class="preprocessor">#define SVR_T4160 0x824100</span></div>
<div class="line"><a id="l01132" name="l01132"></a><span class="lineno"><a class="line" href="processor_8h.html#a957f23b36b0c09c18e0171f50852b7f3"> 1132</a></span><span class="preprocessor">#define SVR_T4080 0x824102</span></div>
<div class="line"><a id="l01133" name="l01133"></a><span class="lineno"><a class="line" href="processor_8h.html#a730237d4fd55b51cbe9ccec114871bcf"> 1133</a></span><span class="preprocessor">#define SVR_C291 0x850000</span></div>
<div class="line"><a id="l01134" name="l01134"></a><span class="lineno"><a class="line" href="processor_8h.html#ac4035d4beb434268d80fceeb3e6bede8"> 1134</a></span><span class="preprocessor">#define SVR_C292 0x850020</span></div>
<div class="line"><a id="l01135" name="l01135"></a><span class="lineno"><a class="line" href="processor_8h.html#adb72559fcafaefc9075cfa94c64648b3"> 1135</a></span><span class="preprocessor">#define SVR_C293 0x850030</span></div>
<div class="line"><a id="l01136" name="l01136"></a><span class="lineno"><a class="line" href="processor_8h.html#aa2778fe3ee3961a900ad4ef2d4eb9d88"> 1136</a></span><span class="preprocessor">#define SVR_B4860 0X868000</span></div>
<div class="line"><a id="l01137" name="l01137"></a><span class="lineno"><a class="line" href="processor_8h.html#a694984ed235b9c9afd5176849cd56cf5"> 1137</a></span><span class="preprocessor">#define SVR_G4860 0x868001</span></div>
<div class="line"><a id="l01138" name="l01138"></a><span class="lineno"><a class="line" href="processor_8h.html#a08460ca231af949ded257465be251edd"> 1138</a></span><span class="preprocessor">#define SVR_B4460 0x868003</span></div>
<div class="line"><a id="l01139" name="l01139"></a><span class="lineno"><a class="line" href="processor_8h.html#a83fe81fcfee7c947817af0d6db263518"> 1139</a></span><span class="preprocessor">#define SVR_B4440 0x868100</span></div>
<div class="line"><a id="l01140" name="l01140"></a><span class="lineno"><a class="line" href="processor_8h.html#a54e17660b1418f5d7b8f1ab71c6f584e"> 1140</a></span><span class="preprocessor">#define SVR_G4440 0x868101</span></div>
<div class="line"><a id="l01141" name="l01141"></a><span class="lineno"><a class="line" href="processor_8h.html#a7282f2d54e06fab794dd613f45575026"> 1141</a></span><span class="preprocessor">#define SVR_B4420 0x868102</span></div>
<div class="line"><a id="l01142" name="l01142"></a><span class="lineno"><a class="line" href="processor_8h.html#abe61a09722602a0c7c4045bfab3f91f8"> 1142</a></span><span class="preprocessor">#define SVR_B4220 0x868103</span></div>
<div class="line"><a id="l01143" name="l01143"></a><span class="lineno"><a class="line" href="processor_8h.html#a5462b707874bc85d02284759a5437720"> 1143</a></span><span class="preprocessor">#define SVR_T1040 0x852000</span></div>
<div class="line"><a id="l01144" name="l01144"></a><span class="lineno"><a class="line" href="processor_8h.html#ab882cd3f49dded91f6cb6aed8cd398a5"> 1144</a></span><span class="preprocessor">#define SVR_T1041 0x852001</span></div>
<div class="line"><a id="l01145" name="l01145"></a><span class="lineno"><a class="line" href="processor_8h.html#a06588d1b013b8beed566e2c81bf635d9"> 1145</a></span><span class="preprocessor">#define SVR_T1042 0x852002</span></div>
<div class="line"><a id="l01146" name="l01146"></a><span class="lineno"><a class="line" href="processor_8h.html#a1ab97a3150dc883409f5bf7371dd88e2"> 1146</a></span><span class="preprocessor">#define SVR_T1020 0x852100</span></div>
<div class="line"><a id="l01147" name="l01147"></a><span class="lineno"><a class="line" href="processor_8h.html#a80a9c0fb32abdfca359f37a8604826d1"> 1147</a></span><span class="preprocessor">#define SVR_T1021 0x852101</span></div>
<div class="line"><a id="l01148" name="l01148"></a><span class="lineno"><a class="line" href="processor_8h.html#afd87e7f5b19c2621ca9a6ffa9a71a7c1"> 1148</a></span><span class="preprocessor">#define SVR_T1022 0x852102</span></div>
<div class="line"><a id="l01149" name="l01149"></a><span class="lineno"><a class="line" href="processor_8h.html#ad32918dc19f89605838daa3450b21408"> 1149</a></span><span class="preprocessor">#define SVR_T1024 0x854000</span></div>
<div class="line"><a id="l01150" name="l01150"></a><span class="lineno"><a class="line" href="processor_8h.html#aa6922f2d90906420b8f96ba64bb475ba"> 1150</a></span><span class="preprocessor">#define SVR_T1023 0x854100</span></div>
<div class="line"><a id="l01151" name="l01151"></a><span class="lineno"><a class="line" href="processor_8h.html#ab485b9c215f27413cc5d9615c2ac045b"> 1151</a></span><span class="preprocessor">#define SVR_T1014 0x854400</span></div>
<div class="line"><a id="l01152" name="l01152"></a><span class="lineno"><a class="line" href="processor_8h.html#add85e9e5ba7d0e39b0d412af94a574b8"> 1152</a></span><span class="preprocessor">#define SVR_T1013 0x854500</span></div>
<div class="line"><a id="l01153" name="l01153"></a><span class="lineno"><a class="line" href="processor_8h.html#a3b95b9a34468b0477a98488cf78d914c"> 1153</a></span><span class="preprocessor">#define SVR_T2080 0x853000</span></div>
<div class="line"><a id="l01154" name="l01154"></a><span class="lineno"><a class="line" href="processor_8h.html#a9c75afb89143d4e1d91dd65181edbac0"> 1154</a></span><span class="preprocessor">#define SVR_T2081 0x853100</span></div>
<div class="line"><a id="l01155" name="l01155"></a><span class="lineno"> 1155</span> </div>
<div class="line"><a id="l01156" name="l01156"></a><span class="lineno"><a class="line" href="processor_8h.html#ac11fe2c2614ea5f8e72fdbc144d3d5e6"> 1156</a></span><span class="preprocessor">#define SVR_8610 0x80A000</span></div>
<div class="line"><a id="l01157" name="l01157"></a><span class="lineno"><a class="line" href="processor_8h.html#abe692eb399849d3ec3782c2c6c935228"> 1157</a></span><span class="preprocessor">#define SVR_8641 0x809000</span></div>
<div class="line"><a id="l01158" name="l01158"></a><span class="lineno"><a class="line" href="processor_8h.html#a4dedaa062d264bf7b982f90b139d6856"> 1158</a></span><span class="preprocessor">#define SVR_8641D 0x809001</span></div>
<div class="line"><a id="l01159" name="l01159"></a><span class="lineno"> 1159</span> </div>
<div class="line"><a id="l01160" name="l01160"></a><span class="lineno"><a class="line" href="processor_8h.html#ad0cdd6c2a1c72059fbb437adb67e45e0"> 1160</a></span><span class="preprocessor">#define SVR_9130 0x860001</span></div>
<div class="line"><a id="l01161" name="l01161"></a><span class="lineno"><a class="line" href="processor_8h.html#ab1086fa190b48a6216ec07624960da83"> 1161</a></span><span class="preprocessor">#define SVR_9131 0x860000</span></div>
<div class="line"><a id="l01162" name="l01162"></a><span class="lineno"><a class="line" href="processor_8h.html#a1ebecd667c0bff74366109efb9ea3fa6"> 1162</a></span><span class="preprocessor">#define SVR_9132 0x861000</span></div>
<div class="line"><a id="l01163" name="l01163"></a><span class="lineno"><a class="line" href="processor_8h.html#a5ef697e20ef70f8080f9a2ebcc1cb1f3"> 1163</a></span><span class="preprocessor">#define SVR_9232 0x861400</span></div>
<div class="line"><a id="l01164" name="l01164"></a><span class="lineno"> 1164</span> </div>
<div class="line"><a id="l01165" name="l01165"></a><span class="lineno"><a class="line" href="processor_8h.html#adcdee468253be349cce1c9d0c4ddb184"> 1165</a></span><span class="preprocessor">#define SVR_Unknown 0xFFFFFF</span></div>
<div class="line"><a id="l01166" name="l01166"></a><span class="lineno"> 1166</span> </div>
<div class="foldopen" id="foldopen01167" data-start="" data-end="">
<div class="line"><a id="l01167" name="l01167"></a><span class="lineno"><a class="line" href="processor_8h.html#a6bd2022631f7a55b8462f26de5b97eb1"> 1167</a></span><span class="preprocessor">#define _GLOBAL(n) \</span></div>
<div class="line"><a id="l01168" name="l01168"></a><span class="lineno"> 1168</span><span class="preprocessor">  .globl n;        \</span></div>
<div class="line"><a id="l01169" name="l01169"></a><span class="lineno"> 1169</span><span class="preprocessor">  n:</span></div>
</div>
<div class="line"><a id="l01170" name="l01170"></a><span class="lineno"> 1170</span> </div>
<div class="line"><a id="l01171" name="l01171"></a><span class="lineno"> 1171</span><span class="comment">/* Macros for setting and retrieving special purpose registers */</span></div>
<div class="line"><a id="l01172" name="l01172"></a><span class="lineno"> 1172</span> </div>
<div class="line"><a id="l01173" name="l01173"></a><span class="lineno"><a class="line" href="processor_8h.html#ad21edfbf3d91d1af380e8d842e35960f"> 1173</a></span><span class="preprocessor">#define stringify(s) tostring(s)</span></div>
<div class="line"><a id="l01174" name="l01174"></a><span class="lineno"><a class="line" href="processor_8h.html#a565022d47d34046aeaa8fa6785e1a217"> 1174</a></span><span class="preprocessor">#define tostring(s) #s</span></div>
<div class="line"><a id="l01175" name="l01175"></a><span class="lineno"> 1175</span> </div>
<div class="foldopen" id="foldopen01176" data-start="" data-end="">
<div class="line"><a id="l01176" name="l01176"></a><span class="lineno"><a class="line" href="processor_8h.html#a82d2beb698e4d311391aaf4391e8f6a0"> 1176</a></span><span class="preprocessor">#define mfdcr(rn)                                         \</span></div>
<div class="line"><a id="l01177" name="l01177"></a><span class="lineno"> 1177</span><span class="preprocessor">  ({                                                      \</span></div>
<div class="line"><a id="l01178" name="l01178"></a><span class="lineno"> 1178</span><span class="preprocessor">    unsigned int rval;                                    \</span></div>
<div class="line"><a id="l01179" name="l01179"></a><span class="lineno"> 1179</span><span class="preprocessor">    asm volatile(&quot;mfdcr %0,&quot; stringify(rn) : &quot;=r&quot;(rval)); \</span></div>
<div class="line"><a id="l01180" name="l01180"></a><span class="lineno"> 1180</span><span class="preprocessor">    rval;                                                 \</span></div>
<div class="line"><a id="l01181" name="l01181"></a><span class="lineno"> 1181</span><span class="preprocessor">  })</span></div>
</div>
<div class="line"><a id="l01182" name="l01182"></a><span class="lineno"><a class="line" href="processor_8h.html#a75913846de62f63fbed82551a523cc1f"> 1182</a></span><span class="preprocessor">#define mtdcr(rn, v) asm volatile(&quot;mtdcr &quot; stringify(rn) &quot;,%0&quot; : : &quot;r&quot;(v))</span></div>
<div class="line"><a id="l01183" name="l01183"></a><span class="lineno"> 1183</span> </div>
<div class="foldopen" id="foldopen01184" data-start="" data-end="">
<div class="line"><a id="l01184" name="l01184"></a><span class="lineno"><a class="line" href="processor_8h.html#af107ff56897ed36793d4fcff1a806d85"> 1184</a></span><span class="preprocessor">#define mfmsr()                            \</span></div>
<div class="line"><a id="l01185" name="l01185"></a><span class="lineno"> 1185</span><span class="preprocessor">  ({                                       \</span></div>
<div class="line"><a id="l01186" name="l01186"></a><span class="lineno"> 1186</span><span class="preprocessor">    unsigned int rval;                     \</span></div>
<div class="line"><a id="l01187" name="l01187"></a><span class="lineno"> 1187</span><span class="preprocessor">    asm volatile(&quot;mfmsr %0&quot; : &quot;=r&quot;(rval)); \</span></div>
<div class="line"><a id="l01188" name="l01188"></a><span class="lineno"> 1188</span><span class="preprocessor">    rval;                                  \</span></div>
<div class="line"><a id="l01189" name="l01189"></a><span class="lineno"> 1189</span><span class="preprocessor">  })</span></div>
</div>
<div class="line"><a id="l01190" name="l01190"></a><span class="lineno"><a class="line" href="processor_8h.html#a8ea384581496a2d652e80d073089ef5f"> 1190</a></span><span class="preprocessor">#define mtmsr(v) asm volatile(&quot;mtmsr %0&quot; : : &quot;r&quot;(v))</span></div>
<div class="line"><a id="l01191" name="l01191"></a><span class="lineno"> 1191</span> </div>
<div class="foldopen" id="foldopen01192" data-start="" data-end="">
<div class="line"><a id="l01192" name="l01192"></a><span class="lineno"><a class="line" href="processor_8h.html#a39e98abc6c02ee818eb4c3c08d025e0a"> 1192</a></span><span class="preprocessor">#define mfspr(rn)                                         \</span></div>
<div class="line"><a id="l01193" name="l01193"></a><span class="lineno"> 1193</span><span class="preprocessor">  ({                                                      \</span></div>
<div class="line"><a id="l01194" name="l01194"></a><span class="lineno"> 1194</span><span class="preprocessor">    unsigned int rval;                                    \</span></div>
<div class="line"><a id="l01195" name="l01195"></a><span class="lineno"> 1195</span><span class="preprocessor">    asm volatile(&quot;mfspr %0,&quot; stringify(rn) : &quot;=r&quot;(rval)); \</span></div>
<div class="line"><a id="l01196" name="l01196"></a><span class="lineno"> 1196</span><span class="preprocessor">    rval;                                                 \</span></div>
<div class="line"><a id="l01197" name="l01197"></a><span class="lineno"> 1197</span><span class="preprocessor">  })</span></div>
</div>
<div class="line"><a id="l01198" name="l01198"></a><span class="lineno"><a class="line" href="processor_8h.html#a3d27c7d7ba4579164a7fcd632e3e16fc"> 1198</a></span><span class="preprocessor">#define mtspr(rn, v) asm volatile(&quot;mtspr &quot; stringify(rn) &quot;,%0&quot; : : &quot;r&quot;(v))</span></div>
<div class="line"><a id="l01199" name="l01199"></a><span class="lineno"> 1199</span> </div>
<div class="line"><a id="l01200" name="l01200"></a><span class="lineno"><a class="line" href="processor_8h.html#aa6bdd037dbe91ee2b56e657068805fd5"> 1200</a></span><span class="preprocessor">#define tlbie(v) asm volatile(&quot;tlbie %0 \n sync&quot; : : &quot;r&quot;(v))</span></div>
<div class="line"><a id="l01201" name="l01201"></a><span class="lineno"> 1201</span> </div>
<div class="line"><a id="l01202" name="l01202"></a><span class="lineno"> 1202</span><span class="comment">/* Segment Registers */</span></div>
<div class="line"><a id="l01203" name="l01203"></a><span class="lineno"> 1203</span> </div>
<div class="line"><a id="l01204" name="l01204"></a><span class="lineno"><a class="line" href="processor_8h.html#a183bfd0ac4db8bf4a0a13b62f9017301"> 1204</a></span><span class="preprocessor">#define SR0 0</span></div>
<div class="line"><a id="l01205" name="l01205"></a><span class="lineno"><a class="line" href="processor_8h.html#a9cb2b1c1a90b2a4338d83e15fc63b238"> 1205</a></span><span class="preprocessor">#define SR1 1</span></div>
<div class="line"><a id="l01206" name="l01206"></a><span class="lineno"><a class="line" href="processor_8h.html#afe1abadfac0753baad27b053a0624707"> 1206</a></span><span class="preprocessor">#define SR2 2</span></div>
<div class="line"><a id="l01207" name="l01207"></a><span class="lineno"><a class="line" href="processor_8h.html#a550d6725e754441b175e3fe062edba04"> 1207</a></span><span class="preprocessor">#define SR3 3</span></div>
<div class="line"><a id="l01208" name="l01208"></a><span class="lineno"><a class="line" href="processor_8h.html#a71c2bcba900a9af62a59aac2e68978db"> 1208</a></span><span class="preprocessor">#define SR4 4</span></div>
<div class="line"><a id="l01209" name="l01209"></a><span class="lineno"><a class="line" href="processor_8h.html#a1886b42a264a29f198c2e5d06f53bedb"> 1209</a></span><span class="preprocessor">#define SR5 5</span></div>
<div class="line"><a id="l01210" name="l01210"></a><span class="lineno"><a class="line" href="processor_8h.html#a9d7741c4ba9e9fb3364998d87c238d6b"> 1210</a></span><span class="preprocessor">#define SR6 6</span></div>
<div class="line"><a id="l01211" name="l01211"></a><span class="lineno"><a class="line" href="processor_8h.html#af46324bd3a3dd30bfb5e43c6c5dbc9b7"> 1211</a></span><span class="preprocessor">#define SR7 7</span></div>
<div class="line"><a id="l01212" name="l01212"></a><span class="lineno"><a class="line" href="processor_8h.html#a83fde0f3c212f5eb2bf2cf51c6f4a246"> 1212</a></span><span class="preprocessor">#define SR8 8</span></div>
<div class="line"><a id="l01213" name="l01213"></a><span class="lineno"><a class="line" href="processor_8h.html#a63978b75de3ef91b5285ab8a9ac87a48"> 1213</a></span><span class="preprocessor">#define SR9 9</span></div>
<div class="line"><a id="l01214" name="l01214"></a><span class="lineno"><a class="line" href="processor_8h.html#a1326d8731badbe347994a410cb051b66"> 1214</a></span><span class="preprocessor">#define SR10 10</span></div>
<div class="line"><a id="l01215" name="l01215"></a><span class="lineno"><a class="line" href="processor_8h.html#a691fa8cb1a4e648872f5498419436d0f"> 1215</a></span><span class="preprocessor">#define SR11 11</span></div>
<div class="line"><a id="l01216" name="l01216"></a><span class="lineno"><a class="line" href="processor_8h.html#a9f008cc060e8fcc00292b46909690b97"> 1216</a></span><span class="preprocessor">#define SR12 12</span></div>
<div class="line"><a id="l01217" name="l01217"></a><span class="lineno"><a class="line" href="processor_8h.html#a54769bd1a68ee490384ca47bf0aa9abd"> 1217</a></span><span class="preprocessor">#define SR13 13</span></div>
<div class="line"><a id="l01218" name="l01218"></a><span class="lineno"><a class="line" href="processor_8h.html#a10f53a4c2117c81c8d542af07d0ee5d9"> 1218</a></span><span class="preprocessor">#define SR14 14</span></div>
<div class="line"><a id="l01219" name="l01219"></a><span class="lineno"><a class="line" href="processor_8h.html#a6c08ce5c3fbf2fbe5ee0ff0fa87bb3c9"> 1219</a></span><span class="preprocessor">#define SR15 15</span></div>
<div class="line"><a id="l01220" name="l01220"></a><span class="lineno"> 1220</span> </div>
<div class="line"><a id="l01221" name="l01221"></a><span class="lineno"> 1221</span><span class="preprocessor">#ifndef __ASSEMBLY__</span></div>
<div class="line"><a id="l01222" name="l01222"></a><span class="lineno"> 1222</span> </div>
<div class="line"><a id="l01223" name="l01223"></a><span class="lineno"> 1223</span><span class="preprocessor">#include &lt;<a class="code" href="boot_8h.html">lib/boot.h</a>&gt;</span></div>
<div class="line"><a id="l01224" name="l01224"></a><span class="lineno"> 1224</span> </div>
<div class="foldopen" id="foldopen01225" data-start="{" data-end="};">
<div class="line"><a id="l01225" name="l01225"></a><span class="lineno"><a class="line" href="structcpu__type.html"> 1225</a></span><span class="keyword">struct </span><a class="code hl_struct" href="structcpu__type.html">cpu_type</a> {</div>
<div class="line"><a id="l01226" name="l01226"></a><span class="lineno"><a class="line" href="structcpu__type.html#a41e03443681177e8117538cd5af97856"> 1226</a></span>  <span class="keywordtype">char</span>     <a class="code hl_variable" href="structcpu__type.html#a41e03443681177e8117538cd5af97856">name</a>[15];</div>
<div class="line"><a id="l01227" name="l01227"></a><span class="lineno"><a class="line" href="structcpu__type.html#a16cf0921218bbdf2bac50871d6f25a7b"> 1227</a></span>  <a class="code hl_typedef" href="boot_8h.html#a324c5d28c0d82f502a234ab99efac87a">uint32_t</a> <a class="code hl_variable" href="structcpu__type.html#a16cf0921218bbdf2bac50871d6f25a7b">soc_ver</a>;</div>
<div class="line"><a id="l01228" name="l01228"></a><span class="lineno"><a class="line" href="structcpu__type.html#a7b38c2dcc880ab7621d295ee7b18785c"> 1228</a></span>  <a class="code hl_typedef" href="boot_8h.html#a324c5d28c0d82f502a234ab99efac87a">uint32_t</a> <a class="code hl_variable" href="structcpu__type.html#a7b38c2dcc880ab7621d295ee7b18785c">num_cores</a>;</div>
<div class="line"><a id="l01229" name="l01229"></a><span class="lineno"><a class="line" href="structcpu__type.html#a1ea50dde505ffb8c8dcf56195c9e8fc5"> 1229</a></span>  <a class="code hl_typedef" href="boot_8h.html#a324c5d28c0d82f502a234ab99efac87a">uint32_t</a> <a class="code hl_variable" href="structcpu__type.html#a1ea50dde505ffb8c8dcf56195c9e8fc5">mask</a>; <span class="comment">/* which cpu(s) actually exist */</span></div>
<div class="line"><a id="l01230" name="l01230"></a><span class="lineno"> 1230</span><span class="preprocessor">#ifdef CONFIG_HETROGENOUS_CLUSTERS</span></div>
<div class="line"><a id="l01231" name="l01231"></a><span class="lineno"> 1231</span>  <a class="code hl_typedef" href="boot_8h.html#a324c5d28c0d82f502a234ab99efac87a">uint32_t</a> dsp_num_cores;</div>
<div class="line"><a id="l01232" name="l01232"></a><span class="lineno"> 1232</span>  <a class="code hl_typedef" href="boot_8h.html#a324c5d28c0d82f502a234ab99efac87a">uint32_t</a> dsp_mask; <span class="comment">/* which DSP cpu(s) actually exist */</span></div>
<div class="line"><a id="l01233" name="l01233"></a><span class="lineno"> 1233</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l01234" name="l01234"></a><span class="lineno"> 1234</span>};</div>
</div>
<div class="line"><a id="l01235" name="l01235"></a><span class="lineno"> 1235</span> </div>
<div class="line"><a id="l01236" name="l01236"></a><span class="lineno"><a class="line" href="processor_8h.html#ad515651cf3269045c6bea1e69c7d39d8"> 1236</a></span><span class="keyword">struct </span><a class="code hl_struct" href="structcpu__type.html">cpu_type</a>* <a class="code hl_function" href="processor_8h.html#ad515651cf3269045c6bea1e69c7d39d8">identify_cpu</a>(<a class="code hl_typedef" href="boot_8h.html#a324c5d28c0d82f502a234ab99efac87a">uint32_t</a> ver);</div>
<div class="line"><a id="l01237" name="l01237"></a><span class="lineno"><a class="line" href="processor_8h.html#a65c29a05c43900b08b7093ee4f0dfc51"> 1237</a></span><span class="keywordtype">int</span>              <a class="code hl_function" href="processor_8h.html#a65c29a05c43900b08b7093ee4f0dfc51">fixup_cpu</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a id="l01238" name="l01238"></a><span class="lineno"> 1238</span> </div>
<div class="line"><a id="l01239" name="l01239"></a><span class="lineno"><a class="line" href="processor_8h.html#ae23e10f6abccd18c390943987db2d7f5"> 1239</a></span><span class="keywordtype">int</span> <a class="code hl_function" href="processor_8h.html#ae23e10f6abccd18c390943987db2d7f5">fsl_qoriq_core_to_cluster</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> core);</div>
<div class="line"><a id="l01240" name="l01240"></a><span class="lineno"><a class="line" href="processor_8h.html#a81f9d6d06fa57ca3d72ef0c7a94dc95d"> 1240</a></span><span class="keywordtype">int</span> <a class="code hl_function" href="processor_8h.html#a81f9d6d06fa57ca3d72ef0c7a94dc95d">fsl_qoriq_dsp_core_to_cluster</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> core);</div>
<div class="line"><a id="l01241" name="l01241"></a><span class="lineno"> 1241</span> </div>
<div class="line"><a id="l01242" name="l01242"></a><span class="lineno"> 1242</span><span class="preprocessor">#if defined(CONFIG_MPC85xx) || defined(CONFIG_MPC86xx)</span></div>
<div class="line"><a id="l01243" name="l01243"></a><span class="lineno"> 1243</span><span class="preprocessor">#define CPU_TYPE_ENTRY(n, v, nc) \</span></div>
<div class="line"><a id="l01244" name="l01244"></a><span class="lineno"> 1244</span><span class="preprocessor">  { .name = #n, .soc_ver = SVR_##v, .num_cores = (nc), .mask = (1 &lt;&lt; (nc)) - 1 }</span></div>
<div class="line"><a id="l01245" name="l01245"></a><span class="lineno"> 1245</span><span class="preprocessor">#define CPU_TYPE_ENTRY_MASK(n, v, nc, m) \</span></div>
<div class="line"><a id="l01246" name="l01246"></a><span class="lineno"> 1246</span><span class="preprocessor">  { .name = #n, .soc_ver = SVR_##v, .num_cores = (nc), .mask = (m) }</span></div>
<div class="line"><a id="l01247" name="l01247"></a><span class="lineno"> 1247</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l01248" name="l01248"></a><span class="lineno"> 1248</span><span class="preprocessor">#if defined(CONFIG_MPC83xx)</span></div>
<div class="line"><a id="l01249" name="l01249"></a><span class="lineno"> 1249</span><span class="preprocessor">#define CPU_TYPE_ENTRY(x) \</span></div>
<div class="line"><a id="l01250" name="l01250"></a><span class="lineno"> 1250</span><span class="preprocessor">  { #x, SPR_##x }</span></div>
<div class="line"><a id="l01251" name="l01251"></a><span class="lineno"> 1251</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l01252" name="l01252"></a><span class="lineno"> 1252</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l01253" name="l01253"></a><span class="lineno"> 1253</span> </div>
<div class="line"><a id="l01254" name="l01254"></a><span class="lineno"> 1254</span><span class="preprocessor">#ifndef CONFIG_MACH_SPECIFIC</span></div>
<div class="line"><a id="l01255" name="l01255"></a><span class="lineno"> 1255</span><span class="keyword">extern</span> <span class="keywordtype">int</span> <a class="code hl_variable" href="processor_8h.html#a806696f62ebb9b704893c0372fabb6ee">_machine</a>;</div>
<div class="line"><a id="l01256" name="l01256"></a><span class="lineno"> 1256</span><span class="keyword">extern</span> <span class="keywordtype">int</span> <a class="code hl_variable" href="processor_8h.html#aead3d333df46e759623d957d2a3f35ec">have_of</a>;</div>
<div class="line"><a id="l01257" name="l01257"></a><span class="lineno"> 1257</span><span class="preprocessor">#endif </span><span class="comment">/* CONFIG_MACH_SPECIFIC */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01258" name="l01258"></a><span class="lineno"> 1258</span> </div>
<div class="line"><a id="l01259" name="l01259"></a><span class="lineno"> 1259</span><span class="comment">/* what kind of prep workstation we are */</span></div>
<div class="line"><a id="l01260" name="l01260"></a><span class="lineno"> 1260</span><span class="keyword">extern</span> <span class="keywordtype">int</span> <a class="code hl_variable" href="processor_8h.html#a79f423b1e91a29576cfad1636a1b314a">_prep_type</a>;</div>
<div class="line"><a id="l01261" name="l01261"></a><span class="lineno"> 1261</span><span class="comment">/*</span></div>
<div class="line"><a id="l01262" name="l01262"></a><span class="lineno"> 1262</span><span class="comment"> * This is used to identify the board type from a given PReP board</span></div>
<div class="line"><a id="l01263" name="l01263"></a><span class="lineno"> 1263</span><span class="comment"> * vendor. Board revision is also made available.</span></div>
<div class="line"><a id="l01264" name="l01264"></a><span class="lineno"> 1264</span><span class="comment"> */</span></div>
<div class="line"><a id="l01265" name="l01265"></a><span class="lineno"> 1265</span><span class="keyword">extern</span> <span class="keywordtype">unsigned</span> <span class="keywordtype">char</span> <a class="code hl_variable" href="processor_8h.html#ac2db467432d9bc26ddf0a767b503df25">ucSystemType</a>;</div>
<div class="line"><a id="l01266" name="l01266"></a><span class="lineno"> 1266</span><span class="keyword">extern</span> <span class="keywordtype">unsigned</span> <span class="keywordtype">char</span> <a class="code hl_variable" href="processor_8h.html#a54b73cc6324f54fe80bea1c0dcfc9f78">ucBoardRev</a>;</div>
<div class="line"><a id="l01267" name="l01267"></a><span class="lineno"><a class="line" href="processor_8h.html#a219ef294ac97865821ccf7399f85e4b7"> 1267</a></span><span class="keyword">extern</span> <span class="keywordtype">unsigned</span> <span class="keywordtype">char</span> <a class="code hl_variable" href="processor_8h.html#aa688b91fd7d009ca1c49f0f6fbf688de">ucBoardRevMaj</a>, <a class="code hl_variable" href="processor_8h.html#a219ef294ac97865821ccf7399f85e4b7">ucBoardRevMin</a>;</div>
<div class="line"><a id="l01268" name="l01268"></a><span class="lineno"> 1268</span> </div>
<div class="line"><a id="l01269" name="l01269"></a><span class="lineno"> 1269</span><span class="keyword">struct </span>task_struct;</div>
<div class="line"><a id="l01270" name="l01270"></a><span class="lineno"><a class="line" href="processor_8h.html#ac8ef2c69c3226d9b71c7c0407f7a4f5c"> 1270</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="processor_8h.html#ac8ef2c69c3226d9b71c7c0407f7a4f5c">start_thread</a>(<span class="keyword">struct</span> <a class="code hl_struct" href="structpt__regs.html">pt_regs</a>* regs, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> nip, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> sp);</div>
<div class="line"><a id="l01271" name="l01271"></a><span class="lineno"><a class="line" href="processor_8h.html#a192f6d6217c1af87a0c9a4a5c76296ed"> 1271</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="processor_8h.html#a192f6d6217c1af87a0c9a4a5c76296ed">release_thread</a>(<span class="keyword">struct</span> task_struct*);</div>
<div class="line"><a id="l01272" name="l01272"></a><span class="lineno"> 1272</span> </div>
<div class="line"><a id="l01273" name="l01273"></a><span class="lineno"> 1273</span><span class="comment">/*</span></div>
<div class="line"><a id="l01274" name="l01274"></a><span class="lineno"> 1274</span><span class="comment"> * Create a new Kernel thread.</span></div>
<div class="line"><a id="l01275" name="l01275"></a><span class="lineno"> 1275</span><span class="comment"> */</span></div>
<div class="line"><a id="l01276" name="l01276"></a><span class="lineno"><a class="line" href="processor_8h.html#a51513dbcd031329848c6d737f2d0c2fa"> 1276</a></span><span class="keyword">extern</span> <span class="keywordtype">long</span> <a class="code hl_function" href="processor_8h.html#a51513dbcd031329848c6d737f2d0c2fa">kernel_thread</a>(<span class="keywordtype">int</span> (*fn)(<span class="keywordtype">void</span>*), <span class="keywordtype">void</span>* arg, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> flags);</div>
<div class="line"><a id="l01277" name="l01277"></a><span class="lineno"> 1277</span> </div>
<div class="line"><a id="l01278" name="l01278"></a><span class="lineno"> 1278</span><span class="comment">/*</span></div>
<div class="line"><a id="l01279" name="l01279"></a><span class="lineno"> 1279</span><span class="comment"> * Bus types</span></div>
<div class="line"><a id="l01280" name="l01280"></a><span class="lineno"> 1280</span><span class="comment"> */</span></div>
<div class="line"><a id="l01281" name="l01281"></a><span class="lineno"><a class="line" href="processor_8h.html#a3b122af6c8f79d0186fa0513e841fa36"> 1281</a></span><span class="preprocessor">#define EISA_bus 0</span></div>
<div class="line"><a id="l01282" name="l01282"></a><span class="lineno"><a class="line" href="processor_8h.html#ae22633bd3b794c6fb203e3bb72c5975b"> 1282</a></span><span class="preprocessor">#define EISA_bus__is_a_macro </span><span class="comment">/* for versions in ksyms.c */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01283" name="l01283"></a><span class="lineno"><a class="line" href="processor_8h.html#afde1ec2c17b2763a4a73812d65cb6e2c"> 1283</a></span><span class="preprocessor">#define MCA_bus 0</span></div>
<div class="line"><a id="l01284" name="l01284"></a><span class="lineno"><a class="line" href="processor_8h.html#a9a427cc7eb53b719d6d6103e9c00e348"> 1284</a></span><span class="preprocessor">#define MCA_bus__is_a_macro </span><span class="comment">/* for versions in ksyms.c */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01285" name="l01285"></a><span class="lineno"> 1285</span> </div>
<div class="line"><a id="l01286" name="l01286"></a><span class="lineno"> 1286</span><span class="comment">/* Lazy FPU handling on uni-processor */</span></div>
<div class="line"><a id="l01287" name="l01287"></a><span class="lineno"> 1287</span><span class="keyword">extern</span> <span class="keyword">struct </span>task_struct* <a class="code hl_variable" href="processor_8h.html#a4a720faae9986c1917541956019c8a3b">last_task_used_math</a>;</div>
<div class="line"><a id="l01288" name="l01288"></a><span class="lineno"> 1288</span><span class="keyword">extern</span> <span class="keyword">struct </span>task_struct* <a class="code hl_variable" href="processor_8h.html#af77c1df6073554b6bdbc66f424026f06">last_task_used_altivec</a>;</div>
<div class="line"><a id="l01289" name="l01289"></a><span class="lineno"> 1289</span> </div>
<div class="line"><a id="l01290" name="l01290"></a><span class="lineno"> 1290</span><span class="comment">/*</span></div>
<div class="line"><a id="l01291" name="l01291"></a><span class="lineno"> 1291</span><span class="comment"> * this is the minimum allowable io space due to the location</span></div>
<div class="line"><a id="l01292" name="l01292"></a><span class="lineno"> 1292</span><span class="comment"> * of the io areas on prep (first one at 0x80000000) but</span></div>
<div class="line"><a id="l01293" name="l01293"></a><span class="lineno"> 1293</span><span class="comment"> * as soon as I get around to remapping the io areas with the BATs</span></div>
<div class="line"><a id="l01294" name="l01294"></a><span class="lineno"> 1294</span><span class="comment"> * to match the mac we can raise this. -- Cort</span></div>
<div class="line"><a id="l01295" name="l01295"></a><span class="lineno"> 1295</span><span class="comment"> */</span></div>
<div class="line"><a id="l01296" name="l01296"></a><span class="lineno"><a class="line" href="processor_8h.html#a427ff0fce44ee6a621afaa8c38070487"> 1296</a></span><span class="preprocessor">#define TASK_SIZE (0x80000000UL)</span></div>
<div class="line"><a id="l01297" name="l01297"></a><span class="lineno"> 1297</span> </div>
<div class="line"><a id="l01298" name="l01298"></a><span class="lineno"> 1298</span><span class="comment">/* This decides where the Kernel will search for a free chunk of vm</span></div>
<div class="line"><a id="l01299" name="l01299"></a><span class="lineno"> 1299</span><span class="comment"> * space during mmap&#39;s.</span></div>
<div class="line"><a id="l01300" name="l01300"></a><span class="lineno"> 1300</span><span class="comment"> */</span></div>
<div class="line"><a id="l01301" name="l01301"></a><span class="lineno"><a class="line" href="processor_8h.html#a70b7856f34efcb30055a1d4ff286fc1b"> 1301</a></span><span class="preprocessor">#define TASK_UNMAPPED_BASE (TASK_SIZE / 8 * 3)</span></div>
<div class="line"><a id="l01302" name="l01302"></a><span class="lineno"> 1302</span> </div>
<div class="foldopen" id="foldopen01303" data-start="{" data-end="};">
<div class="line"><a id="l01303" name="l01303"></a><span class="lineno"><a class="line" href="structmm__segment__t.html"> 1303</a></span><span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a id="l01304" name="l01304"></a><span class="lineno"><a class="line" href="structmm__segment__t.html#a88404e24501fa10abe5e75eb9c40ff77"> 1304</a></span>  <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> <a class="code hl_variable" href="structmm__segment__t.html#a88404e24501fa10abe5e75eb9c40ff77">seg</a>;</div>
<div class="line"><a id="l01305" name="l01305"></a><span class="lineno"> 1305</span>} <a class="code hl_struct" href="structmm__segment__t.html">mm_segment_t</a>;</div>
</div>
<div class="line"><a id="l01306" name="l01306"></a><span class="lineno"> 1306</span> </div>
<div class="foldopen" id="foldopen01307" data-start="{" data-end="};">
<div class="line"><a id="l01307" name="l01307"></a><span class="lineno"><a class="line" href="structthread__struct.html"> 1307</a></span><span class="keyword">struct </span><a class="code hl_struct" href="structthread__struct.html">thread_struct</a> {</div>
<div class="line"><a id="l01308" name="l01308"></a><span class="lineno"><a class="line" href="structthread__struct.html#a1420bc2349bbd38270d9e9f5ee9da1a6"> 1308</a></span>  <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span>   <a class="code hl_variable" href="structthread__struct.html#a1420bc2349bbd38270d9e9f5ee9da1a6">ksp</a>;   <span class="comment">/* Kernel stack pointer */</span></div>
<div class="line"><a id="l01309" name="l01309"></a><span class="lineno"><a class="line" href="structthread__struct.html#adb4f838c9b4c2435aeb0223a553e05c9"> 1309</a></span>  <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span>   <a class="code hl_variable" href="structthread__struct.html#adb4f838c9b4c2435aeb0223a553e05c9">wchan</a>; <span class="comment">/* Event task is sleeping on */</span></div>
<div class="line"><a id="l01310" name="l01310"></a><span class="lineno"><a class="line" href="structthread__struct.html#a822a7eb886e016d5ee05ba1d81deca90"> 1310</a></span>  <span class="keyword">struct </span><a class="code hl_struct" href="structpt__regs.html">pt_regs</a>* <a class="code hl_variable" href="structthread__struct.html#a822a7eb886e016d5ee05ba1d81deca90">regs</a>;  <span class="comment">/* Pointer to saved register state */</span></div>
<div class="line"><a id="l01311" name="l01311"></a><span class="lineno"><a class="line" href="structthread__struct.html#a8c54ad2913ac81e950024ab11eecd35a"> 1311</a></span>  <a class="code hl_struct" href="structmm__segment__t.html">mm_segment_t</a>    <a class="code hl_variable" href="structthread__struct.html#a8c54ad2913ac81e950024ab11eecd35a">fs</a>;    <span class="comment">/* for get_fs() validation */</span></div>
<div class="line"><a id="l01312" name="l01312"></a><span class="lineno"><a class="line" href="structthread__struct.html#a164708faa5b0c8bb59be1cc27616626f"> 1312</a></span>  <span class="keywordtype">void</span>*           <a class="code hl_variable" href="structthread__struct.html#a164708faa5b0c8bb59be1cc27616626f">pgdir</a>; <span class="comment">/* root of page-table tree */</span></div>
<div class="line"><a id="l01313" name="l01313"></a><span class="lineno"><a class="line" href="structthread__struct.html#ab1f68e60f689234706add3ba5d2904ec"> 1313</a></span>  <span class="keywordtype">signed</span> <span class="keywordtype">long</span>     <a class="code hl_variable" href="structthread__struct.html#ab1f68e60f689234706add3ba5d2904ec">last_syscall</a>;</div>
<div class="line"><a id="l01314" name="l01314"></a><span class="lineno"><a class="line" href="structthread__struct.html#ac3c7ecfdf0720889cc85a5ecad7fc734"> 1314</a></span>  <span class="keywordtype">double</span>          <a class="code hl_variable" href="structthread__struct.html#ac3c7ecfdf0720889cc85a5ecad7fc734">fpr</a>[32];   <span class="comment">/* Complete floating point set */</span></div>
<div class="line"><a id="l01315" name="l01315"></a><span class="lineno"><a class="line" href="structthread__struct.html#a9c010360d3fb8c75d7928c2e241aa99f"> 1315</a></span>  <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span>   <a class="code hl_variable" href="structthread__struct.html#a9c010360d3fb8c75d7928c2e241aa99f">fpscr_pad</a>; <span class="comment">/* fpr ... fpscr must be contiguous */</span></div>
<div class="line"><a id="l01316" name="l01316"></a><span class="lineno"><a class="line" href="structthread__struct.html#a31c015a4bb7c6746b5b13c64a9e8442b"> 1316</a></span>  <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span>   <a class="code hl_variable" href="structthread__struct.html#a31c015a4bb7c6746b5b13c64a9e8442b">fpscr</a>;     <span class="comment">/* Floating point status */</span></div>
<div class="line"><a id="l01317" name="l01317"></a><span class="lineno"> 1317</span><span class="preprocessor">#ifdef CONFIG_ALTIVEC</span></div>
<div class="line"><a id="l01318" name="l01318"></a><span class="lineno"> 1318</span>  vector128     vr[32]; <span class="comment">/* Complete AltiVec set */</span></div>
<div class="line"><a id="l01319" name="l01319"></a><span class="lineno"> 1319</span>  vector128     vscr;   <span class="comment">/* AltiVec status */</span></div>
<div class="line"><a id="l01320" name="l01320"></a><span class="lineno"> 1320</span>  <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> vrsave;</div>
<div class="line"><a id="l01321" name="l01321"></a><span class="lineno"> 1321</span><span class="preprocessor">#endif </span><span class="comment">/* CONFIG_ALTIVEC */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01322" name="l01322"></a><span class="lineno"> 1322</span>};</div>
</div>
<div class="line"><a id="l01323" name="l01323"></a><span class="lineno"> 1323</span> </div>
<div class="line"><a id="l01324" name="l01324"></a><span class="lineno"><a class="line" href="processor_8h.html#a6e30398d4a0bdce4e77eb3192dbf99ae"> 1324</a></span><span class="preprocessor">#define INIT_SP (sizeof(init_stack) + (unsigned long) &amp;init_stack)</span></div>
<div class="line"><a id="l01325" name="l01325"></a><span class="lineno"> 1325</span> </div>
<div class="foldopen" id="foldopen01326" data-start="" data-end="">
<div class="line"><a id="l01326" name="l01326"></a><span class="lineno"><a class="line" href="processor_8h.html#aac6fd52943339092ebcb52832d36f027"> 1326</a></span><span class="preprocessor">#define INIT_THREAD                                       \</span></div>
<div class="line"><a id="l01327" name="l01327"></a><span class="lineno"> 1327</span><span class="preprocessor">  {                                                       \</span></div>
<div class="line"><a id="l01328" name="l01328"></a><span class="lineno"> 1328</span><span class="preprocessor">    INIT_SP,                           </span><span class="comment">/* ksp */</span><span class="preprocessor">          \</span></div>
<div class="line"><a id="l01329" name="l01329"></a><span class="lineno"> 1329</span><span class="preprocessor">        0,                             </span><span class="comment">/* wchan */</span><span class="preprocessor">        \</span></div>
<div class="line"><a id="l01330" name="l01330"></a><span class="lineno"> 1330</span><span class="preprocessor">        (struct pt_regs*) INIT_SP - 1, </span><span class="comment">/* regs */</span><span class="preprocessor">         \</span></div>
<div class="line"><a id="l01331" name="l01331"></a><span class="lineno"> 1331</span><span class="preprocessor">        KERNEL_DS,                     </span><span class="comment">/*fs*/</span><span class="preprocessor">             \</span></div>
<div class="line"><a id="l01332" name="l01332"></a><span class="lineno"> 1332</span><span class="preprocessor">        swapper_pg_dir,                </span><span class="comment">/* pgdir */</span><span class="preprocessor">        \</span></div>
<div class="line"><a id="l01333" name="l01333"></a><span class="lineno"> 1333</span><span class="preprocessor">        0,                             </span><span class="comment">/* last_syscall */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l01334" name="l01334"></a><span class="lineno"> 1334</span><span class="preprocessor">        {0}, 0, 0                                         \</span></div>
<div class="line"><a id="l01335" name="l01335"></a><span class="lineno"> 1335</span><span class="preprocessor">  }</span></div>
</div>
<div class="line"><a id="l01336" name="l01336"></a><span class="lineno"> 1336</span> </div>
<div class="line"><a id="l01337" name="l01337"></a><span class="lineno"> 1337</span><span class="comment">/*</span></div>
<div class="line"><a id="l01338" name="l01338"></a><span class="lineno"> 1338</span><span class="comment"> * Note: the vm_start and vm_end fields here should *not*</span></div>
<div class="line"><a id="l01339" name="l01339"></a><span class="lineno"> 1339</span><span class="comment"> * be in Kernel space.  (Could vm_end == vm_start perhaps?)</span></div>
<div class="line"><a id="l01340" name="l01340"></a><span class="lineno"> 1340</span><span class="comment"> */</span></div>
<div class="foldopen" id="foldopen01341" data-start="" data-end="">
<div class="line"><a id="l01341" name="l01341"></a><span class="lineno"><a class="line" href="processor_8h.html#a75d7810250e20a28c5529ff0383bae56"> 1341</a></span><span class="preprocessor">#define INIT_MMAP \</span></div>
<div class="line"><a id="l01342" name="l01342"></a><span class="lineno"> 1342</span><span class="preprocessor">  { &amp;init_mm, 0, 0x1000, NULL, PAGE_SHARED, VM_READ | VM_WRITE | VM_EXEC, 1, NULL, NULL }</span></div>
</div>
<div class="line"><a id="l01343" name="l01343"></a><span class="lineno"> 1343</span> </div>
<div class="line"><a id="l01344" name="l01344"></a><span class="lineno"> 1344</span><span class="comment">/*</span></div>
<div class="line"><a id="l01345" name="l01345"></a><span class="lineno"> 1345</span><span class="comment"> * Return saved PC of a blocked thread. For now, this is the &quot;user&quot; PC</span></div>
<div class="line"><a id="l01346" name="l01346"></a><span class="lineno"> 1346</span><span class="comment"> */</span></div>
<div class="line"><a id="l01347" name="l01347"></a><span class="lineno"> 1347</span><span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> thread_saved_pc(<span class="keyword">struct</span> <a class="code hl_struct" href="structthread__struct.html">thread_struct</a>* t) {</div>
<div class="line"><a id="l01348" name="l01348"></a><span class="lineno"> 1348</span>  <span class="keywordflow">return</span> (t-&gt;<a class="code hl_variable" href="structthread__struct.html#a822a7eb886e016d5ee05ba1d81deca90">regs</a>) ? t-&gt;<a class="code hl_variable" href="structthread__struct.html#a822a7eb886e016d5ee05ba1d81deca90">regs</a>-&gt;<a class="code hl_variable" href="structpt__regs.html#a9db81895206a078302e1ddcf9bfafdad">nip</a> : 0;</div>
<div class="line"><a id="l01349" name="l01349"></a><span class="lineno"> 1349</span>}</div>
<div class="line"><a id="l01350" name="l01350"></a><span class="lineno"> 1350</span> </div>
<div class="foldopen" id="foldopen01351" data-start="" data-end="">
<div class="line"><a id="l01351" name="l01351"></a><span class="lineno"><a class="line" href="processor_8h.html#a786236ed5c276d32bba0c95bdfb39efb"> 1351</a></span><span class="preprocessor">#define copy_segments(tsk, mm) \</span></div>
<div class="line"><a id="l01352" name="l01352"></a><span class="lineno"> 1352</span><span class="preprocessor">  do {                         \</span></div>
<div class="line"><a id="l01353" name="l01353"></a><span class="lineno"> 1353</span><span class="preprocessor">  } while (0)</span></div>
</div>
<div class="foldopen" id="foldopen01354" data-start="" data-end="">
<div class="line"><a id="l01354" name="l01354"></a><span class="lineno"><a class="line" href="processor_8h.html#a5bd64a3652b05b39ede54e26eb6fd309"> 1354</a></span><span class="preprocessor">#define release_segments(mm) \</span></div>
<div class="line"><a id="l01355" name="l01355"></a><span class="lineno"> 1355</span><span class="preprocessor">  do {                       \</span></div>
<div class="line"><a id="l01356" name="l01356"></a><span class="lineno"> 1356</span><span class="preprocessor">  } while (0)</span></div>
</div>
<div class="foldopen" id="foldopen01357" data-start="" data-end="">
<div class="line"><a id="l01357" name="l01357"></a><span class="lineno"><a class="line" href="processor_8h.html#a7871f793d14062cc1294fd29f2b3b83b"> 1357</a></span><span class="preprocessor">#define forget_segments() \</span></div>
<div class="line"><a id="l01358" name="l01358"></a><span class="lineno"> 1358</span><span class="preprocessor">  do {                    \</span></div>
<div class="line"><a id="l01359" name="l01359"></a><span class="lineno"> 1359</span><span class="preprocessor">  } while (0)</span></div>
</div>
<div class="line"><a id="l01360" name="l01360"></a><span class="lineno"> 1360</span> </div>
<div class="line"><a id="l01361" name="l01361"></a><span class="lineno"><a class="line" href="processor_8h.html#aa310858f2e502f11b8cefb5946903648"> 1361</a></span><span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> <a class="code hl_function" href="processor_8h.html#aa310858f2e502f11b8cefb5946903648">get_wchan</a>(<span class="keyword">struct</span> task_struct* p);</div>
<div class="line"><a id="l01362" name="l01362"></a><span class="lineno"> 1362</span> </div>
<div class="line"><a id="l01363" name="l01363"></a><span class="lineno"><a class="line" href="processor_8h.html#a41a83bb520e499bca86d693c9351d45b"> 1363</a></span><span class="preprocessor">#define KSTK_EIP(tsk) ((tsk)-&gt;thread.regs-&gt;nip)</span></div>
<div class="line"><a id="l01364" name="l01364"></a><span class="lineno"><a class="line" href="processor_8h.html#a25c045f335bc908124347b3564c7fd3a"> 1364</a></span><span class="preprocessor">#define KSTK_ESP(tsk) ((tsk)-&gt;thread.regs-&gt;gpr[1])</span></div>
<div class="line"><a id="l01365" name="l01365"></a><span class="lineno"> 1365</span> </div>
<div class="line"><a id="l01366" name="l01366"></a><span class="lineno"> 1366</span><span class="comment">/*</span></div>
<div class="line"><a id="l01367" name="l01367"></a><span class="lineno"> 1367</span><span class="comment"> * NOTE! The task struct and the stack go together</span></div>
<div class="line"><a id="l01368" name="l01368"></a><span class="lineno"> 1368</span><span class="comment"> */</span></div>
<div class="line"><a id="l01369" name="l01369"></a><span class="lineno"><a class="line" href="processor_8h.html#a7449a369167c8d564211d1aca9ab870a"> 1369</a></span><span class="preprocessor">#define THREAD_SIZE (2 * PAGE_SIZE)</span></div>
<div class="line"><a id="l01370" name="l01370"></a><span class="lineno"><a class="line" href="processor_8h.html#a61da95c6940bb472ca79f3955ecb1eba"> 1370</a></span><span class="preprocessor">#define alloc_task_struct() ((struct task_struct*) __get_free_pages(GFP_KERNEL, 1))</span></div>
<div class="line"><a id="l01371" name="l01371"></a><span class="lineno"><a class="line" href="processor_8h.html#abda17eeb79bfeccdcb0745bd5a152219"> 1371</a></span><span class="preprocessor">#define free_task_struct(p) free_pages((unsigned long) (p), 1)</span></div>
<div class="line"><a id="l01372" name="l01372"></a><span class="lineno"><a class="line" href="processor_8h.html#a248dbf85f5f8f91b77f67345c91b3ca2"> 1372</a></span><span class="preprocessor">#define get_task_struct(tsk) atomic_inc(&amp;mem_map[MAP_NR(tsk)].count)</span></div>
<div class="line"><a id="l01373" name="l01373"></a><span class="lineno"> 1373</span> </div>
<div class="line"><a id="l01374" name="l01374"></a><span class="lineno"> 1374</span><span class="comment">/* in process.c - for early bootup debug -- Cort */</span></div>
<div class="line"><a id="l01375" name="l01375"></a><span class="lineno"><a class="line" href="processor_8h.html#acfbf30074a244bdf59cd0f9198f67e13"> 1375</a></span><span class="keywordtype">int</span>  <a class="code hl_function" href="processor_8h.html#acfbf30074a244bdf59cd0f9198f67e13">ll_printk</a>(<span class="keyword">const</span> <span class="keywordtype">char</span>*, ...);</div>
<div class="line"><a id="l01376" name="l01376"></a><span class="lineno"><a class="line" href="processor_8h.html#aa9ec9c38f96cfb3ca63e81ea202b4e69"> 1376</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="processor_8h.html#aa9ec9c38f96cfb3ca63e81ea202b4e69">ll_puts</a>(<span class="keyword">const</span> <span class="keywordtype">char</span>*);</div>
<div class="line"><a id="l01377" name="l01377"></a><span class="lineno"> 1377</span> </div>
<div class="line"><a id="l01378" name="l01378"></a><span class="lineno"><a class="line" href="processor_8h.html#a62463aedab305dfea9857dd69852b51c"> 1378</a></span><span class="preprocessor">#define init_task (init_task_union.task)</span></div>
<div class="line"><a id="l01379" name="l01379"></a><span class="lineno"><a class="line" href="processor_8h.html#a53ac84593c292445e0b5dcfb5aa8279b"> 1379</a></span><span class="preprocessor">#define init_stack (init_task_union.stack)</span></div>
<div class="line"><a id="l01380" name="l01380"></a><span class="lineno"> 1380</span> </div>
<div class="line"><a id="l01381" name="l01381"></a><span class="lineno"> 1381</span><span class="comment">/* In misc.c */</span></div>
<div class="line"><a id="l01382" name="l01382"></a><span class="lineno"><a class="line" href="processor_8h.html#abd3777e80efd21cfdc03e1084f37bc63"> 1382</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="processor_8h.html#abd3777e80efd21cfdc03e1084f37bc63">_nmask_and_or_msr</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> nmask, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> or_val);</div>
<div class="line"><a id="l01383" name="l01383"></a><span class="lineno"> 1383</span> </div>
<div class="line"><a id="l01384" name="l01384"></a><span class="lineno"> 1384</span><span class="preprocessor">#endif </span><span class="comment">/* ndef ASSEMBLY*/</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01385" name="l01385"></a><span class="lineno"> 1385</span> </div>
<div class="line"><a id="l01386" name="l01386"></a><span class="lineno"> 1386</span><span class="preprocessor">#ifdef CONFIG_MACH_SPECIFIC</span></div>
<div class="line"><a id="l01387" name="l01387"></a><span class="lineno"> 1387</span><span class="preprocessor">#if defined(CONFIG_8xx)</span></div>
<div class="line"><a id="l01388" name="l01388"></a><span class="lineno"> 1388</span><span class="preprocessor">#define _machine _MACH_8xx</span></div>
<div class="line"><a id="l01389" name="l01389"></a><span class="lineno"> 1389</span><span class="preprocessor">#define have_of 0</span></div>
<div class="line"><a id="l01390" name="l01390"></a><span class="lineno"> 1390</span><span class="preprocessor">#elif defined(CONFIG_WALNUT)</span></div>
<div class="line"><a id="l01391" name="l01391"></a><span class="lineno"> 1391</span><span class="preprocessor">#define _machine _MACH_walnut</span></div>
<div class="line"><a id="l01392" name="l01392"></a><span class="lineno"> 1392</span><span class="preprocessor">#define have_of 0</span></div>
<div class="line"><a id="l01393" name="l01393"></a><span class="lineno"> 1393</span><span class="preprocessor">#elif defined(CONFIG_MPC8260)</span></div>
<div class="line"><a id="l01394" name="l01394"></a><span class="lineno"> 1394</span><span class="preprocessor">#define _machine _MACH_8260</span></div>
<div class="line"><a id="l01395" name="l01395"></a><span class="lineno"> 1395</span><span class="preprocessor">#define have_of 0</span></div>
<div class="line"><a id="l01396" name="l01396"></a><span class="lineno"> 1396</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l01397" name="l01397"></a><span class="lineno"> 1397</span><span class="preprocessor">#error &quot;Machine not defined correctly&quot;</span></div>
<div class="line"><a id="l01398" name="l01398"></a><span class="lineno"> 1398</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l01399" name="l01399"></a><span class="lineno"> 1399</span><span class="preprocessor">#endif </span><span class="comment">/* CONFIG_MACH_SPECIFIC */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01400" name="l01400"></a><span class="lineno"> 1400</span> </div>
<div class="line"><a id="l01401" name="l01401"></a><span class="lineno"> 1401</span><span class="preprocessor">#if defined(CONFIG_MPC85xx) || defined(CONFIG_440)</span></div>
<div class="line"><a id="l01402" name="l01402"></a><span class="lineno"> 1402</span><span class="preprocessor">#define EPAPR_MAGIC (0x45504150)</span></div>
<div class="line"><a id="l01403" name="l01403"></a><span class="lineno"> 1403</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l01404" name="l01404"></a><span class="lineno"><a class="line" href="processor_8h.html#a12d6023cbe9924c8e29866f1cb40a7e0"> 1404</a></span><span class="preprocessor">#define EPAPR_MAGIC (0x65504150)</span></div>
<div class="line"><a id="l01405" name="l01405"></a><span class="lineno"> 1405</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l01406" name="l01406"></a><span class="lineno"> 1406</span> </div>
<div class="line"><a id="l01407" name="l01407"></a><span class="lineno"> 1407</span><span class="preprocessor">#endif </span><span class="comment">/* __ASM_PPC_PROCESSOR_H */</span><span class="preprocessor"></span></div>
<div class="ttc" id="aboot_8h_html"><div class="ttname"><a href="boot_8h.html">boot.h</a></div><div class="ttdoc">NeBoot types, data structures, and standard library.</div></div>
<div class="ttc" id="aboot_8h_html_a324c5d28c0d82f502a234ab99efac87a"><div class="ttname"><a href="boot_8h.html#a324c5d28c0d82f502a234ab99efac87a">uint32_t</a></div><div class="ttdeci">unsigned uint32_t</div><div class="ttdef"><b>Definition</b> boot.h:20</div></div>
<div class="ttc" id="aprocessor_8h_html_a192f6d6217c1af87a0c9a4a5c76296ed"><div class="ttname"><a href="processor_8h.html#a192f6d6217c1af87a0c9a4a5c76296ed">release_thread</a></div><div class="ttdeci">void release_thread(struct task_struct *)</div></div>
<div class="ttc" id="aprocessor_8h_html_a219ef294ac97865821ccf7399f85e4b7"><div class="ttname"><a href="processor_8h.html#a219ef294ac97865821ccf7399f85e4b7">ucBoardRevMin</a></div><div class="ttdeci">unsigned char ucBoardRevMin</div><div class="ttdef"><b>Definition</b> processor.h:1267</div></div>
<div class="ttc" id="aprocessor_8h_html_a4a720faae9986c1917541956019c8a3b"><div class="ttname"><a href="processor_8h.html#a4a720faae9986c1917541956019c8a3b">last_task_used_math</a></div><div class="ttdeci">struct task_struct * last_task_used_math</div></div>
<div class="ttc" id="aprocessor_8h_html_a51513dbcd031329848c6d737f2d0c2fa"><div class="ttname"><a href="processor_8h.html#a51513dbcd031329848c6d737f2d0c2fa">kernel_thread</a></div><div class="ttdeci">long kernel_thread(int(*fn)(void *), void *arg, unsigned long flags)</div></div>
<div class="ttc" id="aprocessor_8h_html_a54b73cc6324f54fe80bea1c0dcfc9f78"><div class="ttname"><a href="processor_8h.html#a54b73cc6324f54fe80bea1c0dcfc9f78">ucBoardRev</a></div><div class="ttdeci">unsigned char ucBoardRev</div></div>
<div class="ttc" id="aprocessor_8h_html_a65c29a05c43900b08b7093ee4f0dfc51"><div class="ttname"><a href="processor_8h.html#a65c29a05c43900b08b7093ee4f0dfc51">fixup_cpu</a></div><div class="ttdeci">int fixup_cpu(void)</div></div>
<div class="ttc" id="aprocessor_8h_html_a79f423b1e91a29576cfad1636a1b314a"><div class="ttname"><a href="processor_8h.html#a79f423b1e91a29576cfad1636a1b314a">_prep_type</a></div><div class="ttdeci">int _prep_type</div></div>
<div class="ttc" id="aprocessor_8h_html_a806696f62ebb9b704893c0372fabb6ee"><div class="ttname"><a href="processor_8h.html#a806696f62ebb9b704893c0372fabb6ee">_machine</a></div><div class="ttdeci">int _machine</div></div>
<div class="ttc" id="aprocessor_8h_html_a81f9d6d06fa57ca3d72ef0c7a94dc95d"><div class="ttname"><a href="processor_8h.html#a81f9d6d06fa57ca3d72ef0c7a94dc95d">fsl_qoriq_dsp_core_to_cluster</a></div><div class="ttdeci">int fsl_qoriq_dsp_core_to_cluster(unsigned int core)</div></div>
<div class="ttc" id="aprocessor_8h_html_aa310858f2e502f11b8cefb5946903648"><div class="ttname"><a href="processor_8h.html#aa310858f2e502f11b8cefb5946903648">get_wchan</a></div><div class="ttdeci">unsigned long get_wchan(struct task_struct *p)</div></div>
<div class="ttc" id="aprocessor_8h_html_aa688b91fd7d009ca1c49f0f6fbf688de"><div class="ttname"><a href="processor_8h.html#aa688b91fd7d009ca1c49f0f6fbf688de">ucBoardRevMaj</a></div><div class="ttdeci">unsigned char ucBoardRevMaj</div></div>
<div class="ttc" id="aprocessor_8h_html_aa9ec9c38f96cfb3ca63e81ea202b4e69"><div class="ttname"><a href="processor_8h.html#aa9ec9c38f96cfb3ca63e81ea202b4e69">ll_puts</a></div><div class="ttdeci">void ll_puts(const char *)</div></div>
<div class="ttc" id="aprocessor_8h_html_abd3777e80efd21cfdc03e1084f37bc63"><div class="ttname"><a href="processor_8h.html#abd3777e80efd21cfdc03e1084f37bc63">_nmask_and_or_msr</a></div><div class="ttdeci">void _nmask_and_or_msr(unsigned long nmask, unsigned long or_val)</div></div>
<div class="ttc" id="aprocessor_8h_html_ac2db467432d9bc26ddf0a767b503df25"><div class="ttname"><a href="processor_8h.html#ac2db467432d9bc26ddf0a767b503df25">ucSystemType</a></div><div class="ttdeci">unsigned char ucSystemType</div></div>
<div class="ttc" id="aprocessor_8h_html_ac8ef2c69c3226d9b71c7c0407f7a4f5c"><div class="ttname"><a href="processor_8h.html#ac8ef2c69c3226d9b71c7c0407f7a4f5c">start_thread</a></div><div class="ttdeci">void start_thread(struct pt_regs *regs, unsigned long nip, unsigned long sp)</div></div>
<div class="ttc" id="aprocessor_8h_html_acfbf30074a244bdf59cd0f9198f67e13"><div class="ttname"><a href="processor_8h.html#acfbf30074a244bdf59cd0f9198f67e13">ll_printk</a></div><div class="ttdeci">int ll_printk(const char *,...)</div></div>
<div class="ttc" id="aprocessor_8h_html_ad515651cf3269045c6bea1e69c7d39d8"><div class="ttname"><a href="processor_8h.html#ad515651cf3269045c6bea1e69c7d39d8">identify_cpu</a></div><div class="ttdeci">struct cpu_type * identify_cpu(uint32_t ver)</div></div>
<div class="ttc" id="aprocessor_8h_html_ae23e10f6abccd18c390943987db2d7f5"><div class="ttname"><a href="processor_8h.html#ae23e10f6abccd18c390943987db2d7f5">fsl_qoriq_core_to_cluster</a></div><div class="ttdeci">int fsl_qoriq_core_to_cluster(unsigned int core)</div></div>
<div class="ttc" id="aprocessor_8h_html_aead3d333df46e759623d957d2a3f35ec"><div class="ttname"><a href="processor_8h.html#aead3d333df46e759623d957d2a3f35ec">have_of</a></div><div class="ttdeci">int have_of</div></div>
<div class="ttc" id="aprocessor_8h_html_af77c1df6073554b6bdbc66f424026f06"><div class="ttname"><a href="processor_8h.html#af77c1df6073554b6bdbc66f424026f06">last_task_used_altivec</a></div><div class="ttdeci">struct task_struct * last_task_used_altivec</div></div>
<div class="ttc" id="astructcpu__type_html"><div class="ttname"><a href="structcpu__type.html">cpu_type</a></div><div class="ttdef"><b>Definition</b> processor.h:1225</div></div>
<div class="ttc" id="astructcpu__type_html_a16cf0921218bbdf2bac50871d6f25a7b"><div class="ttname"><a href="structcpu__type.html#a16cf0921218bbdf2bac50871d6f25a7b">cpu_type::soc_ver</a></div><div class="ttdeci">uint32_t soc_ver</div><div class="ttdef"><b>Definition</b> processor.h:1227</div></div>
<div class="ttc" id="astructcpu__type_html_a1ea50dde505ffb8c8dcf56195c9e8fc5"><div class="ttname"><a href="structcpu__type.html#a1ea50dde505ffb8c8dcf56195c9e8fc5">cpu_type::mask</a></div><div class="ttdeci">uint32_t mask</div><div class="ttdef"><b>Definition</b> processor.h:1229</div></div>
<div class="ttc" id="astructcpu__type_html_a41e03443681177e8117538cd5af97856"><div class="ttname"><a href="structcpu__type.html#a41e03443681177e8117538cd5af97856">cpu_type::name</a></div><div class="ttdeci">char name[15]</div><div class="ttdef"><b>Definition</b> processor.h:1226</div></div>
<div class="ttc" id="astructcpu__type_html_a7b38c2dcc880ab7621d295ee7b18785c"><div class="ttname"><a href="structcpu__type.html#a7b38c2dcc880ab7621d295ee7b18785c">cpu_type::num_cores</a></div><div class="ttdeci">uint32_t num_cores</div><div class="ttdef"><b>Definition</b> processor.h:1228</div></div>
<div class="ttc" id="astructmm__segment__t_html"><div class="ttname"><a href="structmm__segment__t.html">mm_segment_t</a></div><div class="ttdef"><b>Definition</b> processor.h:1303</div></div>
<div class="ttc" id="astructmm__segment__t_html_a88404e24501fa10abe5e75eb9c40ff77"><div class="ttname"><a href="structmm__segment__t.html#a88404e24501fa10abe5e75eb9c40ff77">mm_segment_t::seg</a></div><div class="ttdeci">unsigned long seg</div><div class="ttdef"><b>Definition</b> processor.h:1304</div></div>
<div class="ttc" id="astructpt__regs_html"><div class="ttname"><a href="structpt__regs.html">pt_regs</a></div><div class="ttdef"><b>Definition</b> processor.h:19</div></div>
<div class="ttc" id="astructpt__regs_html_a9db81895206a078302e1ddcf9bfafdad"><div class="ttname"><a href="structpt__regs.html#a9db81895206a078302e1ddcf9bfafdad">pt_regs::nip</a></div><div class="ttdeci">unsigned long nip</div><div class="ttdef"><b>Definition</b> processor.h:20</div></div>
<div class="ttc" id="astructthread__struct_html"><div class="ttname"><a href="structthread__struct.html">thread_struct</a></div><div class="ttdef"><b>Definition</b> processor.h:1307</div></div>
<div class="ttc" id="astructthread__struct_html_a1420bc2349bbd38270d9e9f5ee9da1a6"><div class="ttname"><a href="structthread__struct.html#a1420bc2349bbd38270d9e9f5ee9da1a6">thread_struct::ksp</a></div><div class="ttdeci">unsigned long ksp</div><div class="ttdef"><b>Definition</b> processor.h:1308</div></div>
<div class="ttc" id="astructthread__struct_html_a164708faa5b0c8bb59be1cc27616626f"><div class="ttname"><a href="structthread__struct.html#a164708faa5b0c8bb59be1cc27616626f">thread_struct::pgdir</a></div><div class="ttdeci">void * pgdir</div><div class="ttdef"><b>Definition</b> processor.h:1312</div></div>
<div class="ttc" id="astructthread__struct_html_a31c015a4bb7c6746b5b13c64a9e8442b"><div class="ttname"><a href="structthread__struct.html#a31c015a4bb7c6746b5b13c64a9e8442b">thread_struct::fpscr</a></div><div class="ttdeci">unsigned long fpscr</div><div class="ttdef"><b>Definition</b> processor.h:1316</div></div>
<div class="ttc" id="astructthread__struct_html_a822a7eb886e016d5ee05ba1d81deca90"><div class="ttname"><a href="structthread__struct.html#a822a7eb886e016d5ee05ba1d81deca90">thread_struct::regs</a></div><div class="ttdeci">struct pt_regs * regs</div><div class="ttdef"><b>Definition</b> processor.h:1310</div></div>
<div class="ttc" id="astructthread__struct_html_a8c54ad2913ac81e950024ab11eecd35a"><div class="ttname"><a href="structthread__struct.html#a8c54ad2913ac81e950024ab11eecd35a">thread_struct::fs</a></div><div class="ttdeci">mm_segment_t fs</div><div class="ttdef"><b>Definition</b> processor.h:1311</div></div>
<div class="ttc" id="astructthread__struct_html_a9c010360d3fb8c75d7928c2e241aa99f"><div class="ttname"><a href="structthread__struct.html#a9c010360d3fb8c75d7928c2e241aa99f">thread_struct::fpscr_pad</a></div><div class="ttdeci">unsigned long fpscr_pad</div><div class="ttdef"><b>Definition</b> processor.h:1315</div></div>
<div class="ttc" id="astructthread__struct_html_ab1f68e60f689234706add3ba5d2904ec"><div class="ttname"><a href="structthread__struct.html#ab1f68e60f689234706add3ba5d2904ec">thread_struct::last_syscall</a></div><div class="ttdeci">signed long last_syscall</div><div class="ttdef"><b>Definition</b> processor.h:1313</div></div>
<div class="ttc" id="astructthread__struct_html_ac3c7ecfdf0720889cc85a5ecad7fc734"><div class="ttname"><a href="structthread__struct.html#ac3c7ecfdf0720889cc85a5ecad7fc734">thread_struct::fpr</a></div><div class="ttdeci">double fpr[32]</div><div class="ttdef"><b>Definition</b> processor.h:1314</div></div>
<div class="ttc" id="astructthread__struct_html_adb4f838c9b4c2435aeb0223a553e05c9"><div class="ttname"><a href="structthread__struct.html#adb4f838c9b4c2435aeb0223a553e05c9">thread_struct::wchan</a></div><div class="ttdeci">unsigned long wchan</div><div class="ttdef"><b>Definition</b> processor.h:1309</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_5458e6b0a4b1509348b26b987fe836f2.html">ppc64</a></li><li class="navelem"><a class="el" href="processor_8h.html">processor.h</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.8 </li>
  </ul>
</div>
</body>
</html>
