Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date         : Tue Apr 24 13:08:23 2018
| Host         : lzhou-dt2-vi-local running 64-bit CentOS Linux release 7.2.1511 (Core)
| Command      : report_utilization -file ibert_bank_all_utilization_synth.rpt -pb ibert_bank_all_utilization_synth.pb
| Design       : ibert_bank_all
| Device       : xcku5pffvb676-2
| Design State : Synthesized
-----------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. BLOCKRAM
3. ARITHMETIC
4. I/O
5. CLOCK
6. ADVANCED
7. CONFIGURATION
8. Primitives
9. Black Boxes
10. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+-------+-------+-----------+-------+
|          Site Type         |  Used | Fixed | Available | Util% |
+----------------------------+-------+-------+-----------+-------+
| CLB LUTs*                  | 49499 |     0 |    216960 | 22.81 |
|   LUT as Logic             | 47251 |     0 |    216960 | 21.78 |
|   LUT as Memory            |  2248 |     0 |     99840 |  2.25 |
|     LUT as Distributed RAM |   768 |     0 |           |       |
|     LUT as Shift Register  |  1480 |     0 |           |       |
| CLB Registers              | 81512 |     0 |    433920 | 18.79 |
|   Register as Flip Flop    | 81512 |     0 |    433920 | 18.79 |
|   Register as Latch        |     0 |     0 |    433920 |  0.00 |
| CARRY8                     |   852 |     0 |     27120 |  3.14 |
| F7 Muxes                   |  2056 |     0 |    108480 |  1.90 |
| F8 Muxes                   |   734 |     0 |     54240 |  1.35 |
| F9 Muxes                   |     0 |     0 |     27120 |  0.00 |
+----------------------------+-------+-------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 1088  |          Yes |           - |          Set |
| 1904  |          Yes |           - |        Reset |
| 1133  |          Yes |         Set |            - |
| 77387 |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. BLOCKRAM
-----------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    |   80 |     0 |       480 | 16.67 |
|   RAMB36/FIFO*    |   80 |     0 |       480 | 16.67 |
|     RAMB36E2 only |   80 |       |           |       |
|   RAMB18          |    0 |     0 |       960 |  0.00 |
| URAM              |    0 |     0 |        64 |  0.00 |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


3. ARITHMETIC
-------------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |   32 |     0 |      1824 |  1.75 |
|   DSP48E2 only |   32 |       |           |       |
+----------------+------+-------+-----------+-------+


4. I/O
------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| Bonded IOB |    0 |     0 |       280 |  0.00 |
+------------+------+-------+-----------+-------+


5. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |   80 |     0 |       256 | 31.25 |
|   BUFGCE             |    0 |     0 |       112 |  0.00 |
|   BUFGCE_DIV         |    0 |     0 |        16 |  0.00 |
|   BUFG_GT            |   80 |     0 |        96 | 83.33 |
|   BUFGCTRL*          |    0 |     0 |        32 |  0.00 |
| PLL                  |    0 |     0 |         8 |  0.00 |
| MMCM                 |    0 |     0 |         4 |  0.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two global buffer resources. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


6. ADVANCED
-----------

+-----------------+------+-------+-----------+--------+
|    Site Type    | Used | Fixed | Available |  Util% |
+-----------------+------+-------+-----------+--------+
| CMACE4          |    0 |     0 |         1 |   0.00 |
| GTYE4_CHANNEL   |   16 |     0 |        16 | 100.00 |
| GTYE4_COMMON    |    4 |     0 |         4 | 100.00 |
| OBUFDS_GTE4     |    0 |     0 |         8 |   0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |         8 |   0.00 |
| PCIE40E4        |    0 |     0 |         1 |   0.00 |
| SYSMONE4        |    0 |     0 |         1 |   0.00 |
+-----------------+------+-------+-----------+--------+


7. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


8. Primitives
-------------

+---------------+-------+---------------------+
|    Ref Name   |  Used | Functional Category |
+---------------+-------+---------------------+
| FDRE          | 77387 |            Register |
| LUT6          | 18826 |                 CLB |
| LUT5          | 11551 |                 CLB |
| LUT4          |  9367 |                 CLB |
| LUT2          |  8830 |                 CLB |
| LUT3          |  6574 |                 CLB |
| LUT1          |  2160 |                 CLB |
| MUXF7         |  2056 |                 CLB |
| FDCE          |  1904 |            Register |
| SRL16E        |  1480 |                 CLB |
| FDSE          |  1133 |            Register |
| FDPE          |  1088 |            Register |
| RAMD32        |   960 |                 CLB |
| CARRY8        |   852 |                 CLB |
| MUXF8         |   734 |                 CLB |
| RAMB36E2      |    80 |           Block Ram |
| BUFG_GT       |    80 |               Clock |
| RAMS32        |    64 |                 CLB |
| BUFG_GT_SYNC  |    48 |               Clock |
| DSP48E2       |    32 |          Arithmetic |
| GTYE4_CHANNEL |    16 |            Advanced |
| GTYE4_COMMON  |     4 |            Advanced |
+---------------+-------+---------------------+


9. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


10. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


