// Seed: 3980113703
module module_0 (
    input tri id_0,
    input supply1 id_1,
    input wand id_2,
    output wire id_3,
    input wor id_4
);
  assign id_3 = id_2;
  wire [1 'b0 : 1] id_6;
  assign id_3 = -1;
endmodule
module module_1 #(
    parameter id_2 = 32'd35
) (
    output tri   id_0,
    input  wand  id_1,
    input  uwire _id_2
);
  always @(-1 or negedge id_2) $clog2(84);
  ;
  assign id_0 = 1;
  logic [id_2 : 1] id_4 = id_2;
  parameter id_5 = -1;
  wire id_6;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_0,
      id_1
  );
endmodule
