{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1465388689779 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Web Edition " "Version 12.0 Build 178 05/31/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1465388689779 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 08 09:24:49 2016 " "Processing started: Wed Jun 08 09:24:49 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1465388689779 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1465388689779 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Delay_audio -c Delay_audio " "Command: quartus_map --read_settings_files=on --write_settings_files=off Delay_audio -c Delay_audio" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1465388689779 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1465388690578 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "board_EP4CE6.v(43) " "Verilog HDL Module Instantiation warning at board_EP4CE6.v(43): ignored dangling comma in List of Port Connections" {  } { { "board_EP4CE6.v" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/board_EP4CE6.v" 43 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "" 0 -1 1465388690673 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "freq_1M Freq_1M board_EP4CE6.v(363) " "Verilog HDL Declaration information at board_EP4CE6.v(363): object \"freq_1M\" differs only in case from object \"Freq_1M\" in the same scope" {  } { { "board_EP4CE6.v" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/board_EP4CE6.v" 363 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1465388690674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "board_ep4ce6.v 1 1 " "Found 1 design units, including 1 entities, in source file board_ep4ce6.v" { { "Info" "ISGN_ENTITY_NAME" "1 board_EP4CE6 " "Found entity 1: board_EP4CE6" {  } { { "board_EP4CE6.v" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/board_EP4CE6.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1465388690676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1465388690676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "teste_lcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file teste_lcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TESTE_LCD-FUNCIONAMENTO " "Found design unit 1: TESTE_LCD-FUNCIONAMENTO" {  } { { "TESTE_LCD.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/TESTE_LCD.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1465388691296 ""} { "Info" "ISGN_ENTITY_NAME" "1 TESTE_LCD " "Found entity 1: TESTE_LCD" {  } { { "TESTE_LCD.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/TESTE_LCD.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1465388691296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1465388691296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reset_delay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reset_delay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RESET_DELAY-FUNCIONAMENTO " "Found design unit 1: RESET_DELAY-FUNCIONAMENTO" {  } { { "RESET_DELAY.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/RESET_DELAY.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1465388691298 ""} { "Info" "ISGN_ENTITY_NAME" "1 RESET_DELAY " "Found entity 1: RESET_DELAY" {  } { { "RESET_DELAY.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/RESET_DELAY.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1465388691298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1465388691298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_controlador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcd_controlador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LCD_CONTROLADOR-FUNCIONAMENTO " "Found design unit 1: LCD_CONTROLADOR-FUNCIONAMENTO" {  } { { "LCD_CONTROLADOR.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/LCD_CONTROLADOR.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1465388691301 ""} { "Info" "ISGN_ENTITY_NAME" "1 LCD_CONTROLADOR " "Found entity 1: LCD_CONTROLADOR" {  } { { "LCD_CONTROLADOR.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/LCD_CONTROLADOR.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1465388691301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1465388691301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file i2c_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 I2C_Controller-FUNCIONAMENTO " "Found design unit 1: I2C_Controller-FUNCIONAMENTO" {  } { { "I2C_Controller.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/I2C_Controller.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1465388691303 ""} { "Info" "ISGN_ENTITY_NAME" "1 I2C_Controller " "Found entity 1: I2C_Controller" {  } { { "I2C_Controller.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/I2C_Controller.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1465388691303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1465388691303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file display7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DISPLAY7SEG-FUNCIONAMENTO " "Found design unit 1: DISPLAY7SEG-FUNCIONAMENTO" {  } { { "DISPLAY7SEG.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/DISPLAY7SEG.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1465388691305 ""} { "Info" "ISGN_ENTITY_NAME" "1 DISPLAY7SEG " "Found entity 1: DISPLAY7SEG" {  } { { "DISPLAY7SEG.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/DISPLAY7SEG.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1465388691305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1465388691305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "delaycounter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file delaycounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 delayCounter-delayCounterInside " "Found design unit 1: delayCounter-delayCounterInside" {  } { { "delayCounter.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/delayCounter.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1465388691308 ""} { "Info" "ISGN_ENTITY_NAME" "1 delayCounter " "Found entity 1: delayCounter" {  } { { "delayCounter.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/delayCounter.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1465388691308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1465388691308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controla_delay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controla_delay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Controla_delay-behavior " "Found design unit 1: Controla_delay-behavior" {  } { { "Controla_delay.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Controla_delay.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1465388691310 ""} { "Info" "ISGN_ENTITY_NAME" "1 Controla_delay " "Found entity 1: Controla_delay" {  } { { "Controla_delay.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Controla_delay.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1465388691310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1465388691310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_codec_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audio_codec_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 audio_codec_controller-funcionamento " "Found design unit 1: audio_codec_controller-funcionamento" {  } { { "audio_codec_controller.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/audio_codec_controller.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1465388691313 ""} { "Info" "ISGN_ENTITY_NAME" "1 audio_codec_controller " "Found entity 1: audio_codec_controller" {  } { { "audio_codec_controller.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/audio_codec_controller.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1465388691313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1465388691313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "delay_audio.vhd 2 1 " "Found 2 design units, including 1 entities, in source file delay_audio.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Delay_audio-FUNCIONAMENTO " "Found design unit 1: Delay_audio-FUNCIONAMENTO" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 184 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1465388691316 ""} { "Info" "ISGN_ENTITY_NAME" "1 Delay_audio " "Found entity 1: Delay_audio" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1465388691316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1465388691316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fifo_test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifo_test-SYN " "Found design unit 1: fifo_test-SYN" {  } { { "FIFO_test.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/FIFO_test.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1465388691320 ""} { "Info" "ISGN_ENTITY_NAME" "1 FIFO_test " "Found entity 1: FIFO_test" {  } { { "FIFO_test.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/FIFO_test.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1465388691320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1465388691320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll1-SYN " "Found design unit 1: pll1-SYN" {  } { { "PLL1.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/PLL1.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1465388691323 ""} { "Info" "ISGN_ENTITY_NAME" "1 PLL1 " "Found entity 1: PLL1" {  } { { "PLL1.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/PLL1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1465388691323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1465388691323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll2-SYN " "Found design unit 1: pll2-SYN" {  } { { "PLL2.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/PLL2.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1465388691327 ""} { "Info" "ISGN_ENTITY_NAME" "1 PLL2 " "Found entity 1: PLL2" {  } { { "PLL2.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/PLL2.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1465388691327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1465388691327 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Delay_audio " "Elaborating entity \"Delay_audio\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1465388691414 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SMA_CLKOUT Delay_audio.vhd(19) " "VHDL Signal Declaration warning at Delay_audio.vhd(19): used implicit default value for signal \"SMA_CLKOUT\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 19 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1465388691420 "|Delay_audio"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LEDG Delay_audio.vhd(21) " "VHDL Signal Declaration warning at Delay_audio.vhd(21): used implicit default value for signal \"LEDG\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 21 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1465388691420 "|Delay_audio"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LEDR Delay_audio.vhd(22) " "VHDL Signal Declaration warning at Delay_audio.vhd(22): used implicit default value for signal \"LEDR\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 22 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1465388691420 "|Delay_audio"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "GPIO Delay_audio.vhd(28) " "VHDL Signal Declaration warning at Delay_audio.vhd(28): used implicit default value for signal \"GPIO\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 28 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1465388691420 "|Delay_audio"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "UART_CTS Delay_audio.vhd(50) " "VHDL Signal Declaration warning at Delay_audio.vhd(50): used implicit default value for signal \"UART_CTS\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 50 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1465388691420 "|Delay_audio"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "UART_TXD Delay_audio.vhd(53) " "VHDL Signal Declaration warning at Delay_audio.vhd(53): used implicit default value for signal \"UART_TXD\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 53 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1465388691420 "|Delay_audio"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SD_CLK Delay_audio.vhd(60) " "VHDL Signal Declaration warning at Delay_audio.vhd(60): used implicit default value for signal \"SD_CLK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1465388691420 "|Delay_audio"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VGA_B Delay_audio.vhd(65) " "VHDL Signal Declaration warning at Delay_audio.vhd(65): used implicit default value for signal \"VGA_B\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 65 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1465388691420 "|Delay_audio"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VGA_BLANK_N Delay_audio.vhd(66) " "VHDL Signal Declaration warning at Delay_audio.vhd(66): used implicit default value for signal \"VGA_BLANK_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1465388691421 "|Delay_audio"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VGA_CLK Delay_audio.vhd(67) " "VHDL Signal Declaration warning at Delay_audio.vhd(67): used implicit default value for signal \"VGA_CLK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 67 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1465388691421 "|Delay_audio"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VGA_G Delay_audio.vhd(68) " "VHDL Signal Declaration warning at Delay_audio.vhd(68): used implicit default value for signal \"VGA_G\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1465388691421 "|Delay_audio"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VGA_HS Delay_audio.vhd(69) " "VHDL Signal Declaration warning at Delay_audio.vhd(69): used implicit default value for signal \"VGA_HS\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1465388691421 "|Delay_audio"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VGA_R Delay_audio.vhd(70) " "VHDL Signal Declaration warning at Delay_audio.vhd(70): used implicit default value for signal \"VGA_R\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 70 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1465388691421 "|Delay_audio"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VGA_SYNC_N Delay_audio.vhd(71) " "VHDL Signal Declaration warning at Delay_audio.vhd(71): used implicit default value for signal \"VGA_SYNC_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 71 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1465388691421 "|Delay_audio"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VGA_VS Delay_audio.vhd(72) " "VHDL Signal Declaration warning at Delay_audio.vhd(72): used implicit default value for signal \"VGA_VS\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1465388691421 "|Delay_audio"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "EEP_I2C_SCLK Delay_audio.vhd(83) " "VHDL Signal Declaration warning at Delay_audio.vhd(83): used implicit default value for signal \"EEP_I2C_SCLK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 83 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1465388691421 "|Delay_audio"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ENET0_GTX_CLK Delay_audio.vhd(91) " "VHDL Signal Declaration warning at Delay_audio.vhd(91): used implicit default value for signal \"ENET0_GTX_CLK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 91 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1465388691421 "|Delay_audio"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ENET0_MDC Delay_audio.vhd(94) " "VHDL Signal Declaration warning at Delay_audio.vhd(94): used implicit default value for signal \"ENET0_MDC\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 94 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1465388691421 "|Delay_audio"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ENET0_RST_N Delay_audio.vhd(96) " "VHDL Signal Declaration warning at Delay_audio.vhd(96): used implicit default value for signal \"ENET0_RST_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 96 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1465388691421 "|Delay_audio"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ENET0_TX_DATA Delay_audio.vhd(104) " "VHDL Signal Declaration warning at Delay_audio.vhd(104): used implicit default value for signal \"ENET0_TX_DATA\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 104 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1465388691421 "|Delay_audio"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ENET0_TX_EN Delay_audio.vhd(105) " "VHDL Signal Declaration warning at Delay_audio.vhd(105): used implicit default value for signal \"ENET0_TX_EN\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 105 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1465388691421 "|Delay_audio"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ENET0_TX_ER Delay_audio.vhd(106) " "VHDL Signal Declaration warning at Delay_audio.vhd(106): used implicit default value for signal \"ENET0_TX_ER\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 106 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1465388691422 "|Delay_audio"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ENET1_GTX_CLK Delay_audio.vhd(110) " "VHDL Signal Declaration warning at Delay_audio.vhd(110): used implicit default value for signal \"ENET1_GTX_CLK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 110 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1465388691422 "|Delay_audio"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ENET1_MDC Delay_audio.vhd(113) " "VHDL Signal Declaration warning at Delay_audio.vhd(113): used implicit default value for signal \"ENET1_MDC\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 113 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1465388691422 "|Delay_audio"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ENET1_RST_N Delay_audio.vhd(115) " "VHDL Signal Declaration warning at Delay_audio.vhd(115): used implicit default value for signal \"ENET1_RST_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 115 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1465388691422 "|Delay_audio"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ENET1_TX_DATA Delay_audio.vhd(123) " "VHDL Signal Declaration warning at Delay_audio.vhd(123): used implicit default value for signal \"ENET1_TX_DATA\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 123 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1465388691422 "|Delay_audio"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ENET1_TX_EN Delay_audio.vhd(124) " "VHDL Signal Declaration warning at Delay_audio.vhd(124): used implicit default value for signal \"ENET1_TX_EN\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 124 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1465388691422 "|Delay_audio"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ENET1_TX_ER Delay_audio.vhd(125) " "VHDL Signal Declaration warning at Delay_audio.vhd(125): used implicit default value for signal \"ENET1_TX_ER\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 125 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1465388691422 "|Delay_audio"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "TD_RESET_N Delay_audio.vhd(131) " "VHDL Signal Declaration warning at Delay_audio.vhd(131): used implicit default value for signal \"TD_RESET_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 131 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1465388691422 "|Delay_audio"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "OTG_ADDR Delay_audio.vhd(135) " "VHDL Signal Declaration warning at Delay_audio.vhd(135): used implicit default value for signal \"OTG_ADDR\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 135 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1465388691422 "|Delay_audio"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "OTG_CS_N Delay_audio.vhd(136) " "VHDL Signal Declaration warning at Delay_audio.vhd(136): used implicit default value for signal \"OTG_CS_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 136 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1465388691422 "|Delay_audio"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "OTG_DACK_N Delay_audio.vhd(137) " "VHDL Signal Declaration warning at Delay_audio.vhd(137): used implicit default value for signal \"OTG_DACK_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 137 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1465388691422 "|Delay_audio"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "OTG_RD_N Delay_audio.vhd(143) " "VHDL Signal Declaration warning at Delay_audio.vhd(143): used implicit default value for signal \"OTG_RD_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 143 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1465388691422 "|Delay_audio"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "OTG_RST_N Delay_audio.vhd(144) " "VHDL Signal Declaration warning at Delay_audio.vhd(144): used implicit default value for signal \"OTG_RST_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 144 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1465388691422 "|Delay_audio"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "OTG_WE_N Delay_audio.vhd(145) " "VHDL Signal Declaration warning at Delay_audio.vhd(145): used implicit default value for signal \"OTG_WE_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 145 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1465388691422 "|Delay_audio"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_ADDR Delay_audio.vhd(151) " "VHDL Signal Declaration warning at Delay_audio.vhd(151): used implicit default value for signal \"DRAM_ADDR\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 151 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1465388691423 "|Delay_audio"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_BA Delay_audio.vhd(152) " "VHDL Signal Declaration warning at Delay_audio.vhd(152): used implicit default value for signal \"DRAM_BA\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 152 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1465388691423 "|Delay_audio"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_CAS_N Delay_audio.vhd(153) " "VHDL Signal Declaration warning at Delay_audio.vhd(153): used implicit default value for signal \"DRAM_CAS_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 153 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1465388691423 "|Delay_audio"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_CKE Delay_audio.vhd(154) " "VHDL Signal Declaration warning at Delay_audio.vhd(154): used implicit default value for signal \"DRAM_CKE\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 154 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1465388691423 "|Delay_audio"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_CLK Delay_audio.vhd(155) " "VHDL Signal Declaration warning at Delay_audio.vhd(155): used implicit default value for signal \"DRAM_CLK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 155 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1465388691423 "|Delay_audio"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_CS_N Delay_audio.vhd(156) " "VHDL Signal Declaration warning at Delay_audio.vhd(156): used implicit default value for signal \"DRAM_CS_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 156 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1465388691423 "|Delay_audio"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_DQM Delay_audio.vhd(158) " "VHDL Signal Declaration warning at Delay_audio.vhd(158): used implicit default value for signal \"DRAM_DQM\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 158 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1465388691423 "|Delay_audio"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_RAS_N Delay_audio.vhd(159) " "VHDL Signal Declaration warning at Delay_audio.vhd(159): used implicit default value for signal \"DRAM_RAS_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 159 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1465388691423 "|Delay_audio"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_WE_N Delay_audio.vhd(160) " "VHDL Signal Declaration warning at Delay_audio.vhd(160): used implicit default value for signal \"DRAM_WE_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 160 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1465388691423 "|Delay_audio"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SRAM_ADDR Delay_audio.vhd(163) " "VHDL Signal Declaration warning at Delay_audio.vhd(163): used implicit default value for signal \"SRAM_ADDR\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 163 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1465388691423 "|Delay_audio"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SRAM_CE_N Delay_audio.vhd(164) " "VHDL Signal Declaration warning at Delay_audio.vhd(164): used implicit default value for signal \"SRAM_CE_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 164 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1465388691423 "|Delay_audio"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SRAM_LB_N Delay_audio.vhd(166) " "VHDL Signal Declaration warning at Delay_audio.vhd(166): used implicit default value for signal \"SRAM_LB_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 166 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1465388691423 "|Delay_audio"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SRAM_OE_N Delay_audio.vhd(167) " "VHDL Signal Declaration warning at Delay_audio.vhd(167): used implicit default value for signal \"SRAM_OE_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 167 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1465388691423 "|Delay_audio"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SRAM_UB_N Delay_audio.vhd(168) " "VHDL Signal Declaration warning at Delay_audio.vhd(168): used implicit default value for signal \"SRAM_UB_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 168 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1465388691423 "|Delay_audio"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SRAM_WE_N Delay_audio.vhd(169) " "VHDL Signal Declaration warning at Delay_audio.vhd(169): used implicit default value for signal \"SRAM_WE_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 169 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1465388691423 "|Delay_audio"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "FL_ADDR Delay_audio.vhd(172) " "VHDL Signal Declaration warning at Delay_audio.vhd(172): used implicit default value for signal \"FL_ADDR\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 172 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1465388691423 "|Delay_audio"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "FL_CE_N Delay_audio.vhd(173) " "VHDL Signal Declaration warning at Delay_audio.vhd(173): used implicit default value for signal \"FL_CE_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 173 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1465388691424 "|Delay_audio"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "FL_OE_N Delay_audio.vhd(175) " "VHDL Signal Declaration warning at Delay_audio.vhd(175): used implicit default value for signal \"FL_OE_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 175 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1465388691424 "|Delay_audio"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "FL_RST_N Delay_audio.vhd(176) " "VHDL Signal Declaration warning at Delay_audio.vhd(176): used implicit default value for signal \"FL_RST_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 176 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1465388691424 "|Delay_audio"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "FL_WE_N Delay_audio.vhd(178) " "VHDL Signal Declaration warning at Delay_audio.vhd(178): used implicit default value for signal \"FL_WE_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 178 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1465388691424 "|Delay_audio"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "FL_WP_N Delay_audio.vhd(179) " "VHDL Signal Declaration warning at Delay_audio.vhd(179): used implicit default value for signal \"FL_WP_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 179 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1465388691424 "|Delay_audio"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DISPLAY7SEG DISPLAY7SEG:INST_DISP0 " "Elaborating entity \"DISPLAY7SEG\" for hierarchy \"DISPLAY7SEG:INST_DISP0\"" {  } { { "Delay_audio.vhd" "INST_DISP0" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1465388691426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TESTE_LCD TESTE_LCD:INST_TESTE_LCD " "Elaborating entity \"TESTE_LCD\" for hierarchy \"TESTE_LCD:INST_TESTE_LCD\"" {  } { { "Delay_audio.vhd" "INST_TESTE_LCD" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 359 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1465388691434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_CONTROLADOR TESTE_LCD:INST_TESTE_LCD\|LCD_CONTROLADOR:LCDINST " "Elaborating entity \"LCD_CONTROLADOR\" for hierarchy \"TESTE_LCD:INST_TESTE_LCD\|LCD_CONTROLADOR:LCDINST\"" {  } { { "TESTE_LCD.vhd" "LCDINST" { Text "D:/Henrique/VHDL_Projects/Delay_audio/TESTE_LCD.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1465388691438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RESET_DELAY RESET_DELAY:INST_DELAY_RESET " "Elaborating entity \"RESET_DELAY\" for hierarchy \"RESET_DELAY:INST_DELAY_RESET\"" {  } { { "Delay_audio.vhd" "INST_DELAY_RESET" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 372 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1465388691441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL1 PLL1:PLL1_inst " "Elaborating entity \"PLL1\" for hierarchy \"PLL1:PLL1_inst\"" {  } { { "Delay_audio.vhd" "PLL1_inst" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 379 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1465388691443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll PLL1:PLL1_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"PLL1:PLL1_inst\|altpll:altpll_component\"" {  } { { "PLL1.vhd" "altpll_component" { Text "D:/Henrique/VHDL_Projects/Delay_audio/PLL1.vhd" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1465388691539 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL1:PLL1_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"PLL1:PLL1_inst\|altpll:altpll_component\"" {  } { { "PLL1.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/PLL1.vhd" 140 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1465388691546 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL1:PLL1_inst\|altpll:altpll_component " "Instantiated megafunction \"PLL1:PLL1_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1465388691547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 25 " "Parameter \"clk0_divide_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1465388691547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1465388691547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 6 " "Parameter \"clk0_multiply_by\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1465388691547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1465388691547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1465388691547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1465388691547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1465388691547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=PLL1 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=PLL1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1465388691547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1465388691547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1465388691547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1465388691547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1465388691547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1465388691547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1465388691547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1465388691547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1465388691547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1465388691547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1465388691547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1465388691547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1465388691547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1465388691547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1465388691547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1465388691547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1465388691547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1465388691547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1465388691547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1465388691547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1465388691547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1465388691547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1465388691547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1465388691547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1465388691547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1465388691547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1465388691547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1465388691547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1465388691547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1465388691547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1465388691547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1465388691547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1465388691547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1465388691547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1465388691547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1465388691547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1465388691547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1465388691547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1465388691547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1465388691547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1465388691547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1465388691547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1465388691547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1465388691547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1465388691547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1465388691547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1465388691547 ""}  } { { "PLL1.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/PLL1.vhd" 140 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1465388691547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll1_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll1_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL1_altpll " "Found entity 1: PLL1_altpll" {  } { { "db/pll1_altpll.v" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/db/pll1_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1465388691657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1465388691657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL1_altpll PLL1:PLL1_inst\|altpll:altpll_component\|PLL1_altpll:auto_generated " "Elaborating entity \"PLL1_altpll\" for hierarchy \"PLL1:PLL1_inst\|altpll:altpll_component\|PLL1_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/12.0/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1465388691658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL2 PLL2:PLL2_inst " "Elaborating entity \"PLL2\" for hierarchy \"PLL2:PLL2_inst\"" {  } { { "Delay_audio.vhd" "PLL2_inst" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 386 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1465388691662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll PLL2:PLL2_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"PLL2:PLL2_inst\|altpll:altpll_component\"" {  } { { "PLL2.vhd" "altpll_component" { Text "D:/Henrique/VHDL_Projects/Delay_audio/PLL2.vhd" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1465388691684 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL2:PLL2_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"PLL2:PLL2_inst\|altpll:altpll_component\"" {  } { { "PLL2.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/PLL2.vhd" 140 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1465388691692 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL2:PLL2_inst\|altpll:altpll_component " "Instantiated megafunction \"PLL2:PLL2_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1465388691693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2500 " "Parameter \"clk0_divide_by\" = \"2500\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1465388691693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1465388691693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1465388691693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1465388691693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1465388691693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1465388691693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1465388691693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=PLL2 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=PLL2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1465388691693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1465388691693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1465388691693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1465388691693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1465388691693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1465388691693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1465388691693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1465388691693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1465388691693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1465388691693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1465388691693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1465388691693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1465388691693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1465388691693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1465388691693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1465388691693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1465388691693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1465388691693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1465388691693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1465388691693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1465388691693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1465388691693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1465388691693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1465388691693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1465388691693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1465388691693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1465388691693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1465388691693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1465388691693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1465388691693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1465388691693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1465388691693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1465388691693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1465388691693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1465388691693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1465388691693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1465388691693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1465388691693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1465388691693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1465388691693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1465388691693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1465388691693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1465388691693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1465388691693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1465388691693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1465388691693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1465388691693 ""}  } { { "PLL2.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/PLL2.vhd" 140 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1465388691693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll2_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll2_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL2_altpll " "Found entity 1: PLL2_altpll" {  } { { "db/pll2_altpll.v" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/db/pll2_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1465388691778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1465388691778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL2_altpll PLL2:PLL2_inst\|altpll:altpll_component\|PLL2_altpll:auto_generated " "Elaborating entity \"PLL2_altpll\" for hierarchy \"PLL2:PLL2_inst\|altpll:altpll_component\|PLL2_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/12.0/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1465388691779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_codec_controller audio_codec_controller:AUDIO_CODEC_INST " "Elaborating entity \"audio_codec_controller\" for hierarchy \"audio_codec_controller:AUDIO_CODEC_INST\"" {  } { { "Delay_audio.vhd" "AUDIO_CODEC_INST" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 395 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1465388691782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_Controller audio_codec_controller:AUDIO_CODEC_INST\|I2C_Controller:i2cController " "Elaborating entity \"I2C_Controller\" for hierarchy \"audio_codec_controller:AUDIO_CODEC_INST\|I2C_Controller:i2cController\"" {  } { { "audio_codec_controller.vhd" "i2cController" { Text "D:/Henrique/VHDL_Projects/Delay_audio/audio_codec_controller.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1465388691785 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DELAY I2C_Controller.vhd(36) " "Verilog HDL or VHDL warning at I2C_Controller.vhd(36): object \"DELAY\" assigned a value but never read" {  } { { "I2C_Controller.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/I2C_Controller.vhd" 36 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1465388691789 "|Delay_audio|audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SD_COUNTER_REG I2C_Controller.vhd(53) " "VHDL Process Statement warning at I2C_Controller.vhd(53): signal \"SD_COUNTER_REG\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "I2C_Controller.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/I2C_Controller.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1465388691789 "|Delay_audio|audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SCLK I2C_Controller.vhd(56) " "VHDL Process Statement warning at I2C_Controller.vhd(56): signal \"SCLK\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "I2C_Controller.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/I2C_Controller.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1465388691789 "|Delay_audio|audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SDO_REG I2C_Controller.vhd(59) " "VHDL Process Statement warning at I2C_Controller.vhd(59): signal \"SDO_REG\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "I2C_Controller.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/I2C_Controller.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1465388691789 "|Delay_audio|audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "I2C_DATA I2C_Controller.vhd(92) " "VHDL Process Statement warning at I2C_Controller.vhd(92): signal \"I2C_DATA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "I2C_Controller.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/I2C_Controller.vhd" 92 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1465388691789 "|Delay_audio|audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "delayCounter audio_codec_controller:AUDIO_CODEC_INST\|delayCounter:adcDacControllerStartDelay " "Elaborating entity \"delayCounter\" for hierarchy \"audio_codec_controller:AUDIO_CODEC_INST\|delayCounter:adcDacControllerStartDelay\"" {  } { { "audio_codec_controller.vhd" "adcDacControllerStartDelay" { Text "D:/Henrique/VHDL_Projects/Delay_audio/audio_codec_controller.vhd" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1465388691790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controla_delay Controla_delay:Delay_aud " "Elaborating entity \"Controla_delay\" for hierarchy \"Controla_delay:Delay_aud\"" {  } { { "Delay_audio.vhd" "Delay_aud" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 439 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1465388691792 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Range_v Controla_delay.vhd(88) " "VHDL Process Statement warning at Controla_delay.vhd(88): signal \"Range_v\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Controla_delay.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Controla_delay.vhd" 88 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1465388691811 "|Delay_audio|Controla_delay:Delay_aud"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIFO_test Controla_delay:Delay_aud\|FIFO_test:MemFIFO " "Elaborating entity \"FIFO_test\" for hierarchy \"Controla_delay:Delay_aud\|FIFO_test:MemFIFO\"" {  } { { "Controla_delay.vhd" "MemFIFO" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Controla_delay.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1465388691812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo Controla_delay:Delay_aud\|FIFO_test:MemFIFO\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"Controla_delay:Delay_aud\|FIFO_test:MemFIFO\|scfifo:scfifo_component\"" {  } { { "FIFO_test.vhd" "scfifo_component" { Text "D:/Henrique/VHDL_Projects/Delay_audio/FIFO_test.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1465388691892 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Controla_delay:Delay_aud\|FIFO_test:MemFIFO\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"Controla_delay:Delay_aud\|FIFO_test:MemFIFO\|scfifo:scfifo_component\"" {  } { { "FIFO_test.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/FIFO_test.vhd" 97 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1465388691893 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Controla_delay:Delay_aud\|FIFO_test:MemFIFO\|scfifo:scfifo_component " "Instantiated megafunction \"Controla_delay:Delay_aud\|FIFO_test:MemFIFO\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1465388691894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1465388691894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 131072 " "Parameter \"lpm_numwords\" = \"131072\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1465388691894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1465388691894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1465388691894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 26 " "Parameter \"lpm_width\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1465388691894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 17 " "Parameter \"lpm_widthu\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1465388691894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1465388691894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1465388691894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1465388691894 ""}  } { { "FIFO_test.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/FIFO_test.vhd" 97 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1465388691894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_ut31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_ut31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_ut31 " "Found entity 1: scfifo_ut31" {  } { { "db/scfifo_ut31.tdf" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/db/scfifo_ut31.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1465388691978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1465388691978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_ut31 Controla_delay:Delay_aud\|FIFO_test:MemFIFO\|scfifo:scfifo_component\|scfifo_ut31:auto_generated " "Elaborating entity \"scfifo_ut31\" for hierarchy \"Controla_delay:Delay_aud\|FIFO_test:MemFIFO\|scfifo:scfifo_component\|scfifo_ut31:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/12.0/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1465388691978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_5441.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_5441.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_5441 " "Found entity 1: a_dpfifo_5441" {  } { { "db/a_dpfifo_5441.tdf" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/db/a_dpfifo_5441.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1465388691993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1465388691993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_5441 Controla_delay:Delay_aud\|FIFO_test:MemFIFO\|scfifo:scfifo_component\|scfifo_ut31:auto_generated\|a_dpfifo_5441:dpfifo " "Elaborating entity \"a_dpfifo_5441\" for hierarchy \"Controla_delay:Delay_aud\|FIFO_test:MemFIFO\|scfifo:scfifo_component\|scfifo_ut31:auto_generated\|a_dpfifo_5441:dpfifo\"" {  } { { "db/scfifo_ut31.tdf" "dpfifo" { Text "D:/Henrique/VHDL_Projects/Delay_audio/db/scfifo_ut31.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1465388691994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_1ef.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_1ef.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_1ef " "Found entity 1: a_fefifo_1ef" {  } { { "db/a_fefifo_1ef.tdf" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/db/a_fefifo_1ef.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1465388692008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1465388692008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_1ef Controla_delay:Delay_aud\|FIFO_test:MemFIFO\|scfifo:scfifo_component\|scfifo_ut31:auto_generated\|a_dpfifo_5441:dpfifo\|a_fefifo_1ef:fifo_state " "Elaborating entity \"a_fefifo_1ef\" for hierarchy \"Controla_delay:Delay_aud\|FIFO_test:MemFIFO\|scfifo:scfifo_component\|scfifo_ut31:auto_generated\|a_dpfifo_5441:dpfifo\|a_fefifo_1ef:fifo_state\"" {  } { { "db/a_dpfifo_5441.tdf" "fifo_state" { Text "D:/Henrique/VHDL_Projects/Delay_audio/db/a_dpfifo_5441.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1465388692009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vp7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vp7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vp7 " "Found entity 1: cntr_vp7" {  } { { "db/cntr_vp7.tdf" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/db/cntr_vp7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1465388692092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1465388692092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vp7 Controla_delay:Delay_aud\|FIFO_test:MemFIFO\|scfifo:scfifo_component\|scfifo_ut31:auto_generated\|a_dpfifo_5441:dpfifo\|a_fefifo_1ef:fifo_state\|cntr_vp7:count_usedw " "Elaborating entity \"cntr_vp7\" for hierarchy \"Controla_delay:Delay_aud\|FIFO_test:MemFIFO\|scfifo:scfifo_component\|scfifo_ut31:auto_generated\|a_dpfifo_5441:dpfifo\|a_fefifo_1ef:fifo_state\|cntr_vp7:count_usedw\"" {  } { { "db/a_fefifo_1ef.tdf" "count_usedw" { Text "D:/Henrique/VHDL_Projects/Delay_audio/db/a_fefifo_1ef.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1465388692093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_4a11.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_4a11.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_4a11 " "Found entity 1: dpram_4a11" {  } { { "db/dpram_4a11.tdf" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/db/dpram_4a11.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1465388692177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1465388692177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_4a11 Controla_delay:Delay_aud\|FIFO_test:MemFIFO\|scfifo:scfifo_component\|scfifo_ut31:auto_generated\|a_dpfifo_5441:dpfifo\|dpram_4a11:FIFOram " "Elaborating entity \"dpram_4a11\" for hierarchy \"Controla_delay:Delay_aud\|FIFO_test:MemFIFO\|scfifo:scfifo_component\|scfifo_ut31:auto_generated\|a_dpfifo_5441:dpfifo\|dpram_4a11:FIFOram\"" {  } { { "db/a_dpfifo_5441.tdf" "FIFOram" { Text "D:/Henrique/VHDL_Projects/Delay_audio/db/a_dpfifo_5441.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1465388692178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_07k1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_07k1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_07k1 " "Found entity 1: altsyncram_07k1" {  } { { "db/altsyncram_07k1.tdf" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/db/altsyncram_07k1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1465388692543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1465388692543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_07k1 Controla_delay:Delay_aud\|FIFO_test:MemFIFO\|scfifo:scfifo_component\|scfifo_ut31:auto_generated\|a_dpfifo_5441:dpfifo\|dpram_4a11:FIFOram\|altsyncram_07k1:altsyncram1 " "Elaborating entity \"altsyncram_07k1\" for hierarchy \"Controla_delay:Delay_aud\|FIFO_test:MemFIFO\|scfifo:scfifo_component\|scfifo_ut31:auto_generated\|a_dpfifo_5441:dpfifo\|dpram_4a11:FIFOram\|altsyncram_07k1:altsyncram1\"" {  } { { "db/dpram_4a11.tdf" "altsyncram1" { Text "D:/Henrique/VHDL_Projects/Delay_audio/db/dpram_4a11.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1465388692544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_2a7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_2a7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_2a7 " "Found entity 1: decode_2a7" {  } { { "db/decode_2a7.tdf" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/db/decode_2a7.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1465388692650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1465388692650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_2a7 Controla_delay:Delay_aud\|FIFO_test:MemFIFO\|scfifo:scfifo_component\|scfifo_ut31:auto_generated\|a_dpfifo_5441:dpfifo\|dpram_4a11:FIFOram\|altsyncram_07k1:altsyncram1\|decode_2a7:decode3 " "Elaborating entity \"decode_2a7\" for hierarchy \"Controla_delay:Delay_aud\|FIFO_test:MemFIFO\|scfifo:scfifo_component\|scfifo_ut31:auto_generated\|a_dpfifo_5441:dpfifo\|dpram_4a11:FIFOram\|altsyncram_07k1:altsyncram1\|decode_2a7:decode3\"" {  } { { "db/altsyncram_07k1.tdf" "decode3" { Text "D:/Henrique/VHDL_Projects/Delay_audio/db/altsyncram_07k1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1465388692650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_268.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_268.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_268 " "Found entity 1: mux_268" {  } { { "db/mux_268.tdf" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/db/mux_268.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1465388692768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1465388692768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_268 Controla_delay:Delay_aud\|FIFO_test:MemFIFO\|scfifo:scfifo_component\|scfifo_ut31:auto_generated\|a_dpfifo_5441:dpfifo\|dpram_4a11:FIFOram\|altsyncram_07k1:altsyncram1\|mux_268:mux4 " "Elaborating entity \"mux_268\" for hierarchy \"Controla_delay:Delay_aud\|FIFO_test:MemFIFO\|scfifo:scfifo_component\|scfifo_ut31:auto_generated\|a_dpfifo_5441:dpfifo\|dpram_4a11:FIFOram\|altsyncram_07k1:altsyncram1\|mux_268:mux4\"" {  } { { "db/altsyncram_07k1.tdf" "mux4" { Text "D:/Henrique/VHDL_Projects/Delay_audio/db/altsyncram_07k1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1465388692769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jpb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jpb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jpb " "Found entity 1: cntr_jpb" {  } { { "db/cntr_jpb.tdf" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/db/cntr_jpb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1465388692856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1465388692856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jpb Controla_delay:Delay_aud\|FIFO_test:MemFIFO\|scfifo:scfifo_component\|scfifo_ut31:auto_generated\|a_dpfifo_5441:dpfifo\|cntr_jpb:rd_ptr_count " "Elaborating entity \"cntr_jpb\" for hierarchy \"Controla_delay:Delay_aud\|FIFO_test:MemFIFO\|scfifo:scfifo_component\|scfifo_ut31:auto_generated\|a_dpfifo_5441:dpfifo\|cntr_jpb:rd_ptr_count\"" {  } { { "db/a_dpfifo_5441.tdf" "rd_ptr_count" { Text "D:/Henrique/VHDL_Projects/Delay_audio/db/a_dpfifo_5441.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1465388692857 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Controla_delay:Delay_aud\|FIFO_test:MemFIFO\|scfifo:scfifo_component\|scfifo_ut31:auto_generated\|a_dpfifo_5441:dpfifo\|dpram_4a11:FIFOram\|altsyncram_07k1:altsyncram1\|ram_block2a13 " "Synthesized away node \"Controla_delay:Delay_aud\|FIFO_test:MemFIFO\|scfifo:scfifo_component\|scfifo_ut31:auto_generated\|a_dpfifo_5441:dpfifo\|dpram_4a11:FIFOram\|altsyncram_07k1:altsyncram1\|ram_block2a13\"" {  } { { "db/altsyncram_07k1.tdf" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/db/altsyncram_07k1.tdf" 437 2 0 } } { "db/dpram_4a11.tdf" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/db/dpram_4a11.tdf" 36 2 0 } } { "db/a_dpfifo_5441.tdf" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/db/a_dpfifo_5441.tdf" 42 2 0 } } { "db/scfifo_ut31.tdf" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/db/scfifo_ut31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "FIFO_test.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/FIFO_test.vhd" 97 0 0 } } { "Controla_delay.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Controla_delay.vhd" 59 0 0 } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 439 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1465388693255 "|Delay_audio|Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Controla_delay:Delay_aud\|FIFO_test:MemFIFO\|scfifo:scfifo_component\|scfifo_ut31:auto_generated\|a_dpfifo_5441:dpfifo\|dpram_4a11:FIFOram\|altsyncram_07k1:altsyncram1\|ram_block2a39 " "Synthesized away node \"Controla_delay:Delay_aud\|FIFO_test:MemFIFO\|scfifo:scfifo_component\|scfifo_ut31:auto_generated\|a_dpfifo_5441:dpfifo\|dpram_4a11:FIFOram\|altsyncram_07k1:altsyncram1\|ram_block2a39\"" {  } { { "db/altsyncram_07k1.tdf" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/db/altsyncram_07k1.tdf" 1217 2 0 } } { "db/dpram_4a11.tdf" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/db/dpram_4a11.tdf" 36 2 0 } } { "db/a_dpfifo_5441.tdf" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/db/a_dpfifo_5441.tdf" 42 2 0 } } { "db/scfifo_ut31.tdf" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/db/scfifo_ut31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "FIFO_test.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/FIFO_test.vhd" 97 0 0 } } { "Controla_delay.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Controla_delay.vhd" 59 0 0 } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 439 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1465388693255 "|Delay_audio|Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Controla_delay:Delay_aud\|FIFO_test:MemFIFO\|scfifo:scfifo_component\|scfifo_ut31:auto_generated\|a_dpfifo_5441:dpfifo\|dpram_4a11:FIFOram\|altsyncram_07k1:altsyncram1\|ram_block2a65 " "Synthesized away node \"Controla_delay:Delay_aud\|FIFO_test:MemFIFO\|scfifo:scfifo_component\|scfifo_ut31:auto_generated\|a_dpfifo_5441:dpfifo\|dpram_4a11:FIFOram\|altsyncram_07k1:altsyncram1\|ram_block2a65\"" {  } { { "db/altsyncram_07k1.tdf" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/db/altsyncram_07k1.tdf" 1997 2 0 } } { "db/dpram_4a11.tdf" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/db/dpram_4a11.tdf" 36 2 0 } } { "db/a_dpfifo_5441.tdf" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/db/a_dpfifo_5441.tdf" 42 2 0 } } { "db/scfifo_ut31.tdf" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/db/scfifo_ut31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "FIFO_test.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/FIFO_test.vhd" 97 0 0 } } { "Controla_delay.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Controla_delay.vhd" 59 0 0 } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 439 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1465388693255 "|Delay_audio|Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a65"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Controla_delay:Delay_aud\|FIFO_test:MemFIFO\|scfifo:scfifo_component\|scfifo_ut31:auto_generated\|a_dpfifo_5441:dpfifo\|dpram_4a11:FIFOram\|altsyncram_07k1:altsyncram1\|ram_block2a91 " "Synthesized away node \"Controla_delay:Delay_aud\|FIFO_test:MemFIFO\|scfifo:scfifo_component\|scfifo_ut31:auto_generated\|a_dpfifo_5441:dpfifo\|dpram_4a11:FIFOram\|altsyncram_07k1:altsyncram1\|ram_block2a91\"" {  } { { "db/altsyncram_07k1.tdf" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/db/altsyncram_07k1.tdf" 2777 2 0 } } { "db/dpram_4a11.tdf" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/db/dpram_4a11.tdf" 36 2 0 } } { "db/a_dpfifo_5441.tdf" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/db/a_dpfifo_5441.tdf" 42 2 0 } } { "db/scfifo_ut31.tdf" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/db/scfifo_ut31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "FIFO_test.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/FIFO_test.vhd" 97 0 0 } } { "Controla_delay.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Controla_delay.vhd" 59 0 0 } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 439 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1465388693255 "|Delay_audio|Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a91"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Controla_delay:Delay_aud\|FIFO_test:MemFIFO\|scfifo:scfifo_component\|scfifo_ut31:auto_generated\|a_dpfifo_5441:dpfifo\|dpram_4a11:FIFOram\|altsyncram_07k1:altsyncram1\|ram_block2a117 " "Synthesized away node \"Controla_delay:Delay_aud\|FIFO_test:MemFIFO\|scfifo:scfifo_component\|scfifo_ut31:auto_generated\|a_dpfifo_5441:dpfifo\|dpram_4a11:FIFOram\|altsyncram_07k1:altsyncram1\|ram_block2a117\"" {  } { { "db/altsyncram_07k1.tdf" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/db/altsyncram_07k1.tdf" 3557 2 0 } } { "db/dpram_4a11.tdf" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/db/dpram_4a11.tdf" 36 2 0 } } { "db/a_dpfifo_5441.tdf" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/db/a_dpfifo_5441.tdf" 42 2 0 } } { "db/scfifo_ut31.tdf" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/db/scfifo_ut31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "FIFO_test.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/FIFO_test.vhd" 97 0 0 } } { "Controla_delay.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Controla_delay.vhd" 59 0 0 } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 439 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1465388693255 "|Delay_audio|Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a117"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Controla_delay:Delay_aud\|FIFO_test:MemFIFO\|scfifo:scfifo_component\|scfifo_ut31:auto_generated\|a_dpfifo_5441:dpfifo\|dpram_4a11:FIFOram\|altsyncram_07k1:altsyncram1\|ram_block2a143 " "Synthesized away node \"Controla_delay:Delay_aud\|FIFO_test:MemFIFO\|scfifo:scfifo_component\|scfifo_ut31:auto_generated\|a_dpfifo_5441:dpfifo\|dpram_4a11:FIFOram\|altsyncram_07k1:altsyncram1\|ram_block2a143\"" {  } { { "db/altsyncram_07k1.tdf" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/db/altsyncram_07k1.tdf" 4337 2 0 } } { "db/dpram_4a11.tdf" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/db/dpram_4a11.tdf" 36 2 0 } } { "db/a_dpfifo_5441.tdf" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/db/a_dpfifo_5441.tdf" 42 2 0 } } { "db/scfifo_ut31.tdf" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/db/scfifo_ut31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "FIFO_test.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/FIFO_test.vhd" 97 0 0 } } { "Controla_delay.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Controla_delay.vhd" 59 0 0 } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 439 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1465388693255 "|Delay_audio|Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a143"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Controla_delay:Delay_aud\|FIFO_test:MemFIFO\|scfifo:scfifo_component\|scfifo_ut31:auto_generated\|a_dpfifo_5441:dpfifo\|dpram_4a11:FIFOram\|altsyncram_07k1:altsyncram1\|ram_block2a169 " "Synthesized away node \"Controla_delay:Delay_aud\|FIFO_test:MemFIFO\|scfifo:scfifo_component\|scfifo_ut31:auto_generated\|a_dpfifo_5441:dpfifo\|dpram_4a11:FIFOram\|altsyncram_07k1:altsyncram1\|ram_block2a169\"" {  } { { "db/altsyncram_07k1.tdf" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/db/altsyncram_07k1.tdf" 5117 2 0 } } { "db/dpram_4a11.tdf" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/db/dpram_4a11.tdf" 36 2 0 } } { "db/a_dpfifo_5441.tdf" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/db/a_dpfifo_5441.tdf" 42 2 0 } } { "db/scfifo_ut31.tdf" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/db/scfifo_ut31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "FIFO_test.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/FIFO_test.vhd" 97 0 0 } } { "Controla_delay.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Controla_delay.vhd" 59 0 0 } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 439 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1465388693255 "|Delay_audio|Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a169"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Controla_delay:Delay_aud\|FIFO_test:MemFIFO\|scfifo:scfifo_component\|scfifo_ut31:auto_generated\|a_dpfifo_5441:dpfifo\|dpram_4a11:FIFOram\|altsyncram_07k1:altsyncram1\|ram_block2a195 " "Synthesized away node \"Controla_delay:Delay_aud\|FIFO_test:MemFIFO\|scfifo:scfifo_component\|scfifo_ut31:auto_generated\|a_dpfifo_5441:dpfifo\|dpram_4a11:FIFOram\|altsyncram_07k1:altsyncram1\|ram_block2a195\"" {  } { { "db/altsyncram_07k1.tdf" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/db/altsyncram_07k1.tdf" 5897 2 0 } } { "db/dpram_4a11.tdf" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/db/dpram_4a11.tdf" 36 2 0 } } { "db/a_dpfifo_5441.tdf" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/db/a_dpfifo_5441.tdf" 42 2 0 } } { "db/scfifo_ut31.tdf" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/db/scfifo_ut31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "FIFO_test.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/FIFO_test.vhd" 97 0 0 } } { "Controla_delay.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Controla_delay.vhd" 59 0 0 } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 439 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1465388693255 "|Delay_audio|Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a195"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Controla_delay:Delay_aud\|FIFO_test:MemFIFO\|scfifo:scfifo_component\|scfifo_ut31:auto_generated\|a_dpfifo_5441:dpfifo\|dpram_4a11:FIFOram\|altsyncram_07k1:altsyncram1\|ram_block2a221 " "Synthesized away node \"Controla_delay:Delay_aud\|FIFO_test:MemFIFO\|scfifo:scfifo_component\|scfifo_ut31:auto_generated\|a_dpfifo_5441:dpfifo\|dpram_4a11:FIFOram\|altsyncram_07k1:altsyncram1\|ram_block2a221\"" {  } { { "db/altsyncram_07k1.tdf" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/db/altsyncram_07k1.tdf" 6677 2 0 } } { "db/dpram_4a11.tdf" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/db/dpram_4a11.tdf" 36 2 0 } } { "db/a_dpfifo_5441.tdf" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/db/a_dpfifo_5441.tdf" 42 2 0 } } { "db/scfifo_ut31.tdf" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/db/scfifo_ut31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "FIFO_test.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/FIFO_test.vhd" 97 0 0 } } { "Controla_delay.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Controla_delay.vhd" 59 0 0 } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 439 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1465388693255 "|Delay_audio|Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a221"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Controla_delay:Delay_aud\|FIFO_test:MemFIFO\|scfifo:scfifo_component\|scfifo_ut31:auto_generated\|a_dpfifo_5441:dpfifo\|dpram_4a11:FIFOram\|altsyncram_07k1:altsyncram1\|ram_block2a247 " "Synthesized away node \"Controla_delay:Delay_aud\|FIFO_test:MemFIFO\|scfifo:scfifo_component\|scfifo_ut31:auto_generated\|a_dpfifo_5441:dpfifo\|dpram_4a11:FIFOram\|altsyncram_07k1:altsyncram1\|ram_block2a247\"" {  } { { "db/altsyncram_07k1.tdf" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/db/altsyncram_07k1.tdf" 7457 2 0 } } { "db/dpram_4a11.tdf" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/db/dpram_4a11.tdf" 36 2 0 } } { "db/a_dpfifo_5441.tdf" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/db/a_dpfifo_5441.tdf" 42 2 0 } } { "db/scfifo_ut31.tdf" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/db/scfifo_ut31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "FIFO_test.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/FIFO_test.vhd" 97 0 0 } } { "Controla_delay.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Controla_delay.vhd" 59 0 0 } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 439 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1465388693255 "|Delay_audio|Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a247"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Controla_delay:Delay_aud\|FIFO_test:MemFIFO\|scfifo:scfifo_component\|scfifo_ut31:auto_generated\|a_dpfifo_5441:dpfifo\|dpram_4a11:FIFOram\|altsyncram_07k1:altsyncram1\|ram_block2a273 " "Synthesized away node \"Controla_delay:Delay_aud\|FIFO_test:MemFIFO\|scfifo:scfifo_component\|scfifo_ut31:auto_generated\|a_dpfifo_5441:dpfifo\|dpram_4a11:FIFOram\|altsyncram_07k1:altsyncram1\|ram_block2a273\"" {  } { { "db/altsyncram_07k1.tdf" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/db/altsyncram_07k1.tdf" 8237 2 0 } } { "db/dpram_4a11.tdf" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/db/dpram_4a11.tdf" 36 2 0 } } { "db/a_dpfifo_5441.tdf" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/db/a_dpfifo_5441.tdf" 42 2 0 } } { "db/scfifo_ut31.tdf" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/db/scfifo_ut31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "FIFO_test.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/FIFO_test.vhd" 97 0 0 } } { "Controla_delay.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Controla_delay.vhd" 59 0 0 } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 439 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1465388693255 "|Delay_audio|Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a273"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Controla_delay:Delay_aud\|FIFO_test:MemFIFO\|scfifo:scfifo_component\|scfifo_ut31:auto_generated\|a_dpfifo_5441:dpfifo\|dpram_4a11:FIFOram\|altsyncram_07k1:altsyncram1\|ram_block2a299 " "Synthesized away node \"Controla_delay:Delay_aud\|FIFO_test:MemFIFO\|scfifo:scfifo_component\|scfifo_ut31:auto_generated\|a_dpfifo_5441:dpfifo\|dpram_4a11:FIFOram\|altsyncram_07k1:altsyncram1\|ram_block2a299\"" {  } { { "db/altsyncram_07k1.tdf" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/db/altsyncram_07k1.tdf" 9017 2 0 } } { "db/dpram_4a11.tdf" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/db/dpram_4a11.tdf" 36 2 0 } } { "db/a_dpfifo_5441.tdf" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/db/a_dpfifo_5441.tdf" 42 2 0 } } { "db/scfifo_ut31.tdf" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/db/scfifo_ut31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "FIFO_test.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/FIFO_test.vhd" 97 0 0 } } { "Controla_delay.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Controla_delay.vhd" 59 0 0 } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 439 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1465388693255 "|Delay_audio|Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a299"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Controla_delay:Delay_aud\|FIFO_test:MemFIFO\|scfifo:scfifo_component\|scfifo_ut31:auto_generated\|a_dpfifo_5441:dpfifo\|dpram_4a11:FIFOram\|altsyncram_07k1:altsyncram1\|ram_block2a325 " "Synthesized away node \"Controla_delay:Delay_aud\|FIFO_test:MemFIFO\|scfifo:scfifo_component\|scfifo_ut31:auto_generated\|a_dpfifo_5441:dpfifo\|dpram_4a11:FIFOram\|altsyncram_07k1:altsyncram1\|ram_block2a325\"" {  } { { "db/altsyncram_07k1.tdf" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/db/altsyncram_07k1.tdf" 9797 2 0 } } { "db/dpram_4a11.tdf" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/db/dpram_4a11.tdf" 36 2 0 } } { "db/a_dpfifo_5441.tdf" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/db/a_dpfifo_5441.tdf" 42 2 0 } } { "db/scfifo_ut31.tdf" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/db/scfifo_ut31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "FIFO_test.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/FIFO_test.vhd" 97 0 0 } } { "Controla_delay.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Controla_delay.vhd" 59 0 0 } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 439 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1465388693255 "|Delay_audio|Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a325"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Controla_delay:Delay_aud\|FIFO_test:MemFIFO\|scfifo:scfifo_component\|scfifo_ut31:auto_generated\|a_dpfifo_5441:dpfifo\|dpram_4a11:FIFOram\|altsyncram_07k1:altsyncram1\|ram_block2a351 " "Synthesized away node \"Controla_delay:Delay_aud\|FIFO_test:MemFIFO\|scfifo:scfifo_component\|scfifo_ut31:auto_generated\|a_dpfifo_5441:dpfifo\|dpram_4a11:FIFOram\|altsyncram_07k1:altsyncram1\|ram_block2a351\"" {  } { { "db/altsyncram_07k1.tdf" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/db/altsyncram_07k1.tdf" 10577 2 0 } } { "db/dpram_4a11.tdf" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/db/dpram_4a11.tdf" 36 2 0 } } { "db/a_dpfifo_5441.tdf" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/db/a_dpfifo_5441.tdf" 42 2 0 } } { "db/scfifo_ut31.tdf" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/db/scfifo_ut31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "FIFO_test.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/FIFO_test.vhd" 97 0 0 } } { "Controla_delay.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Controla_delay.vhd" 59 0 0 } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 439 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1465388693255 "|Delay_audio|Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a351"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Controla_delay:Delay_aud\|FIFO_test:MemFIFO\|scfifo:scfifo_component\|scfifo_ut31:auto_generated\|a_dpfifo_5441:dpfifo\|dpram_4a11:FIFOram\|altsyncram_07k1:altsyncram1\|ram_block2a377 " "Synthesized away node \"Controla_delay:Delay_aud\|FIFO_test:MemFIFO\|scfifo:scfifo_component\|scfifo_ut31:auto_generated\|a_dpfifo_5441:dpfifo\|dpram_4a11:FIFOram\|altsyncram_07k1:altsyncram1\|ram_block2a377\"" {  } { { "db/altsyncram_07k1.tdf" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/db/altsyncram_07k1.tdf" 11357 2 0 } } { "db/dpram_4a11.tdf" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/db/dpram_4a11.tdf" 36 2 0 } } { "db/a_dpfifo_5441.tdf" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/db/a_dpfifo_5441.tdf" 42 2 0 } } { "db/scfifo_ut31.tdf" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/db/scfifo_ut31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "FIFO_test.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/FIFO_test.vhd" 97 0 0 } } { "Controla_delay.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Controla_delay.vhd" 59 0 0 } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 439 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1465388693255 "|Delay_audio|Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a377"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Controla_delay:Delay_aud\|FIFO_test:MemFIFO\|scfifo:scfifo_component\|scfifo_ut31:auto_generated\|a_dpfifo_5441:dpfifo\|dpram_4a11:FIFOram\|altsyncram_07k1:altsyncram1\|ram_block2a403 " "Synthesized away node \"Controla_delay:Delay_aud\|FIFO_test:MemFIFO\|scfifo:scfifo_component\|scfifo_ut31:auto_generated\|a_dpfifo_5441:dpfifo\|dpram_4a11:FIFOram\|altsyncram_07k1:altsyncram1\|ram_block2a403\"" {  } { { "db/altsyncram_07k1.tdf" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/db/altsyncram_07k1.tdf" 12137 2 0 } } { "db/dpram_4a11.tdf" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/db/dpram_4a11.tdf" 36 2 0 } } { "db/a_dpfifo_5441.tdf" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/db/a_dpfifo_5441.tdf" 42 2 0 } } { "db/scfifo_ut31.tdf" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/db/scfifo_ut31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "FIFO_test.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/FIFO_test.vhd" 97 0 0 } } { "Controla_delay.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Controla_delay.vhd" 59 0 0 } } { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 439 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1465388693255 "|Delay_audio|Controla_delay:Delay_aud|FIFO_test:MemFIFO|scfifo:scfifo_component|scfifo_ut31:auto_generated|a_dpfifo_5441:dpfifo|dpram_4a11:FIFOram|altsyncram_07k1:altsyncram1|ram_block2a403"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "" 0 -1 1465388693255 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "" 0 -1 1465388693255 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "GPIO 0 " "Ignored assignment(s) for \"GPIO\[0\]\" because \"GPIO\" is not a bus or array" {  } { { "Delay_audio.vhd" "GPIO" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 28 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "" 0 -1 1465388696409 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "GPIO 1 " "Ignored assignment(s) for \"GPIO\[1\]\" because \"GPIO\" is not a bus or array" {  } { { "Delay_audio.vhd" "GPIO" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 28 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "" 0 -1 1465388696409 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "GPIO 2 " "Ignored assignment(s) for \"GPIO\[2\]\" because \"GPIO\" is not a bus or array" {  } { { "Delay_audio.vhd" "GPIO" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 28 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "" 0 -1 1465388696409 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "GPIO 3 " "Ignored assignment(s) for \"GPIO\[3\]\" because \"GPIO\" is not a bus or array" {  } { { "Delay_audio.vhd" "GPIO" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 28 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "" 0 -1 1465388696410 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "GPIO 4 " "Ignored assignment(s) for \"GPIO\[4\]\" because \"GPIO\" is not a bus or array" {  } { { "Delay_audio.vhd" "GPIO" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 28 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "" 0 -1 1465388696410 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "GPIO 5 " "Ignored assignment(s) for \"GPIO\[5\]\" because \"GPIO\" is not a bus or array" {  } { { "Delay_audio.vhd" "GPIO" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 28 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "" 0 -1 1465388696410 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "GPIO 6 " "Ignored assignment(s) for \"GPIO\[6\]\" because \"GPIO\" is not a bus or array" {  } { { "Delay_audio.vhd" "GPIO" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 28 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "" 0 -1 1465388696410 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "GPIO 7 " "Ignored assignment(s) for \"GPIO\[7\]\" because \"GPIO\" is not a bus or array" {  } { { "Delay_audio.vhd" "GPIO" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 28 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "" 0 -1 1465388696410 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "GPIO 8 " "Ignored assignment(s) for \"GPIO\[8\]\" because \"GPIO\" is not a bus or array" {  } { { "Delay_audio.vhd" "GPIO" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 28 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "" 0 -1 1465388696410 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "GPIO 9 " "Ignored assignment(s) for \"GPIO\[9\]\" because \"GPIO\" is not a bus or array" {  } { { "Delay_audio.vhd" "GPIO" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 28 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "" 0 -1 1465388696410 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "GPIO 10 " "Ignored assignment(s) for \"GPIO\[10\]\" because \"GPIO\" is not a bus or array" {  } { { "Delay_audio.vhd" "GPIO" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 28 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "" 0 -1 1465388696410 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "GPIO 11 " "Ignored assignment(s) for \"GPIO\[11\]\" because \"GPIO\" is not a bus or array" {  } { { "Delay_audio.vhd" "GPIO" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 28 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "" 0 -1 1465388696410 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "GPIO 12 " "Ignored assignment(s) for \"GPIO\[12\]\" because \"GPIO\" is not a bus or array" {  } { { "Delay_audio.vhd" "GPIO" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 28 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "" 0 -1 1465388696410 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "GPIO 13 " "Ignored assignment(s) for \"GPIO\[13\]\" because \"GPIO\" is not a bus or array" {  } { { "Delay_audio.vhd" "GPIO" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 28 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "" 0 -1 1465388696410 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "GPIO 14 " "Ignored assignment(s) for \"GPIO\[14\]\" because \"GPIO\" is not a bus or array" {  } { { "Delay_audio.vhd" "GPIO" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 28 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "" 0 -1 1465388696411 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "GPIO 15 " "Ignored assignment(s) for \"GPIO\[15\]\" because \"GPIO\" is not a bus or array" {  } { { "Delay_audio.vhd" "GPIO" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 28 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "" 0 -1 1465388696411 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "GPIO 16 " "Ignored assignment(s) for \"GPIO\[16\]\" because \"GPIO\" is not a bus or array" {  } { { "Delay_audio.vhd" "GPIO" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 28 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "" 0 -1 1465388696411 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "GPIO 17 " "Ignored assignment(s) for \"GPIO\[17\]\" because \"GPIO\" is not a bus or array" {  } { { "Delay_audio.vhd" "GPIO" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 28 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "" 0 -1 1465388696411 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "GPIO 18 " "Ignored assignment(s) for \"GPIO\[18\]\" because \"GPIO\" is not a bus or array" {  } { { "Delay_audio.vhd" "GPIO" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 28 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "" 0 -1 1465388696411 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "GPIO 19 " "Ignored assignment(s) for \"GPIO\[19\]\" because \"GPIO\" is not a bus or array" {  } { { "Delay_audio.vhd" "GPIO" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 28 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "" 0 -1 1465388696411 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "GPIO 20 " "Ignored assignment(s) for \"GPIO\[20\]\" because \"GPIO\" is not a bus or array" {  } { { "Delay_audio.vhd" "GPIO" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 28 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "" 0 -1 1465388696411 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "GPIO 21 " "Ignored assignment(s) for \"GPIO\[21\]\" because \"GPIO\" is not a bus or array" {  } { { "Delay_audio.vhd" "GPIO" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 28 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "" 0 -1 1465388696411 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "GPIO 22 " "Ignored assignment(s) for \"GPIO\[22\]\" because \"GPIO\" is not a bus or array" {  } { { "Delay_audio.vhd" "GPIO" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 28 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "" 0 -1 1465388696411 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "GPIO 23 " "Ignored assignment(s) for \"GPIO\[23\]\" because \"GPIO\" is not a bus or array" {  } { { "Delay_audio.vhd" "GPIO" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 28 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "" 0 -1 1465388696411 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "GPIO 24 " "Ignored assignment(s) for \"GPIO\[24\]\" because \"GPIO\" is not a bus or array" {  } { { "Delay_audio.vhd" "GPIO" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 28 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "" 0 -1 1465388696411 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "GPIO 25 " "Ignored assignment(s) for \"GPIO\[25\]\" because \"GPIO\" is not a bus or array" {  } { { "Delay_audio.vhd" "GPIO" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 28 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "" 0 -1 1465388696411 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "GPIO 26 " "Ignored assignment(s) for \"GPIO\[26\]\" because \"GPIO\" is not a bus or array" {  } { { "Delay_audio.vhd" "GPIO" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 28 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "" 0 -1 1465388696412 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "GPIO 27 " "Ignored assignment(s) for \"GPIO\[27\]\" because \"GPIO\" is not a bus or array" {  } { { "Delay_audio.vhd" "GPIO" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 28 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "" 0 -1 1465388696412 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "GPIO 28 " "Ignored assignment(s) for \"GPIO\[28\]\" because \"GPIO\" is not a bus or array" {  } { { "Delay_audio.vhd" "GPIO" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 28 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "" 0 -1 1465388696412 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "GPIO 29 " "Ignored assignment(s) for \"GPIO\[29\]\" because \"GPIO\" is not a bus or array" {  } { { "Delay_audio.vhd" "GPIO" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 28 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "" 0 -1 1465388696412 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "GPIO 30 " "Ignored assignment(s) for \"GPIO\[30\]\" because \"GPIO\" is not a bus or array" {  } { { "Delay_audio.vhd" "GPIO" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 28 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "" 0 -1 1465388696412 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "GPIO 31 " "Ignored assignment(s) for \"GPIO\[31\]\" because \"GPIO\" is not a bus or array" {  } { { "Delay_audio.vhd" "GPIO" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 28 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "" 0 -1 1465388696412 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "GPIO 32 " "Ignored assignment(s) for \"GPIO\[32\]\" because \"GPIO\" is not a bus or array" {  } { { "Delay_audio.vhd" "GPIO" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 28 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "" 0 -1 1465388696412 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "GPIO 33 " "Ignored assignment(s) for \"GPIO\[33\]\" because \"GPIO\" is not a bus or array" {  } { { "Delay_audio.vhd" "GPIO" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 28 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "" 0 -1 1465388696412 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "GPIO 34 " "Ignored assignment(s) for \"GPIO\[34\]\" because \"GPIO\" is not a bus or array" {  } { { "Delay_audio.vhd" "GPIO" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 28 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "" 0 -1 1465388696412 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "GPIO 35 " "Ignored assignment(s) for \"GPIO\[35\]\" because \"GPIO\" is not a bus or array" {  } { { "Delay_audio.vhd" "GPIO" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 28 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "" 0 -1 1465388696412 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1 1465388696511 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[0\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[0\]\" and its non-tri-state driver." {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 43 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1465388696642 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[1\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[1\]\" and its non-tri-state driver." {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 43 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1465388696642 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[2\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[2\]\" and its non-tri-state driver." {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 43 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1465388696642 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[3\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[3\]\" and its non-tri-state driver." {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 43 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1465388696642 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[4\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[4\]\" and its non-tri-state driver." {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 43 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1465388696642 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[5\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[5\]\" and its non-tri-state driver." {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 43 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1465388696642 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[6\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[6\]\" and its non-tri-state driver." {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 43 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1465388696642 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[7\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[7\]\" and its non-tri-state driver." {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 43 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1465388696643 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "AUD_ADCLRCK " "Inserted always-enabled tri-state buffer between \"AUD_ADCLRCK\" and its non-tri-state driver." {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 76 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1465388696643 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "AUD_BCLK " "Inserted always-enabled tri-state buffer between \"AUD_BCLK\" and its non-tri-state driver." {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 77 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1465388696643 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "AUD_DACLRCK " "Inserted always-enabled tri-state buffer between \"AUD_DACLRCK\" and its non-tri-state driver." {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 79 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1465388696643 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "I2C_SDAT " "Inserted always-enabled tri-state buffer between \"I2C_SDAT\" and its non-tri-state driver." {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 88 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1465388696643 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "" 0 -1 1465388696642 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EX_IO\[0\] " "Bidir \"EX_IO\[0\]\" has no driver" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 26 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1465388696643 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EX_IO\[1\] " "Bidir \"EX_IO\[1\]\" has no driver" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 26 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1465388696643 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EX_IO\[2\] " "Bidir \"EX_IO\[2\]\" has no driver" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 26 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1465388696643 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EX_IO\[3\] " "Bidir \"EX_IO\[3\]\" has no driver" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 26 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1465388696643 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EX_IO\[4\] " "Bidir \"EX_IO\[4\]\" has no driver" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 26 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1465388696643 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EX_IO\[5\] " "Bidir \"EX_IO\[5\]\" has no driver" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 26 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1465388696643 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EX_IO\[6\] " "Bidir \"EX_IO\[6\]\" has no driver" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 26 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1465388696643 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK " "Bidir \"PS2_CLK\" has no driver" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 55 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1465388696643 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK2 " "Bidir \"PS2_CLK2\" has no driver" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 56 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1465388696643 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT " "Bidir \"PS2_DAT\" has no driver" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 57 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1465388696643 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT2 " "Bidir \"PS2_DAT2\" has no driver" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 58 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1465388696643 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_CMD " "Bidir \"SD_CMD\" has no driver" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 61 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1465388696643 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DAT\[0\] " "Bidir \"SD_DAT\[0\]\" has no driver" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 62 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1465388696643 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DAT\[1\] " "Bidir \"SD_DAT\[1\]\" has no driver" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 62 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1465388696643 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DAT\[2\] " "Bidir \"SD_DAT\[2\]\" has no driver" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 62 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1465388696643 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DAT\[3\] " "Bidir \"SD_DAT\[3\]\" has no driver" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 62 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1465388696643 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EEP_I2C_SDAT " "Bidir \"EEP_I2C_SDAT\" has no driver" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 84 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1465388696643 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET0_MDIO " "Bidir \"ENET0_MDIO\" has no driver" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 95 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1465388696643 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET1_MDIO " "Bidir \"ENET1_MDIO\" has no driver" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 114 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1465388696643 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[0\] " "Bidir \"OTG_DATA\[0\]\" has no driver" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 138 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1465388696643 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[1\] " "Bidir \"OTG_DATA\[1\]\" has no driver" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 138 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1465388696643 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[2\] " "Bidir \"OTG_DATA\[2\]\" has no driver" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 138 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1465388696643 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[3\] " "Bidir \"OTG_DATA\[3\]\" has no driver" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 138 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1465388696643 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[4\] " "Bidir \"OTG_DATA\[4\]\" has no driver" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 138 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1465388696643 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[5\] " "Bidir \"OTG_DATA\[5\]\" has no driver" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 138 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1465388696643 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[6\] " "Bidir \"OTG_DATA\[6\]\" has no driver" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 138 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1465388696643 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[7\] " "Bidir \"OTG_DATA\[7\]\" has no driver" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 138 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1465388696643 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[8\] " "Bidir \"OTG_DATA\[8\]\" has no driver" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 138 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1465388696643 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[9\] " "Bidir \"OTG_DATA\[9\]\" has no driver" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 138 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1465388696643 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[10\] " "Bidir \"OTG_DATA\[10\]\" has no driver" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 138 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1465388696643 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[11\] " "Bidir \"OTG_DATA\[11\]\" has no driver" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 138 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1465388696643 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[12\] " "Bidir \"OTG_DATA\[12\]\" has no driver" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 138 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1465388696643 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[13\] " "Bidir \"OTG_DATA\[13\]\" has no driver" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 138 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1465388696643 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[14\] " "Bidir \"OTG_DATA\[14\]\" has no driver" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 138 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1465388696643 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[15\] " "Bidir \"OTG_DATA\[15\]\" has no driver" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 138 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1465388696643 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_FSPEED " "Bidir \"OTG_FSPEED\" has no driver" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 140 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1465388696643 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_LSPEED " "Bidir \"OTG_LSPEED\" has no driver" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 142 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1465388696643 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[0\] " "Bidir \"DRAM_DQ\[0\]\" has no driver" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 157 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1465388696643 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[1\] " "Bidir \"DRAM_DQ\[1\]\" has no driver" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 157 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1465388696643 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[2\] " "Bidir \"DRAM_DQ\[2\]\" has no driver" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 157 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1465388696643 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[3\] " "Bidir \"DRAM_DQ\[3\]\" has no driver" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 157 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1465388696643 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[4\] " "Bidir \"DRAM_DQ\[4\]\" has no driver" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 157 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1465388696643 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[5\] " "Bidir \"DRAM_DQ\[5\]\" has no driver" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 157 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1465388696643 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[6\] " "Bidir \"DRAM_DQ\[6\]\" has no driver" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 157 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1465388696643 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[7\] " "Bidir \"DRAM_DQ\[7\]\" has no driver" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 157 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1465388696643 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[8\] " "Bidir \"DRAM_DQ\[8\]\" has no driver" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 157 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1465388696643 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[9\] " "Bidir \"DRAM_DQ\[9\]\" has no driver" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 157 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1465388696643 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[10\] " "Bidir \"DRAM_DQ\[10\]\" has no driver" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 157 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1465388696643 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[11\] " "Bidir \"DRAM_DQ\[11\]\" has no driver" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 157 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1465388696643 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[12\] " "Bidir \"DRAM_DQ\[12\]\" has no driver" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 157 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1465388696643 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[13\] " "Bidir \"DRAM_DQ\[13\]\" has no driver" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 157 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1465388696643 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[14\] " "Bidir \"DRAM_DQ\[14\]\" has no driver" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 157 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1465388696643 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[15\] " "Bidir \"DRAM_DQ\[15\]\" has no driver" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 157 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1465388696643 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[16\] " "Bidir \"DRAM_DQ\[16\]\" has no driver" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 157 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1465388696643 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[17\] " "Bidir \"DRAM_DQ\[17\]\" has no driver" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 157 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1465388696643 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[18\] " "Bidir \"DRAM_DQ\[18\]\" has no driver" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 157 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1465388696643 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[19\] " "Bidir \"DRAM_DQ\[19\]\" has no driver" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 157 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1465388696643 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[20\] " "Bidir \"DRAM_DQ\[20\]\" has no driver" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 157 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1465388696643 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[21\] " "Bidir \"DRAM_DQ\[21\]\" has no driver" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 157 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1465388696643 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[22\] " "Bidir \"DRAM_DQ\[22\]\" has no driver" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 157 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1465388696643 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[23\] " "Bidir \"DRAM_DQ\[23\]\" has no driver" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 157 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1465388696643 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[24\] " "Bidir \"DRAM_DQ\[24\]\" has no driver" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 157 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1465388696643 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[25\] " "Bidir \"DRAM_DQ\[25\]\" has no driver" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 157 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1465388696643 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[26\] " "Bidir \"DRAM_DQ\[26\]\" has no driver" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 157 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1465388696643 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[27\] " "Bidir \"DRAM_DQ\[27\]\" has no driver" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 157 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1465388696643 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[28\] " "Bidir \"DRAM_DQ\[28\]\" has no driver" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 157 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1465388696643 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[29\] " "Bidir \"DRAM_DQ\[29\]\" has no driver" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 157 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1465388696643 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[30\] " "Bidir \"DRAM_DQ\[30\]\" has no driver" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 157 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1465388696643 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[31\] " "Bidir \"DRAM_DQ\[31\]\" has no driver" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 157 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1465388696643 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[0\] " "Bidir \"SRAM_DQ\[0\]\" has no driver" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 165 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1465388696643 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[1\] " "Bidir \"SRAM_DQ\[1\]\" has no driver" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 165 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1465388696643 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[2\] " "Bidir \"SRAM_DQ\[2\]\" has no driver" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 165 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1465388696643 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[3\] " "Bidir \"SRAM_DQ\[3\]\" has no driver" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 165 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1465388696643 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[4\] " "Bidir \"SRAM_DQ\[4\]\" has no driver" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 165 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1465388696643 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[5\] " "Bidir \"SRAM_DQ\[5\]\" has no driver" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 165 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1465388696643 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[6\] " "Bidir \"SRAM_DQ\[6\]\" has no driver" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 165 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1465388696643 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[7\] " "Bidir \"SRAM_DQ\[7\]\" has no driver" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 165 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1465388696643 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[8\] " "Bidir \"SRAM_DQ\[8\]\" has no driver" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 165 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1465388696643 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[9\] " "Bidir \"SRAM_DQ\[9\]\" has no driver" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 165 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1465388696643 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[10\] " "Bidir \"SRAM_DQ\[10\]\" has no driver" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 165 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1465388696643 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[11\] " "Bidir \"SRAM_DQ\[11\]\" has no driver" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 165 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1465388696643 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[12\] " "Bidir \"SRAM_DQ\[12\]\" has no driver" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 165 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1465388696643 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[13\] " "Bidir \"SRAM_DQ\[13\]\" has no driver" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 165 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1465388696643 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[14\] " "Bidir \"SRAM_DQ\[14\]\" has no driver" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 165 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1465388696643 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[15\] " "Bidir \"SRAM_DQ\[15\]\" has no driver" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 165 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1465388696643 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[0\] " "Bidir \"FL_DQ\[0\]\" has no driver" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 174 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1465388696643 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[1\] " "Bidir \"FL_DQ\[1\]\" has no driver" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 174 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1465388696643 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[2\] " "Bidir \"FL_DQ\[2\]\" has no driver" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 174 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1465388696643 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[3\] " "Bidir \"FL_DQ\[3\]\" has no driver" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 174 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1465388696643 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[4\] " "Bidir \"FL_DQ\[4\]\" has no driver" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 174 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1465388696643 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[5\] " "Bidir \"FL_DQ\[5\]\" has no driver" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 174 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1465388696643 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[6\] " "Bidir \"FL_DQ\[6\]\" has no driver" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 174 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1465388696643 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[7\] " "Bidir \"FL_DQ\[7\]\" has no driver" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 174 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1465388696643 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "" 0 -1 1465388696643 ""}
{ "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_HDR" "" "One or more bidirs are fed by always enabled tri-state buffers" { { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "I2C_SDAT " "Fan-out of permanently enabled tri-state buffer feeding bidir \"I2C_SDAT\" is moved to its source" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 88 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "" 0 -1 1465388696669 ""}  } {  } 0 13060 "One or more bidirs are fed by always enabled tri-state buffers" 0 0 "" 0 -1 1465388696669 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "I2C_Controller.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/I2C_Controller.vhd" 31 -1 0 } } { "I2C_Controller.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/I2C_Controller.vhd" 35 -1 0 } } { "I2C_Controller.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/I2C_Controller.vhd" 85 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "" 0 -1 1465388696688 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1 1465388696689 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "audio_codec_controller:AUDIO_CODEC_INST\|I2C_Controller:i2cController\|SD\[6\] audio_codec_controller:AUDIO_CODEC_INST\|I2C_Controller:i2cController\|SD\[6\]~_emulated audio_codec_controller:AUDIO_CODEC_INST\|I2C_Controller:i2cController\|SD\[6\]~latch " "Register \"audio_codec_controller:AUDIO_CODEC_INST\|I2C_Controller:i2cController\|SD\[6\]\" is converted into an equivalent circuit using register \"audio_codec_controller:AUDIO_CODEC_INST\|I2C_Controller:i2cController\|SD\[6\]~_emulated\" and latch \"audio_codec_controller:AUDIO_CODEC_INST\|I2C_Controller:i2cController\|SD\[6\]~latch\"" {  } { { "I2C_Controller.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/I2C_Controller.vhd" 85 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1 1465388696690 "|Delay_audio|audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "audio_codec_controller:AUDIO_CODEC_INST\|I2C_Controller:i2cController\|SD\[5\] audio_codec_controller:AUDIO_CODEC_INST\|I2C_Controller:i2cController\|SD\[5\]~_emulated audio_codec_controller:AUDIO_CODEC_INST\|I2C_Controller:i2cController\|SD\[5\]~latch " "Register \"audio_codec_controller:AUDIO_CODEC_INST\|I2C_Controller:i2cController\|SD\[5\]\" is converted into an equivalent circuit using register \"audio_codec_controller:AUDIO_CODEC_INST\|I2C_Controller:i2cController\|SD\[5\]~_emulated\" and latch \"audio_codec_controller:AUDIO_CODEC_INST\|I2C_Controller:i2cController\|SD\[5\]~latch\"" {  } { { "I2C_Controller.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/I2C_Controller.vhd" 85 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1 1465388696690 "|Delay_audio|audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "audio_codec_controller:AUDIO_CODEC_INST\|I2C_Controller:i2cController\|SD\[2\] audio_codec_controller:AUDIO_CODEC_INST\|I2C_Controller:i2cController\|SD\[2\]~_emulated audio_codec_controller:AUDIO_CODEC_INST\|I2C_Controller:i2cController\|SD\[2\]~latch " "Register \"audio_codec_controller:AUDIO_CODEC_INST\|I2C_Controller:i2cController\|SD\[2\]\" is converted into an equivalent circuit using register \"audio_codec_controller:AUDIO_CODEC_INST\|I2C_Controller:i2cController\|SD\[2\]~_emulated\" and latch \"audio_codec_controller:AUDIO_CODEC_INST\|I2C_Controller:i2cController\|SD\[2\]~latch\"" {  } { { "I2C_Controller.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/I2C_Controller.vhd" 85 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1 1465388696690 "|Delay_audio|audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "audio_codec_controller:AUDIO_CODEC_INST\|I2C_Controller:i2cController\|SD\[3\] audio_codec_controller:AUDIO_CODEC_INST\|I2C_Controller:i2cController\|SD\[3\]~_emulated audio_codec_controller:AUDIO_CODEC_INST\|I2C_Controller:i2cController\|SD\[3\]~latch " "Register \"audio_codec_controller:AUDIO_CODEC_INST\|I2C_Controller:i2cController\|SD\[3\]\" is converted into an equivalent circuit using register \"audio_codec_controller:AUDIO_CODEC_INST\|I2C_Controller:i2cController\|SD\[3\]~_emulated\" and latch \"audio_codec_controller:AUDIO_CODEC_INST\|I2C_Controller:i2cController\|SD\[3\]~latch\"" {  } { { "I2C_Controller.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/I2C_Controller.vhd" 85 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1 1465388696690 "|Delay_audio|audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "audio_codec_controller:AUDIO_CODEC_INST\|I2C_Controller:i2cController\|SD\[4\] audio_codec_controller:AUDIO_CODEC_INST\|I2C_Controller:i2cController\|SD\[4\]~_emulated audio_codec_controller:AUDIO_CODEC_INST\|I2C_Controller:i2cController\|SD\[4\]~latch " "Register \"audio_codec_controller:AUDIO_CODEC_INST\|I2C_Controller:i2cController\|SD\[4\]\" is converted into an equivalent circuit using register \"audio_codec_controller:AUDIO_CODEC_INST\|I2C_Controller:i2cController\|SD\[4\]~_emulated\" and latch \"audio_codec_controller:AUDIO_CODEC_INST\|I2C_Controller:i2cController\|SD\[4\]~latch\"" {  } { { "I2C_Controller.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/I2C_Controller.vhd" 85 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1 1465388696690 "|Delay_audio|audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "audio_codec_controller:AUDIO_CODEC_INST\|I2C_Controller:i2cController\|SD\[1\] audio_codec_controller:AUDIO_CODEC_INST\|I2C_Controller:i2cController\|SD\[1\]~_emulated audio_codec_controller:AUDIO_CODEC_INST\|I2C_Controller:i2cController\|SD\[1\]~latch " "Register \"audio_codec_controller:AUDIO_CODEC_INST\|I2C_Controller:i2cController\|SD\[1\]\" is converted into an equivalent circuit using register \"audio_codec_controller:AUDIO_CODEC_INST\|I2C_Controller:i2cController\|SD\[1\]~_emulated\" and latch \"audio_codec_controller:AUDIO_CODEC_INST\|I2C_Controller:i2cController\|SD\[1\]~latch\"" {  } { { "I2C_Controller.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/I2C_Controller.vhd" 85 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1 1465388696690 "|Delay_audio|audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "audio_codec_controller:AUDIO_CODEC_INST\|I2C_Controller:i2cController\|SD\[10\] audio_codec_controller:AUDIO_CODEC_INST\|I2C_Controller:i2cController\|SD\[10\]~_emulated audio_codec_controller:AUDIO_CODEC_INST\|I2C_Controller:i2cController\|SD\[10\]~latch " "Register \"audio_codec_controller:AUDIO_CODEC_INST\|I2C_Controller:i2cController\|SD\[10\]\" is converted into an equivalent circuit using register \"audio_codec_controller:AUDIO_CODEC_INST\|I2C_Controller:i2cController\|SD\[10\]~_emulated\" and latch \"audio_codec_controller:AUDIO_CODEC_INST\|I2C_Controller:i2cController\|SD\[10\]~latch\"" {  } { { "I2C_Controller.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/I2C_Controller.vhd" 85 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1 1465388696690 "|Delay_audio|audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "audio_codec_controller:AUDIO_CODEC_INST\|I2C_Controller:i2cController\|SD\[9\] audio_codec_controller:AUDIO_CODEC_INST\|I2C_Controller:i2cController\|SD\[9\]~_emulated audio_codec_controller:AUDIO_CODEC_INST\|I2C_Controller:i2cController\|SD\[9\]~latch " "Register \"audio_codec_controller:AUDIO_CODEC_INST\|I2C_Controller:i2cController\|SD\[9\]\" is converted into an equivalent circuit using register \"audio_codec_controller:AUDIO_CODEC_INST\|I2C_Controller:i2cController\|SD\[9\]~_emulated\" and latch \"audio_codec_controller:AUDIO_CODEC_INST\|I2C_Controller:i2cController\|SD\[9\]~latch\"" {  } { { "I2C_Controller.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/I2C_Controller.vhd" 85 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1 1465388696690 "|Delay_audio|audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "audio_codec_controller:AUDIO_CODEC_INST\|I2C_Controller:i2cController\|SD\[11\] audio_codec_controller:AUDIO_CODEC_INST\|I2C_Controller:i2cController\|SD\[11\]~_emulated audio_codec_controller:AUDIO_CODEC_INST\|I2C_Controller:i2cController\|SD\[11\]~latch " "Register \"audio_codec_controller:AUDIO_CODEC_INST\|I2C_Controller:i2cController\|SD\[11\]\" is converted into an equivalent circuit using register \"audio_codec_controller:AUDIO_CODEC_INST\|I2C_Controller:i2cController\|SD\[11\]~_emulated\" and latch \"audio_codec_controller:AUDIO_CODEC_INST\|I2C_Controller:i2cController\|SD\[11\]~latch\"" {  } { { "I2C_Controller.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/I2C_Controller.vhd" 85 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1 1465388696690 "|Delay_audio|audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "audio_codec_controller:AUDIO_CODEC_INST\|I2C_Controller:i2cController\|SD\[13\] audio_codec_controller:AUDIO_CODEC_INST\|I2C_Controller:i2cController\|SD\[13\]~_emulated audio_codec_controller:AUDIO_CODEC_INST\|I2C_Controller:i2cController\|SD\[13\]~latch " "Register \"audio_codec_controller:AUDIO_CODEC_INST\|I2C_Controller:i2cController\|SD\[13\]\" is converted into an equivalent circuit using register \"audio_codec_controller:AUDIO_CODEC_INST\|I2C_Controller:i2cController\|SD\[13\]~_emulated\" and latch \"audio_codec_controller:AUDIO_CODEC_INST\|I2C_Controller:i2cController\|SD\[13\]~latch\"" {  } { { "I2C_Controller.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/I2C_Controller.vhd" 85 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1 1465388696690 "|Delay_audio|audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "audio_codec_controller:AUDIO_CODEC_INST\|I2C_Controller:i2cController\|SD\[0\] audio_codec_controller:AUDIO_CODEC_INST\|I2C_Controller:i2cController\|SD\[0\]~_emulated audio_codec_controller:AUDIO_CODEC_INST\|I2C_Controller:i2cController\|SD\[0\]~latch " "Register \"audio_codec_controller:AUDIO_CODEC_INST\|I2C_Controller:i2cController\|SD\[0\]\" is converted into an equivalent circuit using register \"audio_codec_controller:AUDIO_CODEC_INST\|I2C_Controller:i2cController\|SD\[0\]~_emulated\" and latch \"audio_codec_controller:AUDIO_CODEC_INST\|I2C_Controller:i2cController\|SD\[0\]~latch\"" {  } { { "I2C_Controller.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/I2C_Controller.vhd" 85 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1 1465388696690 "|Delay_audio|audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "audio_codec_controller:AUDIO_CODEC_INST\|I2C_Controller:i2cController\|SD\[12\] audio_codec_controller:AUDIO_CODEC_INST\|I2C_Controller:i2cController\|SD\[12\]~_emulated audio_codec_controller:AUDIO_CODEC_INST\|I2C_Controller:i2cController\|SD\[12\]~latch " "Register \"audio_codec_controller:AUDIO_CODEC_INST\|I2C_Controller:i2cController\|SD\[12\]\" is converted into an equivalent circuit using register \"audio_codec_controller:AUDIO_CODEC_INST\|I2C_Controller:i2cController\|SD\[12\]~_emulated\" and latch \"audio_codec_controller:AUDIO_CODEC_INST\|I2C_Controller:i2cController\|SD\[12\]~latch\"" {  } { { "I2C_Controller.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/I2C_Controller.vhd" 85 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1 1465388696690 "|Delay_audio|audio_codec_controller:AUDIO_CODEC_INST|I2C_Controller:i2cController|SD[12]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "" 0 -1 1465388696690 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[0\]~synth " "Node \"LCD_DATA\[0\]~synth\"" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 43 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1465388697409 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[1\]~synth " "Node \"LCD_DATA\[1\]~synth\"" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 43 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1465388697409 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[2\]~synth " "Node \"LCD_DATA\[2\]~synth\"" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 43 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1465388697409 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[3\]~synth " "Node \"LCD_DATA\[3\]~synth\"" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 43 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1465388697409 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[4\]~synth " "Node \"LCD_DATA\[4\]~synth\"" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 43 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1465388697409 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[5\]~synth " "Node \"LCD_DATA\[5\]~synth\"" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 43 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1465388697409 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[6\]~synth " "Node \"LCD_DATA\[6\]~synth\"" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 43 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1465388697409 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[7\]~synth " "Node \"LCD_DATA\[7\]~synth\"" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 43 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1465388697409 ""} { "Warning" "WMLS_MLS_NODE_NAME" "AUD_ADCLRCK~synth " "Node \"AUD_ADCLRCK~synth\"" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 76 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1465388697409 ""} { "Warning" "WMLS_MLS_NODE_NAME" "AUD_BCLK~synth " "Node \"AUD_BCLK~synth\"" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 77 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1465388697409 ""} { "Warning" "WMLS_MLS_NODE_NAME" "AUD_DACLRCK~synth " "Node \"AUD_DACLRCK~synth\"" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 79 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1465388697409 ""} { "Warning" "WMLS_MLS_NODE_NAME" "I2C_SDAT~synth " "Node \"I2C_SDAT~synth\"" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 88 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1465388697409 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "" 0 -1 1465388697409 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SMA_CLKOUT GND " "Pin \"SMA_CLKOUT\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465388697413 "|Delay_audio|SMA_CLKOUT"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[0\] GND " "Pin \"LEDG\[0\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465388697413 "|Delay_audio|LEDG[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] GND " "Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465388697413 "|Delay_audio|LEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465388697413 "|Delay_audio|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465388697413 "|Delay_audio|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465388697413 "|Delay_audio|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465388697413 "|Delay_audio|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465388697413 "|Delay_audio|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465388697413 "|Delay_audio|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[8\] GND " "Pin \"LEDG\[8\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465388697413 "|Delay_audio|LEDG[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465388697413 "|Delay_audio|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465388697413 "|Delay_audio|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465388697413 "|Delay_audio|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465388697413 "|Delay_audio|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465388697413 "|Delay_audio|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465388697413 "|Delay_audio|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465388697413 "|Delay_audio|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465388697413 "|Delay_audio|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465388697413 "|Delay_audio|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465388697413 "|Delay_audio|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[10\] GND " "Pin \"LEDR\[10\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465388697413 "|Delay_audio|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[11\] GND " "Pin \"LEDR\[11\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465388697413 "|Delay_audio|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[12\] GND " "Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465388697413 "|Delay_audio|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[13\] GND " "Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465388697413 "|Delay_audio|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[14\] GND " "Pin \"LEDR\[14\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465388697413 "|Delay_audio|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[15\] GND " "Pin \"LEDR\[15\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465388697413 "|Delay_audio|LEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[16\] GND " "Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465388697413 "|Delay_audio|LEDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[17\] GND " "Pin \"LEDR\[17\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465388697413 "|Delay_audio|LEDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO GND " "Pin \"GPIO\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465388697413 "|Delay_audio|GPIO"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465388697413 "|Delay_audio|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465388697413 "|Delay_audio|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] VCC " "Pin \"HEX4\[6\]\" is stuck at VCC" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465388697413 "|Delay_audio|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465388697413 "|Delay_audio|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465388697413 "|Delay_audio|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465388697413 "|Delay_audio|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465388697413 "|Delay_audio|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465388697413 "|Delay_audio|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465388697413 "|Delay_audio|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] VCC " "Pin \"HEX5\[6\]\" is stuck at VCC" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465388697413 "|Delay_audio|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[0\] GND " "Pin \"HEX6\[0\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465388697413 "|Delay_audio|HEX6[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[3\] GND " "Pin \"HEX6\[3\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465388697413 "|Delay_audio|HEX6[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[4\] GND " "Pin \"HEX6\[4\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465388697413 "|Delay_audio|HEX6[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[5\] GND " "Pin \"HEX6\[5\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465388697413 "|Delay_audio|HEX6[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[1\] GND " "Pin \"HEX7\[1\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465388697413 "|Delay_audio|HEX7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[2\] GND " "Pin \"HEX7\[2\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465388697413 "|Delay_audio|HEX7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[3\] GND " "Pin \"HEX7\[3\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465388697413 "|Delay_audio|HEX7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[4\] GND " "Pin \"HEX7\[4\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465388697413 "|Delay_audio|HEX7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_BLON GND " "Pin \"LCD_BLON\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465388697413 "|Delay_audio|LCD_BLON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_ON VCC " "Pin \"LCD_ON\" is stuck at VCC" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465388697413 "|Delay_audio|LCD_ON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RW GND " "Pin \"LCD_RW\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465388697413 "|Delay_audio|LCD_RW"} { "Warning" "WMLS_MLS_STUCK_PIN" "UART_CTS GND " "Pin \"UART_CTS\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465388697413 "|Delay_audio|UART_CTS"} { "Warning" "WMLS_MLS_STUCK_PIN" "UART_TXD GND " "Pin \"UART_TXD\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465388697413 "|Delay_audio|UART_TXD"} { "Warning" "WMLS_MLS_STUCK_PIN" "SD_CLK GND " "Pin \"SD_CLK\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465388697413 "|Delay_audio|SD_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465388697413 "|Delay_audio|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465388697413 "|Delay_audio|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465388697413 "|Delay_audio|VGA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465388697413 "|Delay_audio|VGA_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[4\] GND " "Pin \"VGA_B\[4\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465388697413 "|Delay_audio|VGA_B[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[5\] GND " "Pin \"VGA_B\[5\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465388697413 "|Delay_audio|VGA_B[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[6\] GND " "Pin \"VGA_B\[6\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465388697413 "|Delay_audio|VGA_B[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[7\] GND " "Pin \"VGA_B\[7\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465388697413 "|Delay_audio|VGA_B[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_BLANK_N GND " "Pin \"VGA_BLANK_N\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465388697413 "|Delay_audio|VGA_BLANK_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_CLK GND " "Pin \"VGA_CLK\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465388697413 "|Delay_audio|VGA_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465388697413 "|Delay_audio|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465388697413 "|Delay_audio|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[2\] GND " "Pin \"VGA_G\[2\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465388697413 "|Delay_audio|VGA_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[3\] GND " "Pin \"VGA_G\[3\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465388697413 "|Delay_audio|VGA_G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[4\] GND " "Pin \"VGA_G\[4\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465388697413 "|Delay_audio|VGA_G[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[5\] GND " "Pin \"VGA_G\[5\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465388697413 "|Delay_audio|VGA_G[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[6\] GND " "Pin \"VGA_G\[6\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465388697413 "|Delay_audio|VGA_G[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[7\] GND " "Pin \"VGA_G\[7\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465388697413 "|Delay_audio|VGA_G[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_HS GND " "Pin \"VGA_HS\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465388697413 "|Delay_audio|VGA_HS"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465388697413 "|Delay_audio|VGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465388697413 "|Delay_audio|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[2\] GND " "Pin \"VGA_R\[2\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465388697413 "|Delay_audio|VGA_R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[3\] GND " "Pin \"VGA_R\[3\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465388697413 "|Delay_audio|VGA_R[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[4\] GND " "Pin \"VGA_R\[4\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465388697413 "|Delay_audio|VGA_R[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[5\] GND " "Pin \"VGA_R\[5\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465388697413 "|Delay_audio|VGA_R[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[6\] GND " "Pin \"VGA_R\[6\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465388697413 "|Delay_audio|VGA_R[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[7\] GND " "Pin \"VGA_R\[7\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465388697413 "|Delay_audio|VGA_R[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465388697413 "|Delay_audio|VGA_SYNC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_VS GND " "Pin \"VGA_VS\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465388697413 "|Delay_audio|VGA_VS"} { "Warning" "WMLS_MLS_STUCK_PIN" "EEP_I2C_SCLK GND " "Pin \"EEP_I2C_SCLK\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465388697413 "|Delay_audio|EEP_I2C_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET0_GTX_CLK GND " "Pin \"ENET0_GTX_CLK\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 91 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465388697413 "|Delay_audio|ENET0_GTX_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET0_MDC GND " "Pin \"ENET0_MDC\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 94 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465388697413 "|Delay_audio|ENET0_MDC"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET0_RST_N GND " "Pin \"ENET0_RST_N\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465388697413 "|Delay_audio|ENET0_RST_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET0_TX_DATA\[0\] GND " "Pin \"ENET0_TX_DATA\[0\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 104 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465388697413 "|Delay_audio|ENET0_TX_DATA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET0_TX_DATA\[1\] GND " "Pin \"ENET0_TX_DATA\[1\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 104 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465388697413 "|Delay_audio|ENET0_TX_DATA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET0_TX_DATA\[2\] GND " "Pin \"ENET0_TX_DATA\[2\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 104 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465388697413 "|Delay_audio|ENET0_TX_DATA[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET0_TX_DATA\[3\] GND " "Pin \"ENET0_TX_DATA\[3\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 104 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465388697413 "|Delay_audio|ENET0_TX_DATA[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET0_TX_EN GND " "Pin \"ENET0_TX_EN\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 105 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465388697413 "|Delay_audio|ENET0_TX_EN"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET0_TX_ER GND " "Pin \"ENET0_TX_ER\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465388697413 "|Delay_audio|ENET0_TX_ER"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET1_GTX_CLK GND " "Pin \"ENET1_GTX_CLK\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 110 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465388697413 "|Delay_audio|ENET1_GTX_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET1_MDC GND " "Pin \"ENET1_MDC\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 113 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465388697413 "|Delay_audio|ENET1_MDC"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET1_RST_N GND " "Pin \"ENET1_RST_N\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 115 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465388697413 "|Delay_audio|ENET1_RST_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET1_TX_DATA\[0\] GND " "Pin \"ENET1_TX_DATA\[0\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 123 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465388697413 "|Delay_audio|ENET1_TX_DATA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET1_TX_DATA\[1\] GND " "Pin \"ENET1_TX_DATA\[1\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 123 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465388697413 "|Delay_audio|ENET1_TX_DATA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET1_TX_DATA\[2\] GND " "Pin \"ENET1_TX_DATA\[2\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 123 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465388697413 "|Delay_audio|ENET1_TX_DATA[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET1_TX_DATA\[3\] GND " "Pin \"ENET1_TX_DATA\[3\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 123 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465388697413 "|Delay_audio|ENET1_TX_DATA[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET1_TX_EN GND " "Pin \"ENET1_TX_EN\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 124 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465388697413 "|Delay_audio|ENET1_TX_EN"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET1_TX_ER GND " "Pin \"ENET1_TX_ER\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 125 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465388697413 "|Delay_audio|ENET1_TX_ER"} { "Warning" "WMLS_MLS_STUCK_PIN" "TD_RESET_N GND " "Pin \"TD_RESET_N\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 131 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465388697413 "|Delay_audio|TD_RESET_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_ADDR\[0\] GND " "Pin \"OTG_ADDR\[0\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 135 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465388697413 "|Delay_audio|OTG_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_ADDR\[1\] GND " "Pin \"OTG_ADDR\[1\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 135 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465388697413 "|Delay_audio|OTG_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_CS_N GND " "Pin \"OTG_CS_N\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 136 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465388697413 "|Delay_audio|OTG_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_DACK_N\[0\] GND " "Pin \"OTG_DACK_N\[0\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 137 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465388697413 "|Delay_audio|OTG_DACK_N[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_DACK_N\[1\] GND " "Pin \"OTG_DACK_N\[1\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 137 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465388697413 "|Delay_audio|OTG_DACK_N[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_RD_N GND " "Pin \"OTG_RD_N\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 143 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465388697413 "|Delay_audio|OTG_RD_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_RST_N GND " "Pin \"OTG_RST_N\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 144 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465388697413 "|Delay_audio|OTG_RST_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_WE_N GND " "Pin \"OTG_WE_N\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 145 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465388697413 "|Delay_audio|OTG_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[0\] GND " "Pin \"DRAM_ADDR\[0\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 151 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465388697413 "|Delay_audio|DRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[1\] GND " "Pin \"DRAM_ADDR\[1\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 151 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465388697413 "|Delay_audio|DRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[2\] GND " "Pin \"DRAM_ADDR\[2\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 151 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465388697413 "|Delay_audio|DRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[3\] GND " "Pin \"DRAM_ADDR\[3\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 151 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465388697413 "|Delay_audio|DRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[4\] GND " "Pin \"DRAM_ADDR\[4\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 151 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465388697413 "|Delay_audio|DRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[5\] GND " "Pin \"DRAM_ADDR\[5\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 151 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465388697413 "|Delay_audio|DRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[6\] GND " "Pin \"DRAM_ADDR\[6\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 151 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465388697413 "|Delay_audio|DRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[7\] GND " "Pin \"DRAM_ADDR\[7\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 151 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465388697413 "|Delay_audio|DRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[8\] GND " "Pin \"DRAM_ADDR\[8\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 151 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465388697413 "|Delay_audio|DRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[9\] GND " "Pin \"DRAM_ADDR\[9\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 151 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465388697413 "|Delay_audio|DRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[10\] GND " "Pin \"DRAM_ADDR\[10\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 151 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465388697413 "|Delay_audio|DRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[11\] GND " "Pin \"DRAM_ADDR\[11\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 151 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465388697413 "|Delay_audio|DRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[12\] GND " "Pin \"DRAM_ADDR\[12\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 151 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465388697413 "|Delay_audio|DRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[0\] GND " "Pin \"DRAM_BA\[0\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 152 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465388697413 "|Delay_audio|DRAM_BA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[1\] GND " "Pin \"DRAM_BA\[1\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 152 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465388697413 "|Delay_audio|DRAM_BA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CAS_N GND " "Pin \"DRAM_CAS_N\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 153 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465388697413 "|Delay_audio|DRAM_CAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE GND " "Pin \"DRAM_CKE\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 154 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465388697413 "|Delay_audio|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CLK GND " "Pin \"DRAM_CLK\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 155 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465388697413 "|Delay_audio|DRAM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CS_N GND " "Pin \"DRAM_CS_N\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 156 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465388697413 "|Delay_audio|DRAM_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_DQM\[0\] GND " "Pin \"DRAM_DQM\[0\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 158 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465388697413 "|Delay_audio|DRAM_DQM[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_DQM\[1\] GND " "Pin \"DRAM_DQM\[1\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 158 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465388697413 "|Delay_audio|DRAM_DQM[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_DQM\[2\] GND " "Pin \"DRAM_DQM\[2\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 158 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465388697413 "|Delay_audio|DRAM_DQM[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_DQM\[3\] GND " "Pin \"DRAM_DQM\[3\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 158 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465388697413 "|Delay_audio|DRAM_DQM[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_RAS_N GND " "Pin \"DRAM_RAS_N\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 159 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465388697413 "|Delay_audio|DRAM_RAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_WE_N GND " "Pin \"DRAM_WE_N\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 160 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465388697413 "|Delay_audio|DRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[0\] GND " "Pin \"SRAM_ADDR\[0\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 163 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465388697413 "|Delay_audio|SRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[1\] GND " "Pin \"SRAM_ADDR\[1\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 163 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465388697413 "|Delay_audio|SRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[2\] GND " "Pin \"SRAM_ADDR\[2\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 163 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465388697413 "|Delay_audio|SRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[3\] GND " "Pin \"SRAM_ADDR\[3\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 163 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465388697413 "|Delay_audio|SRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[4\] GND " "Pin \"SRAM_ADDR\[4\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 163 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465388697413 "|Delay_audio|SRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[5\] GND " "Pin \"SRAM_ADDR\[5\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 163 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465388697413 "|Delay_audio|SRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[6\] GND " "Pin \"SRAM_ADDR\[6\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 163 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465388697413 "|Delay_audio|SRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[7\] GND " "Pin \"SRAM_ADDR\[7\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 163 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465388697413 "|Delay_audio|SRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[8\] GND " "Pin \"SRAM_ADDR\[8\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 163 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465388697413 "|Delay_audio|SRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[9\] GND " "Pin \"SRAM_ADDR\[9\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 163 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465388697413 "|Delay_audio|SRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[10\] GND " "Pin \"SRAM_ADDR\[10\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 163 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465388697413 "|Delay_audio|SRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[11\] GND " "Pin \"SRAM_ADDR\[11\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 163 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465388697413 "|Delay_audio|SRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[12\] GND " "Pin \"SRAM_ADDR\[12\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 163 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465388697413 "|Delay_audio|SRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[13\] GND " "Pin \"SRAM_ADDR\[13\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 163 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465388697413 "|Delay_audio|SRAM_ADDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[14\] GND " "Pin \"SRAM_ADDR\[14\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 163 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465388697413 "|Delay_audio|SRAM_ADDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[15\] GND " "Pin \"SRAM_ADDR\[15\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 163 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465388697413 "|Delay_audio|SRAM_ADDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[16\] GND " "Pin \"SRAM_ADDR\[16\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 163 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465388697413 "|Delay_audio|SRAM_ADDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[17\] GND " "Pin \"SRAM_ADDR\[17\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 163 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465388697413 "|Delay_audio|SRAM_ADDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[18\] GND " "Pin \"SRAM_ADDR\[18\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 163 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465388697413 "|Delay_audio|SRAM_ADDR[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[19\] GND " "Pin \"SRAM_ADDR\[19\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 163 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465388697413 "|Delay_audio|SRAM_ADDR[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_CE_N GND " "Pin \"SRAM_CE_N\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 164 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465388697413 "|Delay_audio|SRAM_CE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_LB_N GND " "Pin \"SRAM_LB_N\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 166 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465388697413 "|Delay_audio|SRAM_LB_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_OE_N GND " "Pin \"SRAM_OE_N\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 167 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465388697413 "|Delay_audio|SRAM_OE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_UB_N GND " "Pin \"SRAM_UB_N\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 168 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465388697413 "|Delay_audio|SRAM_UB_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_WE_N GND " "Pin \"SRAM_WE_N\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 169 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465388697413 "|Delay_audio|SRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[0\] GND " "Pin \"FL_ADDR\[0\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 172 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465388697413 "|Delay_audio|FL_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[1\] GND " "Pin \"FL_ADDR\[1\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 172 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465388697413 "|Delay_audio|FL_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[2\] GND " "Pin \"FL_ADDR\[2\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 172 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465388697413 "|Delay_audio|FL_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[3\] GND " "Pin \"FL_ADDR\[3\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 172 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465388697413 "|Delay_audio|FL_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[4\] GND " "Pin \"FL_ADDR\[4\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 172 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465388697413 "|Delay_audio|FL_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[5\] GND " "Pin \"FL_ADDR\[5\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 172 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465388697413 "|Delay_audio|FL_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[6\] GND " "Pin \"FL_ADDR\[6\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 172 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465388697413 "|Delay_audio|FL_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[7\] GND " "Pin \"FL_ADDR\[7\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 172 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465388697413 "|Delay_audio|FL_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[8\] GND " "Pin \"FL_ADDR\[8\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 172 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465388697413 "|Delay_audio|FL_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[9\] GND " "Pin \"FL_ADDR\[9\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 172 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465388697413 "|Delay_audio|FL_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[10\] GND " "Pin \"FL_ADDR\[10\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 172 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465388697413 "|Delay_audio|FL_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[11\] GND " "Pin \"FL_ADDR\[11\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 172 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465388697413 "|Delay_audio|FL_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[12\] GND " "Pin \"FL_ADDR\[12\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 172 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465388697413 "|Delay_audio|FL_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[13\] GND " "Pin \"FL_ADDR\[13\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 172 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465388697413 "|Delay_audio|FL_ADDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[14\] GND " "Pin \"FL_ADDR\[14\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 172 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465388697413 "|Delay_audio|FL_ADDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[15\] GND " "Pin \"FL_ADDR\[15\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 172 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465388697413 "|Delay_audio|FL_ADDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[16\] GND " "Pin \"FL_ADDR\[16\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 172 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465388697413 "|Delay_audio|FL_ADDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[17\] GND " "Pin \"FL_ADDR\[17\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 172 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465388697413 "|Delay_audio|FL_ADDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[18\] GND " "Pin \"FL_ADDR\[18\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 172 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465388697413 "|Delay_audio|FL_ADDR[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[19\] GND " "Pin \"FL_ADDR\[19\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 172 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465388697413 "|Delay_audio|FL_ADDR[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[20\] GND " "Pin \"FL_ADDR\[20\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 172 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465388697413 "|Delay_audio|FL_ADDR[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[21\] GND " "Pin \"FL_ADDR\[21\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 172 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465388697413 "|Delay_audio|FL_ADDR[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[22\] GND " "Pin \"FL_ADDR\[22\]\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 172 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465388697413 "|Delay_audio|FL_ADDR[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_CE_N GND " "Pin \"FL_CE_N\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 173 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465388697413 "|Delay_audio|FL_CE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_OE_N GND " "Pin \"FL_OE_N\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 175 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465388697413 "|Delay_audio|FL_OE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_RST_N GND " "Pin \"FL_RST_N\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 176 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465388697413 "|Delay_audio|FL_RST_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_WE_N GND " "Pin \"FL_WE_N\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 178 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465388697413 "|Delay_audio|FL_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_WP_N GND " "Pin \"FL_WP_N\" is stuck at GND" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 179 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1465388697413 "|Delay_audio|FL_WP_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1465388697413 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "audio_codec_controller:AUDIO_CODEC_INST\|delayCounter:adcDacControllerStartDelay\|delayCounterInternalCount\[31\] Low " "Register audio_codec_controller:AUDIO_CODEC_INST\|delayCounter:adcDacControllerStartDelay\|delayCounterInternalCount\[31\] will power up to Low" {  } { { "delayCounter.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/delayCounter.vhd" 27 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1 1465388697443 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "audio_codec_controller:AUDIO_CODEC_INST\|delayCounter:adcDacControllerStartDelay\|delayCounterInternalCount\[0\] Low " "Register audio_codec_controller:AUDIO_CODEC_INST\|delayCounter:adcDacControllerStartDelay\|delayCounterInternalCount\[0\] will power up to Low" {  } { { "delayCounter.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/delayCounter.vhd" 27 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1 1465388697443 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "" 0 -1 1465388697443 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "" 0 -1 1465388697848 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "" 0 -1 1465388700753 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.map.smsg " "Generated suppressed messages file D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1465388701109 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "2 0 2 0 0 " "Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1465388701871 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1465388701871 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "52 " "Design contains 52 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1465388702264 "|Delay_audio|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1465388702264 "|Delay_audio|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SMA_CLKIN " "No output dependent on input pin \"SMA_CLKIN\"" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1465388702264 "|Delay_audio|SMA_CLKIN"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1465388702264 "|Delay_audio|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1465388702264 "|Delay_audio|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1465388702264 "|Delay_audio|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1465388702264 "|Delay_audio|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_RTS " "No output dependent on input pin \"UART_RTS\"" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 51 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1465388702264 "|Delay_audio|UART_RTS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_RXD " "No output dependent on input pin \"UART_RXD\"" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 52 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1465388702264 "|Delay_audio|UART_RXD"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SD_WP_N " "No output dependent on input pin \"SD_WP_N\"" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 63 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1465388702264 "|Delay_audio|SD_WP_N"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_INT_N " "No output dependent on input pin \"ENET0_INT_N\"" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 92 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1465388702264 "|Delay_audio|ENET0_INT_N"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_LINK100 " "No output dependent on input pin \"ENET0_LINK100\"" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 93 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1465388702264 "|Delay_audio|ENET0_LINK100"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_CLK " "No output dependent on input pin \"ENET0_RX_CLK\"" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 97 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1465388702264 "|Delay_audio|ENET0_RX_CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_COL " "No output dependent on input pin \"ENET0_RX_COL\"" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 98 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1465388702264 "|Delay_audio|ENET0_RX_COL"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_CRS " "No output dependent on input pin \"ENET0_RX_CRS\"" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 99 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1465388702264 "|Delay_audio|ENET0_RX_CRS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_DATA\[0\] " "No output dependent on input pin \"ENET0_RX_DATA\[0\]\"" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 100 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1465388702264 "|Delay_audio|ENET0_RX_DATA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_DATA\[1\] " "No output dependent on input pin \"ENET0_RX_DATA\[1\]\"" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 100 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1465388702264 "|Delay_audio|ENET0_RX_DATA[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_DATA\[2\] " "No output dependent on input pin \"ENET0_RX_DATA\[2\]\"" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 100 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1465388702264 "|Delay_audio|ENET0_RX_DATA[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_DATA\[3\] " "No output dependent on input pin \"ENET0_RX_DATA\[3\]\"" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 100 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1465388702264 "|Delay_audio|ENET0_RX_DATA[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_DV " "No output dependent on input pin \"ENET0_RX_DV\"" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 101 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1465388702264 "|Delay_audio|ENET0_RX_DV"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_ER " "No output dependent on input pin \"ENET0_RX_ER\"" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 102 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1465388702264 "|Delay_audio|ENET0_RX_ER"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_TX_CLK " "No output dependent on input pin \"ENET0_TX_CLK\"" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 103 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1465388702264 "|Delay_audio|ENET0_TX_CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENETCLK_25 " "No output dependent on input pin \"ENETCLK_25\"" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 107 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1465388702264 "|Delay_audio|ENETCLK_25"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_INT_N " "No output dependent on input pin \"ENET1_INT_N\"" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 111 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1465388702264 "|Delay_audio|ENET1_INT_N"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_LINK100 " "No output dependent on input pin \"ENET1_LINK100\"" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 112 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1465388702264 "|Delay_audio|ENET1_LINK100"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_CLK " "No output dependent on input pin \"ENET1_RX_CLK\"" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 116 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1465388702264 "|Delay_audio|ENET1_RX_CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_COL " "No output dependent on input pin \"ENET1_RX_COL\"" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 117 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1465388702264 "|Delay_audio|ENET1_RX_COL"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_CRS " "No output dependent on input pin \"ENET1_RX_CRS\"" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 118 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1465388702264 "|Delay_audio|ENET1_RX_CRS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_DATA\[0\] " "No output dependent on input pin \"ENET1_RX_DATA\[0\]\"" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 119 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1465388702264 "|Delay_audio|ENET1_RX_DATA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_DATA\[1\] " "No output dependent on input pin \"ENET1_RX_DATA\[1\]\"" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 119 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1465388702264 "|Delay_audio|ENET1_RX_DATA[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_DATA\[2\] " "No output dependent on input pin \"ENET1_RX_DATA\[2\]\"" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 119 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1465388702264 "|Delay_audio|ENET1_RX_DATA[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_DATA\[3\] " "No output dependent on input pin \"ENET1_RX_DATA\[3\]\"" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 119 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1465388702264 "|Delay_audio|ENET1_RX_DATA[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_DV " "No output dependent on input pin \"ENET1_RX_DV\"" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 120 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1465388702264 "|Delay_audio|ENET1_RX_DV"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_ER " "No output dependent on input pin \"ENET1_RX_ER\"" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 121 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1465388702264 "|Delay_audio|ENET1_RX_ER"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_TX_CLK " "No output dependent on input pin \"ENET1_TX_CLK\"" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 122 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1465388702264 "|Delay_audio|ENET1_TX_CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_CLK27 " "No output dependent on input pin \"TD_CLK27\"" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 128 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1465388702264 "|Delay_audio|TD_CLK27"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[0\] " "No output dependent on input pin \"TD_DATA\[0\]\"" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 129 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1465388702264 "|Delay_audio|TD_DATA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[1\] " "No output dependent on input pin \"TD_DATA\[1\]\"" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 129 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1465388702264 "|Delay_audio|TD_DATA[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[2\] " "No output dependent on input pin \"TD_DATA\[2\]\"" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 129 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1465388702264 "|Delay_audio|TD_DATA[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[3\] " "No output dependent on input pin \"TD_DATA\[3\]\"" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 129 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1465388702264 "|Delay_audio|TD_DATA[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[4\] " "No output dependent on input pin \"TD_DATA\[4\]\"" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 129 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1465388702264 "|Delay_audio|TD_DATA[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[5\] " "No output dependent on input pin \"TD_DATA\[5\]\"" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 129 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1465388702264 "|Delay_audio|TD_DATA[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[6\] " "No output dependent on input pin \"TD_DATA\[6\]\"" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 129 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1465388702264 "|Delay_audio|TD_DATA[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[7\] " "No output dependent on input pin \"TD_DATA\[7\]\"" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 129 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1465388702264 "|Delay_audio|TD_DATA[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_HS " "No output dependent on input pin \"TD_HS\"" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 130 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1465388702264 "|Delay_audio|TD_HS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_VS " "No output dependent on input pin \"TD_VS\"" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 132 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1465388702264 "|Delay_audio|TD_VS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OTG_DREQ\[0\] " "No output dependent on input pin \"OTG_DREQ\[0\]\"" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 139 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1465388702264 "|Delay_audio|OTG_DREQ[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OTG_DREQ\[1\] " "No output dependent on input pin \"OTG_DREQ\[1\]\"" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 139 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1465388702264 "|Delay_audio|OTG_DREQ[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OTG_INT\[0\] " "No output dependent on input pin \"OTG_INT\[0\]\"" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 141 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1465388702264 "|Delay_audio|OTG_INT[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OTG_INT\[1\] " "No output dependent on input pin \"OTG_INT\[1\]\"" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 141 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1465388702264 "|Delay_audio|OTG_INT[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IRDA_RXD " "No output dependent on input pin \"IRDA_RXD\"" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 148 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1465388702264 "|Delay_audio|IRDA_RXD"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FL_RY " "No output dependent on input pin \"FL_RY\"" {  } { { "Delay_audio.vhd" "" { Text "D:/Henrique/VHDL_Projects/Delay_audio/Delay_audio.vhd" 177 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1465388702264 "|Delay_audio|FL_RY"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1 1465388702264 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1827 " "Implemented 1827 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "72 " "Implemented 72 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1465388702268 ""} { "Info" "ICUT_CUT_TM_OPINS" "231 " "Implemented 231 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1465388702268 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "105 " "Implemented 105 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1 1465388702268 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1017 " "Implemented 1017 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1465388702268 ""} { "Info" "ICUT_CUT_TM_RAMS" "400 " "Implemented 400 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "" 0 -1 1465388702268 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "" 0 -1 1465388702268 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1465388702268 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 497 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 497 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "378 " "Peak virtual memory: 378 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1465388702342 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 08 09:25:02 2016 " "Processing ended: Wed Jun 08 09:25:02 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1465388702342 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1465388702342 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1465388702342 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1465388702342 ""}
