module simple_test:
    input(wire clk, wire reset)
    output(reg out)
    register(reg result)
    
    run (clk.posedge):
        if reset:
            result = (0, b, 1)
        else:
            result = (1, b, 1)
    
    always:
        out = result