$comment
	File created using the following command:
		vcd file SCOMP.msim.vcd -direction
$end
$date
	Tue Apr 19 00:38:08 2022
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module scomp_system_vhd_vec_tst $end
$var wire 1 ! clock_50 $end
$var wire 1 " HEX0 [6] $end
$var wire 1 # HEX0 [5] $end
$var wire 1 $ HEX0 [4] $end
$var wire 1 % HEX0 [3] $end
$var wire 1 & HEX0 [2] $end
$var wire 1 ' HEX0 [1] $end
$var wire 1 ( HEX0 [0] $end
$var wire 1 ) HEX1 [6] $end
$var wire 1 * HEX1 [5] $end
$var wire 1 + HEX1 [4] $end
$var wire 1 , HEX1 [3] $end
$var wire 1 - HEX1 [2] $end
$var wire 1 . HEX1 [1] $end
$var wire 1 / HEX1 [0] $end
$var wire 1 0 HEX2 [6] $end
$var wire 1 1 HEX2 [5] $end
$var wire 1 2 HEX2 [4] $end
$var wire 1 3 HEX2 [3] $end
$var wire 1 4 HEX2 [2] $end
$var wire 1 5 HEX2 [1] $end
$var wire 1 6 HEX2 [0] $end
$var wire 1 7 HEX3 [6] $end
$var wire 1 8 HEX3 [5] $end
$var wire 1 9 HEX3 [4] $end
$var wire 1 : HEX3 [3] $end
$var wire 1 ; HEX3 [2] $end
$var wire 1 < HEX3 [1] $end
$var wire 1 = HEX3 [0] $end
$var wire 1 > HEX4 [6] $end
$var wire 1 ? HEX4 [5] $end
$var wire 1 @ HEX4 [4] $end
$var wire 1 A HEX4 [3] $end
$var wire 1 B HEX4 [2] $end
$var wire 1 C HEX4 [1] $end
$var wire 1 D HEX4 [0] $end
$var wire 1 E HEX5 [6] $end
$var wire 1 F HEX5 [5] $end
$var wire 1 G HEX5 [4] $end
$var wire 1 H HEX5 [3] $end
$var wire 1 I HEX5 [2] $end
$var wire 1 J HEX5 [1] $end
$var wire 1 K HEX5 [0] $end
$var wire 1 L KEY0 $end
$var wire 1 M LEDR [8] $end
$var wire 1 N LEDR [7] $end
$var wire 1 O LEDR [6] $end
$var wire 1 P LEDR [5] $end
$var wire 1 Q LEDR [4] $end
$var wire 1 R LEDR [3] $end
$var wire 1 S LEDR [2] $end
$var wire 1 T LEDR [1] $end
$var wire 1 U LEDR [0] $end
$var wire 1 V NeoPixelSDA $end
$var wire 1 W SW [9] $end
$var wire 1 X SW [8] $end
$var wire 1 Y SW [7] $end
$var wire 1 Z SW [6] $end
$var wire 1 [ SW [5] $end
$var wire 1 \ SW [4] $end
$var wire 1 ] SW [3] $end
$var wire 1 ^ SW [2] $end
$var wire 1 _ SW [1] $end
$var wire 1 ` SW [0] $end

$scope module i1 $end
$var wire 1 a gnd $end
$var wire 1 b vcc $end
$var wire 1 c unknown $end
$var wire 1 d devoe $end
$var wire 1 e devclrn $end
$var wire 1 f devpor $end
$var wire 1 g ww_devoe $end
$var wire 1 h ww_devclrn $end
$var wire 1 i ww_devpor $end
$var wire 1 j ww_NeoPixelSDA $end
$var wire 1 k ww_clock_50 $end
$var wire 1 l ww_KEY0 $end
$var wire 1 m ww_SW [9] $end
$var wire 1 n ww_SW [8] $end
$var wire 1 o ww_SW [7] $end
$var wire 1 p ww_SW [6] $end
$var wire 1 q ww_SW [5] $end
$var wire 1 r ww_SW [4] $end
$var wire 1 s ww_SW [3] $end
$var wire 1 t ww_SW [2] $end
$var wire 1 u ww_SW [1] $end
$var wire 1 v ww_SW [0] $end
$var wire 1 w ww_HEX0 [6] $end
$var wire 1 x ww_HEX0 [5] $end
$var wire 1 y ww_HEX0 [4] $end
$var wire 1 z ww_HEX0 [3] $end
$var wire 1 { ww_HEX0 [2] $end
$var wire 1 | ww_HEX0 [1] $end
$var wire 1 } ww_HEX0 [0] $end
$var wire 1 ~ ww_HEX1 [6] $end
$var wire 1 !! ww_HEX1 [5] $end
$var wire 1 "! ww_HEX1 [4] $end
$var wire 1 #! ww_HEX1 [3] $end
$var wire 1 $! ww_HEX1 [2] $end
$var wire 1 %! ww_HEX1 [1] $end
$var wire 1 &! ww_HEX1 [0] $end
$var wire 1 '! ww_HEX2 [6] $end
$var wire 1 (! ww_HEX2 [5] $end
$var wire 1 )! ww_HEX2 [4] $end
$var wire 1 *! ww_HEX2 [3] $end
$var wire 1 +! ww_HEX2 [2] $end
$var wire 1 ,! ww_HEX2 [1] $end
$var wire 1 -! ww_HEX2 [0] $end
$var wire 1 .! ww_HEX3 [6] $end
$var wire 1 /! ww_HEX3 [5] $end
$var wire 1 0! ww_HEX3 [4] $end
$var wire 1 1! ww_HEX3 [3] $end
$var wire 1 2! ww_HEX3 [2] $end
$var wire 1 3! ww_HEX3 [1] $end
$var wire 1 4! ww_HEX3 [0] $end
$var wire 1 5! ww_HEX4 [6] $end
$var wire 1 6! ww_HEX4 [5] $end
$var wire 1 7! ww_HEX4 [4] $end
$var wire 1 8! ww_HEX4 [3] $end
$var wire 1 9! ww_HEX4 [2] $end
$var wire 1 :! ww_HEX4 [1] $end
$var wire 1 ;! ww_HEX4 [0] $end
$var wire 1 <! ww_HEX5 [6] $end
$var wire 1 =! ww_HEX5 [5] $end
$var wire 1 >! ww_HEX5 [4] $end
$var wire 1 ?! ww_HEX5 [3] $end
$var wire 1 @! ww_HEX5 [2] $end
$var wire 1 A! ww_HEX5 [1] $end
$var wire 1 B! ww_HEX5 [0] $end
$var wire 1 C! ww_LEDR [8] $end
$var wire 1 D! ww_LEDR [7] $end
$var wire 1 E! ww_LEDR [6] $end
$var wire 1 F! ww_LEDR [5] $end
$var wire 1 G! ww_LEDR [4] $end
$var wire 1 H! ww_LEDR [3] $end
$var wire 1 I! ww_LEDR [2] $end
$var wire 1 J! ww_LEDR [1] $end
$var wire 1 K! ww_LEDR [0] $end
$var wire 1 L! \inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ [4] $end
$var wire 1 M! \inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ [3] $end
$var wire 1 N! \inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ [2] $end
$var wire 1 O! \inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ [1] $end
$var wire 1 P! \inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ [0] $end
$var wire 1 Q! \inst|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ [10] $end
$var wire 1 R! \inst|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ [9] $end
$var wire 1 S! \inst|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ [8] $end
$var wire 1 T! \inst|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ [7] $end
$var wire 1 U! \inst|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ [6] $end
$var wire 1 V! \inst|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ [5] $end
$var wire 1 W! \inst|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ [4] $end
$var wire 1 X! \inst|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ [3] $end
$var wire 1 Y! \inst|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ [2] $end
$var wire 1 Z! \inst|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ [1] $end
$var wire 1 [! \inst|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ [0] $end
$var wire 1 \! \inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [4] $end
$var wire 1 ]! \inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [3] $end
$var wire 1 ^! \inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [2] $end
$var wire 1 _! \inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [1] $end
$var wire 1 `! \inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [0] $end
$var wire 1 a! \inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\ [4] $end
$var wire 1 b! \inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\ [3] $end
$var wire 1 c! \inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\ [2] $end
$var wire 1 d! \inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\ [1] $end
$var wire 1 e! \inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\ [0] $end
$var wire 1 f! \inst|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ [10] $end
$var wire 1 g! \inst|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ [9] $end
$var wire 1 h! \inst|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ [8] $end
$var wire 1 i! \inst|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ [7] $end
$var wire 1 j! \inst|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ [6] $end
$var wire 1 k! \inst|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ [5] $end
$var wire 1 l! \inst|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ [4] $end
$var wire 1 m! \inst|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ [3] $end
$var wire 1 n! \inst|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ [2] $end
$var wire 1 o! \inst|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ [1] $end
$var wire 1 p! \inst|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ [0] $end
$var wire 1 q! \inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\ [4] $end
$var wire 1 r! \inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\ [3] $end
$var wire 1 s! \inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\ [2] $end
$var wire 1 t! \inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\ [1] $end
$var wire 1 u! \inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\ [0] $end
$var wire 1 v! \inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\ [4] $end
$var wire 1 w! \inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\ [3] $end
$var wire 1 x! \inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\ [2] $end
$var wire 1 y! \inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\ [1] $end
$var wire 1 z! \inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\ [0] $end
$var wire 1 {! \inst|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ [10] $end
$var wire 1 |! \inst|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ [9] $end
$var wire 1 }! \inst|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ [8] $end
$var wire 1 ~! \inst|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ [7] $end
$var wire 1 !" \inst|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ [6] $end
$var wire 1 "" \inst|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ [5] $end
$var wire 1 #" \inst|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ [4] $end
$var wire 1 $" \inst|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ [3] $end
$var wire 1 %" \inst|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ [2] $end
$var wire 1 &" \inst|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ [1] $end
$var wire 1 '" \inst|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ [0] $end
$var wire 1 (" \inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\ [4] $end
$var wire 1 )" \inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\ [3] $end
$var wire 1 *" \inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\ [2] $end
$var wire 1 +" \inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\ [1] $end
$var wire 1 ," \inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\ [0] $end
$var wire 1 -" \inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\ [4] $end
$var wire 1 ." \inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\ [3] $end
$var wire 1 /" \inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\ [2] $end
$var wire 1 0" \inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\ [1] $end
$var wire 1 1" \inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\ [0] $end
$var wire 1 2" \inst|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ [10] $end
$var wire 1 3" \inst|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ [9] $end
$var wire 1 4" \inst|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ [8] $end
$var wire 1 5" \inst|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ [7] $end
$var wire 1 6" \inst|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ [6] $end
$var wire 1 7" \inst|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ [5] $end
$var wire 1 8" \inst|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ [4] $end
$var wire 1 9" \inst|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ [3] $end
$var wire 1 :" \inst|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ [2] $end
$var wire 1 ;" \inst|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ [1] $end
$var wire 1 <" \inst|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ [0] $end
$var wire 1 =" \inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\ [4] $end
$var wire 1 >" \inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\ [3] $end
$var wire 1 ?" \inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\ [2] $end
$var wire 1 @" \inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\ [1] $end
$var wire 1 A" \inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\ [0] $end
$var wire 1 B" \inst13|pixelRAM|auto_generated|ram_block1a4_PORTADATAIN_bus\ [19] $end
$var wire 1 C" \inst13|pixelRAM|auto_generated|ram_block1a4_PORTADATAIN_bus\ [18] $end
$var wire 1 D" \inst13|pixelRAM|auto_generated|ram_block1a4_PORTADATAIN_bus\ [17] $end
$var wire 1 E" \inst13|pixelRAM|auto_generated|ram_block1a4_PORTADATAIN_bus\ [16] $end
$var wire 1 F" \inst13|pixelRAM|auto_generated|ram_block1a4_PORTADATAIN_bus\ [15] $end
$var wire 1 G" \inst13|pixelRAM|auto_generated|ram_block1a4_PORTADATAIN_bus\ [14] $end
$var wire 1 H" \inst13|pixelRAM|auto_generated|ram_block1a4_PORTADATAIN_bus\ [13] $end
$var wire 1 I" \inst13|pixelRAM|auto_generated|ram_block1a4_PORTADATAIN_bus\ [12] $end
$var wire 1 J" \inst13|pixelRAM|auto_generated|ram_block1a4_PORTADATAIN_bus\ [11] $end
$var wire 1 K" \inst13|pixelRAM|auto_generated|ram_block1a4_PORTADATAIN_bus\ [10] $end
$var wire 1 L" \inst13|pixelRAM|auto_generated|ram_block1a4_PORTADATAIN_bus\ [9] $end
$var wire 1 M" \inst13|pixelRAM|auto_generated|ram_block1a4_PORTADATAIN_bus\ [8] $end
$var wire 1 N" \inst13|pixelRAM|auto_generated|ram_block1a4_PORTADATAIN_bus\ [7] $end
$var wire 1 O" \inst13|pixelRAM|auto_generated|ram_block1a4_PORTADATAIN_bus\ [6] $end
$var wire 1 P" \inst13|pixelRAM|auto_generated|ram_block1a4_PORTADATAIN_bus\ [5] $end
$var wire 1 Q" \inst13|pixelRAM|auto_generated|ram_block1a4_PORTADATAIN_bus\ [4] $end
$var wire 1 R" \inst13|pixelRAM|auto_generated|ram_block1a4_PORTADATAIN_bus\ [3] $end
$var wire 1 S" \inst13|pixelRAM|auto_generated|ram_block1a4_PORTADATAIN_bus\ [2] $end
$var wire 1 T" \inst13|pixelRAM|auto_generated|ram_block1a4_PORTADATAIN_bus\ [1] $end
$var wire 1 U" \inst13|pixelRAM|auto_generated|ram_block1a4_PORTADATAIN_bus\ [0] $end
$var wire 1 V" \inst13|pixelRAM|auto_generated|ram_block1a4_PORTBDATAIN_bus\ [19] $end
$var wire 1 W" \inst13|pixelRAM|auto_generated|ram_block1a4_PORTBDATAIN_bus\ [18] $end
$var wire 1 X" \inst13|pixelRAM|auto_generated|ram_block1a4_PORTBDATAIN_bus\ [17] $end
$var wire 1 Y" \inst13|pixelRAM|auto_generated|ram_block1a4_PORTBDATAIN_bus\ [16] $end
$var wire 1 Z" \inst13|pixelRAM|auto_generated|ram_block1a4_PORTBDATAIN_bus\ [15] $end
$var wire 1 [" \inst13|pixelRAM|auto_generated|ram_block1a4_PORTBDATAIN_bus\ [14] $end
$var wire 1 \" \inst13|pixelRAM|auto_generated|ram_block1a4_PORTBDATAIN_bus\ [13] $end
$var wire 1 ]" \inst13|pixelRAM|auto_generated|ram_block1a4_PORTBDATAIN_bus\ [12] $end
$var wire 1 ^" \inst13|pixelRAM|auto_generated|ram_block1a4_PORTBDATAIN_bus\ [11] $end
$var wire 1 _" \inst13|pixelRAM|auto_generated|ram_block1a4_PORTBDATAIN_bus\ [10] $end
$var wire 1 `" \inst13|pixelRAM|auto_generated|ram_block1a4_PORTBDATAIN_bus\ [9] $end
$var wire 1 a" \inst13|pixelRAM|auto_generated|ram_block1a4_PORTBDATAIN_bus\ [8] $end
$var wire 1 b" \inst13|pixelRAM|auto_generated|ram_block1a4_PORTBDATAIN_bus\ [7] $end
$var wire 1 c" \inst13|pixelRAM|auto_generated|ram_block1a4_PORTBDATAIN_bus\ [6] $end
$var wire 1 d" \inst13|pixelRAM|auto_generated|ram_block1a4_PORTBDATAIN_bus\ [5] $end
$var wire 1 e" \inst13|pixelRAM|auto_generated|ram_block1a4_PORTBDATAIN_bus\ [4] $end
$var wire 1 f" \inst13|pixelRAM|auto_generated|ram_block1a4_PORTBDATAIN_bus\ [3] $end
$var wire 1 g" \inst13|pixelRAM|auto_generated|ram_block1a4_PORTBDATAIN_bus\ [2] $end
$var wire 1 h" \inst13|pixelRAM|auto_generated|ram_block1a4_PORTBDATAIN_bus\ [1] $end
$var wire 1 i" \inst13|pixelRAM|auto_generated|ram_block1a4_PORTBDATAIN_bus\ [0] $end
$var wire 1 j" \inst13|pixelRAM|auto_generated|ram_block1a4_PORTAADDR_bus\ [7] $end
$var wire 1 k" \inst13|pixelRAM|auto_generated|ram_block1a4_PORTAADDR_bus\ [6] $end
$var wire 1 l" \inst13|pixelRAM|auto_generated|ram_block1a4_PORTAADDR_bus\ [5] $end
$var wire 1 m" \inst13|pixelRAM|auto_generated|ram_block1a4_PORTAADDR_bus\ [4] $end
$var wire 1 n" \inst13|pixelRAM|auto_generated|ram_block1a4_PORTAADDR_bus\ [3] $end
$var wire 1 o" \inst13|pixelRAM|auto_generated|ram_block1a4_PORTAADDR_bus\ [2] $end
$var wire 1 p" \inst13|pixelRAM|auto_generated|ram_block1a4_PORTAADDR_bus\ [1] $end
$var wire 1 q" \inst13|pixelRAM|auto_generated|ram_block1a4_PORTAADDR_bus\ [0] $end
$var wire 1 r" \inst13|pixelRAM|auto_generated|ram_block1a4_PORTBADDR_bus\ [7] $end
$var wire 1 s" \inst13|pixelRAM|auto_generated|ram_block1a4_PORTBADDR_bus\ [6] $end
$var wire 1 t" \inst13|pixelRAM|auto_generated|ram_block1a4_PORTBADDR_bus\ [5] $end
$var wire 1 u" \inst13|pixelRAM|auto_generated|ram_block1a4_PORTBADDR_bus\ [4] $end
$var wire 1 v" \inst13|pixelRAM|auto_generated|ram_block1a4_PORTBADDR_bus\ [3] $end
$var wire 1 w" \inst13|pixelRAM|auto_generated|ram_block1a4_PORTBADDR_bus\ [2] $end
$var wire 1 x" \inst13|pixelRAM|auto_generated|ram_block1a4_PORTBADDR_bus\ [1] $end
$var wire 1 y" \inst13|pixelRAM|auto_generated|ram_block1a4_PORTBADDR_bus\ [0] $end
$var wire 1 z" \inst13|pixelRAM|auto_generated|ram_block1a4_PORTADATAOUT_bus\ [19] $end
$var wire 1 {" \inst13|pixelRAM|auto_generated|ram_block1a4_PORTADATAOUT_bus\ [18] $end
$var wire 1 |" \inst13|pixelRAM|auto_generated|ram_block1a4_PORTADATAOUT_bus\ [17] $end
$var wire 1 }" \inst13|pixelRAM|auto_generated|ram_block1a4_PORTADATAOUT_bus\ [16] $end
$var wire 1 ~" \inst13|pixelRAM|auto_generated|ram_block1a4_PORTADATAOUT_bus\ [15] $end
$var wire 1 !# \inst13|pixelRAM|auto_generated|ram_block1a4_PORTADATAOUT_bus\ [14] $end
$var wire 1 "# \inst13|pixelRAM|auto_generated|ram_block1a4_PORTADATAOUT_bus\ [13] $end
$var wire 1 ## \inst13|pixelRAM|auto_generated|ram_block1a4_PORTADATAOUT_bus\ [12] $end
$var wire 1 $# \inst13|pixelRAM|auto_generated|ram_block1a4_PORTADATAOUT_bus\ [11] $end
$var wire 1 %# \inst13|pixelRAM|auto_generated|ram_block1a4_PORTADATAOUT_bus\ [10] $end
$var wire 1 &# \inst13|pixelRAM|auto_generated|ram_block1a4_PORTADATAOUT_bus\ [9] $end
$var wire 1 '# \inst13|pixelRAM|auto_generated|ram_block1a4_PORTADATAOUT_bus\ [8] $end
$var wire 1 (# \inst13|pixelRAM|auto_generated|ram_block1a4_PORTADATAOUT_bus\ [7] $end
$var wire 1 )# \inst13|pixelRAM|auto_generated|ram_block1a4_PORTADATAOUT_bus\ [6] $end
$var wire 1 *# \inst13|pixelRAM|auto_generated|ram_block1a4_PORTADATAOUT_bus\ [5] $end
$var wire 1 +# \inst13|pixelRAM|auto_generated|ram_block1a4_PORTADATAOUT_bus\ [4] $end
$var wire 1 ,# \inst13|pixelRAM|auto_generated|ram_block1a4_PORTADATAOUT_bus\ [3] $end
$var wire 1 -# \inst13|pixelRAM|auto_generated|ram_block1a4_PORTADATAOUT_bus\ [2] $end
$var wire 1 .# \inst13|pixelRAM|auto_generated|ram_block1a4_PORTADATAOUT_bus\ [1] $end
$var wire 1 /# \inst13|pixelRAM|auto_generated|ram_block1a4_PORTADATAOUT_bus\ [0] $end
$var wire 1 0# \inst13|pixelRAM|auto_generated|ram_block1a4_PORTBDATAOUT_bus\ [19] $end
$var wire 1 1# \inst13|pixelRAM|auto_generated|ram_block1a4_PORTBDATAOUT_bus\ [18] $end
$var wire 1 2# \inst13|pixelRAM|auto_generated|ram_block1a4_PORTBDATAOUT_bus\ [17] $end
$var wire 1 3# \inst13|pixelRAM|auto_generated|ram_block1a4_PORTBDATAOUT_bus\ [16] $end
$var wire 1 4# \inst13|pixelRAM|auto_generated|ram_block1a4_PORTBDATAOUT_bus\ [15] $end
$var wire 1 5# \inst13|pixelRAM|auto_generated|ram_block1a4_PORTBDATAOUT_bus\ [14] $end
$var wire 1 6# \inst13|pixelRAM|auto_generated|ram_block1a4_PORTBDATAOUT_bus\ [13] $end
$var wire 1 7# \inst13|pixelRAM|auto_generated|ram_block1a4_PORTBDATAOUT_bus\ [12] $end
$var wire 1 8# \inst13|pixelRAM|auto_generated|ram_block1a4_PORTBDATAOUT_bus\ [11] $end
$var wire 1 9# \inst13|pixelRAM|auto_generated|ram_block1a4_PORTBDATAOUT_bus\ [10] $end
$var wire 1 :# \inst13|pixelRAM|auto_generated|ram_block1a4_PORTBDATAOUT_bus\ [9] $end
$var wire 1 ;# \inst13|pixelRAM|auto_generated|ram_block1a4_PORTBDATAOUT_bus\ [8] $end
$var wire 1 <# \inst13|pixelRAM|auto_generated|ram_block1a4_PORTBDATAOUT_bus\ [7] $end
$var wire 1 =# \inst13|pixelRAM|auto_generated|ram_block1a4_PORTBDATAOUT_bus\ [6] $end
$var wire 1 ># \inst13|pixelRAM|auto_generated|ram_block1a4_PORTBDATAOUT_bus\ [5] $end
$var wire 1 ?# \inst13|pixelRAM|auto_generated|ram_block1a4_PORTBDATAOUT_bus\ [4] $end
$var wire 1 @# \inst13|pixelRAM|auto_generated|ram_block1a4_PORTBDATAOUT_bus\ [3] $end
$var wire 1 A# \inst13|pixelRAM|auto_generated|ram_block1a4_PORTBDATAOUT_bus\ [2] $end
$var wire 1 B# \inst13|pixelRAM|auto_generated|ram_block1a4_PORTBDATAOUT_bus\ [1] $end
$var wire 1 C# \inst13|pixelRAM|auto_generated|ram_block1a4_PORTBDATAOUT_bus\ [0] $end
$var wire 1 D# \inst13|pixelRAM|auto_generated|ram_block1a0_PORTADATAIN_bus\ [19] $end
$var wire 1 E# \inst13|pixelRAM|auto_generated|ram_block1a0_PORTADATAIN_bus\ [18] $end
$var wire 1 F# \inst13|pixelRAM|auto_generated|ram_block1a0_PORTADATAIN_bus\ [17] $end
$var wire 1 G# \inst13|pixelRAM|auto_generated|ram_block1a0_PORTADATAIN_bus\ [16] $end
$var wire 1 H# \inst13|pixelRAM|auto_generated|ram_block1a0_PORTADATAIN_bus\ [15] $end
$var wire 1 I# \inst13|pixelRAM|auto_generated|ram_block1a0_PORTADATAIN_bus\ [14] $end
$var wire 1 J# \inst13|pixelRAM|auto_generated|ram_block1a0_PORTADATAIN_bus\ [13] $end
$var wire 1 K# \inst13|pixelRAM|auto_generated|ram_block1a0_PORTADATAIN_bus\ [12] $end
$var wire 1 L# \inst13|pixelRAM|auto_generated|ram_block1a0_PORTADATAIN_bus\ [11] $end
$var wire 1 M# \inst13|pixelRAM|auto_generated|ram_block1a0_PORTADATAIN_bus\ [10] $end
$var wire 1 N# \inst13|pixelRAM|auto_generated|ram_block1a0_PORTADATAIN_bus\ [9] $end
$var wire 1 O# \inst13|pixelRAM|auto_generated|ram_block1a0_PORTADATAIN_bus\ [8] $end
$var wire 1 P# \inst13|pixelRAM|auto_generated|ram_block1a0_PORTADATAIN_bus\ [7] $end
$var wire 1 Q# \inst13|pixelRAM|auto_generated|ram_block1a0_PORTADATAIN_bus\ [6] $end
$var wire 1 R# \inst13|pixelRAM|auto_generated|ram_block1a0_PORTADATAIN_bus\ [5] $end
$var wire 1 S# \inst13|pixelRAM|auto_generated|ram_block1a0_PORTADATAIN_bus\ [4] $end
$var wire 1 T# \inst13|pixelRAM|auto_generated|ram_block1a0_PORTADATAIN_bus\ [3] $end
$var wire 1 U# \inst13|pixelRAM|auto_generated|ram_block1a0_PORTADATAIN_bus\ [2] $end
$var wire 1 V# \inst13|pixelRAM|auto_generated|ram_block1a0_PORTADATAIN_bus\ [1] $end
$var wire 1 W# \inst13|pixelRAM|auto_generated|ram_block1a0_PORTADATAIN_bus\ [0] $end
$var wire 1 X# \inst13|pixelRAM|auto_generated|ram_block1a0_PORTBDATAIN_bus\ [19] $end
$var wire 1 Y# \inst13|pixelRAM|auto_generated|ram_block1a0_PORTBDATAIN_bus\ [18] $end
$var wire 1 Z# \inst13|pixelRAM|auto_generated|ram_block1a0_PORTBDATAIN_bus\ [17] $end
$var wire 1 [# \inst13|pixelRAM|auto_generated|ram_block1a0_PORTBDATAIN_bus\ [16] $end
$var wire 1 \# \inst13|pixelRAM|auto_generated|ram_block1a0_PORTBDATAIN_bus\ [15] $end
$var wire 1 ]# \inst13|pixelRAM|auto_generated|ram_block1a0_PORTBDATAIN_bus\ [14] $end
$var wire 1 ^# \inst13|pixelRAM|auto_generated|ram_block1a0_PORTBDATAIN_bus\ [13] $end
$var wire 1 _# \inst13|pixelRAM|auto_generated|ram_block1a0_PORTBDATAIN_bus\ [12] $end
$var wire 1 `# \inst13|pixelRAM|auto_generated|ram_block1a0_PORTBDATAIN_bus\ [11] $end
$var wire 1 a# \inst13|pixelRAM|auto_generated|ram_block1a0_PORTBDATAIN_bus\ [10] $end
$var wire 1 b# \inst13|pixelRAM|auto_generated|ram_block1a0_PORTBDATAIN_bus\ [9] $end
$var wire 1 c# \inst13|pixelRAM|auto_generated|ram_block1a0_PORTBDATAIN_bus\ [8] $end
$var wire 1 d# \inst13|pixelRAM|auto_generated|ram_block1a0_PORTBDATAIN_bus\ [7] $end
$var wire 1 e# \inst13|pixelRAM|auto_generated|ram_block1a0_PORTBDATAIN_bus\ [6] $end
$var wire 1 f# \inst13|pixelRAM|auto_generated|ram_block1a0_PORTBDATAIN_bus\ [5] $end
$var wire 1 g# \inst13|pixelRAM|auto_generated|ram_block1a0_PORTBDATAIN_bus\ [4] $end
$var wire 1 h# \inst13|pixelRAM|auto_generated|ram_block1a0_PORTBDATAIN_bus\ [3] $end
$var wire 1 i# \inst13|pixelRAM|auto_generated|ram_block1a0_PORTBDATAIN_bus\ [2] $end
$var wire 1 j# \inst13|pixelRAM|auto_generated|ram_block1a0_PORTBDATAIN_bus\ [1] $end
$var wire 1 k# \inst13|pixelRAM|auto_generated|ram_block1a0_PORTBDATAIN_bus\ [0] $end
$var wire 1 l# \inst13|pixelRAM|auto_generated|ram_block1a0_PORTAADDR_bus\ [7] $end
$var wire 1 m# \inst13|pixelRAM|auto_generated|ram_block1a0_PORTAADDR_bus\ [6] $end
$var wire 1 n# \inst13|pixelRAM|auto_generated|ram_block1a0_PORTAADDR_bus\ [5] $end
$var wire 1 o# \inst13|pixelRAM|auto_generated|ram_block1a0_PORTAADDR_bus\ [4] $end
$var wire 1 p# \inst13|pixelRAM|auto_generated|ram_block1a0_PORTAADDR_bus\ [3] $end
$var wire 1 q# \inst13|pixelRAM|auto_generated|ram_block1a0_PORTAADDR_bus\ [2] $end
$var wire 1 r# \inst13|pixelRAM|auto_generated|ram_block1a0_PORTAADDR_bus\ [1] $end
$var wire 1 s# \inst13|pixelRAM|auto_generated|ram_block1a0_PORTAADDR_bus\ [0] $end
$var wire 1 t# \inst13|pixelRAM|auto_generated|ram_block1a0_PORTBADDR_bus\ [7] $end
$var wire 1 u# \inst13|pixelRAM|auto_generated|ram_block1a0_PORTBADDR_bus\ [6] $end
$var wire 1 v# \inst13|pixelRAM|auto_generated|ram_block1a0_PORTBADDR_bus\ [5] $end
$var wire 1 w# \inst13|pixelRAM|auto_generated|ram_block1a0_PORTBADDR_bus\ [4] $end
$var wire 1 x# \inst13|pixelRAM|auto_generated|ram_block1a0_PORTBADDR_bus\ [3] $end
$var wire 1 y# \inst13|pixelRAM|auto_generated|ram_block1a0_PORTBADDR_bus\ [2] $end
$var wire 1 z# \inst13|pixelRAM|auto_generated|ram_block1a0_PORTBADDR_bus\ [1] $end
$var wire 1 {# \inst13|pixelRAM|auto_generated|ram_block1a0_PORTBADDR_bus\ [0] $end
$var wire 1 |# \inst13|pixelRAM|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [19] $end
$var wire 1 }# \inst13|pixelRAM|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [18] $end
$var wire 1 ~# \inst13|pixelRAM|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [17] $end
$var wire 1 !$ \inst13|pixelRAM|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [16] $end
$var wire 1 "$ \inst13|pixelRAM|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [15] $end
$var wire 1 #$ \inst13|pixelRAM|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [14] $end
$var wire 1 $$ \inst13|pixelRAM|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [13] $end
$var wire 1 %$ \inst13|pixelRAM|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [12] $end
$var wire 1 &$ \inst13|pixelRAM|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [11] $end
$var wire 1 '$ \inst13|pixelRAM|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [10] $end
$var wire 1 ($ \inst13|pixelRAM|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [9] $end
$var wire 1 )$ \inst13|pixelRAM|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [8] $end
$var wire 1 *$ \inst13|pixelRAM|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [7] $end
$var wire 1 +$ \inst13|pixelRAM|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [6] $end
$var wire 1 ,$ \inst13|pixelRAM|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [5] $end
$var wire 1 -$ \inst13|pixelRAM|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [4] $end
$var wire 1 .$ \inst13|pixelRAM|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [3] $end
$var wire 1 /$ \inst13|pixelRAM|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [2] $end
$var wire 1 0$ \inst13|pixelRAM|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [1] $end
$var wire 1 1$ \inst13|pixelRAM|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [0] $end
$var wire 1 2$ \inst13|pixelRAM|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [19] $end
$var wire 1 3$ \inst13|pixelRAM|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [18] $end
$var wire 1 4$ \inst13|pixelRAM|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [17] $end
$var wire 1 5$ \inst13|pixelRAM|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [16] $end
$var wire 1 6$ \inst13|pixelRAM|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [15] $end
$var wire 1 7$ \inst13|pixelRAM|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [14] $end
$var wire 1 8$ \inst13|pixelRAM|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [13] $end
$var wire 1 9$ \inst13|pixelRAM|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [12] $end
$var wire 1 :$ \inst13|pixelRAM|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [11] $end
$var wire 1 ;$ \inst13|pixelRAM|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [10] $end
$var wire 1 <$ \inst13|pixelRAM|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [9] $end
$var wire 1 =$ \inst13|pixelRAM|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [8] $end
$var wire 1 >$ \inst13|pixelRAM|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [7] $end
$var wire 1 ?$ \inst13|pixelRAM|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [6] $end
$var wire 1 @$ \inst13|pixelRAM|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [5] $end
$var wire 1 A$ \inst13|pixelRAM|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [4] $end
$var wire 1 B$ \inst13|pixelRAM|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [3] $end
$var wire 1 C$ \inst13|pixelRAM|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [2] $end
$var wire 1 D$ \inst13|pixelRAM|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [1] $end
$var wire 1 E$ \inst13|pixelRAM|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [0] $end
$var wire 1 F$ \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus\ [7] $end
$var wire 1 G$ \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus\ [6] $end
$var wire 1 H$ \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus\ [5] $end
$var wire 1 I$ \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus\ [4] $end
$var wire 1 J$ \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus\ [3] $end
$var wire 1 K$ \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus\ [2] $end
$var wire 1 L$ \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus\ [1] $end
$var wire 1 M$ \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus\ [0] $end
$var wire 1 N$ \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus\ [7] $end
$var wire 1 O$ \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus\ [6] $end
$var wire 1 P$ \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus\ [5] $end
$var wire 1 Q$ \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus\ [4] $end
$var wire 1 R$ \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus\ [3] $end
$var wire 1 S$ \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus\ [2] $end
$var wire 1 T$ \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus\ [1] $end
$var wire 1 U$ \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus\ [0] $end
$var wire 1 V$ \inst1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_CLKIN_bus\ [3] $end
$var wire 1 W$ \inst1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_CLKIN_bus\ [2] $end
$var wire 1 X$ \inst1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_CLKIN_bus\ [1] $end
$var wire 1 Y$ \inst1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_CLKIN_bus\ [0] $end
$var wire 1 Z$ \inst1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_MHI_bus\ [7] $end
$var wire 1 [$ \inst1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_MHI_bus\ [6] $end
$var wire 1 \$ \inst1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_MHI_bus\ [5] $end
$var wire 1 ]$ \inst1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_MHI_bus\ [4] $end
$var wire 1 ^$ \inst1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_MHI_bus\ [3] $end
$var wire 1 _$ \inst1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_MHI_bus\ [2] $end
$var wire 1 `$ \inst1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_MHI_bus\ [1] $end
$var wire 1 a$ \inst1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_MHI_bus\ [0] $end
$var wire 1 b$ \inst1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus\ [8] $end
$var wire 1 c$ \inst1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus\ [7] $end
$var wire 1 d$ \inst1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus\ [6] $end
$var wire 1 e$ \inst1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus\ [5] $end
$var wire 1 f$ \inst1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus\ [4] $end
$var wire 1 g$ \inst1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus\ [3] $end
$var wire 1 h$ \inst1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus\ [2] $end
$var wire 1 i$ \inst1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus\ [1] $end
$var wire 1 j$ \inst1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus\ [0] $end
$var wire 1 k$ \inst1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER_VCO0PH_bus\ [7] $end
$var wire 1 l$ \inst1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER_VCO0PH_bus\ [6] $end
$var wire 1 m$ \inst1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER_VCO0PH_bus\ [5] $end
$var wire 1 n$ \inst1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER_VCO0PH_bus\ [4] $end
$var wire 1 o$ \inst1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER_VCO0PH_bus\ [3] $end
$var wire 1 p$ \inst1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER_VCO0PH_bus\ [2] $end
$var wire 1 q$ \inst1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER_VCO0PH_bus\ [1] $end
$var wire 1 r$ \inst1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER_VCO0PH_bus\ [0] $end
$var wire 1 s$ \clock_50~input_o\ $end
$var wire 1 t$ \inst1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF\ $end
$var wire 1 u$ \KEY0~input_o\ $end
$var wire 1 v$ \inst1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT\ $end
$var wire 1 w$ \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2\ $end
$var wire 1 x$ \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3\ $end
$var wire 1 y$ \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4\ $end
$var wire 1 z$ \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5\ $end
$var wire 1 {$ \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6\ $end
$var wire 1 |$ \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7\ $end
$var wire 1 }$ \inst1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP\ $end
$var wire 1 ~$ \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1\ $end
$var wire 1 !% \inst1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM\ $end
$var wire 1 "% \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0\ $end
$var wire 1 #% \inst1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT\ $end
$var wire 1 $% \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN\ $end
$var wire 1 %% \inst1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN6\ $end
$var wire 1 &% \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK\ $end
$var wire 1 '% \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0\ $end
$var wire 1 (% \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1\ $end
$var wire 1 )% \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2\ $end
$var wire 1 *% \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3\ $end
$var wire 1 +% \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4\ $end
$var wire 1 ,% \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5\ $end
$var wire 1 -% \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6\ $end
$var wire 1 .% \inst1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7\ $end
$var wire 1 /% \inst1|pll_main_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\ $end
$var wire 1 0% \inst13|Add1~17_sumout\ $end
$var wire 1 1% \inst13|Add0~21_sumout\ $end
$var wire 1 2% \inst13|reset_count~12_combout\ $end
$var wire 1 3% \inst13|Add0~22\ $end
$var wire 1 4% \inst13|Add0~25_sumout\ $end
$var wire 1 5% \inst13|reset_count~11_combout\ $end
$var wire 1 6% \inst13|Add0~26\ $end
$var wire 1 7% \inst13|Add0~29_sumout\ $end
$var wire 1 8% \inst13|reset_count~10_combout\ $end
$var wire 1 9% \inst13|Add1~26\ $end
$var wire 1 :% \inst13|Add1~21_sumout\ $end
$var wire 1 ;% \inst13|enc_count~3_combout\ $end
$var wire 1 <% \inst13|enc_count[0]~DUPLICATE_q\ $end
$var wire 1 =% \inst13|enc_count~4_combout\ $end
$var wire 1 >% \inst13|Add3~2_combout\ $end
$var wire 1 ?% \inst13|enc_count~2_combout\ $end
$var wire 1 @% \inst13|enc_count[2]~DUPLICATE_q\ $end
$var wire 1 A% \inst13|Add3~0_combout\ $end
$var wire 1 B% \inst13|enc_count~1_combout\ $end
$var wire 1 C% \inst13|enc_count[4]~DUPLICATE_q\ $end
$var wire 1 D% \inst13|Add3~1_combout\ $end
$var wire 1 E% \inst13|enc_count~0_combout\ $end
$var wire 1 F% \inst13|Equal1~0_combout\ $end
$var wire 1 G% \inst13|bit_count~4_combout\ $end
$var wire 1 H% \inst13|bit_count~3_combout\ $end
$var wire 1 I% \inst13|bit_count~5_combout\ $end
$var wire 1 J% \inst13|bit_count~1_combout\ $end
$var wire 1 K% \inst13|bit_count~2_combout\ $end
$var wire 1 L% \inst13|Equal2~1_combout\ $end
$var wire 1 M% \inst13|bit_count~0_combout\ $end
$var wire 1 N% \inst13|Equal2~0_combout\ $end
$var wire 1 O% \inst13|reset_count~2_combout\ $end
$var wire 1 P% \inst13|pixel_count[3]~0_combout\ $end
$var wire 1 Q% \inst13|Add1~22\ $end
$var wire 1 R% \inst13|Add1~13_sumout\ $end
$var wire 1 S% \inst13|Equal3~0_combout\ $end
$var wire 1 T% \inst13|Add0~30\ $end
$var wire 1 U% \inst13|Add0~1_sumout\ $end
$var wire 1 V% \inst13|reset_count~9_combout\ $end
$var wire 1 W% \inst13|Equal0~1_combout\ $end
$var wire 1 X% \inst13|Add0~2\ $end
$var wire 1 Y% \inst13|Add0~33_sumout\ $end
$var wire 1 Z% \inst13|reset_count~8_combout\ $end
$var wire 1 [% \inst13|Add0~34\ $end
$var wire 1 \% \inst13|Add0~37_sumout\ $end
$var wire 1 ]% \inst13|reset_count~7_combout\ $end
$var wire 1 ^% \inst13|Add0~38\ $end
$var wire 1 _% \inst13|Add0~5_sumout\ $end
$var wire 1 `% \inst13|reset_count~6_combout\ $end
$var wire 1 a% \inst13|Add0~6\ $end
$var wire 1 b% \inst13|Add0~9_sumout\ $end
$var wire 1 c% \inst13|reset_count~5_combout\ $end
$var wire 1 d% \inst13|Add0~10\ $end
$var wire 1 e% \inst13|Add0~13_sumout\ $end
$var wire 1 f% \inst13|reset_count~4_combout\ $end
$var wire 1 g% \inst13|Add0~14\ $end
$var wire 1 h% \inst13|Add0~17_sumout\ $end
$var wire 1 i% \inst13|reset_count~3_combout\ $end
$var wire 1 j% \inst13|Equal0~0_combout\ $end
$var wire 1 k% \inst13|Equal0~2_combout\ $end
$var wire 1 l% \inst13|Add1~18\ $end
$var wire 1 m% \inst13|Add1~9_sumout\ $end
$var wire 1 n% \inst13|Add1~10\ $end
$var wire 1 o% \inst13|Add1~5_sumout\ $end
$var wire 1 p% \inst13|Add1~6\ $end
$var wire 1 q% \inst13|Add1~1_sumout\ $end
$var wire 1 r% \inst13|Add1~2\ $end
$var wire 1 s% \inst13|Add1~25_sumout\ $end
$var wire 1 t% \inst13|Add1~14\ $end
$var wire 1 u% \inst13|Add1~29_sumout\ $end
$var wire 1 v% \inst13|Equal3~1_combout\ $end
$var wire 1 w% \inst|state.fetch~q\ $end
$var wire 1 x% \inst|state.decode~q\ $end
$var wire 1 y% \inst|state~52_combout\ $end
$var wire 1 z% \inst|state.ex_call~q\ $end
$var wire 1 {% \inst|PC_stack[0][0]~0_combout\ $end
$var wire 1 |% \inst|PC_stack[8][10]~DUPLICATE_q\ $end
$var wire 1 }% \inst|PC_stack[9][0]~1_combout\ $end
$var wire 1 ~% \inst|PC_stack[9][10]~q\ $end
$var wire 1 !& \inst|PC_stack[8][10]~feeder_combout\ $end
$var wire 1 "& \inst|PC_stack[8][10]~q\ $end
$var wire 1 #& \inst|PC_stack[7][10]~feeder_combout\ $end
$var wire 1 $& \inst|PC_stack[7][10]~q\ $end
$var wire 1 %& \inst|PC_stack[6][10]~feeder_combout\ $end
$var wire 1 && \inst|PC_stack[6][10]~q\ $end
$var wire 1 '& \inst|PC_stack[5][10]~feeder_combout\ $end
$var wire 1 (& \inst|PC_stack[5][10]~q\ $end
$var wire 1 )& \inst|PC_stack[4][10]~feeder_combout\ $end
$var wire 1 *& \inst|PC_stack[4][10]~q\ $end
$var wire 1 +& \inst|PC_stack[3][10]~feeder_combout\ $end
$var wire 1 ,& \inst|PC_stack[3][10]~q\ $end
$var wire 1 -& \inst|PC_stack[2][10]~feeder_combout\ $end
$var wire 1 .& \inst|PC_stack[2][10]~q\ $end
$var wire 1 /& \inst|PC_stack[1][10]~feeder_combout\ $end
$var wire 1 0& \inst|PC_stack[1][10]~q\ $end
$var wire 1 1& \inst|PC_stack[0][10]~feeder_combout\ $end
$var wire 1 2& \inst|state.init~feeder_combout\ $end
$var wire 1 3& \inst|state.init~q\ $end
$var wire 1 4& \inst|state~49_combout\ $end
$var wire 1 5& \inst|state.ex_jneg~q\ $end
$var wire 1 6& \inst|IR[8]~0_combout\ $end
$var wire 1 7& \inst|state~33_combout\ $end
$var wire 1 8& \inst|state~35_combout\ $end
$var wire 1 9& \inst|state.ex_sub~DUPLICATE_q\ $end
$var wire 1 :& \inst|Selector30~1_combout\ $end
$var wire 1 ;& \inst|state~36_combout\ $end
$var wire 1 <& \inst|state.ex_addi~q\ $end
$var wire 1 =& \inst|Add1~72_combout\ $end
$var wire 1 >& \inst|Add1~71_combout\ $end
$var wire 1 ?& \inst|state~44_combout\ $end
$var wire 1 @& \inst|state.ex_in~q\ $end
$var wire 1 A& \inst|state.ex_in2~q\ $end
$var wire 1 B& \inst11~0_combout\ $end
$var wire 1 C& \inst|Selector28~0_combout\ $end
$var wire 1 D& \inst|IO_WRITE_int~q\ $end
$var wire 1 E& \inst|WideOr3~0_combout\ $end
$var wire 1 F& \inst|Add1~76_combout\ $end
$var wire 1 G& \inst|Add1~75_combout\ $end
$var wire 1 H& \inst|state.ex_sub~q\ $end
$var wire 1 I& \inst|Add1~74_combout\ $end
$var wire 1 J& \inst|Add1~73_combout\ $end
$var wire 1 K& \inst|Add1~18\ $end
$var wire 1 L& \inst|Add1~21_sumout\ $end
$var wire 1 M& \inst|shifter|auto_generated|sbit_w[17]~22_combout\ $end
$var wire 1 N& \inst|shifter|auto_generated|sbit_w[53]~38_combout\ $end
$var wire 1 O& \inst|shifter|auto_generated|sbit_w[23]~15_combout\ $end
$var wire 1 P& \inst|state~37_combout\ $end
$var wire 1 Q& \inst|state~39_combout\ $end
$var wire 1 R& \inst|state.ex_xor~q\ $end
$var wire 1 S& \inst|Selector30~2_combout\ $end
$var wire 1 T& \inst|state.ex_load~q\ $end
$var wire 1 U& \inst|state~42_combout\ $end
$var wire 1 V& \inst|state.ex_or~q\ $end
$var wire 1 W& \inst|state~40_combout\ $end
$var wire 1 X& \inst|state.ex_and~q\ $end
$var wire 1 Y& \inst|Selector17~2_combout\ $end
$var wire 1 Z& \inst|state~43_combout\ $end
$var wire 1 [& \inst|state.ex_loadi~q\ $end
$var wire 1 \& \inst3|TIMER_EN~2_combout\ $end
$var wire 1 ]& \inst5|Add4~29_sumout\ $end
$var wire 1 ^& \inst5|Add4~22\ $end
$var wire 1 _& \inst5|Add4~17_sumout\ $end
$var wire 1 `& \inst5|Add4~18\ $end
$var wire 1 a& \inst5|Add4~9_sumout\ $end
$var wire 1 b& \inst5|Add4~10\ $end
$var wire 1 c& \inst5|Add4~53_sumout\ $end
$var wire 1 d& \inst5|Add4~54\ $end
$var wire 1 e& \inst5|Add4~49_sumout\ $end
$var wire 1 f& \inst5|Add4~50\ $end
$var wire 1 g& \inst5|Add4~45_sumout\ $end
$var wire 1 h& \inst5|Add4~46\ $end
$var wire 1 i& \inst5|Add4~57_sumout\ $end
$var wire 1 j& \inst5|Add4~58\ $end
$var wire 1 k& \inst5|Add4~5_sumout\ $end
$var wire 1 l& \inst5|count_10Hz[13]~DUPLICATE_q\ $end
$var wire 1 m& \inst5|count_10Hz[11]~DUPLICATE_q\ $end
$var wire 1 n& \inst5|LessThan4~2_combout\ $end
$var wire 1 o& \inst5|Add4~6\ $end
$var wire 1 p& \inst5|Add4~1_sumout\ $end
$var wire 1 q& \inst5|Add4~2\ $end
$var wire 1 r& \inst5|Add4~65_sumout\ $end
$var wire 1 s& \inst5|count_10Hz[15]~DUPLICATE_q\ $end
$var wire 1 t& \inst5|Add4~66\ $end
$var wire 1 u& \inst5|Add4~61_sumout\ $end
$var wire 1 v& \inst5|count_10Hz[16]~DUPLICATE_q\ $end
$var wire 1 w& \inst5|Add4~62\ $end
$var wire 1 x& \inst5|Add4~69_sumout\ $end
$var wire 1 y& \inst5|Add4~70\ $end
$var wire 1 z& \inst5|Add4~73_sumout\ $end
$var wire 1 {& \inst5|LessThan4~3_combout\ $end
$var wire 1 |& \inst5|LessThan4~4_combout\ $end
$var wire 1 }& \inst5|Add4~30\ $end
$var wire 1 ~& \inst5|Add4~25_sumout\ $end
$var wire 1 !' \inst5|count_10Hz[1]~DUPLICATE_q\ $end
$var wire 1 "' \inst5|Add4~26\ $end
$var wire 1 #' \inst5|Add4~33_sumout\ $end
$var wire 1 $' \inst5|Add4~34\ $end
$var wire 1 %' \inst5|Add4~37_sumout\ $end
$var wire 1 &' \inst5|count_10Hz[3]~DUPLICATE_q\ $end
$var wire 1 '' \inst5|Add4~38\ $end
$var wire 1 (' \inst5|Add4~41_sumout\ $end
$var wire 1 )' \inst5|Add4~42\ $end
$var wire 1 *' \inst5|Add4~13_sumout\ $end
$var wire 1 +' \inst5|Add4~14\ $end
$var wire 1 ,' \inst5|Add4~21_sumout\ $end
$var wire 1 -' \inst5|count_10Hz[5]~DUPLICATE_q\ $end
$var wire 1 .' \inst5|LessThan4~0_combout\ $end
$var wire 1 /' \inst5|LessThan4~1_combout\ $end
$var wire 1 0' \inst5|clock_10Hz_int~0_combout\ $end
$var wire 1 1' \inst5|clock_10Hz_int~q\ $end
$var wire 1 2' \inst5|clock_10Hz~q\ $end
$var wire 1 3' \inst4|COUNT[0]~0_combout\ $end
$var wire 1 4' \inst4|process_0~0_combout\ $end
$var wire 1 5' \inst4|Add0~1_sumout\ $end
$var wire 1 6' \inst4|COUNT[1]~DUPLICATE_q\ $end
$var wire 1 7' \inst4|Add0~2\ $end
$var wire 1 8' \inst4|Add0~5_sumout\ $end
$var wire 1 9' \inst4|COUNT[2]~DUPLICATE_q\ $end
$var wire 1 :' \inst4|Add0~6\ $end
$var wire 1 ;' \inst4|Add0~9_sumout\ $end
$var wire 1 <' \inst4|Add0~10\ $end
$var wire 1 =' \inst4|Add0~13_sumout\ $end
$var wire 1 >' \inst4|Add0~14\ $end
$var wire 1 ?' \inst4|Add0~17_sumout\ $end
$var wire 1 @' \inst4|Add0~18\ $end
$var wire 1 A' \inst4|Add0~21_sumout\ $end
$var wire 1 B' \inst4|Add0~22\ $end
$var wire 1 C' \inst4|Add0~25_sumout\ $end
$var wire 1 D' \inst4|COUNT[7]~DUPLICATE_q\ $end
$var wire 1 E' \inst4|Add0~26\ $end
$var wire 1 F' \inst4|Add0~29_sumout\ $end
$var wire 1 G' \inst4|Add0~30\ $end
$var wire 1 H' \inst4|Add0~33_sumout\ $end
$var wire 1 I' \inst4|COUNT[9]~DUPLICATE_q\ $end
$var wire 1 J' \inst4|Add0~34\ $end
$var wire 1 K' \inst4|Add0~37_sumout\ $end
$var wire 1 L' \IO_DATA[10]~10_combout\ $end
$var wire 1 M' \inst|Selector17~3_combout\ $end
$var wire 1 N' \inst|shifter|auto_generated|sbit_w[34]~29_combout\ $end
$var wire 1 O' \inst|shifter|auto_generated|sbit_w[34]~28_combout\ $end
$var wire 1 P' \inst4|COUNT[15]~DUPLICATE_q\ $end
$var wire 1 Q' \inst4|Add0~38\ $end
$var wire 1 R' \inst4|Add0~41_sumout\ $end
$var wire 1 S' \inst4|Add0~42\ $end
$var wire 1 T' \inst4|Add0~45_sumout\ $end
$var wire 1 U' \inst4|Add0~46\ $end
$var wire 1 V' \inst4|Add0~49_sumout\ $end
$var wire 1 W' \inst4|Add0~50\ $end
$var wire 1 X' \inst4|Add0~53_sumout\ $end
$var wire 1 Y' \inst4|Add0~54\ $end
$var wire 1 Z' \inst4|Add0~57_sumout\ $end
$var wire 1 [' \IO_DATA[15]~15_combout\ $end
$var wire 1 \' \inst|Selector12~4_combout\ $end
$var wire 1 ]' \inst|Selector12~5_combout\ $end
$var wire 1 ^' \inst|shifter|auto_generated|sbit_w[21]~19_combout\ $end
$var wire 1 _' \inst|shifter|auto_generated|sbit_w[55]~39_combout\ $end
$var wire 1 `' \inst|Add1~77_combout\ $end
$var wire 1 a' \inst|Add1~34\ $end
$var wire 1 b' \inst|Add1~37_sumout\ $end
$var wire 1 c' \inst|state~34_combout\ $end
$var wire 1 d' \inst|state.ex_shift~DUPLICATE_q\ $end
$var wire 1 e' \inst|Selector19~2_combout\ $end
$var wire 1 f' \inst|Selector18~2_combout\ $end
$var wire 1 g' \inst|shifter|auto_generated|sbit_w[59]~33_combout\ $end
$var wire 1 h' \inst|Selector14~1_combout\ $end
$var wire 1 i' \inst|Add1~81_combout\ $end
$var wire 1 j' \inst|Add1~80_combout\ $end
$var wire 1 k' \IO_DATA[12]~12_combout\ $end
$var wire 1 l' \inst|Selector15~2_combout\ $end
$var wire 1 m' \inst|Selector15~3_combout\ $end
$var wire 1 n' \inst|shifter|auto_generated|sbit_w[32]~11_combout\ $end
$var wire 1 o' \inst|shifter|auto_generated|sbit_w[20]~7_combout\ $end
$var wire 1 p' \inst|shifter|auto_generated|sbit_w[22]~2_combout\ $end
$var wire 1 q' \inst|shifter|auto_generated|sbit_w[18]~8_combout\ $end
$var wire 1 r' \inst|shifter|auto_generated|sbit_w[36]~9_combout\ $end
$var wire 1 s' \inst|Selector15~1_combout\ $end
$var wire 1 t' \inst|Add1~79_combout\ $end
$var wire 1 u' \inst|Add1~78_combout\ $end
$var wire 1 v' \inst|Add1~38\ $end
$var wire 1 w' \inst|Add1~42\ $end
$var wire 1 x' \inst|Add1~46\ $end
$var wire 1 y' \inst|Add1~49_sumout\ $end
$var wire 1 z' \inst|shifter|auto_generated|sbit_w[24]~0_combout\ $end
$var wire 1 {' \inst|shifter|auto_generated|sbit_w[26]~1_combout\ $end
$var wire 1 |' \inst|shifter|auto_generated|sbit_w[40]~3_combout\ $end
$var wire 1 }' \inst|Selector27~2_combout\ $end
$var wire 1 ~' \inst|shifter|auto_generated|sbit_w[28]~4_combout\ $end
$var wire 1 !( \inst|shifter|auto_generated|sbit_w[46]~25_combout\ $end
$var wire 1 "( \inst|shifter|auto_generated|sbit_w[42]~24_combout\ $end
$var wire 1 #( \inst|Selector13~1_combout\ $end
$var wire 1 $( \inst|Selector13~2_combout\ $end
$var wire 1 %( \IO_DATA[14]~14_combout\ $end
$var wire 1 &( \inst|Selector13~3_combout\ $end
$var wire 1 '( \inst|Add1~82_combout\ $end
$var wire 1 (( \inst|Add1~54\ $end
$var wire 1 )( \inst|Add1~57_sumout\ $end
$var wire 1 *( \inst|shifter|auto_generated|sbit_w[38]~26_combout\ $end
$var wire 1 +( \inst|shifter|auto_generated|sbit_w[34]~27_combout\ $end
$var wire 1 ,( \inst|shifter|auto_generated|sbit_w[34]~30_combout\ $end
$var wire 1 -( \inst|Selector13~0_combout\ $end
$var wire 1 .( \inst|Selector13~4_combout\ $end
$var wire 1 /( \inst|WideOr3~2_combout\ $end
$var wire 1 0( \inst|WideOr3~1_combout\ $end
$var wire 1 1( \inst|AC[7]~0_combout\ $end
$var wire 1 2( \inst|shifter|auto_generated|sbit_w[30]~5_combout\ $end
$var wire 1 3( \inst|shifter|auto_generated|sbit_w[44]~6_combout\ $end
$var wire 1 4( \inst|Selector15~0_combout\ $end
$var wire 1 5( \inst|Selector15~4_combout\ $end
$var wire 1 6( \inst|Add1~50\ $end
$var wire 1 7( \inst|Add1~53_sumout\ $end
$var wire 1 8( \inst|shifter|auto_generated|sbit_w[37]~21_combout\ $end
$var wire 1 9( \inst|Selector14~0_combout\ $end
$var wire 1 :( \inst|Selector14~2_combout\ $end
$var wire 1 ;( \inst4|COUNT[13]~DUPLICATE_q\ $end
$var wire 1 <( \IO_DATA[13]~13_combout\ $end
$var wire 1 =( \inst|Selector14~3_combout\ $end
$var wire 1 >( \inst|Selector14~4_combout\ $end
$var wire 1 ?( \inst|shifter|auto_generated|sbit_w[43]~35_combout\ $end
$var wire 1 @( \inst|shifter|auto_generated|sbit_w[59]~37_combout\ $end
$var wire 1 A( \inst|shifter|auto_generated|sbit_w[35]~32_combout\ $end
$var wire 1 B( \inst|Selector16~0_combout\ $end
$var wire 1 C( \inst|Add1~45_sumout\ $end
$var wire 1 D( \inst|Selector16~1_combout\ $end
$var wire 1 E( \inst4|COUNT[11]~DUPLICATE_q\ $end
$var wire 1 F( \IO_DATA[11]~11_combout\ $end
$var wire 1 G( \inst|Selector16~2_combout\ $end
$var wire 1 H( \inst|Selector16~3_combout\ $end
$var wire 1 I( \inst|shifter|auto_generated|sbit_w[27]~14_combout\ $end
$var wire 1 J( \inst|shifter|auto_generated|sbit_w[29]~17_combout\ $end
$var wire 1 K( \inst|shifter|auto_generated|sbit_w[45]~18_combout\ $end
$var wire 1 L( \inst|Selector18~1_combout\ $end
$var wire 1 M( \inst|Selector18~3_combout\ $end
$var wire 1 N( \inst|Selector18~4_combout\ $end
$var wire 1 O( \SW[9]~input_o\ $end
$var wire 1 P( \inst7|B_DI[9]~feeder_combout\ $end
$var wire 1 Q( \inst|Selector18~0_combout\ $end
$var wire 1 R( \inst|Selector18~5_combout\ $end
$var wire 1 S( \inst|shifter|auto_generated|sbit_w[43]~36_combout\ $end
$var wire 1 T( \inst|Selector12~1_combout\ $end
$var wire 1 U( \inst|Selector12~2_combout\ $end
$var wire 1 V( \inst|shifter|auto_generated|sbit_w[55]~40_combout\ $end
$var wire 1 W( \inst|shifter|auto_generated|sbit_w[55]~41_combout\ $end
$var wire 1 X( \inst|Selector12~3_combout\ $end
$var wire 1 Y( \inst|Add1~83_combout\ $end
$var wire 1 Z( \inst|Add1~58\ $end
$var wire 1 [( \inst|Add1~61_sumout\ $end
$var wire 1 \( \inst|Selector12~0_combout\ $end
$var wire 1 ]( \inst|Selector12~6_combout\ $end
$var wire 1 ^( \inst|shifter|auto_generated|sbit_w[59]~34_combout\ $end
$var wire 1 _( \inst|Selector17~1_combout\ $end
$var wire 1 `( \inst|Add1~41_sumout\ $end
$var wire 1 a( \inst|state.ex_shift~q\ $end
$var wire 1 b( \inst|Selector17~0_combout\ $end
$var wire 1 c( \inst|Selector17~4_combout\ $end
$var wire 1 d( \inst|shifter|auto_generated|sbit_w[25]~13_combout\ $end
$var wire 1 e( \inst|shifter|auto_generated|sbit_w[41]~16_combout\ $end
$var wire 1 f( \inst|Selector22~0_combout\ $end
$var wire 1 g( \inst|Selector22~1_combout\ $end
$var wire 1 h( \inst4|COUNT[5]~DUPLICATE_q\ $end
$var wire 1 i( \IO_DATA[5]~19_combout\ $end
$var wire 1 j( \SW[5]~input_o\ $end
$var wire 1 k( \inst|Selector22~2_combout\ $end
$var wire 1 l( \inst|Selector22~3_combout\ $end
$var wire 1 m( \IO_DATA[0]~16_combout\ $end
$var wire 1 n( \inst|Selector22~4_combout\ $end
$var wire 1 o( \inst|Selector22~5_combout\ $end
$var wire 1 p( \inst|Add1~22\ $end
$var wire 1 q( \inst|Add1~26\ $end
$var wire 1 r( \inst|Add1~29_sumout\ $end
$var wire 1 s( \inst|Selector20~0_combout\ $end
$var wire 1 t( \inst|Selector20~2_combout\ $end
$var wire 1 u( \inst|Selector27~0_combout\ $end
$var wire 1 v( \inst|Selector20~1_combout\ $end
$var wire 1 w( \inst|Selector20~3_combout\ $end
$var wire 1 x( \SW[7]~input_o\ $end
$var wire 1 y( \inst7|B_DI[7]~feeder_combout\ $end
$var wire 1 z( \IO_DATA[7]~7_combout\ $end
$var wire 1 {( \inst|Selector20~4_combout\ $end
$var wire 1 |( \inst|Add1~30\ $end
$var wire 1 }( \inst|Add1~33_sumout\ $end
$var wire 1 ~( \inst|shifter|auto_generated|sbit_w[48]~10_combout\ $end
$var wire 1 !) \inst|shifter|auto_generated|sbit_w[48]~12_combout\ $end
$var wire 1 ") \inst|Selector19~3_combout\ $end
$var wire 1 #) \inst|Selector19~4_combout\ $end
$var wire 1 $) \inst|Selector19~5_combout\ $end
$var wire 1 %) \inst|Selector19~1_combout\ $end
$var wire 1 &) \SW[8]~input_o\ $end
$var wire 1 ') \inst|Selector19~0_combout\ $end
$var wire 1 () \inst|Selector19~6_combout\ $end
$var wire 1 )) \inst|state.ex_out2~q\ $end
$var wire 1 *) \inst|Selector29~0_combout\ $end
$var wire 1 +) \inst|Selector29~1_combout\ $end
$var wire 1 ,) \inst|IO_CYCLE~q\ $end
$var wire 1 -) \inst3|TIMER_EN~0_combout\ $end
$var wire 1 .) \inst11~combout\ $end
$var wire 1 /) \SW[3]~input_o\ $end
$var wire 1 0) \inst7|B_DI[3]~feeder_combout\ $end
$var wire 1 1) \inst|Selector24~1_combout\ $end
$var wire 1 2) \inst|Selector24~2_combout\ $end
$var wire 1 3) \inst|Add1~70_combout\ $end
$var wire 1 4) \inst|Add1~69_combout\ $end
$var wire 1 5) \inst|Add1~64_combout\ $end
$var wire 1 6) \inst|Add1~67_cout\ $end
$var wire 1 7) \inst|Add1~2\ $end
$var wire 1 8) \inst|Add1~6\ $end
$var wire 1 9) \inst|Add1~10\ $end
$var wire 1 :) \inst|Add1~13_sumout\ $end
$var wire 1 ;) \inst|Selector24~3_combout\ $end
$var wire 1 <) \inst|shifter|auto_generated|sbit_w[39]~31_combout\ $end
$var wire 1 =) \inst|Selector24~0_combout\ $end
$var wire 1 >) \IO_DATA[3]~18_combout\ $end
$var wire 1 ?) \inst|Selector24~4_combout\ $end
$var wire 1 @) \inst|Add1~14\ $end
$var wire 1 A) \inst|Add1~17_sumout\ $end
$var wire 1 B) \SW[4]~input_o\ $end
$var wire 1 C) \inst7|B_DI[4]~feeder_combout\ $end
$var wire 1 D) \inst4|COUNT[4]~DUPLICATE_q\ $end
$var wire 1 E) \inst|Selector23~0_combout\ $end
$var wire 1 F) \inst|Selector23~1_combout\ $end
$var wire 1 G) \inst|Selector23~2_combout\ $end
$var wire 1 H) \inst|Selector23~3_combout\ $end
$var wire 1 I) \inst|Selector23~4_combout\ $end
$var wire 1 J) \inst|Selector23~5_combout\ $end
$var wire 1 K) \inst|shifter|auto_generated|sbit_w[19]~20_combout\ $end
$var wire 1 L) \inst|shifter|auto_generated|sbit_w[49]~23_combout\ $end
$var wire 1 M) \inst|Selector26~1_combout\ $end
$var wire 1 N) \inst|Selector26~2_combout\ $end
$var wire 1 O) \inst|Selector26~3_combout\ $end
$var wire 1 P) \SW[1]~input_o\ $end
$var wire 1 Q) \IO_DATA[1]~1_combout\ $end
$var wire 1 R) \inst|Add1~5_sumout\ $end
$var wire 1 S) \inst|Selector26~0_combout\ $end
$var wire 1 T) \inst|Selector26~4_combout\ $end
$var wire 1 U) \inst|Equal0~0_combout\ $end
$var wire 1 V) \inst|state~50_combout\ $end
$var wire 1 W) \inst|state.ex_jzero~q\ $end
$var wire 1 X) \inst|Equal0~1_combout\ $end
$var wire 1 Y) \inst|Equal0~2_combout\ $end
$var wire 1 Z) \inst|state~51_combout\ $end
$var wire 1 [) \inst|state.ex_jpos~q\ $end
$var wire 1 \) \inst|PC[2]~0_combout\ $end
$var wire 1 ]) \inst|PC[2]~1_combout\ $end
$var wire 1 ^) \inst|state~53_combout\ $end
$var wire 1 _) \inst|state.ex_jump~q\ $end
$var wire 1 `) \inst|WideOr2~0_combout\ $end
$var wire 1 a) \inst|WideOr2~1_combout\ $end
$var wire 1 b) \inst|PC[0]~2_combout\ $end
$var wire 1 c) \inst|PC[10]~DUPLICATE_q\ $end
$var wire 1 d) \inst|PC_stack[0][10]~q\ $end
$var wire 1 e) \inst|state.ex_istore2~q\ $end
$var wire 1 f) \inst|Selector5~0_combout\ $end
$var wire 1 g) \inst|PC_stack[8][5]~DUPLICATE_q\ $end
$var wire 1 h) \inst|PC_stack[9][5]~q\ $end
$var wire 1 i) \inst|PC_stack[8][5]~feeder_combout\ $end
$var wire 1 j) \inst|PC_stack[8][5]~q\ $end
$var wire 1 k) \inst|PC_stack[7][5]~feeder_combout\ $end
$var wire 1 l) \inst|PC_stack[7][5]~q\ $end
$var wire 1 m) \inst|PC_stack[6][5]~feeder_combout\ $end
$var wire 1 n) \inst|PC_stack[6][5]~q\ $end
$var wire 1 o) \inst|PC_stack[5][5]~feeder_combout\ $end
$var wire 1 p) \inst|PC_stack[5][5]~q\ $end
$var wire 1 q) \inst|PC_stack[4][5]~feeder_combout\ $end
$var wire 1 r) \inst|PC_stack[4][5]~q\ $end
$var wire 1 s) \inst|PC_stack[3][5]~feeder_combout\ $end
$var wire 1 t) \inst|PC_stack[3][5]~q\ $end
$var wire 1 u) \inst|PC_stack[2][5]~feeder_combout\ $end
$var wire 1 v) \inst|PC_stack[2][5]~q\ $end
$var wire 1 w) \inst|PC_stack[1][5]~feeder_combout\ $end
$var wire 1 x) \inst|PC_stack[1][5]~q\ $end
$var wire 1 y) \inst|PC_stack[0][5]~feeder_combout\ $end
$var wire 1 z) \inst|PC_stack[0][5]~q\ $end
$var wire 1 {) \inst|PC_stack[9][4]~q\ $end
$var wire 1 |) \inst|PC_stack[8][4]~feeder_combout\ $end
$var wire 1 }) \inst|PC_stack[8][4]~q\ $end
$var wire 1 ~) \inst|PC_stack[7][4]~feeder_combout\ $end
$var wire 1 !* \inst|PC_stack[7][4]~q\ $end
$var wire 1 "* \inst|PC_stack[6][4]~feeder_combout\ $end
$var wire 1 #* \inst|PC_stack[6][4]~q\ $end
$var wire 1 $* \inst|PC_stack[5][4]~feeder_combout\ $end
$var wire 1 %* \inst|PC_stack[5][4]~q\ $end
$var wire 1 &* \inst|PC_stack[4][4]~feeder_combout\ $end
$var wire 1 '* \inst|PC_stack[4][4]~q\ $end
$var wire 1 (* \inst|PC_stack[3][4]~feeder_combout\ $end
$var wire 1 )* \inst|PC_stack[3][4]~q\ $end
$var wire 1 ** \inst|PC_stack[2][4]~feeder_combout\ $end
$var wire 1 +* \inst|PC_stack[2][4]~q\ $end
$var wire 1 ,* \inst|PC_stack[1][4]~feeder_combout\ $end
$var wire 1 -* \inst|PC_stack[0][4]~q\ $end
$var wire 1 .* \inst|PC_stack[1][4]~q\ $end
$var wire 1 /* \inst|PC_stack[0][4]~feeder_combout\ $end
$var wire 1 0* \inst|PC_stack[0][4]~DUPLICATE_q\ $end
$var wire 1 1* \inst|Selector7~0_combout\ $end
$var wire 1 2* \inst|Selector11~0_combout\ $end
$var wire 1 3* \inst|Add0~1_sumout\ $end
$var wire 1 4* \inst|PC_stack[9][0]~feeder_combout\ $end
$var wire 1 5* \inst|PC_stack[9][0]~q\ $end
$var wire 1 6* \inst|PC_stack[8][0]~feeder_combout\ $end
$var wire 1 7* \inst|PC_stack[8][0]~q\ $end
$var wire 1 8* \inst|PC_stack[7][0]~feeder_combout\ $end
$var wire 1 9* \inst|PC_stack[7][0]~q\ $end
$var wire 1 :* \inst|PC_stack[6][0]~feeder_combout\ $end
$var wire 1 ;* \inst|PC_stack[6][0]~q\ $end
$var wire 1 <* \inst|PC_stack[5][0]~feeder_combout\ $end
$var wire 1 =* \inst|PC_stack[5][0]~q\ $end
$var wire 1 >* \inst|PC_stack[4][0]~feeder_combout\ $end
$var wire 1 ?* \inst|PC_stack[4][0]~q\ $end
$var wire 1 @* \inst|PC_stack[3][0]~feeder_combout\ $end
$var wire 1 A* \inst|PC_stack[3][0]~q\ $end
$var wire 1 B* \inst|PC_stack[2][0]~feeder_combout\ $end
$var wire 1 C* \inst|PC_stack[1][0]~DUPLICATE_q\ $end
$var wire 1 D* \inst|PC_stack[2][0]~q\ $end
$var wire 1 E* \inst|PC_stack[1][0]~feeder_combout\ $end
$var wire 1 F* \inst|PC_stack[1][0]~q\ $end
$var wire 1 G* \inst|PC_stack[0][0]~feeder_combout\ $end
$var wire 1 H* \inst|PC_stack[0][0]~q\ $end
$var wire 1 I* \inst|Selector11~1_combout\ $end
$var wire 1 J* \inst|Add0~2\ $end
$var wire 1 K* \inst|Add0~5_sumout\ $end
$var wire 1 L* \inst|Selector10~0_combout\ $end
$var wire 1 M* \inst|PC_stack[9][1]~q\ $end
$var wire 1 N* \inst|PC_stack[8][1]~feeder_combout\ $end
$var wire 1 O* \inst|PC_stack[8][1]~q\ $end
$var wire 1 P* \inst|PC_stack[7][1]~feeder_combout\ $end
$var wire 1 Q* \inst|PC_stack[7][1]~q\ $end
$var wire 1 R* \inst|PC_stack[6][1]~feeder_combout\ $end
$var wire 1 S* \inst|PC_stack[6][1]~q\ $end
$var wire 1 T* \inst|PC_stack[5][1]~feeder_combout\ $end
$var wire 1 U* \inst|PC_stack[5][1]~q\ $end
$var wire 1 V* \inst|PC_stack[4][1]~feeder_combout\ $end
$var wire 1 W* \inst|PC_stack[4][1]~q\ $end
$var wire 1 X* \inst|PC_stack[3][1]~feeder_combout\ $end
$var wire 1 Y* \inst|PC_stack[3][1]~q\ $end
$var wire 1 Z* \inst|PC_stack[2][1]~feeder_combout\ $end
$var wire 1 [* \inst|PC_stack[2][1]~q\ $end
$var wire 1 \* \inst|PC_stack[1][1]~feeder_combout\ $end
$var wire 1 ]* \inst|PC_stack[1][1]~q\ $end
$var wire 1 ^* \inst|PC_stack[0][1]~feeder_combout\ $end
$var wire 1 _* \inst|PC_stack[0][1]~q\ $end
$var wire 1 `* \inst|Selector10~1_combout\ $end
$var wire 1 a* \inst|Add0~6\ $end
$var wire 1 b* \inst|Add0~10\ $end
$var wire 1 c* \inst|Add0~13_sumout\ $end
$var wire 1 d* \inst|Selector8~0_combout\ $end
$var wire 1 e* \inst|PC_stack[9][3]~q\ $end
$var wire 1 f* \inst|PC_stack[8][3]~feeder_combout\ $end
$var wire 1 g* \inst|PC_stack[8][3]~q\ $end
$var wire 1 h* \inst|PC_stack[7][3]~feeder_combout\ $end
$var wire 1 i* \inst|PC_stack[7][3]~q\ $end
$var wire 1 j* \inst|PC_stack[6][3]~feeder_combout\ $end
$var wire 1 k* \inst|PC_stack[6][3]~q\ $end
$var wire 1 l* \inst|PC_stack[5][3]~feeder_combout\ $end
$var wire 1 m* \inst|PC_stack[5][3]~q\ $end
$var wire 1 n* \inst|PC_stack[4][3]~feeder_combout\ $end
$var wire 1 o* \inst|PC_stack[4][3]~q\ $end
$var wire 1 p* \inst|PC_stack[3][3]~feeder_combout\ $end
$var wire 1 q* \inst|PC_stack[3][3]~q\ $end
$var wire 1 r* \inst|PC_stack[2][3]~feeder_combout\ $end
$var wire 1 s* \inst|PC_stack[2][3]~q\ $end
$var wire 1 t* \inst|PC_stack[1][3]~feeder_combout\ $end
$var wire 1 u* \inst|PC_stack[1][3]~q\ $end
$var wire 1 v* \inst|PC_stack[0][3]~feeder_combout\ $end
$var wire 1 w* \inst|PC_stack[0][3]~q\ $end
$var wire 1 x* \inst|Selector8~1_combout\ $end
$var wire 1 y* \inst|Add0~14\ $end
$var wire 1 z* \inst|Add0~17_sumout\ $end
$var wire 1 {* \inst|Selector7~1_combout\ $end
$var wire 1 |* \inst|PC[4]~DUPLICATE_q\ $end
$var wire 1 }* \inst|Add0~18\ $end
$var wire 1 ~* \inst|Add0~21_sumout\ $end
$var wire 1 !+ \inst|Selector6~0_combout\ $end
$var wire 1 "+ \inst|Selector6~1_combout\ $end
$var wire 1 #+ \inst|Add0~22\ $end
$var wire 1 $+ \inst|Add0~25_sumout\ $end
$var wire 1 %+ \inst|PC_stack[9][6]~q\ $end
$var wire 1 &+ \inst|PC_stack[8][6]~feeder_combout\ $end
$var wire 1 '+ \inst|PC_stack[8][6]~q\ $end
$var wire 1 (+ \inst|PC_stack[7][6]~feeder_combout\ $end
$var wire 1 )+ \inst|PC_stack[7][6]~q\ $end
$var wire 1 *+ \inst|PC_stack[6][6]~feeder_combout\ $end
$var wire 1 ++ \inst|PC_stack[6][6]~q\ $end
$var wire 1 ,+ \inst|PC_stack[5][6]~feeder_combout\ $end
$var wire 1 -+ \inst|PC_stack[5][6]~q\ $end
$var wire 1 .+ \inst|PC_stack[4][6]~feeder_combout\ $end
$var wire 1 /+ \inst|PC_stack[4][6]~q\ $end
$var wire 1 0+ \inst|PC_stack[3][6]~feeder_combout\ $end
$var wire 1 1+ \inst|PC_stack[3][6]~q\ $end
$var wire 1 2+ \inst|PC_stack[2][6]~feeder_combout\ $end
$var wire 1 3+ \inst|PC_stack[2][6]~q\ $end
$var wire 1 4+ \inst|PC_stack[1][6]~feeder_combout\ $end
$var wire 1 5+ \inst|PC_stack[0][6]~q\ $end
$var wire 1 6+ \inst|PC_stack[1][6]~q\ $end
$var wire 1 7+ \inst|PC_stack[0][6]~feeder_combout\ $end
$var wire 1 8+ \inst|PC_stack[0][6]~DUPLICATE_q\ $end
$var wire 1 9+ \inst|Selector5~1_combout\ $end
$var wire 1 :+ \inst|Add0~26\ $end
$var wire 1 ;+ \inst|Add0~29_sumout\ $end
$var wire 1 <+ \inst|Selector4~0_combout\ $end
$var wire 1 =+ \inst|PC_stack[9][7]~q\ $end
$var wire 1 >+ \inst|PC_stack[8][7]~feeder_combout\ $end
$var wire 1 ?+ \inst|PC_stack[8][7]~q\ $end
$var wire 1 @+ \inst|PC_stack[7][7]~feeder_combout\ $end
$var wire 1 A+ \inst|PC_stack[7][7]~q\ $end
$var wire 1 B+ \inst|PC_stack[6][7]~feeder_combout\ $end
$var wire 1 C+ \inst|PC_stack[6][7]~q\ $end
$var wire 1 D+ \inst|PC_stack[5][7]~feeder_combout\ $end
$var wire 1 E+ \inst|PC_stack[5][7]~q\ $end
$var wire 1 F+ \inst|PC_stack[4][7]~feeder_combout\ $end
$var wire 1 G+ \inst|PC_stack[4][7]~q\ $end
$var wire 1 H+ \inst|PC_stack[3][7]~feeder_combout\ $end
$var wire 1 I+ \inst|PC_stack[3][7]~q\ $end
$var wire 1 J+ \inst|PC_stack[2][7]~feeder_combout\ $end
$var wire 1 K+ \inst|PC_stack[2][7]~q\ $end
$var wire 1 L+ \inst|PC_stack[1][7]~feeder_combout\ $end
$var wire 1 M+ \inst|PC_stack[0][7]~q\ $end
$var wire 1 N+ \inst|PC_stack[1][7]~q\ $end
$var wire 1 O+ \inst|PC_stack[0][7]~feeder_combout\ $end
$var wire 1 P+ \inst|PC_stack[0][7]~DUPLICATE_q\ $end
$var wire 1 Q+ \inst|Selector4~1_combout\ $end
$var wire 1 R+ \inst|PC[7]~DUPLICATE_q\ $end
$var wire 1 S+ \inst|Add0~30\ $end
$var wire 1 T+ \inst|Add0~33_sumout\ $end
$var wire 1 U+ \inst|Selector3~0_combout\ $end
$var wire 1 V+ \inst|PC_stack[8][8]~q\ $end
$var wire 1 W+ \inst|PC_stack[9][8]~q\ $end
$var wire 1 X+ \inst|PC_stack[8][8]~feeder_combout\ $end
$var wire 1 Y+ \inst|PC_stack[8][8]~DUPLICATE_q\ $end
$var wire 1 Z+ \inst|PC_stack[7][8]~feeder_combout\ $end
$var wire 1 [+ \inst|PC_stack[7][8]~q\ $end
$var wire 1 \+ \inst|PC_stack[6][8]~feeder_combout\ $end
$var wire 1 ]+ \inst|PC_stack[6][8]~q\ $end
$var wire 1 ^+ \inst|PC_stack[5][8]~feeder_combout\ $end
$var wire 1 _+ \inst|PC_stack[5][8]~q\ $end
$var wire 1 `+ \inst|PC_stack[4][8]~feeder_combout\ $end
$var wire 1 a+ \inst|PC_stack[4][8]~q\ $end
$var wire 1 b+ \inst|PC_stack[3][8]~feeder_combout\ $end
$var wire 1 c+ \inst|PC_stack[3][8]~q\ $end
$var wire 1 d+ \inst|PC_stack[2][8]~feeder_combout\ $end
$var wire 1 e+ \inst|PC_stack[2][8]~q\ $end
$var wire 1 f+ \inst|PC_stack[1][8]~feeder_combout\ $end
$var wire 1 g+ \inst|PC_stack[1][8]~q\ $end
$var wire 1 h+ \inst|PC_stack[0][8]~feeder_combout\ $end
$var wire 1 i+ \inst|PC_stack[0][8]~q\ $end
$var wire 1 j+ \inst|Selector3~1_combout\ $end
$var wire 1 k+ \inst|Add0~34\ $end
$var wire 1 l+ \inst|Add0~37_sumout\ $end
$var wire 1 m+ \inst|Selector2~0_combout\ $end
$var wire 1 n+ \inst|PC_stack[9][9]~q\ $end
$var wire 1 o+ \inst|PC_stack[8][9]~feeder_combout\ $end
$var wire 1 p+ \inst|PC_stack[8][9]~q\ $end
$var wire 1 q+ \inst|PC_stack[7][9]~feeder_combout\ $end
$var wire 1 r+ \inst|PC_stack[7][9]~q\ $end
$var wire 1 s+ \inst|PC_stack[6][9]~feeder_combout\ $end
$var wire 1 t+ \inst|PC_stack[6][9]~q\ $end
$var wire 1 u+ \inst|PC_stack[5][9]~feeder_combout\ $end
$var wire 1 v+ \inst|PC_stack[5][9]~q\ $end
$var wire 1 w+ \inst|PC_stack[4][9]~feeder_combout\ $end
$var wire 1 x+ \inst|PC_stack[4][9]~q\ $end
$var wire 1 y+ \inst|PC_stack[3][9]~feeder_combout\ $end
$var wire 1 z+ \inst|PC_stack[3][9]~q\ $end
$var wire 1 {+ \inst|PC_stack[2][9]~feeder_combout\ $end
$var wire 1 |+ \inst|PC_stack[2][9]~q\ $end
$var wire 1 }+ \inst|PC_stack[1][9]~feeder_combout\ $end
$var wire 1 ~+ \inst|PC_stack[1][9]~q\ $end
$var wire 1 !, \inst|PC_stack[0][9]~feeder_combout\ $end
$var wire 1 ", \inst|PC_stack[0][9]~q\ $end
$var wire 1 #, \inst|Selector2~1_combout\ $end
$var wire 1 $, \inst|Add0~38\ $end
$var wire 1 %, \inst|Add0~41_sumout\ $end
$var wire 1 &, \inst|Selector1~0_combout\ $end
$var wire 1 ', \inst|Selector1~1_combout\ $end
$var wire 1 (, \inst|next_mem_addr[10]~10_combout\ $end
$var wire 1 ), \inst|next_mem_addr[9]~9_combout\ $end
$var wire 1 *, \inst|next_mem_addr[8]~8_combout\ $end
$var wire 1 +, \inst|next_mem_addr[7]~7_combout\ $end
$var wire 1 ,, \inst|next_mem_addr[6]~6_combout\ $end
$var wire 1 -, \inst|state~41_combout\ $end
$var wire 1 ., \inst|state~45_combout\ $end
$var wire 1 /, \inst|state.ex_iload~q\ $end
$var wire 1 0, \inst|WideNor0~combout\ $end
$var wire 1 1, \inst|next_mem_addr[5]~5_combout\ $end
$var wire 1 2, \inst|next_mem_addr[4]~4_combout\ $end
$var wire 1 3, \inst|next_mem_addr[3]~3_combout\ $end
$var wire 1 4, \inst|state~48_combout\ $end
$var wire 1 5, \inst|state.ex_return~q\ $end
$var wire 1 6, \inst|Add0~9_sumout\ $end
$var wire 1 7, \inst|Selector9~0_combout\ $end
$var wire 1 8, \inst|PC_stack[9][2]~q\ $end
$var wire 1 9, \inst|PC_stack[8][2]~feeder_combout\ $end
$var wire 1 :, \inst|PC_stack[8][2]~q\ $end
$var wire 1 ;, \inst|PC_stack[7][2]~feeder_combout\ $end
$var wire 1 <, \inst|PC_stack[7][2]~q\ $end
$var wire 1 =, \inst|PC_stack[6][2]~feeder_combout\ $end
$var wire 1 >, \inst|PC_stack[6][2]~q\ $end
$var wire 1 ?, \inst|PC_stack[5][2]~feeder_combout\ $end
$var wire 1 @, \inst|PC_stack[5][2]~q\ $end
$var wire 1 A, \inst|PC_stack[4][2]~feeder_combout\ $end
$var wire 1 B, \inst|PC_stack[4][2]~q\ $end
$var wire 1 C, \inst|PC_stack[3][2]~feeder_combout\ $end
$var wire 1 D, \inst|PC_stack[3][2]~q\ $end
$var wire 1 E, \inst|PC_stack[2][2]~feeder_combout\ $end
$var wire 1 F, \inst|PC_stack[2][2]~q\ $end
$var wire 1 G, \inst|PC_stack[1][2]~feeder_combout\ $end
$var wire 1 H, \inst|PC_stack[1][2]~q\ $end
$var wire 1 I, \inst|PC_stack[0][2]~feeder_combout\ $end
$var wire 1 J, \inst|PC_stack[0][2]~q\ $end
$var wire 1 K, \inst|Selector9~1_combout\ $end
$var wire 1 L, \inst|next_mem_addr[2]~2_combout\ $end
$var wire 1 M, \inst|state~32_combout\ $end
$var wire 1 N, \inst|state.ex_out~q\ $end
$var wire 1 O, \inst|WideOr7~0_combout\ $end
$var wire 1 P, \inst|state~46_combout\ $end
$var wire 1 Q, \inst|state.ex_store~q\ $end
$var wire 1 R, \inst|WideOr7~combout\ $end
$var wire 1 S, \inst|state.fetch~DUPLICATE_q\ $end
$var wire 1 T, \inst|next_mem_addr[1]~1_combout\ $end
$var wire 1 U, \inst|next_mem_addr[0]~0_combout\ $end
$var wire 1 V, \inst3|TIMER_EN~1_combout\ $end
$var wire 1 W, \inst3|TIMER_EN~combout\ $end
$var wire 1 X, \IO_DATA[0]~17_combout\ $end
$var wire 1 Y, \inst|Selector27~1_combout\ $end
$var wire 1 Z, \SW[0]~input_o\ $end
$var wire 1 [, \inst|Add1~1_sumout\ $end
$var wire 1 \, \inst|Selector27~3_combout\ $end
$var wire 1 ], \inst|Selector27~4_combout\ $end
$var wire 1 ^, \inst|Selector27~5_combout\ $end
$var wire 1 _, \inst|Selector27~6_combout\ $end
$var wire 1 `, \inst|Selector30~0_combout\ $end
$var wire 1 a, \inst|state~38_combout\ $end
$var wire 1 b, \inst|state.ex_add~q\ $end
$var wire 1 c, \inst|Add1~9_sumout\ $end
$var wire 1 d, \inst|Selector25~1_combout\ $end
$var wire 1 e, \inst|Selector25~2_combout\ $end
$var wire 1 f, \inst|Selector25~3_combout\ $end
$var wire 1 g, \inst|Selector25~0_combout\ $end
$var wire 1 h, \SW[2]~input_o\ $end
$var wire 1 i, \IO_DATA[2]~2_combout\ $end
$var wire 1 j, \inst|Selector25~4_combout\ $end
$var wire 1 k, \inst|Selector21~1_combout\ $end
$var wire 1 l, \inst|Selector21~3_combout\ $end
$var wire 1 m, \inst|Selector21~4_combout\ $end
$var wire 1 n, \inst|Add1~25_sumout\ $end
$var wire 1 o, \inst|Selector21~2_combout\ $end
$var wire 1 p, \SW[6]~input_o\ $end
$var wire 1 q, \inst|Selector21~0_combout\ $end
$var wire 1 r, \inst|Selector21~5_combout\ $end
$var wire 1 s, \inst|state~47_combout\ $end
$var wire 1 t, \inst|state.ex_istore~q\ $end
$var wire 1 u, \inst|state.ex_store2~feeder_combout\ $end
$var wire 1 v, \inst|state.ex_store2~q\ $end
$var wire 1 w, \inst|Selector0~0_combout\ $end
$var wire 1 x, \inst|MW~q\ $end
$var wire 1 y, \inst13|process_3~2_combout\ $end
$var wire 1 z, \inst13|process_3~4_combout\ $end
$var wire 1 {, \inst13|process_3~1_combout\ $end
$var wire 1 |, \inst13|process_3~3_combout\ $end
$var wire 1 }, \inst13|Selector25~0_combout\ $end
$var wire 1 ~, \inst13|wstate.storing~q\ $end
$var wire 1 !- \inst13|Selector24~0_combout\ $end
$var wire 1 "- \inst13|wstate.idle~q\ $end
$var wire 1 #- \inst13|wstate.setting_all~0_combout\ $end
$var wire 1 $- \inst13|wstate.setting_all~q\ $end
$var wire 1 %- \inst13|Selector27~0_combout\ $end
$var wire 1 &- \inst13|ram_we~q\ $end
$var wire 1 '- \IO_DATA[4]~4_combout\ $end
$var wire 1 (- \inst3|Equal9~0_combout\ $end
$var wire 1 )- \inst3|Equal9~1_combout\ $end
$var wire 1 *- \inst13|blue[7]~0_combout\ $end
$var wire 1 +- \inst13|ram_write_buffer[4]~feeder_combout\ $end
$var wire 1 ,- \inst13|get_state[2]~0_combout\ $end
$var wire 1 -- \IO_DATA[0]~0_combout\ $end
$var wire 1 .- \inst13|sstate~14_combout\ $end
$var wire 1 /- \inst13|sstate.state_reset~q\ $end
$var wire 1 0- \inst13|sstate~12_combout\ $end
$var wire 1 1- \inst13|sstate.state_single~q\ $end
$var wire 1 2- \inst13|ram_write_buffer[20]~0_combout\ $end
$var wire 1 3- \inst13|Add5~1_sumout\ $end
$var wire 1 4- \inst13|sstate~13_combout\ $end
$var wire 1 5- \inst13|sstate.state_increment~q\ $end
$var wire 1 6- \inst13|ram_write_addr[0]~1_combout\ $end
$var wire 1 7- \inst13|ram_write_addr[0]~2_combout\ $end
$var wire 1 8- \inst13|process_3~5_combout\ $end
$var wire 1 9- \inst13|ram_write_addr[0]~3_combout\ $end
$var wire 1 :- \inst13|Add5~2\ $end
$var wire 1 ;- \inst13|Add5~5_sumout\ $end
$var wire 1 <- \inst13|Add5~6\ $end
$var wire 1 =- \inst13|Add5~9_sumout\ $end
$var wire 1 >- \inst13|Add5~10\ $end
$var wire 1 ?- \inst13|Add5~13_sumout\ $end
$var wire 1 @- \IO_DATA[3]~3_combout\ $end
$var wire 1 A- \inst13|Add5~14\ $end
$var wire 1 B- \inst13|Add5~17_sumout\ $end
$var wire 1 C- \inst13|Add5~18\ $end
$var wire 1 D- \inst13|Add5~21_sumout\ $end
$var wire 1 E- \IO_DATA[5]~5_combout\ $end
$var wire 1 F- \inst13|Add5~22\ $end
$var wire 1 G- \inst13|Add5~25_sumout\ $end
$var wire 1 H- \IO_DATA[6]~6_combout\ $end
$var wire 1 I- \inst13|Add5~26\ $end
$var wire 1 J- \inst13|Add5~29_sumout\ $end
$var wire 1 K- \~GND~combout\ $end
$var wire 1 L- \inst13|Add4~1_sumout\ $end
$var wire 1 M- \inst13|Equal4~0_combout\ $end
$var wire 1 N- \inst13|Equal4~1_combout\ $end
$var wire 1 O- \inst13|Equal4~2_combout\ $end
$var wire 1 P- \inst13|reset_count~13_combout\ $end
$var wire 1 Q- \inst13|Equal4~3_combout\ $end
$var wire 1 R- \inst13|ram_read_addr[0]~0_combout\ $end
$var wire 1 S- \inst13|ram_read_addr[0]~3_combout\ $end
$var wire 1 T- \inst13|ram_read_addr[0]~1_combout\ $end
$var wire 1 U- \inst13|ram_read_addr[0]~2_combout\ $end
$var wire 1 V- \inst13|Add4~2\ $end
$var wire 1 W- \inst13|Add4~5_sumout\ $end
$var wire 1 X- \inst13|Add4~6\ $end
$var wire 1 Y- \inst13|Add4~9_sumout\ $end
$var wire 1 Z- \inst13|Add4~10\ $end
$var wire 1 [- \inst13|Add4~13_sumout\ $end
$var wire 1 \- \inst13|Add4~14\ $end
$var wire 1 ]- \inst13|Add4~17_sumout\ $end
$var wire 1 ^- \inst13|Add4~18\ $end
$var wire 1 _- \inst13|Add4~21_sumout\ $end
$var wire 1 `- \inst13|Add4~22\ $end
$var wire 1 a- \inst13|Add4~25_sumout\ $end
$var wire 1 b- \inst13|Add4~26\ $end
$var wire 1 c- \inst13|Add4~29_sumout\ $end
$var wire 1 d- \inst13|blue[5]~feeder_combout\ $end
$var wire 1 e- \inst13|ram_write_buffer[5]~feeder_combout\ $end
$var wire 1 f- \inst13|blue[6]~feeder_combout\ $end
$var wire 1 g- \inst13|ram_write_buffer[6]~feeder_combout\ $end
$var wire 1 h- \inst13|ram_write_buffer[7]~feeder_combout\ $end
$var wire 1 i- \inst13|process_2~0_combout\ $end
$var wire 1 j- \inst13|ram_write_buffer[8]~feeder_combout\ $end
$var wire 1 k- \inst13|ram_write_buffer[10]~1_combout\ $end
$var wire 1 l- \inst13|ram_write_buffer[11]~feeder_combout\ $end
$var wire 1 m- \inst13|ram_write_buffer[12]~feeder_combout\ $end
$var wire 1 n- \inst13|ram_write_buffer[13]~feeder_combout\ $end
$var wire 1 o- \inst13|ram_write_buffer[14]~feeder_combout\ $end
$var wire 1 p- \inst13|ram_write_buffer[15]~feeder_combout\ $end
$var wire 1 q- \inst13|green[7]~0_combout\ $end
$var wire 1 r- \inst13|ram_write_buffer[18]~feeder_combout\ $end
$var wire 1 s- \inst13|ram_write_buffer[19]~feeder_combout\ $end
$var wire 1 t- \inst13|green[4]~feeder_combout\ $end
$var wire 1 u- \inst13|ram_write_buffer[20]~feeder_combout\ $end
$var wire 1 v- \inst13|ram_write_buffer[21]~feeder_combout\ $end
$var wire 1 w- \IO_DATA[8]~8_combout\ $end
$var wire 1 x- \inst13|ram_write_buffer[22]~feeder_combout\ $end
$var wire 1 y- \IO_DATA[9]~9_combout\ $end
$var wire 1 z- \inst13|ram_write_buffer[23]~feeder_combout\ $end
$var wire 1 {- \inst13|pixel_buffer[23]~feeder_combout\ $end
$var wire 1 |- \inst13|pixel_buffer[22]~feeder_combout\ $end
$var wire 1 }- \inst13|pixel_buffer[21]~feeder_combout\ $end
$var wire 1 ~- \inst13|pixel_buffer[20]~feeder_combout\ $end
$var wire 1 !. \inst13|pixel_buffer[19]~feeder_combout\ $end
$var wire 1 ". \inst13|pixel_buffer[18]~feeder_combout\ $end
$var wire 1 #. \inst13|pixel_buffer[17]~feeder_combout\ $end
$var wire 1 $. \inst13|pixel_buffer[16]~feeder_combout\ $end
$var wire 1 %. \inst13|pixel_buffer[15]~feeder_combout\ $end
$var wire 1 &. \inst13|pixel_buffer[14]~feeder_combout\ $end
$var wire 1 '. \inst13|pixel_buffer[13]~feeder_combout\ $end
$var wire 1 (. \inst13|pixel_buffer[12]~feeder_combout\ $end
$var wire 1 ). \inst13|pixel_buffer[11]~feeder_combout\ $end
$var wire 1 *. \inst13|pixel_buffer[10]~feeder_combout\ $end
$var wire 1 +. \inst13|pixel_buffer[9]~feeder_combout\ $end
$var wire 1 ,. \inst13|pixel_buffer[8]~feeder_combout\ $end
$var wire 1 -. \inst13|pixel_buffer[7]~feeder_combout\ $end
$var wire 1 .. \inst13|pixel_buffer[6]~feeder_combout\ $end
$var wire 1 /. \inst13|pixel_buffer[5]~feeder_combout\ $end
$var wire 1 0. \inst13|pixel_buffer[4]~feeder_combout\ $end
$var wire 1 1. \inst13|blue[0]~feeder_combout\ $end
$var wire 1 2. \inst13|blue[1]~feeder_combout\ $end
$var wire 1 3. \inst13|blue[2]~feeder_combout\ $end
$var wire 1 4. \inst13|blue[3]~feeder_combout\ $end
$var wire 1 5. \inst13|ram_write_buffer[3]~feeder_combout\ $end
$var wire 1 6. \inst13|pixel_buffer[3]~feeder_combout\ $end
$var wire 1 7. \inst13|pixel_buffer[2]~feeder_combout\ $end
$var wire 1 8. \inst13|pixel_buffer[1]~feeder_combout\ $end
$var wire 1 9. \inst13|pixel_buffer~2_combout\ $end
$var wire 1 :. \inst13|pixel_buffer[22]~0_combout\ $end
$var wire 1 ;. \inst13|pixel_buffer[23]~1_combout\ $end
$var wire 1 <. \inst13|sda~2_combout\ $end
$var wire 1 =. \inst13|sda~3_combout\ $end
$var wire 1 >. \inst13|reset_count~0_combout\ $end
$var wire 1 ?. \inst13|reset_count~1_combout\ $end
$var wire 1 @. \inst13|sda~0_combout\ $end
$var wire 1 A. \inst13|sda~1_combout\ $end
$var wire 1 B. \inst13|sda~4_combout\ $end
$var wire 1 C. \inst13|sda~q\ $end
$var wire 1 D. \inst9|inst7~0_combout\ $end
$var wire 1 E. \inst9|inst7~combout\ $end
$var wire 1 F. \inst9|inst1|Mux0~0_combout\ $end
$var wire 1 G. \inst9|inst1|Mux1~0_combout\ $end
$var wire 1 H. \inst9|inst1|Mux2~0_combout\ $end
$var wire 1 I. \inst9|inst1|Mux3~0_combout\ $end
$var wire 1 J. \inst9|inst1|Mux4~0_combout\ $end
$var wire 1 K. \inst9|inst1|Mux5~0_combout\ $end
$var wire 1 L. \inst9|inst1|Mux6~0_combout\ $end
$var wire 1 M. \inst9|inst2|Mux0~0_combout\ $end
$var wire 1 N. \inst9|inst2|Mux1~0_combout\ $end
$var wire 1 O. \inst9|inst2|Mux2~0_combout\ $end
$var wire 1 P. \inst9|inst2|Mux3~0_combout\ $end
$var wire 1 Q. \inst9|inst2|Mux4~0_combout\ $end
$var wire 1 R. \inst9|inst2|Mux5~0_combout\ $end
$var wire 1 S. \inst9|inst2|Mux6~0_combout\ $end
$var wire 1 T. \inst9|inst3|Mux0~0_combout\ $end
$var wire 1 U. \inst9|inst3|Mux1~0_combout\ $end
$var wire 1 V. \inst9|inst3|Mux2~0_combout\ $end
$var wire 1 W. \inst9|inst3|Mux3~0_combout\ $end
$var wire 1 X. \inst9|inst3|Mux4~0_combout\ $end
$var wire 1 Y. \inst9|inst3|Mux5~0_combout\ $end
$var wire 1 Z. \inst9|inst3|Mux6~0_combout\ $end
$var wire 1 [. \inst9|inst4|Mux0~0_combout\ $end
$var wire 1 \. \inst9|inst4|Mux1~0_combout\ $end
$var wire 1 ]. \inst9|inst4|Mux2~0_combout\ $end
$var wire 1 ^. \inst9|inst4|Mux3~0_combout\ $end
$var wire 1 _. \inst9|inst4|Mux4~0_combout\ $end
$var wire 1 `. \inst9|inst4|Mux5~0_combout\ $end
$var wire 1 a. \inst9|inst4|Mux6~0_combout\ $end
$var wire 1 b. \inst12~0_combout\ $end
$var wire 1 c. \inst9|inst8~combout\ $end
$var wire 1 d. \inst9|inst5|Mux0~0_combout\ $end
$var wire 1 e. \inst9|inst5|Mux1~0_combout\ $end
$var wire 1 f. \inst9|inst5|Mux2~0_combout\ $end
$var wire 1 g. \inst9|inst5|Mux3~0_combout\ $end
$var wire 1 h. \inst9|inst5|Mux4~0_combout\ $end
$var wire 1 i. \inst9|inst5|Mux5~0_combout\ $end
$var wire 1 j. \inst9|inst5|Mux6~0_combout\ $end
$var wire 1 k. \inst9|inst6|Mux0~0_combout\ $end
$var wire 1 l. \inst9|inst6|Mux1~0_combout\ $end
$var wire 1 m. \inst9|inst6|Mux2~0_combout\ $end
$var wire 1 n. \inst9|inst6|Mux3~0_combout\ $end
$var wire 1 o. \inst9|inst6|Mux4~0_combout\ $end
$var wire 1 p. \inst9|inst6|Mux5~0_combout\ $end
$var wire 1 q. \inst9|inst6|Mux6~0_combout\ $end
$var wire 1 r. \inst12~combout\ $end
$var wire 1 s. \inst6|DATA[3]~feeder_combout\ $end
$var wire 1 t. \inst6|DATA[1]~feeder_combout\ $end
$var wire 1 u. \inst13|pixel_count\ [7] $end
$var wire 1 v. \inst13|pixel_count\ [6] $end
$var wire 1 w. \inst13|pixel_count\ [5] $end
$var wire 1 x. \inst13|pixel_count\ [4] $end
$var wire 1 y. \inst13|pixel_count\ [3] $end
$var wire 1 z. \inst13|pixel_count\ [2] $end
$var wire 1 {. \inst13|pixel_count\ [1] $end
$var wire 1 |. \inst13|pixel_count\ [0] $end
$var wire 1 }. \inst13|pixelRAM|auto_generated|q_a\ [23] $end
$var wire 1 ~. \inst13|pixelRAM|auto_generated|q_a\ [22] $end
$var wire 1 !/ \inst13|pixelRAM|auto_generated|q_a\ [21] $end
$var wire 1 "/ \inst13|pixelRAM|auto_generated|q_a\ [20] $end
$var wire 1 #/ \inst13|pixelRAM|auto_generated|q_a\ [19] $end
$var wire 1 $/ \inst13|pixelRAM|auto_generated|q_a\ [18] $end
$var wire 1 %/ \inst13|pixelRAM|auto_generated|q_a\ [17] $end
$var wire 1 &/ \inst13|pixelRAM|auto_generated|q_a\ [16] $end
$var wire 1 '/ \inst13|pixelRAM|auto_generated|q_a\ [15] $end
$var wire 1 (/ \inst13|pixelRAM|auto_generated|q_a\ [14] $end
$var wire 1 )/ \inst13|pixelRAM|auto_generated|q_a\ [13] $end
$var wire 1 */ \inst13|pixelRAM|auto_generated|q_a\ [12] $end
$var wire 1 +/ \inst13|pixelRAM|auto_generated|q_a\ [11] $end
$var wire 1 ,/ \inst13|pixelRAM|auto_generated|q_a\ [10] $end
$var wire 1 -/ \inst13|pixelRAM|auto_generated|q_a\ [9] $end
$var wire 1 ./ \inst13|pixelRAM|auto_generated|q_a\ [8] $end
$var wire 1 // \inst13|pixelRAM|auto_generated|q_a\ [7] $end
$var wire 1 0/ \inst13|pixelRAM|auto_generated|q_a\ [6] $end
$var wire 1 1/ \inst13|pixelRAM|auto_generated|q_a\ [5] $end
$var wire 1 2/ \inst13|pixelRAM|auto_generated|q_a\ [4] $end
$var wire 1 3/ \inst13|pixelRAM|auto_generated|q_a\ [3] $end
$var wire 1 4/ \inst13|pixelRAM|auto_generated|q_a\ [2] $end
$var wire 1 5/ \inst13|pixelRAM|auto_generated|q_a\ [1] $end
$var wire 1 6/ \inst13|pixelRAM|auto_generated|q_a\ [0] $end
$var wire 1 7/ \inst|PC\ [10] $end
$var wire 1 8/ \inst|PC\ [9] $end
$var wire 1 9/ \inst|PC\ [8] $end
$var wire 1 :/ \inst|PC\ [7] $end
$var wire 1 ;/ \inst|PC\ [6] $end
$var wire 1 </ \inst|PC\ [5] $end
$var wire 1 =/ \inst|PC\ [4] $end
$var wire 1 >/ \inst|PC\ [3] $end
$var wire 1 ?/ \inst|PC\ [2] $end
$var wire 1 @/ \inst|PC\ [1] $end
$var wire 1 A/ \inst|PC\ [0] $end
$var wire 1 B/ \inst13|pixel_buffer\ [23] $end
$var wire 1 C/ \inst13|pixel_buffer\ [22] $end
$var wire 1 D/ \inst13|pixel_buffer\ [21] $end
$var wire 1 E/ \inst13|pixel_buffer\ [20] $end
$var wire 1 F/ \inst13|pixel_buffer\ [19] $end
$var wire 1 G/ \inst13|pixel_buffer\ [18] $end
$var wire 1 H/ \inst13|pixel_buffer\ [17] $end
$var wire 1 I/ \inst13|pixel_buffer\ [16] $end
$var wire 1 J/ \inst13|pixel_buffer\ [15] $end
$var wire 1 K/ \inst13|pixel_buffer\ [14] $end
$var wire 1 L/ \inst13|pixel_buffer\ [13] $end
$var wire 1 M/ \inst13|pixel_buffer\ [12] $end
$var wire 1 N/ \inst13|pixel_buffer\ [11] $end
$var wire 1 O/ \inst13|pixel_buffer\ [10] $end
$var wire 1 P/ \inst13|pixel_buffer\ [9] $end
$var wire 1 Q/ \inst13|pixel_buffer\ [8] $end
$var wire 1 R/ \inst13|pixel_buffer\ [7] $end
$var wire 1 S/ \inst13|pixel_buffer\ [6] $end
$var wire 1 T/ \inst13|pixel_buffer\ [5] $end
$var wire 1 U/ \inst13|pixel_buffer\ [4] $end
$var wire 1 V/ \inst13|pixel_buffer\ [3] $end
$var wire 1 W/ \inst13|pixel_buffer\ [2] $end
$var wire 1 X/ \inst13|pixel_buffer\ [1] $end
$var wire 1 Y/ \inst13|pixel_buffer\ [0] $end
$var wire 1 Z/ \inst13|ram_write_buffer\ [23] $end
$var wire 1 [/ \inst13|ram_write_buffer\ [22] $end
$var wire 1 \/ \inst13|ram_write_buffer\ [21] $end
$var wire 1 ]/ \inst13|ram_write_buffer\ [20] $end
$var wire 1 ^/ \inst13|ram_write_buffer\ [19] $end
$var wire 1 _/ \inst13|ram_write_buffer\ [18] $end
$var wire 1 `/ \inst13|ram_write_buffer\ [17] $end
$var wire 1 a/ \inst13|ram_write_buffer\ [16] $end
$var wire 1 b/ \inst13|ram_write_buffer\ [15] $end
$var wire 1 c/ \inst13|ram_write_buffer\ [14] $end
$var wire 1 d/ \inst13|ram_write_buffer\ [13] $end
$var wire 1 e/ \inst13|ram_write_buffer\ [12] $end
$var wire 1 f/ \inst13|ram_write_buffer\ [11] $end
$var wire 1 g/ \inst13|ram_write_buffer\ [10] $end
$var wire 1 h/ \inst13|ram_write_buffer\ [9] $end
$var wire 1 i/ \inst13|ram_write_buffer\ [8] $end
$var wire 1 j/ \inst13|ram_write_buffer\ [7] $end
$var wire 1 k/ \inst13|ram_write_buffer\ [6] $end
$var wire 1 l/ \inst13|ram_write_buffer\ [5] $end
$var wire 1 m/ \inst13|ram_write_buffer\ [4] $end
$var wire 1 n/ \inst13|ram_write_buffer\ [3] $end
$var wire 1 o/ \inst13|ram_write_buffer\ [2] $end
$var wire 1 p/ \inst13|ram_write_buffer\ [1] $end
$var wire 1 q/ \inst13|ram_write_buffer\ [0] $end
$var wire 1 r/ \inst|altsyncram_component|auto_generated|q_a\ [15] $end
$var wire 1 s/ \inst|altsyncram_component|auto_generated|q_a\ [14] $end
$var wire 1 t/ \inst|altsyncram_component|auto_generated|q_a\ [13] $end
$var wire 1 u/ \inst|altsyncram_component|auto_generated|q_a\ [12] $end
$var wire 1 v/ \inst|altsyncram_component|auto_generated|q_a\ [11] $end
$var wire 1 w/ \inst|altsyncram_component|auto_generated|q_a\ [10] $end
$var wire 1 x/ \inst|altsyncram_component|auto_generated|q_a\ [9] $end
$var wire 1 y/ \inst|altsyncram_component|auto_generated|q_a\ [8] $end
$var wire 1 z/ \inst|altsyncram_component|auto_generated|q_a\ [7] $end
$var wire 1 {/ \inst|altsyncram_component|auto_generated|q_a\ [6] $end
$var wire 1 |/ \inst|altsyncram_component|auto_generated|q_a\ [5] $end
$var wire 1 }/ \inst|altsyncram_component|auto_generated|q_a\ [4] $end
$var wire 1 ~/ \inst|altsyncram_component|auto_generated|q_a\ [3] $end
$var wire 1 !0 \inst|altsyncram_component|auto_generated|q_a\ [2] $end
$var wire 1 "0 \inst|altsyncram_component|auto_generated|q_a\ [1] $end
$var wire 1 #0 \inst|altsyncram_component|auto_generated|q_a\ [0] $end
$var wire 1 $0 \inst13|ram_write_addr\ [7] $end
$var wire 1 %0 \inst13|ram_write_addr\ [6] $end
$var wire 1 &0 \inst13|ram_write_addr\ [5] $end
$var wire 1 '0 \inst13|ram_write_addr\ [4] $end
$var wire 1 (0 \inst13|ram_write_addr\ [3] $end
$var wire 1 )0 \inst13|ram_write_addr\ [2] $end
$var wire 1 *0 \inst13|ram_write_addr\ [1] $end
$var wire 1 +0 \inst13|ram_write_addr\ [0] $end
$var wire 1 ,0 \inst9|inst5|latched_hex\ [3] $end
$var wire 1 -0 \inst9|inst5|latched_hex\ [2] $end
$var wire 1 .0 \inst9|inst5|latched_hex\ [1] $end
$var wire 1 /0 \inst9|inst5|latched_hex\ [0] $end
$var wire 1 00 \inst13|ram_read_addr\ [7] $end
$var wire 1 10 \inst13|ram_read_addr\ [6] $end
$var wire 1 20 \inst13|ram_read_addr\ [5] $end
$var wire 1 30 \inst13|ram_read_addr\ [4] $end
$var wire 1 40 \inst13|ram_read_addr\ [3] $end
$var wire 1 50 \inst13|ram_read_addr\ [2] $end
$var wire 1 60 \inst13|ram_read_addr\ [1] $end
$var wire 1 70 \inst13|ram_read_addr\ [0] $end
$var wire 1 80 \inst|AC\ [15] $end
$var wire 1 90 \inst|AC\ [14] $end
$var wire 1 :0 \inst|AC\ [13] $end
$var wire 1 ;0 \inst|AC\ [12] $end
$var wire 1 <0 \inst|AC\ [11] $end
$var wire 1 =0 \inst|AC\ [10] $end
$var wire 1 >0 \inst|AC\ [9] $end
$var wire 1 ?0 \inst|AC\ [8] $end
$var wire 1 @0 \inst|AC\ [7] $end
$var wire 1 A0 \inst|AC\ [6] $end
$var wire 1 B0 \inst|AC\ [5] $end
$var wire 1 C0 \inst|AC\ [4] $end
$var wire 1 D0 \inst|AC\ [3] $end
$var wire 1 E0 \inst|AC\ [2] $end
$var wire 1 F0 \inst|AC\ [1] $end
$var wire 1 G0 \inst|AC\ [0] $end
$var wire 1 H0 \inst9|inst6|latched_hex\ [3] $end
$var wire 1 I0 \inst9|inst6|latched_hex\ [2] $end
$var wire 1 J0 \inst9|inst6|latched_hex\ [1] $end
$var wire 1 K0 \inst9|inst6|latched_hex\ [0] $end
$var wire 1 L0 \inst5|count_10Hz\ [18] $end
$var wire 1 M0 \inst5|count_10Hz\ [17] $end
$var wire 1 N0 \inst5|count_10Hz\ [16] $end
$var wire 1 O0 \inst5|count_10Hz\ [15] $end
$var wire 1 P0 \inst5|count_10Hz\ [14] $end
$var wire 1 Q0 \inst5|count_10Hz\ [13] $end
$var wire 1 R0 \inst5|count_10Hz\ [12] $end
$var wire 1 S0 \inst5|count_10Hz\ [11] $end
$var wire 1 T0 \inst5|count_10Hz\ [10] $end
$var wire 1 U0 \inst5|count_10Hz\ [9] $end
$var wire 1 V0 \inst5|count_10Hz\ [8] $end
$var wire 1 W0 \inst5|count_10Hz\ [7] $end
$var wire 1 X0 \inst5|count_10Hz\ [6] $end
$var wire 1 Y0 \inst5|count_10Hz\ [5] $end
$var wire 1 Z0 \inst5|count_10Hz\ [4] $end
$var wire 1 [0 \inst5|count_10Hz\ [3] $end
$var wire 1 \0 \inst5|count_10Hz\ [2] $end
$var wire 1 ]0 \inst5|count_10Hz\ [1] $end
$var wire 1 ^0 \inst5|count_10Hz\ [0] $end
$var wire 1 _0 \inst13|pixelRAM|auto_generated|q_b\ [23] $end
$var wire 1 `0 \inst13|pixelRAM|auto_generated|q_b\ [22] $end
$var wire 1 a0 \inst13|pixelRAM|auto_generated|q_b\ [21] $end
$var wire 1 b0 \inst13|pixelRAM|auto_generated|q_b\ [20] $end
$var wire 1 c0 \inst13|pixelRAM|auto_generated|q_b\ [19] $end
$var wire 1 d0 \inst13|pixelRAM|auto_generated|q_b\ [18] $end
$var wire 1 e0 \inst13|pixelRAM|auto_generated|q_b\ [17] $end
$var wire 1 f0 \inst13|pixelRAM|auto_generated|q_b\ [16] $end
$var wire 1 g0 \inst13|pixelRAM|auto_generated|q_b\ [15] $end
$var wire 1 h0 \inst13|pixelRAM|auto_generated|q_b\ [14] $end
$var wire 1 i0 \inst13|pixelRAM|auto_generated|q_b\ [13] $end
$var wire 1 j0 \inst13|pixelRAM|auto_generated|q_b\ [12] $end
$var wire 1 k0 \inst13|pixelRAM|auto_generated|q_b\ [11] $end
$var wire 1 l0 \inst13|pixelRAM|auto_generated|q_b\ [10] $end
$var wire 1 m0 \inst13|pixelRAM|auto_generated|q_b\ [9] $end
$var wire 1 n0 \inst13|pixelRAM|auto_generated|q_b\ [8] $end
$var wire 1 o0 \inst13|pixelRAM|auto_generated|q_b\ [7] $end
$var wire 1 p0 \inst13|pixelRAM|auto_generated|q_b\ [6] $end
$var wire 1 q0 \inst13|pixelRAM|auto_generated|q_b\ [5] $end
$var wire 1 r0 \inst13|pixelRAM|auto_generated|q_b\ [4] $end
$var wire 1 s0 \inst13|pixelRAM|auto_generated|q_b\ [3] $end
$var wire 1 t0 \inst13|pixelRAM|auto_generated|q_b\ [2] $end
$var wire 1 u0 \inst13|pixelRAM|auto_generated|q_b\ [1] $end
$var wire 1 v0 \inst13|pixelRAM|auto_generated|q_b\ [0] $end
$var wire 1 w0 \inst9|inst1|latched_hex\ [3] $end
$var wire 1 x0 \inst9|inst1|latched_hex\ [2] $end
$var wire 1 y0 \inst9|inst1|latched_hex\ [1] $end
$var wire 1 z0 \inst9|inst1|latched_hex\ [0] $end
$var wire 1 {0 \inst9|inst2|latched_hex\ [3] $end
$var wire 1 |0 \inst9|inst2|latched_hex\ [2] $end
$var wire 1 }0 \inst9|inst2|latched_hex\ [1] $end
$var wire 1 ~0 \inst9|inst2|latched_hex\ [0] $end
$var wire 1 !1 \inst1|pll_main_inst|altera_pll_i|locked_wire\ [0] $end
$var wire 1 "1 \inst9|inst3|latched_hex\ [3] $end
$var wire 1 #1 \inst9|inst3|latched_hex\ [2] $end
$var wire 1 $1 \inst9|inst3|latched_hex\ [1] $end
$var wire 1 %1 \inst9|inst3|latched_hex\ [0] $end
$var wire 1 &1 \inst4|COUNT\ [15] $end
$var wire 1 '1 \inst4|COUNT\ [14] $end
$var wire 1 (1 \inst4|COUNT\ [13] $end
$var wire 1 )1 \inst4|COUNT\ [12] $end
$var wire 1 *1 \inst4|COUNT\ [11] $end
$var wire 1 +1 \inst4|COUNT\ [10] $end
$var wire 1 ,1 \inst4|COUNT\ [9] $end
$var wire 1 -1 \inst4|COUNT\ [8] $end
$var wire 1 .1 \inst4|COUNT\ [7] $end
$var wire 1 /1 \inst4|COUNT\ [6] $end
$var wire 1 01 \inst4|COUNT\ [5] $end
$var wire 1 11 \inst4|COUNT\ [4] $end
$var wire 1 21 \inst4|COUNT\ [3] $end
$var wire 1 31 \inst4|COUNT\ [2] $end
$var wire 1 41 \inst4|COUNT\ [1] $end
$var wire 1 51 \inst4|COUNT\ [0] $end
$var wire 1 61 \inst9|inst4|latched_hex\ [3] $end
$var wire 1 71 \inst9|inst4|latched_hex\ [2] $end
$var wire 1 81 \inst9|inst4|latched_hex\ [1] $end
$var wire 1 91 \inst9|inst4|latched_hex\ [0] $end
$var wire 1 :1 \inst6|DATA\ [15] $end
$var wire 1 ;1 \inst6|DATA\ [14] $end
$var wire 1 <1 \inst6|DATA\ [13] $end
$var wire 1 =1 \inst6|DATA\ [12] $end
$var wire 1 >1 \inst6|DATA\ [11] $end
$var wire 1 ?1 \inst6|DATA\ [10] $end
$var wire 1 @1 \inst6|DATA\ [9] $end
$var wire 1 A1 \inst6|DATA\ [8] $end
$var wire 1 B1 \inst6|DATA\ [7] $end
$var wire 1 C1 \inst6|DATA\ [6] $end
$var wire 1 D1 \inst6|DATA\ [5] $end
$var wire 1 E1 \inst6|DATA\ [4] $end
$var wire 1 F1 \inst6|DATA\ [3] $end
$var wire 1 G1 \inst6|DATA\ [2] $end
$var wire 1 H1 \inst6|DATA\ [1] $end
$var wire 1 I1 \inst6|DATA\ [0] $end
$var wire 1 J1 \inst13|reset_count\ [9] $end
$var wire 1 K1 \inst13|reset_count\ [8] $end
$var wire 1 L1 \inst13|reset_count\ [7] $end
$var wire 1 M1 \inst13|reset_count\ [6] $end
$var wire 1 N1 \inst13|reset_count\ [5] $end
$var wire 1 O1 \inst13|reset_count\ [4] $end
$var wire 1 P1 \inst13|reset_count\ [3] $end
$var wire 1 Q1 \inst13|reset_count\ [2] $end
$var wire 1 R1 \inst13|reset_count\ [1] $end
$var wire 1 S1 \inst13|reset_count\ [0] $end
$var wire 1 T1 \inst13|bit_count\ [4] $end
$var wire 1 U1 \inst13|bit_count\ [3] $end
$var wire 1 V1 \inst13|bit_count\ [2] $end
$var wire 1 W1 \inst13|bit_count\ [1] $end
$var wire 1 X1 \inst13|bit_count\ [0] $end
$var wire 1 Y1 \inst13|enc_count\ [4] $end
$var wire 1 Z1 \inst13|enc_count\ [3] $end
$var wire 1 [1 \inst13|enc_count\ [2] $end
$var wire 1 \1 \inst13|enc_count\ [1] $end
$var wire 1 ]1 \inst13|enc_count\ [0] $end
$var wire 1 ^1 \inst|IR\ [15] $end
$var wire 1 _1 \inst|IR\ [14] $end
$var wire 1 `1 \inst|IR\ [13] $end
$var wire 1 a1 \inst|IR\ [12] $end
$var wire 1 b1 \inst|IR\ [11] $end
$var wire 1 c1 \inst|IR\ [10] $end
$var wire 1 d1 \inst|IR\ [9] $end
$var wire 1 e1 \inst|IR\ [8] $end
$var wire 1 f1 \inst|IR\ [7] $end
$var wire 1 g1 \inst|IR\ [6] $end
$var wire 1 h1 \inst|IR\ [5] $end
$var wire 1 i1 \inst|IR\ [4] $end
$var wire 1 j1 \inst|IR\ [3] $end
$var wire 1 k1 \inst|IR\ [2] $end
$var wire 1 l1 \inst|IR\ [1] $end
$var wire 1 m1 \inst|IR\ [0] $end
$var wire 1 n1 \inst1|pll_main_inst|altera_pll_i|fboutclk_wire\ [0] $end
$var wire 1 o1 \inst7|B_DI\ [15] $end
$var wire 1 p1 \inst7|B_DI\ [14] $end
$var wire 1 q1 \inst7|B_DI\ [13] $end
$var wire 1 r1 \inst7|B_DI\ [12] $end
$var wire 1 s1 \inst7|B_DI\ [11] $end
$var wire 1 t1 \inst7|B_DI\ [10] $end
$var wire 1 u1 \inst7|B_DI\ [9] $end
$var wire 1 v1 \inst7|B_DI\ [8] $end
$var wire 1 w1 \inst7|B_DI\ [7] $end
$var wire 1 x1 \inst7|B_DI\ [6] $end
$var wire 1 y1 \inst7|B_DI\ [5] $end
$var wire 1 z1 \inst7|B_DI\ [4] $end
$var wire 1 {1 \inst7|B_DI\ [3] $end
$var wire 1 |1 \inst7|B_DI\ [2] $end
$var wire 1 }1 \inst7|B_DI\ [1] $end
$var wire 1 ~1 \inst7|B_DI\ [0] $end
$var wire 1 !2 \inst13|green\ [7] $end
$var wire 1 "2 \inst13|green\ [6] $end
$var wire 1 #2 \inst13|green\ [5] $end
$var wire 1 $2 \inst13|green\ [4] $end
$var wire 1 %2 \inst13|green\ [3] $end
$var wire 1 &2 \inst13|green\ [2] $end
$var wire 1 '2 \inst13|green\ [1] $end
$var wire 1 (2 \inst13|green\ [0] $end
$var wire 1 )2 \inst13|get_state\ [2] $end
$var wire 1 *2 \inst13|get_state\ [1] $end
$var wire 1 +2 \inst13|get_state\ [0] $end
$var wire 1 ,2 \inst13|red\ [7] $end
$var wire 1 -2 \inst13|red\ [6] $end
$var wire 1 .2 \inst13|red\ [5] $end
$var wire 1 /2 \inst13|red\ [4] $end
$var wire 1 02 \inst13|red\ [3] $end
$var wire 1 12 \inst13|red\ [2] $end
$var wire 1 22 \inst13|red\ [1] $end
$var wire 1 32 \inst13|red\ [0] $end
$var wire 1 42 \inst13|blue\ [7] $end
$var wire 1 52 \inst13|blue\ [6] $end
$var wire 1 62 \inst13|blue\ [5] $end
$var wire 1 72 \inst13|blue\ [4] $end
$var wire 1 82 \inst13|blue\ [3] $end
$var wire 1 92 \inst13|blue\ [2] $end
$var wire 1 :2 \inst13|blue\ [1] $end
$var wire 1 ;2 \inst13|blue\ [0] $end
$var wire 1 <2 \inst4|IO_COUNT\ [15] $end
$var wire 1 =2 \inst4|IO_COUNT\ [14] $end
$var wire 1 >2 \inst4|IO_COUNT\ [13] $end
$var wire 1 ?2 \inst4|IO_COUNT\ [12] $end
$var wire 1 @2 \inst4|IO_COUNT\ [11] $end
$var wire 1 A2 \inst4|IO_COUNT\ [10] $end
$var wire 1 B2 \inst4|IO_COUNT\ [9] $end
$var wire 1 C2 \inst4|IO_COUNT\ [8] $end
$var wire 1 D2 \inst4|IO_COUNT\ [7] $end
$var wire 1 E2 \inst4|IO_COUNT\ [6] $end
$var wire 1 F2 \inst4|IO_COUNT\ [5] $end
$var wire 1 G2 \inst4|IO_COUNT\ [4] $end
$var wire 1 H2 \inst4|IO_COUNT\ [3] $end
$var wire 1 I2 \inst4|IO_COUNT\ [2] $end
$var wire 1 J2 \inst4|IO_COUNT\ [1] $end
$var wire 1 K2 \inst4|IO_COUNT\ [0] $end
$var wire 1 L2 \inst1|pll_main_inst|altera_pll_i|outclk_wire\ [0] $end
$var wire 1 M2 \inst4|ALT_INV_COUNT[15]~DUPLICATE_q\ $end
$var wire 1 N2 \inst4|ALT_INV_COUNT[13]~DUPLICATE_q\ $end
$var wire 1 O2 \inst4|ALT_INV_COUNT[11]~DUPLICATE_q\ $end
$var wire 1 P2 \inst4|ALT_INV_COUNT[9]~DUPLICATE_q\ $end
$var wire 1 Q2 \inst4|ALT_INV_COUNT[7]~DUPLICATE_q\ $end
$var wire 1 R2 \inst4|ALT_INV_COUNT[5]~DUPLICATE_q\ $end
$var wire 1 S2 \inst4|ALT_INV_COUNT[4]~DUPLICATE_q\ $end
$var wire 1 T2 \inst4|ALT_INV_COUNT[2]~DUPLICATE_q\ $end
$var wire 1 U2 \inst4|ALT_INV_COUNT[1]~DUPLICATE_q\ $end
$var wire 1 V2 \inst|ALT_INV_state.fetch~DUPLICATE_q\ $end
$var wire 1 W2 \inst|ALT_INV_state.ex_sub~DUPLICATE_q\ $end
$var wire 1 X2 \inst|ALT_INV_state.ex_shift~DUPLICATE_q\ $end
$var wire 1 Y2 \inst13|ALT_INV_enc_count[0]~DUPLICATE_q\ $end
$var wire 1 Z2 \inst13|ALT_INV_enc_count[2]~DUPLICATE_q\ $end
$var wire 1 [2 \inst13|ALT_INV_enc_count[4]~DUPLICATE_q\ $end
$var wire 1 \2 \inst|ALT_INV_PC_stack[8][8]~DUPLICATE_q\ $end
$var wire 1 ]2 \inst5|ALT_INV_count_10Hz[15]~DUPLICATE_q\ $end
$var wire 1 ^2 \inst5|ALT_INV_count_10Hz[16]~DUPLICATE_q\ $end
$var wire 1 _2 \inst5|ALT_INV_count_10Hz[11]~DUPLICATE_q\ $end
$var wire 1 `2 \inst5|ALT_INV_count_10Hz[3]~DUPLICATE_q\ $end
$var wire 1 a2 \inst5|ALT_INV_count_10Hz[1]~DUPLICATE_q\ $end
$var wire 1 b2 \inst5|ALT_INV_count_10Hz[5]~DUPLICATE_q\ $end
$var wire 1 c2 \inst5|ALT_INV_count_10Hz[13]~DUPLICATE_q\ $end
$var wire 1 d2 \inst|ALT_INV_PC_stack[0][7]~DUPLICATE_q\ $end
$var wire 1 e2 \inst|ALT_INV_PC_stack[0][6]~DUPLICATE_q\ $end
$var wire 1 f2 \inst|ALT_INV_PC_stack[0][4]~DUPLICATE_q\ $end
$var wire 1 g2 \inst|ALT_INV_PC[10]~DUPLICATE_q\ $end
$var wire 1 h2 \inst|ALT_INV_PC[7]~DUPLICATE_q\ $end
$var wire 1 i2 \inst|ALT_INV_PC[4]~DUPLICATE_q\ $end
$var wire 1 j2 \inst9|ALT_INV_inst7~0_combout\ $end
$var wire 1 k2 \inst|ALT_INV_Selector29~0_combout\ $end
$var wire 1 l2 \inst|ALT_INV_state.ex_out2~q\ $end
$var wire 1 m2 \inst|ALT_INV_state.ex_out~q\ $end
$var wire 1 n2 \inst|ALT_INV_state.ex_in~q\ $end
$var wire 1 o2 \inst4|ALT_INV_COUNT\ [15] $end
$var wire 1 p2 \inst4|ALT_INV_COUNT\ [14] $end
$var wire 1 q2 \inst4|ALT_INV_COUNT\ [13] $end
$var wire 1 r2 \inst4|ALT_INV_COUNT\ [12] $end
$var wire 1 s2 \inst4|ALT_INV_COUNT\ [11] $end
$var wire 1 t2 \inst4|ALT_INV_COUNT\ [10] $end
$var wire 1 u2 \inst4|ALT_INV_COUNT\ [9] $end
$var wire 1 v2 \inst4|ALT_INV_COUNT\ [8] $end
$var wire 1 w2 \inst4|ALT_INV_COUNT\ [7] $end
$var wire 1 x2 \inst4|ALT_INV_COUNT\ [6] $end
$var wire 1 y2 \inst4|ALT_INV_COUNT\ [5] $end
$var wire 1 z2 \inst4|ALT_INV_COUNT\ [4] $end
$var wire 1 {2 \inst4|ALT_INV_COUNT\ [3] $end
$var wire 1 |2 \inst4|ALT_INV_COUNT\ [2] $end
$var wire 1 }2 \inst4|ALT_INV_COUNT\ [1] $end
$var wire 1 ~2 \inst4|ALT_INV_COUNT\ [0] $end
$var wire 1 !3 \inst|ALT_INV_state.fetch~q\ $end
$var wire 1 "3 \inst|ALT_INV_state~32_combout\ $end
$var wire 1 #3 \inst|ALT_INV_Selector30~0_combout\ $end
$var wire 1 $3 \inst|ALT_INV_state.decode~q\ $end
$var wire 1 %3 \inst|ALT_INV_WideOr3~2_combout\ $end
$var wire 1 &3 \inst|ALT_INV_state.init~q\ $end
$var wire 1 '3 \inst|ALT_INV_Selector27~5_combout\ $end
$var wire 1 (3 \inst|ALT_INV_Selector27~4_combout\ $end
$var wire 1 )3 \inst|ALT_INV_Selector27~3_combout\ $end
$var wire 1 *3 \inst|ALT_INV_state.ex_loadi~q\ $end
$var wire 1 +3 \inst|ALT_INV_WideOr3~1_combout\ $end
$var wire 1 ,3 \inst|ALT_INV_state.ex_load~q\ $end
$var wire 1 -3 \inst|ALT_INV_state.ex_or~q\ $end
$var wire 1 .3 \inst|ALT_INV_state.ex_and~q\ $end
$var wire 1 /3 \inst|ALT_INV_state.ex_xor~q\ $end
$var wire 1 03 \inst|ALT_INV_Selector27~2_combout\ $end
$var wire 1 13 \inst|shifter|auto_generated|ALT_INV_sbit_w[48]~12_combout\ $end
$var wire 1 23 \inst|shifter|auto_generated|ALT_INV_sbit_w[32]~11_combout\ $end
$var wire 1 33 \inst|shifter|auto_generated|ALT_INV_sbit_w[48]~10_combout\ $end
$var wire 1 43 \inst|ALT_INV_WideOr3~0_combout\ $end
$var wire 1 53 \inst|ALT_INV_state.ex_add~q\ $end
$var wire 1 63 \inst|ALT_INV_state.ex_addi~q\ $end
$var wire 1 73 \inst|ALT_INV_state.ex_sub~q\ $end
$var wire 1 83 \inst|ALT_INV_Selector27~1_combout\ $end
$var wire 1 93 \inst|ALT_INV_Selector27~0_combout\ $end
$var wire 1 :3 \inst|ALT_INV_state.ex_shift~q\ $end
$var wire 1 ;3 \inst|shifter|auto_generated|ALT_INV_sbit_w[36]~9_combout\ $end
$var wire 1 <3 \inst|shifter|auto_generated|ALT_INV_sbit_w[18]~8_combout\ $end
$var wire 1 =3 \inst|shifter|auto_generated|ALT_INV_sbit_w[20]~7_combout\ $end
$var wire 1 >3 \inst|shifter|auto_generated|ALT_INV_sbit_w[44]~6_combout\ $end
$var wire 1 ?3 \inst|shifter|auto_generated|ALT_INV_sbit_w[30]~5_combout\ $end
$var wire 1 @3 \inst|shifter|auto_generated|ALT_INV_sbit_w[28]~4_combout\ $end
$var wire 1 A3 \inst|shifter|auto_generated|ALT_INV_sbit_w[40]~3_combout\ $end
$var wire 1 B3 \inst|shifter|auto_generated|ALT_INV_sbit_w[22]~2_combout\ $end
$var wire 1 C3 \inst|shifter|auto_generated|ALT_INV_sbit_w[26]~1_combout\ $end
$var wire 1 D3 \inst|shifter|auto_generated|ALT_INV_sbit_w[24]~0_combout\ $end
$var wire 1 E3 \ALT_INV_IO_DATA[0]~17_combout\ $end
$var wire 1 F3 \inst|ALT_INV_state.ex_in2~q\ $end
$var wire 1 G3 \ALT_INV_IO_DATA[0]~16_combout\ $end
$var wire 1 H3 \inst13|ALT_INV_Add3~2_combout\ $end
$var wire 1 I3 \inst13|ALT_INV_bit_count~4_combout\ $end
$var wire 1 J3 \inst13|ALT_INV_bit_count~3_combout\ $end
$var wire 1 K3 \inst13|ALT_INV_bit_count~2_combout\ $end
$var wire 1 L3 \inst13|ALT_INV_bit_count~1_combout\ $end
$var wire 1 M3 \inst13|ALT_INV_bit_count~0_combout\ $end
$var wire 1 N3 \inst13|ALT_INV_Equal2~1_combout\ $end
$var wire 1 O3 \inst13|ALT_INV_reset_count~9_combout\ $end
$var wire 1 P3 \inst13|ALT_INV_reset_count~5_combout\ $end
$var wire 1 Q3 \inst13|ALT_INV_reset_count~4_combout\ $end
$var wire 1 R3 \inst13|ALT_INV_reset_count~3_combout\ $end
$var wire 1 S3 \inst13|ALT_INV_reset_count~2_combout\ $end
$var wire 1 T3 \ALT_INV_IO_DATA[15]~15_combout\ $end
$var wire 1 U3 \inst|ALT_INV_AC\ [15] $end
$var wire 1 V3 \inst|ALT_INV_AC\ [14] $end
$var wire 1 W3 \inst|ALT_INV_AC\ [13] $end
$var wire 1 X3 \inst|ALT_INV_AC\ [12] $end
$var wire 1 Y3 \inst|ALT_INV_AC\ [11] $end
$var wire 1 Z3 \inst|ALT_INV_AC\ [10] $end
$var wire 1 [3 \inst|ALT_INV_AC\ [9] $end
$var wire 1 \3 \inst|ALT_INV_AC\ [8] $end
$var wire 1 ]3 \inst|ALT_INV_AC\ [7] $end
$var wire 1 ^3 \inst|ALT_INV_AC\ [6] $end
$var wire 1 _3 \inst|ALT_INV_AC\ [5] $end
$var wire 1 `3 \inst|ALT_INV_AC\ [4] $end
$var wire 1 a3 \inst|ALT_INV_AC\ [3] $end
$var wire 1 b3 \inst|ALT_INV_AC\ [2] $end
$var wire 1 c3 \inst|ALT_INV_AC\ [1] $end
$var wire 1 d3 \inst|ALT_INV_AC\ [0] $end
$var wire 1 e3 \ALT_INV_IO_DATA[14]~14_combout\ $end
$var wire 1 f3 \ALT_INV_IO_DATA[13]~13_combout\ $end
$var wire 1 g3 \ALT_INV_IO_DATA[12]~12_combout\ $end
$var wire 1 h3 \ALT_INV_IO_DATA[11]~11_combout\ $end
$var wire 1 i3 \ALT_INV_IO_DATA[10]~10_combout\ $end
$var wire 1 j3 \inst7|ALT_INV_B_DI\ [9] $end
$var wire 1 k3 \inst7|ALT_INV_B_DI\ [8] $end
$var wire 1 l3 \inst7|ALT_INV_B_DI\ [7] $end
$var wire 1 m3 \inst7|ALT_INV_B_DI\ [6] $end
$var wire 1 n3 \inst7|ALT_INV_B_DI\ [5] $end
$var wire 1 o3 \inst7|ALT_INV_B_DI\ [4] $end
$var wire 1 p3 \inst7|ALT_INV_B_DI\ [3] $end
$var wire 1 q3 \inst7|ALT_INV_B_DI\ [2] $end
$var wire 1 r3 \inst7|ALT_INV_B_DI\ [1] $end
$var wire 1 s3 \inst7|ALT_INV_B_DI\ [0] $end
$var wire 1 t3 \ALT_INV_IO_DATA[7]~7_combout\ $end
$var wire 1 u3 \ALT_INV_IO_DATA[6]~6_combout\ $end
$var wire 1 v3 \ALT_INV_IO_DATA[5]~5_combout\ $end
$var wire 1 w3 \ALT_INV_IO_DATA[4]~4_combout\ $end
$var wire 1 x3 \ALT_INV_IO_DATA[3]~3_combout\ $end
$var wire 1 y3 \ALT_INV_IO_DATA[2]~2_combout\ $end
$var wire 1 z3 \ALT_INV_IO_DATA[1]~1_combout\ $end
$var wire 1 {3 \ALT_INV_IO_DATA[0]~0_combout\ $end
$var wire 1 |3 \inst3|ALT_INV_TIMER_EN~combout\ $end
$var wire 1 }3 \inst3|ALT_INV_TIMER_EN~2_combout\ $end
$var wire 1 ~3 \inst|ALT_INV_IR\ [10] $end
$var wire 1 !4 \inst|ALT_INV_IR\ [9] $end
$var wire 1 "4 \inst|ALT_INV_IR\ [8] $end
$var wire 1 #4 \inst|ALT_INV_IR\ [7] $end
$var wire 1 $4 \inst|ALT_INV_IR\ [6] $end
$var wire 1 %4 \inst|ALT_INV_IR\ [5] $end
$var wire 1 &4 \inst|ALT_INV_IR\ [4] $end
$var wire 1 '4 \inst|ALT_INV_IR\ [3] $end
$var wire 1 (4 \inst|ALT_INV_IR\ [2] $end
$var wire 1 )4 \inst|ALT_INV_IR\ [1] $end
$var wire 1 *4 \inst|ALT_INV_IR\ [0] $end
$var wire 1 +4 \inst3|ALT_INV_TIMER_EN~1_combout\ $end
$var wire 1 ,4 \inst|ALT_INV_Selector12~5_combout\ $end
$var wire 1 -4 \inst|ALT_INV_Selector12~4_combout\ $end
$var wire 1 .4 \inst|ALT_INV_Selector12~3_combout\ $end
$var wire 1 /4 \inst|ALT_INV_Selector12~2_combout\ $end
$var wire 1 04 \inst|ALT_INV_Selector12~1_combout\ $end
$var wire 1 14 \inst|ALT_INV_Selector12~0_combout\ $end
$var wire 1 24 \inst|ALT_INV_Selector13~3_combout\ $end
$var wire 1 34 \inst|ALT_INV_Selector13~2_combout\ $end
$var wire 1 44 \inst|ALT_INV_Selector13~1_combout\ $end
$var wire 1 54 \inst|ALT_INV_Selector13~0_combout\ $end
$var wire 1 64 \inst|ALT_INV_Selector14~3_combout\ $end
$var wire 1 74 \inst|ALT_INV_Selector14~2_combout\ $end
$var wire 1 84 \inst|ALT_INV_Selector14~1_combout\ $end
$var wire 1 94 \inst|ALT_INV_Selector14~0_combout\ $end
$var wire 1 :4 \inst|ALT_INV_Selector15~3_combout\ $end
$var wire 1 ;4 \inst|ALT_INV_Selector15~2_combout\ $end
$var wire 1 <4 \inst|ALT_INV_Selector15~1_combout\ $end
$var wire 1 =4 \inst|ALT_INV_Selector15~0_combout\ $end
$var wire 1 >4 \inst|ALT_INV_Selector16~2_combout\ $end
$var wire 1 ?4 \inst|ALT_INV_Selector16~1_combout\ $end
$var wire 1 @4 \inst|ALT_INV_Selector16~0_combout\ $end
$var wire 1 A4 \inst|ALT_INV_Selector17~3_combout\ $end
$var wire 1 B4 \inst|ALT_INV_Selector17~2_combout\ $end
$var wire 1 C4 \inst|ALT_INV_Selector17~1_combout\ $end
$var wire 1 D4 \ALT_INV_inst11~0_combout\ $end
$var wire 1 E4 \inst|ALT_INV_Selector17~0_combout\ $end
$var wire 1 F4 \inst|ALT_INV_Selector18~4_combout\ $end
$var wire 1 G4 \inst|ALT_INV_Selector18~3_combout\ $end
$var wire 1 H4 \inst|ALT_INV_Selector18~2_combout\ $end
$var wire 1 I4 \inst|ALT_INV_Selector18~1_combout\ $end
$var wire 1 J4 \inst|ALT_INV_Selector18~0_combout\ $end
$var wire 1 K4 \inst|ALT_INV_Selector19~5_combout\ $end
$var wire 1 L4 \inst|ALT_INV_Selector19~4_combout\ $end
$var wire 1 M4 \inst|ALT_INV_Selector19~3_combout\ $end
$var wire 1 N4 \inst|ALT_INV_Selector19~2_combout\ $end
$var wire 1 O4 \inst|ALT_INV_Selector19~1_combout\ $end
$var wire 1 P4 \inst|ALT_INV_Selector19~0_combout\ $end
$var wire 1 Q4 \inst|ALT_INV_Selector20~3_combout\ $end
$var wire 1 R4 \inst|ALT_INV_Selector20~2_combout\ $end
$var wire 1 S4 \inst|ALT_INV_Selector20~1_combout\ $end
$var wire 1 T4 \inst|ALT_INV_Selector20~0_combout\ $end
$var wire 1 U4 \inst|shifter|auto_generated|ALT_INV_sbit_w[55]~41_combout\ $end
$var wire 1 V4 \inst|shifter|auto_generated|ALT_INV_sbit_w[55]~40_combout\ $end
$var wire 1 W4 \inst|shifter|auto_generated|ALT_INV_sbit_w[55]~39_combout\ $end
$var wire 1 X4 \inst|ALT_INV_Selector21~4_combout\ $end
$var wire 1 Y4 \inst|ALT_INV_Selector21~3_combout\ $end
$var wire 1 Z4 \inst|ALT_INV_Selector21~2_combout\ $end
$var wire 1 [4 \inst|ALT_INV_Selector21~1_combout\ $end
$var wire 1 \4 \inst|ALT_INV_Selector21~0_combout\ $end
$var wire 1 ]4 \inst|ALT_INV_Selector22~4_combout\ $end
$var wire 1 ^4 \inst|ALT_INV_Selector22~3_combout\ $end
$var wire 1 _4 \inst|ALT_INV_Selector22~2_combout\ $end
$var wire 1 `4 \ALT_INV_IO_DATA[5]~19_combout\ $end
$var wire 1 a4 \inst|ALT_INV_Selector22~1_combout\ $end
$var wire 1 b4 \inst|ALT_INV_Selector22~0_combout\ $end
$var wire 1 c4 \inst|shifter|auto_generated|ALT_INV_sbit_w[53]~38_combout\ $end
$var wire 1 d4 \inst|ALT_INV_Selector23~4_combout\ $end
$var wire 1 e4 \inst|ALT_INV_Selector23~3_combout\ $end
$var wire 1 f4 \inst|ALT_INV_Selector23~2_combout\ $end
$var wire 1 g4 \inst|ALT_INV_Selector23~1_combout\ $end
$var wire 1 h4 \inst|ALT_INV_Selector23~0_combout\ $end
$var wire 1 i4 \inst|ALT_INV_Selector24~3_combout\ $end
$var wire 1 j4 \inst|ALT_INV_Selector24~2_combout\ $end
$var wire 1 k4 \inst|ALT_INV_Selector24~1_combout\ $end
$var wire 1 l4 \inst|shifter|auto_generated|ALT_INV_sbit_w[59]~37_combout\ $end
$var wire 1 m4 \inst|shifter|auto_generated|ALT_INV_sbit_w[43]~36_combout\ $end
$var wire 1 n4 \inst|shifter|auto_generated|ALT_INV_sbit_w[43]~35_combout\ $end
$var wire 1 o4 \inst|shifter|auto_generated|ALT_INV_sbit_w[59]~34_combout\ $end
$var wire 1 p4 \inst|shifter|auto_generated|ALT_INV_sbit_w[59]~33_combout\ $end
$var wire 1 q4 \inst|ALT_INV_Selector24~0_combout\ $end
$var wire 1 r4 \inst|shifter|auto_generated|ALT_INV_sbit_w[35]~32_combout\ $end
$var wire 1 s4 \inst|shifter|auto_generated|ALT_INV_sbit_w[39]~31_combout\ $end
$var wire 1 t4 \ALT_INV_IO_DATA[3]~18_combout\ $end
$var wire 1 u4 \inst|ALT_INV_Selector25~3_combout\ $end
$var wire 1 v4 \inst|ALT_INV_Selector25~2_combout\ $end
$var wire 1 w4 \inst|ALT_INV_Selector25~1_combout\ $end
$var wire 1 x4 \inst|shifter|auto_generated|ALT_INV_sbit_w[34]~30_combout\ $end
$var wire 1 y4 \inst|shifter|auto_generated|ALT_INV_sbit_w[34]~29_combout\ $end
$var wire 1 z4 \inst|shifter|auto_generated|ALT_INV_sbit_w[34]~28_combout\ $end
$var wire 1 {4 \inst|shifter|auto_generated|ALT_INV_sbit_w[34]~27_combout\ $end
$var wire 1 |4 \inst|ALT_INV_Selector25~0_combout\ $end
$var wire 1 }4 \inst|shifter|auto_generated|ALT_INV_sbit_w[38]~26_combout\ $end
$var wire 1 ~4 \inst|shifter|auto_generated|ALT_INV_sbit_w[46]~25_combout\ $end
$var wire 1 !5 \inst|shifter|auto_generated|ALT_INV_sbit_w[42]~24_combout\ $end
$var wire 1 "5 \inst|ALT_INV_Selector26~3_combout\ $end
$var wire 1 #5 \inst|ALT_INV_Selector26~2_combout\ $end
$var wire 1 $5 \inst|ALT_INV_Selector26~1_combout\ $end
$var wire 1 %5 \inst|shifter|auto_generated|ALT_INV_sbit_w[49]~23_combout\ $end
$var wire 1 &5 \inst|shifter|auto_generated|ALT_INV_sbit_w[17]~22_combout\ $end
$var wire 1 '5 \inst|ALT_INV_Selector26~0_combout\ $end
$var wire 1 (5 \inst|shifter|auto_generated|ALT_INV_sbit_w[37]~21_combout\ $end
$var wire 1 )5 \inst|shifter|auto_generated|ALT_INV_sbit_w[19]~20_combout\ $end
$var wire 1 *5 \inst|shifter|auto_generated|ALT_INV_sbit_w[21]~19_combout\ $end
$var wire 1 +5 \inst|shifter|auto_generated|ALT_INV_sbit_w[45]~18_combout\ $end
$var wire 1 ,5 \inst|shifter|auto_generated|ALT_INV_sbit_w[29]~17_combout\ $end
$var wire 1 -5 \inst|shifter|auto_generated|ALT_INV_sbit_w[41]~16_combout\ $end
$var wire 1 .5 \inst|shifter|auto_generated|ALT_INV_sbit_w[23]~15_combout\ $end
$var wire 1 /5 \inst|shifter|auto_generated|ALT_INV_sbit_w[27]~14_combout\ $end
$var wire 1 05 \inst|shifter|auto_generated|ALT_INV_sbit_w[25]~13_combout\ $end
$var wire 1 15 \inst3|ALT_INV_TIMER_EN~0_combout\ $end
$var wire 1 25 \inst|ALT_INV_IO_CYCLE~q\ $end
$var wire 1 35 \inst|ALT_INV_IO_WRITE_int~q\ $end
$var wire 1 45 \inst13|ALT_INV_sda~3_combout\ $end
$var wire 1 55 \inst13|ALT_INV_sda~2_combout\ $end
$var wire 1 65 \inst13|ALT_INV_Add3~1_combout\ $end
$var wire 1 75 \inst13|ALT_INV_Add3~0_combout\ $end
$var wire 1 85 \inst13|ALT_INV_sda~1_combout\ $end
$var wire 1 95 \inst13|ALT_INV_sda~0_combout\ $end
$var wire 1 :5 \inst13|ALT_INV_Equal0~2_combout\ $end
$var wire 1 ;5 \inst13|ALT_INV_reset_count~1_combout\ $end
$var wire 1 <5 \inst13|ALT_INV_Equal1~0_combout\ $end
$var wire 1 =5 \inst13|ALT_INV_enc_count\ [4] $end
$var wire 1 >5 \inst13|ALT_INV_enc_count\ [3] $end
$var wire 1 ?5 \inst13|ALT_INV_enc_count\ [2] $end
$var wire 1 @5 \inst13|ALT_INV_enc_count\ [1] $end
$var wire 1 A5 \inst13|ALT_INV_enc_count\ [0] $end
$var wire 1 B5 \inst13|ALT_INV_Equal2~0_combout\ $end
$var wire 1 C5 \inst13|ALT_INV_bit_count\ [4] $end
$var wire 1 D5 \inst13|ALT_INV_bit_count\ [3] $end
$var wire 1 E5 \inst13|ALT_INV_bit_count\ [2] $end
$var wire 1 F5 \inst13|ALT_INV_bit_count\ [1] $end
$var wire 1 G5 \inst13|ALT_INV_bit_count\ [0] $end
$var wire 1 H5 \inst13|ALT_INV_Equal3~1_combout\ $end
$var wire 1 I5 \inst13|ALT_INV_Equal3~0_combout\ $end
$var wire 1 J5 \inst13|ALT_INV_reset_count~0_combout\ $end
$var wire 1 K5 \inst13|ALT_INV_Equal0~1_combout\ $end
$var wire 1 L5 \inst13|ALT_INV_reset_count\ [9] $end
$var wire 1 M5 \inst13|ALT_INV_reset_count\ [8] $end
$var wire 1 N5 \inst13|ALT_INV_reset_count\ [7] $end
$var wire 1 O5 \inst13|ALT_INV_reset_count\ [6] $end
$var wire 1 P5 \inst13|ALT_INV_reset_count\ [5] $end
$var wire 1 Q5 \inst13|ALT_INV_reset_count\ [4] $end
$var wire 1 R5 \inst13|ALT_INV_reset_count\ [3] $end
$var wire 1 S5 \inst13|ALT_INV_reset_count\ [2] $end
$var wire 1 T5 \inst13|ALT_INV_reset_count\ [1] $end
$var wire 1 U5 \inst13|ALT_INV_reset_count\ [0] $end
$var wire 1 V5 \inst13|ALT_INV_Equal0~0_combout\ $end
$var wire 1 W5 \inst9|inst6|ALT_INV_Mux0~0_combout\ $end
$var wire 1 X5 \inst9|inst6|ALT_INV_latched_hex\ [3] $end
$var wire 1 Y5 \inst9|inst6|ALT_INV_latched_hex\ [2] $end
$var wire 1 Z5 \inst9|inst6|ALT_INV_latched_hex\ [1] $end
$var wire 1 [5 \inst9|inst6|ALT_INV_latched_hex\ [0] $end
$var wire 1 \5 \inst9|inst5|ALT_INV_Mux0~0_combout\ $end
$var wire 1 ]5 \inst9|inst5|ALT_INV_latched_hex\ [3] $end
$var wire 1 ^5 \inst9|inst5|ALT_INV_latched_hex\ [2] $end
$var wire 1 _5 \inst9|inst5|ALT_INV_latched_hex\ [1] $end
$var wire 1 `5 \inst9|inst5|ALT_INV_latched_hex\ [0] $end
$var wire 1 a5 \inst9|inst4|ALT_INV_Mux0~0_combout\ $end
$var wire 1 b5 \inst9|inst4|ALT_INV_latched_hex\ [3] $end
$var wire 1 c5 \inst9|inst4|ALT_INV_latched_hex\ [2] $end
$var wire 1 d5 \inst9|inst4|ALT_INV_latched_hex\ [1] $end
$var wire 1 e5 \inst9|inst4|ALT_INV_latched_hex\ [0] $end
$var wire 1 f5 \inst9|inst3|ALT_INV_Mux0~0_combout\ $end
$var wire 1 g5 \inst9|inst3|ALT_INV_latched_hex\ [3] $end
$var wire 1 h5 \inst9|inst3|ALT_INV_latched_hex\ [2] $end
$var wire 1 i5 \inst9|inst3|ALT_INV_latched_hex\ [1] $end
$var wire 1 j5 \inst9|inst3|ALT_INV_latched_hex\ [0] $end
$var wire 1 k5 \inst9|inst2|ALT_INV_Mux0~0_combout\ $end
$var wire 1 l5 \inst9|inst2|ALT_INV_latched_hex\ [3] $end
$var wire 1 m5 \inst9|inst2|ALT_INV_latched_hex\ [2] $end
$var wire 1 n5 \inst9|inst2|ALT_INV_latched_hex\ [1] $end
$var wire 1 o5 \inst9|inst2|ALT_INV_latched_hex\ [0] $end
$var wire 1 p5 \inst9|inst1|ALT_INV_Mux0~0_combout\ $end
$var wire 1 q5 \inst9|inst1|ALT_INV_latched_hex\ [3] $end
$var wire 1 r5 \inst9|inst1|ALT_INV_latched_hex\ [2] $end
$var wire 1 s5 \inst9|inst1|ALT_INV_latched_hex\ [1] $end
$var wire 1 t5 \inst9|inst1|ALT_INV_latched_hex\ [0] $end
$var wire 1 u5 \inst13|pixelRAM|auto_generated|ALT_INV_q_b\ [23] $end
$var wire 1 v5 \inst13|pixelRAM|auto_generated|ALT_INV_q_b\ [22] $end
$var wire 1 w5 \inst13|pixelRAM|auto_generated|ALT_INV_q_b\ [21] $end
$var wire 1 x5 \inst13|pixelRAM|auto_generated|ALT_INV_q_b\ [20] $end
$var wire 1 y5 \inst13|pixelRAM|auto_generated|ALT_INV_q_b\ [19] $end
$var wire 1 z5 \inst13|pixelRAM|auto_generated|ALT_INV_q_b\ [18] $end
$var wire 1 {5 \inst13|pixelRAM|auto_generated|ALT_INV_q_b\ [17] $end
$var wire 1 |5 \inst13|pixelRAM|auto_generated|ALT_INV_q_b\ [16] $end
$var wire 1 }5 \inst13|pixelRAM|auto_generated|ALT_INV_q_b\ [15] $end
$var wire 1 ~5 \inst13|pixelRAM|auto_generated|ALT_INV_q_b\ [14] $end
$var wire 1 !6 \inst13|pixelRAM|auto_generated|ALT_INV_q_b\ [13] $end
$var wire 1 "6 \inst13|pixelRAM|auto_generated|ALT_INV_q_b\ [12] $end
$var wire 1 #6 \inst13|pixelRAM|auto_generated|ALT_INV_q_b\ [11] $end
$var wire 1 $6 \inst13|pixelRAM|auto_generated|ALT_INV_q_b\ [10] $end
$var wire 1 %6 \inst13|pixelRAM|auto_generated|ALT_INV_q_b\ [9] $end
$var wire 1 &6 \inst13|pixelRAM|auto_generated|ALT_INV_q_b\ [8] $end
$var wire 1 '6 \inst13|pixelRAM|auto_generated|ALT_INV_q_b\ [7] $end
$var wire 1 (6 \inst13|pixelRAM|auto_generated|ALT_INV_q_b\ [6] $end
$var wire 1 )6 \inst13|pixelRAM|auto_generated|ALT_INV_q_b\ [5] $end
$var wire 1 *6 \inst13|pixelRAM|auto_generated|ALT_INV_q_b\ [4] $end
$var wire 1 +6 \inst13|pixelRAM|auto_generated|ALT_INV_q_b\ [3] $end
$var wire 1 ,6 \inst13|pixelRAM|auto_generated|ALT_INV_q_b\ [2] $end
$var wire 1 -6 \inst13|pixelRAM|auto_generated|ALT_INV_q_b\ [1] $end
$var wire 1 .6 \inst13|pixelRAM|auto_generated|ALT_INV_q_b\ [0] $end
$var wire 1 /6 \inst|ALT_INV_PC_stack[8][10]~q\ $end
$var wire 1 06 \inst|ALT_INV_PC_stack[8][9]~q\ $end
$var wire 1 16 \inst|ALT_INV_PC_stack[8][7]~q\ $end
$var wire 1 26 \inst|ALT_INV_PC_stack[8][6]~q\ $end
$var wire 1 36 \inst|ALT_INV_PC_stack[8][5]~q\ $end
$var wire 1 46 \inst|ALT_INV_PC_stack[8][4]~q\ $end
$var wire 1 56 \inst|ALT_INV_PC_stack[8][3]~q\ $end
$var wire 1 66 \inst|ALT_INV_PC_stack[8][2]~q\ $end
$var wire 1 76 \inst|ALT_INV_PC_stack[8][1]~q\ $end
$var wire 1 86 \inst|ALT_INV_PC_stack[8][0]~q\ $end
$var wire 1 96 \inst|ALT_INV_PC_stack[7][10]~q\ $end
$var wire 1 :6 \inst|ALT_INV_PC_stack[7][9]~q\ $end
$var wire 1 ;6 \inst|ALT_INV_PC_stack[7][8]~q\ $end
$var wire 1 <6 \inst|ALT_INV_PC_stack[7][7]~q\ $end
$var wire 1 =6 \inst|ALT_INV_PC_stack[7][6]~q\ $end
$var wire 1 >6 \inst|ALT_INV_PC_stack[7][5]~q\ $end
$var wire 1 ?6 \inst|ALT_INV_PC_stack[7][4]~q\ $end
$var wire 1 @6 \inst|ALT_INV_PC_stack[7][3]~q\ $end
$var wire 1 A6 \inst|ALT_INV_PC_stack[7][2]~q\ $end
$var wire 1 B6 \inst|ALT_INV_PC_stack[7][1]~q\ $end
$var wire 1 C6 \inst|ALT_INV_PC_stack[7][0]~q\ $end
$var wire 1 D6 \inst|ALT_INV_PC_stack[6][10]~q\ $end
$var wire 1 E6 \inst|ALT_INV_PC_stack[6][9]~q\ $end
$var wire 1 F6 \inst|ALT_INV_PC_stack[6][8]~q\ $end
$var wire 1 G6 \inst|ALT_INV_PC_stack[6][7]~q\ $end
$var wire 1 H6 \inst|ALT_INV_PC_stack[6][6]~q\ $end
$var wire 1 I6 \inst|ALT_INV_PC_stack[6][5]~q\ $end
$var wire 1 J6 \inst|ALT_INV_PC_stack[6][4]~q\ $end
$var wire 1 K6 \inst|ALT_INV_PC_stack[6][3]~q\ $end
$var wire 1 L6 \inst|ALT_INV_PC_stack[6][2]~q\ $end
$var wire 1 M6 \inst|ALT_INV_PC_stack[6][1]~q\ $end
$var wire 1 N6 \inst|ALT_INV_PC_stack[6][0]~q\ $end
$var wire 1 O6 \inst|ALT_INV_PC_stack[5][10]~q\ $end
$var wire 1 P6 \inst|ALT_INV_PC_stack[5][9]~q\ $end
$var wire 1 Q6 \inst|ALT_INV_PC_stack[5][8]~q\ $end
$var wire 1 R6 \inst|ALT_INV_PC_stack[5][7]~q\ $end
$var wire 1 S6 \inst|ALT_INV_PC_stack[5][6]~q\ $end
$var wire 1 T6 \inst|ALT_INV_PC_stack[5][5]~q\ $end
$var wire 1 U6 \inst|ALT_INV_PC_stack[5][4]~q\ $end
$var wire 1 V6 \inst|ALT_INV_PC_stack[5][3]~q\ $end
$var wire 1 W6 \inst|ALT_INV_PC_stack[5][2]~q\ $end
$var wire 1 X6 \inst|ALT_INV_PC_stack[5][1]~q\ $end
$var wire 1 Y6 \inst|ALT_INV_PC_stack[5][0]~q\ $end
$var wire 1 Z6 \inst|ALT_INV_PC_stack[4][10]~q\ $end
$var wire 1 [6 \inst|ALT_INV_PC_stack[4][9]~q\ $end
$var wire 1 \6 \inst|ALT_INV_PC_stack[4][8]~q\ $end
$var wire 1 ]6 \inst|ALT_INV_PC_stack[4][7]~q\ $end
$var wire 1 ^6 \inst|ALT_INV_PC_stack[4][6]~q\ $end
$var wire 1 _6 \inst|ALT_INV_PC_stack[4][5]~q\ $end
$var wire 1 `6 \inst|ALT_INV_PC_stack[4][4]~q\ $end
$var wire 1 a6 \inst|ALT_INV_PC_stack[4][3]~q\ $end
$var wire 1 b6 \inst|ALT_INV_PC_stack[4][2]~q\ $end
$var wire 1 c6 \inst|ALT_INV_PC_stack[4][1]~q\ $end
$var wire 1 d6 \inst|ALT_INV_PC_stack[4][0]~q\ $end
$var wire 1 e6 \inst|ALT_INV_PC_stack[3][10]~q\ $end
$var wire 1 f6 \inst|ALT_INV_PC_stack[3][9]~q\ $end
$var wire 1 g6 \inst|ALT_INV_PC_stack[3][8]~q\ $end
$var wire 1 h6 \inst|ALT_INV_PC_stack[3][7]~q\ $end
$var wire 1 i6 \inst|ALT_INV_PC_stack[3][6]~q\ $end
$var wire 1 j6 \inst|ALT_INV_PC_stack[3][5]~q\ $end
$var wire 1 k6 \inst|ALT_INV_PC_stack[3][4]~q\ $end
$var wire 1 l6 \inst|ALT_INV_PC_stack[3][3]~q\ $end
$var wire 1 m6 \inst|ALT_INV_PC_stack[3][2]~q\ $end
$var wire 1 n6 \inst|ALT_INV_PC_stack[3][1]~q\ $end
$var wire 1 o6 \inst|ALT_INV_PC_stack[3][0]~q\ $end
$var wire 1 p6 \inst|ALT_INV_PC_stack[2][10]~q\ $end
$var wire 1 q6 \inst|ALT_INV_PC_stack[2][9]~q\ $end
$var wire 1 r6 \inst|ALT_INV_PC_stack[2][8]~q\ $end
$var wire 1 s6 \inst|ALT_INV_PC_stack[2][7]~q\ $end
$var wire 1 t6 \inst|ALT_INV_PC_stack[2][6]~q\ $end
$var wire 1 u6 \inst|ALT_INV_PC_stack[2][5]~q\ $end
$var wire 1 v6 \inst|ALT_INV_PC_stack[2][4]~q\ $end
$var wire 1 w6 \inst|ALT_INV_PC_stack[2][3]~q\ $end
$var wire 1 x6 \inst|ALT_INV_PC_stack[2][2]~q\ $end
$var wire 1 y6 \inst|ALT_INV_PC_stack[2][1]~q\ $end
$var wire 1 z6 \inst|ALT_INV_PC_stack[2][0]~q\ $end
$var wire 1 {6 \inst5|ALT_INV_count_10Hz\ [18] $end
$var wire 1 |6 \inst5|ALT_INV_count_10Hz\ [17] $end
$var wire 1 }6 \inst5|ALT_INV_count_10Hz\ [16] $end
$var wire 1 ~6 \inst5|ALT_INV_count_10Hz\ [15] $end
$var wire 1 !7 \inst5|ALT_INV_count_10Hz\ [14] $end
$var wire 1 "7 \inst5|ALT_INV_count_10Hz\ [13] $end
$var wire 1 #7 \inst5|ALT_INV_count_10Hz\ [12] $end
$var wire 1 $7 \inst5|ALT_INV_count_10Hz\ [11] $end
$var wire 1 %7 \inst5|ALT_INV_count_10Hz\ [10] $end
$var wire 1 &7 \inst5|ALT_INV_count_10Hz\ [9] $end
$var wire 1 '7 \inst5|ALT_INV_count_10Hz\ [8] $end
$var wire 1 (7 \inst5|ALT_INV_count_10Hz\ [7] $end
$var wire 1 )7 \inst5|ALT_INV_count_10Hz\ [6] $end
$var wire 1 *7 \inst5|ALT_INV_count_10Hz\ [5] $end
$var wire 1 +7 \inst5|ALT_INV_count_10Hz\ [4] $end
$var wire 1 ,7 \inst5|ALT_INV_count_10Hz\ [3] $end
$var wire 1 -7 \inst5|ALT_INV_count_10Hz\ [2] $end
$var wire 1 .7 \inst5|ALT_INV_count_10Hz\ [1] $end
$var wire 1 /7 \inst5|ALT_INV_count_10Hz\ [0] $end
$var wire 1 07 \inst|ALT_INV_PC_stack[1][10]~q\ $end
$var wire 1 17 \inst|ALT_INV_PC_stack[1][9]~q\ $end
$var wire 1 27 \inst|ALT_INV_PC_stack[1][8]~q\ $end
$var wire 1 37 \inst|ALT_INV_PC_stack[1][7]~q\ $end
$var wire 1 47 \inst|ALT_INV_PC_stack[1][6]~q\ $end
$var wire 1 57 \inst|ALT_INV_PC_stack[1][5]~q\ $end
$var wire 1 67 \inst|ALT_INV_PC_stack[1][4]~q\ $end
$var wire 1 77 \inst|ALT_INV_PC_stack[1][3]~q\ $end
$var wire 1 87 \inst|ALT_INV_PC_stack[1][2]~q\ $end
$var wire 1 97 \inst|ALT_INV_PC_stack[1][1]~q\ $end
$var wire 1 :7 \inst|ALT_INV_PC_stack[1][0]~q\ $end
$var wire 1 ;7 \inst|ALT_INV_Add0~41_sumout\ $end
$var wire 1 <7 \inst|ALT_INV_PC_stack[0][10]~q\ $end
$var wire 1 =7 \inst|ALT_INV_Add0~37_sumout\ $end
$var wire 1 >7 \inst|ALT_INV_PC_stack[0][9]~q\ $end
$var wire 1 ?7 \inst|ALT_INV_Add0~33_sumout\ $end
$var wire 1 @7 \inst|ALT_INV_PC_stack[0][8]~q\ $end
$var wire 1 A7 \inst|ALT_INV_Add0~29_sumout\ $end
$var wire 1 B7 \inst|ALT_INV_Add0~25_sumout\ $end
$var wire 1 C7 \inst|ALT_INV_Add0~21_sumout\ $end
$var wire 1 D7 \inst|ALT_INV_PC_stack[0][5]~q\ $end
$var wire 1 E7 \inst|ALT_INV_Add0~17_sumout\ $end
$var wire 1 F7 \inst|ALT_INV_Add0~13_sumout\ $end
$var wire 1 G7 \inst|ALT_INV_PC_stack[0][3]~q\ $end
$var wire 1 H7 \inst|ALT_INV_Add0~9_sumout\ $end
$var wire 1 I7 \inst|ALT_INV_PC_stack[0][2]~q\ $end
$var wire 1 J7 \inst|ALT_INV_Add0~5_sumout\ $end
$var wire 1 K7 \inst|ALT_INV_PC_stack[0][1]~q\ $end
$var wire 1 L7 \inst|ALT_INV_Add0~1_sumout\ $end
$var wire 1 M7 \inst|ALT_INV_PC_stack[0][0]~q\ $end
$var wire 1 N7 \inst|ALT_INV_PC\ [10] $end
$var wire 1 O7 \inst|ALT_INV_PC\ [9] $end
$var wire 1 P7 \inst|ALT_INV_PC\ [8] $end
$var wire 1 Q7 \inst|ALT_INV_PC\ [7] $end
$var wire 1 R7 \inst|ALT_INV_PC\ [6] $end
$var wire 1 S7 \inst|ALT_INV_PC\ [5] $end
$var wire 1 T7 \inst|ALT_INV_PC\ [4] $end
$var wire 1 U7 \inst|ALT_INV_PC\ [3] $end
$var wire 1 V7 \inst|ALT_INV_PC\ [2] $end
$var wire 1 W7 \inst|ALT_INV_PC\ [1] $end
$var wire 1 X7 \inst|ALT_INV_PC\ [0] $end
$var wire 1 Y7 \inst13|ALT_INV_ram_read_addr\ [7] $end
$var wire 1 Z7 \inst13|ALT_INV_ram_read_addr\ [6] $end
$var wire 1 [7 \inst13|ALT_INV_ram_read_addr\ [5] $end
$var wire 1 \7 \inst13|ALT_INV_ram_read_addr\ [4] $end
$var wire 1 ]7 \inst13|ALT_INV_ram_read_addr\ [3] $end
$var wire 1 ^7 \inst13|ALT_INV_ram_read_addr\ [2] $end
$var wire 1 _7 \inst13|ALT_INV_ram_read_addr\ [1] $end
$var wire 1 `7 \inst13|ALT_INV_ram_read_addr\ [0] $end
$var wire 1 a7 \inst13|ALT_INV_ram_write_addr\ [7] $end
$var wire 1 b7 \inst13|ALT_INV_ram_write_addr\ [6] $end
$var wire 1 c7 \inst13|ALT_INV_ram_write_addr\ [5] $end
$var wire 1 d7 \inst13|ALT_INV_ram_write_addr\ [4] $end
$var wire 1 e7 \inst13|ALT_INV_ram_write_addr\ [3] $end
$var wire 1 f7 \inst13|ALT_INV_ram_write_addr\ [2] $end
$var wire 1 g7 \inst13|ALT_INV_ram_write_addr\ [1] $end
$var wire 1 h7 \inst13|ALT_INV_ram_write_addr\ [0] $end
$var wire 1 i7 \inst|ALT_INV_Add1~61_sumout\ $end
$var wire 1 j7 \inst|ALT_INV_Add1~57_sumout\ $end
$var wire 1 k7 \inst|ALT_INV_Add1~53_sumout\ $end
$var wire 1 l7 \inst|ALT_INV_Add1~49_sumout\ $end
$var wire 1 m7 \inst|ALT_INV_Add1~45_sumout\ $end
$var wire 1 n7 \inst|ALT_INV_Add1~41_sumout\ $end
$var wire 1 o7 \inst|ALT_INV_Add1~37_sumout\ $end
$var wire 1 p7 \inst|ALT_INV_Add1~33_sumout\ $end
$var wire 1 q7 \inst|ALT_INV_Add1~29_sumout\ $end
$var wire 1 r7 \inst|ALT_INV_Add1~25_sumout\ $end
$var wire 1 s7 \inst|ALT_INV_Add1~21_sumout\ $end
$var wire 1 t7 \inst|ALT_INV_Add1~17_sumout\ $end
$var wire 1 u7 \inst|ALT_INV_Add1~13_sumout\ $end
$var wire 1 v7 \inst|ALT_INV_Add1~9_sumout\ $end
$var wire 1 w7 \inst|ALT_INV_Add1~5_sumout\ $end
$var wire 1 x7 \inst|altsyncram_component|auto_generated|ALT_INV_q_a\ [15] $end
$var wire 1 y7 \inst|altsyncram_component|auto_generated|ALT_INV_q_a\ [14] $end
$var wire 1 z7 \inst|altsyncram_component|auto_generated|ALT_INV_q_a\ [13] $end
$var wire 1 {7 \inst|altsyncram_component|auto_generated|ALT_INV_q_a\ [12] $end
$var wire 1 |7 \inst|altsyncram_component|auto_generated|ALT_INV_q_a\ [11] $end
$var wire 1 }7 \inst|altsyncram_component|auto_generated|ALT_INV_q_a\ [10] $end
$var wire 1 ~7 \inst|altsyncram_component|auto_generated|ALT_INV_q_a\ [9] $end
$var wire 1 !8 \inst|altsyncram_component|auto_generated|ALT_INV_q_a\ [8] $end
$var wire 1 "8 \inst|altsyncram_component|auto_generated|ALT_INV_q_a\ [7] $end
$var wire 1 #8 \inst|altsyncram_component|auto_generated|ALT_INV_q_a\ [6] $end
$var wire 1 $8 \inst|altsyncram_component|auto_generated|ALT_INV_q_a\ [5] $end
$var wire 1 %8 \inst|altsyncram_component|auto_generated|ALT_INV_q_a\ [4] $end
$var wire 1 &8 \inst|altsyncram_component|auto_generated|ALT_INV_q_a\ [3] $end
$var wire 1 '8 \inst|altsyncram_component|auto_generated|ALT_INV_q_a\ [2] $end
$var wire 1 (8 \inst|altsyncram_component|auto_generated|ALT_INV_q_a\ [1] $end
$var wire 1 )8 \inst|altsyncram_component|auto_generated|ALT_INV_q_a\ [0] $end
$var wire 1 *8 \inst|ALT_INV_Add1~1_sumout\ $end
$var wire 1 +8 \inst13|ALT_INV_pixel_buffer\ [23] $end
$var wire 1 ,8 \inst13|ALT_INV_pixel_buffer\ [22] $end
$var wire 1 -8 \inst13|ALT_INV_pixel_buffer\ [21] $end
$var wire 1 .8 \inst13|ALT_INV_pixel_buffer\ [20] $end
$var wire 1 /8 \inst13|ALT_INV_pixel_buffer\ [19] $end
$var wire 1 08 \inst13|ALT_INV_pixel_buffer\ [18] $end
$var wire 1 18 \inst13|ALT_INV_pixel_buffer\ [17] $end
$var wire 1 28 \inst13|ALT_INV_pixel_buffer\ [16] $end
$var wire 1 38 \inst13|ALT_INV_pixel_buffer\ [15] $end
$var wire 1 48 \inst13|ALT_INV_pixel_buffer\ [14] $end
$var wire 1 58 \inst13|ALT_INV_pixel_buffer\ [13] $end
$var wire 1 68 \inst13|ALT_INV_pixel_buffer\ [12] $end
$var wire 1 78 \inst13|ALT_INV_pixel_buffer\ [11] $end
$var wire 1 88 \inst13|ALT_INV_pixel_buffer\ [10] $end
$var wire 1 98 \inst13|ALT_INV_pixel_buffer\ [9] $end
$var wire 1 :8 \inst13|ALT_INV_pixel_buffer\ [8] $end
$var wire 1 ;8 \inst13|ALT_INV_pixel_buffer\ [7] $end
$var wire 1 <8 \inst13|ALT_INV_pixel_buffer\ [6] $end
$var wire 1 =8 \inst13|ALT_INV_pixel_buffer\ [5] $end
$var wire 1 >8 \inst13|ALT_INV_pixel_buffer\ [4] $end
$var wire 1 ?8 \inst13|ALT_INV_pixel_buffer\ [3] $end
$var wire 1 @8 \inst13|ALT_INV_pixel_buffer\ [2] $end
$var wire 1 A8 \inst13|ALT_INV_pixel_buffer\ [1] $end
$var wire 1 B8 \inst13|ALT_INV_pixel_buffer\ [0] $end
$var wire 1 C8 \inst13|ALT_INV_Add0~37_sumout\ $end
$var wire 1 D8 \inst13|ALT_INV_Add0~33_sumout\ $end
$var wire 1 E8 \inst13|ALT_INV_Add0~29_sumout\ $end
$var wire 1 F8 \inst13|ALT_INV_Add0~25_sumout\ $end
$var wire 1 G8 \inst13|ALT_INV_Add0~21_sumout\ $end
$var wire 1 H8 \inst13|ALT_INV_Add0~17_sumout\ $end
$var wire 1 I8 \inst13|ALT_INV_Add0~13_sumout\ $end
$var wire 1 J8 \inst13|ALT_INV_Add0~9_sumout\ $end
$var wire 1 K8 \inst13|ALT_INV_Add0~5_sumout\ $end
$var wire 1 L8 \inst13|ALT_INV_pixel_count\ [7] $end
$var wire 1 M8 \inst13|ALT_INV_pixel_count\ [6] $end
$var wire 1 N8 \inst13|ALT_INV_pixel_count\ [5] $end
$var wire 1 O8 \inst13|ALT_INV_pixel_count\ [4] $end
$var wire 1 P8 \inst13|ALT_INV_pixel_count\ [3] $end
$var wire 1 Q8 \inst13|ALT_INV_pixel_count\ [2] $end
$var wire 1 R8 \inst13|ALT_INV_pixel_count\ [1] $end
$var wire 1 S8 \inst13|ALT_INV_pixel_count\ [0] $end
$var wire 1 T8 \inst13|ALT_INV_Add0~1_sumout\ $end
$var wire 1 U8 \inst1|pll_main_inst|altera_pll_i|ALT_INV_locked_wire\ [0] $end
$var wire 1 V8 \ALT_INV_SW[9]~input_o\ $end
$var wire 1 W8 \ALT_INV_SW[7]~input_o\ $end
$var wire 1 X8 \ALT_INV_SW[4]~input_o\ $end
$var wire 1 Y8 \ALT_INV_SW[3]~input_o\ $end
$var wire 1 Z8 \ALT_INV_KEY0~input_o\ $end
$var wire 1 [8 \inst4|ALT_INV_IO_COUNT\ [15] $end
$var wire 1 \8 \inst4|ALT_INV_IO_COUNT\ [14] $end
$var wire 1 ]8 \inst4|ALT_INV_IO_COUNT\ [13] $end
$var wire 1 ^8 \inst4|ALT_INV_IO_COUNT\ [12] $end
$var wire 1 _8 \inst4|ALT_INV_IO_COUNT\ [11] $end
$var wire 1 `8 \inst4|ALT_INV_IO_COUNT\ [10] $end
$var wire 1 a8 \inst4|ALT_INV_IO_COUNT\ [9] $end
$var wire 1 b8 \inst4|ALT_INV_IO_COUNT\ [8] $end
$var wire 1 c8 \inst4|ALT_INV_IO_COUNT\ [7] $end
$var wire 1 d8 \inst4|ALT_INV_IO_COUNT\ [6] $end
$var wire 1 e8 \inst4|ALT_INV_IO_COUNT\ [5] $end
$var wire 1 f8 \inst4|ALT_INV_IO_COUNT\ [4] $end
$var wire 1 g8 \inst4|ALT_INV_IO_COUNT\ [3] $end
$var wire 1 h8 \inst4|ALT_INV_IO_COUNT\ [2] $end
$var wire 1 i8 \inst4|ALT_INV_IO_COUNT\ [1] $end
$var wire 1 j8 \inst4|ALT_INV_IO_COUNT\ [0] $end
$var wire 1 k8 \inst13|ALT_INV_bit_count~5_combout\ $end
$var wire 1 l8 \inst13|ALT_INV_ram_read_addr[0]~3_combout\ $end
$var wire 1 m8 \inst13|ALT_INV_blue\ [7] $end
$var wire 1 n8 \inst13|ALT_INV_blue\ [6] $end
$var wire 1 o8 \inst13|ALT_INV_blue\ [5] $end
$var wire 1 p8 \inst13|ALT_INV_blue\ [4] $end
$var wire 1 q8 \inst13|ALT_INV_blue\ [3] $end
$var wire 1 r8 \inst13|ALT_INV_red\ [7] $end
$var wire 1 s8 \inst13|ALT_INV_red\ [6] $end
$var wire 1 t8 \inst13|ALT_INV_red\ [5] $end
$var wire 1 u8 \inst13|ALT_INV_red\ [4] $end
$var wire 1 v8 \inst13|ALT_INV_red\ [3] $end
$var wire 1 w8 \inst13|ALT_INV_red\ [2] $end
$var wire 1 x8 \inst13|ALT_INV_red\ [1] $end
$var wire 1 y8 \inst13|ALT_INV_red\ [0] $end
$var wire 1 z8 \inst|ALT_INV_PC_stack[9][10]~q\ $end
$var wire 1 {8 \inst|ALT_INV_PC_stack[9][9]~q\ $end
$var wire 1 |8 \inst|ALT_INV_PC_stack[9][8]~q\ $end
$var wire 1 }8 \inst|ALT_INV_PC_stack[9][7]~q\ $end
$var wire 1 ~8 \inst|ALT_INV_PC_stack[9][6]~q\ $end
$var wire 1 !9 \inst|ALT_INV_PC_stack[9][5]~q\ $end
$var wire 1 "9 \inst|ALT_INV_PC_stack[9][4]~q\ $end
$var wire 1 #9 \inst|ALT_INV_PC_stack[9][3]~q\ $end
$var wire 1 $9 \inst|ALT_INV_PC_stack[9][2]~q\ $end
$var wire 1 %9 \inst|ALT_INV_PC_stack[9][1]~q\ $end
$var wire 1 &9 \inst|ALT_INV_PC_stack[9][0]~q\ $end
$var wire 1 '9 \inst13|ALT_INV_green\ [7] $end
$var wire 1 (9 \inst13|ALT_INV_green\ [6] $end
$var wire 1 )9 \inst13|ALT_INV_green\ [5] $end
$var wire 1 *9 \inst13|ALT_INV_green\ [4] $end
$var wire 1 +9 \inst13|ALT_INV_green\ [3] $end
$var wire 1 ,9 \inst13|ALT_INV_green\ [2] $end
$var wire 1 -9 \inst5|ALT_INV_LessThan4~3_combout\ $end
$var wire 1 .9 \inst5|ALT_INV_LessThan4~2_combout\ $end
$var wire 1 /9 \inst5|ALT_INV_LessThan4~1_combout\ $end
$var wire 1 09 \inst5|ALT_INV_LessThan4~0_combout\ $end
$var wire 1 19 \inst13|ALT_INV_get_state\ [2] $end
$var wire 1 29 \inst13|ALT_INV_get_state\ [1] $end
$var wire 1 39 \inst13|ALT_INV_get_state\ [0] $end
$var wire 1 49 \inst13|ALT_INV_sstate.state_reset~q\ $end
$var wire 1 59 \inst13|ALT_INV_process_2~0_combout\ $end
$var wire 1 69 \inst3|ALT_INV_Equal9~1_combout\ $end
$var wire 1 79 \inst3|ALT_INV_Equal9~0_combout\ $end
$var wire 1 89 \inst5|ALT_INV_clock_10Hz_int~q\ $end
$var wire 1 99 \inst|ALT_INV_Selector1~0_combout\ $end
$var wire 1 :9 \inst|ALT_INV_Selector2~0_combout\ $end
$var wire 1 ;9 \inst|ALT_INV_Selector3~0_combout\ $end
$var wire 1 <9 \inst|ALT_INV_Selector4~0_combout\ $end
$var wire 1 =9 \inst|ALT_INV_Selector5~0_combout\ $end
$var wire 1 >9 \inst|ALT_INV_Selector6~0_combout\ $end
$var wire 1 ?9 \inst|ALT_INV_Selector7~0_combout\ $end
$var wire 1 @9 \inst|ALT_INV_Selector8~0_combout\ $end
$var wire 1 A9 \inst|ALT_INV_Selector9~0_combout\ $end
$var wire 1 B9 \inst|ALT_INV_Selector10~0_combout\ $end
$var wire 1 C9 \inst|ALT_INV_WideOr2~1_combout\ $end
$var wire 1 D9 \inst|ALT_INV_WideOr2~0_combout\ $end
$var wire 1 E9 \inst|ALT_INV_state.ex_jump~q\ $end
$var wire 1 F9 \inst|ALT_INV_state.ex_call~q\ $end
$var wire 1 G9 \inst|ALT_INV_PC[2]~1_combout\ $end
$var wire 1 H9 \inst|ALT_INV_PC[2]~0_combout\ $end
$var wire 1 I9 \inst|ALT_INV_Equal0~2_combout\ $end
$var wire 1 J9 \inst|ALT_INV_Equal0~1_combout\ $end
$var wire 1 K9 \inst|ALT_INV_Equal0~0_combout\ $end
$var wire 1 L9 \inst|ALT_INV_state.ex_jpos~q\ $end
$var wire 1 M9 \inst|ALT_INV_state.ex_jzero~q\ $end
$var wire 1 N9 \inst|ALT_INV_state.ex_jneg~q\ $end
$var wire 1 O9 \inst|ALT_INV_state.ex_return~q\ $end
$var wire 1 P9 \inst|ALT_INV_Selector11~0_combout\ $end
$var wire 1 Q9 \inst|ALT_INV_state.ex_store2~q\ $end
$var wire 1 R9 \inst13|ALT_INV_ram_read_addr[0]~1_combout\ $end
$var wire 1 S9 \inst13|ALT_INV_ram_read_addr[0]~0_combout\ $end
$var wire 1 T9 \inst13|ALT_INV_Equal4~3_combout\ $end
$var wire 1 U9 \inst13|ALT_INV_reset_count~13_combout\ $end
$var wire 1 V9 \inst13|ALT_INV_Equal4~1_combout\ $end
$var wire 1 W9 \inst13|ALT_INV_Equal4~0_combout\ $end
$var wire 1 X9 \inst13|ALT_INV_ram_write_addr[0]~1_combout\ $end
$var wire 1 Y9 \inst13|ALT_INV_sstate.state_increment~q\ $end
$var wire 1 Z9 \inst13|ALT_INV_wstate.storing~q\ $end
$var wire 1 [9 \inst13|ALT_INV_sstate.state_single~q\ $end
$var wire 1 \9 \inst13|ALT_INV_process_3~4_combout\ $end
$var wire 1 ]9 \inst13|ALT_INV_process_3~3_combout\ $end
$var wire 1 ^9 \inst13|ALT_INV_process_3~2_combout\ $end
$var wire 1 _9 \inst13|ALT_INV_process_3~1_combout\ $end
$var wire 1 `9 \inst13|ALT_INV_wstate.idle~q\ $end
$var wire 1 a9 \inst13|ALT_INV_wstate.setting_all~q\ $end
$var wire 1 b9 \inst|ALT_INV_Add1~83_combout\ $end
$var wire 1 c9 \inst|ALT_INV_Add1~82_combout\ $end
$var wire 1 d9 \inst|ALT_INV_Add1~81_combout\ $end
$var wire 1 e9 \inst|ALT_INV_Add1~80_combout\ $end
$var wire 1 f9 \inst|ALT_INV_Add1~79_combout\ $end
$var wire 1 g9 \inst|ALT_INV_Add1~78_combout\ $end
$var wire 1 h9 \inst|ALT_INV_Add1~77_combout\ $end
$var wire 1 i9 \inst|ALT_INV_Add1~76_combout\ $end
$var wire 1 j9 \inst|ALT_INV_Add1~75_combout\ $end
$var wire 1 k9 \inst|ALT_INV_Add1~74_combout\ $end
$var wire 1 l9 \inst|ALT_INV_Add1~73_combout\ $end
$var wire 1 m9 \inst|ALT_INV_Add1~72_combout\ $end
$var wire 1 n9 \inst|ALT_INV_Add1~71_combout\ $end
$var wire 1 o9 \inst|ALT_INV_Add1~70_combout\ $end
$var wire 1 p9 \inst|ALT_INV_Add1~69_combout\ $end
$var wire 1 q9 \inst4|ALT_INV_process_0~0_combout\ $end
$var wire 1 r9 \inst|ALT_INV_WideOr7~0_combout\ $end
$var wire 1 s9 \inst|ALT_INV_state.ex_istore~q\ $end
$var wire 1 t9 \inst|ALT_INV_state.ex_store~q\ $end
$var wire 1 u9 \inst|ALT_INV_state~41_combout\ $end
$var wire 1 v9 \inst|ALT_INV_WideNor0~combout\ $end
$var wire 1 w9 \inst|ALT_INV_state.ex_iload~q\ $end
$var wire 1 x9 \inst|ALT_INV_state.ex_istore2~q\ $end
$var wire 1 y9 \inst|ALT_INV_MW~q\ $end
$var wire 1 z9 \inst|ALT_INV_Add1~64_combout\ $end
$var wire 1 {9 \inst|ALT_INV_state~37_combout\ $end
$var wire 1 |9 \inst|ALT_INV_Selector30~1_combout\ $end
$var wire 1 }9 \inst|ALT_INV_state~33_combout\ $end
$var wire 1 ~9 \inst13|ALT_INV_ram_we~q\ $end
$var wire 1 !: \ALT_INV_inst12~0_combout\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
xm
xn
xo
xp
xq
xr
xs
xt
xu
xv
1w
0x
0y
0z
0{
0|
0}
1~
0!!
0"!
0#!
0$!
0%!
0&!
1'!
0(!
0)!
0*!
0+!
0,!
0-!
1.!
0/!
00!
01!
02!
03!
04!
15!
06!
07!
08!
09!
0:!
0;!
1<!
0=!
0>!
0?!
0@!
0A!
0B!
0C!
0D!
0E!
0F!
0G!
0H!
0I!
0J!
0K!
0\!
0]!
0^!
0_!
0`!
0q!
0r!
0s!
0t!
0u!
0("
0)"
0*"
0+"
0,"
0="
0>"
0?"
0@"
0A"
0z"
0{"
0|"
0}"
0~"
0!#
0"#
0##
0$#
0%#
0&#
0'#
0(#
0)#
0*#
0+#
0,#
0-#
0.#
0/#
00#
01#
02#
03#
04#
05#
06#
07#
08#
09#
0:#
0;#
0<#
0=#
0>#
0?#
0@#
0A#
0B#
0C#
0|#
0}#
0~#
0!$
0"$
0#$
0$$
0%$
0&$
0'$
0($
0)$
0*$
0+$
0,$
0-$
0.$
0/$
00$
01$
02$
03$
04$
05$
06$
07$
08$
09$
0:$
0;$
0<$
0=$
0>$
0?$
0@$
0A$
0B$
0C$
0D$
0E$
1F$
1G$
1H$
1I$
0J$
0K$
0L$
0M$
zN$
zO$
zP$
zQ$
zR$
zS$
zT$
zU$
xb$
xc$
xd$
xe$
xf$
xg$
xh$
xi$
xj$
0u.
0v.
0w.
0x.
0y.
0z.
0{.
0|.
0}.
0~.
0!/
0"/
0#/
0$/
0%/
0&/
0'/
0(/
0)/
0*/
0+/
0,/
0-/
0./
0//
00/
01/
02/
03/
04/
05/
06/
07/
08/
09/
0:/
0;/
0</
0=/
0>/
0?/
0@/
0A/
0B/
0C/
0D/
0E/
0F/
0G/
0H/
0I/
0J/
0K/
0L/
0M/
0N/
0O/
0P/
0Q/
0R/
0S/
0T/
0U/
0V/
0W/
0X/
0Y/
0Z/
0[/
0\/
0]/
0^/
0_/
0`/
0a/
0b/
0c/
0d/
0e/
0f/
0g/
0h/
0i/
0j/
0k/
0l/
0m/
0n/
0o/
0p/
0q/
0r/
0s/
0t/
0u/
0v/
0w/
0x/
0y/
0z/
0{/
0|/
0}/
0~/
0!0
0"0
0#0
0$0
0%0
0&0
0'0
0(0
0)0
0*0
0+0
0,0
0-0
0.0
0/0
000
010
020
030
040
050
060
070
080
090
0:0
0;0
0<0
0=0
0>0
0?0
0@0
0A0
0B0
0C0
0D0
0E0
0F0
0G0
0H0
0I0
0J0
0K0
0L0
0M0
0N0
0O0
0P0
0Q0
0R0
0S0
0T0
0U0
0V0
0W0
0X0
0Y0
0Z0
0[0
0\0
0]0
0^0
0_0
0`0
0a0
0b0
0c0
0d0
0e0
0f0
0g0
0h0
0i0
0j0
0k0
0l0
0m0
0n0
0o0
0p0
0q0
0r0
0s0
0t0
0u0
0v0
0w0
0x0
0y0
0z0
0{0
0|0
0}0
0~0
0!1
0"1
0#1
0$1
0%1
0&1
0'1
0(1
0)1
0*1
0+1
0,1
0-1
0.1
0/1
001
011
021
031
041
051
061
071
081
091
x:1
x;1
x<1
x=1
x>1
x?1
x@1
0A1
0B1
0C1
0D1
0E1
0F1
0G1
0H1
0I1
0J1
0K1
0L1
0M1
0N1
0O1
0P1
0Q1
0R1
0S1
0T1
0U1
0V1
0W1
0X1
0Y1
0Z1
0[1
0\1
0]1
x^1
x_1
x`1
xa1
xb1
0c1
0d1
0e1
0f1
0g1
0h1
0i1
0j1
0k1
0l1
0m1
0n1
xo1
xp1
xq1
xr1
xs1
xt1
0u1
0v1
0w1
0x1
0y1
0z1
0{1
0|1
0}1
0~1
0!2
0"2
0#2
0$2
0%2
0&2
0'2
0(2
0)2
0*2
0+2
0,2
0-2
0.2
0/2
002
012
022
032
042
052
062
072
082
092
0:2
0;2
0<2
0=2
0>2
0?2
0@2
0A2
0B2
0C2
0D2
0E2
0F2
0G2
0H2
0I2
0J2
0K2
0L2
1o2
1p2
1q2
1r2
1s2
1t2
1u2
1v2
1w2
1x2
1y2
1z2
1{2
1|2
1}2
1~2
1U3
1V3
1W3
1X3
1Y3
1Z3
1[3
1\3
1]3
1^3
1_3
1`3
1a3
1b3
1c3
1d3
1j3
1k3
1l3
1m3
1n3
1o3
1p3
1q3
1r3
1s3
1~3
1!4
1"4
1#4
1$4
1%4
1&4
1'4
1(4
1)4
1*4
1=5
1>5
1?5
1@5
1A5
1C5
1D5
1E5
1F5
1G5
1L5
1M5
1N5
1O5
1P5
1Q5
1R5
1S5
1T5
1U5
1X5
1Y5
1Z5
1[5
1]5
1^5
1_5
1`5
1b5
1c5
1d5
1e5
1g5
1h5
1i5
1j5
1l5
1m5
1n5
1o5
1q5
1r5
1s5
1t5
1u5
1v5
1w5
1x5
1y5
1z5
1{5
1|5
1}5
1~5
1!6
1"6
1#6
1$6
1%6
1&6
1'6
1(6
1)6
1*6
1+6
1,6
1-6
1.6
1{6
1|6
1}6
1~6
1!7
1"7
1#7
1$7
1%7
1&7
1'7
1(7
1)7
1*7
1+7
1,7
1-7
1.7
1/7
1N7
1O7
1P7
1Q7
1R7
1S7
1T7
1U7
1V7
1W7
1X7
1Y7
1Z7
1[7
1\7
1]7
1^7
1_7
1`7
1a7
1b7
1c7
1d7
1e7
1f7
1g7
1h7
1x7
1y7
1z7
1{7
1|7
1}7
1~7
1!8
1"8
1#8
1$8
1%8
1&8
1'8
1(8
1)8
1+8
x,8
x-8
x.8
x/8
x08
x18
x28
x38
x48
x58
x68
x78
x88
x98
x:8
x;8
x<8
x=8
x>8
x?8
x@8
xA8
1B8
1L8
1M8
1N8
1O8
1P8
1Q8
1R8
1S8
1U8
1[8
1\8
1]8
1^8
1_8
1`8
1a8
1b8
1c8
1d8
1e8
1f8
1g8
1h8
1i8
1j8
1m8
1n8
1o8
1p8
1q8
1r8
1s8
1t8
1u8
1v8
xw8
xx8
1y8
1'9
1(9
1)9
1*9
1+9
1,9
119
129
139
0V$
0W$
0X$
xY$
zZ$
z[$
z\$
z]$
z^$
z_$
z`$
za$
1k$
1l$
1m$
1n$
0o$
0p$
0q$
0r$
0a!
0b!
0c!
0d!
0e!
0f!
0g!
0h!
0i!
0j!
0k!
0l!
0m!
0n!
0o!
0p!
0v!
0w!
0x!
0y!
0z!
0{!
0|!
0}!
0~!
0!"
0""
0#"
0$"
0%"
0&"
0'"
0L!
0M!
0N!
0O!
0P!
0Q!
0R!
0S!
0T!
0U!
0V!
0W!
0X!
0Y!
0Z!
0[!
0-"
0."
0/"
00"
01"
02"
03"
04"
05"
06"
07"
08"
09"
0:"
0;"
0<"
0B"
0C"
0D"
0E"
0F"
0G"
0H"
0I"
0J"
0K"
0L"
0M"
0N"
0O"
0P"
0Q"
0R"
0S"
0T"
0U"
0j"
0k"
0l"
0m"
0n"
0o"
0p"
0q"
0V"
0W"
0X"
0Y"
0Z"
0["
0\"
0]"
0^"
0_"
0`"
0a"
0b"
0c"
0d"
0e"
0f"
0g"
0h"
0i"
0r"
0s"
0t"
0u"
0v"
0w"
0x"
0y"
0D#
0E#
0F#
0G#
0H#
0I#
0J#
0K#
0L#
0M#
0N#
0O#
0P#
0Q#
0R#
0S#
0T#
0U#
0V#
0W#
0l#
0m#
0n#
0o#
0p#
0q#
0r#
0s#
0X#
0Y#
0Z#
0[#
0\#
0]#
0^#
0_#
0`#
0a#
0b#
0c#
0d#
0e#
0f#
0g#
0h#
0i#
0j#
0k#
0t#
0u#
0v#
0w#
0x#
0y#
0z#
0{#
1"
0#
0$
0%
0&
0'
0(
1)
0*
0+
0,
0-
0.
0/
10
01
02
03
04
05
06
17
08
09
0:
0;
0<
0=
1>
0?
0@
0A
0B
0C
0D
1E
0F
0G
0H
0I
0J
0K
0M
0N
0O
0P
0Q
0R
0S
0T
0U
xW
xX
xY
xZ
x[
x\
x]
x^
x_
x`
x!
xL
0V
0a
1b
xc
1d
1e
1f
1g
1h
1i
0j
xk
xl
xs$
zt$
xu$
xv$
zw$
zx$
zy$
zz$
z{$
z|$
x}$
z~$
x!%
z"%
x#%
z$%
x%%
z&%
0'%
0(%
0)%
0*%
1+%
1,%
1-%
1.%
0/%
10%
11%
12%
03%
14%
15%
06%
17%
18%
09%
0:%
0;%
0<%
0=%
0>%
0?%
0@%
0A%
0B%
0C%
0D%
0E%
0F%
0G%
0H%
0I%
0J%
0K%
0L%
0M%
0N%
0O%
0P%
0Q%
0R%
0S%
0T%
0U%
1V%
0W%
1X%
0Y%
0Z%
1[%
1\%
0]%
1^%
1_%
0`%
1a%
1b%
0c%
1d%
1e%
0f%
1g%
1h%
0i%
0j%
1k%
0l%
0m%
0n%
0o%
0p%
0q%
0r%
0s%
0t%
0u%
0v%
0w%
0x%
0y%
0z%
0{%
0|%
0}%
0~%
0!&
0"&
0#&
0$&
0%&
0&&
0'&
0(&
0)&
0*&
0+&
0,&
0-&
0.&
0/&
00&
01&
12&
03&
04&
05&
06&
07&
08&
09&
0:&
0;&
0<&
0=&
0>&
0?&
0@&
0A&
1B&
0C&
0D&
1E&
0F&
0G&
0H&
0I&
0J&
0K&
0L&
0M&
0N&
0O&
0P&
0Q&
0R&
0S&
0T&
0U&
0V&
0W&
0X&
1Y&
0Z&
0[&
0\&
1]&
0^&
0_&
0`&
0a&
0b&
0c&
0d&
0e&
0f&
0g&
0h&
0i&
0j&
0k&
0l&
0m&
1n&
0o&
0p&
0q&
0r&
0s&
0t&
0u&
0v&
0w&
0x&
0y&
0z&
0{&
0|&
0}&
0~&
0!'
0"'
0#'
0$'
0%'
0&'
0''
0('
0)'
0*'
0+'
0,'
0-'
0.'
0/'
00'
01'
02'
13'
14'
05'
06'
07'
08'
09'
0:'
0;'
0<'
0='
0>'
0?'
0@'
0A'
0B'
0C'
0D'
0E'
0F'
0G'
0H'
0I'
0J'
0K'
0L'
1M'
0N'
0O'
0P'
0Q'
0R'
0S'
0T'
0U'
0V'
0W'
0X'
0Y'
0Z'
0['
1\'
1]'
0^'
0_'
0`'
0a'
0b'
0c'
0d'
0e'
0f'
0g'
0h'
0i'
0j'
0k'
1l'
1m'
0n'
0o'
0p'
0q'
0r'
0s'
0t'
0u'
0v'
0w'
0x'
0y'
0z'
0{'
0|'
0}'
0~'
0!(
0"(
0#(
1$(
0%(
1&(
0'(
0((
0)(
0*(
0+(
1,(
0-(
0.(
0/(
10(
01(
02(
03(
04(
05(
06(
07(
08(
09(
1:(
0;(
0<(
1=(
0>(
0?(
1@(
0A(
1B(
0C(
1D(
0E(
0F(
1G(
0H(
0I(
0J(
0K(
0L(
0M(
1N(
xO(
xP(
0Q(
0R(
0S(
0T(
1U(
0V(
0W(
0X(
0Y(
0Z(
0[(
0\(
0](
0^(
0_(
0`(
0a(
0b(
0c(
0d(
0e(
0f(
0g(
0h(
0i(
xj(
0k(
1l(
1m(
1n(
0o(
0p(
0q(
0r(
0s(
1t(
0u(
1v(
1w(
xx(
xy(
0z(
0{(
0|(
0}(
0~(
0!)
0")
0#)
1$)
0%)
x&)
0')
0()
0))
0*)
0+)
0,)
0-)
0.)
x/)
x0)
01)
12)
03)
04)
05)
06)
07)
08)
09)
0:)
1;)
0<)
0=)
0>)
0?)
0@)
0A)
xB)
xC)
0D)
0E)
0F)
0G)
0H)
1I)
0J)
0K)
0L)
0M)
1N)
1O)
xP)
0Q)
0R)
0S)
0T)
1U)
0V)
0W)
1X)
1Y)
0Z)
0[)
0\)
0])
0^)
0_)
1`)
0a)
0b)
0c)
0d)
0e)
0f)
0g)
0h)
0i)
0j)
0k)
0l)
0m)
0n)
0o)
0p)
0q)
0r)
0s)
0t)
0u)
0v)
0w)
0x)
0y)
0z)
0{)
0|)
0})
0~)
0!*
0"*
0#*
0$*
0%*
0&*
0'*
0(*
0)*
0**
0+*
0,*
0-*
0.*
0/*
00*
01*
02*
13*
04*
05*
06*
07*
08*
09*
0:*
0;*
0<*
0=*
0>*
0?*
0@*
0A*
0B*
0C*
0D*
0E*
0F*
0G*
0H*
0I*
0J*
0K*
0L*
0M*
0N*
0O*
0P*
0Q*
0R*
0S*
0T*
0U*
0V*
0W*
0X*
0Y*
0Z*
0[*
0\*
0]*
0^*
0_*
0`*
0a*
0b*
0c*
0d*
0e*
0f*
0g*
0h*
0i*
0j*
0k*
0l*
0m*
0n*
0o*
0p*
0q*
0r*
0s*
0t*
0u*
0v*
0w*
0x*
0y*
0z*
0{*
0|*
0}*
0~*
0!+
0"+
0#+
0$+
0%+
0&+
0'+
0(+
0)+
0*+
0++
0,+
0-+
0.+
0/+
00+
01+
02+
03+
04+
05+
06+
07+
08+
09+
0:+
0;+
0<+
0=+
0>+
0?+
0@+
0A+
0B+
0C+
0D+
0E+
0F+
0G+
0H+
0I+
0J+
0K+
0L+
0M+
0N+
0O+
0P+
0Q+
0R+
0S+
0T+
0U+
0V+
0W+
0X+
0Y+
0Z+
0[+
0\+
0]+
0^+
0_+
0`+
0a+
0b+
0c+
0d+
0e+
0f+
0g+
0h+
0i+
0j+
0k+
0l+
0m+
0n+
0o+
0p+
0q+
0r+
0s+
0t+
0u+
0v+
0w+
0x+
0y+
0z+
0{+
0|+
0}+
0~+
0!,
0",
0#,
0$,
0%,
0&,
0',
0(,
0),
0*,
0+,
0,,
0-,
0.,
0/,
10,
01,
02,
03,
04,
05,
06,
07,
08,
09,
0:,
0;,
0<,
0=,
0>,
0?,
0@,
0A,
0B,
0C,
0D,
0E,
0F,
0G,
0H,
0I,
0J,
0K,
0L,
0M,
0N,
1O,
0P,
0Q,
1R,
0S,
0T,
0U,
1V,
0W,
0X,
0Y,
xZ,
0[,
0\,
1],
1^,
0_,
1`,
0a,
0b,
0c,
0d,
1e,
1f,
0g,
xh,
0i,
0j,
0k,
0l,
1m,
0n,
0o,
xp,
0q,
0r,
0s,
0t,
0u,
0v,
0w,
0x,
0y,
0z,
0{,
0|,
0},
0~,
0!-
0"-
0#-
0$-
0%-
0&-
0'-
1(-
0)-
0*-
0+-
0,-
0--
0.-
0/-
00-
01-
02-
13-
04-
05-
16-
17-
08-
09-
0:-
0;-
0<-
0=-
0>-
0?-
0@-
0A-
0B-
0C-
0D-
0E-
0F-
0G-
0H-
0I-
0J-
0K-
1L-
0M-
1N-
1O-
0P-
0Q-
0R-
0S-
0T-
0U-
0V-
0W-
0X-
0Y-
0Z-
0[-
0\-
0]-
0^-
0_-
0`-
0a-
0b-
0c-
0d-
0e-
0f-
0g-
0h-
0i-
0j-
1k-
0l-
0m-
0n-
0o-
0p-
0q-
0r-
0s-
0t-
0u-
0v-
0w-
0x-
0y-
0z-
0{-
0|-
0}-
0~-
0!.
0".
0#.
0$.
0%.
0&.
0'.
0(.
0).
0*.
0+.
0,.
0-.
0..
0/.
00.
01.
02.
03.
04.
05.
06.
07.
08.
09.
0:.
0;.
1<.
0=.
0>.
0?.
0@.
1A.
0B.
0C.
0D.
0E.
0F.
0G.
0H.
0I.
0J.
0K.
0L.
0M.
0N.
0O.
0P.
0Q.
0R.
0S.
0T.
0U.
0V.
0W.
0X.
0Y.
0Z.
0[.
0\.
0].
0^.
0_.
0`.
0a.
0b.
0c.
0d.
0e.
0f.
0g.
0h.
0i.
0j.
0k.
0l.
0m.
0n.
0o.
0p.
0q.
0r.
0s.
0t.
1M2
1N2
1O2
1P2
1Q2
1R2
1S2
1T2
1U2
1V2
1W2
1X2
1Y2
1Z2
1[2
1\2
1]2
1^2
1_2
1`2
1a2
1b2
1c2
1d2
1e2
1f2
1g2
1h2
1i2
1j2
1k2
1l2
1m2
1n2
1!3
1"3
0#3
1$3
1%3
1&3
0'3
0(3
1)3
1*3
0+3
1,3
1-3
1.3
1/3
103
113
123
133
043
153
163
173
183
193
1:3
1;3
1<3
1=3
1>3
1?3
1@3
1A3
1B3
1C3
1D3
1E3
1F3
0G3
1H3
1I3
1J3
1K3
1L3
1M3
1N3
0O3
1P3
1Q3
1R3
1S3
1T3
1e3
1f3
1g3
1h3
1i3
1t3
1u3
1v3
1w3
1x3
1y3
1z3
1{3
1|3
1}3
0+4
0,4
0-4
1.4
0/4
104
114
024
034
144
154
064
074
184
194
0:4
0;4
1<4
1=4
0>4
0?4
0@4
0A4
0B4
1C4
0D4
1E4
0F4
1G4
1H4
1I4
1J4
0K4
1L4
1M4
1N4
1O4
1P4
0Q4
0R4
0S4
1T4
1U4
1V4
1W4
0X4
1Y4
1Z4
1[4
1\4
0]4
0^4
1_4
1`4
1a4
1b4
1c4
0d4
1e4
1f4
1g4
1h4
0i4
0j4
1k4
0l4
1m4
1n4
1o4
1p4
1q4
1r4
1s4
1t4
0u4
0v4
1w4
0x4
1y4
1z4
1{4
1|4
1}4
1~4
1!5
0"5
0#5
1$5
1%5
1&5
1'5
1(5
1)5
1*5
1+5
1,5
1-5
1.5
1/5
105
115
125
135
145
055
165
175
085
195
0:5
1;5
1<5
1B5
1H5
1I5
1J5
1K5
1V5
1W5
1\5
1a5
1f5
1k5
1p5
1/6
106
116
126
136
146
156
166
176
186
196
1:6
1;6
1<6
1=6
1>6
1?6
1@6
1A6
1B6
1C6
1D6
1E6
1F6
1G6
1H6
1I6
1J6
1K6
1L6
1M6
1N6
1O6
1P6
1Q6
1R6
1S6
1T6
1U6
1V6
1W6
1X6
1Y6
1Z6
1[6
1\6
1]6
1^6
1_6
1`6
1a6
1b6
1c6
1d6
1e6
1f6
1g6
1h6
1i6
1j6
1k6
1l6
1m6
1n6
1o6
1p6
1q6
1r6
1s6
1t6
1u6
1v6
1w6
1x6
1y6
1z6
107
117
127
137
147
157
167
177
187
197
1:7
1;7
1<7
1=7
1>7
1?7
1@7
1A7
1B7
1C7
1D7
1E7
1F7
1G7
1H7
1I7
1J7
1K7
0L7
1M7
1i7
1j7
1k7
1l7
1m7
1n7
1o7
1p7
1q7
1r7
1s7
1t7
1u7
1v7
1w7
1*8
0C8
1D8
0E8
0F8
0G8
0H8
0I8
0J8
0K8
1T8
xV8
xW8
xX8
xY8
xZ8
1k8
1l8
1z8
1{8
1|8
1}8
1~8
1!9
1"9
1#9
1$9
1%9
1&9
1-9
0.9
1/9
109
149
159
169
079
189
199
1:9
1;9
1<9
1=9
1>9
1?9
1@9
1A9
1B9
1C9
0D9
1E9
1F9
1G9
1H9
0I9
0J9
0K9
1L9
1M9
1N9
1O9
1P9
1Q9
1R9
1S9
1T9
1U9
0V9
1W9
0X9
1Y9
1Z9
1[9
1\9
1]9
1^9
1_9
1`9
1a9
1b9
1c9
1d9
1e9
1f9
1g9
1h9
1i9
1j9
1k9
1l9
1m9
1n9
1o9
1p9
0q9
0r9
1s9
1t9
1u9
0v9
1w9
1x9
1y9
1z9
1{9
1|9
1}9
1~9
1!:
$end
