digraph "0_qemu_30663fd26c0307e414622c7a8607fbc04f92ec14@pointer" {
"1011236" [label="(Call,tcg_gen_qemu_ld_i32(cpu_tmp2_i32, cpu_A0, s->mem_index, MO_LEUL))"];
"1011243" [label="(Call,gen_helper_ldmxcsr(cpu_env, cpu_tmp2_i32))"];
"1011244" [label="(Identifier,cpu_env)"];
"1011840" [label="(MethodReturn,static target_ulong)"];
"1011236" [label="(Call,tcg_gen_qemu_ld_i32(cpu_tmp2_i32, cpu_A0, s->mem_index, MO_LEUL))"];
"1011114" [label="(Block,)"];
"1011246" [label="(ControlStructure,break;)"];
"1011243" [label="(Call,gen_helper_ldmxcsr(cpu_env, cpu_tmp2_i32))"];
"1011242" [label="(Identifier,MO_LEUL)"];
"1011238" [label="(Identifier,cpu_A0)"];
"1011245" [label="(Identifier,cpu_tmp2_i32)"];
"1011237" [label="(Identifier,cpu_tmp2_i32)"];
"1011239" [label="(Call,s->mem_index)"];
"1011236" -> "1011114"  [label="AST: "];
"1011236" -> "1011242"  [label="CFG: "];
"1011237" -> "1011236"  [label="AST: "];
"1011238" -> "1011236"  [label="AST: "];
"1011239" -> "1011236"  [label="AST: "];
"1011242" -> "1011236"  [label="AST: "];
"1011244" -> "1011236"  [label="CFG: "];
"1011236" -> "1011840"  [label="DDG: MO_LEUL"];
"1011236" -> "1011840"  [label="DDG: tcg_gen_qemu_ld_i32(cpu_tmp2_i32, cpu_A0, s->mem_index, MO_LEUL)"];
"1011236" -> "1011840"  [label="DDG: s->mem_index"];
"1011236" -> "1011840"  [label="DDG: cpu_A0"];
"1011236" -> "1011243"  [label="DDG: cpu_tmp2_i32"];
"1011243" -> "1011114"  [label="AST: "];
"1011243" -> "1011245"  [label="CFG: "];
"1011244" -> "1011243"  [label="AST: "];
"1011245" -> "1011243"  [label="AST: "];
"1011246" -> "1011243"  [label="CFG: "];
"1011243" -> "1011840"  [label="DDG: cpu_tmp2_i32"];
"1011243" -> "1011840"  [label="DDG: gen_helper_ldmxcsr(cpu_env, cpu_tmp2_i32)"];
"1011243" -> "1011840"  [label="DDG: cpu_env"];
}
