{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1619212346016 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1619212346016 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 23 16:12:25 2021 " "Processing started: Fri Apr 23 16:12:25 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1619212346016 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1619212346016 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LabTen -c LabTen " "Command: quartus_map --read_settings_files=on --write_settings_files=off LabTen -c LabTen" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1619212346016 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1619212346760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id.v 1 1 " "Found 1 design units, including 1 entities, in source file id.v" { { "Info" "ISGN_ENTITY_NAME" "1 Instruction_Decoder " "Found entity 1: Instruction_Decoder" {  } { { "ID.v" "" { Text "C:/Users/justu/Desktop/Spring 2021/CSE 2441/Lab10/ID.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1619212346871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1619212346871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "labten.v 1 1 " "Found 1 design units, including 1 entities, in source file labten.v" { { "Info" "ISGN_ENTITY_NAME" "1 LabTen " "Found entity 1: LabTen" {  } { { "LabTen.v" "" { Text "C:/Users/justu/Desktop/Spring 2021/CSE 2441/Lab10/LabTen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1619212346871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1619212346871 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LabTen " "Elaborating entity \"LabTen\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1619212346934 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "LabTen.v(5) " "Verilog HDL Case Statement warning at LabTen.v(5): incomplete case statement has no default case item" {  } { { "LabTen.v" "" { Text "C:/Users/justu/Desktop/Spring 2021/CSE 2441/Lab10/LabTen.v" 5 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1619212346949 "|LabTen"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "LDA LabTen.v(4) " "Verilog HDL Always Construct warning at LabTen.v(4): inferring latch(es) for variable \"LDA\", which holds its previous value in one or more paths through the always construct" {  } { { "LabTen.v" "" { Text "C:/Users/justu/Desktop/Spring 2021/CSE 2441/Lab10/LabTen.v" 4 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1619212346949 "|LabTen"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "STA LabTen.v(4) " "Verilog HDL Always Construct warning at LabTen.v(4): inferring latch(es) for variable \"STA\", which holds its previous value in one or more paths through the always construct" {  } { { "LabTen.v" "" { Text "C:/Users/justu/Desktop/Spring 2021/CSE 2441/Lab10/LabTen.v" 4 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1619212346949 "|LabTen"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ADD LabTen.v(4) " "Verilog HDL Always Construct warning at LabTen.v(4): inferring latch(es) for variable \"ADD\", which holds its previous value in one or more paths through the always construct" {  } { { "LabTen.v" "" { Text "C:/Users/justu/Desktop/Spring 2021/CSE 2441/Lab10/LabTen.v" 4 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1619212346949 "|LabTen"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "SUB LabTen.v(4) " "Verilog HDL Always Construct warning at LabTen.v(4): inferring latch(es) for variable \"SUB\", which holds its previous value in one or more paths through the always construct" {  } { { "LabTen.v" "" { Text "C:/Users/justu/Desktop/Spring 2021/CSE 2441/Lab10/LabTen.v" 4 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1619212346949 "|LabTen"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "XOR LabTen.v(4) " "Verilog HDL Always Construct warning at LabTen.v(4): inferring latch(es) for variable \"XOR\", which holds its previous value in one or more paths through the always construct" {  } { { "LabTen.v" "" { Text "C:/Users/justu/Desktop/Spring 2021/CSE 2441/Lab10/LabTen.v" 4 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1619212346949 "|LabTen"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "INC LabTen.v(4) " "Verilog HDL Always Construct warning at LabTen.v(4): inferring latch(es) for variable \"INC\", which holds its previous value in one or more paths through the always construct" {  } { { "LabTen.v" "" { Text "C:/Users/justu/Desktop/Spring 2021/CSE 2441/Lab10/LabTen.v" 4 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1619212346949 "|LabTen"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "CLR LabTen.v(4) " "Verilog HDL Always Construct warning at LabTen.v(4): inferring latch(es) for variable \"CLR\", which holds its previous value in one or more paths through the always construct" {  } { { "LabTen.v" "" { Text "C:/Users/justu/Desktop/Spring 2021/CSE 2441/Lab10/LabTen.v" 4 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1619212346949 "|LabTen"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "JMP LabTen.v(4) " "Verilog HDL Always Construct warning at LabTen.v(4): inferring latch(es) for variable \"JMP\", which holds its previous value in one or more paths through the always construct" {  } { { "LabTen.v" "" { Text "C:/Users/justu/Desktop/Spring 2021/CSE 2441/Lab10/LabTen.v" 4 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1619212346949 "|LabTen"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "JPZ LabTen.v(4) " "Verilog HDL Always Construct warning at LabTen.v(4): inferring latch(es) for variable \"JPZ\", which holds its previous value in one or more paths through the always construct" {  } { { "LabTen.v" "" { Text "C:/Users/justu/Desktop/Spring 2021/CSE 2441/Lab10/LabTen.v" 4 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1619212346949 "|LabTen"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "JPN LabTen.v(4) " "Verilog HDL Always Construct warning at LabTen.v(4): inferring latch(es) for variable \"JPN\", which holds its previous value in one or more paths through the always construct" {  } { { "LabTen.v" "" { Text "C:/Users/justu/Desktop/Spring 2021/CSE 2441/Lab10/LabTen.v" 4 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1619212346949 "|LabTen"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HLT LabTen.v(4) " "Verilog HDL Always Construct warning at LabTen.v(4): inferring latch(es) for variable \"HLT\", which holds its previous value in one or more paths through the always construct" {  } { { "LabTen.v" "" { Text "C:/Users/justu/Desktop/Spring 2021/CSE 2441/Lab10/LabTen.v" 4 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1619212346949 "|LabTen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HLT LabTen.v(4) " "Inferred latch for \"HLT\" at LabTen.v(4)" {  } { { "LabTen.v" "" { Text "C:/Users/justu/Desktop/Spring 2021/CSE 2441/Lab10/LabTen.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1619212346949 "|LabTen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "JPN LabTen.v(4) " "Inferred latch for \"JPN\" at LabTen.v(4)" {  } { { "LabTen.v" "" { Text "C:/Users/justu/Desktop/Spring 2021/CSE 2441/Lab10/LabTen.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1619212346949 "|LabTen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "JPZ LabTen.v(4) " "Inferred latch for \"JPZ\" at LabTen.v(4)" {  } { { "LabTen.v" "" { Text "C:/Users/justu/Desktop/Spring 2021/CSE 2441/Lab10/LabTen.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1619212346949 "|LabTen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "JMP LabTen.v(4) " "Inferred latch for \"JMP\" at LabTen.v(4)" {  } { { "LabTen.v" "" { Text "C:/Users/justu/Desktop/Spring 2021/CSE 2441/Lab10/LabTen.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1619212346949 "|LabTen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CLR LabTen.v(4) " "Inferred latch for \"CLR\" at LabTen.v(4)" {  } { { "LabTen.v" "" { Text "C:/Users/justu/Desktop/Spring 2021/CSE 2441/Lab10/LabTen.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1619212346949 "|LabTen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INC LabTen.v(4) " "Inferred latch for \"INC\" at LabTen.v(4)" {  } { { "LabTen.v" "" { Text "C:/Users/justu/Desktop/Spring 2021/CSE 2441/Lab10/LabTen.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1619212346949 "|LabTen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "XOR LabTen.v(4) " "Inferred latch for \"XOR\" at LabTen.v(4)" {  } { { "LabTen.v" "" { Text "C:/Users/justu/Desktop/Spring 2021/CSE 2441/Lab10/LabTen.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1619212346949 "|LabTen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SUB LabTen.v(4) " "Inferred latch for \"SUB\" at LabTen.v(4)" {  } { { "LabTen.v" "" { Text "C:/Users/justu/Desktop/Spring 2021/CSE 2441/Lab10/LabTen.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1619212346949 "|LabTen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADD LabTen.v(4) " "Inferred latch for \"ADD\" at LabTen.v(4)" {  } { { "LabTen.v" "" { Text "C:/Users/justu/Desktop/Spring 2021/CSE 2441/Lab10/LabTen.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1619212346949 "|LabTen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "STA LabTen.v(4) " "Inferred latch for \"STA\" at LabTen.v(4)" {  } { { "LabTen.v" "" { Text "C:/Users/justu/Desktop/Spring 2021/CSE 2441/Lab10/LabTen.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1619212346949 "|LabTen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LDA LabTen.v(4) " "Inferred latch for \"LDA\" at LabTen.v(4)" {  } { { "LabTen.v" "" { Text "C:/Users/justu/Desktop/Spring 2021/CSE 2441/Lab10/LabTen.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1619212346949 "|LabTen"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LDA\$latch " "Latch LDA\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA d " "Ports D and ENA on the latch are fed by the same signal d" {  } { { "LabTen.v" "" { Text "C:/Users/justu/Desktop/Spring 2021/CSE 2441/Lab10/LabTen.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1619212347435 ""}  } { { "LabTen.v" "" { Text "C:/Users/justu/Desktop/Spring 2021/CSE 2441/Lab10/LabTen.v" 4 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1619212347435 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "STA\$latch " "Latch STA\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA d " "Ports D and ENA on the latch are fed by the same signal d" {  } { { "LabTen.v" "" { Text "C:/Users/justu/Desktop/Spring 2021/CSE 2441/Lab10/LabTen.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1619212347435 ""}  } { { "LabTen.v" "" { Text "C:/Users/justu/Desktop/Spring 2021/CSE 2441/Lab10/LabTen.v" 4 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1619212347435 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ADD\$latch " "Latch ADD\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA d " "Ports D and ENA on the latch are fed by the same signal d" {  } { { "LabTen.v" "" { Text "C:/Users/justu/Desktop/Spring 2021/CSE 2441/Lab10/LabTen.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1619212347435 ""}  } { { "LabTen.v" "" { Text "C:/Users/justu/Desktop/Spring 2021/CSE 2441/Lab10/LabTen.v" 4 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1619212347435 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SUB\$latch " "Latch SUB\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA d " "Ports D and ENA on the latch are fed by the same signal d" {  } { { "LabTen.v" "" { Text "C:/Users/justu/Desktop/Spring 2021/CSE 2441/Lab10/LabTen.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1619212347435 ""}  } { { "LabTen.v" "" { Text "C:/Users/justu/Desktop/Spring 2021/CSE 2441/Lab10/LabTen.v" 4 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1619212347435 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "XOR\$latch " "Latch XOR\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA d " "Ports D and ENA on the latch are fed by the same signal d" {  } { { "LabTen.v" "" { Text "C:/Users/justu/Desktop/Spring 2021/CSE 2441/Lab10/LabTen.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1619212347435 ""}  } { { "LabTen.v" "" { Text "C:/Users/justu/Desktop/Spring 2021/CSE 2441/Lab10/LabTen.v" 4 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1619212347435 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "INC\$latch " "Latch INC\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA d " "Ports D and ENA on the latch are fed by the same signal d" {  } { { "LabTen.v" "" { Text "C:/Users/justu/Desktop/Spring 2021/CSE 2441/Lab10/LabTen.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1619212347435 ""}  } { { "LabTen.v" "" { Text "C:/Users/justu/Desktop/Spring 2021/CSE 2441/Lab10/LabTen.v" 4 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1619212347435 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CLR\$latch " "Latch CLR\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA d " "Ports D and ENA on the latch are fed by the same signal d" {  } { { "LabTen.v" "" { Text "C:/Users/justu/Desktop/Spring 2021/CSE 2441/Lab10/LabTen.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1619212347435 ""}  } { { "LabTen.v" "" { Text "C:/Users/justu/Desktop/Spring 2021/CSE 2441/Lab10/LabTen.v" 4 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1619212347435 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "JMP\$latch " "Latch JMP\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA d " "Ports D and ENA on the latch are fed by the same signal d" {  } { { "LabTen.v" "" { Text "C:/Users/justu/Desktop/Spring 2021/CSE 2441/Lab10/LabTen.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1619212347435 ""}  } { { "LabTen.v" "" { Text "C:/Users/justu/Desktop/Spring 2021/CSE 2441/Lab10/LabTen.v" 4 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1619212347435 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "JPZ\$latch " "Latch JPZ\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA d " "Ports D and ENA on the latch are fed by the same signal d" {  } { { "LabTen.v" "" { Text "C:/Users/justu/Desktop/Spring 2021/CSE 2441/Lab10/LabTen.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1619212347435 ""}  } { { "LabTen.v" "" { Text "C:/Users/justu/Desktop/Spring 2021/CSE 2441/Lab10/LabTen.v" 4 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1619212347435 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "JPN\$latch " "Latch JPN\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA d " "Ports D and ENA on the latch are fed by the same signal d" {  } { { "LabTen.v" "" { Text "C:/Users/justu/Desktop/Spring 2021/CSE 2441/Lab10/LabTen.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1619212347435 ""}  } { { "LabTen.v" "" { Text "C:/Users/justu/Desktop/Spring 2021/CSE 2441/Lab10/LabTen.v" 4 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1619212347435 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HLT\$latch " "Latch HLT\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA d " "Ports D and ENA on the latch are fed by the same signal d" {  } { { "LabTen.v" "" { Text "C:/Users/justu/Desktop/Spring 2021/CSE 2441/Lab10/LabTen.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1619212347435 ""}  } { { "LabTen.v" "" { Text "C:/Users/justu/Desktop/Spring 2021/CSE 2441/Lab10/LabTen.v" 4 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1619212347435 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1619212347720 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1619212347720 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "38 " "Implemented 38 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1619212347811 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1619212347811 ""} { "Info" "ICUT_CUT_TM_LCELLS" "23 " "Implemented 23 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1619212347811 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1619212347811 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 35 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 35 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4598 " "Peak virtual memory: 4598 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1619212347851 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 23 16:12:27 2021 " "Processing ended: Fri Apr 23 16:12:27 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1619212347851 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1619212347851 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1619212347851 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1619212347851 ""}
