src/cpucore/InstructionWriteback.d src/cpucore/InstructionWriteback.o: \
 ../src/cpucore/InstructionWriteback.cpp \
 /home/cyborg9/riscvsim/include/cpucore/InstructionWriteback.h \
 /home/cyborg9/riscvsim/include/cpucore/Signals.h \
 /home/cyborg9/riscvsim/include/instruction/IInstructions.h \
 /home/cyborg9/riscvsim/include/instruction/0_Instructions.h \
 /home/cyborg9/riscvsim/include/cpucore/cputypes.h \
 /home/cyborg9/riscvsim/include/instruction/InstructionSignals.h \
 /home/cyborg9/riscvsim/include/cpucore/Memory.h

/home/cyborg9/riscvsim/include/cpucore/InstructionWriteback.h:

/home/cyborg9/riscvsim/include/cpucore/Signals.h:

/home/cyborg9/riscvsim/include/instruction/IInstructions.h:

/home/cyborg9/riscvsim/include/instruction/0_Instructions.h:

/home/cyborg9/riscvsim/include/cpucore/cputypes.h:

/home/cyborg9/riscvsim/include/instruction/InstructionSignals.h:

/home/cyborg9/riscvsim/include/cpucore/Memory.h:
