###############################################################
#  Generated by:      Cadence Encounter 14.14-s028_1
#  OS:                Linux x86_64(Host ID tlab-01.ece.northwestern.edu)
#  Generated on:      Tue May 30 11:54:29 2017
#  Design:            alu_conv
#  Command:           optDesign -preCTS -numPaths 200
###############################################################
Path 1: MET Setup Check with Pin C_int_reg[15]/CK 
Endpoint:   C_int_reg[15]/D (v) checked with  leading edge of 'clk'
Beginpoint: C_int_reg[0]/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
- Setup                         0.041
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.909
- Arrival Time                  0.806
= Slack Time                    0.102
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |       Net       |   Cell    | Delay | Arrival | Required | 
     |                         |       |                 |           |       |  Time   |   Time   | 
     |-------------------------+-------+-----------------+-----------+-------+---------+----------| 
     | clk                     |   ^   | clk             |           |       |   0.000 |    0.102 | 
     | C_int_reg[0]/CK         |   ^   | clk             | DFFR_X1   | 0.000 |   0.000 |    0.102 | 
     | C_int_reg[0]/Q          |   ^   | C_int[0]        | DFFR_X1   | 0.120 |   0.120 |    0.222 | 
     | add_33_48/g1194/A       |   ^   | C_int[0]        | HA_X1     | 0.000 |   0.120 |    0.223 | 
     | add_33_48/g1194/CO      |   ^   | add_33_48/n_55  | HA_X1     | 0.049 |   0.169 |    0.271 | 
     | add_33_48/g1250/CI      |   ^   | add_33_48/n_55  | FA_X1     | 0.000 |   0.169 |    0.271 | 
     | add_33_48/g1250/CO      |   ^   | add_33_48/n_137 | FA_X1     | 0.047 |   0.216 |    0.318 | 
     | add_33_48/g3/A          |   ^   | add_33_48/n_137 | INV_X1    | 0.000 |   0.216 |    0.318 | 
     | add_33_48/g3/ZN         |   v   | add_33_48/n_138 | INV_X1    | 0.012 |   0.228 |    0.330 | 
     | add_33_48/g1266/A1      |   v   | add_33_48/n_138 | NOR2_X1   | 0.000 |   0.228 |    0.331 | 
     | add_33_48/g1266/ZN      |   ^   | add_33_48/n_153 | NOR2_X1   | 0.024 |   0.252 |    0.354 | 
     | add_33_48/FE_RC_13_0/A1 |   ^   | add_33_48/n_153 | NOR2_X1   | 0.000 |   0.252 |    0.354 | 
     | add_33_48/FE_RC_13_0/ZN |   v   | add_33_48/n_154 | NOR2_X1   | 0.015 |   0.267 |    0.369 | 
     | add_33_48/g1264/A1      |   v   | add_33_48/n_154 | NOR2_X1   | 0.000 |   0.267 |    0.369 | 
     | add_33_48/g1264/ZN      |   ^   | add_33_48/n_151 | NOR2_X1   | 0.033 |   0.300 |    0.402 | 
     | add_33_48/FE_RC_4_0/A1  |   ^   | add_33_48/n_151 | NOR2_X2   | 0.000 |   0.300 |    0.402 | 
     | add_33_48/FE_RC_4_0/ZN  |   v   | add_33_48/n_152 | NOR2_X2   | 0.013 |   0.313 |    0.415 | 
     | add_33_48/g1262/A1      |   v   | add_33_48/n_152 | NOR2_X1   | 0.000 |   0.313 |    0.415 | 
     | add_33_48/g1262/ZN      |   ^   | add_33_48/n_149 | NOR2_X1   | 0.033 |   0.346 |    0.448 | 
     | add_33_48/FE_RC_9_0/A1  |   ^   | add_33_48/n_149 | NOR2_X2   | 0.000 |   0.346 |    0.448 | 
     | add_33_48/FE_RC_9_0/ZN  |   v   | add_33_48/n_150 | NOR2_X2   | 0.013 |   0.358 |    0.461 | 
     | add_33_48/g1260/A1      |   v   | add_33_48/n_150 | NOR2_X1   | 0.000 |   0.359 |    0.461 | 
     | add_33_48/g1260/ZN      |   ^   | add_33_48/n_147 | NOR2_X1   | 0.034 |   0.393 |    0.495 | 
     | add_33_48/FE_RC_0_0/A1  |   ^   | add_33_48/n_147 | NOR2_X2   | 0.000 |   0.393 |    0.495 | 
     | add_33_48/FE_RC_0_0/ZN  |   v   | add_33_48/n_148 | NOR2_X2   | 0.014 |   0.407 |    0.509 | 
     | add_33_48/g1170/B1      |   v   | add_33_48/n_148 | OAI21_X2  | 0.000 |   0.407 |    0.510 | 
     | add_33_48/g1170/ZN      |   ^   | add_33_48/n_79  | OAI21_X2  | 0.030 |   0.438 |    0.540 | 
     | add_33_48/g1167/A1      |   ^   | add_33_48/n_79  | NAND2_X1  | 0.000 |   0.438 |    0.540 | 
     | add_33_48/g1167/ZN      |   v   | add_33_48/n_81  | NAND2_X1  | 0.020 |   0.458 |    0.560 | 
     | add_33_48/g1165/A1      |   v   | add_33_48/n_81  | NAND2_X2  | 0.000 |   0.458 |    0.561 | 
     | add_33_48/g1165/ZN      |   ^   | add_33_48/n_82  | NAND2_X2  | 0.019 |   0.477 |    0.580 | 
     | add_33_48/g1161/A1      |   ^   | add_33_48/n_82  | NAND3_X1  | 0.000 |   0.477 |    0.580 | 
     | add_33_48/g1161/ZN      |   v   | add_33_48/n_85  | NAND3_X1  | 0.028 |   0.506 |    0.608 | 
     | add_33_48/g1157/B1      |   v   | add_33_48/n_85  | OAI21_X2  | 0.000 |   0.506 |    0.608 | 
     | add_33_48/g1157/ZN      |   ^   | add_33_48/n_89  | OAI21_X2  | 0.034 |   0.539 |    0.642 | 
     | add_33_48/g1153/A1      |   ^   | add_33_48/n_89  | NAND2_X1  | 0.000 |   0.539 |    0.642 | 
     | add_33_48/g1153/ZN      |   v   | add_33_48/n_92  | NAND2_X1  | 0.016 |   0.556 |    0.658 | 
     | add_33_48/g1151/A1      |   v   | add_33_48/n_92  | NAND2_X1  | 0.000 |   0.556 |    0.658 | 
     | add_33_48/g1151/ZN      |   ^   | add_33_48/n_93  | NAND2_X1  | 0.022 |   0.577 |    0.680 | 
     | add_33_48/g1147/A1      |   ^   | add_33_48/n_93  | NAND2_X1  | 0.000 |   0.577 |    0.680 | 
     | add_33_48/g1147/ZN      |   v   | add_33_48/n_95  | NAND2_X1  | 0.014 |   0.592 |    0.694 | 
     | add_33_48/g1145/A1      |   v   | add_33_48/n_95  | NAND2_X1  | 0.000 |   0.592 |    0.694 | 
     | add_33_48/g1145/ZN      |   ^   | add_33_48/n_96  | NAND2_X1  | 0.021 |   0.613 |    0.715 | 
     | add_33_48/g1142/A1      |   ^   | add_33_48/n_96  | NAND2_X1  | 0.000 |   0.613 |    0.715 | 
     | add_33_48/g1142/ZN      |   v   | add_33_48/n_97  | NAND2_X1  | 0.015 |   0.628 |    0.730 | 
     | add_33_48/g1140/A1      |   v   | add_33_48/n_97  | NAND2_X1  | 0.000 |   0.628 |    0.730 | 
     | add_33_48/g1140/ZN      |   ^   | add_33_48/n_98  | NAND2_X1  | 0.018 |   0.645 |    0.748 | 
     | add_33_48/g1138/CI      |   ^   | add_33_48/n_98  | FA_X1     | 0.000 |   0.646 |    0.748 | 
     | add_33_48/g1138/S       |   v   | n_82            | FA_X1     | 0.094 |   0.739 |    0.842 | 
     | FE_RC_15_0/A1           |   v   | n_82            | AOI222_X1 | 0.000 |   0.739 |    0.842 | 
     | FE_RC_15_0/ZN           |   ^   | n_32            | AOI222_X1 | 0.058 |   0.797 |    0.900 | 
     | g722/A                  |   ^   | n_32            | INV_X1    | 0.000 |   0.797 |    0.900 | 
     | g722/ZN                 |   v   | n_40            | INV_X1    | 0.009 |   0.806 |    0.909 | 
     | C_int_reg[15]/D         |   v   | n_40            | DFFR_X1   | 0.000 |   0.806 |    0.909 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |       Pin        |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |                  |       |       |         |       |  Time   |   Time   | 
     |------------------+-------+-------+---------+-------+---------+----------| 
     | clk              |   ^   | clk   |         |       |   0.000 |   -0.102 | 
     | C_int_reg[15]/CK |   ^   | clk   | DFFR_X1 | 0.000 |   0.000 |   -0.102 | 
     +-------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin C_int_reg[17]/CK 
Endpoint:   C_int_reg[17]/D (v) checked with  leading edge of 'clk'
Beginpoint: C_int_reg[0]/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
- Setup                         0.040
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.910
- Arrival Time                  0.803
= Slack Time                    0.107
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |       Net       |   Cell   | Delay | Arrival | Required | 
     |                         |       |                 |          |       |  Time   |   Time   | 
     |-------------------------+-------+-----------------+----------+-------+---------+----------| 
     | clk                     |   ^   | clk             |          |       |   0.000 |    0.107 | 
     | C_int_reg[0]/CK         |   ^   | clk             | DFFR_X1  | 0.000 |   0.000 |    0.107 | 
     | C_int_reg[0]/Q          |   ^   | C_int[0]        | DFFR_X1  | 0.120 |   0.120 |    0.227 | 
     | add_33_48/g1194/A       |   ^   | C_int[0]        | HA_X1    | 0.000 |   0.120 |    0.227 | 
     | add_33_48/g1194/CO      |   ^   | add_33_48/n_55  | HA_X1    | 0.049 |   0.169 |    0.276 | 
     | add_33_48/g1250/CI      |   ^   | add_33_48/n_55  | FA_X1    | 0.000 |   0.169 |    0.276 | 
     | add_33_48/g1250/CO      |   ^   | add_33_48/n_137 | FA_X1    | 0.047 |   0.216 |    0.323 | 
     | add_33_48/g3/A          |   ^   | add_33_48/n_137 | INV_X1   | 0.000 |   0.216 |    0.323 | 
     | add_33_48/g3/ZN         |   v   | add_33_48/n_138 | INV_X1   | 0.012 |   0.228 |    0.335 | 
     | add_33_48/g1266/A1      |   v   | add_33_48/n_138 | NOR2_X1  | 0.000 |   0.228 |    0.335 | 
     | add_33_48/g1266/ZN      |   ^   | add_33_48/n_153 | NOR2_X1  | 0.024 |   0.252 |    0.359 | 
     | add_33_48/FE_RC_13_0/A1 |   ^   | add_33_48/n_153 | NOR2_X1  | 0.000 |   0.252 |    0.359 | 
     | add_33_48/FE_RC_13_0/ZN |   v   | add_33_48/n_154 | NOR2_X1  | 0.015 |   0.267 |    0.374 | 
     | add_33_48/g1264/A1      |   v   | add_33_48/n_154 | NOR2_X1  | 0.000 |   0.267 |    0.374 | 
     | add_33_48/g1264/ZN      |   ^   | add_33_48/n_151 | NOR2_X1  | 0.033 |   0.300 |    0.407 | 
     | add_33_48/FE_RC_4_0/A1  |   ^   | add_33_48/n_151 | NOR2_X2  | 0.000 |   0.300 |    0.407 | 
     | add_33_48/FE_RC_4_0/ZN  |   v   | add_33_48/n_152 | NOR2_X2  | 0.013 |   0.313 |    0.420 | 
     | add_33_48/g1262/A1      |   v   | add_33_48/n_152 | NOR2_X1  | 0.000 |   0.313 |    0.420 | 
     | add_33_48/g1262/ZN      |   ^   | add_33_48/n_149 | NOR2_X1  | 0.033 |   0.346 |    0.453 | 
     | add_33_48/FE_RC_9_0/A1  |   ^   | add_33_48/n_149 | NOR2_X2  | 0.000 |   0.346 |    0.453 | 
     | add_33_48/FE_RC_9_0/ZN  |   v   | add_33_48/n_150 | NOR2_X2  | 0.013 |   0.358 |    0.466 | 
     | add_33_48/g1260/A1      |   v   | add_33_48/n_150 | NOR2_X1  | 0.000 |   0.359 |    0.466 | 
     | add_33_48/g1260/ZN      |   ^   | add_33_48/n_147 | NOR2_X1  | 0.034 |   0.393 |    0.500 | 
     | add_33_48/FE_RC_0_0/A1  |   ^   | add_33_48/n_147 | NOR2_X2  | 0.000 |   0.393 |    0.500 | 
     | add_33_48/FE_RC_0_0/ZN  |   v   | add_33_48/n_148 | NOR2_X2  | 0.014 |   0.407 |    0.514 | 
     | add_33_48/g1170/B1      |   v   | add_33_48/n_148 | OAI21_X2 | 0.000 |   0.407 |    0.514 | 
     | add_33_48/g1170/ZN      |   ^   | add_33_48/n_79  | OAI21_X2 | 0.030 |   0.437 |    0.545 | 
     | add_33_48/g1167/A1      |   ^   | add_33_48/n_79  | NAND2_X1 | 0.000 |   0.438 |    0.545 | 
     | add_33_48/g1167/ZN      |   v   | add_33_48/n_81  | NAND2_X1 | 0.020 |   0.458 |    0.565 | 
     | add_33_48/g1165/A1      |   v   | add_33_48/n_81  | NAND2_X2 | 0.000 |   0.458 |    0.565 | 
     | add_33_48/g1165/ZN      |   ^   | add_33_48/n_82  | NAND2_X2 | 0.019 |   0.477 |    0.584 | 
     | add_33_48/g1161/A1      |   ^   | add_33_48/n_82  | NAND3_X1 | 0.000 |   0.477 |    0.584 | 
     | add_33_48/g1161/ZN      |   v   | add_33_48/n_85  | NAND3_X1 | 0.028 |   0.506 |    0.613 | 
     | add_33_48/g1157/B1      |   v   | add_33_48/n_85  | OAI21_X2 | 0.000 |   0.506 |    0.613 | 
     | add_33_48/g1157/ZN      |   ^   | add_33_48/n_89  | OAI21_X2 | 0.034 |   0.539 |    0.646 | 
     | add_33_48/g1153/A1      |   ^   | add_33_48/n_89  | NAND2_X1 | 0.000 |   0.539 |    0.647 | 
     | add_33_48/g1153/ZN      |   v   | add_33_48/n_92  | NAND2_X1 | 0.016 |   0.556 |    0.663 | 
     | add_33_48/g1151/A1      |   v   | add_33_48/n_92  | NAND2_X1 | 0.000 |   0.556 |    0.663 | 
     | add_33_48/g1151/ZN      |   ^   | add_33_48/n_93  | NAND2_X1 | 0.022 |   0.577 |    0.684 | 
     | add_33_48/g1147/A1      |   ^   | add_33_48/n_93  | NAND2_X1 | 0.000 |   0.577 |    0.685 | 
     | add_33_48/g1147/ZN      |   v   | add_33_48/n_95  | NAND2_X1 | 0.014 |   0.592 |    0.699 | 
     | add_33_48/g1145/A1      |   v   | add_33_48/n_95  | NAND2_X1 | 0.000 |   0.592 |    0.699 | 
     | add_33_48/g1145/ZN      |   ^   | add_33_48/n_96  | NAND2_X1 | 0.021 |   0.613 |    0.720 | 
     | add_33_48/g1142/A1      |   ^   | add_33_48/n_96  | NAND2_X1 | 0.000 |   0.613 |    0.720 | 
     | add_33_48/g1142/ZN      |   v   | add_33_48/n_97  | NAND2_X1 | 0.015 |   0.628 |    0.735 | 
     | add_33_48/g1140/A1      |   v   | add_33_48/n_97  | NAND2_X1 | 0.000 |   0.628 |    0.735 | 
     | add_33_48/g1140/ZN      |   ^   | add_33_48/n_98  | NAND2_X1 | 0.018 |   0.645 |    0.753 | 
     | add_33_48/g1138/CI      |   ^   | add_33_48/n_98  | FA_X1    | 0.000 |   0.646 |    0.753 | 
     | add_33_48/g1138/CO      |   ^   | add_33_48/n_100 | FA_X1    | 0.051 |   0.696 |    0.803 | 
     | add_33_48/g1137/A1      |   ^   | add_33_48/n_100 | NAND2_X1 | 0.000 |   0.696 |    0.803 | 
     | add_33_48/g1137/ZN      |   v   | add_33_48/n_101 | NAND2_X1 | 0.017 |   0.713 |    0.820 | 
     | add_33_48/g1251/A       |   v   | add_33_48/n_101 | XNOR2_X1 | 0.000 |   0.713 |    0.820 | 
     | add_33_48/g1251/ZN      |   v   | n_79            | XNOR2_X1 | 0.038 |   0.751 |    0.858 | 
     | g802/B1                 |   v   | n_79            | AOI22_X1 | 0.000 |   0.751 |    0.858 | 
     | g802/ZN                 |   ^   | n_11            | AOI22_X1 | 0.043 |   0.794 |    0.901 | 
     | g776/A                  |   ^   | n_11            | INV_X1   | 0.000 |   0.794 |    0.901 | 
     | g776/ZN                 |   v   | n_12            | INV_X1   | 0.009 |   0.803 |    0.910 | 
     | C_int_reg[17]/D         |   v   | n_12            | DFFR_X1  | 0.000 |   0.803 |    0.910 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |       Pin        |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |                  |       |       |         |       |  Time   |   Time   | 
     |------------------+-------+-------+---------+-------+---------+----------| 
     | clk              |   ^   | clk   |         |       |   0.000 |   -0.107 | 
     | C_int_reg[17]/CK |   ^   | clk   | DFFR_X1 | 0.000 |   0.000 |   -0.107 | 
     +-------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin C_int_reg[16]/CK 
Endpoint:   C_int_reg[16]/D (v) checked with  leading edge of 'clk'
Beginpoint: A_int_reg[0]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
- Setup                         0.042
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.908
- Arrival Time                  0.800
= Slack Time                    0.108
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |       Net       |   Cell    | Delay | Arrival | Required | 
     |                         |       |                 |           |       |  Time   |   Time   | 
     |-------------------------+-------+-----------------+-----------+-------+---------+----------| 
     | clk                     |   ^   | clk             |           |       |   0.000 |    0.108 | 
     | A_int_reg[0]/CK         |   ^   | clk             | SDFFR_X1  | 0.000 |   0.000 |    0.108 | 
     | A_int_reg[0]/Q          |   v   | A_int[0]        | SDFFR_X1  | 0.086 |   0.086 |    0.194 | 
     | add_28_48/g1158/A       |   v   | A_int[0]        | HA_X1     | 0.000 |   0.086 |    0.194 | 
     | add_28_48/g1158/CO      |   v   | add_28_48/n_50  | HA_X1     | 0.042 |   0.128 |    0.236 | 
     | add_28_48/g1209/CI      |   v   | add_28_48/n_50  | FA_X1     | 0.000 |   0.128 |    0.236 | 
     | add_28_48/g1209/CO      |   v   | add_28_48/n_133 | FA_X1     | 0.067 |   0.195 |    0.303 | 
     | add_28_48/g1208/A       |   v   | add_28_48/n_133 | INV_X1    | 0.000 |   0.195 |    0.303 | 
     | add_28_48/g1208/ZN      |   ^   | add_28_48/n_134 | INV_X1    | 0.022 |   0.217 |    0.325 | 
     | add_28_48/g1152/B1      |   ^   | add_28_48/n_134 | OAI21_X1  | 0.000 |   0.217 |    0.325 | 
     | add_28_48/g1152/ZN      |   v   | add_28_48/n_56  | OAI21_X1  | 0.015 |   0.232 |    0.340 | 
     | add_28_48/g1151/A       |   v   | add_28_48/n_56  | INV_X1    | 0.000 |   0.232 |    0.340 | 
     | add_28_48/g1151/ZN      |   ^   | add_28_48/n_57  | INV_X1    | 0.021 |   0.253 |    0.361 | 
     | add_28_48/g1148/B1      |   ^   | add_28_48/n_57  | OAI21_X1  | 0.000 |   0.253 |    0.361 | 
     | add_28_48/g1148/ZN      |   v   | add_28_48/n_60  | OAI21_X1  | 0.015 |   0.268 |    0.376 | 
     | add_28_48/g1147/A       |   v   | add_28_48/n_60  | INV_X1    | 0.000 |   0.268 |    0.377 | 
     | add_28_48/g1147/ZN      |   ^   | add_28_48/n_61  | INV_X1    | 0.020 |   0.288 |    0.396 | 
     | add_28_48/g1144/B1      |   ^   | add_28_48/n_61  | OAI21_X1  | 0.000 |   0.288 |    0.397 | 
     | add_28_48/g1144/ZN      |   v   | add_28_48/n_64  | OAI21_X1  | 0.015 |   0.303 |    0.412 | 
     | add_28_48/g1143/A       |   v   | add_28_48/n_64  | INV_X1    | 0.000 |   0.303 |    0.412 | 
     | add_28_48/g1143/ZN      |   ^   | add_28_48/n_65  | INV_X1    | 0.020 |   0.323 |    0.432 | 
     | add_28_48/g1224/A1      |   ^   | add_28_48/n_65  | NOR2_X1   | 0.000 |   0.323 |    0.432 | 
     | add_28_48/g1224/ZN      |   v   | add_28_48/n_148 | NOR2_X1   | 0.009 |   0.332 |    0.441 | 
     | add_28_48/FE_RC_11_0/A1 |   v   | add_28_48/n_148 | NOR2_X1   | 0.000 |   0.332 |    0.441 | 
     | add_28_48/FE_RC_11_0/ZN |   ^   | add_28_48/n_149 | NOR2_X1   | 0.036 |   0.369 |    0.477 | 
     | add_28_48/g1222/A1      |   ^   | add_28_48/n_149 | NOR2_X1   | 0.000 |   0.369 |    0.477 | 
     | add_28_48/g1222/ZN      |   v   | add_28_48/n_146 | NOR2_X1   | 0.015 |   0.384 |    0.492 | 
     | add_28_48/FE_RC_7_0/A1  |   v   | add_28_48/n_146 | NOR2_X2   | 0.000 |   0.384 |    0.493 | 
     | add_28_48/FE_RC_7_0/ZN  |   ^   | add_28_48/n_147 | NOR2_X2   | 0.026 |   0.410 |    0.519 | 
     | add_28_48/g1220/A1      |   ^   | add_28_48/n_147 | NOR2_X1   | 0.000 |   0.410 |    0.519 | 
     | add_28_48/g1220/ZN      |   v   | add_28_48/n_144 | NOR2_X1   | 0.013 |   0.423 |    0.532 | 
     | add_28_48/FE_RC_2_0/A1  |   v   | add_28_48/n_144 | NOR2_X2   | 0.000 |   0.423 |    0.532 | 
     | add_28_48/FE_RC_2_0/ZN  |   ^   | add_28_48/n_145 | NOR2_X2   | 0.025 |   0.449 |    0.557 | 
     | add_28_48/g1129/A1      |   ^   | add_28_48/n_145 | NOR2_X1   | 0.000 |   0.449 |    0.557 | 
     | add_28_48/g1129/ZN      |   v   | add_28_48/n_79  | NOR2_X1   | 0.013 |   0.461 |    0.570 | 
     | add_28_48/g3/B1         |   v   | add_28_48/n_79  | OAI21_X1  | 0.000 |   0.461 |    0.570 | 
     | add_28_48/g3/ZN         |   ^   | add_28_48/n_131 | OAI21_X1  | 0.028 |   0.489 |    0.598 | 
     | add_28_48/g1207/A1      |   ^   | add_28_48/n_131 | AND2_X2   | 0.000 |   0.489 |    0.598 | 
     | add_28_48/g1207/ZN      |   ^   | add_28_48/n_132 | AND2_X2   | 0.036 |   0.526 |    0.634 | 
     | add_28_48/g1123/B1      |   ^   | add_28_48/n_132 | OAI21_X2  | 0.000 |   0.526 |    0.634 | 
     | add_28_48/g1123/ZN      |   v   | add_28_48/n_85  | OAI21_X2  | 0.015 |   0.541 |    0.649 | 
     | add_28_48/g1120/A1      |   v   | add_28_48/n_85  | NAND2_X1  | 0.000 |   0.541 |    0.650 | 
     | add_28_48/g1120/ZN      |   ^   | add_28_48/n_87  | NAND2_X1  | 0.017 |   0.558 |    0.667 | 
     | add_28_48/g1118/A1      |   ^   | add_28_48/n_87  | NAND2_X1  | 0.000 |   0.558 |    0.667 | 
     | add_28_48/g1118/ZN      |   v   | add_28_48/n_88  | NAND2_X1  | 0.018 |   0.576 |    0.684 | 
     | add_28_48/g1115/A1      |   v   | add_28_48/n_88  | NAND2_X1  | 0.000 |   0.576 |    0.685 | 
     | add_28_48/g1115/ZN      |   ^   | add_28_48/n_89  | NAND2_X1  | 0.015 |   0.592 |    0.700 | 
     | add_28_48/g1113/A1      |   ^   | add_28_48/n_89  | NAND2_X1  | 0.000 |   0.592 |    0.700 | 
     | add_28_48/g1113/ZN      |   v   | add_28_48/n_90  | NAND2_X1  | 0.018 |   0.609 |    0.718 | 
     | add_28_48/g1110/A1      |   v   | add_28_48/n_90  | NAND2_X1  | 0.000 |   0.610 |    0.718 | 
     | add_28_48/g1110/ZN      |   ^   | add_28_48/n_91  | NAND2_X1  | 0.016 |   0.626 |    0.734 | 
     | add_28_48/g1108/A1      |   ^   | add_28_48/n_91  | NAND2_X1  | 0.000 |   0.626 |    0.734 | 
     | add_28_48/g1108/ZN      |   v   | add_28_48/n_92  | NAND2_X1  | 0.018 |   0.644 |    0.752 | 
     | add_28_48/g1106/A1      |   v   | add_28_48/n_92  | NAND2_X1  | 0.000 |   0.644 |    0.752 | 
     | add_28_48/g1106/ZN      |   ^   | add_28_48/n_93  | NAND2_X1  | 0.016 |   0.660 |    0.768 | 
     | add_28_48/g1104/A1      |   ^   | add_28_48/n_93  | NAND2_X1  | 0.000 |   0.660 |    0.768 | 
     | add_28_48/g1104/ZN      |   v   | add_28_48/n_95  | NAND2_X1  | 0.018 |   0.677 |    0.786 | 
     | add_28_48/g1103/A1      |   v   | add_28_48/n_95  | NAND2_X1  | 0.000 |   0.678 |    0.786 | 
     | add_28_48/g1103/ZN      |   ^   | add_28_48/n_96  | NAND2_X1  | 0.019 |   0.697 |    0.805 | 
     | add_28_48/g1101/A1      |   ^   | add_28_48/n_96  | NAND2_X1  | 0.000 |   0.697 |    0.805 | 
     | add_28_48/g1101/ZN      |   v   | n_81            | NAND2_X1  | 0.015 |   0.712 |    0.820 | 
     | FE_RC_6_0/B1            |   v   | n_81            | AOI222_X1 | 0.000 |   0.712 |    0.820 | 
     | FE_RC_6_0/ZN            |   ^   | n_31            | AOI222_X1 | 0.079 |   0.791 |    0.900 | 
     | g723/A                  |   ^   | n_31            | INV_X1    | 0.000 |   0.791 |    0.900 | 
     | g723/ZN                 |   v   | n_39            | INV_X1    | 0.009 |   0.800 |    0.908 | 
     | C_int_reg[16]/D         |   v   | n_39            | DFFR_X1   | 0.000 |   0.800 |    0.908 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |       Pin        |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |                  |       |       |         |       |  Time   |   Time   | 
     |------------------+-------+-------+---------+-------+---------+----------| 
     | clk              |   ^   | clk   |         |       |   0.000 |   -0.108 | 
     | C_int_reg[16]/CK |   ^   | clk   | DFFR_X1 | 0.000 |   0.000 |   -0.108 | 
     +-------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin C_int_reg[14]/CK 
Endpoint:   C_int_reg[14]/D (v) checked with  leading edge of 'clk'
Beginpoint: A_int_reg[0]/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
- Setup                         0.041
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.909
- Arrival Time                  0.785
= Slack Time                    0.123
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |       Net       |   Cell    | Delay | Arrival | Required | 
     |                         |       |                 |           |       |  Time   |   Time   | 
     |-------------------------+-------+-----------------+-----------+-------+---------+----------| 
     | clk                     |   ^   | clk             |           |       |   0.000 |    0.123 | 
     | A_int_reg[0]/CK         |   ^   | clk             | SDFFR_X1  | 0.000 |   0.000 |    0.123 | 
     | A_int_reg[0]/Q          |   ^   | A_int[0]        | SDFFR_X1  | 0.090 |   0.090 |    0.213 | 
     | add_28_48/g1158/A       |   ^   | A_int[0]        | HA_X1     | 0.000 |   0.090 |    0.213 | 
     | add_28_48/g1158/CO      |   ^   | add_28_48/n_50  | HA_X1     | 0.048 |   0.138 |    0.261 | 
     | add_28_48/g1209/CI      |   ^   | add_28_48/n_50  | FA_X1     | 0.000 |   0.138 |    0.262 | 
     | add_28_48/g1209/CO      |   ^   | add_28_48/n_133 | FA_X1     | 0.046 |   0.185 |    0.308 | 
     | add_28_48/g1208/A       |   ^   | add_28_48/n_133 | INV_X1    | 0.000 |   0.185 |    0.308 | 
     | add_28_48/g1208/ZN      |   v   | add_28_48/n_134 | INV_X1    | 0.012 |   0.197 |    0.320 | 
     | add_28_48/g1152/B1      |   v   | add_28_48/n_134 | OAI21_X1  | 0.000 |   0.197 |    0.320 | 
     | add_28_48/g1152/ZN      |   ^   | add_28_48/n_56  | OAI21_X1  | 0.027 |   0.224 |    0.347 | 
     | add_28_48/g1151/A       |   ^   | add_28_48/n_56  | INV_X1    | 0.000 |   0.224 |    0.347 | 
     | add_28_48/g1151/ZN      |   v   | add_28_48/n_57  | INV_X1    | 0.015 |   0.239 |    0.362 | 
     | add_28_48/g1148/B1      |   v   | add_28_48/n_57  | OAI21_X1  | 0.000 |   0.239 |    0.362 | 
     | add_28_48/g1148/ZN      |   ^   | add_28_48/n_60  | OAI21_X1  | 0.028 |   0.267 |    0.390 | 
     | add_28_48/g1147/A       |   ^   | add_28_48/n_60  | INV_X1    | 0.000 |   0.267 |    0.390 | 
     | add_28_48/g1147/ZN      |   v   | add_28_48/n_61  | INV_X1    | 0.014 |   0.281 |    0.405 | 
     | add_28_48/g1144/B1      |   v   | add_28_48/n_61  | OAI21_X1  | 0.000 |   0.282 |    0.405 | 
     | add_28_48/g1144/ZN      |   ^   | add_28_48/n_64  | OAI21_X1  | 0.028 |   0.309 |    0.433 | 
     | add_28_48/g1143/A       |   ^   | add_28_48/n_64  | INV_X1    | 0.000 |   0.309 |    0.433 | 
     | add_28_48/g1143/ZN      |   v   | add_28_48/n_65  | INV_X1    | 0.014 |   0.323 |    0.446 | 
     | add_28_48/g1224/A1      |   v   | add_28_48/n_65  | NOR2_X1   | 0.000 |   0.323 |    0.446 | 
     | add_28_48/g1224/ZN      |   ^   | add_28_48/n_148 | NOR2_X1   | 0.024 |   0.347 |    0.470 | 
     | add_28_48/FE_RC_11_0/A1 |   ^   | add_28_48/n_148 | NOR2_X1   | 0.000 |   0.347 |    0.470 | 
     | add_28_48/FE_RC_11_0/ZN |   v   | add_28_48/n_149 | NOR2_X1   | 0.014 |   0.362 |    0.485 | 
     | add_28_48/g1222/A1      |   v   | add_28_48/n_149 | NOR2_X1   | 0.000 |   0.362 |    0.485 | 
     | add_28_48/g1222/ZN      |   ^   | add_28_48/n_146 | NOR2_X1   | 0.034 |   0.396 |    0.519 | 
     | add_28_48/FE_RC_7_0/A1  |   ^   | add_28_48/n_146 | NOR2_X2   | 0.000 |   0.396 |    0.519 | 
     | add_28_48/FE_RC_7_0/ZN  |   v   | add_28_48/n_147 | NOR2_X2   | 0.012 |   0.408 |    0.531 | 
     | add_28_48/g1220/A1      |   v   | add_28_48/n_147 | NOR2_X1   | 0.000 |   0.408 |    0.531 | 
     | add_28_48/g1220/ZN      |   ^   | add_28_48/n_144 | NOR2_X1   | 0.033 |   0.441 |    0.564 | 
     | add_28_48/FE_RC_2_0/A1  |   ^   | add_28_48/n_144 | NOR2_X2   | 0.000 |   0.441 |    0.564 | 
     | add_28_48/FE_RC_2_0/ZN  |   v   | add_28_48/n_145 | NOR2_X2   | 0.012 |   0.453 |    0.576 | 
     | add_28_48/g1129/A1      |   v   | add_28_48/n_145 | NOR2_X1   | 0.000 |   0.453 |    0.576 | 
     | add_28_48/g1129/ZN      |   ^   | add_28_48/n_79  | NOR2_X1   | 0.030 |   0.483 |    0.606 | 
     | add_28_48/g3/B1         |   ^   | add_28_48/n_79  | OAI21_X1  | 0.000 |   0.483 |    0.606 | 
     | add_28_48/g3/ZN         |   v   | add_28_48/n_131 | OAI21_X1  | 0.018 |   0.501 |    0.624 | 
     | add_28_48/g1207/A1      |   v   | add_28_48/n_131 | AND2_X2   | 0.000 |   0.501 |    0.624 | 
     | add_28_48/g1207/ZN      |   v   | add_28_48/n_132 | AND2_X2   | 0.030 |   0.530 |    0.653 | 
     | add_28_48/g1123/B1      |   v   | add_28_48/n_132 | OAI21_X2  | 0.000 |   0.530 |    0.653 | 
     | add_28_48/g1123/ZN      |   ^   | add_28_48/n_85  | OAI21_X2  | 0.028 |   0.559 |    0.682 | 
     | add_28_48/g1120/A1      |   ^   | add_28_48/n_85  | NAND2_X1  | 0.000 |   0.559 |    0.682 | 
     | add_28_48/g1120/ZN      |   v   | add_28_48/n_87  | NAND2_X1  | 0.016 |   0.575 |    0.698 | 
     | add_28_48/g1118/A1      |   v   | add_28_48/n_87  | NAND2_X1  | 0.000 |   0.575 |    0.698 | 
     | add_28_48/g1118/ZN      |   ^   | add_28_48/n_88  | NAND2_X1  | 0.021 |   0.596 |    0.719 | 
     | add_28_48/g1115/A1      |   ^   | add_28_48/n_88  | NAND2_X1  | 0.000 |   0.596 |    0.719 | 
     | add_28_48/g1115/ZN      |   v   | add_28_48/n_89  | NAND2_X1  | 0.015 |   0.611 |    0.734 | 
     | add_28_48/g1113/A1      |   v   | add_28_48/n_89  | NAND2_X1  | 0.000 |   0.611 |    0.734 | 
     | add_28_48/g1113/ZN      |   ^   | add_28_48/n_90  | NAND2_X1  | 0.020 |   0.631 |    0.754 | 
     | add_28_48/g1110/A1      |   ^   | add_28_48/n_90  | NAND2_X1  | 0.000 |   0.631 |    0.754 | 
     | add_28_48/g1110/ZN      |   v   | add_28_48/n_91  | NAND2_X1  | 0.015 |   0.646 |    0.769 | 
     | add_28_48/g1108/A1      |   v   | add_28_48/n_91  | NAND2_X1  | 0.000 |   0.646 |    0.769 | 
     | add_28_48/g1108/ZN      |   ^   | add_28_48/n_92  | NAND2_X1  | 0.020 |   0.666 |    0.789 | 
     | add_28_48/g1105/A       |   ^   | add_28_48/n_92  | XNOR2_X1  | 0.000 |   0.666 |    0.789 | 
     | add_28_48/g1105/ZN      |   v   | n_85            | XNOR2_X1  | 0.021 |   0.687 |    0.810 | 
     | g730/C1                 |   v   | n_85            | AOI222_X1 | 0.000 |   0.687 |    0.810 | 
     | g730/ZN                 |   ^   | n_33            | AOI222_X1 | 0.090 |   0.777 |    0.900 | 
     | g721/A                  |   ^   | n_33            | INV_X1    | 0.000 |   0.777 |    0.900 | 
     | g721/ZN                 |   v   | n_41            | INV_X1    | 0.009 |   0.785 |    0.909 | 
     | C_int_reg[14]/D         |   v   | n_41            | DFFR_X1   | 0.000 |   0.785 |    0.909 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |       Pin        |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |                  |       |       |         |       |  Time   |   Time   | 
     |------------------+-------+-------+---------+-------+---------+----------| 
     | clk              |   ^   | clk   |         |       |   0.000 |   -0.123 | 
     | C_int_reg[14]/CK |   ^   | clk   | DFFR_X1 | 0.000 |   0.000 |   -0.123 | 
     +-------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin C_int_reg[13]/CK 
Endpoint:   C_int_reg[13]/D (v) checked with  leading edge of 'clk'
Beginpoint: A_int_reg[0]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
- Setup                         0.042
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.908
- Arrival Time                  0.751
= Slack Time                    0.157
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |       Net       |   Cell    | Delay | Arrival | Required | 
     |                         |       |                 |           |       |  Time   |   Time   | 
     |-------------------------+-------+-----------------+-----------+-------+---------+----------| 
     | clk                     |   ^   | clk             |           |       |   0.000 |    0.157 | 
     | A_int_reg[0]/CK         |   ^   | clk             | SDFFR_X1  | 0.000 |   0.000 |    0.157 | 
     | A_int_reg[0]/Q          |   v   | A_int[0]        | SDFFR_X1  | 0.086 |   0.086 |    0.243 | 
     | add_28_48/g1158/A       |   v   | A_int[0]        | HA_X1     | 0.000 |   0.086 |    0.243 | 
     | add_28_48/g1158/CO      |   v   | add_28_48/n_50  | HA_X1     | 0.042 |   0.128 |    0.285 | 
     | add_28_48/g1209/CI      |   v   | add_28_48/n_50  | FA_X1     | 0.000 |   0.128 |    0.285 | 
     | add_28_48/g1209/CO      |   v   | add_28_48/n_133 | FA_X1     | 0.067 |   0.195 |    0.352 | 
     | add_28_48/g1208/A       |   v   | add_28_48/n_133 | INV_X1    | 0.000 |   0.195 |    0.352 | 
     | add_28_48/g1208/ZN      |   ^   | add_28_48/n_134 | INV_X1    | 0.022 |   0.217 |    0.374 | 
     | add_28_48/g1152/B1      |   ^   | add_28_48/n_134 | OAI21_X1  | 0.000 |   0.217 |    0.374 | 
     | add_28_48/g1152/ZN      |   v   | add_28_48/n_56  | OAI21_X1  | 0.015 |   0.232 |    0.389 | 
     | add_28_48/g1151/A       |   v   | add_28_48/n_56  | INV_X1    | 0.000 |   0.232 |    0.389 | 
     | add_28_48/g1151/ZN      |   ^   | add_28_48/n_57  | INV_X1    | 0.021 |   0.253 |    0.410 | 
     | add_28_48/g1148/B1      |   ^   | add_28_48/n_57  | OAI21_X1  | 0.000 |   0.253 |    0.410 | 
     | add_28_48/g1148/ZN      |   v   | add_28_48/n_60  | OAI21_X1  | 0.015 |   0.268 |    0.425 | 
     | add_28_48/g1147/A       |   v   | add_28_48/n_60  | INV_X1    | 0.000 |   0.268 |    0.425 | 
     | add_28_48/g1147/ZN      |   ^   | add_28_48/n_61  | INV_X1    | 0.020 |   0.288 |    0.445 | 
     | add_28_48/g1144/B1      |   ^   | add_28_48/n_61  | OAI21_X1  | 0.000 |   0.288 |    0.445 | 
     | add_28_48/g1144/ZN      |   v   | add_28_48/n_64  | OAI21_X1  | 0.015 |   0.303 |    0.460 | 
     | add_28_48/g1143/A       |   v   | add_28_48/n_64  | INV_X1    | 0.000 |   0.303 |    0.460 | 
     | add_28_48/g1143/ZN      |   ^   | add_28_48/n_65  | INV_X1    | 0.020 |   0.323 |    0.480 | 
     | add_28_48/g1224/A1      |   ^   | add_28_48/n_65  | NOR2_X1   | 0.000 |   0.323 |    0.480 | 
     | add_28_48/g1224/ZN      |   v   | add_28_48/n_148 | NOR2_X1   | 0.009 |   0.332 |    0.489 | 
     | add_28_48/FE_RC_11_0/A1 |   v   | add_28_48/n_148 | NOR2_X1   | 0.000 |   0.332 |    0.489 | 
     | add_28_48/FE_RC_11_0/ZN |   ^   | add_28_48/n_149 | NOR2_X1   | 0.036 |   0.369 |    0.526 | 
     | add_28_48/g1222/A1      |   ^   | add_28_48/n_149 | NOR2_X1   | 0.000 |   0.369 |    0.526 | 
     | add_28_48/g1222/ZN      |   v   | add_28_48/n_146 | NOR2_X1   | 0.015 |   0.384 |    0.541 | 
     | add_28_48/FE_RC_7_0/A1  |   v   | add_28_48/n_146 | NOR2_X2   | 0.000 |   0.384 |    0.541 | 
     | add_28_48/FE_RC_7_0/ZN  |   ^   | add_28_48/n_147 | NOR2_X2   | 0.026 |   0.410 |    0.567 | 
     | add_28_48/g1220/A1      |   ^   | add_28_48/n_147 | NOR2_X1   | 0.000 |   0.410 |    0.567 | 
     | add_28_48/g1220/ZN      |   v   | add_28_48/n_144 | NOR2_X1   | 0.013 |   0.423 |    0.580 | 
     | add_28_48/FE_RC_2_0/A1  |   v   | add_28_48/n_144 | NOR2_X2   | 0.000 |   0.423 |    0.580 | 
     | add_28_48/FE_RC_2_0/ZN  |   ^   | add_28_48/n_145 | NOR2_X2   | 0.025 |   0.449 |    0.606 | 
     | add_28_48/g1129/A1      |   ^   | add_28_48/n_145 | NOR2_X1   | 0.000 |   0.449 |    0.606 | 
     | add_28_48/g1129/ZN      |   v   | add_28_48/n_79  | NOR2_X1   | 0.013 |   0.461 |    0.618 | 
     | add_28_48/g3/B1         |   v   | add_28_48/n_79  | OAI21_X1  | 0.000 |   0.461 |    0.618 | 
     | add_28_48/g3/ZN         |   ^   | add_28_48/n_131 | OAI21_X1  | 0.028 |   0.489 |    0.646 | 
     | add_28_48/g1207/A1      |   ^   | add_28_48/n_131 | AND2_X2   | 0.000 |   0.489 |    0.646 | 
     | add_28_48/g1207/ZN      |   ^   | add_28_48/n_132 | AND2_X2   | 0.036 |   0.526 |    0.683 | 
     | add_28_48/g1123/B1      |   ^   | add_28_48/n_132 | OAI21_X2  | 0.000 |   0.526 |    0.683 | 
     | add_28_48/g1123/ZN      |   v   | add_28_48/n_85  | OAI21_X2  | 0.015 |   0.541 |    0.698 | 
     | add_28_48/g1120/A1      |   v   | add_28_48/n_85  | NAND2_X1  | 0.000 |   0.541 |    0.698 | 
     | add_28_48/g1120/ZN      |   ^   | add_28_48/n_87  | NAND2_X1  | 0.017 |   0.558 |    0.715 | 
     | add_28_48/g1118/A1      |   ^   | add_28_48/n_87  | NAND2_X1  | 0.000 |   0.558 |    0.715 | 
     | add_28_48/g1118/ZN      |   v   | add_28_48/n_88  | NAND2_X1  | 0.018 |   0.576 |    0.733 | 
     | add_28_48/g1115/A1      |   v   | add_28_48/n_88  | NAND2_X1  | 0.000 |   0.576 |    0.733 | 
     | add_28_48/g1115/ZN      |   ^   | add_28_48/n_89  | NAND2_X1  | 0.015 |   0.592 |    0.749 | 
     | add_28_48/g1113/A1      |   ^   | add_28_48/n_89  | NAND2_X1  | 0.000 |   0.592 |    0.749 | 
     | add_28_48/g1113/ZN      |   v   | add_28_48/n_90  | NAND2_X1  | 0.018 |   0.609 |    0.766 | 
     | add_28_48/g2/A          |   v   | add_28_48/n_90  | XNOR2_X1  | 0.000 |   0.610 |    0.767 | 
     | add_28_48/g2/ZN         |   v   | n_87            | XNOR2_X1  | 0.043 |   0.652 |    0.809 | 
     | g728/C1                 |   v   | n_87            | AOI222_X1 | 0.000 |   0.653 |    0.810 | 
     | g728/ZN                 |   ^   | n_35            | AOI222_X1 | 0.090 |   0.742 |    0.899 | 
     | g719/A                  |   ^   | n_35            | INV_X1    | 0.000 |   0.743 |    0.900 | 
     | g719/ZN                 |   v   | n_43            | INV_X1    | 0.009 |   0.751 |    0.908 | 
     | C_int_reg[13]/D         |   v   | n_43            | DFFR_X1   | 0.000 |   0.751 |    0.908 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |       Pin        |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |                  |       |       |         |       |  Time   |   Time   | 
     |------------------+-------+-------+---------+-------+---------+----------| 
     | clk              |   ^   | clk   |         |       |   0.000 |   -0.157 | 
     | C_int_reg[13]/CK |   ^   | clk   | DFFR_X1 | 0.000 |   0.000 |   -0.157 | 
     +-------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin C_int_reg[12]/CK 
Endpoint:   C_int_reg[12]/D (v) checked with  leading edge of 'clk'
Beginpoint: A_int_reg[0]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
- Setup                         0.041
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.909
- Arrival Time                  0.716
= Slack Time                    0.192
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |       Net       |   Cell    | Delay | Arrival | Required | 
     |                         |       |                 |           |       |  Time   |   Time   | 
     |-------------------------+-------+-----------------+-----------+-------+---------+----------| 
     | clk                     |   ^   | clk             |           |       |   0.000 |    0.192 | 
     | A_int_reg[0]/CK         |   ^   | clk             | SDFFR_X1  | 0.000 |   0.000 |    0.192 | 
     | A_int_reg[0]/Q          |   v   | A_int[0]        | SDFFR_X1  | 0.086 |   0.086 |    0.278 | 
     | add_28_48/g1158/A       |   v   | A_int[0]        | HA_X1     | 0.000 |   0.086 |    0.278 | 
     | add_28_48/g1158/CO      |   v   | add_28_48/n_50  | HA_X1     | 0.042 |   0.128 |    0.320 | 
     | add_28_48/g1209/CI      |   v   | add_28_48/n_50  | FA_X1     | 0.000 |   0.128 |    0.320 | 
     | add_28_48/g1209/CO      |   v   | add_28_48/n_133 | FA_X1     | 0.067 |   0.195 |    0.387 | 
     | add_28_48/g1208/A       |   v   | add_28_48/n_133 | INV_X1    | 0.000 |   0.195 |    0.387 | 
     | add_28_48/g1208/ZN      |   ^   | add_28_48/n_134 | INV_X1    | 0.022 |   0.217 |    0.409 | 
     | add_28_48/g1152/B1      |   ^   | add_28_48/n_134 | OAI21_X1  | 0.000 |   0.217 |    0.409 | 
     | add_28_48/g1152/ZN      |   v   | add_28_48/n_56  | OAI21_X1  | 0.015 |   0.232 |    0.424 | 
     | add_28_48/g1151/A       |   v   | add_28_48/n_56  | INV_X1    | 0.000 |   0.232 |    0.424 | 
     | add_28_48/g1151/ZN      |   ^   | add_28_48/n_57  | INV_X1    | 0.021 |   0.253 |    0.445 | 
     | add_28_48/g1148/B1      |   ^   | add_28_48/n_57  | OAI21_X1  | 0.000 |   0.253 |    0.445 | 
     | add_28_48/g1148/ZN      |   v   | add_28_48/n_60  | OAI21_X1  | 0.015 |   0.268 |    0.460 | 
     | add_28_48/g1147/A       |   v   | add_28_48/n_60  | INV_X1    | 0.000 |   0.268 |    0.461 | 
     | add_28_48/g1147/ZN      |   ^   | add_28_48/n_61  | INV_X1    | 0.020 |   0.288 |    0.480 | 
     | add_28_48/g1144/B1      |   ^   | add_28_48/n_61  | OAI21_X1  | 0.000 |   0.288 |    0.481 | 
     | add_28_48/g1144/ZN      |   v   | add_28_48/n_64  | OAI21_X1  | 0.015 |   0.303 |    0.496 | 
     | add_28_48/g1143/A       |   v   | add_28_48/n_64  | INV_X1    | 0.000 |   0.303 |    0.496 | 
     | add_28_48/g1143/ZN      |   ^   | add_28_48/n_65  | INV_X1    | 0.020 |   0.323 |    0.516 | 
     | add_28_48/g1224/A1      |   ^   | add_28_48/n_65  | NOR2_X1   | 0.000 |   0.323 |    0.516 | 
     | add_28_48/g1224/ZN      |   v   | add_28_48/n_148 | NOR2_X1   | 0.009 |   0.332 |    0.525 | 
     | add_28_48/FE_RC_11_0/A1 |   v   | add_28_48/n_148 | NOR2_X1   | 0.000 |   0.332 |    0.525 | 
     | add_28_48/FE_RC_11_0/ZN |   ^   | add_28_48/n_149 | NOR2_X1   | 0.036 |   0.369 |    0.561 | 
     | add_28_48/g1222/A1      |   ^   | add_28_48/n_149 | NOR2_X1   | 0.000 |   0.369 |    0.561 | 
     | add_28_48/g1222/ZN      |   v   | add_28_48/n_146 | NOR2_X1   | 0.015 |   0.384 |    0.576 | 
     | add_28_48/FE_RC_7_0/A1  |   v   | add_28_48/n_146 | NOR2_X2   | 0.000 |   0.384 |    0.577 | 
     | add_28_48/FE_RC_7_0/ZN  |   ^   | add_28_48/n_147 | NOR2_X2   | 0.026 |   0.410 |    0.603 | 
     | add_28_48/g1220/A1      |   ^   | add_28_48/n_147 | NOR2_X1   | 0.000 |   0.410 |    0.603 | 
     | add_28_48/g1220/ZN      |   v   | add_28_48/n_144 | NOR2_X1   | 0.013 |   0.423 |    0.616 | 
     | add_28_48/FE_RC_2_0/A1  |   v   | add_28_48/n_144 | NOR2_X2   | 0.000 |   0.423 |    0.616 | 
     | add_28_48/FE_RC_2_0/ZN  |   ^   | add_28_48/n_145 | NOR2_X2   | 0.025 |   0.449 |    0.641 | 
     | add_28_48/g1129/A1      |   ^   | add_28_48/n_145 | NOR2_X1   | 0.000 |   0.449 |    0.641 | 
     | add_28_48/g1129/ZN      |   v   | add_28_48/n_79  | NOR2_X1   | 0.013 |   0.461 |    0.654 | 
     | add_28_48/g3/B1         |   v   | add_28_48/n_79  | OAI21_X1  | 0.000 |   0.461 |    0.654 | 
     | add_28_48/g3/ZN         |   ^   | add_28_48/n_131 | OAI21_X1  | 0.028 |   0.489 |    0.682 | 
     | add_28_48/g1207/A1      |   ^   | add_28_48/n_131 | AND2_X2   | 0.000 |   0.489 |    0.682 | 
     | add_28_48/g1207/ZN      |   ^   | add_28_48/n_132 | AND2_X2   | 0.036 |   0.526 |    0.718 | 
     | add_28_48/g1123/B1      |   ^   | add_28_48/n_132 | OAI21_X2  | 0.000 |   0.526 |    0.718 | 
     | add_28_48/g1123/ZN      |   v   | add_28_48/n_85  | OAI21_X2  | 0.015 |   0.541 |    0.733 | 
     | add_28_48/g1120/A1      |   v   | add_28_48/n_85  | NAND2_X1  | 0.000 |   0.541 |    0.734 | 
     | add_28_48/g1120/ZN      |   ^   | add_28_48/n_87  | NAND2_X1  | 0.017 |   0.558 |    0.751 | 
     | add_28_48/g1118/A1      |   ^   | add_28_48/n_87  | NAND2_X1  | 0.000 |   0.558 |    0.751 | 
     | add_28_48/g1118/ZN      |   v   | add_28_48/n_88  | NAND2_X1  | 0.018 |   0.576 |    0.768 | 
     | add_28_48/g1205/A       |   v   | add_28_48/n_88  | XNOR2_X1  | 0.000 |   0.576 |    0.769 | 
     | add_28_48/g1205/ZN      |   v   | n_89            | XNOR2_X1  | 0.043 |   0.619 |    0.811 | 
     | g729/C1                 |   v   | n_89            | AOI222_X1 | 0.000 |   0.619 |    0.811 | 
     | g729/ZN                 |   ^   | n_34            | AOI222_X1 | 0.089 |   0.707 |    0.900 | 
     | g720/A                  |   ^   | n_34            | INV_X1    | 0.000 |   0.707 |    0.900 | 
     | g720/ZN                 |   v   | n_42            | INV_X1    | 0.009 |   0.716 |    0.909 | 
     | C_int_reg[12]/D         |   v   | n_42            | DFFR_X1   | 0.000 |   0.716 |    0.909 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |       Pin        |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |                  |       |       |         |       |  Time   |   Time   | 
     |------------------+-------+-------+---------+-------+---------+----------| 
     | clk              |   ^   | clk   |         |       |   0.000 |   -0.192 | 
     | C_int_reg[12]/CK |   ^   | clk   | DFFR_X1 | 0.000 |   0.000 |   -0.192 | 
     +-------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin C_int_reg[10]/CK 
Endpoint:   C_int_reg[10]/D (v) checked with  leading edge of 'clk'
Beginpoint: A_int_reg[0]/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
- Setup                         0.042
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.908
- Arrival Time                  0.680
= Slack Time                    0.229
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |       Net       |   Cell    | Delay | Arrival | Required | 
     |                         |       |                 |           |       |  Time   |   Time   | 
     |-------------------------+-------+-----------------+-----------+-------+---------+----------| 
     | clk                     |   ^   | clk             |           |       |   0.000 |    0.229 | 
     | A_int_reg[0]/CK         |   ^   | clk             | SDFFR_X1  | 0.000 |   0.000 |    0.229 | 
     | A_int_reg[0]/Q          |   ^   | A_int[0]        | SDFFR_X1  | 0.090 |   0.090 |    0.319 | 
     | add_28_48/g1158/A       |   ^   | A_int[0]        | HA_X1     | 0.000 |   0.090 |    0.319 | 
     | add_28_48/g1158/CO      |   ^   | add_28_48/n_50  | HA_X1     | 0.048 |   0.138 |    0.367 | 
     | add_28_48/g1209/CI      |   ^   | add_28_48/n_50  | FA_X1     | 0.000 |   0.138 |    0.367 | 
     | add_28_48/g1209/CO      |   ^   | add_28_48/n_133 | FA_X1     | 0.046 |   0.185 |    0.414 | 
     | add_28_48/g1208/A       |   ^   | add_28_48/n_133 | INV_X1    | 0.000 |   0.185 |    0.414 | 
     | add_28_48/g1208/ZN      |   v   | add_28_48/n_134 | INV_X1    | 0.012 |   0.197 |    0.426 | 
     | add_28_48/g1152/B1      |   v   | add_28_48/n_134 | OAI21_X1  | 0.000 |   0.197 |    0.426 | 
     | add_28_48/g1152/ZN      |   ^   | add_28_48/n_56  | OAI21_X1  | 0.027 |   0.224 |    0.453 | 
     | add_28_48/g1151/A       |   ^   | add_28_48/n_56  | INV_X1    | 0.000 |   0.224 |    0.453 | 
     | add_28_48/g1151/ZN      |   v   | add_28_48/n_57  | INV_X1    | 0.015 |   0.239 |    0.468 | 
     | add_28_48/g1148/B1      |   v   | add_28_48/n_57  | OAI21_X1  | 0.000 |   0.239 |    0.468 | 
     | add_28_48/g1148/ZN      |   ^   | add_28_48/n_60  | OAI21_X1  | 0.028 |   0.267 |    0.496 | 
     | add_28_48/g1147/A       |   ^   | add_28_48/n_60  | INV_X1    | 0.000 |   0.267 |    0.496 | 
     | add_28_48/g1147/ZN      |   v   | add_28_48/n_61  | INV_X1    | 0.014 |   0.281 |    0.510 | 
     | add_28_48/g1144/B1      |   v   | add_28_48/n_61  | OAI21_X1  | 0.000 |   0.282 |    0.510 | 
     | add_28_48/g1144/ZN      |   ^   | add_28_48/n_64  | OAI21_X1  | 0.028 |   0.309 |    0.538 | 
     | add_28_48/g1143/A       |   ^   | add_28_48/n_64  | INV_X1    | 0.000 |   0.309 |    0.538 | 
     | add_28_48/g1143/ZN      |   v   | add_28_48/n_65  | INV_X1    | 0.014 |   0.323 |    0.552 | 
     | add_28_48/g1224/A1      |   v   | add_28_48/n_65  | NOR2_X1   | 0.000 |   0.323 |    0.552 | 
     | add_28_48/g1224/ZN      |   ^   | add_28_48/n_148 | NOR2_X1   | 0.024 |   0.347 |    0.576 | 
     | add_28_48/FE_RC_11_0/A1 |   ^   | add_28_48/n_148 | NOR2_X1   | 0.000 |   0.347 |    0.576 | 
     | add_28_48/FE_RC_11_0/ZN |   v   | add_28_48/n_149 | NOR2_X1   | 0.014 |   0.362 |    0.590 | 
     | add_28_48/g1222/A1      |   v   | add_28_48/n_149 | NOR2_X1   | 0.000 |   0.362 |    0.591 | 
     | add_28_48/g1222/ZN      |   ^   | add_28_48/n_146 | NOR2_X1   | 0.034 |   0.396 |    0.625 | 
     | add_28_48/FE_RC_7_0/A1  |   ^   | add_28_48/n_146 | NOR2_X2   | 0.000 |   0.396 |    0.625 | 
     | add_28_48/FE_RC_7_0/ZN  |   v   | add_28_48/n_147 | NOR2_X2   | 0.012 |   0.408 |    0.637 | 
     | add_28_48/g1220/A1      |   v   | add_28_48/n_147 | NOR2_X1   | 0.000 |   0.408 |    0.637 | 
     | add_28_48/g1220/ZN      |   ^   | add_28_48/n_144 | NOR2_X1   | 0.033 |   0.441 |    0.669 | 
     | add_28_48/FE_RC_2_0/A1  |   ^   | add_28_48/n_144 | NOR2_X2   | 0.000 |   0.441 |    0.670 | 
     | add_28_48/FE_RC_2_0/ZN  |   v   | add_28_48/n_145 | NOR2_X2   | 0.012 |   0.453 |    0.681 | 
     | add_28_48/g1129/A1      |   v   | add_28_48/n_145 | NOR2_X1   | 0.000 |   0.453 |    0.682 | 
     | add_28_48/g1129/ZN      |   ^   | add_28_48/n_79  | NOR2_X1   | 0.030 |   0.483 |    0.712 | 
     | add_28_48/g3/B1         |   ^   | add_28_48/n_79  | OAI21_X1  | 0.000 |   0.483 |    0.712 | 
     | add_28_48/g3/ZN         |   v   | add_28_48/n_131 | OAI21_X1  | 0.018 |   0.501 |    0.729 | 
     | add_28_48/g1207/A1      |   v   | add_28_48/n_131 | AND2_X2   | 0.000 |   0.501 |    0.729 | 
     | add_28_48/g1207/ZN      |   v   | add_28_48/n_132 | AND2_X2   | 0.030 |   0.530 |    0.759 | 
     | add_28_48/g1210/A       |   v   | add_28_48/n_132 | XOR2_X1   | 0.000 |   0.530 |    0.759 | 
     | add_28_48/g1210/Z       |   v   | n_93            | XOR2_X1   | 0.051 |   0.582 |    0.810 | 
     | g725/C1                 |   v   | n_93            | AOI222_X1 | 0.000 |   0.582 |    0.811 | 
     | g725/ZN                 |   ^   | n_38            | AOI222_X1 | 0.088 |   0.670 |    0.899 | 
     | g716/A                  |   ^   | n_38            | INV_X1    | 0.000 |   0.670 |    0.899 | 
     | g716/ZN                 |   v   | n_46            | INV_X1    | 0.010 |   0.680 |    0.908 | 
     | C_int_reg[10]/D         |   v   | n_46            | DFFR_X1   | 0.000 |   0.680 |    0.908 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |       Pin        |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |                  |       |       |         |       |  Time   |   Time   | 
     |------------------+-------+-------+---------+-------+---------+----------| 
     | clk              |   ^   | clk   |         |       |   0.000 |   -0.229 | 
     | C_int_reg[10]/CK |   ^   | clk   | DFFR_X1 | 0.000 |   0.000 |   -0.229 | 
     +-------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin C_int_reg[11]/CK 
Endpoint:   C_int_reg[11]/D (v) checked with  leading edge of 'clk'
Beginpoint: A_int_reg[0]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
- Setup                         0.041
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.909
- Arrival Time                  0.679
= Slack Time                    0.230
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |       Net       |   Cell    | Delay | Arrival | Required | 
     |                         |       |                 |           |       |  Time   |   Time   | 
     |-------------------------+-------+-----------------+-----------+-------+---------+----------| 
     | clk                     |   ^   | clk             |           |       |   0.000 |    0.230 | 
     | A_int_reg[0]/CK         |   ^   | clk             | SDFFR_X1  | 0.000 |   0.000 |    0.230 | 
     | A_int_reg[0]/Q          |   v   | A_int[0]        | SDFFR_X1  | 0.086 |   0.086 |    0.315 | 
     | add_28_48/g1158/A       |   v   | A_int[0]        | HA_X1     | 0.000 |   0.086 |    0.316 | 
     | add_28_48/g1158/CO      |   v   | add_28_48/n_50  | HA_X1     | 0.042 |   0.128 |    0.357 | 
     | add_28_48/g1209/CI      |   v   | add_28_48/n_50  | FA_X1     | 0.000 |   0.128 |    0.358 | 
     | add_28_48/g1209/CO      |   v   | add_28_48/n_133 | FA_X1     | 0.067 |   0.195 |    0.425 | 
     | add_28_48/g1208/A       |   v   | add_28_48/n_133 | INV_X1    | 0.000 |   0.195 |    0.425 | 
     | add_28_48/g1208/ZN      |   ^   | add_28_48/n_134 | INV_X1    | 0.022 |   0.217 |    0.446 | 
     | add_28_48/g1152/B1      |   ^   | add_28_48/n_134 | OAI21_X1  | 0.000 |   0.217 |    0.446 | 
     | add_28_48/g1152/ZN      |   v   | add_28_48/n_56  | OAI21_X1  | 0.015 |   0.232 |    0.462 | 
     | add_28_48/g1151/A       |   v   | add_28_48/n_56  | INV_X1    | 0.000 |   0.232 |    0.462 | 
     | add_28_48/g1151/ZN      |   ^   | add_28_48/n_57  | INV_X1    | 0.021 |   0.253 |    0.482 | 
     | add_28_48/g1148/B1      |   ^   | add_28_48/n_57  | OAI21_X1  | 0.000 |   0.253 |    0.482 | 
     | add_28_48/g1148/ZN      |   v   | add_28_48/n_60  | OAI21_X1  | 0.015 |   0.268 |    0.498 | 
     | add_28_48/g1147/A       |   v   | add_28_48/n_60  | INV_X1    | 0.000 |   0.268 |    0.498 | 
     | add_28_48/g1147/ZN      |   ^   | add_28_48/n_61  | INV_X1    | 0.020 |   0.288 |    0.518 | 
     | add_28_48/g1144/B1      |   ^   | add_28_48/n_61  | OAI21_X1  | 0.000 |   0.288 |    0.518 | 
     | add_28_48/g1144/ZN      |   v   | add_28_48/n_64  | OAI21_X1  | 0.015 |   0.303 |    0.533 | 
     | add_28_48/g1143/A       |   v   | add_28_48/n_64  | INV_X1    | 0.000 |   0.303 |    0.533 | 
     | add_28_48/g1143/ZN      |   ^   | add_28_48/n_65  | INV_X1    | 0.020 |   0.323 |    0.553 | 
     | add_28_48/g1224/A1      |   ^   | add_28_48/n_65  | NOR2_X1   | 0.000 |   0.323 |    0.553 | 
     | add_28_48/g1224/ZN      |   v   | add_28_48/n_148 | NOR2_X1   | 0.009 |   0.332 |    0.562 | 
     | add_28_48/FE_RC_11_0/A1 |   v   | add_28_48/n_148 | NOR2_X1   | 0.000 |   0.332 |    0.562 | 
     | add_28_48/FE_RC_11_0/ZN |   ^   | add_28_48/n_149 | NOR2_X1   | 0.036 |   0.369 |    0.598 | 
     | add_28_48/g1222/A1      |   ^   | add_28_48/n_149 | NOR2_X1   | 0.000 |   0.369 |    0.598 | 
     | add_28_48/g1222/ZN      |   v   | add_28_48/n_146 | NOR2_X1   | 0.015 |   0.384 |    0.614 | 
     | add_28_48/FE_RC_7_0/A1  |   v   | add_28_48/n_146 | NOR2_X2   | 0.000 |   0.384 |    0.614 | 
     | add_28_48/FE_RC_7_0/ZN  |   ^   | add_28_48/n_147 | NOR2_X2   | 0.026 |   0.410 |    0.640 | 
     | add_28_48/g1220/A1      |   ^   | add_28_48/n_147 | NOR2_X1   | 0.000 |   0.410 |    0.640 | 
     | add_28_48/g1220/ZN      |   v   | add_28_48/n_144 | NOR2_X1   | 0.013 |   0.423 |    0.653 | 
     | add_28_48/FE_RC_2_0/A1  |   v   | add_28_48/n_144 | NOR2_X2   | 0.000 |   0.423 |    0.653 | 
     | add_28_48/FE_RC_2_0/ZN  |   ^   | add_28_48/n_145 | NOR2_X2   | 0.025 |   0.449 |    0.678 | 
     | add_28_48/g1129/A1      |   ^   | add_28_48/n_145 | NOR2_X1   | 0.000 |   0.449 |    0.678 | 
     | add_28_48/g1129/ZN      |   v   | add_28_48/n_79  | NOR2_X1   | 0.013 |   0.461 |    0.691 | 
     | add_28_48/g3/B1         |   v   | add_28_48/n_79  | OAI21_X1  | 0.000 |   0.461 |    0.691 | 
     | add_28_48/g3/ZN         |   ^   | add_28_48/n_131 | OAI21_X1  | 0.028 |   0.489 |    0.719 | 
     | add_28_48/g1207/A1      |   ^   | add_28_48/n_131 | AND2_X2   | 0.000 |   0.489 |    0.719 | 
     | add_28_48/g1207/ZN      |   ^   | add_28_48/n_132 | AND2_X2   | 0.036 |   0.526 |    0.755 | 
     | add_28_48/g1123/B1      |   ^   | add_28_48/n_132 | OAI21_X2  | 0.000 |   0.526 |    0.755 | 
     | add_28_48/g1123/ZN      |   v   | add_28_48/n_85  | OAI21_X2  | 0.015 |   0.541 |    0.771 | 
     | add_28_48/g1206/A       |   v   | add_28_48/n_85  | XNOR2_X1  | 0.000 |   0.541 |    0.771 | 
     | add_28_48/g1206/ZN      |   v   | n_91            | XNOR2_X1  | 0.041 |   0.583 |    0.812 | 
     | g726/C1                 |   v   | n_91            | AOI222_X1 | 0.000 |   0.583 |    0.812 | 
     | g726/ZN                 |   ^   | n_37            | AOI222_X1 | 0.087 |   0.670 |    0.900 | 
     | g717/A                  |   ^   | n_37            | INV_X1    | 0.000 |   0.670 |    0.900 | 
     | g717/ZN                 |   v   | n_45            | INV_X1    | 0.009 |   0.679 |    0.909 | 
     | C_int_reg[11]/D         |   v   | n_45            | DFFR_X1   | 0.000 |   0.679 |    0.909 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |       Pin        |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |                  |       |       |         |       |  Time   |   Time   | 
     |------------------+-------+-------+---------+-------+---------+----------| 
     | clk              |   ^   | clk   |         |       |   0.000 |   -0.230 | 
     | C_int_reg[11]/CK |   ^   | clk   | DFFR_X1 | 0.000 |   0.000 |   -0.230 | 
     +-------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin C_int_reg[9]/CK 
Endpoint:   C_int_reg[9]/D (v) checked with  leading edge of 'clk'
Beginpoint: A_int_reg[0]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
- Setup                         0.042
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.908
- Arrival Time                  0.646
= Slack Time                    0.262
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |       Net       |   Cell    | Delay | Arrival | Required | 
     |                         |       |                 |           |       |  Time   |   Time   | 
     |-------------------------+-------+-----------------+-----------+-------+---------+----------| 
     | clk                     |   ^   | clk             |           |       |   0.000 |    0.262 | 
     | A_int_reg[0]/CK         |   ^   | clk             | SDFFR_X1  | 0.000 |   0.000 |    0.262 | 
     | A_int_reg[0]/Q          |   v   | A_int[0]        | SDFFR_X1  | 0.086 |   0.086 |    0.347 | 
     | add_28_48/g1158/A       |   v   | A_int[0]        | HA_X1     | 0.000 |   0.086 |    0.348 | 
     | add_28_48/g1158/CO      |   v   | add_28_48/n_50  | HA_X1     | 0.042 |   0.128 |    0.389 | 
     | add_28_48/g1209/CI      |   v   | add_28_48/n_50  | FA_X1     | 0.000 |   0.128 |    0.390 | 
     | add_28_48/g1209/CO      |   v   | add_28_48/n_133 | FA_X1     | 0.067 |   0.195 |    0.457 | 
     | add_28_48/g1208/A       |   v   | add_28_48/n_133 | INV_X1    | 0.000 |   0.195 |    0.457 | 
     | add_28_48/g1208/ZN      |   ^   | add_28_48/n_134 | INV_X1    | 0.022 |   0.217 |    0.478 | 
     | add_28_48/g1152/B1      |   ^   | add_28_48/n_134 | OAI21_X1  | 0.000 |   0.217 |    0.478 | 
     | add_28_48/g1152/ZN      |   v   | add_28_48/n_56  | OAI21_X1  | 0.015 |   0.232 |    0.494 | 
     | add_28_48/g1151/A       |   v   | add_28_48/n_56  | INV_X1    | 0.000 |   0.232 |    0.494 | 
     | add_28_48/g1151/ZN      |   ^   | add_28_48/n_57  | INV_X1    | 0.021 |   0.253 |    0.514 | 
     | add_28_48/g1148/B1      |   ^   | add_28_48/n_57  | OAI21_X1  | 0.000 |   0.253 |    0.514 | 
     | add_28_48/g1148/ZN      |   v   | add_28_48/n_60  | OAI21_X1  | 0.015 |   0.268 |    0.530 | 
     | add_28_48/g1147/A       |   v   | add_28_48/n_60  | INV_X1    | 0.000 |   0.268 |    0.530 | 
     | add_28_48/g1147/ZN      |   ^   | add_28_48/n_61  | INV_X1    | 0.020 |   0.288 |    0.550 | 
     | add_28_48/g1144/B1      |   ^   | add_28_48/n_61  | OAI21_X1  | 0.000 |   0.288 |    0.550 | 
     | add_28_48/g1144/ZN      |   v   | add_28_48/n_64  | OAI21_X1  | 0.015 |   0.303 |    0.565 | 
     | add_28_48/g1143/A       |   v   | add_28_48/n_64  | INV_X1    | 0.000 |   0.303 |    0.565 | 
     | add_28_48/g1143/ZN      |   ^   | add_28_48/n_65  | INV_X1    | 0.020 |   0.323 |    0.585 | 
     | add_28_48/g1224/A1      |   ^   | add_28_48/n_65  | NOR2_X1   | 0.000 |   0.323 |    0.585 | 
     | add_28_48/g1224/ZN      |   v   | add_28_48/n_148 | NOR2_X1   | 0.009 |   0.332 |    0.594 | 
     | add_28_48/FE_RC_11_0/A1 |   v   | add_28_48/n_148 | NOR2_X1   | 0.000 |   0.332 |    0.594 | 
     | add_28_48/FE_RC_11_0/ZN |   ^   | add_28_48/n_149 | NOR2_X1   | 0.036 |   0.369 |    0.630 | 
     | add_28_48/g1222/A1      |   ^   | add_28_48/n_149 | NOR2_X1   | 0.000 |   0.369 |    0.631 | 
     | add_28_48/g1222/ZN      |   v   | add_28_48/n_146 | NOR2_X1   | 0.015 |   0.384 |    0.646 | 
     | add_28_48/FE_RC_7_0/A1  |   v   | add_28_48/n_146 | NOR2_X2   | 0.000 |   0.384 |    0.646 | 
     | add_28_48/FE_RC_7_0/ZN  |   ^   | add_28_48/n_147 | NOR2_X2   | 0.026 |   0.410 |    0.672 | 
     | add_28_48/g1220/A1      |   ^   | add_28_48/n_147 | NOR2_X1   | 0.000 |   0.410 |    0.672 | 
     | add_28_48/g1220/ZN      |   v   | add_28_48/n_144 | NOR2_X1   | 0.013 |   0.423 |    0.685 | 
     | add_28_48/FE_RC_2_0/A1  |   v   | add_28_48/n_144 | NOR2_X2   | 0.000 |   0.423 |    0.685 | 
     | add_28_48/FE_RC_2_0/ZN  |   ^   | add_28_48/n_145 | NOR2_X2   | 0.025 |   0.449 |    0.710 | 
     | add_28_48/g1129/A1      |   ^   | add_28_48/n_145 | NOR2_X1   | 0.000 |   0.449 |    0.711 | 
     | add_28_48/g1129/ZN      |   v   | add_28_48/n_79  | NOR2_X1   | 0.013 |   0.461 |    0.723 | 
     | add_28_48/g1127/A1      |   v   | add_28_48/n_79  | OR2_X1    | 0.000 |   0.461 |    0.723 | 
     | add_28_48/g1127/ZN      |   v   | add_28_48/n_81  | OR2_X1    | 0.047 |   0.508 |    0.770 | 
     | add_28_48/g1125/A       |   v   | add_28_48/n_81  | XNOR2_X1  | 0.000 |   0.508 |    0.770 | 
     | add_28_48/g1125/ZN      |   v   | n_95            | XNOR2_X1  | 0.040 |   0.547 |    0.809 | 
     | g750/C1                 |   v   | n_95            | AOI222_X1 | 0.000 |   0.548 |    0.809 | 
     | g750/ZN                 |   ^   | n_13            | AOI222_X1 | 0.089 |   0.637 |    0.898 | 
     | g741/A                  |   ^   | n_13            | INV_X1    | 0.000 |   0.637 |    0.899 | 
     | g741/ZN                 |   v   | n_22            | INV_X1    | 0.010 |   0.646 |    0.908 | 
     | C_int_reg[9]/D          |   v   | n_22            | DFFR_X1   | 0.000 |   0.646 |    0.908 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |                 |       |       |         |       |  Time   |   Time   | 
     |-----------------+-------+-------+---------+-------+---------+----------| 
     | clk             |   ^   | clk   |         |       |   0.000 |   -0.262 | 
     | C_int_reg[9]/CK |   ^   | clk   | DFFR_X1 | 0.000 |   0.000 |   -0.262 | 
     +------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin C_int_reg[8]/CK 
Endpoint:   C_int_reg[8]/D (v) checked with  leading edge of 'clk'
Beginpoint: A_int_reg[0]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
- Setup                         0.041
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.909
- Arrival Time                  0.590
= Slack Time                    0.318
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |       Net       |   Cell    | Delay | Arrival | Required | 
     |                         |       |                 |           |       |  Time   |   Time   | 
     |-------------------------+-------+-----------------+-----------+-------+---------+----------| 
     | clk                     |   ^   | clk             |           |       |   0.000 |    0.318 | 
     | A_int_reg[0]/CK         |   ^   | clk             | SDFFR_X1  | 0.000 |   0.000 |    0.318 | 
     | A_int_reg[0]/Q          |   ^   | A_int[0]        | SDFFR_X1  | 0.090 |   0.090 |    0.408 | 
     | add_28_48/g1158/A       |   ^   | A_int[0]        | HA_X1     | 0.000 |   0.090 |    0.408 | 
     | add_28_48/g1158/CO      |   ^   | add_28_48/n_50  | HA_X1     | 0.048 |   0.138 |    0.457 | 
     | add_28_48/g1209/CI      |   ^   | add_28_48/n_50  | FA_X1     | 0.000 |   0.138 |    0.457 | 
     | add_28_48/g1209/CO      |   ^   | add_28_48/n_133 | FA_X1     | 0.046 |   0.185 |    0.503 | 
     | add_28_48/g1208/A       |   ^   | add_28_48/n_133 | INV_X1    | 0.000 |   0.185 |    0.503 | 
     | add_28_48/g1208/ZN      |   v   | add_28_48/n_134 | INV_X1    | 0.012 |   0.197 |    0.515 | 
     | add_28_48/g1152/B1      |   v   | add_28_48/n_134 | OAI21_X1  | 0.000 |   0.197 |    0.516 | 
     | add_28_48/g1152/ZN      |   ^   | add_28_48/n_56  | OAI21_X1  | 0.027 |   0.224 |    0.543 | 
     | add_28_48/g1151/A       |   ^   | add_28_48/n_56  | INV_X1    | 0.000 |   0.224 |    0.543 | 
     | add_28_48/g1151/ZN      |   v   | add_28_48/n_57  | INV_X1    | 0.015 |   0.239 |    0.557 | 
     | add_28_48/g1148/B1      |   v   | add_28_48/n_57  | OAI21_X1  | 0.000 |   0.239 |    0.557 | 
     | add_28_48/g1148/ZN      |   ^   | add_28_48/n_60  | OAI21_X1  | 0.028 |   0.267 |    0.586 | 
     | add_28_48/g1147/A       |   ^   | add_28_48/n_60  | INV_X1    | 0.000 |   0.267 |    0.586 | 
     | add_28_48/g1147/ZN      |   v   | add_28_48/n_61  | INV_X1    | 0.014 |   0.281 |    0.600 | 
     | add_28_48/g1144/B1      |   v   | add_28_48/n_61  | OAI21_X1  | 0.000 |   0.282 |    0.600 | 
     | add_28_48/g1144/ZN      |   ^   | add_28_48/n_64  | OAI21_X1  | 0.028 |   0.309 |    0.628 | 
     | add_28_48/g1143/A       |   ^   | add_28_48/n_64  | INV_X1    | 0.000 |   0.309 |    0.628 | 
     | add_28_48/g1143/ZN      |   v   | add_28_48/n_65  | INV_X1    | 0.014 |   0.323 |    0.642 | 
     | add_28_48/g1224/A1      |   v   | add_28_48/n_65  | NOR2_X1   | 0.000 |   0.323 |    0.642 | 
     | add_28_48/g1224/ZN      |   ^   | add_28_48/n_148 | NOR2_X1   | 0.024 |   0.347 |    0.666 | 
     | add_28_48/FE_RC_11_0/A1 |   ^   | add_28_48/n_148 | NOR2_X1   | 0.000 |   0.347 |    0.666 | 
     | add_28_48/FE_RC_11_0/ZN |   v   | add_28_48/n_149 | NOR2_X1   | 0.014 |   0.362 |    0.680 | 
     | add_28_48/g1222/A1      |   v   | add_28_48/n_149 | NOR2_X1   | 0.000 |   0.362 |    0.680 | 
     | add_28_48/g1222/ZN      |   ^   | add_28_48/n_146 | NOR2_X1   | 0.034 |   0.396 |    0.714 | 
     | add_28_48/FE_RC_7_0/A1  |   ^   | add_28_48/n_146 | NOR2_X2   | 0.000 |   0.396 |    0.714 | 
     | add_28_48/FE_RC_7_0/ZN  |   v   | add_28_48/n_147 | NOR2_X2   | 0.012 |   0.408 |    0.726 | 
     | add_28_48/g1220/A1      |   v   | add_28_48/n_147 | NOR2_X1   | 0.000 |   0.408 |    0.726 | 
     | add_28_48/g1220/ZN      |   ^   | add_28_48/n_144 | NOR2_X1   | 0.033 |   0.441 |    0.759 | 
     | add_28_48/FE_RC_2_0/A1  |   ^   | add_28_48/n_144 | NOR2_X2   | 0.000 |   0.441 |    0.759 | 
     | add_28_48/FE_RC_2_0/ZN  |   v   | add_28_48/n_145 | NOR2_X2   | 0.012 |   0.453 |    0.771 | 
     | add_28_48/g1128/A       |   v   | add_28_48/n_145 | XNOR2_X1  | 0.000 |   0.453 |    0.771 | 
     | add_28_48/g1128/ZN      |   v   | n_97            | XNOR2_X1  | 0.040 |   0.492 |    0.811 | 
     | g749/C1                 |   v   | n_97            | AOI222_X1 | 0.000 |   0.493 |    0.811 | 
     | g749/ZN                 |   ^   | n_14            | AOI222_X1 | 0.089 |   0.582 |    0.900 | 
     | g740/A                  |   ^   | n_14            | INV_X1    | 0.000 |   0.582 |    0.900 | 
     | g740/ZN                 |   v   | n_23            | INV_X1    | 0.008 |   0.590 |    0.909 | 
     | C_int_reg[8]/D          |   v   | n_23            | DFFR_X1   | 0.000 |   0.590 |    0.909 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |                 |       |       |         |       |  Time   |   Time   | 
     |-----------------+-------+-------+---------+-------+---------+----------| 
     | clk             |   ^   | clk   |         |       |   0.000 |   -0.318 | 
     | C_int_reg[8]/CK |   ^   | clk   | DFFR_X1 | 0.000 |   0.000 |   -0.318 | 
     +------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin C_int_reg[7]/CK 
Endpoint:   C_int_reg[7]/D (v) checked with  leading edge of 'clk'
Beginpoint: A_int_reg[0]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
- Setup                         0.042
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.908
- Arrival Time                  0.558
= Slack Time                    0.350
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |       Net       |   Cell    | Delay | Arrival | Required | 
     |                         |       |                 |           |       |  Time   |   Time   | 
     |-------------------------+-------+-----------------+-----------+-------+---------+----------| 
     | clk                     |   ^   | clk             |           |       |   0.000 |    0.350 | 
     | A_int_reg[0]/CK         |   ^   | clk             | SDFFR_X1  | 0.000 |   0.000 |    0.350 | 
     | A_int_reg[0]/Q          |   ^   | A_int[0]        | SDFFR_X1  | 0.090 |   0.090 |    0.440 | 
     | add_28_48/g1158/A       |   ^   | A_int[0]        | HA_X1     | 0.000 |   0.090 |    0.440 | 
     | add_28_48/g1158/CO      |   ^   | add_28_48/n_50  | HA_X1     | 0.048 |   0.138 |    0.488 | 
     | add_28_48/g1209/CI      |   ^   | add_28_48/n_50  | FA_X1     | 0.000 |   0.138 |    0.489 | 
     | add_28_48/g1209/CO      |   ^   | add_28_48/n_133 | FA_X1     | 0.046 |   0.185 |    0.535 | 
     | add_28_48/g1208/A       |   ^   | add_28_48/n_133 | INV_X1    | 0.000 |   0.185 |    0.535 | 
     | add_28_48/g1208/ZN      |   v   | add_28_48/n_134 | INV_X1    | 0.012 |   0.197 |    0.547 | 
     | add_28_48/g1152/B1      |   v   | add_28_48/n_134 | OAI21_X1  | 0.000 |   0.197 |    0.547 | 
     | add_28_48/g1152/ZN      |   ^   | add_28_48/n_56  | OAI21_X1  | 0.027 |   0.224 |    0.575 | 
     | add_28_48/g1151/A       |   ^   | add_28_48/n_56  | INV_X1    | 0.000 |   0.224 |    0.575 | 
     | add_28_48/g1151/ZN      |   v   | add_28_48/n_57  | INV_X1    | 0.015 |   0.239 |    0.589 | 
     | add_28_48/g1148/B1      |   v   | add_28_48/n_57  | OAI21_X1  | 0.000 |   0.239 |    0.589 | 
     | add_28_48/g1148/ZN      |   ^   | add_28_48/n_60  | OAI21_X1  | 0.028 |   0.267 |    0.617 | 
     | add_28_48/g1147/A       |   ^   | add_28_48/n_60  | INV_X1    | 0.000 |   0.267 |    0.617 | 
     | add_28_48/g1147/ZN      |   v   | add_28_48/n_61  | INV_X1    | 0.014 |   0.281 |    0.632 | 
     | add_28_48/g1144/B1      |   v   | add_28_48/n_61  | OAI21_X1  | 0.000 |   0.282 |    0.632 | 
     | add_28_48/g1144/ZN      |   ^   | add_28_48/n_64  | OAI21_X1  | 0.028 |   0.309 |    0.660 | 
     | add_28_48/g1143/A       |   ^   | add_28_48/n_64  | INV_X1    | 0.000 |   0.309 |    0.660 | 
     | add_28_48/g1143/ZN      |   v   | add_28_48/n_65  | INV_X1    | 0.014 |   0.323 |    0.674 | 
     | add_28_48/g1224/A1      |   v   | add_28_48/n_65  | NOR2_X1   | 0.000 |   0.323 |    0.674 | 
     | add_28_48/g1224/ZN      |   ^   | add_28_48/n_148 | NOR2_X1   | 0.024 |   0.347 |    0.697 | 
     | add_28_48/FE_RC_11_0/A1 |   ^   | add_28_48/n_148 | NOR2_X1   | 0.000 |   0.347 |    0.697 | 
     | add_28_48/FE_RC_11_0/ZN |   v   | add_28_48/n_149 | NOR2_X1   | 0.014 |   0.362 |    0.712 | 
     | add_28_48/g1222/A1      |   v   | add_28_48/n_149 | NOR2_X1   | 0.000 |   0.362 |    0.712 | 
     | add_28_48/g1222/ZN      |   ^   | add_28_48/n_146 | NOR2_X1   | 0.034 |   0.396 |    0.746 | 
     | add_28_48/FE_RC_7_0/A1  |   ^   | add_28_48/n_146 | NOR2_X2   | 0.000 |   0.396 |    0.746 | 
     | add_28_48/FE_RC_7_0/ZN  |   v   | add_28_48/n_147 | NOR2_X2   | 0.012 |   0.408 |    0.758 | 
     | add_28_48/g1211/A       |   v   | add_28_48/n_147 | XOR2_X1   | 0.000 |   0.408 |    0.758 | 
     | add_28_48/g1211/Z       |   v   | n_99            | XOR2_X1   | 0.053 |   0.461 |    0.811 | 
     | g747/C1                 |   v   | n_99            | AOI222_X1 | 0.000 |   0.461 |    0.811 | 
     | g747/ZN                 |   ^   | n_16            | AOI222_X1 | 0.088 |   0.549 |    0.899 | 
     | g738/A                  |   ^   | n_16            | INV_X1    | 0.000 |   0.549 |    0.899 | 
     | g738/ZN                 |   v   | n_25            | INV_X1    | 0.010 |   0.558 |    0.908 | 
     | C_int_reg[7]/D          |   v   | n_25            | DFFR_X1   | 0.000 |   0.558 |    0.908 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |                 |       |       |         |       |  Time   |   Time   | 
     |-----------------+-------+-------+---------+-------+---------+----------| 
     | clk             |   ^   | clk   |         |       |   0.000 |   -0.350 | 
     | C_int_reg[7]/CK |   ^   | clk   | DFFR_X1 | 0.000 |   0.000 |   -0.350 | 
     +------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin C_int_reg[6]/CK 
Endpoint:   C_int_reg[6]/D (v) checked with  leading edge of 'clk'
Beginpoint: C_int_reg[0]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
- Setup                         0.042
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.908
- Arrival Time                  0.524
= Slack Time                    0.385
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |       Net       |   Cell    | Delay | Arrival | Required | 
     |                         |       |                 |           |       |  Time   |   Time   | 
     |-------------------------+-------+-----------------+-----------+-------+---------+----------| 
     | clk                     |   ^   | clk             |           |       |   0.000 |    0.385 | 
     | C_int_reg[0]/CK         |   ^   | clk             | DFFR_X1   | 0.000 |   0.000 |    0.385 | 
     | C_int_reg[0]/Q          |   ^   | C_int[0]        | DFFR_X1   | 0.120 |   0.120 |    0.505 | 
     | add_33_48/g1194/A       |   ^   | C_int[0]        | HA_X1     | 0.000 |   0.120 |    0.505 | 
     | add_33_48/g1194/CO      |   ^   | add_33_48/n_55  | HA_X1     | 0.049 |   0.169 |    0.554 | 
     | add_33_48/g1250/CI      |   ^   | add_33_48/n_55  | FA_X1     | 0.000 |   0.169 |    0.554 | 
     | add_33_48/g1250/CO      |   ^   | add_33_48/n_137 | FA_X1     | 0.047 |   0.216 |    0.600 | 
     | add_33_48/g3/A          |   ^   | add_33_48/n_137 | INV_X1    | 0.000 |   0.216 |    0.601 | 
     | add_33_48/g3/ZN         |   v   | add_33_48/n_138 | INV_X1    | 0.012 |   0.228 |    0.613 | 
     | add_33_48/g1266/A1      |   v   | add_33_48/n_138 | NOR2_X1   | 0.000 |   0.228 |    0.613 | 
     | add_33_48/g1266/ZN      |   ^   | add_33_48/n_153 | NOR2_X1   | 0.024 |   0.252 |    0.637 | 
     | add_33_48/FE_RC_13_0/A1 |   ^   | add_33_48/n_153 | NOR2_X1   | 0.000 |   0.252 |    0.637 | 
     | add_33_48/FE_RC_13_0/ZN |   v   | add_33_48/n_154 | NOR2_X1   | 0.015 |   0.267 |    0.652 | 
     | add_33_48/g1264/A1      |   v   | add_33_48/n_154 | NOR2_X1   | 0.000 |   0.267 |    0.652 | 
     | add_33_48/g1264/ZN      |   ^   | add_33_48/n_151 | NOR2_X1   | 0.033 |   0.300 |    0.685 | 
     | add_33_48/FE_RC_4_0/A1  |   ^   | add_33_48/n_151 | NOR2_X2   | 0.000 |   0.300 |    0.685 | 
     | add_33_48/FE_RC_4_0/ZN  |   v   | add_33_48/n_152 | NOR2_X2   | 0.013 |   0.313 |    0.697 | 
     | add_33_48/g1262/A1      |   v   | add_33_48/n_152 | NOR2_X1   | 0.000 |   0.313 |    0.697 | 
     | add_33_48/g1262/ZN      |   ^   | add_33_48/n_149 | NOR2_X1   | 0.033 |   0.346 |    0.731 | 
     | add_33_48/FE_RC_9_0/A1  |   ^   | add_33_48/n_149 | NOR2_X2   | 0.000 |   0.346 |    0.731 | 
     | add_33_48/FE_RC_9_0/ZN  |   v   | add_33_48/n_150 | NOR2_X2   | 0.013 |   0.358 |    0.743 | 
     | add_33_48/g1260/A1      |   v   | add_33_48/n_150 | NOR2_X1   | 0.000 |   0.358 |    0.743 | 
     | add_33_48/g1260/ZN      |   ^   | add_33_48/n_147 | NOR2_X1   | 0.034 |   0.392 |    0.777 | 
     | add_33_48/FE_RC_0_0/A1  |   ^   | add_33_48/n_147 | NOR2_X2   | 0.000 |   0.393 |    0.777 | 
     | add_33_48/FE_RC_0_0/ZN  |   v   | add_33_48/n_148 | NOR2_X2   | 0.014 |   0.407 |    0.792 | 
     | add_33_48/g1252/A       |   v   | add_33_48/n_148 | XOR2_X1   | 0.000 |   0.407 |    0.792 | 
     | add_33_48/g1252/Z       |   v   | n_100           | XOR2_X1   | 0.050 |   0.457 |    0.841 | 
     | g748/A1                 |   v   | n_100           | AOI222_X1 | 0.000 |   0.457 |    0.841 | 
     | g748/ZN                 |   ^   | n_15            | AOI222_X1 | 0.058 |   0.514 |    0.899 | 
     | g739/A                  |   ^   | n_15            | INV_X1    | 0.000 |   0.514 |    0.899 | 
     | g739/ZN                 |   v   | n_24            | INV_X1    | 0.009 |   0.524 |    0.908 | 
     | C_int_reg[6]/D          |   v   | n_24            | DFFR_X1   | 0.000 |   0.524 |    0.908 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |                 |       |       |         |       |  Time   |   Time   | 
     |-----------------+-------+-------+---------+-------+---------+----------| 
     | clk             |   ^   | clk   |         |       |   0.000 |   -0.385 | 
     | C_int_reg[6]/CK |   ^   | clk   | DFFR_X1 | 0.000 |   0.000 |   -0.385 | 
     +------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin C_int_reg[5]/CK 
Endpoint:   C_int_reg[5]/D (v) checked with  leading edge of 'clk'
Beginpoint: A_int_reg[0]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
- Setup                         0.041
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.909
- Arrival Time                  0.475
= Slack Time                    0.433
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |        Pin         |  Edge |       Net       |   Cell    | Delay | Arrival | Required | 
     |                    |       |                 |           |       |  Time   |   Time   | 
     |--------------------+-------+-----------------+-----------+-------+---------+----------| 
     | clk                |   ^   | clk             |           |       |   0.000 |    0.433 | 
     | A_int_reg[0]/CK    |   ^   | clk             | SDFFR_X1  | 0.000 |   0.000 |    0.433 | 
     | A_int_reg[0]/Q     |   ^   | A_int[0]        | SDFFR_X1  | 0.090 |   0.090 |    0.523 | 
     | add_28_48/g1158/A  |   ^   | A_int[0]        | HA_X1     | 0.000 |   0.090 |    0.523 | 
     | add_28_48/g1158/CO |   ^   | add_28_48/n_50  | HA_X1     | 0.048 |   0.138 |    0.571 | 
     | add_28_48/g1209/CI |   ^   | add_28_48/n_50  | FA_X1     | 0.000 |   0.138 |    0.572 | 
     | add_28_48/g1209/CO |   ^   | add_28_48/n_133 | FA_X1     | 0.046 |   0.185 |    0.618 | 
     | add_28_48/g1208/A  |   ^   | add_28_48/n_133 | INV_X1    | 0.000 |   0.185 |    0.618 | 
     | add_28_48/g1208/ZN |   v   | add_28_48/n_134 | INV_X1    | 0.012 |   0.197 |    0.630 | 
     | add_28_48/g1152/B1 |   v   | add_28_48/n_134 | OAI21_X1  | 0.000 |   0.197 |    0.630 | 
     | add_28_48/g1152/ZN |   ^   | add_28_48/n_56  | OAI21_X1  | 0.027 |   0.224 |    0.658 | 
     | add_28_48/g1151/A  |   ^   | add_28_48/n_56  | INV_X1    | 0.000 |   0.224 |    0.658 | 
     | add_28_48/g1151/ZN |   v   | add_28_48/n_57  | INV_X1    | 0.015 |   0.239 |    0.672 | 
     | add_28_48/g1148/B1 |   v   | add_28_48/n_57  | OAI21_X1  | 0.000 |   0.239 |    0.672 | 
     | add_28_48/g1148/ZN |   ^   | add_28_48/n_60  | OAI21_X1  | 0.028 |   0.267 |    0.700 | 
     | add_28_48/g1147/A  |   ^   | add_28_48/n_60  | INV_X1    | 0.000 |   0.267 |    0.701 | 
     | add_28_48/g1147/ZN |   v   | add_28_48/n_61  | INV_X1    | 0.014 |   0.281 |    0.715 | 
     | add_28_48/g1144/B1 |   v   | add_28_48/n_61  | OAI21_X1  | 0.000 |   0.282 |    0.715 | 
     | add_28_48/g1144/ZN |   ^   | add_28_48/n_64  | OAI21_X1  | 0.028 |   0.309 |    0.743 | 
     | add_28_48/g1143/A  |   ^   | add_28_48/n_64  | INV_X1    | 0.000 |   0.309 |    0.743 | 
     | add_28_48/g1143/ZN |   v   | add_28_48/n_65  | INV_X1    | 0.014 |   0.323 |    0.757 | 
     | add_28_48/g1213/A  |   v   | add_28_48/n_65  | XOR2_X1   | 0.000 |   0.323 |    0.757 | 
     | add_28_48/g1213/Z  |   v   | n_103           | XOR2_X1   | 0.055 |   0.378 |    0.811 | 
     | g746/C1            |   v   | n_103           | AOI222_X1 | 0.000 |   0.379 |    0.812 | 
     | g746/ZN            |   ^   | n_17            | AOI222_X1 | 0.087 |   0.466 |    0.899 | 
     | g737/A             |   ^   | n_17            | INV_X1    | 0.000 |   0.466 |    0.899 | 
     | g737/ZN            |   v   | n_26            | INV_X1    | 0.009 |   0.475 |    0.909 | 
     | C_int_reg[5]/D     |   v   | n_26            | DFFR_X1   | 0.000 |   0.475 |    0.909 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |                 |       |       |         |       |  Time   |   Time   | 
     |-----------------+-------+-------+---------+-------+---------+----------| 
     | clk             |   ^   | clk   |         |       |   0.000 |   -0.433 | 
     | C_int_reg[5]/CK |   ^   | clk   | DFFR_X1 | 0.000 |   0.000 |   -0.433 | 
     +------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin C_int_reg[4]/CK 
Endpoint:   C_int_reg[4]/D (v) checked with  leading edge of 'clk'
Beginpoint: A_int_reg[0]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
- Setup                         0.041
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.909
- Arrival Time                  0.434
= Slack Time                    0.474
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |        Pin         |  Edge |       Net       |   Cell    | Delay | Arrival | Required | 
     |                    |       |                 |           |       |  Time   |   Time   | 
     |--------------------+-------+-----------------+-----------+-------+---------+----------| 
     | clk                |   ^   | clk             |           |       |   0.000 |    0.474 | 
     | A_int_reg[0]/CK    |   ^   | clk             | SDFFR_X1  | 0.000 |   0.000 |    0.474 | 
     | A_int_reg[0]/Q     |   ^   | A_int[0]        | SDFFR_X1  | 0.090 |   0.090 |    0.564 | 
     | add_28_48/g1158/A  |   ^   | A_int[0]        | HA_X1     | 0.000 |   0.090 |    0.564 | 
     | add_28_48/g1158/CO |   ^   | add_28_48/n_50  | HA_X1     | 0.048 |   0.138 |    0.612 | 
     | add_28_48/g1209/CI |   ^   | add_28_48/n_50  | FA_X1     | 0.000 |   0.138 |    0.612 | 
     | add_28_48/g1209/CO |   ^   | add_28_48/n_133 | FA_X1     | 0.046 |   0.185 |    0.659 | 
     | add_28_48/g1208/A  |   ^   | add_28_48/n_133 | INV_X1    | 0.000 |   0.185 |    0.659 | 
     | add_28_48/g1208/ZN |   v   | add_28_48/n_134 | INV_X1    | 0.012 |   0.197 |    0.671 | 
     | add_28_48/g1152/B1 |   v   | add_28_48/n_134 | OAI21_X1  | 0.000 |   0.197 |    0.671 | 
     | add_28_48/g1152/ZN |   ^   | add_28_48/n_56  | OAI21_X1  | 0.027 |   0.224 |    0.698 | 
     | add_28_48/g1151/A  |   ^   | add_28_48/n_56  | INV_X1    | 0.000 |   0.224 |    0.698 | 
     | add_28_48/g1151/ZN |   v   | add_28_48/n_57  | INV_X1    | 0.015 |   0.239 |    0.713 | 
     | add_28_48/g1148/B1 |   v   | add_28_48/n_57  | OAI21_X1  | 0.000 |   0.239 |    0.713 | 
     | add_28_48/g1148/ZN |   ^   | add_28_48/n_60  | OAI21_X1  | 0.028 |   0.267 |    0.741 | 
     | add_28_48/g1147/A  |   ^   | add_28_48/n_60  | INV_X1    | 0.000 |   0.267 |    0.741 | 
     | add_28_48/g1147/ZN |   v   | add_28_48/n_61  | INV_X1    | 0.014 |   0.281 |    0.755 | 
     | add_28_48/g1214/A  |   v   | add_28_48/n_61  | XOR2_X1   | 0.000 |   0.282 |    0.756 | 
     | add_28_48/g1214/Z  |   v   | n_105           | XOR2_X1   | 0.054 |   0.336 |    0.810 | 
     | g745/C1            |   v   | n_105           | AOI222_X1 | 0.000 |   0.336 |    0.810 | 
     | g745/ZN            |   ^   | n_18            | AOI222_X1 | 0.090 |   0.426 |    0.900 | 
     | g736/A             |   ^   | n_18            | INV_X1    | 0.000 |   0.426 |    0.900 | 
     | g736/ZN            |   v   | n_27            | INV_X1    | 0.008 |   0.434 |    0.909 | 
     | C_int_reg[4]/D     |   v   | n_27            | DFFR_X1   | 0.000 |   0.434 |    0.909 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |                 |       |       |         |       |  Time   |   Time   | 
     |-----------------+-------+-------+---------+-------+---------+----------| 
     | clk             |   ^   | clk   |         |       |   0.000 |   -0.474 | 
     | C_int_reg[4]/CK |   ^   | clk   | DFFR_X1 | 0.000 |   0.000 |   -0.474 | 
     +------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin C_int_reg[3]/CK 
Endpoint:   C_int_reg[3]/D (v) checked with  leading edge of 'clk'
Beginpoint: A_int_reg[0]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
- Setup                         0.042
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.908
- Arrival Time                  0.393
= Slack Time                    0.516
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |        Pin         |  Edge |       Net       |   Cell    | Delay | Arrival | Required | 
     |                    |       |                 |           |       |  Time   |   Time   | 
     |--------------------+-------+-----------------+-----------+-------+---------+----------| 
     | clk                |   ^   | clk             |           |       |   0.000 |    0.516 | 
     | A_int_reg[0]/CK    |   ^   | clk             | SDFFR_X1  | 0.000 |   0.000 |    0.516 | 
     | A_int_reg[0]/Q     |   ^   | A_int[0]        | SDFFR_X1  | 0.090 |   0.090 |    0.606 | 
     | add_28_48/g1158/A  |   ^   | A_int[0]        | HA_X1     | 0.000 |   0.090 |    0.606 | 
     | add_28_48/g1158/CO |   ^   | add_28_48/n_50  | HA_X1     | 0.048 |   0.138 |    0.654 | 
     | add_28_48/g1209/CI |   ^   | add_28_48/n_50  | FA_X1     | 0.000 |   0.139 |    0.654 | 
     | add_28_48/g1209/CO |   ^   | add_28_48/n_133 | FA_X1     | 0.046 |   0.185 |    0.701 | 
     | add_28_48/g1208/A  |   ^   | add_28_48/n_133 | INV_X1    | 0.000 |   0.185 |    0.701 | 
     | add_28_48/g1208/ZN |   v   | add_28_48/n_134 | INV_X1    | 0.012 |   0.197 |    0.713 | 
     | add_28_48/g1152/B1 |   v   | add_28_48/n_134 | OAI21_X1  | 0.000 |   0.197 |    0.713 | 
     | add_28_48/g1152/ZN |   ^   | add_28_48/n_56  | OAI21_X1  | 0.027 |   0.224 |    0.740 | 
     | add_28_48/g1151/A  |   ^   | add_28_48/n_56  | INV_X1    | 0.000 |   0.224 |    0.740 | 
     | add_28_48/g1151/ZN |   v   | add_28_48/n_57  | INV_X1    | 0.015 |   0.239 |    0.755 | 
     | add_28_48/g1215/A  |   v   | add_28_48/n_57  | XOR2_X1   | 0.000 |   0.239 |    0.755 | 
     | add_28_48/g1215/Z  |   v   | n_107           | XOR2_X1   | 0.054 |   0.293 |    0.809 | 
     | g744/C1            |   v   | n_107           | AOI222_X1 | 0.000 |   0.293 |    0.809 | 
     | g744/ZN            |   ^   | n_19            | AOI222_X1 | 0.090 |   0.384 |    0.900 | 
     | g735/A             |   ^   | n_19            | INV_X1    | 0.000 |   0.384 |    0.900 | 
     | g735/ZN            |   v   | n_28            | INV_X1    | 0.009 |   0.393 |    0.908 | 
     | C_int_reg[3]/D     |   v   | n_28            | DFFR_X1   | 0.000 |   0.393 |    0.908 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |                 |       |       |         |       |  Time   |   Time   | 
     |-----------------+-------+-------+---------+-------+---------+----------| 
     | clk             |   ^   | clk   |         |       |   0.000 |   -0.516 | 
     | C_int_reg[3]/CK |   ^   | clk   | DFFR_X1 | 0.000 |   0.000 |   -0.516 | 
     +------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin C_int_reg[2]/CK 
Endpoint:   C_int_reg[2]/D (v) checked with  leading edge of 'clk'
Beginpoint: state_reg[1]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
- Setup                         0.041
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.909
- Arrival Time                  0.367
= Slack Time                    0.541
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |   Cell    | Delay | Arrival | Required | 
     |                 |       |          |           |       |  Time   |   Time   | 
     |-----------------+-------+----------+-----------+-------+---------+----------| 
     | clk             |   ^   | clk      |           |       |   0.000 |    0.541 | 
     | state_reg[1]/CK |   ^   | clk      | DFFR_X1   | 0.000 |   0.000 |    0.541 | 
     | state_reg[1]/Q  |   ^   | state[1] | DFFR_X1   | 0.124 |   0.124 |    0.665 | 
     | g807/A1         |   ^   | state[1] | AND2_X2   | 0.000 |   0.124 |    0.665 | 
     | g807/ZN         |   ^   | n_9      | AND2_X2   | 0.085 |   0.209 |    0.750 | 
     | g806/A          |   ^   | n_9      | INV_X1    | 0.000 |   0.209 |    0.750 | 
     | g806/ZN         |   v   | n_8      | INV_X1    | 0.010 |   0.220 |    0.761 | 
     | g805/A2         |   v   | n_8      | AND2_X2   | 0.000 |   0.220 |    0.761 | 
     | g805/ZN         |   v   | n_10     | AND2_X2   | 0.054 |   0.274 |    0.815 | 
     | g743/B1         |   v   | n_10     | AOI222_X1 | 0.002 |   0.276 |    0.817 | 
     | g743/ZN         |   ^   | n_20     | AOI222_X1 | 0.083 |   0.359 |    0.900 | 
     | g734/A          |   ^   | n_20     | INV_X1    | 0.000 |   0.359 |    0.900 | 
     | g734/ZN         |   v   | n_29     | INV_X1    | 0.009 |   0.367 |    0.909 | 
     | C_int_reg[2]/D  |   v   | n_29     | DFFR_X1   | 0.000 |   0.367 |    0.909 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |                 |       |       |         |       |  Time   |   Time   | 
     |-----------------+-------+-------+---------+-------+---------+----------| 
     | clk             |   ^   | clk   |         |       |   0.000 |   -0.541 | 
     | C_int_reg[2]/CK |   ^   | clk   | DFFR_X1 | 0.000 |   0.000 |   -0.541 | 
     +------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin C_int_reg[1]/CK 
Endpoint:   C_int_reg[1]/D (v) checked with  leading edge of 'clk'
Beginpoint: C_int_reg[0]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
- Setup                         0.041
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.909
- Arrival Time                  0.360
= Slack Time                    0.548
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |        Pin         |  Edge |      Net       |   Cell    | Delay | Arrival | Required | 
     |                    |       |                |           |       |  Time   |   Time   | 
     |--------------------+-------+----------------+-----------+-------+---------+----------| 
     | clk                |   ^   | clk            |           |       |   0.000 |    0.548 | 
     | C_int_reg[0]/CK    |   ^   | clk            | DFFR_X1   | 0.000 |   0.000 |    0.548 | 
     | C_int_reg[0]/Q     |   ^   | C_int[0]       | DFFR_X1   | 0.120 |   0.120 |    0.668 | 
     | add_33_48/g1194/A  |   ^   | C_int[0]       | HA_X1     | 0.000 |   0.120 |    0.668 | 
     | add_33_48/g1194/CO |   ^   | add_33_48/n_55 | HA_X1     | 0.049 |   0.169 |    0.717 | 
     | add_33_48/g1258/CI |   ^   | add_33_48/n_55 | FA_X1     | 0.000 |   0.169 |    0.717 | 
     | add_33_48/g1258/S  |   v   | n_110          | FA_X1     | 0.092 |   0.261 |    0.809 | 
     | g742/C1            |   v   | n_110          | AOI222_X1 | 0.000 |   0.261 |    0.809 | 
     | g742/ZN            |   ^   | n_21           | AOI222_X1 | 0.091 |   0.352 |    0.900 | 
     | g733/A             |   ^   | n_21           | INV_X1    | 0.000 |   0.352 |    0.900 | 
     | g733/ZN            |   v   | n_30           | INV_X1    | 0.008 |   0.360 |    0.909 | 
     | C_int_reg[1]/D     |   v   | n_30           | DFFR_X1   | 0.000 |   0.360 |    0.909 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |                 |       |       |         |       |  Time   |   Time   | 
     |-----------------+-------+-------+---------+-------+---------+----------| 
     | clk             |   ^   | clk   |         |       |   0.000 |   -0.548 | 
     | C_int_reg[1]/CK |   ^   | clk   | DFFR_X1 | 0.000 |   0.000 |   -0.548 | 
     +------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin C_int_reg[0]/CK 
Endpoint:   C_int_reg[0]/D (v) checked with  leading edge of 'clk'
Beginpoint: state_reg[1]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
- Setup                         0.042
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.908
- Arrival Time                  0.348
= Slack Time                    0.561
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |   Cell    | Delay | Arrival | Required | 
     |                 |       |          |           |       |  Time   |   Time   | 
     |-----------------+-------+----------+-----------+-------+---------+----------| 
     | clk             |   ^   | clk      |           |       |   0.000 |    0.561 | 
     | state_reg[1]/CK |   ^   | clk      | DFFR_X1   | 0.000 |   0.000 |    0.561 | 
     | state_reg[1]/Q  |   ^   | state[1] | DFFR_X1   | 0.124 |   0.124 |    0.685 | 
     | g807/A1         |   ^   | state[1] | AND2_X2   | 0.000 |   0.124 |    0.685 | 
     | g807/ZN         |   ^   | n_9      | AND2_X2   | 0.085 |   0.209 |    0.770 | 
     | g806/A          |   ^   | n_9      | INV_X1    | 0.000 |   0.209 |    0.770 | 
     | g806/ZN         |   v   | n_8      | INV_X1    | 0.010 |   0.220 |    0.780 | 
     | g805/A2         |   v   | n_8      | AND2_X2   | 0.000 |   0.220 |    0.780 | 
     | g805/ZN         |   v   | n_10     | AND2_X2   | 0.054 |   0.274 |    0.834 | 
     | g727/A1         |   v   | n_10     | AOI222_X1 | 0.002 |   0.276 |    0.837 | 
     | g727/ZN         |   ^   | n_36     | AOI222_X1 | 0.062 |   0.338 |    0.899 | 
     | g718/A          |   ^   | n_36     | INV_X1    | 0.000 |   0.338 |    0.899 | 
     | g718/ZN         |   v   | n_44     | INV_X1    | 0.009 |   0.347 |    0.908 | 
     | C_int_reg[0]/D  |   v   | n_44     | DFFR_X1   | 0.000 |   0.348 |    0.908 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |                 |       |       |         |       |  Time   |   Time   | 
     |-----------------+-------+-------+---------+-------+---------+----------| 
     | clk             |   ^   | clk   |         |       |   0.000 |   -0.561 | 
     | C_int_reg[0]/CK |   ^   | clk   | DFFR_X1 | 0.000 |   0.000 |   -0.561 | 
     +------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin Y_reg[13]/CK 
Endpoint:   Y_reg[13]/SE   (v) checked with  leading edge of 'clk'
Beginpoint: state_reg[1]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
- Setup                         0.093
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.857
- Arrival Time                  0.186
= Slack Time                    0.671
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |   Cell   | Delay | Arrival | Required | 
     |                 |       |          |          |       |  Time   |   Time   | 
     |-----------------+-------+----------+----------+-------+---------+----------| 
     | clk             |   ^   | clk      |          |       |   0.000 |    0.671 | 
     | state_reg[1]/CK |   ^   | clk      | DFFR_X1  | 0.000 |   0.000 |    0.671 | 
     | state_reg[1]/Q  |   ^   | state[1] | DFFR_X1  | 0.124 |   0.124 |    0.795 | 
     | g812/A1         |   ^   | state[1] | NAND2_X2 | 0.000 |   0.124 |    0.796 | 
     | g812/ZN         |   v   | n_3      | NAND2_X2 | 0.058 |   0.183 |    0.854 | 
     | Y_reg[13]/SE    |   v   | n_3      | SDFFR_X1 | 0.003 |   0.186 |    0.857 | 
     +----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------+ 
     |     Pin      |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |              |       |       |          |       |  Time   |   Time   | 
     |--------------+-------+-------+----------+-------+---------+----------| 
     | clk          |   ^   | clk   |          |       |   0.000 |   -0.671 | 
     | Y_reg[13]/CK |   ^   | clk   | SDFFR_X1 | 0.000 |   0.000 |   -0.671 | 
     +----------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin Y_reg[12]/CK 
Endpoint:   Y_reg[12]/SE   (v) checked with  leading edge of 'clk'
Beginpoint: state_reg[1]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
- Setup                         0.093
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.857
- Arrival Time                  0.186
= Slack Time                    0.671
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |   Cell   | Delay | Arrival | Required | 
     |                 |       |          |          |       |  Time   |   Time   | 
     |-----------------+-------+----------+----------+-------+---------+----------| 
     | clk             |   ^   | clk      |          |       |   0.000 |    0.671 | 
     | state_reg[1]/CK |   ^   | clk      | DFFR_X1  | 0.000 |   0.000 |    0.671 | 
     | state_reg[1]/Q  |   ^   | state[1] | DFFR_X1  | 0.124 |   0.124 |    0.795 | 
     | g812/A1         |   ^   | state[1] | NAND2_X2 | 0.000 |   0.124 |    0.796 | 
     | g812/ZN         |   v   | n_3      | NAND2_X2 | 0.058 |   0.183 |    0.854 | 
     | Y_reg[12]/SE    |   v   | n_3      | SDFFR_X1 | 0.003 |   0.186 |    0.857 | 
     +----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------+ 
     |     Pin      |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |              |       |       |          |       |  Time   |   Time   | 
     |--------------+-------+-------+----------+-------+---------+----------| 
     | clk          |   ^   | clk   |          |       |   0.000 |   -0.671 | 
     | Y_reg[12]/CK |   ^   | clk   | SDFFR_X1 | 0.000 |   0.000 |   -0.671 | 
     +----------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin Y_reg[11]/CK 
Endpoint:   Y_reg[11]/SE   (v) checked with  leading edge of 'clk'
Beginpoint: state_reg[1]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
- Setup                         0.093
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.857
- Arrival Time                  0.186
= Slack Time                    0.671
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |   Cell   | Delay | Arrival | Required | 
     |                 |       |          |          |       |  Time   |   Time   | 
     |-----------------+-------+----------+----------+-------+---------+----------| 
     | clk             |   ^   | clk      |          |       |   0.000 |    0.671 | 
     | state_reg[1]/CK |   ^   | clk      | DFFR_X1  | 0.000 |   0.000 |    0.671 | 
     | state_reg[1]/Q  |   ^   | state[1] | DFFR_X1  | 0.124 |   0.124 |    0.795 | 
     | g812/A1         |   ^   | state[1] | NAND2_X2 | 0.000 |   0.124 |    0.796 | 
     | g812/ZN         |   v   | n_3      | NAND2_X2 | 0.058 |   0.183 |    0.854 | 
     | Y_reg[11]/SE    |   v   | n_3      | SDFFR_X1 | 0.003 |   0.186 |    0.857 | 
     +----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------+ 
     |     Pin      |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |              |       |       |          |       |  Time   |   Time   | 
     |--------------+-------+-------+----------+-------+---------+----------| 
     | clk          |   ^   | clk   |          |       |   0.000 |   -0.671 | 
     | Y_reg[11]/CK |   ^   | clk   | SDFFR_X1 | 0.000 |   0.000 |   -0.671 | 
     +----------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin Y_reg[17]/CK 
Endpoint:   Y_reg[17]/SE   (v) checked with  leading edge of 'clk'
Beginpoint: state_reg[1]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
- Setup                         0.093
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.857
- Arrival Time                  0.186
= Slack Time                    0.671
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |   Cell   | Delay | Arrival | Required | 
     |                 |       |          |          |       |  Time   |   Time   | 
     |-----------------+-------+----------+----------+-------+---------+----------| 
     | clk             |   ^   | clk      |          |       |   0.000 |    0.671 | 
     | state_reg[1]/CK |   ^   | clk      | DFFR_X1  | 0.000 |   0.000 |    0.671 | 
     | state_reg[1]/Q  |   ^   | state[1] | DFFR_X1  | 0.124 |   0.124 |    0.796 | 
     | g812/A1         |   ^   | state[1] | NAND2_X2 | 0.000 |   0.124 |    0.796 | 
     | g812/ZN         |   v   | n_3      | NAND2_X2 | 0.058 |   0.183 |    0.854 | 
     | Y_reg[17]/SE    |   v   | n_3      | SDFFR_X1 | 0.003 |   0.186 |    0.857 | 
     +----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------+ 
     |     Pin      |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |              |       |       |          |       |  Time   |   Time   | 
     |--------------+-------+-------+----------+-------+---------+----------| 
     | clk          |   ^   | clk   |          |       |   0.000 |   -0.671 | 
     | Y_reg[17]/CK |   ^   | clk   | SDFFR_X1 | 0.000 |   0.000 |   -0.671 | 
     +----------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin Y_reg[14]/CK 
Endpoint:   Y_reg[14]/SE   (v) checked with  leading edge of 'clk'
Beginpoint: state_reg[1]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
- Setup                         0.093
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.857
- Arrival Time                  0.186
= Slack Time                    0.671
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |   Cell   | Delay | Arrival | Required | 
     |                 |       |          |          |       |  Time   |   Time   | 
     |-----------------+-------+----------+----------+-------+---------+----------| 
     | clk             |   ^   | clk      |          |       |   0.000 |    0.671 | 
     | state_reg[1]/CK |   ^   | clk      | DFFR_X1  | 0.000 |   0.000 |    0.671 | 
     | state_reg[1]/Q  |   ^   | state[1] | DFFR_X1  | 0.124 |   0.124 |    0.796 | 
     | g812/A1         |   ^   | state[1] | NAND2_X2 | 0.000 |   0.124 |    0.796 | 
     | g812/ZN         |   v   | n_3      | NAND2_X2 | 0.058 |   0.183 |    0.854 | 
     | Y_reg[14]/SE    |   v   | n_3      | SDFFR_X1 | 0.003 |   0.186 |    0.857 | 
     +----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------+ 
     |     Pin      |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |              |       |       |          |       |  Time   |   Time   | 
     |--------------+-------+-------+----------+-------+---------+----------| 
     | clk          |   ^   | clk   |          |       |   0.000 |   -0.671 | 
     | Y_reg[14]/CK |   ^   | clk   | SDFFR_X1 | 0.000 |   0.000 |   -0.671 | 
     +----------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin Y_reg[16]/CK 
Endpoint:   Y_reg[16]/SE   (v) checked with  leading edge of 'clk'
Beginpoint: state_reg[1]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
- Setup                         0.093
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.857
- Arrival Time                  0.185
= Slack Time                    0.672
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |   Cell   | Delay | Arrival | Required | 
     |                 |       |          |          |       |  Time   |   Time   | 
     |-----------------+-------+----------+----------+-------+---------+----------| 
     | clk             |   ^   | clk      |          |       |   0.000 |    0.672 | 
     | state_reg[1]/CK |   ^   | clk      | DFFR_X1  | 0.000 |   0.000 |    0.672 | 
     | state_reg[1]/Q  |   ^   | state[1] | DFFR_X1  | 0.124 |   0.124 |    0.796 | 
     | g812/A1         |   ^   | state[1] | NAND2_X2 | 0.000 |   0.124 |    0.796 | 
     | g812/ZN         |   v   | n_3      | NAND2_X2 | 0.058 |   0.183 |    0.854 | 
     | Y_reg[16]/SE    |   v   | n_3      | SDFFR_X1 | 0.003 |   0.185 |    0.857 | 
     +----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------+ 
     |     Pin      |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |              |       |       |          |       |  Time   |   Time   | 
     |--------------+-------+-------+----------+-------+---------+----------| 
     | clk          |   ^   | clk   |          |       |   0.000 |   -0.672 | 
     | Y_reg[16]/CK |   ^   | clk   | SDFFR_X1 | 0.000 |   0.000 |   -0.672 | 
     +----------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin Y_reg[9]/CK 
Endpoint:   Y_reg[9]/SE    (v) checked with  leading edge of 'clk'
Beginpoint: state_reg[1]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
- Setup                         0.093
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.857
- Arrival Time                  0.185
= Slack Time                    0.672
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |   Cell   | Delay | Arrival | Required | 
     |                 |       |          |          |       |  Time   |   Time   | 
     |-----------------+-------+----------+----------+-------+---------+----------| 
     | clk             |   ^   | clk      |          |       |   0.000 |    0.672 | 
     | state_reg[1]/CK |   ^   | clk      | DFFR_X1  | 0.000 |   0.000 |    0.672 | 
     | state_reg[1]/Q  |   ^   | state[1] | DFFR_X1  | 0.124 |   0.124 |    0.796 | 
     | g812/A1         |   ^   | state[1] | NAND2_X2 | 0.000 |   0.124 |    0.796 | 
     | g812/ZN         |   v   | n_3      | NAND2_X2 | 0.058 |   0.183 |    0.854 | 
     | Y_reg[9]/SE     |   v   | n_3      | SDFFR_X1 | 0.003 |   0.185 |    0.857 | 
     +----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |     Pin     |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |             |       |       |          |       |  Time   |   Time   | 
     |-------------+-------+-------+----------+-------+---------+----------| 
     | clk         |   ^   | clk   |          |       |   0.000 |   -0.672 | 
     | Y_reg[9]/CK |   ^   | clk   | SDFFR_X1 | 0.000 |   0.000 |   -0.672 | 
     +---------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin Y_reg[8]/CK 
Endpoint:   Y_reg[8]/SE    (v) checked with  leading edge of 'clk'
Beginpoint: state_reg[1]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
- Setup                         0.093
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.857
- Arrival Time                  0.185
= Slack Time                    0.672
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |   Cell   | Delay | Arrival | Required | 
     |                 |       |          |          |       |  Time   |   Time   | 
     |-----------------+-------+----------+----------+-------+---------+----------| 
     | clk             |   ^   | clk      |          |       |   0.000 |    0.672 | 
     | state_reg[1]/CK |   ^   | clk      | DFFR_X1  | 0.000 |   0.000 |    0.672 | 
     | state_reg[1]/Q  |   ^   | state[1] | DFFR_X1  | 0.124 |   0.124 |    0.796 | 
     | g812/A1         |   ^   | state[1] | NAND2_X2 | 0.000 |   0.124 |    0.796 | 
     | g812/ZN         |   v   | n_3      | NAND2_X2 | 0.058 |   0.183 |    0.854 | 
     | Y_reg[8]/SE     |   v   | n_3      | SDFFR_X1 | 0.003 |   0.185 |    0.857 | 
     +----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |     Pin     |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |             |       |       |          |       |  Time   |   Time   | 
     |-------------+-------+-------+----------+-------+---------+----------| 
     | clk         |   ^   | clk   |          |       |   0.000 |   -0.672 | 
     | Y_reg[8]/CK |   ^   | clk   | SDFFR_X1 | 0.000 |   0.000 |   -0.672 | 
     +---------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin Y_reg[15]/CK 
Endpoint:   Y_reg[15]/SE   (v) checked with  leading edge of 'clk'
Beginpoint: state_reg[1]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
- Setup                         0.093
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.857
- Arrival Time                  0.185
= Slack Time                    0.672
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |   Cell   | Delay | Arrival | Required | 
     |                 |       |          |          |       |  Time   |   Time   | 
     |-----------------+-------+----------+----------+-------+---------+----------| 
     | clk             |   ^   | clk      |          |       |   0.000 |    0.672 | 
     | state_reg[1]/CK |   ^   | clk      | DFFR_X1  | 0.000 |   0.000 |    0.672 | 
     | state_reg[1]/Q  |   ^   | state[1] | DFFR_X1  | 0.124 |   0.124 |    0.796 | 
     | g812/A1         |   ^   | state[1] | NAND2_X2 | 0.000 |   0.124 |    0.796 | 
     | g812/ZN         |   v   | n_3      | NAND2_X2 | 0.058 |   0.183 |    0.854 | 
     | Y_reg[15]/SE    |   v   | n_3      | SDFFR_X1 | 0.003 |   0.185 |    0.857 | 
     +----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------+ 
     |     Pin      |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |              |       |       |          |       |  Time   |   Time   | 
     |--------------+-------+-------+----------+-------+---------+----------| 
     | clk          |   ^   | clk   |          |       |   0.000 |   -0.672 | 
     | Y_reg[15]/CK |   ^   | clk   | SDFFR_X1 | 0.000 |   0.000 |   -0.672 | 
     +----------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin Y_reg[7]/CK 
Endpoint:   Y_reg[7]/SE    (v) checked with  leading edge of 'clk'
Beginpoint: state_reg[1]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
- Setup                         0.093
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.857
- Arrival Time                  0.185
= Slack Time                    0.672
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |   Cell   | Delay | Arrival | Required | 
     |                 |       |          |          |       |  Time   |   Time   | 
     |-----------------+-------+----------+----------+-------+---------+----------| 
     | clk             |   ^   | clk      |          |       |   0.000 |    0.672 | 
     | state_reg[1]/CK |   ^   | clk      | DFFR_X1  | 0.000 |   0.000 |    0.672 | 
     | state_reg[1]/Q  |   ^   | state[1] | DFFR_X1  | 0.124 |   0.124 |    0.796 | 
     | g812/A1         |   ^   | state[1] | NAND2_X2 | 0.000 |   0.124 |    0.796 | 
     | g812/ZN         |   v   | n_3      | NAND2_X2 | 0.058 |   0.183 |    0.854 | 
     | Y_reg[7]/SE     |   v   | n_3      | SDFFR_X1 | 0.003 |   0.185 |    0.857 | 
     +----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |     Pin     |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |             |       |       |          |       |  Time   |   Time   | 
     |-------------+-------+-------+----------+-------+---------+----------| 
     | clk         |   ^   | clk   |          |       |   0.000 |   -0.672 | 
     | Y_reg[7]/CK |   ^   | clk   | SDFFR_X1 | 0.000 |   0.000 |   -0.672 | 
     +---------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin Y_reg[10]/CK 
Endpoint:   Y_reg[10]/SE   (v) checked with  leading edge of 'clk'
Beginpoint: state_reg[1]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
- Setup                         0.093
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.857
- Arrival Time                  0.185
= Slack Time                    0.672
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |   Cell   | Delay | Arrival | Required | 
     |                 |       |          |          |       |  Time   |   Time   | 
     |-----------------+-------+----------+----------+-------+---------+----------| 
     | clk             |   ^   | clk      |          |       |   0.000 |    0.672 | 
     | state_reg[1]/CK |   ^   | clk      | DFFR_X1  | 0.000 |   0.000 |    0.672 | 
     | state_reg[1]/Q  |   ^   | state[1] | DFFR_X1  | 0.124 |   0.124 |    0.796 | 
     | g812/A1         |   ^   | state[1] | NAND2_X2 | 0.000 |   0.124 |    0.796 | 
     | g812/ZN         |   v   | n_3      | NAND2_X2 | 0.058 |   0.183 |    0.854 | 
     | Y_reg[10]/SE    |   v   | n_3      | SDFFR_X1 | 0.003 |   0.185 |    0.857 | 
     +----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------+ 
     |     Pin      |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |              |       |       |          |       |  Time   |   Time   | 
     |--------------+-------+-------+----------+-------+---------+----------| 
     | clk          |   ^   | clk   |          |       |   0.000 |   -0.672 | 
     | Y_reg[10]/CK |   ^   | clk   | SDFFR_X1 | 0.000 |   0.000 |   -0.672 | 
     +----------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin Y_reg[6]/CK 
Endpoint:   Y_reg[6]/SE    (v) checked with  leading edge of 'clk'
Beginpoint: state_reg[1]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
- Setup                         0.093
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.857
- Arrival Time                  0.185
= Slack Time                    0.672
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |   Cell   | Delay | Arrival | Required | 
     |                 |       |          |          |       |  Time   |   Time   | 
     |-----------------+-------+----------+----------+-------+---------+----------| 
     | clk             |   ^   | clk      |          |       |   0.000 |    0.672 | 
     | state_reg[1]/CK |   ^   | clk      | DFFR_X1  | 0.000 |   0.000 |    0.672 | 
     | state_reg[1]/Q  |   ^   | state[1] | DFFR_X1  | 0.124 |   0.124 |    0.796 | 
     | g812/A1         |   ^   | state[1] | NAND2_X2 | 0.000 |   0.124 |    0.796 | 
     | g812/ZN         |   v   | n_3      | NAND2_X2 | 0.058 |   0.183 |    0.854 | 
     | Y_reg[6]/SE     |   v   | n_3      | SDFFR_X1 | 0.002 |   0.185 |    0.857 | 
     +----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |     Pin     |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |             |       |       |          |       |  Time   |   Time   | 
     |-------------+-------+-------+----------+-------+---------+----------| 
     | clk         |   ^   | clk   |          |       |   0.000 |   -0.672 | 
     | Y_reg[6]/CK |   ^   | clk   | SDFFR_X1 | 0.000 |   0.000 |   -0.672 | 
     +---------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin Y_reg[5]/CK 
Endpoint:   Y_reg[5]/SE    (v) checked with  leading edge of 'clk'
Beginpoint: state_reg[1]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
- Setup                         0.093
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.857
- Arrival Time                  0.185
= Slack Time                    0.672
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |   Cell   | Delay | Arrival | Required | 
     |                 |       |          |          |       |  Time   |   Time   | 
     |-----------------+-------+----------+----------+-------+---------+----------| 
     | clk             |   ^   | clk      |          |       |   0.000 |    0.672 | 
     | state_reg[1]/CK |   ^   | clk      | DFFR_X1  | 0.000 |   0.000 |    0.672 | 
     | state_reg[1]/Q  |   ^   | state[1] | DFFR_X1  | 0.124 |   0.124 |    0.796 | 
     | g812/A1         |   ^   | state[1] | NAND2_X2 | 0.000 |   0.124 |    0.796 | 
     | g812/ZN         |   v   | n_3      | NAND2_X2 | 0.058 |   0.183 |    0.855 | 
     | Y_reg[5]/SE     |   v   | n_3      | SDFFR_X1 | 0.002 |   0.185 |    0.857 | 
     +----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |     Pin     |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |             |       |       |          |       |  Time   |   Time   | 
     |-------------+-------+-------+----------+-------+---------+----------| 
     | clk         |   ^   | clk   |          |       |   0.000 |   -0.672 | 
     | Y_reg[5]/CK |   ^   | clk   | SDFFR_X1 | 0.000 |   0.000 |   -0.672 | 
     +---------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin Y_reg[0]/CK 
Endpoint:   Y_reg[0]/SE    (v) checked with  leading edge of 'clk'
Beginpoint: state_reg[1]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
- Setup                         0.093
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.857
- Arrival Time                  0.185
= Slack Time                    0.672
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |   Cell   | Delay | Arrival | Required | 
     |                 |       |          |          |       |  Time   |   Time   | 
     |-----------------+-------+----------+----------+-------+---------+----------| 
     | clk             |   ^   | clk      |          |       |   0.000 |    0.672 | 
     | state_reg[1]/CK |   ^   | clk      | DFFR_X1  | 0.000 |   0.000 |    0.672 | 
     | state_reg[1]/Q  |   ^   | state[1] | DFFR_X1  | 0.124 |   0.124 |    0.796 | 
     | g812/A1         |   ^   | state[1] | NAND2_X2 | 0.000 |   0.124 |    0.796 | 
     | g812/ZN         |   v   | n_3      | NAND2_X2 | 0.058 |   0.183 |    0.855 | 
     | Y_reg[0]/SE     |   v   | n_3      | SDFFR_X1 | 0.002 |   0.185 |    0.857 | 
     +----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |     Pin     |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |             |       |       |          |       |  Time   |   Time   | 
     |-------------+-------+-------+----------+-------+---------+----------| 
     | clk         |   ^   | clk   |          |       |   0.000 |   -0.672 | 
     | Y_reg[0]/CK |   ^   | clk   | SDFFR_X1 | 0.000 |   0.000 |   -0.672 | 
     +---------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin Y_reg[3]/CK 
Endpoint:   Y_reg[3]/SE    (v) checked with  leading edge of 'clk'
Beginpoint: state_reg[1]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
- Setup                         0.093
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.857
- Arrival Time                  0.184
= Slack Time                    0.673
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |   Cell   | Delay | Arrival | Required | 
     |                 |       |          |          |       |  Time   |   Time   | 
     |-----------------+-------+----------+----------+-------+---------+----------| 
     | clk             |   ^   | clk      |          |       |   0.000 |    0.673 | 
     | state_reg[1]/CK |   ^   | clk      | DFFR_X1  | 0.000 |   0.000 |    0.673 | 
     | state_reg[1]/Q  |   ^   | state[1] | DFFR_X1  | 0.124 |   0.124 |    0.797 | 
     | g812/A1         |   ^   | state[1] | NAND2_X2 | 0.000 |   0.124 |    0.797 | 
     | g812/ZN         |   v   | n_3      | NAND2_X2 | 0.058 |   0.183 |    0.855 | 
     | Y_reg[3]/SE     |   v   | n_3      | SDFFR_X1 | 0.002 |   0.184 |    0.857 | 
     +----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |     Pin     |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |             |       |       |          |       |  Time   |   Time   | 
     |-------------+-------+-------+----------+-------+---------+----------| 
     | clk         |   ^   | clk   |          |       |   0.000 |   -0.673 | 
     | Y_reg[3]/CK |   ^   | clk   | SDFFR_X1 | 0.000 |   0.000 |   -0.673 | 
     +---------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin Y_reg[4]/CK 
Endpoint:   Y_reg[4]/SE    (v) checked with  leading edge of 'clk'
Beginpoint: state_reg[1]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
- Setup                         0.093
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.857
- Arrival Time                  0.184
= Slack Time                    0.673
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |   Cell   | Delay | Arrival | Required | 
     |                 |       |          |          |       |  Time   |   Time   | 
     |-----------------+-------+----------+----------+-------+---------+----------| 
     | clk             |   ^   | clk      |          |       |   0.000 |    0.673 | 
     | state_reg[1]/CK |   ^   | clk      | DFFR_X1  | 0.000 |   0.000 |    0.673 | 
     | state_reg[1]/Q  |   ^   | state[1] | DFFR_X1  | 0.124 |   0.124 |    0.797 | 
     | g812/A1         |   ^   | state[1] | NAND2_X2 | 0.000 |   0.124 |    0.797 | 
     | g812/ZN         |   v   | n_3      | NAND2_X2 | 0.058 |   0.183 |    0.855 | 
     | Y_reg[4]/SE     |   v   | n_3      | SDFFR_X1 | 0.002 |   0.184 |    0.857 | 
     +----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |     Pin     |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |             |       |       |          |       |  Time   |   Time   | 
     |-------------+-------+-------+----------+-------+---------+----------| 
     | clk         |   ^   | clk   |          |       |   0.000 |   -0.673 | 
     | Y_reg[4]/CK |   ^   | clk   | SDFFR_X1 | 0.000 |   0.000 |   -0.673 | 
     +---------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin Y_reg[2]/CK 
Endpoint:   Y_reg[2]/SE    (v) checked with  leading edge of 'clk'
Beginpoint: state_reg[1]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
- Setup                         0.093
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.857
- Arrival Time                  0.184
= Slack Time                    0.673
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |   Cell   | Delay | Arrival | Required | 
     |                 |       |          |          |       |  Time   |   Time   | 
     |-----------------+-------+----------+----------+-------+---------+----------| 
     | clk             |   ^   | clk      |          |       |   0.000 |    0.673 | 
     | state_reg[1]/CK |   ^   | clk      | DFFR_X1  | 0.000 |   0.000 |    0.673 | 
     | state_reg[1]/Q  |   ^   | state[1] | DFFR_X1  | 0.124 |   0.124 |    0.797 | 
     | g812/A1         |   ^   | state[1] | NAND2_X2 | 0.000 |   0.124 |    0.797 | 
     | g812/ZN         |   v   | n_3      | NAND2_X2 | 0.058 |   0.183 |    0.856 | 
     | Y_reg[2]/SE     |   v   | n_3      | SDFFR_X1 | 0.001 |   0.184 |    0.857 | 
     +----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |     Pin     |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |             |       |       |          |       |  Time   |   Time   | 
     |-------------+-------+-------+----------+-------+---------+----------| 
     | clk         |   ^   | clk   |          |       |   0.000 |   -0.673 | 
     | Y_reg[2]/CK |   ^   | clk   | SDFFR_X1 | 0.000 |   0.000 |   -0.673 | 
     +---------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin Y_reg[1]/CK 
Endpoint:   Y_reg[1]/SE    (v) checked with  leading edge of 'clk'
Beginpoint: state_reg[1]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
- Setup                         0.093
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.857
- Arrival Time                  0.184
= Slack Time                    0.673
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |   Cell   | Delay | Arrival | Required | 
     |                 |       |          |          |       |  Time   |   Time   | 
     |-----------------+-------+----------+----------+-------+---------+----------| 
     | clk             |   ^   | clk      |          |       |   0.000 |    0.673 | 
     | state_reg[1]/CK |   ^   | clk      | DFFR_X1  | 0.000 |   0.000 |    0.673 | 
     | state_reg[1]/Q  |   ^   | state[1] | DFFR_X1  | 0.124 |   0.124 |    0.797 | 
     | g812/A1         |   ^   | state[1] | NAND2_X2 | 0.000 |   0.124 |    0.797 | 
     | g812/ZN         |   v   | n_3      | NAND2_X2 | 0.058 |   0.183 |    0.856 | 
     | Y_reg[1]/SE     |   v   | n_3      | SDFFR_X1 | 0.001 |   0.184 |    0.857 | 
     +----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |     Pin     |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |             |       |       |          |       |  Time   |   Time   | 
     |-------------+-------+-------+----------+-------+---------+----------| 
     | clk         |   ^   | clk   |          |       |   0.000 |   -0.673 | 
     | Y_reg[1]/CK |   ^   | clk   | SDFFR_X1 | 0.000 |   0.000 |   -0.673 | 
     +---------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin B_int_reg[12]/CK 
Endpoint:   B_int_reg[12]/SE (^) checked with  leading edge of 'clk'
Beginpoint: state_reg[0]/QN  (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
- Setup                         0.090
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.860
- Arrival Time                  0.183
= Slack Time                    0.678
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |       Pin        |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                  |       |       |          |       |  Time   |   Time   | 
     |------------------+-------+-------+----------+-------+---------+----------| 
     | clk              |   ^   | clk   |          |       |   0.000 |    0.678 | 
     | state_reg[0]/CK  |   ^   | clk   | DFFR_X1  | 0.000 |   0.000 |    0.678 | 
     | state_reg[0]/QN  |   ^   | n_1   | DFFR_X1  | 0.095 |   0.095 |    0.772 | 
     | g811/A2          |   ^   | n_1   | AND2_X4  | 0.000 |   0.095 |    0.772 | 
     | g811/ZN          |   ^   | n_5   | AND2_X4  | 0.076 |   0.170 |    0.848 | 
     | B_int_reg[12]/SE |   ^   | n_5   | SDFFR_X1 | 0.012 |   0.183 |    0.860 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |       Pin        |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                  |       |       |          |       |  Time   |   Time   | 
     |------------------+-------+-------+----------+-------+---------+----------| 
     | clk              |   ^   | clk   |          |       |   0.000 |   -0.678 | 
     | B_int_reg[12]/CK |   ^   | clk   | SDFFR_X1 | 0.000 |   0.000 |   -0.678 | 
     +--------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin B_int_reg[11]/CK 
Endpoint:   B_int_reg[11]/SE (^) checked with  leading edge of 'clk'
Beginpoint: state_reg[0]/QN  (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
- Setup                         0.090
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.860
- Arrival Time                  0.183
= Slack Time                    0.678
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |       Pin        |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                  |       |       |          |       |  Time   |   Time   | 
     |------------------+-------+-------+----------+-------+---------+----------| 
     | clk              |   ^   | clk   |          |       |   0.000 |    0.678 | 
     | state_reg[0]/CK  |   ^   | clk   | DFFR_X1  | 0.000 |   0.000 |    0.678 | 
     | state_reg[0]/QN  |   ^   | n_1   | DFFR_X1  | 0.095 |   0.095 |    0.772 | 
     | g811/A2          |   ^   | n_1   | AND2_X4  | 0.000 |   0.095 |    0.772 | 
     | g811/ZN          |   ^   | n_5   | AND2_X4  | 0.076 |   0.170 |    0.848 | 
     | B_int_reg[11]/SE |   ^   | n_5   | SDFFR_X1 | 0.012 |   0.183 |    0.860 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |       Pin        |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                  |       |       |          |       |  Time   |   Time   | 
     |------------------+-------+-------+----------+-------+---------+----------| 
     | clk              |   ^   | clk   |          |       |   0.000 |   -0.678 | 
     | B_int_reg[11]/CK |   ^   | clk   | SDFFR_X1 | 0.000 |   0.000 |   -0.678 | 
     +--------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin A_int_reg[12]/CK 
Endpoint:   A_int_reg[12]/SE (^) checked with  leading edge of 'clk'
Beginpoint: state_reg[0]/QN  (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
- Setup                         0.090
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.860
- Arrival Time                  0.183
= Slack Time                    0.678
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |       Pin        |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                  |       |       |          |       |  Time   |   Time   | 
     |------------------+-------+-------+----------+-------+---------+----------| 
     | clk              |   ^   | clk   |          |       |   0.000 |    0.678 | 
     | state_reg[0]/CK  |   ^   | clk   | DFFR_X1  | 0.000 |   0.000 |    0.678 | 
     | state_reg[0]/QN  |   ^   | n_1   | DFFR_X1  | 0.095 |   0.095 |    0.772 | 
     | g811/A2          |   ^   | n_1   | AND2_X4  | 0.000 |   0.095 |    0.772 | 
     | g811/ZN          |   ^   | n_5   | AND2_X4  | 0.076 |   0.170 |    0.848 | 
     | A_int_reg[12]/SE |   ^   | n_5   | SDFFR_X1 | 0.012 |   0.183 |    0.860 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |       Pin        |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                  |       |       |          |       |  Time   |   Time   | 
     |------------------+-------+-------+----------+-------+---------+----------| 
     | clk              |   ^   | clk   |          |       |   0.000 |   -0.678 | 
     | A_int_reg[12]/CK |   ^   | clk   | SDFFR_X1 | 0.000 |   0.000 |   -0.678 | 
     +--------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin A_int_reg[11]/CK 
Endpoint:   A_int_reg[11]/SE (^) checked with  leading edge of 'clk'
Beginpoint: state_reg[0]/QN  (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
- Setup                         0.090
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.860
- Arrival Time                  0.183
= Slack Time                    0.678
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |       Pin        |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                  |       |       |          |       |  Time   |   Time   | 
     |------------------+-------+-------+----------+-------+---------+----------| 
     | clk              |   ^   | clk   |          |       |   0.000 |    0.678 | 
     | state_reg[0]/CK  |   ^   | clk   | DFFR_X1  | 0.000 |   0.000 |    0.678 | 
     | state_reg[0]/QN  |   ^   | n_1   | DFFR_X1  | 0.095 |   0.095 |    0.772 | 
     | g811/A2          |   ^   | n_1   | AND2_X4  | 0.000 |   0.095 |    0.772 | 
     | g811/ZN          |   ^   | n_5   | AND2_X4  | 0.076 |   0.170 |    0.848 | 
     | A_int_reg[11]/SE |   ^   | n_5   | SDFFR_X1 | 0.012 |   0.183 |    0.860 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |       Pin        |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                  |       |       |          |       |  Time   |   Time   | 
     |------------------+-------+-------+----------+-------+---------+----------| 
     | clk              |   ^   | clk   |          |       |   0.000 |   -0.678 | 
     | A_int_reg[11]/CK |   ^   | clk   | SDFFR_X1 | 0.000 |   0.000 |   -0.678 | 
     +--------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin B_int_reg[13]/CK 
Endpoint:   B_int_reg[13]/SE (^) checked with  leading edge of 'clk'
Beginpoint: state_reg[0]/QN  (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
- Setup                         0.090
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.860
- Arrival Time                  0.182
= Slack Time                    0.678
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |       Pin        |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                  |       |       |          |       |  Time   |   Time   | 
     |------------------+-------+-------+----------+-------+---------+----------| 
     | clk              |   ^   | clk   |          |       |   0.000 |    0.678 | 
     | state_reg[0]/CK  |   ^   | clk   | DFFR_X1  | 0.000 |   0.000 |    0.678 | 
     | state_reg[0]/QN  |   ^   | n_1   | DFFR_X1  | 0.095 |   0.095 |    0.772 | 
     | g811/A2          |   ^   | n_1   | AND2_X4  | 0.000 |   0.095 |    0.772 | 
     | g811/ZN          |   ^   | n_5   | AND2_X4  | 0.076 |   0.170 |    0.848 | 
     | B_int_reg[13]/SE |   ^   | n_5   | SDFFR_X1 | 0.012 |   0.182 |    0.860 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |       Pin        |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                  |       |       |          |       |  Time   |   Time   | 
     |------------------+-------+-------+----------+-------+---------+----------| 
     | clk              |   ^   | clk   |          |       |   0.000 |   -0.678 | 
     | B_int_reg[13]/CK |   ^   | clk   | SDFFR_X1 | 0.000 |   0.000 |   -0.678 | 
     +--------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin B_int_reg[10]/CK 
Endpoint:   B_int_reg[10]/SE (^) checked with  leading edge of 'clk'
Beginpoint: state_reg[0]/QN  (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
- Setup                         0.090
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.860
- Arrival Time                  0.182
= Slack Time                    0.678
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |       Pin        |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                  |       |       |          |       |  Time   |   Time   | 
     |------------------+-------+-------+----------+-------+---------+----------| 
     | clk              |   ^   | clk   |          |       |   0.000 |    0.678 | 
     | state_reg[0]/CK  |   ^   | clk   | DFFR_X1  | 0.000 |   0.000 |    0.678 | 
     | state_reg[0]/QN  |   ^   | n_1   | DFFR_X1  | 0.095 |   0.095 |    0.772 | 
     | g811/A2          |   ^   | n_1   | AND2_X4  | 0.000 |   0.095 |    0.773 | 
     | g811/ZN          |   ^   | n_5   | AND2_X4  | 0.076 |   0.170 |    0.848 | 
     | B_int_reg[10]/SE |   ^   | n_5   | SDFFR_X1 | 0.012 |   0.182 |    0.860 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |       Pin        |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                  |       |       |          |       |  Time   |   Time   | 
     |------------------+-------+-------+----------+-------+---------+----------| 
     | clk              |   ^   | clk   |          |       |   0.000 |   -0.678 | 
     | B_int_reg[10]/CK |   ^   | clk   | SDFFR_X1 | 0.000 |   0.000 |   -0.678 | 
     +--------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin A_int_reg[13]/CK 
Endpoint:   A_int_reg[13]/SE (^) checked with  leading edge of 'clk'
Beginpoint: state_reg[0]/QN  (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
- Setup                         0.090
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.860
- Arrival Time                  0.182
= Slack Time                    0.678
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |       Pin        |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                  |       |       |          |       |  Time   |   Time   | 
     |------------------+-------+-------+----------+-------+---------+----------| 
     | clk              |   ^   | clk   |          |       |   0.000 |    0.678 | 
     | state_reg[0]/CK  |   ^   | clk   | DFFR_X1  | 0.000 |   0.000 |    0.678 | 
     | state_reg[0]/QN  |   ^   | n_1   | DFFR_X1  | 0.095 |   0.095 |    0.772 | 
     | g811/A2          |   ^   | n_1   | AND2_X4  | 0.000 |   0.095 |    0.773 | 
     | g811/ZN          |   ^   | n_5   | AND2_X4  | 0.076 |   0.170 |    0.848 | 
     | A_int_reg[13]/SE |   ^   | n_5   | SDFFR_X1 | 0.012 |   0.182 |    0.860 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |       Pin        |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                  |       |       |          |       |  Time   |   Time   | 
     |------------------+-------+-------+----------+-------+---------+----------| 
     | clk              |   ^   | clk   |          |       |   0.000 |   -0.678 | 
     | A_int_reg[13]/CK |   ^   | clk   | SDFFR_X1 | 0.000 |   0.000 |   -0.678 | 
     +--------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin A_int_reg[10]/CK 
Endpoint:   A_int_reg[10]/SE (^) checked with  leading edge of 'clk'
Beginpoint: state_reg[0]/QN  (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
- Setup                         0.090
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.860
- Arrival Time                  0.182
= Slack Time                    0.678
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |       Pin        |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                  |       |       |          |       |  Time   |   Time   | 
     |------------------+-------+-------+----------+-------+---------+----------| 
     | clk              |   ^   | clk   |          |       |   0.000 |    0.678 | 
     | state_reg[0]/CK  |   ^   | clk   | DFFR_X1  | 0.000 |   0.000 |    0.678 | 
     | state_reg[0]/QN  |   ^   | n_1   | DFFR_X1  | 0.095 |   0.095 |    0.773 | 
     | g811/A2          |   ^   | n_1   | AND2_X4  | 0.000 |   0.095 |    0.773 | 
     | g811/ZN          |   ^   | n_5   | AND2_X4  | 0.076 |   0.170 |    0.848 | 
     | A_int_reg[10]/SE |   ^   | n_5   | SDFFR_X1 | 0.012 |   0.182 |    0.860 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |       Pin        |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                  |       |       |          |       |  Time   |   Time   | 
     |------------------+-------+-------+----------+-------+---------+----------| 
     | clk              |   ^   | clk   |          |       |   0.000 |   -0.678 | 
     | A_int_reg[10]/CK |   ^   | clk   | SDFFR_X1 | 0.000 |   0.000 |   -0.678 | 
     +--------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin B_int_reg[14]/CK 
Endpoint:   B_int_reg[14]/SE (^) checked with  leading edge of 'clk'
Beginpoint: state_reg[0]/QN  (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
- Setup                         0.090
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.860
- Arrival Time                  0.182
= Slack Time                    0.678
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |       Pin        |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                  |       |       |          |       |  Time   |   Time   | 
     |------------------+-------+-------+----------+-------+---------+----------| 
     | clk              |   ^   | clk   |          |       |   0.000 |    0.678 | 
     | state_reg[0]/CK  |   ^   | clk   | DFFR_X1  | 0.000 |   0.000 |    0.678 | 
     | state_reg[0]/QN  |   ^   | n_1   | DFFR_X1  | 0.095 |   0.095 |    0.773 | 
     | g811/A2          |   ^   | n_1   | AND2_X4  | 0.000 |   0.095 |    0.773 | 
     | g811/ZN          |   ^   | n_5   | AND2_X4  | 0.076 |   0.170 |    0.848 | 
     | B_int_reg[14]/SE |   ^   | n_5   | SDFFR_X1 | 0.012 |   0.182 |    0.860 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |       Pin        |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                  |       |       |          |       |  Time   |   Time   | 
     |------------------+-------+-------+----------+-------+---------+----------| 
     | clk              |   ^   | clk   |          |       |   0.000 |   -0.678 | 
     | B_int_reg[14]/CK |   ^   | clk   | SDFFR_X1 | 0.000 |   0.000 |   -0.678 | 
     +--------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin B_int_reg[9]/CK 
Endpoint:   B_int_reg[9]/SE (^) checked with  leading edge of 'clk'
Beginpoint: state_reg[0]/QN (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
- Setup                         0.090
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.860
- Arrival Time                  0.182
= Slack Time                    0.678
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                 |       |       |          |       |  Time   |   Time   | 
     |-----------------+-------+-------+----------+-------+---------+----------| 
     | clk             |   ^   | clk   |          |       |   0.000 |    0.678 | 
     | state_reg[0]/CK |   ^   | clk   | DFFR_X1  | 0.000 |   0.000 |    0.678 | 
     | state_reg[0]/QN |   ^   | n_1   | DFFR_X1  | 0.095 |   0.095 |    0.773 | 
     | g811/A2         |   ^   | n_1   | AND2_X4  | 0.000 |   0.095 |    0.773 | 
     | g811/ZN         |   ^   | n_5   | AND2_X4  | 0.076 |   0.170 |    0.848 | 
     | B_int_reg[9]/SE |   ^   | n_5   | SDFFR_X1 | 0.012 |   0.182 |    0.860 | 
     +-------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                 |       |       |          |       |  Time   |   Time   | 
     |-----------------+-------+-------+----------+-------+---------+----------| 
     | clk             |   ^   | clk   |          |       |   0.000 |   -0.678 | 
     | B_int_reg[9]/CK |   ^   | clk   | SDFFR_X1 | 0.000 |   0.000 |   -0.678 | 
     +-------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin B_int_reg[8]/CK 
Endpoint:   B_int_reg[8]/SE (^) checked with  leading edge of 'clk'
Beginpoint: state_reg[0]/QN (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
- Setup                         0.090
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.860
- Arrival Time                  0.182
= Slack Time                    0.678
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                 |       |       |          |       |  Time   |   Time   | 
     |-----------------+-------+-------+----------+-------+---------+----------| 
     | clk             |   ^   | clk   |          |       |   0.000 |    0.678 | 
     | state_reg[0]/CK |   ^   | clk   | DFFR_X1  | 0.000 |   0.000 |    0.678 | 
     | state_reg[0]/QN |   ^   | n_1   | DFFR_X1  | 0.095 |   0.095 |    0.773 | 
     | g811/A2         |   ^   | n_1   | AND2_X4  | 0.000 |   0.095 |    0.773 | 
     | g811/ZN         |   ^   | n_5   | AND2_X4  | 0.076 |   0.170 |    0.849 | 
     | B_int_reg[8]/SE |   ^   | n_5   | SDFFR_X1 | 0.012 |   0.182 |    0.860 | 
     +-------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                 |       |       |          |       |  Time   |   Time   | 
     |-----------------+-------+-------+----------+-------+---------+----------| 
     | clk             |   ^   | clk   |          |       |   0.000 |   -0.678 | 
     | B_int_reg[8]/CK |   ^   | clk   | SDFFR_X1 | 0.000 |   0.000 |   -0.678 | 
     +-------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin B_int_reg[7]/CK 
Endpoint:   B_int_reg[7]/SE (^) checked with  leading edge of 'clk'
Beginpoint: state_reg[0]/QN (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
- Setup                         0.090
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.860
- Arrival Time                  0.182
= Slack Time                    0.678
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                 |       |       |          |       |  Time   |   Time   | 
     |-----------------+-------+-------+----------+-------+---------+----------| 
     | clk             |   ^   | clk   |          |       |   0.000 |    0.678 | 
     | state_reg[0]/CK |   ^   | clk   | DFFR_X1  | 0.000 |   0.000 |    0.678 | 
     | state_reg[0]/QN |   ^   | n_1   | DFFR_X1  | 0.095 |   0.095 |    0.773 | 
     | g811/A2         |   ^   | n_1   | AND2_X4  | 0.000 |   0.095 |    0.773 | 
     | g811/ZN         |   ^   | n_5   | AND2_X4  | 0.076 |   0.170 |    0.849 | 
     | B_int_reg[7]/SE |   ^   | n_5   | SDFFR_X1 | 0.011 |   0.182 |    0.860 | 
     +-------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                 |       |       |          |       |  Time   |   Time   | 
     |-----------------+-------+-------+----------+-------+---------+----------| 
     | clk             |   ^   | clk   |          |       |   0.000 |   -0.678 | 
     | B_int_reg[7]/CK |   ^   | clk   | SDFFR_X1 | 0.000 |   0.000 |   -0.678 | 
     +-------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin A_int_reg[8]/CK 
Endpoint:   A_int_reg[8]/SE (^) checked with  leading edge of 'clk'
Beginpoint: state_reg[0]/QN (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
- Setup                         0.090
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.860
- Arrival Time                  0.182
= Slack Time                    0.679
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                 |       |       |          |       |  Time   |   Time   | 
     |-----------------+-------+-------+----------+-------+---------+----------| 
     | clk             |   ^   | clk   |          |       |   0.000 |    0.679 | 
     | state_reg[0]/CK |   ^   | clk   | DFFR_X1  | 0.000 |   0.000 |    0.679 | 
     | state_reg[0]/QN |   ^   | n_1   | DFFR_X1  | 0.095 |   0.095 |    0.773 | 
     | g811/A2         |   ^   | n_1   | AND2_X4  | 0.000 |   0.095 |    0.773 | 
     | g811/ZN         |   ^   | n_5   | AND2_X4  | 0.076 |   0.170 |    0.849 | 
     | A_int_reg[8]/SE |   ^   | n_5   | SDFFR_X1 | 0.011 |   0.182 |    0.860 | 
     +-------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                 |       |       |          |       |  Time   |   Time   | 
     |-----------------+-------+-------+----------+-------+---------+----------| 
     | clk             |   ^   | clk   |          |       |   0.000 |   -0.679 | 
     | A_int_reg[8]/CK |   ^   | clk   | SDFFR_X1 | 0.000 |   0.000 |   -0.679 | 
     +-------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin B_int_reg[2]/CK 
Endpoint:   B_int_reg[2]/SE (^) checked with  leading edge of 'clk'
Beginpoint: state_reg[0]/QN (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
- Setup                         0.090
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.860
- Arrival Time                  0.181
= Slack Time                    0.679
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                 |       |       |          |       |  Time   |   Time   | 
     |-----------------+-------+-------+----------+-------+---------+----------| 
     | clk             |   ^   | clk   |          |       |   0.000 |    0.679 | 
     | state_reg[0]/CK |   ^   | clk   | DFFR_X1  | 0.000 |   0.000 |    0.679 | 
     | state_reg[0]/QN |   ^   | n_1   | DFFR_X1  | 0.095 |   0.095 |    0.773 | 
     | g811/A2         |   ^   | n_1   | AND2_X4  | 0.000 |   0.095 |    0.774 | 
     | g811/ZN         |   ^   | n_5   | AND2_X4  | 0.076 |   0.170 |    0.849 | 
     | B_int_reg[2]/SE |   ^   | n_5   | SDFFR_X1 | 0.011 |   0.181 |    0.860 | 
     +-------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                 |       |       |          |       |  Time   |   Time   | 
     |-----------------+-------+-------+----------+-------+---------+----------| 
     | clk             |   ^   | clk   |          |       |   0.000 |   -0.679 | 
     | B_int_reg[2]/CK |   ^   | clk   | SDFFR_X1 | 0.000 |   0.000 |   -0.679 | 
     +-------------------------------------------------------------------------+ 
Path 51: MET Setup Check with Pin A_int_reg[7]/CK 
Endpoint:   A_int_reg[7]/SE (^) checked with  leading edge of 'clk'
Beginpoint: state_reg[0]/QN (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
- Setup                         0.090
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.860
- Arrival Time                  0.181
= Slack Time                    0.679
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                 |       |       |          |       |  Time   |   Time   | 
     |-----------------+-------+-------+----------+-------+---------+----------| 
     | clk             |   ^   | clk   |          |       |   0.000 |    0.679 | 
     | state_reg[0]/CK |   ^   | clk   | DFFR_X1  | 0.000 |   0.000 |    0.679 | 
     | state_reg[0]/QN |   ^   | n_1   | DFFR_X1  | 0.095 |   0.095 |    0.773 | 
     | g811/A2         |   ^   | n_1   | AND2_X4  | 0.000 |   0.095 |    0.774 | 
     | g811/ZN         |   ^   | n_5   | AND2_X4  | 0.076 |   0.170 |    0.849 | 
     | A_int_reg[7]/SE |   ^   | n_5   | SDFFR_X1 | 0.011 |   0.181 |    0.860 | 
     +-------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                 |       |       |          |       |  Time   |   Time   | 
     |-----------------+-------+-------+----------+-------+---------+----------| 
     | clk             |   ^   | clk   |          |       |   0.000 |   -0.679 | 
     | A_int_reg[7]/CK |   ^   | clk   | SDFFR_X1 | 0.000 |   0.000 |   -0.679 | 
     +-------------------------------------------------------------------------+ 
Path 52: MET Setup Check with Pin A_int_reg[2]/CK 
Endpoint:   A_int_reg[2]/SE (^) checked with  leading edge of 'clk'
Beginpoint: state_reg[0]/QN (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
- Setup                         0.090
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.860
- Arrival Time                  0.181
= Slack Time                    0.679
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                 |       |       |          |       |  Time   |   Time   | 
     |-----------------+-------+-------+----------+-------+---------+----------| 
     | clk             |   ^   | clk   |          |       |   0.000 |    0.679 | 
     | state_reg[0]/CK |   ^   | clk   | DFFR_X1  | 0.000 |   0.000 |    0.679 | 
     | state_reg[0]/QN |   ^   | n_1   | DFFR_X1  | 0.095 |   0.095 |    0.773 | 
     | g811/A2         |   ^   | n_1   | AND2_X4  | 0.000 |   0.095 |    0.774 | 
     | g811/ZN         |   ^   | n_5   | AND2_X4  | 0.076 |   0.170 |    0.849 | 
     | A_int_reg[2]/SE |   ^   | n_5   | SDFFR_X1 | 0.011 |   0.181 |    0.860 | 
     +-------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                 |       |       |          |       |  Time   |   Time   | 
     |-----------------+-------+-------+----------+-------+---------+----------| 
     | clk             |   ^   | clk   |          |       |   0.000 |   -0.679 | 
     | A_int_reg[2]/CK |   ^   | clk   | SDFFR_X1 | 0.000 |   0.000 |   -0.679 | 
     +-------------------------------------------------------------------------+ 
Path 53: MET Setup Check with Pin B_int_reg[3]/CK 
Endpoint:   B_int_reg[3]/SE (^) checked with  leading edge of 'clk'
Beginpoint: state_reg[0]/QN (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
- Setup                         0.090
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.860
- Arrival Time                  0.181
= Slack Time                    0.679
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                 |       |       |          |       |  Time   |   Time   | 
     |-----------------+-------+-------+----------+-------+---------+----------| 
     | clk             |   ^   | clk   |          |       |   0.000 |    0.679 | 
     | state_reg[0]/CK |   ^   | clk   | DFFR_X1  | 0.000 |   0.000 |    0.679 | 
     | state_reg[0]/QN |   ^   | n_1   | DFFR_X1  | 0.095 |   0.095 |    0.774 | 
     | g811/A2         |   ^   | n_1   | AND2_X4  | 0.000 |   0.095 |    0.774 | 
     | g811/ZN         |   ^   | n_5   | AND2_X4  | 0.076 |   0.170 |    0.849 | 
     | B_int_reg[3]/SE |   ^   | n_5   | SDFFR_X1 | 0.011 |   0.181 |    0.860 | 
     +-------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                 |       |       |          |       |  Time   |   Time   | 
     |-----------------+-------+-------+----------+-------+---------+----------| 
     | clk             |   ^   | clk   |          |       |   0.000 |   -0.679 | 
     | B_int_reg[3]/CK |   ^   | clk   | SDFFR_X1 | 0.000 |   0.000 |   -0.679 | 
     +-------------------------------------------------------------------------+ 
Path 54: MET Setup Check with Pin A_int_reg[5]/CK 
Endpoint:   A_int_reg[5]/SE (^) checked with  leading edge of 'clk'
Beginpoint: state_reg[0]/QN (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
- Setup                         0.090
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.860
- Arrival Time                  0.181
= Slack Time                    0.679
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                 |       |       |          |       |  Time   |   Time   | 
     |-----------------+-------+-------+----------+-------+---------+----------| 
     | clk             |   ^   | clk   |          |       |   0.000 |    0.679 | 
     | state_reg[0]/CK |   ^   | clk   | DFFR_X1  | 0.000 |   0.000 |    0.679 | 
     | state_reg[0]/QN |   ^   | n_1   | DFFR_X1  | 0.095 |   0.095 |    0.774 | 
     | g811/A2         |   ^   | n_1   | AND2_X4  | 0.000 |   0.095 |    0.774 | 
     | g811/ZN         |   ^   | n_5   | AND2_X4  | 0.076 |   0.170 |    0.849 | 
     | A_int_reg[5]/SE |   ^   | n_5   | SDFFR_X1 | 0.011 |   0.181 |    0.860 | 
     +-------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                 |       |       |          |       |  Time   |   Time   | 
     |-----------------+-------+-------+----------+-------+---------+----------| 
     | clk             |   ^   | clk   |          |       |   0.000 |   -0.679 | 
     | A_int_reg[5]/CK |   ^   | clk   | SDFFR_X1 | 0.000 |   0.000 |   -0.679 | 
     +-------------------------------------------------------------------------+ 
Path 55: MET Setup Check with Pin A_int_reg[3]/CK 
Endpoint:   A_int_reg[3]/SE (^) checked with  leading edge of 'clk'
Beginpoint: state_reg[0]/QN (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
- Setup                         0.090
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.860
- Arrival Time                  0.181
= Slack Time                    0.679
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                 |       |       |          |       |  Time   |   Time   | 
     |-----------------+-------+-------+----------+-------+---------+----------| 
     | clk             |   ^   | clk   |          |       |   0.000 |    0.679 | 
     | state_reg[0]/CK |   ^   | clk   | DFFR_X1  | 0.000 |   0.000 |    0.679 | 
     | state_reg[0]/QN |   ^   | n_1   | DFFR_X1  | 0.095 |   0.095 |    0.774 | 
     | g811/A2         |   ^   | n_1   | AND2_X4  | 0.000 |   0.095 |    0.774 | 
     | g811/ZN         |   ^   | n_5   | AND2_X4  | 0.076 |   0.170 |    0.849 | 
     | A_int_reg[3]/SE |   ^   | n_5   | SDFFR_X1 | 0.011 |   0.181 |    0.860 | 
     +-------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                 |       |       |          |       |  Time   |   Time   | 
     |-----------------+-------+-------+----------+-------+---------+----------| 
     | clk             |   ^   | clk   |          |       |   0.000 |   -0.679 | 
     | A_int_reg[3]/CK |   ^   | clk   | SDFFR_X1 | 0.000 |   0.000 |   -0.679 | 
     +-------------------------------------------------------------------------+ 
Path 56: MET Setup Check with Pin A_int_reg[1]/CK 
Endpoint:   A_int_reg[1]/SE (^) checked with  leading edge of 'clk'
Beginpoint: state_reg[0]/QN (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
- Setup                         0.090
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.860
- Arrival Time                  0.181
= Slack Time                    0.679
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                 |       |       |          |       |  Time   |   Time   | 
     |-----------------+-------+-------+----------+-------+---------+----------| 
     | clk             |   ^   | clk   |          |       |   0.000 |    0.679 | 
     | state_reg[0]/CK |   ^   | clk   | DFFR_X1  | 0.000 |   0.000 |    0.679 | 
     | state_reg[0]/QN |   ^   | n_1   | DFFR_X1  | 0.095 |   0.095 |    0.774 | 
     | g811/A2         |   ^   | n_1   | AND2_X4  | 0.000 |   0.095 |    0.774 | 
     | g811/ZN         |   ^   | n_5   | AND2_X4  | 0.076 |   0.170 |    0.849 | 
     | A_int_reg[1]/SE |   ^   | n_5   | SDFFR_X1 | 0.011 |   0.181 |    0.860 | 
     +-------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                 |       |       |          |       |  Time   |   Time   | 
     |-----------------+-------+-------+----------+-------+---------+----------| 
     | clk             |   ^   | clk   |          |       |   0.000 |   -0.679 | 
     | A_int_reg[1]/CK |   ^   | clk   | SDFFR_X1 | 0.000 |   0.000 |   -0.679 | 
     +-------------------------------------------------------------------------+ 
Path 57: MET Setup Check with Pin B_int_reg[1]/CK 
Endpoint:   B_int_reg[1]/SE (^) checked with  leading edge of 'clk'
Beginpoint: state_reg[0]/QN (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
- Setup                         0.090
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.860
- Arrival Time                  0.181
= Slack Time                    0.679
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                 |       |       |          |       |  Time   |   Time   | 
     |-----------------+-------+-------+----------+-------+---------+----------| 
     | clk             |   ^   | clk   |          |       |   0.000 |    0.679 | 
     | state_reg[0]/CK |   ^   | clk   | DFFR_X1  | 0.000 |   0.000 |    0.679 | 
     | state_reg[0]/QN |   ^   | n_1   | DFFR_X1  | 0.095 |   0.095 |    0.774 | 
     | g811/A2         |   ^   | n_1   | AND2_X4  | 0.000 |   0.095 |    0.774 | 
     | g811/ZN         |   ^   | n_5   | AND2_X4  | 0.076 |   0.170 |    0.849 | 
     | B_int_reg[1]/SE |   ^   | n_5   | SDFFR_X1 | 0.011 |   0.181 |    0.860 | 
     +-------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                 |       |       |          |       |  Time   |   Time   | 
     |-----------------+-------+-------+----------+-------+---------+----------| 
     | clk             |   ^   | clk   |          |       |   0.000 |   -0.679 | 
     | B_int_reg[1]/CK |   ^   | clk   | SDFFR_X1 | 0.000 |   0.000 |   -0.679 | 
     +-------------------------------------------------------------------------+ 
Path 58: MET Setup Check with Pin B_int_reg[4]/CK 
Endpoint:   B_int_reg[4]/SE (^) checked with  leading edge of 'clk'
Beginpoint: state_reg[0]/QN (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
- Setup                         0.090
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.860
- Arrival Time                  0.181
= Slack Time                    0.679
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                 |       |       |          |       |  Time   |   Time   | 
     |-----------------+-------+-------+----------+-------+---------+----------| 
     | clk             |   ^   | clk   |          |       |   0.000 |    0.679 | 
     | state_reg[0]/CK |   ^   | clk   | DFFR_X1  | 0.000 |   0.000 |    0.679 | 
     | state_reg[0]/QN |   ^   | n_1   | DFFR_X1  | 0.095 |   0.095 |    0.774 | 
     | g811/A2         |   ^   | n_1   | AND2_X4  | 0.000 |   0.095 |    0.774 | 
     | g811/ZN         |   ^   | n_5   | AND2_X4  | 0.076 |   0.170 |    0.849 | 
     | B_int_reg[4]/SE |   ^   | n_5   | SDFFR_X1 | 0.011 |   0.181 |    0.860 | 
     +-------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                 |       |       |          |       |  Time   |   Time   | 
     |-----------------+-------+-------+----------+-------+---------+----------| 
     | clk             |   ^   | clk   |          |       |   0.000 |   -0.679 | 
     | B_int_reg[4]/CK |   ^   | clk   | SDFFR_X1 | 0.000 |   0.000 |   -0.679 | 
     +-------------------------------------------------------------------------+ 
Path 59: MET Setup Check with Pin B_int_reg[0]/CK 
Endpoint:   B_int_reg[0]/SE (^) checked with  leading edge of 'clk'
Beginpoint: state_reg[0]/QN (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
- Setup                         0.090
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.860
- Arrival Time                  0.181
= Slack Time                    0.679
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                 |       |       |          |       |  Time   |   Time   | 
     |-----------------+-------+-------+----------+-------+---------+----------| 
     | clk             |   ^   | clk   |          |       |   0.000 |    0.679 | 
     | state_reg[0]/CK |   ^   | clk   | DFFR_X1  | 0.000 |   0.000 |    0.679 | 
     | state_reg[0]/QN |   ^   | n_1   | DFFR_X1  | 0.095 |   0.095 |    0.774 | 
     | g811/A2         |   ^   | n_1   | AND2_X4  | 0.000 |   0.095 |    0.774 | 
     | g811/ZN         |   ^   | n_5   | AND2_X4  | 0.076 |   0.170 |    0.849 | 
     | B_int_reg[0]/SE |   ^   | n_5   | SDFFR_X1 | 0.011 |   0.181 |    0.860 | 
     +-------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                 |       |       |          |       |  Time   |   Time   | 
     |-----------------+-------+-------+----------+-------+---------+----------| 
     | clk             |   ^   | clk   |          |       |   0.000 |   -0.679 | 
     | B_int_reg[0]/CK |   ^   | clk   | SDFFR_X1 | 0.000 |   0.000 |   -0.679 | 
     +-------------------------------------------------------------------------+ 
Path 60: MET Setup Check with Pin A_int_reg[4]/CK 
Endpoint:   A_int_reg[4]/SE (^) checked with  leading edge of 'clk'
Beginpoint: state_reg[0]/QN (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
- Setup                         0.090
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.860
- Arrival Time                  0.180
= Slack Time                    0.680
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                 |       |       |          |       |  Time   |   Time   | 
     |-----------------+-------+-------+----------+-------+---------+----------| 
     | clk             |   ^   | clk   |          |       |   0.000 |    0.680 | 
     | state_reg[0]/CK |   ^   | clk   | DFFR_X1  | 0.000 |   0.000 |    0.680 | 
     | state_reg[0]/QN |   ^   | n_1   | DFFR_X1  | 0.095 |   0.095 |    0.775 | 
     | g811/A2         |   ^   | n_1   | AND2_X4  | 0.000 |   0.095 |    0.775 | 
     | g811/ZN         |   ^   | n_5   | AND2_X4  | 0.076 |   0.170 |    0.850 | 
     | A_int_reg[4]/SE |   ^   | n_5   | SDFFR_X1 | 0.010 |   0.180 |    0.860 | 
     +-------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                 |       |       |          |       |  Time   |   Time   | 
     |-----------------+-------+-------+----------+-------+---------+----------| 
     | clk             |   ^   | clk   |          |       |   0.000 |   -0.680 | 
     | A_int_reg[4]/CK |   ^   | clk   | SDFFR_X1 | 0.000 |   0.000 |   -0.680 | 
     +-------------------------------------------------------------------------+ 
Path 61: MET Setup Check with Pin B_int_reg[5]/CK 
Endpoint:   B_int_reg[5]/SE (^) checked with  leading edge of 'clk'
Beginpoint: state_reg[0]/QN (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
- Setup                         0.090
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.860
- Arrival Time                  0.180
= Slack Time                    0.680
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                 |       |       |          |       |  Time   |   Time   | 
     |-----------------+-------+-------+----------+-------+---------+----------| 
     | clk             |   ^   | clk   |          |       |   0.000 |    0.680 | 
     | state_reg[0]/CK |   ^   | clk   | DFFR_X1  | 0.000 |   0.000 |    0.680 | 
     | state_reg[0]/QN |   ^   | n_1   | DFFR_X1  | 0.095 |   0.095 |    0.775 | 
     | g811/A2         |   ^   | n_1   | AND2_X4  | 0.000 |   0.095 |    0.775 | 
     | g811/ZN         |   ^   | n_5   | AND2_X4  | 0.076 |   0.170 |    0.851 | 
     | B_int_reg[5]/SE |   ^   | n_5   | SDFFR_X1 | 0.009 |   0.180 |    0.860 | 
     +-------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                 |       |       |          |       |  Time   |   Time   | 
     |-----------------+-------+-------+----------+-------+---------+----------| 
     | clk             |   ^   | clk   |          |       |   0.000 |   -0.680 | 
     | B_int_reg[5]/CK |   ^   | clk   | SDFFR_X1 | 0.000 |   0.000 |   -0.680 | 
     +-------------------------------------------------------------------------+ 
Path 62: MET Setup Check with Pin B_int_reg[15]/CK 
Endpoint:   B_int_reg[15]/SE (^) checked with  leading edge of 'clk'
Beginpoint: state_reg[0]/QN  (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
- Setup                         0.090
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.860
- Arrival Time                  0.179
= Slack Time                    0.681
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |       Pin        |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                  |       |       |          |       |  Time   |   Time   | 
     |------------------+-------+-------+----------+-------+---------+----------| 
     | clk              |   ^   | clk   |          |       |   0.000 |    0.681 | 
     | state_reg[0]/CK  |   ^   | clk   | DFFR_X1  | 0.000 |   0.000 |    0.681 | 
     | state_reg[0]/QN  |   ^   | n_1   | DFFR_X1  | 0.095 |   0.095 |    0.775 | 
     | g811/A2          |   ^   | n_1   | AND2_X4  | 0.000 |   0.095 |    0.775 | 
     | g811/ZN          |   ^   | n_5   | AND2_X4  | 0.076 |   0.170 |    0.851 | 
     | B_int_reg[15]/SE |   ^   | n_5   | SDFFR_X1 | 0.009 |   0.179 |    0.860 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |       Pin        |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                  |       |       |          |       |  Time   |   Time   | 
     |------------------+-------+-------+----------+-------+---------+----------| 
     | clk              |   ^   | clk   |          |       |   0.000 |   -0.681 | 
     | B_int_reg[15]/CK |   ^   | clk   | SDFFR_X1 | 0.000 |   0.000 |   -0.681 | 
     +--------------------------------------------------------------------------+ 
Path 63: MET Setup Check with Pin A_int_reg[15]/CK 
Endpoint:   A_int_reg[15]/SE (^) checked with  leading edge of 'clk'
Beginpoint: state_reg[0]/QN  (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
- Setup                         0.090
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.860
- Arrival Time                  0.179
= Slack Time                    0.681
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |       Pin        |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                  |       |       |          |       |  Time   |   Time   | 
     |------------------+-------+-------+----------+-------+---------+----------| 
     | clk              |   ^   | clk   |          |       |   0.000 |    0.681 | 
     | state_reg[0]/CK  |   ^   | clk   | DFFR_X1  | 0.000 |   0.000 |    0.681 | 
     | state_reg[0]/QN  |   ^   | n_1   | DFFR_X1  | 0.095 |   0.095 |    0.775 | 
     | g811/A2          |   ^   | n_1   | AND2_X4  | 0.000 |   0.095 |    0.775 | 
     | g811/ZN          |   ^   | n_5   | AND2_X4  | 0.076 |   0.170 |    0.851 | 
     | A_int_reg[15]/SE |   ^   | n_5   | SDFFR_X1 | 0.009 |   0.179 |    0.860 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |       Pin        |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                  |       |       |          |       |  Time   |   Time   | 
     |------------------+-------+-------+----------+-------+---------+----------| 
     | clk              |   ^   | clk   |          |       |   0.000 |   -0.681 | 
     | A_int_reg[15]/CK |   ^   | clk   | SDFFR_X1 | 0.000 |   0.000 |   -0.681 | 
     +--------------------------------------------------------------------------+ 
Path 64: MET Setup Check with Pin A_int_reg[14]/CK 
Endpoint:   A_int_reg[14]/SE (^) checked with  leading edge of 'clk'
Beginpoint: state_reg[0]/QN  (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
- Setup                         0.090
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.860
- Arrival Time                  0.179
= Slack Time                    0.681
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |       Pin        |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                  |       |       |          |       |  Time   |   Time   | 
     |------------------+-------+-------+----------+-------+---------+----------| 
     | clk              |   ^   | clk   |          |       |   0.000 |    0.681 | 
     | state_reg[0]/CK  |   ^   | clk   | DFFR_X1  | 0.000 |   0.000 |    0.681 | 
     | state_reg[0]/QN  |   ^   | n_1   | DFFR_X1  | 0.095 |   0.095 |    0.775 | 
     | g811/A2          |   ^   | n_1   | AND2_X4  | 0.000 |   0.095 |    0.775 | 
     | g811/ZN          |   ^   | n_5   | AND2_X4  | 0.076 |   0.170 |    0.851 | 
     | A_int_reg[14]/SE |   ^   | n_5   | SDFFR_X1 | 0.009 |   0.179 |    0.860 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |       Pin        |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                  |       |       |          |       |  Time   |   Time   | 
     |------------------+-------+-------+----------+-------+---------+----------| 
     | clk              |   ^   | clk   |          |       |   0.000 |   -0.681 | 
     | A_int_reg[14]/CK |   ^   | clk   | SDFFR_X1 | 0.000 |   0.000 |   -0.681 | 
     +--------------------------------------------------------------------------+ 
Path 65: MET Setup Check with Pin A_int_reg[9]/CK 
Endpoint:   A_int_reg[9]/SE (^) checked with  leading edge of 'clk'
Beginpoint: state_reg[0]/QN (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
- Setup                         0.090
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.860
- Arrival Time                  0.179
= Slack Time                    0.681
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                 |       |       |          |       |  Time   |   Time   | 
     |-----------------+-------+-------+----------+-------+---------+----------| 
     | clk             |   ^   | clk   |          |       |   0.000 |    0.681 | 
     | state_reg[0]/CK |   ^   | clk   | DFFR_X1  | 0.000 |   0.000 |    0.681 | 
     | state_reg[0]/QN |   ^   | n_1   | DFFR_X1  | 0.095 |   0.095 |    0.775 | 
     | g811/A2         |   ^   | n_1   | AND2_X4  | 0.000 |   0.095 |    0.775 | 
     | g811/ZN         |   ^   | n_5   | AND2_X4  | 0.076 |   0.170 |    0.851 | 
     | A_int_reg[9]/SE |   ^   | n_5   | SDFFR_X1 | 0.009 |   0.179 |    0.860 | 
     +-------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                 |       |       |          |       |  Time   |   Time   | 
     |-----------------+-------+-------+----------+-------+---------+----------| 
     | clk             |   ^   | clk   |          |       |   0.000 |   -0.681 | 
     | A_int_reg[9]/CK |   ^   | clk   | SDFFR_X1 | 0.000 |   0.000 |   -0.681 | 
     +-------------------------------------------------------------------------+ 
Path 66: MET Setup Check with Pin B_int_reg[6]/CK 
Endpoint:   B_int_reg[6]/SE (^) checked with  leading edge of 'clk'
Beginpoint: state_reg[0]/QN (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
- Setup                         0.090
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.860
- Arrival Time                  0.179
= Slack Time                    0.681
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                 |       |       |          |       |  Time   |   Time   | 
     |-----------------+-------+-------+----------+-------+---------+----------| 
     | clk             |   ^   | clk   |          |       |   0.000 |    0.681 | 
     | state_reg[0]/CK |   ^   | clk   | DFFR_X1  | 0.000 |   0.000 |    0.681 | 
     | state_reg[0]/QN |   ^   | n_1   | DFFR_X1  | 0.095 |   0.095 |    0.775 | 
     | g811/A2         |   ^   | n_1   | AND2_X4  | 0.000 |   0.095 |    0.776 | 
     | g811/ZN         |   ^   | n_5   | AND2_X4  | 0.076 |   0.170 |    0.851 | 
     | B_int_reg[6]/SE |   ^   | n_5   | SDFFR_X1 | 0.009 |   0.179 |    0.860 | 
     +-------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                 |       |       |          |       |  Time   |   Time   | 
     |-----------------+-------+-------+----------+-------+---------+----------| 
     | clk             |   ^   | clk   |          |       |   0.000 |   -0.681 | 
     | B_int_reg[6]/CK |   ^   | clk   | SDFFR_X1 | 0.000 |   0.000 |   -0.681 | 
     +-------------------------------------------------------------------------+ 
Path 67: MET Setup Check with Pin A_int_reg[6]/CK 
Endpoint:   A_int_reg[6]/SE (^) checked with  leading edge of 'clk'
Beginpoint: state_reg[0]/QN (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
- Setup                         0.090
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.860
- Arrival Time                  0.179
= Slack Time                    0.681
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                 |       |       |          |       |  Time   |   Time   | 
     |-----------------+-------+-------+----------+-------+---------+----------| 
     | clk             |   ^   | clk   |          |       |   0.000 |    0.681 | 
     | state_reg[0]/CK |   ^   | clk   | DFFR_X1  | 0.000 |   0.000 |    0.681 | 
     | state_reg[0]/QN |   ^   | n_1   | DFFR_X1  | 0.095 |   0.095 |    0.775 | 
     | g811/A2         |   ^   | n_1   | AND2_X4  | 0.000 |   0.095 |    0.776 | 
     | g811/ZN         |   ^   | n_5   | AND2_X4  | 0.076 |   0.170 |    0.851 | 
     | A_int_reg[6]/SE |   ^   | n_5   | SDFFR_X1 | 0.009 |   0.179 |    0.860 | 
     +-------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                 |       |       |          |       |  Time   |   Time   | 
     |-----------------+-------+-------+----------+-------+---------+----------| 
     | clk             |   ^   | clk   |          |       |   0.000 |   -0.681 | 
     | A_int_reg[6]/CK |   ^   | clk   | SDFFR_X1 | 0.000 |   0.000 |   -0.681 | 
     +-------------------------------------------------------------------------+ 
Path 68: MET Setup Check with Pin A_int_reg[0]/CK 
Endpoint:   A_int_reg[0]/SE (^) checked with  leading edge of 'clk'
Beginpoint: state_reg[0]/QN (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
- Setup                         0.090
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.860
- Arrival Time                  0.178
= Slack Time                    0.682
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                 |       |       |          |       |  Time   |   Time   | 
     |-----------------+-------+-------+----------+-------+---------+----------| 
     | clk             |   ^   | clk   |          |       |   0.000 |    0.682 | 
     | state_reg[0]/CK |   ^   | clk   | DFFR_X1  | 0.000 |   0.000 |    0.682 | 
     | state_reg[0]/QN |   ^   | n_1   | DFFR_X1  | 0.095 |   0.095 |    0.777 | 
     | g811/A2         |   ^   | n_1   | AND2_X4  | 0.000 |   0.095 |    0.777 | 
     | g811/ZN         |   ^   | n_5   | AND2_X4  | 0.076 |   0.170 |    0.853 | 
     | A_int_reg[0]/SE |   ^   | n_5   | SDFFR_X1 | 0.007 |   0.178 |    0.860 | 
     +-------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                 |       |       |          |       |  Time   |   Time   | 
     |-----------------+-------+-------+----------+-------+---------+----------| 
     | clk             |   ^   | clk   |          |       |   0.000 |   -0.682 | 
     | A_int_reg[0]/CK |   ^   | clk   | SDFFR_X1 | 0.000 |   0.000 |   -0.682 | 
     +-------------------------------------------------------------------------+ 
Path 69: MET Setup Check with Pin state_reg[0]/CK 
Endpoint:   state_reg[0]/D (v) checked with  leading edge of 'clk'
Beginpoint: state_reg[1]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
- Setup                         0.043
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.907
- Arrival Time                  0.189
= Slack Time                    0.719
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |  Cell   | Delay | Arrival | Required | 
     |                 |       |          |         |       |  Time   |   Time   | 
     |-----------------+-------+----------+---------+-------+---------+----------| 
     | clk             |   ^   | clk      |         |       |   0.000 |    0.719 | 
     | state_reg[1]/CK |   ^   | clk      | DFFR_X1 | 0.000 |   0.000 |    0.719 | 
     | state_reg[1]/Q  |   v   | state[1] | DFFR_X1 | 0.100 |   0.100 |    0.819 | 
     | g809/A2         |   v   | state[1] | NOR2_X4 | 0.000 |   0.101 |    0.819 | 
     | g809/ZN         |   ^   | n_7      | NOR2_X4 | 0.072 |   0.173 |    0.891 | 
     | g808/A          |   ^   | n_7      | INV_X1  | 0.000 |   0.173 |    0.892 | 
     | g808/ZN         |   v   | n_6      | INV_X1  | 0.015 |   0.188 |    0.907 | 
     | state_reg[0]/D  |   v   | n_6      | DFFR_X1 | 0.000 |   0.189 |    0.907 | 
     +---------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |                 |       |       |         |       |  Time   |   Time   | 
     |-----------------+-------+-------+---------+-------+---------+----------| 
     | clk             |   ^   | clk   |         |       |   0.000 |   -0.719 | 
     | state_reg[0]/CK |   ^   | clk   | DFFR_X1 | 0.000 |   0.000 |   -0.719 | 
     +------------------------------------------------------------------------+ 
Path 70: MET Setup Check with Pin state_reg[1]/CK 
Endpoint:   state_reg[1]/D  (v) checked with  leading edge of 'clk'
Beginpoint: state_reg[0]/QN (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
- Setup                         0.041
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.909
- Arrival Time                  0.179
= Slack Time                    0.730
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |                 |       |       |         |       |  Time   |   Time   | 
     |-----------------+-------+-------+---------+-------+---------+----------| 
     | clk             |   ^   | clk   |         |       |   0.000 |    0.730 | 
     | state_reg[0]/CK |   ^   | clk   | DFFR_X1 | 0.000 |   0.000 |    0.730 | 
     | state_reg[0]/QN |   ^   | n_1   | DFFR_X1 | 0.095 |   0.095 |    0.825 | 
     | g811/A2         |   ^   | n_1   | AND2_X4 | 0.000 |   0.095 |    0.825 | 
     | g811/ZN         |   ^   | n_5   | AND2_X4 | 0.076 |   0.170 |    0.900 | 
     | g810/A          |   ^   | n_5   | INV_X1  | 0.000 |   0.171 |    0.901 | 
     | g810/ZN         |   v   | n_4   | INV_X1  | 0.008 |   0.179 |    0.909 | 
     | state_reg[1]/D  |   v   | n_4   | DFFR_X1 | 0.000 |   0.179 |    0.909 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |                 |       |       |         |       |  Time   |   Time   | 
     |-----------------+-------+-------+---------+-------+---------+----------| 
     | clk             |   ^   | clk   |         |       |   0.000 |   -0.730 | 
     | state_reg[1]/CK |   ^   | clk   | DFFR_X1 | 0.000 |   0.000 |   -0.730 | 
     +------------------------------------------------------------------------+ 
Path 71: MET Setup Check with Pin Y_reg[1]/CK 
Endpoint:   Y_reg[1]/D     (^) checked with  leading edge of 'clk'
Beginpoint: C_int_reg[1]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
- Setup                         0.074
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.876
- Arrival Time                  0.127
= Slack Time                    0.749
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |   Cell   | Delay | Arrival | Required | 
     |                 |       |          |          |       |  Time   |   Time   | 
     |-----------------+-------+----------+----------+-------+---------+----------| 
     | clk             |   ^   | clk      |          |       |   0.000 |    0.749 | 
     | C_int_reg[1]/CK |   ^   | clk      | DFFR_X1  | 0.000 |   0.000 |    0.749 | 
     | C_int_reg[1]/Q  |   ^   | C_int[1] | DFFR_X1  | 0.127 |   0.127 |    0.876 | 
     | Y_reg[1]/D      |   ^   | C_int[1] | SDFFR_X1 | 0.000 |   0.127 |    0.876 | 
     +----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |     Pin     |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |             |       |       |          |       |  Time   |   Time   | 
     |-------------+-------+-------+----------+-------+---------+----------| 
     | clk         |   ^   | clk   |          |       |   0.000 |   -0.749 | 
     | Y_reg[1]/CK |   ^   | clk   | SDFFR_X1 | 0.000 |   0.000 |   -0.749 | 
     +---------------------------------------------------------------------+ 
Path 72: MET Setup Check with Pin Y_reg[2]/CK 
Endpoint:   Y_reg[2]/D     (^) checked with  leading edge of 'clk'
Beginpoint: C_int_reg[2]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
- Setup                         0.073
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.877
- Arrival Time                  0.122
= Slack Time                    0.756
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |   Cell   | Delay | Arrival | Required | 
     |                 |       |          |          |       |  Time   |   Time   | 
     |-----------------+-------+----------+----------+-------+---------+----------| 
     | clk             |   ^   | clk      |          |       |   0.000 |    0.756 | 
     | C_int_reg[2]/CK |   ^   | clk      | DFFR_X1  | 0.000 |   0.000 |    0.756 | 
     | C_int_reg[2]/Q  |   ^   | C_int[2] | DFFR_X1  | 0.121 |   0.121 |    0.877 | 
     | Y_reg[2]/D      |   ^   | C_int[2] | SDFFR_X1 | 0.000 |   0.122 |    0.877 | 
     +----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |     Pin     |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |             |       |       |          |       |  Time   |   Time   | 
     |-------------+-------+-------+----------+-------+---------+----------| 
     | clk         |   ^   | clk   |          |       |   0.000 |   -0.756 | 
     | Y_reg[2]/CK |   ^   | clk   | SDFFR_X1 | 0.000 |   0.000 |   -0.756 | 
     +---------------------------------------------------------------------+ 
Path 73: MET Setup Check with Pin Y_reg[10]/CK 
Endpoint:   Y_reg[10]/D     (^) checked with  leading edge of 'clk'
Beginpoint: C_int_reg[10]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.877
- Arrival Time                  0.121
= Slack Time                    0.757
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |       Pin        |  Edge |    Net    |   Cell   | Delay | Arrival | Required | 
     |                  |       |           |          |       |  Time   |   Time   | 
     |------------------+-------+-----------+----------+-------+---------+----------| 
     | clk              |   ^   | clk       |          |       |   0.000 |    0.757 | 
     | C_int_reg[10]/CK |   ^   | clk       | DFFR_X1  | 0.000 |   0.000 |    0.757 | 
     | C_int_reg[10]/Q  |   ^   | C_int[10] | DFFR_X1  | 0.120 |   0.120 |    0.877 | 
     | Y_reg[10]/D      |   ^   | C_int[10] | SDFFR_X1 | 0.001 |   0.121 |    0.877 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------+ 
     |     Pin      |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |              |       |       |          |       |  Time   |   Time   | 
     |--------------+-------+-------+----------+-------+---------+----------| 
     | clk          |   ^   | clk   |          |       |   0.000 |   -0.757 | 
     | Y_reg[10]/CK |   ^   | clk   | SDFFR_X1 | 0.000 |   0.000 |   -0.757 | 
     +----------------------------------------------------------------------+ 
Path 74: MET Setup Check with Pin Y_reg[5]/CK 
Endpoint:   Y_reg[5]/D     (^) checked with  leading edge of 'clk'
Beginpoint: C_int_reg[5]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.877
- Arrival Time                  0.120
= Slack Time                    0.757
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |   Cell   | Delay | Arrival | Required | 
     |                 |       |          |          |       |  Time   |   Time   | 
     |-----------------+-------+----------+----------+-------+---------+----------| 
     | clk             |   ^   | clk      |          |       |   0.000 |    0.757 | 
     | C_int_reg[5]/CK |   ^   | clk      | DFFR_X1  | 0.000 |   0.000 |    0.757 | 
     | C_int_reg[5]/Q  |   ^   | C_int[5] | DFFR_X1  | 0.120 |   0.120 |    0.877 | 
     | Y_reg[5]/D      |   ^   | C_int[5] | SDFFR_X1 | 0.000 |   0.120 |    0.877 | 
     +----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |     Pin     |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |             |       |       |          |       |  Time   |   Time   | 
     |-------------+-------+-------+----------+-------+---------+----------| 
     | clk         |   ^   | clk   |          |       |   0.000 |   -0.757 | 
     | Y_reg[5]/CK |   ^   | clk   | SDFFR_X1 | 0.000 |   0.000 |   -0.757 | 
     +---------------------------------------------------------------------+ 
Path 75: MET Setup Check with Pin Y_reg[3]/CK 
Endpoint:   Y_reg[3]/D     (^) checked with  leading edge of 'clk'
Beginpoint: C_int_reg[3]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.878
- Arrival Time                  0.120
= Slack Time                    0.757
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |   Cell   | Delay | Arrival | Required | 
     |                 |       |          |          |       |  Time   |   Time   | 
     |-----------------+-------+----------+----------+-------+---------+----------| 
     | clk             |   ^   | clk      |          |       |   0.000 |    0.757 | 
     | C_int_reg[3]/CK |   ^   | clk      | DFFR_X1  | 0.000 |   0.000 |    0.757 | 
     | C_int_reg[3]/Q  |   ^   | C_int[3] | DFFR_X1  | 0.120 |   0.120 |    0.877 | 
     | Y_reg[3]/D      |   ^   | C_int[3] | SDFFR_X1 | 0.000 |   0.120 |    0.878 | 
     +----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |     Pin     |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |             |       |       |          |       |  Time   |   Time   | 
     |-------------+-------+-------+----------+-------+---------+----------| 
     | clk         |   ^   | clk   |          |       |   0.000 |   -0.757 | 
     | Y_reg[3]/CK |   ^   | clk   | SDFFR_X1 | 0.000 |   0.000 |   -0.757 | 
     +---------------------------------------------------------------------+ 
Path 76: MET Setup Check with Pin Y_reg[0]/CK 
Endpoint:   Y_reg[0]/D     (^) checked with  leading edge of 'clk'
Beginpoint: C_int_reg[0]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.878
- Arrival Time                  0.120
= Slack Time                    0.757
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |   Cell   | Delay | Arrival | Required | 
     |                 |       |          |          |       |  Time   |   Time   | 
     |-----------------+-------+----------+----------+-------+---------+----------| 
     | clk             |   ^   | clk      |          |       |   0.000 |    0.757 | 
     | C_int_reg[0]/CK |   ^   | clk      | DFFR_X1  | 0.000 |   0.000 |    0.757 | 
     | C_int_reg[0]/Q  |   ^   | C_int[0] | DFFR_X1  | 0.120 |   0.120 |    0.877 | 
     | Y_reg[0]/D      |   ^   | C_int[0] | SDFFR_X1 | 0.000 |   0.120 |    0.878 | 
     +----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |     Pin     |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |             |       |       |          |       |  Time   |   Time   | 
     |-------------+-------+-------+----------+-------+---------+----------| 
     | clk         |   ^   | clk   |          |       |   0.000 |   -0.757 | 
     | Y_reg[0]/CK |   ^   | clk   | SDFFR_X1 | 0.000 |   0.000 |   -0.757 | 
     +---------------------------------------------------------------------+ 
Path 77: MET Setup Check with Pin Y_reg[6]/CK 
Endpoint:   Y_reg[6]/D     (^) checked with  leading edge of 'clk'
Beginpoint: C_int_reg[6]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.878
- Arrival Time                  0.120
= Slack Time                    0.758
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |   Cell   | Delay | Arrival | Required | 
     |                 |       |          |          |       |  Time   |   Time   | 
     |-----------------+-------+----------+----------+-------+---------+----------| 
     | clk             |   ^   | clk      |          |       |   0.000 |    0.758 | 
     | C_int_reg[6]/CK |   ^   | clk      | DFFR_X1  | 0.000 |   0.000 |    0.758 | 
     | C_int_reg[6]/Q  |   ^   | C_int[6] | DFFR_X1  | 0.120 |   0.120 |    0.877 | 
     | Y_reg[6]/D      |   ^   | C_int[6] | SDFFR_X1 | 0.000 |   0.120 |    0.878 | 
     +----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |     Pin     |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |             |       |       |          |       |  Time   |   Time   | 
     |-------------+-------+-------+----------+-------+---------+----------| 
     | clk         |   ^   | clk   |          |       |   0.000 |   -0.758 | 
     | Y_reg[6]/CK |   ^   | clk   | SDFFR_X1 | 0.000 |   0.000 |   -0.758 | 
     +---------------------------------------------------------------------+ 
Path 78: MET Setup Check with Pin Y_reg[4]/CK 
Endpoint:   Y_reg[4]/D     (^) checked with  leading edge of 'clk'
Beginpoint: C_int_reg[4]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.878
- Arrival Time                  0.119
= Slack Time                    0.758
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |   Cell   | Delay | Arrival | Required | 
     |                 |       |          |          |       |  Time   |   Time   | 
     |-----------------+-------+----------+----------+-------+---------+----------| 
     | clk             |   ^   | clk      |          |       |   0.000 |    0.758 | 
     | C_int_reg[4]/CK |   ^   | clk      | DFFR_X1  | 0.000 |   0.000 |    0.758 | 
     | C_int_reg[4]/Q  |   ^   | C_int[4] | DFFR_X1  | 0.119 |   0.119 |    0.878 | 
     | Y_reg[4]/D      |   ^   | C_int[4] | SDFFR_X1 | 0.000 |   0.119 |    0.878 | 
     +----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |     Pin     |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |             |       |       |          |       |  Time   |   Time   | 
     |-------------+-------+-------+----------+-------+---------+----------| 
     | clk         |   ^   | clk   |          |       |   0.000 |   -0.758 | 
     | Y_reg[4]/CK |   ^   | clk   | SDFFR_X1 | 0.000 |   0.000 |   -0.758 | 
     +---------------------------------------------------------------------+ 
Path 79: MET Setup Check with Pin Y_reg[15]/CK 
Endpoint:   Y_reg[15]/D     (^) checked with  leading edge of 'clk'
Beginpoint: C_int_reg[15]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.878
- Arrival Time                  0.119
= Slack Time                    0.759
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |       Pin        |  Edge |    Net    |   Cell   | Delay | Arrival | Required | 
     |                  |       |           |          |       |  Time   |   Time   | 
     |------------------+-------+-----------+----------+-------+---------+----------| 
     | clk              |   ^   | clk       |          |       |   0.000 |    0.759 | 
     | C_int_reg[15]/CK |   ^   | clk       | DFFR_X1  | 0.000 |   0.000 |    0.759 | 
     | C_int_reg[15]/Q  |   ^   | C_int[15] | DFFR_X1  | 0.118 |   0.118 |    0.878 | 
     | Y_reg[15]/D      |   ^   | C_int[15] | SDFFR_X1 | 0.000 |   0.119 |    0.878 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------+ 
     |     Pin      |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |              |       |       |          |       |  Time   |   Time   | 
     |--------------+-------+-------+----------+-------+---------+----------| 
     | clk          |   ^   | clk   |          |       |   0.000 |   -0.759 | 
     | Y_reg[15]/CK |   ^   | clk   | SDFFR_X1 | 0.000 |   0.000 |   -0.759 | 
     +----------------------------------------------------------------------+ 
Path 80: MET Setup Check with Pin A_int_reg[1]/CK 
Endpoint:   A_int_reg[1]/D (^) checked with  leading edge of 'clk'
Beginpoint: A_int_reg[1]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
- Setup                         0.077
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.873
- Arrival Time                  0.113
= Slack Time                    0.760
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |   Cell   | Delay | Arrival | Required | 
     |                 |       |          |          |       |  Time   |   Time   | 
     |-----------------+-------+----------+----------+-------+---------+----------| 
     | clk             |   ^   | clk      |          |       |   0.000 |    0.760 | 
     | A_int_reg[1]/CK |   ^   | clk      | SDFFR_X1 | 0.000 |   0.000 |    0.760 | 
     | A_int_reg[1]/Q  |   ^   | A_int[1] | SDFFR_X1 | 0.113 |   0.113 |    0.873 | 
     | A_int_reg[1]/D  |   ^   | A_int[1] | SDFFR_X1 | 0.000 |   0.113 |    0.873 | 
     +----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                 |       |       |          |       |  Time   |   Time   | 
     |-----------------+-------+-------+----------+-------+---------+----------| 
     | clk             |   ^   | clk   |          |       |   0.000 |   -0.760 | 
     | A_int_reg[1]/CK |   ^   | clk   | SDFFR_X1 | 0.000 |   0.000 |   -0.760 | 
     +-------------------------------------------------------------------------+ 
Path 81: MET Setup Check with Pin Y_reg[11]/CK 
Endpoint:   Y_reg[11]/D     (^) checked with  leading edge of 'clk'
Beginpoint: C_int_reg[11]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.878
- Arrival Time                  0.118
= Slack Time                    0.760
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |       Pin        |  Edge |    Net    |   Cell   | Delay | Arrival | Required | 
     |                  |       |           |          |       |  Time   |   Time   | 
     |------------------+-------+-----------+----------+-------+---------+----------| 
     | clk              |   ^   | clk       |          |       |   0.000 |    0.760 | 
     | C_int_reg[11]/CK |   ^   | clk       | DFFR_X1  | 0.000 |   0.000 |    0.760 | 
     | C_int_reg[11]/Q  |   ^   | C_int[11] | DFFR_X1  | 0.118 |   0.118 |    0.878 | 
     | Y_reg[11]/D      |   ^   | C_int[11] | SDFFR_X1 | 0.000 |   0.118 |    0.878 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------+ 
     |     Pin      |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |              |       |       |          |       |  Time   |   Time   | 
     |--------------+-------+-------+----------+-------+---------+----------| 
     | clk          |   ^   | clk   |          |       |   0.000 |   -0.760 | 
     | Y_reg[11]/CK |   ^   | clk   | SDFFR_X1 | 0.000 |   0.000 |   -0.760 | 
     +----------------------------------------------------------------------+ 
Path 82: MET Setup Check with Pin Y_reg[9]/CK 
Endpoint:   Y_reg[9]/D     (^) checked with  leading edge of 'clk'
Beginpoint: C_int_reg[9]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.878
- Arrival Time                  0.117
= Slack Time                    0.762
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |   Cell   | Delay | Arrival | Required | 
     |                 |       |          |          |       |  Time   |   Time   | 
     |-----------------+-------+----------+----------+-------+---------+----------| 
     | clk             |   ^   | clk      |          |       |   0.000 |    0.762 | 
     | C_int_reg[9]/CK |   ^   | clk      | DFFR_X1  | 0.000 |   0.000 |    0.762 | 
     | C_int_reg[9]/Q  |   ^   | C_int[9] | DFFR_X1  | 0.117 |   0.117 |    0.878 | 
     | Y_reg[9]/D      |   ^   | C_int[9] | SDFFR_X1 | 0.000 |   0.117 |    0.878 | 
     +----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |     Pin     |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |             |       |       |          |       |  Time   |   Time   | 
     |-------------+-------+-------+----------+-------+---------+----------| 
     | clk         |   ^   | clk   |          |       |   0.000 |   -0.762 | 
     | Y_reg[9]/CK |   ^   | clk   | SDFFR_X1 | 0.000 |   0.000 |   -0.762 | 
     +---------------------------------------------------------------------+ 
Path 83: MET Setup Check with Pin Y_reg[8]/CK 
Endpoint:   Y_reg[8]/D     (^) checked with  leading edge of 'clk'
Beginpoint: C_int_reg[8]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
- Setup                         0.072
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.878
- Arrival Time                  0.117
= Slack Time                    0.762
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |   Cell   | Delay | Arrival | Required | 
     |                 |       |          |          |       |  Time   |   Time   | 
     |-----------------+-------+----------+----------+-------+---------+----------| 
     | clk             |   ^   | clk      |          |       |   0.000 |    0.762 | 
     | C_int_reg[8]/CK |   ^   | clk      | DFFR_X1  | 0.000 |   0.000 |    0.762 | 
     | C_int_reg[8]/Q  |   ^   | C_int[8] | DFFR_X1  | 0.116 |   0.116 |    0.878 | 
     | Y_reg[8]/D      |   ^   | C_int[8] | SDFFR_X1 | 0.000 |   0.117 |    0.878 | 
     +----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |     Pin     |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |             |       |       |          |       |  Time   |   Time   | 
     |-------------+-------+-------+----------+-------+---------+----------| 
     | clk         |   ^   | clk   |          |       |   0.000 |   -0.762 | 
     | Y_reg[8]/CK |   ^   | clk   | SDFFR_X1 | 0.000 |   0.000 |   -0.762 | 
     +---------------------------------------------------------------------+ 
Path 84: MET Setup Check with Pin Y_reg[7]/CK 
Endpoint:   Y_reg[7]/D     (^) checked with  leading edge of 'clk'
Beginpoint: C_int_reg[7]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
- Setup                         0.071
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.879
- Arrival Time                  0.115
= Slack Time                    0.764
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |   Cell   | Delay | Arrival | Required | 
     |                 |       |          |          |       |  Time   |   Time   | 
     |-----------------+-------+----------+----------+-------+---------+----------| 
     | clk             |   ^   | clk      |          |       |   0.000 |    0.764 | 
     | C_int_reg[7]/CK |   ^   | clk      | DFFR_X1  | 0.000 |   0.000 |    0.764 | 
     | C_int_reg[7]/Q  |   ^   | C_int[7] | DFFR_X1  | 0.115 |   0.115 |    0.879 | 
     | Y_reg[7]/D      |   ^   | C_int[7] | SDFFR_X1 | 0.000 |   0.115 |    0.879 | 
     +----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |     Pin     |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |             |       |       |          |       |  Time   |   Time   | 
     |-------------+-------+-------+----------+-------+---------+----------| 
     | clk         |   ^   | clk   |          |       |   0.000 |   -0.764 | 
     | Y_reg[7]/CK |   ^   | clk   | SDFFR_X1 | 0.000 |   0.000 |   -0.764 | 
     +---------------------------------------------------------------------+ 
Path 85: MET Setup Check with Pin Y_reg[16]/CK 
Endpoint:   Y_reg[16]/D     (^) checked with  leading edge of 'clk'
Beginpoint: C_int_reg[16]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
- Setup                         0.071
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.879
- Arrival Time                  0.115
= Slack Time                    0.764
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |       Pin        |  Edge |    Net    |   Cell   | Delay | Arrival | Required | 
     |                  |       |           |          |       |  Time   |   Time   | 
     |------------------+-------+-----------+----------+-------+---------+----------| 
     | clk              |   ^   | clk       |          |       |   0.000 |    0.764 | 
     | C_int_reg[16]/CK |   ^   | clk       | DFFR_X1  | 0.000 |   0.000 |    0.764 | 
     | C_int_reg[16]/Q  |   ^   | C_int[16] | DFFR_X1  | 0.115 |   0.115 |    0.879 | 
     | Y_reg[16]/D      |   ^   | C_int[16] | SDFFR_X1 | 0.000 |   0.115 |    0.879 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------+ 
     |     Pin      |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |              |       |       |          |       |  Time   |   Time   | 
     |--------------+-------+-------+----------+-------+---------+----------| 
     | clk          |   ^   | clk   |          |       |   0.000 |   -0.764 | 
     | Y_reg[16]/CK |   ^   | clk   | SDFFR_X1 | 0.000 |   0.000 |   -0.764 | 
     +----------------------------------------------------------------------+ 
Path 86: MET Setup Check with Pin A_int_reg[5]/CK 
Endpoint:   A_int_reg[5]/D (^) checked with  leading edge of 'clk'
Beginpoint: A_int_reg[5]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
- Setup                         0.076
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.874
- Arrival Time                  0.110
= Slack Time                    0.764
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |   Cell   | Delay | Arrival | Required | 
     |                 |       |          |          |       |  Time   |   Time   | 
     |-----------------+-------+----------+----------+-------+---------+----------| 
     | clk             |   ^   | clk      |          |       |   0.000 |    0.764 | 
     | A_int_reg[5]/CK |   ^   | clk      | SDFFR_X1 | 0.000 |   0.000 |    0.764 | 
     | A_int_reg[5]/Q  |   ^   | A_int[5] | SDFFR_X1 | 0.110 |   0.110 |    0.874 | 
     | A_int_reg[5]/D  |   ^   | A_int[5] | SDFFR_X1 | 0.000 |   0.110 |    0.874 | 
     +----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                 |       |       |          |       |  Time   |   Time   | 
     |-----------------+-------+-------+----------+-------+---------+----------| 
     | clk             |   ^   | clk   |          |       |   0.000 |   -0.764 | 
     | A_int_reg[5]/CK |   ^   | clk   | SDFFR_X1 | 0.000 |   0.000 |   -0.764 | 
     +-------------------------------------------------------------------------+ 
Path 87: MET Setup Check with Pin Y_reg[14]/CK 
Endpoint:   Y_reg[14]/D     (^) checked with  leading edge of 'clk'
Beginpoint: C_int_reg[14]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
- Setup                         0.071
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.879
- Arrival Time                  0.114
= Slack Time                    0.764
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |       Pin        |  Edge |    Net    |   Cell   | Delay | Arrival | Required | 
     |                  |       |           |          |       |  Time   |   Time   | 
     |------------------+-------+-----------+----------+-------+---------+----------| 
     | clk              |   ^   | clk       |          |       |   0.000 |    0.764 | 
     | C_int_reg[14]/CK |   ^   | clk       | DFFR_X1  | 0.000 |   0.000 |    0.764 | 
     | C_int_reg[14]/Q  |   ^   | C_int[14] | DFFR_X1  | 0.114 |   0.114 |    0.879 | 
     | Y_reg[14]/D      |   ^   | C_int[14] | SDFFR_X1 | 0.000 |   0.114 |    0.879 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------+ 
     |     Pin      |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |              |       |       |          |       |  Time   |   Time   | 
     |--------------+-------+-------+----------+-------+---------+----------| 
     | clk          |   ^   | clk   |          |       |   0.000 |   -0.764 | 
     | Y_reg[14]/CK |   ^   | clk   | SDFFR_X1 | 0.000 |   0.000 |   -0.764 | 
     +----------------------------------------------------------------------+ 
Path 88: MET Setup Check with Pin Y_reg[12]/CK 
Endpoint:   Y_reg[12]/D     (^) checked with  leading edge of 'clk'
Beginpoint: C_int_reg[12]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
- Setup                         0.071
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.879
- Arrival Time                  0.114
= Slack Time                    0.765
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |       Pin        |  Edge |    Net    |   Cell   | Delay | Arrival | Required | 
     |                  |       |           |          |       |  Time   |   Time   | 
     |------------------+-------+-----------+----------+-------+---------+----------| 
     | clk              |   ^   | clk       |          |       |   0.000 |    0.765 | 
     | C_int_reg[12]/CK |   ^   | clk       | DFFR_X1  | 0.000 |   0.000 |    0.765 | 
     | C_int_reg[12]/Q  |   ^   | C_int[12] | DFFR_X1  | 0.114 |   0.114 |    0.879 | 
     | Y_reg[12]/D      |   ^   | C_int[12] | SDFFR_X1 | 0.000 |   0.114 |    0.879 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------+ 
     |     Pin      |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |              |       |       |          |       |  Time   |   Time   | 
     |--------------+-------+-------+----------+-------+---------+----------| 
     | clk          |   ^   | clk   |          |       |   0.000 |   -0.765 | 
     | Y_reg[12]/CK |   ^   | clk   | SDFFR_X1 | 0.000 |   0.000 |   -0.765 | 
     +----------------------------------------------------------------------+ 
Path 89: MET Setup Check with Pin A_int_reg[6]/CK 
Endpoint:   A_int_reg[6]/D (^) checked with  leading edge of 'clk'
Beginpoint: A_int_reg[6]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
- Setup                         0.076
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.874
- Arrival Time                  0.109
= Slack Time                    0.766
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |   Cell   | Delay | Arrival | Required | 
     |                 |       |          |          |       |  Time   |   Time   | 
     |-----------------+-------+----------+----------+-------+---------+----------| 
     | clk             |   ^   | clk      |          |       |   0.000 |    0.766 | 
     | A_int_reg[6]/CK |   ^   | clk      | SDFFR_X1 | 0.000 |   0.000 |    0.766 | 
     | A_int_reg[6]/Q  |   ^   | A_int[6] | SDFFR_X1 | 0.109 |   0.109 |    0.874 | 
     | A_int_reg[6]/D  |   ^   | A_int[6] | SDFFR_X1 | 0.000 |   0.109 |    0.874 | 
     +----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                 |       |       |          |       |  Time   |   Time   | 
     |-----------------+-------+-------+----------+-------+---------+----------| 
     | clk             |   ^   | clk   |          |       |   0.000 |   -0.766 | 
     | A_int_reg[6]/CK |   ^   | clk   | SDFFR_X1 | 0.000 |   0.000 |   -0.766 | 
     +-------------------------------------------------------------------------+ 
Path 90: MET Setup Check with Pin A_int_reg[4]/CK 
Endpoint:   A_int_reg[4]/D (^) checked with  leading edge of 'clk'
Beginpoint: A_int_reg[4]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
- Setup                         0.076
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.874
- Arrival Time                  0.108
= Slack Time                    0.766
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |   Cell   | Delay | Arrival | Required | 
     |                 |       |          |          |       |  Time   |   Time   | 
     |-----------------+-------+----------+----------+-------+---------+----------| 
     | clk             |   ^   | clk      |          |       |   0.000 |    0.766 | 
     | A_int_reg[4]/CK |   ^   | clk      | SDFFR_X1 | 0.000 |   0.000 |    0.766 | 
     | A_int_reg[4]/Q  |   ^   | A_int[4] | SDFFR_X1 | 0.108 |   0.108 |    0.874 | 
     | A_int_reg[4]/D  |   ^   | A_int[4] | SDFFR_X1 | 0.000 |   0.108 |    0.874 | 
     +----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                 |       |       |          |       |  Time   |   Time   | 
     |-----------------+-------+-------+----------+-------+---------+----------| 
     | clk             |   ^   | clk   |          |       |   0.000 |   -0.766 | 
     | A_int_reg[4]/CK |   ^   | clk   | SDFFR_X1 | 0.000 |   0.000 |   -0.766 | 
     +-------------------------------------------------------------------------+ 
Path 91: MET Setup Check with Pin Y_reg[17]/CK 
Endpoint:   Y_reg[17]/D     (^) checked with  leading edge of 'clk'
Beginpoint: C_int_reg[17]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
- Setup                         0.071
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.879
- Arrival Time                  0.112
= Slack Time                    0.767
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |       Pin        |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                  |       |       |          |       |  Time   |   Time   | 
     |------------------+-------+-------+----------+-------+---------+----------| 
     | clk              |   ^   | clk   |          |       |   0.000 |    0.767 | 
     | C_int_reg[17]/CK |   ^   | clk   | DFFR_X1  | 0.000 |   0.000 |    0.767 | 
     | C_int_reg[17]/Q  |   ^   | n_402 | DFFR_X1  | 0.112 |   0.112 |    0.879 | 
     | Y_reg[17]/D      |   ^   | n_402 | SDFFR_X1 | 0.000 |   0.112 |    0.879 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------+ 
     |     Pin      |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |              |       |       |          |       |  Time   |   Time   | 
     |--------------+-------+-------+----------+-------+---------+----------| 
     | clk          |   ^   | clk   |          |       |   0.000 |   -0.767 | 
     | Y_reg[17]/CK |   ^   | clk   | SDFFR_X1 | 0.000 |   0.000 |   -0.767 | 
     +----------------------------------------------------------------------+ 
Path 92: MET Setup Check with Pin Y_reg[13]/CK 
Endpoint:   Y_reg[13]/D     (^) checked with  leading edge of 'clk'
Beginpoint: C_int_reg[13]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
- Setup                         0.071
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.879
- Arrival Time                  0.112
= Slack Time                    0.767
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |       Pin        |  Edge |    Net    |   Cell   | Delay | Arrival | Required | 
     |                  |       |           |          |       |  Time   |   Time   | 
     |------------------+-------+-----------+----------+-------+---------+----------| 
     | clk              |   ^   | clk       |          |       |   0.000 |    0.767 | 
     | C_int_reg[13]/CK |   ^   | clk       | DFFR_X1  | 0.000 |   0.000 |    0.767 | 
     | C_int_reg[13]/Q  |   ^   | C_int[13] | DFFR_X1  | 0.112 |   0.112 |    0.879 | 
     | Y_reg[13]/D      |   ^   | C_int[13] | SDFFR_X1 | 0.000 |   0.112 |    0.879 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------+ 
     |     Pin      |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |              |       |       |          |       |  Time   |   Time   | 
     |--------------+-------+-------+----------+-------+---------+----------| 
     | clk          |   ^   | clk   |          |       |   0.000 |   -0.767 | 
     | Y_reg[13]/CK |   ^   | clk   | SDFFR_X1 | 0.000 |   0.000 |   -0.767 | 
     +----------------------------------------------------------------------+ 
Path 93: MET Setup Check with Pin A_int_reg[3]/CK 
Endpoint:   A_int_reg[3]/D (^) checked with  leading edge of 'clk'
Beginpoint: A_int_reg[3]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
- Setup                         0.075
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.875
- Arrival Time                  0.107
= Slack Time                    0.768
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |   Cell   | Delay | Arrival | Required | 
     |                 |       |          |          |       |  Time   |   Time   | 
     |-----------------+-------+----------+----------+-------+---------+----------| 
     | clk             |   ^   | clk      |          |       |   0.000 |    0.768 | 
     | A_int_reg[3]/CK |   ^   | clk      | SDFFR_X1 | 0.000 |   0.000 |    0.768 | 
     | A_int_reg[3]/Q  |   ^   | A_int[3] | SDFFR_X1 | 0.107 |   0.107 |    0.875 | 
     | A_int_reg[3]/D  |   ^   | A_int[3] | SDFFR_X1 | 0.000 |   0.107 |    0.875 | 
     +----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                 |       |       |          |       |  Time   |   Time   | 
     |-----------------+-------+-------+----------+-------+---------+----------| 
     | clk             |   ^   | clk   |          |       |   0.000 |   -0.768 | 
     | A_int_reg[3]/CK |   ^   | clk   | SDFFR_X1 | 0.000 |   0.000 |   -0.768 | 
     +-------------------------------------------------------------------------+ 
Path 94: MET Setup Check with Pin A_int_reg[2]/CK 
Endpoint:   A_int_reg[2]/D (^) checked with  leading edge of 'clk'
Beginpoint: A_int_reg[2]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
- Setup                         0.075
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.875
- Arrival Time                  0.105
= Slack Time                    0.770
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |   Cell   | Delay | Arrival | Required | 
     |                 |       |          |          |       |  Time   |   Time   | 
     |-----------------+-------+----------+----------+-------+---------+----------| 
     | clk             |   ^   | clk      |          |       |   0.000 |    0.770 | 
     | A_int_reg[2]/CK |   ^   | clk      | SDFFR_X1 | 0.000 |   0.000 |    0.770 | 
     | A_int_reg[2]/Q  |   ^   | A_int[2] | SDFFR_X1 | 0.105 |   0.105 |    0.875 | 
     | A_int_reg[2]/D  |   ^   | A_int[2] | SDFFR_X1 | 0.000 |   0.105 |    0.875 | 
     +----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                 |       |       |          |       |  Time   |   Time   | 
     |-----------------+-------+-------+----------+-------+---------+----------| 
     | clk             |   ^   | clk   |          |       |   0.000 |   -0.770 | 
     | A_int_reg[2]/CK |   ^   | clk   | SDFFR_X1 | 0.000 |   0.000 |   -0.770 | 
     +-------------------------------------------------------------------------+ 
Path 95: MET Setup Check with Pin A_int_reg[10]/CK 
Endpoint:   A_int_reg[10]/D (v) checked with  leading edge of 'clk'
Beginpoint: A_int_reg[10]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
- Setup                         0.083
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.867
- Arrival Time                  0.093
= Slack Time                    0.774
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |       Pin        |  Edge |    Net    |   Cell   | Delay | Arrival | Required | 
     |                  |       |           |          |       |  Time   |   Time   | 
     |------------------+-------+-----------+----------+-------+---------+----------| 
     | clk              |   ^   | clk       |          |       |   0.000 |    0.774 | 
     | A_int_reg[10]/CK |   ^   | clk       | SDFFR_X1 | 0.000 |   0.000 |    0.774 | 
     | A_int_reg[10]/Q  |   v   | A_int[10] | SDFFR_X1 | 0.093 |   0.093 |    0.867 | 
     | A_int_reg[10]/D  |   v   | A_int[10] | SDFFR_X1 | 0.000 |   0.093 |    0.867 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |       Pin        |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                  |       |       |          |       |  Time   |   Time   | 
     |------------------+-------+-------+----------+-------+---------+----------| 
     | clk              |   ^   | clk   |          |       |   0.000 |   -0.774 | 
     | A_int_reg[10]/CK |   ^   | clk   | SDFFR_X1 | 0.000 |   0.000 |   -0.774 | 
     +--------------------------------------------------------------------------+ 
Path 96: MET Setup Check with Pin A_int_reg[7]/CK 
Endpoint:   A_int_reg[7]/D (v) checked with  leading edge of 'clk'
Beginpoint: A_int_reg[7]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
- Setup                         0.082
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.868
- Arrival Time                  0.092
= Slack Time                    0.776
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |   Cell   | Delay | Arrival | Required | 
     |                 |       |          |          |       |  Time   |   Time   | 
     |-----------------+-------+----------+----------+-------+---------+----------| 
     | clk             |   ^   | clk      |          |       |   0.000 |    0.776 | 
     | A_int_reg[7]/CK |   ^   | clk      | SDFFR_X1 | 0.000 |   0.000 |    0.776 | 
     | A_int_reg[7]/Q  |   v   | A_int[7] | SDFFR_X1 | 0.092 |   0.092 |    0.867 | 
     | A_int_reg[7]/D  |   v   | A_int[7] | SDFFR_X1 | 0.000 |   0.092 |    0.868 | 
     +----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                 |       |       |          |       |  Time   |   Time   | 
     |-----------------+-------+-------+----------+-------+---------+----------| 
     | clk             |   ^   | clk   |          |       |   0.000 |   -0.776 | 
     | A_int_reg[7]/CK |   ^   | clk   | SDFFR_X1 | 0.000 |   0.000 |   -0.776 | 
     +-------------------------------------------------------------------------+ 
Path 97: MET Setup Check with Pin A_int_reg[15]/CK 
Endpoint:   A_int_reg[15]/D (v) checked with  leading edge of 'clk'
Beginpoint: A_int_reg[15]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
- Setup                         0.082
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.868
- Arrival Time                  0.090
= Slack Time                    0.779
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |       Pin        |  Edge |    Net    |   Cell   | Delay | Arrival | Required | 
     |                  |       |           |          |       |  Time   |   Time   | 
     |------------------+-------+-----------+----------+-------+---------+----------| 
     | clk              |   ^   | clk       |          |       |   0.000 |    0.779 | 
     | A_int_reg[15]/CK |   ^   | clk       | SDFFR_X1 | 0.000 |   0.000 |    0.779 | 
     | A_int_reg[15]/Q  |   v   | A_int[15] | SDFFR_X1 | 0.089 |   0.089 |    0.868 | 
     | A_int_reg[15]/D  |   v   | A_int[15] | SDFFR_X1 | 0.000 |   0.090 |    0.868 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |       Pin        |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                  |       |       |          |       |  Time   |   Time   | 
     |------------------+-------+-------+----------+-------+---------+----------| 
     | clk              |   ^   | clk   |          |       |   0.000 |   -0.779 | 
     | A_int_reg[15]/CK |   ^   | clk   | SDFFR_X1 | 0.000 |   0.000 |   -0.779 | 
     +--------------------------------------------------------------------------+ 
Path 98: MET Setup Check with Pin A_int_reg[13]/CK 
Endpoint:   A_int_reg[13]/D (v) checked with  leading edge of 'clk'
Beginpoint: A_int_reg[13]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
- Setup                         0.081
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.868
- Arrival Time                  0.088
= Slack Time                    0.781
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |       Pin        |  Edge |    Net    |   Cell   | Delay | Arrival | Required | 
     |                  |       |           |          |       |  Time   |   Time   | 
     |------------------+-------+-----------+----------+-------+---------+----------| 
     | clk              |   ^   | clk       |          |       |   0.000 |    0.781 | 
     | A_int_reg[13]/CK |   ^   | clk       | SDFFR_X1 | 0.000 |   0.000 |    0.781 | 
     | A_int_reg[13]/Q  |   v   | A_int[13] | SDFFR_X1 | 0.088 |   0.088 |    0.868 | 
     | A_int_reg[13]/D  |   v   | A_int[13] | SDFFR_X1 | 0.000 |   0.088 |    0.868 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |       Pin        |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                  |       |       |          |       |  Time   |   Time   | 
     |------------------+-------+-------+----------+-------+---------+----------| 
     | clk              |   ^   | clk   |          |       |   0.000 |   -0.781 | 
     | A_int_reg[13]/CK |   ^   | clk   | SDFFR_X1 | 0.000 |   0.000 |   -0.781 | 
     +--------------------------------------------------------------------------+ 
Path 99: MET Setup Check with Pin B_int_reg[1]/CK 
Endpoint:   B_int_reg[1]/D (v) checked with  leading edge of 'clk'
Beginpoint: B_int_reg[1]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
- Setup                         0.081
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.869
- Arrival Time                  0.087
= Slack Time                    0.781
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |   Cell   | Delay | Arrival | Required | 
     |                 |       |          |          |       |  Time   |   Time   | 
     |-----------------+-------+----------+----------+-------+---------+----------| 
     | clk             |   ^   | clk      |          |       |   0.000 |    0.781 | 
     | B_int_reg[1]/CK |   ^   | clk      | SDFFR_X1 | 0.000 |   0.000 |    0.781 | 
     | B_int_reg[1]/Q  |   v   | B_int[1] | SDFFR_X1 | 0.087 |   0.087 |    0.868 | 
     | B_int_reg[1]/D  |   v   | B_int[1] | SDFFR_X1 | 0.000 |   0.087 |    0.869 | 
     +----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                 |       |       |          |       |  Time   |   Time   | 
     |-----------------+-------+-------+----------+-------+---------+----------| 
     | clk             |   ^   | clk   |          |       |   0.000 |   -0.781 | 
     | B_int_reg[1]/CK |   ^   | clk   | SDFFR_X1 | 0.000 |   0.000 |   -0.781 | 
     +-------------------------------------------------------------------------+ 
Path 100: MET Setup Check with Pin A_int_reg[8]/CK 
Endpoint:   A_int_reg[8]/D (v) checked with  leading edge of 'clk'
Beginpoint: A_int_reg[8]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
- Setup                         0.081
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.869
- Arrival Time                  0.087
= Slack Time                    0.781
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |   Cell   | Delay | Arrival | Required | 
     |                 |       |          |          |       |  Time   |   Time   | 
     |-----------------+-------+----------+----------+-------+---------+----------| 
     | clk             |   ^   | clk      |          |       |   0.000 |    0.781 | 
     | A_int_reg[8]/CK |   ^   | clk      | SDFFR_X1 | 0.000 |   0.000 |    0.781 | 
     | A_int_reg[8]/Q  |   v   | A_int[8] | SDFFR_X1 | 0.087 |   0.087 |    0.868 | 
     | A_int_reg[8]/D  |   v   | A_int[8] | SDFFR_X1 | 0.000 |   0.087 |    0.869 | 
     +----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                 |       |       |          |       |  Time   |   Time   | 
     |-----------------+-------+-------+----------+-------+---------+----------| 
     | clk             |   ^   | clk   |          |       |   0.000 |   -0.781 | 
     | A_int_reg[8]/CK |   ^   | clk   | SDFFR_X1 | 0.000 |   0.000 |   -0.781 | 
     +-------------------------------------------------------------------------+ 
Path 101: MET Setup Check with Pin A_int_reg[11]/CK 
Endpoint:   A_int_reg[11]/D (v) checked with  leading edge of 'clk'
Beginpoint: A_int_reg[11]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
- Setup                         0.081
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.869
- Arrival Time                  0.087
= Slack Time                    0.781
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |       Pin        |  Edge |    Net    |   Cell   | Delay | Arrival | Required | 
     |                  |       |           |          |       |  Time   |   Time   | 
     |------------------+-------+-----------+----------+-------+---------+----------| 
     | clk              |   ^   | clk       |          |       |   0.000 |    0.781 | 
     | A_int_reg[11]/CK |   ^   | clk       | SDFFR_X1 | 0.000 |   0.000 |    0.781 | 
     | A_int_reg[11]/Q  |   v   | A_int[11] | SDFFR_X1 | 0.087 |   0.087 |    0.868 | 
     | A_int_reg[11]/D  |   v   | A_int[11] | SDFFR_X1 | 0.000 |   0.087 |    0.869 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |       Pin        |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                  |       |       |          |       |  Time   |   Time   | 
     |------------------+-------+-------+----------+-------+---------+----------| 
     | clk              |   ^   | clk   |          |       |   0.000 |   -0.781 | 
     | A_int_reg[11]/CK |   ^   | clk   | SDFFR_X1 | 0.000 |   0.000 |   -0.781 | 
     +--------------------------------------------------------------------------+ 
Path 102: MET Setup Check with Pin A_int_reg[12]/CK 
Endpoint:   A_int_reg[12]/D (v) checked with  leading edge of 'clk'
Beginpoint: A_int_reg[12]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
- Setup                         0.081
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.869
- Arrival Time                  0.087
= Slack Time                    0.782
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |       Pin        |  Edge |    Net    |   Cell   | Delay | Arrival | Required | 
     |                  |       |           |          |       |  Time   |   Time   | 
     |------------------+-------+-----------+----------+-------+---------+----------| 
     | clk              |   ^   | clk       |          |       |   0.000 |    0.782 | 
     | A_int_reg[12]/CK |   ^   | clk       | SDFFR_X1 | 0.000 |   0.000 |    0.782 | 
     | A_int_reg[12]/Q  |   v   | A_int[12] | SDFFR_X1 | 0.087 |   0.087 |    0.868 | 
     | A_int_reg[12]/D  |   v   | A_int[12] | SDFFR_X1 | 0.000 |   0.087 |    0.869 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |       Pin        |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                  |       |       |          |       |  Time   |   Time   | 
     |------------------+-------+-------+----------+-------+---------+----------| 
     | clk              |   ^   | clk   |          |       |   0.000 |   -0.782 | 
     | A_int_reg[12]/CK |   ^   | clk   | SDFFR_X1 | 0.000 |   0.000 |   -0.782 | 
     +--------------------------------------------------------------------------+ 
Path 103: MET Setup Check with Pin A_int_reg[14]/CK 
Endpoint:   A_int_reg[14]/D (v) checked with  leading edge of 'clk'
Beginpoint: A_int_reg[14]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
- Setup                         0.081
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.869
- Arrival Time                  0.086
= Slack Time                    0.782
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |       Pin        |  Edge |    Net    |   Cell   | Delay | Arrival | Required | 
     |                  |       |           |          |       |  Time   |   Time   | 
     |------------------+-------+-----------+----------+-------+---------+----------| 
     | clk              |   ^   | clk       |          |       |   0.000 |    0.782 | 
     | A_int_reg[14]/CK |   ^   | clk       | SDFFR_X1 | 0.000 |   0.000 |    0.782 | 
     | A_int_reg[14]/Q  |   v   | A_int[14] | SDFFR_X1 | 0.086 |   0.086 |    0.868 | 
     | A_int_reg[14]/D  |   v   | A_int[14] | SDFFR_X1 | 0.000 |   0.086 |    0.869 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |       Pin        |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                  |       |       |          |       |  Time   |   Time   | 
     |------------------+-------+-------+----------+-------+---------+----------| 
     | clk              |   ^   | clk   |          |       |   0.000 |   -0.782 | 
     | A_int_reg[14]/CK |   ^   | clk   | SDFFR_X1 | 0.000 |   0.000 |   -0.782 | 
     +--------------------------------------------------------------------------+ 
Path 104: MET Setup Check with Pin A_int_reg[0]/CK 
Endpoint:   A_int_reg[0]/D (v) checked with  leading edge of 'clk'
Beginpoint: A_int_reg[0]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
- Setup                         0.081
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.869
- Arrival Time                  0.086
= Slack Time                    0.783
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |   Cell   | Delay | Arrival | Required | 
     |                 |       |          |          |       |  Time   |   Time   | 
     |-----------------+-------+----------+----------+-------+---------+----------| 
     | clk             |   ^   | clk      |          |       |   0.000 |    0.783 | 
     | A_int_reg[0]/CK |   ^   | clk      | SDFFR_X1 | 0.000 |   0.000 |    0.783 | 
     | A_int_reg[0]/Q  |   v   | A_int[0] | SDFFR_X1 | 0.086 |   0.086 |    0.869 | 
     | A_int_reg[0]/D  |   v   | A_int[0] | SDFFR_X1 | 0.000 |   0.086 |    0.869 | 
     +----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                 |       |       |          |       |  Time   |   Time   | 
     |-----------------+-------+-------+----------+-------+---------+----------| 
     | clk             |   ^   | clk   |          |       |   0.000 |   -0.783 | 
     | A_int_reg[0]/CK |   ^   | clk   | SDFFR_X1 | 0.000 |   0.000 |   -0.783 | 
     +-------------------------------------------------------------------------+ 
Path 105: MET Setup Check with Pin A_int_reg[9]/CK 
Endpoint:   A_int_reg[9]/D (v) checked with  leading edge of 'clk'
Beginpoint: A_int_reg[9]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
- Setup                         0.081
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.869
- Arrival Time                  0.086
= Slack Time                    0.783
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |   Cell   | Delay | Arrival | Required | 
     |                 |       |          |          |       |  Time   |   Time   | 
     |-----------------+-------+----------+----------+-------+---------+----------| 
     | clk             |   ^   | clk      |          |       |   0.000 |    0.783 | 
     | A_int_reg[9]/CK |   ^   | clk      | SDFFR_X1 | 0.000 |   0.000 |    0.783 | 
     | A_int_reg[9]/Q  |   v   | A_int[9] | SDFFR_X1 | 0.085 |   0.085 |    0.869 | 
     | A_int_reg[9]/D  |   v   | A_int[9] | SDFFR_X1 | 0.000 |   0.086 |    0.869 | 
     +----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                 |       |       |          |       |  Time   |   Time   | 
     |-----------------+-------+-------+----------+-------+---------+----------| 
     | clk             |   ^   | clk   |          |       |   0.000 |   -0.783 | 
     | A_int_reg[9]/CK |   ^   | clk   | SDFFR_X1 | 0.000 |   0.000 |   -0.783 | 
     +-------------------------------------------------------------------------+ 
Path 106: MET Setup Check with Pin B_int_reg[4]/CK 
Endpoint:   B_int_reg[4]/D (v) checked with  leading edge of 'clk'
Beginpoint: B_int_reg[4]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
- Setup                         0.081
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.869
- Arrival Time                  0.085
= Slack Time                    0.784
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |   Cell   | Delay | Arrival | Required | 
     |                 |       |          |          |       |  Time   |   Time   | 
     |-----------------+-------+----------+----------+-------+---------+----------| 
     | clk             |   ^   | clk      |          |       |   0.000 |    0.784 | 
     | B_int_reg[4]/CK |   ^   | clk      | SDFFR_X1 | 0.000 |   0.000 |    0.784 | 
     | B_int_reg[4]/Q  |   v   | B_int[4] | SDFFR_X1 | 0.085 |   0.085 |    0.869 | 
     | B_int_reg[4]/D  |   v   | B_int[4] | SDFFR_X1 | 0.000 |   0.085 |    0.869 | 
     +----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                 |       |       |          |       |  Time   |   Time   | 
     |-----------------+-------+-------+----------+-------+---------+----------| 
     | clk             |   ^   | clk   |          |       |   0.000 |   -0.784 | 
     | B_int_reg[4]/CK |   ^   | clk   | SDFFR_X1 | 0.000 |   0.000 |   -0.784 | 
     +-------------------------------------------------------------------------+ 
Path 107: MET Setup Check with Pin B_int_reg[7]/CK 
Endpoint:   B_int_reg[7]/D (v) checked with  leading edge of 'clk'
Beginpoint: B_int_reg[7]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
- Setup                         0.081
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.869
- Arrival Time                  0.085
= Slack Time                    0.784
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |   Cell   | Delay | Arrival | Required | 
     |                 |       |          |          |       |  Time   |   Time   | 
     |-----------------+-------+----------+----------+-------+---------+----------| 
     | clk             |   ^   | clk      |          |       |   0.000 |    0.784 | 
     | B_int_reg[7]/CK |   ^   | clk      | SDFFR_X1 | 0.000 |   0.000 |    0.784 | 
     | B_int_reg[7]/Q  |   v   | B_int[7] | SDFFR_X1 | 0.085 |   0.085 |    0.869 | 
     | B_int_reg[7]/D  |   v   | B_int[7] | SDFFR_X1 | 0.000 |   0.085 |    0.869 | 
     +----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                 |       |       |          |       |  Time   |   Time   | 
     |-----------------+-------+-------+----------+-------+---------+----------| 
     | clk             |   ^   | clk   |          |       |   0.000 |   -0.784 | 
     | B_int_reg[7]/CK |   ^   | clk   | SDFFR_X1 | 0.000 |   0.000 |   -0.784 | 
     +-------------------------------------------------------------------------+ 
Path 108: MET Setup Check with Pin B_int_reg[3]/CK 
Endpoint:   B_int_reg[3]/D (v) checked with  leading edge of 'clk'
Beginpoint: B_int_reg[3]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
- Setup                         0.081
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.869
- Arrival Time                  0.085
= Slack Time                    0.784
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |   Cell   | Delay | Arrival | Required | 
     |                 |       |          |          |       |  Time   |   Time   | 
     |-----------------+-------+----------+----------+-------+---------+----------| 
     | clk             |   ^   | clk      |          |       |   0.000 |    0.784 | 
     | B_int_reg[3]/CK |   ^   | clk      | SDFFR_X1 | 0.000 |   0.000 |    0.784 | 
     | B_int_reg[3]/Q  |   v   | B_int[3] | SDFFR_X1 | 0.085 |   0.085 |    0.869 | 
     | B_int_reg[3]/D  |   v   | B_int[3] | SDFFR_X1 | 0.000 |   0.085 |    0.869 | 
     +----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                 |       |       |          |       |  Time   |   Time   | 
     |-----------------+-------+-------+----------+-------+---------+----------| 
     | clk             |   ^   | clk   |          |       |   0.000 |   -0.784 | 
     | B_int_reg[3]/CK |   ^   | clk   | SDFFR_X1 | 0.000 |   0.000 |   -0.784 | 
     +-------------------------------------------------------------------------+ 
Path 109: MET Setup Check with Pin B_int_reg[2]/CK 
Endpoint:   B_int_reg[2]/D (v) checked with  leading edge of 'clk'
Beginpoint: B_int_reg[2]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
- Setup                         0.081
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.869
- Arrival Time                  0.084
= Slack Time                    0.785
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |   Cell   | Delay | Arrival | Required | 
     |                 |       |          |          |       |  Time   |   Time   | 
     |-----------------+-------+----------+----------+-------+---------+----------| 
     | clk             |   ^   | clk      |          |       |   0.000 |    0.785 | 
     | B_int_reg[2]/CK |   ^   | clk      | SDFFR_X1 | 0.000 |   0.000 |    0.785 | 
     | B_int_reg[2]/Q  |   v   | B_int[2] | SDFFR_X1 | 0.084 |   0.084 |    0.869 | 
     | B_int_reg[2]/D  |   v   | B_int[2] | SDFFR_X1 | 0.000 |   0.084 |    0.869 | 
     +----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                 |       |       |          |       |  Time   |   Time   | 
     |-----------------+-------+-------+----------+-------+---------+----------| 
     | clk             |   ^   | clk   |          |       |   0.000 |   -0.785 | 
     | B_int_reg[2]/CK |   ^   | clk   | SDFFR_X1 | 0.000 |   0.000 |   -0.785 | 
     +-------------------------------------------------------------------------+ 
Path 110: MET Setup Check with Pin B_int_reg[5]/CK 
Endpoint:   B_int_reg[5]/D (v) checked with  leading edge of 'clk'
Beginpoint: B_int_reg[5]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
- Setup                         0.081
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.869
- Arrival Time                  0.084
= Slack Time                    0.785
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |   Cell   | Delay | Arrival | Required | 
     |                 |       |          |          |       |  Time   |   Time   | 
     |-----------------+-------+----------+----------+-------+---------+----------| 
     | clk             |   ^   | clk      |          |       |   0.000 |    0.785 | 
     | B_int_reg[5]/CK |   ^   | clk      | SDFFR_X1 | 0.000 |   0.000 |    0.785 | 
     | B_int_reg[5]/Q  |   v   | B_int[5] | SDFFR_X1 | 0.084 |   0.084 |    0.869 | 
     | B_int_reg[5]/D  |   v   | B_int[5] | SDFFR_X1 | 0.000 |   0.084 |    0.869 | 
     +----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                 |       |       |          |       |  Time   |   Time   | 
     |-----------------+-------+-------+----------+-------+---------+----------| 
     | clk             |   ^   | clk   |          |       |   0.000 |   -0.785 | 
     | B_int_reg[5]/CK |   ^   | clk   | SDFFR_X1 | 0.000 |   0.000 |   -0.785 | 
     +-------------------------------------------------------------------------+ 
Path 111: MET Setup Check with Pin B_int_reg[6]/CK 
Endpoint:   B_int_reg[6]/D (v) checked with  leading edge of 'clk'
Beginpoint: B_int_reg[6]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
- Setup                         0.081
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.869
- Arrival Time                  0.084
= Slack Time                    0.785
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |   Cell   | Delay | Arrival | Required | 
     |                 |       |          |          |       |  Time   |   Time   | 
     |-----------------+-------+----------+----------+-------+---------+----------| 
     | clk             |   ^   | clk      |          |       |   0.000 |    0.785 | 
     | B_int_reg[6]/CK |   ^   | clk      | SDFFR_X1 | 0.000 |   0.000 |    0.785 | 
     | B_int_reg[6]/Q  |   v   | B_int[6] | SDFFR_X1 | 0.084 |   0.084 |    0.869 | 
     | B_int_reg[6]/D  |   v   | B_int[6] | SDFFR_X1 | 0.000 |   0.084 |    0.869 | 
     +----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                 |       |       |          |       |  Time   |   Time   | 
     |-----------------+-------+-------+----------+-------+---------+----------| 
     | clk             |   ^   | clk   |          |       |   0.000 |   -0.785 | 
     | B_int_reg[6]/CK |   ^   | clk   | SDFFR_X1 | 0.000 |   0.000 |   -0.785 | 
     +-------------------------------------------------------------------------+ 
Path 112: MET Setup Check with Pin B_int_reg[10]/CK 
Endpoint:   B_int_reg[10]/D (v) checked with  leading edge of 'clk'
Beginpoint: B_int_reg[10]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
- Setup                         0.081
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.869
- Arrival Time                  0.084
= Slack Time                    0.786
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |       Pin        |  Edge |    Net    |   Cell   | Delay | Arrival | Required | 
     |                  |       |           |          |       |  Time   |   Time   | 
     |------------------+-------+-----------+----------+-------+---------+----------| 
     | clk              |   ^   | clk       |          |       |   0.000 |    0.786 | 
     | B_int_reg[10]/CK |   ^   | clk       | SDFFR_X1 | 0.000 |   0.000 |    0.786 | 
     | B_int_reg[10]/Q  |   v   | B_int[10] | SDFFR_X1 | 0.084 |   0.084 |    0.869 | 
     | B_int_reg[10]/D  |   v   | B_int[10] | SDFFR_X1 | 0.000 |   0.084 |    0.869 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |       Pin        |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                  |       |       |          |       |  Time   |   Time   | 
     |------------------+-------+-------+----------+-------+---------+----------| 
     | clk              |   ^   | clk   |          |       |   0.000 |   -0.786 | 
     | B_int_reg[10]/CK |   ^   | clk   | SDFFR_X1 | 0.000 |   0.000 |   -0.786 | 
     +--------------------------------------------------------------------------+ 
Path 113: MET Setup Check with Pin B_int_reg[0]/CK 
Endpoint:   B_int_reg[0]/D (v) checked with  leading edge of 'clk'
Beginpoint: B_int_reg[0]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
- Setup                         0.080
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.870
- Arrival Time                  0.083
= Slack Time                    0.786
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |   Cell   | Delay | Arrival | Required | 
     |                 |       |          |          |       |  Time   |   Time   | 
     |-----------------+-------+----------+----------+-------+---------+----------| 
     | clk             |   ^   | clk      |          |       |   0.000 |    0.786 | 
     | B_int_reg[0]/CK |   ^   | clk      | SDFFR_X1 | 0.000 |   0.000 |    0.786 | 
     | B_int_reg[0]/Q  |   v   | B_int[0] | SDFFR_X1 | 0.083 |   0.083 |    0.869 | 
     | B_int_reg[0]/D  |   v   | B_int[0] | SDFFR_X1 | 0.000 |   0.083 |    0.870 | 
     +----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                 |       |       |          |       |  Time   |   Time   | 
     |-----------------+-------+-------+----------+-------+---------+----------| 
     | clk             |   ^   | clk   |          |       |   0.000 |   -0.786 | 
     | B_int_reg[0]/CK |   ^   | clk   | SDFFR_X1 | 0.000 |   0.000 |   -0.786 | 
     +-------------------------------------------------------------------------+ 
Path 114: MET Setup Check with Pin B_int_reg[15]/CK 
Endpoint:   B_int_reg[15]/D (v) checked with  leading edge of 'clk'
Beginpoint: B_int_reg[15]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
- Setup                         0.080
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.870
- Arrival Time                  0.081
= Slack Time                    0.789
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |       Pin        |  Edge |    Net    |   Cell   | Delay | Arrival | Required | 
     |                  |       |           |          |       |  Time   |   Time   | 
     |------------------+-------+-----------+----------+-------+---------+----------| 
     | clk              |   ^   | clk       |          |       |   0.000 |    0.789 | 
     | B_int_reg[15]/CK |   ^   | clk       | SDFFR_X1 | 0.000 |   0.000 |    0.789 | 
     | B_int_reg[15]/Q  |   v   | B_int[15] | SDFFR_X1 | 0.081 |   0.081 |    0.870 | 
     | B_int_reg[15]/D  |   v   | B_int[15] | SDFFR_X1 | 0.000 |   0.081 |    0.870 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |       Pin        |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                  |       |       |          |       |  Time   |   Time   | 
     |------------------+-------+-------+----------+-------+---------+----------| 
     | clk              |   ^   | clk   |          |       |   0.000 |   -0.789 | 
     | B_int_reg[15]/CK |   ^   | clk   | SDFFR_X1 | 0.000 |   0.000 |   -0.789 | 
     +--------------------------------------------------------------------------+ 
Path 115: MET Setup Check with Pin B_int_reg[14]/CK 
Endpoint:   B_int_reg[14]/D (v) checked with  leading edge of 'clk'
Beginpoint: B_int_reg[14]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
- Setup                         0.080
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.870
- Arrival Time                  0.079
= Slack Time                    0.791
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |       Pin        |  Edge |    Net    |   Cell   | Delay | Arrival | Required | 
     |                  |       |           |          |       |  Time   |   Time   | 
     |------------------+-------+-----------+----------+-------+---------+----------| 
     | clk              |   ^   | clk       |          |       |   0.000 |    0.791 | 
     | B_int_reg[14]/CK |   ^   | clk       | SDFFR_X1 | 0.000 |   0.000 |    0.791 | 
     | B_int_reg[14]/Q  |   v   | B_int[14] | SDFFR_X1 | 0.079 |   0.079 |    0.870 | 
     | B_int_reg[14]/D  |   v   | B_int[14] | SDFFR_X1 | 0.000 |   0.079 |    0.870 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |       Pin        |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                  |       |       |          |       |  Time   |   Time   | 
     |------------------+-------+-------+----------+-------+---------+----------| 
     | clk              |   ^   | clk   |          |       |   0.000 |   -0.791 | 
     | B_int_reg[14]/CK |   ^   | clk   | SDFFR_X1 | 0.000 |   0.000 |   -0.791 | 
     +--------------------------------------------------------------------------+ 
Path 116: MET Setup Check with Pin Y_reg[11]/CK 
Endpoint:   Y_reg[11]/SI (v) checked with  leading edge of 'clk'
Beginpoint: Y_reg[11]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
- Setup                         0.087
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.863
- Arrival Time                  0.071
= Slack Time                    0.792
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------+ 
     |     Pin      |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |              |       |       |          |       |  Time   |   Time   | 
     |--------------+-------+-------+----------+-------+---------+----------| 
     | clk          |   ^   | clk   |          |       |   0.000 |    0.792 | 
     | Y_reg[11]/CK |   ^   | clk   | SDFFR_X1 | 0.000 |   0.000 |    0.792 | 
     | Y_reg[11]/Q  |   v   | Y[11] | SDFFR_X1 | 0.071 |   0.071 |    0.863 | 
     | Y_reg[11]/SI |   v   | Y[11] | SDFFR_X1 | 0.000 |   0.071 |    0.863 | 
     +----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------+ 
     |     Pin      |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |              |       |       |          |       |  Time   |   Time   | 
     |--------------+-------+-------+----------+-------+---------+----------| 
     | clk          |   ^   | clk   |          |       |   0.000 |   -0.792 | 
     | Y_reg[11]/CK |   ^   | clk   | SDFFR_X1 | 0.000 |   0.000 |   -0.792 | 
     +----------------------------------------------------------------------+ 
Path 117: MET Setup Check with Pin Y_reg[13]/CK 
Endpoint:   Y_reg[13]/SI (v) checked with  leading edge of 'clk'
Beginpoint: Y_reg[13]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
- Setup                         0.086
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.863
- Arrival Time                  0.071
= Slack Time                    0.793
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------+ 
     |     Pin      |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |              |       |       |          |       |  Time   |   Time   | 
     |--------------+-------+-------+----------+-------+---------+----------| 
     | clk          |   ^   | clk   |          |       |   0.000 |    0.793 | 
     | Y_reg[13]/CK |   ^   | clk   | SDFFR_X1 | 0.000 |   0.000 |    0.793 | 
     | Y_reg[13]/Q  |   v   | Y[13] | SDFFR_X1 | 0.071 |   0.071 |    0.863 | 
     | Y_reg[13]/SI |   v   | Y[13] | SDFFR_X1 | 0.000 |   0.071 |    0.863 | 
     +----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------+ 
     |     Pin      |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |              |       |       |          |       |  Time   |   Time   | 
     |--------------+-------+-------+----------+-------+---------+----------| 
     | clk          |   ^   | clk   |          |       |   0.000 |   -0.793 | 
     | Y_reg[13]/CK |   ^   | clk   | SDFFR_X1 | 0.000 |   0.000 |   -0.793 | 
     +----------------------------------------------------------------------+ 
Path 118: MET Setup Check with Pin Y_reg[12]/CK 
Endpoint:   Y_reg[12]/SI (v) checked with  leading edge of 'clk'
Beginpoint: Y_reg[12]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
- Setup                         0.086
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.864
- Arrival Time                  0.071
= Slack Time                    0.793
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------+ 
     |     Pin      |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |              |       |       |          |       |  Time   |   Time   | 
     |--------------+-------+-------+----------+-------+---------+----------| 
     | clk          |   ^   | clk   |          |       |   0.000 |    0.793 | 
     | Y_reg[12]/CK |   ^   | clk   | SDFFR_X1 | 0.000 |   0.000 |    0.793 | 
     | Y_reg[12]/Q  |   v   | Y[12] | SDFFR_X1 | 0.070 |   0.070 |    0.863 | 
     | Y_reg[12]/SI |   v   | Y[12] | SDFFR_X1 | 0.000 |   0.071 |    0.864 | 
     +----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------+ 
     |     Pin      |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |              |       |       |          |       |  Time   |   Time   | 
     |--------------+-------+-------+----------+-------+---------+----------| 
     | clk          |   ^   | clk   |          |       |   0.000 |   -0.793 | 
     | Y_reg[12]/CK |   ^   | clk   | SDFFR_X1 | 0.000 |   0.000 |   -0.793 | 
     +----------------------------------------------------------------------+ 
Path 119: MET Setup Check with Pin Y_reg[2]/CK 
Endpoint:   Y_reg[2]/SI (v) checked with  leading edge of 'clk'
Beginpoint: Y_reg[2]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
- Setup                         0.086
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.864
- Arrival Time                  0.070
= Slack Time                    0.793
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------+ 
     |     Pin     |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |             |       |       |          |       |  Time   |   Time   | 
     |-------------+-------+-------+----------+-------+---------+----------| 
     | clk         |   ^   | clk   |          |       |   0.000 |    0.793 | 
     | Y_reg[2]/CK |   ^   | clk   | SDFFR_X1 | 0.000 |   0.000 |    0.793 | 
     | Y_reg[2]/Q  |   v   | Y[2]  | SDFFR_X1 | 0.070 |   0.070 |    0.863 | 
     | Y_reg[2]/SI |   v   | Y[2]  | SDFFR_X1 | 0.000 |   0.070 |    0.864 | 
     +---------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |     Pin     |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |             |       |       |          |       |  Time   |   Time   | 
     |-------------+-------+-------+----------+-------+---------+----------| 
     | clk         |   ^   | clk   |          |       |   0.000 |   -0.793 | 
     | Y_reg[2]/CK |   ^   | clk   | SDFFR_X1 | 0.000 |   0.000 |   -0.793 | 
     +---------------------------------------------------------------------+ 
Path 120: MET Setup Check with Pin B_int_reg[8]/CK 
Endpoint:   B_int_reg[8]/D (v) checked with  leading edge of 'clk'
Beginpoint: B_int_reg[8]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
- Setup                         0.079
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.871
- Arrival Time                  0.077
= Slack Time                    0.793
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |   Cell   | Delay | Arrival | Required | 
     |                 |       |          |          |       |  Time   |   Time   | 
     |-----------------+-------+----------+----------+-------+---------+----------| 
     | clk             |   ^   | clk      |          |       |   0.000 |    0.793 | 
     | B_int_reg[8]/CK |   ^   | clk      | SDFFR_X1 | 0.000 |   0.000 |    0.793 | 
     | B_int_reg[8]/Q  |   v   | B_int[8] | SDFFR_X1 | 0.077 |   0.077 |    0.870 | 
     | B_int_reg[8]/D  |   v   | B_int[8] | SDFFR_X1 | 0.000 |   0.077 |    0.871 | 
     +----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                 |       |       |          |       |  Time   |   Time   | 
     |-----------------+-------+-------+----------+-------+---------+----------| 
     | clk             |   ^   | clk   |          |       |   0.000 |   -0.793 | 
     | B_int_reg[8]/CK |   ^   | clk   | SDFFR_X1 | 0.000 |   0.000 |   -0.793 | 
     +-------------------------------------------------------------------------+ 
Path 121: MET Setup Check with Pin Y_reg[4]/CK 
Endpoint:   Y_reg[4]/SI (v) checked with  leading edge of 'clk'
Beginpoint: Y_reg[4]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
- Setup                         0.086
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.864
- Arrival Time                  0.070
= Slack Time                    0.793
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------+ 
     |     Pin     |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |             |       |       |          |       |  Time   |   Time   | 
     |-------------+-------+-------+----------+-------+---------+----------| 
     | clk         |   ^   | clk   |          |       |   0.000 |    0.793 | 
     | Y_reg[4]/CK |   ^   | clk   | SDFFR_X1 | 0.000 |   0.000 |    0.793 | 
     | Y_reg[4]/Q  |   v   | Y[4]  | SDFFR_X1 | 0.070 |   0.070 |    0.863 | 
     | Y_reg[4]/SI |   v   | Y[4]  | SDFFR_X1 | 0.000 |   0.070 |    0.864 | 
     +---------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |     Pin     |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |             |       |       |          |       |  Time   |   Time   | 
     |-------------+-------+-------+----------+-------+---------+----------| 
     | clk         |   ^   | clk   |          |       |   0.000 |   -0.793 | 
     | Y_reg[4]/CK |   ^   | clk   | SDFFR_X1 | 0.000 |   0.000 |   -0.793 | 
     +---------------------------------------------------------------------+ 
Path 122: MET Setup Check with Pin Y_reg[9]/CK 
Endpoint:   Y_reg[9]/SI (v) checked with  leading edge of 'clk'
Beginpoint: Y_reg[9]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
- Setup                         0.086
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.864
- Arrival Time                  0.070
= Slack Time                    0.793
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------+ 
     |     Pin     |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |             |       |       |          |       |  Time   |   Time   | 
     |-------------+-------+-------+----------+-------+---------+----------| 
     | clk         |   ^   | clk   |          |       |   0.000 |    0.793 | 
     | Y_reg[9]/CK |   ^   | clk   | SDFFR_X1 | 0.000 |   0.000 |    0.793 | 
     | Y_reg[9]/Q  |   v   | Y[9]  | SDFFR_X1 | 0.070 |   0.070 |    0.863 | 
     | Y_reg[9]/SI |   v   | Y[9]  | SDFFR_X1 | 0.000 |   0.070 |    0.864 | 
     +---------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |     Pin     |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |             |       |       |          |       |  Time   |   Time   | 
     |-------------+-------+-------+----------+-------+---------+----------| 
     | clk         |   ^   | clk   |          |       |   0.000 |   -0.793 | 
     | Y_reg[9]/CK |   ^   | clk   | SDFFR_X1 | 0.000 |   0.000 |   -0.793 | 
     +---------------------------------------------------------------------+ 
Path 123: MET Setup Check with Pin B_int_reg[12]/CK 
Endpoint:   B_int_reg[12]/D (v) checked with  leading edge of 'clk'
Beginpoint: B_int_reg[12]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
- Setup                         0.079
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.871
- Arrival Time                  0.077
= Slack Time                    0.793
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |       Pin        |  Edge |    Net    |   Cell   | Delay | Arrival | Required | 
     |                  |       |           |          |       |  Time   |   Time   | 
     |------------------+-------+-----------+----------+-------+---------+----------| 
     | clk              |   ^   | clk       |          |       |   0.000 |    0.793 | 
     | B_int_reg[12]/CK |   ^   | clk       | SDFFR_X1 | 0.000 |   0.000 |    0.793 | 
     | B_int_reg[12]/Q  |   v   | B_int[12] | SDFFR_X1 | 0.077 |   0.077 |    0.870 | 
     | B_int_reg[12]/D  |   v   | B_int[12] | SDFFR_X1 | 0.000 |   0.077 |    0.871 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |       Pin        |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                  |       |       |          |       |  Time   |   Time   | 
     |------------------+-------+-------+----------+-------+---------+----------| 
     | clk              |   ^   | clk   |          |       |   0.000 |   -0.793 | 
     | B_int_reg[12]/CK |   ^   | clk   | SDFFR_X1 | 0.000 |   0.000 |   -0.793 | 
     +--------------------------------------------------------------------------+ 
Path 124: MET Setup Check with Pin Y_reg[8]/CK 
Endpoint:   Y_reg[8]/SI (v) checked with  leading edge of 'clk'
Beginpoint: Y_reg[8]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
- Setup                         0.086
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.864
- Arrival Time                  0.070
= Slack Time                    0.794
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------+ 
     |     Pin     |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |             |       |       |          |       |  Time   |   Time   | 
     |-------------+-------+-------+----------+-------+---------+----------| 
     | clk         |   ^   | clk   |          |       |   0.000 |    0.794 | 
     | Y_reg[8]/CK |   ^   | clk   | SDFFR_X1 | 0.000 |   0.000 |    0.794 | 
     | Y_reg[8]/Q  |   v   | Y[8]  | SDFFR_X1 | 0.070 |   0.070 |    0.863 | 
     | Y_reg[8]/SI |   v   | Y[8]  | SDFFR_X1 | 0.000 |   0.070 |    0.864 | 
     +---------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |     Pin     |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |             |       |       |          |       |  Time   |   Time   | 
     |-------------+-------+-------+----------+-------+---------+----------| 
     | clk         |   ^   | clk   |          |       |   0.000 |   -0.794 | 
     | Y_reg[8]/CK |   ^   | clk   | SDFFR_X1 | 0.000 |   0.000 |   -0.794 | 
     +---------------------------------------------------------------------+ 
Path 125: MET Setup Check with Pin B_int_reg[11]/CK 
Endpoint:   B_int_reg[11]/D (v) checked with  leading edge of 'clk'
Beginpoint: B_int_reg[11]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
- Setup                         0.079
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.871
- Arrival Time                  0.077
= Slack Time                    0.794
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |       Pin        |  Edge |    Net    |   Cell   | Delay | Arrival | Required | 
     |                  |       |           |          |       |  Time   |   Time   | 
     |------------------+-------+-----------+----------+-------+---------+----------| 
     | clk              |   ^   | clk       |          |       |   0.000 |    0.794 | 
     | B_int_reg[11]/CK |   ^   | clk       | SDFFR_X1 | 0.000 |   0.000 |    0.794 | 
     | B_int_reg[11]/Q  |   v   | B_int[11] | SDFFR_X1 | 0.077 |   0.077 |    0.871 | 
     | B_int_reg[11]/D  |   v   | B_int[11] | SDFFR_X1 | 0.000 |   0.077 |    0.871 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |       Pin        |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                  |       |       |          |       |  Time   |   Time   | 
     |------------------+-------+-------+----------+-------+---------+----------| 
     | clk              |   ^   | clk   |          |       |   0.000 |   -0.794 | 
     | B_int_reg[11]/CK |   ^   | clk   | SDFFR_X1 | 0.000 |   0.000 |   -0.794 | 
     +--------------------------------------------------------------------------+ 
Path 126: MET Setup Check with Pin B_int_reg[9]/CK 
Endpoint:   B_int_reg[9]/D (v) checked with  leading edge of 'clk'
Beginpoint: B_int_reg[9]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
- Setup                         0.079
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.871
- Arrival Time                  0.077
= Slack Time                    0.794
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |   Cell   | Delay | Arrival | Required | 
     |                 |       |          |          |       |  Time   |   Time   | 
     |-----------------+-------+----------+----------+-------+---------+----------| 
     | clk             |   ^   | clk      |          |       |   0.000 |    0.794 | 
     | B_int_reg[9]/CK |   ^   | clk      | SDFFR_X1 | 0.000 |   0.000 |    0.794 | 
     | B_int_reg[9]/Q  |   v   | B_int[9] | SDFFR_X1 | 0.077 |   0.077 |    0.871 | 
     | B_int_reg[9]/D  |   v   | B_int[9] | SDFFR_X1 | 0.000 |   0.077 |    0.871 | 
     +----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                 |       |       |          |       |  Time   |   Time   | 
     |-----------------+-------+-------+----------+-------+---------+----------| 
     | clk             |   ^   | clk   |          |       |   0.000 |   -0.794 | 
     | B_int_reg[9]/CK |   ^   | clk   | SDFFR_X1 | 0.000 |   0.000 |   -0.794 | 
     +-------------------------------------------------------------------------+ 
Path 127: MET Setup Check with Pin Y_reg[1]/CK 
Endpoint:   Y_reg[1]/SI (v) checked with  leading edge of 'clk'
Beginpoint: Y_reg[1]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
- Setup                         0.086
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.864
- Arrival Time                  0.069
= Slack Time                    0.794
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------+ 
     |     Pin     |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |             |       |       |          |       |  Time   |   Time   | 
     |-------------+-------+-------+----------+-------+---------+----------| 
     | clk         |   ^   | clk   |          |       |   0.000 |    0.794 | 
     | Y_reg[1]/CK |   ^   | clk   | SDFFR_X1 | 0.000 |   0.000 |    0.794 | 
     | Y_reg[1]/Q  |   v   | Y[1]  | SDFFR_X1 | 0.069 |   0.069 |    0.864 | 
     | Y_reg[1]/SI |   v   | Y[1]  | SDFFR_X1 | 0.000 |   0.069 |    0.864 | 
     +---------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |     Pin     |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |             |       |       |          |       |  Time   |   Time   | 
     |-------------+-------+-------+----------+-------+---------+----------| 
     | clk         |   ^   | clk   |          |       |   0.000 |   -0.794 | 
     | Y_reg[1]/CK |   ^   | clk   | SDFFR_X1 | 0.000 |   0.000 |   -0.794 | 
     +---------------------------------------------------------------------+ 
Path 128: MET Setup Check with Pin B_int_reg[13]/CK 
Endpoint:   B_int_reg[13]/D (v) checked with  leading edge of 'clk'
Beginpoint: B_int_reg[13]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
- Setup                         0.079
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.871
- Arrival Time                  0.076
= Slack Time                    0.795
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |       Pin        |  Edge |    Net    |   Cell   | Delay | Arrival | Required | 
     |                  |       |           |          |       |  Time   |   Time   | 
     |------------------+-------+-----------+----------+-------+---------+----------| 
     | clk              |   ^   | clk       |          |       |   0.000 |    0.795 | 
     | B_int_reg[13]/CK |   ^   | clk       | SDFFR_X1 | 0.000 |   0.000 |    0.795 | 
     | B_int_reg[13]/Q  |   v   | B_int[13] | SDFFR_X1 | 0.076 |   0.076 |    0.871 | 
     | B_int_reg[13]/D  |   v   | B_int[13] | SDFFR_X1 | 0.000 |   0.076 |    0.871 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |       Pin        |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                  |       |       |          |       |  Time   |   Time   | 
     |------------------+-------+-------+----------+-------+---------+----------| 
     | clk              |   ^   | clk   |          |       |   0.000 |   -0.795 | 
     | B_int_reg[13]/CK |   ^   | clk   | SDFFR_X1 | 0.000 |   0.000 |   -0.795 | 
     +--------------------------------------------------------------------------+ 
Path 129: MET Setup Check with Pin Y_reg[14]/CK 
Endpoint:   Y_reg[14]/SI (v) checked with  leading edge of 'clk'
Beginpoint: Y_reg[14]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
- Setup                         0.086
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.864
- Arrival Time                  0.069
= Slack Time                    0.795
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------+ 
     |     Pin      |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |              |       |       |          |       |  Time   |   Time   | 
     |--------------+-------+-------+----------+-------+---------+----------| 
     | clk          |   ^   | clk   |          |       |   0.000 |    0.795 | 
     | Y_reg[14]/CK |   ^   | clk   | SDFFR_X1 | 0.000 |   0.000 |    0.795 | 
     | Y_reg[14]/Q  |   v   | Y[14] | SDFFR_X1 | 0.069 |   0.069 |    0.864 | 
     | Y_reg[14]/SI |   v   | Y[14] | SDFFR_X1 | 0.000 |   0.069 |    0.864 | 
     +----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------+ 
     |     Pin      |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |              |       |       |          |       |  Time   |   Time   | 
     |--------------+-------+-------+----------+-------+---------+----------| 
     | clk          |   ^   | clk   |          |       |   0.000 |   -0.795 | 
     | Y_reg[14]/CK |   ^   | clk   | SDFFR_X1 | 0.000 |   0.000 |   -0.795 | 
     +----------------------------------------------------------------------+ 
Path 130: MET Setup Check with Pin Y_reg[3]/CK 
Endpoint:   Y_reg[3]/SI (v) checked with  leading edge of 'clk'
Beginpoint: Y_reg[3]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
- Setup                         0.086
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.864
- Arrival Time                  0.069
= Slack Time                    0.795
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------+ 
     |     Pin     |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |             |       |       |          |       |  Time   |   Time   | 
     |-------------+-------+-------+----------+-------+---------+----------| 
     | clk         |   ^   | clk   |          |       |   0.000 |    0.795 | 
     | Y_reg[3]/CK |   ^   | clk   | SDFFR_X1 | 0.000 |   0.000 |    0.795 | 
     | Y_reg[3]/Q  |   v   | Y[3]  | SDFFR_X1 | 0.069 |   0.069 |    0.864 | 
     | Y_reg[3]/SI |   v   | Y[3]  | SDFFR_X1 | 0.000 |   0.069 |    0.864 | 
     +---------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |     Pin     |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |             |       |       |          |       |  Time   |   Time   | 
     |-------------+-------+-------+----------+-------+---------+----------| 
     | clk         |   ^   | clk   |          |       |   0.000 |   -0.795 | 
     | Y_reg[3]/CK |   ^   | clk   | SDFFR_X1 | 0.000 |   0.000 |   -0.795 | 
     +---------------------------------------------------------------------+ 
Path 131: MET Setup Check with Pin Y_reg[17]/CK 
Endpoint:   Y_reg[17]/SI (v) checked with  leading edge of 'clk'
Beginpoint: Y_reg[17]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
- Setup                         0.086
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.864
- Arrival Time                  0.068
= Slack Time                    0.796
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------+ 
     |     Pin      |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |              |       |       |          |       |  Time   |   Time   | 
     |--------------+-------+-------+----------+-------+---------+----------| 
     | clk          |   ^   | clk   |          |       |   0.000 |    0.796 | 
     | Y_reg[17]/CK |   ^   | clk   | SDFFR_X1 | 0.000 |   0.000 |    0.796 | 
     | Y_reg[17]/Q  |   v   | Y[17] | SDFFR_X1 | 0.068 |   0.068 |    0.864 | 
     | Y_reg[17]/SI |   v   | Y[17] | SDFFR_X1 | 0.000 |   0.068 |    0.864 | 
     +----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------+ 
     |     Pin      |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |              |       |       |          |       |  Time   |   Time   | 
     |--------------+-------+-------+----------+-------+---------+----------| 
     | clk          |   ^   | clk   |          |       |   0.000 |   -0.796 | 
     | Y_reg[17]/CK |   ^   | clk   | SDFFR_X1 | 0.000 |   0.000 |   -0.796 | 
     +----------------------------------------------------------------------+ 
Path 132: MET Setup Check with Pin Y_reg[5]/CK 
Endpoint:   Y_reg[5]/SI (v) checked with  leading edge of 'clk'
Beginpoint: Y_reg[5]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
- Setup                         0.086
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.864
- Arrival Time                  0.068
= Slack Time                    0.796
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------+ 
     |     Pin     |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |             |       |       |          |       |  Time   |   Time   | 
     |-------------+-------+-------+----------+-------+---------+----------| 
     | clk         |   ^   | clk   |          |       |   0.000 |    0.796 | 
     | Y_reg[5]/CK |   ^   | clk   | SDFFR_X1 | 0.000 |   0.000 |    0.796 | 
     | Y_reg[5]/Q  |   v   | Y[5]  | SDFFR_X1 | 0.068 |   0.068 |    0.864 | 
     | Y_reg[5]/SI |   v   | Y[5]  | SDFFR_X1 | 0.000 |   0.068 |    0.864 | 
     +---------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |     Pin     |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |             |       |       |          |       |  Time   |   Time   | 
     |-------------+-------+-------+----------+-------+---------+----------| 
     | clk         |   ^   | clk   |          |       |   0.000 |   -0.796 | 
     | Y_reg[5]/CK |   ^   | clk   | SDFFR_X1 | 0.000 |   0.000 |   -0.796 | 
     +---------------------------------------------------------------------+ 
Path 133: MET Setup Check with Pin Y_reg[7]/CK 
Endpoint:   Y_reg[7]/SI (v) checked with  leading edge of 'clk'
Beginpoint: Y_reg[7]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
- Setup                         0.086
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.864
- Arrival Time                  0.068
= Slack Time                    0.796
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------+ 
     |     Pin     |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |             |       |       |          |       |  Time   |   Time   | 
     |-------------+-------+-------+----------+-------+---------+----------| 
     | clk         |   ^   | clk   |          |       |   0.000 |    0.796 | 
     | Y_reg[7]/CK |   ^   | clk   | SDFFR_X1 | 0.000 |   0.000 |    0.796 | 
     | Y_reg[7]/Q  |   v   | Y[7]  | SDFFR_X1 | 0.068 |   0.068 |    0.864 | 
     | Y_reg[7]/SI |   v   | Y[7]  | SDFFR_X1 | 0.000 |   0.068 |    0.864 | 
     +---------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |     Pin     |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |             |       |       |          |       |  Time   |   Time   | 
     |-------------+-------+-------+----------+-------+---------+----------| 
     | clk         |   ^   | clk   |          |       |   0.000 |   -0.796 | 
     | Y_reg[7]/CK |   ^   | clk   | SDFFR_X1 | 0.000 |   0.000 |   -0.796 | 
     +---------------------------------------------------------------------+ 
Path 134: MET Setup Check with Pin Y_reg[15]/CK 
Endpoint:   Y_reg[15]/SI (v) checked with  leading edge of 'clk'
Beginpoint: Y_reg[15]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
- Setup                         0.086
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.864
- Arrival Time                  0.068
= Slack Time                    0.796
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------+ 
     |     Pin      |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |              |       |       |          |       |  Time   |   Time   | 
     |--------------+-------+-------+----------+-------+---------+----------| 
     | clk          |   ^   | clk   |          |       |   0.000 |    0.796 | 
     | Y_reg[15]/CK |   ^   | clk   | SDFFR_X1 | 0.000 |   0.000 |    0.796 | 
     | Y_reg[15]/Q  |   v   | Y[15] | SDFFR_X1 | 0.068 |   0.068 |    0.864 | 
     | Y_reg[15]/SI |   v   | Y[15] | SDFFR_X1 | 0.000 |   0.068 |    0.864 | 
     +----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------+ 
     |     Pin      |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |              |       |       |          |       |  Time   |   Time   | 
     |--------------+-------+-------+----------+-------+---------+----------| 
     | clk          |   ^   | clk   |          |       |   0.000 |   -0.796 | 
     | Y_reg[15]/CK |   ^   | clk   | SDFFR_X1 | 0.000 |   0.000 |   -0.796 | 
     +----------------------------------------------------------------------+ 
Path 135: MET Setup Check with Pin Y_reg[10]/CK 
Endpoint:   Y_reg[10]/SI (v) checked with  leading edge of 'clk'
Beginpoint: Y_reg[10]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
- Setup                         0.086
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.864
- Arrival Time                  0.068
= Slack Time                    0.796
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------+ 
     |     Pin      |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |              |       |       |          |       |  Time   |   Time   | 
     |--------------+-------+-------+----------+-------+---------+----------| 
     | clk          |   ^   | clk   |          |       |   0.000 |    0.796 | 
     | Y_reg[10]/CK |   ^   | clk   | SDFFR_X1 | 0.000 |   0.000 |    0.796 | 
     | Y_reg[10]/Q  |   v   | Y[10] | SDFFR_X1 | 0.068 |   0.068 |    0.864 | 
     | Y_reg[10]/SI |   v   | Y[10] | SDFFR_X1 | 0.000 |   0.068 |    0.864 | 
     +----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------+ 
     |     Pin      |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |              |       |       |          |       |  Time   |   Time   | 
     |--------------+-------+-------+----------+-------+---------+----------| 
     | clk          |   ^   | clk   |          |       |   0.000 |   -0.796 | 
     | Y_reg[10]/CK |   ^   | clk   | SDFFR_X1 | 0.000 |   0.000 |   -0.796 | 
     +----------------------------------------------------------------------+ 
Path 136: MET Setup Check with Pin Y_reg[0]/CK 
Endpoint:   Y_reg[0]/SI (v) checked with  leading edge of 'clk'
Beginpoint: Y_reg[0]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
- Setup                         0.086
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.864
- Arrival Time                  0.068
= Slack Time                    0.796
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------+ 
     |     Pin     |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |             |       |       |          |       |  Time   |   Time   | 
     |-------------+-------+-------+----------+-------+---------+----------| 
     | clk         |   ^   | clk   |          |       |   0.000 |    0.796 | 
     | Y_reg[0]/CK |   ^   | clk   | SDFFR_X1 | 0.000 |   0.000 |    0.796 | 
     | Y_reg[0]/Q  |   v   | Y[0]  | SDFFR_X1 | 0.068 |   0.068 |    0.864 | 
     | Y_reg[0]/SI |   v   | Y[0]  | SDFFR_X1 | 0.000 |   0.068 |    0.864 | 
     +---------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |     Pin     |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |             |       |       |          |       |  Time   |   Time   | 
     |-------------+-------+-------+----------+-------+---------+----------| 
     | clk         |   ^   | clk   |          |       |   0.000 |   -0.796 | 
     | Y_reg[0]/CK |   ^   | clk   | SDFFR_X1 | 0.000 |   0.000 |   -0.796 | 
     +---------------------------------------------------------------------+ 
Path 137: MET Setup Check with Pin Y_reg[6]/CK 
Endpoint:   Y_reg[6]/SI (v) checked with  leading edge of 'clk'
Beginpoint: Y_reg[6]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
- Setup                         0.086
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.864
- Arrival Time                  0.068
= Slack Time                    0.796
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------+ 
     |     Pin     |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |             |       |       |          |       |  Time   |   Time   | 
     |-------------+-------+-------+----------+-------+---------+----------| 
     | clk         |   ^   | clk   |          |       |   0.000 |    0.796 | 
     | Y_reg[6]/CK |   ^   | clk   | SDFFR_X1 | 0.000 |   0.000 |    0.796 | 
     | Y_reg[6]/Q  |   v   | Y[6]  | SDFFR_X1 | 0.068 |   0.068 |    0.864 | 
     | Y_reg[6]/SI |   v   | Y[6]  | SDFFR_X1 | 0.000 |   0.068 |    0.864 | 
     +---------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |     Pin     |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |             |       |       |          |       |  Time   |   Time   | 
     |-------------+-------+-------+----------+-------+---------+----------| 
     | clk         |   ^   | clk   |          |       |   0.000 |   -0.796 | 
     | Y_reg[6]/CK |   ^   | clk   | SDFFR_X1 | 0.000 |   0.000 |   -0.796 | 
     +---------------------------------------------------------------------+ 
Path 138: MET Setup Check with Pin Y_reg[16]/CK 
Endpoint:   Y_reg[16]/SI (v) checked with  leading edge of 'clk'
Beginpoint: Y_reg[16]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: an
Other End Arrival Time          0.000
- Setup                         0.086
+ Phase Shift                   1.000
- Uncertainty                   0.050
= Required Time                 0.864
- Arrival Time                  0.068
= Slack Time                    0.796
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------+ 
     |     Pin      |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |              |       |       |          |       |  Time   |   Time   | 
     |--------------+-------+-------+----------+-------+---------+----------| 
     | clk          |   ^   | clk   |          |       |   0.000 |    0.796 | 
     | Y_reg[16]/CK |   ^   | clk   | SDFFR_X1 | 0.000 |   0.000 |    0.796 | 
     | Y_reg[16]/Q  |   v   | Y[16] | SDFFR_X1 | 0.068 |   0.068 |    0.864 | 
     | Y_reg[16]/SI |   v   | Y[16] | SDFFR_X1 | 0.000 |   0.068 |    0.864 | 
     +----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------+ 
     |     Pin      |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |              |       |       |          |       |  Time   |   Time   | 
     |--------------+-------+-------+----------+-------+---------+----------| 
     | clk          |   ^   | clk   |          |       |   0.000 |   -0.796 | 
     | Y_reg[16]/CK |   ^   | clk   | SDFFR_X1 | 0.000 |   0.000 |   -0.796 | 
     +----------------------------------------------------------------------+ 

