;
; File Name: cyfitterrv.inc
; 
; PSoC Creator  4.4
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv.inc
    GET cydevicerv_trm.inc

; BUZ
BUZ__0__INTTYPE EQU CYREG_PICU15_INTTYPE3
BUZ__0__MASK EQU 0x08
BUZ__0__PC EQU CYREG_IO_PC_PRT15_PC3
BUZ__0__PORT EQU 15
BUZ__0__SHIFT EQU 3
BUZ__AG EQU CYREG_PRT15_AG
BUZ__AMUX EQU CYREG_PRT15_AMUX
BUZ__BIE EQU CYREG_PRT15_BIE
BUZ__BIT_MASK EQU CYREG_PRT15_BIT_MASK
BUZ__BYP EQU CYREG_PRT15_BYP
BUZ__CTL EQU CYREG_PRT15_CTL
BUZ__DM0 EQU CYREG_PRT15_DM0
BUZ__DM1 EQU CYREG_PRT15_DM1
BUZ__DM2 EQU CYREG_PRT15_DM2
BUZ__DR EQU CYREG_PRT15_DR
BUZ__INP_DIS EQU CYREG_PRT15_INP_DIS
BUZ__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
BUZ__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
BUZ__LCD_EN EQU CYREG_PRT15_LCD_EN
BUZ__MASK EQU 0x08
BUZ__PORT EQU 15
BUZ__PRT EQU CYREG_PRT15_PRT
BUZ__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
BUZ__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
BUZ__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
BUZ__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
BUZ__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
BUZ__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
BUZ__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
BUZ__PS EQU CYREG_PRT15_PS
BUZ__SHIFT EQU 3
BUZ__SLW EQU CYREG_PRT15_SLW

; Rx_1
Rx_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE6
Rx_1__0__MASK EQU 0x40
Rx_1__0__PC EQU CYREG_PRT12_PC6
Rx_1__0__PORT EQU 12
Rx_1__0__SHIFT EQU 6
Rx_1__AG EQU CYREG_PRT12_AG
Rx_1__BIE EQU CYREG_PRT12_BIE
Rx_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Rx_1__BYP EQU CYREG_PRT12_BYP
Rx_1__DM0 EQU CYREG_PRT12_DM0
Rx_1__DM1 EQU CYREG_PRT12_DM1
Rx_1__DM2 EQU CYREG_PRT12_DM2
Rx_1__DR EQU CYREG_PRT12_DR
Rx_1__INP_DIS EQU CYREG_PRT12_INP_DIS
Rx_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Rx_1__MASK EQU 0x40
Rx_1__PORT EQU 12
Rx_1__PRT EQU CYREG_PRT12_PRT
Rx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Rx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Rx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Rx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Rx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Rx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Rx_1__PS EQU CYREG_PRT12_PS
Rx_1__SHIFT EQU 6
Rx_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Rx_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Rx_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Rx_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Rx_1__SLW EQU CYREG_PRT12_SLW

; Tx_1
Tx_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE7
Tx_1__0__MASK EQU 0x80
Tx_1__0__PC EQU CYREG_PRT12_PC7
Tx_1__0__PORT EQU 12
Tx_1__0__SHIFT EQU 7
Tx_1__AG EQU CYREG_PRT12_AG
Tx_1__BIE EQU CYREG_PRT12_BIE
Tx_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Tx_1__BYP EQU CYREG_PRT12_BYP
Tx_1__DM0 EQU CYREG_PRT12_DM0
Tx_1__DM1 EQU CYREG_PRT12_DM1
Tx_1__DM2 EQU CYREG_PRT12_DM2
Tx_1__DR EQU CYREG_PRT12_DR
Tx_1__INP_DIS EQU CYREG_PRT12_INP_DIS
Tx_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Tx_1__MASK EQU 0x80
Tx_1__PORT EQU 12
Tx_1__PRT EQU CYREG_PRT12_PRT
Tx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Tx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Tx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Tx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Tx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Tx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Tx_1__PS EQU CYREG_PRT12_PS
Tx_1__SHIFT EQU 7
Tx_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Tx_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Tx_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Tx_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Tx_1__SLW EQU CYREG_PRT12_SLW

; LED_B
LED_B__0__INTTYPE EQU CYREG_PICU15_INTTYPE5
LED_B__0__MASK EQU 0x20
LED_B__0__PC EQU CYREG_IO_PC_PRT15_PC5
LED_B__0__PORT EQU 15
LED_B__0__SHIFT EQU 5
LED_B__AG EQU CYREG_PRT15_AG
LED_B__AMUX EQU CYREG_PRT15_AMUX
LED_B__BIE EQU CYREG_PRT15_BIE
LED_B__BIT_MASK EQU CYREG_PRT15_BIT_MASK
LED_B__BYP EQU CYREG_PRT15_BYP
LED_B__CTL EQU CYREG_PRT15_CTL
LED_B__DM0 EQU CYREG_PRT15_DM0
LED_B__DM1 EQU CYREG_PRT15_DM1
LED_B__DM2 EQU CYREG_PRT15_DM2
LED_B__DR EQU CYREG_PRT15_DR
LED_B__INP_DIS EQU CYREG_PRT15_INP_DIS
LED_B__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
LED_B__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
LED_B__LCD_EN EQU CYREG_PRT15_LCD_EN
LED_B__MASK EQU 0x20
LED_B__PORT EQU 15
LED_B__PRT EQU CYREG_PRT15_PRT
LED_B__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
LED_B__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
LED_B__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
LED_B__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
LED_B__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
LED_B__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
LED_B__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
LED_B__PS EQU CYREG_PRT15_PS
LED_B__SHIFT EQU 5
LED_B__SLW EQU CYREG_PRT15_SLW

; LED_G
LED_G__0__INTTYPE EQU CYREG_PICU15_INTTYPE4
LED_G__0__MASK EQU 0x10
LED_G__0__PC EQU CYREG_IO_PC_PRT15_PC4
LED_G__0__PORT EQU 15
LED_G__0__SHIFT EQU 4
LED_G__AG EQU CYREG_PRT15_AG
LED_G__AMUX EQU CYREG_PRT15_AMUX
LED_G__BIE EQU CYREG_PRT15_BIE
LED_G__BIT_MASK EQU CYREG_PRT15_BIT_MASK
LED_G__BYP EQU CYREG_PRT15_BYP
LED_G__CTL EQU CYREG_PRT15_CTL
LED_G__DM0 EQU CYREG_PRT15_DM0
LED_G__DM1 EQU CYREG_PRT15_DM1
LED_G__DM2 EQU CYREG_PRT15_DM2
LED_G__DR EQU CYREG_PRT15_DR
LED_G__INP_DIS EQU CYREG_PRT15_INP_DIS
LED_G__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
LED_G__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
LED_G__LCD_EN EQU CYREG_PRT15_LCD_EN
LED_G__MASK EQU 0x10
LED_G__PORT EQU 15
LED_G__PRT EQU CYREG_PRT15_PRT
LED_G__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
LED_G__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
LED_G__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
LED_G__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
LED_G__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
LED_G__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
LED_G__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
LED_G__PS EQU CYREG_PRT15_PS
LED_G__SHIFT EQU 4
LED_G__SLW EQU CYREG_PRT15_SLW

; LED_R
LED_R__0__INTTYPE EQU CYREG_PICU0_INTTYPE1
LED_R__0__MASK EQU 0x02
LED_R__0__PC EQU CYREG_PRT0_PC1
LED_R__0__PORT EQU 0
LED_R__0__SHIFT EQU 1
LED_R__AG EQU CYREG_PRT0_AG
LED_R__AMUX EQU CYREG_PRT0_AMUX
LED_R__BIE EQU CYREG_PRT0_BIE
LED_R__BIT_MASK EQU CYREG_PRT0_BIT_MASK
LED_R__BYP EQU CYREG_PRT0_BYP
LED_R__CTL EQU CYREG_PRT0_CTL
LED_R__DM0 EQU CYREG_PRT0_DM0
LED_R__DM1 EQU CYREG_PRT0_DM1
LED_R__DM2 EQU CYREG_PRT0_DM2
LED_R__DR EQU CYREG_PRT0_DR
LED_R__INP_DIS EQU CYREG_PRT0_INP_DIS
LED_R__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
LED_R__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
LED_R__LCD_EN EQU CYREG_PRT0_LCD_EN
LED_R__MASK EQU 0x02
LED_R__PORT EQU 0
LED_R__PRT EQU CYREG_PRT0_PRT
LED_R__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
LED_R__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
LED_R__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
LED_R__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
LED_R__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
LED_R__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
LED_R__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
LED_R__PS EQU CYREG_PRT0_PS
LED_R__SHIFT EQU 1
LED_R__SLW EQU CYREG_PRT0_SLW

; SCL_1
SCL_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE0
SCL_1__0__MASK EQU 0x01
SCL_1__0__PC EQU CYREG_PRT12_PC0
SCL_1__0__PORT EQU 12
SCL_1__0__SHIFT EQU 0
SCL_1__AG EQU CYREG_PRT12_AG
SCL_1__BIE EQU CYREG_PRT12_BIE
SCL_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
SCL_1__BYP EQU CYREG_PRT12_BYP
SCL_1__DM0 EQU CYREG_PRT12_DM0
SCL_1__DM1 EQU CYREG_PRT12_DM1
SCL_1__DM2 EQU CYREG_PRT12_DM2
SCL_1__DR EQU CYREG_PRT12_DR
SCL_1__INP_DIS EQU CYREG_PRT12_INP_DIS
SCL_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
SCL_1__MASK EQU 0x01
SCL_1__PORT EQU 12
SCL_1__PRT EQU CYREG_PRT12_PRT
SCL_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
SCL_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
SCL_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
SCL_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
SCL_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
SCL_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
SCL_1__PS EQU CYREG_PRT12_PS
SCL_1__SHIFT EQU 0
SCL_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
SCL_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
SCL_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
SCL_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
SCL_1__SLW EQU CYREG_PRT12_SLW

; SDA_1
SDA_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE1
SDA_1__0__MASK EQU 0x02
SDA_1__0__PC EQU CYREG_PRT12_PC1
SDA_1__0__PORT EQU 12
SDA_1__0__SHIFT EQU 1
SDA_1__AG EQU CYREG_PRT12_AG
SDA_1__BIE EQU CYREG_PRT12_BIE
SDA_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
SDA_1__BYP EQU CYREG_PRT12_BYP
SDA_1__DM0 EQU CYREG_PRT12_DM0
SDA_1__DM1 EQU CYREG_PRT12_DM1
SDA_1__DM2 EQU CYREG_PRT12_DM2
SDA_1__DR EQU CYREG_PRT12_DR
SDA_1__INP_DIS EQU CYREG_PRT12_INP_DIS
SDA_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
SDA_1__MASK EQU 0x02
SDA_1__PORT EQU 12
SDA_1__PRT EQU CYREG_PRT12_PRT
SDA_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
SDA_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
SDA_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
SDA_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
SDA_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
SDA_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
SDA_1__PS EQU CYREG_PRT12_PS
SDA_1__SHIFT EQU 1
SDA_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
SDA_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
SDA_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
SDA_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
SDA_1__SLW EQU CYREG_PRT12_SLW

; UART_1
UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB09_10_CTL
UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB09_10_CTL
UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB09_10_CTL
UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB09_10_CTL
UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB09_10_MSK
UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB09_10_MSK
UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB09_10_MSK
UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB09_10_MSK
UART_1_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
UART_1_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B1_UDB09_CTL
UART_1_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B1_UDB09_ST_CTL
UART_1_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B1_UDB09_CTL
UART_1_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B1_UDB09_ST_CTL
UART_1_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B1_UDB09_MSK
UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B1_UDB09_10_ST
UART_1_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B1_UDB09_MSK
UART_1_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B1_UDB09_ST_CTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B1_UDB09_ST_CTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B1_UDB09_ST
UART_1_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB09_10_A0
UART_1_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB09_10_A1
UART_1_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB09_10_D0
UART_1_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB09_10_D1
UART_1_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
UART_1_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB09_10_F0
UART_1_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB09_10_F1
UART_1_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB09_A0_A1
UART_1_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B1_UDB09_A0
UART_1_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B1_UDB09_A1
UART_1_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB09_D0_D1
UART_1_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B1_UDB09_D0
UART_1_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B1_UDB09_D1
UART_1_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
UART_1_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB09_F0_F1
UART_1_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B1_UDB09_F0
UART_1_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B1_UDB09_F1
UART_1_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
UART_1_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
UART_1_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
UART_1_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B1_UDB08_09_ST
UART_1_BUART_sRX_RxSts__3__MASK EQU 0x08
UART_1_BUART_sRX_RxSts__3__POS EQU 3
UART_1_BUART_sRX_RxSts__4__MASK EQU 0x10
UART_1_BUART_sRX_RxSts__4__POS EQU 4
UART_1_BUART_sRX_RxSts__5__MASK EQU 0x20
UART_1_BUART_sRX_RxSts__5__POS EQU 5
UART_1_BUART_sRX_RxSts__MASK EQU 0x38
UART_1_BUART_sRX_RxSts__MASK_REG EQU CYREG_B1_UDB08_MSK
UART_1_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
UART_1_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B1_UDB08_ST
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B1_UDB11_A0_A1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B1_UDB11_A0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B1_UDB11_A1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B1_UDB11_D0_D1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B1_UDB11_D0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B1_UDB11_D1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B1_UDB11_F0_F1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B1_UDB11_F0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B1_UDB11_F1
UART_1_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB10_11_A0
UART_1_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB10_11_A1
UART_1_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB10_11_D0
UART_1_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB10_11_D1
UART_1_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
UART_1_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB10_11_F0
UART_1_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB10_11_F1
UART_1_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB10_A0_A1
UART_1_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B1_UDB10_A0
UART_1_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B1_UDB10_A1
UART_1_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB10_D0_D1
UART_1_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B1_UDB10_D0
UART_1_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B1_UDB10_D1
UART_1_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
UART_1_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB10_F0_F1
UART_1_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B1_UDB10_F0
UART_1_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B1_UDB10_F1
UART_1_BUART_sTX_TxSts__0__MASK EQU 0x01
UART_1_BUART_sTX_TxSts__0__POS EQU 0
UART_1_BUART_sTX_TxSts__1__MASK EQU 0x02
UART_1_BUART_sTX_TxSts__1__POS EQU 1
UART_1_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
UART_1_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B1_UDB10_11_ST
UART_1_BUART_sTX_TxSts__2__MASK EQU 0x04
UART_1_BUART_sTX_TxSts__2__POS EQU 2
UART_1_BUART_sTX_TxSts__3__MASK EQU 0x08
UART_1_BUART_sTX_TxSts__3__POS EQU 3
UART_1_BUART_sTX_TxSts__MASK EQU 0x0F
UART_1_BUART_sTX_TxSts__MASK_REG EQU CYREG_B1_UDB10_MSK
UART_1_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
UART_1_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B1_UDB10_ST
UART_1_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
UART_1_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
UART_1_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
UART_1_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
UART_1_IntClock__INDEX EQU 0x02
UART_1_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
UART_1_IntClock__PM_ACT_MSK EQU 0x04
UART_1_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
UART_1_IntClock__PM_STBY_MSK EQU 0x04

; PWM_BUZ
PWM_BUZ_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
PWM_BUZ_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB09_10_CTL
PWM_BUZ_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB09_10_CTL
PWM_BUZ_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB09_10_CTL
PWM_BUZ_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB09_10_CTL
PWM_BUZ_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB09_10_MSK
PWM_BUZ_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB09_10_MSK
PWM_BUZ_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB09_10_MSK
PWM_BUZ_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB09_10_MSK
PWM_BUZ_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_BUZ_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_BUZ_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
PWM_BUZ_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB09_CTL
PWM_BUZ_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB09_ST_CTL
PWM_BUZ_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB09_CTL
PWM_BUZ_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB09_ST_CTL
PWM_BUZ_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_BUZ_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
PWM_BUZ_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
PWM_BUZ_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB09_MSK
PWM_BUZ_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
PWM_BUZ_PWMUDB_genblk8_stsreg__0__POS EQU 0
PWM_BUZ_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
PWM_BUZ_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB09_10_ST
PWM_BUZ_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
PWM_BUZ_PWMUDB_genblk8_stsreg__2__POS EQU 2
PWM_BUZ_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
PWM_BUZ_PWMUDB_genblk8_stsreg__3__POS EQU 3
PWM_BUZ_PWMUDB_genblk8_stsreg__MASK EQU 0x0D
PWM_BUZ_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B0_UDB09_MSK
PWM_BUZ_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
PWM_BUZ_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
PWM_BUZ_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
PWM_BUZ_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB09_ST_CTL
PWM_BUZ_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB09_ST_CTL
PWM_BUZ_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B0_UDB09_ST
PWM_BUZ_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB09_10_A0
PWM_BUZ_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB09_10_A1
PWM_BUZ_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB09_10_D0
PWM_BUZ_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB09_10_D1
PWM_BUZ_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
PWM_BUZ_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB09_10_F0
PWM_BUZ_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB09_10_F1
PWM_BUZ_PWMUDB_sP8_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB09_A0_A1
PWM_BUZ_PWMUDB_sP8_pwmdp_u0__A0_REG EQU CYREG_B0_UDB09_A0
PWM_BUZ_PWMUDB_sP8_pwmdp_u0__A1_REG EQU CYREG_B0_UDB09_A1
PWM_BUZ_PWMUDB_sP8_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB09_D0_D1
PWM_BUZ_PWMUDB_sP8_pwmdp_u0__D0_REG EQU CYREG_B0_UDB09_D0
PWM_BUZ_PWMUDB_sP8_pwmdp_u0__D1_REG EQU CYREG_B0_UDB09_D1
PWM_BUZ_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
PWM_BUZ_PWMUDB_sP8_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB09_F0_F1
PWM_BUZ_PWMUDB_sP8_pwmdp_u0__F0_REG EQU CYREG_B0_UDB09_F0
PWM_BUZ_PWMUDB_sP8_pwmdp_u0__F1_REG EQU CYREG_B0_UDB09_F1
PWM_BUZ_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
PWM_BUZ_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL

; PWM_LED
PWM_LED_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
PWM_LED_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB07_08_CTL
PWM_LED_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB07_08_CTL
PWM_LED_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB07_08_CTL
PWM_LED_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB07_08_CTL
PWM_LED_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB07_08_MSK
PWM_LED_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB07_08_MSK
PWM_LED_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB07_08_MSK
PWM_LED_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB07_08_MSK
PWM_LED_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_LED_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_LED_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
PWM_LED_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB07_CTL
PWM_LED_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB07_ST_CTL
PWM_LED_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B1_UDB07_CTL
PWM_LED_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB07_ST_CTL
PWM_LED_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_LED_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
PWM_LED_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
PWM_LED_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB07_MSK
PWM_LED_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
PWM_LED_PWMUDB_genblk8_stsreg__0__POS EQU 0
PWM_LED_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
PWM_LED_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B1_UDB07_08_ST
PWM_LED_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
PWM_LED_PWMUDB_genblk8_stsreg__2__POS EQU 2
PWM_LED_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
PWM_LED_PWMUDB_genblk8_stsreg__3__POS EQU 3
PWM_LED_PWMUDB_genblk8_stsreg__MASK EQU 0x0D
PWM_LED_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B1_UDB07_MSK
PWM_LED_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
PWM_LED_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
PWM_LED_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
PWM_LED_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_B1_UDB07_ST_CTL
PWM_LED_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_B1_UDB07_ST_CTL
PWM_LED_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B1_UDB07_ST
PWM_LED_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB07_08_A0
PWM_LED_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB07_08_A1
PWM_LED_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB07_08_D0
PWM_LED_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB07_08_D1
PWM_LED_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
PWM_LED_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB07_08_F0
PWM_LED_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB07_08_F1
PWM_LED_PWMUDB_sP8_pwmdp_u0__A0_A1_REG EQU CYREG_B1_UDB07_A0_A1
PWM_LED_PWMUDB_sP8_pwmdp_u0__A0_REG EQU CYREG_B1_UDB07_A0
PWM_LED_PWMUDB_sP8_pwmdp_u0__A1_REG EQU CYREG_B1_UDB07_A1
PWM_LED_PWMUDB_sP8_pwmdp_u0__D0_D1_REG EQU CYREG_B1_UDB07_D0_D1
PWM_LED_PWMUDB_sP8_pwmdp_u0__D0_REG EQU CYREG_B1_UDB07_D0
PWM_LED_PWMUDB_sP8_pwmdp_u0__D1_REG EQU CYREG_B1_UDB07_D1
PWM_LED_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
PWM_LED_PWMUDB_sP8_pwmdp_u0__F0_F1_REG EQU CYREG_B1_UDB07_F0_F1
PWM_LED_PWMUDB_sP8_pwmdp_u0__F0_REG EQU CYREG_B1_UDB07_F0
PWM_LED_PWMUDB_sP8_pwmdp_u0__F1_REG EQU CYREG_B1_UDB07_F1
PWM_LED_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
PWM_LED_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL

; Pin_BAT
Pin_BAT__0__INTTYPE EQU CYREG_PICU0_INTTYPE7
Pin_BAT__0__MASK EQU 0x80
Pin_BAT__0__PC EQU CYREG_PRT0_PC7
Pin_BAT__0__PORT EQU 0
Pin_BAT__0__SHIFT EQU 7
Pin_BAT__AG EQU CYREG_PRT0_AG
Pin_BAT__AMUX EQU CYREG_PRT0_AMUX
Pin_BAT__BIE EQU CYREG_PRT0_BIE
Pin_BAT__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Pin_BAT__BYP EQU CYREG_PRT0_BYP
Pin_BAT__CTL EQU CYREG_PRT0_CTL
Pin_BAT__DM0 EQU CYREG_PRT0_DM0
Pin_BAT__DM1 EQU CYREG_PRT0_DM1
Pin_BAT__DM2 EQU CYREG_PRT0_DM2
Pin_BAT__DR EQU CYREG_PRT0_DR
Pin_BAT__INP_DIS EQU CYREG_PRT0_INP_DIS
Pin_BAT__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Pin_BAT__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Pin_BAT__LCD_EN EQU CYREG_PRT0_LCD_EN
Pin_BAT__MASK EQU 0x80
Pin_BAT__PORT EQU 0
Pin_BAT__PRT EQU CYREG_PRT0_PRT
Pin_BAT__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Pin_BAT__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Pin_BAT__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Pin_BAT__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Pin_BAT__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Pin_BAT__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Pin_BAT__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Pin_BAT__PS EQU CYREG_PRT0_PS
Pin_BAT__SHIFT EQU 7
Pin_BAT__SLW EQU CYREG_PRT0_SLW

; Timer_3
Timer_3_TimerUDB_rstSts_stsreg__0__MASK EQU 0x01
Timer_3_TimerUDB_rstSts_stsreg__0__POS EQU 0
Timer_3_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
Timer_3_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B1_UDB06_07_ST
Timer_3_TimerUDB_rstSts_stsreg__2__MASK EQU 0x04
Timer_3_TimerUDB_rstSts_stsreg__2__POS EQU 2
Timer_3_TimerUDB_rstSts_stsreg__3__MASK EQU 0x08
Timer_3_TimerUDB_rstSts_stsreg__3__POS EQU 3
Timer_3_TimerUDB_rstSts_stsreg__MASK EQU 0x0D
Timer_3_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_B1_UDB06_MSK
Timer_3_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
Timer_3_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
Timer_3_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
Timer_3_TimerUDB_rstSts_stsreg__STATUS_CNT_REG EQU CYREG_B1_UDB06_ST_CTL
Timer_3_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG EQU CYREG_B1_UDB06_ST_CTL
Timer_3_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_B1_UDB06_ST
Timer_3_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
Timer_3_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB06_07_CTL
Timer_3_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB06_07_CTL
Timer_3_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB06_07_CTL
Timer_3_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB06_07_CTL
Timer_3_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB06_07_MSK
Timer_3_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB06_07_MSK
Timer_3_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB06_07_MSK
Timer_3_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB06_07_MSK
Timer_3_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
Timer_3_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
Timer_3_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
Timer_3_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB06_CTL
Timer_3_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB06_ST_CTL
Timer_3_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_B1_UDB06_CTL
Timer_3_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB06_ST_CTL
Timer_3_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x80
Timer_3_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
Timer_3_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
Timer_3_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB06_MSK
Timer_3_TimerUDB_sT8_timerdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB06_07_A0
Timer_3_TimerUDB_sT8_timerdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB06_07_A1
Timer_3_TimerUDB_sT8_timerdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB06_07_D0
Timer_3_TimerUDB_sT8_timerdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB06_07_D1
Timer_3_TimerUDB_sT8_timerdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
Timer_3_TimerUDB_sT8_timerdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB06_07_F0
Timer_3_TimerUDB_sT8_timerdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB06_07_F1
Timer_3_TimerUDB_sT8_timerdp_u0__A0_A1_REG EQU CYREG_B1_UDB06_A0_A1
Timer_3_TimerUDB_sT8_timerdp_u0__A0_REG EQU CYREG_B1_UDB06_A0
Timer_3_TimerUDB_sT8_timerdp_u0__A1_REG EQU CYREG_B1_UDB06_A1
Timer_3_TimerUDB_sT8_timerdp_u0__D0_D1_REG EQU CYREG_B1_UDB06_D0_D1
Timer_3_TimerUDB_sT8_timerdp_u0__D0_REG EQU CYREG_B1_UDB06_D0
Timer_3_TimerUDB_sT8_timerdp_u0__D1_REG EQU CYREG_B1_UDB06_D1
Timer_3_TimerUDB_sT8_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
Timer_3_TimerUDB_sT8_timerdp_u0__F0_F1_REG EQU CYREG_B1_UDB06_F0_F1
Timer_3_TimerUDB_sT8_timerdp_u0__F0_REG EQU CYREG_B1_UDB06_F0
Timer_3_TimerUDB_sT8_timerdp_u0__F1_REG EQU CYREG_B1_UDB06_F1
Timer_3_TimerUDB_sT8_timerdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
Timer_3_TimerUDB_sT8_timerdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL

; Timer_1H
Timer_1H_TimerUDB_rstSts_stsreg__0__MASK EQU 0x01
Timer_1H_TimerUDB_rstSts_stsreg__0__POS EQU 0
Timer_1H_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
Timer_1H_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB07_08_ST
Timer_1H_TimerUDB_rstSts_stsreg__2__MASK EQU 0x04
Timer_1H_TimerUDB_rstSts_stsreg__2__POS EQU 2
Timer_1H_TimerUDB_rstSts_stsreg__3__MASK EQU 0x08
Timer_1H_TimerUDB_rstSts_stsreg__3__POS EQU 3
Timer_1H_TimerUDB_rstSts_stsreg__MASK EQU 0x0D
Timer_1H_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_B0_UDB07_MSK
Timer_1H_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
Timer_1H_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_B0_UDB07_ST
Timer_1H_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
Timer_1H_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB06_07_CTL
Timer_1H_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB06_07_CTL
Timer_1H_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB06_07_CTL
Timer_1H_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB06_07_CTL
Timer_1H_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB06_07_MSK
Timer_1H_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB06_07_MSK
Timer_1H_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB06_07_MSK
Timer_1H_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB06_07_MSK
Timer_1H_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
Timer_1H_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
Timer_1H_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
Timer_1H_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB06_CTL
Timer_1H_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB06_ST_CTL
Timer_1H_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_B0_UDB06_CTL
Timer_1H_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB06_ST_CTL
Timer_1H_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x80
Timer_1H_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
Timer_1H_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
Timer_1H_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB06_MSK
Timer_1H_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB06_07_A0
Timer_1H_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB06_07_A1
Timer_1H_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB06_07_D0
Timer_1H_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB06_07_D1
Timer_1H_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
Timer_1H_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB06_07_F0
Timer_1H_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB06_07_F1
Timer_1H_TimerUDB_sT16_timerdp_u0__A0_A1_REG EQU CYREG_B0_UDB06_A0_A1
Timer_1H_TimerUDB_sT16_timerdp_u0__A0_REG EQU CYREG_B0_UDB06_A0
Timer_1H_TimerUDB_sT16_timerdp_u0__A1_REG EQU CYREG_B0_UDB06_A1
Timer_1H_TimerUDB_sT16_timerdp_u0__D0_D1_REG EQU CYREG_B0_UDB06_D0_D1
Timer_1H_TimerUDB_sT16_timerdp_u0__D0_REG EQU CYREG_B0_UDB06_D0
Timer_1H_TimerUDB_sT16_timerdp_u0__D1_REG EQU CYREG_B0_UDB06_D1
Timer_1H_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
Timer_1H_TimerUDB_sT16_timerdp_u0__F0_F1_REG EQU CYREG_B0_UDB06_F0_F1
Timer_1H_TimerUDB_sT16_timerdp_u0__F0_REG EQU CYREG_B0_UDB06_F0
Timer_1H_TimerUDB_sT16_timerdp_u0__F1_REG EQU CYREG_B0_UDB06_F1
Timer_1H_TimerUDB_sT16_timerdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
Timer_1H_TimerUDB_sT16_timerdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
Timer_1H_TimerUDB_sT16_timerdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB07_08_A0
Timer_1H_TimerUDB_sT16_timerdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB07_08_A1
Timer_1H_TimerUDB_sT16_timerdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB07_08_D0
Timer_1H_TimerUDB_sT16_timerdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB07_08_D1
Timer_1H_TimerUDB_sT16_timerdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
Timer_1H_TimerUDB_sT16_timerdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB07_08_F0
Timer_1H_TimerUDB_sT16_timerdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB07_08_F1
Timer_1H_TimerUDB_sT16_timerdp_u1__A0_A1_REG EQU CYREG_B0_UDB07_A0_A1
Timer_1H_TimerUDB_sT16_timerdp_u1__A0_REG EQU CYREG_B0_UDB07_A0
Timer_1H_TimerUDB_sT16_timerdp_u1__A1_REG EQU CYREG_B0_UDB07_A1
Timer_1H_TimerUDB_sT16_timerdp_u1__D0_D1_REG EQU CYREG_B0_UDB07_D0_D1
Timer_1H_TimerUDB_sT16_timerdp_u1__D0_REG EQU CYREG_B0_UDB07_D0
Timer_1H_TimerUDB_sT16_timerdp_u1__D1_REG EQU CYREG_B0_UDB07_D1
Timer_1H_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
Timer_1H_TimerUDB_sT16_timerdp_u1__F0_F1_REG EQU CYREG_B0_UDB07_F0_F1
Timer_1H_TimerUDB_sT16_timerdp_u1__F0_REG EQU CYREG_B0_UDB07_F0
Timer_1H_TimerUDB_sT16_timerdp_u1__F1_REG EQU CYREG_B0_UDB07_F1

; Timer_30
Timer_30_TimerUDB_rstSts_stsreg__0__MASK EQU 0x01
Timer_30_TimerUDB_rstSts_stsreg__0__POS EQU 0
Timer_30_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
Timer_30_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB08_09_ST
Timer_30_TimerUDB_rstSts_stsreg__2__MASK EQU 0x04
Timer_30_TimerUDB_rstSts_stsreg__2__POS EQU 2
Timer_30_TimerUDB_rstSts_stsreg__3__MASK EQU 0x08
Timer_30_TimerUDB_rstSts_stsreg__3__POS EQU 3
Timer_30_TimerUDB_rstSts_stsreg__MASK EQU 0x0D
Timer_30_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_B0_UDB08_MSK
Timer_30_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
Timer_30_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
Timer_30_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
Timer_30_TimerUDB_rstSts_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB08_ST_CTL
Timer_30_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB08_ST_CTL
Timer_30_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_B0_UDB08_ST
Timer_30_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
Timer_30_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB08_09_CTL
Timer_30_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB08_09_CTL
Timer_30_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB08_09_CTL
Timer_30_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB08_09_CTL
Timer_30_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB08_09_MSK
Timer_30_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB08_09_MSK
Timer_30_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB08_09_MSK
Timer_30_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB08_09_MSK
Timer_30_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
Timer_30_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
Timer_30_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
Timer_30_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB08_CTL
Timer_30_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB08_ST_CTL
Timer_30_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_B0_UDB08_CTL
Timer_30_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB08_ST_CTL
Timer_30_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x80
Timer_30_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
Timer_30_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
Timer_30_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB08_MSK
Timer_30_TimerUDB_sT8_timerdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB08_09_A0
Timer_30_TimerUDB_sT8_timerdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB08_09_A1
Timer_30_TimerUDB_sT8_timerdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB08_09_D0
Timer_30_TimerUDB_sT8_timerdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB08_09_D1
Timer_30_TimerUDB_sT8_timerdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
Timer_30_TimerUDB_sT8_timerdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB08_09_F0
Timer_30_TimerUDB_sT8_timerdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB08_09_F1
Timer_30_TimerUDB_sT8_timerdp_u0__A0_A1_REG EQU CYREG_B0_UDB08_A0_A1
Timer_30_TimerUDB_sT8_timerdp_u0__A0_REG EQU CYREG_B0_UDB08_A0
Timer_30_TimerUDB_sT8_timerdp_u0__A1_REG EQU CYREG_B0_UDB08_A1
Timer_30_TimerUDB_sT8_timerdp_u0__D0_D1_REG EQU CYREG_B0_UDB08_D0_D1
Timer_30_TimerUDB_sT8_timerdp_u0__D0_REG EQU CYREG_B0_UDB08_D0
Timer_30_TimerUDB_sT8_timerdp_u0__D1_REG EQU CYREG_B0_UDB08_D1
Timer_30_TimerUDB_sT8_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
Timer_30_TimerUDB_sT8_timerdp_u0__F0_F1_REG EQU CYREG_B0_UDB08_F0_F1
Timer_30_TimerUDB_sT8_timerdp_u0__F0_REG EQU CYREG_B0_UDB08_F0
Timer_30_TimerUDB_sT8_timerdp_u0__F1_REG EQU CYREG_B0_UDB08_F1
Timer_30_TimerUDB_sT8_timerdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
Timer_30_TimerUDB_sT8_timerdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL

; ACC_1_INT
ACC_1_INT__0__INTTYPE EQU CYREG_PICU12_INTTYPE5
ACC_1_INT__0__MASK EQU 0x20
ACC_1_INT__0__PC EQU CYREG_PRT12_PC5
ACC_1_INT__0__PORT EQU 12
ACC_1_INT__0__SHIFT EQU 5
ACC_1_INT__AG EQU CYREG_PRT12_AG
ACC_1_INT__BIE EQU CYREG_PRT12_BIE
ACC_1_INT__BIT_MASK EQU CYREG_PRT12_BIT_MASK
ACC_1_INT__BYP EQU CYREG_PRT12_BYP
ACC_1_INT__DM0 EQU CYREG_PRT12_DM0
ACC_1_INT__DM1 EQU CYREG_PRT12_DM1
ACC_1_INT__DM2 EQU CYREG_PRT12_DM2
ACC_1_INT__DR EQU CYREG_PRT12_DR
ACC_1_INT__INP_DIS EQU CYREG_PRT12_INP_DIS
ACC_1_INT__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
ACC_1_INT__MASK EQU 0x20
ACC_1_INT__PORT EQU 12
ACC_1_INT__PRT EQU CYREG_PRT12_PRT
ACC_1_INT__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
ACC_1_INT__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
ACC_1_INT__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
ACC_1_INT__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
ACC_1_INT__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
ACC_1_INT__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
ACC_1_INT__PS EQU CYREG_PRT12_PS
ACC_1_INT__SHIFT EQU 5
ACC_1_INT__SIO_CFG EQU CYREG_PRT12_SIO_CFG
ACC_1_INT__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
ACC_1_INT__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
ACC_1_INT__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
ACC_1_INT__SLW EQU CYREG_PRT12_SLW

; ACC_2_INT
ACC_2_INT__0__INTTYPE EQU CYREG_PICU12_INTTYPE4
ACC_2_INT__0__MASK EQU 0x10
ACC_2_INT__0__PC EQU CYREG_PRT12_PC4
ACC_2_INT__0__PORT EQU 12
ACC_2_INT__0__SHIFT EQU 4
ACC_2_INT__AG EQU CYREG_PRT12_AG
ACC_2_INT__BIE EQU CYREG_PRT12_BIE
ACC_2_INT__BIT_MASK EQU CYREG_PRT12_BIT_MASK
ACC_2_INT__BYP EQU CYREG_PRT12_BYP
ACC_2_INT__DM0 EQU CYREG_PRT12_DM0
ACC_2_INT__DM1 EQU CYREG_PRT12_DM1
ACC_2_INT__DM2 EQU CYREG_PRT12_DM2
ACC_2_INT__DR EQU CYREG_PRT12_DR
ACC_2_INT__INP_DIS EQU CYREG_PRT12_INP_DIS
ACC_2_INT__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
ACC_2_INT__MASK EQU 0x10
ACC_2_INT__PORT EQU 12
ACC_2_INT__PRT EQU CYREG_PRT12_PRT
ACC_2_INT__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
ACC_2_INT__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
ACC_2_INT__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
ACC_2_INT__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
ACC_2_INT__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
ACC_2_INT__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
ACC_2_INT__PS EQU CYREG_PRT12_PS
ACC_2_INT__SHIFT EQU 4
ACC_2_INT__SIO_CFG EQU CYREG_PRT12_SIO_CFG
ACC_2_INT__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
ACC_2_INT__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
ACC_2_INT__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
ACC_2_INT__SLW EQU CYREG_PRT12_SLW

; Clock_PWM
Clock_PWM__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
Clock_PWM__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
Clock_PWM__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
Clock_PWM__CFG2_SRC_SEL_MASK EQU 0x07
Clock_PWM__INDEX EQU 0x01
Clock_PWM__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_PWM__PM_ACT_MSK EQU 0x02
Clock_PWM__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_PWM__PM_STBY_MSK EQU 0x02
Clock_PWM_LED__CFG0 EQU CYREG_CLKDIST_DCFG3_CFG0
Clock_PWM_LED__CFG1 EQU CYREG_CLKDIST_DCFG3_CFG1
Clock_PWM_LED__CFG2 EQU CYREG_CLKDIST_DCFG3_CFG2
Clock_PWM_LED__CFG2_SRC_SEL_MASK EQU 0x07
Clock_PWM_LED__INDEX EQU 0x03
Clock_PWM_LED__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_PWM_LED__PM_ACT_MSK EQU 0x08
Clock_PWM_LED__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_PWM_LED__PM_STBY_MSK EQU 0x08

; isr_acc_1
isr_acc_1__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_acc_1__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_acc_1__INTC_MASK EQU 0x08
isr_acc_1__INTC_NUMBER EQU 3
isr_acc_1__INTC_PRIOR_NUM EQU 2
isr_acc_1__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_3
isr_acc_1__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_acc_1__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; isr_acc_2
isr_acc_2__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_acc_2__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_acc_2__INTC_MASK EQU 0x10
isr_acc_2__INTC_NUMBER EQU 4
isr_acc_2__INTC_PRIOR_NUM EQU 4
isr_acc_2__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_4
isr_acc_2__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_acc_2__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; ADC_DelSig
ADC_DelSig_DEC__COHER EQU CYREG_DEC_COHER
ADC_DelSig_DEC__CR EQU CYREG_DEC_CR
ADC_DelSig_DEC__DR1 EQU CYREG_DEC_DR1
ADC_DelSig_DEC__DR2 EQU CYREG_DEC_DR2
ADC_DelSig_DEC__DR2H EQU CYREG_DEC_DR2H
ADC_DelSig_DEC__GCOR EQU CYREG_DEC_GCOR
ADC_DelSig_DEC__GCORH EQU CYREG_DEC_GCORH
ADC_DelSig_DEC__GVAL EQU CYREG_DEC_GVAL
ADC_DelSig_DEC__OCOR EQU CYREG_DEC_OCOR
ADC_DelSig_DEC__OCORH EQU CYREG_DEC_OCORH
ADC_DelSig_DEC__OCORM EQU CYREG_DEC_OCORM
ADC_DelSig_DEC__OUTSAMP EQU CYREG_DEC_OUTSAMP
ADC_DelSig_DEC__OUTSAMPH EQU CYREG_DEC_OUTSAMPH
ADC_DelSig_DEC__OUTSAMPM EQU CYREG_DEC_OUTSAMPM
ADC_DelSig_DEC__OUTSAMPS EQU CYREG_DEC_OUTSAMPS
ADC_DelSig_DEC__PM_ACT_CFG EQU CYREG_PM_ACT_CFG10
ADC_DelSig_DEC__PM_ACT_MSK EQU 0x01
ADC_DelSig_DEC__PM_STBY_CFG EQU CYREG_PM_STBY_CFG10
ADC_DelSig_DEC__PM_STBY_MSK EQU 0x01
ADC_DelSig_DEC__SHIFT1 EQU CYREG_DEC_SHIFT1
ADC_DelSig_DEC__SHIFT2 EQU CYREG_DEC_SHIFT2
ADC_DelSig_DEC__SR EQU CYREG_DEC_SR
ADC_DelSig_DEC__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DEC_M1
ADC_DelSig_DEC__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DEC_M2
ADC_DelSig_DEC__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DEC_M3
ADC_DelSig_DEC__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DEC_M4
ADC_DelSig_DEC__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DEC_M5
ADC_DelSig_DEC__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DEC_M6
ADC_DelSig_DEC__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DEC_M7
ADC_DelSig_DEC__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DEC_M8
ADC_DelSig_DSM__BUF0 EQU CYREG_DSM0_BUF0
ADC_DelSig_DSM__BUF1 EQU CYREG_DSM0_BUF1
ADC_DelSig_DSM__BUF2 EQU CYREG_DSM0_BUF2
ADC_DelSig_DSM__BUF3 EQU CYREG_DSM0_BUF3
ADC_DelSig_DSM__CLK EQU CYREG_DSM0_CLK
ADC_DelSig_DSM__CR0 EQU CYREG_DSM0_CR0
ADC_DelSig_DSM__CR1 EQU CYREG_DSM0_CR1
ADC_DelSig_DSM__CR10 EQU CYREG_DSM0_CR10
ADC_DelSig_DSM__CR11 EQU CYREG_DSM0_CR11
ADC_DelSig_DSM__CR12 EQU CYREG_DSM0_CR12
ADC_DelSig_DSM__CR13 EQU CYREG_DSM0_CR13
ADC_DelSig_DSM__CR14 EQU CYREG_DSM0_CR14
ADC_DelSig_DSM__CR15 EQU CYREG_DSM0_CR15
ADC_DelSig_DSM__CR16 EQU CYREG_DSM0_CR16
ADC_DelSig_DSM__CR17 EQU CYREG_DSM0_CR17
ADC_DelSig_DSM__CR2 EQU CYREG_DSM0_CR2
ADC_DelSig_DSM__CR3 EQU CYREG_DSM0_CR3
ADC_DelSig_DSM__CR4 EQU CYREG_DSM0_CR4
ADC_DelSig_DSM__CR5 EQU CYREG_DSM0_CR5
ADC_DelSig_DSM__CR6 EQU CYREG_DSM0_CR6
ADC_DelSig_DSM__CR7 EQU CYREG_DSM0_CR7
ADC_DelSig_DSM__CR8 EQU CYREG_DSM0_CR8
ADC_DelSig_DSM__CR9 EQU CYREG_DSM0_CR9
ADC_DelSig_DSM__DEM0 EQU CYREG_DSM0_DEM0
ADC_DelSig_DSM__DEM1 EQU CYREG_DSM0_DEM1
ADC_DelSig_DSM__MISC EQU CYREG_DSM0_MISC
ADC_DelSig_DSM__OUT0 EQU CYREG_DSM0_OUT0
ADC_DelSig_DSM__OUT1 EQU CYREG_DSM0_OUT1
ADC_DelSig_DSM__REF0 EQU CYREG_DSM0_REF0
ADC_DelSig_DSM__REF1 EQU CYREG_DSM0_REF1
ADC_DelSig_DSM__REF2 EQU CYREG_DSM0_REF2
ADC_DelSig_DSM__REF3 EQU CYREG_DSM0_REF3
ADC_DelSig_DSM__RSVD1 EQU CYREG_DSM0_RSVD1
ADC_DelSig_DSM__SW0 EQU CYREG_DSM0_SW0
ADC_DelSig_DSM__SW2 EQU CYREG_DSM0_SW2
ADC_DelSig_DSM__SW3 EQU CYREG_DSM0_SW3
ADC_DelSig_DSM__SW4 EQU CYREG_DSM0_SW4
ADC_DelSig_DSM__SW6 EQU CYREG_DSM0_SW6
ADC_DelSig_DSM__TR0 EQU CYREG_NPUMP_DSM_TR0
ADC_DelSig_DSM__TST0 EQU CYREG_DSM0_TST0
ADC_DelSig_DSM__TST1 EQU CYREG_DSM0_TST1
ADC_DelSig_Ext_CP_Clk__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
ADC_DelSig_Ext_CP_Clk__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
ADC_DelSig_Ext_CP_Clk__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
ADC_DelSig_Ext_CP_Clk__CFG2_SRC_SEL_MASK EQU 0x07
ADC_DelSig_Ext_CP_Clk__INDEX EQU 0x00
ADC_DelSig_Ext_CP_Clk__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
ADC_DelSig_Ext_CP_Clk__PM_ACT_MSK EQU 0x01
ADC_DelSig_Ext_CP_Clk__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
ADC_DelSig_Ext_CP_Clk__PM_STBY_MSK EQU 0x01
ADC_DelSig_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ADC_DelSig_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ADC_DelSig_IRQ__INTC_MASK EQU 0x20000000
ADC_DelSig_IRQ__INTC_NUMBER EQU 29
ADC_DelSig_IRQ__INTC_PRIOR_NUM EQU 7
ADC_DelSig_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_29
ADC_DelSig_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ADC_DelSig_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
ADC_DelSig_theACLK__CFG0 EQU CYREG_CLKDIST_ACFG0_CFG0
ADC_DelSig_theACLK__CFG1 EQU CYREG_CLKDIST_ACFG0_CFG1
ADC_DelSig_theACLK__CFG2 EQU CYREG_CLKDIST_ACFG0_CFG2
ADC_DelSig_theACLK__CFG2_SRC_SEL_MASK EQU 0x07
ADC_DelSig_theACLK__CFG3 EQU CYREG_CLKDIST_ACFG0_CFG3
ADC_DelSig_theACLK__CFG3_PHASE_DLY_MASK EQU 0x0F
ADC_DelSig_theACLK__INDEX EQU 0x00
ADC_DelSig_theACLK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG1
ADC_DelSig_theACLK__PM_ACT_MSK EQU 0x01
ADC_DelSig_theACLK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG1
ADC_DelSig_theACLK__PM_STBY_MSK EQU 0x01

; I2C_Master
I2C_Master_I2C_FF__ADR EQU CYREG_I2C_ADR
I2C_Master_I2C_FF__CFG EQU CYREG_I2C_CFG
I2C_Master_I2C_FF__CLK_DIV1 EQU CYREG_I2C_CLK_DIV1
I2C_Master_I2C_FF__CLK_DIV2 EQU CYREG_I2C_CLK_DIV2
I2C_Master_I2C_FF__CSR EQU CYREG_I2C_CSR
I2C_Master_I2C_FF__D EQU CYREG_I2C_D
I2C_Master_I2C_FF__MCSR EQU CYREG_I2C_MCSR
I2C_Master_I2C_FF__PM_ACT_CFG EQU CYREG_PM_ACT_CFG5
I2C_Master_I2C_FF__PM_ACT_MSK EQU 0x04
I2C_Master_I2C_FF__PM_STBY_CFG EQU CYREG_PM_STBY_CFG5
I2C_Master_I2C_FF__PM_STBY_MSK EQU 0x04
I2C_Master_I2C_FF__TMOUT_CFG0 EQU CYREG_I2C_TMOUT_CFG0
I2C_Master_I2C_FF__TMOUT_CFG1 EQU CYREG_I2C_TMOUT_CFG1
I2C_Master_I2C_FF__TMOUT_CSR EQU CYREG_I2C_TMOUT_CSR
I2C_Master_I2C_FF__TMOUT_SR EQU CYREG_I2C_TMOUT_SR
I2C_Master_I2C_FF__XCFG EQU CYREG_I2C_XCFG
I2C_Master_I2C_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
I2C_Master_I2C_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
I2C_Master_I2C_IRQ__INTC_MASK EQU 0x8000
I2C_Master_I2C_IRQ__INTC_NUMBER EQU 15
I2C_Master_I2C_IRQ__INTC_PRIOR_NUM EQU 0
I2C_Master_I2C_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_15
I2C_Master_I2C_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
I2C_Master_I2C_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; isr_stream_1
isr_stream_1__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_stream_1__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_stream_1__INTC_MASK EQU 0x20
isr_stream_1__INTC_NUMBER EQU 5
isr_stream_1__INTC_PRIOR_NUM EQU 1
isr_stream_1__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_5
isr_stream_1__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_stream_1__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; isr_Counter_3
isr_Counter_3__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_Counter_3__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_Counter_3__INTC_MASK EQU 0x02
isr_Counter_3__INTC_NUMBER EQU 1
isr_Counter_3__INTC_PRIOR_NUM EQU 5
isr_Counter_3__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
isr_Counter_3__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_Counter_3__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; isr_Counter_1H
isr_Counter_1H__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_Counter_1H__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_Counter_1H__INTC_MASK EQU 0x01
isr_Counter_1H__INTC_NUMBER EQU 0
isr_Counter_1H__INTC_PRIOR_NUM EQU 7
isr_Counter_1H__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
isr_Counter_1H__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_Counter_1H__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; isr_Counter_30
isr_Counter_30__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_Counter_30__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_Counter_30__INTC_MASK EQU 0x04
isr_Counter_30__INTC_NUMBER EQU 2
isr_Counter_30__INTC_PRIOR_NUM EQU 6
isr_Counter_30__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_2
isr_Counter_30__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_Counter_30__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; Clock_Counter_3
Clock_Counter_3__CFG0 EQU CYREG_CLKDIST_DCFG5_CFG0
Clock_Counter_3__CFG1 EQU CYREG_CLKDIST_DCFG5_CFG1
Clock_Counter_3__CFG2 EQU CYREG_CLKDIST_DCFG5_CFG2
Clock_Counter_3__CFG2_SRC_SEL_MASK EQU 0x07
Clock_Counter_3__INDEX EQU 0x05
Clock_Counter_3__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_Counter_3__PM_ACT_MSK EQU 0x20
Clock_Counter_3__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_Counter_3__PM_STBY_MSK EQU 0x20

; Clock_Counter_1H
Clock_Counter_1H__CFG0 EQU CYREG_CLKDIST_DCFG4_CFG0
Clock_Counter_1H__CFG1 EQU CYREG_CLKDIST_DCFG4_CFG1
Clock_Counter_1H__CFG2 EQU CYREG_CLKDIST_DCFG4_CFG2
Clock_Counter_1H__CFG2_SRC_SEL_MASK EQU 0x07
Clock_Counter_1H__INDEX EQU 0x04
Clock_Counter_1H__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_Counter_1H__PM_ACT_MSK EQU 0x10
Clock_Counter_1H__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_Counter_1H__PM_STBY_MSK EQU 0x10

; Clock_Counter_30
Clock_Counter_30__CFG0 EQU CYREG_CLKDIST_DCFG6_CFG0
Clock_Counter_30__CFG1 EQU CYREG_CLKDIST_DCFG6_CFG1
Clock_Counter_30__CFG2 EQU CYREG_CLKDIST_DCFG6_CFG2
Clock_Counter_30__CFG2_SRC_SEL_MASK EQU 0x07
Clock_Counter_30__INDEX EQU 0x06
Clock_Counter_30__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_Counter_30__PM_ACT_MSK EQU 0x40
Clock_Counter_30__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_Counter_30__PM_STBY_MSK EQU 0x40

; Miscellaneous
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 26
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E161069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 26
CYDEV_CHIP_MEMBER_4AA EQU 25
CYDEV_CHIP_MEMBER_4AB EQU 30
CYDEV_CHIP_MEMBER_4AC EQU 14
CYDEV_CHIP_MEMBER_4AD EQU 15
CYDEV_CHIP_MEMBER_4AE EQU 16
CYDEV_CHIP_MEMBER_4D EQU 20
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 27
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 24
CYDEV_CHIP_MEMBER_4I EQU 32
CYDEV_CHIP_MEMBER_4J EQU 21
CYDEV_CHIP_MEMBER_4K EQU 22
CYDEV_CHIP_MEMBER_4L EQU 31
CYDEV_CHIP_MEMBER_4M EQU 29
CYDEV_CHIP_MEMBER_4N EQU 11
CYDEV_CHIP_MEMBER_4O EQU 8
CYDEV_CHIP_MEMBER_4P EQU 28
CYDEV_CHIP_MEMBER_4Q EQU 17
CYDEV_CHIP_MEMBER_4R EQU 9
CYDEV_CHIP_MEMBER_4S EQU 12
CYDEV_CHIP_MEMBER_4T EQU 10
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 23
CYDEV_CHIP_MEMBER_4W EQU 13
CYDEV_CHIP_MEMBER_4X EQU 7
CYDEV_CHIP_MEMBER_4Y EQU 18
CYDEV_CHIP_MEMBER_4Z EQU 19
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 33
CYDEV_CHIP_MEMBER_FM3 EQU 37
CYDEV_CHIP_MEMBER_FM4 EQU 38
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 34
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 35
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 36
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4AA_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AB_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AC_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AD_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AE_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4W_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4X_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Y_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Z_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x0000803F
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
