#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x19ba5b0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x19ba740 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x19ab2d0 .functor NOT 1, L_0x1a1c1b0, C4<0>, C4<0>, C4<0>;
L_0x1a1bf90 .functor XOR 2, L_0x1a1be50, L_0x1a1bef0, C4<00>, C4<00>;
L_0x1a1c0a0 .functor XOR 2, L_0x1a1bf90, L_0x1a1c000, C4<00>, C4<00>;
v0x1a123c0_0 .net *"_ivl_10", 1 0, L_0x1a1c000;  1 drivers
v0x1a124c0_0 .net *"_ivl_12", 1 0, L_0x1a1c0a0;  1 drivers
v0x1a125a0_0 .net *"_ivl_2", 1 0, L_0x1a15730;  1 drivers
v0x1a12660_0 .net *"_ivl_4", 1 0, L_0x1a1be50;  1 drivers
v0x1a12740_0 .net *"_ivl_6", 1 0, L_0x1a1bef0;  1 drivers
v0x1a12870_0 .net *"_ivl_8", 1 0, L_0x1a1bf90;  1 drivers
v0x1a12950_0 .net "a", 0 0, v0x1a0c600_0;  1 drivers
v0x1a129f0_0 .net "b", 0 0, v0x1a0c6a0_0;  1 drivers
v0x1a12a90_0 .net "c", 0 0, v0x1a0c740_0;  1 drivers
v0x1a12b30_0 .var "clk", 0 0;
v0x1a12bd0_0 .net "d", 0 0, v0x1a0c880_0;  1 drivers
v0x1a12c70_0 .net "out_pos_dut", 0 0, L_0x1a1ba60;  1 drivers
v0x1a12d10_0 .net "out_pos_ref", 0 0, L_0x1a14240;  1 drivers
v0x1a12db0_0 .net "out_sop_dut", 0 0, L_0x1a15c40;  1 drivers
v0x1a12e50_0 .net "out_sop_ref", 0 0, L_0x19e6db0;  1 drivers
v0x1a12ef0_0 .var/2u "stats1", 223 0;
v0x1a12f90_0 .var/2u "strobe", 0 0;
v0x1a13030_0 .net "tb_match", 0 0, L_0x1a1c1b0;  1 drivers
v0x1a13100_0 .net "tb_mismatch", 0 0, L_0x19ab2d0;  1 drivers
v0x1a131a0_0 .net "wavedrom_enable", 0 0, v0x1a0cb50_0;  1 drivers
v0x1a13270_0 .net "wavedrom_title", 511 0, v0x1a0cbf0_0;  1 drivers
L_0x1a15730 .concat [ 1 1 0 0], L_0x1a14240, L_0x19e6db0;
L_0x1a1be50 .concat [ 1 1 0 0], L_0x1a14240, L_0x19e6db0;
L_0x1a1bef0 .concat [ 1 1 0 0], L_0x1a1ba60, L_0x1a15c40;
L_0x1a1c000 .concat [ 1 1 0 0], L_0x1a14240, L_0x19e6db0;
L_0x1a1c1b0 .cmp/eeq 2, L_0x1a15730, L_0x1a1c0a0;
S_0x19ba8d0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x19ba740;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x19ab6b0 .functor AND 1, v0x1a0c740_0, v0x1a0c880_0, C4<1>, C4<1>;
L_0x19aba90 .functor NOT 1, v0x1a0c600_0, C4<0>, C4<0>, C4<0>;
L_0x19abe70 .functor NOT 1, v0x1a0c6a0_0, C4<0>, C4<0>, C4<0>;
L_0x19ac0f0 .functor AND 1, L_0x19aba90, L_0x19abe70, C4<1>, C4<1>;
L_0x19c5140 .functor AND 1, L_0x19ac0f0, v0x1a0c740_0, C4<1>, C4<1>;
L_0x19e6db0 .functor OR 1, L_0x19ab6b0, L_0x19c5140, C4<0>, C4<0>;
L_0x1a136c0 .functor NOT 1, v0x1a0c6a0_0, C4<0>, C4<0>, C4<0>;
L_0x1a13730 .functor OR 1, L_0x1a136c0, v0x1a0c880_0, C4<0>, C4<0>;
L_0x1a13840 .functor AND 1, v0x1a0c740_0, L_0x1a13730, C4<1>, C4<1>;
L_0x1a13900 .functor NOT 1, v0x1a0c600_0, C4<0>, C4<0>, C4<0>;
L_0x1a139d0 .functor OR 1, L_0x1a13900, v0x1a0c6a0_0, C4<0>, C4<0>;
L_0x1a13a40 .functor AND 1, L_0x1a13840, L_0x1a139d0, C4<1>, C4<1>;
L_0x1a13bc0 .functor NOT 1, v0x1a0c6a0_0, C4<0>, C4<0>, C4<0>;
L_0x1a13c30 .functor OR 1, L_0x1a13bc0, v0x1a0c880_0, C4<0>, C4<0>;
L_0x1a13b50 .functor AND 1, v0x1a0c740_0, L_0x1a13c30, C4<1>, C4<1>;
L_0x1a13dc0 .functor NOT 1, v0x1a0c600_0, C4<0>, C4<0>, C4<0>;
L_0x1a13ec0 .functor OR 1, L_0x1a13dc0, v0x1a0c880_0, C4<0>, C4<0>;
L_0x1a13f80 .functor AND 1, L_0x1a13b50, L_0x1a13ec0, C4<1>, C4<1>;
L_0x1a14130 .functor XNOR 1, L_0x1a13a40, L_0x1a13f80, C4<0>, C4<0>;
v0x19aac00_0 .net *"_ivl_0", 0 0, L_0x19ab6b0;  1 drivers
v0x19ab000_0 .net *"_ivl_12", 0 0, L_0x1a136c0;  1 drivers
v0x19ab3e0_0 .net *"_ivl_14", 0 0, L_0x1a13730;  1 drivers
v0x19ab7c0_0 .net *"_ivl_16", 0 0, L_0x1a13840;  1 drivers
v0x19abba0_0 .net *"_ivl_18", 0 0, L_0x1a13900;  1 drivers
v0x19abf80_0 .net *"_ivl_2", 0 0, L_0x19aba90;  1 drivers
v0x19ac200_0 .net *"_ivl_20", 0 0, L_0x1a139d0;  1 drivers
v0x1a0ab70_0 .net *"_ivl_24", 0 0, L_0x1a13bc0;  1 drivers
v0x1a0ac50_0 .net *"_ivl_26", 0 0, L_0x1a13c30;  1 drivers
v0x1a0ad30_0 .net *"_ivl_28", 0 0, L_0x1a13b50;  1 drivers
v0x1a0ae10_0 .net *"_ivl_30", 0 0, L_0x1a13dc0;  1 drivers
v0x1a0aef0_0 .net *"_ivl_32", 0 0, L_0x1a13ec0;  1 drivers
v0x1a0afd0_0 .net *"_ivl_36", 0 0, L_0x1a14130;  1 drivers
L_0x7f406d547018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1a0b090_0 .net *"_ivl_38", 0 0, L_0x7f406d547018;  1 drivers
v0x1a0b170_0 .net *"_ivl_4", 0 0, L_0x19abe70;  1 drivers
v0x1a0b250_0 .net *"_ivl_6", 0 0, L_0x19ac0f0;  1 drivers
v0x1a0b330_0 .net *"_ivl_8", 0 0, L_0x19c5140;  1 drivers
v0x1a0b410_0 .net "a", 0 0, v0x1a0c600_0;  alias, 1 drivers
v0x1a0b4d0_0 .net "b", 0 0, v0x1a0c6a0_0;  alias, 1 drivers
v0x1a0b590_0 .net "c", 0 0, v0x1a0c740_0;  alias, 1 drivers
v0x1a0b650_0 .net "d", 0 0, v0x1a0c880_0;  alias, 1 drivers
v0x1a0b710_0 .net "out_pos", 0 0, L_0x1a14240;  alias, 1 drivers
v0x1a0b7d0_0 .net "out_sop", 0 0, L_0x19e6db0;  alias, 1 drivers
v0x1a0b890_0 .net "pos0", 0 0, L_0x1a13a40;  1 drivers
v0x1a0b950_0 .net "pos1", 0 0, L_0x1a13f80;  1 drivers
L_0x1a14240 .functor MUXZ 1, L_0x7f406d547018, L_0x1a13a40, L_0x1a14130, C4<>;
S_0x1a0bad0 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x19ba740;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x1a0c600_0 .var "a", 0 0;
v0x1a0c6a0_0 .var "b", 0 0;
v0x1a0c740_0 .var "c", 0 0;
v0x1a0c7e0_0 .net "clk", 0 0, v0x1a12b30_0;  1 drivers
v0x1a0c880_0 .var "d", 0 0;
v0x1a0c970_0 .var/2u "fail", 0 0;
v0x1a0ca10_0 .var/2u "fail1", 0 0;
v0x1a0cab0_0 .net "tb_match", 0 0, L_0x1a1c1b0;  alias, 1 drivers
v0x1a0cb50_0 .var "wavedrom_enable", 0 0;
v0x1a0cbf0_0 .var "wavedrom_title", 511 0;
E_0x19b8f20/0 .event negedge, v0x1a0c7e0_0;
E_0x19b8f20/1 .event posedge, v0x1a0c7e0_0;
E_0x19b8f20 .event/or E_0x19b8f20/0, E_0x19b8f20/1;
S_0x1a0be00 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x1a0bad0;
 .timescale -12 -12;
v0x1a0c040_0 .var/2s "i", 31 0;
E_0x19b8dc0 .event posedge, v0x1a0c7e0_0;
S_0x1a0c140 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x1a0bad0;
 .timescale -12 -12;
v0x1a0c340_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1a0c420 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x1a0bad0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1a0cdd0 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x19ba740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1a143f0 .functor NOT 1, v0x1a0c600_0, C4<0>, C4<0>, C4<0>;
L_0x1a14480 .functor NOT 1, v0x1a0c6a0_0, C4<0>, C4<0>, C4<0>;
L_0x1a14620 .functor AND 1, L_0x1a143f0, L_0x1a14480, C4<1>, C4<1>;
L_0x1a14730 .functor NOT 1, v0x1a0c740_0, C4<0>, C4<0>, C4<0>;
L_0x1a148e0 .functor AND 1, L_0x1a14620, L_0x1a14730, C4<1>, C4<1>;
L_0x1a149f0 .functor NOT 1, v0x1a0c880_0, C4<0>, C4<0>, C4<0>;
L_0x1a14bb0 .functor AND 1, L_0x1a148e0, L_0x1a149f0, C4<1>, C4<1>;
L_0x1a14cc0 .functor NOT 1, v0x1a0c600_0, C4<0>, C4<0>, C4<0>;
L_0x1a14e90 .functor NOT 1, v0x1a0c6a0_0, C4<0>, C4<0>, C4<0>;
L_0x1a14f00 .functor AND 1, L_0x1a14cc0, L_0x1a14e90, C4<1>, C4<1>;
L_0x1a15070 .functor AND 1, L_0x1a14f00, v0x1a0c740_0, C4<1>, C4<1>;
L_0x1a150e0 .functor NOT 1, v0x1a0c880_0, C4<0>, C4<0>, C4<0>;
L_0x1a151c0 .functor AND 1, L_0x1a15070, L_0x1a150e0, C4<1>, C4<1>;
L_0x1a152d0 .functor OR 1, L_0x1a14bb0, L_0x1a151c0, C4<0>, C4<0>;
L_0x1a15150 .functor NOT 1, v0x1a0c600_0, C4<0>, C4<0>, C4<0>;
L_0x1a15460 .functor AND 1, L_0x1a15150, v0x1a0c6a0_0, C4<1>, C4<1>;
L_0x1a155b0 .functor AND 1, L_0x1a15460, v0x1a0c740_0, C4<1>, C4<1>;
L_0x1a15670 .functor AND 1, L_0x1a155b0, v0x1a0c880_0, C4<1>, C4<1>;
L_0x1a157d0 .functor OR 1, L_0x1a152d0, L_0x1a15670, C4<0>, C4<0>;
L_0x1a158e0 .functor AND 1, v0x1a0c600_0, v0x1a0c6a0_0, C4<1>, C4<1>;
L_0x1a15a00 .functor AND 1, L_0x1a158e0, v0x1a0c740_0, C4<1>, C4<1>;
L_0x1a15ac0 .functor AND 1, L_0x1a15a00, v0x1a0c880_0, C4<1>, C4<1>;
L_0x1a15c40 .functor OR 1, L_0x1a157d0, L_0x1a15ac0, C4<0>, C4<0>;
L_0x1a15da0 .functor NOT 1, v0x1a0c600_0, C4<0>, C4<0>, C4<0>;
L_0x1a15ee0 .functor NOT 1, v0x1a0c6a0_0, C4<0>, C4<0>, C4<0>;
L_0x1a15f50 .functor OR 1, L_0x1a15da0, L_0x1a15ee0, C4<0>, C4<0>;
L_0x1a16140 .functor NOT 1, v0x1a0c740_0, C4<0>, C4<0>, C4<0>;
L_0x1a161b0 .functor OR 1, L_0x1a15f50, L_0x1a16140, C4<0>, C4<0>;
L_0x1a163b0 .functor NOT 1, v0x1a0c880_0, C4<0>, C4<0>, C4<0>;
L_0x1a16420 .functor OR 1, L_0x1a161b0, L_0x1a163b0, C4<0>, C4<0>;
L_0x1a16630 .functor NOT 1, v0x1a0c600_0, C4<0>, C4<0>, C4<0>;
L_0x1a166a0 .functor NOT 1, v0x1a0c6a0_0, C4<0>, C4<0>, C4<0>;
L_0x1a16820 .functor OR 1, L_0x1a16630, L_0x1a166a0, C4<0>, C4<0>;
L_0x1a16930 .functor NOT 1, v0x1a0c740_0, C4<0>, C4<0>, C4<0>;
L_0x1a16ac0 .functor OR 1, L_0x1a16820, L_0x1a16930, C4<0>, C4<0>;
L_0x1a16bd0 .functor OR 1, L_0x1a16ac0, v0x1a0c880_0, C4<0>, C4<0>;
L_0x1a16dc0 .functor AND 1, L_0x1a16420, L_0x1a16bd0, C4<1>, C4<1>;
L_0x1a16ed0 .functor NOT 1, v0x1a0c600_0, C4<0>, C4<0>, C4<0>;
L_0x1a16c90 .functor NOT 1, v0x1a0c6a0_0, C4<0>, C4<0>, C4<0>;
L_0x1a16d00 .functor OR 1, L_0x1a16ed0, L_0x1a16c90, C4<0>, C4<0>;
L_0x1a17220 .functor OR 1, L_0x1a16d00, v0x1a0c740_0, C4<0>, C4<0>;
L_0x1a172e0 .functor NOT 1, v0x1a0c880_0, C4<0>, C4<0>, C4<0>;
L_0x1a174b0 .functor OR 1, L_0x1a17220, L_0x1a172e0, C4<0>, C4<0>;
L_0x1a175c0 .functor AND 1, L_0x1a16dc0, L_0x1a174b0, C4<1>, C4<1>;
L_0x1a17840 .functor NOT 1, v0x1a0c600_0, C4<0>, C4<0>, C4<0>;
L_0x1a178b0 .functor NOT 1, v0x1a0c6a0_0, C4<0>, C4<0>, C4<0>;
L_0x1a17aa0 .functor OR 1, L_0x1a17840, L_0x1a178b0, C4<0>, C4<0>;
L_0x1a17bb0 .functor OR 1, L_0x1a17aa0, v0x1a0c740_0, C4<0>, C4<0>;
L_0x1a17e00 .functor OR 1, L_0x1a17bb0, v0x1a0c880_0, C4<0>, C4<0>;
L_0x1a17ec0 .functor AND 1, L_0x1a175c0, L_0x1a17e00, C4<1>, C4<1>;
L_0x1a18170 .functor NOT 1, v0x1a0c600_0, C4<0>, C4<0>, C4<0>;
L_0x1a181e0 .functor OR 1, L_0x1a18170, v0x1a0c6a0_0, C4<0>, C4<0>;
L_0x1a18450 .functor NOT 1, v0x1a0c740_0, C4<0>, C4<0>, C4<0>;
L_0x1a186d0 .functor OR 1, L_0x1a181e0, L_0x1a18450, C4<0>, C4<0>;
L_0x1a189a0 .functor NOT 1, v0x1a0c880_0, C4<0>, C4<0>, C4<0>;
L_0x1a18c20 .functor OR 1, L_0x1a186d0, L_0x1a189a0, C4<0>, C4<0>;
L_0x1a18f00 .functor AND 1, L_0x1a17ec0, L_0x1a18c20, C4<1>, C4<1>;
L_0x1a19010 .functor NOT 1, v0x1a0c6a0_0, C4<0>, C4<0>, C4<0>;
L_0x1a19260 .functor OR 1, v0x1a0c600_0, L_0x1a19010, C4<0>, C4<0>;
L_0x1a19530 .functor NOT 1, v0x1a0c740_0, C4<0>, C4<0>, C4<0>;
L_0x1a19790 .functor OR 1, L_0x1a19260, L_0x1a19530, C4<0>, C4<0>;
L_0x1a198a0 .functor OR 1, L_0x1a19790, v0x1a0c880_0, C4<0>, C4<0>;
L_0x1a19b60 .functor AND 1, L_0x1a18f00, L_0x1a198a0, C4<1>, C4<1>;
L_0x1a19c70 .functor NOT 1, v0x1a0c6a0_0, C4<0>, C4<0>, C4<0>;
L_0x1a19ef0 .functor OR 1, v0x1a0c600_0, L_0x1a19c70, C4<0>, C4<0>;
L_0x1a19fb0 .functor OR 1, L_0x1a19ef0, v0x1a0c740_0, C4<0>, C4<0>;
L_0x1a1a290 .functor NOT 1, v0x1a0c880_0, C4<0>, C4<0>, C4<0>;
L_0x1a1a300 .functor OR 1, L_0x1a19fb0, L_0x1a1a290, C4<0>, C4<0>;
L_0x1a1a640 .functor AND 1, L_0x1a19b60, L_0x1a1a300, C4<1>, C4<1>;
L_0x1a1a750 .functor OR 1, v0x1a0c600_0, v0x1a0c6a0_0, C4<0>, C4<0>;
L_0x1a1aa00 .functor NOT 1, v0x1a0c740_0, C4<0>, C4<0>, C4<0>;
L_0x1a1aa70 .functor OR 1, L_0x1a1a750, L_0x1a1aa00, C4<0>, C4<0>;
L_0x1a1add0 .functor NOT 1, v0x1a0c880_0, C4<0>, C4<0>, C4<0>;
L_0x1a1ae40 .functor OR 1, L_0x1a1aa70, L_0x1a1add0, C4<0>, C4<0>;
L_0x1a1b1b0 .functor AND 1, L_0x1a1a640, L_0x1a1ae40, C4<1>, C4<1>;
L_0x1a1b2c0 .functor OR 1, v0x1a0c600_0, v0x1a0c6a0_0, C4<0>, C4<0>;
L_0x1a1b5a0 .functor NOT 1, v0x1a0c740_0, C4<0>, C4<0>, C4<0>;
L_0x1a1b610 .functor OR 1, L_0x1a1b2c0, L_0x1a1b5a0, C4<0>, C4<0>;
L_0x1a1b9a0 .functor OR 1, L_0x1a1b610, v0x1a0c880_0, C4<0>, C4<0>;
L_0x1a1ba60 .functor AND 1, L_0x1a1b1b0, L_0x1a1b9a0, C4<1>, C4<1>;
v0x1a0cf90_0 .net *"_ivl_0", 0 0, L_0x1a143f0;  1 drivers
v0x1a0d070_0 .net *"_ivl_10", 0 0, L_0x1a149f0;  1 drivers
v0x1a0d150_0 .net *"_ivl_100", 0 0, L_0x1a18170;  1 drivers
v0x1a0d240_0 .net *"_ivl_102", 0 0, L_0x1a181e0;  1 drivers
v0x1a0d320_0 .net *"_ivl_104", 0 0, L_0x1a18450;  1 drivers
v0x1a0d450_0 .net *"_ivl_106", 0 0, L_0x1a186d0;  1 drivers
v0x1a0d530_0 .net *"_ivl_108", 0 0, L_0x1a189a0;  1 drivers
v0x1a0d610_0 .net *"_ivl_110", 0 0, L_0x1a18c20;  1 drivers
v0x1a0d6f0_0 .net *"_ivl_112", 0 0, L_0x1a18f00;  1 drivers
v0x1a0d860_0 .net *"_ivl_114", 0 0, L_0x1a19010;  1 drivers
v0x1a0d940_0 .net *"_ivl_116", 0 0, L_0x1a19260;  1 drivers
v0x1a0da20_0 .net *"_ivl_118", 0 0, L_0x1a19530;  1 drivers
v0x1a0db00_0 .net *"_ivl_12", 0 0, L_0x1a14bb0;  1 drivers
v0x1a0dbe0_0 .net *"_ivl_120", 0 0, L_0x1a19790;  1 drivers
v0x1a0dcc0_0 .net *"_ivl_122", 0 0, L_0x1a198a0;  1 drivers
v0x1a0dda0_0 .net *"_ivl_124", 0 0, L_0x1a19b60;  1 drivers
v0x1a0de80_0 .net *"_ivl_126", 0 0, L_0x1a19c70;  1 drivers
v0x1a0e070_0 .net *"_ivl_128", 0 0, L_0x1a19ef0;  1 drivers
v0x1a0e150_0 .net *"_ivl_130", 0 0, L_0x1a19fb0;  1 drivers
v0x1a0e230_0 .net *"_ivl_132", 0 0, L_0x1a1a290;  1 drivers
v0x1a0e310_0 .net *"_ivl_134", 0 0, L_0x1a1a300;  1 drivers
v0x1a0e3f0_0 .net *"_ivl_136", 0 0, L_0x1a1a640;  1 drivers
v0x1a0e4d0_0 .net *"_ivl_138", 0 0, L_0x1a1a750;  1 drivers
v0x1a0e5b0_0 .net *"_ivl_14", 0 0, L_0x1a14cc0;  1 drivers
v0x1a0e690_0 .net *"_ivl_140", 0 0, L_0x1a1aa00;  1 drivers
v0x1a0e770_0 .net *"_ivl_142", 0 0, L_0x1a1aa70;  1 drivers
v0x1a0e850_0 .net *"_ivl_144", 0 0, L_0x1a1add0;  1 drivers
v0x1a0e930_0 .net *"_ivl_146", 0 0, L_0x1a1ae40;  1 drivers
v0x1a0ea10_0 .net *"_ivl_148", 0 0, L_0x1a1b1b0;  1 drivers
v0x1a0eaf0_0 .net *"_ivl_150", 0 0, L_0x1a1b2c0;  1 drivers
v0x1a0ebd0_0 .net *"_ivl_152", 0 0, L_0x1a1b5a0;  1 drivers
v0x1a0ecb0_0 .net *"_ivl_154", 0 0, L_0x1a1b610;  1 drivers
v0x1a0ed90_0 .net *"_ivl_156", 0 0, L_0x1a1b9a0;  1 drivers
v0x1a0f080_0 .net *"_ivl_16", 0 0, L_0x1a14e90;  1 drivers
v0x1a0f160_0 .net *"_ivl_18", 0 0, L_0x1a14f00;  1 drivers
v0x1a0f240_0 .net *"_ivl_2", 0 0, L_0x1a14480;  1 drivers
v0x1a0f320_0 .net *"_ivl_20", 0 0, L_0x1a15070;  1 drivers
v0x1a0f400_0 .net *"_ivl_22", 0 0, L_0x1a150e0;  1 drivers
v0x1a0f4e0_0 .net *"_ivl_24", 0 0, L_0x1a151c0;  1 drivers
v0x1a0f5c0_0 .net *"_ivl_26", 0 0, L_0x1a152d0;  1 drivers
v0x1a0f6a0_0 .net *"_ivl_28", 0 0, L_0x1a15150;  1 drivers
v0x1a0f780_0 .net *"_ivl_30", 0 0, L_0x1a15460;  1 drivers
v0x1a0f860_0 .net *"_ivl_32", 0 0, L_0x1a155b0;  1 drivers
v0x1a0f940_0 .net *"_ivl_34", 0 0, L_0x1a15670;  1 drivers
v0x1a0fa20_0 .net *"_ivl_36", 0 0, L_0x1a157d0;  1 drivers
v0x1a0fb00_0 .net *"_ivl_38", 0 0, L_0x1a158e0;  1 drivers
v0x1a0fbe0_0 .net *"_ivl_4", 0 0, L_0x1a14620;  1 drivers
v0x1a0fcc0_0 .net *"_ivl_40", 0 0, L_0x1a15a00;  1 drivers
v0x1a0fda0_0 .net *"_ivl_42", 0 0, L_0x1a15ac0;  1 drivers
v0x1a0fe80_0 .net *"_ivl_46", 0 0, L_0x1a15da0;  1 drivers
v0x1a0ff60_0 .net *"_ivl_48", 0 0, L_0x1a15ee0;  1 drivers
v0x1a10040_0 .net *"_ivl_50", 0 0, L_0x1a15f50;  1 drivers
v0x1a10120_0 .net *"_ivl_52", 0 0, L_0x1a16140;  1 drivers
v0x1a10200_0 .net *"_ivl_54", 0 0, L_0x1a161b0;  1 drivers
v0x1a102e0_0 .net *"_ivl_56", 0 0, L_0x1a163b0;  1 drivers
v0x1a103c0_0 .net *"_ivl_58", 0 0, L_0x1a16420;  1 drivers
v0x1a104a0_0 .net *"_ivl_6", 0 0, L_0x1a14730;  1 drivers
v0x1a10580_0 .net *"_ivl_60", 0 0, L_0x1a16630;  1 drivers
v0x1a10660_0 .net *"_ivl_62", 0 0, L_0x1a166a0;  1 drivers
v0x1a10740_0 .net *"_ivl_64", 0 0, L_0x1a16820;  1 drivers
v0x1a10820_0 .net *"_ivl_66", 0 0, L_0x1a16930;  1 drivers
v0x1a10900_0 .net *"_ivl_68", 0 0, L_0x1a16ac0;  1 drivers
v0x1a109e0_0 .net *"_ivl_70", 0 0, L_0x1a16bd0;  1 drivers
v0x1a10ac0_0 .net *"_ivl_72", 0 0, L_0x1a16dc0;  1 drivers
v0x1a10ba0_0 .net *"_ivl_74", 0 0, L_0x1a16ed0;  1 drivers
v0x1a11090_0 .net *"_ivl_76", 0 0, L_0x1a16c90;  1 drivers
v0x1a11170_0 .net *"_ivl_78", 0 0, L_0x1a16d00;  1 drivers
v0x1a11250_0 .net *"_ivl_8", 0 0, L_0x1a148e0;  1 drivers
v0x1a11330_0 .net *"_ivl_80", 0 0, L_0x1a17220;  1 drivers
v0x1a11410_0 .net *"_ivl_82", 0 0, L_0x1a172e0;  1 drivers
v0x1a114f0_0 .net *"_ivl_84", 0 0, L_0x1a174b0;  1 drivers
v0x1a115d0_0 .net *"_ivl_86", 0 0, L_0x1a175c0;  1 drivers
v0x1a116b0_0 .net *"_ivl_88", 0 0, L_0x1a17840;  1 drivers
v0x1a11790_0 .net *"_ivl_90", 0 0, L_0x1a178b0;  1 drivers
v0x1a11870_0 .net *"_ivl_92", 0 0, L_0x1a17aa0;  1 drivers
v0x1a11950_0 .net *"_ivl_94", 0 0, L_0x1a17bb0;  1 drivers
v0x1a11a30_0 .net *"_ivl_96", 0 0, L_0x1a17e00;  1 drivers
v0x1a11b10_0 .net *"_ivl_98", 0 0, L_0x1a17ec0;  1 drivers
v0x1a11bf0_0 .net "a", 0 0, v0x1a0c600_0;  alias, 1 drivers
v0x1a11c90_0 .net "b", 0 0, v0x1a0c6a0_0;  alias, 1 drivers
v0x1a11d80_0 .net "c", 0 0, v0x1a0c740_0;  alias, 1 drivers
v0x1a11e70_0 .net "d", 0 0, v0x1a0c880_0;  alias, 1 drivers
v0x1a11f60_0 .net "out_pos", 0 0, L_0x1a1ba60;  alias, 1 drivers
v0x1a12020_0 .net "out_sop", 0 0, L_0x1a15c40;  alias, 1 drivers
S_0x1a121a0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x19ba740;
 .timescale -12 -12;
E_0x19a09f0 .event anyedge, v0x1a12f90_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1a12f90_0;
    %nor/r;
    %assign/vec4 v0x1a12f90_0, 0;
    %wait E_0x19a09f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1a0bad0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1a0c970_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1a0ca10_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x1a0bad0;
T_4 ;
    %wait E_0x19b8f20;
    %load/vec4 v0x1a0cab0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1a0c970_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1a0bad0;
T_5 ;
    %wait E_0x19b8dc0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1a0c880_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a0c740_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a0c6a0_0, 0;
    %assign/vec4 v0x1a0c600_0, 0;
    %wait E_0x19b8dc0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1a0c880_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a0c740_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a0c6a0_0, 0;
    %assign/vec4 v0x1a0c600_0, 0;
    %wait E_0x19b8dc0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1a0c880_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a0c740_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a0c6a0_0, 0;
    %assign/vec4 v0x1a0c600_0, 0;
    %wait E_0x19b8dc0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1a0c880_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a0c740_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a0c6a0_0, 0;
    %assign/vec4 v0x1a0c600_0, 0;
    %wait E_0x19b8dc0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1a0c880_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a0c740_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a0c6a0_0, 0;
    %assign/vec4 v0x1a0c600_0, 0;
    %wait E_0x19b8dc0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1a0c880_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a0c740_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a0c6a0_0, 0;
    %assign/vec4 v0x1a0c600_0, 0;
    %wait E_0x19b8dc0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1a0c880_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a0c740_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a0c6a0_0, 0;
    %assign/vec4 v0x1a0c600_0, 0;
    %wait E_0x19b8dc0;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1a0c880_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a0c740_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a0c6a0_0, 0;
    %assign/vec4 v0x1a0c600_0, 0;
    %wait E_0x19b8dc0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1a0c880_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a0c740_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a0c6a0_0, 0;
    %assign/vec4 v0x1a0c600_0, 0;
    %wait E_0x19b8dc0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1a0c880_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a0c740_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a0c6a0_0, 0;
    %assign/vec4 v0x1a0c600_0, 0;
    %wait E_0x19b8dc0;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1a0c880_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a0c740_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a0c6a0_0, 0;
    %assign/vec4 v0x1a0c600_0, 0;
    %wait E_0x19b8dc0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1a0c880_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a0c740_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a0c6a0_0, 0;
    %assign/vec4 v0x1a0c600_0, 0;
    %wait E_0x19b8dc0;
    %load/vec4 v0x1a0c970_0;
    %store/vec4 v0x1a0ca10_0, 0, 1;
    %fork t_1, S_0x1a0be00;
    %jmp t_0;
    .scope S_0x1a0be00;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1a0c040_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x1a0c040_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x19b8dc0;
    %load/vec4 v0x1a0c040_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1a0c880_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a0c740_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a0c6a0_0, 0;
    %assign/vec4 v0x1a0c600_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1a0c040_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1a0c040_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x1a0bad0;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x19b8f20;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1a0c880_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a0c740_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a0c6a0_0, 0;
    %assign/vec4 v0x1a0c600_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x1a0c970_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x1a0ca10_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x19ba740;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1a12b30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1a12f90_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x19ba740;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x1a12b30_0;
    %inv;
    %store/vec4 v0x1a12b30_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x19ba740;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1a0c7e0_0, v0x1a13100_0, v0x1a12950_0, v0x1a129f0_0, v0x1a12a90_0, v0x1a12bd0_0, v0x1a12e50_0, v0x1a12db0_0, v0x1a12d10_0, v0x1a12c70_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x19ba740;
T_9 ;
    %load/vec4 v0x1a12ef0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x1a12ef0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1a12ef0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x1a12ef0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x1a12ef0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1a12ef0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x1a12ef0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1a12ef0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1a12ef0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1a12ef0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x19ba740;
T_10 ;
    %wait E_0x19b8f20;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1a12ef0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a12ef0_0, 4, 32;
    %load/vec4 v0x1a13030_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x1a12ef0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a12ef0_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1a12ef0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a12ef0_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x1a12e50_0;
    %load/vec4 v0x1a12e50_0;
    %load/vec4 v0x1a12db0_0;
    %xor;
    %load/vec4 v0x1a12e50_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x1a12ef0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a12ef0_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x1a12ef0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a12ef0_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x1a12d10_0;
    %load/vec4 v0x1a12d10_0;
    %load/vec4 v0x1a12c70_0;
    %xor;
    %load/vec4 v0x1a12d10_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x1a12ef0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a12ef0_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x1a12ef0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a12ef0_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307/ece241_2013_q2/iter3/response1/top_module.sv";
