--
--	Conversion of carlab_302.v to vh2:
--
--	Cypress Semiconductor - WARP Version 6.3 IR 41
--	Fri May 12 03:05:05 2017
--

USE cypress.cypress.all;
USE cypress.rtlpkg.all;
ENTITY top_RTL IS
ATTRIBUTE part_name of top_RTL:TYPE IS "cpsoc3";
END top_RTL;
--------------------------------------------------------
ARCHITECTURE R_T_L OF top_RTL IS
SIGNAL Net_17 : bit;
SIGNAL one : bit;
SIGNAL \PWM_Motor:PWMUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \PWM_Motor:PWMUDB:tc_reg_i\ : bit;
SIGNAL \PWM_Motor:PWMUDB:tc_i\ : bit;
SIGNAL \PWM_Motor:Net_101\ : bit;
SIGNAL \PWM_Motor:PWMUDB:ctrl_cmpmode2_2\ : bit;
SIGNAL \PWM_Motor:PWMUDB:ctrl_cmpmode2_1\ : bit;
SIGNAL \PWM_Motor:PWMUDB:ctrl_cmpmode2_0\ : bit;
SIGNAL \PWM_Motor:PWMUDB:ctrl_cmpmode1_2\ : bit;
SIGNAL \PWM_Motor:PWMUDB:ctrl_cmpmode1_1\ : bit;
SIGNAL \PWM_Motor:PWMUDB:ctrl_cmpmode1_0\ : bit;
SIGNAL \PWM_Motor:PWMUDB:ctrl_enable\ : bit;
SIGNAL \PWM_Motor:PWMUDB:control_7\ : bit;
SIGNAL \PWM_Motor:PWMUDB:Clk_Ctl_i\ : bit;
SIGNAL zero : bit;
SIGNAL \PWM_Motor:PWMUDB:control_6\ : bit;
SIGNAL \PWM_Motor:PWMUDB:control_5\ : bit;
SIGNAL \PWM_Motor:PWMUDB:control_4\ : bit;
SIGNAL \PWM_Motor:PWMUDB:control_3\ : bit;
SIGNAL \PWM_Motor:PWMUDB:control_2\ : bit;
SIGNAL \PWM_Motor:PWMUDB:control_1\ : bit;
SIGNAL \PWM_Motor:PWMUDB:control_0\ : bit;
SIGNAL \PWM_Motor:PWMUDB:prevCapture\ : bit;
SIGNAL \PWM_Motor:PWMUDB:capt_rising\ : bit;
SIGNAL \PWM_Motor:PWMUDB:capt_falling\ : bit;
SIGNAL \PWM_Motor:PWMUDB:hwCapture\ : bit;
SIGNAL \PWM_Motor:PWMUDB:hwEnable\ : bit;
SIGNAL \PWM_Motor:PWMUDB:trig_last\ : bit;
SIGNAL \PWM_Motor:PWMUDB:trig_rise\ : bit;
SIGNAL \PWM_Motor:PWMUDB:trig_fall\ : bit;
SIGNAL \PWM_Motor:PWMUDB:trig_out\ : bit;
SIGNAL \PWM_Motor:PWMUDB:runmode_enable\ : bit;
SIGNAL \PWM_Motor:PWMUDB:runmode_enable\\R\ : bit;
SIGNAL \PWM_Motor:PWMUDB:runmode_enable\\S\ : bit;
SIGNAL \PWM_Motor:PWMUDB:final_enable\ : bit;
SIGNAL \PWM_Motor:PWMUDB:sc_kill_tmp\ : bit;
SIGNAL \PWM_Motor:PWMUDB:sc_kill\ : bit;
SIGNAL \PWM_Motor:PWMUDB:ltch_kill_reg\ : bit;
SIGNAL \PWM_Motor:PWMUDB:ltch_kill_reg\\R\ : bit;
SIGNAL \PWM_Motor:PWMUDB:ltch_kill_reg\\S\ : bit;
SIGNAL \PWM_Motor:PWMUDB:min_kill_reg\ : bit;
SIGNAL \PWM_Motor:PWMUDB:min_kill_reg\\R\ : bit;
SIGNAL \PWM_Motor:PWMUDB:min_kill_reg\\S\ : bit;
SIGNAL \PWM_Motor:PWMUDB:km_run\ : bit;
SIGNAL \PWM_Motor:PWMUDB:min_kill\ : bit;
SIGNAL \PWM_Motor:PWMUDB:final_kill\ : bit;
SIGNAL \PWM_Motor:PWMUDB:km_tc\ : bit;
SIGNAL \PWM_Motor:PWMUDB:db_tc\ : bit;
SIGNAL \PWM_Motor:PWMUDB:dith_count_1\ : bit;
SIGNAL \PWM_Motor:PWMUDB:add_vi_vv_MODGEN_1_1\ : bit;
SIGNAL \PWM_Motor:PWMUDB:dith_count_0\ : bit;
SIGNAL \PWM_Motor:PWMUDB:add_vi_vv_MODGEN_1_0\ : bit;
SIGNAL \PWM_Motor:PWMUDB:dith_count_1\\R\ : bit;
SIGNAL \PWM_Motor:PWMUDB:dith_count_1\\S\ : bit;
SIGNAL \PWM_Motor:PWMUDB:dith_count_0\\R\ : bit;
SIGNAL \PWM_Motor:PWMUDB:dith_count_0\\S\ : bit;
SIGNAL \PWM_Motor:PWMUDB:dith_sel\ : bit;
SIGNAL \PWM_Motor:PWMUDB:compare1\ : bit;
SIGNAL \PWM_Motor:PWMUDB:cmp1_less\ : bit;
SIGNAL \PWM_Motor:PWMUDB:compare2\ : bit;
SIGNAL \PWM_Motor:PWMUDB:cmp2_less\ : bit;
SIGNAL \PWM_Motor:PWMUDB:cmp1\ : bit;
SIGNAL \PWM_Motor:PWMUDB:cmp2\ : bit;
SIGNAL \PWM_Motor:PWMUDB:pwm_temp\ : bit;
SIGNAL \PWM_Motor:PWMUDB:pwm_i\ : bit;
SIGNAL \PWM_Motor:PWMUDB:pwm_reg_i\ : bit;
SIGNAL \PWM_Motor:Net_96\ : bit;
SIGNAL \PWM_Motor:PWMUDB:pwm1_i\ : bit;
SIGNAL \PWM_Motor:PWMUDB:pwm2_i\ : bit;
SIGNAL \PWM_Motor:PWMUDB:pwm1_reg_i\ : bit;
SIGNAL \PWM_Motor:PWMUDB:pwm2_reg_i\ : bit;
SIGNAL Net_828 : bit;
SIGNAL Net_829 : bit;
SIGNAL \PWM_Motor:PWMUDB:status_6\ : bit;
SIGNAL \PWM_Motor:PWMUDB:status_0\ : bit;
SIGNAL \PWM_Motor:PWMUDB:cmp1_status_reg\ : bit;
SIGNAL \PWM_Motor:PWMUDB:status_1\ : bit;
SIGNAL \PWM_Motor:PWMUDB:cmp2_status_reg\ : bit;
SIGNAL \PWM_Motor:PWMUDB:status_2\ : bit;
SIGNAL \PWM_Motor:PWMUDB:status_3\ : bit;
SIGNAL \PWM_Motor:PWMUDB:fifo_full\ : bit;
SIGNAL \PWM_Motor:PWMUDB:status_4\ : bit;
SIGNAL \PWM_Motor:PWMUDB:status_5\ : bit;
SIGNAL \PWM_Motor:PWMUDB:final_kill_reg\ : bit;
SIGNAL \PWM_Motor:PWMUDB:cmp1_status\ : bit;
SIGNAL \PWM_Motor:PWMUDB:cmp2_status\ : bit;
SIGNAL \PWM_Motor:PWMUDB:cmp1_status_reg\\R\ : bit;
SIGNAL \PWM_Motor:PWMUDB:cmp1_status_reg\\S\ : bit;
SIGNAL \PWM_Motor:PWMUDB:cmp2_status_reg\\R\ : bit;
SIGNAL \PWM_Motor:PWMUDB:cmp2_status_reg\\S\ : bit;
SIGNAL \PWM_Motor:PWMUDB:final_kill_reg\\R\ : bit;
SIGNAL \PWM_Motor:PWMUDB:final_kill_reg\\S\ : bit;
SIGNAL \PWM_Motor:PWMUDB:reset\ : bit;
SIGNAL \PWM_Motor:Net_55\ : bit;
SIGNAL \PWM_Motor:PWMUDB:prevCompare1\ : bit;
SIGNAL \PWM_Motor:PWMUDB:cs_addr_2\ : bit;
SIGNAL \PWM_Motor:PWMUDB:cs_addr_1\ : bit;
SIGNAL \PWM_Motor:PWMUDB:cs_addr_0\ : bit;
SIGNAL \PWM_Motor:PWMUDB:final_capture\ : bit;
SIGNAL \PWM_Motor:PWMUDB:cmp1_eq\ : bit;
SIGNAL \PWM_Motor:PWMUDB:sP8:pwmdp:ff0\ : bit;
ATTRIBUTE port_state_att of \PWM_Motor:PWMUDB:sP8:pwmdp:ff0\:SIGNAL IS 2;
SIGNAL \PWM_Motor:PWMUDB:cmp2_eq\ : bit;
SIGNAL \PWM_Motor:PWMUDB:sP8:pwmdp:z1\ : bit;
ATTRIBUTE port_state_att of \PWM_Motor:PWMUDB:sP8:pwmdp:z1\:SIGNAL IS 2;
SIGNAL \PWM_Motor:PWMUDB:sP8:pwmdp:ff1\ : bit;
ATTRIBUTE port_state_att of \PWM_Motor:PWMUDB:sP8:pwmdp:ff1\:SIGNAL IS 2;
SIGNAL \PWM_Motor:PWMUDB:sP8:pwmdp:ov_msb\ : bit;
ATTRIBUTE port_state_att of \PWM_Motor:PWMUDB:sP8:pwmdp:ov_msb\:SIGNAL IS 2;
SIGNAL \PWM_Motor:PWMUDB:sP8:pwmdp:co_msb\ : bit;
ATTRIBUTE port_state_att of \PWM_Motor:PWMUDB:sP8:pwmdp:co_msb\:SIGNAL IS 2;
SIGNAL \PWM_Motor:PWMUDB:sP8:pwmdp:cmsb\ : bit;
ATTRIBUTE port_state_att of \PWM_Motor:PWMUDB:sP8:pwmdp:cmsb\:SIGNAL IS 2;
SIGNAL \PWM_Motor:PWMUDB:sP8:pwmdp:so\ : bit;
ATTRIBUTE port_state_att of \PWM_Motor:PWMUDB:sP8:pwmdp:so\:SIGNAL IS 2;
SIGNAL \PWM_Motor:PWMUDB:sP8:pwmdp:f0_bus_stat\ : bit;
ATTRIBUTE port_state_att of \PWM_Motor:PWMUDB:sP8:pwmdp:f0_bus_stat\:SIGNAL IS 2;
SIGNAL \PWM_Motor:PWMUDB:sP8:pwmdp:f0_blk_stat\ : bit;
ATTRIBUTE port_state_att of \PWM_Motor:PWMUDB:sP8:pwmdp:f0_blk_stat\:SIGNAL IS 2;
SIGNAL \PWM_Motor:PWMUDB:fifo_nempty\ : bit;
SIGNAL \PWM_Motor:PWMUDB:sP8:pwmdp:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_Motor:PWMUDB:sP8:pwmdp:ce0_reg\:SIGNAL IS 2;
SIGNAL \PWM_Motor:PWMUDB:sP8:pwmdp:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_Motor:PWMUDB:sP8:pwmdp:cl0_reg\:SIGNAL IS 2;
SIGNAL \PWM_Motor:PWMUDB:sP8:pwmdp:z0_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_Motor:PWMUDB:sP8:pwmdp:z0_reg\:SIGNAL IS 2;
SIGNAL \PWM_Motor:PWMUDB:sP8:pwmdp:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_Motor:PWMUDB:sP8:pwmdp:ff0_reg\:SIGNAL IS 2;
SIGNAL \PWM_Motor:PWMUDB:sP8:pwmdp:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_Motor:PWMUDB:sP8:pwmdp:ce1_reg\:SIGNAL IS 2;
SIGNAL \PWM_Motor:PWMUDB:sP8:pwmdp:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_Motor:PWMUDB:sP8:pwmdp:cl1_reg\:SIGNAL IS 2;
SIGNAL \PWM_Motor:PWMUDB:sP8:pwmdp:z1_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_Motor:PWMUDB:sP8:pwmdp:z1_reg\:SIGNAL IS 2;
SIGNAL \PWM_Motor:PWMUDB:sP8:pwmdp:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_Motor:PWMUDB:sP8:pwmdp:ff1_reg\:SIGNAL IS 2;
SIGNAL \PWM_Motor:PWMUDB:sP8:pwmdp:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_Motor:PWMUDB:sP8:pwmdp:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \PWM_Motor:PWMUDB:sP8:pwmdp:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_Motor:PWMUDB:sP8:pwmdp:co_msb_reg\:SIGNAL IS 2;
SIGNAL \PWM_Motor:PWMUDB:sP8:pwmdp:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_Motor:PWMUDB:sP8:pwmdp:cmsb_reg\:SIGNAL IS 2;
SIGNAL \PWM_Motor:PWMUDB:sP8:pwmdp:so_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_Motor:PWMUDB:sP8:pwmdp:so_reg\:SIGNAL IS 2;
SIGNAL \PWM_Motor:PWMUDB:sP8:pwmdp:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_Motor:PWMUDB:sP8:pwmdp:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \PWM_Motor:PWMUDB:sP8:pwmdp:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_Motor:PWMUDB:sP8:pwmdp:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \PWM_Motor:PWMUDB:sP8:pwmdp:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_Motor:PWMUDB:sP8:pwmdp:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \PWM_Motor:PWMUDB:sP8:pwmdp:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_Motor:PWMUDB:sP8:pwmdp:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \PWM_Motor:PWMUDB:MODULE_1:b_31\ : bit;
SIGNAL \PWM_Motor:PWMUDB:MODULE_1:b_30\ : bit;
SIGNAL \PWM_Motor:PWMUDB:MODULE_1:b_29\ : bit;
SIGNAL \PWM_Motor:PWMUDB:MODULE_1:b_28\ : bit;
SIGNAL \PWM_Motor:PWMUDB:MODULE_1:b_27\ : bit;
SIGNAL \PWM_Motor:PWMUDB:MODULE_1:b_26\ : bit;
SIGNAL \PWM_Motor:PWMUDB:MODULE_1:b_25\ : bit;
SIGNAL \PWM_Motor:PWMUDB:MODULE_1:b_24\ : bit;
SIGNAL \PWM_Motor:PWMUDB:MODULE_1:b_23\ : bit;
SIGNAL \PWM_Motor:PWMUDB:MODULE_1:b_22\ : bit;
SIGNAL \PWM_Motor:PWMUDB:MODULE_1:b_21\ : bit;
SIGNAL \PWM_Motor:PWMUDB:MODULE_1:b_20\ : bit;
SIGNAL \PWM_Motor:PWMUDB:MODULE_1:b_19\ : bit;
SIGNAL \PWM_Motor:PWMUDB:MODULE_1:b_18\ : bit;
SIGNAL \PWM_Motor:PWMUDB:MODULE_1:b_17\ : bit;
SIGNAL \PWM_Motor:PWMUDB:MODULE_1:b_16\ : bit;
SIGNAL \PWM_Motor:PWMUDB:MODULE_1:b_15\ : bit;
SIGNAL \PWM_Motor:PWMUDB:MODULE_1:b_14\ : bit;
SIGNAL \PWM_Motor:PWMUDB:MODULE_1:b_13\ : bit;
SIGNAL \PWM_Motor:PWMUDB:MODULE_1:b_12\ : bit;
SIGNAL \PWM_Motor:PWMUDB:MODULE_1:b_11\ : bit;
SIGNAL \PWM_Motor:PWMUDB:MODULE_1:b_10\ : bit;
SIGNAL \PWM_Motor:PWMUDB:MODULE_1:b_9\ : bit;
SIGNAL \PWM_Motor:PWMUDB:MODULE_1:b_8\ : bit;
SIGNAL \PWM_Motor:PWMUDB:MODULE_1:b_7\ : bit;
SIGNAL \PWM_Motor:PWMUDB:MODULE_1:b_6\ : bit;
SIGNAL \PWM_Motor:PWMUDB:MODULE_1:b_5\ : bit;
SIGNAL \PWM_Motor:PWMUDB:MODULE_1:b_4\ : bit;
SIGNAL \PWM_Motor:PWMUDB:MODULE_1:b_3\ : bit;
SIGNAL \PWM_Motor:PWMUDB:MODULE_1:b_2\ : bit;
SIGNAL \PWM_Motor:PWMUDB:MODULE_1:b_1\ : bit;
SIGNAL \PWM_Motor:PWMUDB:MODULE_1:b_0\ : bit;
SIGNAL \PWM_Motor:PWMUDB:MODULE_1:g2:a0:a_31\ : bit;
SIGNAL \PWM_Motor:PWMUDB:MODULE_1:g2:a0:a_30\ : bit;
SIGNAL \PWM_Motor:PWMUDB:MODULE_1:g2:a0:a_29\ : bit;
SIGNAL \PWM_Motor:PWMUDB:MODULE_1:g2:a0:a_28\ : bit;
SIGNAL \PWM_Motor:PWMUDB:MODULE_1:g2:a0:a_27\ : bit;
SIGNAL \PWM_Motor:PWMUDB:MODULE_1:g2:a0:a_26\ : bit;
SIGNAL \PWM_Motor:PWMUDB:MODULE_1:g2:a0:a_25\ : bit;
SIGNAL \PWM_Motor:PWMUDB:MODULE_1:g2:a0:a_24\ : bit;
SIGNAL \PWM_Motor:PWMUDB:MODULE_1:g2:a0:a_23\ : bit;
SIGNAL \PWM_Motor:PWMUDB:MODULE_1:g2:a0:a_22\ : bit;
SIGNAL \PWM_Motor:PWMUDB:MODULE_1:g2:a0:a_21\ : bit;
SIGNAL \PWM_Motor:PWMUDB:MODULE_1:g2:a0:a_20\ : bit;
SIGNAL \PWM_Motor:PWMUDB:MODULE_1:g2:a0:a_19\ : bit;
SIGNAL \PWM_Motor:PWMUDB:MODULE_1:g2:a0:a_18\ : bit;
SIGNAL \PWM_Motor:PWMUDB:MODULE_1:g2:a0:a_17\ : bit;
SIGNAL \PWM_Motor:PWMUDB:MODULE_1:g2:a0:a_16\ : bit;
SIGNAL \PWM_Motor:PWMUDB:MODULE_1:g2:a0:a_15\ : bit;
SIGNAL \PWM_Motor:PWMUDB:MODULE_1:g2:a0:a_14\ : bit;
SIGNAL \PWM_Motor:PWMUDB:MODULE_1:g2:a0:a_13\ : bit;
SIGNAL \PWM_Motor:PWMUDB:MODULE_1:g2:a0:a_12\ : bit;
SIGNAL \PWM_Motor:PWMUDB:MODULE_1:g2:a0:a_11\ : bit;
SIGNAL \PWM_Motor:PWMUDB:MODULE_1:g2:a0:a_10\ : bit;
SIGNAL \PWM_Motor:PWMUDB:MODULE_1:g2:a0:a_9\ : bit;
SIGNAL \PWM_Motor:PWMUDB:MODULE_1:g2:a0:a_8\ : bit;
SIGNAL \PWM_Motor:PWMUDB:MODULE_1:g2:a0:a_7\ : bit;
SIGNAL \PWM_Motor:PWMUDB:MODULE_1:g2:a0:a_6\ : bit;
SIGNAL \PWM_Motor:PWMUDB:MODULE_1:g2:a0:a_5\ : bit;
SIGNAL \PWM_Motor:PWMUDB:MODULE_1:g2:a0:a_4\ : bit;
SIGNAL \PWM_Motor:PWMUDB:MODULE_1:g2:a0:a_3\ : bit;
SIGNAL \PWM_Motor:PWMUDB:MODULE_1:g2:a0:a_2\ : bit;
SIGNAL \PWM_Motor:PWMUDB:MODULE_1:g2:a0:a_1\ : bit;
SIGNAL \PWM_Motor:PWMUDB:MODIN1_1\ : bit;
SIGNAL \PWM_Motor:PWMUDB:MODULE_1:g2:a0:a_0\ : bit;
SIGNAL \PWM_Motor:PWMUDB:MODIN1_0\ : bit;
SIGNAL \PWM_Motor:PWMUDB:MODULE_1:g2:a0:b_31\ : bit;
SIGNAL \PWM_Motor:PWMUDB:MODULE_1:g2:a0:b_30\ : bit;
SIGNAL \PWM_Motor:PWMUDB:MODULE_1:g2:a0:b_29\ : bit;
SIGNAL \PWM_Motor:PWMUDB:MODULE_1:g2:a0:b_28\ : bit;
SIGNAL \PWM_Motor:PWMUDB:MODULE_1:g2:a0:b_27\ : bit;
SIGNAL \PWM_Motor:PWMUDB:MODULE_1:g2:a0:b_26\ : bit;
SIGNAL \PWM_Motor:PWMUDB:MODULE_1:g2:a0:b_25\ : bit;
SIGNAL \PWM_Motor:PWMUDB:MODULE_1:g2:a0:b_24\ : bit;
SIGNAL \PWM_Motor:PWMUDB:MODULE_1:g2:a0:b_23\ : bit;
SIGNAL \PWM_Motor:PWMUDB:MODULE_1:g2:a0:b_22\ : bit;
SIGNAL \PWM_Motor:PWMUDB:MODULE_1:g2:a0:b_21\ : bit;
SIGNAL \PWM_Motor:PWMUDB:MODULE_1:g2:a0:b_20\ : bit;
SIGNAL \PWM_Motor:PWMUDB:MODULE_1:g2:a0:b_19\ : bit;
SIGNAL \PWM_Motor:PWMUDB:MODULE_1:g2:a0:b_18\ : bit;
SIGNAL \PWM_Motor:PWMUDB:MODULE_1:g2:a0:b_17\ : bit;
SIGNAL \PWM_Motor:PWMUDB:MODULE_1:g2:a0:b_16\ : bit;
SIGNAL \PWM_Motor:PWMUDB:MODULE_1:g2:a0:b_15\ : bit;
SIGNAL \PWM_Motor:PWMUDB:MODULE_1:g2:a0:b_14\ : bit;
SIGNAL \PWM_Motor:PWMUDB:MODULE_1:g2:a0:b_13\ : bit;
SIGNAL \PWM_Motor:PWMUDB:MODULE_1:g2:a0:b_12\ : bit;
SIGNAL \PWM_Motor:PWMUDB:MODULE_1:g2:a0:b_11\ : bit;
SIGNAL \PWM_Motor:PWMUDB:MODULE_1:g2:a0:b_10\ : bit;
SIGNAL \PWM_Motor:PWMUDB:MODULE_1:g2:a0:b_9\ : bit;
SIGNAL \PWM_Motor:PWMUDB:MODULE_1:g2:a0:b_8\ : bit;
SIGNAL \PWM_Motor:PWMUDB:MODULE_1:g2:a0:b_7\ : bit;
SIGNAL \PWM_Motor:PWMUDB:MODULE_1:g2:a0:b_6\ : bit;
SIGNAL \PWM_Motor:PWMUDB:MODULE_1:g2:a0:b_5\ : bit;
SIGNAL \PWM_Motor:PWMUDB:MODULE_1:g2:a0:b_4\ : bit;
SIGNAL \PWM_Motor:PWMUDB:MODULE_1:g2:a0:b_3\ : bit;
SIGNAL \PWM_Motor:PWMUDB:MODULE_1:g2:a0:b_2\ : bit;
SIGNAL \PWM_Motor:PWMUDB:MODULE_1:g2:a0:b_1\ : bit;
SIGNAL \PWM_Motor:PWMUDB:MODULE_1:g2:a0:b_0\ : bit;
SIGNAL \PWM_Motor:PWMUDB:add_vi_vv_MODGEN_1_31\ : bit;
SIGNAL \PWM_Motor:PWMUDB:MODULE_1:g2:a0:s_31\ : bit;
SIGNAL \PWM_Motor:PWMUDB:add_vi_vv_MODGEN_1_30\ : bit;
SIGNAL \PWM_Motor:PWMUDB:MODULE_1:g2:a0:s_30\ : bit;
SIGNAL \PWM_Motor:PWMUDB:add_vi_vv_MODGEN_1_29\ : bit;
SIGNAL \PWM_Motor:PWMUDB:MODULE_1:g2:a0:s_29\ : bit;
SIGNAL \PWM_Motor:PWMUDB:add_vi_vv_MODGEN_1_28\ : bit;
SIGNAL \PWM_Motor:PWMUDB:MODULE_1:g2:a0:s_28\ : bit;
SIGNAL \PWM_Motor:PWMUDB:add_vi_vv_MODGEN_1_27\ : bit;
SIGNAL \PWM_Motor:PWMUDB:MODULE_1:g2:a0:s_27\ : bit;
SIGNAL \PWM_Motor:PWMUDB:add_vi_vv_MODGEN_1_26\ : bit;
SIGNAL \PWM_Motor:PWMUDB:MODULE_1:g2:a0:s_26\ : bit;
SIGNAL \PWM_Motor:PWMUDB:add_vi_vv_MODGEN_1_25\ : bit;
SIGNAL \PWM_Motor:PWMUDB:MODULE_1:g2:a0:s_25\ : bit;
SIGNAL \PWM_Motor:PWMUDB:add_vi_vv_MODGEN_1_24\ : bit;
SIGNAL \PWM_Motor:PWMUDB:MODULE_1:g2:a0:s_24\ : bit;
SIGNAL \PWM_Motor:PWMUDB:add_vi_vv_MODGEN_1_23\ : bit;
SIGNAL \PWM_Motor:PWMUDB:MODULE_1:g2:a0:s_23\ : bit;
SIGNAL \PWM_Motor:PWMUDB:add_vi_vv_MODGEN_1_22\ : bit;
SIGNAL \PWM_Motor:PWMUDB:MODULE_1:g2:a0:s_22\ : bit;
SIGNAL \PWM_Motor:PWMUDB:add_vi_vv_MODGEN_1_21\ : bit;
SIGNAL \PWM_Motor:PWMUDB:MODULE_1:g2:a0:s_21\ : bit;
SIGNAL \PWM_Motor:PWMUDB:add_vi_vv_MODGEN_1_20\ : bit;
SIGNAL \PWM_Motor:PWMUDB:MODULE_1:g2:a0:s_20\ : bit;
SIGNAL \PWM_Motor:PWMUDB:add_vi_vv_MODGEN_1_19\ : bit;
SIGNAL \PWM_Motor:PWMUDB:MODULE_1:g2:a0:s_19\ : bit;
SIGNAL \PWM_Motor:PWMUDB:add_vi_vv_MODGEN_1_18\ : bit;
SIGNAL \PWM_Motor:PWMUDB:MODULE_1:g2:a0:s_18\ : bit;
SIGNAL \PWM_Motor:PWMUDB:add_vi_vv_MODGEN_1_17\ : bit;
SIGNAL \PWM_Motor:PWMUDB:MODULE_1:g2:a0:s_17\ : bit;
SIGNAL \PWM_Motor:PWMUDB:add_vi_vv_MODGEN_1_16\ : bit;
SIGNAL \PWM_Motor:PWMUDB:MODULE_1:g2:a0:s_16\ : bit;
SIGNAL \PWM_Motor:PWMUDB:add_vi_vv_MODGEN_1_15\ : bit;
SIGNAL \PWM_Motor:PWMUDB:MODULE_1:g2:a0:s_15\ : bit;
SIGNAL \PWM_Motor:PWMUDB:add_vi_vv_MODGEN_1_14\ : bit;
SIGNAL \PWM_Motor:PWMUDB:MODULE_1:g2:a0:s_14\ : bit;
SIGNAL \PWM_Motor:PWMUDB:add_vi_vv_MODGEN_1_13\ : bit;
SIGNAL \PWM_Motor:PWMUDB:MODULE_1:g2:a0:s_13\ : bit;
SIGNAL \PWM_Motor:PWMUDB:add_vi_vv_MODGEN_1_12\ : bit;
SIGNAL \PWM_Motor:PWMUDB:MODULE_1:g2:a0:s_12\ : bit;
SIGNAL \PWM_Motor:PWMUDB:add_vi_vv_MODGEN_1_11\ : bit;
SIGNAL \PWM_Motor:PWMUDB:MODULE_1:g2:a0:s_11\ : bit;
SIGNAL \PWM_Motor:PWMUDB:add_vi_vv_MODGEN_1_10\ : bit;
SIGNAL \PWM_Motor:PWMUDB:MODULE_1:g2:a0:s_10\ : bit;
SIGNAL \PWM_Motor:PWMUDB:add_vi_vv_MODGEN_1_9\ : bit;
SIGNAL \PWM_Motor:PWMUDB:MODULE_1:g2:a0:s_9\ : bit;
SIGNAL \PWM_Motor:PWMUDB:add_vi_vv_MODGEN_1_8\ : bit;
SIGNAL \PWM_Motor:PWMUDB:MODULE_1:g2:a0:s_8\ : bit;
SIGNAL \PWM_Motor:PWMUDB:add_vi_vv_MODGEN_1_7\ : bit;
SIGNAL \PWM_Motor:PWMUDB:MODULE_1:g2:a0:s_7\ : bit;
SIGNAL \PWM_Motor:PWMUDB:add_vi_vv_MODGEN_1_6\ : bit;
SIGNAL \PWM_Motor:PWMUDB:MODULE_1:g2:a0:s_6\ : bit;
SIGNAL \PWM_Motor:PWMUDB:add_vi_vv_MODGEN_1_5\ : bit;
SIGNAL \PWM_Motor:PWMUDB:MODULE_1:g2:a0:s_5\ : bit;
SIGNAL \PWM_Motor:PWMUDB:add_vi_vv_MODGEN_1_4\ : bit;
SIGNAL \PWM_Motor:PWMUDB:MODULE_1:g2:a0:s_4\ : bit;
SIGNAL \PWM_Motor:PWMUDB:add_vi_vv_MODGEN_1_3\ : bit;
SIGNAL \PWM_Motor:PWMUDB:MODULE_1:g2:a0:s_3\ : bit;
SIGNAL \PWM_Motor:PWMUDB:add_vi_vv_MODGEN_1_2\ : bit;
SIGNAL \PWM_Motor:PWMUDB:MODULE_1:g2:a0:s_2\ : bit;
SIGNAL \PWM_Motor:PWMUDB:MODULE_1:g2:a0:s_1\ : bit;
SIGNAL \PWM_Motor:PWMUDB:MODULE_1:g2:a0:s_0\ : bit;
SIGNAL \PWM_Motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \PWM_Motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \PWM_Motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \PWM_Motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \PWM_Motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \PWM_Motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \PWM_Motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \PWM_Motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \PWM_Motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \PWM_Motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \PWM_Motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \PWM_Motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \PWM_Motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \PWM_Motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \PWM_Motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \PWM_Motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \PWM_Motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \PWM_Motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \PWM_Motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \PWM_Motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \PWM_Motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \PWM_Motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \PWM_Motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \PWM_Motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \PWM_Motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \PWM_Motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \PWM_Motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \PWM_Motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \PWM_Motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \PWM_Motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \PWM_Motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \PWM_Motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \PWM_Motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \PWM_Motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \PWM_Motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \PWM_Motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL Net_19 : bit;
SIGNAL Net_690 : bit;
SIGNAL Net_687 : bit;
SIGNAL \PWM_Motor:Net_113\ : bit;
SIGNAL \PWM_Motor:Net_107\ : bit;
SIGNAL \PWM_Motor:Net_114\ : bit;
SIGNAL tmpOE__Pin_2_net_0 : bit;
SIGNAL tmpFB_0__Pin_2_net_0 : bit;
SIGNAL tmpIO_0__Pin_2_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_2_net_0 : bit;
SIGNAL \LCD:tmpOE__LCDPort_net_6\ : bit;
SIGNAL \LCD:tmpOE__LCDPort_net_5\ : bit;
SIGNAL \LCD:tmpOE__LCDPort_net_4\ : bit;
SIGNAL \LCD:tmpOE__LCDPort_net_3\ : bit;
SIGNAL \LCD:tmpOE__LCDPort_net_2\ : bit;
SIGNAL \LCD:tmpOE__LCDPort_net_1\ : bit;
SIGNAL \LCD:tmpOE__LCDPort_net_0\ : bit;
SIGNAL \LCD:tmpFB_6__LCDPort_net_6\ : bit;
SIGNAL \LCD:tmpFB_6__LCDPort_net_5\ : bit;
SIGNAL \LCD:tmpFB_6__LCDPort_net_4\ : bit;
SIGNAL \LCD:tmpFB_6__LCDPort_net_3\ : bit;
SIGNAL \LCD:tmpFB_6__LCDPort_net_2\ : bit;
SIGNAL \LCD:tmpFB_6__LCDPort_net_1\ : bit;
SIGNAL \LCD:tmpFB_6__LCDPort_net_0\ : bit;
SIGNAL \LCD:tmpIO_6__LCDPort_net_6\ : bit;
SIGNAL \LCD:tmpIO_6__LCDPort_net_5\ : bit;
SIGNAL \LCD:tmpIO_6__LCDPort_net_4\ : bit;
SIGNAL \LCD:tmpIO_6__LCDPort_net_3\ : bit;
SIGNAL \LCD:tmpIO_6__LCDPort_net_2\ : bit;
SIGNAL \LCD:tmpIO_6__LCDPort_net_1\ : bit;
SIGNAL \LCD:tmpIO_6__LCDPort_net_0\ : bit;
TERMINAL \LCD:tmpSIOVREF__LCDPort_net_0\ : bit;
SIGNAL \LCD:tmpINTERRUPT_0__LCDPort_net_0\ : bit;
SIGNAL Net_12 : bit;
SIGNAL \Timer_HE:Net_260\ : bit;
SIGNAL \Timer_HE:Net_266\ : bit;
SIGNAL Net_432 : bit;
SIGNAL \Timer_HE:Net_51\ : bit;
SIGNAL \Timer_HE:Net_261\ : bit;
SIGNAL \Timer_HE:Net_57\ : bit;
SIGNAL Net_130 : bit;
SIGNAL Net_150 : bit;
SIGNAL \Timer_HE:Net_102\ : bit;
SIGNAL tmpOE__Pin_1_net_0 : bit;
SIGNAL tmpIO_0__Pin_1_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_1_net_0 : bit;
SIGNAL \UART:Net_9\ : bit;
SIGNAL Net_802 : bit;
SIGNAL \UART:Net_61\ : bit;
SIGNAL \UART:BUART:clock_op\ : bit;
SIGNAL \UART:BUART:reset_reg\ : bit;
SIGNAL \UART:BUART:tx_hd_send_break\ : bit;
SIGNAL \UART:BUART:HalfDuplexSend\ : bit;
SIGNAL \UART:BUART:FinalParityType_1\ : bit;
SIGNAL \UART:BUART:FinalParityType_0\ : bit;
SIGNAL \UART:BUART:FinalAddrMode_2\ : bit;
SIGNAL \UART:BUART:FinalAddrMode_1\ : bit;
SIGNAL \UART:BUART:FinalAddrMode_0\ : bit;
SIGNAL \UART:BUART:tx_ctrl_mark\ : bit;
SIGNAL \UART:BUART:reset_reg_dp\ : bit;
SIGNAL \UART:BUART:reset_sr\ : bit;
SIGNAL \UART:BUART:HalfDuplexSend_last\ : bit;
SIGNAL Net_153 : bit;
SIGNAL \UART:BUART:txn\ : bit;
SIGNAL Net_727 : bit;
SIGNAL \UART:BUART:tx_interrupt_out\ : bit;
SIGNAL \UART:BUART:rx_interrupt_out\ : bit;
SIGNAL \UART:BUART:tx_state_1\ : bit;
SIGNAL \UART:BUART:tx_state_0\ : bit;
SIGNAL \UART:BUART:tx_bitclk_enable_pre\ : bit;
SIGNAL \UART:BUART:sTX:TxShifter:ce0\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:ce0\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:cl0\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:z0\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:ff0\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:ce1\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:ce1\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:cl1\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:z1\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:ff1\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \UART:BUART:tx_shift_out\ : bit;
SIGNAL \UART:BUART:tx_fifo_notfull\ : bit;
SIGNAL \UART:BUART:tx_fifo_empty\ : bit;
SIGNAL \UART:BUART:sTX:TxShifter:f1_bus_stat\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:f1_bus_stat\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:f1_blk_stat\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:f1_blk_stat\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:counter_load\ : bit;
SIGNAL \UART:BUART:tx_state_2\ : bit;
SIGNAL \UART:BUART:tx_bitclk\ : bit;
SIGNAL \UART:BUART:counter_load_not\ : bit;
SIGNAL \UART:BUART:tx_bitclk_dp\ : bit;
SIGNAL \UART:BUART:tx_counter_dp\ : bit;
SIGNAL \UART:BUART:sc_out_7\ : bit;
SIGNAL \UART:BUART:sc_out_6\ : bit;
SIGNAL \UART:BUART:sc_out_5\ : bit;
SIGNAL \UART:BUART:sc_out_4\ : bit;
SIGNAL \UART:BUART:sc_out_3\ : bit;
SIGNAL \UART:BUART:sc_out_2\ : bit;
SIGNAL \UART:BUART:sc_out_1\ : bit;
SIGNAL \UART:BUART:sc_out_0\ : bit;
SIGNAL \UART:BUART:tx_counter_tc\ : bit;
SIGNAL \UART:BUART:tx_status_6\ : bit;
SIGNAL \UART:BUART:tx_status_5\ : bit;
SIGNAL \UART:BUART:tx_status_4\ : bit;
SIGNAL \UART:BUART:tx_status_0\ : bit;
SIGNAL \UART:BUART:tx_status_1\ : bit;
SIGNAL \UART:BUART:tx_status_2\ : bit;
SIGNAL \UART:BUART:tx_status_3\ : bit;
SIGNAL Net_724 : bit;
SIGNAL \UART:BUART:tx_ctrl_mark_last\ : bit;
SIGNAL \UART:BUART:tx_mark\ : bit;
SIGNAL \UART:BUART:tx_parity_bit\ : bit;
SIGNAL \UART:BUART:rx_addressmatch\ : bit;
SIGNAL \UART:BUART:rx_addressmatch1\ : bit;
SIGNAL \UART:BUART:rx_addressmatch2\ : bit;
SIGNAL \UART:BUART:rx_state_1\ : bit;
SIGNAL \UART:BUART:rx_state_0\ : bit;
SIGNAL \UART:BUART:rx_bitclk_enable\ : bit;
SIGNAL \UART:BUART:rx_postpoll\ : bit;
SIGNAL \UART:BUART:rx_load_fifo\ : bit;
SIGNAL \UART:BUART:sRX:RxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:cl0\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:z0\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:ff0\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:cl1\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:z1\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:ff1\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \UART:BUART:hd_shift_out\ : bit;
SIGNAL \UART:BUART:rx_fifonotempty\ : bit;
SIGNAL \UART:BUART:rx_fifofull\ : bit;
SIGNAL \UART:BUART:hd_tx_fifo_notfull\ : bit;
SIGNAL \UART:BUART:hd_tx_fifo_empty\ : bit;
SIGNAL \UART:BUART:sRX:RxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:rx_counter_load\ : bit;
SIGNAL \UART:BUART:rx_state_3\ : bit;
SIGNAL \UART:BUART:rx_state_2\ : bit;
SIGNAL \UART:BUART:rx_bitclk_pre\ : bit;
SIGNAL \UART:BUART:rx_count_2\ : bit;
SIGNAL \UART:BUART:rx_count_1\ : bit;
SIGNAL \UART:BUART:rx_count_0\ : bit;
SIGNAL \UART:BUART:rx_bitclk_pre16x\ : bit;
SIGNAL \UART:BUART:rx_count_6\ : bit;
SIGNAL \UART:BUART:rx_count_5\ : bit;
SIGNAL \UART:BUART:rx_count_4\ : bit;
SIGNAL \UART:BUART:rx_count_3\ : bit;
SIGNAL \UART:BUART:rx_count7_tc\ : bit;
SIGNAL \UART:BUART:rx_count7_bit8_wire\ : bit;
SIGNAL \UART:BUART:rx_bitclk\ : bit;
SIGNAL \UART:BUART:rx_state_stop1_reg\ : bit;
SIGNAL \UART:BUART:rx_poll_bit1\ : bit;
SIGNAL \UART:BUART:rx_poll_bit2\ : bit;
SIGNAL \UART:BUART:pollingrange\ : bit;
SIGNAL \UART:BUART:pollcount_1\ : bit;
SIGNAL Net_461 : bit;
SIGNAL \UART:BUART:sRX:s23Poll:add_vv_vv_MODGEN_2_1\ : bit;
SIGNAL \UART:BUART:pollcount_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:add_vv_vv_MODGEN_2_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_3\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_4\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:a_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODIN2_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:a_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODIN2_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:b_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:b_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:s_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:s_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODIN3_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODIN3_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:newa_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODIN4_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:newa_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODIN4_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:dataa_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:dataa_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:datab_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:datab_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:gta_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:gta_0\ : bit;
SIGNAL \UART:BUART:rx_status_0\ : bit;
SIGNAL \UART:BUART:rx_markspace_status\ : bit;
SIGNAL \UART:BUART:rx_status_1\ : bit;
SIGNAL \UART:BUART:rx_status_2\ : bit;
SIGNAL \UART:BUART:rx_parity_error_status\ : bit;
SIGNAL \UART:BUART:rx_status_3\ : bit;
SIGNAL \UART:BUART:rx_stop_bit_error\ : bit;
SIGNAL \UART:BUART:rx_status_4\ : bit;
SIGNAL \UART:BUART:rx_status_5\ : bit;
SIGNAL \UART:BUART:rx_status_6\ : bit;
SIGNAL \UART:BUART:rx_addr_match_status\ : bit;
SIGNAL Net_877 : bit;
SIGNAL \UART:BUART:rx_markspace_pre\ : bit;
SIGNAL \UART:BUART:rx_parity_error_pre\ : bit;
SIGNAL \UART:BUART:rx_break_status\ : bit;
SIGNAL \UART:BUART:sRX:cmp_vv_vv_MODGEN_5\ : bit;
SIGNAL \UART:BUART:rx_address_detected\ : bit;
SIGNAL \UART:BUART:rx_last\ : bit;
SIGNAL \UART:BUART:rx_parity_bit\ : bit;
SIGNAL \UART:BUART:sRX:cmp_vv_vv_MODGEN_6\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g2:a0:newa_6\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g2:a0:newa_5\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g2:a0:newa_4\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g2:a0:newa_3\ : bit;
SIGNAL \UART:BUART:sRX:MODIN5_6\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g2:a0:newa_2\ : bit;
SIGNAL \UART:BUART:sRX:MODIN5_5\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g2:a0:newa_1\ : bit;
SIGNAL \UART:BUART:sRX:MODIN5_4\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g2:a0:newa_0\ : bit;
SIGNAL \UART:BUART:sRX:MODIN5_3\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g2:a0:newb_6\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g2:a0:newb_5\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g2:a0:newb_4\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g2:a0:newb_3\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g2:a0:newb_2\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g2:a0:newb_1\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g2:a0:newb_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g2:a0:dataa_6\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g2:a0:dataa_5\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g2:a0:dataa_4\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g2:a0:dataa_3\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g2:a0:dataa_2\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g2:a0:dataa_1\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g2:a0:dataa_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g2:a0:datab_6\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g2:a0:datab_5\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g2:a0:datab_4\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g2:a0:datab_3\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g2:a0:datab_2\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g2:a0:datab_1\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g2:a0:datab_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g2:a0:lta_6\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g2:a0:gta_6\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g2:a0:lta_5\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g2:a0:gta_5\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g2:a0:lta_4\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g2:a0:gta_4\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g2:a0:lta_3\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g2:a0:gta_3\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g2:a0:lta_2\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g2:a0:gta_2\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g2:a0:lta_1\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g2:a0:gta_1\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g2:a0:lta_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g2:a0:gta_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g1:a0:newa_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g1:a0:newb_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g1:a0:dataa_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g1:a0:datab_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g1:a0:xeq\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g1:a0:xneq\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g1:a0:xlt\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g1:a0:xlte\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g1:a0:xgt\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:g1:a0:xgte\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_6:lt\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:MODULE_6:lt\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:MODULE_6:eq\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:MODULE_6:eq\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:MODULE_6:gt\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:MODULE_6:gt\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:MODULE_6:gte\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:MODULE_6:gte\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:MODULE_6:lte\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:MODULE_6:lte\:SIGNAL IS 2;
SIGNAL tmpOE__Rx_1_net_0 : bit;
SIGNAL tmpIO_0__Rx_1_net_0 : bit;
TERMINAL tmpSIOVREF__Rx_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Rx_1_net_0 : bit;
SIGNAL tmpOE__Tx_1_net_0 : bit;
SIGNAL tmpFB_0__Tx_1_net_0 : bit;
SIGNAL tmpIO_0__Tx_1_net_0 : bit;
TERMINAL tmpSIOVREF__Tx_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Tx_1_net_0 : bit;
SIGNAL Net_213 : bit;
SIGNAL \PWM_Servo:PWMUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \PWM_Servo:PWMUDB:tc_reg_i\ : bit;
SIGNAL \PWM_Servo:PWMUDB:tc_i\ : bit;
SIGNAL \PWM_Servo:Net_101\ : bit;
SIGNAL \PWM_Servo:PWMUDB:ctrl_cmpmode2_2\ : bit;
SIGNAL \PWM_Servo:PWMUDB:ctrl_cmpmode2_1\ : bit;
SIGNAL \PWM_Servo:PWMUDB:ctrl_cmpmode2_0\ : bit;
SIGNAL \PWM_Servo:PWMUDB:ctrl_cmpmode1_2\ : bit;
SIGNAL \PWM_Servo:PWMUDB:ctrl_cmpmode1_1\ : bit;
SIGNAL \PWM_Servo:PWMUDB:ctrl_cmpmode1_0\ : bit;
SIGNAL \PWM_Servo:PWMUDB:ctrl_enable\ : bit;
SIGNAL \PWM_Servo:PWMUDB:control_7\ : bit;
SIGNAL \PWM_Servo:PWMUDB:Clk_Ctl_i\ : bit;
SIGNAL \PWM_Servo:PWMUDB:control_6\ : bit;
SIGNAL \PWM_Servo:PWMUDB:control_5\ : bit;
SIGNAL \PWM_Servo:PWMUDB:control_4\ : bit;
SIGNAL \PWM_Servo:PWMUDB:control_3\ : bit;
SIGNAL \PWM_Servo:PWMUDB:control_2\ : bit;
SIGNAL \PWM_Servo:PWMUDB:control_1\ : bit;
SIGNAL \PWM_Servo:PWMUDB:control_0\ : bit;
SIGNAL \PWM_Servo:PWMUDB:prevCapture\ : bit;
SIGNAL \PWM_Servo:PWMUDB:capt_rising\ : bit;
SIGNAL \PWM_Servo:PWMUDB:capt_falling\ : bit;
SIGNAL \PWM_Servo:PWMUDB:hwCapture\ : bit;
SIGNAL \PWM_Servo:PWMUDB:hwEnable\ : bit;
SIGNAL \PWM_Servo:PWMUDB:trig_last\ : bit;
SIGNAL \PWM_Servo:PWMUDB:trig_rise\ : bit;
SIGNAL \PWM_Servo:PWMUDB:trig_fall\ : bit;
SIGNAL \PWM_Servo:PWMUDB:trig_out\ : bit;
SIGNAL \PWM_Servo:PWMUDB:runmode_enable\ : bit;
SIGNAL \PWM_Servo:PWMUDB:runmode_enable\\R\ : bit;
SIGNAL \PWM_Servo:PWMUDB:runmode_enable\\S\ : bit;
SIGNAL \PWM_Servo:PWMUDB:final_enable\ : bit;
SIGNAL \PWM_Servo:PWMUDB:sc_kill_tmp\ : bit;
SIGNAL \PWM_Servo:PWMUDB:sc_kill\ : bit;
SIGNAL \PWM_Servo:PWMUDB:ltch_kill_reg\ : bit;
SIGNAL \PWM_Servo:PWMUDB:ltch_kill_reg\\R\ : bit;
SIGNAL \PWM_Servo:PWMUDB:ltch_kill_reg\\S\ : bit;
SIGNAL \PWM_Servo:PWMUDB:min_kill_reg\ : bit;
SIGNAL \PWM_Servo:PWMUDB:min_kill_reg\\R\ : bit;
SIGNAL \PWM_Servo:PWMUDB:min_kill_reg\\S\ : bit;
SIGNAL \PWM_Servo:PWMUDB:km_run\ : bit;
SIGNAL \PWM_Servo:PWMUDB:min_kill\ : bit;
SIGNAL \PWM_Servo:PWMUDB:final_kill\ : bit;
SIGNAL \PWM_Servo:PWMUDB:km_tc\ : bit;
SIGNAL \PWM_Servo:PWMUDB:db_tc\ : bit;
SIGNAL \PWM_Servo:PWMUDB:dith_count_1\ : bit;
SIGNAL \PWM_Servo:PWMUDB:add_vi_vv_MODGEN_7_1\ : bit;
SIGNAL \PWM_Servo:PWMUDB:dith_count_0\ : bit;
SIGNAL \PWM_Servo:PWMUDB:add_vi_vv_MODGEN_7_0\ : bit;
SIGNAL \PWM_Servo:PWMUDB:dith_count_1\\R\ : bit;
SIGNAL \PWM_Servo:PWMUDB:dith_count_1\\S\ : bit;
SIGNAL \PWM_Servo:PWMUDB:dith_count_0\\R\ : bit;
SIGNAL \PWM_Servo:PWMUDB:dith_count_0\\S\ : bit;
SIGNAL \PWM_Servo:PWMUDB:dith_sel\ : bit;
SIGNAL \PWM_Servo:PWMUDB:compare1\ : bit;
SIGNAL \PWM_Servo:PWMUDB:cmp1_less\ : bit;
SIGNAL \PWM_Servo:PWMUDB:compare2\ : bit;
SIGNAL \PWM_Servo:PWMUDB:cmp2_less\ : bit;
SIGNAL \PWM_Servo:PWMUDB:cmp1\ : bit;
SIGNAL \PWM_Servo:PWMUDB:cmp2\ : bit;
SIGNAL \PWM_Servo:PWMUDB:pwm_temp\ : bit;
SIGNAL \PWM_Servo:PWMUDB:pwm_i\ : bit;
SIGNAL \PWM_Servo:PWMUDB:pwm_reg_i\ : bit;
SIGNAL \PWM_Servo:Net_96\ : bit;
SIGNAL \PWM_Servo:PWMUDB:pwm1_i\ : bit;
SIGNAL \PWM_Servo:PWMUDB:pwm2_i\ : bit;
SIGNAL \PWM_Servo:PWMUDB:pwm1_reg_i\ : bit;
SIGNAL \PWM_Servo:PWMUDB:pwm2_reg_i\ : bit;
SIGNAL Net_841 : bit;
SIGNAL Net_842 : bit;
SIGNAL \PWM_Servo:PWMUDB:status_6\ : bit;
SIGNAL \PWM_Servo:PWMUDB:status_0\ : bit;
SIGNAL \PWM_Servo:PWMUDB:cmp1_status_reg\ : bit;
SIGNAL \PWM_Servo:PWMUDB:status_1\ : bit;
SIGNAL \PWM_Servo:PWMUDB:cmp2_status_reg\ : bit;
SIGNAL \PWM_Servo:PWMUDB:status_2\ : bit;
SIGNAL \PWM_Servo:PWMUDB:status_3\ : bit;
SIGNAL \PWM_Servo:PWMUDB:fifo_full\ : bit;
SIGNAL \PWM_Servo:PWMUDB:status_4\ : bit;
SIGNAL \PWM_Servo:PWMUDB:status_5\ : bit;
SIGNAL \PWM_Servo:PWMUDB:final_kill_reg\ : bit;
SIGNAL \PWM_Servo:PWMUDB:cmp1_status\ : bit;
SIGNAL \PWM_Servo:PWMUDB:cmp2_status\ : bit;
SIGNAL \PWM_Servo:PWMUDB:cmp1_status_reg\\R\ : bit;
SIGNAL \PWM_Servo:PWMUDB:cmp1_status_reg\\S\ : bit;
SIGNAL \PWM_Servo:PWMUDB:cmp2_status_reg\\R\ : bit;
SIGNAL \PWM_Servo:PWMUDB:cmp2_status_reg\\S\ : bit;
SIGNAL \PWM_Servo:PWMUDB:final_kill_reg\\R\ : bit;
SIGNAL \PWM_Servo:PWMUDB:final_kill_reg\\S\ : bit;
SIGNAL \PWM_Servo:PWMUDB:reset\ : bit;
SIGNAL \PWM_Servo:Net_55\ : bit;
SIGNAL \PWM_Servo:PWMUDB:prevCompare1\ : bit;
SIGNAL \PWM_Servo:PWMUDB:cs_addr_2\ : bit;
SIGNAL \PWM_Servo:PWMUDB:cs_addr_1\ : bit;
SIGNAL \PWM_Servo:PWMUDB:cs_addr_0\ : bit;
SIGNAL \PWM_Servo:PWMUDB:final_capture\ : bit;
SIGNAL \PWM_Servo:PWMUDB:nc2\ : bit;
SIGNAL \PWM_Servo:PWMUDB:nc3\ : bit;
SIGNAL \PWM_Servo:PWMUDB:nc1\ : bit;
SIGNAL \PWM_Servo:PWMUDB:sP16:pwmdp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Servo:PWMUDB:sP16:pwmdp:ff0_0\:SIGNAL IS 2;
SIGNAL \PWM_Servo:PWMUDB:nc4\ : bit;
SIGNAL \PWM_Servo:PWMUDB:nc5\ : bit;
SIGNAL \PWM_Servo:PWMUDB:sP16:pwmdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Servo:PWMUDB:sP16:pwmdp:z1_0\:SIGNAL IS 2;
SIGNAL \PWM_Servo:PWMUDB:sP16:pwmdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Servo:PWMUDB:sP16:pwmdp:ff1_0\:SIGNAL IS 2;
SIGNAL \PWM_Servo:PWMUDB:sP16:pwmdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Servo:PWMUDB:sP16:pwmdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \PWM_Servo:PWMUDB:sP16:pwmdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Servo:PWMUDB:sP16:pwmdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \PWM_Servo:PWMUDB:sP16:pwmdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Servo:PWMUDB:sP16:pwmdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \PWM_Servo:PWMUDB:sP16:pwmdp:so_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Servo:PWMUDB:sP16:pwmdp:so_0\:SIGNAL IS 2;
SIGNAL \PWM_Servo:PWMUDB:sP16:pwmdp:f0_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Servo:PWMUDB:sP16:pwmdp:f0_bus_stat_0\:SIGNAL IS 2;
SIGNAL \PWM_Servo:PWMUDB:sP16:pwmdp:f0_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Servo:PWMUDB:sP16:pwmdp:f0_blk_stat_0\:SIGNAL IS 2;
SIGNAL \PWM_Servo:PWMUDB:nc6\ : bit;
SIGNAL \PWM_Servo:PWMUDB:nc7\ : bit;
SIGNAL \PWM_Servo:PWMUDB:sP16:pwmdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Servo:PWMUDB:sP16:pwmdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Servo:PWMUDB:sP16:pwmdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Servo:PWMUDB:sP16:pwmdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Servo:PWMUDB:sP16:pwmdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Servo:PWMUDB:sP16:pwmdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Servo:PWMUDB:sP16:pwmdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Servo:PWMUDB:sP16:pwmdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Servo:PWMUDB:sP16:pwmdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Servo:PWMUDB:sP16:pwmdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Servo:PWMUDB:sP16:pwmdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Servo:PWMUDB:sP16:pwmdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Servo:PWMUDB:sP16:pwmdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Servo:PWMUDB:sP16:pwmdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Servo:PWMUDB:sP16:pwmdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Servo:PWMUDB:sP16:pwmdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Servo:PWMUDB:sP16:pwmdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Servo:PWMUDB:sP16:pwmdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Servo:PWMUDB:sP16:pwmdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Servo:PWMUDB:sP16:pwmdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Servo:PWMUDB:sP16:pwmdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Servo:PWMUDB:sP16:pwmdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Servo:PWMUDB:sP16:pwmdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Servo:PWMUDB:sP16:pwmdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Servo:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Servo:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Servo:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Servo:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Servo:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Servo:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Servo:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_Servo:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_Servo:PWMUDB:sP16:pwmdp:carry\ : bit;
SIGNAL \PWM_Servo:PWMUDB:sP16:pwmdp:sh_right\ : bit;
SIGNAL \PWM_Servo:PWMUDB:sP16:pwmdp:sh_left\ : bit;
SIGNAL \PWM_Servo:PWMUDB:sP16:pwmdp:msb\ : bit;
SIGNAL \PWM_Servo:PWMUDB:sP16:pwmdp:cmp_eq_1\ : bit;
SIGNAL \PWM_Servo:PWMUDB:sP16:pwmdp:cmp_eq_0\ : bit;
SIGNAL \PWM_Servo:PWMUDB:sP16:pwmdp:cmp_lt_1\ : bit;
SIGNAL \PWM_Servo:PWMUDB:sP16:pwmdp:cmp_lt_0\ : bit;
SIGNAL \PWM_Servo:PWMUDB:sP16:pwmdp:cmp_zero_1\ : bit;
SIGNAL \PWM_Servo:PWMUDB:sP16:pwmdp:cmp_zero_0\ : bit;
SIGNAL \PWM_Servo:PWMUDB:sP16:pwmdp:cmp_ff_1\ : bit;
SIGNAL \PWM_Servo:PWMUDB:sP16:pwmdp:cmp_ff_0\ : bit;
SIGNAL \PWM_Servo:PWMUDB:sP16:pwmdp:cap_1\ : bit;
SIGNAL \PWM_Servo:PWMUDB:sP16:pwmdp:cap_0\ : bit;
SIGNAL \PWM_Servo:PWMUDB:sP16:pwmdp:cfb\ : bit;
SIGNAL \PWM_Servo:PWMUDB:cmp1_eq\ : bit;
SIGNAL \PWM_Servo:PWMUDB:sP16:pwmdp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Servo:PWMUDB:sP16:pwmdp:ff0_1\:SIGNAL IS 2;
SIGNAL \PWM_Servo:PWMUDB:cmp2_eq\ : bit;
SIGNAL \PWM_Servo:PWMUDB:sP16:pwmdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Servo:PWMUDB:sP16:pwmdp:z1_1\:SIGNAL IS 2;
SIGNAL \PWM_Servo:PWMUDB:sP16:pwmdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Servo:PWMUDB:sP16:pwmdp:ff1_1\:SIGNAL IS 2;
SIGNAL \PWM_Servo:PWMUDB:sP16:pwmdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Servo:PWMUDB:sP16:pwmdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \PWM_Servo:PWMUDB:sP16:pwmdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Servo:PWMUDB:sP16:pwmdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \PWM_Servo:PWMUDB:sP16:pwmdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Servo:PWMUDB:sP16:pwmdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \PWM_Servo:PWMUDB:sP16:pwmdp:so_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Servo:PWMUDB:sP16:pwmdp:so_1\:SIGNAL IS 2;
SIGNAL \PWM_Servo:PWMUDB:sP16:pwmdp:f0_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Servo:PWMUDB:sP16:pwmdp:f0_bus_stat_1\:SIGNAL IS 2;
SIGNAL \PWM_Servo:PWMUDB:sP16:pwmdp:f0_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Servo:PWMUDB:sP16:pwmdp:f0_blk_stat_1\:SIGNAL IS 2;
SIGNAL \PWM_Servo:PWMUDB:fifo_nempty\ : bit;
SIGNAL \PWM_Servo:PWMUDB:sP16:pwmdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Servo:PWMUDB:sP16:pwmdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Servo:PWMUDB:sP16:pwmdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Servo:PWMUDB:sP16:pwmdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Servo:PWMUDB:sP16:pwmdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Servo:PWMUDB:sP16:pwmdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Servo:PWMUDB:sP16:pwmdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Servo:PWMUDB:sP16:pwmdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Servo:PWMUDB:sP16:pwmdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Servo:PWMUDB:sP16:pwmdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Servo:PWMUDB:sP16:pwmdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Servo:PWMUDB:sP16:pwmdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Servo:PWMUDB:sP16:pwmdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Servo:PWMUDB:sP16:pwmdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Servo:PWMUDB:sP16:pwmdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Servo:PWMUDB:sP16:pwmdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Servo:PWMUDB:sP16:pwmdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Servo:PWMUDB:sP16:pwmdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Servo:PWMUDB:sP16:pwmdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Servo:PWMUDB:sP16:pwmdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Servo:PWMUDB:sP16:pwmdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Servo:PWMUDB:sP16:pwmdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Servo:PWMUDB:sP16:pwmdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Servo:PWMUDB:sP16:pwmdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Servo:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Servo:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Servo:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Servo:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Servo:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Servo:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Servo:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_Servo:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_Servo:PWMUDB:MODULE_7:b_31\ : bit;
SIGNAL \PWM_Servo:PWMUDB:MODULE_7:b_30\ : bit;
SIGNAL \PWM_Servo:PWMUDB:MODULE_7:b_29\ : bit;
SIGNAL \PWM_Servo:PWMUDB:MODULE_7:b_28\ : bit;
SIGNAL \PWM_Servo:PWMUDB:MODULE_7:b_27\ : bit;
SIGNAL \PWM_Servo:PWMUDB:MODULE_7:b_26\ : bit;
SIGNAL \PWM_Servo:PWMUDB:MODULE_7:b_25\ : bit;
SIGNAL \PWM_Servo:PWMUDB:MODULE_7:b_24\ : bit;
SIGNAL \PWM_Servo:PWMUDB:MODULE_7:b_23\ : bit;
SIGNAL \PWM_Servo:PWMUDB:MODULE_7:b_22\ : bit;
SIGNAL \PWM_Servo:PWMUDB:MODULE_7:b_21\ : bit;
SIGNAL \PWM_Servo:PWMUDB:MODULE_7:b_20\ : bit;
SIGNAL \PWM_Servo:PWMUDB:MODULE_7:b_19\ : bit;
SIGNAL \PWM_Servo:PWMUDB:MODULE_7:b_18\ : bit;
SIGNAL \PWM_Servo:PWMUDB:MODULE_7:b_17\ : bit;
SIGNAL \PWM_Servo:PWMUDB:MODULE_7:b_16\ : bit;
SIGNAL \PWM_Servo:PWMUDB:MODULE_7:b_15\ : bit;
SIGNAL \PWM_Servo:PWMUDB:MODULE_7:b_14\ : bit;
SIGNAL \PWM_Servo:PWMUDB:MODULE_7:b_13\ : bit;
SIGNAL \PWM_Servo:PWMUDB:MODULE_7:b_12\ : bit;
SIGNAL \PWM_Servo:PWMUDB:MODULE_7:b_11\ : bit;
SIGNAL \PWM_Servo:PWMUDB:MODULE_7:b_10\ : bit;
SIGNAL \PWM_Servo:PWMUDB:MODULE_7:b_9\ : bit;
SIGNAL \PWM_Servo:PWMUDB:MODULE_7:b_8\ : bit;
SIGNAL \PWM_Servo:PWMUDB:MODULE_7:b_7\ : bit;
SIGNAL \PWM_Servo:PWMUDB:MODULE_7:b_6\ : bit;
SIGNAL \PWM_Servo:PWMUDB:MODULE_7:b_5\ : bit;
SIGNAL \PWM_Servo:PWMUDB:MODULE_7:b_4\ : bit;
SIGNAL \PWM_Servo:PWMUDB:MODULE_7:b_3\ : bit;
SIGNAL \PWM_Servo:PWMUDB:MODULE_7:b_2\ : bit;
SIGNAL \PWM_Servo:PWMUDB:MODULE_7:b_1\ : bit;
SIGNAL \PWM_Servo:PWMUDB:MODULE_7:b_0\ : bit;
SIGNAL \PWM_Servo:PWMUDB:MODULE_7:g2:a0:a_31\ : bit;
SIGNAL \PWM_Servo:PWMUDB:MODULE_7:g2:a0:a_30\ : bit;
SIGNAL \PWM_Servo:PWMUDB:MODULE_7:g2:a0:a_29\ : bit;
SIGNAL \PWM_Servo:PWMUDB:MODULE_7:g2:a0:a_28\ : bit;
SIGNAL \PWM_Servo:PWMUDB:MODULE_7:g2:a0:a_27\ : bit;
SIGNAL \PWM_Servo:PWMUDB:MODULE_7:g2:a0:a_26\ : bit;
SIGNAL \PWM_Servo:PWMUDB:MODULE_7:g2:a0:a_25\ : bit;
SIGNAL \PWM_Servo:PWMUDB:MODULE_7:g2:a0:a_24\ : bit;
SIGNAL \PWM_Servo:PWMUDB:MODULE_7:g2:a0:a_23\ : bit;
SIGNAL \PWM_Servo:PWMUDB:MODULE_7:g2:a0:a_22\ : bit;
SIGNAL \PWM_Servo:PWMUDB:MODULE_7:g2:a0:a_21\ : bit;
SIGNAL \PWM_Servo:PWMUDB:MODULE_7:g2:a0:a_20\ : bit;
SIGNAL \PWM_Servo:PWMUDB:MODULE_7:g2:a0:a_19\ : bit;
SIGNAL \PWM_Servo:PWMUDB:MODULE_7:g2:a0:a_18\ : bit;
SIGNAL \PWM_Servo:PWMUDB:MODULE_7:g2:a0:a_17\ : bit;
SIGNAL \PWM_Servo:PWMUDB:MODULE_7:g2:a0:a_16\ : bit;
SIGNAL \PWM_Servo:PWMUDB:MODULE_7:g2:a0:a_15\ : bit;
SIGNAL \PWM_Servo:PWMUDB:MODULE_7:g2:a0:a_14\ : bit;
SIGNAL \PWM_Servo:PWMUDB:MODULE_7:g2:a0:a_13\ : bit;
SIGNAL \PWM_Servo:PWMUDB:MODULE_7:g2:a0:a_12\ : bit;
SIGNAL \PWM_Servo:PWMUDB:MODULE_7:g2:a0:a_11\ : bit;
SIGNAL \PWM_Servo:PWMUDB:MODULE_7:g2:a0:a_10\ : bit;
SIGNAL \PWM_Servo:PWMUDB:MODULE_7:g2:a0:a_9\ : bit;
SIGNAL \PWM_Servo:PWMUDB:MODULE_7:g2:a0:a_8\ : bit;
SIGNAL \PWM_Servo:PWMUDB:MODULE_7:g2:a0:a_7\ : bit;
SIGNAL \PWM_Servo:PWMUDB:MODULE_7:g2:a0:a_6\ : bit;
SIGNAL \PWM_Servo:PWMUDB:MODULE_7:g2:a0:a_5\ : bit;
SIGNAL \PWM_Servo:PWMUDB:MODULE_7:g2:a0:a_4\ : bit;
SIGNAL \PWM_Servo:PWMUDB:MODULE_7:g2:a0:a_3\ : bit;
SIGNAL \PWM_Servo:PWMUDB:MODULE_7:g2:a0:a_2\ : bit;
SIGNAL \PWM_Servo:PWMUDB:MODULE_7:g2:a0:a_1\ : bit;
SIGNAL \PWM_Servo:PWMUDB:MODIN6_1\ : bit;
SIGNAL \PWM_Servo:PWMUDB:MODULE_7:g2:a0:a_0\ : bit;
SIGNAL \PWM_Servo:PWMUDB:MODIN6_0\ : bit;
SIGNAL \PWM_Servo:PWMUDB:MODULE_7:g2:a0:b_31\ : bit;
SIGNAL \PWM_Servo:PWMUDB:MODULE_7:g2:a0:b_30\ : bit;
SIGNAL \PWM_Servo:PWMUDB:MODULE_7:g2:a0:b_29\ : bit;
SIGNAL \PWM_Servo:PWMUDB:MODULE_7:g2:a0:b_28\ : bit;
SIGNAL \PWM_Servo:PWMUDB:MODULE_7:g2:a0:b_27\ : bit;
SIGNAL \PWM_Servo:PWMUDB:MODULE_7:g2:a0:b_26\ : bit;
SIGNAL \PWM_Servo:PWMUDB:MODULE_7:g2:a0:b_25\ : bit;
SIGNAL \PWM_Servo:PWMUDB:MODULE_7:g2:a0:b_24\ : bit;
SIGNAL \PWM_Servo:PWMUDB:MODULE_7:g2:a0:b_23\ : bit;
SIGNAL \PWM_Servo:PWMUDB:MODULE_7:g2:a0:b_22\ : bit;
SIGNAL \PWM_Servo:PWMUDB:MODULE_7:g2:a0:b_21\ : bit;
SIGNAL \PWM_Servo:PWMUDB:MODULE_7:g2:a0:b_20\ : bit;
SIGNAL \PWM_Servo:PWMUDB:MODULE_7:g2:a0:b_19\ : bit;
SIGNAL \PWM_Servo:PWMUDB:MODULE_7:g2:a0:b_18\ : bit;
SIGNAL \PWM_Servo:PWMUDB:MODULE_7:g2:a0:b_17\ : bit;
SIGNAL \PWM_Servo:PWMUDB:MODULE_7:g2:a0:b_16\ : bit;
SIGNAL \PWM_Servo:PWMUDB:MODULE_7:g2:a0:b_15\ : bit;
SIGNAL \PWM_Servo:PWMUDB:MODULE_7:g2:a0:b_14\ : bit;
SIGNAL \PWM_Servo:PWMUDB:MODULE_7:g2:a0:b_13\ : bit;
SIGNAL \PWM_Servo:PWMUDB:MODULE_7:g2:a0:b_12\ : bit;
SIGNAL \PWM_Servo:PWMUDB:MODULE_7:g2:a0:b_11\ : bit;
SIGNAL \PWM_Servo:PWMUDB:MODULE_7:g2:a0:b_10\ : bit;
SIGNAL \PWM_Servo:PWMUDB:MODULE_7:g2:a0:b_9\ : bit;
SIGNAL \PWM_Servo:PWMUDB:MODULE_7:g2:a0:b_8\ : bit;
SIGNAL \PWM_Servo:PWMUDB:MODULE_7:g2:a0:b_7\ : bit;
SIGNAL \PWM_Servo:PWMUDB:MODULE_7:g2:a0:b_6\ : bit;
SIGNAL \PWM_Servo:PWMUDB:MODULE_7:g2:a0:b_5\ : bit;
SIGNAL \PWM_Servo:PWMUDB:MODULE_7:g2:a0:b_4\ : bit;
SIGNAL \PWM_Servo:PWMUDB:MODULE_7:g2:a0:b_3\ : bit;
SIGNAL \PWM_Servo:PWMUDB:MODULE_7:g2:a0:b_2\ : bit;
SIGNAL \PWM_Servo:PWMUDB:MODULE_7:g2:a0:b_1\ : bit;
SIGNAL \PWM_Servo:PWMUDB:MODULE_7:g2:a0:b_0\ : bit;
SIGNAL \PWM_Servo:PWMUDB:add_vi_vv_MODGEN_7_31\ : bit;
SIGNAL \PWM_Servo:PWMUDB:MODULE_7:g2:a0:s_31\ : bit;
SIGNAL \PWM_Servo:PWMUDB:add_vi_vv_MODGEN_7_30\ : bit;
SIGNAL \PWM_Servo:PWMUDB:MODULE_7:g2:a0:s_30\ : bit;
SIGNAL \PWM_Servo:PWMUDB:add_vi_vv_MODGEN_7_29\ : bit;
SIGNAL \PWM_Servo:PWMUDB:MODULE_7:g2:a0:s_29\ : bit;
SIGNAL \PWM_Servo:PWMUDB:add_vi_vv_MODGEN_7_28\ : bit;
SIGNAL \PWM_Servo:PWMUDB:MODULE_7:g2:a0:s_28\ : bit;
SIGNAL \PWM_Servo:PWMUDB:add_vi_vv_MODGEN_7_27\ : bit;
SIGNAL \PWM_Servo:PWMUDB:MODULE_7:g2:a0:s_27\ : bit;
SIGNAL \PWM_Servo:PWMUDB:add_vi_vv_MODGEN_7_26\ : bit;
SIGNAL \PWM_Servo:PWMUDB:MODULE_7:g2:a0:s_26\ : bit;
SIGNAL \PWM_Servo:PWMUDB:add_vi_vv_MODGEN_7_25\ : bit;
SIGNAL \PWM_Servo:PWMUDB:MODULE_7:g2:a0:s_25\ : bit;
SIGNAL \PWM_Servo:PWMUDB:add_vi_vv_MODGEN_7_24\ : bit;
SIGNAL \PWM_Servo:PWMUDB:MODULE_7:g2:a0:s_24\ : bit;
SIGNAL \PWM_Servo:PWMUDB:add_vi_vv_MODGEN_7_23\ : bit;
SIGNAL \PWM_Servo:PWMUDB:MODULE_7:g2:a0:s_23\ : bit;
SIGNAL \PWM_Servo:PWMUDB:add_vi_vv_MODGEN_7_22\ : bit;
SIGNAL \PWM_Servo:PWMUDB:MODULE_7:g2:a0:s_22\ : bit;
SIGNAL \PWM_Servo:PWMUDB:add_vi_vv_MODGEN_7_21\ : bit;
SIGNAL \PWM_Servo:PWMUDB:MODULE_7:g2:a0:s_21\ : bit;
SIGNAL \PWM_Servo:PWMUDB:add_vi_vv_MODGEN_7_20\ : bit;
SIGNAL \PWM_Servo:PWMUDB:MODULE_7:g2:a0:s_20\ : bit;
SIGNAL \PWM_Servo:PWMUDB:add_vi_vv_MODGEN_7_19\ : bit;
SIGNAL \PWM_Servo:PWMUDB:MODULE_7:g2:a0:s_19\ : bit;
SIGNAL \PWM_Servo:PWMUDB:add_vi_vv_MODGEN_7_18\ : bit;
SIGNAL \PWM_Servo:PWMUDB:MODULE_7:g2:a0:s_18\ : bit;
SIGNAL \PWM_Servo:PWMUDB:add_vi_vv_MODGEN_7_17\ : bit;
SIGNAL \PWM_Servo:PWMUDB:MODULE_7:g2:a0:s_17\ : bit;
SIGNAL \PWM_Servo:PWMUDB:add_vi_vv_MODGEN_7_16\ : bit;
SIGNAL \PWM_Servo:PWMUDB:MODULE_7:g2:a0:s_16\ : bit;
SIGNAL \PWM_Servo:PWMUDB:add_vi_vv_MODGEN_7_15\ : bit;
SIGNAL \PWM_Servo:PWMUDB:MODULE_7:g2:a0:s_15\ : bit;
SIGNAL \PWM_Servo:PWMUDB:add_vi_vv_MODGEN_7_14\ : bit;
SIGNAL \PWM_Servo:PWMUDB:MODULE_7:g2:a0:s_14\ : bit;
SIGNAL \PWM_Servo:PWMUDB:add_vi_vv_MODGEN_7_13\ : bit;
SIGNAL \PWM_Servo:PWMUDB:MODULE_7:g2:a0:s_13\ : bit;
SIGNAL \PWM_Servo:PWMUDB:add_vi_vv_MODGEN_7_12\ : bit;
SIGNAL \PWM_Servo:PWMUDB:MODULE_7:g2:a0:s_12\ : bit;
SIGNAL \PWM_Servo:PWMUDB:add_vi_vv_MODGEN_7_11\ : bit;
SIGNAL \PWM_Servo:PWMUDB:MODULE_7:g2:a0:s_11\ : bit;
SIGNAL \PWM_Servo:PWMUDB:add_vi_vv_MODGEN_7_10\ : bit;
SIGNAL \PWM_Servo:PWMUDB:MODULE_7:g2:a0:s_10\ : bit;
SIGNAL \PWM_Servo:PWMUDB:add_vi_vv_MODGEN_7_9\ : bit;
SIGNAL \PWM_Servo:PWMUDB:MODULE_7:g2:a0:s_9\ : bit;
SIGNAL \PWM_Servo:PWMUDB:add_vi_vv_MODGEN_7_8\ : bit;
SIGNAL \PWM_Servo:PWMUDB:MODULE_7:g2:a0:s_8\ : bit;
SIGNAL \PWM_Servo:PWMUDB:add_vi_vv_MODGEN_7_7\ : bit;
SIGNAL \PWM_Servo:PWMUDB:MODULE_7:g2:a0:s_7\ : bit;
SIGNAL \PWM_Servo:PWMUDB:add_vi_vv_MODGEN_7_6\ : bit;
SIGNAL \PWM_Servo:PWMUDB:MODULE_7:g2:a0:s_6\ : bit;
SIGNAL \PWM_Servo:PWMUDB:add_vi_vv_MODGEN_7_5\ : bit;
SIGNAL \PWM_Servo:PWMUDB:MODULE_7:g2:a0:s_5\ : bit;
SIGNAL \PWM_Servo:PWMUDB:add_vi_vv_MODGEN_7_4\ : bit;
SIGNAL \PWM_Servo:PWMUDB:MODULE_7:g2:a0:s_4\ : bit;
SIGNAL \PWM_Servo:PWMUDB:add_vi_vv_MODGEN_7_3\ : bit;
SIGNAL \PWM_Servo:PWMUDB:MODULE_7:g2:a0:s_3\ : bit;
SIGNAL \PWM_Servo:PWMUDB:add_vi_vv_MODGEN_7_2\ : bit;
SIGNAL \PWM_Servo:PWMUDB:MODULE_7:g2:a0:s_2\ : bit;
SIGNAL \PWM_Servo:PWMUDB:MODULE_7:g2:a0:s_1\ : bit;
SIGNAL \PWM_Servo:PWMUDB:MODULE_7:g2:a0:s_0\ : bit;
SIGNAL \PWM_Servo:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \PWM_Servo:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \PWM_Servo:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \PWM_Servo:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \PWM_Servo:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \PWM_Servo:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \PWM_Servo:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \PWM_Servo:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \PWM_Servo:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \PWM_Servo:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \PWM_Servo:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \PWM_Servo:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \PWM_Servo:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \PWM_Servo:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \PWM_Servo:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \PWM_Servo:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \PWM_Servo:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \PWM_Servo:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \PWM_Servo:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \PWM_Servo:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \PWM_Servo:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \PWM_Servo:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \PWM_Servo:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \PWM_Servo:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \PWM_Servo:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \PWM_Servo:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \PWM_Servo:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \PWM_Servo:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \PWM_Servo:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \PWM_Servo:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \PWM_Servo:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \PWM_Servo:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \PWM_Servo:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \PWM_Servo:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \PWM_Servo:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \PWM_Servo:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL Net_223 : bit;
SIGNAL Net_702 : bit;
SIGNAL Net_699 : bit;
SIGNAL \PWM_Servo:Net_113\ : bit;
SIGNAL \PWM_Servo:Net_107\ : bit;
SIGNAL \PWM_Servo:Net_114\ : bit;
SIGNAL tmpOE__Pin_3_net_0 : bit;
SIGNAL tmpFB_0__Pin_3_net_0 : bit;
SIGNAL tmpIO_0__Pin_3_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_3_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_3_net_0 : bit;
SIGNAL tmpOE__Pin_4_net_0 : bit;
SIGNAL Net_319 : bit;
SIGNAL tmpIO_0__Pin_4_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_4_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_4_net_0 : bit;
SIGNAL tmpOE__Pin_5_net_0 : bit;
SIGNAL Net_429 : bit;
SIGNAL tmpIO_0__Pin_5_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_5_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_5_net_0 : bit;
SIGNAL tmpOE__Pin_6_net_0 : bit;
SIGNAL Net_423 : bit;
SIGNAL tmpIO_0__Pin_6_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_6_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_6_net_0 : bit;
SIGNAL Net_433 : bit;
SIGNAL \Timer_Nav:Net_260\ : bit;
SIGNAL \Timer_Nav:Net_266\ : bit;
SIGNAL Net_487 : bit;
SIGNAL \Timer_Nav:Net_51\ : bit;
SIGNAL \Timer_Nav:Net_261\ : bit;
SIGNAL \Timer_Nav:Net_57\ : bit;
SIGNAL Net_622 : bit;
SIGNAL Net_626 : bit;
SIGNAL \Timer_Nav:Net_102\ : bit;
SIGNAL tmpOE__Pin_7_net_0 : bit;
SIGNAL Net_616 : bit;
SIGNAL tmpIO_0__Pin_7_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_7_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_7_net_0 : bit;
SIGNAL Net_1017 : bit;
SIGNAL \Timer_Infrared_0:Net_260\ : bit;
SIGNAL Net_1026 : bit;
SIGNAL \Timer_Infrared_0:Net_55\ : bit;
SIGNAL Net_1030 : bit;
SIGNAL \Timer_Infrared_0:Net_53\ : bit;
SIGNAL Net_791 : bit;
SIGNAL \Timer_Infrared_0:TimerUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \Timer_Infrared_0:TimerUDB:Clk_Ctl_i\ : bit;
SIGNAL \Timer_Infrared_0:TimerUDB:control_7\ : bit;
SIGNAL \Timer_Infrared_0:TimerUDB:control_6\ : bit;
SIGNAL \Timer_Infrared_0:TimerUDB:control_5\ : bit;
SIGNAL \Timer_Infrared_0:TimerUDB:control_4\ : bit;
SIGNAL \Timer_Infrared_0:TimerUDB:control_3\ : bit;
SIGNAL \Timer_Infrared_0:TimerUDB:control_2\ : bit;
SIGNAL \Timer_Infrared_0:TimerUDB:control_1\ : bit;
SIGNAL \Timer_Infrared_0:TimerUDB:control_0\ : bit;
SIGNAL \Timer_Infrared_0:TimerUDB:ctrl_enable\ : bit;
SIGNAL \Timer_Infrared_0:TimerUDB:ctrl_ten\ : bit;
SIGNAL \Timer_Infrared_0:TimerUDB:ctrl_cmode_1\ : bit;
SIGNAL \Timer_Infrared_0:TimerUDB:ctrl_cmode_0\ : bit;
SIGNAL \Timer_Infrared_0:TimerUDB:ctrl_tmode_1\ : bit;
SIGNAL \Timer_Infrared_0:TimerUDB:ctrl_tmode_0\ : bit;
SIGNAL \Timer_Infrared_0:TimerUDB:ctrl_ic_1\ : bit;
SIGNAL \Timer_Infrared_0:TimerUDB:ctrl_ic_0\ : bit;
SIGNAL \Timer_Infrared_0:TimerUDB:fifo_load_polarized\ : bit;
SIGNAL \Timer_Infrared_0:TimerUDB:capture_last\ : bit;
SIGNAL \Timer_Infrared_0:TimerUDB:capt_fifo_load\ : bit;
ATTRIBUTE soft of \Timer_Infrared_0:TimerUDB:capt_fifo_load\:SIGNAL IS '1';
SIGNAL \Timer_Infrared_0:TimerUDB:timer_enable\ : bit;
SIGNAL \Timer_Infrared_0:TimerUDB:run_mode\ : bit;
SIGNAL \Timer_Infrared_0:TimerUDB:hwEnable\ : bit;
SIGNAL \Timer_Infrared_0:TimerUDB:status_tc\ : bit;
SIGNAL \Timer_Infrared_0:TimerUDB:trigger_enable\ : bit;
SIGNAL \Timer_Infrared_0:TimerUDB:per_zero\ : bit;
SIGNAL \Timer_Infrared_0:TimerUDB:tc_i\ : bit;
SIGNAL \Timer_Infrared_0:TimerUDB:tc_reg_i\ : bit;
SIGNAL \Timer_Infrared_0:TimerUDB:hwEnable_reg\ : bit;
SIGNAL \Timer_Infrared_0:TimerUDB:capture_out_reg_i\ : bit;
SIGNAL Net_1029 : bit;
SIGNAL \Timer_Infrared_0:TimerUDB:int_capt_count_1\ : bit;
SIGNAL Net_490 : bit;
SIGNAL cmp_vv_vv_MODGEN_8 : bit;
SIGNAL add_vv_vv_MODGEN_9_1 : bit;
SIGNAL \Timer_Infrared_0:TimerUDB:int_capt_count_0\ : bit;
SIGNAL add_vv_vv_MODGEN_9_0 : bit;
SIGNAL \Timer_Infrared_0:TimerUDB:capt_int_temp\ : bit;
SIGNAL \Timer_Infrared_0:TimerUDB:capt_fifo_load_int\ : bit;
SIGNAL \Timer_Infrared_0:TimerUDB:sIntCapCount:MODULE_8:g1:a0:newa_1\ : bit;
SIGNAL MODIN7_1 : bit;
SIGNAL \Timer_Infrared_0:TimerUDB:sIntCapCount:MODULE_8:g1:a0:newa_0\ : bit;
SIGNAL MODIN7_0 : bit;
SIGNAL \Timer_Infrared_0:TimerUDB:sIntCapCount:MODULE_8:g1:a0:newb_1\ : bit;
SIGNAL MODIN8_1 : bit;
SIGNAL \Timer_Infrared_0:TimerUDB:sIntCapCount:MODULE_8:g1:a0:newb_0\ : bit;
SIGNAL MODIN8_0 : bit;
SIGNAL \Timer_Infrared_0:TimerUDB:sIntCapCount:MODULE_8:g1:a0:dataa_1\ : bit;
SIGNAL \Timer_Infrared_0:TimerUDB:sIntCapCount:MODULE_8:g1:a0:dataa_0\ : bit;
SIGNAL \Timer_Infrared_0:TimerUDB:sIntCapCount:MODULE_8:g1:a0:datab_1\ : bit;
SIGNAL \Timer_Infrared_0:TimerUDB:sIntCapCount:MODULE_8:g1:a0:datab_0\ : bit;
SIGNAL \Timer_Infrared_0:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:a_1\ : bit;
SIGNAL \Timer_Infrared_0:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \Timer_Infrared_0:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:b_1\ : bit;
SIGNAL \Timer_Infrared_0:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \Timer_Infrared_0:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:xnor_array_1\ : bit;
SIGNAL \Timer_Infrared_0:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \Timer_Infrared_0:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \Timer_Infrared_0:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \Timer_Infrared_0:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:eq_1\ : bit;
SIGNAL \Timer_Infrared_0:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \Timer_Infrared_0:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \Timer_Infrared_0:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \Timer_Infrared_0:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \Timer_Infrared_0:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \Timer_Infrared_0:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \Timer_Infrared_0:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:lt_1\ : bit;
SIGNAL \Timer_Infrared_0:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:gt_1\ : bit;
SIGNAL \Timer_Infrared_0:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \Timer_Infrared_0:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \Timer_Infrared_0:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \Timer_Infrared_0:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \Timer_Infrared_0:TimerUDB:sIntCapCount:MODULE_8:g1:a0:xeq\ : bit;
SIGNAL \Timer_Infrared_0:TimerUDB:sIntCapCount:MODULE_8:g1:a0:xneq\ : bit;
SIGNAL \Timer_Infrared_0:TimerUDB:sIntCapCount:MODULE_8:g1:a0:xlt\ : bit;
SIGNAL \Timer_Infrared_0:TimerUDB:sIntCapCount:MODULE_8:g1:a0:xlte\ : bit;
SIGNAL \Timer_Infrared_0:TimerUDB:sIntCapCount:MODULE_8:g1:a0:xgt\ : bit;
SIGNAL \Timer_Infrared_0:TimerUDB:sIntCapCount:MODULE_8:g1:a0:xgte\ : bit;
SIGNAL \Timer_Infrared_0:TimerUDB:sIntCapCount:MODULE_8:lt\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_0:TimerUDB:sIntCapCount:MODULE_8:lt\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_0:TimerUDB:sIntCapCount:MODULE_8:gt\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_0:TimerUDB:sIntCapCount:MODULE_8:gt\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_0:TimerUDB:sIntCapCount:MODULE_8:gte\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_0:TimerUDB:sIntCapCount:MODULE_8:gte\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_0:TimerUDB:sIntCapCount:MODULE_8:lte\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_0:TimerUDB:sIntCapCount:MODULE_8:lte\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_0:TimerUDB:sIntCapCount:MODULE_8:neq\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_0:TimerUDB:sIntCapCount:MODULE_8:neq\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_0:TimerUDB:sIntCapCount:MODULE_9:g2:a0:a_1\ : bit;
SIGNAL MODIN9_1 : bit;
SIGNAL \Timer_Infrared_0:TimerUDB:sIntCapCount:MODULE_9:g2:a0:a_0\ : bit;
SIGNAL MODIN9_0 : bit;
SIGNAL \Timer_Infrared_0:TimerUDB:sIntCapCount:MODULE_9:g2:a0:b_1\ : bit;
SIGNAL \Timer_Infrared_0:TimerUDB:sIntCapCount:MODULE_9:g2:a0:b_0\ : bit;
SIGNAL \Timer_Infrared_0:TimerUDB:sIntCapCount:MODULE_9:g2:a0:s_1\ : bit;
SIGNAL \Timer_Infrared_0:TimerUDB:sIntCapCount:MODULE_9:g2:a0:s_0\ : bit;
SIGNAL \Timer_Infrared_0:TimerUDB:sIntCapCount:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \Timer_Infrared_0:TimerUDB:sIntCapCount:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \Timer_Infrared_0:TimerUDB:sIntCapCount:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL \Timer_Infrared_0:TimerUDB:runmode_enable\ : bit;
SIGNAL \Timer_Infrared_0:TimerUDB:trig_reg\ : bit;
SIGNAL \Timer_Infrared_0:TimerUDB:status_6\ : bit;
SIGNAL \Timer_Infrared_0:TimerUDB:status_5\ : bit;
SIGNAL \Timer_Infrared_0:TimerUDB:status_4\ : bit;
SIGNAL \Timer_Infrared_0:TimerUDB:status_0\ : bit;
SIGNAL \Timer_Infrared_0:TimerUDB:status_1\ : bit;
SIGNAL \Timer_Infrared_0:TimerUDB:status_2\ : bit;
SIGNAL \Timer_Infrared_0:TimerUDB:fifo_full\ : bit;
SIGNAL \Timer_Infrared_0:TimerUDB:status_3\ : bit;
SIGNAL \Timer_Infrared_0:TimerUDB:fifo_nempty\ : bit;
SIGNAL \Timer_Infrared_0:TimerUDB:cs_addr_2\ : bit;
SIGNAL \Timer_Infrared_0:TimerUDB:cs_addr_1\ : bit;
SIGNAL \Timer_Infrared_0:TimerUDB:cs_addr_0\ : bit;
SIGNAL \Timer_Infrared_0:TimerUDB:zeros_3\ : bit;
SIGNAL \Timer_Infrared_0:TimerUDB:sT24:timerdp:ce0_0\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_0:TimerUDB:sT24:timerdp:ce0_0\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_0:TimerUDB:sT24:timerdp:cl0_0\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_0:TimerUDB:sT24:timerdp:cl0_0\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_0:TimerUDB:nc0\ : bit;
SIGNAL \Timer_Infrared_0:TimerUDB:sT24:timerdp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_0:TimerUDB:sT24:timerdp:ff0_0\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_0:TimerUDB:sT24:timerdp:ce1_0\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_0:TimerUDB:sT24:timerdp:ce1_0\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_0:TimerUDB:sT24:timerdp:cl1_0\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_0:TimerUDB:sT24:timerdp:cl1_0\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_0:TimerUDB:sT24:timerdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_0:TimerUDB:sT24:timerdp:z1_0\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_0:TimerUDB:sT24:timerdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_0:TimerUDB:sT24:timerdp:ff1_0\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_0:TimerUDB:sT24:timerdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_0:TimerUDB:sT24:timerdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_0:TimerUDB:sT24:timerdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_0:TimerUDB:sT24:timerdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_0:TimerUDB:sT24:timerdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_0:TimerUDB:sT24:timerdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_0:TimerUDB:sT24:timerdp:so_0\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_0:TimerUDB:sT24:timerdp:so_0\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_0:TimerUDB:nc6\ : bit;
SIGNAL \Timer_Infrared_0:TimerUDB:nc8\ : bit;
SIGNAL \Timer_Infrared_0:TimerUDB:sT24:timerdp:f1_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_0:TimerUDB:sT24:timerdp:f1_bus_stat_0\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_0:TimerUDB:sT24:timerdp:f1_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_0:TimerUDB:sT24:timerdp:f1_blk_stat_0\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_0:TimerUDB:sT24:timerdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_0:TimerUDB:sT24:timerdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_0:TimerUDB:sT24:timerdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_0:TimerUDB:sT24:timerdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_0:TimerUDB:sT24:timerdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_0:TimerUDB:sT24:timerdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_0:TimerUDB:sT24:timerdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_0:TimerUDB:sT24:timerdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_0:TimerUDB:sT24:timerdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_0:TimerUDB:sT24:timerdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_0:TimerUDB:sT24:timerdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_0:TimerUDB:sT24:timerdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_0:TimerUDB:sT24:timerdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_0:TimerUDB:sT24:timerdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_0:TimerUDB:sT24:timerdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_0:TimerUDB:sT24:timerdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_0:TimerUDB:sT24:timerdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_0:TimerUDB:sT24:timerdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_0:TimerUDB:sT24:timerdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_0:TimerUDB:sT24:timerdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_0:TimerUDB:sT24:timerdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_0:TimerUDB:sT24:timerdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_0:TimerUDB:sT24:timerdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_0:TimerUDB:sT24:timerdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_0:TimerUDB:sT24:timerdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_0:TimerUDB:sT24:timerdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_0:TimerUDB:sT24:timerdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_0:TimerUDB:sT24:timerdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_0:TimerUDB:sT24:timerdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_0:TimerUDB:sT24:timerdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_0:TimerUDB:sT24:timerdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_0:TimerUDB:sT24:timerdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_0:TimerUDB:sT24:timerdp:carry0\ : bit;
SIGNAL \Timer_Infrared_0:TimerUDB:sT24:timerdp:sh_right0\ : bit;
SIGNAL \Timer_Infrared_0:TimerUDB:sT24:timerdp:sh_left0\ : bit;
SIGNAL \Timer_Infrared_0:TimerUDB:sT24:timerdp:msb0\ : bit;
SIGNAL \Timer_Infrared_0:TimerUDB:sT24:timerdp:cmp_eq0_1\ : bit;
SIGNAL \Timer_Infrared_0:TimerUDB:sT24:timerdp:cmp_eq0_0\ : bit;
SIGNAL \Timer_Infrared_0:TimerUDB:sT24:timerdp:cmp_lt0_1\ : bit;
SIGNAL \Timer_Infrared_0:TimerUDB:sT24:timerdp:cmp_lt0_0\ : bit;
SIGNAL \Timer_Infrared_0:TimerUDB:sT24:timerdp:cmp_zero0_1\ : bit;
SIGNAL \Timer_Infrared_0:TimerUDB:sT24:timerdp:cmp_zero0_0\ : bit;
SIGNAL \Timer_Infrared_0:TimerUDB:sT24:timerdp:cmp_ff0_1\ : bit;
SIGNAL \Timer_Infrared_0:TimerUDB:sT24:timerdp:cmp_ff0_0\ : bit;
SIGNAL \Timer_Infrared_0:TimerUDB:sT24:timerdp:cap0_1\ : bit;
SIGNAL \Timer_Infrared_0:TimerUDB:sT24:timerdp:cap0_0\ : bit;
SIGNAL \Timer_Infrared_0:TimerUDB:sT24:timerdp:cfb0\ : bit;
SIGNAL \Timer_Infrared_0:TimerUDB:sT24:timerdp:ce0_1\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_0:TimerUDB:sT24:timerdp:ce0_1\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_0:TimerUDB:sT24:timerdp:cl0_1\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_0:TimerUDB:sT24:timerdp:cl0_1\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_0:TimerUDB:nc1\ : bit;
SIGNAL \Timer_Infrared_0:TimerUDB:sT24:timerdp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_0:TimerUDB:sT24:timerdp:ff0_1\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_0:TimerUDB:sT24:timerdp:ce1_1\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_0:TimerUDB:sT24:timerdp:ce1_1\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_0:TimerUDB:sT24:timerdp:cl1_1\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_0:TimerUDB:sT24:timerdp:cl1_1\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_0:TimerUDB:sT24:timerdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_0:TimerUDB:sT24:timerdp:z1_1\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_0:TimerUDB:sT24:timerdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_0:TimerUDB:sT24:timerdp:ff1_1\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_0:TimerUDB:sT24:timerdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_0:TimerUDB:sT24:timerdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_0:TimerUDB:sT24:timerdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_0:TimerUDB:sT24:timerdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_0:TimerUDB:sT24:timerdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_0:TimerUDB:sT24:timerdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_0:TimerUDB:sT24:timerdp:so_1\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_0:TimerUDB:sT24:timerdp:so_1\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_0:TimerUDB:nc5\ : bit;
SIGNAL \Timer_Infrared_0:TimerUDB:nc7\ : bit;
SIGNAL \Timer_Infrared_0:TimerUDB:sT24:timerdp:f1_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_0:TimerUDB:sT24:timerdp:f1_bus_stat_1\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_0:TimerUDB:sT24:timerdp:f1_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_0:TimerUDB:sT24:timerdp:f1_blk_stat_1\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_0:TimerUDB:sT24:timerdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_0:TimerUDB:sT24:timerdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_0:TimerUDB:sT24:timerdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_0:TimerUDB:sT24:timerdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_0:TimerUDB:sT24:timerdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_0:TimerUDB:sT24:timerdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_0:TimerUDB:sT24:timerdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_0:TimerUDB:sT24:timerdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_0:TimerUDB:sT24:timerdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_0:TimerUDB:sT24:timerdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_0:TimerUDB:sT24:timerdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_0:TimerUDB:sT24:timerdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_0:TimerUDB:sT24:timerdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_0:TimerUDB:sT24:timerdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_0:TimerUDB:sT24:timerdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_0:TimerUDB:sT24:timerdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_0:TimerUDB:sT24:timerdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_0:TimerUDB:sT24:timerdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_0:TimerUDB:sT24:timerdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_0:TimerUDB:sT24:timerdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_0:TimerUDB:sT24:timerdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_0:TimerUDB:sT24:timerdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_0:TimerUDB:sT24:timerdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_0:TimerUDB:sT24:timerdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_0:TimerUDB:sT24:timerdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_0:TimerUDB:sT24:timerdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_0:TimerUDB:sT24:timerdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_0:TimerUDB:sT24:timerdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_0:TimerUDB:sT24:timerdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_0:TimerUDB:sT24:timerdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_0:TimerUDB:sT24:timerdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_0:TimerUDB:sT24:timerdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_0:TimerUDB:sT24:timerdp:carry1\ : bit;
SIGNAL \Timer_Infrared_0:TimerUDB:sT24:timerdp:sh_right1\ : bit;
SIGNAL \Timer_Infrared_0:TimerUDB:sT24:timerdp:sh_left1\ : bit;
SIGNAL \Timer_Infrared_0:TimerUDB:sT24:timerdp:msb1\ : bit;
SIGNAL \Timer_Infrared_0:TimerUDB:sT24:timerdp:cmp_eq1_1\ : bit;
SIGNAL \Timer_Infrared_0:TimerUDB:sT24:timerdp:cmp_eq1_0\ : bit;
SIGNAL \Timer_Infrared_0:TimerUDB:sT24:timerdp:cmp_lt1_1\ : bit;
SIGNAL \Timer_Infrared_0:TimerUDB:sT24:timerdp:cmp_lt1_0\ : bit;
SIGNAL \Timer_Infrared_0:TimerUDB:sT24:timerdp:cmp_zero1_1\ : bit;
SIGNAL \Timer_Infrared_0:TimerUDB:sT24:timerdp:cmp_zero1_0\ : bit;
SIGNAL \Timer_Infrared_0:TimerUDB:sT24:timerdp:cmp_ff1_1\ : bit;
SIGNAL \Timer_Infrared_0:TimerUDB:sT24:timerdp:cmp_ff1_0\ : bit;
SIGNAL \Timer_Infrared_0:TimerUDB:sT24:timerdp:cap1_1\ : bit;
SIGNAL \Timer_Infrared_0:TimerUDB:sT24:timerdp:cap1_0\ : bit;
SIGNAL \Timer_Infrared_0:TimerUDB:sT24:timerdp:cfb1\ : bit;
SIGNAL \Timer_Infrared_0:TimerUDB:sT24:timerdp:ce0_2\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_0:TimerUDB:sT24:timerdp:ce0_2\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_0:TimerUDB:sT24:timerdp:cl0_2\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_0:TimerUDB:sT24:timerdp:cl0_2\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_0:TimerUDB:sT24:timerdp:ff0_2\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_0:TimerUDB:sT24:timerdp:ff0_2\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_0:TimerUDB:sT24:timerdp:ce1_2\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_0:TimerUDB:sT24:timerdp:ce1_2\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_0:TimerUDB:sT24:timerdp:cl1_2\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_0:TimerUDB:sT24:timerdp:cl1_2\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_0:TimerUDB:sT24:timerdp:z1_2\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_0:TimerUDB:sT24:timerdp:z1_2\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_0:TimerUDB:sT24:timerdp:ff1_2\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_0:TimerUDB:sT24:timerdp:ff1_2\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_0:TimerUDB:sT24:timerdp:ov_msb_2\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_0:TimerUDB:sT24:timerdp:ov_msb_2\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_0:TimerUDB:sT24:timerdp:co_msb_2\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_0:TimerUDB:sT24:timerdp:co_msb_2\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_0:TimerUDB:sT24:timerdp:cmsb_2\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_0:TimerUDB:sT24:timerdp:cmsb_2\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_0:TimerUDB:sT24:timerdp:so_2\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_0:TimerUDB:sT24:timerdp:so_2\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_0:TimerUDB:sT24:timerdp:f1_bus_stat_2\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_0:TimerUDB:sT24:timerdp:f1_bus_stat_2\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_0:TimerUDB:sT24:timerdp:f1_blk_stat_2\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_0:TimerUDB:sT24:timerdp:f1_blk_stat_2\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_0:TimerUDB:sT24:timerdp:ce0_reg_2\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_0:TimerUDB:sT24:timerdp:ce0_reg_2\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_0:TimerUDB:sT24:timerdp:cl0_reg_2\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_0:TimerUDB:sT24:timerdp:cl0_reg_2\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_0:TimerUDB:sT24:timerdp:z0_reg_2\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_0:TimerUDB:sT24:timerdp:z0_reg_2\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_0:TimerUDB:sT24:timerdp:ff0_reg_2\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_0:TimerUDB:sT24:timerdp:ff0_reg_2\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_0:TimerUDB:sT24:timerdp:ce1_reg_2\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_0:TimerUDB:sT24:timerdp:ce1_reg_2\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_0:TimerUDB:sT24:timerdp:cl1_reg_2\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_0:TimerUDB:sT24:timerdp:cl1_reg_2\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_0:TimerUDB:sT24:timerdp:z1_reg_2\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_0:TimerUDB:sT24:timerdp:z1_reg_2\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_0:TimerUDB:sT24:timerdp:ff1_reg_2\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_0:TimerUDB:sT24:timerdp:ff1_reg_2\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_0:TimerUDB:sT24:timerdp:ov_msb_reg_2\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_0:TimerUDB:sT24:timerdp:ov_msb_reg_2\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_0:TimerUDB:sT24:timerdp:co_msb_reg_2\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_0:TimerUDB:sT24:timerdp:co_msb_reg_2\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_0:TimerUDB:sT24:timerdp:cmsb_reg_2\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_0:TimerUDB:sT24:timerdp:cmsb_reg_2\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_0:TimerUDB:sT24:timerdp:so_reg_2\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_0:TimerUDB:sT24:timerdp:so_reg_2\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_0:TimerUDB:sT24:timerdp:f0_bus_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_0:TimerUDB:sT24:timerdp:f0_bus_stat_reg_2\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_0:TimerUDB:sT24:timerdp:f0_blk_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_0:TimerUDB:sT24:timerdp:f0_blk_stat_reg_2\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_0:TimerUDB:sT24:timerdp:f1_bus_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_0:TimerUDB:sT24:timerdp:f1_bus_stat_reg_2\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_0:TimerUDB:sT24:timerdp:f1_blk_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_0:TimerUDB:sT24:timerdp:f1_blk_stat_reg_2\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_0:Net_102\ : bit;
SIGNAL \Timer_Infrared_0:Net_266\ : bit;
SIGNAL Net_1115 : bit;
SIGNAL tmpOE__Pin_8_net_0 : bit;
SIGNAL Net_1091 : bit;
SIGNAL tmpIO_0__Pin_8_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_8_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_8_net_0 : bit;
SIGNAL Net_733 : bit;
SIGNAL \Timer_Infrared_1:Net_260\ : bit;
SIGNAL Net_1124 : bit;
SIGNAL \Timer_Infrared_1:Net_55\ : bit;
SIGNAL Net_739 : bit;
SIGNAL \Timer_Infrared_1:Net_53\ : bit;
SIGNAL \Timer_Infrared_1:TimerUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \Timer_Infrared_1:TimerUDB:Clk_Ctl_i\ : bit;
SIGNAL \Timer_Infrared_1:TimerUDB:control_7\ : bit;
SIGNAL \Timer_Infrared_1:TimerUDB:control_6\ : bit;
SIGNAL \Timer_Infrared_1:TimerUDB:control_5\ : bit;
SIGNAL \Timer_Infrared_1:TimerUDB:control_4\ : bit;
SIGNAL \Timer_Infrared_1:TimerUDB:control_3\ : bit;
SIGNAL \Timer_Infrared_1:TimerUDB:control_2\ : bit;
SIGNAL \Timer_Infrared_1:TimerUDB:control_1\ : bit;
SIGNAL \Timer_Infrared_1:TimerUDB:control_0\ : bit;
SIGNAL \Timer_Infrared_1:TimerUDB:ctrl_enable\ : bit;
SIGNAL \Timer_Infrared_1:TimerUDB:ctrl_ten\ : bit;
SIGNAL \Timer_Infrared_1:TimerUDB:ctrl_cmode_1\ : bit;
SIGNAL \Timer_Infrared_1:TimerUDB:ctrl_cmode_0\ : bit;
SIGNAL \Timer_Infrared_1:TimerUDB:ctrl_tmode_1\ : bit;
SIGNAL \Timer_Infrared_1:TimerUDB:ctrl_tmode_0\ : bit;
SIGNAL \Timer_Infrared_1:TimerUDB:ctrl_ic_1\ : bit;
SIGNAL \Timer_Infrared_1:TimerUDB:ctrl_ic_0\ : bit;
SIGNAL \Timer_Infrared_1:TimerUDB:fifo_load_polarized\ : bit;
SIGNAL \Timer_Infrared_1:TimerUDB:capture_last\ : bit;
SIGNAL \Timer_Infrared_1:TimerUDB:capt_fifo_load\ : bit;
ATTRIBUTE soft of \Timer_Infrared_1:TimerUDB:capt_fifo_load\:SIGNAL IS '1';
SIGNAL \Timer_Infrared_1:TimerUDB:timer_enable\ : bit;
SIGNAL \Timer_Infrared_1:TimerUDB:run_mode\ : bit;
SIGNAL \Timer_Infrared_1:TimerUDB:hwEnable\ : bit;
SIGNAL \Timer_Infrared_1:TimerUDB:status_tc\ : bit;
SIGNAL \Timer_Infrared_1:TimerUDB:trigger_enable\ : bit;
SIGNAL \Timer_Infrared_1:TimerUDB:per_zero\ : bit;
SIGNAL \Timer_Infrared_1:TimerUDB:tc_i\ : bit;
SIGNAL \Timer_Infrared_1:TimerUDB:tc_reg_i\ : bit;
SIGNAL \Timer_Infrared_1:TimerUDB:hwEnable_reg\ : bit;
SIGNAL \Timer_Infrared_1:TimerUDB:capture_out_reg_i\ : bit;
SIGNAL Net_857 : bit;
SIGNAL \Timer_Infrared_1:TimerUDB:int_capt_count_1\ : bit;
SIGNAL Net_734 : bit;
SIGNAL cmp_vv_vv_MODGEN_10 : bit;
SIGNAL add_vv_vv_MODGEN_11_1 : bit;
SIGNAL \Timer_Infrared_1:TimerUDB:int_capt_count_0\ : bit;
SIGNAL add_vv_vv_MODGEN_11_0 : bit;
SIGNAL \Timer_Infrared_1:TimerUDB:capt_int_temp\ : bit;
SIGNAL \Timer_Infrared_1:TimerUDB:capt_fifo_load_int\ : bit;
SIGNAL \Timer_Infrared_1:TimerUDB:sIntCapCount:MODULE_10:g1:a0:newa_1\ : bit;
SIGNAL MODIN10_1 : bit;
SIGNAL \Timer_Infrared_1:TimerUDB:sIntCapCount:MODULE_10:g1:a0:newa_0\ : bit;
SIGNAL MODIN10_0 : bit;
SIGNAL \Timer_Infrared_1:TimerUDB:sIntCapCount:MODULE_10:g1:a0:newb_1\ : bit;
SIGNAL MODIN11_1 : bit;
SIGNAL \Timer_Infrared_1:TimerUDB:sIntCapCount:MODULE_10:g1:a0:newb_0\ : bit;
SIGNAL MODIN11_0 : bit;
SIGNAL \Timer_Infrared_1:TimerUDB:sIntCapCount:MODULE_10:g1:a0:dataa_1\ : bit;
SIGNAL \Timer_Infrared_1:TimerUDB:sIntCapCount:MODULE_10:g1:a0:dataa_0\ : bit;
SIGNAL \Timer_Infrared_1:TimerUDB:sIntCapCount:MODULE_10:g1:a0:datab_1\ : bit;
SIGNAL \Timer_Infrared_1:TimerUDB:sIntCapCount:MODULE_10:g1:a0:datab_0\ : bit;
SIGNAL \Timer_Infrared_1:TimerUDB:sIntCapCount:MODULE_10:g1:a0:gx:u0:a_1\ : bit;
SIGNAL \Timer_Infrared_1:TimerUDB:sIntCapCount:MODULE_10:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \Timer_Infrared_1:TimerUDB:sIntCapCount:MODULE_10:g1:a0:gx:u0:b_1\ : bit;
SIGNAL \Timer_Infrared_1:TimerUDB:sIntCapCount:MODULE_10:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \Timer_Infrared_1:TimerUDB:sIntCapCount:MODULE_10:g1:a0:gx:u0:xnor_array_1\ : bit;
SIGNAL \Timer_Infrared_1:TimerUDB:sIntCapCount:MODULE_10:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \Timer_Infrared_1:TimerUDB:sIntCapCount:MODULE_10:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \Timer_Infrared_1:TimerUDB:sIntCapCount:MODULE_10:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \Timer_Infrared_1:TimerUDB:sIntCapCount:MODULE_10:g1:a0:gx:u0:eq_1\ : bit;
SIGNAL \Timer_Infrared_1:TimerUDB:sIntCapCount:MODULE_10:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \Timer_Infrared_1:TimerUDB:sIntCapCount:MODULE_10:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \Timer_Infrared_1:TimerUDB:sIntCapCount:MODULE_10:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \Timer_Infrared_1:TimerUDB:sIntCapCount:MODULE_10:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \Timer_Infrared_1:TimerUDB:sIntCapCount:MODULE_10:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \Timer_Infrared_1:TimerUDB:sIntCapCount:MODULE_10:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \Timer_Infrared_1:TimerUDB:sIntCapCount:MODULE_10:g1:a0:gx:u0:lt_1\ : bit;
SIGNAL \Timer_Infrared_1:TimerUDB:sIntCapCount:MODULE_10:g1:a0:gx:u0:gt_1\ : bit;
SIGNAL \Timer_Infrared_1:TimerUDB:sIntCapCount:MODULE_10:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \Timer_Infrared_1:TimerUDB:sIntCapCount:MODULE_10:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \Timer_Infrared_1:TimerUDB:sIntCapCount:MODULE_10:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \Timer_Infrared_1:TimerUDB:sIntCapCount:MODULE_10:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \Timer_Infrared_1:TimerUDB:sIntCapCount:MODULE_10:g1:a0:xeq\ : bit;
SIGNAL \Timer_Infrared_1:TimerUDB:sIntCapCount:MODULE_10:g1:a0:xneq\ : bit;
SIGNAL \Timer_Infrared_1:TimerUDB:sIntCapCount:MODULE_10:g1:a0:xlt\ : bit;
SIGNAL \Timer_Infrared_1:TimerUDB:sIntCapCount:MODULE_10:g1:a0:xlte\ : bit;
SIGNAL \Timer_Infrared_1:TimerUDB:sIntCapCount:MODULE_10:g1:a0:xgt\ : bit;
SIGNAL \Timer_Infrared_1:TimerUDB:sIntCapCount:MODULE_10:g1:a0:xgte\ : bit;
SIGNAL \Timer_Infrared_1:TimerUDB:sIntCapCount:MODULE_10:lt\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_1:TimerUDB:sIntCapCount:MODULE_10:lt\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_1:TimerUDB:sIntCapCount:MODULE_10:gt\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_1:TimerUDB:sIntCapCount:MODULE_10:gt\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_1:TimerUDB:sIntCapCount:MODULE_10:gte\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_1:TimerUDB:sIntCapCount:MODULE_10:gte\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_1:TimerUDB:sIntCapCount:MODULE_10:lte\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_1:TimerUDB:sIntCapCount:MODULE_10:lte\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_1:TimerUDB:sIntCapCount:MODULE_10:neq\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_1:TimerUDB:sIntCapCount:MODULE_10:neq\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_1:TimerUDB:sIntCapCount:MODULE_11:g2:a0:a_1\ : bit;
SIGNAL MODIN12_1 : bit;
SIGNAL \Timer_Infrared_1:TimerUDB:sIntCapCount:MODULE_11:g2:a0:a_0\ : bit;
SIGNAL MODIN12_0 : bit;
SIGNAL \Timer_Infrared_1:TimerUDB:sIntCapCount:MODULE_11:g2:a0:b_1\ : bit;
SIGNAL \Timer_Infrared_1:TimerUDB:sIntCapCount:MODULE_11:g2:a0:b_0\ : bit;
SIGNAL \Timer_Infrared_1:TimerUDB:sIntCapCount:MODULE_11:g2:a0:s_1\ : bit;
SIGNAL \Timer_Infrared_1:TimerUDB:sIntCapCount:MODULE_11:g2:a0:s_0\ : bit;
SIGNAL \Timer_Infrared_1:TimerUDB:sIntCapCount:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \Timer_Infrared_1:TimerUDB:sIntCapCount:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \Timer_Infrared_1:TimerUDB:sIntCapCount:MODULE_11:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL \Timer_Infrared_1:TimerUDB:runmode_enable\ : bit;
SIGNAL \Timer_Infrared_1:TimerUDB:trig_reg\ : bit;
SIGNAL \Timer_Infrared_1:TimerUDB:status_6\ : bit;
SIGNAL \Timer_Infrared_1:TimerUDB:status_5\ : bit;
SIGNAL \Timer_Infrared_1:TimerUDB:status_4\ : bit;
SIGNAL \Timer_Infrared_1:TimerUDB:status_0\ : bit;
SIGNAL \Timer_Infrared_1:TimerUDB:status_1\ : bit;
SIGNAL \Timer_Infrared_1:TimerUDB:status_2\ : bit;
SIGNAL \Timer_Infrared_1:TimerUDB:fifo_full\ : bit;
SIGNAL \Timer_Infrared_1:TimerUDB:status_3\ : bit;
SIGNAL \Timer_Infrared_1:TimerUDB:fifo_nempty\ : bit;
SIGNAL \Timer_Infrared_1:TimerUDB:cs_addr_2\ : bit;
SIGNAL \Timer_Infrared_1:TimerUDB:cs_addr_1\ : bit;
SIGNAL \Timer_Infrared_1:TimerUDB:cs_addr_0\ : bit;
SIGNAL \Timer_Infrared_1:TimerUDB:zeros_3\ : bit;
SIGNAL \Timer_Infrared_1:TimerUDB:sT24:timerdp:ce0_0\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_1:TimerUDB:sT24:timerdp:ce0_0\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_1:TimerUDB:sT24:timerdp:cl0_0\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_1:TimerUDB:sT24:timerdp:cl0_0\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_1:TimerUDB:nc0\ : bit;
SIGNAL \Timer_Infrared_1:TimerUDB:sT24:timerdp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_1:TimerUDB:sT24:timerdp:ff0_0\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_1:TimerUDB:sT24:timerdp:ce1_0\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_1:TimerUDB:sT24:timerdp:ce1_0\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_1:TimerUDB:sT24:timerdp:cl1_0\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_1:TimerUDB:sT24:timerdp:cl1_0\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_1:TimerUDB:sT24:timerdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_1:TimerUDB:sT24:timerdp:z1_0\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_1:TimerUDB:sT24:timerdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_1:TimerUDB:sT24:timerdp:ff1_0\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_1:TimerUDB:sT24:timerdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_1:TimerUDB:sT24:timerdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_1:TimerUDB:sT24:timerdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_1:TimerUDB:sT24:timerdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_1:TimerUDB:sT24:timerdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_1:TimerUDB:sT24:timerdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_1:TimerUDB:sT24:timerdp:so_0\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_1:TimerUDB:sT24:timerdp:so_0\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_1:TimerUDB:nc6\ : bit;
SIGNAL \Timer_Infrared_1:TimerUDB:nc8\ : bit;
SIGNAL \Timer_Infrared_1:TimerUDB:sT24:timerdp:f1_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_1:TimerUDB:sT24:timerdp:f1_bus_stat_0\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_1:TimerUDB:sT24:timerdp:f1_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_1:TimerUDB:sT24:timerdp:f1_blk_stat_0\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_1:TimerUDB:sT24:timerdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_1:TimerUDB:sT24:timerdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_1:TimerUDB:sT24:timerdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_1:TimerUDB:sT24:timerdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_1:TimerUDB:sT24:timerdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_1:TimerUDB:sT24:timerdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_1:TimerUDB:sT24:timerdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_1:TimerUDB:sT24:timerdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_1:TimerUDB:sT24:timerdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_1:TimerUDB:sT24:timerdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_1:TimerUDB:sT24:timerdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_1:TimerUDB:sT24:timerdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_1:TimerUDB:sT24:timerdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_1:TimerUDB:sT24:timerdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_1:TimerUDB:sT24:timerdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_1:TimerUDB:sT24:timerdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_1:TimerUDB:sT24:timerdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_1:TimerUDB:sT24:timerdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_1:TimerUDB:sT24:timerdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_1:TimerUDB:sT24:timerdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_1:TimerUDB:sT24:timerdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_1:TimerUDB:sT24:timerdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_1:TimerUDB:sT24:timerdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_1:TimerUDB:sT24:timerdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_1:TimerUDB:sT24:timerdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_1:TimerUDB:sT24:timerdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_1:TimerUDB:sT24:timerdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_1:TimerUDB:sT24:timerdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_1:TimerUDB:sT24:timerdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_1:TimerUDB:sT24:timerdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_1:TimerUDB:sT24:timerdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_1:TimerUDB:sT24:timerdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_1:TimerUDB:sT24:timerdp:carry0\ : bit;
SIGNAL \Timer_Infrared_1:TimerUDB:sT24:timerdp:sh_right0\ : bit;
SIGNAL \Timer_Infrared_1:TimerUDB:sT24:timerdp:sh_left0\ : bit;
SIGNAL \Timer_Infrared_1:TimerUDB:sT24:timerdp:msb0\ : bit;
SIGNAL \Timer_Infrared_1:TimerUDB:sT24:timerdp:cmp_eq0_1\ : bit;
SIGNAL \Timer_Infrared_1:TimerUDB:sT24:timerdp:cmp_eq0_0\ : bit;
SIGNAL \Timer_Infrared_1:TimerUDB:sT24:timerdp:cmp_lt0_1\ : bit;
SIGNAL \Timer_Infrared_1:TimerUDB:sT24:timerdp:cmp_lt0_0\ : bit;
SIGNAL \Timer_Infrared_1:TimerUDB:sT24:timerdp:cmp_zero0_1\ : bit;
SIGNAL \Timer_Infrared_1:TimerUDB:sT24:timerdp:cmp_zero0_0\ : bit;
SIGNAL \Timer_Infrared_1:TimerUDB:sT24:timerdp:cmp_ff0_1\ : bit;
SIGNAL \Timer_Infrared_1:TimerUDB:sT24:timerdp:cmp_ff0_0\ : bit;
SIGNAL \Timer_Infrared_1:TimerUDB:sT24:timerdp:cap0_1\ : bit;
SIGNAL \Timer_Infrared_1:TimerUDB:sT24:timerdp:cap0_0\ : bit;
SIGNAL \Timer_Infrared_1:TimerUDB:sT24:timerdp:cfb0\ : bit;
SIGNAL \Timer_Infrared_1:TimerUDB:sT24:timerdp:ce0_1\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_1:TimerUDB:sT24:timerdp:ce0_1\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_1:TimerUDB:sT24:timerdp:cl0_1\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_1:TimerUDB:sT24:timerdp:cl0_1\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_1:TimerUDB:nc1\ : bit;
SIGNAL \Timer_Infrared_1:TimerUDB:sT24:timerdp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_1:TimerUDB:sT24:timerdp:ff0_1\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_1:TimerUDB:sT24:timerdp:ce1_1\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_1:TimerUDB:sT24:timerdp:ce1_1\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_1:TimerUDB:sT24:timerdp:cl1_1\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_1:TimerUDB:sT24:timerdp:cl1_1\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_1:TimerUDB:sT24:timerdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_1:TimerUDB:sT24:timerdp:z1_1\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_1:TimerUDB:sT24:timerdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_1:TimerUDB:sT24:timerdp:ff1_1\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_1:TimerUDB:sT24:timerdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_1:TimerUDB:sT24:timerdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_1:TimerUDB:sT24:timerdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_1:TimerUDB:sT24:timerdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_1:TimerUDB:sT24:timerdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_1:TimerUDB:sT24:timerdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_1:TimerUDB:sT24:timerdp:so_1\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_1:TimerUDB:sT24:timerdp:so_1\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_1:TimerUDB:nc5\ : bit;
SIGNAL \Timer_Infrared_1:TimerUDB:nc7\ : bit;
SIGNAL \Timer_Infrared_1:TimerUDB:sT24:timerdp:f1_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_1:TimerUDB:sT24:timerdp:f1_bus_stat_1\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_1:TimerUDB:sT24:timerdp:f1_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_1:TimerUDB:sT24:timerdp:f1_blk_stat_1\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_1:TimerUDB:sT24:timerdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_1:TimerUDB:sT24:timerdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_1:TimerUDB:sT24:timerdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_1:TimerUDB:sT24:timerdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_1:TimerUDB:sT24:timerdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_1:TimerUDB:sT24:timerdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_1:TimerUDB:sT24:timerdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_1:TimerUDB:sT24:timerdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_1:TimerUDB:sT24:timerdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_1:TimerUDB:sT24:timerdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_1:TimerUDB:sT24:timerdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_1:TimerUDB:sT24:timerdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_1:TimerUDB:sT24:timerdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_1:TimerUDB:sT24:timerdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_1:TimerUDB:sT24:timerdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_1:TimerUDB:sT24:timerdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_1:TimerUDB:sT24:timerdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_1:TimerUDB:sT24:timerdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_1:TimerUDB:sT24:timerdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_1:TimerUDB:sT24:timerdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_1:TimerUDB:sT24:timerdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_1:TimerUDB:sT24:timerdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_1:TimerUDB:sT24:timerdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_1:TimerUDB:sT24:timerdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_1:TimerUDB:sT24:timerdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_1:TimerUDB:sT24:timerdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_1:TimerUDB:sT24:timerdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_1:TimerUDB:sT24:timerdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_1:TimerUDB:sT24:timerdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_1:TimerUDB:sT24:timerdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_1:TimerUDB:sT24:timerdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_1:TimerUDB:sT24:timerdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_1:TimerUDB:sT24:timerdp:carry1\ : bit;
SIGNAL \Timer_Infrared_1:TimerUDB:sT24:timerdp:sh_right1\ : bit;
SIGNAL \Timer_Infrared_1:TimerUDB:sT24:timerdp:sh_left1\ : bit;
SIGNAL \Timer_Infrared_1:TimerUDB:sT24:timerdp:msb1\ : bit;
SIGNAL \Timer_Infrared_1:TimerUDB:sT24:timerdp:cmp_eq1_1\ : bit;
SIGNAL \Timer_Infrared_1:TimerUDB:sT24:timerdp:cmp_eq1_0\ : bit;
SIGNAL \Timer_Infrared_1:TimerUDB:sT24:timerdp:cmp_lt1_1\ : bit;
SIGNAL \Timer_Infrared_1:TimerUDB:sT24:timerdp:cmp_lt1_0\ : bit;
SIGNAL \Timer_Infrared_1:TimerUDB:sT24:timerdp:cmp_zero1_1\ : bit;
SIGNAL \Timer_Infrared_1:TimerUDB:sT24:timerdp:cmp_zero1_0\ : bit;
SIGNAL \Timer_Infrared_1:TimerUDB:sT24:timerdp:cmp_ff1_1\ : bit;
SIGNAL \Timer_Infrared_1:TimerUDB:sT24:timerdp:cmp_ff1_0\ : bit;
SIGNAL \Timer_Infrared_1:TimerUDB:sT24:timerdp:cap1_1\ : bit;
SIGNAL \Timer_Infrared_1:TimerUDB:sT24:timerdp:cap1_0\ : bit;
SIGNAL \Timer_Infrared_1:TimerUDB:sT24:timerdp:cfb1\ : bit;
SIGNAL \Timer_Infrared_1:TimerUDB:sT24:timerdp:ce0_2\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_1:TimerUDB:sT24:timerdp:ce0_2\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_1:TimerUDB:sT24:timerdp:cl0_2\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_1:TimerUDB:sT24:timerdp:cl0_2\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_1:TimerUDB:sT24:timerdp:ff0_2\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_1:TimerUDB:sT24:timerdp:ff0_2\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_1:TimerUDB:sT24:timerdp:ce1_2\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_1:TimerUDB:sT24:timerdp:ce1_2\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_1:TimerUDB:sT24:timerdp:cl1_2\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_1:TimerUDB:sT24:timerdp:cl1_2\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_1:TimerUDB:sT24:timerdp:z1_2\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_1:TimerUDB:sT24:timerdp:z1_2\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_1:TimerUDB:sT24:timerdp:ff1_2\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_1:TimerUDB:sT24:timerdp:ff1_2\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_1:TimerUDB:sT24:timerdp:ov_msb_2\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_1:TimerUDB:sT24:timerdp:ov_msb_2\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_1:TimerUDB:sT24:timerdp:co_msb_2\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_1:TimerUDB:sT24:timerdp:co_msb_2\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_1:TimerUDB:sT24:timerdp:cmsb_2\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_1:TimerUDB:sT24:timerdp:cmsb_2\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_1:TimerUDB:sT24:timerdp:so_2\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_1:TimerUDB:sT24:timerdp:so_2\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_1:TimerUDB:sT24:timerdp:f1_bus_stat_2\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_1:TimerUDB:sT24:timerdp:f1_bus_stat_2\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_1:TimerUDB:sT24:timerdp:f1_blk_stat_2\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_1:TimerUDB:sT24:timerdp:f1_blk_stat_2\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_1:TimerUDB:sT24:timerdp:ce0_reg_2\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_1:TimerUDB:sT24:timerdp:ce0_reg_2\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_1:TimerUDB:sT24:timerdp:cl0_reg_2\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_1:TimerUDB:sT24:timerdp:cl0_reg_2\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_1:TimerUDB:sT24:timerdp:z0_reg_2\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_1:TimerUDB:sT24:timerdp:z0_reg_2\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_1:TimerUDB:sT24:timerdp:ff0_reg_2\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_1:TimerUDB:sT24:timerdp:ff0_reg_2\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_1:TimerUDB:sT24:timerdp:ce1_reg_2\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_1:TimerUDB:sT24:timerdp:ce1_reg_2\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_1:TimerUDB:sT24:timerdp:cl1_reg_2\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_1:TimerUDB:sT24:timerdp:cl1_reg_2\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_1:TimerUDB:sT24:timerdp:z1_reg_2\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_1:TimerUDB:sT24:timerdp:z1_reg_2\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_1:TimerUDB:sT24:timerdp:ff1_reg_2\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_1:TimerUDB:sT24:timerdp:ff1_reg_2\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_1:TimerUDB:sT24:timerdp:ov_msb_reg_2\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_1:TimerUDB:sT24:timerdp:ov_msb_reg_2\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_1:TimerUDB:sT24:timerdp:co_msb_reg_2\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_1:TimerUDB:sT24:timerdp:co_msb_reg_2\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_1:TimerUDB:sT24:timerdp:cmsb_reg_2\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_1:TimerUDB:sT24:timerdp:cmsb_reg_2\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_1:TimerUDB:sT24:timerdp:so_reg_2\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_1:TimerUDB:sT24:timerdp:so_reg_2\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_1:TimerUDB:sT24:timerdp:f0_bus_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_1:TimerUDB:sT24:timerdp:f0_bus_stat_reg_2\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_1:TimerUDB:sT24:timerdp:f0_blk_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_1:TimerUDB:sT24:timerdp:f0_blk_stat_reg_2\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_1:TimerUDB:sT24:timerdp:f1_bus_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_1:TimerUDB:sT24:timerdp:f1_bus_stat_reg_2\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_1:TimerUDB:sT24:timerdp:f1_blk_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_1:TimerUDB:sT24:timerdp:f1_blk_stat_reg_2\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_1:Net_102\ : bit;
SIGNAL \Timer_Infrared_1:Net_266\ : bit;
SIGNAL Net_742 : bit;
SIGNAL tmpOE__Pin_9_net_0 : bit;
SIGNAL Net_1102 : bit;
SIGNAL tmpIO_0__Pin_9_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_9_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_9_net_0 : bit;
SIGNAL Net_744 : bit;
SIGNAL \Timer_Infrared_2:Net_260\ : bit;
SIGNAL Net_746 : bit;
SIGNAL \Timer_Infrared_2:Net_55\ : bit;
SIGNAL Net_750 : bit;
SIGNAL \Timer_Infrared_2:Net_53\ : bit;
SIGNAL \Timer_Infrared_2:TimerUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \Timer_Infrared_2:TimerUDB:Clk_Ctl_i\ : bit;
SIGNAL \Timer_Infrared_2:TimerUDB:control_7\ : bit;
SIGNAL \Timer_Infrared_2:TimerUDB:control_6\ : bit;
SIGNAL \Timer_Infrared_2:TimerUDB:control_5\ : bit;
SIGNAL \Timer_Infrared_2:TimerUDB:control_4\ : bit;
SIGNAL \Timer_Infrared_2:TimerUDB:control_3\ : bit;
SIGNAL \Timer_Infrared_2:TimerUDB:control_2\ : bit;
SIGNAL \Timer_Infrared_2:TimerUDB:control_1\ : bit;
SIGNAL \Timer_Infrared_2:TimerUDB:control_0\ : bit;
SIGNAL \Timer_Infrared_2:TimerUDB:ctrl_enable\ : bit;
SIGNAL \Timer_Infrared_2:TimerUDB:ctrl_ten\ : bit;
SIGNAL \Timer_Infrared_2:TimerUDB:ctrl_cmode_1\ : bit;
SIGNAL \Timer_Infrared_2:TimerUDB:ctrl_cmode_0\ : bit;
SIGNAL \Timer_Infrared_2:TimerUDB:ctrl_tmode_1\ : bit;
SIGNAL \Timer_Infrared_2:TimerUDB:ctrl_tmode_0\ : bit;
SIGNAL \Timer_Infrared_2:TimerUDB:ctrl_ic_1\ : bit;
SIGNAL \Timer_Infrared_2:TimerUDB:ctrl_ic_0\ : bit;
SIGNAL \Timer_Infrared_2:TimerUDB:fifo_load_polarized\ : bit;
SIGNAL \Timer_Infrared_2:TimerUDB:capture_last\ : bit;
SIGNAL \Timer_Infrared_2:TimerUDB:capt_fifo_load\ : bit;
ATTRIBUTE soft of \Timer_Infrared_2:TimerUDB:capt_fifo_load\:SIGNAL IS '1';
SIGNAL \Timer_Infrared_2:TimerUDB:timer_enable\ : bit;
SIGNAL \Timer_Infrared_2:TimerUDB:run_mode\ : bit;
SIGNAL \Timer_Infrared_2:TimerUDB:hwEnable\ : bit;
SIGNAL \Timer_Infrared_2:TimerUDB:status_tc\ : bit;
SIGNAL \Timer_Infrared_2:TimerUDB:trigger_enable\ : bit;
SIGNAL \Timer_Infrared_2:TimerUDB:per_zero\ : bit;
SIGNAL \Timer_Infrared_2:TimerUDB:tc_i\ : bit;
SIGNAL \Timer_Infrared_2:TimerUDB:tc_reg_i\ : bit;
SIGNAL \Timer_Infrared_2:TimerUDB:hwEnable_reg\ : bit;
SIGNAL \Timer_Infrared_2:TimerUDB:capture_out_reg_i\ : bit;
SIGNAL Net_860 : bit;
SIGNAL \Timer_Infrared_2:TimerUDB:int_capt_count_1\ : bit;
SIGNAL Net_745 : bit;
SIGNAL cmp_vv_vv_MODGEN_12 : bit;
SIGNAL add_vv_vv_MODGEN_13_1 : bit;
SIGNAL \Timer_Infrared_2:TimerUDB:int_capt_count_0\ : bit;
SIGNAL add_vv_vv_MODGEN_13_0 : bit;
SIGNAL \Timer_Infrared_2:TimerUDB:capt_int_temp\ : bit;
SIGNAL \Timer_Infrared_2:TimerUDB:capt_fifo_load_int\ : bit;
SIGNAL \Timer_Infrared_2:TimerUDB:sIntCapCount:MODULE_12:g1:a0:newa_1\ : bit;
SIGNAL MODIN13_1 : bit;
SIGNAL \Timer_Infrared_2:TimerUDB:sIntCapCount:MODULE_12:g1:a0:newa_0\ : bit;
SIGNAL MODIN13_0 : bit;
SIGNAL \Timer_Infrared_2:TimerUDB:sIntCapCount:MODULE_12:g1:a0:newb_1\ : bit;
SIGNAL MODIN14_1 : bit;
SIGNAL \Timer_Infrared_2:TimerUDB:sIntCapCount:MODULE_12:g1:a0:newb_0\ : bit;
SIGNAL MODIN14_0 : bit;
SIGNAL \Timer_Infrared_2:TimerUDB:sIntCapCount:MODULE_12:g1:a0:dataa_1\ : bit;
SIGNAL \Timer_Infrared_2:TimerUDB:sIntCapCount:MODULE_12:g1:a0:dataa_0\ : bit;
SIGNAL \Timer_Infrared_2:TimerUDB:sIntCapCount:MODULE_12:g1:a0:datab_1\ : bit;
SIGNAL \Timer_Infrared_2:TimerUDB:sIntCapCount:MODULE_12:g1:a0:datab_0\ : bit;
SIGNAL \Timer_Infrared_2:TimerUDB:sIntCapCount:MODULE_12:g1:a0:gx:u0:a_1\ : bit;
SIGNAL \Timer_Infrared_2:TimerUDB:sIntCapCount:MODULE_12:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \Timer_Infrared_2:TimerUDB:sIntCapCount:MODULE_12:g1:a0:gx:u0:b_1\ : bit;
SIGNAL \Timer_Infrared_2:TimerUDB:sIntCapCount:MODULE_12:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \Timer_Infrared_2:TimerUDB:sIntCapCount:MODULE_12:g1:a0:gx:u0:xnor_array_1\ : bit;
SIGNAL \Timer_Infrared_2:TimerUDB:sIntCapCount:MODULE_12:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \Timer_Infrared_2:TimerUDB:sIntCapCount:MODULE_12:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \Timer_Infrared_2:TimerUDB:sIntCapCount:MODULE_12:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \Timer_Infrared_2:TimerUDB:sIntCapCount:MODULE_12:g1:a0:gx:u0:eq_1\ : bit;
SIGNAL \Timer_Infrared_2:TimerUDB:sIntCapCount:MODULE_12:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \Timer_Infrared_2:TimerUDB:sIntCapCount:MODULE_12:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \Timer_Infrared_2:TimerUDB:sIntCapCount:MODULE_12:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \Timer_Infrared_2:TimerUDB:sIntCapCount:MODULE_12:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \Timer_Infrared_2:TimerUDB:sIntCapCount:MODULE_12:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \Timer_Infrared_2:TimerUDB:sIntCapCount:MODULE_12:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \Timer_Infrared_2:TimerUDB:sIntCapCount:MODULE_12:g1:a0:gx:u0:lt_1\ : bit;
SIGNAL \Timer_Infrared_2:TimerUDB:sIntCapCount:MODULE_12:g1:a0:gx:u0:gt_1\ : bit;
SIGNAL \Timer_Infrared_2:TimerUDB:sIntCapCount:MODULE_12:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \Timer_Infrared_2:TimerUDB:sIntCapCount:MODULE_12:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \Timer_Infrared_2:TimerUDB:sIntCapCount:MODULE_12:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \Timer_Infrared_2:TimerUDB:sIntCapCount:MODULE_12:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \Timer_Infrared_2:TimerUDB:sIntCapCount:MODULE_12:g1:a0:xeq\ : bit;
SIGNAL \Timer_Infrared_2:TimerUDB:sIntCapCount:MODULE_12:g1:a0:xneq\ : bit;
SIGNAL \Timer_Infrared_2:TimerUDB:sIntCapCount:MODULE_12:g1:a0:xlt\ : bit;
SIGNAL \Timer_Infrared_2:TimerUDB:sIntCapCount:MODULE_12:g1:a0:xlte\ : bit;
SIGNAL \Timer_Infrared_2:TimerUDB:sIntCapCount:MODULE_12:g1:a0:xgt\ : bit;
SIGNAL \Timer_Infrared_2:TimerUDB:sIntCapCount:MODULE_12:g1:a0:xgte\ : bit;
SIGNAL \Timer_Infrared_2:TimerUDB:sIntCapCount:MODULE_12:lt\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_2:TimerUDB:sIntCapCount:MODULE_12:lt\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_2:TimerUDB:sIntCapCount:MODULE_12:gt\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_2:TimerUDB:sIntCapCount:MODULE_12:gt\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_2:TimerUDB:sIntCapCount:MODULE_12:gte\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_2:TimerUDB:sIntCapCount:MODULE_12:gte\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_2:TimerUDB:sIntCapCount:MODULE_12:lte\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_2:TimerUDB:sIntCapCount:MODULE_12:lte\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_2:TimerUDB:sIntCapCount:MODULE_12:neq\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_2:TimerUDB:sIntCapCount:MODULE_12:neq\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_2:TimerUDB:sIntCapCount:MODULE_13:g2:a0:a_1\ : bit;
SIGNAL MODIN15_1 : bit;
SIGNAL \Timer_Infrared_2:TimerUDB:sIntCapCount:MODULE_13:g2:a0:a_0\ : bit;
SIGNAL MODIN15_0 : bit;
SIGNAL \Timer_Infrared_2:TimerUDB:sIntCapCount:MODULE_13:g2:a0:b_1\ : bit;
SIGNAL \Timer_Infrared_2:TimerUDB:sIntCapCount:MODULE_13:g2:a0:b_0\ : bit;
SIGNAL \Timer_Infrared_2:TimerUDB:sIntCapCount:MODULE_13:g2:a0:s_1\ : bit;
SIGNAL \Timer_Infrared_2:TimerUDB:sIntCapCount:MODULE_13:g2:a0:s_0\ : bit;
SIGNAL \Timer_Infrared_2:TimerUDB:sIntCapCount:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \Timer_Infrared_2:TimerUDB:sIntCapCount:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \Timer_Infrared_2:TimerUDB:sIntCapCount:MODULE_13:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL \Timer_Infrared_2:TimerUDB:runmode_enable\ : bit;
SIGNAL \Timer_Infrared_2:TimerUDB:trig_reg\ : bit;
SIGNAL \Timer_Infrared_2:TimerUDB:status_6\ : bit;
SIGNAL \Timer_Infrared_2:TimerUDB:status_5\ : bit;
SIGNAL \Timer_Infrared_2:TimerUDB:status_4\ : bit;
SIGNAL \Timer_Infrared_2:TimerUDB:status_0\ : bit;
SIGNAL \Timer_Infrared_2:TimerUDB:status_1\ : bit;
SIGNAL \Timer_Infrared_2:TimerUDB:status_2\ : bit;
SIGNAL \Timer_Infrared_2:TimerUDB:fifo_full\ : bit;
SIGNAL \Timer_Infrared_2:TimerUDB:status_3\ : bit;
SIGNAL \Timer_Infrared_2:TimerUDB:fifo_nempty\ : bit;
SIGNAL \Timer_Infrared_2:TimerUDB:cs_addr_2\ : bit;
SIGNAL \Timer_Infrared_2:TimerUDB:cs_addr_1\ : bit;
SIGNAL \Timer_Infrared_2:TimerUDB:cs_addr_0\ : bit;
SIGNAL \Timer_Infrared_2:TimerUDB:zeros_3\ : bit;
SIGNAL \Timer_Infrared_2:TimerUDB:sT24:timerdp:ce0_0\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_2:TimerUDB:sT24:timerdp:ce0_0\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_2:TimerUDB:sT24:timerdp:cl0_0\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_2:TimerUDB:sT24:timerdp:cl0_0\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_2:TimerUDB:nc0\ : bit;
SIGNAL \Timer_Infrared_2:TimerUDB:sT24:timerdp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_2:TimerUDB:sT24:timerdp:ff0_0\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_2:TimerUDB:sT24:timerdp:ce1_0\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_2:TimerUDB:sT24:timerdp:ce1_0\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_2:TimerUDB:sT24:timerdp:cl1_0\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_2:TimerUDB:sT24:timerdp:cl1_0\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_2:TimerUDB:sT24:timerdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_2:TimerUDB:sT24:timerdp:z1_0\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_2:TimerUDB:sT24:timerdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_2:TimerUDB:sT24:timerdp:ff1_0\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_2:TimerUDB:sT24:timerdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_2:TimerUDB:sT24:timerdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_2:TimerUDB:sT24:timerdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_2:TimerUDB:sT24:timerdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_2:TimerUDB:sT24:timerdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_2:TimerUDB:sT24:timerdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_2:TimerUDB:sT24:timerdp:so_0\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_2:TimerUDB:sT24:timerdp:so_0\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_2:TimerUDB:nc6\ : bit;
SIGNAL \Timer_Infrared_2:TimerUDB:nc8\ : bit;
SIGNAL \Timer_Infrared_2:TimerUDB:sT24:timerdp:f1_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_2:TimerUDB:sT24:timerdp:f1_bus_stat_0\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_2:TimerUDB:sT24:timerdp:f1_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_2:TimerUDB:sT24:timerdp:f1_blk_stat_0\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_2:TimerUDB:sT24:timerdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_2:TimerUDB:sT24:timerdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_2:TimerUDB:sT24:timerdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_2:TimerUDB:sT24:timerdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_2:TimerUDB:sT24:timerdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_2:TimerUDB:sT24:timerdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_2:TimerUDB:sT24:timerdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_2:TimerUDB:sT24:timerdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_2:TimerUDB:sT24:timerdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_2:TimerUDB:sT24:timerdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_2:TimerUDB:sT24:timerdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_2:TimerUDB:sT24:timerdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_2:TimerUDB:sT24:timerdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_2:TimerUDB:sT24:timerdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_2:TimerUDB:sT24:timerdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_2:TimerUDB:sT24:timerdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_2:TimerUDB:sT24:timerdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_2:TimerUDB:sT24:timerdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_2:TimerUDB:sT24:timerdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_2:TimerUDB:sT24:timerdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_2:TimerUDB:sT24:timerdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_2:TimerUDB:sT24:timerdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_2:TimerUDB:sT24:timerdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_2:TimerUDB:sT24:timerdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_2:TimerUDB:sT24:timerdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_2:TimerUDB:sT24:timerdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_2:TimerUDB:sT24:timerdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_2:TimerUDB:sT24:timerdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_2:TimerUDB:sT24:timerdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_2:TimerUDB:sT24:timerdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_2:TimerUDB:sT24:timerdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_2:TimerUDB:sT24:timerdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_2:TimerUDB:sT24:timerdp:carry0\ : bit;
SIGNAL \Timer_Infrared_2:TimerUDB:sT24:timerdp:sh_right0\ : bit;
SIGNAL \Timer_Infrared_2:TimerUDB:sT24:timerdp:sh_left0\ : bit;
SIGNAL \Timer_Infrared_2:TimerUDB:sT24:timerdp:msb0\ : bit;
SIGNAL \Timer_Infrared_2:TimerUDB:sT24:timerdp:cmp_eq0_1\ : bit;
SIGNAL \Timer_Infrared_2:TimerUDB:sT24:timerdp:cmp_eq0_0\ : bit;
SIGNAL \Timer_Infrared_2:TimerUDB:sT24:timerdp:cmp_lt0_1\ : bit;
SIGNAL \Timer_Infrared_2:TimerUDB:sT24:timerdp:cmp_lt0_0\ : bit;
SIGNAL \Timer_Infrared_2:TimerUDB:sT24:timerdp:cmp_zero0_1\ : bit;
SIGNAL \Timer_Infrared_2:TimerUDB:sT24:timerdp:cmp_zero0_0\ : bit;
SIGNAL \Timer_Infrared_2:TimerUDB:sT24:timerdp:cmp_ff0_1\ : bit;
SIGNAL \Timer_Infrared_2:TimerUDB:sT24:timerdp:cmp_ff0_0\ : bit;
SIGNAL \Timer_Infrared_2:TimerUDB:sT24:timerdp:cap0_1\ : bit;
SIGNAL \Timer_Infrared_2:TimerUDB:sT24:timerdp:cap0_0\ : bit;
SIGNAL \Timer_Infrared_2:TimerUDB:sT24:timerdp:cfb0\ : bit;
SIGNAL \Timer_Infrared_2:TimerUDB:sT24:timerdp:ce0_1\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_2:TimerUDB:sT24:timerdp:ce0_1\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_2:TimerUDB:sT24:timerdp:cl0_1\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_2:TimerUDB:sT24:timerdp:cl0_1\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_2:TimerUDB:nc1\ : bit;
SIGNAL \Timer_Infrared_2:TimerUDB:sT24:timerdp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_2:TimerUDB:sT24:timerdp:ff0_1\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_2:TimerUDB:sT24:timerdp:ce1_1\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_2:TimerUDB:sT24:timerdp:ce1_1\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_2:TimerUDB:sT24:timerdp:cl1_1\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_2:TimerUDB:sT24:timerdp:cl1_1\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_2:TimerUDB:sT24:timerdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_2:TimerUDB:sT24:timerdp:z1_1\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_2:TimerUDB:sT24:timerdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_2:TimerUDB:sT24:timerdp:ff1_1\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_2:TimerUDB:sT24:timerdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_2:TimerUDB:sT24:timerdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_2:TimerUDB:sT24:timerdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_2:TimerUDB:sT24:timerdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_2:TimerUDB:sT24:timerdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_2:TimerUDB:sT24:timerdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_2:TimerUDB:sT24:timerdp:so_1\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_2:TimerUDB:sT24:timerdp:so_1\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_2:TimerUDB:nc5\ : bit;
SIGNAL \Timer_Infrared_2:TimerUDB:nc7\ : bit;
SIGNAL \Timer_Infrared_2:TimerUDB:sT24:timerdp:f1_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_2:TimerUDB:sT24:timerdp:f1_bus_stat_1\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_2:TimerUDB:sT24:timerdp:f1_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_2:TimerUDB:sT24:timerdp:f1_blk_stat_1\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_2:TimerUDB:sT24:timerdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_2:TimerUDB:sT24:timerdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_2:TimerUDB:sT24:timerdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_2:TimerUDB:sT24:timerdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_2:TimerUDB:sT24:timerdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_2:TimerUDB:sT24:timerdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_2:TimerUDB:sT24:timerdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_2:TimerUDB:sT24:timerdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_2:TimerUDB:sT24:timerdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_2:TimerUDB:sT24:timerdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_2:TimerUDB:sT24:timerdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_2:TimerUDB:sT24:timerdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_2:TimerUDB:sT24:timerdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_2:TimerUDB:sT24:timerdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_2:TimerUDB:sT24:timerdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_2:TimerUDB:sT24:timerdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_2:TimerUDB:sT24:timerdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_2:TimerUDB:sT24:timerdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_2:TimerUDB:sT24:timerdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_2:TimerUDB:sT24:timerdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_2:TimerUDB:sT24:timerdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_2:TimerUDB:sT24:timerdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_2:TimerUDB:sT24:timerdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_2:TimerUDB:sT24:timerdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_2:TimerUDB:sT24:timerdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_2:TimerUDB:sT24:timerdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_2:TimerUDB:sT24:timerdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_2:TimerUDB:sT24:timerdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_2:TimerUDB:sT24:timerdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_2:TimerUDB:sT24:timerdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_2:TimerUDB:sT24:timerdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_2:TimerUDB:sT24:timerdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_2:TimerUDB:sT24:timerdp:carry1\ : bit;
SIGNAL \Timer_Infrared_2:TimerUDB:sT24:timerdp:sh_right1\ : bit;
SIGNAL \Timer_Infrared_2:TimerUDB:sT24:timerdp:sh_left1\ : bit;
SIGNAL \Timer_Infrared_2:TimerUDB:sT24:timerdp:msb1\ : bit;
SIGNAL \Timer_Infrared_2:TimerUDB:sT24:timerdp:cmp_eq1_1\ : bit;
SIGNAL \Timer_Infrared_2:TimerUDB:sT24:timerdp:cmp_eq1_0\ : bit;
SIGNAL \Timer_Infrared_2:TimerUDB:sT24:timerdp:cmp_lt1_1\ : bit;
SIGNAL \Timer_Infrared_2:TimerUDB:sT24:timerdp:cmp_lt1_0\ : bit;
SIGNAL \Timer_Infrared_2:TimerUDB:sT24:timerdp:cmp_zero1_1\ : bit;
SIGNAL \Timer_Infrared_2:TimerUDB:sT24:timerdp:cmp_zero1_0\ : bit;
SIGNAL \Timer_Infrared_2:TimerUDB:sT24:timerdp:cmp_ff1_1\ : bit;
SIGNAL \Timer_Infrared_2:TimerUDB:sT24:timerdp:cmp_ff1_0\ : bit;
SIGNAL \Timer_Infrared_2:TimerUDB:sT24:timerdp:cap1_1\ : bit;
SIGNAL \Timer_Infrared_2:TimerUDB:sT24:timerdp:cap1_0\ : bit;
SIGNAL \Timer_Infrared_2:TimerUDB:sT24:timerdp:cfb1\ : bit;
SIGNAL \Timer_Infrared_2:TimerUDB:sT24:timerdp:ce0_2\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_2:TimerUDB:sT24:timerdp:ce0_2\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_2:TimerUDB:sT24:timerdp:cl0_2\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_2:TimerUDB:sT24:timerdp:cl0_2\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_2:TimerUDB:sT24:timerdp:ff0_2\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_2:TimerUDB:sT24:timerdp:ff0_2\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_2:TimerUDB:sT24:timerdp:ce1_2\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_2:TimerUDB:sT24:timerdp:ce1_2\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_2:TimerUDB:sT24:timerdp:cl1_2\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_2:TimerUDB:sT24:timerdp:cl1_2\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_2:TimerUDB:sT24:timerdp:z1_2\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_2:TimerUDB:sT24:timerdp:z1_2\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_2:TimerUDB:sT24:timerdp:ff1_2\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_2:TimerUDB:sT24:timerdp:ff1_2\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_2:TimerUDB:sT24:timerdp:ov_msb_2\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_2:TimerUDB:sT24:timerdp:ov_msb_2\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_2:TimerUDB:sT24:timerdp:co_msb_2\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_2:TimerUDB:sT24:timerdp:co_msb_2\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_2:TimerUDB:sT24:timerdp:cmsb_2\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_2:TimerUDB:sT24:timerdp:cmsb_2\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_2:TimerUDB:sT24:timerdp:so_2\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_2:TimerUDB:sT24:timerdp:so_2\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_2:TimerUDB:sT24:timerdp:f1_bus_stat_2\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_2:TimerUDB:sT24:timerdp:f1_bus_stat_2\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_2:TimerUDB:sT24:timerdp:f1_blk_stat_2\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_2:TimerUDB:sT24:timerdp:f1_blk_stat_2\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_2:TimerUDB:sT24:timerdp:ce0_reg_2\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_2:TimerUDB:sT24:timerdp:ce0_reg_2\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_2:TimerUDB:sT24:timerdp:cl0_reg_2\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_2:TimerUDB:sT24:timerdp:cl0_reg_2\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_2:TimerUDB:sT24:timerdp:z0_reg_2\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_2:TimerUDB:sT24:timerdp:z0_reg_2\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_2:TimerUDB:sT24:timerdp:ff0_reg_2\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_2:TimerUDB:sT24:timerdp:ff0_reg_2\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_2:TimerUDB:sT24:timerdp:ce1_reg_2\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_2:TimerUDB:sT24:timerdp:ce1_reg_2\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_2:TimerUDB:sT24:timerdp:cl1_reg_2\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_2:TimerUDB:sT24:timerdp:cl1_reg_2\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_2:TimerUDB:sT24:timerdp:z1_reg_2\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_2:TimerUDB:sT24:timerdp:z1_reg_2\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_2:TimerUDB:sT24:timerdp:ff1_reg_2\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_2:TimerUDB:sT24:timerdp:ff1_reg_2\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_2:TimerUDB:sT24:timerdp:ov_msb_reg_2\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_2:TimerUDB:sT24:timerdp:ov_msb_reg_2\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_2:TimerUDB:sT24:timerdp:co_msb_reg_2\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_2:TimerUDB:sT24:timerdp:co_msb_reg_2\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_2:TimerUDB:sT24:timerdp:cmsb_reg_2\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_2:TimerUDB:sT24:timerdp:cmsb_reg_2\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_2:TimerUDB:sT24:timerdp:so_reg_2\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_2:TimerUDB:sT24:timerdp:so_reg_2\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_2:TimerUDB:sT24:timerdp:f0_bus_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_2:TimerUDB:sT24:timerdp:f0_bus_stat_reg_2\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_2:TimerUDB:sT24:timerdp:f0_blk_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_2:TimerUDB:sT24:timerdp:f0_blk_stat_reg_2\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_2:TimerUDB:sT24:timerdp:f1_bus_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_2:TimerUDB:sT24:timerdp:f1_bus_stat_reg_2\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_2:TimerUDB:sT24:timerdp:f1_blk_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_2:TimerUDB:sT24:timerdp:f1_blk_stat_reg_2\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_2:Net_102\ : bit;
SIGNAL \Timer_Infrared_2:Net_266\ : bit;
SIGNAL Net_753 : bit;
SIGNAL tmpOE__Pin_10_net_0 : bit;
SIGNAL Net_1101 : bit;
SIGNAL tmpIO_0__Pin_10_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_10_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_10_net_0 : bit;
SIGNAL Net_789 : bit;
SIGNAL \Timer_Infrared_3:Net_260\ : bit;
SIGNAL Net_1065 : bit;
SIGNAL \Timer_Infrared_3:Net_55\ : bit;
SIGNAL Net_1069 : bit;
SIGNAL \Timer_Infrared_3:Net_53\ : bit;
SIGNAL \Timer_Infrared_3:TimerUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \Timer_Infrared_3:TimerUDB:Clk_Ctl_i\ : bit;
SIGNAL \Timer_Infrared_3:TimerUDB:control_7\ : bit;
SIGNAL \Timer_Infrared_3:TimerUDB:control_6\ : bit;
SIGNAL \Timer_Infrared_3:TimerUDB:control_5\ : bit;
SIGNAL \Timer_Infrared_3:TimerUDB:control_4\ : bit;
SIGNAL \Timer_Infrared_3:TimerUDB:control_3\ : bit;
SIGNAL \Timer_Infrared_3:TimerUDB:control_2\ : bit;
SIGNAL \Timer_Infrared_3:TimerUDB:control_1\ : bit;
SIGNAL \Timer_Infrared_3:TimerUDB:control_0\ : bit;
SIGNAL \Timer_Infrared_3:TimerUDB:ctrl_enable\ : bit;
SIGNAL \Timer_Infrared_3:TimerUDB:ctrl_ten\ : bit;
SIGNAL \Timer_Infrared_3:TimerUDB:ctrl_cmode_1\ : bit;
SIGNAL \Timer_Infrared_3:TimerUDB:ctrl_cmode_0\ : bit;
SIGNAL \Timer_Infrared_3:TimerUDB:ctrl_tmode_1\ : bit;
SIGNAL \Timer_Infrared_3:TimerUDB:ctrl_tmode_0\ : bit;
SIGNAL \Timer_Infrared_3:TimerUDB:ctrl_ic_1\ : bit;
SIGNAL \Timer_Infrared_3:TimerUDB:ctrl_ic_0\ : bit;
SIGNAL \Timer_Infrared_3:TimerUDB:fifo_load_polarized\ : bit;
SIGNAL \Timer_Infrared_3:TimerUDB:capture_last\ : bit;
SIGNAL \Timer_Infrared_3:TimerUDB:capt_fifo_load\ : bit;
ATTRIBUTE soft of \Timer_Infrared_3:TimerUDB:capt_fifo_load\:SIGNAL IS '1';
SIGNAL \Timer_Infrared_3:TimerUDB:timer_enable\ : bit;
SIGNAL \Timer_Infrared_3:TimerUDB:run_mode\ : bit;
SIGNAL \Timer_Infrared_3:TimerUDB:hwEnable\ : bit;
SIGNAL \Timer_Infrared_3:TimerUDB:status_tc\ : bit;
SIGNAL \Timer_Infrared_3:TimerUDB:trigger_enable\ : bit;
SIGNAL \Timer_Infrared_3:TimerUDB:per_zero\ : bit;
SIGNAL \Timer_Infrared_3:TimerUDB:tc_i\ : bit;
SIGNAL \Timer_Infrared_3:TimerUDB:tc_reg_i\ : bit;
SIGNAL \Timer_Infrared_3:TimerUDB:hwEnable_reg\ : bit;
SIGNAL \Timer_Infrared_3:TimerUDB:capture_out_reg_i\ : bit;
SIGNAL Net_1068 : bit;
SIGNAL \Timer_Infrared_3:TimerUDB:int_capt_count_1\ : bit;
SIGNAL Net_777 : bit;
SIGNAL \Timer_Infrared_3:TimerUDB:sIntCapCount:cmp_vv_vv_MODGEN_14\ : bit;
SIGNAL \Timer_Infrared_3:TimerUDB:sIntCapCount:add_vv_vv_MODGEN_15_1\ : bit;
SIGNAL \Timer_Infrared_3:TimerUDB:int_capt_count_0\ : bit;
SIGNAL \Timer_Infrared_3:TimerUDB:sIntCapCount:add_vv_vv_MODGEN_15_0\ : bit;
SIGNAL \Timer_Infrared_3:TimerUDB:capt_int_temp\ : bit;
SIGNAL \Timer_Infrared_3:TimerUDB:capt_fifo_load_int\ : bit;
SIGNAL \Timer_Infrared_3:TimerUDB:sIntCapCount:MODULE_14:g1:a0:newa_1\ : bit;
SIGNAL \Timer_Infrared_3:TimerUDB:sIntCapCount:MODIN16_1\ : bit;
SIGNAL \Timer_Infrared_3:TimerUDB:sIntCapCount:MODULE_14:g1:a0:newa_0\ : bit;
SIGNAL \Timer_Infrared_3:TimerUDB:sIntCapCount:MODIN16_0\ : bit;
SIGNAL \Timer_Infrared_3:TimerUDB:sIntCapCount:MODULE_14:g1:a0:newb_1\ : bit;
SIGNAL \Timer_Infrared_3:TimerUDB:sIntCapCount:MODIN17_1\ : bit;
SIGNAL \Timer_Infrared_3:TimerUDB:sIntCapCount:MODULE_14:g1:a0:newb_0\ : bit;
SIGNAL \Timer_Infrared_3:TimerUDB:sIntCapCount:MODIN17_0\ : bit;
SIGNAL \Timer_Infrared_3:TimerUDB:sIntCapCount:MODULE_14:g1:a0:dataa_1\ : bit;
SIGNAL \Timer_Infrared_3:TimerUDB:sIntCapCount:MODULE_14:g1:a0:dataa_0\ : bit;
SIGNAL \Timer_Infrared_3:TimerUDB:sIntCapCount:MODULE_14:g1:a0:datab_1\ : bit;
SIGNAL \Timer_Infrared_3:TimerUDB:sIntCapCount:MODULE_14:g1:a0:datab_0\ : bit;
SIGNAL \Timer_Infrared_3:TimerUDB:sIntCapCount:MODULE_14:g1:a0:gx:u0:a_1\ : bit;
SIGNAL \Timer_Infrared_3:TimerUDB:sIntCapCount:MODULE_14:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \Timer_Infrared_3:TimerUDB:sIntCapCount:MODULE_14:g1:a0:gx:u0:b_1\ : bit;
SIGNAL \Timer_Infrared_3:TimerUDB:sIntCapCount:MODULE_14:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \Timer_Infrared_3:TimerUDB:sIntCapCount:MODULE_14:g1:a0:gx:u0:xnor_array_1\ : bit;
SIGNAL \Timer_Infrared_3:TimerUDB:sIntCapCount:MODULE_14:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \Timer_Infrared_3:TimerUDB:sIntCapCount:MODULE_14:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \Timer_Infrared_3:TimerUDB:sIntCapCount:MODULE_14:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \Timer_Infrared_3:TimerUDB:sIntCapCount:MODULE_14:g1:a0:gx:u0:eq_1\ : bit;
SIGNAL \Timer_Infrared_3:TimerUDB:sIntCapCount:MODULE_14:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \Timer_Infrared_3:TimerUDB:sIntCapCount:MODULE_14:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \Timer_Infrared_3:TimerUDB:sIntCapCount:MODULE_14:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \Timer_Infrared_3:TimerUDB:sIntCapCount:MODULE_14:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \Timer_Infrared_3:TimerUDB:sIntCapCount:MODULE_14:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \Timer_Infrared_3:TimerUDB:sIntCapCount:MODULE_14:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \Timer_Infrared_3:TimerUDB:sIntCapCount:MODULE_14:g1:a0:gx:u0:lt_1\ : bit;
SIGNAL \Timer_Infrared_3:TimerUDB:sIntCapCount:MODULE_14:g1:a0:gx:u0:gt_1\ : bit;
SIGNAL \Timer_Infrared_3:TimerUDB:sIntCapCount:MODULE_14:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \Timer_Infrared_3:TimerUDB:sIntCapCount:MODULE_14:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \Timer_Infrared_3:TimerUDB:sIntCapCount:MODULE_14:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \Timer_Infrared_3:TimerUDB:sIntCapCount:MODULE_14:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \Timer_Infrared_3:TimerUDB:sIntCapCount:MODULE_14:g1:a0:xeq\ : bit;
SIGNAL \Timer_Infrared_3:TimerUDB:sIntCapCount:MODULE_14:g1:a0:xneq\ : bit;
SIGNAL \Timer_Infrared_3:TimerUDB:sIntCapCount:MODULE_14:g1:a0:xlt\ : bit;
SIGNAL \Timer_Infrared_3:TimerUDB:sIntCapCount:MODULE_14:g1:a0:xlte\ : bit;
SIGNAL \Timer_Infrared_3:TimerUDB:sIntCapCount:MODULE_14:g1:a0:xgt\ : bit;
SIGNAL \Timer_Infrared_3:TimerUDB:sIntCapCount:MODULE_14:g1:a0:xgte\ : bit;
SIGNAL \Timer_Infrared_3:TimerUDB:sIntCapCount:MODULE_14:lt\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_3:TimerUDB:sIntCapCount:MODULE_14:lt\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_3:TimerUDB:sIntCapCount:MODULE_14:gt\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_3:TimerUDB:sIntCapCount:MODULE_14:gt\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_3:TimerUDB:sIntCapCount:MODULE_14:gte\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_3:TimerUDB:sIntCapCount:MODULE_14:gte\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_3:TimerUDB:sIntCapCount:MODULE_14:lte\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_3:TimerUDB:sIntCapCount:MODULE_14:lte\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_3:TimerUDB:sIntCapCount:MODULE_14:neq\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_3:TimerUDB:sIntCapCount:MODULE_14:neq\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_3:TimerUDB:sIntCapCount:MODULE_15:g2:a0:a_1\ : bit;
SIGNAL \Timer_Infrared_3:TimerUDB:sIntCapCount:MODIN18_1\ : bit;
SIGNAL \Timer_Infrared_3:TimerUDB:sIntCapCount:MODULE_15:g2:a0:a_0\ : bit;
SIGNAL \Timer_Infrared_3:TimerUDB:sIntCapCount:MODIN18_0\ : bit;
SIGNAL \Timer_Infrared_3:TimerUDB:sIntCapCount:MODULE_15:g2:a0:b_1\ : bit;
SIGNAL \Timer_Infrared_3:TimerUDB:sIntCapCount:MODULE_15:g2:a0:b_0\ : bit;
SIGNAL \Timer_Infrared_3:TimerUDB:sIntCapCount:MODULE_15:g2:a0:s_1\ : bit;
SIGNAL \Timer_Infrared_3:TimerUDB:sIntCapCount:MODULE_15:g2:a0:s_0\ : bit;
SIGNAL \Timer_Infrared_3:TimerUDB:sIntCapCount:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \Timer_Infrared_3:TimerUDB:sIntCapCount:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \Timer_Infrared_3:TimerUDB:sIntCapCount:MODULE_15:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL \Timer_Infrared_3:TimerUDB:runmode_enable\ : bit;
SIGNAL \Timer_Infrared_3:TimerUDB:trig_reg\ : bit;
SIGNAL \Timer_Infrared_3:TimerUDB:status_6\ : bit;
SIGNAL \Timer_Infrared_3:TimerUDB:status_5\ : bit;
SIGNAL \Timer_Infrared_3:TimerUDB:status_4\ : bit;
SIGNAL \Timer_Infrared_3:TimerUDB:status_0\ : bit;
SIGNAL \Timer_Infrared_3:TimerUDB:status_1\ : bit;
SIGNAL \Timer_Infrared_3:TimerUDB:status_2\ : bit;
SIGNAL \Timer_Infrared_3:TimerUDB:fifo_full\ : bit;
SIGNAL \Timer_Infrared_3:TimerUDB:status_3\ : bit;
SIGNAL \Timer_Infrared_3:TimerUDB:fifo_nempty\ : bit;
SIGNAL \Timer_Infrared_3:TimerUDB:cs_addr_2\ : bit;
SIGNAL \Timer_Infrared_3:TimerUDB:cs_addr_1\ : bit;
SIGNAL \Timer_Infrared_3:TimerUDB:cs_addr_0\ : bit;
SIGNAL \Timer_Infrared_3:TimerUDB:zeros_3\ : bit;
SIGNAL \Timer_Infrared_3:TimerUDB:sT24:timerdp:ce0_0\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_3:TimerUDB:sT24:timerdp:ce0_0\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_3:TimerUDB:sT24:timerdp:cl0_0\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_3:TimerUDB:sT24:timerdp:cl0_0\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_3:TimerUDB:nc0\ : bit;
SIGNAL \Timer_Infrared_3:TimerUDB:sT24:timerdp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_3:TimerUDB:sT24:timerdp:ff0_0\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_3:TimerUDB:sT24:timerdp:ce1_0\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_3:TimerUDB:sT24:timerdp:ce1_0\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_3:TimerUDB:sT24:timerdp:cl1_0\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_3:TimerUDB:sT24:timerdp:cl1_0\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_3:TimerUDB:sT24:timerdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_3:TimerUDB:sT24:timerdp:z1_0\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_3:TimerUDB:sT24:timerdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_3:TimerUDB:sT24:timerdp:ff1_0\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_3:TimerUDB:sT24:timerdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_3:TimerUDB:sT24:timerdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_3:TimerUDB:sT24:timerdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_3:TimerUDB:sT24:timerdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_3:TimerUDB:sT24:timerdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_3:TimerUDB:sT24:timerdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_3:TimerUDB:sT24:timerdp:so_0\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_3:TimerUDB:sT24:timerdp:so_0\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_3:TimerUDB:nc6\ : bit;
SIGNAL \Timer_Infrared_3:TimerUDB:nc8\ : bit;
SIGNAL \Timer_Infrared_3:TimerUDB:sT24:timerdp:f1_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_3:TimerUDB:sT24:timerdp:f1_bus_stat_0\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_3:TimerUDB:sT24:timerdp:f1_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_3:TimerUDB:sT24:timerdp:f1_blk_stat_0\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_3:TimerUDB:sT24:timerdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_3:TimerUDB:sT24:timerdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_3:TimerUDB:sT24:timerdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_3:TimerUDB:sT24:timerdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_3:TimerUDB:sT24:timerdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_3:TimerUDB:sT24:timerdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_3:TimerUDB:sT24:timerdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_3:TimerUDB:sT24:timerdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_3:TimerUDB:sT24:timerdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_3:TimerUDB:sT24:timerdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_3:TimerUDB:sT24:timerdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_3:TimerUDB:sT24:timerdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_3:TimerUDB:sT24:timerdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_3:TimerUDB:sT24:timerdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_3:TimerUDB:sT24:timerdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_3:TimerUDB:sT24:timerdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_3:TimerUDB:sT24:timerdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_3:TimerUDB:sT24:timerdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_3:TimerUDB:sT24:timerdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_3:TimerUDB:sT24:timerdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_3:TimerUDB:sT24:timerdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_3:TimerUDB:sT24:timerdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_3:TimerUDB:sT24:timerdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_3:TimerUDB:sT24:timerdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_3:TimerUDB:sT24:timerdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_3:TimerUDB:sT24:timerdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_3:TimerUDB:sT24:timerdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_3:TimerUDB:sT24:timerdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_3:TimerUDB:sT24:timerdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_3:TimerUDB:sT24:timerdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_3:TimerUDB:sT24:timerdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_3:TimerUDB:sT24:timerdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_3:TimerUDB:sT24:timerdp:carry0\ : bit;
SIGNAL \Timer_Infrared_3:TimerUDB:sT24:timerdp:sh_right0\ : bit;
SIGNAL \Timer_Infrared_3:TimerUDB:sT24:timerdp:sh_left0\ : bit;
SIGNAL \Timer_Infrared_3:TimerUDB:sT24:timerdp:msb0\ : bit;
SIGNAL \Timer_Infrared_3:TimerUDB:sT24:timerdp:cmp_eq0_1\ : bit;
SIGNAL \Timer_Infrared_3:TimerUDB:sT24:timerdp:cmp_eq0_0\ : bit;
SIGNAL \Timer_Infrared_3:TimerUDB:sT24:timerdp:cmp_lt0_1\ : bit;
SIGNAL \Timer_Infrared_3:TimerUDB:sT24:timerdp:cmp_lt0_0\ : bit;
SIGNAL \Timer_Infrared_3:TimerUDB:sT24:timerdp:cmp_zero0_1\ : bit;
SIGNAL \Timer_Infrared_3:TimerUDB:sT24:timerdp:cmp_zero0_0\ : bit;
SIGNAL \Timer_Infrared_3:TimerUDB:sT24:timerdp:cmp_ff0_1\ : bit;
SIGNAL \Timer_Infrared_3:TimerUDB:sT24:timerdp:cmp_ff0_0\ : bit;
SIGNAL \Timer_Infrared_3:TimerUDB:sT24:timerdp:cap0_1\ : bit;
SIGNAL \Timer_Infrared_3:TimerUDB:sT24:timerdp:cap0_0\ : bit;
SIGNAL \Timer_Infrared_3:TimerUDB:sT24:timerdp:cfb0\ : bit;
SIGNAL \Timer_Infrared_3:TimerUDB:sT24:timerdp:ce0_1\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_3:TimerUDB:sT24:timerdp:ce0_1\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_3:TimerUDB:sT24:timerdp:cl0_1\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_3:TimerUDB:sT24:timerdp:cl0_1\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_3:TimerUDB:nc1\ : bit;
SIGNAL \Timer_Infrared_3:TimerUDB:sT24:timerdp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_3:TimerUDB:sT24:timerdp:ff0_1\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_3:TimerUDB:sT24:timerdp:ce1_1\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_3:TimerUDB:sT24:timerdp:ce1_1\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_3:TimerUDB:sT24:timerdp:cl1_1\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_3:TimerUDB:sT24:timerdp:cl1_1\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_3:TimerUDB:sT24:timerdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_3:TimerUDB:sT24:timerdp:z1_1\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_3:TimerUDB:sT24:timerdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_3:TimerUDB:sT24:timerdp:ff1_1\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_3:TimerUDB:sT24:timerdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_3:TimerUDB:sT24:timerdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_3:TimerUDB:sT24:timerdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_3:TimerUDB:sT24:timerdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_3:TimerUDB:sT24:timerdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_3:TimerUDB:sT24:timerdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_3:TimerUDB:sT24:timerdp:so_1\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_3:TimerUDB:sT24:timerdp:so_1\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_3:TimerUDB:nc5\ : bit;
SIGNAL \Timer_Infrared_3:TimerUDB:nc7\ : bit;
SIGNAL \Timer_Infrared_3:TimerUDB:sT24:timerdp:f1_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_3:TimerUDB:sT24:timerdp:f1_bus_stat_1\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_3:TimerUDB:sT24:timerdp:f1_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_3:TimerUDB:sT24:timerdp:f1_blk_stat_1\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_3:TimerUDB:sT24:timerdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_3:TimerUDB:sT24:timerdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_3:TimerUDB:sT24:timerdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_3:TimerUDB:sT24:timerdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_3:TimerUDB:sT24:timerdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_3:TimerUDB:sT24:timerdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_3:TimerUDB:sT24:timerdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_3:TimerUDB:sT24:timerdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_3:TimerUDB:sT24:timerdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_3:TimerUDB:sT24:timerdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_3:TimerUDB:sT24:timerdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_3:TimerUDB:sT24:timerdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_3:TimerUDB:sT24:timerdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_3:TimerUDB:sT24:timerdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_3:TimerUDB:sT24:timerdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_3:TimerUDB:sT24:timerdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_3:TimerUDB:sT24:timerdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_3:TimerUDB:sT24:timerdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_3:TimerUDB:sT24:timerdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_3:TimerUDB:sT24:timerdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_3:TimerUDB:sT24:timerdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_3:TimerUDB:sT24:timerdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_3:TimerUDB:sT24:timerdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_3:TimerUDB:sT24:timerdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_3:TimerUDB:sT24:timerdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_3:TimerUDB:sT24:timerdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_3:TimerUDB:sT24:timerdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_3:TimerUDB:sT24:timerdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_3:TimerUDB:sT24:timerdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_3:TimerUDB:sT24:timerdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_3:TimerUDB:sT24:timerdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_3:TimerUDB:sT24:timerdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_3:TimerUDB:sT24:timerdp:carry1\ : bit;
SIGNAL \Timer_Infrared_3:TimerUDB:sT24:timerdp:sh_right1\ : bit;
SIGNAL \Timer_Infrared_3:TimerUDB:sT24:timerdp:sh_left1\ : bit;
SIGNAL \Timer_Infrared_3:TimerUDB:sT24:timerdp:msb1\ : bit;
SIGNAL \Timer_Infrared_3:TimerUDB:sT24:timerdp:cmp_eq1_1\ : bit;
SIGNAL \Timer_Infrared_3:TimerUDB:sT24:timerdp:cmp_eq1_0\ : bit;
SIGNAL \Timer_Infrared_3:TimerUDB:sT24:timerdp:cmp_lt1_1\ : bit;
SIGNAL \Timer_Infrared_3:TimerUDB:sT24:timerdp:cmp_lt1_0\ : bit;
SIGNAL \Timer_Infrared_3:TimerUDB:sT24:timerdp:cmp_zero1_1\ : bit;
SIGNAL \Timer_Infrared_3:TimerUDB:sT24:timerdp:cmp_zero1_0\ : bit;
SIGNAL \Timer_Infrared_3:TimerUDB:sT24:timerdp:cmp_ff1_1\ : bit;
SIGNAL \Timer_Infrared_3:TimerUDB:sT24:timerdp:cmp_ff1_0\ : bit;
SIGNAL \Timer_Infrared_3:TimerUDB:sT24:timerdp:cap1_1\ : bit;
SIGNAL \Timer_Infrared_3:TimerUDB:sT24:timerdp:cap1_0\ : bit;
SIGNAL \Timer_Infrared_3:TimerUDB:sT24:timerdp:cfb1\ : bit;
SIGNAL \Timer_Infrared_3:TimerUDB:sT24:timerdp:ce0_2\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_3:TimerUDB:sT24:timerdp:ce0_2\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_3:TimerUDB:sT24:timerdp:cl0_2\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_3:TimerUDB:sT24:timerdp:cl0_2\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_3:TimerUDB:sT24:timerdp:ff0_2\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_3:TimerUDB:sT24:timerdp:ff0_2\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_3:TimerUDB:sT24:timerdp:ce1_2\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_3:TimerUDB:sT24:timerdp:ce1_2\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_3:TimerUDB:sT24:timerdp:cl1_2\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_3:TimerUDB:sT24:timerdp:cl1_2\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_3:TimerUDB:sT24:timerdp:z1_2\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_3:TimerUDB:sT24:timerdp:z1_2\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_3:TimerUDB:sT24:timerdp:ff1_2\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_3:TimerUDB:sT24:timerdp:ff1_2\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_3:TimerUDB:sT24:timerdp:ov_msb_2\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_3:TimerUDB:sT24:timerdp:ov_msb_2\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_3:TimerUDB:sT24:timerdp:co_msb_2\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_3:TimerUDB:sT24:timerdp:co_msb_2\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_3:TimerUDB:sT24:timerdp:cmsb_2\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_3:TimerUDB:sT24:timerdp:cmsb_2\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_3:TimerUDB:sT24:timerdp:so_2\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_3:TimerUDB:sT24:timerdp:so_2\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_3:TimerUDB:sT24:timerdp:f1_bus_stat_2\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_3:TimerUDB:sT24:timerdp:f1_bus_stat_2\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_3:TimerUDB:sT24:timerdp:f1_blk_stat_2\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_3:TimerUDB:sT24:timerdp:f1_blk_stat_2\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_3:TimerUDB:sT24:timerdp:ce0_reg_2\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_3:TimerUDB:sT24:timerdp:ce0_reg_2\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_3:TimerUDB:sT24:timerdp:cl0_reg_2\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_3:TimerUDB:sT24:timerdp:cl0_reg_2\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_3:TimerUDB:sT24:timerdp:z0_reg_2\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_3:TimerUDB:sT24:timerdp:z0_reg_2\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_3:TimerUDB:sT24:timerdp:ff0_reg_2\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_3:TimerUDB:sT24:timerdp:ff0_reg_2\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_3:TimerUDB:sT24:timerdp:ce1_reg_2\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_3:TimerUDB:sT24:timerdp:ce1_reg_2\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_3:TimerUDB:sT24:timerdp:cl1_reg_2\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_3:TimerUDB:sT24:timerdp:cl1_reg_2\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_3:TimerUDB:sT24:timerdp:z1_reg_2\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_3:TimerUDB:sT24:timerdp:z1_reg_2\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_3:TimerUDB:sT24:timerdp:ff1_reg_2\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_3:TimerUDB:sT24:timerdp:ff1_reg_2\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_3:TimerUDB:sT24:timerdp:ov_msb_reg_2\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_3:TimerUDB:sT24:timerdp:ov_msb_reg_2\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_3:TimerUDB:sT24:timerdp:co_msb_reg_2\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_3:TimerUDB:sT24:timerdp:co_msb_reg_2\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_3:TimerUDB:sT24:timerdp:cmsb_reg_2\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_3:TimerUDB:sT24:timerdp:cmsb_reg_2\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_3:TimerUDB:sT24:timerdp:so_reg_2\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_3:TimerUDB:sT24:timerdp:so_reg_2\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_3:TimerUDB:sT24:timerdp:f0_bus_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_3:TimerUDB:sT24:timerdp:f0_bus_stat_reg_2\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_3:TimerUDB:sT24:timerdp:f0_blk_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_3:TimerUDB:sT24:timerdp:f0_blk_stat_reg_2\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_3:TimerUDB:sT24:timerdp:f1_bus_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_3:TimerUDB:sT24:timerdp:f1_bus_stat_reg_2\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_3:TimerUDB:sT24:timerdp:f1_blk_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \Timer_Infrared_3:TimerUDB:sT24:timerdp:f1_blk_stat_reg_2\:SIGNAL IS 2;
SIGNAL \Timer_Infrared_3:Net_102\ : bit;
SIGNAL \Timer_Infrared_3:Net_266\ : bit;
SIGNAL Net_785 : bit;
SIGNAL \Control_Reg:clk\ : bit;
SIGNAL \Control_Reg:rst\ : bit;
SIGNAL Net_1116 : bit;
SIGNAL \Control_Reg:control_out_0\ : bit;
SIGNAL Net_1092 : bit;
SIGNAL \Control_Reg:control_out_1\ : bit;
SIGNAL Net_1096 : bit;
SIGNAL \Control_Reg:control_out_2\ : bit;
SIGNAL Net_1104 : bit;
SIGNAL \Control_Reg:control_out_3\ : bit;
SIGNAL Net_1117 : bit;
SIGNAL \Control_Reg:control_out_4\ : bit;
SIGNAL Net_1118 : bit;
SIGNAL \Control_Reg:control_out_5\ : bit;
SIGNAL Net_1119 : bit;
SIGNAL \Control_Reg:control_out_6\ : bit;
SIGNAL Net_1120 : bit;
SIGNAL \Control_Reg:control_out_7\ : bit;
SIGNAL \Control_Reg:control_7\ : bit;
SIGNAL \Control_Reg:control_6\ : bit;
SIGNAL \Control_Reg:control_5\ : bit;
SIGNAL \Control_Reg:control_4\ : bit;
SIGNAL \Control_Reg:control_3\ : bit;
SIGNAL \Control_Reg:control_2\ : bit;
SIGNAL \Control_Reg:control_1\ : bit;
SIGNAL \Control_Reg:control_0\ : bit;
SIGNAL tmpOE__Pin_11_net_0 : bit;
SIGNAL tmpFB_0__Pin_11_net_0 : bit;
SIGNAL tmpIO_0__Pin_11_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_11_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_11_net_0 : bit;
SIGNAL \PWM_Motor:PWMUDB:tc_reg_i\\D\ : bit;
SIGNAL \PWM_Motor:PWMUDB:prevCapture\\D\ : bit;
SIGNAL \PWM_Motor:PWMUDB:trig_last\\D\ : bit;
SIGNAL \PWM_Motor:PWMUDB:runmode_enable\\D\ : bit;
SIGNAL \PWM_Motor:PWMUDB:sc_kill_tmp\\D\ : bit;
SIGNAL \PWM_Motor:PWMUDB:ltch_kill_reg\\D\ : bit;
SIGNAL \PWM_Motor:PWMUDB:min_kill_reg\\D\ : bit;
SIGNAL \PWM_Motor:PWMUDB:dith_count_1\\D\ : bit;
SIGNAL \PWM_Motor:PWMUDB:dith_count_0\\D\ : bit;
SIGNAL \PWM_Motor:PWMUDB:pwm_reg_i\\D\ : bit;
SIGNAL \PWM_Motor:PWMUDB:pwm1_reg_i\\D\ : bit;
SIGNAL \PWM_Motor:PWMUDB:pwm2_reg_i\\D\ : bit;
SIGNAL \PWM_Motor:PWMUDB:cmp1_status_reg\\D\ : bit;
SIGNAL \PWM_Motor:PWMUDB:cmp2_status_reg\\D\ : bit;
SIGNAL \PWM_Motor:PWMUDB:final_kill_reg\\D\ : bit;
SIGNAL \PWM_Motor:PWMUDB:prevCompare1\\D\ : bit;
SIGNAL \UART:BUART:reset_reg\\D\ : bit;
SIGNAL \UART:BUART:txn\\D\ : bit;
SIGNAL \UART:BUART:tx_state_1\\D\ : bit;
SIGNAL \UART:BUART:tx_state_0\\D\ : bit;
SIGNAL \UART:BUART:tx_state_2\\D\ : bit;
SIGNAL \UART:BUART:tx_bitclk\\D\ : bit;
SIGNAL Net_724D : bit;
SIGNAL \UART:BUART:tx_ctrl_mark_last\\D\ : bit;
SIGNAL \UART:BUART:tx_mark\\D\ : bit;
SIGNAL \UART:BUART:tx_parity_bit\\D\ : bit;
SIGNAL \UART:BUART:rx_state_1\\D\ : bit;
SIGNAL \UART:BUART:rx_state_0\\D\ : bit;
SIGNAL \UART:BUART:rx_load_fifo\\D\ : bit;
SIGNAL \UART:BUART:rx_state_3\\D\ : bit;
SIGNAL \UART:BUART:rx_state_2\\D\ : bit;
SIGNAL \UART:BUART:rx_bitclk\\D\ : bit;
SIGNAL \UART:BUART:rx_state_stop1_reg\\D\ : bit;
SIGNAL \UART:BUART:pollcount_1\\D\ : bit;
SIGNAL \UART:BUART:pollcount_0\\D\ : bit;
SIGNAL \UART:BUART:rx_markspace_status\\D\ : bit;
SIGNAL \UART:BUART:rx_parity_error_status\\D\ : bit;
SIGNAL \UART:BUART:rx_stop_bit_error\\D\ : bit;
SIGNAL \UART:BUART:rx_addr_match_status\\D\ : bit;
SIGNAL \UART:BUART:rx_markspace_pre\\D\ : bit;
SIGNAL \UART:BUART:rx_parity_error_pre\\D\ : bit;
SIGNAL \UART:BUART:rx_break_status\\D\ : bit;
SIGNAL \UART:BUART:rx_address_detected\\D\ : bit;
SIGNAL \UART:BUART:rx_last\\D\ : bit;
SIGNAL \UART:BUART:rx_parity_bit\\D\ : bit;
SIGNAL \PWM_Servo:PWMUDB:tc_reg_i\\D\ : bit;
SIGNAL \PWM_Servo:PWMUDB:prevCapture\\D\ : bit;
SIGNAL \PWM_Servo:PWMUDB:trig_last\\D\ : bit;
SIGNAL \PWM_Servo:PWMUDB:runmode_enable\\D\ : bit;
SIGNAL \PWM_Servo:PWMUDB:sc_kill_tmp\\D\ : bit;
SIGNAL \PWM_Servo:PWMUDB:ltch_kill_reg\\D\ : bit;
SIGNAL \PWM_Servo:PWMUDB:min_kill_reg\\D\ : bit;
SIGNAL \PWM_Servo:PWMUDB:dith_count_1\\D\ : bit;
SIGNAL \PWM_Servo:PWMUDB:dith_count_0\\D\ : bit;
SIGNAL \PWM_Servo:PWMUDB:pwm_reg_i\\D\ : bit;
SIGNAL \PWM_Servo:PWMUDB:pwm1_reg_i\\D\ : bit;
SIGNAL \PWM_Servo:PWMUDB:pwm2_reg_i\\D\ : bit;
SIGNAL \PWM_Servo:PWMUDB:cmp1_status_reg\\D\ : bit;
SIGNAL \PWM_Servo:PWMUDB:cmp2_status_reg\\D\ : bit;
SIGNAL \PWM_Servo:PWMUDB:final_kill_reg\\D\ : bit;
SIGNAL \PWM_Servo:PWMUDB:prevCompare1\\D\ : bit;
SIGNAL \Timer_Infrared_0:TimerUDB:capture_last\\D\ : bit;
SIGNAL \Timer_Infrared_0:TimerUDB:tc_reg_i\\D\ : bit;
SIGNAL \Timer_Infrared_0:TimerUDB:hwEnable_reg\\D\ : bit;
SIGNAL \Timer_Infrared_0:TimerUDB:capture_out_reg_i\\D\ : bit;
SIGNAL \Timer_Infrared_0:TimerUDB:int_capt_count_1\\D\ : bit;
SIGNAL \Timer_Infrared_0:TimerUDB:int_capt_count_0\\D\ : bit;
SIGNAL \Timer_Infrared_0:TimerUDB:capt_int_temp\\D\ : bit;
SIGNAL \Timer_Infrared_1:TimerUDB:capture_last\\D\ : bit;
SIGNAL \Timer_Infrared_1:TimerUDB:tc_reg_i\\D\ : bit;
SIGNAL \Timer_Infrared_1:TimerUDB:hwEnable_reg\\D\ : bit;
SIGNAL \Timer_Infrared_1:TimerUDB:capture_out_reg_i\\D\ : bit;
SIGNAL \Timer_Infrared_1:TimerUDB:int_capt_count_1\\D\ : bit;
SIGNAL \Timer_Infrared_1:TimerUDB:int_capt_count_0\\D\ : bit;
SIGNAL \Timer_Infrared_1:TimerUDB:capt_int_temp\\D\ : bit;
SIGNAL \Timer_Infrared_2:TimerUDB:capture_last\\D\ : bit;
SIGNAL \Timer_Infrared_2:TimerUDB:tc_reg_i\\D\ : bit;
SIGNAL \Timer_Infrared_2:TimerUDB:hwEnable_reg\\D\ : bit;
SIGNAL \Timer_Infrared_2:TimerUDB:capture_out_reg_i\\D\ : bit;
SIGNAL \Timer_Infrared_2:TimerUDB:int_capt_count_1\\D\ : bit;
SIGNAL \Timer_Infrared_2:TimerUDB:int_capt_count_0\\D\ : bit;
SIGNAL \Timer_Infrared_2:TimerUDB:capt_int_temp\\D\ : bit;
SIGNAL \Timer_Infrared_3:TimerUDB:capture_last\\D\ : bit;
SIGNAL \Timer_Infrared_3:TimerUDB:tc_reg_i\\D\ : bit;
SIGNAL \Timer_Infrared_3:TimerUDB:hwEnable_reg\\D\ : bit;
SIGNAL \Timer_Infrared_3:TimerUDB:capture_out_reg_i\\D\ : bit;
SIGNAL \Timer_Infrared_3:TimerUDB:int_capt_count_1\\D\ : bit;
SIGNAL \Timer_Infrared_3:TimerUDB:int_capt_count_0\\D\ : bit;
SIGNAL \Timer_Infrared_3:TimerUDB:capt_int_temp\\D\ : bit;
BEGIN

one <=  ('1') ;

zero <=  ('0') ;

\PWM_Motor:PWMUDB:sc_kill_tmp\\D\ <= (not \PWM_Motor:PWMUDB:tc_i\);

\PWM_Motor:PWMUDB:dith_count_1\\D\ <= ((not \PWM_Motor:PWMUDB:dith_count_1\ and \PWM_Motor:PWMUDB:tc_i\ and \PWM_Motor:PWMUDB:dith_count_0\)
	OR (not \PWM_Motor:PWMUDB:dith_count_0\ and \PWM_Motor:PWMUDB:dith_count_1\)
	OR (not \PWM_Motor:PWMUDB:tc_i\ and \PWM_Motor:PWMUDB:dith_count_1\));

\PWM_Motor:PWMUDB:dith_count_0\\D\ <= ((not \PWM_Motor:PWMUDB:dith_count_0\ and \PWM_Motor:PWMUDB:tc_i\)
	OR (not \PWM_Motor:PWMUDB:tc_i\ and \PWM_Motor:PWMUDB:dith_count_0\));

\PWM_Motor:PWMUDB:pwm_i\ <= ((\PWM_Motor:PWMUDB:ctrl_enable\ and \PWM_Motor:PWMUDB:compare1\));

\PWM_Motor:PWMUDB:status_5\ <= (not \PWM_Motor:PWMUDB:final_kill_reg\);

\PWM_Motor:PWMUDB:cmp1_status\ <= ((not \PWM_Motor:PWMUDB:prevCompare1\ and \PWM_Motor:PWMUDB:compare1\));

Net_153 <= (not \UART:BUART:txn\);

\UART:BUART:counter_load_not\ <= ((not \UART:BUART:tx_bitclk\ and \UART:BUART:tx_state_2\)
	OR \UART:BUART:tx_state_0\
	OR \UART:BUART:tx_state_1\);

\UART:BUART:tx_bitclk_enable_pre\ <= (not \UART:BUART:tx_bitclk_dp\);

\UART:BUART:tx_status_0\ <= ((not \UART:BUART:tx_state_1\ and not \UART:BUART:tx_state_0\ and \UART:BUART:tx_fifo_empty\ and \UART:BUART:tx_state_2\ and \UART:BUART:tx_bitclk\));

\UART:BUART:tx_status_2\ <= (not \UART:BUART:tx_fifo_notfull\);

Net_724D <= ((not \UART:BUART:reset_reg\ and \UART:BUART:tx_state_2\)
	OR (not \UART:BUART:reset_reg\ and \UART:BUART:tx_state_0\)
	OR (not \UART:BUART:reset_reg\ and \UART:BUART:tx_state_1\));

\UART:BUART:tx_mark\\D\ <= ((not \UART:BUART:reset_reg\ and \UART:BUART:tx_mark\));

\UART:BUART:tx_state_2\\D\ <= ((not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_2\ and not \UART:BUART:tx_counter_dp\ and \UART:BUART:tx_state_1\ and \UART:BUART:tx_bitclk\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_2\ and \UART:BUART:tx_state_1\ and \UART:BUART:tx_state_0\ and \UART:BUART:tx_bitclk\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_1\ and \UART:BUART:tx_state_0\ and \UART:BUART:tx_state_2\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_0\ and \UART:BUART:tx_state_1\ and \UART:BUART:tx_state_2\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_bitclk\ and \UART:BUART:tx_state_2\));

\UART:BUART:tx_state_1\\D\ <= ((not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_1\ and not \UART:BUART:tx_state_2\ and \UART:BUART:tx_state_0\ and \UART:BUART:tx_bitclk\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_0\ and \UART:BUART:tx_state_1\ and \UART:BUART:tx_counter_dp\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_0\ and \UART:BUART:tx_state_1\ and \UART:BUART:tx_state_2\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_bitclk\ and \UART:BUART:tx_state_1\));

\UART:BUART:tx_state_0\\D\ <= ((not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_1\ and not \UART:BUART:tx_fifo_empty\ and not \UART:BUART:tx_state_2\ and not \UART:BUART:tx_bitclk\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_1\ and not \UART:BUART:tx_state_0\ and not \UART:BUART:tx_fifo_empty\ and \UART:BUART:tx_bitclk\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_fifo_empty\ and \UART:BUART:tx_state_0\ and \UART:BUART:tx_state_2\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_1\ and \UART:BUART:tx_state_0\ and \UART:BUART:tx_state_2\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_bitclk\ and \UART:BUART:tx_state_0\));

\UART:BUART:txn\\D\ <= ((not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_0\ and not \UART:BUART:tx_shift_out\ and not \UART:BUART:tx_state_2\ and \UART:BUART:tx_state_1\ and \UART:BUART:tx_bitclk\ and \UART:BUART:tx_counter_dp\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_1\ and not \UART:BUART:tx_state_2\ and not \UART:BUART:tx_bitclk\ and \UART:BUART:tx_state_0\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_1\ and not \UART:BUART:tx_shift_out\ and not \UART:BUART:tx_state_2\ and \UART:BUART:tx_state_0\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_bitclk\ and \UART:BUART:txn\ and \UART:BUART:tx_state_1\)
	OR (not \UART:BUART:reset_reg\ and \UART:BUART:txn\ and \UART:BUART:tx_state_2\));

\UART:BUART:tx_parity_bit\\D\ <= ((not \UART:BUART:tx_state_0\ and \UART:BUART:txn\ and \UART:BUART:tx_parity_bit\)
	OR (not \UART:BUART:tx_state_1\ and not \UART:BUART:tx_state_0\ and \UART:BUART:tx_parity_bit\)
	OR \UART:BUART:tx_parity_bit\);

\UART:BUART:rx_counter_load\ <= ((not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_0\ and not \UART:BUART:rx_state_3\ and not \UART:BUART:rx_state_2\));

\UART:BUART:rx_bitclk_pre\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not \UART:BUART:rx_count_0\));

\UART:BUART:rx_state_stop1_reg\\D\ <= (not \UART:BUART:rx_state_2\
	OR not \UART:BUART:rx_state_3\
	OR \UART:BUART:rx_state_0\
	OR \UART:BUART:rx_state_1\);

\UART:BUART:pollcount_1\\D\ <= ((not \UART:BUART:reset_reg\ and not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not \UART:BUART:pollcount_1\ and Net_461 and \UART:BUART:pollcount_0\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not \UART:BUART:pollcount_0\ and \UART:BUART:pollcount_1\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not Net_461 and \UART:BUART:pollcount_1\));

\UART:BUART:pollcount_0\\D\ <= ((not \UART:BUART:reset_reg\ and not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not \UART:BUART:pollcount_0\ and Net_461)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not Net_461 and \UART:BUART:pollcount_0\));

\UART:BUART:rx_postpoll\ <= ((Net_461 and \UART:BUART:pollcount_0\)
	OR \UART:BUART:pollcount_1\);

\UART:BUART:rx_status_4\ <= ((\UART:BUART:rx_load_fifo\ and \UART:BUART:rx_fifofull\));

\UART:BUART:rx_status_5\ <= ((\UART:BUART:rx_fifonotempty\ and \UART:BUART:rx_state_stop1_reg\));

\UART:BUART:rx_stop_bit_error\\D\ <= ((not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_0\ and not \UART:BUART:pollcount_1\ and not \UART:BUART:pollcount_0\ and \UART:BUART:rx_bitclk_enable\ and \UART:BUART:rx_state_3\ and \UART:BUART:rx_state_2\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_0\ and not \UART:BUART:pollcount_1\ and not Net_461 and \UART:BUART:rx_bitclk_enable\ and \UART:BUART:rx_state_3\ and \UART:BUART:rx_state_2\));

\UART:BUART:rx_load_fifo\\D\ <= ((not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_0\ and not \UART:BUART:rx_state_2\ and \UART:BUART:rx_bitclk_enable\ and \UART:BUART:rx_state_3\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_3\ and not \UART:BUART:rx_state_2\ and not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_4\ and \UART:BUART:rx_state_0\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_3\ and not \UART:BUART:rx_state_2\ and not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_5\ and \UART:BUART:rx_state_0\));

\UART:BUART:rx_state_3\\D\ <= ((not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_2\ and not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_4\ and \UART:BUART:rx_state_0\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_2\ and not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_5\ and \UART:BUART:rx_state_0\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_bitclk_enable\ and \UART:BUART:rx_state_3\)
	OR (not \UART:BUART:reset_reg\ and \UART:BUART:rx_state_1\ and \UART:BUART:rx_state_3\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_2\ and \UART:BUART:rx_state_3\)
	OR (not \UART:BUART:reset_reg\ and \UART:BUART:rx_state_0\ and \UART:BUART:rx_state_3\));

\UART:BUART:rx_state_2\\D\ <= ((not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_0\ and not \UART:BUART:rx_state_3\ and not \UART:BUART:rx_state_2\ and not Net_461 and \UART:BUART:rx_last\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_0\ and not \UART:BUART:rx_state_2\ and \UART:BUART:rx_bitclk_enable\ and \UART:BUART:rx_state_3\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_3\ and not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_4\ and \UART:BUART:rx_state_0\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_3\ and not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_5\ and \UART:BUART:rx_state_0\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_bitclk_enable\ and \UART:BUART:rx_state_2\)
	OR (not \UART:BUART:reset_reg\ and \UART:BUART:rx_state_1\ and \UART:BUART:rx_state_2\)
	OR (not \UART:BUART:reset_reg\ and \UART:BUART:rx_state_0\ and \UART:BUART:rx_state_2\));

\UART:BUART:rx_state_1\\D\ <= ((not \UART:BUART:reset_reg\ and \UART:BUART:rx_state_1\));

\UART:BUART:rx_state_0\\D\ <= ((not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_3\ and not \UART:BUART:pollcount_1\ and not \UART:BUART:pollcount_0\ and \UART:BUART:rx_bitclk_enable\ and \UART:BUART:rx_state_2\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_3\ and not \UART:BUART:pollcount_1\ and not Net_461 and \UART:BUART:rx_bitclk_enable\ and \UART:BUART:rx_state_2\)
	OR (not \UART:BUART:reset_reg\ and \UART:BUART:rx_state_0\ and \UART:BUART:rx_count_5\ and \UART:BUART:rx_count_4\)
	OR (not \UART:BUART:reset_reg\ and \UART:BUART:rx_state_0\ and \UART:BUART:rx_count_6\)
	OR (not \UART:BUART:reset_reg\ and \UART:BUART:rx_state_0\ and \UART:BUART:rx_state_3\)
	OR (not \UART:BUART:reset_reg\ and \UART:BUART:rx_state_1\ and \UART:BUART:rx_state_0\)
	OR (not \UART:BUART:reset_reg\ and \UART:BUART:rx_state_0\ and \UART:BUART:rx_state_2\));

\UART:BUART:rx_last\\D\ <= ((not \UART:BUART:reset_reg\ and Net_461));

\UART:BUART:rx_address_detected\\D\ <= ((not \UART:BUART:reset_reg\ and \UART:BUART:rx_address_detected\));

\PWM_Servo:PWMUDB:sc_kill_tmp\\D\ <= (not \PWM_Servo:PWMUDB:tc_i\);

\PWM_Servo:PWMUDB:dith_count_1\\D\ <= ((not \PWM_Servo:PWMUDB:dith_count_1\ and \PWM_Servo:PWMUDB:tc_i\ and \PWM_Servo:PWMUDB:dith_count_0\)
	OR (not \PWM_Servo:PWMUDB:dith_count_0\ and \PWM_Servo:PWMUDB:dith_count_1\)
	OR (not \PWM_Servo:PWMUDB:tc_i\ and \PWM_Servo:PWMUDB:dith_count_1\));

\PWM_Servo:PWMUDB:dith_count_0\\D\ <= ((not \PWM_Servo:PWMUDB:dith_count_0\ and \PWM_Servo:PWMUDB:tc_i\)
	OR (not \PWM_Servo:PWMUDB:tc_i\ and \PWM_Servo:PWMUDB:dith_count_0\));

\PWM_Servo:PWMUDB:pwm_i\ <= ((\PWM_Servo:PWMUDB:ctrl_enable\ and \PWM_Servo:PWMUDB:compare1\));

\PWM_Servo:PWMUDB:status_5\ <= (not \PWM_Servo:PWMUDB:final_kill_reg\);

\PWM_Servo:PWMUDB:cmp1_status\ <= ((not \PWM_Servo:PWMUDB:prevCompare1\ and \PWM_Servo:PWMUDB:compare1\));

Net_487 <= (not Net_319);

\Timer_Infrared_0:TimerUDB:capt_fifo_load\ <= ((not \Timer_Infrared_0:TimerUDB:capture_last\ and Net_616 and \Timer_Infrared_0:TimerUDB:control_7\ and Net_1116)
	OR (not Net_1116 and \Timer_Infrared_0:TimerUDB:control_7\ and \Timer_Infrared_0:TimerUDB:capture_last\)
	OR (not Net_616 and \Timer_Infrared_0:TimerUDB:control_7\ and \Timer_Infrared_0:TimerUDB:capture_last\));

\Timer_Infrared_0:TimerUDB:status_tc\ <= ((\Timer_Infrared_0:TimerUDB:control_7\ and \Timer_Infrared_0:TimerUDB:per_zero\));

\Timer_Infrared_0:TimerUDB:int_capt_count_1\\D\ <= ((not MODIN7_1 and not MODIN8_0 and \Timer_Infrared_0:TimerUDB:capt_fifo_load\ and MODIN7_0)
	OR (not MODIN7_1 and \Timer_Infrared_0:TimerUDB:capt_fifo_load\ and MODIN7_0 and MODIN8_1)
	OR (not MODIN7_0 and MODIN7_1 and MODIN8_0)
	OR (not MODIN7_0 and not MODIN8_1 and MODIN7_1)
	OR (not \Timer_Infrared_0:TimerUDB:capt_fifo_load\ and MODIN7_1));

\Timer_Infrared_0:TimerUDB:int_capt_count_0\\D\ <= ((not MODIN7_0 and not MODIN8_1 and \Timer_Infrared_0:TimerUDB:capt_fifo_load\ and MODIN7_1)
	OR (not MODIN7_1 and not MODIN7_0 and \Timer_Infrared_0:TimerUDB:capt_fifo_load\ and MODIN8_1)
	OR (not \Timer_Infrared_0:TimerUDB:capt_fifo_load\ and MODIN7_0)
	OR (not MODIN7_0 and \Timer_Infrared_0:TimerUDB:capt_fifo_load\ and MODIN8_0));

\Timer_Infrared_0:TimerUDB:capt_int_temp\\D\ <= ((not MODIN7_1 and not MODIN7_0 and not MODIN8_1 and not MODIN8_0 and \Timer_Infrared_0:TimerUDB:capt_fifo_load\)
	OR (not MODIN7_0 and not MODIN8_0 and \Timer_Infrared_0:TimerUDB:capt_fifo_load\ and MODIN7_1 and MODIN8_1)
	OR (not MODIN7_1 and not MODIN8_1 and \Timer_Infrared_0:TimerUDB:capt_fifo_load\ and MODIN7_0 and MODIN8_0)
	OR (\Timer_Infrared_0:TimerUDB:capt_fifo_load\ and MODIN7_1 and MODIN7_0 and MODIN8_1 and MODIN8_0));

Net_1115 <= (not Net_1116
	OR not Net_616);

\Timer_Infrared_1:TimerUDB:capt_fifo_load\ <= ((not \Timer_Infrared_1:TimerUDB:capture_last\ and Net_1091 and \Timer_Infrared_1:TimerUDB:control_7\ and Net_1092)
	OR (not Net_1092 and \Timer_Infrared_1:TimerUDB:control_7\ and \Timer_Infrared_1:TimerUDB:capture_last\)
	OR (not Net_1091 and \Timer_Infrared_1:TimerUDB:control_7\ and \Timer_Infrared_1:TimerUDB:capture_last\));

\Timer_Infrared_1:TimerUDB:status_tc\ <= ((\Timer_Infrared_1:TimerUDB:control_7\ and \Timer_Infrared_1:TimerUDB:per_zero\));

\Timer_Infrared_1:TimerUDB:int_capt_count_1\\D\ <= ((not MODIN10_1 and not MODIN11_0 and \Timer_Infrared_1:TimerUDB:capt_fifo_load\ and MODIN10_0)
	OR (not MODIN10_1 and \Timer_Infrared_1:TimerUDB:capt_fifo_load\ and MODIN10_0 and MODIN11_1)
	OR (not MODIN10_0 and MODIN10_1 and MODIN11_0)
	OR (not MODIN10_0 and not MODIN11_1 and MODIN10_1)
	OR (not \Timer_Infrared_1:TimerUDB:capt_fifo_load\ and MODIN10_1));

\Timer_Infrared_1:TimerUDB:int_capt_count_0\\D\ <= ((not MODIN10_0 and not MODIN11_1 and \Timer_Infrared_1:TimerUDB:capt_fifo_load\ and MODIN10_1)
	OR (not MODIN10_1 and not MODIN10_0 and \Timer_Infrared_1:TimerUDB:capt_fifo_load\ and MODIN11_1)
	OR (not \Timer_Infrared_1:TimerUDB:capt_fifo_load\ and MODIN10_0)
	OR (not MODIN10_0 and \Timer_Infrared_1:TimerUDB:capt_fifo_load\ and MODIN11_0));

\Timer_Infrared_1:TimerUDB:capt_int_temp\\D\ <= ((not MODIN10_1 and not MODIN10_0 and not MODIN11_1 and not MODIN11_0 and \Timer_Infrared_1:TimerUDB:capt_fifo_load\)
	OR (not MODIN10_0 and not MODIN11_0 and \Timer_Infrared_1:TimerUDB:capt_fifo_load\ and MODIN10_1 and MODIN11_1)
	OR (not MODIN10_1 and not MODIN11_1 and \Timer_Infrared_1:TimerUDB:capt_fifo_load\ and MODIN10_0 and MODIN11_0)
	OR (\Timer_Infrared_1:TimerUDB:capt_fifo_load\ and MODIN10_1 and MODIN10_0 and MODIN11_1 and MODIN11_0));

Net_742 <= (not Net_1092
	OR not Net_1091);

\Timer_Infrared_2:TimerUDB:capt_fifo_load\ <= ((not \Timer_Infrared_2:TimerUDB:capture_last\ and Net_1102 and \Timer_Infrared_2:TimerUDB:control_7\ and Net_1096)
	OR (not Net_1096 and \Timer_Infrared_2:TimerUDB:control_7\ and \Timer_Infrared_2:TimerUDB:capture_last\)
	OR (not Net_1102 and \Timer_Infrared_2:TimerUDB:control_7\ and \Timer_Infrared_2:TimerUDB:capture_last\));

\Timer_Infrared_2:TimerUDB:status_tc\ <= ((\Timer_Infrared_2:TimerUDB:control_7\ and \Timer_Infrared_2:TimerUDB:per_zero\));

\Timer_Infrared_2:TimerUDB:int_capt_count_1\\D\ <= ((not MODIN13_1 and not MODIN14_0 and \Timer_Infrared_2:TimerUDB:capt_fifo_load\ and MODIN13_0)
	OR (not MODIN13_1 and \Timer_Infrared_2:TimerUDB:capt_fifo_load\ and MODIN13_0 and MODIN14_1)
	OR (not MODIN13_0 and MODIN13_1 and MODIN14_0)
	OR (not MODIN13_0 and not MODIN14_1 and MODIN13_1)
	OR (not \Timer_Infrared_2:TimerUDB:capt_fifo_load\ and MODIN13_1));

\Timer_Infrared_2:TimerUDB:int_capt_count_0\\D\ <= ((not MODIN13_0 and not MODIN14_1 and \Timer_Infrared_2:TimerUDB:capt_fifo_load\ and MODIN13_1)
	OR (not MODIN13_1 and not MODIN13_0 and \Timer_Infrared_2:TimerUDB:capt_fifo_load\ and MODIN14_1)
	OR (not \Timer_Infrared_2:TimerUDB:capt_fifo_load\ and MODIN13_0)
	OR (not MODIN13_0 and \Timer_Infrared_2:TimerUDB:capt_fifo_load\ and MODIN14_0));

\Timer_Infrared_2:TimerUDB:capt_int_temp\\D\ <= ((not MODIN13_1 and not MODIN13_0 and not MODIN14_1 and not MODIN14_0 and \Timer_Infrared_2:TimerUDB:capt_fifo_load\)
	OR (not MODIN13_0 and not MODIN14_0 and \Timer_Infrared_2:TimerUDB:capt_fifo_load\ and MODIN13_1 and MODIN14_1)
	OR (not MODIN13_1 and not MODIN14_1 and \Timer_Infrared_2:TimerUDB:capt_fifo_load\ and MODIN13_0 and MODIN14_0)
	OR (\Timer_Infrared_2:TimerUDB:capt_fifo_load\ and MODIN13_1 and MODIN13_0 and MODIN14_1 and MODIN14_0));

Net_753 <= (not Net_1096
	OR not Net_1102);

\Timer_Infrared_3:TimerUDB:capt_fifo_load\ <= ((not \Timer_Infrared_3:TimerUDB:capture_last\ and Net_1101 and \Timer_Infrared_3:TimerUDB:control_7\ and Net_1104)
	OR (not Net_1104 and \Timer_Infrared_3:TimerUDB:control_7\ and \Timer_Infrared_3:TimerUDB:capture_last\)
	OR (not Net_1101 and \Timer_Infrared_3:TimerUDB:control_7\ and \Timer_Infrared_3:TimerUDB:capture_last\));

\Timer_Infrared_3:TimerUDB:status_tc\ <= ((\Timer_Infrared_3:TimerUDB:control_7\ and \Timer_Infrared_3:TimerUDB:per_zero\));

\Timer_Infrared_3:TimerUDB:int_capt_count_1\\D\ <= ((not \Timer_Infrared_3:TimerUDB:control_0\ and not \Timer_Infrared_3:TimerUDB:int_capt_count_1\ and \Timer_Infrared_3:TimerUDB:capt_fifo_load\ and \Timer_Infrared_3:TimerUDB:int_capt_count_0\)
	OR (not \Timer_Infrared_3:TimerUDB:int_capt_count_1\ and \Timer_Infrared_3:TimerUDB:control_1\ and \Timer_Infrared_3:TimerUDB:capt_fifo_load\ and \Timer_Infrared_3:TimerUDB:int_capt_count_0\)
	OR (not \Timer_Infrared_3:TimerUDB:int_capt_count_0\ and \Timer_Infrared_3:TimerUDB:control_0\ and \Timer_Infrared_3:TimerUDB:int_capt_count_1\)
	OR (not \Timer_Infrared_3:TimerUDB:control_1\ and not \Timer_Infrared_3:TimerUDB:int_capt_count_0\ and \Timer_Infrared_3:TimerUDB:int_capt_count_1\)
	OR (not \Timer_Infrared_3:TimerUDB:capt_fifo_load\ and \Timer_Infrared_3:TimerUDB:int_capt_count_1\));

\Timer_Infrared_3:TimerUDB:int_capt_count_0\\D\ <= ((not \Timer_Infrared_3:TimerUDB:int_capt_count_1\ and not \Timer_Infrared_3:TimerUDB:int_capt_count_0\ and \Timer_Infrared_3:TimerUDB:control_1\ and \Timer_Infrared_3:TimerUDB:capt_fifo_load\)
	OR (not \Timer_Infrared_3:TimerUDB:control_1\ and not \Timer_Infrared_3:TimerUDB:int_capt_count_0\ and \Timer_Infrared_3:TimerUDB:capt_fifo_load\ and \Timer_Infrared_3:TimerUDB:int_capt_count_1\)
	OR (not \Timer_Infrared_3:TimerUDB:capt_fifo_load\ and \Timer_Infrared_3:TimerUDB:int_capt_count_0\)
	OR (not \Timer_Infrared_3:TimerUDB:int_capt_count_0\ and \Timer_Infrared_3:TimerUDB:control_0\ and \Timer_Infrared_3:TimerUDB:capt_fifo_load\));

\Timer_Infrared_3:TimerUDB:capt_int_temp\\D\ <= ((not \Timer_Infrared_3:TimerUDB:control_1\ and not \Timer_Infrared_3:TimerUDB:control_0\ and not \Timer_Infrared_3:TimerUDB:int_capt_count_1\ and not \Timer_Infrared_3:TimerUDB:int_capt_count_0\ and \Timer_Infrared_3:TimerUDB:capt_fifo_load\)
	OR (not \Timer_Infrared_3:TimerUDB:control_0\ and not \Timer_Infrared_3:TimerUDB:int_capt_count_0\ and \Timer_Infrared_3:TimerUDB:control_1\ and \Timer_Infrared_3:TimerUDB:capt_fifo_load\ and \Timer_Infrared_3:TimerUDB:int_capt_count_1\)
	OR (not \Timer_Infrared_3:TimerUDB:control_1\ and not \Timer_Infrared_3:TimerUDB:int_capt_count_1\ and \Timer_Infrared_3:TimerUDB:control_0\ and \Timer_Infrared_3:TimerUDB:capt_fifo_load\ and \Timer_Infrared_3:TimerUDB:int_capt_count_0\)
	OR (\Timer_Infrared_3:TimerUDB:control_1\ and \Timer_Infrared_3:TimerUDB:control_0\ and \Timer_Infrared_3:TimerUDB:capt_fifo_load\ and \Timer_Infrared_3:TimerUDB:int_capt_count_1\ and \Timer_Infrared_3:TimerUDB:int_capt_count_0\));

Net_785 <= (not Net_1104
	OR not Net_1101);

Net_733 <= ((Net_1091 and Net_1092));

Net_1017 <= ((Net_616 and Net_1116));

Net_744 <= ((Net_1102 and Net_1096));

Net_789 <= ((Net_1101 and Net_1104));

\PWM_Motor:PWMUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_17,
		enable=>one,
		clock_out=>\PWM_Motor:PWMUDB:ClockOutFromEnBlock\);
\PWM_Motor:PWMUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_17,
		enable=>one,
		clock_out=>\PWM_Motor:PWMUDB:Clk_Ctl_i\);
\PWM_Motor:PWMUDB:sCTRLReg:SyncCtl:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\PWM_Motor:PWMUDB:Clk_Ctl_i\,
		control=>(\PWM_Motor:PWMUDB:ctrl_enable\, \PWM_Motor:PWMUDB:control_6\, \PWM_Motor:PWMUDB:control_5\, \PWM_Motor:PWMUDB:control_4\,
			\PWM_Motor:PWMUDB:control_3\, \PWM_Motor:PWMUDB:control_2\, \PWM_Motor:PWMUDB:control_1\, \PWM_Motor:PWMUDB:control_0\));
\PWM_Motor:PWMUDB:sSTSReg:rstSts:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0100111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\PWM_Motor:PWMUDB:ClockOutFromEnBlock\,
		status=>(zero, \PWM_Motor:PWMUDB:status_5\, zero, \PWM_Motor:PWMUDB:status_3\,
			\PWM_Motor:PWMUDB:tc_i\, \PWM_Motor:PWMUDB:status_1\, \PWM_Motor:PWMUDB:status_0\),
		interrupt=>\PWM_Motor:Net_55\);
\PWM_Motor:PWMUDB:sP8:pwmdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\PWM_Motor:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\PWM_Motor:PWMUDB:tc_i\, \PWM_Motor:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\PWM_Motor:PWMUDB:cmp1_eq\,
		cl0=>\PWM_Motor:PWMUDB:compare1\,
		z0=>\PWM_Motor:PWMUDB:tc_i\,
		ff0=>open,
		ce1=>\PWM_Motor:PWMUDB:cmp2_eq\,
		cl1=>\PWM_Motor:PWMUDB:cmp2_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\PWM_Motor:PWMUDB:fifo_nempty\,
		f1_blk_stat=>\PWM_Motor:PWMUDB:status_3\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\PWM_Motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_Motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\);
\PWM_Motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_Motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\);
\PWM_Motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_Motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\);
Clock_Motor:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"32371878-841d-4b15-986a-ac1689b16d0e",
		source_clock_id=>"",
		divisor=>0,
		period=>"100000000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_17,
		dig_domain_out=>open);
Pin_2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"52f31aa9-2f0a-497d-9a1f-1424095e13e6",
		drive_mode=>"011",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		intr_mode=>"00",
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		oe_conn=>"0",
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0")
	PORT MAP(oe=>(one),
		y=>Net_19,
		fb=>(tmpFB_0__Pin_2_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin_2_net_0),
		siovref=>(tmpSIOVREF__Pin_2_net_0),
		annotation=>(open),
		interrupt=>tmpINTERRUPT_0__Pin_2_net_0);
\LCD:LCDPort\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"ab1ae047-9a92-425e-ae3d-c73023921dcb/ed092b9b-d398-4703-be89-cebf998501f6",
		drive_mode=>"110110110110110110110",
		ibuf_enabled=>"1111111",
		init_dr_st=>"0000000",
		input_sync=>"1111111",
		intr_mode=>"00000000000000",
		io_voltage=>", , , , , , ",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0000000",
		output_sync=>"0000000",
		oe_conn=>"0000000",
		pin_aliases=>",,,,,,",
		pin_mode=>"OOOOOOO",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0000000",
		sio_ibuf=>"00000000",
		sio_info=>"00000000000000",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0000000",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10101010101010",
		width=>7,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0000000")
	PORT MAP(oe=>(one, one, one, one,
			one, one, one),
		y=>(zero, zero, zero, zero,
			zero, zero, zero),
		fb=>(\LCD:tmpFB_6__LCDPort_net_6\, \LCD:tmpFB_6__LCDPort_net_5\, \LCD:tmpFB_6__LCDPort_net_4\, \LCD:tmpFB_6__LCDPort_net_3\,
			\LCD:tmpFB_6__LCDPort_net_2\, \LCD:tmpFB_6__LCDPort_net_1\, \LCD:tmpFB_6__LCDPort_net_0\),
		analog=>(open, open, open, open,
			open, open, open),
		io=>(\LCD:tmpIO_6__LCDPort_net_6\, \LCD:tmpIO_6__LCDPort_net_5\, \LCD:tmpIO_6__LCDPort_net_4\, \LCD:tmpIO_6__LCDPort_net_3\,
			\LCD:tmpIO_6__LCDPort_net_2\, \LCD:tmpIO_6__LCDPort_net_1\, \LCD:tmpIO_6__LCDPort_net_0\),
		siovref=>(\LCD:tmpSIOVREF__LCDPort_net_0\),
		annotation=>(open, open, open, open,
			open, open, open),
		interrupt=>\LCD:tmpINTERRUPT_0__LCDPort_net_0\);
\Timer_HE:TimerHW\:cy_psoc3_timer_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(clock=>Net_17,
		kill=>zero,
		enable=>one,
		capture=>Net_432,
		timer_reset=>zero,
		tc=>\Timer_HE:Net_51\,
		compare=>\Timer_HE:Net_261\,
		interrupt=>\Timer_HE:Net_57\);
Pin_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"4c15b41e-e284-4978-99e7-5aaee19bd0ce",
		drive_mode=>"011",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		intr_mode=>"00",
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		oe_conn=>"0",
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>Net_432,
		analog=>(open),
		io=>(tmpIO_0__Pin_1_net_0),
		siovref=>(tmpSIOVREF__Pin_1_net_0),
		annotation=>(open),
		interrupt=>tmpINTERRUPT_0__Pin_1_net_0);
inter_HE:cy_isr_v1_0
	GENERIC MAP(int_type=>"00")
	PORT MAP(int_signal=>Net_432);
\UART:IntClock\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"b0162966-0060-4af5-82d1-fcb491ad7619/be0a0e37-ad17-42ca-b5a1-1a654d736358",
		source_clock_id=>"",
		divisor=>0,
		period=>"3255208333.33333",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>\UART:Net_9\,
		dig_domain_out=>open);
\UART:RXInternalInterrupt\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>Net_802);
\UART:BUART:ClkSync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>\UART:Net_9\,
		enable=>one,
		clock_out=>\UART:BUART:clock_op\);
\UART:BUART:sTX:TxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\UART:BUART:reset_reg\,
		clk=>\UART:BUART:clock_op\,
		cs_addr=>(\UART:BUART:tx_state_1\, \UART:BUART:tx_state_0\, \UART:BUART:tx_bitclk_enable_pre\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\UART:BUART:tx_shift_out\,
		f0_bus_stat=>\UART:BUART:tx_fifo_notfull\,
		f0_blk_stat=>\UART:BUART:tx_fifo_empty\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\UART:BUART:sTX:sCLOCK:TxBitClkGen\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\UART:BUART:reset_reg\,
		clk=>\UART:BUART:clock_op\,
		cs_addr=>(zero, zero, \UART:BUART:counter_load_not\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>\UART:BUART:tx_bitclk_dp\,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>\UART:BUART:tx_counter_dp\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>(\UART:BUART:sc_out_7\, \UART:BUART:sc_out_6\, \UART:BUART:sc_out_5\, \UART:BUART:sc_out_4\,
			\UART:BUART:sc_out_3\, \UART:BUART:sc_out_2\, \UART:BUART:sc_out_1\, \UART:BUART:sc_out_0\));
\UART:BUART:sTX:TxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000001",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\UART:BUART:reset_reg\,
		clock=>\UART:BUART:clock_op\,
		status=>(zero, zero, zero, \UART:BUART:tx_fifo_notfull\,
			\UART:BUART:tx_status_2\, \UART:BUART:tx_fifo_empty\, \UART:BUART:tx_status_0\),
		interrupt=>\UART:BUART:tx_interrupt_out\);
\UART:BUART:sRX:RxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\UART:BUART:reset_reg\,
		clk=>\UART:BUART:clock_op\,
		cs_addr=>(\UART:BUART:rx_state_1\, \UART:BUART:rx_state_0\, \UART:BUART:rx_bitclk_enable\),
		route_si=>\UART:BUART:rx_postpoll\,
		route_ci=>zero,
		f0_load=>\UART:BUART:rx_load_fifo\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\UART:BUART:rx_addressmatch1\,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>\UART:BUART:rx_addressmatch2\,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\UART:BUART:hd_shift_out\,
		f0_bus_stat=>\UART:BUART:rx_fifonotempty\,
		f0_blk_stat=>\UART:BUART:rx_fifofull\,
		f1_bus_stat=>\UART:BUART:hd_tx_fifo_notfull\,
		f1_blk_stat=>\UART:BUART:hd_tx_fifo_empty\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\UART:BUART:sRX:RxBitCounter\:cy_psoc3_count7
	GENERIC MAP(cy_period=>"1110010",
		cy_init_value=>"0000000",
		cy_route_ld=>'1',
		cy_route_en=>'1',
		cy_alt_mode=>'0')
	PORT MAP(clock=>\UART:BUART:clock_op\,
		reset=>\UART:BUART:reset_reg\,
		load=>\UART:BUART:rx_counter_load\,
		enable=>one,
		count=>(\UART:BUART:rx_count_6\, \UART:BUART:rx_count_5\, \UART:BUART:rx_count_4\, \UART:BUART:rx_count_3\,
			\UART:BUART:rx_count_2\, \UART:BUART:rx_count_1\, \UART:BUART:rx_count_0\),
		tc=>\UART:BUART:rx_count7_tc\);
\UART:BUART:sRX:RxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"1011111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\UART:BUART:reset_reg\,
		clock=>\UART:BUART:clock_op\,
		status=>(zero, \UART:BUART:rx_status_5\, \UART:BUART:rx_status_4\, \UART:BUART:rx_status_3\,
			\UART:BUART:rx_status_2\, zero, zero),
		interrupt=>Net_802);
Rx_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"1425177d-0d0e-4468-8bcc-e638e5509a9b",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		intr_mode=>"00",
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		oe_conn=>"0",
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>Net_461,
		analog=>(open),
		io=>(tmpIO_0__Rx_1_net_0),
		siovref=>(tmpSIOVREF__Rx_1_net_0),
		annotation=>(open),
		interrupt=>tmpINTERRUPT_0__Rx_1_net_0);
Tx_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"ed092b9b-d398-4703-be89-cebf998501f6",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		intr_mode=>"00",
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		oe_conn=>"0",
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0")
	PORT MAP(oe=>(one),
		y=>Net_153,
		fb=>(tmpFB_0__Tx_1_net_0),
		analog=>(open),
		io=>(tmpIO_0__Tx_1_net_0),
		siovref=>(tmpSIOVREF__Tx_1_net_0),
		annotation=>(open),
		interrupt=>tmpINTERRUPT_0__Tx_1_net_0);
\PWM_Servo:PWMUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_213,
		enable=>one,
		clock_out=>\PWM_Servo:PWMUDB:ClockOutFromEnBlock\);
\PWM_Servo:PWMUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_213,
		enable=>one,
		clock_out=>\PWM_Servo:PWMUDB:Clk_Ctl_i\);
\PWM_Servo:PWMUDB:sCTRLReg:SyncCtl:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\PWM_Servo:PWMUDB:Clk_Ctl_i\,
		control=>(\PWM_Servo:PWMUDB:ctrl_enable\, \PWM_Servo:PWMUDB:control_6\, \PWM_Servo:PWMUDB:control_5\, \PWM_Servo:PWMUDB:control_4\,
			\PWM_Servo:PWMUDB:control_3\, \PWM_Servo:PWMUDB:control_2\, \PWM_Servo:PWMUDB:control_1\, \PWM_Servo:PWMUDB:control_0\));
\PWM_Servo:PWMUDB:sSTSReg:rstSts:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0100111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\PWM_Servo:PWMUDB:ClockOutFromEnBlock\,
		status=>(zero, \PWM_Servo:PWMUDB:status_5\, zero, \PWM_Servo:PWMUDB:status_3\,
			\PWM_Servo:PWMUDB:tc_i\, \PWM_Servo:PWMUDB:status_1\, \PWM_Servo:PWMUDB:status_0\),
		interrupt=>\PWM_Servo:Net_55\);
\PWM_Servo:PWMUDB:sP16:pwmdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\PWM_Servo:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\PWM_Servo:PWMUDB:tc_i\, \PWM_Servo:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\PWM_Servo:PWMUDB:nc2\,
		cl0=>\PWM_Servo:PWMUDB:nc3\,
		z0=>\PWM_Servo:PWMUDB:nc1\,
		ff0=>open,
		ce1=>\PWM_Servo:PWMUDB:nc4\,
		cl1=>\PWM_Servo:PWMUDB:nc5\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\PWM_Servo:PWMUDB:nc6\,
		f1_blk_stat=>\PWM_Servo:PWMUDB:nc7\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\PWM_Servo:PWMUDB:sP16:pwmdp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\PWM_Servo:PWMUDB:sP16:pwmdp:sh_right\,
		sol=>\PWM_Servo:PWMUDB:sP16:pwmdp:sh_left\,
		msbi=>\PWM_Servo:PWMUDB:sP16:pwmdp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\PWM_Servo:PWMUDB:sP16:pwmdp:cmp_eq_1\, \PWM_Servo:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\PWM_Servo:PWMUDB:sP16:pwmdp:cmp_lt_1\, \PWM_Servo:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\PWM_Servo:PWMUDB:sP16:pwmdp:cmp_zero_1\, \PWM_Servo:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\PWM_Servo:PWMUDB:sP16:pwmdp:cmp_ff_1\, \PWM_Servo:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\PWM_Servo:PWMUDB:sP16:pwmdp:cap_1\, \PWM_Servo:PWMUDB:sP16:pwmdp:cap_0\),
		cfbi=>zero,
		cfbo=>\PWM_Servo:PWMUDB:sP16:pwmdp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\PWM_Servo:PWMUDB:sP16:pwmdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\PWM_Servo:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\PWM_Servo:PWMUDB:tc_i\, \PWM_Servo:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\PWM_Servo:PWMUDB:cmp1_eq\,
		cl0=>\PWM_Servo:PWMUDB:compare1\,
		z0=>\PWM_Servo:PWMUDB:tc_i\,
		ff0=>open,
		ce1=>\PWM_Servo:PWMUDB:cmp2_eq\,
		cl1=>\PWM_Servo:PWMUDB:cmp2_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\PWM_Servo:PWMUDB:fifo_nempty\,
		f1_blk_stat=>\PWM_Servo:PWMUDB:status_3\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\PWM_Servo:PWMUDB:sP16:pwmdp:carry\,
		co=>open,
		sir=>\PWM_Servo:PWMUDB:sP16:pwmdp:sh_left\,
		sor=>\PWM_Servo:PWMUDB:sP16:pwmdp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\PWM_Servo:PWMUDB:sP16:pwmdp:msb\,
		cei=>(\PWM_Servo:PWMUDB:sP16:pwmdp:cmp_eq_1\, \PWM_Servo:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\PWM_Servo:PWMUDB:sP16:pwmdp:cmp_lt_1\, \PWM_Servo:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		clo=>open,
		zi=>(\PWM_Servo:PWMUDB:sP16:pwmdp:cmp_zero_1\, \PWM_Servo:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		zo=>open,
		fi=>(\PWM_Servo:PWMUDB:sP16:pwmdp:cmp_ff_1\, \PWM_Servo:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		fo=>open,
		capi=>(\PWM_Servo:PWMUDB:sP16:pwmdp:cap_1\, \PWM_Servo:PWMUDB:sP16:pwmdp:cap_0\),
		capo=>open,
		cfbi=>\PWM_Servo:PWMUDB:sP16:pwmdp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\PWM_Servo:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_Servo:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_24\);
\PWM_Servo:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_Servo:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_16\);
\PWM_Servo:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_Servo:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_8\);
Clock_Servo:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"ba3bd138-d3be-4a80-831c-715bad98555d",
		source_clock_id=>"",
		divisor=>0,
		period=>"10000000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_213,
		dig_domain_out=>open);
Pin_3:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"de245d7d-7dea-48d7-8368-11dc40ff59d8",
		drive_mode=>"011",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		intr_mode=>"00",
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		oe_conn=>"0",
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0")
	PORT MAP(oe=>(one),
		y=>Net_223,
		fb=>(tmpFB_0__Pin_3_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin_3_net_0),
		siovref=>(tmpSIOVREF__Pin_3_net_0),
		annotation=>(open),
		interrupt=>tmpINTERRUPT_0__Pin_3_net_0);
Pin_4:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"66a559ba-c051-4371-9e66-f8ed1d8f0e19",
		drive_mode=>"011",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		intr_mode=>"00",
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		oe_conn=>"0",
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>Net_319,
		analog=>(open),
		io=>(tmpIO_0__Pin_4_net_0),
		siovref=>(tmpSIOVREF__Pin_4_net_0),
		annotation=>(open),
		interrupt=>tmpINTERRUPT_0__Pin_4_net_0);
Pin_5:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"ee2b83c1-12c6-4432-812b-1f456f11e277",
		drive_mode=>"011",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		intr_mode=>"00",
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		oe_conn=>"0",
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>Net_429,
		analog=>(open),
		io=>(tmpIO_0__Pin_5_net_0),
		siovref=>(tmpSIOVREF__Pin_5_net_0),
		annotation=>(open),
		interrupt=>tmpINTERRUPT_0__Pin_5_net_0);
Pin_6:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"99406d35-ddc6-497c-a413-a34918508470",
		drive_mode=>"011",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		intr_mode=>"00",
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		oe_conn=>"0",
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>Net_423,
		analog=>(open),
		io=>(tmpIO_0__Pin_6_net_0),
		siovref=>(tmpSIOVREF__Pin_6_net_0),
		annotation=>(open),
		interrupt=>tmpINTERRUPT_0__Pin_6_net_0);
inter_horizontalSync:cy_isr_v1_0
	GENERIC MAP(int_type=>"00")
	PORT MAP(int_signal=>Net_319);
inter_verticalSync:cy_isr_v1_0
	GENERIC MAP(int_type=>"00")
	PORT MAP(int_signal=>Net_429);
inter_comparator:cy_isr_v1_0
	GENERIC MAP(int_type=>"00")
	PORT MAP(int_signal=>Net_423);
\Timer_Nav:TimerHW\:cy_psoc3_timer_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(clock=>Net_433,
		kill=>zero,
		enable=>one,
		capture=>Net_423,
		timer_reset=>Net_487,
		tc=>\Timer_Nav:Net_51\,
		compare=>\Timer_Nav:Net_261\,
		interrupt=>\Timer_Nav:Net_57\);
Clock_Nav:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"94740077-e38a-4994-97eb-35e6d0df78c1",
		source_clock_id=>"",
		divisor=>0,
		period=>"333333333.333333",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_433,
		dig_domain_out=>open);
Pin_7:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"1e856b81-2301-4397-a187-7cec30f54249",
		drive_mode=>"011",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		intr_mode=>"00",
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		oe_conn=>"0",
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>Net_616,
		analog=>(open),
		io=>(tmpIO_0__Pin_7_net_0),
		siovref=>(tmpSIOVREF__Pin_7_net_0),
		annotation=>(open),
		interrupt=>tmpINTERRUPT_0__Pin_7_net_0);
inter_infrared_rising_0:cy_isr_v1_0
	GENERIC MAP(int_type=>"00")
	PORT MAP(int_signal=>Net_1017);
\Timer_Infrared_0:TimerUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_791,
		enable=>one,
		clock_out=>\Timer_Infrared_0:TimerUDB:ClockOutFromEnBlock\);
\Timer_Infrared_0:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_791,
		enable=>one,
		clock_out=>\Timer_Infrared_0:TimerUDB:Clk_Ctl_i\);
\Timer_Infrared_0:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\Timer_Infrared_0:TimerUDB:Clk_Ctl_i\,
		control=>(\Timer_Infrared_0:TimerUDB:control_7\, \Timer_Infrared_0:TimerUDB:control_6\, \Timer_Infrared_0:TimerUDB:control_5\, \Timer_Infrared_0:TimerUDB:control_4\,
			\Timer_Infrared_0:TimerUDB:control_3\, \Timer_Infrared_0:TimerUDB:control_2\, MODIN8_1, MODIN8_0));
\Timer_Infrared_0:TimerUDB:rstSts:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000011",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\Timer_Infrared_0:TimerUDB:ClockOutFromEnBlock\,
		status=>(zero, zero, zero, \Timer_Infrared_0:TimerUDB:status_3\,
			\Timer_Infrared_0:TimerUDB:status_2\, \Timer_Infrared_0:TimerUDB:capt_int_temp\, \Timer_Infrared_0:TimerUDB:status_tc\),
		interrupt=>\Timer_Infrared_0:Net_55\);
\Timer_Infrared_0:TimerUDB:sT24:timerdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Timer_Infrared_0:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(zero, \Timer_Infrared_0:TimerUDB:control_7\, \Timer_Infrared_0:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>\Timer_Infrared_0:TimerUDB:capt_fifo_load\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\Timer_Infrared_0:TimerUDB:nc0\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\Timer_Infrared_0:TimerUDB:nc6\,
		f0_blk_stat=>\Timer_Infrared_0:TimerUDB:nc8\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\Timer_Infrared_0:TimerUDB:sT24:timerdp:carry0\,
		sir=>zero,
		sor=>open,
		sil=>\Timer_Infrared_0:TimerUDB:sT24:timerdp:sh_right0\,
		sol=>\Timer_Infrared_0:TimerUDB:sT24:timerdp:sh_left0\,
		msbi=>\Timer_Infrared_0:TimerUDB:sT24:timerdp:msb0\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\Timer_Infrared_0:TimerUDB:sT24:timerdp:cmp_eq0_1\, \Timer_Infrared_0:TimerUDB:sT24:timerdp:cmp_eq0_0\),
		cli=>(zero, zero),
		clo=>(\Timer_Infrared_0:TimerUDB:sT24:timerdp:cmp_lt0_1\, \Timer_Infrared_0:TimerUDB:sT24:timerdp:cmp_lt0_0\),
		zi=>(zero, zero),
		zo=>(\Timer_Infrared_0:TimerUDB:sT24:timerdp:cmp_zero0_1\, \Timer_Infrared_0:TimerUDB:sT24:timerdp:cmp_zero0_0\),
		fi=>(zero, zero),
		fo=>(\Timer_Infrared_0:TimerUDB:sT24:timerdp:cmp_ff0_1\, \Timer_Infrared_0:TimerUDB:sT24:timerdp:cmp_ff0_0\),
		capi=>(zero, zero),
		capo=>(\Timer_Infrared_0:TimerUDB:sT24:timerdp:cap0_1\, \Timer_Infrared_0:TimerUDB:sT24:timerdp:cap0_0\),
		cfbi=>zero,
		cfbo=>\Timer_Infrared_0:TimerUDB:sT24:timerdp:cfb0\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Timer_Infrared_0:TimerUDB:sT24:timerdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Timer_Infrared_0:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(zero, \Timer_Infrared_0:TimerUDB:control_7\, \Timer_Infrared_0:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>\Timer_Infrared_0:TimerUDB:capt_fifo_load\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\Timer_Infrared_0:TimerUDB:nc1\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\Timer_Infrared_0:TimerUDB:nc5\,
		f0_blk_stat=>\Timer_Infrared_0:TimerUDB:nc7\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\Timer_Infrared_0:TimerUDB:sT24:timerdp:carry0\,
		co=>\Timer_Infrared_0:TimerUDB:sT24:timerdp:carry1\,
		sir=>\Timer_Infrared_0:TimerUDB:sT24:timerdp:sh_left0\,
		sor=>\Timer_Infrared_0:TimerUDB:sT24:timerdp:sh_right0\,
		sil=>\Timer_Infrared_0:TimerUDB:sT24:timerdp:sh_right1\,
		sol=>\Timer_Infrared_0:TimerUDB:sT24:timerdp:sh_left1\,
		msbi=>\Timer_Infrared_0:TimerUDB:sT24:timerdp:msb1\,
		msbo=>\Timer_Infrared_0:TimerUDB:sT24:timerdp:msb0\,
		cei=>(\Timer_Infrared_0:TimerUDB:sT24:timerdp:cmp_eq0_1\, \Timer_Infrared_0:TimerUDB:sT24:timerdp:cmp_eq0_0\),
		ceo=>(\Timer_Infrared_0:TimerUDB:sT24:timerdp:cmp_eq1_1\, \Timer_Infrared_0:TimerUDB:sT24:timerdp:cmp_eq1_0\),
		cli=>(\Timer_Infrared_0:TimerUDB:sT24:timerdp:cmp_lt0_1\, \Timer_Infrared_0:TimerUDB:sT24:timerdp:cmp_lt0_0\),
		clo=>(\Timer_Infrared_0:TimerUDB:sT24:timerdp:cmp_lt1_1\, \Timer_Infrared_0:TimerUDB:sT24:timerdp:cmp_lt1_0\),
		zi=>(\Timer_Infrared_0:TimerUDB:sT24:timerdp:cmp_zero0_1\, \Timer_Infrared_0:TimerUDB:sT24:timerdp:cmp_zero0_0\),
		zo=>(\Timer_Infrared_0:TimerUDB:sT24:timerdp:cmp_zero1_1\, \Timer_Infrared_0:TimerUDB:sT24:timerdp:cmp_zero1_0\),
		fi=>(\Timer_Infrared_0:TimerUDB:sT24:timerdp:cmp_ff0_1\, \Timer_Infrared_0:TimerUDB:sT24:timerdp:cmp_ff0_0\),
		fo=>(\Timer_Infrared_0:TimerUDB:sT24:timerdp:cmp_ff1_1\, \Timer_Infrared_0:TimerUDB:sT24:timerdp:cmp_ff1_0\),
		capi=>(\Timer_Infrared_0:TimerUDB:sT24:timerdp:cap0_1\, \Timer_Infrared_0:TimerUDB:sT24:timerdp:cap0_0\),
		capo=>(\Timer_Infrared_0:TimerUDB:sT24:timerdp:cap1_1\, \Timer_Infrared_0:TimerUDB:sT24:timerdp:cap1_0\),
		cfbi=>\Timer_Infrared_0:TimerUDB:sT24:timerdp:cfb0\,
		cfbo=>\Timer_Infrared_0:TimerUDB:sT24:timerdp:cfb1\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Timer_Infrared_0:TimerUDB:sT24:timerdp:u2\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Timer_Infrared_0:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(zero, \Timer_Infrared_0:TimerUDB:control_7\, \Timer_Infrared_0:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>\Timer_Infrared_0:TimerUDB:capt_fifo_load\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\Timer_Infrared_0:TimerUDB:per_zero\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\Timer_Infrared_0:TimerUDB:status_3\,
		f0_blk_stat=>\Timer_Infrared_0:TimerUDB:status_2\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\Timer_Infrared_0:TimerUDB:sT24:timerdp:carry1\,
		co=>open,
		sir=>\Timer_Infrared_0:TimerUDB:sT24:timerdp:sh_left1\,
		sor=>\Timer_Infrared_0:TimerUDB:sT24:timerdp:sh_right1\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\Timer_Infrared_0:TimerUDB:sT24:timerdp:msb1\,
		cei=>(\Timer_Infrared_0:TimerUDB:sT24:timerdp:cmp_eq1_1\, \Timer_Infrared_0:TimerUDB:sT24:timerdp:cmp_eq1_0\),
		ceo=>open,
		cli=>(\Timer_Infrared_0:TimerUDB:sT24:timerdp:cmp_lt1_1\, \Timer_Infrared_0:TimerUDB:sT24:timerdp:cmp_lt1_0\),
		clo=>open,
		zi=>(\Timer_Infrared_0:TimerUDB:sT24:timerdp:cmp_zero1_1\, \Timer_Infrared_0:TimerUDB:sT24:timerdp:cmp_zero1_0\),
		zo=>open,
		fi=>(\Timer_Infrared_0:TimerUDB:sT24:timerdp:cmp_ff1_1\, \Timer_Infrared_0:TimerUDB:sT24:timerdp:cmp_ff1_0\),
		fo=>open,
		capi=>(\Timer_Infrared_0:TimerUDB:sT24:timerdp:cap1_1\, \Timer_Infrared_0:TimerUDB:sT24:timerdp:cap1_0\),
		capo=>open,
		cfbi=>\Timer_Infrared_0:TimerUDB:sT24:timerdp:cfb1\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
Clock_Infrared:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"f2f6be70-1d3d-4255-a361-82a257cf55c2",
		source_clock_id=>"",
		divisor=>0,
		period=>"41666666.6666667",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_791,
		dig_domain_out=>open);
inter_infrared_falling_0:cy_isr_v1_0
	GENERIC MAP(int_type=>"00")
	PORT MAP(int_signal=>Net_1115);
Pin_8:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"f4b90f9f-6888-4a34-b547-e7bc8b9c2c63",
		drive_mode=>"011",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		intr_mode=>"00",
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		oe_conn=>"0",
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>Net_1091,
		analog=>(open),
		io=>(tmpIO_0__Pin_8_net_0),
		siovref=>(tmpSIOVREF__Pin_8_net_0),
		annotation=>(open),
		interrupt=>tmpINTERRUPT_0__Pin_8_net_0);
inter_infrared_rising_1:cy_isr_v1_0
	GENERIC MAP(int_type=>"00")
	PORT MAP(int_signal=>Net_733);
\Timer_Infrared_1:TimerUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_791,
		enable=>one,
		clock_out=>\Timer_Infrared_1:TimerUDB:ClockOutFromEnBlock\);
\Timer_Infrared_1:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_791,
		enable=>one,
		clock_out=>\Timer_Infrared_1:TimerUDB:Clk_Ctl_i\);
\Timer_Infrared_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\Timer_Infrared_1:TimerUDB:Clk_Ctl_i\,
		control=>(\Timer_Infrared_1:TimerUDB:control_7\, \Timer_Infrared_1:TimerUDB:control_6\, \Timer_Infrared_1:TimerUDB:control_5\, \Timer_Infrared_1:TimerUDB:control_4\,
			\Timer_Infrared_1:TimerUDB:control_3\, \Timer_Infrared_1:TimerUDB:control_2\, MODIN11_1, MODIN11_0));
\Timer_Infrared_1:TimerUDB:rstSts:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000011",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\Timer_Infrared_1:TimerUDB:ClockOutFromEnBlock\,
		status=>(zero, zero, zero, \Timer_Infrared_1:TimerUDB:status_3\,
			\Timer_Infrared_1:TimerUDB:status_2\, \Timer_Infrared_1:TimerUDB:capt_int_temp\, \Timer_Infrared_1:TimerUDB:status_tc\),
		interrupt=>\Timer_Infrared_1:Net_55\);
\Timer_Infrared_1:TimerUDB:sT24:timerdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Timer_Infrared_1:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(zero, \Timer_Infrared_1:TimerUDB:control_7\, \Timer_Infrared_1:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>\Timer_Infrared_1:TimerUDB:capt_fifo_load\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\Timer_Infrared_1:TimerUDB:nc0\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\Timer_Infrared_1:TimerUDB:nc6\,
		f0_blk_stat=>\Timer_Infrared_1:TimerUDB:nc8\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\Timer_Infrared_1:TimerUDB:sT24:timerdp:carry0\,
		sir=>zero,
		sor=>open,
		sil=>\Timer_Infrared_1:TimerUDB:sT24:timerdp:sh_right0\,
		sol=>\Timer_Infrared_1:TimerUDB:sT24:timerdp:sh_left0\,
		msbi=>\Timer_Infrared_1:TimerUDB:sT24:timerdp:msb0\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\Timer_Infrared_1:TimerUDB:sT24:timerdp:cmp_eq0_1\, \Timer_Infrared_1:TimerUDB:sT24:timerdp:cmp_eq0_0\),
		cli=>(zero, zero),
		clo=>(\Timer_Infrared_1:TimerUDB:sT24:timerdp:cmp_lt0_1\, \Timer_Infrared_1:TimerUDB:sT24:timerdp:cmp_lt0_0\),
		zi=>(zero, zero),
		zo=>(\Timer_Infrared_1:TimerUDB:sT24:timerdp:cmp_zero0_1\, \Timer_Infrared_1:TimerUDB:sT24:timerdp:cmp_zero0_0\),
		fi=>(zero, zero),
		fo=>(\Timer_Infrared_1:TimerUDB:sT24:timerdp:cmp_ff0_1\, \Timer_Infrared_1:TimerUDB:sT24:timerdp:cmp_ff0_0\),
		capi=>(zero, zero),
		capo=>(\Timer_Infrared_1:TimerUDB:sT24:timerdp:cap0_1\, \Timer_Infrared_1:TimerUDB:sT24:timerdp:cap0_0\),
		cfbi=>zero,
		cfbo=>\Timer_Infrared_1:TimerUDB:sT24:timerdp:cfb0\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Timer_Infrared_1:TimerUDB:sT24:timerdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Timer_Infrared_1:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(zero, \Timer_Infrared_1:TimerUDB:control_7\, \Timer_Infrared_1:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>\Timer_Infrared_1:TimerUDB:capt_fifo_load\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\Timer_Infrared_1:TimerUDB:nc1\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\Timer_Infrared_1:TimerUDB:nc5\,
		f0_blk_stat=>\Timer_Infrared_1:TimerUDB:nc7\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\Timer_Infrared_1:TimerUDB:sT24:timerdp:carry0\,
		co=>\Timer_Infrared_1:TimerUDB:sT24:timerdp:carry1\,
		sir=>\Timer_Infrared_1:TimerUDB:sT24:timerdp:sh_left0\,
		sor=>\Timer_Infrared_1:TimerUDB:sT24:timerdp:sh_right0\,
		sil=>\Timer_Infrared_1:TimerUDB:sT24:timerdp:sh_right1\,
		sol=>\Timer_Infrared_1:TimerUDB:sT24:timerdp:sh_left1\,
		msbi=>\Timer_Infrared_1:TimerUDB:sT24:timerdp:msb1\,
		msbo=>\Timer_Infrared_1:TimerUDB:sT24:timerdp:msb0\,
		cei=>(\Timer_Infrared_1:TimerUDB:sT24:timerdp:cmp_eq0_1\, \Timer_Infrared_1:TimerUDB:sT24:timerdp:cmp_eq0_0\),
		ceo=>(\Timer_Infrared_1:TimerUDB:sT24:timerdp:cmp_eq1_1\, \Timer_Infrared_1:TimerUDB:sT24:timerdp:cmp_eq1_0\),
		cli=>(\Timer_Infrared_1:TimerUDB:sT24:timerdp:cmp_lt0_1\, \Timer_Infrared_1:TimerUDB:sT24:timerdp:cmp_lt0_0\),
		clo=>(\Timer_Infrared_1:TimerUDB:sT24:timerdp:cmp_lt1_1\, \Timer_Infrared_1:TimerUDB:sT24:timerdp:cmp_lt1_0\),
		zi=>(\Timer_Infrared_1:TimerUDB:sT24:timerdp:cmp_zero0_1\, \Timer_Infrared_1:TimerUDB:sT24:timerdp:cmp_zero0_0\),
		zo=>(\Timer_Infrared_1:TimerUDB:sT24:timerdp:cmp_zero1_1\, \Timer_Infrared_1:TimerUDB:sT24:timerdp:cmp_zero1_0\),
		fi=>(\Timer_Infrared_1:TimerUDB:sT24:timerdp:cmp_ff0_1\, \Timer_Infrared_1:TimerUDB:sT24:timerdp:cmp_ff0_0\),
		fo=>(\Timer_Infrared_1:TimerUDB:sT24:timerdp:cmp_ff1_1\, \Timer_Infrared_1:TimerUDB:sT24:timerdp:cmp_ff1_0\),
		capi=>(\Timer_Infrared_1:TimerUDB:sT24:timerdp:cap0_1\, \Timer_Infrared_1:TimerUDB:sT24:timerdp:cap0_0\),
		capo=>(\Timer_Infrared_1:TimerUDB:sT24:timerdp:cap1_1\, \Timer_Infrared_1:TimerUDB:sT24:timerdp:cap1_0\),
		cfbi=>\Timer_Infrared_1:TimerUDB:sT24:timerdp:cfb0\,
		cfbo=>\Timer_Infrared_1:TimerUDB:sT24:timerdp:cfb1\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Timer_Infrared_1:TimerUDB:sT24:timerdp:u2\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Timer_Infrared_1:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(zero, \Timer_Infrared_1:TimerUDB:control_7\, \Timer_Infrared_1:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>\Timer_Infrared_1:TimerUDB:capt_fifo_load\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\Timer_Infrared_1:TimerUDB:per_zero\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\Timer_Infrared_1:TimerUDB:status_3\,
		f0_blk_stat=>\Timer_Infrared_1:TimerUDB:status_2\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\Timer_Infrared_1:TimerUDB:sT24:timerdp:carry1\,
		co=>open,
		sir=>\Timer_Infrared_1:TimerUDB:sT24:timerdp:sh_left1\,
		sor=>\Timer_Infrared_1:TimerUDB:sT24:timerdp:sh_right1\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\Timer_Infrared_1:TimerUDB:sT24:timerdp:msb1\,
		cei=>(\Timer_Infrared_1:TimerUDB:sT24:timerdp:cmp_eq1_1\, \Timer_Infrared_1:TimerUDB:sT24:timerdp:cmp_eq1_0\),
		ceo=>open,
		cli=>(\Timer_Infrared_1:TimerUDB:sT24:timerdp:cmp_lt1_1\, \Timer_Infrared_1:TimerUDB:sT24:timerdp:cmp_lt1_0\),
		clo=>open,
		zi=>(\Timer_Infrared_1:TimerUDB:sT24:timerdp:cmp_zero1_1\, \Timer_Infrared_1:TimerUDB:sT24:timerdp:cmp_zero1_0\),
		zo=>open,
		fi=>(\Timer_Infrared_1:TimerUDB:sT24:timerdp:cmp_ff1_1\, \Timer_Infrared_1:TimerUDB:sT24:timerdp:cmp_ff1_0\),
		fo=>open,
		capi=>(\Timer_Infrared_1:TimerUDB:sT24:timerdp:cap1_1\, \Timer_Infrared_1:TimerUDB:sT24:timerdp:cap1_0\),
		capo=>open,
		cfbi=>\Timer_Infrared_1:TimerUDB:sT24:timerdp:cfb1\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
inter_infrared_falling_1:cy_isr_v1_0
	GENERIC MAP(int_type=>"00")
	PORT MAP(int_signal=>Net_742);
Pin_9:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"92077f11-cbb4-4705-bb4c-5afe371848cb",
		drive_mode=>"011",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		intr_mode=>"00",
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		oe_conn=>"0",
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>Net_1102,
		analog=>(open),
		io=>(tmpIO_0__Pin_9_net_0),
		siovref=>(tmpSIOVREF__Pin_9_net_0),
		annotation=>(open),
		interrupt=>tmpINTERRUPT_0__Pin_9_net_0);
inter_infrared_rising_2:cy_isr_v1_0
	GENERIC MAP(int_type=>"00")
	PORT MAP(int_signal=>Net_744);
\Timer_Infrared_2:TimerUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_791,
		enable=>one,
		clock_out=>\Timer_Infrared_2:TimerUDB:ClockOutFromEnBlock\);
\Timer_Infrared_2:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_791,
		enable=>one,
		clock_out=>\Timer_Infrared_2:TimerUDB:Clk_Ctl_i\);
\Timer_Infrared_2:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\Timer_Infrared_2:TimerUDB:Clk_Ctl_i\,
		control=>(\Timer_Infrared_2:TimerUDB:control_7\, \Timer_Infrared_2:TimerUDB:control_6\, \Timer_Infrared_2:TimerUDB:control_5\, \Timer_Infrared_2:TimerUDB:control_4\,
			\Timer_Infrared_2:TimerUDB:control_3\, \Timer_Infrared_2:TimerUDB:control_2\, MODIN14_1, MODIN14_0));
\Timer_Infrared_2:TimerUDB:rstSts:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000011",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\Timer_Infrared_2:TimerUDB:ClockOutFromEnBlock\,
		status=>(zero, zero, zero, \Timer_Infrared_2:TimerUDB:status_3\,
			\Timer_Infrared_2:TimerUDB:status_2\, \Timer_Infrared_2:TimerUDB:capt_int_temp\, \Timer_Infrared_2:TimerUDB:status_tc\),
		interrupt=>\Timer_Infrared_2:Net_55\);
\Timer_Infrared_2:TimerUDB:sT24:timerdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Timer_Infrared_2:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(zero, \Timer_Infrared_2:TimerUDB:control_7\, \Timer_Infrared_2:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>\Timer_Infrared_2:TimerUDB:capt_fifo_load\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\Timer_Infrared_2:TimerUDB:nc0\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\Timer_Infrared_2:TimerUDB:nc6\,
		f0_blk_stat=>\Timer_Infrared_2:TimerUDB:nc8\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\Timer_Infrared_2:TimerUDB:sT24:timerdp:carry0\,
		sir=>zero,
		sor=>open,
		sil=>\Timer_Infrared_2:TimerUDB:sT24:timerdp:sh_right0\,
		sol=>\Timer_Infrared_2:TimerUDB:sT24:timerdp:sh_left0\,
		msbi=>\Timer_Infrared_2:TimerUDB:sT24:timerdp:msb0\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\Timer_Infrared_2:TimerUDB:sT24:timerdp:cmp_eq0_1\, \Timer_Infrared_2:TimerUDB:sT24:timerdp:cmp_eq0_0\),
		cli=>(zero, zero),
		clo=>(\Timer_Infrared_2:TimerUDB:sT24:timerdp:cmp_lt0_1\, \Timer_Infrared_2:TimerUDB:sT24:timerdp:cmp_lt0_0\),
		zi=>(zero, zero),
		zo=>(\Timer_Infrared_2:TimerUDB:sT24:timerdp:cmp_zero0_1\, \Timer_Infrared_2:TimerUDB:sT24:timerdp:cmp_zero0_0\),
		fi=>(zero, zero),
		fo=>(\Timer_Infrared_2:TimerUDB:sT24:timerdp:cmp_ff0_1\, \Timer_Infrared_2:TimerUDB:sT24:timerdp:cmp_ff0_0\),
		capi=>(zero, zero),
		capo=>(\Timer_Infrared_2:TimerUDB:sT24:timerdp:cap0_1\, \Timer_Infrared_2:TimerUDB:sT24:timerdp:cap0_0\),
		cfbi=>zero,
		cfbo=>\Timer_Infrared_2:TimerUDB:sT24:timerdp:cfb0\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Timer_Infrared_2:TimerUDB:sT24:timerdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Timer_Infrared_2:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(zero, \Timer_Infrared_2:TimerUDB:control_7\, \Timer_Infrared_2:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>\Timer_Infrared_2:TimerUDB:capt_fifo_load\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\Timer_Infrared_2:TimerUDB:nc1\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\Timer_Infrared_2:TimerUDB:nc5\,
		f0_blk_stat=>\Timer_Infrared_2:TimerUDB:nc7\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\Timer_Infrared_2:TimerUDB:sT24:timerdp:carry0\,
		co=>\Timer_Infrared_2:TimerUDB:sT24:timerdp:carry1\,
		sir=>\Timer_Infrared_2:TimerUDB:sT24:timerdp:sh_left0\,
		sor=>\Timer_Infrared_2:TimerUDB:sT24:timerdp:sh_right0\,
		sil=>\Timer_Infrared_2:TimerUDB:sT24:timerdp:sh_right1\,
		sol=>\Timer_Infrared_2:TimerUDB:sT24:timerdp:sh_left1\,
		msbi=>\Timer_Infrared_2:TimerUDB:sT24:timerdp:msb1\,
		msbo=>\Timer_Infrared_2:TimerUDB:sT24:timerdp:msb0\,
		cei=>(\Timer_Infrared_2:TimerUDB:sT24:timerdp:cmp_eq0_1\, \Timer_Infrared_2:TimerUDB:sT24:timerdp:cmp_eq0_0\),
		ceo=>(\Timer_Infrared_2:TimerUDB:sT24:timerdp:cmp_eq1_1\, \Timer_Infrared_2:TimerUDB:sT24:timerdp:cmp_eq1_0\),
		cli=>(\Timer_Infrared_2:TimerUDB:sT24:timerdp:cmp_lt0_1\, \Timer_Infrared_2:TimerUDB:sT24:timerdp:cmp_lt0_0\),
		clo=>(\Timer_Infrared_2:TimerUDB:sT24:timerdp:cmp_lt1_1\, \Timer_Infrared_2:TimerUDB:sT24:timerdp:cmp_lt1_0\),
		zi=>(\Timer_Infrared_2:TimerUDB:sT24:timerdp:cmp_zero0_1\, \Timer_Infrared_2:TimerUDB:sT24:timerdp:cmp_zero0_0\),
		zo=>(\Timer_Infrared_2:TimerUDB:sT24:timerdp:cmp_zero1_1\, \Timer_Infrared_2:TimerUDB:sT24:timerdp:cmp_zero1_0\),
		fi=>(\Timer_Infrared_2:TimerUDB:sT24:timerdp:cmp_ff0_1\, \Timer_Infrared_2:TimerUDB:sT24:timerdp:cmp_ff0_0\),
		fo=>(\Timer_Infrared_2:TimerUDB:sT24:timerdp:cmp_ff1_1\, \Timer_Infrared_2:TimerUDB:sT24:timerdp:cmp_ff1_0\),
		capi=>(\Timer_Infrared_2:TimerUDB:sT24:timerdp:cap0_1\, \Timer_Infrared_2:TimerUDB:sT24:timerdp:cap0_0\),
		capo=>(\Timer_Infrared_2:TimerUDB:sT24:timerdp:cap1_1\, \Timer_Infrared_2:TimerUDB:sT24:timerdp:cap1_0\),
		cfbi=>\Timer_Infrared_2:TimerUDB:sT24:timerdp:cfb0\,
		cfbo=>\Timer_Infrared_2:TimerUDB:sT24:timerdp:cfb1\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Timer_Infrared_2:TimerUDB:sT24:timerdp:u2\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Timer_Infrared_2:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(zero, \Timer_Infrared_2:TimerUDB:control_7\, \Timer_Infrared_2:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>\Timer_Infrared_2:TimerUDB:capt_fifo_load\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\Timer_Infrared_2:TimerUDB:per_zero\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\Timer_Infrared_2:TimerUDB:status_3\,
		f0_blk_stat=>\Timer_Infrared_2:TimerUDB:status_2\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\Timer_Infrared_2:TimerUDB:sT24:timerdp:carry1\,
		co=>open,
		sir=>\Timer_Infrared_2:TimerUDB:sT24:timerdp:sh_left1\,
		sor=>\Timer_Infrared_2:TimerUDB:sT24:timerdp:sh_right1\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\Timer_Infrared_2:TimerUDB:sT24:timerdp:msb1\,
		cei=>(\Timer_Infrared_2:TimerUDB:sT24:timerdp:cmp_eq1_1\, \Timer_Infrared_2:TimerUDB:sT24:timerdp:cmp_eq1_0\),
		ceo=>open,
		cli=>(\Timer_Infrared_2:TimerUDB:sT24:timerdp:cmp_lt1_1\, \Timer_Infrared_2:TimerUDB:sT24:timerdp:cmp_lt1_0\),
		clo=>open,
		zi=>(\Timer_Infrared_2:TimerUDB:sT24:timerdp:cmp_zero1_1\, \Timer_Infrared_2:TimerUDB:sT24:timerdp:cmp_zero1_0\),
		zo=>open,
		fi=>(\Timer_Infrared_2:TimerUDB:sT24:timerdp:cmp_ff1_1\, \Timer_Infrared_2:TimerUDB:sT24:timerdp:cmp_ff1_0\),
		fo=>open,
		capi=>(\Timer_Infrared_2:TimerUDB:sT24:timerdp:cap1_1\, \Timer_Infrared_2:TimerUDB:sT24:timerdp:cap1_0\),
		capo=>open,
		cfbi=>\Timer_Infrared_2:TimerUDB:sT24:timerdp:cfb1\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
inter_infrared_falling_2:cy_isr_v1_0
	GENERIC MAP(int_type=>"00")
	PORT MAP(int_signal=>Net_753);
Pin_10:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"f0fac53b-26c6-485e-8c84-fec35960825e",
		drive_mode=>"011",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		intr_mode=>"00",
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		oe_conn=>"0",
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>Net_1101,
		analog=>(open),
		io=>(tmpIO_0__Pin_10_net_0),
		siovref=>(tmpSIOVREF__Pin_10_net_0),
		annotation=>(open),
		interrupt=>tmpINTERRUPT_0__Pin_10_net_0);
inter_infrared_rising_3:cy_isr_v1_0
	GENERIC MAP(int_type=>"00")
	PORT MAP(int_signal=>Net_789);
\Timer_Infrared_3:TimerUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_791,
		enable=>one,
		clock_out=>\Timer_Infrared_3:TimerUDB:ClockOutFromEnBlock\);
\Timer_Infrared_3:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_791,
		enable=>one,
		clock_out=>\Timer_Infrared_3:TimerUDB:Clk_Ctl_i\);
\Timer_Infrared_3:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\Timer_Infrared_3:TimerUDB:Clk_Ctl_i\,
		control=>(\Timer_Infrared_3:TimerUDB:control_7\, \Timer_Infrared_3:TimerUDB:control_6\, \Timer_Infrared_3:TimerUDB:control_5\, \Timer_Infrared_3:TimerUDB:control_4\,
			\Timer_Infrared_3:TimerUDB:control_3\, \Timer_Infrared_3:TimerUDB:control_2\, \Timer_Infrared_3:TimerUDB:control_1\, \Timer_Infrared_3:TimerUDB:control_0\));
\Timer_Infrared_3:TimerUDB:rstSts:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000011",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\Timer_Infrared_3:TimerUDB:ClockOutFromEnBlock\,
		status=>(zero, zero, zero, \Timer_Infrared_3:TimerUDB:status_3\,
			\Timer_Infrared_3:TimerUDB:status_2\, \Timer_Infrared_3:TimerUDB:capt_int_temp\, \Timer_Infrared_3:TimerUDB:status_tc\),
		interrupt=>\Timer_Infrared_3:Net_55\);
\Timer_Infrared_3:TimerUDB:sT24:timerdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Timer_Infrared_3:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(zero, \Timer_Infrared_3:TimerUDB:control_7\, \Timer_Infrared_3:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>\Timer_Infrared_3:TimerUDB:capt_fifo_load\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\Timer_Infrared_3:TimerUDB:nc0\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\Timer_Infrared_3:TimerUDB:nc6\,
		f0_blk_stat=>\Timer_Infrared_3:TimerUDB:nc8\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\Timer_Infrared_3:TimerUDB:sT24:timerdp:carry0\,
		sir=>zero,
		sor=>open,
		sil=>\Timer_Infrared_3:TimerUDB:sT24:timerdp:sh_right0\,
		sol=>\Timer_Infrared_3:TimerUDB:sT24:timerdp:sh_left0\,
		msbi=>\Timer_Infrared_3:TimerUDB:sT24:timerdp:msb0\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\Timer_Infrared_3:TimerUDB:sT24:timerdp:cmp_eq0_1\, \Timer_Infrared_3:TimerUDB:sT24:timerdp:cmp_eq0_0\),
		cli=>(zero, zero),
		clo=>(\Timer_Infrared_3:TimerUDB:sT24:timerdp:cmp_lt0_1\, \Timer_Infrared_3:TimerUDB:sT24:timerdp:cmp_lt0_0\),
		zi=>(zero, zero),
		zo=>(\Timer_Infrared_3:TimerUDB:sT24:timerdp:cmp_zero0_1\, \Timer_Infrared_3:TimerUDB:sT24:timerdp:cmp_zero0_0\),
		fi=>(zero, zero),
		fo=>(\Timer_Infrared_3:TimerUDB:sT24:timerdp:cmp_ff0_1\, \Timer_Infrared_3:TimerUDB:sT24:timerdp:cmp_ff0_0\),
		capi=>(zero, zero),
		capo=>(\Timer_Infrared_3:TimerUDB:sT24:timerdp:cap0_1\, \Timer_Infrared_3:TimerUDB:sT24:timerdp:cap0_0\),
		cfbi=>zero,
		cfbo=>\Timer_Infrared_3:TimerUDB:sT24:timerdp:cfb0\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Timer_Infrared_3:TimerUDB:sT24:timerdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Timer_Infrared_3:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(zero, \Timer_Infrared_3:TimerUDB:control_7\, \Timer_Infrared_3:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>\Timer_Infrared_3:TimerUDB:capt_fifo_load\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\Timer_Infrared_3:TimerUDB:nc1\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\Timer_Infrared_3:TimerUDB:nc5\,
		f0_blk_stat=>\Timer_Infrared_3:TimerUDB:nc7\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\Timer_Infrared_3:TimerUDB:sT24:timerdp:carry0\,
		co=>\Timer_Infrared_3:TimerUDB:sT24:timerdp:carry1\,
		sir=>\Timer_Infrared_3:TimerUDB:sT24:timerdp:sh_left0\,
		sor=>\Timer_Infrared_3:TimerUDB:sT24:timerdp:sh_right0\,
		sil=>\Timer_Infrared_3:TimerUDB:sT24:timerdp:sh_right1\,
		sol=>\Timer_Infrared_3:TimerUDB:sT24:timerdp:sh_left1\,
		msbi=>\Timer_Infrared_3:TimerUDB:sT24:timerdp:msb1\,
		msbo=>\Timer_Infrared_3:TimerUDB:sT24:timerdp:msb0\,
		cei=>(\Timer_Infrared_3:TimerUDB:sT24:timerdp:cmp_eq0_1\, \Timer_Infrared_3:TimerUDB:sT24:timerdp:cmp_eq0_0\),
		ceo=>(\Timer_Infrared_3:TimerUDB:sT24:timerdp:cmp_eq1_1\, \Timer_Infrared_3:TimerUDB:sT24:timerdp:cmp_eq1_0\),
		cli=>(\Timer_Infrared_3:TimerUDB:sT24:timerdp:cmp_lt0_1\, \Timer_Infrared_3:TimerUDB:sT24:timerdp:cmp_lt0_0\),
		clo=>(\Timer_Infrared_3:TimerUDB:sT24:timerdp:cmp_lt1_1\, \Timer_Infrared_3:TimerUDB:sT24:timerdp:cmp_lt1_0\),
		zi=>(\Timer_Infrared_3:TimerUDB:sT24:timerdp:cmp_zero0_1\, \Timer_Infrared_3:TimerUDB:sT24:timerdp:cmp_zero0_0\),
		zo=>(\Timer_Infrared_3:TimerUDB:sT24:timerdp:cmp_zero1_1\, \Timer_Infrared_3:TimerUDB:sT24:timerdp:cmp_zero1_0\),
		fi=>(\Timer_Infrared_3:TimerUDB:sT24:timerdp:cmp_ff0_1\, \Timer_Infrared_3:TimerUDB:sT24:timerdp:cmp_ff0_0\),
		fo=>(\Timer_Infrared_3:TimerUDB:sT24:timerdp:cmp_ff1_1\, \Timer_Infrared_3:TimerUDB:sT24:timerdp:cmp_ff1_0\),
		capi=>(\Timer_Infrared_3:TimerUDB:sT24:timerdp:cap0_1\, \Timer_Infrared_3:TimerUDB:sT24:timerdp:cap0_0\),
		capo=>(\Timer_Infrared_3:TimerUDB:sT24:timerdp:cap1_1\, \Timer_Infrared_3:TimerUDB:sT24:timerdp:cap1_0\),
		cfbi=>\Timer_Infrared_3:TimerUDB:sT24:timerdp:cfb0\,
		cfbo=>\Timer_Infrared_3:TimerUDB:sT24:timerdp:cfb1\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Timer_Infrared_3:TimerUDB:sT24:timerdp:u2\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Timer_Infrared_3:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(zero, \Timer_Infrared_3:TimerUDB:control_7\, \Timer_Infrared_3:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>\Timer_Infrared_3:TimerUDB:capt_fifo_load\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\Timer_Infrared_3:TimerUDB:per_zero\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\Timer_Infrared_3:TimerUDB:status_3\,
		f0_blk_stat=>\Timer_Infrared_3:TimerUDB:status_2\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\Timer_Infrared_3:TimerUDB:sT24:timerdp:carry1\,
		co=>open,
		sir=>\Timer_Infrared_3:TimerUDB:sT24:timerdp:sh_left1\,
		sor=>\Timer_Infrared_3:TimerUDB:sT24:timerdp:sh_right1\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\Timer_Infrared_3:TimerUDB:sT24:timerdp:msb1\,
		cei=>(\Timer_Infrared_3:TimerUDB:sT24:timerdp:cmp_eq1_1\, \Timer_Infrared_3:TimerUDB:sT24:timerdp:cmp_eq1_0\),
		ceo=>open,
		cli=>(\Timer_Infrared_3:TimerUDB:sT24:timerdp:cmp_lt1_1\, \Timer_Infrared_3:TimerUDB:sT24:timerdp:cmp_lt1_0\),
		clo=>open,
		zi=>(\Timer_Infrared_3:TimerUDB:sT24:timerdp:cmp_zero1_1\, \Timer_Infrared_3:TimerUDB:sT24:timerdp:cmp_zero1_0\),
		zo=>open,
		fi=>(\Timer_Infrared_3:TimerUDB:sT24:timerdp:cmp_ff1_1\, \Timer_Infrared_3:TimerUDB:sT24:timerdp:cmp_ff1_0\),
		fo=>open,
		capi=>(\Timer_Infrared_3:TimerUDB:sT24:timerdp:cap1_1\, \Timer_Infrared_3:TimerUDB:sT24:timerdp:cap1_0\),
		capo=>open,
		cfbi=>\Timer_Infrared_3:TimerUDB:sT24:timerdp:cfb1\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
inter_infrared_falling_3:cy_isr_v1_0
	GENERIC MAP(int_type=>"00")
	PORT MAP(int_signal=>Net_785);
\Control_Reg:Sync:ctrl_reg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(\Control_Reg:control_7\, \Control_Reg:control_6\, \Control_Reg:control_5\, \Control_Reg:control_4\,
			Net_1104, Net_1096, Net_1092, Net_1116));
Pin_11:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"e2d1a677-7632-4dfb-9f32-10afd0473291",
		drive_mode=>"011",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		intr_mode=>"00",
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		oe_conn=>"0",
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0")
	PORT MAP(oe=>(one),
		y=>Net_1116,
		fb=>(tmpFB_0__Pin_11_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin_11_net_0),
		siovref=>(tmpSIOVREF__Pin_11_net_0),
		annotation=>(open),
		interrupt=>tmpINTERRUPT_0__Pin_11_net_0);
\PWM_Motor:PWMUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\PWM_Motor:PWMUDB:tc_i\,
		clk=>\PWM_Motor:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Motor:PWMUDB:tc_reg_i\);
\PWM_Motor:PWMUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_Motor:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Motor:PWMUDB:prevCapture\);
\PWM_Motor:PWMUDB:trig_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_Motor:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Motor:PWMUDB:trig_last\);
\PWM_Motor:PWMUDB:runmode_enable\:cy_dsrff
	PORT MAP(d=>\PWM_Motor:PWMUDB:ctrl_enable\,
		s=>zero,
		r=>zero,
		clk=>\PWM_Motor:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Motor:PWMUDB:runmode_enable\);
\PWM_Motor:PWMUDB:sc_kill_tmp\:cy_dff
	PORT MAP(d=>\PWM_Motor:PWMUDB:sc_kill_tmp\\D\,
		clk=>\PWM_Motor:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Motor:PWMUDB:sc_kill_tmp\);
\PWM_Motor:PWMUDB:ltch_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>zero,
		clk=>\PWM_Motor:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Motor:PWMUDB:ltch_kill_reg\);
\PWM_Motor:PWMUDB:min_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>zero,
		clk=>\PWM_Motor:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Motor:PWMUDB:min_kill_reg\);
\PWM_Motor:PWMUDB:dith_count_1\:cy_dsrff
	PORT MAP(d=>\PWM_Motor:PWMUDB:dith_count_1\\D\,
		s=>zero,
		r=>zero,
		clk=>\PWM_Motor:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Motor:PWMUDB:dith_count_1\);
\PWM_Motor:PWMUDB:dith_count_0\:cy_dsrff
	PORT MAP(d=>\PWM_Motor:PWMUDB:dith_count_0\\D\,
		s=>zero,
		r=>zero,
		clk=>\PWM_Motor:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Motor:PWMUDB:dith_count_0\);
\PWM_Motor:PWMUDB:pwm_reg_i\:cy_dff
	PORT MAP(d=>\PWM_Motor:PWMUDB:pwm_i\,
		clk=>\PWM_Motor:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_19);
\PWM_Motor:PWMUDB:pwm1_reg_i\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_Motor:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Motor:PWMUDB:pwm1_reg_i\);
\PWM_Motor:PWMUDB:pwm2_reg_i\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_Motor:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Motor:PWMUDB:pwm2_reg_i\);
\PWM_Motor:PWMUDB:cmp1_status_reg\:cy_dsrff
	PORT MAP(d=>\PWM_Motor:PWMUDB:cmp1_status\,
		s=>zero,
		r=>zero,
		clk=>\PWM_Motor:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Motor:PWMUDB:status_0\);
\PWM_Motor:PWMUDB:cmp2_status_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>zero,
		clk=>\PWM_Motor:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Motor:PWMUDB:status_1\);
\PWM_Motor:PWMUDB:final_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>zero,
		clk=>\PWM_Motor:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Motor:PWMUDB:final_kill_reg\);
\PWM_Motor:PWMUDB:prevCompare1\:cy_dff
	PORT MAP(d=>\PWM_Motor:PWMUDB:compare1\,
		clk=>\PWM_Motor:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Motor:PWMUDB:prevCompare1\);
\UART:BUART:reset_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:reset_reg\);
\UART:BUART:txn\:cy_dff
	PORT MAP(d=>\UART:BUART:txn\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:txn\);
\UART:BUART:tx_state_1\:cy_dff
	PORT MAP(d=>\UART:BUART:tx_state_1\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:tx_state_1\);
\UART:BUART:tx_state_0\:cy_dff
	PORT MAP(d=>\UART:BUART:tx_state_0\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:tx_state_0\);
\UART:BUART:tx_state_2\:cy_dff
	PORT MAP(d=>\UART:BUART:tx_state_2\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:tx_state_2\);
\UART:BUART:tx_bitclk\:cy_dff
	PORT MAP(d=>\UART:BUART:tx_bitclk_enable_pre\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:tx_bitclk\);
Net_724:cy_dff
	PORT MAP(d=>Net_724D,
		clk=>\UART:BUART:clock_op\,
		q=>Net_724);
\UART:BUART:tx_ctrl_mark_last\:cy_dff
	PORT MAP(d=>\UART:BUART:tx_ctrl_mark_last\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:tx_ctrl_mark_last\);
\UART:BUART:tx_mark\:cy_dff
	PORT MAP(d=>\UART:BUART:tx_mark\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:tx_mark\);
\UART:BUART:tx_parity_bit\:cy_dff
	PORT MAP(d=>\UART:BUART:tx_parity_bit\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:tx_parity_bit\);
\UART:BUART:rx_state_1\:cy_dff
	PORT MAP(d=>\UART:BUART:rx_state_1\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_state_1\);
\UART:BUART:rx_state_0\:cy_dff
	PORT MAP(d=>\UART:BUART:rx_state_0\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_state_0\);
\UART:BUART:rx_load_fifo\:cy_dff
	PORT MAP(d=>\UART:BUART:rx_load_fifo\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_load_fifo\);
\UART:BUART:rx_state_3\:cy_dff
	PORT MAP(d=>\UART:BUART:rx_state_3\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_state_3\);
\UART:BUART:rx_state_2\:cy_dff
	PORT MAP(d=>\UART:BUART:rx_state_2\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_state_2\);
\UART:BUART:rx_bitclk\:cy_dff
	PORT MAP(d=>\UART:BUART:rx_bitclk_pre\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_bitclk_enable\);
\UART:BUART:rx_state_stop1_reg\:cy_dff
	PORT MAP(d=>\UART:BUART:rx_state_stop1_reg\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_state_stop1_reg\);
\UART:BUART:pollcount_1\:cy_dff
	PORT MAP(d=>\UART:BUART:pollcount_1\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:pollcount_1\);
\UART:BUART:pollcount_0\:cy_dff
	PORT MAP(d=>\UART:BUART:pollcount_0\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:pollcount_0\);
\UART:BUART:rx_markspace_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_markspace_status\);
\UART:BUART:rx_parity_error_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_status_2\);
\UART:BUART:rx_stop_bit_error\:cy_dff
	PORT MAP(d=>\UART:BUART:rx_stop_bit_error\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_status_3\);
\UART:BUART:rx_addr_match_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_addr_match_status\);
\UART:BUART:rx_markspace_pre\:cy_dff
	PORT MAP(d=>\UART:BUART:rx_markspace_pre\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_markspace_pre\);
\UART:BUART:rx_parity_error_pre\:cy_dff
	PORT MAP(d=>\UART:BUART:rx_parity_error_pre\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_parity_error_pre\);
\UART:BUART:rx_break_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_break_status\);
\UART:BUART:rx_address_detected\:cy_dff
	PORT MAP(d=>\UART:BUART:rx_address_detected\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_address_detected\);
\UART:BUART:rx_last\:cy_dff
	PORT MAP(d=>\UART:BUART:rx_last\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_last\);
\UART:BUART:rx_parity_bit\:cy_dff
	PORT MAP(d=>\UART:BUART:rx_parity_bit\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_parity_bit\);
\PWM_Servo:PWMUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\PWM_Servo:PWMUDB:tc_i\,
		clk=>\PWM_Servo:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Servo:PWMUDB:tc_reg_i\);
\PWM_Servo:PWMUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_Servo:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Servo:PWMUDB:prevCapture\);
\PWM_Servo:PWMUDB:trig_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_Servo:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Servo:PWMUDB:trig_last\);
\PWM_Servo:PWMUDB:runmode_enable\:cy_dsrff
	PORT MAP(d=>\PWM_Servo:PWMUDB:ctrl_enable\,
		s=>zero,
		r=>zero,
		clk=>\PWM_Servo:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Servo:PWMUDB:runmode_enable\);
\PWM_Servo:PWMUDB:sc_kill_tmp\:cy_dff
	PORT MAP(d=>\PWM_Servo:PWMUDB:sc_kill_tmp\\D\,
		clk=>\PWM_Servo:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Servo:PWMUDB:sc_kill_tmp\);
\PWM_Servo:PWMUDB:ltch_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>zero,
		clk=>\PWM_Servo:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Servo:PWMUDB:ltch_kill_reg\);
\PWM_Servo:PWMUDB:min_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>zero,
		clk=>\PWM_Servo:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Servo:PWMUDB:min_kill_reg\);
\PWM_Servo:PWMUDB:dith_count_1\:cy_dsrff
	PORT MAP(d=>\PWM_Servo:PWMUDB:dith_count_1\\D\,
		s=>zero,
		r=>zero,
		clk=>\PWM_Servo:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Servo:PWMUDB:dith_count_1\);
\PWM_Servo:PWMUDB:dith_count_0\:cy_dsrff
	PORT MAP(d=>\PWM_Servo:PWMUDB:dith_count_0\\D\,
		s=>zero,
		r=>zero,
		clk=>\PWM_Servo:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Servo:PWMUDB:dith_count_0\);
\PWM_Servo:PWMUDB:pwm_reg_i\:cy_dff
	PORT MAP(d=>\PWM_Servo:PWMUDB:pwm_i\,
		clk=>\PWM_Servo:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_223);
\PWM_Servo:PWMUDB:pwm1_reg_i\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_Servo:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Servo:PWMUDB:pwm1_reg_i\);
\PWM_Servo:PWMUDB:pwm2_reg_i\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_Servo:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Servo:PWMUDB:pwm2_reg_i\);
\PWM_Servo:PWMUDB:cmp1_status_reg\:cy_dsrff
	PORT MAP(d=>\PWM_Servo:PWMUDB:cmp1_status\,
		s=>zero,
		r=>zero,
		clk=>\PWM_Servo:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Servo:PWMUDB:status_0\);
\PWM_Servo:PWMUDB:cmp2_status_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>zero,
		clk=>\PWM_Servo:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Servo:PWMUDB:status_1\);
\PWM_Servo:PWMUDB:final_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>zero,
		clk=>\PWM_Servo:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Servo:PWMUDB:final_kill_reg\);
\PWM_Servo:PWMUDB:prevCompare1\:cy_dff
	PORT MAP(d=>\PWM_Servo:PWMUDB:compare1\,
		clk=>\PWM_Servo:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_Servo:PWMUDB:prevCompare1\);
\Timer_Infrared_0:TimerUDB:capture_last\:cy_dff
	PORT MAP(d=>Net_1017,
		clk=>\Timer_Infrared_0:TimerUDB:ClockOutFromEnBlock\,
		q=>\Timer_Infrared_0:TimerUDB:capture_last\);
\Timer_Infrared_0:TimerUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\Timer_Infrared_0:TimerUDB:status_tc\,
		clk=>\Timer_Infrared_0:TimerUDB:ClockOutFromEnBlock\,
		q=>\Timer_Infrared_0:TimerUDB:tc_reg_i\);
\Timer_Infrared_0:TimerUDB:hwEnable_reg\:cy_dff
	PORT MAP(d=>\Timer_Infrared_0:TimerUDB:control_7\,
		clk=>\Timer_Infrared_0:TimerUDB:ClockOutFromEnBlock\,
		q=>\Timer_Infrared_0:TimerUDB:hwEnable_reg\);
\Timer_Infrared_0:TimerUDB:capture_out_reg_i\:cy_dff
	PORT MAP(d=>\Timer_Infrared_0:TimerUDB:capt_fifo_load\,
		clk=>\Timer_Infrared_0:TimerUDB:ClockOutFromEnBlock\,
		q=>\Timer_Infrared_0:TimerUDB:capture_out_reg_i\);
\Timer_Infrared_0:TimerUDB:int_capt_count_1\:cy_dff
	PORT MAP(d=>\Timer_Infrared_0:TimerUDB:int_capt_count_1\\D\,
		clk=>\Timer_Infrared_0:TimerUDB:ClockOutFromEnBlock\,
		q=>MODIN7_1);
\Timer_Infrared_0:TimerUDB:int_capt_count_0\:cy_dff
	PORT MAP(d=>\Timer_Infrared_0:TimerUDB:int_capt_count_0\\D\,
		clk=>\Timer_Infrared_0:TimerUDB:ClockOutFromEnBlock\,
		q=>MODIN7_0);
\Timer_Infrared_0:TimerUDB:capt_int_temp\:cy_dff
	PORT MAP(d=>\Timer_Infrared_0:TimerUDB:capt_int_temp\\D\,
		clk=>\Timer_Infrared_0:TimerUDB:ClockOutFromEnBlock\,
		q=>\Timer_Infrared_0:TimerUDB:capt_int_temp\);
\Timer_Infrared_1:TimerUDB:capture_last\:cy_dff
	PORT MAP(d=>Net_733,
		clk=>\Timer_Infrared_1:TimerUDB:ClockOutFromEnBlock\,
		q=>\Timer_Infrared_1:TimerUDB:capture_last\);
\Timer_Infrared_1:TimerUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\Timer_Infrared_1:TimerUDB:status_tc\,
		clk=>\Timer_Infrared_1:TimerUDB:ClockOutFromEnBlock\,
		q=>\Timer_Infrared_1:TimerUDB:tc_reg_i\);
\Timer_Infrared_1:TimerUDB:hwEnable_reg\:cy_dff
	PORT MAP(d=>\Timer_Infrared_1:TimerUDB:control_7\,
		clk=>\Timer_Infrared_1:TimerUDB:ClockOutFromEnBlock\,
		q=>\Timer_Infrared_1:TimerUDB:hwEnable_reg\);
\Timer_Infrared_1:TimerUDB:capture_out_reg_i\:cy_dff
	PORT MAP(d=>\Timer_Infrared_1:TimerUDB:capt_fifo_load\,
		clk=>\Timer_Infrared_1:TimerUDB:ClockOutFromEnBlock\,
		q=>\Timer_Infrared_1:TimerUDB:capture_out_reg_i\);
\Timer_Infrared_1:TimerUDB:int_capt_count_1\:cy_dff
	PORT MAP(d=>\Timer_Infrared_1:TimerUDB:int_capt_count_1\\D\,
		clk=>\Timer_Infrared_1:TimerUDB:ClockOutFromEnBlock\,
		q=>MODIN10_1);
\Timer_Infrared_1:TimerUDB:int_capt_count_0\:cy_dff
	PORT MAP(d=>\Timer_Infrared_1:TimerUDB:int_capt_count_0\\D\,
		clk=>\Timer_Infrared_1:TimerUDB:ClockOutFromEnBlock\,
		q=>MODIN10_0);
\Timer_Infrared_1:TimerUDB:capt_int_temp\:cy_dff
	PORT MAP(d=>\Timer_Infrared_1:TimerUDB:capt_int_temp\\D\,
		clk=>\Timer_Infrared_1:TimerUDB:ClockOutFromEnBlock\,
		q=>\Timer_Infrared_1:TimerUDB:capt_int_temp\);
\Timer_Infrared_2:TimerUDB:capture_last\:cy_dff
	PORT MAP(d=>Net_744,
		clk=>\Timer_Infrared_2:TimerUDB:ClockOutFromEnBlock\,
		q=>\Timer_Infrared_2:TimerUDB:capture_last\);
\Timer_Infrared_2:TimerUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\Timer_Infrared_2:TimerUDB:status_tc\,
		clk=>\Timer_Infrared_2:TimerUDB:ClockOutFromEnBlock\,
		q=>\Timer_Infrared_2:TimerUDB:tc_reg_i\);
\Timer_Infrared_2:TimerUDB:hwEnable_reg\:cy_dff
	PORT MAP(d=>\Timer_Infrared_2:TimerUDB:control_7\,
		clk=>\Timer_Infrared_2:TimerUDB:ClockOutFromEnBlock\,
		q=>\Timer_Infrared_2:TimerUDB:hwEnable_reg\);
\Timer_Infrared_2:TimerUDB:capture_out_reg_i\:cy_dff
	PORT MAP(d=>\Timer_Infrared_2:TimerUDB:capt_fifo_load\,
		clk=>\Timer_Infrared_2:TimerUDB:ClockOutFromEnBlock\,
		q=>\Timer_Infrared_2:TimerUDB:capture_out_reg_i\);
\Timer_Infrared_2:TimerUDB:int_capt_count_1\:cy_dff
	PORT MAP(d=>\Timer_Infrared_2:TimerUDB:int_capt_count_1\\D\,
		clk=>\Timer_Infrared_2:TimerUDB:ClockOutFromEnBlock\,
		q=>MODIN13_1);
\Timer_Infrared_2:TimerUDB:int_capt_count_0\:cy_dff
	PORT MAP(d=>\Timer_Infrared_2:TimerUDB:int_capt_count_0\\D\,
		clk=>\Timer_Infrared_2:TimerUDB:ClockOutFromEnBlock\,
		q=>MODIN13_0);
\Timer_Infrared_2:TimerUDB:capt_int_temp\:cy_dff
	PORT MAP(d=>\Timer_Infrared_2:TimerUDB:capt_int_temp\\D\,
		clk=>\Timer_Infrared_2:TimerUDB:ClockOutFromEnBlock\,
		q=>\Timer_Infrared_2:TimerUDB:capt_int_temp\);
\Timer_Infrared_3:TimerUDB:capture_last\:cy_dff
	PORT MAP(d=>Net_789,
		clk=>\Timer_Infrared_3:TimerUDB:ClockOutFromEnBlock\,
		q=>\Timer_Infrared_3:TimerUDB:capture_last\);
\Timer_Infrared_3:TimerUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\Timer_Infrared_3:TimerUDB:status_tc\,
		clk=>\Timer_Infrared_3:TimerUDB:ClockOutFromEnBlock\,
		q=>\Timer_Infrared_3:TimerUDB:tc_reg_i\);
\Timer_Infrared_3:TimerUDB:hwEnable_reg\:cy_dff
	PORT MAP(d=>\Timer_Infrared_3:TimerUDB:control_7\,
		clk=>\Timer_Infrared_3:TimerUDB:ClockOutFromEnBlock\,
		q=>\Timer_Infrared_3:TimerUDB:hwEnable_reg\);
\Timer_Infrared_3:TimerUDB:capture_out_reg_i\:cy_dff
	PORT MAP(d=>\Timer_Infrared_3:TimerUDB:capt_fifo_load\,
		clk=>\Timer_Infrared_3:TimerUDB:ClockOutFromEnBlock\,
		q=>\Timer_Infrared_3:TimerUDB:capture_out_reg_i\);
\Timer_Infrared_3:TimerUDB:int_capt_count_1\:cy_dff
	PORT MAP(d=>\Timer_Infrared_3:TimerUDB:int_capt_count_1\\D\,
		clk=>\Timer_Infrared_3:TimerUDB:ClockOutFromEnBlock\,
		q=>\Timer_Infrared_3:TimerUDB:int_capt_count_1\);
\Timer_Infrared_3:TimerUDB:int_capt_count_0\:cy_dff
	PORT MAP(d=>\Timer_Infrared_3:TimerUDB:int_capt_count_0\\D\,
		clk=>\Timer_Infrared_3:TimerUDB:ClockOutFromEnBlock\,
		q=>\Timer_Infrared_3:TimerUDB:int_capt_count_0\);
\Timer_Infrared_3:TimerUDB:capt_int_temp\:cy_dff
	PORT MAP(d=>\Timer_Infrared_3:TimerUDB:capt_int_temp\\D\,
		clk=>\Timer_Infrared_3:TimerUDB:ClockOutFromEnBlock\,
		q=>\Timer_Infrared_3:TimerUDB:capt_int_temp\);

END R_T_L;
