
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//od_clang_-O0:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004015b0 <.init>:
  4015b0:	stp	x29, x30, [sp, #-16]!
  4015b4:	mov	x29, sp
  4015b8:	bl	401a20 <ferror@plt+0x60>
  4015bc:	ldp	x29, x30, [sp], #16
  4015c0:	ret

Disassembly of section .plt:

00000000004015d0 <mbrtowc@plt-0x20>:
  4015d0:	stp	x16, x30, [sp, #-16]!
  4015d4:	adrp	x16, 41f000 <ferror@plt+0x1d640>
  4015d8:	ldr	x17, [x16, #4088]
  4015dc:	add	x16, x16, #0xff8
  4015e0:	br	x17
  4015e4:	nop
  4015e8:	nop
  4015ec:	nop

00000000004015f0 <mbrtowc@plt>:
  4015f0:	adrp	x16, 420000 <ferror@plt+0x1e640>
  4015f4:	ldr	x17, [x16]
  4015f8:	add	x16, x16, #0x0
  4015fc:	br	x17

0000000000401600 <memcpy@plt>:
  401600:	adrp	x16, 420000 <ferror@plt+0x1e640>
  401604:	ldr	x17, [x16, #8]
  401608:	add	x16, x16, #0x8
  40160c:	br	x17

0000000000401610 <_exit@plt>:
  401610:	adrp	x16, 420000 <ferror@plt+0x1e640>
  401614:	ldr	x17, [x16, #16]
  401618:	add	x16, x16, #0x10
  40161c:	br	x17

0000000000401620 <strlen@plt>:
  401620:	adrp	x16, 420000 <ferror@plt+0x1e640>
  401624:	ldr	x17, [x16, #24]
  401628:	add	x16, x16, #0x18
  40162c:	br	x17

0000000000401630 <fputs@plt>:
  401630:	adrp	x16, 420000 <ferror@plt+0x1e640>
  401634:	ldr	x17, [x16, #32]
  401638:	add	x16, x16, #0x20
  40163c:	br	x17

0000000000401640 <exit@plt>:
  401640:	adrp	x16, 420000 <ferror@plt+0x1e640>
  401644:	ldr	x17, [x16, #40]
  401648:	add	x16, x16, #0x28
  40164c:	br	x17

0000000000401650 <error@plt>:
  401650:	adrp	x16, 420000 <ferror@plt+0x1e640>
  401654:	ldr	x17, [x16, #48]
  401658:	add	x16, x16, #0x30
  40165c:	br	x17

0000000000401660 <strtod@plt>:
  401660:	adrp	x16, 420000 <ferror@plt+0x1e640>
  401664:	ldr	x17, [x16, #56]
  401668:	add	x16, x16, #0x38
  40166c:	br	x17

0000000000401670 <ferror_unlocked@plt>:
  401670:	adrp	x16, 420000 <ferror@plt+0x1e640>
  401674:	ldr	x17, [x16, #64]
  401678:	add	x16, x16, #0x40
  40167c:	br	x17

0000000000401680 <sprintf@plt>:
  401680:	adrp	x16, 420000 <ferror@plt+0x1e640>
  401684:	ldr	x17, [x16, #72]
  401688:	add	x16, x16, #0x48
  40168c:	br	x17

0000000000401690 <__cxa_atexit@plt>:
  401690:	adrp	x16, 420000 <ferror@plt+0x1e640>
  401694:	ldr	x17, [x16, #80]
  401698:	add	x16, x16, #0x50
  40169c:	br	x17

00000000004016a0 <setvbuf@plt>:
  4016a0:	adrp	x16, 420000 <ferror@plt+0x1e640>
  4016a4:	ldr	x17, [x16, #88]
  4016a8:	add	x16, x16, #0x58
  4016ac:	br	x17

00000000004016b0 <lseek@plt>:
  4016b0:	adrp	x16, 420000 <ferror@plt+0x1e640>
  4016b4:	ldr	x17, [x16, #96]
  4016b8:	add	x16, x16, #0x60
  4016bc:	br	x17

00000000004016c0 <__fpending@plt>:
  4016c0:	adrp	x16, 420000 <ferror@plt+0x1e640>
  4016c4:	ldr	x17, [x16, #104]
  4016c8:	add	x16, x16, #0x68
  4016cc:	br	x17

00000000004016d0 <snprintf@plt>:
  4016d0:	adrp	x16, 420000 <ferror@plt+0x1e640>
  4016d4:	ldr	x17, [x16, #112]
  4016d8:	add	x16, x16, #0x70
  4016dc:	br	x17

00000000004016e0 <localeconv@plt>:
  4016e0:	adrp	x16, 420000 <ferror@plt+0x1e640>
  4016e4:	ldr	x17, [x16, #120]
  4016e8:	add	x16, x16, #0x78
  4016ec:	br	x17

00000000004016f0 <fileno@plt>:
  4016f0:	adrp	x16, 420000 <ferror@plt+0x1e640>
  4016f4:	ldr	x17, [x16, #128]
  4016f8:	add	x16, x16, #0x80
  4016fc:	br	x17

0000000000401700 <putc_unlocked@plt>:
  401700:	adrp	x16, 420000 <ferror@plt+0x1e640>
  401704:	ldr	x17, [x16, #136]
  401708:	add	x16, x16, #0x88
  40170c:	br	x17

0000000000401710 <fclose@plt>:
  401710:	adrp	x16, 420000 <ferror@plt+0x1e640>
  401714:	ldr	x17, [x16, #144]
  401718:	add	x16, x16, #0x90
  40171c:	br	x17

0000000000401720 <nl_langinfo@plt>:
  401720:	adrp	x16, 420000 <ferror@plt+0x1e640>
  401724:	ldr	x17, [x16, #152]
  401728:	add	x16, x16, #0x98
  40172c:	br	x17

0000000000401730 <fopen@plt>:
  401730:	adrp	x16, 420000 <ferror@plt+0x1e640>
  401734:	ldr	x17, [x16, #160]
  401738:	add	x16, x16, #0xa0
  40173c:	br	x17

0000000000401740 <malloc@plt>:
  401740:	adrp	x16, 420000 <ferror@plt+0x1e640>
  401744:	ldr	x17, [x16, #168]
  401748:	add	x16, x16, #0xa8
  40174c:	br	x17

0000000000401750 <strncmp@plt>:
  401750:	adrp	x16, 420000 <ferror@plt+0x1e640>
  401754:	ldr	x17, [x16, #176]
  401758:	add	x16, x16, #0xb0
  40175c:	br	x17

0000000000401760 <bindtextdomain@plt>:
  401760:	adrp	x16, 420000 <ferror@plt+0x1e640>
  401764:	ldr	x17, [x16, #184]
  401768:	add	x16, x16, #0xb8
  40176c:	br	x17

0000000000401770 <__libc_start_main@plt>:
  401770:	adrp	x16, 420000 <ferror@plt+0x1e640>
  401774:	ldr	x17, [x16, #192]
  401778:	add	x16, x16, #0xc0
  40177c:	br	x17

0000000000401780 <fgetc@plt>:
  401780:	adrp	x16, 420000 <ferror@plt+0x1e640>
  401784:	ldr	x17, [x16, #200]
  401788:	add	x16, x16, #0xc8
  40178c:	br	x17

0000000000401790 <memset@plt>:
  401790:	adrp	x16, 420000 <ferror@plt+0x1e640>
  401794:	ldr	x17, [x16, #208]
  401798:	add	x16, x16, #0xd0
  40179c:	br	x17

00000000004017a0 <putchar_unlocked@plt>:
  4017a0:	adrp	x16, 420000 <ferror@plt+0x1e640>
  4017a4:	ldr	x17, [x16, #216]
  4017a8:	add	x16, x16, #0xd8
  4017ac:	br	x17

00000000004017b0 <calloc@plt>:
  4017b0:	adrp	x16, 420000 <ferror@plt+0x1e640>
  4017b4:	ldr	x17, [x16, #224]
  4017b8:	add	x16, x16, #0xe0
  4017bc:	br	x17

00000000004017c0 <realloc@plt>:
  4017c0:	adrp	x16, 420000 <ferror@plt+0x1e640>
  4017c4:	ldr	x17, [x16, #232]
  4017c8:	add	x16, x16, #0xe8
  4017cc:	br	x17

00000000004017d0 <strrchr@plt>:
  4017d0:	adrp	x16, 420000 <ferror@plt+0x1e640>
  4017d4:	ldr	x17, [x16, #240]
  4017d8:	add	x16, x16, #0xf0
  4017dc:	br	x17

00000000004017e0 <__gmon_start__@plt>:
  4017e0:	adrp	x16, 420000 <ferror@plt+0x1e640>
  4017e4:	ldr	x17, [x16, #248]
  4017e8:	add	x16, x16, #0xf8
  4017ec:	br	x17

00000000004017f0 <strtoumax@plt>:
  4017f0:	adrp	x16, 420000 <ferror@plt+0x1e640>
  4017f4:	ldr	x17, [x16, #256]
  4017f8:	add	x16, x16, #0x100
  4017fc:	br	x17

0000000000401800 <abort@plt>:
  401800:	adrp	x16, 420000 <ferror@plt+0x1e640>
  401804:	ldr	x17, [x16, #264]
  401808:	add	x16, x16, #0x108
  40180c:	br	x17

0000000000401810 <mbsinit@plt>:
  401810:	adrp	x16, 420000 <ferror@plt+0x1e640>
  401814:	ldr	x17, [x16, #272]
  401818:	add	x16, x16, #0x110
  40181c:	br	x17

0000000000401820 <fread_unlocked@plt>:
  401820:	adrp	x16, 420000 <ferror@plt+0x1e640>
  401824:	ldr	x17, [x16, #280]
  401828:	add	x16, x16, #0x118
  40182c:	br	x17

0000000000401830 <memcmp@plt>:
  401830:	adrp	x16, 420000 <ferror@plt+0x1e640>
  401834:	ldr	x17, [x16, #288]
  401838:	add	x16, x16, #0x120
  40183c:	br	x17

0000000000401840 <textdomain@plt>:
  401840:	adrp	x16, 420000 <ferror@plt+0x1e640>
  401844:	ldr	x17, [x16, #296]
  401848:	add	x16, x16, #0x128
  40184c:	br	x17

0000000000401850 <getopt_long@plt>:
  401850:	adrp	x16, 420000 <ferror@plt+0x1e640>
  401854:	ldr	x17, [x16, #304]
  401858:	add	x16, x16, #0x130
  40185c:	br	x17

0000000000401860 <strcmp@plt>:
  401860:	adrp	x16, 420000 <ferror@plt+0x1e640>
  401864:	ldr	x17, [x16, #312]
  401868:	add	x16, x16, #0x138
  40186c:	br	x17

0000000000401870 <__ctype_b_loc@plt>:
  401870:	adrp	x16, 420000 <ferror@plt+0x1e640>
  401874:	ldr	x17, [x16, #320]
  401878:	add	x16, x16, #0x140
  40187c:	br	x17

0000000000401880 <fseeko@plt>:
  401880:	adrp	x16, 420000 <ferror@plt+0x1e640>
  401884:	ldr	x17, [x16, #328]
  401888:	add	x16, x16, #0x148
  40188c:	br	x17

0000000000401890 <strtof@plt>:
  401890:	adrp	x16, 420000 <ferror@plt+0x1e640>
  401894:	ldr	x17, [x16, #336]
  401898:	add	x16, x16, #0x150
  40189c:	br	x17

00000000004018a0 <strtold@plt>:
  4018a0:	adrp	x16, 420000 <ferror@plt+0x1e640>
  4018a4:	ldr	x17, [x16, #344]
  4018a8:	add	x16, x16, #0x158
  4018ac:	br	x17

00000000004018b0 <free@plt>:
  4018b0:	adrp	x16, 420000 <ferror@plt+0x1e640>
  4018b4:	ldr	x17, [x16, #352]
  4018b8:	add	x16, x16, #0x160
  4018bc:	br	x17

00000000004018c0 <__ctype_get_mb_cur_max@plt>:
  4018c0:	adrp	x16, 420000 <ferror@plt+0x1e640>
  4018c4:	ldr	x17, [x16, #360]
  4018c8:	add	x16, x16, #0x168
  4018cc:	br	x17

00000000004018d0 <strchr@plt>:
  4018d0:	adrp	x16, 420000 <ferror@plt+0x1e640>
  4018d4:	ldr	x17, [x16, #368]
  4018d8:	add	x16, x16, #0x170
  4018dc:	br	x17

00000000004018e0 <feof_unlocked@plt>:
  4018e0:	adrp	x16, 420000 <ferror@plt+0x1e640>
  4018e4:	ldr	x17, [x16, #376]
  4018e8:	add	x16, x16, #0x178
  4018ec:	br	x17

00000000004018f0 <fflush@plt>:
  4018f0:	adrp	x16, 420000 <ferror@plt+0x1e640>
  4018f4:	ldr	x17, [x16, #384]
  4018f8:	add	x16, x16, #0x180
  4018fc:	br	x17

0000000000401900 <vprintf@plt>:
  401900:	adrp	x16, 420000 <ferror@plt+0x1e640>
  401904:	ldr	x17, [x16, #392]
  401908:	add	x16, x16, #0x188
  40190c:	br	x17

0000000000401910 <__fxstat@plt>:
  401910:	adrp	x16, 420000 <ferror@plt+0x1e640>
  401914:	ldr	x17, [x16, #400]
  401918:	add	x16, x16, #0x190
  40191c:	br	x17

0000000000401920 <fputs_unlocked@plt>:
  401920:	adrp	x16, 420000 <ferror@plt+0x1e640>
  401924:	ldr	x17, [x16, #408]
  401928:	add	x16, x16, #0x198
  40192c:	br	x17

0000000000401930 <__freading@plt>:
  401930:	adrp	x16, 420000 <ferror@plt+0x1e640>
  401934:	ldr	x17, [x16, #416]
  401938:	add	x16, x16, #0x1a0
  40193c:	br	x17

0000000000401940 <iswprint@plt>:
  401940:	adrp	x16, 420000 <ferror@plt+0x1e640>
  401944:	ldr	x17, [x16, #424]
  401948:	add	x16, x16, #0x1a8
  40194c:	br	x17

0000000000401950 <vfprintf@plt>:
  401950:	adrp	x16, 420000 <ferror@plt+0x1e640>
  401954:	ldr	x17, [x16, #432]
  401958:	add	x16, x16, #0x1b0
  40195c:	br	x17

0000000000401960 <printf@plt>:
  401960:	adrp	x16, 420000 <ferror@plt+0x1e640>
  401964:	ldr	x17, [x16, #440]
  401968:	add	x16, x16, #0x1b8
  40196c:	br	x17

0000000000401970 <__assert_fail@plt>:
  401970:	adrp	x16, 420000 <ferror@plt+0x1e640>
  401974:	ldr	x17, [x16, #448]
  401978:	add	x16, x16, #0x1c0
  40197c:	br	x17

0000000000401980 <__errno_location@plt>:
  401980:	adrp	x16, 420000 <ferror@plt+0x1e640>
  401984:	ldr	x17, [x16, #456]
  401988:	add	x16, x16, #0x1c8
  40198c:	br	x17

0000000000401990 <gettext@plt>:
  401990:	adrp	x16, 420000 <ferror@plt+0x1e640>
  401994:	ldr	x17, [x16, #464]
  401998:	add	x16, x16, #0x1d0
  40199c:	br	x17

00000000004019a0 <fprintf@plt>:
  4019a0:	adrp	x16, 420000 <ferror@plt+0x1e640>
  4019a4:	ldr	x17, [x16, #472]
  4019a8:	add	x16, x16, #0x1d8
  4019ac:	br	x17

00000000004019b0 <setlocale@plt>:
  4019b0:	adrp	x16, 420000 <ferror@plt+0x1e640>
  4019b4:	ldr	x17, [x16, #480]
  4019b8:	add	x16, x16, #0x1e0
  4019bc:	br	x17

00000000004019c0 <ferror@plt>:
  4019c0:	adrp	x16, 420000 <ferror@plt+0x1e640>
  4019c4:	ldr	x17, [x16, #488]
  4019c8:	add	x16, x16, #0x1e8
  4019cc:	br	x17

Disassembly of section .text:

00000000004019d0 <.text>:
  4019d0:	mov	x29, #0x0                   	// #0
  4019d4:	mov	x30, #0x0                   	// #0
  4019d8:	mov	x5, x0
  4019dc:	ldr	x1, [sp]
  4019e0:	add	x2, sp, #0x8
  4019e4:	mov	x6, sp
  4019e8:	movz	x0, #0x0, lsl #48
  4019ec:	movk	x0, #0x0, lsl #32
  4019f0:	movk	x0, #0x40, lsl #16
  4019f4:	movk	x0, #0x1ee8
  4019f8:	movz	x3, #0x0, lsl #48
  4019fc:	movk	x3, #0x0, lsl #32
  401a00:	movk	x3, #0x40, lsl #16
  401a04:	movk	x3, #0xc680
  401a08:	movz	x4, #0x0, lsl #48
  401a0c:	movk	x4, #0x0, lsl #32
  401a10:	movk	x4, #0x40, lsl #16
  401a14:	movk	x4, #0xc700
  401a18:	bl	401770 <__libc_start_main@plt>
  401a1c:	bl	401800 <abort@plt>
  401a20:	adrp	x0, 41f000 <ferror@plt+0x1d640>
  401a24:	ldr	x0, [x0, #4064]
  401a28:	cbz	x0, 401a30 <ferror@plt+0x70>
  401a2c:	b	4017e0 <__gmon_start__@plt>
  401a30:	ret
  401a34:	nop
  401a38:	adrp	x0, 420000 <ferror@plt+0x1e640>
  401a3c:	add	x0, x0, #0x278
  401a40:	adrp	x1, 420000 <ferror@plt+0x1e640>
  401a44:	add	x1, x1, #0x278
  401a48:	cmp	x1, x0
  401a4c:	b.eq	401a64 <ferror@plt+0xa4>  // b.none
  401a50:	adrp	x1, 40c000 <ferror@plt+0xa640>
  401a54:	ldr	x1, [x1, #1864]
  401a58:	cbz	x1, 401a64 <ferror@plt+0xa4>
  401a5c:	mov	x16, x1
  401a60:	br	x16
  401a64:	ret
  401a68:	adrp	x0, 420000 <ferror@plt+0x1e640>
  401a6c:	add	x0, x0, #0x278
  401a70:	adrp	x1, 420000 <ferror@plt+0x1e640>
  401a74:	add	x1, x1, #0x278
  401a78:	sub	x1, x1, x0
  401a7c:	lsr	x2, x1, #63
  401a80:	add	x1, x2, x1, asr #3
  401a84:	cmp	xzr, x1, asr #1
  401a88:	asr	x1, x1, #1
  401a8c:	b.eq	401aa4 <ferror@plt+0xe4>  // b.none
  401a90:	adrp	x2, 40c000 <ferror@plt+0xa640>
  401a94:	ldr	x2, [x2, #1872]
  401a98:	cbz	x2, 401aa4 <ferror@plt+0xe4>
  401a9c:	mov	x16, x2
  401aa0:	br	x16
  401aa4:	ret
  401aa8:	stp	x29, x30, [sp, #-32]!
  401aac:	mov	x29, sp
  401ab0:	str	x19, [sp, #16]
  401ab4:	adrp	x19, 420000 <ferror@plt+0x1e640>
  401ab8:	ldrb	w0, [x19, #688]
  401abc:	cbnz	w0, 401acc <ferror@plt+0x10c>
  401ac0:	bl	401a38 <ferror@plt+0x78>
  401ac4:	mov	w0, #0x1                   	// #1
  401ac8:	strb	w0, [x19, #688]
  401acc:	ldr	x19, [sp, #16]
  401ad0:	ldp	x29, x30, [sp], #32
  401ad4:	ret
  401ad8:	b	401a68 <ferror@plt+0xa8>
  401adc:	sub	sp, sp, #0x40
  401ae0:	stp	x29, x30, [sp, #48]
  401ae4:	add	x29, sp, #0x30
  401ae8:	adrp	x8, 420000 <ferror@plt+0x1e640>
  401aec:	add	x8, x8, #0x3c8
  401af0:	adrp	x9, 420000 <ferror@plt+0x1e640>
  401af4:	add	x9, x9, #0x298
  401af8:	stur	w0, [x29, #-4]
  401afc:	ldur	w10, [x29, #-4]
  401b00:	stur	x8, [x29, #-16]
  401b04:	str	x9, [sp, #24]
  401b08:	cbz	w10, 401b4c <ferror@plt+0x18c>
  401b0c:	adrp	x8, 420000 <ferror@plt+0x1e640>
  401b10:	add	x8, x8, #0x280
  401b14:	ldr	x0, [x8]
  401b18:	adrp	x8, 40d000 <ferror@plt+0xb640>
  401b1c:	add	x8, x8, #0x12c
  401b20:	str	x0, [sp, #16]
  401b24:	mov	x0, x8
  401b28:	bl	401990 <gettext@plt>
  401b2c:	ldur	x8, [x29, #-16]
  401b30:	ldr	x2, [x8]
  401b34:	ldr	x9, [sp, #16]
  401b38:	str	x0, [sp, #8]
  401b3c:	mov	x0, x9
  401b40:	ldr	x1, [sp, #8]
  401b44:	bl	4019a0 <fprintf@plt>
  401b48:	b	401cf0 <ferror@plt+0x330>
  401b4c:	adrp	x0, 40d000 <ferror@plt+0xb640>
  401b50:	add	x0, x0, #0x153
  401b54:	bl	401990 <gettext@plt>
  401b58:	ldur	x8, [x29, #-16]
  401b5c:	ldr	x1, [x8]
  401b60:	ldr	x2, [x8]
  401b64:	ldr	x3, [x8]
  401b68:	bl	401960 <printf@plt>
  401b6c:	adrp	x8, 40d000 <ferror@plt+0xb640>
  401b70:	add	x8, x8, #0x1f6
  401b74:	mov	x0, x8
  401b78:	bl	401990 <gettext@plt>
  401b7c:	ldr	x8, [sp, #24]
  401b80:	ldr	x1, [x8]
  401b84:	bl	401920 <fputs_unlocked@plt>
  401b88:	bl	401cf8 <ferror@plt+0x338>
  401b8c:	adrp	x8, 40d000 <ferror@plt+0xb640>
  401b90:	add	x8, x8, #0x2ac
  401b94:	mov	x0, x8
  401b98:	bl	401990 <gettext@plt>
  401b9c:	ldr	x8, [sp, #24]
  401ba0:	ldr	x1, [x8]
  401ba4:	bl	401920 <fputs_unlocked@plt>
  401ba8:	bl	401d34 <ferror@plt+0x374>
  401bac:	adrp	x8, 40d000 <ferror@plt+0xb640>
  401bb0:	add	x8, x8, #0x433
  401bb4:	mov	x0, x8
  401bb8:	bl	401990 <gettext@plt>
  401bbc:	ldr	x8, [sp, #24]
  401bc0:	ldr	x1, [x8]
  401bc4:	bl	401920 <fputs_unlocked@plt>
  401bc8:	adrp	x8, 40d000 <ferror@plt+0xb640>
  401bcc:	add	x8, x8, #0x552
  401bd0:	mov	x0, x8
  401bd4:	bl	401990 <gettext@plt>
  401bd8:	ldr	x8, [sp, #24]
  401bdc:	ldr	x1, [x8]
  401be0:	bl	401920 <fputs_unlocked@plt>
  401be4:	adrp	x8, 40d000 <ferror@plt+0xb640>
  401be8:	add	x8, x8, #0x77a
  401bec:	mov	x0, x8
  401bf0:	bl	401990 <gettext@plt>
  401bf4:	ldr	x8, [sp, #24]
  401bf8:	ldr	x1, [x8]
  401bfc:	bl	401920 <fputs_unlocked@plt>
  401c00:	adrp	x8, 40d000 <ferror@plt+0xb640>
  401c04:	add	x8, x8, #0x7a7
  401c08:	mov	x0, x8
  401c0c:	bl	401990 <gettext@plt>
  401c10:	ldr	x8, [sp, #24]
  401c14:	ldr	x1, [x8]
  401c18:	bl	401920 <fputs_unlocked@plt>
  401c1c:	adrp	x8, 40d000 <ferror@plt+0xb640>
  401c20:	add	x8, x8, #0x7dd
  401c24:	mov	x0, x8
  401c28:	bl	401990 <gettext@plt>
  401c2c:	ldr	x8, [sp, #24]
  401c30:	ldr	x1, [x8]
  401c34:	bl	401920 <fputs_unlocked@plt>
  401c38:	adrp	x8, 40d000 <ferror@plt+0xb640>
  401c3c:	add	x8, x8, #0x918
  401c40:	mov	x0, x8
  401c44:	bl	401990 <gettext@plt>
  401c48:	ldr	x8, [sp, #24]
  401c4c:	ldr	x1, [x8]
  401c50:	bl	401920 <fputs_unlocked@plt>
  401c54:	adrp	x8, 40d000 <ferror@plt+0xb640>
  401c58:	add	x8, x8, #0xa2a
  401c5c:	mov	x0, x8
  401c60:	bl	401990 <gettext@plt>
  401c64:	ldr	x8, [sp, #24]
  401c68:	ldr	x1, [x8]
  401c6c:	bl	401920 <fputs_unlocked@plt>
  401c70:	adrp	x8, 40d000 <ferror@plt+0xb640>
  401c74:	add	x8, x8, #0xad0
  401c78:	mov	x0, x8
  401c7c:	bl	401990 <gettext@plt>
  401c80:	ldr	x8, [sp, #24]
  401c84:	ldr	x1, [x8]
  401c88:	bl	401920 <fputs_unlocked@plt>
  401c8c:	adrp	x8, 40d000 <ferror@plt+0xb640>
  401c90:	add	x8, x8, #0xbc9
  401c94:	mov	x0, x8
  401c98:	bl	401990 <gettext@plt>
  401c9c:	ldr	x8, [sp, #24]
  401ca0:	ldr	x1, [x8]
  401ca4:	bl	401920 <fputs_unlocked@plt>
  401ca8:	adrp	x8, 40d000 <ferror@plt+0xb640>
  401cac:	add	x8, x8, #0xcbd
  401cb0:	mov	x0, x8
  401cb4:	bl	401990 <gettext@plt>
  401cb8:	ldr	x8, [sp, #24]
  401cbc:	ldr	x1, [x8]
  401cc0:	bl	401920 <fputs_unlocked@plt>
  401cc4:	adrp	x8, 40d000 <ferror@plt+0xb640>
  401cc8:	add	x8, x8, #0xd1b
  401ccc:	mov	x0, x8
  401cd0:	bl	401990 <gettext@plt>
  401cd4:	ldr	x8, [sp, #24]
  401cd8:	ldr	x1, [x8]
  401cdc:	bl	401920 <fputs_unlocked@plt>
  401ce0:	adrp	x8, 40d000 <ferror@plt+0xb640>
  401ce4:	add	x8, x8, #0xe03
  401ce8:	mov	x0, x8
  401cec:	bl	401d70 <ferror@plt+0x3b0>
  401cf0:	ldur	w0, [x29, #-4]
  401cf4:	bl	401640 <exit@plt>
  401cf8:	sub	sp, sp, #0x20
  401cfc:	stp	x29, x30, [sp, #16]
  401d00:	add	x29, sp, #0x10
  401d04:	adrp	x0, 40d000 <ferror@plt+0xb640>
  401d08:	add	x0, x0, #0xf88
  401d0c:	adrp	x8, 420000 <ferror@plt+0x1e640>
  401d10:	add	x8, x8, #0x298
  401d14:	str	x8, [sp, #8]
  401d18:	bl	401990 <gettext@plt>
  401d1c:	ldr	x8, [sp, #8]
  401d20:	ldr	x1, [x8]
  401d24:	bl	401920 <fputs_unlocked@plt>
  401d28:	ldp	x29, x30, [sp, #16]
  401d2c:	add	sp, sp, #0x20
  401d30:	ret
  401d34:	sub	sp, sp, #0x20
  401d38:	stp	x29, x30, [sp, #16]
  401d3c:	add	x29, sp, #0x10
  401d40:	adrp	x0, 40d000 <ferror@plt+0xb640>
  401d44:	add	x0, x0, #0xfc0
  401d48:	adrp	x8, 420000 <ferror@plt+0x1e640>
  401d4c:	add	x8, x8, #0x298
  401d50:	str	x8, [sp, #8]
  401d54:	bl	401990 <gettext@plt>
  401d58:	ldr	x8, [sp, #8]
  401d5c:	ldr	x1, [x8]
  401d60:	bl	401920 <fputs_unlocked@plt>
  401d64:	ldp	x29, x30, [sp, #16]
  401d68:	add	sp, sp, #0x20
  401d6c:	ret
  401d70:	sub	sp, sp, #0xb0
  401d74:	stp	x29, x30, [sp, #160]
  401d78:	add	x29, sp, #0xa0
  401d7c:	adrp	x1, 40c000 <ferror@plt+0xa640>
  401d80:	add	x1, x1, #0xf28
  401d84:	mov	x2, #0x70                  	// #112
  401d88:	add	x8, sp, #0x28
  401d8c:	stur	x0, [x29, #-8]
  401d90:	mov	x0, x8
  401d94:	str	x8, [sp, #8]
  401d98:	bl	401600 <memcpy@plt>
  401d9c:	ldur	x8, [x29, #-8]
  401da0:	str	x8, [sp, #32]
  401da4:	ldr	x8, [sp, #8]
  401da8:	str	x8, [sp, #24]
  401dac:	ldr	x8, [sp, #24]
  401db0:	ldr	x8, [x8]
  401db4:	mov	w9, #0x0                   	// #0
  401db8:	str	w9, [sp, #4]
  401dbc:	cbz	x8, 401de0 <ferror@plt+0x420>
  401dc0:	ldur	x0, [x29, #-8]
  401dc4:	ldr	x8, [sp, #24]
  401dc8:	ldr	x1, [x8]
  401dcc:	bl	401860 <strcmp@plt>
  401dd0:	cmp	w0, #0x0
  401dd4:	cset	w9, eq  // eq = none
  401dd8:	eor	w9, w9, #0x1
  401ddc:	str	w9, [sp, #4]
  401de0:	ldr	w8, [sp, #4]
  401de4:	tbnz	w8, #0, 401dec <ferror@plt+0x42c>
  401de8:	b	401dfc <ferror@plt+0x43c>
  401dec:	ldr	x8, [sp, #24]
  401df0:	add	x8, x8, #0x10
  401df4:	str	x8, [sp, #24]
  401df8:	b	401dac <ferror@plt+0x3ec>
  401dfc:	ldr	x8, [sp, #24]
  401e00:	ldr	x8, [x8, #8]
  401e04:	cbz	x8, 401e14 <ferror@plt+0x454>
  401e08:	ldr	x8, [sp, #24]
  401e0c:	ldr	x8, [x8, #8]
  401e10:	str	x8, [sp, #32]
  401e14:	adrp	x0, 40e000 <ferror@plt+0xc640>
  401e18:	add	x0, x0, #0x6a
  401e1c:	bl	401990 <gettext@plt>
  401e20:	adrp	x1, 40d000 <ferror@plt+0xb640>
  401e24:	add	x1, x1, #0xe9d
  401e28:	adrp	x2, 40e000 <ferror@plt+0xc640>
  401e2c:	add	x2, x2, #0x81
  401e30:	bl	401960 <printf@plt>
  401e34:	mov	w8, #0x5                   	// #5
  401e38:	mov	w0, w8
  401e3c:	mov	x9, xzr
  401e40:	mov	x1, x9
  401e44:	bl	4019b0 <setlocale@plt>
  401e48:	str	x0, [sp, #16]
  401e4c:	ldr	x9, [sp, #16]
  401e50:	cbz	x9, 401e88 <ferror@plt+0x4c8>
  401e54:	ldr	x0, [sp, #16]
  401e58:	adrp	x1, 40e000 <ferror@plt+0xc640>
  401e5c:	add	x1, x1, #0xa9
  401e60:	mov	x2, #0x3                   	// #3
  401e64:	bl	401750 <strncmp@plt>
  401e68:	cbz	w0, 401e88 <ferror@plt+0x4c8>
  401e6c:	adrp	x0, 40e000 <ferror@plt+0xc640>
  401e70:	add	x0, x0, #0xad
  401e74:	bl	401990 <gettext@plt>
  401e78:	adrp	x8, 420000 <ferror@plt+0x1e640>
  401e7c:	add	x8, x8, #0x298
  401e80:	ldr	x1, [x8]
  401e84:	bl	401920 <fputs_unlocked@plt>
  401e88:	adrp	x0, 40e000 <ferror@plt+0xc640>
  401e8c:	add	x0, x0, #0xf4
  401e90:	bl	401990 <gettext@plt>
  401e94:	ldur	x2, [x29, #-8]
  401e98:	adrp	x1, 40e000 <ferror@plt+0xc640>
  401e9c:	add	x1, x1, #0x81
  401ea0:	bl	401960 <printf@plt>
  401ea4:	adrp	x8, 40e000 <ferror@plt+0xc640>
  401ea8:	add	x8, x8, #0x10f
  401eac:	mov	x0, x8
  401eb0:	bl	401990 <gettext@plt>
  401eb4:	ldr	x1, [sp, #32]
  401eb8:	ldr	x8, [sp, #32]
  401ebc:	ldur	x9, [x29, #-8]
  401ec0:	adrp	x10, 40e000 <ferror@plt+0xc640>
  401ec4:	add	x10, x10, #0x98a
  401ec8:	adrp	x11, 40e000 <ferror@plt+0xc640>
  401ecc:	add	x11, x11, #0x27
  401ed0:	cmp	x8, x9
  401ed4:	csel	x2, x11, x10, eq  // eq = none
  401ed8:	bl	401960 <printf@plt>
  401edc:	ldp	x29, x30, [sp, #160]
  401ee0:	add	sp, sp, #0xb0
  401ee4:	ret
  401ee8:	stp	x29, x30, [sp, #-80]!
  401eec:	stp	x28, x25, [sp, #16]
  401ef0:	stp	x24, x23, [sp, #32]
  401ef4:	stp	x22, x21, [sp, #48]
  401ef8:	stp	x20, x19, [sp, #64]
  401efc:	mov	x29, sp
  401f00:	sub	sp, sp, #0x1f0
  401f04:	mov	w8, #0x0                   	// #0
  401f08:	mov	w9, #0x1                   	// #1
  401f0c:	mov	w10, #0x6                   	// #6
  401f10:	adrp	x11, 40e000 <ferror@plt+0xc640>
  401f14:	add	x11, x11, #0x98a
  401f18:	adrp	x12, 40d000 <ferror@plt+0xb640>
  401f1c:	add	x12, x12, #0xea1
  401f20:	adrp	x13, 40d000 <ferror@plt+0xb640>
  401f24:	add	x13, x13, #0xe06
  401f28:	adrp	x14, 406000 <ferror@plt+0x4640>
  401f2c:	add	x14, x14, #0xcc4
  401f30:	adrp	x15, 420000 <ferror@plt+0x1e640>
  401f34:	add	x15, x15, #0x2b8
  401f38:	adrp	x16, 420000 <ferror@plt+0x1e640>
  401f3c:	add	x16, x16, #0x2dc
  401f40:	adrp	x17, 420000 <ferror@plt+0x1e640>
  401f44:	add	x17, x17, #0x320
  401f48:	adrp	x18, 420000 <ferror@plt+0x1e640>
  401f4c:	add	x18, x18, #0x330
  401f50:	adrp	x2, 403000 <ferror@plt+0x1640>
  401f54:	add	x2, x2, #0x29c
  401f58:	adrp	x3, 420000 <ferror@plt+0x1e640>
  401f5c:	add	x3, x3, #0x338
  401f60:	adrp	x4, 420000 <ferror@plt+0x1e640>
  401f64:	add	x4, x4, #0x340
  401f68:	adrp	x5, 420000 <ferror@plt+0x1e640>
  401f6c:	add	x5, x5, #0x344
  401f70:	adrp	x6, 420000 <ferror@plt+0x1e640>
  401f74:	add	x6, x6, #0x348
  401f78:	adrp	x7, 40c000 <ferror@plt+0xa640>
  401f7c:	add	x7, x7, #0xd50
  401f80:	adrp	x19, 420000 <ferror@plt+0x1e640>
  401f84:	add	x19, x19, #0x288
  401f88:	adrp	x20, 420000 <ferror@plt+0x1e640>
  401f8c:	add	x20, x20, #0x370
  401f90:	adrp	x21, 40c000 <ferror@plt+0xa640>
  401f94:	add	x21, x21, #0xd20
  401f98:	adrp	x22, 420000 <ferror@plt+0x1e640>
  401f9c:	add	x22, x22, #0x350
  401fa0:	adrp	x23, 420000 <ferror@plt+0x1e640>
  401fa4:	add	x23, x23, #0x290
  401fa8:	adrp	x24, 420000 <ferror@plt+0x1e640>
  401fac:	add	x24, x24, #0x372
  401fb0:	adrp	x25, 420000 <ferror@plt+0x1e640>
  401fb4:	add	x25, x25, #0x398
  401fb8:	stur	wzr, [x29, #-4]
  401fbc:	stur	w0, [x29, #-8]
  401fc0:	stur	x1, [x29, #-16]
  401fc4:	sturb	w8, [x29, #-49]
  401fc8:	sturb	w8, [x29, #-50]
  401fcc:	sturb	w9, [x29, #-51]
  401fd0:	stur	xzr, [x29, #-64]
  401fd4:	ldur	x1, [x29, #-16]
  401fd8:	ldr	x0, [x1]
  401fdc:	stur	w10, [x29, #-140]
  401fe0:	stur	x11, [x29, #-152]
  401fe4:	stur	x12, [x29, #-160]
  401fe8:	stur	x13, [x29, #-168]
  401fec:	stur	x14, [x29, #-176]
  401ff0:	stur	x15, [x29, #-184]
  401ff4:	stur	x16, [x29, #-192]
  401ff8:	stur	x17, [x29, #-200]
  401ffc:	stur	x18, [x29, #-208]
  402000:	stur	x2, [x29, #-216]
  402004:	stur	x3, [x29, #-224]
  402008:	stur	x4, [x29, #-232]
  40200c:	stur	x5, [x29, #-240]
  402010:	str	x6, [sp, #248]
  402014:	str	x7, [sp, #240]
  402018:	str	x19, [sp, #232]
  40201c:	str	x20, [sp, #224]
  402020:	str	x21, [sp, #216]
  402024:	str	x22, [sp, #208]
  402028:	str	x23, [sp, #200]
  40202c:	str	x24, [sp, #192]
  402030:	str	x25, [sp, #184]
  402034:	bl	4074fc <ferror@plt+0x5b3c>
  402038:	ldur	w0, [x29, #-140]
  40203c:	ldur	x1, [x29, #-152]
  402040:	bl	4019b0 <setlocale@plt>
  402044:	ldur	x11, [x29, #-160]
  402048:	mov	x0, x11
  40204c:	ldur	x1, [x29, #-168]
  402050:	bl	401760 <bindtextdomain@plt>
  402054:	ldur	x11, [x29, #-160]
  402058:	mov	x0, x11
  40205c:	bl	401840 <textdomain@plt>
  402060:	ldur	x11, [x29, #-176]
  402064:	mov	x0, x11
  402068:	bl	40c708 <ferror@plt+0xad48>
  40206c:	stur	xzr, [x29, #-32]
  402070:	ldur	x8, [x29, #-32]
  402074:	cmp	x8, #0x8
  402078:	b.hi	40209c <ferror@plt+0x6dc>  // b.pmore
  40207c:	ldur	x8, [x29, #-32]
  402080:	mov	w9, wzr
  402084:	ldur	x10, [x29, #-184]
  402088:	str	w9, [x10, x8, lsl #2]
  40208c:	ldur	x8, [x29, #-32]
  402090:	add	x8, x8, #0x1
  402094:	stur	x8, [x29, #-32]
  402098:	b	402070 <ferror@plt+0x6b0>
  40209c:	mov	w8, #0x1                   	// #1
  4020a0:	ldur	x9, [x29, #-184]
  4020a4:	str	w8, [x9, #4]
  4020a8:	mov	w8, #0x2                   	// #2
  4020ac:	str	w8, [x9, #8]
  4020b0:	mov	w8, #0x3                   	// #3
  4020b4:	str	w8, [x9, #16]
  4020b8:	mov	w8, #0x4                   	// #4
  4020bc:	str	w8, [x9, #32]
  4020c0:	mov	w8, #0x5                   	// #5
  4020c4:	str	w8, [x9, #32]
  4020c8:	stur	xzr, [x29, #-32]
  4020cc:	ldur	x8, [x29, #-32]
  4020d0:	cmp	x8, #0x10
  4020d4:	b.hi	4020f8 <ferror@plt+0x738>  // b.pmore
  4020d8:	ldur	x8, [x29, #-32]
  4020dc:	mov	w9, wzr
  4020e0:	ldur	x10, [x29, #-192]
  4020e4:	str	w9, [x10, x8, lsl #2]
  4020e8:	ldur	x8, [x29, #-32]
  4020ec:	add	x8, x8, #0x1
  4020f0:	stur	x8, [x29, #-32]
  4020f4:	b	4020cc <ferror@plt+0x70c>
  4020f8:	mov	w8, #0x6                   	// #6
  4020fc:	ldur	x9, [x29, #-192]
  402100:	str	w8, [x9, #16]
  402104:	mov	w8, #0x8                   	// #8
  402108:	str	w8, [x9, #64]
  40210c:	mov	w10, #0x7                   	// #7
  402110:	str	w10, [x9, #32]
  402114:	mov	x11, xzr
  402118:	ldur	x12, [x29, #-200]
  40211c:	str	xzr, [x12]
  402120:	adrp	x13, 420000 <ferror@plt+0x1e640>
  402124:	add	x13, x13, #0x328
  402128:	str	xzr, [x13]
  40212c:	ldur	x13, [x29, #-208]
  402130:	str	x11, [x13]
  402134:	ldur	x11, [x29, #-216]
  402138:	ldur	x14, [x29, #-224]
  40213c:	str	x11, [x14]
  402140:	ldur	x15, [x29, #-232]
  402144:	str	w8, [x15]
  402148:	ldur	x16, [x29, #-240]
  40214c:	str	w10, [x16]
  402150:	mov	w8, #0x0                   	// #0
  402154:	ldr	x17, [sp, #248]
  402158:	strb	w8, [x17]
  40215c:	sub	x4, x29, #0x58
  402160:	mov	w8, #0xffffffff            	// #-1
  402164:	stur	w8, [x29, #-88]
  402168:	ldur	w0, [x29, #-8]
  40216c:	ldur	x1, [x29, #-16]
  402170:	adrp	x2, 40c000 <ferror@plt+0xa640>
  402174:	add	x2, x2, #0xd2d
  402178:	ldr	x3, [sp, #240]
  40217c:	str	w8, [sp, #180]
  402180:	bl	401850 <getopt_long@plt>
  402184:	stur	w0, [x29, #-92]
  402188:	ldur	w8, [x29, #-92]
  40218c:	ldr	w9, [sp, #180]
  402190:	cmp	w8, w9
  402194:	b.ne	40219c <ferror@plt+0x7dc>  // b.any
  402198:	b	402954 <ferror@plt+0xf94>
  40219c:	ldur	w8, [x29, #-92]
  4021a0:	add	w8, w8, #0x3
  4021a4:	mov	w9, w8
  4021a8:	ubfx	x9, x9, #0, #32
  4021ac:	cmp	x9, #0x104
  4021b0:	str	x9, [sp, #168]
  4021b4:	b.hi	402948 <ferror@plt+0xf88>  // b.pmore
  4021b8:	adrp	x8, 40c000 <ferror@plt+0xa640>
  4021bc:	add	x8, x8, #0x758
  4021c0:	ldr	x11, [sp, #168]
  4021c4:	ldrsw	x10, [x8, x11, lsl #2]
  4021c8:	add	x9, x8, x10
  4021cc:	br	x9
  4021d0:	mov	w8, #0x1                   	// #1
  4021d4:	sturb	w8, [x29, #-49]
  4021d8:	ldr	x9, [sp, #232]
  4021dc:	ldr	x10, [x9]
  4021e0:	ldrb	w8, [x10]
  4021e4:	subs	w8, w8, #0x64
  4021e8:	mov	w10, w8
  4021ec:	ubfx	x10, x10, #0, #32
  4021f0:	cmp	x10, #0x14
  4021f4:	str	x10, [sp, #160]
  4021f8:	b.hi	4022a8 <ferror@plt+0x8e8>  // b.pmore
  4021fc:	adrp	x8, 40c000 <ferror@plt+0xa640>
  402200:	add	x8, x8, #0xb6c
  402204:	ldr	x11, [sp, #160]
  402208:	ldrsw	x10, [x8, x11, lsl #2]
  40220c:	add	x9, x8, x10
  402210:	br	x9
  402214:	ldur	x8, [x29, #-216]
  402218:	ldur	x9, [x29, #-224]
  40221c:	str	x8, [x9]
  402220:	mov	w10, #0xa                   	// #10
  402224:	ldur	x11, [x29, #-232]
  402228:	str	w10, [x11]
  40222c:	mov	w10, #0x7                   	// #7
  402230:	ldur	x12, [x29, #-240]
  402234:	str	w10, [x12]
  402238:	b	4022dc <ferror@plt+0x91c>
  40223c:	ldur	x8, [x29, #-216]
  402240:	ldur	x9, [x29, #-224]
  402244:	str	x8, [x9]
  402248:	mov	w10, #0x8                   	// #8
  40224c:	ldur	x11, [x29, #-232]
  402250:	str	w10, [x11]
  402254:	mov	w10, #0x7                   	// #7
  402258:	ldur	x12, [x29, #-240]
  40225c:	str	w10, [x12]
  402260:	b	4022dc <ferror@plt+0x91c>
  402264:	ldur	x8, [x29, #-216]
  402268:	ldur	x9, [x29, #-224]
  40226c:	str	x8, [x9]
  402270:	mov	w10, #0x10                  	// #16
  402274:	ldur	x11, [x29, #-232]
  402278:	str	w10, [x11]
  40227c:	mov	w10, #0x6                   	// #6
  402280:	ldur	x12, [x29, #-240]
  402284:	str	w10, [x12]
  402288:	b	4022dc <ferror@plt+0x91c>
  40228c:	adrp	x8, 403000 <ferror@plt+0x1640>
  402290:	add	x8, x8, #0x444
  402294:	ldur	x9, [x29, #-224]
  402298:	str	x8, [x9]
  40229c:	ldur	x8, [x29, #-240]
  4022a0:	str	wzr, [x8]
  4022a4:	b	4022dc <ferror@plt+0x91c>
  4022a8:	adrp	x0, 40d000 <ferror@plt+0xb640>
  4022ac:	add	x0, x0, #0xe18
  4022b0:	bl	401990 <gettext@plt>
  4022b4:	ldr	x8, [sp, #232]
  4022b8:	ldr	x9, [x8]
  4022bc:	ldrb	w3, [x9]
  4022c0:	mov	w10, #0x1                   	// #1
  4022c4:	str	x0, [sp, #152]
  4022c8:	mov	w0, w10
  4022cc:	mov	w10, wzr
  4022d0:	mov	w1, w10
  4022d4:	ldr	x2, [sp, #152]
  4022d8:	bl	401650 <error@plt>
  4022dc:	b	402950 <ferror@plt+0xf90>
  4022e0:	mov	w8, #0x1                   	// #1
  4022e4:	sturb	w8, [x29, #-49]
  4022e8:	ldr	x9, [sp, #232]
  4022ec:	ldr	x0, [x9]
  4022f0:	mov	x10, xzr
  4022f4:	mov	x1, x10
  4022f8:	mov	w8, wzr
  4022fc:	mov	w2, w8
  402300:	ldr	x3, [sp, #208]
  402304:	ldr	x4, [sp, #216]
  402308:	bl	40a820 <ferror@plt+0x8e60>
  40230c:	stur	w0, [x29, #-84]
  402310:	ldur	w8, [x29, #-84]
  402314:	cbz	w8, 402338 <ferror@plt+0x978>
  402318:	ldur	w0, [x29, #-84]
  40231c:	ldur	w1, [x29, #-88]
  402320:	ldur	w8, [x29, #-92]
  402324:	ldr	x9, [sp, #232]
  402328:	ldr	x4, [x9]
  40232c:	mov	w2, w8
  402330:	ldr	x3, [sp, #240]
  402334:	bl	40a698 <ferror@plt+0x8cd8>
  402338:	b	402950 <ferror@plt+0xf90>
  40233c:	mov	w8, #0x1                   	// #1
  402340:	sturb	w8, [x29, #-49]
  402344:	adrp	x9, 420000 <ferror@plt+0x1e640>
  402348:	add	x9, x9, #0x358
  40234c:	strb	w8, [x9]
  402350:	ldr	x9, [sp, #232]
  402354:	ldr	x0, [x9]
  402358:	mov	x10, xzr
  40235c:	mov	x1, x10
  402360:	mov	w8, wzr
  402364:	mov	w2, w8
  402368:	adrp	x3, 420000 <ferror@plt+0x1e640>
  40236c:	add	x3, x3, #0x360
  402370:	ldr	x4, [sp, #216]
  402374:	bl	40a820 <ferror@plt+0x8e60>
  402378:	stur	w0, [x29, #-84]
  40237c:	ldur	w8, [x29, #-84]
  402380:	cbz	w8, 4023a4 <ferror@plt+0x9e4>
  402384:	ldur	w0, [x29, #-84]
  402388:	ldur	w1, [x29, #-88]
  40238c:	ldur	w8, [x29, #-92]
  402390:	ldr	x9, [sp, #232]
  402394:	ldr	x4, [x9]
  402398:	mov	w2, w8
  40239c:	ldr	x3, [sp, #240]
  4023a0:	bl	40a698 <ferror@plt+0x8cd8>
  4023a4:	b	402950 <ferror@plt+0xf90>
  4023a8:	mov	w8, #0x1                   	// #1
  4023ac:	sturb	w8, [x29, #-49]
  4023b0:	ldr	x9, [sp, #232]
  4023b4:	ldr	x10, [x9]
  4023b8:	cbnz	x10, 4023d0 <ferror@plt+0xa10>
  4023bc:	mov	x8, #0x3                   	// #3
  4023c0:	adrp	x9, 420000 <ferror@plt+0x1e640>
  4023c4:	add	x9, x9, #0x368
  4023c8:	str	x8, [x9]
  4023cc:	b	402480 <ferror@plt+0xac0>
  4023d0:	ldr	x8, [sp, #232]
  4023d4:	ldr	x0, [x8]
  4023d8:	mov	x9, xzr
  4023dc:	mov	x1, x9
  4023e0:	mov	w10, wzr
  4023e4:	mov	w2, w10
  4023e8:	sub	x3, x29, #0x50
  4023ec:	ldr	x4, [sp, #216]
  4023f0:	bl	40a820 <ferror@plt+0x8e60>
  4023f4:	stur	w0, [x29, #-84]
  4023f8:	ldur	w10, [x29, #-84]
  4023fc:	cbz	w10, 402420 <ferror@plt+0xa60>
  402400:	ldur	w0, [x29, #-84]
  402404:	ldur	w1, [x29, #-88]
  402408:	ldur	w8, [x29, #-92]
  40240c:	ldr	x9, [sp, #232]
  402410:	ldr	x4, [x9]
  402414:	mov	w2, w8
  402418:	ldr	x3, [sp, #240]
  40241c:	bl	40a698 <ferror@plt+0x8cd8>
  402420:	ldur	x8, [x29, #-80]
  402424:	mov	x9, #0xffffffffffffffff    	// #-1
  402428:	cmp	x9, x8
  40242c:	b.cs	402470 <ferror@plt+0xab0>  // b.hs, b.nlast
  402430:	adrp	x0, 40d000 <ferror@plt+0xb640>
  402434:	add	x0, x0, #0xe60
  402438:	bl	401990 <gettext@plt>
  40243c:	ldr	x8, [sp, #232]
  402440:	ldr	x9, [x8]
  402444:	str	x0, [sp, #144]
  402448:	mov	x0, x9
  40244c:	bl	4096dc <ferror@plt+0x7d1c>
  402450:	mov	w10, #0x1                   	// #1
  402454:	str	x0, [sp, #136]
  402458:	mov	w0, w10
  40245c:	mov	w10, wzr
  402460:	mov	w1, w10
  402464:	ldr	x2, [sp, #144]
  402468:	ldr	x3, [sp, #136]
  40246c:	bl	401650 <error@plt>
  402470:	ldur	x8, [x29, #-80]
  402474:	adrp	x9, 420000 <ferror@plt+0x1e640>
  402478:	add	x9, x9, #0x368
  40247c:	str	x8, [x9]
  402480:	mov	w8, #0x1                   	// #1
  402484:	ldr	x9, [sp, #248]
  402488:	strb	w8, [x9]
  40248c:	b	402950 <ferror@plt+0xf90>
  402490:	mov	w8, #0x1                   	// #1
  402494:	sturb	w8, [x29, #-49]
  402498:	ldr	x9, [sp, #232]
  40249c:	ldr	x0, [x9]
  4024a0:	bl	403458 <ferror@plt+0x1a98>
  4024a4:	mov	w8, #0x1                   	// #1
  4024a8:	and	w10, w0, #0x1
  4024ac:	ldurb	w11, [x29, #-51]
  4024b0:	and	w11, w11, #0x1
  4024b4:	tst	w11, w10
  4024b8:	cset	w10, ne  // ne = any
  4024bc:	and	w8, w10, w8
  4024c0:	sturb	w8, [x29, #-51]
  4024c4:	b	402950 <ferror@plt+0xf90>
  4024c8:	mov	w8, #0x1                   	// #1
  4024cc:	sturb	w8, [x29, #-49]
  4024d0:	adrp	x9, 420000 <ferror@plt+0x1e640>
  4024d4:	add	x9, x9, #0x200
  4024d8:	mov	w8, #0x0                   	// #0
  4024dc:	strb	w8, [x9]
  4024e0:	b	402950 <ferror@plt+0xf90>
  4024e4:	mov	w8, #0x1                   	// #1
  4024e8:	ldr	x9, [sp, #224]
  4024ec:	strb	w8, [x9]
  4024f0:	b	402950 <ferror@plt+0xf90>
  4024f4:	ldr	x8, [sp, #232]
  4024f8:	ldr	x1, [x8]
  4024fc:	adrp	x9, 420000 <ferror@plt+0x1e640>
  402500:	add	x9, x9, #0x210
  402504:	ldr	x5, [x9]
  402508:	adrp	x0, 40d000 <ferror@plt+0xb640>
  40250c:	add	x0, x0, #0xe70
  402510:	adrp	x2, 40c000 <ferror@plt+0xa640>
  402514:	add	x2, x2, #0xed8
  402518:	adrp	x9, 40c000 <ferror@plt+0xa640>
  40251c:	add	x9, x9, #0xed0
  402520:	mov	x3, x9
  402524:	mov	x4, #0x4                   	// #4
  402528:	str	x9, [sp, #128]
  40252c:	bl	406b38 <ferror@plt+0x5178>
  402530:	ldr	x8, [sp, #128]
  402534:	ldr	w10, [x8, x0, lsl #2]
  402538:	str	w10, [sp, #124]
  40253c:	cbz	w10, 402570 <ferror@plt+0xbb0>
  402540:	b	402544 <ferror@plt+0xb84>
  402544:	ldr	w8, [sp, #124]
  402548:	cmp	w8, #0x1
  40254c:	cset	w9, eq  // eq = none
  402550:	eor	w9, w9, #0x1
  402554:	tbnz	w9, #0, 402580 <ferror@plt+0xbc0>
  402558:	b	40255c <ferror@plt+0xb9c>
  40255c:	adrp	x8, 420000 <ferror@plt+0x1e640>
  402560:	add	x8, x8, #0x371
  402564:	mov	w9, #0x1                   	// #1
  402568:	strb	w9, [x8]
  40256c:	b	402580 <ferror@plt+0xbc0>
  402570:	adrp	x8, 420000 <ferror@plt+0x1e640>
  402574:	add	x8, x8, #0x371
  402578:	mov	w9, #0x0                   	// #0
  40257c:	strb	w9, [x8]
  402580:	b	402950 <ferror@plt+0xf90>
  402584:	adrp	x0, 40e000 <ferror@plt+0xc640>
  402588:	add	x0, x0, #0x38e
  40258c:	bl	403458 <ferror@plt+0x1a98>
  402590:	mov	w8, #0x1                   	// #1
  402594:	and	w9, w0, #0x1
  402598:	ldurb	w10, [x29, #-51]
  40259c:	and	w10, w10, #0x1
  4025a0:	tst	w10, w9
  4025a4:	cset	w9, ne  // ne = any
  4025a8:	and	w8, w9, w8
  4025ac:	sturb	w8, [x29, #-51]
  4025b0:	b	402950 <ferror@plt+0xf90>
  4025b4:	adrp	x0, 40d000 <ferror@plt+0xb640>
  4025b8:	add	x0, x0, #0xe79
  4025bc:	bl	403458 <ferror@plt+0x1a98>
  4025c0:	mov	w8, #0x1                   	// #1
  4025c4:	and	w9, w0, #0x1
  4025c8:	ldurb	w10, [x29, #-51]
  4025cc:	and	w10, w10, #0x1
  4025d0:	tst	w10, w9
  4025d4:	cset	w9, ne  // ne = any
  4025d8:	and	w8, w9, w8
  4025dc:	sturb	w8, [x29, #-51]
  4025e0:	b	402950 <ferror@plt+0xf90>
  4025e4:	adrp	x0, 40e000 <ferror@plt+0xc640>
  4025e8:	add	x0, x0, #0x3a3
  4025ec:	bl	403458 <ferror@plt+0x1a98>
  4025f0:	mov	w8, #0x1                   	// #1
  4025f4:	and	w9, w0, #0x1
  4025f8:	ldurb	w10, [x29, #-51]
  4025fc:	and	w10, w10, #0x1
  402600:	tst	w10, w9
  402604:	cset	w9, ne  // ne = any
  402608:	and	w8, w9, w8
  40260c:	sturb	w8, [x29, #-51]
  402610:	b	402950 <ferror@plt+0xf90>
  402614:	adrp	x0, 40d000 <ferror@plt+0xb640>
  402618:	add	x0, x0, #0xe7c
  40261c:	bl	403458 <ferror@plt+0x1a98>
  402620:	mov	w8, #0x1                   	// #1
  402624:	and	w9, w0, #0x1
  402628:	ldurb	w10, [x29, #-51]
  40262c:	and	w10, w10, #0x1
  402630:	tst	w10, w9
  402634:	cset	w9, ne  // ne = any
  402638:	and	w8, w9, w8
  40263c:	sturb	w8, [x29, #-51]
  402640:	b	402950 <ferror@plt+0xf90>
  402644:	adrp	x0, 40d000 <ferror@plt+0xb640>
  402648:	add	x0, x0, #0xe7f
  40264c:	bl	403458 <ferror@plt+0x1a98>
  402650:	mov	w8, #0x1                   	// #1
  402654:	and	w9, w0, #0x1
  402658:	ldurb	w10, [x29, #-51]
  40265c:	and	w10, w10, #0x1
  402660:	tst	w10, w9
  402664:	cset	w9, ne  // ne = any
  402668:	and	w8, w9, w8
  40266c:	sturb	w8, [x29, #-51]
  402670:	b	402950 <ferror@plt+0xf90>
  402674:	adrp	x0, 40d000 <ferror@plt+0xb640>
  402678:	add	x0, x0, #0xe82
  40267c:	bl	403458 <ferror@plt+0x1a98>
  402680:	mov	w8, #0x1                   	// #1
  402684:	and	w9, w0, #0x1
  402688:	ldurb	w10, [x29, #-51]
  40268c:	and	w10, w10, #0x1
  402690:	tst	w10, w9
  402694:	cset	w9, ne  // ne = any
  402698:	and	w8, w9, w8
  40269c:	sturb	w8, [x29, #-51]
  4026a0:	b	402950 <ferror@plt+0xf90>
  4026a4:	adrp	x0, 40d000 <ferror@plt+0xb640>
  4026a8:	add	x0, x0, #0xe85
  4026ac:	bl	403458 <ferror@plt+0x1a98>
  4026b0:	mov	w8, #0x1                   	// #1
  4026b4:	and	w9, w0, #0x1
  4026b8:	ldurb	w10, [x29, #-51]
  4026bc:	and	w10, w10, #0x1
  4026c0:	tst	w10, w9
  4026c4:	cset	w9, ne  // ne = any
  4026c8:	and	w8, w9, w8
  4026cc:	sturb	w8, [x29, #-51]
  4026d0:	b	402950 <ferror@plt+0xf90>
  4026d4:	adrp	x0, 40d000 <ferror@plt+0xb640>
  4026d8:	add	x0, x0, #0xe88
  4026dc:	bl	403458 <ferror@plt+0x1a98>
  4026e0:	mov	w8, #0x1                   	// #1
  4026e4:	and	w9, w0, #0x1
  4026e8:	ldurb	w10, [x29, #-51]
  4026ec:	and	w10, w10, #0x1
  4026f0:	tst	w10, w9
  4026f4:	cset	w9, ne  // ne = any
  4026f8:	and	w8, w9, w8
  4026fc:	sturb	w8, [x29, #-51]
  402700:	b	402950 <ferror@plt+0xf90>
  402704:	adrp	x0, 40d000 <ferror@plt+0xb640>
  402708:	add	x0, x0, #0xe8b
  40270c:	bl	403458 <ferror@plt+0x1a98>
  402710:	mov	w8, #0x1                   	// #1
  402714:	and	w9, w0, #0x1
  402718:	ldurb	w10, [x29, #-51]
  40271c:	and	w10, w10, #0x1
  402720:	tst	w10, w9
  402724:	cset	w9, ne  // ne = any
  402728:	and	w8, w9, w8
  40272c:	sturb	w8, [x29, #-51]
  402730:	b	402950 <ferror@plt+0xf90>
  402734:	adrp	x0, 40d000 <ferror@plt+0xb640>
  402738:	add	x0, x0, #0xe8e
  40273c:	bl	403458 <ferror@plt+0x1a98>
  402740:	mov	w8, #0x1                   	// #1
  402744:	and	w9, w0, #0x1
  402748:	ldurb	w10, [x29, #-51]
  40274c:	and	w10, w10, #0x1
  402750:	tst	w10, w9
  402754:	cset	w9, ne  // ne = any
  402758:	and	w8, w9, w8
  40275c:	sturb	w8, [x29, #-51]
  402760:	b	402950 <ferror@plt+0xf90>
  402764:	adrp	x0, 40d000 <ferror@plt+0xb640>
  402768:	add	x0, x0, #0xe91
  40276c:	bl	403458 <ferror@plt+0x1a98>
  402770:	mov	w8, #0x1                   	// #1
  402774:	and	w9, w0, #0x1
  402778:	ldurb	w10, [x29, #-51]
  40277c:	and	w10, w10, #0x1
  402780:	tst	w10, w9
  402784:	cset	w9, ne  // ne = any
  402788:	and	w8, w9, w8
  40278c:	sturb	w8, [x29, #-51]
  402790:	b	402950 <ferror@plt+0xf90>
  402794:	adrp	x0, 40d000 <ferror@plt+0xb640>
  402798:	add	x0, x0, #0xe94
  40279c:	bl	403458 <ferror@plt+0x1a98>
  4027a0:	mov	w8, #0x1                   	// #1
  4027a4:	and	w9, w0, #0x1
  4027a8:	ldurb	w10, [x29, #-51]
  4027ac:	and	w10, w10, #0x1
  4027b0:	tst	w10, w9
  4027b4:	cset	w9, ne  // ne = any
  4027b8:	and	w8, w9, w8
  4027bc:	sturb	w8, [x29, #-51]
  4027c0:	b	402950 <ferror@plt+0xf90>
  4027c4:	adrp	x0, 40d000 <ferror@plt+0xb640>
  4027c8:	add	x0, x0, #0xe97
  4027cc:	bl	403458 <ferror@plt+0x1a98>
  4027d0:	mov	w8, #0x1                   	// #1
  4027d4:	and	w9, w0, #0x1
  4027d8:	ldurb	w10, [x29, #-51]
  4027dc:	and	w10, w10, #0x1
  4027e0:	tst	w10, w9
  4027e4:	cset	w9, ne  // ne = any
  4027e8:	and	w8, w9, w8
  4027ec:	sturb	w8, [x29, #-51]
  4027f0:	b	402950 <ferror@plt+0xf90>
  4027f4:	adrp	x0, 40d000 <ferror@plt+0xb640>
  4027f8:	add	x0, x0, #0xe9a
  4027fc:	bl	403458 <ferror@plt+0x1a98>
  402800:	mov	w8, #0x1                   	// #1
  402804:	and	w9, w0, #0x1
  402808:	ldurb	w10, [x29, #-51]
  40280c:	and	w10, w10, #0x1
  402810:	tst	w10, w9
  402814:	cset	w9, ne  // ne = any
  402818:	and	w8, w9, w8
  40281c:	sturb	w8, [x29, #-51]
  402820:	b	402950 <ferror@plt+0xf90>
  402824:	mov	w8, #0x1                   	// #1
  402828:	sturb	w8, [x29, #-49]
  40282c:	sturb	w8, [x29, #-50]
  402830:	ldr	x9, [sp, #232]
  402834:	ldr	x10, [x9]
  402838:	cbnz	x10, 402848 <ferror@plt+0xe88>
  40283c:	mov	x8, #0x20                  	// #32
  402840:	stur	x8, [x29, #-48]
  402844:	b	4028f0 <ferror@plt+0xf30>
  402848:	ldr	x8, [sp, #232]
  40284c:	ldr	x0, [x8]
  402850:	mov	x9, xzr
  402854:	mov	x1, x9
  402858:	mov	w2, #0xa                   	// #10
  40285c:	sub	x3, x29, #0x68
  402860:	adrp	x4, 40e000 <ferror@plt+0xc640>
  402864:	add	x4, x4, #0x98a
  402868:	bl	40a820 <ferror@plt+0x8e60>
  40286c:	stur	w0, [x29, #-84]
  402870:	ldur	w10, [x29, #-84]
  402874:	cbz	w10, 402898 <ferror@plt+0xed8>
  402878:	ldur	w0, [x29, #-84]
  40287c:	ldur	w1, [x29, #-88]
  402880:	ldur	w8, [x29, #-92]
  402884:	ldr	x9, [sp, #232]
  402888:	ldr	x4, [x9]
  40288c:	mov	w2, w8
  402890:	ldr	x3, [sp, #240]
  402894:	bl	40a698 <ferror@plt+0x8cd8>
  402898:	ldur	x8, [x29, #-104]
  40289c:	mov	x9, #0xffffffffffffffff    	// #-1
  4028a0:	cmp	x9, x8
  4028a4:	b.cs	4028e8 <ferror@plt+0xf28>  // b.hs, b.nlast
  4028a8:	adrp	x0, 40d000 <ferror@plt+0xb640>
  4028ac:	add	x0, x0, #0xe60
  4028b0:	bl	401990 <gettext@plt>
  4028b4:	ldr	x8, [sp, #232]
  4028b8:	ldr	x9, [x8]
  4028bc:	str	x0, [sp, #112]
  4028c0:	mov	x0, x9
  4028c4:	bl	4096dc <ferror@plt+0x7d1c>
  4028c8:	mov	w10, #0x1                   	// #1
  4028cc:	str	x0, [sp, #104]
  4028d0:	mov	w0, w10
  4028d4:	mov	w10, wzr
  4028d8:	mov	w1, w10
  4028dc:	ldr	x2, [sp, #112]
  4028e0:	ldr	x3, [sp, #104]
  4028e4:	bl	401650 <error@plt>
  4028e8:	ldur	x8, [x29, #-104]
  4028ec:	stur	x8, [x29, #-48]
  4028f0:	b	402950 <ferror@plt+0xf90>
  4028f4:	mov	w8, wzr
  4028f8:	mov	w0, w8
  4028fc:	bl	401adc <ferror@plt+0x11c>
  402900:	adrp	x8, 420000 <ferror@plt+0x1e640>
  402904:	add	x8, x8, #0x298
  402908:	ldr	x0, [x8]
  40290c:	adrp	x8, 420000 <ferror@plt+0x1e640>
  402910:	add	x8, x8, #0x208
  402914:	ldr	x3, [x8]
  402918:	adrp	x1, 40d000 <ferror@plt+0xb640>
  40291c:	add	x1, x1, #0xe03
  402920:	adrp	x2, 40d000 <ferror@plt+0xb640>
  402924:	add	x2, x2, #0xe9d
  402928:	adrp	x4, 40d000 <ferror@plt+0xb640>
  40292c:	add	x4, x4, #0xeab
  402930:	mov	x8, xzr
  402934:	mov	x5, x8
  402938:	bl	409e44 <ferror@plt+0x8484>
  40293c:	mov	w9, wzr
  402940:	mov	w0, w9
  402944:	bl	401640 <exit@plt>
  402948:	mov	w0, #0x1                   	// #1
  40294c:	bl	401adc <ferror@plt+0x11c>
  402950:	b	40215c <ferror@plt+0x79c>
  402954:	ldurb	w8, [x29, #-51]
  402958:	tbnz	w8, #0, 402968 <ferror@plt+0xfa8>
  40295c:	mov	w8, #0x1                   	// #1
  402960:	stur	w8, [x29, #-4]
  402964:	b	40327c <ferror@plt+0x18bc>
  402968:	ldr	x8, [sp, #248]
  40296c:	ldrb	w9, [x8]
  402970:	tbnz	w9, #0, 402978 <ferror@plt+0xfb8>
  402974:	b	4029b4 <ferror@plt+0xff4>
  402978:	ldur	x8, [x29, #-200]
  40297c:	ldr	x9, [x8]
  402980:	cmp	x9, #0x0
  402984:	cset	w10, ls  // ls = plast
  402988:	tbnz	w10, #0, 4029b4 <ferror@plt+0xff4>
  40298c:	adrp	x0, 40d000 <ferror@plt+0xb640>
  402990:	add	x0, x0, #0xeb8
  402994:	bl	401990 <gettext@plt>
  402998:	mov	w8, #0x1                   	// #1
  40299c:	str	x0, [sp, #96]
  4029a0:	mov	w0, w8
  4029a4:	mov	w8, wzr
  4029a8:	mov	w1, w8
  4029ac:	ldr	x2, [sp, #96]
  4029b0:	bl	401650 <error@plt>
  4029b4:	ldur	w8, [x29, #-8]
  4029b8:	ldr	x9, [sp, #200]
  4029bc:	ldr	w10, [x9]
  4029c0:	subs	w8, w8, w10
  4029c4:	stur	w8, [x29, #-20]
  4029c8:	ldurb	w8, [x29, #-49]
  4029cc:	tbnz	w8, #0, 4029d4 <ferror@plt+0x1014>
  4029d0:	b	4029e4 <ferror@plt+0x1024>
  4029d4:	ldr	x8, [sp, #224]
  4029d8:	ldrb	w9, [x8]
  4029dc:	tbnz	w9, #0, 4029e4 <ferror@plt+0x1024>
  4029e0:	b	402ddc <ferror@plt+0x141c>
  4029e4:	ldur	w8, [x29, #-20]
  4029e8:	cmp	w8, #0x1
  4029ec:	str	w8, [sp, #92]
  4029f0:	b.eq	402a18 <ferror@plt+0x1058>  // b.none
  4029f4:	b	4029f8 <ferror@plt+0x1038>
  4029f8:	ldr	w8, [sp, #92]
  4029fc:	cmp	w8, #0x2
  402a00:	b.eq	402aa0 <ferror@plt+0x10e0>  // b.none
  402a04:	b	402a08 <ferror@plt+0x1048>
  402a08:	ldr	w8, [sp, #92]
  402a0c:	cmp	w8, #0x3
  402a10:	b.eq	402c2c <ferror@plt+0x126c>  // b.none
  402a14:	b	402d20 <ferror@plt+0x1360>
  402a18:	ldr	x8, [sp, #224]
  402a1c:	ldrb	w9, [x8]
  402a20:	tbnz	w9, #0, 402a4c <ferror@plt+0x108c>
  402a24:	ldur	x8, [x29, #-16]
  402a28:	ldr	x9, [sp, #200]
  402a2c:	ldrsw	x10, [x9]
  402a30:	mov	x11, #0x8                   	// #8
  402a34:	mul	x10, x11, x10
  402a38:	add	x8, x8, x10
  402a3c:	ldr	x8, [x8]
  402a40:	ldrb	w12, [x8]
  402a44:	cmp	w12, #0x2b
  402a48:	b.ne	402a9c <ferror@plt+0x10dc>  // b.any
  402a4c:	ldur	x8, [x29, #-16]
  402a50:	ldr	x9, [sp, #200]
  402a54:	ldrsw	x10, [x9]
  402a58:	mov	x11, #0x8                   	// #8
  402a5c:	mul	x10, x11, x10
  402a60:	add	x8, x8, x10
  402a64:	ldr	x0, [x8]
  402a68:	sub	x1, x29, #0x70
  402a6c:	bl	4035ac <ferror@plt+0x1bec>
  402a70:	tbnz	w0, #0, 402a78 <ferror@plt+0x10b8>
  402a74:	b	402a9c <ferror@plt+0x10dc>
  402a78:	ldur	x8, [x29, #-112]
  402a7c:	ldr	x9, [sp, #208]
  402a80:	str	x8, [x9]
  402a84:	ldur	w10, [x29, #-20]
  402a88:	subs	w10, w10, #0x1
  402a8c:	stur	w10, [x29, #-20]
  402a90:	ldur	x8, [x29, #-16]
  402a94:	add	x8, x8, #0x8
  402a98:	stur	x8, [x29, #-16]
  402a9c:	b	402d20 <ferror@plt+0x1360>
  402aa0:	ldr	x8, [sp, #224]
  402aa4:	ldrb	w9, [x8]
  402aa8:	tbnz	w9, #0, 402b18 <ferror@plt+0x1158>
  402aac:	ldur	x8, [x29, #-16]
  402ab0:	ldr	x9, [sp, #200]
  402ab4:	ldr	w10, [x9]
  402ab8:	add	w10, w10, #0x1
  402abc:	mov	w0, w10
  402ac0:	sxtw	x11, w0
  402ac4:	mov	x12, #0x8                   	// #8
  402ac8:	mul	x11, x12, x11
  402acc:	add	x8, x8, x11
  402ad0:	ldr	x8, [x8]
  402ad4:	ldrb	w10, [x8]
  402ad8:	cmp	w10, #0x2b
  402adc:	b.eq	402b18 <ferror@plt+0x1158>  // b.none
  402ae0:	ldur	x8, [x29, #-16]
  402ae4:	ldr	x9, [sp, #200]
  402ae8:	ldr	w10, [x9]
  402aec:	add	w10, w10, #0x1
  402af0:	mov	w0, w10
  402af4:	sxtw	x11, w0
  402af8:	mov	x12, #0x8                   	// #8
  402afc:	mul	x11, x12, x11
  402b00:	add	x8, x8, x11
  402b04:	ldr	x8, [x8]
  402b08:	ldrb	w10, [x8]
  402b0c:	subs	w10, w10, #0x30
  402b10:	cmp	w10, #0x9
  402b14:	b.hi	402c28 <ferror@plt+0x1268>  // b.pmore
  402b18:	ldur	x8, [x29, #-16]
  402b1c:	ldr	x9, [sp, #200]
  402b20:	ldr	w10, [x9]
  402b24:	add	w10, w10, #0x1
  402b28:	mov	w0, w10
  402b2c:	sxtw	x11, w0
  402b30:	mov	x12, #0x8                   	// #8
  402b34:	mul	x11, x12, x11
  402b38:	add	x8, x8, x11
  402b3c:	ldr	x0, [x8]
  402b40:	sub	x1, x29, #0x78
  402b44:	bl	4035ac <ferror@plt+0x1bec>
  402b48:	tbnz	w0, #0, 402b50 <ferror@plt+0x1190>
  402b4c:	b	402c28 <ferror@plt+0x1268>
  402b50:	ldr	x8, [sp, #224]
  402b54:	ldrb	w9, [x8]
  402b58:	tbnz	w9, #0, 402b60 <ferror@plt+0x11a0>
  402b5c:	b	402bc8 <ferror@plt+0x1208>
  402b60:	ldur	x8, [x29, #-16]
  402b64:	ldr	x9, [sp, #200]
  402b68:	ldrsw	x10, [x9]
  402b6c:	mov	x11, #0x8                   	// #8
  402b70:	mul	x10, x11, x10
  402b74:	add	x8, x8, x10
  402b78:	ldr	x0, [x8]
  402b7c:	sub	x1, x29, #0x70
  402b80:	bl	4035ac <ferror@plt+0x1bec>
  402b84:	tbnz	w0, #0, 402b8c <ferror@plt+0x11cc>
  402b88:	b	402bc8 <ferror@plt+0x1208>
  402b8c:	ldur	x8, [x29, #-112]
  402b90:	ldr	x9, [sp, #208]
  402b94:	str	x8, [x9]
  402b98:	mov	w10, #0x1                   	// #1
  402b9c:	ldr	x8, [sp, #192]
  402ba0:	strb	w10, [x8]
  402ba4:	ldur	x11, [x29, #-120]
  402ba8:	stur	x11, [x29, #-72]
  402bac:	ldur	x11, [x29, #-16]
  402bb0:	add	x11, x11, #0x10
  402bb4:	stur	x11, [x29, #-16]
  402bb8:	ldur	w10, [x29, #-20]
  402bbc:	subs	w10, w10, #0x2
  402bc0:	stur	w10, [x29, #-20]
  402bc4:	b	402c28 <ferror@plt+0x1268>
  402bc8:	ldur	x8, [x29, #-120]
  402bcc:	ldr	x9, [sp, #208]
  402bd0:	str	x8, [x9]
  402bd4:	ldur	w10, [x29, #-20]
  402bd8:	subs	w10, w10, #0x1
  402bdc:	stur	w10, [x29, #-20]
  402be0:	ldur	x8, [x29, #-16]
  402be4:	ldr	x11, [sp, #200]
  402be8:	ldrsw	x12, [x11]
  402bec:	mov	x13, #0x8                   	// #8
  402bf0:	mul	x12, x13, x12
  402bf4:	add	x8, x8, x12
  402bf8:	ldr	x8, [x8]
  402bfc:	ldur	x12, [x29, #-16]
  402c00:	ldr	w10, [x11]
  402c04:	add	w10, w10, #0x1
  402c08:	mov	w0, w10
  402c0c:	sxtw	x14, w0
  402c10:	mul	x13, x13, x14
  402c14:	add	x12, x12, x13
  402c18:	str	x8, [x12]
  402c1c:	ldur	x8, [x29, #-16]
  402c20:	add	x8, x8, #0x8
  402c24:	stur	x8, [x29, #-16]
  402c28:	b	402d20 <ferror@plt+0x1360>
  402c2c:	ldr	x8, [sp, #224]
  402c30:	ldrb	w9, [x8]
  402c34:	tbnz	w9, #0, 402c3c <ferror@plt+0x127c>
  402c38:	b	402d20 <ferror@plt+0x1360>
  402c3c:	ldur	x8, [x29, #-16]
  402c40:	ldr	x9, [sp, #200]
  402c44:	ldr	w10, [x9]
  402c48:	add	w10, w10, #0x1
  402c4c:	mov	w0, w10
  402c50:	sxtw	x11, w0
  402c54:	mov	x12, #0x8                   	// #8
  402c58:	mul	x11, x12, x11
  402c5c:	add	x8, x8, x11
  402c60:	ldr	x0, [x8]
  402c64:	sub	x1, x29, #0x70
  402c68:	bl	4035ac <ferror@plt+0x1bec>
  402c6c:	tbnz	w0, #0, 402c74 <ferror@plt+0x12b4>
  402c70:	b	402d20 <ferror@plt+0x1360>
  402c74:	ldur	x8, [x29, #-16]
  402c78:	ldr	x9, [sp, #200]
  402c7c:	ldr	w10, [x9]
  402c80:	add	w10, w10, #0x2
  402c84:	mov	w0, w10
  402c88:	sxtw	x11, w0
  402c8c:	mov	x12, #0x8                   	// #8
  402c90:	mul	x11, x12, x11
  402c94:	add	x8, x8, x11
  402c98:	ldr	x0, [x8]
  402c9c:	sub	x1, x29, #0x78
  402ca0:	bl	4035ac <ferror@plt+0x1bec>
  402ca4:	tbnz	w0, #0, 402cac <ferror@plt+0x12ec>
  402ca8:	b	402d20 <ferror@plt+0x1360>
  402cac:	ldur	x8, [x29, #-112]
  402cb0:	ldr	x9, [sp, #208]
  402cb4:	str	x8, [x9]
  402cb8:	mov	w10, #0x1                   	// #1
  402cbc:	ldr	x8, [sp, #192]
  402cc0:	strb	w10, [x8]
  402cc4:	ldur	x11, [x29, #-120]
  402cc8:	stur	x11, [x29, #-72]
  402ccc:	ldur	x11, [x29, #-16]
  402cd0:	ldr	x12, [sp, #200]
  402cd4:	ldrsw	x13, [x12]
  402cd8:	mov	x14, #0x8                   	// #8
  402cdc:	mul	x13, x14, x13
  402ce0:	add	x11, x11, x13
  402ce4:	ldr	x11, [x11]
  402ce8:	ldur	x13, [x29, #-16]
  402cec:	ldr	w10, [x12]
  402cf0:	add	w10, w10, #0x2
  402cf4:	mov	w0, w10
  402cf8:	sxtw	x15, w0
  402cfc:	mul	x14, x14, x15
  402d00:	add	x13, x13, x14
  402d04:	str	x11, [x13]
  402d08:	ldur	x11, [x29, #-16]
  402d0c:	add	x11, x11, #0x10
  402d10:	stur	x11, [x29, #-16]
  402d14:	ldur	w10, [x29, #-20]
  402d18:	subs	w10, w10, #0x2
  402d1c:	stur	w10, [x29, #-20]
  402d20:	ldr	x8, [sp, #224]
  402d24:	ldrb	w9, [x8]
  402d28:	tbnz	w9, #0, 402d30 <ferror@plt+0x1370>
  402d2c:	b	402ddc <ferror@plt+0x141c>
  402d30:	ldur	w8, [x29, #-20]
  402d34:	mov	w9, #0x1                   	// #1
  402d38:	cmp	w9, w8
  402d3c:	b.ge	402ddc <ferror@plt+0x141c>  // b.tcont
  402d40:	adrp	x0, 40d000 <ferror@plt+0xb640>
  402d44:	add	x0, x0, #0xee6
  402d48:	bl	401990 <gettext@plt>
  402d4c:	ldur	x8, [x29, #-16]
  402d50:	ldr	x9, [sp, #200]
  402d54:	ldr	w10, [x9]
  402d58:	mov	w11, #0x1                   	// #1
  402d5c:	add	w10, w10, #0x1
  402d60:	mov	w1, w10
  402d64:	sxtw	x12, w1
  402d68:	mov	x13, #0x8                   	// #8
  402d6c:	mul	x12, x13, x12
  402d70:	add	x8, x8, x12
  402d74:	ldr	x8, [x8]
  402d78:	str	x0, [sp, #80]
  402d7c:	mov	x0, x8
  402d80:	str	w11, [sp, #76]
  402d84:	bl	4096dc <ferror@plt+0x7d1c>
  402d88:	mov	w10, wzr
  402d8c:	str	x0, [sp, #64]
  402d90:	mov	w0, w10
  402d94:	mov	w1, w10
  402d98:	ldr	x2, [sp, #80]
  402d9c:	ldr	x3, [sp, #64]
  402da0:	str	w10, [sp, #60]
  402da4:	bl	401650 <error@plt>
  402da8:	adrp	x0, 40d000 <ferror@plt+0xb640>
  402dac:	add	x0, x0, #0xef7
  402db0:	bl	401990 <gettext@plt>
  402db4:	ldr	w10, [sp, #60]
  402db8:	str	x0, [sp, #48]
  402dbc:	mov	w0, w10
  402dc0:	mov	w1, w10
  402dc4:	adrp	x2, 40e000 <ferror@plt+0xc640>
  402dc8:	add	x2, x2, #0x4d7
  402dcc:	ldr	x3, [sp, #48]
  402dd0:	bl	401650 <error@plt>
  402dd4:	ldr	w0, [sp, #76]
  402dd8:	bl	401adc <ferror@plt+0x11c>
  402ddc:	ldr	x8, [sp, #192]
  402de0:	ldrb	w9, [x8]
  402de4:	tbnz	w9, #0, 402dec <ferror@plt+0x142c>
  402de8:	b	402e40 <ferror@plt+0x1480>
  402dec:	ldur	x8, [x29, #-224]
  402df0:	ldr	x9, [x8]
  402df4:	adrp	x10, 403000 <ferror@plt+0x1640>
  402df8:	add	x10, x10, #0x444
  402dfc:	cmp	x9, x10
  402e00:	b.ne	402e30 <ferror@plt+0x1470>  // b.any
  402e04:	mov	w8, #0x8                   	// #8
  402e08:	ldur	x9, [x29, #-232]
  402e0c:	str	w8, [x9]
  402e10:	mov	w8, #0x7                   	// #7
  402e14:	ldur	x10, [x29, #-240]
  402e18:	str	w8, [x10]
  402e1c:	adrp	x11, 403000 <ferror@plt+0x1640>
  402e20:	add	x11, x11, #0x69c
  402e24:	ldur	x12, [x29, #-224]
  402e28:	str	x11, [x12]
  402e2c:	b	402e40 <ferror@plt+0x1480>
  402e30:	adrp	x8, 403000 <ferror@plt+0x1640>
  402e34:	add	x8, x8, #0x6e8
  402e38:	ldur	x9, [x29, #-224]
  402e3c:	str	x8, [x9]
  402e40:	adrp	x8, 420000 <ferror@plt+0x1e640>
  402e44:	add	x8, x8, #0x358
  402e48:	ldrb	w9, [x8]
  402e4c:	tbnz	w9, #0, 402e54 <ferror@plt+0x1494>
  402e50:	b	402eb0 <ferror@plt+0x14f0>
  402e54:	ldr	x8, [sp, #208]
  402e58:	ldr	x9, [x8]
  402e5c:	adrp	x10, 420000 <ferror@plt+0x1e640>
  402e60:	add	x10, x10, #0x360
  402e64:	ldr	x10, [x10]
  402e68:	add	x9, x9, x10
  402e6c:	adrp	x10, 420000 <ferror@plt+0x1e640>
  402e70:	add	x10, x10, #0x378
  402e74:	str	x9, [x10]
  402e78:	ldr	x9, [x10]
  402e7c:	ldr	x10, [x8]
  402e80:	cmp	x9, x10
  402e84:	b.cs	402eb0 <ferror@plt+0x14f0>  // b.hs, b.nlast
  402e88:	adrp	x0, 40d000 <ferror@plt+0xb640>
  402e8c:	add	x0, x0, #0xf24
  402e90:	bl	401990 <gettext@plt>
  402e94:	mov	w8, #0x1                   	// #1
  402e98:	str	x0, [sp, #40]
  402e9c:	mov	w0, w8
  402ea0:	mov	w8, wzr
  402ea4:	mov	w1, w8
  402ea8:	ldr	x2, [sp, #40]
  402eac:	bl	401650 <error@plt>
  402eb0:	ldur	x8, [x29, #-200]
  402eb4:	ldr	x9, [x8]
  402eb8:	cbnz	x9, 402ec8 <ferror@plt+0x1508>
  402ebc:	adrp	x0, 40d000 <ferror@plt+0xb640>
  402ec0:	add	x0, x0, #0xf49
  402ec4:	bl	403458 <ferror@plt+0x1a98>
  402ec8:	ldur	w8, [x29, #-20]
  402ecc:	cmp	w8, #0x0
  402ed0:	cset	w8, le
  402ed4:	tbnz	w8, #0, 402f00 <ferror@plt+0x1540>
  402ed8:	ldur	x8, [x29, #-16]
  402edc:	ldr	x9, [sp, #200]
  402ee0:	ldrsw	x10, [x9]
  402ee4:	mov	x11, #0x8                   	// #8
  402ee8:	mul	x10, x11, x10
  402eec:	add	x8, x8, x10
  402ef0:	adrp	x10, 420000 <ferror@plt+0x1e640>
  402ef4:	add	x10, x10, #0x380
  402ef8:	str	x8, [x10]
  402efc:	b	402f14 <ferror@plt+0x1554>
  402f00:	adrp	x8, 420000 <ferror@plt+0x1e640>
  402f04:	add	x8, x8, #0x380
  402f08:	adrp	x9, 40c000 <ferror@plt+0xa640>
  402f0c:	add	x9, x9, #0xef0
  402f10:	str	x9, [x8]
  402f14:	bl	403738 <ferror@plt+0x1d78>
  402f18:	and	w8, w0, #0x1
  402f1c:	sturb	w8, [x29, #-51]
  402f20:	adrp	x9, 420000 <ferror@plt+0x1e640>
  402f24:	add	x9, x9, #0x388
  402f28:	ldr	x9, [x9]
  402f2c:	cbnz	x9, 402f34 <ferror@plt+0x1574>
  402f30:	b	403204 <ferror@plt+0x1844>
  402f34:	ldr	x8, [sp, #208]
  402f38:	ldr	x0, [x8]
  402f3c:	bl	4038f4 <ferror@plt+0x1f34>
  402f40:	mov	w9, #0x1                   	// #1
  402f44:	and	w10, w0, #0x1
  402f48:	ldurb	w11, [x29, #-51]
  402f4c:	and	w11, w11, #0x1
  402f50:	tst	w11, w10
  402f54:	cset	w10, ne  // ne = any
  402f58:	and	w9, w10, w9
  402f5c:	sturb	w9, [x29, #-51]
  402f60:	adrp	x8, 420000 <ferror@plt+0x1e640>
  402f64:	add	x8, x8, #0x388
  402f68:	ldr	x8, [x8]
  402f6c:	cbnz	x8, 402f74 <ferror@plt+0x15b4>
  402f70:	b	403204 <ferror@plt+0x1844>
  402f74:	ldr	x8, [sp, #192]
  402f78:	ldrb	w9, [x8]
  402f7c:	tbnz	w9, #0, 402f84 <ferror@plt+0x15c4>
  402f80:	b	402f9c <ferror@plt+0x15dc>
  402f84:	ldur	x8, [x29, #-72]
  402f88:	ldr	x9, [sp, #208]
  402f8c:	ldr	x10, [x9]
  402f90:	subs	x8, x8, x10
  402f94:	str	x8, [sp, #32]
  402f98:	b	402fa4 <ferror@plt+0x15e4>
  402f9c:	mov	x8, xzr
  402fa0:	str	x8, [sp, #32]
  402fa4:	ldr	x8, [sp, #32]
  402fa8:	adrp	x9, 420000 <ferror@plt+0x1e640>
  402fac:	add	x9, x9, #0x390
  402fb0:	str	x8, [x9]
  402fb4:	bl	403c08 <ferror@plt+0x2248>
  402fb8:	stur	w0, [x29, #-36]
  402fbc:	ldurb	w10, [x29, #-50]
  402fc0:	tbnz	w10, #0, 402fc8 <ferror@plt+0x1608>
  402fc4:	b	403034 <ferror@plt+0x1674>
  402fc8:	ldur	x8, [x29, #-48]
  402fcc:	cbz	x8, 402ff8 <ferror@plt+0x1638>
  402fd0:	ldur	x8, [x29, #-48]
  402fd4:	ldursw	x9, [x29, #-36]
  402fd8:	udiv	x10, x8, x9
  402fdc:	mul	x9, x10, x9
  402fe0:	subs	x8, x8, x9
  402fe4:	cbnz	x8, 402ff8 <ferror@plt+0x1638>
  402fe8:	ldur	x8, [x29, #-48]
  402fec:	ldr	x9, [sp, #184]
  402ff0:	str	x8, [x9]
  402ff4:	b	403030 <ferror@plt+0x1670>
  402ff8:	adrp	x0, 40d000 <ferror@plt+0xb640>
  402ffc:	add	x0, x0, #0xf4c
  403000:	bl	401990 <gettext@plt>
  403004:	ldur	x3, [x29, #-48]
  403008:	ldur	w4, [x29, #-36]
  40300c:	mov	w8, wzr
  403010:	str	x0, [sp, #24]
  403014:	mov	w0, w8
  403018:	mov	w1, w8
  40301c:	ldr	x2, [sp, #24]
  403020:	bl	401650 <error@plt>
  403024:	ldursw	x9, [x29, #-36]
  403028:	ldr	x10, [sp, #184]
  40302c:	str	x9, [x10]
  403030:	b	403074 <ferror@plt+0x16b4>
  403034:	ldur	w8, [x29, #-36]
  403038:	cmp	w8, #0x10
  40303c:	b.ge	403068 <ferror@plt+0x16a8>  // b.tcont
  403040:	ldur	w8, [x29, #-36]
  403044:	ldur	w9, [x29, #-36]
  403048:	mov	w10, #0x10                  	// #16
  40304c:	sdiv	w9, w10, w9
  403050:	mul	w8, w8, w9
  403054:	mov	w0, w8
  403058:	sxtw	x11, w0
  40305c:	ldr	x12, [sp, #184]
  403060:	str	x11, [x12]
  403064:	b	403074 <ferror@plt+0x16b4>
  403068:	ldursw	x8, [x29, #-36]
  40306c:	ldr	x9, [sp, #184]
  403070:	str	x8, [x9]
  403074:	stur	xzr, [x29, #-32]
  403078:	ldur	x8, [x29, #-32]
  40307c:	ldur	x9, [x29, #-200]
  403080:	ldr	x10, [x9]
  403084:	cmp	x8, x10
  403088:	b.cs	403114 <ferror@plt+0x1754>  // b.hs, b.nlast
  40308c:	ldr	x8, [sp, #184]
  403090:	ldr	x9, [x8]
  403094:	ldur	x10, [x29, #-208]
  403098:	ldr	x11, [x10]
  40309c:	ldur	x12, [x29, #-32]
  4030a0:	mov	x13, #0x28                  	// #40
  4030a4:	mul	x12, x13, x12
  4030a8:	add	x11, x11, x12
  4030ac:	ldr	w14, [x11, #4]
  4030b0:	mov	w11, w14
  4030b4:	adrp	x12, 40c000 <ferror@plt+0xa640>
  4030b8:	add	x12, x12, #0xf00
  4030bc:	ldrsw	x11, [x12, x11, lsl #2]
  4030c0:	udiv	x9, x9, x11
  4030c4:	stur	w9, [x29, #-124]
  4030c8:	ldr	x11, [x10]
  4030cc:	ldur	x12, [x29, #-32]
  4030d0:	mul	x12, x13, x12
  4030d4:	add	x11, x11, x12
  4030d8:	ldr	w9, [x11, #28]
  4030dc:	add	w9, w9, #0x1
  4030e0:	ldur	w14, [x29, #-124]
  4030e4:	mul	w9, w9, w14
  4030e8:	stur	w9, [x29, #-128]
  4030ec:	ldur	x11, [x29, #-64]
  4030f0:	ldursw	x12, [x29, #-128]
  4030f4:	cmp	x11, x12
  4030f8:	b.cs	403104 <ferror@plt+0x1744>  // b.hs, b.nlast
  4030fc:	ldursw	x8, [x29, #-128]
  403100:	stur	x8, [x29, #-64]
  403104:	ldur	x8, [x29, #-32]
  403108:	add	x8, x8, #0x1
  40310c:	stur	x8, [x29, #-32]
  403110:	b	403078 <ferror@plt+0x16b8>
  403114:	stur	xzr, [x29, #-32]
  403118:	ldur	x8, [x29, #-32]
  40311c:	ldur	x9, [x29, #-200]
  403120:	ldr	x10, [x9]
  403124:	cmp	x8, x10
  403128:	b.cs	4031b8 <ferror@plt+0x17f8>  // b.hs, b.nlast
  40312c:	ldr	x8, [sp, #184]
  403130:	ldr	x9, [x8]
  403134:	ldur	x10, [x29, #-208]
  403138:	ldr	x11, [x10]
  40313c:	ldur	x12, [x29, #-32]
  403140:	mov	x13, #0x28                  	// #40
  403144:	mul	x12, x13, x12
  403148:	add	x11, x11, x12
  40314c:	ldr	w14, [x11, #4]
  403150:	mov	w11, w14
  403154:	adrp	x12, 40c000 <ferror@plt+0xa640>
  403158:	add	x12, x12, #0xf00
  40315c:	ldrsw	x11, [x12, x11, lsl #2]
  403160:	udiv	x9, x9, x11
  403164:	stur	w9, [x29, #-132]
  403168:	ldr	x11, [x10]
  40316c:	ldur	x12, [x29, #-32]
  403170:	mul	x12, x13, x12
  403174:	add	x11, x11, x12
  403178:	ldr	w9, [x11, #28]
  40317c:	ldur	w14, [x29, #-132]
  403180:	mul	w9, w9, w14
  403184:	stur	w9, [x29, #-136]
  403188:	ldur	x11, [x29, #-64]
  40318c:	ldursw	x12, [x29, #-136]
  403190:	subs	x11, x11, x12
  403194:	ldr	x12, [x10]
  403198:	ldur	x15, [x29, #-32]
  40319c:	mul	x13, x13, x15
  4031a0:	add	x12, x12, x13
  4031a4:	str	w11, [x12, #32]
  4031a8:	ldur	x8, [x29, #-32]
  4031ac:	add	x8, x8, #0x1
  4031b0:	stur	x8, [x29, #-32]
  4031b4:	b	403118 <ferror@plt+0x1758>
  4031b8:	ldr	x8, [sp, #248]
  4031bc:	ldrb	w9, [x8]
  4031c0:	tbnz	w9, #0, 4031c8 <ferror@plt+0x1808>
  4031c4:	b	4031d8 <ferror@plt+0x1818>
  4031c8:	bl	403c94 <ferror@plt+0x22d4>
  4031cc:	and	w8, w0, #0x1
  4031d0:	str	w8, [sp, #20]
  4031d4:	b	4031e4 <ferror@plt+0x1824>
  4031d8:	bl	4040cc <ferror@plt+0x270c>
  4031dc:	and	w8, w0, #0x1
  4031e0:	str	w8, [sp, #20]
  4031e4:	ldr	w8, [sp, #20]
  4031e8:	ldurb	w9, [x29, #-51]
  4031ec:	mov	w10, #0x1                   	// #1
  4031f0:	and	w9, w9, #0x1
  4031f4:	tst	w9, w8
  4031f8:	cset	w8, ne  // ne = any
  4031fc:	and	w8, w8, w10
  403200:	sturb	w8, [x29, #-51]
  403204:	adrp	x8, 420000 <ferror@plt+0x1e640>
  403208:	add	x8, x8, #0x3a0
  40320c:	ldrb	w9, [x8]
  403210:	tbnz	w9, #0, 403218 <ferror@plt+0x1858>
  403214:	b	403264 <ferror@plt+0x18a4>
  403218:	adrp	x8, 420000 <ferror@plt+0x1e640>
  40321c:	add	x8, x8, #0x2a0
  403220:	ldr	x0, [x8]
  403224:	bl	40adf8 <ferror@plt+0x9438>
  403228:	mov	w9, #0xffffffff            	// #-1
  40322c:	cmp	w0, w9
  403230:	b.ne	403264 <ferror@plt+0x18a4>  // b.any
  403234:	bl	401980 <__errno_location@plt>
  403238:	ldr	w1, [x0]
  40323c:	adrp	x0, 40d000 <ferror@plt+0xb640>
  403240:	add	x0, x0, #0xf79
  403244:	str	w1, [sp, #16]
  403248:	bl	401990 <gettext@plt>
  40324c:	mov	w8, #0x1                   	// #1
  403250:	str	x0, [sp, #8]
  403254:	mov	w0, w8
  403258:	ldr	w1, [sp, #16]
  40325c:	ldr	x2, [sp, #8]
  403260:	bl	401650 <error@plt>
  403264:	ldurb	w8, [x29, #-51]
  403268:	mov	w9, #0x1                   	// #1
  40326c:	mov	w10, wzr
  403270:	tst	w8, #0x1
  403274:	csel	w8, w10, w9, ne  // ne = any
  403278:	stur	w8, [x29, #-4]
  40327c:	ldur	w0, [x29, #-4]
  403280:	add	sp, sp, #0x1f0
  403284:	ldp	x20, x19, [sp, #64]
  403288:	ldp	x22, x21, [sp, #48]
  40328c:	ldp	x24, x23, [sp, #32]
  403290:	ldp	x28, x25, [sp, #16]
  403294:	ldp	x29, x30, [sp], #80
  403298:	ret
  40329c:	sub	sp, sp, #0x50
  4032a0:	stp	x29, x30, [sp, #64]
  4032a4:	add	x29, sp, #0x40
  4032a8:	mov	w8, #0x0                   	// #0
  4032ac:	adrp	x9, 420000 <ferror@plt+0x1e640>
  4032b0:	add	x9, x9, #0x344
  4032b4:	mov	x10, xzr
  4032b8:	adrp	x11, 420000 <ferror@plt+0x1e640>
  4032bc:	add	x11, x11, #0x340
  4032c0:	add	x12, sp, #0x1e
  4032c4:	stur	x0, [x29, #-8]
  4032c8:	sturb	w1, [x29, #-9]
  4032cc:	add	x12, x12, #0x19
  4032d0:	str	x12, [sp, #16]
  4032d4:	ldr	x12, [sp, #16]
  4032d8:	mov	x13, #0xffffffffffffffff    	// #-1
  4032dc:	add	x12, x12, x13
  4032e0:	str	x12, [sp, #16]
  4032e4:	strb	w8, [x12]
  4032e8:	ldurb	w8, [x29, #-9]
  4032ec:	ldr	x12, [sp, #16]
  4032f0:	add	x12, x12, x13
  4032f4:	str	x12, [sp, #16]
  4032f8:	strb	w8, [x12]
  4032fc:	ldr	x12, [sp, #16]
  403300:	ldrsw	x9, [x9]
  403304:	subs	x9, x10, x9
  403308:	add	x9, x12, x9
  40330c:	str	x9, [sp, #8]
  403310:	ldr	w8, [x11]
  403314:	cmp	w8, #0x8
  403318:	str	w8, [sp, #4]
  40331c:	b.eq	403344 <ferror@plt+0x1984>  // b.none
  403320:	b	403324 <ferror@plt+0x1964>
  403324:	ldr	w8, [sp, #4]
  403328:	cmp	w8, #0xa
  40332c:	b.eq	403378 <ferror@plt+0x19b8>  // b.none
  403330:	b	403334 <ferror@plt+0x1974>
  403334:	ldr	w8, [sp, #4]
  403338:	cmp	w8, #0x10
  40333c:	b.eq	4033bc <ferror@plt+0x19fc>  // b.none
  403340:	b	4033f8 <ferror@plt+0x1a38>
  403344:	ldur	x8, [x29, #-8]
  403348:	and	x8, x8, #0x7
  40334c:	add	x8, x8, #0x30
  403350:	ldr	x9, [sp, #16]
  403354:	mov	x10, #0xffffffffffffffff    	// #-1
  403358:	add	x9, x9, x10
  40335c:	str	x9, [sp, #16]
  403360:	strb	w8, [x9]
  403364:	ldur	x8, [x29, #-8]
  403368:	lsr	x8, x8, #3
  40336c:	stur	x8, [x29, #-8]
  403370:	cbnz	x8, 403344 <ferror@plt+0x1984>
  403374:	b	4033f8 <ferror@plt+0x1a38>
  403378:	ldur	x8, [x29, #-8]
  40337c:	mov	x9, #0xa                   	// #10
  403380:	udiv	x10, x8, x9
  403384:	mul	x9, x10, x9
  403388:	subs	x8, x8, x9
  40338c:	add	x8, x8, #0x30
  403390:	ldr	x9, [sp, #16]
  403394:	mov	x10, #0xffffffffffffffff    	// #-1
  403398:	add	x9, x9, x10
  40339c:	str	x9, [sp, #16]
  4033a0:	strb	w8, [x9]
  4033a4:	ldur	x8, [x29, #-8]
  4033a8:	mov	x9, #0xa                   	// #10
  4033ac:	udiv	x8, x8, x9
  4033b0:	stur	x8, [x29, #-8]
  4033b4:	cbnz	x8, 403378 <ferror@plt+0x19b8>
  4033b8:	b	4033f8 <ferror@plt+0x1a38>
  4033bc:	ldur	x8, [x29, #-8]
  4033c0:	and	x8, x8, #0xf
  4033c4:	adrp	x9, 40e000 <ferror@plt+0xc640>
  4033c8:	add	x9, x9, #0x142
  4033cc:	add	x8, x9, x8
  4033d0:	ldrb	w10, [x8]
  4033d4:	ldr	x8, [sp, #16]
  4033d8:	mov	x9, #0xffffffffffffffff    	// #-1
  4033dc:	add	x8, x8, x9
  4033e0:	str	x8, [sp, #16]
  4033e4:	strb	w10, [x8]
  4033e8:	ldur	x8, [x29, #-8]
  4033ec:	lsr	x8, x8, #4
  4033f0:	stur	x8, [x29, #-8]
  4033f4:	cbnz	x8, 4033bc <ferror@plt+0x19fc>
  4033f8:	ldr	x8, [sp, #8]
  4033fc:	ldr	x9, [sp, #16]
  403400:	cmp	x8, x9
  403404:	b.cs	403424 <ferror@plt+0x1a64>  // b.hs, b.nlast
  403408:	ldr	x8, [sp, #16]
  40340c:	mov	x9, #0xffffffffffffffff    	// #-1
  403410:	add	x8, x8, x9
  403414:	str	x8, [sp, #16]
  403418:	mov	w10, #0x30                  	// #48
  40341c:	strb	w10, [x8]
  403420:	b	4033f8 <ferror@plt+0x1a38>
  403424:	ldr	x0, [sp, #16]
  403428:	adrp	x8, 420000 <ferror@plt+0x1e640>
  40342c:	add	x8, x8, #0x298
  403430:	ldr	x1, [x8]
  403434:	bl	401920 <fputs_unlocked@plt>
  403438:	ldp	x29, x30, [sp, #64]
  40343c:	add	sp, sp, #0x50
  403440:	ret
  403444:	sub	sp, sp, #0x10
  403448:	str	x0, [sp, #8]
  40344c:	strb	w1, [sp, #7]
  403450:	add	sp, sp, #0x10
  403454:	ret
  403458:	sub	sp, sp, #0x40
  40345c:	stp	x29, x30, [sp, #48]
  403460:	add	x29, sp, #0x30
  403464:	adrp	x8, 420000 <ferror@plt+0x1e640>
  403468:	add	x8, x8, #0x320
  40346c:	adrp	x9, 420000 <ferror@plt+0x1e640>
  403470:	add	x9, x9, #0x330
  403474:	stur	x0, [x29, #-16]
  403478:	ldur	x10, [x29, #-16]
  40347c:	str	x10, [sp, #24]
  403480:	ldur	x10, [x29, #-16]
  403484:	str	x8, [sp, #8]
  403488:	str	x9, [sp]
  40348c:	cbz	x10, 403494 <ferror@plt+0x1ad4>
  403490:	b	4034b4 <ferror@plt+0x1af4>
  403494:	adrp	x0, 40e000 <ferror@plt+0xc640>
  403498:	add	x0, x0, #0x1af
  40349c:	adrp	x1, 40e000 <ferror@plt+0xc640>
  4034a0:	add	x1, x1, #0x1b9
  4034a4:	mov	w2, #0x3d8                 	// #984
  4034a8:	adrp	x3, 40e000 <ferror@plt+0xc640>
  4034ac:	add	x3, x3, #0x1c2
  4034b0:	bl	401970 <__assert_fail@plt>
  4034b4:	ldur	x8, [x29, #-16]
  4034b8:	ldrb	w9, [x8]
  4034bc:	cbz	w9, 40358c <ferror@plt+0x1bcc>
  4034c0:	adrp	x8, 420000 <ferror@plt+0x1e640>
  4034c4:	add	x8, x8, #0x328
  4034c8:	ldr	x8, [x8]
  4034cc:	ldr	x9, [sp, #8]
  4034d0:	ldr	x10, [x9]
  4034d4:	cmp	x8, x10
  4034d8:	b.hi	4034fc <ferror@plt+0x1b3c>  // b.pmore
  4034dc:	ldr	x8, [sp]
  4034e0:	ldr	x0, [x8]
  4034e4:	adrp	x1, 420000 <ferror@plt+0x1e640>
  4034e8:	add	x1, x1, #0x328
  4034ec:	mov	x2, #0x28                  	// #40
  4034f0:	bl	40a0f4 <ferror@plt+0x8734>
  4034f4:	ldr	x8, [sp]
  4034f8:	str	x0, [x8]
  4034fc:	ldr	x0, [sp, #24]
  403500:	ldur	x1, [x29, #-16]
  403504:	ldr	x8, [sp]
  403508:	ldr	x9, [x8]
  40350c:	ldr	x10, [sp, #8]
  403510:	ldr	x11, [x10]
  403514:	mov	x12, #0x28                  	// #40
  403518:	mul	x11, x12, x11
  40351c:	add	x3, x9, x11
  403520:	add	x2, sp, #0x10
  403524:	bl	40456c <ferror@plt+0x2bac>
  403528:	tbnz	w0, #0, 40353c <ferror@plt+0x1b7c>
  40352c:	mov	w8, wzr
  403530:	and	w8, w8, #0x1
  403534:	sturb	w8, [x29, #-1]
  403538:	b	403598 <ferror@plt+0x1bd8>
  40353c:	ldur	x8, [x29, #-16]
  403540:	ldr	x9, [sp, #16]
  403544:	cmp	x8, x9
  403548:	b.eq	403550 <ferror@plt+0x1b90>  // b.none
  40354c:	b	403570 <ferror@plt+0x1bb0>
  403550:	adrp	x0, 40e000 <ferror@plt+0xc640>
  403554:	add	x0, x0, #0x1eb
  403558:	adrp	x1, 40e000 <ferror@plt+0xc640>
  40355c:	add	x1, x1, #0x1b9
  403560:	mov	w2, #0x3e4                 	// #996
  403564:	adrp	x3, 40e000 <ferror@plt+0xc640>
  403568:	add	x3, x3, #0x1c2
  40356c:	bl	401970 <__assert_fail@plt>
  403570:	ldr	x8, [sp, #16]
  403574:	stur	x8, [x29, #-16]
  403578:	ldr	x8, [sp, #8]
  40357c:	ldr	x9, [x8]
  403580:	add	x9, x9, #0x1
  403584:	str	x9, [x8]
  403588:	b	4034b4 <ferror@plt+0x1af4>
  40358c:	mov	w8, #0x1                   	// #1
  403590:	and	w8, w8, #0x1
  403594:	sturb	w8, [x29, #-1]
  403598:	ldurb	w8, [x29, #-1]
  40359c:	and	w0, w8, #0x1
  4035a0:	ldp	x29, x30, [sp, #48]
  4035a4:	add	sp, sp, #0x40
  4035a8:	ret
  4035ac:	sub	sp, sp, #0x30
  4035b0:	stp	x29, x30, [sp, #32]
  4035b4:	add	x29, sp, #0x20
  4035b8:	str	x0, [sp, #16]
  4035bc:	str	x1, [sp, #8]
  4035c0:	ldr	x8, [sp, #16]
  4035c4:	ldrb	w9, [x8]
  4035c8:	cbnz	w9, 4035dc <ferror@plt+0x1c1c>
  4035cc:	mov	w8, wzr
  4035d0:	and	w8, w8, #0x1
  4035d4:	sturb	w8, [x29, #-1]
  4035d8:	b	403688 <ferror@plt+0x1cc8>
  4035dc:	ldr	x8, [sp, #16]
  4035e0:	ldrb	w9, [x8]
  4035e4:	cmp	w9, #0x2b
  4035e8:	b.ne	4035f8 <ferror@plt+0x1c38>  // b.any
  4035ec:	ldr	x8, [sp, #16]
  4035f0:	add	x8, x8, #0x1
  4035f4:	str	x8, [sp, #16]
  4035f8:	ldr	x0, [sp, #16]
  4035fc:	mov	w1, #0x2e                  	// #46
  403600:	bl	4018d0 <strchr@plt>
  403604:	cbz	x0, 403614 <ferror@plt+0x1c54>
  403608:	mov	w8, #0xa                   	// #10
  40360c:	str	w8, [sp, #4]
  403610:	b	403658 <ferror@plt+0x1c98>
  403614:	ldr	x8, [sp, #16]
  403618:	ldrb	w9, [x8]
  40361c:	cmp	w9, #0x30
  403620:	b.ne	403650 <ferror@plt+0x1c90>  // b.any
  403624:	ldr	x8, [sp, #16]
  403628:	ldrb	w9, [x8, #1]
  40362c:	cmp	w9, #0x78
  403630:	b.eq	403644 <ferror@plt+0x1c84>  // b.none
  403634:	ldr	x8, [sp, #16]
  403638:	ldrb	w9, [x8, #1]
  40363c:	cmp	w9, #0x58
  403640:	b.ne	403650 <ferror@plt+0x1c90>  // b.any
  403644:	mov	w8, #0x10                  	// #16
  403648:	str	w8, [sp, #4]
  40364c:	b	403658 <ferror@plt+0x1c98>
  403650:	mov	w8, #0x8                   	// #8
  403654:	str	w8, [sp, #4]
  403658:	ldr	x0, [sp, #16]
  40365c:	ldr	w2, [sp, #4]
  403660:	ldr	x3, [sp, #8]
  403664:	mov	x8, xzr
  403668:	mov	x1, x8
  40366c:	adrp	x4, 40e000 <ferror@plt+0xc640>
  403670:	add	x4, x4, #0x3b5
  403674:	bl	40a820 <ferror@plt+0x8e60>
  403678:	cmp	w0, #0x0
  40367c:	cset	w9, eq  // eq = none
  403680:	and	w9, w9, #0x1
  403684:	sturb	w9, [x29, #-1]
  403688:	ldurb	w8, [x29, #-1]
  40368c:	and	w0, w8, #0x1
  403690:	ldp	x29, x30, [sp, #32]
  403694:	add	sp, sp, #0x30
  403698:	ret
  40369c:	sub	sp, sp, #0x20
  4036a0:	stp	x29, x30, [sp, #16]
  4036a4:	add	x29, sp, #0x10
  4036a8:	mov	w8, #0x28                  	// #40
  4036ac:	str	x0, [sp, #8]
  4036b0:	strb	w1, [sp, #7]
  4036b4:	mov	w0, w8
  4036b8:	bl	4017a0 <putchar_unlocked@plt>
  4036bc:	ldr	x9, [sp, #8]
  4036c0:	mov	x0, x9
  4036c4:	mov	w1, #0x29                  	// #41
  4036c8:	bl	40329c <ferror@plt+0x18dc>
  4036cc:	ldrb	w8, [sp, #7]
  4036d0:	cbz	w8, 4036dc <ferror@plt+0x1d1c>
  4036d4:	ldrb	w0, [sp, #7]
  4036d8:	bl	4017a0 <putchar_unlocked@plt>
  4036dc:	ldp	x29, x30, [sp, #16]
  4036e0:	add	sp, sp, #0x20
  4036e4:	ret
  4036e8:	sub	sp, sp, #0x30
  4036ec:	stp	x29, x30, [sp, #32]
  4036f0:	add	x29, sp, #0x20
  4036f4:	adrp	x8, 420000 <ferror@plt+0x1e640>
  4036f8:	add	x8, x8, #0x390
  4036fc:	stur	x0, [x29, #-8]
  403700:	sturb	w1, [x29, #-9]
  403704:	ldur	x0, [x29, #-8]
  403708:	mov	w1, #0x20                  	// #32
  40370c:	str	x8, [sp, #8]
  403710:	bl	40329c <ferror@plt+0x18dc>
  403714:	ldur	x8, [x29, #-8]
  403718:	ldr	x9, [sp, #8]
  40371c:	ldr	x10, [x9]
  403720:	add	x0, x8, x10
  403724:	ldurb	w1, [x29, #-9]
  403728:	bl	40369c <ferror@plt+0x1cdc>
  40372c:	ldp	x29, x30, [sp, #32]
  403730:	add	sp, sp, #0x30
  403734:	ret
  403738:	sub	sp, sp, #0x40
  40373c:	stp	x29, x30, [sp, #48]
  403740:	add	x29, sp, #0x30
  403744:	mov	w8, #0x1                   	// #1
  403748:	adrp	x9, 420000 <ferror@plt+0x1e640>
  40374c:	add	x9, x9, #0x380
  403750:	adrp	x10, 420000 <ferror@plt+0x1e640>
  403754:	add	x10, x10, #0x3a8
  403758:	adrp	x11, 420000 <ferror@plt+0x1e640>
  40375c:	add	x11, x11, #0x388
  403760:	sturb	w8, [x29, #-2]
  403764:	stur	x9, [x29, #-16]
  403768:	str	x10, [sp, #24]
  40376c:	str	x11, [sp, #16]
  403770:	ldur	x8, [x29, #-16]
  403774:	ldr	x9, [x8]
  403778:	ldr	x9, [x9]
  40377c:	ldr	x10, [sp, #24]
  403780:	str	x9, [x10]
  403784:	ldr	x9, [x10]
  403788:	cbnz	x9, 40379c <ferror@plt+0x1ddc>
  40378c:	ldurb	w8, [x29, #-2]
  403790:	and	w8, w8, #0x1
  403794:	sturb	w8, [x29, #-1]
  403798:	b	4038e0 <ferror@plt+0x1f20>
  40379c:	ldur	x8, [x29, #-16]
  4037a0:	ldr	x9, [x8]
  4037a4:	add	x9, x9, #0x8
  4037a8:	str	x9, [x8]
  4037ac:	ldr	x9, [sp, #24]
  4037b0:	ldr	x0, [x9]
  4037b4:	adrp	x1, 40e000 <ferror@plt+0xc640>
  4037b8:	add	x1, x1, #0xbe7
  4037bc:	bl	401860 <strcmp@plt>
  4037c0:	cbnz	w0, 403810 <ferror@plt+0x1e50>
  4037c4:	adrp	x0, 40d000 <ferror@plt+0xb640>
  4037c8:	add	x0, x0, #0xf79
  4037cc:	bl	401990 <gettext@plt>
  4037d0:	ldr	x8, [sp, #24]
  4037d4:	str	x0, [x8]
  4037d8:	adrp	x9, 420000 <ferror@plt+0x1e640>
  4037dc:	add	x9, x9, #0x2a0
  4037e0:	ldr	x9, [x9]
  4037e4:	ldr	x10, [sp, #16]
  4037e8:	str	x9, [x10]
  4037ec:	adrp	x9, 420000 <ferror@plt+0x1e640>
  4037f0:	add	x9, x9, #0x3a0
  4037f4:	mov	w11, #0x1                   	// #1
  4037f8:	strb	w11, [x9]
  4037fc:	mov	w11, wzr
  403800:	mov	w0, w11
  403804:	mov	w1, w11
  403808:	bl	40a39c <ferror@plt+0x89dc>
  40380c:	b	403888 <ferror@plt+0x1ec8>
  403810:	ldr	x8, [sp, #24]
  403814:	ldr	x0, [x8]
  403818:	adrp	x1, 40e000 <ferror@plt+0xc640>
  40381c:	add	x1, x1, #0x39a
  403820:	bl	401730 <fopen@plt>
  403824:	ldr	x8, [sp, #16]
  403828:	str	x0, [x8]
  40382c:	ldr	x9, [x8]
  403830:	cbnz	x9, 403888 <ferror@plt+0x1ec8>
  403834:	bl	401980 <__errno_location@plt>
  403838:	ldr	w1, [x0]
  40383c:	ldr	x8, [sp, #24]
  403840:	ldr	x2, [x8]
  403844:	mov	w9, wzr
  403848:	mov	w0, w9
  40384c:	mov	w10, #0x3                   	// #3
  403850:	str	w1, [sp, #12]
  403854:	mov	w1, w10
  403858:	str	w9, [sp, #8]
  40385c:	bl	409478 <ferror@plt+0x7ab8>
  403860:	ldr	w9, [sp, #8]
  403864:	str	x0, [sp]
  403868:	mov	w0, w9
  40386c:	ldr	w1, [sp, #12]
  403870:	adrp	x2, 40e000 <ferror@plt+0xc640>
  403874:	add	x2, x2, #0x4d7
  403878:	ldr	x3, [sp]
  40387c:	bl	401650 <error@plt>
  403880:	mov	w9, #0x0                   	// #0
  403884:	sturb	w9, [x29, #-2]
  403888:	ldr	x8, [sp, #16]
  40388c:	ldr	x9, [x8]
  403890:	cbz	x9, 403770 <ferror@plt+0x1db0>
  403894:	adrp	x8, 420000 <ferror@plt+0x1e640>
  403898:	add	x8, x8, #0x358
  40389c:	ldrb	w9, [x8]
  4038a0:	tbnz	w9, #0, 4038a8 <ferror@plt+0x1ee8>
  4038a4:	b	4038d4 <ferror@plt+0x1f14>
  4038a8:	adrp	x8, 420000 <ferror@plt+0x1e640>
  4038ac:	add	x8, x8, #0x348
  4038b0:	ldrb	w9, [x8]
  4038b4:	tbnz	w9, #0, 4038d4 <ferror@plt+0x1f14>
  4038b8:	ldr	x8, [sp, #16]
  4038bc:	ldr	x0, [x8]
  4038c0:	mov	x9, xzr
  4038c4:	mov	x1, x9
  4038c8:	mov	w2, #0x2                   	// #2
  4038cc:	mov	x3, x9
  4038d0:	bl	4016a0 <setvbuf@plt>
  4038d4:	ldurb	w8, [x29, #-2]
  4038d8:	and	w8, w8, #0x1
  4038dc:	sturb	w8, [x29, #-1]
  4038e0:	ldurb	w8, [x29, #-1]
  4038e4:	and	w0, w8, #0x1
  4038e8:	ldp	x29, x30, [sp, #48]
  4038ec:	add	sp, sp, #0x40
  4038f0:	ret
  4038f4:	stp	x29, x30, [sp, #-32]!
  4038f8:	str	x28, [sp, #16]
  4038fc:	mov	x29, sp
  403900:	sub	sp, sp, #0x2, lsl #12
  403904:	sub	sp, sp, #0xe0
  403908:	sub	x8, x29, #0x11
  40390c:	mov	w9, #0x1                   	// #1
  403910:	adrp	x10, 420000 <ferror@plt+0x1e640>
  403914:	add	x10, x10, #0x388
  403918:	stur	x0, [x29, #-16]
  40391c:	strb	w9, [x8]
  403920:	stur	wzr, [x29, #-24]
  403924:	ldur	x11, [x29, #-16]
  403928:	str	x8, [sp, #48]
  40392c:	str	x10, [sp, #40]
  403930:	cbnz	x11, 403948 <ferror@plt+0x1f88>
  403934:	mov	w8, #0x1                   	// #1
  403938:	and	w8, w8, #0x1
  40393c:	ldr	x9, [sp, #48]
  403940:	strb	w8, [x9, #16]
  403944:	b	403be8 <ferror@plt+0x2228>
  403948:	ldr	x8, [sp, #40]
  40394c:	ldr	x9, [x8]
  403950:	cbz	x9, 403ba8 <ferror@plt+0x21e8>
  403954:	ldr	x8, [sp, #40]
  403958:	ldr	x0, [x8]
  40395c:	bl	4016f0 <fileno@plt>
  403960:	sub	x1, x29, #0x98
  403964:	bl	40c718 <ferror@plt+0xad58>
  403968:	cbnz	w0, 403af0 <ferror@plt+0x2130>
  40396c:	sub	x0, x29, #0x98
  403970:	bl	405f24 <ferror@plt+0x4564>
  403974:	tbnz	w0, #0, 40397c <ferror@plt+0x1fbc>
  403978:	b	403a28 <ferror@plt+0x2068>
  40397c:	ldur	w8, [x29, #-96]
  403980:	mov	w9, wzr
  403984:	cmp	w9, w8
  403988:	cset	w8, ge  // ge = tcont
  40398c:	tbnz	w8, #0, 4039ac <ferror@plt+0x1fec>
  403990:	ldursw	x8, [x29, #-96]
  403994:	mov	x9, #0x2000000000000000    	// #2305843009213693952
  403998:	cmp	x8, x9
  40399c:	b.hi	4039ac <ferror@plt+0x1fec>  // b.pmore
  4039a0:	ldur	w8, [x29, #-96]
  4039a4:	str	w8, [sp, #36]
  4039a8:	b	4039b4 <ferror@plt+0x1ff4>
  4039ac:	mov	w8, #0x200                 	// #512
  4039b0:	str	w8, [sp, #36]
  4039b4:	ldr	w8, [sp, #36]
  4039b8:	mov	w0, w8
  4039bc:	sxtw	x9, w0
  4039c0:	ldur	x10, [x29, #-104]
  4039c4:	cmp	x9, x10
  4039c8:	b.ge	403a28 <ferror@plt+0x2068>  // b.tcont
  4039cc:	ldur	x8, [x29, #-104]
  4039d0:	ldur	x9, [x29, #-16]
  4039d4:	cmp	x8, x9
  4039d8:	b.cs	4039f0 <ferror@plt+0x2030>  // b.hs, b.nlast
  4039dc:	ldur	x8, [x29, #-104]
  4039e0:	ldur	x9, [x29, #-16]
  4039e4:	subs	x8, x9, x8
  4039e8:	stur	x8, [x29, #-16]
  4039ec:	b	403a24 <ferror@plt+0x2064>
  4039f0:	ldr	x8, [sp, #40]
  4039f4:	ldr	x0, [x8]
  4039f8:	ldur	x1, [x29, #-16]
  4039fc:	mov	w2, #0x1                   	// #1
  403a00:	bl	40af64 <ferror@plt+0x95a4>
  403a04:	cbz	w0, 403a20 <ferror@plt+0x2060>
  403a08:	bl	401980 <__errno_location@plt>
  403a0c:	ldr	w8, [x0]
  403a10:	stur	w8, [x29, #-24]
  403a14:	mov	w8, #0x0                   	// #0
  403a18:	ldr	x9, [sp, #48]
  403a1c:	strb	w8, [x9]
  403a20:	stur	xzr, [x29, #-16]
  403a24:	b	403ae0 <ferror@plt+0x2120>
  403a28:	mov	x8, #0x2000                	// #8192
  403a2c:	str	x8, [sp, #56]
  403a30:	ldur	x8, [x29, #-16]
  403a34:	mov	x9, xzr
  403a38:	cmp	x9, x8
  403a3c:	cset	w10, cs  // cs = hs, nlast
  403a40:	tbnz	w10, #0, 403ae0 <ferror@plt+0x2120>
  403a44:	ldur	x8, [x29, #-16]
  403a48:	ldr	x9, [sp, #56]
  403a4c:	cmp	x8, x9
  403a50:	b.cs	403a5c <ferror@plt+0x209c>  // b.hs, b.nlast
  403a54:	ldur	x8, [x29, #-16]
  403a58:	str	x8, [sp, #56]
  403a5c:	ldr	x2, [sp, #56]
  403a60:	ldr	x8, [sp, #40]
  403a64:	ldr	x3, [x8]
  403a68:	add	x0, sp, #0x48
  403a6c:	mov	x1, #0x1                   	// #1
  403a70:	bl	401820 <fread_unlocked@plt>
  403a74:	str	x0, [sp, #64]
  403a78:	ldr	x8, [sp, #64]
  403a7c:	ldur	x9, [x29, #-16]
  403a80:	subs	x8, x9, x8
  403a84:	stur	x8, [x29, #-16]
  403a88:	ldr	x8, [sp, #64]
  403a8c:	ldr	x9, [sp, #56]
  403a90:	cmp	x8, x9
  403a94:	b.eq	403adc <ferror@plt+0x211c>  // b.none
  403a98:	ldr	x8, [sp, #40]
  403a9c:	ldr	x0, [x8]
  403aa0:	bl	401670 <ferror_unlocked@plt>
  403aa4:	cbz	w0, 403ac8 <ferror@plt+0x2108>
  403aa8:	bl	401980 <__errno_location@plt>
  403aac:	ldr	w8, [x0]
  403ab0:	stur	w8, [x29, #-24]
  403ab4:	mov	w8, #0x0                   	// #0
  403ab8:	ldr	x9, [sp, #48]
  403abc:	strb	w8, [x9]
  403ac0:	stur	xzr, [x29, #-16]
  403ac4:	b	403ae0 <ferror@plt+0x2120>
  403ac8:	ldr	x8, [sp, #40]
  403acc:	ldr	x0, [x8]
  403ad0:	bl	4018e0 <feof_unlocked@plt>
  403ad4:	cbz	w0, 403adc <ferror@plt+0x211c>
  403ad8:	b	403ae0 <ferror@plt+0x2120>
  403adc:	b	403a30 <ferror@plt+0x2070>
  403ae0:	ldur	x8, [x29, #-16]
  403ae4:	cbnz	x8, 403aec <ferror@plt+0x212c>
  403ae8:	b	403ba8 <ferror@plt+0x21e8>
  403aec:	b	403b4c <ferror@plt+0x218c>
  403af0:	bl	401980 <__errno_location@plt>
  403af4:	ldr	w1, [x0]
  403af8:	adrp	x8, 420000 <ferror@plt+0x1e640>
  403afc:	add	x8, x8, #0x3a8
  403b00:	ldr	x2, [x8]
  403b04:	mov	w9, wzr
  403b08:	mov	w0, w9
  403b0c:	mov	w10, #0x3                   	// #3
  403b10:	str	w1, [sp, #32]
  403b14:	mov	w1, w10
  403b18:	str	w9, [sp, #28]
  403b1c:	bl	409478 <ferror@plt+0x7ab8>
  403b20:	ldr	w9, [sp, #28]
  403b24:	str	x0, [sp, #16]
  403b28:	mov	w0, w9
  403b2c:	ldr	w1, [sp, #32]
  403b30:	adrp	x2, 40e000 <ferror@plt+0xc640>
  403b34:	add	x2, x2, #0x4d7
  403b38:	ldr	x3, [sp, #16]
  403b3c:	bl	401650 <error@plt>
  403b40:	mov	w9, #0x0                   	// #0
  403b44:	ldr	x8, [sp, #48]
  403b48:	strb	w9, [x8]
  403b4c:	ldur	w0, [x29, #-24]
  403b50:	bl	405f9c <ferror@plt+0x45dc>
  403b54:	mov	w8, #0x1                   	// #1
  403b58:	and	w9, w0, #0x1
  403b5c:	ldr	x10, [sp, #48]
  403b60:	ldrb	w11, [x10]
  403b64:	and	w11, w11, #0x1
  403b68:	tst	w11, w9
  403b6c:	cset	w9, ne  // ne = any
  403b70:	and	w9, w9, w8
  403b74:	strb	w9, [x10]
  403b78:	str	w8, [sp, #12]
  403b7c:	bl	403738 <ferror@plt+0x1d78>
  403b80:	and	w8, w0, #0x1
  403b84:	ldr	x10, [sp, #48]
  403b88:	ldrb	w9, [x10]
  403b8c:	and	w9, w9, #0x1
  403b90:	tst	w9, w8
  403b94:	cset	w8, ne  // ne = any
  403b98:	ldr	w9, [sp, #12]
  403b9c:	and	w8, w8, w9
  403ba0:	strb	w8, [x10]
  403ba4:	b	403948 <ferror@plt+0x1f88>
  403ba8:	ldur	x8, [x29, #-16]
  403bac:	cbz	x8, 403bd8 <ferror@plt+0x2218>
  403bb0:	adrp	x0, 40e000 <ferror@plt+0xc640>
  403bb4:	add	x0, x0, #0x3b8
  403bb8:	bl	401990 <gettext@plt>
  403bbc:	mov	w8, #0x1                   	// #1
  403bc0:	str	x0, [sp]
  403bc4:	mov	w0, w8
  403bc8:	mov	w8, wzr
  403bcc:	mov	w1, w8
  403bd0:	ldr	x2, [sp]
  403bd4:	bl	401650 <error@plt>
  403bd8:	ldr	x8, [sp, #48]
  403bdc:	ldrb	w9, [x8]
  403be0:	and	w9, w9, #0x1
  403be4:	strb	w9, [x8, #16]
  403be8:	ldr	x8, [sp, #48]
  403bec:	ldrb	w9, [x8, #16]
  403bf0:	and	w0, w9, #0x1
  403bf4:	add	sp, sp, #0x2, lsl #12
  403bf8:	add	sp, sp, #0xe0
  403bfc:	ldr	x28, [sp, #16]
  403c00:	ldp	x29, x30, [sp], #32
  403c04:	ret
  403c08:	sub	sp, sp, #0x20
  403c0c:	stp	x29, x30, [sp, #16]
  403c10:	add	x29, sp, #0x10
  403c14:	mov	w8, #0x1                   	// #1
  403c18:	stur	w8, [x29, #-4]
  403c1c:	str	xzr, [sp]
  403c20:	ldr	x8, [sp]
  403c24:	adrp	x9, 420000 <ferror@plt+0x1e640>
  403c28:	add	x9, x9, #0x320
  403c2c:	ldr	x9, [x9]
  403c30:	cmp	x8, x9
  403c34:	b.cs	403c84 <ferror@plt+0x22c4>  // b.hs, b.nlast
  403c38:	ldursw	x0, [x29, #-4]
  403c3c:	adrp	x8, 420000 <ferror@plt+0x1e640>
  403c40:	add	x8, x8, #0x330
  403c44:	ldr	x8, [x8]
  403c48:	ldr	x9, [sp]
  403c4c:	mov	x10, #0x28                  	// #40
  403c50:	mul	x9, x10, x9
  403c54:	add	x8, x8, x9
  403c58:	ldr	w11, [x8, #4]
  403c5c:	mov	w8, w11
  403c60:	adrp	x9, 40c000 <ferror@plt+0xa640>
  403c64:	add	x9, x9, #0xf00
  403c68:	ldrsw	x1, [x9, x8, lsl #2]
  403c6c:	bl	40615c <ferror@plt+0x479c>
  403c70:	stur	w0, [x29, #-4]
  403c74:	ldr	x8, [sp]
  403c78:	add	x8, x8, #0x1
  403c7c:	str	x8, [sp]
  403c80:	b	403c20 <ferror@plt+0x2260>
  403c84:	ldur	w0, [x29, #-4]
  403c88:	ldp	x29, x30, [sp, #16]
  403c8c:	add	sp, sp, #0x20
  403c90:	ret
  403c94:	sub	sp, sp, #0x80
  403c98:	stp	x29, x30, [sp, #112]
  403c9c:	add	x29, sp, #0x70
  403ca0:	adrp	x8, 420000 <ferror@plt+0x1e640>
  403ca4:	add	x8, x8, #0x368
  403ca8:	mov	x9, #0x64                  	// #100
  403cac:	adrp	x10, 420000 <ferror@plt+0x1e640>
  403cb0:	add	x10, x10, #0x378
  403cb4:	adrp	x11, 420000 <ferror@plt+0x1e640>
  403cb8:	add	x11, x11, #0x298
  403cbc:	ldr	x12, [x8]
  403cc0:	cmp	x9, x12
  403cc4:	str	x8, [sp, #48]
  403cc8:	str	x10, [sp, #40]
  403ccc:	str	x11, [sp, #32]
  403cd0:	b.ls	403ce0 <ferror@plt+0x2320>  // b.plast
  403cd4:	mov	x8, #0x64                  	// #100
  403cd8:	str	x8, [sp, #24]
  403cdc:	b	403cec <ferror@plt+0x232c>
  403ce0:	ldr	x8, [sp, #48]
  403ce4:	ldr	x9, [x8]
  403ce8:	str	x9, [sp, #24]
  403cec:	ldr	x8, [sp, #24]
  403cf0:	stur	x8, [x29, #-16]
  403cf4:	ldur	x0, [x29, #-16]
  403cf8:	bl	409fec <ferror@plt+0x862c>
  403cfc:	stur	x0, [x29, #-24]
  403d00:	adrp	x8, 420000 <ferror@plt+0x1e640>
  403d04:	add	x8, x8, #0x350
  403d08:	ldr	x8, [x8]
  403d0c:	stur	x8, [x29, #-32]
  403d10:	mov	w9, #0x1                   	// #1
  403d14:	sturb	w9, [x29, #-33]
  403d18:	adrp	x8, 420000 <ferror@plt+0x1e640>
  403d1c:	add	x8, x8, #0x358
  403d20:	ldrb	w9, [x8]
  403d24:	tbnz	w9, #0, 403d2c <ferror@plt+0x236c>
  403d28:	b	403d68 <ferror@plt+0x23a8>
  403d2c:	ldr	x8, [sp, #40]
  403d30:	ldr	x9, [x8]
  403d34:	ldr	x10, [sp, #48]
  403d38:	ldr	x11, [x10]
  403d3c:	cmp	x9, x11
  403d40:	b.cc	403d64 <ferror@plt+0x23a4>  // b.lo, b.ul, b.last
  403d44:	ldr	x8, [sp, #40]
  403d48:	ldr	x9, [x8]
  403d4c:	ldr	x10, [sp, #48]
  403d50:	ldr	x11, [x10]
  403d54:	subs	x9, x9, x11
  403d58:	ldur	x11, [x29, #-32]
  403d5c:	cmp	x9, x11
  403d60:	b.hi	403d68 <ferror@plt+0x23a8>  // b.pmore
  403d64:	b	404078 <ferror@plt+0x26b8>
  403d68:	stur	xzr, [x29, #-48]
  403d6c:	ldur	x8, [x29, #-48]
  403d70:	ldr	x9, [sp, #48]
  403d74:	ldr	x10, [x9]
  403d78:	cmp	x8, x10
  403d7c:	b.cs	403e1c <ferror@plt+0x245c>  // b.hs, b.nlast
  403d80:	sub	x0, x29, #0x34
  403d84:	bl	4061f0 <ferror@plt+0x4830>
  403d88:	mov	w8, #0x1                   	// #1
  403d8c:	and	w9, w0, #0x1
  403d90:	ldurb	w10, [x29, #-33]
  403d94:	and	w10, w10, #0x1
  403d98:	tst	w10, w9
  403d9c:	cset	w9, ne  // ne = any
  403da0:	and	w8, w9, w8
  403da4:	sturb	w8, [x29, #-33]
  403da8:	ldur	x11, [x29, #-32]
  403dac:	add	x11, x11, #0x1
  403db0:	stur	x11, [x29, #-32]
  403db4:	ldur	w8, [x29, #-52]
  403db8:	cmp	w8, #0x0
  403dbc:	cset	w8, ge  // ge = tcont
  403dc0:	tbnz	w8, #0, 403ddc <ferror@plt+0x241c>
  403dc4:	ldur	x0, [x29, #-24]
  403dc8:	bl	4018b0 <free@plt>
  403dcc:	ldurb	w8, [x29, #-33]
  403dd0:	and	w8, w8, #0x1
  403dd4:	sturb	w8, [x29, #-1]
  403dd8:	b	4040b8 <ferror@plt+0x26f8>
  403ddc:	bl	401870 <__ctype_b_loc@plt>
  403de0:	ldr	x8, [x0]
  403de4:	ldursw	x9, [x29, #-52]
  403de8:	ldrh	w10, [x8, x9, lsl #1]
  403dec:	and	w10, w10, #0x4000
  403df0:	cbnz	w10, 403df8 <ferror@plt+0x2438>
  403df4:	b	403d18 <ferror@plt+0x2358>
  403df8:	ldur	w8, [x29, #-52]
  403dfc:	ldur	x9, [x29, #-24]
  403e00:	ldur	x10, [x29, #-48]
  403e04:	add	x9, x9, x10
  403e08:	strb	w8, [x9]
  403e0c:	ldur	x8, [x29, #-48]
  403e10:	add	x8, x8, #0x1
  403e14:	stur	x8, [x29, #-48]
  403e18:	b	403d6c <ferror@plt+0x23ac>
  403e1c:	adrp	x8, 420000 <ferror@plt+0x1e640>
  403e20:	add	x8, x8, #0x358
  403e24:	ldrb	w9, [x8]
  403e28:	mov	w10, #0x1                   	// #1
  403e2c:	str	w10, [sp, #20]
  403e30:	tbnz	w9, #0, 403e38 <ferror@plt+0x2478>
  403e34:	b	403e50 <ferror@plt+0x2490>
  403e38:	ldur	x8, [x29, #-32]
  403e3c:	ldr	x9, [sp, #40]
  403e40:	ldr	x10, [x9]
  403e44:	cmp	x8, x10
  403e48:	cset	w11, cc  // cc = lo, ul, last
  403e4c:	str	w11, [sp, #20]
  403e50:	ldr	w8, [sp, #20]
  403e54:	tbnz	w8, #0, 403e5c <ferror@plt+0x249c>
  403e58:	b	403f20 <ferror@plt+0x2560>
  403e5c:	ldur	x8, [x29, #-48]
  403e60:	ldur	x9, [x29, #-16]
  403e64:	cmp	x8, x9
  403e68:	b.ne	403e7c <ferror@plt+0x24bc>  // b.any
  403e6c:	ldur	x0, [x29, #-24]
  403e70:	sub	x1, x29, #0x10
  403e74:	bl	40a204 <ferror@plt+0x8844>
  403e78:	stur	x0, [x29, #-24]
  403e7c:	sub	x0, x29, #0x34
  403e80:	bl	4061f0 <ferror@plt+0x4830>
  403e84:	mov	w8, #0x1                   	// #1
  403e88:	and	w9, w0, #0x1
  403e8c:	ldurb	w10, [x29, #-33]
  403e90:	and	w10, w10, #0x1
  403e94:	tst	w10, w9
  403e98:	cset	w9, ne  // ne = any
  403e9c:	and	w8, w9, w8
  403ea0:	sturb	w8, [x29, #-33]
  403ea4:	ldur	x11, [x29, #-32]
  403ea8:	add	x11, x11, #0x1
  403eac:	stur	x11, [x29, #-32]
  403eb0:	ldur	w8, [x29, #-52]
  403eb4:	cmp	w8, #0x0
  403eb8:	cset	w8, ge  // ge = tcont
  403ebc:	tbnz	w8, #0, 403ed8 <ferror@plt+0x2518>
  403ec0:	ldur	x0, [x29, #-24]
  403ec4:	bl	4018b0 <free@plt>
  403ec8:	ldurb	w8, [x29, #-33]
  403ecc:	and	w8, w8, #0x1
  403ed0:	sturb	w8, [x29, #-1]
  403ed4:	b	4040b8 <ferror@plt+0x26f8>
  403ed8:	ldur	w8, [x29, #-52]
  403edc:	cbnz	w8, 403ee4 <ferror@plt+0x2524>
  403ee0:	b	403f20 <ferror@plt+0x2560>
  403ee4:	bl	401870 <__ctype_b_loc@plt>
  403ee8:	ldr	x8, [x0]
  403eec:	ldursw	x9, [x29, #-52]
  403ef0:	ldrh	w10, [x8, x9, lsl #1]
  403ef4:	and	w10, w10, #0x4000
  403ef8:	cbnz	w10, 403f00 <ferror@plt+0x2540>
  403efc:	b	403d18 <ferror@plt+0x2358>
  403f00:	ldur	w8, [x29, #-52]
  403f04:	ldur	x9, [x29, #-24]
  403f08:	ldur	x10, [x29, #-48]
  403f0c:	add	x11, x10, #0x1
  403f10:	stur	x11, [x29, #-48]
  403f14:	add	x9, x9, x10
  403f18:	strb	w8, [x9]
  403f1c:	b	403e1c <ferror@plt+0x245c>
  403f20:	ldur	x8, [x29, #-24]
  403f24:	ldur	x9, [x29, #-48]
  403f28:	add	x8, x8, x9
  403f2c:	mov	w10, #0x0                   	// #0
  403f30:	strb	w10, [x8]
  403f34:	adrp	x8, 420000 <ferror@plt+0x1e640>
  403f38:	add	x8, x8, #0x338
  403f3c:	ldr	x8, [x8]
  403f40:	ldur	x9, [x29, #-32]
  403f44:	ldur	x11, [x29, #-48]
  403f48:	subs	x9, x9, x11
  403f4c:	subs	x0, x9, #0x1
  403f50:	mov	w1, #0x20                  	// #32
  403f54:	blr	x8
  403f58:	stur	xzr, [x29, #-48]
  403f5c:	ldur	x8, [x29, #-24]
  403f60:	ldur	x9, [x29, #-48]
  403f64:	ldrb	w10, [x8, x9]
  403f68:	stur	w10, [x29, #-52]
  403f6c:	cbz	w10, 40406c <ferror@plt+0x26ac>
  403f70:	ldur	w8, [x29, #-52]
  403f74:	subs	w8, w8, #0x7
  403f78:	mov	w9, w8
  403f7c:	ubfx	x9, x9, #0, #32
  403f80:	cmp	x9, #0x6
  403f84:	str	x9, [sp, #8]
  403f88:	b.hi	40404c <ferror@plt+0x268c>  // b.pmore
  403f8c:	adrp	x8, 40c000 <ferror@plt+0xa640>
  403f90:	add	x8, x8, #0xbc0
  403f94:	ldr	x11, [sp, #8]
  403f98:	ldrsw	x10, [x8, x11, lsl #2]
  403f9c:	add	x9, x8, x10
  403fa0:	br	x9
  403fa4:	ldr	x8, [sp, #32]
  403fa8:	ldr	x1, [x8]
  403fac:	adrp	x0, 40e000 <ferror@plt+0xc640>
  403fb0:	add	x0, x0, #0x38d
  403fb4:	bl	401920 <fputs_unlocked@plt>
  403fb8:	b	40405c <ferror@plt+0x269c>
  403fbc:	ldr	x8, [sp, #32]
  403fc0:	ldr	x1, [x8]
  403fc4:	adrp	x0, 40e000 <ferror@plt+0xc640>
  403fc8:	add	x0, x0, #0x390
  403fcc:	bl	401920 <fputs_unlocked@plt>
  403fd0:	b	40405c <ferror@plt+0x269c>
  403fd4:	ldr	x8, [sp, #32]
  403fd8:	ldr	x1, [x8]
  403fdc:	adrp	x0, 40e000 <ferror@plt+0xc640>
  403fe0:	add	x0, x0, #0x393
  403fe4:	bl	401920 <fputs_unlocked@plt>
  403fe8:	b	40405c <ferror@plt+0x269c>
  403fec:	ldr	x8, [sp, #32]
  403ff0:	ldr	x1, [x8]
  403ff4:	adrp	x0, 40e000 <ferror@plt+0xc640>
  403ff8:	add	x0, x0, #0x396
  403ffc:	bl	401920 <fputs_unlocked@plt>
  404000:	b	40405c <ferror@plt+0x269c>
  404004:	ldr	x8, [sp, #32]
  404008:	ldr	x1, [x8]
  40400c:	adrp	x0, 40e000 <ferror@plt+0xc640>
  404010:	add	x0, x0, #0x399
  404014:	bl	401920 <fputs_unlocked@plt>
  404018:	b	40405c <ferror@plt+0x269c>
  40401c:	ldr	x8, [sp, #32]
  404020:	ldr	x1, [x8]
  404024:	adrp	x0, 40e000 <ferror@plt+0xc640>
  404028:	add	x0, x0, #0x39c
  40402c:	bl	401920 <fputs_unlocked@plt>
  404030:	b	40405c <ferror@plt+0x269c>
  404034:	ldr	x8, [sp, #32]
  404038:	ldr	x1, [x8]
  40403c:	adrp	x0, 40e000 <ferror@plt+0xc640>
  404040:	add	x0, x0, #0x39f
  404044:	bl	401920 <fputs_unlocked@plt>
  404048:	b	40405c <ferror@plt+0x269c>
  40404c:	ldur	w0, [x29, #-52]
  404050:	ldr	x8, [sp, #32]
  404054:	ldr	x1, [x8]
  404058:	bl	401700 <putc_unlocked@plt>
  40405c:	ldur	x8, [x29, #-48]
  404060:	add	x8, x8, #0x1
  404064:	stur	x8, [x29, #-48]
  404068:	b	403f5c <ferror@plt+0x259c>
  40406c:	mov	w0, #0xa                   	// #10
  404070:	bl	4017a0 <putchar_unlocked@plt>
  404074:	b	403d18 <ferror@plt+0x2358>
  404078:	ldur	x0, [x29, #-24]
  40407c:	bl	4018b0 <free@plt>
  404080:	mov	w8, wzr
  404084:	mov	w0, w8
  404088:	bl	405f9c <ferror@plt+0x45dc>
  40408c:	mov	w8, #0x1                   	// #1
  404090:	and	w9, w0, #0x1
  404094:	ldurb	w10, [x29, #-33]
  404098:	and	w10, w10, #0x1
  40409c:	tst	w10, w9
  4040a0:	cset	w9, ne  // ne = any
  4040a4:	and	w9, w9, w8
  4040a8:	sturb	w9, [x29, #-33]
  4040ac:	ldurb	w9, [x29, #-33]
  4040b0:	and	w8, w9, w8
  4040b4:	sturb	w8, [x29, #-1]
  4040b8:	ldurb	w8, [x29, #-1]
  4040bc:	and	w0, w8, #0x1
  4040c0:	ldp	x29, x30, [sp, #112]
  4040c4:	add	sp, sp, #0x80
  4040c8:	ret
  4040cc:	sub	sp, sp, #0xa0
  4040d0:	stp	x29, x30, [sp, #144]
  4040d4:	add	x29, sp, #0x90
  4040d8:	mov	w8, #0x0                   	// #0
  4040dc:	mov	w9, #0x1                   	// #1
  4040e0:	adrp	x10, 420000 <ferror@plt+0x1e640>
  4040e4:	add	x10, x10, #0x398
  4040e8:	mov	x0, #0x2                   	// #2
  4040ec:	adrp	x11, 420000 <ferror@plt+0x1e640>
  4040f0:	add	x11, x11, #0x350
  4040f4:	adrp	x12, 420000 <ferror@plt+0x1e640>
  4040f8:	add	x12, x12, #0x358
  4040fc:	adrp	x13, 420000 <ferror@plt+0x1e640>
  404100:	add	x13, x13, #0x378
  404104:	sub	x14, x29, #0x10
  404108:	sturb	w8, [x29, #-25]
  40410c:	sturb	w9, [x29, #-26]
  404110:	ldr	x1, [x10]
  404114:	str	x10, [sp, #72]
  404118:	str	x11, [sp, #64]
  40411c:	str	x12, [sp, #56]
  404120:	str	x13, [sp, #48]
  404124:	str	x14, [sp, #40]
  404128:	bl	409fa0 <ferror@plt+0x85e0>
  40412c:	stur	x0, [x29, #-16]
  404130:	ldur	x10, [x29, #-16]
  404134:	ldr	x11, [sp, #72]
  404138:	ldr	x12, [x11]
  40413c:	add	x10, x10, x12
  404140:	ldr	x12, [sp, #40]
  404144:	str	x10, [x12, #8]
  404148:	ldr	x10, [sp, #64]
  40414c:	ldr	x13, [x10]
  404150:	stur	x13, [x29, #-24]
  404154:	ldr	x13, [sp, #56]
  404158:	ldrb	w8, [x13]
  40415c:	tbnz	w8, #0, 404164 <ferror@plt+0x27a4>
  404160:	b	4042e8 <ferror@plt+0x2928>
  404164:	ldur	x8, [x29, #-24]
  404168:	ldr	x9, [sp, #48]
  40416c:	ldr	x10, [x9]
  404170:	cmp	x8, x10
  404174:	b.cc	404180 <ferror@plt+0x27c0>  // b.lo, b.ul, b.last
  404178:	stur	xzr, [x29, #-40]
  40417c:	b	4042e4 <ferror@plt+0x2924>
  404180:	ldr	x8, [sp, #48]
  404184:	ldr	x9, [x8]
  404188:	ldur	x10, [x29, #-24]
  40418c:	subs	x9, x9, x10
  404190:	ldr	x10, [sp, #72]
  404194:	ldr	x11, [x10]
  404198:	cmp	x9, x11
  40419c:	b.cs	4041b8 <ferror@plt+0x27f8>  // b.hs, b.nlast
  4041a0:	ldr	x8, [sp, #48]
  4041a4:	ldr	x9, [x8]
  4041a8:	ldur	x10, [x29, #-24]
  4041ac:	subs	x9, x9, x10
  4041b0:	str	x9, [sp, #32]
  4041b4:	b	4041c4 <ferror@plt+0x2804>
  4041b8:	ldr	x8, [sp, #72]
  4041bc:	ldr	x9, [x8]
  4041c0:	str	x9, [sp, #32]
  4041c4:	ldr	x8, [sp, #32]
  4041c8:	stur	x8, [x29, #-48]
  4041cc:	ldur	x0, [x29, #-48]
  4041d0:	ldurb	w9, [x29, #-25]
  4041d4:	mov	w1, w9
  4041d8:	and	x8, x1, #0x1
  4041dc:	mov	x10, #0x8                   	// #8
  4041e0:	mul	x8, x10, x8
  4041e4:	sub	x10, x29, #0x10
  4041e8:	add	x8, x10, x8
  4041ec:	ldr	x1, [x8]
  4041f0:	sub	x2, x29, #0x28
  4041f4:	bl	4062c0 <ferror@plt+0x4900>
  4041f8:	mov	w9, #0x1                   	// #1
  4041fc:	and	w11, w0, #0x1
  404200:	ldurb	w12, [x29, #-26]
  404204:	and	w12, w12, #0x1
  404208:	tst	w12, w11
  40420c:	cset	w11, ne  // ne = any
  404210:	and	w9, w11, w9
  404214:	sturb	w9, [x29, #-26]
  404218:	ldur	x8, [x29, #-40]
  40421c:	ldr	x10, [sp, #72]
  404220:	ldr	x13, [x10]
  404224:	cmp	x8, x13
  404228:	b.cs	404230 <ferror@plt+0x2870>  // b.hs, b.nlast
  40422c:	b	4042e4 <ferror@plt+0x2924>
  404230:	ldur	x8, [x29, #-40]
  404234:	ldr	x9, [sp, #72]
  404238:	ldr	x10, [x9]
  40423c:	cmp	x8, x10
  404240:	b.ne	404248 <ferror@plt+0x2888>  // b.any
  404244:	b	404268 <ferror@plt+0x28a8>
  404248:	adrp	x0, 40e000 <ferror@plt+0xc640>
  40424c:	add	x0, x0, #0x3fa
  404250:	adrp	x1, 40e000 <ferror@plt+0xc640>
  404254:	add	x1, x1, #0x1b9
  404258:	mov	w2, #0x576                 	// #1398
  40425c:	adrp	x3, 40e000 <ferror@plt+0xc640>
  404260:	add	x3, x3, #0x41a
  404264:	bl	401970 <__assert_fail@plt>
  404268:	ldur	x0, [x29, #-24]
  40426c:	ldur	x1, [x29, #-40]
  404270:	ldurb	w8, [x29, #-25]
  404274:	mov	w9, #0x1                   	// #1
  404278:	eor	w8, w8, #0x1
  40427c:	and	w8, w8, #0x1
  404280:	mov	w2, w8
  404284:	sxtw	x10, w2
  404288:	mov	x11, #0x8                   	// #8
  40428c:	mul	x10, x11, x10
  404290:	sub	x12, x29, #0x10
  404294:	add	x10, x12, x10
  404298:	ldr	x2, [x10]
  40429c:	ldurb	w8, [x29, #-25]
  4042a0:	mov	w3, w8
  4042a4:	and	x10, x3, #0x1
  4042a8:	mul	x10, x11, x10
  4042ac:	add	x10, x12, x10
  4042b0:	ldr	x3, [x10]
  4042b4:	str	w9, [sp, #28]
  4042b8:	bl	40641c <ferror@plt+0x4a5c>
  4042bc:	ldur	x10, [x29, #-40]
  4042c0:	ldur	x11, [x29, #-24]
  4042c4:	add	x10, x11, x10
  4042c8:	stur	x10, [x29, #-24]
  4042cc:	ldurb	w8, [x29, #-25]
  4042d0:	ldr	w9, [sp, #28]
  4042d4:	eor	w8, w8, w9
  4042d8:	and	w8, w8, w9
  4042dc:	sturb	w8, [x29, #-25]
  4042e0:	b	404164 <ferror@plt+0x27a4>
  4042e4:	b	404404 <ferror@plt+0x2a44>
  4042e8:	ldr	x8, [sp, #72]
  4042ec:	ldr	x0, [x8]
  4042f0:	ldurb	w9, [x29, #-25]
  4042f4:	mov	w1, w9
  4042f8:	and	x10, x1, #0x1
  4042fc:	mov	x11, #0x8                   	// #8
  404300:	mul	x10, x11, x10
  404304:	sub	x11, x29, #0x10
  404308:	add	x10, x11, x10
  40430c:	ldr	x1, [x10]
  404310:	sub	x2, x29, #0x28
  404314:	bl	4062c0 <ferror@plt+0x4900>
  404318:	mov	w9, #0x1                   	// #1
  40431c:	and	w12, w0, #0x1
  404320:	ldurb	w13, [x29, #-26]
  404324:	and	w13, w13, #0x1
  404328:	tst	w13, w12
  40432c:	cset	w12, ne  // ne = any
  404330:	and	w9, w12, w9
  404334:	sturb	w9, [x29, #-26]
  404338:	ldur	x8, [x29, #-40]
  40433c:	ldr	x10, [sp, #72]
  404340:	ldr	x11, [x10]
  404344:	cmp	x8, x11
  404348:	b.cs	404350 <ferror@plt+0x2990>  // b.hs, b.nlast
  40434c:	b	404404 <ferror@plt+0x2a44>
  404350:	ldur	x8, [x29, #-40]
  404354:	ldr	x9, [sp, #72]
  404358:	ldr	x10, [x9]
  40435c:	cmp	x8, x10
  404360:	b.ne	404368 <ferror@plt+0x29a8>  // b.any
  404364:	b	404388 <ferror@plt+0x29c8>
  404368:	adrp	x0, 40e000 <ferror@plt+0xc640>
  40436c:	add	x0, x0, #0x3fa
  404370:	adrp	x1, 40e000 <ferror@plt+0xc640>
  404374:	add	x1, x1, #0x1b9
  404378:	mov	w2, #0x584                 	// #1412
  40437c:	adrp	x3, 40e000 <ferror@plt+0xc640>
  404380:	add	x3, x3, #0x41a
  404384:	bl	401970 <__assert_fail@plt>
  404388:	ldur	x0, [x29, #-24]
  40438c:	ldur	x1, [x29, #-40]
  404390:	ldurb	w8, [x29, #-25]
  404394:	mov	w9, #0x1                   	// #1
  404398:	eor	w8, w8, #0x1
  40439c:	and	w8, w8, #0x1
  4043a0:	mov	w2, w8
  4043a4:	sxtw	x10, w2
  4043a8:	mov	x11, #0x8                   	// #8
  4043ac:	mul	x10, x11, x10
  4043b0:	sub	x12, x29, #0x10
  4043b4:	add	x10, x12, x10
  4043b8:	ldr	x2, [x10]
  4043bc:	ldurb	w8, [x29, #-25]
  4043c0:	mov	w3, w8
  4043c4:	and	x10, x3, #0x1
  4043c8:	mul	x10, x11, x10
  4043cc:	add	x10, x12, x10
  4043d0:	ldr	x3, [x10]
  4043d4:	str	w9, [sp, #24]
  4043d8:	bl	40641c <ferror@plt+0x4a5c>
  4043dc:	ldur	x10, [x29, #-40]
  4043e0:	ldur	x11, [x29, #-24]
  4043e4:	add	x10, x11, x10
  4043e8:	stur	x10, [x29, #-24]
  4043ec:	ldurb	w8, [x29, #-25]
  4043f0:	ldr	w9, [sp, #24]
  4043f4:	eor	w8, w8, w9
  4043f8:	and	w8, w8, w9
  4043fc:	sturb	w8, [x29, #-25]
  404400:	b	4042e8 <ferror@plt+0x2928>
  404404:	ldur	x8, [x29, #-40]
  404408:	cmp	x8, #0x0
  40440c:	cset	w9, ls  // ls = plast
  404410:	tbnz	w9, #0, 4044e4 <ferror@plt+0x2b24>
  404414:	bl	403c08 <ferror@plt+0x2248>
  404418:	stur	w0, [x29, #-52]
  40441c:	ldursw	x8, [x29, #-52]
  404420:	ldur	x9, [x29, #-40]
  404424:	ldursw	x10, [x29, #-52]
  404428:	add	x9, x9, x10
  40442c:	subs	x9, x9, #0x1
  404430:	ldursw	x10, [x29, #-52]
  404434:	udiv	x9, x9, x10
  404438:	mul	x8, x8, x9
  40443c:	stur	x8, [x29, #-64]
  404440:	ldurb	w11, [x29, #-25]
  404444:	mov	w1, w11
  404448:	and	x8, x1, #0x1
  40444c:	mov	x9, #0x8                   	// #8
  404450:	mul	x8, x9, x8
  404454:	sub	x10, x29, #0x10
  404458:	add	x8, x10, x8
  40445c:	ldr	x8, [x8]
  404460:	ldur	x12, [x29, #-40]
  404464:	add	x0, x8, x12
  404468:	ldur	x8, [x29, #-64]
  40446c:	ldur	x12, [x29, #-40]
  404470:	subs	x2, x8, x12
  404474:	mov	w11, wzr
  404478:	mov	w1, w11
  40447c:	str	x9, [sp, #16]
  404480:	str	x10, [sp, #8]
  404484:	bl	401790 <memset@plt>
  404488:	ldur	x0, [x29, #-24]
  40448c:	ldur	x1, [x29, #-40]
  404490:	ldurb	w11, [x29, #-25]
  404494:	eor	w11, w11, #0x1
  404498:	and	w11, w11, #0x1
  40449c:	mov	w2, w11
  4044a0:	sxtw	x8, w2
  4044a4:	ldr	x9, [sp, #16]
  4044a8:	mul	x8, x9, x8
  4044ac:	ldr	x10, [sp, #8]
  4044b0:	add	x8, x10, x8
  4044b4:	ldr	x2, [x8]
  4044b8:	ldurb	w11, [x29, #-25]
  4044bc:	mov	w3, w11
  4044c0:	and	x8, x3, #0x1
  4044c4:	mul	x8, x9, x8
  4044c8:	add	x8, x10, x8
  4044cc:	ldr	x3, [x8]
  4044d0:	bl	40641c <ferror@plt+0x4a5c>
  4044d4:	ldur	x8, [x29, #-40]
  4044d8:	ldur	x9, [x29, #-24]
  4044dc:	add	x8, x9, x8
  4044e0:	stur	x8, [x29, #-24]
  4044e4:	adrp	x8, 420000 <ferror@plt+0x1e640>
  4044e8:	add	x8, x8, #0x338
  4044ec:	ldr	x8, [x8]
  4044f0:	ldur	x0, [x29, #-24]
  4044f4:	mov	w1, #0xa                   	// #10
  4044f8:	blr	x8
  4044fc:	adrp	x8, 420000 <ferror@plt+0x1e640>
  404500:	add	x8, x8, #0x358
  404504:	ldrb	w9, [x8]
  404508:	tbnz	w9, #0, 404510 <ferror@plt+0x2b50>
  40450c:	b	404550 <ferror@plt+0x2b90>
  404510:	ldur	x8, [x29, #-24]
  404514:	ldr	x9, [sp, #48]
  404518:	ldr	x10, [x9]
  40451c:	cmp	x8, x10
  404520:	b.cc	404550 <ferror@plt+0x2b90>  // b.lo, b.ul, b.last
  404524:	mov	w8, wzr
  404528:	mov	w0, w8
  40452c:	bl	405f9c <ferror@plt+0x45dc>
  404530:	mov	w8, #0x1                   	// #1
  404534:	and	w9, w0, #0x1
  404538:	ldurb	w10, [x29, #-26]
  40453c:	and	w10, w10, #0x1
  404540:	tst	w10, w9
  404544:	cset	w9, ne  // ne = any
  404548:	and	w8, w9, w8
  40454c:	sturb	w8, [x29, #-26]
  404550:	ldur	x0, [x29, #-16]
  404554:	bl	4018b0 <free@plt>
  404558:	ldurb	w8, [x29, #-26]
  40455c:	and	w0, w8, #0x1
  404560:	ldp	x29, x30, [sp, #144]
  404564:	add	sp, sp, #0xa0
  404568:	ret
  40456c:	sub	sp, sp, #0x170
  404570:	stp	x29, x30, [sp, #336]
  404574:	str	x28, [sp, #352]
  404578:	add	x29, sp, #0x150
  40457c:	stur	x0, [x29, #-16]
  404580:	stur	x1, [x29, #-24]
  404584:	stur	x2, [x29, #-32]
  404588:	stur	x3, [x29, #-40]
  40458c:	ldur	x8, [x29, #-40]
  404590:	cbz	x8, 404598 <ferror@plt+0x2bd8>
  404594:	b	4045b8 <ferror@plt+0x2bf8>
  404598:	adrp	x0, 40e000 <ferror@plt+0xc640>
  40459c:	add	x0, x0, #0x1f5
  4045a0:	adrp	x1, 40e000 <ferror@plt+0xc640>
  4045a4:	add	x1, x1, #0x1b9
  4045a8:	mov	w2, #0x286                 	// #646
  4045ac:	adrp	x3, 40e000 <ferror@plt+0xc640>
  4045b0:	add	x3, x3, #0x203
  4045b4:	bl	401970 <__assert_fail@plt>
  4045b8:	ldur	x8, [x29, #-24]
  4045bc:	ldrb	w9, [x8]
  4045c0:	subs	w9, w9, #0x61
  4045c4:	mov	w8, w9
  4045c8:	ubfx	x8, x8, #0, #32
  4045cc:	cmp	x8, #0x17
  4045d0:	stur	x8, [x29, #-112]
  4045d4:	b.hi	404db4 <ferror@plt+0x33f4>  // b.pmore
  4045d8:	adrp	x8, 40c000 <ferror@plt+0xa640>
  4045dc:	add	x8, x8, #0xbdc
  4045e0:	ldur	x11, [x29, #-112]
  4045e4:	ldrsw	x10, [x8, x11, lsl #2]
  4045e8:	add	x9, x8, x10
  4045ec:	br	x9
  4045f0:	ldur	x8, [x29, #-24]
  4045f4:	ldrb	w9, [x8]
  4045f8:	sturb	w9, [x29, #-81]
  4045fc:	ldur	x8, [x29, #-24]
  404600:	add	x8, x8, #0x1
  404604:	stur	x8, [x29, #-24]
  404608:	ldur	x8, [x29, #-24]
  40460c:	ldrb	w9, [x8]
  404610:	subs	w9, w9, #0x43
  404614:	mov	w8, w9
  404618:	ubfx	x8, x8, #0, #32
  40461c:	cmp	x8, #0x10
  404620:	stur	x8, [x29, #-120]
  404624:	b.hi	4046a0 <ferror@plt+0x2ce0>  // b.pmore
  404628:	adrp	x8, 40c000 <ferror@plt+0xa640>
  40462c:	add	x8, x8, #0xc3c
  404630:	ldur	x11, [x29, #-120]
  404634:	ldrsw	x10, [x8, x11, lsl #2]
  404638:	add	x9, x8, x10
  40463c:	br	x9
  404640:	ldur	x8, [x29, #-24]
  404644:	add	x8, x8, #0x1
  404648:	stur	x8, [x29, #-24]
  40464c:	mov	x8, #0x1                   	// #1
  404650:	stur	x8, [x29, #-56]
  404654:	b	404790 <ferror@plt+0x2dd0>
  404658:	ldur	x8, [x29, #-24]
  40465c:	add	x8, x8, #0x1
  404660:	stur	x8, [x29, #-24]
  404664:	mov	x8, #0x2                   	// #2
  404668:	stur	x8, [x29, #-56]
  40466c:	b	404790 <ferror@plt+0x2dd0>
  404670:	ldur	x8, [x29, #-24]
  404674:	add	x8, x8, #0x1
  404678:	stur	x8, [x29, #-24]
  40467c:	mov	x8, #0x4                   	// #4
  404680:	stur	x8, [x29, #-56]
  404684:	b	404790 <ferror@plt+0x2dd0>
  404688:	ldur	x8, [x29, #-24]
  40468c:	add	x8, x8, #0x1
  404690:	stur	x8, [x29, #-24]
  404694:	mov	x8, #0x8                   	// #8
  404698:	stur	x8, [x29, #-56]
  40469c:	b	404790 <ferror@plt+0x2dd0>
  4046a0:	ldur	x0, [x29, #-24]
  4046a4:	sub	x1, x29, #0x50
  4046a8:	sub	x2, x29, #0x38
  4046ac:	bl	404eac <ferror@plt+0x34ec>
  4046b0:	tbnz	w0, #0, 4046fc <ferror@plt+0x2d3c>
  4046b4:	adrp	x0, 40e000 <ferror@plt+0xc640>
  4046b8:	add	x0, x0, #0x256
  4046bc:	bl	401990 <gettext@plt>
  4046c0:	ldur	x8, [x29, #-16]
  4046c4:	stur	x0, [x29, #-128]
  4046c8:	mov	x0, x8
  4046cc:	bl	4096dc <ferror@plt+0x7d1c>
  4046d0:	mov	w9, wzr
  4046d4:	stur	x0, [x29, #-136]
  4046d8:	mov	w0, w9
  4046dc:	mov	w1, w9
  4046e0:	ldur	x2, [x29, #-128]
  4046e4:	ldur	x3, [x29, #-136]
  4046e8:	bl	401650 <error@plt>
  4046ec:	mov	w9, wzr
  4046f0:	and	w9, w9, #0x1
  4046f4:	sturb	w9, [x29, #-1]
  4046f8:	b	404e94 <ferror@plt+0x34d4>
  4046fc:	ldur	x8, [x29, #-80]
  404700:	ldur	x9, [x29, #-24]
  404704:	cmp	x8, x9
  404708:	b.ne	404718 <ferror@plt+0x2d58>  // b.any
  40470c:	mov	x8, #0x4                   	// #4
  404710:	stur	x8, [x29, #-56]
  404714:	b	404790 <ferror@plt+0x2dd0>
  404718:	ldur	x8, [x29, #-56]
  40471c:	mov	x9, #0x8                   	// #8
  404720:	cmp	x9, x8
  404724:	b.cc	40473c <ferror@plt+0x2d7c>  // b.lo, b.ul, b.last
  404728:	ldur	x8, [x29, #-56]
  40472c:	adrp	x9, 420000 <ferror@plt+0x1e640>
  404730:	add	x9, x9, #0x2b8
  404734:	ldr	w10, [x9, x8, lsl #2]
  404738:	cbnz	w10, 404788 <ferror@plt+0x2dc8>
  40473c:	adrp	x0, 40e000 <ferror@plt+0xc640>
  404740:	add	x0, x0, #0x26d
  404744:	bl	401990 <gettext@plt>
  404748:	ldur	x8, [x29, #-16]
  40474c:	stur	x0, [x29, #-144]
  404750:	mov	x0, x8
  404754:	bl	4096dc <ferror@plt+0x7d1c>
  404758:	ldur	x4, [x29, #-56]
  40475c:	mov	w9, wzr
  404760:	stur	x0, [x29, #-152]
  404764:	mov	w0, w9
  404768:	mov	w1, w9
  40476c:	ldur	x2, [x29, #-144]
  404770:	ldur	x3, [x29, #-152]
  404774:	bl	401650 <error@plt>
  404778:	mov	w9, wzr
  40477c:	and	w9, w9, #0x1
  404780:	sturb	w9, [x29, #-1]
  404784:	b	404e94 <ferror@plt+0x34d4>
  404788:	ldur	x8, [x29, #-80]
  40478c:	stur	x8, [x29, #-24]
  404790:	ldur	x8, [x29, #-56]
  404794:	adrp	x9, 420000 <ferror@plt+0x1e640>
  404798:	add	x9, x9, #0x2b8
  40479c:	ldr	w10, [x9, x8, lsl #2]
  4047a0:	stur	w10, [x29, #-44]
  4047a4:	ldurb	w10, [x29, #-81]
  4047a8:	subs	w10, w10, #0x64
  4047ac:	mov	w8, w10
  4047b0:	ubfx	x8, x8, #0, #32
  4047b4:	cmp	x8, #0x14
  4047b8:	stur	x8, [x29, #-160]
  4047bc:	b.hi	4049e4 <ferror@plt+0x3024>  // b.pmore
  4047c0:	adrp	x8, 40c000 <ferror@plt+0xa640>
  4047c4:	add	x8, x8, #0xc80
  4047c8:	ldur	x11, [x29, #-160]
  4047cc:	ldrsw	x10, [x8, x11, lsl #2]
  4047d0:	add	x9, x8, x10
  4047d4:	br	x9
  4047d8:	stur	wzr, [x29, #-60]
  4047dc:	ldur	x8, [x29, #-56]
  4047e0:	adrp	x9, 40c000 <ferror@plt+0xa640>
  4047e4:	add	x9, x9, #0xf98
  4047e8:	ldr	w10, [x9, x8, lsl #2]
  4047ec:	stur	w10, [x29, #-88]
  4047f0:	ldur	x8, [x29, #-40]
  4047f4:	add	x0, x8, #0x10
  4047f8:	ldur	w10, [x29, #-44]
  4047fc:	cmp	w10, #0x5
  404800:	str	x0, [sp, #168]
  404804:	b.ne	404818 <ferror@plt+0x2e58>  // b.any
  404808:	adrp	x8, 40e000 <ferror@plt+0xc640>
  40480c:	add	x8, x8, #0x2c0
  404810:	str	x8, [sp, #160]
  404814:	b	404838 <ferror@plt+0x2e78>
  404818:	ldur	w8, [x29, #-44]
  40481c:	adrp	x9, 40d000 <ferror@plt+0xb640>
  404820:	add	x9, x9, #0xf77
  404824:	adrp	x10, 40e000 <ferror@plt+0xc640>
  404828:	add	x10, x10, #0x2c0
  40482c:	cmp	w8, #0x4
  404830:	csel	x9, x10, x9, eq  // eq = none
  404834:	str	x9, [sp, #160]
  404838:	ldr	x8, [sp, #160]
  40483c:	ldr	x0, [sp, #168]
  404840:	adrp	x1, 40e000 <ferror@plt+0xc640>
  404844:	add	x1, x1, #0x2ba
  404848:	mov	x2, x8
  40484c:	bl	401680 <sprintf@plt>
  404850:	b	4049e8 <ferror@plt+0x3028>
  404854:	mov	w8, #0x2                   	// #2
  404858:	stur	w8, [x29, #-60]
  40485c:	ldur	x9, [x29, #-40]
  404860:	add	x0, x9, #0x10
  404864:	ldur	x9, [x29, #-56]
  404868:	adrp	x10, 40c000 <ferror@plt+0xa640>
  40486c:	add	x10, x10, #0xfdc
  404870:	ldr	w8, [x10, x9, lsl #2]
  404874:	stur	w8, [x29, #-88]
  404878:	ldur	w11, [x29, #-44]
  40487c:	cmp	w11, #0x5
  404880:	str	x0, [sp, #152]
  404884:	str	w8, [sp, #148]
  404888:	b.ne	40489c <ferror@plt+0x2edc>  // b.any
  40488c:	adrp	x8, 40e000 <ferror@plt+0xc640>
  404890:	add	x8, x8, #0x2cc
  404894:	str	x8, [sp, #136]
  404898:	b	4048bc <ferror@plt+0x2efc>
  40489c:	ldur	w8, [x29, #-44]
  4048a0:	adrp	x9, 40e000 <ferror@plt+0xc640>
  4048a4:	add	x9, x9, #0x3a8
  4048a8:	adrp	x10, 40e000 <ferror@plt+0xc640>
  4048ac:	add	x10, x10, #0x2cc
  4048b0:	cmp	w8, #0x4
  4048b4:	csel	x9, x10, x9, eq  // eq = none
  4048b8:	str	x9, [sp, #136]
  4048bc:	ldr	x8, [sp, #136]
  4048c0:	ldr	x0, [sp, #152]
  4048c4:	adrp	x1, 40e000 <ferror@plt+0xc640>
  4048c8:	add	x1, x1, #0x2c3
  4048cc:	ldr	w2, [sp, #148]
  4048d0:	mov	x3, x8
  4048d4:	bl	401680 <sprintf@plt>
  4048d8:	b	4049e8 <ferror@plt+0x3028>
  4048dc:	mov	w8, #0x1                   	// #1
  4048e0:	stur	w8, [x29, #-60]
  4048e4:	ldur	x9, [x29, #-56]
  4048e8:	adrp	x10, 40d000 <ferror@plt+0xb640>
  4048ec:	add	x10, x10, #0x20
  4048f0:	ldr	w8, [x10, x9, lsl #2]
  4048f4:	stur	w8, [x29, #-88]
  4048f8:	ldur	x9, [x29, #-40]
  4048fc:	add	x0, x9, #0x10
  404900:	ldur	w8, [x29, #-44]
  404904:	cmp	w8, #0x5
  404908:	str	x0, [sp, #128]
  40490c:	b.ne	404920 <ferror@plt+0x2f60>  // b.any
  404910:	adrp	x8, 40e000 <ferror@plt+0xc640>
  404914:	add	x8, x8, #0x2cf
  404918:	str	x8, [sp, #120]
  40491c:	b	404940 <ferror@plt+0x2f80>
  404920:	ldur	w8, [x29, #-44]
  404924:	adrp	x9, 40e000 <ferror@plt+0xc640>
  404928:	add	x9, x9, #0x2d0
  40492c:	adrp	x10, 40e000 <ferror@plt+0xc640>
  404930:	add	x10, x10, #0x2cf
  404934:	cmp	w8, #0x4
  404938:	csel	x9, x10, x9, eq  // eq = none
  40493c:	str	x9, [sp, #120]
  404940:	ldr	x8, [sp, #120]
  404944:	ldr	x0, [sp, #128]
  404948:	adrp	x1, 40e000 <ferror@plt+0xc640>
  40494c:	add	x1, x1, #0x2ba
  404950:	mov	x2, x8
  404954:	bl	401680 <sprintf@plt>
  404958:	b	4049e8 <ferror@plt+0x3028>
  40495c:	mov	w8, #0x3                   	// #3
  404960:	stur	w8, [x29, #-60]
  404964:	ldur	x9, [x29, #-40]
  404968:	add	x0, x9, #0x10
  40496c:	ldur	x9, [x29, #-56]
  404970:	adrp	x10, 40d000 <ferror@plt+0xb640>
  404974:	add	x10, x10, #0x64
  404978:	ldr	w8, [x10, x9, lsl #2]
  40497c:	stur	w8, [x29, #-88]
  404980:	ldur	w11, [x29, #-44]
  404984:	cmp	w11, #0x5
  404988:	str	x0, [sp, #112]
  40498c:	str	w8, [sp, #108]
  404990:	b.ne	4049a4 <ferror@plt+0x2fe4>  // b.any
  404994:	adrp	x8, 40e000 <ferror@plt+0xc640>
  404998:	add	x8, x8, #0x2d2
  40499c:	str	x8, [sp, #96]
  4049a0:	b	4049c4 <ferror@plt+0x3004>
  4049a4:	ldur	w8, [x29, #-44]
  4049a8:	adrp	x9, 40e000 <ferror@plt+0xc640>
  4049ac:	add	x9, x9, #0x16a
  4049b0:	adrp	x10, 40e000 <ferror@plt+0xc640>
  4049b4:	add	x10, x10, #0x2d2
  4049b8:	cmp	w8, #0x4
  4049bc:	csel	x9, x10, x9, eq  // eq = none
  4049c0:	str	x9, [sp, #96]
  4049c4:	ldr	x8, [sp, #96]
  4049c8:	ldr	x0, [sp, #112]
  4049cc:	adrp	x1, 40e000 <ferror@plt+0xc640>
  4049d0:	add	x1, x1, #0x2c3
  4049d4:	ldr	w2, [sp, #108]
  4049d8:	mov	x3, x8
  4049dc:	bl	401680 <sprintf@plt>
  4049e0:	b	4049e8 <ferror@plt+0x3028>
  4049e4:	bl	401800 <abort@plt>
  4049e8:	ldur	x8, [x29, #-40]
  4049ec:	add	x0, x8, #0x10
  4049f0:	bl	401620 <strlen@plt>
  4049f4:	cmp	x0, #0x8
  4049f8:	b.cs	404a00 <ferror@plt+0x3040>  // b.hs, b.nlast
  4049fc:	b	404a20 <ferror@plt+0x3060>
  404a00:	adrp	x0, 40e000 <ferror@plt+0xc640>
  404a04:	add	x0, x0, #0x2d5
  404a08:	adrp	x1, 40e000 <ferror@plt+0xc640>
  404a0c:	add	x1, x1, #0x1b9
  404a10:	mov	w2, #0x2e9                 	// #745
  404a14:	adrp	x3, 40e000 <ferror@plt+0xc640>
  404a18:	add	x3, x3, #0x203
  404a1c:	bl	401970 <__assert_fail@plt>
  404a20:	ldur	w8, [x29, #-44]
  404a24:	subs	w8, w8, #0x1
  404a28:	mov	w9, w8
  404a2c:	ubfx	x9, x9, #0, #32
  404a30:	cmp	x9, #0x4
  404a34:	str	x9, [sp, #88]
  404a38:	b.hi	404acc <ferror@plt+0x310c>  // b.pmore
  404a3c:	adrp	x8, 40c000 <ferror@plt+0xa640>
  404a40:	add	x8, x8, #0xcd4
  404a44:	ldr	x11, [sp, #88]
  404a48:	ldrsw	x10, [x8, x11, lsl #2]
  404a4c:	add	x9, x8, x10
  404a50:	br	x9
  404a54:	ldur	w8, [x29, #-60]
  404a58:	adrp	x9, 405000 <ferror@plt+0x3640>
  404a5c:	add	x9, x9, #0xb4
  404a60:	adrp	x10, 404000 <ferror@plt+0x2640>
  404a64:	add	x10, x10, #0xf6c
  404a68:	cmp	w8, #0x0
  404a6c:	csel	x9, x10, x9, eq  // eq = none
  404a70:	stur	x9, [x29, #-72]
  404a74:	b	404ad0 <ferror@plt+0x3110>
  404a78:	ldur	w8, [x29, #-60]
  404a7c:	adrp	x9, 405000 <ferror@plt+0x3640>
  404a80:	add	x9, x9, #0x330
  404a84:	adrp	x10, 405000 <ferror@plt+0x3640>
  404a88:	add	x10, x10, #0x1fc
  404a8c:	cmp	w8, #0x0
  404a90:	csel	x9, x10, x9, eq  // eq = none
  404a94:	stur	x9, [x29, #-72]
  404a98:	b	404ad0 <ferror@plt+0x3110>
  404a9c:	adrp	x8, 405000 <ferror@plt+0x3640>
  404aa0:	add	x8, x8, #0x464
  404aa4:	stur	x8, [x29, #-72]
  404aa8:	b	404ad0 <ferror@plt+0x3110>
  404aac:	adrp	x8, 405000 <ferror@plt+0x3640>
  404ab0:	add	x8, x8, #0x598
  404ab4:	stur	x8, [x29, #-72]
  404ab8:	b	404ad0 <ferror@plt+0x3110>
  404abc:	adrp	x8, 405000 <ferror@plt+0x3640>
  404ac0:	add	x8, x8, #0x6cc
  404ac4:	stur	x8, [x29, #-72]
  404ac8:	b	404ad0 <ferror@plt+0x3110>
  404acc:	bl	401800 <abort@plt>
  404ad0:	b	404e0c <ferror@plt+0x344c>
  404ad4:	mov	w8, #0x4                   	// #4
  404ad8:	stur	w8, [x29, #-60]
  404adc:	ldur	x9, [x29, #-24]
  404ae0:	add	x9, x9, #0x1
  404ae4:	stur	x9, [x29, #-24]
  404ae8:	ldur	x9, [x29, #-24]
  404aec:	ldrb	w8, [x9]
  404af0:	cmp	w8, #0x44
  404af4:	str	w8, [sp, #84]
  404af8:	b.eq	404b38 <ferror@plt+0x3178>  // b.none
  404afc:	b	404b00 <ferror@plt+0x3140>
  404b00:	ldr	w8, [sp, #84]
  404b04:	cmp	w8, #0x46
  404b08:	b.eq	404b20 <ferror@plt+0x3160>  // b.none
  404b0c:	b	404b10 <ferror@plt+0x3150>
  404b10:	ldr	w8, [sp, #84]
  404b14:	cmp	w8, #0x4c
  404b18:	b.eq	404b50 <ferror@plt+0x3190>  // b.none
  404b1c:	b	404b68 <ferror@plt+0x31a8>
  404b20:	ldur	x8, [x29, #-24]
  404b24:	add	x8, x8, #0x1
  404b28:	stur	x8, [x29, #-24]
  404b2c:	mov	x8, #0x4                   	// #4
  404b30:	stur	x8, [x29, #-56]
  404b34:	b	404c54 <ferror@plt+0x3294>
  404b38:	ldur	x8, [x29, #-24]
  404b3c:	add	x8, x8, #0x1
  404b40:	stur	x8, [x29, #-24]
  404b44:	mov	x8, #0x8                   	// #8
  404b48:	stur	x8, [x29, #-56]
  404b4c:	b	404c54 <ferror@plt+0x3294>
  404b50:	ldur	x8, [x29, #-24]
  404b54:	add	x8, x8, #0x1
  404b58:	stur	x8, [x29, #-24]
  404b5c:	mov	x8, #0x10                  	// #16
  404b60:	stur	x8, [x29, #-56]
  404b64:	b	404c54 <ferror@plt+0x3294>
  404b68:	ldur	x0, [x29, #-24]
  404b6c:	sub	x1, x29, #0x50
  404b70:	sub	x2, x29, #0x38
  404b74:	bl	404eac <ferror@plt+0x34ec>
  404b78:	tbnz	w0, #0, 404bc4 <ferror@plt+0x3204>
  404b7c:	adrp	x0, 40e000 <ferror@plt+0xc640>
  404b80:	add	x0, x0, #0x256
  404b84:	bl	401990 <gettext@plt>
  404b88:	ldur	x8, [x29, #-16]
  404b8c:	str	x0, [sp, #72]
  404b90:	mov	x0, x8
  404b94:	bl	4096dc <ferror@plt+0x7d1c>
  404b98:	mov	w9, wzr
  404b9c:	str	x0, [sp, #64]
  404ba0:	mov	w0, w9
  404ba4:	mov	w1, w9
  404ba8:	ldr	x2, [sp, #72]
  404bac:	ldr	x3, [sp, #64]
  404bb0:	bl	401650 <error@plt>
  404bb4:	mov	w9, wzr
  404bb8:	and	w9, w9, #0x1
  404bbc:	sturb	w9, [x29, #-1]
  404bc0:	b	404e94 <ferror@plt+0x34d4>
  404bc4:	ldur	x8, [x29, #-80]
  404bc8:	ldur	x9, [x29, #-24]
  404bcc:	cmp	x8, x9
  404bd0:	b.ne	404be0 <ferror@plt+0x3220>  // b.any
  404bd4:	mov	x8, #0x8                   	// #8
  404bd8:	stur	x8, [x29, #-56]
  404bdc:	b	404c54 <ferror@plt+0x3294>
  404be0:	ldur	x8, [x29, #-56]
  404be4:	cmp	x8, #0x10
  404be8:	b.hi	404c00 <ferror@plt+0x3240>  // b.pmore
  404bec:	ldur	x8, [x29, #-56]
  404bf0:	adrp	x9, 420000 <ferror@plt+0x1e640>
  404bf4:	add	x9, x9, #0x2dc
  404bf8:	ldr	w10, [x9, x8, lsl #2]
  404bfc:	cbnz	w10, 404c4c <ferror@plt+0x328c>
  404c00:	adrp	x0, 40e000 <ferror@plt+0xc640>
  404c04:	add	x0, x0, #0x306
  404c08:	bl	401990 <gettext@plt>
  404c0c:	ldur	x8, [x29, #-16]
  404c10:	str	x0, [sp, #56]
  404c14:	mov	x0, x8
  404c18:	bl	4096dc <ferror@plt+0x7d1c>
  404c1c:	ldur	x4, [x29, #-56]
  404c20:	mov	w9, wzr
  404c24:	str	x0, [sp, #48]
  404c28:	mov	w0, w9
  404c2c:	mov	w1, w9
  404c30:	ldr	x2, [sp, #56]
  404c34:	ldr	x3, [sp, #48]
  404c38:	bl	401650 <error@plt>
  404c3c:	mov	w9, wzr
  404c40:	and	w9, w9, #0x1
  404c44:	sturb	w9, [x29, #-1]
  404c48:	b	404e94 <ferror@plt+0x34d4>
  404c4c:	ldur	x8, [x29, #-80]
  404c50:	stur	x8, [x29, #-24]
  404c54:	ldur	x8, [x29, #-56]
  404c58:	adrp	x9, 420000 <ferror@plt+0x1e640>
  404c5c:	add	x9, x9, #0x2dc
  404c60:	ldr	w10, [x9, x8, lsl #2]
  404c64:	stur	w10, [x29, #-44]
  404c68:	bl	4016e0 <localeconv@plt>
  404c6c:	stur	x0, [x29, #-96]
  404c70:	ldur	x8, [x29, #-96]
  404c74:	ldr	x8, [x8]
  404c78:	ldrb	w10, [x8]
  404c7c:	cbz	w10, 404c94 <ferror@plt+0x32d4>
  404c80:	ldur	x8, [x29, #-96]
  404c84:	ldr	x0, [x8]
  404c88:	bl	401620 <strlen@plt>
  404c8c:	str	x0, [sp, #40]
  404c90:	b	404c9c <ferror@plt+0x32dc>
  404c94:	mov	x8, #0x1                   	// #1
  404c98:	str	x8, [sp, #40]
  404c9c:	ldr	x8, [sp, #40]
  404ca0:	stur	x8, [x29, #-104]
  404ca4:	ldur	w9, [x29, #-44]
  404ca8:	cmp	w9, #0x6
  404cac:	str	w9, [sp, #36]
  404cb0:	b.eq	404cd8 <ferror@plt+0x3318>  // b.none
  404cb4:	b	404cb8 <ferror@plt+0x32f8>
  404cb8:	ldr	w8, [sp, #36]
  404cbc:	cmp	w8, #0x7
  404cc0:	b.eq	404cfc <ferror@plt+0x333c>  // b.none
  404cc4:	b	404cc8 <ferror@plt+0x3308>
  404cc8:	ldr	w8, [sp, #36]
  404ccc:	cmp	w8, #0x8
  404cd0:	b.eq	404d20 <ferror@plt+0x3360>  // b.none
  404cd4:	b	404d44 <ferror@plt+0x3384>
  404cd8:	adrp	x8, 405000 <ferror@plt+0x3640>
  404cdc:	add	x8, x8, #0x800
  404ce0:	stur	x8, [x29, #-72]
  404ce4:	ldur	x8, [x29, #-104]
  404ce8:	add	x8, x8, #0xa
  404cec:	add	x8, x8, #0x1
  404cf0:	add	x8, x8, #0x3
  404cf4:	stur	w8, [x29, #-88]
  404cf8:	b	404d48 <ferror@plt+0x3388>
  404cfc:	adrp	x8, 405000 <ferror@plt+0x3640>
  404d00:	add	x8, x8, #0x960
  404d04:	stur	x8, [x29, #-72]
  404d08:	ldur	x8, [x29, #-104]
  404d0c:	add	x8, x8, #0x12
  404d10:	add	x8, x8, #0x1
  404d14:	add	x8, x8, #0x4
  404d18:	stur	w8, [x29, #-88]
  404d1c:	b	404d48 <ferror@plt+0x3388>
  404d20:	adrp	x8, 405000 <ferror@plt+0x3640>
  404d24:	add	x8, x8, #0xac0
  404d28:	stur	x8, [x29, #-72]
  404d2c:	ldur	x8, [x29, #-104]
  404d30:	add	x8, x8, #0x25
  404d34:	add	x8, x8, #0x1
  404d38:	add	x8, x8, #0x5
  404d3c:	stur	w8, [x29, #-88]
  404d40:	b	404d48 <ferror@plt+0x3388>
  404d44:	bl	401800 <abort@plt>
  404d48:	b	404e0c <ferror@plt+0x344c>
  404d4c:	ldur	x8, [x29, #-24]
  404d50:	add	x8, x8, #0x1
  404d54:	stur	x8, [x29, #-24]
  404d58:	mov	w9, #0x5                   	// #5
  404d5c:	stur	w9, [x29, #-60]
  404d60:	mov	w9, #0x1                   	// #1
  404d64:	stur	w9, [x29, #-44]
  404d68:	adrp	x8, 405000 <ferror@plt+0x3640>
  404d6c:	add	x8, x8, #0xc40
  404d70:	stur	x8, [x29, #-72]
  404d74:	mov	w9, #0x3                   	// #3
  404d78:	stur	w9, [x29, #-88]
  404d7c:	b	404e0c <ferror@plt+0x344c>
  404d80:	ldur	x8, [x29, #-24]
  404d84:	add	x8, x8, #0x1
  404d88:	stur	x8, [x29, #-24]
  404d8c:	mov	w9, #0x6                   	// #6
  404d90:	stur	w9, [x29, #-60]
  404d94:	mov	w9, #0x1                   	// #1
  404d98:	stur	w9, [x29, #-44]
  404d9c:	adrp	x8, 405000 <ferror@plt+0x3640>
  404da0:	add	x8, x8, #0xd68
  404da4:	stur	x8, [x29, #-72]
  404da8:	mov	w9, #0x3                   	// #3
  404dac:	stur	w9, [x29, #-88]
  404db0:	b	404e0c <ferror@plt+0x344c>
  404db4:	adrp	x0, 40e000 <ferror@plt+0xc640>
  404db8:	add	x0, x0, #0x359
  404dbc:	bl	401990 <gettext@plt>
  404dc0:	ldur	x8, [x29, #-24]
  404dc4:	ldrb	w3, [x8]
  404dc8:	ldur	x8, [x29, #-16]
  404dcc:	str	x0, [sp, #24]
  404dd0:	mov	x0, x8
  404dd4:	str	w3, [sp, #20]
  404dd8:	bl	4096dc <ferror@plt+0x7d1c>
  404ddc:	mov	w9, wzr
  404de0:	str	x0, [sp, #8]
  404de4:	mov	w0, w9
  404de8:	mov	w1, w9
  404dec:	ldr	x2, [sp, #24]
  404df0:	ldr	w3, [sp, #20]
  404df4:	ldr	x4, [sp, #8]
  404df8:	bl	401650 <error@plt>
  404dfc:	mov	w9, wzr
  404e00:	and	w9, w9, #0x1
  404e04:	sturb	w9, [x29, #-1]
  404e08:	b	404e94 <ferror@plt+0x34d4>
  404e0c:	ldur	w8, [x29, #-44]
  404e10:	ldur	x9, [x29, #-40]
  404e14:	str	w8, [x9, #4]
  404e18:	ldur	w8, [x29, #-60]
  404e1c:	ldur	x9, [x29, #-40]
  404e20:	str	w8, [x9]
  404e24:	ldur	x9, [x29, #-72]
  404e28:	ldur	x10, [x29, #-40]
  404e2c:	str	x9, [x10, #8]
  404e30:	ldur	w8, [x29, #-88]
  404e34:	ldur	x9, [x29, #-40]
  404e38:	str	w8, [x9, #28]
  404e3c:	ldur	x9, [x29, #-24]
  404e40:	ldrb	w8, [x9]
  404e44:	cmp	w8, #0x7a
  404e48:	cset	w8, eq  // eq = none
  404e4c:	ldur	x9, [x29, #-40]
  404e50:	and	w8, w8, #0x1
  404e54:	strb	w8, [x9, #24]
  404e58:	ldur	x9, [x29, #-40]
  404e5c:	ldrb	w8, [x9, #24]
  404e60:	tbnz	w8, #0, 404e68 <ferror@plt+0x34a8>
  404e64:	b	404e74 <ferror@plt+0x34b4>
  404e68:	ldur	x8, [x29, #-24]
  404e6c:	add	x8, x8, #0x1
  404e70:	stur	x8, [x29, #-24]
  404e74:	ldur	x8, [x29, #-32]
  404e78:	cbz	x8, 404e88 <ferror@plt+0x34c8>
  404e7c:	ldur	x8, [x29, #-24]
  404e80:	ldur	x9, [x29, #-32]
  404e84:	str	x8, [x9]
  404e88:	mov	w8, #0x1                   	// #1
  404e8c:	and	w8, w8, #0x1
  404e90:	sturb	w8, [x29, #-1]
  404e94:	ldurb	w8, [x29, #-1]
  404e98:	and	w0, w8, #0x1
  404e9c:	ldr	x28, [sp, #352]
  404ea0:	ldp	x29, x30, [sp, #336]
  404ea4:	add	sp, sp, #0x170
  404ea8:	ret
  404eac:	sub	sp, sp, #0x30
  404eb0:	str	x0, [sp, #32]
  404eb4:	str	x1, [sp, #24]
  404eb8:	str	x2, [sp, #16]
  404ebc:	str	xzr, [sp, #8]
  404ec0:	ldr	x8, [sp, #32]
  404ec4:	ldrb	w9, [x8]
  404ec8:	subs	w9, w9, #0x30
  404ecc:	cmp	w9, #0x9
  404ed0:	b.hi	404f38 <ferror@plt+0x3578>  // b.pmore
  404ed4:	ldr	x8, [sp, #32]
  404ed8:	add	x9, x8, #0x1
  404edc:	str	x9, [sp, #32]
  404ee0:	ldrb	w10, [x8]
  404ee4:	subs	w10, w10, #0x30
  404ee8:	str	w10, [sp, #4]
  404eec:	ldr	x8, [sp, #8]
  404ef0:	ldrsw	x9, [sp, #4]
  404ef4:	mov	x11, #0xffffffffffffffff    	// #-1
  404ef8:	subs	x9, x11, x9
  404efc:	mov	x11, #0xa                   	// #10
  404f00:	udiv	x9, x9, x11
  404f04:	cmp	x8, x9
  404f08:	b.ls	404f1c <ferror@plt+0x355c>  // b.plast
  404f0c:	mov	w8, wzr
  404f10:	and	w8, w8, #0x1
  404f14:	strb	w8, [sp, #47]
  404f18:	b	404f5c <ferror@plt+0x359c>
  404f1c:	ldr	x8, [sp, #8]
  404f20:	mov	x9, #0xa                   	// #10
  404f24:	mul	x8, x8, x9
  404f28:	ldrsw	x9, [sp, #4]
  404f2c:	add	x8, x8, x9
  404f30:	str	x8, [sp, #8]
  404f34:	b	404ec0 <ferror@plt+0x3500>
  404f38:	ldr	x8, [sp, #32]
  404f3c:	ldr	x9, [sp, #24]
  404f40:	str	x8, [x9]
  404f44:	ldr	x8, [sp, #8]
  404f48:	ldr	x9, [sp, #16]
  404f4c:	str	x8, [x9]
  404f50:	mov	w10, #0x1                   	// #1
  404f54:	and	w10, w10, #0x1
  404f58:	strb	w10, [sp, #47]
  404f5c:	ldrb	w8, [sp, #47]
  404f60:	and	w0, w8, #0x1
  404f64:	add	sp, sp, #0x30
  404f68:	ret
  404f6c:	sub	sp, sp, #0x70
  404f70:	stp	x29, x30, [sp, #96]
  404f74:	add	x29, sp, #0x60
  404f78:	mov	w8, #0x0                   	// #0
  404f7c:	stur	x0, [x29, #-8]
  404f80:	stur	x1, [x29, #-16]
  404f84:	stur	x2, [x29, #-24]
  404f88:	stur	x3, [x29, #-32]
  404f8c:	stur	w4, [x29, #-36]
  404f90:	stur	w5, [x29, #-40]
  404f94:	ldur	x9, [x29, #-24]
  404f98:	str	x9, [sp, #48]
  404f9c:	ldur	w10, [x29, #-40]
  404fa0:	str	w10, [sp, #36]
  404fa4:	ldur	x9, [x29, #-8]
  404fa8:	str	x9, [sp, #40]
  404fac:	str	w8, [sp, #8]
  404fb0:	ldur	x8, [x29, #-16]
  404fb4:	ldr	x9, [sp, #40]
  404fb8:	cmp	x8, x9
  404fbc:	b.cs	4050a8 <ferror@plt+0x36e8>  // b.hs, b.nlast
  404fc0:	ldursw	x8, [x29, #-40]
  404fc4:	ldr	x9, [sp, #40]
  404fc8:	subs	x9, x9, #0x1
  404fcc:	mul	x8, x8, x9
  404fd0:	ldur	x9, [x29, #-8]
  404fd4:	udiv	x8, x8, x9
  404fd8:	str	w8, [sp, #32]
  404fdc:	ldr	w8, [sp, #36]
  404fe0:	ldr	w10, [sp, #32]
  404fe4:	subs	w8, w8, w10
  404fe8:	ldur	w10, [x29, #-36]
  404fec:	add	w8, w8, w10
  404ff0:	str	w8, [sp, #28]
  404ff4:	adrp	x9, 420000 <ferror@plt+0x1e640>
  404ff8:	add	x9, x9, #0x371
  404ffc:	ldrb	w8, [x9]
  405000:	tbnz	w8, #0, 405008 <ferror@plt+0x3648>
  405004:	b	405068 <ferror@plt+0x36a8>
  405008:	ldr	w8, [sp, #8]
  40500c:	tbnz	w8, #0, 405014 <ferror@plt+0x3654>
  405010:	b	405068 <ferror@plt+0x36a8>
  405014:	str	xzr, [sp, #16]
  405018:	ldr	x8, [sp, #16]
  40501c:	cmp	x8, #0x1
  405020:	b.cs	40505c <ferror@plt+0x369c>  // b.hs, b.nlast
  405024:	ldr	x8, [sp, #48]
  405028:	ldr	x9, [sp, #16]
  40502c:	mov	x10, xzr
  405030:	subs	x9, x10, x9
  405034:	add	x8, x8, x9
  405038:	ldrb	w11, [x8]
  40503c:	ldr	x8, [sp, #16]
  405040:	add	x9, sp, #0xf
  405044:	add	x8, x9, x8
  405048:	strb	w11, [x8]
  40504c:	ldr	x8, [sp, #16]
  405050:	add	x8, x8, #0x1
  405054:	str	x8, [sp, #16]
  405058:	b	405018 <ferror@plt+0x3658>
  40505c:	ldrb	w8, [sp, #15]
  405060:	strb	w8, [sp, #27]
  405064:	b	405074 <ferror@plt+0x36b4>
  405068:	ldr	x8, [sp, #48]
  40506c:	ldrb	w9, [x8]
  405070:	strb	w9, [sp, #27]
  405074:	ldr	x8, [sp, #48]
  405078:	add	x8, x8, #0x1
  40507c:	str	x8, [sp, #48]
  405080:	ldur	x0, [x29, #-32]
  405084:	ldr	w1, [sp, #28]
  405088:	ldrsb	w2, [sp, #27]
  40508c:	bl	40a3d8 <ferror@plt+0x8a18>
  405090:	ldr	w9, [sp, #32]
  405094:	str	w9, [sp, #36]
  405098:	ldr	x8, [sp, #40]
  40509c:	subs	x8, x8, #0x1
  4050a0:	str	x8, [sp, #40]
  4050a4:	b	404fb0 <ferror@plt+0x35f0>
  4050a8:	ldp	x29, x30, [sp, #96]
  4050ac:	add	sp, sp, #0x70
  4050b0:	ret
  4050b4:	sub	sp, sp, #0x70
  4050b8:	stp	x29, x30, [sp, #96]
  4050bc:	add	x29, sp, #0x60
  4050c0:	mov	w8, #0x0                   	// #0
  4050c4:	stur	x0, [x29, #-8]
  4050c8:	stur	x1, [x29, #-16]
  4050cc:	stur	x2, [x29, #-24]
  4050d0:	stur	x3, [x29, #-32]
  4050d4:	stur	w4, [x29, #-36]
  4050d8:	stur	w5, [x29, #-40]
  4050dc:	ldur	x9, [x29, #-24]
  4050e0:	str	x9, [sp, #48]
  4050e4:	ldur	w10, [x29, #-40]
  4050e8:	str	w10, [sp, #36]
  4050ec:	ldur	x9, [x29, #-8]
  4050f0:	str	x9, [sp, #40]
  4050f4:	str	w8, [sp, #8]
  4050f8:	ldur	x8, [x29, #-16]
  4050fc:	ldr	x9, [sp, #40]
  405100:	cmp	x8, x9
  405104:	b.cs	4051f0 <ferror@plt+0x3830>  // b.hs, b.nlast
  405108:	ldursw	x8, [x29, #-40]
  40510c:	ldr	x9, [sp, #40]
  405110:	subs	x9, x9, #0x1
  405114:	mul	x8, x8, x9
  405118:	ldur	x9, [x29, #-8]
  40511c:	udiv	x8, x8, x9
  405120:	str	w8, [sp, #32]
  405124:	ldr	w8, [sp, #36]
  405128:	ldr	w10, [sp, #32]
  40512c:	subs	w8, w8, w10
  405130:	ldur	w10, [x29, #-36]
  405134:	add	w8, w8, w10
  405138:	str	w8, [sp, #28]
  40513c:	adrp	x9, 420000 <ferror@plt+0x1e640>
  405140:	add	x9, x9, #0x371
  405144:	ldrb	w8, [x9]
  405148:	tbnz	w8, #0, 405150 <ferror@plt+0x3790>
  40514c:	b	4051b0 <ferror@plt+0x37f0>
  405150:	ldr	w8, [sp, #8]
  405154:	tbnz	w8, #0, 40515c <ferror@plt+0x379c>
  405158:	b	4051b0 <ferror@plt+0x37f0>
  40515c:	str	xzr, [sp, #16]
  405160:	ldr	x8, [sp, #16]
  405164:	cmp	x8, #0x1
  405168:	b.cs	4051a4 <ferror@plt+0x37e4>  // b.hs, b.nlast
  40516c:	ldr	x8, [sp, #48]
  405170:	ldr	x9, [sp, #16]
  405174:	mov	x10, xzr
  405178:	subs	x9, x10, x9
  40517c:	add	x8, x8, x9
  405180:	ldrb	w11, [x8]
  405184:	ldr	x8, [sp, #16]
  405188:	add	x9, sp, #0xf
  40518c:	add	x8, x9, x8
  405190:	strb	w11, [x8]
  405194:	ldr	x8, [sp, #16]
  405198:	add	x8, x8, #0x1
  40519c:	str	x8, [sp, #16]
  4051a0:	b	405160 <ferror@plt+0x37a0>
  4051a4:	ldrb	w8, [sp, #15]
  4051a8:	strb	w8, [sp, #27]
  4051ac:	b	4051bc <ferror@plt+0x37fc>
  4051b0:	ldr	x8, [sp, #48]
  4051b4:	ldrb	w9, [x8]
  4051b8:	strb	w9, [sp, #27]
  4051bc:	ldr	x8, [sp, #48]
  4051c0:	add	x8, x8, #0x1
  4051c4:	str	x8, [sp, #48]
  4051c8:	ldur	x0, [x29, #-32]
  4051cc:	ldr	w1, [sp, #28]
  4051d0:	ldrb	w2, [sp, #27]
  4051d4:	bl	40a3d8 <ferror@plt+0x8a18>
  4051d8:	ldr	w9, [sp, #32]
  4051dc:	str	w9, [sp, #36]
  4051e0:	ldr	x8, [sp, #40]
  4051e4:	subs	x8, x8, #0x1
  4051e8:	str	x8, [sp, #40]
  4051ec:	b	4050f8 <ferror@plt+0x3738>
  4051f0:	ldp	x29, x30, [sp, #96]
  4051f4:	add	sp, sp, #0x70
  4051f8:	ret
  4051fc:	sub	sp, sp, #0x70
  405200:	stp	x29, x30, [sp, #96]
  405204:	add	x29, sp, #0x60
  405208:	stur	x0, [x29, #-8]
  40520c:	stur	x1, [x29, #-16]
  405210:	stur	x2, [x29, #-24]
  405214:	stur	x3, [x29, #-32]
  405218:	stur	w4, [x29, #-36]
  40521c:	stur	w5, [x29, #-40]
  405220:	ldur	x8, [x29, #-24]
  405224:	str	x8, [sp, #48]
  405228:	ldur	w9, [x29, #-40]
  40522c:	str	w9, [sp, #36]
  405230:	ldur	x8, [x29, #-8]
  405234:	str	x8, [sp, #40]
  405238:	ldur	x8, [x29, #-16]
  40523c:	ldr	x9, [sp, #40]
  405240:	cmp	x8, x9
  405244:	b.cs	405324 <ferror@plt+0x3964>  // b.hs, b.nlast
  405248:	ldursw	x8, [x29, #-40]
  40524c:	ldr	x9, [sp, #40]
  405250:	subs	x9, x9, #0x1
  405254:	mul	x8, x8, x9
  405258:	ldur	x9, [x29, #-8]
  40525c:	udiv	x8, x8, x9
  405260:	str	w8, [sp, #32]
  405264:	ldr	w8, [sp, #36]
  405268:	ldr	w10, [sp, #32]
  40526c:	subs	w8, w8, w10
  405270:	ldur	w10, [x29, #-36]
  405274:	add	w8, w8, w10
  405278:	str	w8, [sp, #28]
  40527c:	adrp	x9, 420000 <ferror@plt+0x1e640>
  405280:	add	x9, x9, #0x371
  405284:	ldrb	w8, [x9]
  405288:	tbnz	w8, #0, 405290 <ferror@plt+0x38d0>
  40528c:	b	4052e4 <ferror@plt+0x3924>
  405290:	str	xzr, [sp, #16]
  405294:	ldr	x8, [sp, #16]
  405298:	cmp	x8, #0x2
  40529c:	b.cs	4052d8 <ferror@plt+0x3918>  // b.hs, b.nlast
  4052a0:	ldr	x8, [sp, #48]
  4052a4:	ldr	x9, [sp, #16]
  4052a8:	mov	x10, #0x1                   	// #1
  4052ac:	subs	x9, x10, x9
  4052b0:	add	x8, x8, x9
  4052b4:	ldrb	w11, [x8]
  4052b8:	ldr	x8, [sp, #16]
  4052bc:	add	x9, sp, #0xe
  4052c0:	add	x8, x9, x8
  4052c4:	strb	w11, [x8]
  4052c8:	ldr	x8, [sp, #16]
  4052cc:	add	x8, x8, #0x1
  4052d0:	str	x8, [sp, #16]
  4052d4:	b	405294 <ferror@plt+0x38d4>
  4052d8:	ldrh	w8, [sp, #14]
  4052dc:	strh	w8, [sp, #26]
  4052e0:	b	4052f0 <ferror@plt+0x3930>
  4052e4:	ldr	x8, [sp, #48]
  4052e8:	ldrh	w9, [x8]
  4052ec:	strh	w9, [sp, #26]
  4052f0:	ldr	x8, [sp, #48]
  4052f4:	add	x8, x8, #0x2
  4052f8:	str	x8, [sp, #48]
  4052fc:	ldur	x0, [x29, #-32]
  405300:	ldr	w1, [sp, #28]
  405304:	ldrsh	w2, [sp, #26]
  405308:	bl	40a3d8 <ferror@plt+0x8a18>
  40530c:	ldr	w9, [sp, #32]
  405310:	str	w9, [sp, #36]
  405314:	ldr	x8, [sp, #40]
  405318:	subs	x8, x8, #0x1
  40531c:	str	x8, [sp, #40]
  405320:	b	405238 <ferror@plt+0x3878>
  405324:	ldp	x29, x30, [sp, #96]
  405328:	add	sp, sp, #0x70
  40532c:	ret
  405330:	sub	sp, sp, #0x70
  405334:	stp	x29, x30, [sp, #96]
  405338:	add	x29, sp, #0x60
  40533c:	stur	x0, [x29, #-8]
  405340:	stur	x1, [x29, #-16]
  405344:	stur	x2, [x29, #-24]
  405348:	stur	x3, [x29, #-32]
  40534c:	stur	w4, [x29, #-36]
  405350:	stur	w5, [x29, #-40]
  405354:	ldur	x8, [x29, #-24]
  405358:	str	x8, [sp, #48]
  40535c:	ldur	w9, [x29, #-40]
  405360:	str	w9, [sp, #36]
  405364:	ldur	x8, [x29, #-8]
  405368:	str	x8, [sp, #40]
  40536c:	ldur	x8, [x29, #-16]
  405370:	ldr	x9, [sp, #40]
  405374:	cmp	x8, x9
  405378:	b.cs	405458 <ferror@plt+0x3a98>  // b.hs, b.nlast
  40537c:	ldursw	x8, [x29, #-40]
  405380:	ldr	x9, [sp, #40]
  405384:	subs	x9, x9, #0x1
  405388:	mul	x8, x8, x9
  40538c:	ldur	x9, [x29, #-8]
  405390:	udiv	x8, x8, x9
  405394:	str	w8, [sp, #32]
  405398:	ldr	w8, [sp, #36]
  40539c:	ldr	w10, [sp, #32]
  4053a0:	subs	w8, w8, w10
  4053a4:	ldur	w10, [x29, #-36]
  4053a8:	add	w8, w8, w10
  4053ac:	str	w8, [sp, #28]
  4053b0:	adrp	x9, 420000 <ferror@plt+0x1e640>
  4053b4:	add	x9, x9, #0x371
  4053b8:	ldrb	w8, [x9]
  4053bc:	tbnz	w8, #0, 4053c4 <ferror@plt+0x3a04>
  4053c0:	b	405418 <ferror@plt+0x3a58>
  4053c4:	str	xzr, [sp, #16]
  4053c8:	ldr	x8, [sp, #16]
  4053cc:	cmp	x8, #0x2
  4053d0:	b.cs	40540c <ferror@plt+0x3a4c>  // b.hs, b.nlast
  4053d4:	ldr	x8, [sp, #48]
  4053d8:	ldr	x9, [sp, #16]
  4053dc:	mov	x10, #0x1                   	// #1
  4053e0:	subs	x9, x10, x9
  4053e4:	add	x8, x8, x9
  4053e8:	ldrb	w11, [x8]
  4053ec:	ldr	x8, [sp, #16]
  4053f0:	add	x9, sp, #0xe
  4053f4:	add	x8, x9, x8
  4053f8:	strb	w11, [x8]
  4053fc:	ldr	x8, [sp, #16]
  405400:	add	x8, x8, #0x1
  405404:	str	x8, [sp, #16]
  405408:	b	4053c8 <ferror@plt+0x3a08>
  40540c:	ldrh	w8, [sp, #14]
  405410:	strh	w8, [sp, #26]
  405414:	b	405424 <ferror@plt+0x3a64>
  405418:	ldr	x8, [sp, #48]
  40541c:	ldrh	w9, [x8]
  405420:	strh	w9, [sp, #26]
  405424:	ldr	x8, [sp, #48]
  405428:	add	x8, x8, #0x2
  40542c:	str	x8, [sp, #48]
  405430:	ldur	x0, [x29, #-32]
  405434:	ldr	w1, [sp, #28]
  405438:	ldrh	w2, [sp, #26]
  40543c:	bl	40a3d8 <ferror@plt+0x8a18>
  405440:	ldr	w9, [sp, #32]
  405444:	str	w9, [sp, #36]
  405448:	ldr	x8, [sp, #40]
  40544c:	subs	x8, x8, #0x1
  405450:	str	x8, [sp, #40]
  405454:	b	40536c <ferror@plt+0x39ac>
  405458:	ldp	x29, x30, [sp, #96]
  40545c:	add	sp, sp, #0x70
  405460:	ret
  405464:	sub	sp, sp, #0x70
  405468:	stp	x29, x30, [sp, #96]
  40546c:	add	x29, sp, #0x60
  405470:	stur	x0, [x29, #-8]
  405474:	stur	x1, [x29, #-16]
  405478:	stur	x2, [x29, #-24]
  40547c:	stur	x3, [x29, #-32]
  405480:	stur	w4, [x29, #-36]
  405484:	stur	w5, [x29, #-40]
  405488:	ldur	x8, [x29, #-24]
  40548c:	str	x8, [sp, #48]
  405490:	ldur	w9, [x29, #-40]
  405494:	str	w9, [sp, #36]
  405498:	ldur	x8, [x29, #-8]
  40549c:	str	x8, [sp, #40]
  4054a0:	ldur	x8, [x29, #-16]
  4054a4:	ldr	x9, [sp, #40]
  4054a8:	cmp	x8, x9
  4054ac:	b.cs	40558c <ferror@plt+0x3bcc>  // b.hs, b.nlast
  4054b0:	ldursw	x8, [x29, #-40]
  4054b4:	ldr	x9, [sp, #40]
  4054b8:	subs	x9, x9, #0x1
  4054bc:	mul	x8, x8, x9
  4054c0:	ldur	x9, [x29, #-8]
  4054c4:	udiv	x8, x8, x9
  4054c8:	str	w8, [sp, #32]
  4054cc:	ldr	w8, [sp, #36]
  4054d0:	ldr	w10, [sp, #32]
  4054d4:	subs	w8, w8, w10
  4054d8:	ldur	w10, [x29, #-36]
  4054dc:	add	w8, w8, w10
  4054e0:	str	w8, [sp, #28]
  4054e4:	adrp	x9, 420000 <ferror@plt+0x1e640>
  4054e8:	add	x9, x9, #0x371
  4054ec:	ldrb	w8, [x9]
  4054f0:	tbnz	w8, #0, 4054f8 <ferror@plt+0x3b38>
  4054f4:	b	40554c <ferror@plt+0x3b8c>
  4054f8:	str	xzr, [sp, #16]
  4054fc:	ldr	x8, [sp, #16]
  405500:	cmp	x8, #0x4
  405504:	b.cs	405540 <ferror@plt+0x3b80>  // b.hs, b.nlast
  405508:	ldr	x8, [sp, #48]
  40550c:	ldr	x9, [sp, #16]
  405510:	mov	x10, #0x3                   	// #3
  405514:	subs	x9, x10, x9
  405518:	add	x8, x8, x9
  40551c:	ldrb	w11, [x8]
  405520:	ldr	x8, [sp, #16]
  405524:	add	x9, sp, #0xc
  405528:	add	x8, x9, x8
  40552c:	strb	w11, [x8]
  405530:	ldr	x8, [sp, #16]
  405534:	add	x8, x8, #0x1
  405538:	str	x8, [sp, #16]
  40553c:	b	4054fc <ferror@plt+0x3b3c>
  405540:	ldr	w8, [sp, #12]
  405544:	str	w8, [sp, #24]
  405548:	b	405558 <ferror@plt+0x3b98>
  40554c:	ldr	x8, [sp, #48]
  405550:	ldr	w9, [x8]
  405554:	str	w9, [sp, #24]
  405558:	ldr	x8, [sp, #48]
  40555c:	add	x8, x8, #0x4
  405560:	str	x8, [sp, #48]
  405564:	ldur	x0, [x29, #-32]
  405568:	ldr	w1, [sp, #28]
  40556c:	ldr	w2, [sp, #24]
  405570:	bl	40a3d8 <ferror@plt+0x8a18>
  405574:	ldr	w9, [sp, #32]
  405578:	str	w9, [sp, #36]
  40557c:	ldr	x8, [sp, #40]
  405580:	subs	x8, x8, #0x1
  405584:	str	x8, [sp, #40]
  405588:	b	4054a0 <ferror@plt+0x3ae0>
  40558c:	ldp	x29, x30, [sp, #96]
  405590:	add	sp, sp, #0x70
  405594:	ret
  405598:	sub	sp, sp, #0x70
  40559c:	stp	x29, x30, [sp, #96]
  4055a0:	add	x29, sp, #0x60
  4055a4:	stur	x0, [x29, #-8]
  4055a8:	stur	x1, [x29, #-16]
  4055ac:	stur	x2, [x29, #-24]
  4055b0:	stur	x3, [x29, #-32]
  4055b4:	stur	w4, [x29, #-36]
  4055b8:	stur	w5, [x29, #-40]
  4055bc:	ldur	x8, [x29, #-24]
  4055c0:	str	x8, [sp, #48]
  4055c4:	ldur	w9, [x29, #-40]
  4055c8:	str	w9, [sp, #36]
  4055cc:	ldur	x8, [x29, #-8]
  4055d0:	str	x8, [sp, #40]
  4055d4:	ldur	x8, [x29, #-16]
  4055d8:	ldr	x9, [sp, #40]
  4055dc:	cmp	x8, x9
  4055e0:	b.cs	4056c0 <ferror@plt+0x3d00>  // b.hs, b.nlast
  4055e4:	ldursw	x8, [x29, #-40]
  4055e8:	ldr	x9, [sp, #40]
  4055ec:	subs	x9, x9, #0x1
  4055f0:	mul	x8, x8, x9
  4055f4:	ldur	x9, [x29, #-8]
  4055f8:	udiv	x8, x8, x9
  4055fc:	str	w8, [sp, #32]
  405600:	ldr	w8, [sp, #36]
  405604:	ldr	w10, [sp, #32]
  405608:	subs	w8, w8, w10
  40560c:	ldur	w10, [x29, #-36]
  405610:	add	w8, w8, w10
  405614:	str	w8, [sp, #28]
  405618:	adrp	x9, 420000 <ferror@plt+0x1e640>
  40561c:	add	x9, x9, #0x371
  405620:	ldrb	w8, [x9]
  405624:	tbnz	w8, #0, 40562c <ferror@plt+0x3c6c>
  405628:	b	405680 <ferror@plt+0x3cc0>
  40562c:	str	xzr, [sp, #8]
  405630:	ldr	x8, [sp, #8]
  405634:	cmp	x8, #0x8
  405638:	b.cs	405674 <ferror@plt+0x3cb4>  // b.hs, b.nlast
  40563c:	ldr	x8, [sp, #48]
  405640:	ldr	x9, [sp, #8]
  405644:	mov	x10, #0x7                   	// #7
  405648:	subs	x9, x10, x9
  40564c:	add	x8, x8, x9
  405650:	ldrb	w11, [x8]
  405654:	ldr	x8, [sp, #8]
  405658:	mov	x9, sp
  40565c:	add	x8, x9, x8
  405660:	strb	w11, [x8]
  405664:	ldr	x8, [sp, #8]
  405668:	add	x8, x8, #0x1
  40566c:	str	x8, [sp, #8]
  405670:	b	405630 <ferror@plt+0x3c70>
  405674:	ldr	x8, [sp]
  405678:	str	x8, [sp, #16]
  40567c:	b	40568c <ferror@plt+0x3ccc>
  405680:	ldr	x8, [sp, #48]
  405684:	ldr	x8, [x8]
  405688:	str	x8, [sp, #16]
  40568c:	ldr	x8, [sp, #48]
  405690:	add	x8, x8, #0x8
  405694:	str	x8, [sp, #48]
  405698:	ldur	x0, [x29, #-32]
  40569c:	ldr	w1, [sp, #28]
  4056a0:	ldr	x2, [sp, #16]
  4056a4:	bl	40a3d8 <ferror@plt+0x8a18>
  4056a8:	ldr	w9, [sp, #32]
  4056ac:	str	w9, [sp, #36]
  4056b0:	ldr	x8, [sp, #40]
  4056b4:	subs	x8, x8, #0x1
  4056b8:	str	x8, [sp, #40]
  4056bc:	b	4055d4 <ferror@plt+0x3c14>
  4056c0:	ldp	x29, x30, [sp, #96]
  4056c4:	add	sp, sp, #0x70
  4056c8:	ret
  4056cc:	sub	sp, sp, #0x70
  4056d0:	stp	x29, x30, [sp, #96]
  4056d4:	add	x29, sp, #0x60
  4056d8:	stur	x0, [x29, #-8]
  4056dc:	stur	x1, [x29, #-16]
  4056e0:	stur	x2, [x29, #-24]
  4056e4:	stur	x3, [x29, #-32]
  4056e8:	stur	w4, [x29, #-36]
  4056ec:	stur	w5, [x29, #-40]
  4056f0:	ldur	x8, [x29, #-24]
  4056f4:	str	x8, [sp, #48]
  4056f8:	ldur	w9, [x29, #-40]
  4056fc:	str	w9, [sp, #36]
  405700:	ldur	x8, [x29, #-8]
  405704:	str	x8, [sp, #40]
  405708:	ldur	x8, [x29, #-16]
  40570c:	ldr	x9, [sp, #40]
  405710:	cmp	x8, x9
  405714:	b.cs	4057f4 <ferror@plt+0x3e34>  // b.hs, b.nlast
  405718:	ldursw	x8, [x29, #-40]
  40571c:	ldr	x9, [sp, #40]
  405720:	subs	x9, x9, #0x1
  405724:	mul	x8, x8, x9
  405728:	ldur	x9, [x29, #-8]
  40572c:	udiv	x8, x8, x9
  405730:	str	w8, [sp, #32]
  405734:	ldr	w8, [sp, #36]
  405738:	ldr	w10, [sp, #32]
  40573c:	subs	w8, w8, w10
  405740:	ldur	w10, [x29, #-36]
  405744:	add	w8, w8, w10
  405748:	str	w8, [sp, #28]
  40574c:	adrp	x9, 420000 <ferror@plt+0x1e640>
  405750:	add	x9, x9, #0x371
  405754:	ldrb	w8, [x9]
  405758:	tbnz	w8, #0, 405760 <ferror@plt+0x3da0>
  40575c:	b	4057b4 <ferror@plt+0x3df4>
  405760:	str	xzr, [sp, #8]
  405764:	ldr	x8, [sp, #8]
  405768:	cmp	x8, #0x8
  40576c:	b.cs	4057a8 <ferror@plt+0x3de8>  // b.hs, b.nlast
  405770:	ldr	x8, [sp, #48]
  405774:	ldr	x9, [sp, #8]
  405778:	mov	x10, #0x7                   	// #7
  40577c:	subs	x9, x10, x9
  405780:	add	x8, x8, x9
  405784:	ldrb	w11, [x8]
  405788:	ldr	x8, [sp, #8]
  40578c:	mov	x9, sp
  405790:	add	x8, x9, x8
  405794:	strb	w11, [x8]
  405798:	ldr	x8, [sp, #8]
  40579c:	add	x8, x8, #0x1
  4057a0:	str	x8, [sp, #8]
  4057a4:	b	405764 <ferror@plt+0x3da4>
  4057a8:	ldr	x8, [sp]
  4057ac:	str	x8, [sp, #16]
  4057b0:	b	4057c0 <ferror@plt+0x3e00>
  4057b4:	ldr	x8, [sp, #48]
  4057b8:	ldr	x8, [x8]
  4057bc:	str	x8, [sp, #16]
  4057c0:	ldr	x8, [sp, #48]
  4057c4:	add	x8, x8, #0x8
  4057c8:	str	x8, [sp, #48]
  4057cc:	ldur	x0, [x29, #-32]
  4057d0:	ldr	w1, [sp, #28]
  4057d4:	ldr	x2, [sp, #16]
  4057d8:	bl	40a3d8 <ferror@plt+0x8a18>
  4057dc:	ldr	w9, [sp, #32]
  4057e0:	str	w9, [sp, #36]
  4057e4:	ldr	x8, [sp, #40]
  4057e8:	subs	x8, x8, #0x1
  4057ec:	str	x8, [sp, #40]
  4057f0:	b	405708 <ferror@plt+0x3d48>
  4057f4:	ldp	x29, x30, [sp, #96]
  4057f8:	add	sp, sp, #0x70
  4057fc:	ret
  405800:	sub	sp, sp, #0x90
  405804:	stp	x29, x30, [sp, #128]
  405808:	add	x29, sp, #0x80
  40580c:	stur	x0, [x29, #-8]
  405810:	stur	x1, [x29, #-16]
  405814:	stur	x2, [x29, #-24]
  405818:	stur	x3, [x29, #-32]
  40581c:	stur	w4, [x29, #-36]
  405820:	stur	w5, [x29, #-40]
  405824:	ldur	x8, [x29, #-24]
  405828:	stur	x8, [x29, #-48]
  40582c:	ldur	w9, [x29, #-40]
  405830:	stur	w9, [x29, #-60]
  405834:	ldur	x8, [x29, #-8]
  405838:	stur	x8, [x29, #-56]
  40583c:	ldur	x8, [x29, #-16]
  405840:	ldur	x9, [x29, #-56]
  405844:	cmp	x8, x9
  405848:	b.cs	405954 <ferror@plt+0x3f94>  // b.hs, b.nlast
  40584c:	ldursw	x8, [x29, #-40]
  405850:	ldur	x9, [x29, #-56]
  405854:	subs	x9, x9, #0x1
  405858:	mul	x8, x8, x9
  40585c:	ldur	x9, [x29, #-8]
  405860:	udiv	x8, x8, x9
  405864:	str	w8, [sp, #64]
  405868:	ldur	w8, [x29, #-60]
  40586c:	ldr	w10, [sp, #64]
  405870:	subs	w8, w8, w10
  405874:	ldur	w10, [x29, #-36]
  405878:	add	w8, w8, w10
  40587c:	str	w8, [sp, #60]
  405880:	adrp	x9, 420000 <ferror@plt+0x1e640>
  405884:	add	x9, x9, #0x371
  405888:	ldrb	w8, [x9]
  40588c:	tbnz	w8, #0, 405894 <ferror@plt+0x3ed4>
  405890:	b	4058e8 <ferror@plt+0x3f28>
  405894:	str	xzr, [sp, #48]
  405898:	ldr	x8, [sp, #48]
  40589c:	cmp	x8, #0x4
  4058a0:	b.cs	4058dc <ferror@plt+0x3f1c>  // b.hs, b.nlast
  4058a4:	ldur	x8, [x29, #-48]
  4058a8:	ldr	x9, [sp, #48]
  4058ac:	mov	x10, #0x3                   	// #3
  4058b0:	subs	x9, x10, x9
  4058b4:	add	x8, x8, x9
  4058b8:	ldrb	w11, [x8]
  4058bc:	ldr	x8, [sp, #48]
  4058c0:	add	x9, sp, #0x2c
  4058c4:	add	x8, x9, x8
  4058c8:	strb	w11, [x8]
  4058cc:	ldr	x8, [sp, #48]
  4058d0:	add	x8, x8, #0x1
  4058d4:	str	x8, [sp, #48]
  4058d8:	b	405898 <ferror@plt+0x3ed8>
  4058dc:	ldr	w8, [sp, #44]
  4058e0:	str	w8, [sp, #56]
  4058e4:	b	4058f4 <ferror@plt+0x3f34>
  4058e8:	ldur	x8, [x29, #-48]
  4058ec:	ldr	w9, [x8]
  4058f0:	str	w9, [sp, #56]
  4058f4:	ldur	x8, [x29, #-48]
  4058f8:	add	x8, x8, #0x4
  4058fc:	stur	x8, [x29, #-48]
  405900:	ldr	s0, [sp, #56]
  405904:	add	x8, sp, #0xd
  405908:	mov	x0, x8
  40590c:	mov	x1, #0x1f                  	// #31
  405910:	mov	w9, wzr
  405914:	mov	w2, w9
  405918:	mov	w3, w9
  40591c:	str	x8, [sp]
  405920:	bl	407038 <ferror@plt+0x5678>
  405924:	ldr	w1, [sp, #60]
  405928:	adrp	x8, 40e000 <ferror@plt+0xc640>
  40592c:	add	x8, x8, #0x382
  405930:	mov	x0, x8
  405934:	ldr	x2, [sp]
  405938:	bl	40a3d8 <ferror@plt+0x8a18>
  40593c:	ldr	w9, [sp, #64]
  405940:	stur	w9, [x29, #-60]
  405944:	ldur	x8, [x29, #-56]
  405948:	subs	x8, x8, #0x1
  40594c:	stur	x8, [x29, #-56]
  405950:	b	40583c <ferror@plt+0x3e7c>
  405954:	ldp	x29, x30, [sp, #128]
  405958:	add	sp, sp, #0x90
  40595c:	ret
  405960:	sub	sp, sp, #0xa0
  405964:	stp	x29, x30, [sp, #144]
  405968:	add	x29, sp, #0x90
  40596c:	stur	x0, [x29, #-8]
  405970:	stur	x1, [x29, #-16]
  405974:	stur	x2, [x29, #-24]
  405978:	stur	x3, [x29, #-32]
  40597c:	stur	w4, [x29, #-36]
  405980:	stur	w5, [x29, #-40]
  405984:	ldur	x8, [x29, #-24]
  405988:	stur	x8, [x29, #-48]
  40598c:	ldur	w9, [x29, #-40]
  405990:	stur	w9, [x29, #-60]
  405994:	ldur	x8, [x29, #-8]
  405998:	stur	x8, [x29, #-56]
  40599c:	ldur	x8, [x29, #-16]
  4059a0:	ldur	x9, [x29, #-56]
  4059a4:	cmp	x8, x9
  4059a8:	b.cs	405ab4 <ferror@plt+0x40f4>  // b.hs, b.nlast
  4059ac:	ldursw	x8, [x29, #-40]
  4059b0:	ldur	x9, [x29, #-56]
  4059b4:	subs	x9, x9, #0x1
  4059b8:	mul	x8, x8, x9
  4059bc:	ldur	x9, [x29, #-8]
  4059c0:	udiv	x8, x8, x9
  4059c4:	stur	w8, [x29, #-64]
  4059c8:	ldur	w8, [x29, #-60]
  4059cc:	ldur	w10, [x29, #-64]
  4059d0:	subs	w8, w8, w10
  4059d4:	ldur	w10, [x29, #-36]
  4059d8:	add	w8, w8, w10
  4059dc:	stur	w8, [x29, #-68]
  4059e0:	adrp	x9, 420000 <ferror@plt+0x1e640>
  4059e4:	add	x9, x9, #0x371
  4059e8:	ldrb	w8, [x9]
  4059ec:	tbnz	w8, #0, 4059f4 <ferror@plt+0x4034>
  4059f0:	b	405a48 <ferror@plt+0x4088>
  4059f4:	str	xzr, [sp, #56]
  4059f8:	ldr	x8, [sp, #56]
  4059fc:	cmp	x8, #0x8
  405a00:	b.cs	405a3c <ferror@plt+0x407c>  // b.hs, b.nlast
  405a04:	ldur	x8, [x29, #-48]
  405a08:	ldr	x9, [sp, #56]
  405a0c:	mov	x10, #0x7                   	// #7
  405a10:	subs	x9, x10, x9
  405a14:	add	x8, x8, x9
  405a18:	ldrb	w11, [x8]
  405a1c:	ldr	x8, [sp, #56]
  405a20:	add	x9, sp, #0x30
  405a24:	add	x8, x9, x8
  405a28:	strb	w11, [x8]
  405a2c:	ldr	x8, [sp, #56]
  405a30:	add	x8, x8, #0x1
  405a34:	str	x8, [sp, #56]
  405a38:	b	4059f8 <ferror@plt+0x4038>
  405a3c:	ldr	x8, [sp, #48]
  405a40:	str	x8, [sp, #64]
  405a44:	b	405a54 <ferror@plt+0x4094>
  405a48:	ldur	x8, [x29, #-48]
  405a4c:	ldr	x8, [x8]
  405a50:	str	x8, [sp, #64]
  405a54:	ldur	x8, [x29, #-48]
  405a58:	add	x8, x8, #0x8
  405a5c:	stur	x8, [x29, #-48]
  405a60:	ldr	d0, [sp, #64]
  405a64:	add	x8, sp, #0x8
  405a68:	mov	x0, x8
  405a6c:	mov	x1, #0x28                  	// #40
  405a70:	mov	w9, wzr
  405a74:	mov	w2, w9
  405a78:	mov	w3, w9
  405a7c:	str	x8, [sp]
  405a80:	bl	406dcc <ferror@plt+0x540c>
  405a84:	ldur	w1, [x29, #-68]
  405a88:	adrp	x8, 40e000 <ferror@plt+0xc640>
  405a8c:	add	x8, x8, #0x382
  405a90:	mov	x0, x8
  405a94:	ldr	x2, [sp]
  405a98:	bl	40a3d8 <ferror@plt+0x8a18>
  405a9c:	ldur	w9, [x29, #-64]
  405aa0:	stur	w9, [x29, #-60]
  405aa4:	ldur	x8, [x29, #-56]
  405aa8:	subs	x8, x8, #0x1
  405aac:	stur	x8, [x29, #-56]
  405ab0:	b	40599c <ferror@plt+0x3fdc>
  405ab4:	ldp	x29, x30, [sp, #144]
  405ab8:	add	sp, sp, #0xa0
  405abc:	ret
  405ac0:	sub	sp, sp, #0xe0
  405ac4:	stp	x29, x30, [sp, #208]
  405ac8:	add	x29, sp, #0xd0
  405acc:	sub	x8, x29, #0x38
  405ad0:	str	x0, [x8, #48]
  405ad4:	str	x1, [x8, #40]
  405ad8:	str	x2, [x8, #32]
  405adc:	str	x3, [x8, #24]
  405ae0:	stur	w4, [x29, #-36]
  405ae4:	stur	w5, [x29, #-40]
  405ae8:	ldr	x9, [x8, #32]
  405aec:	str	x9, [x8, #8]
  405af0:	ldur	w10, [x29, #-40]
  405af4:	stur	w10, [x29, #-60]
  405af8:	ldr	x9, [x8, #48]
  405afc:	str	x9, [x8]
  405b00:	str	x8, [sp, #8]
  405b04:	ldr	x8, [sp, #8]
  405b08:	ldr	x9, [x8, #40]
  405b0c:	ldr	x10, [x8]
  405b10:	cmp	x9, x10
  405b14:	b.cs	405c34 <ferror@plt+0x4274>  // b.hs, b.nlast
  405b18:	ldursw	x8, [x29, #-40]
  405b1c:	ldr	x9, [sp, #8]
  405b20:	ldr	x10, [x9]
  405b24:	subs	x10, x10, #0x1
  405b28:	mul	x8, x8, x10
  405b2c:	ldr	x10, [x9, #48]
  405b30:	udiv	x8, x8, x10
  405b34:	stur	w8, [x29, #-64]
  405b38:	ldur	w8, [x29, #-60]
  405b3c:	ldur	w11, [x29, #-64]
  405b40:	subs	w8, w8, w11
  405b44:	ldur	w11, [x29, #-36]
  405b48:	add	w8, w8, w11
  405b4c:	stur	w8, [x29, #-68]
  405b50:	adrp	x10, 420000 <ferror@plt+0x1e640>
  405b54:	add	x10, x10, #0x371
  405b58:	ldrb	w8, [x10]
  405b5c:	tbnz	w8, #0, 405b64 <ferror@plt+0x41a4>
  405b60:	b	405bbc <ferror@plt+0x41fc>
  405b64:	str	xzr, [sp, #104]
  405b68:	ldr	x8, [sp, #104]
  405b6c:	cmp	x8, #0x10
  405b70:	b.cs	405bb0 <ferror@plt+0x41f0>  // b.hs, b.nlast
  405b74:	ldr	x8, [sp, #8]
  405b78:	ldr	x9, [x8, #8]
  405b7c:	ldr	x10, [sp, #104]
  405b80:	mov	x11, #0xf                   	// #15
  405b84:	subs	x10, x11, x10
  405b88:	add	x9, x9, x10
  405b8c:	ldrb	w12, [x9]
  405b90:	ldr	x9, [sp, #104]
  405b94:	add	x10, sp, #0x50
  405b98:	add	x9, x10, x9
  405b9c:	strb	w12, [x9]
  405ba0:	ldr	x8, [sp, #104]
  405ba4:	add	x8, x8, #0x1
  405ba8:	str	x8, [sp, #104]
  405bac:	b	405b68 <ferror@plt+0x41a8>
  405bb0:	ldr	q0, [sp, #80]
  405bb4:	stur	q0, [x29, #-96]
  405bb8:	b	405bcc <ferror@plt+0x420c>
  405bbc:	ldr	x8, [sp, #8]
  405bc0:	ldr	x9, [x8, #8]
  405bc4:	ldr	q0, [x9]
  405bc8:	stur	q0, [x29, #-96]
  405bcc:	ldr	x8, [sp, #8]
  405bd0:	ldr	x9, [x8, #8]
  405bd4:	add	x9, x9, #0x10
  405bd8:	str	x9, [x8, #8]
  405bdc:	ldur	q0, [x29, #-96]
  405be0:	add	x9, sp, #0x14
  405be4:	mov	x0, x9
  405be8:	mov	x1, #0x3c                  	// #60
  405bec:	mov	w10, wzr
  405bf0:	mov	w2, w10
  405bf4:	mov	w3, w10
  405bf8:	str	x9, [sp]
  405bfc:	bl	4072a8 <ferror@plt+0x58e8>
  405c00:	ldur	w1, [x29, #-68]
  405c04:	adrp	x8, 40e000 <ferror@plt+0xc640>
  405c08:	add	x8, x8, #0x382
  405c0c:	mov	x0, x8
  405c10:	ldr	x2, [sp]
  405c14:	bl	40a3d8 <ferror@plt+0x8a18>
  405c18:	ldur	w10, [x29, #-64]
  405c1c:	stur	w10, [x29, #-60]
  405c20:	ldr	x8, [sp, #8]
  405c24:	ldr	x9, [x8]
  405c28:	subs	x9, x9, #0x1
  405c2c:	str	x9, [x8]
  405c30:	b	405b04 <ferror@plt+0x4144>
  405c34:	ldp	x29, x30, [sp, #208]
  405c38:	add	sp, sp, #0xe0
  405c3c:	ret
  405c40:	sub	sp, sp, #0x70
  405c44:	stp	x29, x30, [sp, #96]
  405c48:	add	x29, sp, #0x60
  405c4c:	stur	x0, [x29, #-8]
  405c50:	stur	x1, [x29, #-16]
  405c54:	stur	x2, [x29, #-24]
  405c58:	stur	x3, [x29, #-32]
  405c5c:	stur	w4, [x29, #-36]
  405c60:	stur	w5, [x29, #-40]
  405c64:	ldur	x8, [x29, #-24]
  405c68:	str	x8, [sp, #48]
  405c6c:	ldur	w9, [x29, #-40]
  405c70:	str	w9, [sp, #36]
  405c74:	ldur	x8, [x29, #-8]
  405c78:	str	x8, [sp, #40]
  405c7c:	ldur	x8, [x29, #-16]
  405c80:	ldr	x9, [sp, #40]
  405c84:	cmp	x8, x9
  405c88:	b.cs	405d5c <ferror@plt+0x439c>  // b.hs, b.nlast
  405c8c:	ldursw	x8, [x29, #-40]
  405c90:	ldr	x9, [sp, #40]
  405c94:	subs	x9, x9, #0x1
  405c98:	mul	x8, x8, x9
  405c9c:	ldur	x9, [x29, #-8]
  405ca0:	udiv	x8, x8, x9
  405ca4:	str	w8, [sp, #32]
  405ca8:	ldr	x9, [sp, #48]
  405cac:	add	x10, x9, #0x1
  405cb0:	str	x10, [sp, #48]
  405cb4:	ldrb	w8, [x9]
  405cb8:	and	w8, w8, #0x7f
  405cbc:	str	w8, [sp, #28]
  405cc0:	ldr	w8, [sp, #28]
  405cc4:	cmp	w8, #0x7f
  405cc8:	b.ne	405cdc <ferror@plt+0x431c>  // b.any
  405ccc:	adrp	x8, 40e000 <ferror@plt+0xc640>
  405cd0:	add	x8, x8, #0x386
  405cd4:	str	x8, [sp, #16]
  405cd8:	b	405d20 <ferror@plt+0x4360>
  405cdc:	ldr	w8, [sp, #28]
  405ce0:	cmp	w8, #0x20
  405ce4:	b.gt	405d08 <ferror@plt+0x4348>
  405ce8:	ldrsw	x8, [sp, #28]
  405cec:	mov	x9, #0x4                   	// #4
  405cf0:	mul	x8, x9, x8
  405cf4:	adrp	x9, 40d000 <ferror@plt+0xb640>
  405cf8:	add	x9, x9, #0xa8
  405cfc:	add	x8, x9, x8
  405d00:	str	x8, [sp, #16]
  405d04:	b	405d20 <ferror@plt+0x4360>
  405d08:	ldr	w8, [sp, #28]
  405d0c:	add	x9, sp, #0xe
  405d10:	strb	w8, [sp, #14]
  405d14:	mov	w8, #0x0                   	// #0
  405d18:	strb	w8, [x9, #1]
  405d1c:	str	x9, [sp, #16]
  405d20:	ldr	w8, [sp, #36]
  405d24:	ldr	w9, [sp, #32]
  405d28:	subs	w8, w8, w9
  405d2c:	ldur	w9, [x29, #-36]
  405d30:	add	w1, w8, w9
  405d34:	ldr	x2, [sp, #16]
  405d38:	adrp	x0, 40e000 <ferror@plt+0xc640>
  405d3c:	add	x0, x0, #0x382
  405d40:	bl	40a3d8 <ferror@plt+0x8a18>
  405d44:	ldr	w8, [sp, #32]
  405d48:	str	w8, [sp, #36]
  405d4c:	ldr	x8, [sp, #40]
  405d50:	subs	x8, x8, #0x1
  405d54:	str	x8, [sp, #40]
  405d58:	b	405c7c <ferror@plt+0x42bc>
  405d5c:	ldp	x29, x30, [sp, #96]
  405d60:	add	sp, sp, #0x70
  405d64:	ret
  405d68:	sub	sp, sp, #0x80
  405d6c:	stp	x29, x30, [sp, #112]
  405d70:	add	x29, sp, #0x70
  405d74:	stur	x0, [x29, #-8]
  405d78:	stur	x1, [x29, #-16]
  405d7c:	stur	x2, [x29, #-24]
  405d80:	stur	x3, [x29, #-32]
  405d84:	stur	w4, [x29, #-36]
  405d88:	stur	w5, [x29, #-40]
  405d8c:	ldur	x8, [x29, #-24]
  405d90:	stur	x8, [x29, #-48]
  405d94:	ldur	w9, [x29, #-40]
  405d98:	str	w9, [sp, #52]
  405d9c:	ldur	x8, [x29, #-8]
  405da0:	str	x8, [sp, #56]
  405da4:	ldur	x8, [x29, #-16]
  405da8:	ldr	x9, [sp, #56]
  405dac:	cmp	x8, x9
  405db0:	b.cs	405f18 <ferror@plt+0x4558>  // b.hs, b.nlast
  405db4:	ldursw	x8, [x29, #-40]
  405db8:	ldr	x9, [sp, #56]
  405dbc:	subs	x9, x9, #0x1
  405dc0:	mul	x8, x8, x9
  405dc4:	ldur	x9, [x29, #-8]
  405dc8:	udiv	x8, x8, x9
  405dcc:	str	w8, [sp, #48]
  405dd0:	ldur	x9, [x29, #-48]
  405dd4:	add	x10, x9, #0x1
  405dd8:	stur	x10, [x29, #-48]
  405ddc:	ldrb	w8, [x9]
  405de0:	strb	w8, [sp, #47]
  405de4:	ldrb	w8, [sp, #47]
  405de8:	subs	w8, w8, #0x0
  405dec:	mov	w9, w8
  405df0:	ubfx	x9, x9, #0, #32
  405df4:	cmp	x9, #0xd
  405df8:	str	x9, [sp, #16]
  405dfc:	b.hi	405e98 <ferror@plt+0x44d8>  // b.pmore
  405e00:	adrp	x8, 40c000 <ferror@plt+0xa640>
  405e04:	add	x8, x8, #0xce8
  405e08:	ldr	x11, [sp, #16]
  405e0c:	ldrsw	x10, [x8, x11, lsl #2]
  405e10:	add	x9, x8, x10
  405e14:	br	x9
  405e18:	adrp	x8, 40e000 <ferror@plt+0xc640>
  405e1c:	add	x8, x8, #0x38a
  405e20:	str	x8, [sp, #32]
  405e24:	b	405edc <ferror@plt+0x451c>
  405e28:	adrp	x8, 40e000 <ferror@plt+0xc640>
  405e2c:	add	x8, x8, #0x38d
  405e30:	str	x8, [sp, #32]
  405e34:	b	405edc <ferror@plt+0x451c>
  405e38:	adrp	x8, 40e000 <ferror@plt+0xc640>
  405e3c:	add	x8, x8, #0x390
  405e40:	str	x8, [sp, #32]
  405e44:	b	405edc <ferror@plt+0x451c>
  405e48:	adrp	x8, 40e000 <ferror@plt+0xc640>
  405e4c:	add	x8, x8, #0x393
  405e50:	str	x8, [sp, #32]
  405e54:	b	405edc <ferror@plt+0x451c>
  405e58:	adrp	x8, 40e000 <ferror@plt+0xc640>
  405e5c:	add	x8, x8, #0x396
  405e60:	str	x8, [sp, #32]
  405e64:	b	405edc <ferror@plt+0x451c>
  405e68:	adrp	x8, 40e000 <ferror@plt+0xc640>
  405e6c:	add	x8, x8, #0x399
  405e70:	str	x8, [sp, #32]
  405e74:	b	405edc <ferror@plt+0x451c>
  405e78:	adrp	x8, 40e000 <ferror@plt+0xc640>
  405e7c:	add	x8, x8, #0x39c
  405e80:	str	x8, [sp, #32]
  405e84:	b	405edc <ferror@plt+0x451c>
  405e88:	adrp	x8, 40e000 <ferror@plt+0xc640>
  405e8c:	add	x8, x8, #0x39f
  405e90:	str	x8, [sp, #32]
  405e94:	b	405edc <ferror@plt+0x451c>
  405e98:	bl	401870 <__ctype_b_loc@plt>
  405e9c:	ldr	x8, [x0]
  405ea0:	ldrb	w9, [sp, #47]
  405ea4:	ldrh	w9, [x8, w9, sxtw #1]
  405ea8:	adrp	x8, 40e000 <ferror@plt+0xc640>
  405eac:	add	x8, x8, #0x3a5
  405eb0:	adrp	x10, 40e000 <ferror@plt+0xc640>
  405eb4:	add	x10, x10, #0x3a2
  405eb8:	tst	w9, #0x4000
  405ebc:	csel	x1, x10, x8, ne  // ne = any
  405ec0:	ldrb	w2, [sp, #47]
  405ec4:	add	x8, sp, #0x1c
  405ec8:	mov	x0, x8
  405ecc:	str	x8, [sp, #8]
  405ed0:	bl	401680 <sprintf@plt>
  405ed4:	ldr	x8, [sp, #8]
  405ed8:	str	x8, [sp, #32]
  405edc:	ldr	w8, [sp, #52]
  405ee0:	ldr	w9, [sp, #48]
  405ee4:	subs	w8, w8, w9
  405ee8:	ldur	w9, [x29, #-36]
  405eec:	add	w1, w8, w9
  405ef0:	ldr	x2, [sp, #32]
  405ef4:	adrp	x0, 40e000 <ferror@plt+0xc640>
  405ef8:	add	x0, x0, #0x382
  405efc:	bl	40a3d8 <ferror@plt+0x8a18>
  405f00:	ldr	w8, [sp, #48]
  405f04:	str	w8, [sp, #52]
  405f08:	ldr	x8, [sp, #56]
  405f0c:	subs	x8, x8, #0x1
  405f10:	str	x8, [sp, #56]
  405f14:	b	405da4 <ferror@plt+0x43e4>
  405f18:	ldp	x29, x30, [sp, #112]
  405f1c:	add	sp, sp, #0x80
  405f20:	ret
  405f24:	sub	sp, sp, #0x10
  405f28:	str	x0, [sp, #8]
  405f2c:	ldr	x8, [sp, #8]
  405f30:	ldr	w9, [x8, #16]
  405f34:	and	w9, w9, #0xf000
  405f38:	mov	w10, #0x1                   	// #1
  405f3c:	cmp	w9, #0x8, lsl #12
  405f40:	str	w10, [sp, #4]
  405f44:	b.eq	405f8c <ferror@plt+0x45cc>  // b.none
  405f48:	ldr	x8, [sp, #8]
  405f4c:	ldr	w9, [x8, #16]
  405f50:	and	w9, w9, #0xf000
  405f54:	mov	w10, #0x1                   	// #1
  405f58:	cmp	w9, #0xa, lsl #12
  405f5c:	str	w10, [sp, #4]
  405f60:	b.eq	405f8c <ferror@plt+0x45cc>  // b.none
  405f64:	ldr	x8, [sp, #8]
  405f68:	ldr	w9, [x8, #16]
  405f6c:	ldr	x8, [sp, #8]
  405f70:	ldr	w10, [x8, #16]
  405f74:	subs	w9, w9, w10
  405f78:	mov	w10, #0x1                   	// #1
  405f7c:	str	w10, [sp, #4]
  405f80:	cbnz	w9, 405f8c <ferror@plt+0x45cc>
  405f84:	mov	w8, #0x0                   	// #0
  405f88:	str	w8, [sp, #4]
  405f8c:	ldr	w8, [sp, #4]
  405f90:	and	w0, w8, #0x1
  405f94:	add	sp, sp, #0x10
  405f98:	ret
  405f9c:	sub	sp, sp, #0x60
  405fa0:	stp	x29, x30, [sp, #80]
  405fa4:	add	x29, sp, #0x50
  405fa8:	mov	w8, #0x1                   	// #1
  405fac:	adrp	x9, 420000 <ferror@plt+0x1e640>
  405fb0:	add	x9, x9, #0x388
  405fb4:	stur	w0, [x29, #-4]
  405fb8:	sturb	w8, [x29, #-5]
  405fbc:	ldr	x10, [x9]
  405fc0:	stur	x9, [x29, #-16]
  405fc4:	cbz	x10, 406108 <ferror@plt+0x4748>
  405fc8:	ldur	x8, [x29, #-16]
  405fcc:	ldr	x0, [x8]
  405fd0:	bl	401670 <ferror_unlocked@plt>
  405fd4:	cbz	w0, 40606c <ferror@plt+0x46ac>
  405fd8:	ldur	w1, [x29, #-4]
  405fdc:	adrp	x0, 40e000 <ferror@plt+0xc640>
  405fe0:	add	x0, x0, #0x3df
  405fe4:	stur	w1, [x29, #-20]
  405fe8:	bl	401990 <gettext@plt>
  405fec:	adrp	x8, 420000 <ferror@plt+0x1e640>
  405ff0:	add	x8, x8, #0x3a8
  405ff4:	ldr	x2, [x8]
  405ff8:	mov	w9, wzr
  405ffc:	stur	x0, [x29, #-32]
  406000:	mov	w0, w9
  406004:	mov	w1, #0x3                   	// #3
  406008:	stur	w9, [x29, #-36]
  40600c:	bl	409478 <ferror@plt+0x7ab8>
  406010:	ldur	w9, [x29, #-36]
  406014:	str	x0, [sp, #32]
  406018:	mov	w0, w9
  40601c:	ldur	w1, [x29, #-20]
  406020:	ldur	x2, [x29, #-32]
  406024:	ldr	x3, [sp, #32]
  406028:	bl	401650 <error@plt>
  40602c:	adrp	x8, 420000 <ferror@plt+0x1e640>
  406030:	add	x8, x8, #0x380
  406034:	ldr	x8, [x8]
  406038:	mov	x10, #0xfffffffffffffff8    	// #-8
  40603c:	add	x8, x8, x10
  406040:	ldr	x0, [x8]
  406044:	adrp	x1, 40e000 <ferror@plt+0xc640>
  406048:	add	x1, x1, #0xbe7
  40604c:	bl	401860 <strcmp@plt>
  406050:	cbz	w0, 406060 <ferror@plt+0x46a0>
  406054:	ldur	x8, [x29, #-16]
  406058:	ldr	x0, [x8]
  40605c:	bl	40adf8 <ferror@plt+0x9438>
  406060:	mov	w8, #0x0                   	// #0
  406064:	sturb	w8, [x29, #-5]
  406068:	b	4060fc <ferror@plt+0x473c>
  40606c:	adrp	x8, 420000 <ferror@plt+0x1e640>
  406070:	add	x8, x8, #0x380
  406074:	ldr	x8, [x8]
  406078:	mov	x9, #0xfffffffffffffff8    	// #-8
  40607c:	add	x8, x8, x9
  406080:	ldr	x0, [x8]
  406084:	adrp	x1, 40e000 <ferror@plt+0xc640>
  406088:	add	x1, x1, #0xbe7
  40608c:	bl	401860 <strcmp@plt>
  406090:	cbz	w0, 4060fc <ferror@plt+0x473c>
  406094:	ldur	x8, [x29, #-16]
  406098:	ldr	x0, [x8]
  40609c:	bl	40adf8 <ferror@plt+0x9438>
  4060a0:	cbz	w0, 4060fc <ferror@plt+0x473c>
  4060a4:	bl	401980 <__errno_location@plt>
  4060a8:	ldr	w1, [x0]
  4060ac:	adrp	x8, 420000 <ferror@plt+0x1e640>
  4060b0:	add	x8, x8, #0x3a8
  4060b4:	ldr	x2, [x8]
  4060b8:	mov	w9, wzr
  4060bc:	mov	w0, w9
  4060c0:	mov	w10, #0x3                   	// #3
  4060c4:	str	w1, [sp, #28]
  4060c8:	mov	w1, w10
  4060cc:	str	w9, [sp, #24]
  4060d0:	bl	409478 <ferror@plt+0x7ab8>
  4060d4:	ldr	w9, [sp, #24]
  4060d8:	str	x0, [sp, #16]
  4060dc:	mov	w0, w9
  4060e0:	ldr	w1, [sp, #28]
  4060e4:	adrp	x2, 40e000 <ferror@plt+0xc640>
  4060e8:	add	x2, x2, #0x4d7
  4060ec:	ldr	x3, [sp, #16]
  4060f0:	bl	401650 <error@plt>
  4060f4:	mov	w9, #0x0                   	// #0
  4060f8:	sturb	w9, [x29, #-5]
  4060fc:	mov	x8, xzr
  406100:	ldur	x9, [x29, #-16]
  406104:	str	x8, [x9]
  406108:	adrp	x8, 420000 <ferror@plt+0x1e640>
  40610c:	add	x8, x8, #0x298
  406110:	ldr	x0, [x8]
  406114:	bl	401670 <ferror_unlocked@plt>
  406118:	cbz	w0, 406148 <ferror@plt+0x4788>
  40611c:	adrp	x0, 40e000 <ferror@plt+0xc640>
  406120:	add	x0, x0, #0x3ee
  406124:	bl	401990 <gettext@plt>
  406128:	mov	w8, wzr
  40612c:	str	x0, [sp, #8]
  406130:	mov	w0, w8
  406134:	mov	w1, w8
  406138:	ldr	x2, [sp, #8]
  40613c:	bl	401650 <error@plt>
  406140:	mov	w8, #0x0                   	// #0
  406144:	sturb	w8, [x29, #-5]
  406148:	ldurb	w8, [x29, #-5]
  40614c:	and	w0, w8, #0x1
  406150:	ldp	x29, x30, [sp, #80]
  406154:	add	sp, sp, #0x60
  406158:	ret
  40615c:	sub	sp, sp, #0x30
  406160:	stp	x29, x30, [sp, #32]
  406164:	add	x29, sp, #0x20
  406168:	stur	x0, [x29, #-8]
  40616c:	str	x1, [sp, #16]
  406170:	ldur	x8, [x29, #-8]
  406174:	ldr	x9, [sp, #16]
  406178:	ldur	x0, [x29, #-8]
  40617c:	ldr	x1, [sp, #16]
  406180:	str	x8, [sp, #8]
  406184:	str	x9, [sp]
  406188:	bl	4061a8 <ferror@plt+0x47e8>
  40618c:	ldr	x8, [sp]
  406190:	udiv	x9, x8, x0
  406194:	ldr	x10, [sp, #8]
  406198:	mul	x0, x10, x9
  40619c:	ldp	x29, x30, [sp, #32]
  4061a0:	add	sp, sp, #0x30
  4061a4:	ret
  4061a8:	sub	sp, sp, #0x20
  4061ac:	str	x0, [sp, #24]
  4061b0:	str	x1, [sp, #16]
  4061b4:	ldr	x8, [sp, #24]
  4061b8:	ldr	x9, [sp, #16]
  4061bc:	udiv	x10, x8, x9
  4061c0:	mul	x9, x10, x9
  4061c4:	subs	x8, x8, x9
  4061c8:	str	x8, [sp, #8]
  4061cc:	ldr	x8, [sp, #16]
  4061d0:	str	x8, [sp, #24]
  4061d4:	ldr	x8, [sp, #8]
  4061d8:	str	x8, [sp, #16]
  4061dc:	ldr	x8, [sp, #16]
  4061e0:	cbnz	x8, 4061b4 <ferror@plt+0x47f4>
  4061e4:	ldr	x0, [sp, #24]
  4061e8:	add	sp, sp, #0x20
  4061ec:	ret
  4061f0:	sub	sp, sp, #0x20
  4061f4:	stp	x29, x30, [sp, #16]
  4061f8:	add	x29, sp, #0x10
  4061fc:	mov	w8, #0x1                   	// #1
  406200:	mov	w9, #0xffffffff            	// #-1
  406204:	str	x0, [sp, #8]
  406208:	strb	w8, [sp, #7]
  40620c:	ldr	x10, [sp, #8]
  406210:	str	w9, [x10]
  406214:	adrp	x8, 420000 <ferror@plt+0x1e640>
  406218:	add	x8, x8, #0x388
  40621c:	ldr	x8, [x8]
  406220:	cbz	x8, 4062ac <ferror@plt+0x48ec>
  406224:	adrp	x8, 420000 <ferror@plt+0x1e640>
  406228:	add	x8, x8, #0x388
  40622c:	ldr	x0, [x8]
  406230:	bl	401780 <fgetc@plt>
  406234:	ldr	x8, [sp, #8]
  406238:	str	w0, [x8]
  40623c:	ldr	x8, [sp, #8]
  406240:	ldr	w9, [x8]
  406244:	mov	w10, #0xffffffff            	// #-1
  406248:	cmp	w9, w10
  40624c:	b.eq	406254 <ferror@plt+0x4894>  // b.none
  406250:	b	4062ac <ferror@plt+0x48ec>
  406254:	bl	401980 <__errno_location@plt>
  406258:	ldr	w0, [x0]
  40625c:	bl	405f9c <ferror@plt+0x45dc>
  406260:	mov	w8, #0x1                   	// #1
  406264:	and	w9, w0, #0x1
  406268:	ldrb	w10, [sp, #7]
  40626c:	and	w10, w10, #0x1
  406270:	tst	w10, w9
  406274:	cset	w9, ne  // ne = any
  406278:	and	w9, w9, w8
  40627c:	strb	w9, [sp, #7]
  406280:	str	w8, [sp]
  406284:	bl	403738 <ferror@plt+0x1d78>
  406288:	and	w8, w0, #0x1
  40628c:	ldrb	w9, [sp, #7]
  406290:	and	w9, w9, #0x1
  406294:	tst	w9, w8
  406298:	cset	w8, ne  // ne = any
  40629c:	ldr	w9, [sp]
  4062a0:	and	w8, w8, w9
  4062a4:	strb	w8, [sp, #7]
  4062a8:	b	406214 <ferror@plt+0x4854>
  4062ac:	ldrb	w8, [sp, #7]
  4062b0:	and	w0, w8, #0x1
  4062b4:	ldp	x29, x30, [sp, #16]
  4062b8:	add	sp, sp, #0x20
  4062bc:	ret
  4062c0:	sub	sp, sp, #0x50
  4062c4:	stp	x29, x30, [sp, #64]
  4062c8:	add	x29, sp, #0x40
  4062cc:	mov	w8, #0x1                   	// #1
  4062d0:	mov	x9, xzr
  4062d4:	stur	x0, [x29, #-8]
  4062d8:	stur	x1, [x29, #-16]
  4062dc:	stur	x2, [x29, #-24]
  4062e0:	sturb	w8, [x29, #-25]
  4062e4:	ldur	x10, [x29, #-8]
  4062e8:	cmp	x9, x10
  4062ec:	cset	w8, cs  // cs = hs, nlast
  4062f0:	tbnz	w8, #0, 406310 <ferror@plt+0x4950>
  4062f4:	ldur	x8, [x29, #-8]
  4062f8:	adrp	x9, 420000 <ferror@plt+0x1e640>
  4062fc:	add	x9, x9, #0x398
  406300:	ldr	x9, [x9]
  406304:	cmp	x8, x9
  406308:	b.hi	406310 <ferror@plt+0x4950>  // b.pmore
  40630c:	b	406330 <ferror@plt+0x4970>
  406310:	adrp	x0, 40e000 <ferror@plt+0xc640>
  406314:	add	x0, x0, #0x42b
  406318:	adrp	x1, 40e000 <ferror@plt+0xc640>
  40631c:	add	x1, x1, #0x1b9
  406320:	mov	w2, #0x508                 	// #1288
  406324:	adrp	x3, 40e000 <ferror@plt+0xc640>
  406328:	add	x3, x3, #0x449
  40632c:	bl	401970 <__assert_fail@plt>
  406330:	ldur	x8, [x29, #-24]
  406334:	str	xzr, [x8]
  406338:	adrp	x8, 420000 <ferror@plt+0x1e640>
  40633c:	add	x8, x8, #0x388
  406340:	ldr	x8, [x8]
  406344:	cbz	x8, 406408 <ferror@plt+0x4a48>
  406348:	ldur	x8, [x29, #-8]
  40634c:	ldur	x9, [x29, #-24]
  406350:	ldr	x9, [x9]
  406354:	subs	x8, x8, x9
  406358:	str	x8, [sp, #24]
  40635c:	ldur	x8, [x29, #-16]
  406360:	ldur	x9, [x29, #-24]
  406364:	ldr	x9, [x9]
  406368:	add	x0, x8, x9
  40636c:	ldr	x2, [sp, #24]
  406370:	adrp	x8, 420000 <ferror@plt+0x1e640>
  406374:	add	x8, x8, #0x388
  406378:	ldr	x3, [x8]
  40637c:	mov	x1, #0x1                   	// #1
  406380:	bl	401820 <fread_unlocked@plt>
  406384:	str	x0, [sp, #16]
  406388:	ldr	x8, [sp, #16]
  40638c:	ldur	x9, [x29, #-24]
  406390:	ldr	x10, [x9]
  406394:	add	x8, x10, x8
  406398:	str	x8, [x9]
  40639c:	ldr	x8, [sp, #16]
  4063a0:	ldr	x9, [sp, #24]
  4063a4:	cmp	x8, x9
  4063a8:	b.ne	4063b0 <ferror@plt+0x49f0>  // b.any
  4063ac:	b	406408 <ferror@plt+0x4a48>
  4063b0:	bl	401980 <__errno_location@plt>
  4063b4:	ldr	w0, [x0]
  4063b8:	bl	405f9c <ferror@plt+0x45dc>
  4063bc:	mov	w8, #0x1                   	// #1
  4063c0:	and	w9, w0, #0x1
  4063c4:	ldurb	w10, [x29, #-25]
  4063c8:	and	w10, w10, #0x1
  4063cc:	tst	w10, w9
  4063d0:	cset	w9, ne  // ne = any
  4063d4:	and	w9, w9, w8
  4063d8:	sturb	w9, [x29, #-25]
  4063dc:	str	w8, [sp, #12]
  4063e0:	bl	403738 <ferror@plt+0x1d78>
  4063e4:	and	w8, w0, #0x1
  4063e8:	ldurb	w9, [x29, #-25]
  4063ec:	and	w9, w9, #0x1
  4063f0:	tst	w9, w8
  4063f4:	cset	w8, ne  // ne = any
  4063f8:	ldr	w9, [sp, #12]
  4063fc:	and	w8, w8, w9
  406400:	sturb	w8, [x29, #-25]
  406404:	b	406338 <ferror@plt+0x4978>
  406408:	ldurb	w8, [x29, #-25]
  40640c:	and	w0, w8, #0x1
  406410:	ldp	x29, x30, [sp, #64]
  406414:	add	sp, sp, #0x50
  406418:	ret
  40641c:	sub	sp, sp, #0x70
  406420:	stp	x29, x30, [sp, #96]
  406424:	add	x29, sp, #0x60
  406428:	adrp	x8, 420000 <ferror@plt+0x1e640>
  40642c:	add	x8, x8, #0x200
  406430:	adrp	x9, 420000 <ferror@plt+0x1e640>
  406434:	add	x9, x9, #0x398
  406438:	adrp	x10, 420000 <ferror@plt+0x1e640>
  40643c:	add	x10, x10, #0x3b0
  406440:	adrp	x11, 420000 <ferror@plt+0x1e640>
  406444:	add	x11, x11, #0x330
  406448:	stur	x0, [x29, #-8]
  40644c:	stur	x1, [x29, #-16]
  406450:	stur	x2, [x29, #-24]
  406454:	stur	x3, [x29, #-32]
  406458:	ldrb	w12, [x8]
  40645c:	str	x9, [sp, #24]
  406460:	str	x10, [sp, #16]
  406464:	str	x11, [sp, #8]
  406468:	tbnz	w12, #0, 406470 <ferror@plt+0x4ab0>
  40646c:	b	4064dc <ferror@plt+0x4b1c>
  406470:	adrp	x8, 420000 <ferror@plt+0x1e640>
  406474:	add	x8, x8, #0x201
  406478:	ldrb	w9, [x8]
  40647c:	tbnz	w9, #0, 4064dc <ferror@plt+0x4b1c>
  406480:	ldur	x8, [x29, #-16]
  406484:	ldr	x9, [sp, #24]
  406488:	ldr	x10, [x9]
  40648c:	cmp	x8, x10
  406490:	b.ne	4064dc <ferror@plt+0x4b1c>  // b.any
  406494:	ldur	x0, [x29, #-24]
  406498:	ldur	x1, [x29, #-32]
  40649c:	ldr	x8, [sp, #24]
  4064a0:	ldr	x2, [x8]
  4064a4:	bl	401830 <memcmp@plt>
  4064a8:	cbnz	w0, 4064dc <ferror@plt+0x4b1c>
  4064ac:	ldr	x8, [sp, #16]
  4064b0:	ldrb	w9, [x8]
  4064b4:	tbnz	w9, #0, 4064bc <ferror@plt+0x4afc>
  4064b8:	b	4064c0 <ferror@plt+0x4b00>
  4064bc:	b	4064d8 <ferror@plt+0x4b18>
  4064c0:	adrp	x0, 40e000 <ferror@plt+0xc640>
  4064c4:	add	x0, x0, #0x474
  4064c8:	bl	401960 <printf@plt>
  4064cc:	mov	w8, #0x1                   	// #1
  4064d0:	ldr	x9, [sp, #16]
  4064d4:	strb	w8, [x9]
  4064d8:	b	4066d0 <ferror@plt+0x4d10>
  4064dc:	mov	w8, #0x0                   	// #0
  4064e0:	ldr	x9, [sp, #16]
  4064e4:	strb	w8, [x9]
  4064e8:	stur	xzr, [x29, #-40]
  4064ec:	ldur	x8, [x29, #-40]
  4064f0:	adrp	x9, 420000 <ferror@plt+0x1e640>
  4064f4:	add	x9, x9, #0x320
  4064f8:	ldr	x9, [x9]
  4064fc:	cmp	x8, x9
  406500:	b.cs	4066d0 <ferror@plt+0x4d10>  // b.hs, b.nlast
  406504:	ldr	x8, [sp, #8]
  406508:	ldr	x9, [x8]
  40650c:	ldur	x10, [x29, #-40]
  406510:	mov	x11, #0x28                  	// #40
  406514:	mul	x10, x11, x10
  406518:	add	x9, x9, x10
  40651c:	ldr	w12, [x9, #4]
  406520:	mov	w9, w12
  406524:	adrp	x10, 40c000 <ferror@plt+0xa640>
  406528:	add	x10, x10, #0xf00
  40652c:	ldr	w12, [x10, x9, lsl #2]
  406530:	stur	w12, [x29, #-44]
  406534:	ldr	x9, [sp, #24]
  406538:	ldr	x10, [x9]
  40653c:	ldursw	x11, [x29, #-44]
  406540:	udiv	x10, x10, x11
  406544:	str	w10, [sp, #48]
  406548:	ldr	x11, [x9]
  40654c:	ldur	x13, [x29, #-16]
  406550:	subs	x11, x11, x13
  406554:	ldursw	x13, [x29, #-44]
  406558:	udiv	x11, x11, x13
  40655c:	str	w11, [sp, #44]
  406560:	ldur	x13, [x29, #-40]
  406564:	cbnz	x13, 406588 <ferror@plt+0x4bc8>
  406568:	adrp	x8, 420000 <ferror@plt+0x1e640>
  40656c:	add	x8, x8, #0x338
  406570:	ldr	x8, [x8]
  406574:	ldur	x0, [x29, #-8]
  406578:	mov	w9, wzr
  40657c:	mov	w1, w9
  406580:	blr	x8
  406584:	b	4065a8 <ferror@plt+0x4be8>
  406588:	adrp	x8, 420000 <ferror@plt+0x1e640>
  40658c:	add	x8, x8, #0x344
  406590:	ldr	w1, [x8]
  406594:	adrp	x0, 40e000 <ferror@plt+0xc640>
  406598:	add	x0, x0, #0x382
  40659c:	adrp	x2, 40e000 <ferror@plt+0xc640>
  4065a0:	add	x2, x2, #0x98a
  4065a4:	bl	401960 <printf@plt>
  4065a8:	ldr	x8, [sp, #8]
  4065ac:	ldr	x9, [x8]
  4065b0:	ldur	x10, [x29, #-40]
  4065b4:	mov	x11, #0x28                  	// #40
  4065b8:	mul	x10, x11, x10
  4065bc:	add	x9, x9, x10
  4065c0:	ldr	x9, [x9, #8]
  4065c4:	ldrsw	x0, [sp, #48]
  4065c8:	ldrsw	x1, [sp, #44]
  4065cc:	ldur	x2, [x29, #-32]
  4065d0:	ldr	x10, [x8]
  4065d4:	ldur	x12, [x29, #-40]
  4065d8:	mul	x12, x11, x12
  4065dc:	add	x10, x10, x12
  4065e0:	add	x3, x10, #0x10
  4065e4:	ldr	x10, [x8]
  4065e8:	ldur	x12, [x29, #-40]
  4065ec:	mul	x12, x11, x12
  4065f0:	add	x10, x10, x12
  4065f4:	ldr	w4, [x10, #28]
  4065f8:	ldr	x10, [x8]
  4065fc:	ldur	x12, [x29, #-40]
  406600:	mul	x12, x11, x12
  406604:	add	x10, x10, x12
  406608:	ldr	w5, [x10, #32]
  40660c:	str	x11, [sp]
  406610:	blr	x9
  406614:	ldr	x8, [sp, #8]
  406618:	ldr	x9, [x8]
  40661c:	ldur	x10, [x29, #-40]
  406620:	ldr	x11, [sp]
  406624:	mul	x10, x11, x10
  406628:	add	x9, x9, x10
  40662c:	ldrb	w13, [x9, #24]
  406630:	tbnz	w13, #0, 406638 <ferror@plt+0x4c78>
  406634:	b	4066b8 <ferror@plt+0x4cf8>
  406638:	ldr	x8, [sp, #8]
  40663c:	ldr	x9, [x8]
  406640:	ldur	x10, [x29, #-40]
  406644:	mov	x11, #0x28                  	// #40
  406648:	mul	x10, x11, x10
  40664c:	add	x9, x9, x10
  406650:	ldr	w12, [x9, #28]
  406654:	str	w12, [sp, #40]
  406658:	ldr	x9, [x8]
  40665c:	ldur	x10, [x29, #-40]
  406660:	mul	x10, x11, x10
  406664:	add	x9, x9, x10
  406668:	ldr	w12, [x9, #32]
  40666c:	ldr	w13, [sp, #44]
  406670:	mul	w12, w12, w13
  406674:	ldr	w13, [sp, #48]
  406678:	sdiv	w12, w12, w13
  40667c:	str	w12, [sp, #36]
  406680:	ldr	w12, [sp, #44]
  406684:	ldr	w13, [sp, #40]
  406688:	mul	w12, w12, w13
  40668c:	ldr	w13, [sp, #36]
  406690:	add	w1, w12, w13
  406694:	adrp	x0, 40e000 <ferror@plt+0xc640>
  406698:	add	x0, x0, #0x382
  40669c:	adrp	x2, 40e000 <ferror@plt+0xc640>
  4066a0:	add	x2, x2, #0x98a
  4066a4:	bl	401960 <printf@plt>
  4066a8:	ldur	x8, [x29, #-16]
  4066ac:	ldur	x1, [x29, #-32]
  4066b0:	mov	x0, x8
  4066b4:	bl	4066ec <ferror@plt+0x4d2c>
  4066b8:	mov	w0, #0xa                   	// #10
  4066bc:	bl	4017a0 <putchar_unlocked@plt>
  4066c0:	ldur	x8, [x29, #-40]
  4066c4:	add	x8, x8, #0x1
  4066c8:	stur	x8, [x29, #-40]
  4066cc:	b	4064ec <ferror@plt+0x4b2c>
  4066d0:	mov	w8, #0x0                   	// #0
  4066d4:	adrp	x9, 420000 <ferror@plt+0x1e640>
  4066d8:	add	x9, x9, #0x201
  4066dc:	strb	w8, [x9]
  4066e0:	ldp	x29, x30, [sp, #96]
  4066e4:	add	sp, sp, #0x70
  4066e8:	ret
  4066ec:	sub	sp, sp, #0x30
  4066f0:	stp	x29, x30, [sp, #32]
  4066f4:	add	x29, sp, #0x20
  4066f8:	adrp	x8, 420000 <ferror@plt+0x1e640>
  4066fc:	add	x8, x8, #0x298
  406700:	adrp	x9, 40e000 <ferror@plt+0xc640>
  406704:	add	x9, x9, #0x477
  406708:	stur	x0, [x29, #-8]
  40670c:	str	x1, [sp, #16]
  406710:	ldr	x1, [x8]
  406714:	mov	x0, x9
  406718:	bl	401920 <fputs_unlocked@plt>
  40671c:	ldur	x8, [x29, #-8]
  406720:	str	x8, [sp, #8]
  406724:	ldr	x8, [sp, #8]
  406728:	cmp	x8, #0x0
  40672c:	cset	w9, ls  // ls = plast
  406730:	tbnz	w9, #0, 406794 <ferror@plt+0x4dd4>
  406734:	ldr	x8, [sp, #16]
  406738:	add	x9, x8, #0x1
  40673c:	str	x9, [sp, #16]
  406740:	ldrb	w10, [x8]
  406744:	strb	w10, [sp, #7]
  406748:	bl	401870 <__ctype_b_loc@plt>
  40674c:	ldr	x8, [x0]
  406750:	ldrb	w10, [sp, #7]
  406754:	ldrh	w10, [x8, w10, sxtw #1]
  406758:	and	w10, w10, #0x4000
  40675c:	cbz	w10, 40676c <ferror@plt+0x4dac>
  406760:	ldrb	w8, [sp, #7]
  406764:	str	w8, [sp]
  406768:	b	406774 <ferror@plt+0x4db4>
  40676c:	mov	w8, #0x2e                  	// #46
  406770:	str	w8, [sp]
  406774:	ldr	w8, [sp]
  406778:	strb	w8, [sp, #6]
  40677c:	ldrb	w0, [sp, #6]
  406780:	bl	4017a0 <putchar_unlocked@plt>
  406784:	ldr	x8, [sp, #8]
  406788:	subs	x8, x8, #0x1
  40678c:	str	x8, [sp, #8]
  406790:	b	406724 <ferror@plt+0x4d64>
  406794:	mov	w0, #0x3c                  	// #60
  406798:	bl	4017a0 <putchar_unlocked@plt>
  40679c:	ldp	x29, x30, [sp, #32]
  4067a0:	add	sp, sp, #0x30
  4067a4:	ret
  4067a8:	stp	x29, x30, [sp, #-16]!
  4067ac:	mov	x29, sp
  4067b0:	mov	w0, #0x1                   	// #1
  4067b4:	bl	401adc <ferror@plt+0x11c>
  4067b8:	ldp	x29, x30, [sp], #16
  4067bc:	ret
  4067c0:	sub	sp, sp, #0x60
  4067c4:	stp	x29, x30, [sp, #80]
  4067c8:	add	x29, sp, #0x50
  4067cc:	mov	x8, #0xffffffffffffffff    	// #-1
  4067d0:	mov	w9, #0x0                   	// #0
  4067d4:	stur	x0, [x29, #-16]
  4067d8:	stur	x1, [x29, #-24]
  4067dc:	stur	x2, [x29, #-32]
  4067e0:	str	x3, [sp, #40]
  4067e4:	str	x8, [sp, #16]
  4067e8:	strb	w9, [sp, #15]
  4067ec:	ldur	x0, [x29, #-16]
  4067f0:	bl	401620 <strlen@plt>
  4067f4:	str	x0, [sp, #24]
  4067f8:	str	xzr, [sp, #32]
  4067fc:	ldur	x8, [x29, #-24]
  406800:	ldr	x9, [sp, #32]
  406804:	mov	x10, #0x8                   	// #8
  406808:	mul	x9, x10, x9
  40680c:	add	x8, x8, x9
  406810:	ldr	x8, [x8]
  406814:	cbz	x8, 4068e4 <ferror@plt+0x4f24>
  406818:	ldur	x8, [x29, #-24]
  40681c:	ldr	x9, [sp, #32]
  406820:	mov	x10, #0x8                   	// #8
  406824:	mul	x9, x10, x9
  406828:	add	x8, x8, x9
  40682c:	ldr	x0, [x8]
  406830:	ldur	x1, [x29, #-16]
  406834:	ldr	x2, [sp, #24]
  406838:	bl	401750 <strncmp@plt>
  40683c:	cbnz	w0, 4068d4 <ferror@plt+0x4f14>
  406840:	ldur	x8, [x29, #-24]
  406844:	ldr	x9, [sp, #32]
  406848:	mov	x10, #0x8                   	// #8
  40684c:	mul	x9, x10, x9
  406850:	add	x8, x8, x9
  406854:	ldr	x0, [x8]
  406858:	bl	401620 <strlen@plt>
  40685c:	ldr	x8, [sp, #24]
  406860:	cmp	x0, x8
  406864:	b.ne	406874 <ferror@plt+0x4eb4>  // b.any
  406868:	ldr	x8, [sp, #32]
  40686c:	stur	x8, [x29, #-8]
  406870:	b	406904 <ferror@plt+0x4f44>
  406874:	ldr	x8, [sp, #16]
  406878:	mov	x9, #0xffffffffffffffff    	// #-1
  40687c:	cmp	x8, x9
  406880:	b.ne	406890 <ferror@plt+0x4ed0>  // b.any
  406884:	ldr	x8, [sp, #32]
  406888:	str	x8, [sp, #16]
  40688c:	b	4068d4 <ferror@plt+0x4f14>
  406890:	ldur	x8, [x29, #-32]
  406894:	cbz	x8, 4068cc <ferror@plt+0x4f0c>
  406898:	ldur	x8, [x29, #-32]
  40689c:	ldr	x9, [sp, #40]
  4068a0:	ldr	x10, [sp, #16]
  4068a4:	mul	x9, x9, x10
  4068a8:	add	x0, x8, x9
  4068ac:	ldur	x8, [x29, #-32]
  4068b0:	ldr	x9, [sp, #40]
  4068b4:	ldr	x10, [sp, #32]
  4068b8:	mul	x9, x9, x10
  4068bc:	add	x1, x8, x9
  4068c0:	ldr	x2, [sp, #40]
  4068c4:	bl	401830 <memcmp@plt>
  4068c8:	cbz	w0, 4068d4 <ferror@plt+0x4f14>
  4068cc:	mov	w8, #0x1                   	// #1
  4068d0:	strb	w8, [sp, #15]
  4068d4:	ldr	x8, [sp, #32]
  4068d8:	add	x8, x8, #0x1
  4068dc:	str	x8, [sp, #32]
  4068e0:	b	4067fc <ferror@plt+0x4e3c>
  4068e4:	ldrb	w8, [sp, #15]
  4068e8:	tbnz	w8, #0, 4068f0 <ferror@plt+0x4f30>
  4068ec:	b	4068fc <ferror@plt+0x4f3c>
  4068f0:	mov	x8, #0xfffffffffffffffe    	// #-2
  4068f4:	stur	x8, [x29, #-8]
  4068f8:	b	406904 <ferror@plt+0x4f44>
  4068fc:	ldr	x8, [sp, #16]
  406900:	stur	x8, [x29, #-8]
  406904:	ldur	x0, [x29, #-8]
  406908:	ldp	x29, x30, [sp, #80]
  40690c:	add	sp, sp, #0x60
  406910:	ret
  406914:	sub	sp, sp, #0x60
  406918:	stp	x29, x30, [sp, #80]
  40691c:	add	x29, sp, #0x50
  406920:	mov	x8, #0xffffffffffffffff    	// #-1
  406924:	stur	x0, [x29, #-8]
  406928:	stur	x1, [x29, #-16]
  40692c:	stur	x2, [x29, #-24]
  406930:	ldur	x9, [x29, #-24]
  406934:	cmp	x9, x8
  406938:	b.ne	406950 <ferror@plt+0x4f90>  // b.any
  40693c:	adrp	x0, 40e000 <ferror@plt+0xc640>
  406940:	add	x0, x0, #0x480
  406944:	bl	401990 <gettext@plt>
  406948:	str	x0, [sp, #40]
  40694c:	b	406960 <ferror@plt+0x4fa0>
  406950:	adrp	x0, 40e000 <ferror@plt+0xc640>
  406954:	add	x0, x0, #0x49b
  406958:	bl	401990 <gettext@plt>
  40695c:	str	x0, [sp, #40]
  406960:	ldr	x8, [sp, #40]
  406964:	stur	x8, [x29, #-32]
  406968:	ldur	x2, [x29, #-32]
  40696c:	ldur	x8, [x29, #-16]
  406970:	mov	w9, wzr
  406974:	mov	w0, w9
  406978:	mov	w1, #0x8                   	// #8
  40697c:	str	x2, [sp, #32]
  406980:	mov	x2, x8
  406984:	str	w9, [sp, #28]
  406988:	bl	40920c <ferror@plt+0x784c>
  40698c:	ldur	x1, [x29, #-8]
  406990:	mov	w9, #0x1                   	// #1
  406994:	str	x0, [sp, #16]
  406998:	mov	w0, w9
  40699c:	bl	4096ac <ferror@plt+0x7cec>
  4069a0:	ldr	w9, [sp, #28]
  4069a4:	str	x0, [sp, #8]
  4069a8:	mov	w0, w9
  4069ac:	mov	w1, w9
  4069b0:	ldr	x2, [sp, #32]
  4069b4:	ldr	x3, [sp, #16]
  4069b8:	ldr	x4, [sp, #8]
  4069bc:	bl	401650 <error@plt>
  4069c0:	ldp	x29, x30, [sp, #80]
  4069c4:	add	sp, sp, #0x60
  4069c8:	ret
  4069cc:	sub	sp, sp, #0x60
  4069d0:	stp	x29, x30, [sp, #80]
  4069d4:	add	x29, sp, #0x50
  4069d8:	mov	x8, xzr
  4069dc:	adrp	x9, 40e000 <ferror@plt+0xc640>
  4069e0:	add	x9, x9, #0x4b8
  4069e4:	adrp	x10, 420000 <ferror@plt+0x1e640>
  4069e8:	add	x10, x10, #0x280
  4069ec:	stur	x0, [x29, #-8]
  4069f0:	stur	x1, [x29, #-16]
  4069f4:	stur	x2, [x29, #-24]
  4069f8:	str	x8, [sp, #40]
  4069fc:	mov	x0, x9
  406a00:	str	x10, [sp, #32]
  406a04:	bl	401990 <gettext@plt>
  406a08:	ldr	x8, [sp, #32]
  406a0c:	ldr	x1, [x8]
  406a10:	bl	401920 <fputs_unlocked@plt>
  406a14:	stur	xzr, [x29, #-32]
  406a18:	ldur	x8, [x29, #-8]
  406a1c:	ldur	x9, [x29, #-32]
  406a20:	mov	x10, #0x8                   	// #8
  406a24:	mul	x9, x10, x9
  406a28:	add	x8, x8, x9
  406a2c:	ldr	x8, [x8]
  406a30:	cbz	x8, 406b1c <ferror@plt+0x515c>
  406a34:	ldur	x8, [x29, #-32]
  406a38:	cbz	x8, 406a60 <ferror@plt+0x50a0>
  406a3c:	ldr	x0, [sp, #40]
  406a40:	ldur	x8, [x29, #-16]
  406a44:	ldur	x9, [x29, #-24]
  406a48:	ldur	x10, [x29, #-32]
  406a4c:	mul	x9, x9, x10
  406a50:	add	x1, x8, x9
  406a54:	ldur	x2, [x29, #-24]
  406a58:	bl	401830 <memcmp@plt>
  406a5c:	cbz	w0, 406ac4 <ferror@plt+0x5104>
  406a60:	ldr	x8, [sp, #32]
  406a64:	ldr	x0, [x8]
  406a68:	ldur	x9, [x29, #-8]
  406a6c:	ldur	x10, [x29, #-32]
  406a70:	mov	x11, #0x8                   	// #8
  406a74:	mul	x10, x11, x10
  406a78:	add	x9, x9, x10
  406a7c:	ldr	x9, [x9]
  406a80:	str	x0, [sp, #24]
  406a84:	mov	x0, x9
  406a88:	bl	4096dc <ferror@plt+0x7d1c>
  406a8c:	ldr	x8, [sp, #24]
  406a90:	str	x0, [sp, #16]
  406a94:	mov	x0, x8
  406a98:	adrp	x1, 40e000 <ferror@plt+0xc640>
  406a9c:	add	x1, x1, #0x4cd
  406aa0:	ldr	x2, [sp, #16]
  406aa4:	bl	4019a0 <fprintf@plt>
  406aa8:	ldur	x8, [x29, #-16]
  406aac:	ldur	x9, [x29, #-24]
  406ab0:	ldur	x10, [x29, #-32]
  406ab4:	mul	x9, x9, x10
  406ab8:	add	x8, x8, x9
  406abc:	str	x8, [sp, #40]
  406ac0:	b	406b0c <ferror@plt+0x514c>
  406ac4:	ldr	x8, [sp, #32]
  406ac8:	ldr	x0, [x8]
  406acc:	ldur	x9, [x29, #-8]
  406ad0:	ldur	x10, [x29, #-32]
  406ad4:	mov	x11, #0x8                   	// #8
  406ad8:	mul	x10, x11, x10
  406adc:	add	x9, x9, x10
  406ae0:	ldr	x9, [x9]
  406ae4:	str	x0, [sp, #8]
  406ae8:	mov	x0, x9
  406aec:	bl	4096dc <ferror@plt+0x7d1c>
  406af0:	ldr	x8, [sp, #8]
  406af4:	str	x0, [sp]
  406af8:	mov	x0, x8
  406afc:	adrp	x1, 40e000 <ferror@plt+0xc640>
  406b00:	add	x1, x1, #0x4d5
  406b04:	ldr	x2, [sp]
  406b08:	bl	4019a0 <fprintf@plt>
  406b0c:	ldur	x8, [x29, #-32]
  406b10:	add	x8, x8, #0x1
  406b14:	stur	x8, [x29, #-32]
  406b18:	b	406a18 <ferror@plt+0x5058>
  406b1c:	ldr	x8, [sp, #32]
  406b20:	ldr	x1, [x8]
  406b24:	mov	w0, #0xa                   	// #10
  406b28:	bl	401700 <putc_unlocked@plt>
  406b2c:	ldp	x29, x30, [sp, #80]
  406b30:	add	sp, sp, #0x60
  406b34:	ret
  406b38:	sub	sp, sp, #0x50
  406b3c:	stp	x29, x30, [sp, #64]
  406b40:	add	x29, sp, #0x40
  406b44:	stur	x0, [x29, #-16]
  406b48:	stur	x1, [x29, #-24]
  406b4c:	str	x2, [sp, #32]
  406b50:	str	x3, [sp, #24]
  406b54:	str	x4, [sp, #16]
  406b58:	str	x5, [sp, #8]
  406b5c:	ldur	x0, [x29, #-24]
  406b60:	ldr	x1, [sp, #32]
  406b64:	ldr	x2, [sp, #24]
  406b68:	ldr	x3, [sp, #16]
  406b6c:	bl	4067c0 <ferror@plt+0x4e00>
  406b70:	str	x0, [sp]
  406b74:	ldr	x8, [sp]
  406b78:	cmp	x8, #0x0
  406b7c:	cset	w9, lt  // lt = tstop
  406b80:	tbnz	w9, #0, 406b90 <ferror@plt+0x51d0>
  406b84:	ldr	x8, [sp]
  406b88:	stur	x8, [x29, #-8]
  406b8c:	b	406bc0 <ferror@plt+0x5200>
  406b90:	ldur	x0, [x29, #-16]
  406b94:	ldur	x1, [x29, #-24]
  406b98:	ldr	x2, [sp]
  406b9c:	bl	406914 <ferror@plt+0x4f54>
  406ba0:	ldr	x0, [sp, #32]
  406ba4:	ldr	x1, [sp, #24]
  406ba8:	ldr	x2, [sp, #16]
  406bac:	bl	4069cc <ferror@plt+0x500c>
  406bb0:	ldr	x8, [sp, #8]
  406bb4:	blr	x8
  406bb8:	mov	x8, #0xffffffffffffffff    	// #-1
  406bbc:	stur	x8, [x29, #-8]
  406bc0:	ldur	x0, [x29, #-8]
  406bc4:	ldp	x29, x30, [sp, #64]
  406bc8:	add	sp, sp, #0x50
  406bcc:	ret
  406bd0:	sub	sp, sp, #0x40
  406bd4:	stp	x29, x30, [sp, #48]
  406bd8:	add	x29, sp, #0x30
  406bdc:	stur	x0, [x29, #-16]
  406be0:	str	x1, [sp, #24]
  406be4:	str	x2, [sp, #16]
  406be8:	str	x3, [sp, #8]
  406bec:	str	xzr, [sp]
  406bf0:	ldr	x8, [sp, #24]
  406bf4:	ldr	x9, [sp]
  406bf8:	mov	x10, #0x8                   	// #8
  406bfc:	mul	x9, x10, x9
  406c00:	add	x8, x8, x9
  406c04:	ldr	x8, [x8]
  406c08:	cbz	x8, 406c60 <ferror@plt+0x52a0>
  406c0c:	ldur	x0, [x29, #-16]
  406c10:	ldr	x8, [sp, #16]
  406c14:	ldr	x9, [sp, #8]
  406c18:	ldr	x10, [sp]
  406c1c:	mul	x9, x9, x10
  406c20:	add	x1, x8, x9
  406c24:	ldr	x2, [sp, #8]
  406c28:	bl	401830 <memcmp@plt>
  406c2c:	cbnz	w0, 406c50 <ferror@plt+0x5290>
  406c30:	ldr	x8, [sp, #24]
  406c34:	ldr	x9, [sp]
  406c38:	mov	x10, #0x8                   	// #8
  406c3c:	mul	x9, x10, x9
  406c40:	add	x8, x8, x9
  406c44:	ldr	x8, [x8]
  406c48:	stur	x8, [x29, #-8]
  406c4c:	b	406c68 <ferror@plt+0x52a8>
  406c50:	ldr	x8, [sp]
  406c54:	add	x8, x8, #0x1
  406c58:	str	x8, [sp]
  406c5c:	b	406bf0 <ferror@plt+0x5230>
  406c60:	mov	x8, xzr
  406c64:	stur	x8, [x29, #-8]
  406c68:	ldur	x0, [x29, #-8]
  406c6c:	ldp	x29, x30, [sp, #48]
  406c70:	add	sp, sp, #0x40
  406c74:	ret
  406c78:	sub	sp, sp, #0x10
  406c7c:	adrp	x8, 420000 <ferror@plt+0x1e640>
  406c80:	add	x8, x8, #0x3b8
  406c84:	str	x0, [sp, #8]
  406c88:	ldr	x9, [sp, #8]
  406c8c:	str	x9, [x8]
  406c90:	add	sp, sp, #0x10
  406c94:	ret
  406c98:	sub	sp, sp, #0x10
  406c9c:	adrp	x8, 420000 <ferror@plt+0x1e640>
  406ca0:	add	x8, x8, #0x3c0
  406ca4:	mov	w9, #0x1                   	// #1
  406ca8:	and	w9, w0, w9
  406cac:	strb	w9, [sp, #15]
  406cb0:	ldrb	w9, [sp, #15]
  406cb4:	and	w9, w9, #0x1
  406cb8:	strb	w9, [x8]
  406cbc:	add	sp, sp, #0x10
  406cc0:	ret
  406cc4:	sub	sp, sp, #0x30
  406cc8:	stp	x29, x30, [sp, #32]
  406ccc:	add	x29, sp, #0x20
  406cd0:	adrp	x8, 420000 <ferror@plt+0x1e640>
  406cd4:	add	x8, x8, #0x298
  406cd8:	ldr	x0, [x8]
  406cdc:	bl	40b218 <ferror@plt+0x9858>
  406ce0:	cbz	w0, 406d9c <ferror@plt+0x53dc>
  406ce4:	adrp	x8, 420000 <ferror@plt+0x1e640>
  406ce8:	add	x8, x8, #0x3c0
  406cec:	ldrb	w9, [x8]
  406cf0:	tbnz	w9, #0, 406cf8 <ferror@plt+0x5338>
  406cf4:	b	406d08 <ferror@plt+0x5348>
  406cf8:	bl	401980 <__errno_location@plt>
  406cfc:	ldr	w8, [x0]
  406d00:	cmp	w8, #0x20
  406d04:	b.eq	406d9c <ferror@plt+0x53dc>  // b.none
  406d08:	adrp	x0, 40e000 <ferror@plt+0xc640>
  406d0c:	add	x0, x0, #0x3ee
  406d10:	bl	401990 <gettext@plt>
  406d14:	stur	x0, [x29, #-8]
  406d18:	adrp	x8, 420000 <ferror@plt+0x1e640>
  406d1c:	add	x8, x8, #0x3b8
  406d20:	ldr	x8, [x8]
  406d24:	cbz	x8, 406d6c <ferror@plt+0x53ac>
  406d28:	bl	401980 <__errno_location@plt>
  406d2c:	ldr	w1, [x0]
  406d30:	adrp	x8, 420000 <ferror@plt+0x1e640>
  406d34:	add	x8, x8, #0x3b8
  406d38:	ldr	x0, [x8]
  406d3c:	stur	w1, [x29, #-12]
  406d40:	bl	409420 <ferror@plt+0x7a60>
  406d44:	ldur	x4, [x29, #-8]
  406d48:	mov	w9, wzr
  406d4c:	str	x0, [sp, #8]
  406d50:	mov	w0, w9
  406d54:	ldur	w1, [x29, #-12]
  406d58:	adrp	x2, 40e000 <ferror@plt+0xc640>
  406d5c:	add	x2, x2, #0x4da
  406d60:	ldr	x3, [sp, #8]
  406d64:	bl	401650 <error@plt>
  406d68:	b	406d8c <ferror@plt+0x53cc>
  406d6c:	bl	401980 <__errno_location@plt>
  406d70:	ldr	w1, [x0]
  406d74:	ldur	x3, [x29, #-8]
  406d78:	mov	w8, wzr
  406d7c:	mov	w0, w8
  406d80:	adrp	x2, 40e000 <ferror@plt+0xc640>
  406d84:	add	x2, x2, #0x4d7
  406d88:	bl	401650 <error@plt>
  406d8c:	adrp	x8, 420000 <ferror@plt+0x1e640>
  406d90:	add	x8, x8, #0x218
  406d94:	ldr	w0, [x8]
  406d98:	bl	401610 <_exit@plt>
  406d9c:	adrp	x8, 420000 <ferror@plt+0x1e640>
  406da0:	add	x8, x8, #0x280
  406da4:	ldr	x0, [x8]
  406da8:	bl	40b218 <ferror@plt+0x9858>
  406dac:	cbz	w0, 406dc0 <ferror@plt+0x5400>
  406db0:	adrp	x8, 420000 <ferror@plt+0x1e640>
  406db4:	add	x8, x8, #0x218
  406db8:	ldr	w0, [x8]
  406dbc:	bl	401610 <_exit@plt>
  406dc0:	ldp	x29, x30, [sp, #32]
  406dc4:	add	sp, sp, #0x30
  406dc8:	ret
  406dcc:	sub	sp, sp, #0x70
  406dd0:	stp	x29, x30, [sp, #96]
  406dd4:	add	x29, sp, #0x60
  406dd8:	stur	x0, [x29, #-8]
  406ddc:	stur	x1, [x29, #-16]
  406de0:	stur	w2, [x29, #-20]
  406de4:	stur	w3, [x29, #-24]
  406de8:	stur	d0, [x29, #-32]
  406dec:	ldur	x8, [x29, #-32]
  406df0:	stur	x8, [x29, #-40]
  406df4:	ldur	d0, [x29, #-32]
  406df8:	fcmp	d0, #0.0
  406dfc:	cset	w9, mi  // mi = first
  406e00:	tbnz	w9, #0, 406e08 <ferror@plt+0x5448>
  406e04:	b	406e18 <ferror@plt+0x5458>
  406e08:	ldur	d0, [x29, #-32]
  406e0c:	fneg	d0, d0
  406e10:	str	d0, [sp]
  406e14:	b	406e24 <ferror@plt+0x5464>
  406e18:	ldur	x8, [x29, #-32]
  406e1c:	fmov	d0, x8
  406e20:	str	d0, [sp]
  406e24:	ldr	d0, [sp]
  406e28:	str	d0, [sp, #32]
  406e2c:	add	x8, sp, #0x2d
  406e30:	str	x8, [sp, #16]
  406e34:	ldr	x8, [sp, #16]
  406e38:	add	x9, x8, #0x1
  406e3c:	str	x9, [sp, #16]
  406e40:	mov	w10, #0x25                  	// #37
  406e44:	strb	w10, [x8]
  406e48:	ldr	x8, [sp, #16]
  406e4c:	mov	w10, #0x2d                  	// #45
  406e50:	strb	w10, [x8]
  406e54:	ldur	w10, [x29, #-20]
  406e58:	mov	w11, #0x1                   	// #1
  406e5c:	tst	w10, #0x1
  406e60:	cset	w10, ne  // ne = any
  406e64:	and	w10, w10, #0x1
  406e68:	ldr	x8, [sp, #16]
  406e6c:	mov	w0, w10
  406e70:	sxtw	x9, w0
  406e74:	add	x8, x8, x9
  406e78:	str	x8, [sp, #16]
  406e7c:	ldr	x8, [sp, #16]
  406e80:	mov	w10, #0x2b                  	// #43
  406e84:	strb	w10, [x8]
  406e88:	ldur	w10, [x29, #-20]
  406e8c:	tst	w10, #0x2
  406e90:	cset	w10, ne  // ne = any
  406e94:	and	w10, w10, #0x1
  406e98:	ldr	x8, [sp, #16]
  406e9c:	mov	w0, w10
  406ea0:	sxtw	x9, w0
  406ea4:	add	x8, x8, x9
  406ea8:	str	x8, [sp, #16]
  406eac:	ldr	x8, [sp, #16]
  406eb0:	mov	w10, #0x20                  	// #32
  406eb4:	strb	w10, [x8]
  406eb8:	ldur	w10, [x29, #-20]
  406ebc:	tst	w10, #0x4
  406ec0:	cset	w10, ne  // ne = any
  406ec4:	and	w10, w10, #0x1
  406ec8:	ldr	x8, [sp, #16]
  406ecc:	mov	w0, w10
  406ed0:	sxtw	x9, w0
  406ed4:	add	x8, x8, x9
  406ed8:	str	x8, [sp, #16]
  406edc:	ldr	x8, [sp, #16]
  406ee0:	mov	w10, #0x30                  	// #48
  406ee4:	strb	w10, [x8]
  406ee8:	ldur	w10, [x29, #-20]
  406eec:	tst	w10, #0x8
  406ef0:	cset	w10, ne  // ne = any
  406ef4:	and	w10, w10, #0x1
  406ef8:	ldr	x8, [sp, #16]
  406efc:	mov	w0, w10
  406f00:	sxtw	x9, w0
  406f04:	add	x8, x8, x9
  406f08:	str	x8, [sp, #16]
  406f0c:	ldr	x8, [sp, #16]
  406f10:	add	x9, x8, #0x1
  406f14:	str	x9, [sp, #16]
  406f18:	mov	w10, #0x2a                  	// #42
  406f1c:	strb	w10, [x8]
  406f20:	ldr	x8, [sp, #16]
  406f24:	add	x9, x8, #0x1
  406f28:	str	x9, [sp, #16]
  406f2c:	mov	w12, #0x2e                  	// #46
  406f30:	strb	w12, [x8]
  406f34:	ldr	x8, [sp, #16]
  406f38:	add	x9, x8, #0x1
  406f3c:	str	x9, [sp, #16]
  406f40:	strb	w10, [x8]
  406f44:	ldr	x8, [sp, #16]
  406f48:	mov	w10, #0x4c                  	// #76
  406f4c:	strb	w10, [x8]
  406f50:	ldr	x8, [sp, #16]
  406f54:	str	x8, [sp, #16]
  406f58:	ldur	w10, [x29, #-20]
  406f5c:	mov	w12, #0x67                  	// #103
  406f60:	mov	w13, #0x47                  	// #71
  406f64:	tst	w10, #0x10
  406f68:	csel	w10, w13, w12, ne  // ne = any
  406f6c:	ldr	x8, [sp, #16]
  406f70:	add	x9, x8, #0x1
  406f74:	str	x9, [sp, #16]
  406f78:	strb	w10, [x8]
  406f7c:	ldr	x8, [sp, #16]
  406f80:	mov	w10, #0x0                   	// #0
  406f84:	strb	w10, [x8]
  406f88:	ldr	d0, [sp, #32]
  406f8c:	mov	x8, #0x10000000000000      	// #4503599627370496
  406f90:	fmov	d1, x8
  406f94:	mov	w10, #0xf                   	// #15
  406f98:	fcmp	d0, d1
  406f9c:	csel	w10, w11, w10, mi  // mi = first
  406fa0:	str	w10, [sp, #28]
  406fa4:	ldur	x0, [x29, #-8]
  406fa8:	ldur	x1, [x29, #-16]
  406fac:	ldur	w3, [x29, #-24]
  406fb0:	ldr	w4, [sp, #28]
  406fb4:	ldur	d0, [x29, #-40]
  406fb8:	add	x2, sp, #0x2d
  406fbc:	bl	4016d0 <snprintf@plt>
  406fc0:	str	w0, [sp, #12]
  406fc4:	ldr	w8, [sp, #12]
  406fc8:	cmp	w8, #0x0
  406fcc:	cset	w8, lt  // lt = tstop
  406fd0:	tbnz	w8, #0, 407018 <ferror@plt+0x5658>
  406fd4:	ldr	w8, [sp, #28]
  406fd8:	mov	w9, #0x11                  	// #17
  406fdc:	cmp	w9, w8
  406fe0:	b.le	407018 <ferror@plt+0x5658>
  406fe4:	ldrsw	x8, [sp, #12]
  406fe8:	ldur	x9, [x29, #-16]
  406fec:	cmp	x8, x9
  406ff0:	b.cs	407028 <ferror@plt+0x5668>  // b.hs, b.nlast
  406ff4:	ldur	x0, [x29, #-8]
  406ff8:	mov	x8, xzr
  406ffc:	mov	x1, x8
  407000:	bl	401660 <strtod@plt>
  407004:	ldur	d1, [x29, #-32]
  407008:	fcmp	d0, d1
  40700c:	cset	w9, eq  // eq = none
  407010:	tbnz	w9, #0, 407018 <ferror@plt+0x5658>
  407014:	b	407028 <ferror@plt+0x5668>
  407018:	ldr	w0, [sp, #12]
  40701c:	ldp	x29, x30, [sp, #96]
  407020:	add	sp, sp, #0x70
  407024:	ret
  407028:	ldr	w8, [sp, #28]
  40702c:	add	w8, w8, #0x1
  407030:	str	w8, [sp, #28]
  407034:	b	406fa4 <ferror@plt+0x55e4>
  407038:	sub	sp, sp, #0x60
  40703c:	stp	x29, x30, [sp, #80]
  407040:	add	x29, sp, #0x50
  407044:	stur	x0, [x29, #-8]
  407048:	stur	x1, [x29, #-16]
  40704c:	stur	w2, [x29, #-20]
  407050:	stur	w3, [x29, #-24]
  407054:	stur	s0, [x29, #-28]
  407058:	ldur	s0, [x29, #-28]
  40705c:	fcvt	d1, s0
  407060:	str	d1, [sp, #40]
  407064:	ldur	s0, [x29, #-28]
  407068:	fcmp	s0, #0.0
  40706c:	cset	w8, mi  // mi = first
  407070:	tbnz	w8, #0, 407078 <ferror@plt+0x56b8>
  407074:	b	407088 <ferror@plt+0x56c8>
  407078:	ldur	s0, [x29, #-28]
  40707c:	fneg	s0, s0
  407080:	str	s0, [sp]
  407084:	b	407094 <ferror@plt+0x56d4>
  407088:	ldur	w8, [x29, #-28]
  40708c:	fmov	s0, w8
  407090:	str	s0, [sp]
  407094:	ldr	s0, [sp]
  407098:	str	s0, [sp, #24]
  40709c:	add	x8, sp, #0x1d
  4070a0:	str	x8, [sp, #8]
  4070a4:	ldr	x8, [sp, #8]
  4070a8:	add	x9, x8, #0x1
  4070ac:	str	x9, [sp, #8]
  4070b0:	mov	w10, #0x25                  	// #37
  4070b4:	strb	w10, [x8]
  4070b8:	ldr	x8, [sp, #8]
  4070bc:	mov	w10, #0x2d                  	// #45
  4070c0:	strb	w10, [x8]
  4070c4:	ldur	w10, [x29, #-20]
  4070c8:	mov	w11, #0x1                   	// #1
  4070cc:	tst	w10, #0x1
  4070d0:	cset	w10, ne  // ne = any
  4070d4:	and	w10, w10, #0x1
  4070d8:	ldr	x8, [sp, #8]
  4070dc:	mov	w0, w10
  4070e0:	sxtw	x9, w0
  4070e4:	add	x8, x8, x9
  4070e8:	str	x8, [sp, #8]
  4070ec:	ldr	x8, [sp, #8]
  4070f0:	mov	w10, #0x2b                  	// #43
  4070f4:	strb	w10, [x8]
  4070f8:	ldur	w10, [x29, #-20]
  4070fc:	tst	w10, #0x2
  407100:	cset	w10, ne  // ne = any
  407104:	and	w10, w10, #0x1
  407108:	ldr	x8, [sp, #8]
  40710c:	mov	w0, w10
  407110:	sxtw	x9, w0
  407114:	add	x8, x8, x9
  407118:	str	x8, [sp, #8]
  40711c:	ldr	x8, [sp, #8]
  407120:	mov	w10, #0x20                  	// #32
  407124:	strb	w10, [x8]
  407128:	ldur	w10, [x29, #-20]
  40712c:	tst	w10, #0x4
  407130:	cset	w10, ne  // ne = any
  407134:	and	w10, w10, #0x1
  407138:	ldr	x8, [sp, #8]
  40713c:	mov	w0, w10
  407140:	sxtw	x9, w0
  407144:	add	x8, x8, x9
  407148:	str	x8, [sp, #8]
  40714c:	ldr	x8, [sp, #8]
  407150:	mov	w10, #0x30                  	// #48
  407154:	strb	w10, [x8]
  407158:	ldur	w10, [x29, #-20]
  40715c:	tst	w10, #0x8
  407160:	cset	w10, ne  // ne = any
  407164:	and	w10, w10, #0x1
  407168:	ldr	x8, [sp, #8]
  40716c:	mov	w0, w10
  407170:	sxtw	x9, w0
  407174:	add	x8, x8, x9
  407178:	str	x8, [sp, #8]
  40717c:	ldr	x8, [sp, #8]
  407180:	add	x9, x8, #0x1
  407184:	str	x9, [sp, #8]
  407188:	mov	w10, #0x2a                  	// #42
  40718c:	strb	w10, [x8]
  407190:	ldr	x8, [sp, #8]
  407194:	add	x9, x8, #0x1
  407198:	str	x9, [sp, #8]
  40719c:	mov	w12, #0x2e                  	// #46
  4071a0:	strb	w12, [x8]
  4071a4:	ldr	x8, [sp, #8]
  4071a8:	add	x9, x8, #0x1
  4071ac:	str	x9, [sp, #8]
  4071b0:	strb	w10, [x8]
  4071b4:	ldr	x8, [sp, #8]
  4071b8:	mov	w10, #0x4c                  	// #76
  4071bc:	strb	w10, [x8]
  4071c0:	ldr	x8, [sp, #8]
  4071c4:	str	x8, [sp, #8]
  4071c8:	ldur	w10, [x29, #-20]
  4071cc:	mov	w12, #0x67                  	// #103
  4071d0:	mov	w13, #0x47                  	// #71
  4071d4:	tst	w10, #0x10
  4071d8:	csel	w10, w13, w12, ne  // ne = any
  4071dc:	ldr	x8, [sp, #8]
  4071e0:	add	x9, x8, #0x1
  4071e4:	str	x9, [sp, #8]
  4071e8:	strb	w10, [x8]
  4071ec:	ldr	x8, [sp, #8]
  4071f0:	mov	w10, #0x0                   	// #0
  4071f4:	strb	w10, [x8]
  4071f8:	ldr	s0, [sp, #24]
  4071fc:	mov	w10, #0x800000              	// #8388608
  407200:	fmov	s1, w10
  407204:	mov	w10, #0x6                   	// #6
  407208:	fcmp	s0, s1
  40720c:	csel	w10, w11, w10, mi  // mi = first
  407210:	str	w10, [sp, #20]
  407214:	ldur	x0, [x29, #-8]
  407218:	ldur	x1, [x29, #-16]
  40721c:	ldur	w3, [x29, #-24]
  407220:	ldr	w4, [sp, #20]
  407224:	ldr	d0, [sp, #40]
  407228:	add	x2, sp, #0x1d
  40722c:	bl	4016d0 <snprintf@plt>
  407230:	str	w0, [sp, #4]
  407234:	ldr	w8, [sp, #4]
  407238:	cmp	w8, #0x0
  40723c:	cset	w8, lt  // lt = tstop
  407240:	tbnz	w8, #0, 407288 <ferror@plt+0x58c8>
  407244:	ldr	w8, [sp, #20]
  407248:	mov	w9, #0x9                   	// #9
  40724c:	cmp	w9, w8
  407250:	b.le	407288 <ferror@plt+0x58c8>
  407254:	ldrsw	x8, [sp, #4]
  407258:	ldur	x9, [x29, #-16]
  40725c:	cmp	x8, x9
  407260:	b.cs	407298 <ferror@plt+0x58d8>  // b.hs, b.nlast
  407264:	ldur	x0, [x29, #-8]
  407268:	mov	x8, xzr
  40726c:	mov	x1, x8
  407270:	bl	401890 <strtof@plt>
  407274:	ldur	s1, [x29, #-28]
  407278:	fcmp	s0, s1
  40727c:	cset	w9, eq  // eq = none
  407280:	tbnz	w9, #0, 407288 <ferror@plt+0x58c8>
  407284:	b	407298 <ferror@plt+0x58d8>
  407288:	ldr	w0, [sp, #4]
  40728c:	ldp	x29, x30, [sp, #80]
  407290:	add	sp, sp, #0x60
  407294:	ret
  407298:	ldr	w8, [sp, #20]
  40729c:	add	w8, w8, #0x1
  4072a0:	str	w8, [sp, #20]
  4072a4:	b	407214 <ferror@plt+0x5854>
  4072a8:	sub	sp, sp, #0xb0
  4072ac:	stp	x29, x30, [sp, #160]
  4072b0:	add	x29, sp, #0xa0
  4072b4:	stur	x0, [x29, #-8]
  4072b8:	stur	x1, [x29, #-16]
  4072bc:	stur	w2, [x29, #-20]
  4072c0:	stur	w3, [x29, #-24]
  4072c4:	stur	q0, [x29, #-48]
  4072c8:	ldur	q0, [x29, #-48]
  4072cc:	stur	q0, [x29, #-64]
  4072d0:	ldur	q0, [x29, #-48]
  4072d4:	adrp	x8, 40e000 <ferror@plt+0xc640>
  4072d8:	ldr	q1, [x8, #1264]
  4072dc:	bl	40b9f0 <ferror@plt+0xa030>
  4072e0:	subs	w9, w0, #0x0
  4072e4:	b.ge	407304 <ferror@plt+0x5944>  // b.tcont
  4072e8:	b	4072ec <ferror@plt+0x592c>
  4072ec:	ldur	q1, [x29, #-48]
  4072f0:	adrp	x8, 40e000 <ferror@plt+0xc640>
  4072f4:	ldr	q0, [x8, #1280]
  4072f8:	bl	40bb30 <ferror@plt+0xa170>
  4072fc:	str	q0, [sp, #16]
  407300:	b	407310 <ferror@plt+0x5950>
  407304:	ldur	q0, [x29, #-48]
  407308:	str	q0, [sp, #16]
  40730c:	b	407310 <ferror@plt+0x5950>
  407310:	ldr	q0, [sp, #16]
  407314:	str	q0, [sp, #64]
  407318:	sub	x8, x29, #0x4c
  40731c:	str	x8, [sp, #48]
  407320:	ldr	x8, [sp, #48]
  407324:	add	x9, x8, #0x1
  407328:	str	x9, [sp, #48]
  40732c:	mov	w10, #0x25                  	// #37
  407330:	strb	w10, [x8]
  407334:	ldr	x8, [sp, #48]
  407338:	mov	w10, #0x2d                  	// #45
  40733c:	strb	w10, [x8]
  407340:	ldur	w10, [x29, #-20]
  407344:	mov	w8, w10
  407348:	ldr	x9, [sp, #48]
  40734c:	and	x8, x8, #0x1
  407350:	add	x8, x9, x8
  407354:	str	x8, [sp, #48]
  407358:	ldr	x8, [sp, #48]
  40735c:	mov	w10, #0x2b                  	// #43
  407360:	strb	w10, [x8]
  407364:	ldur	w10, [x29, #-20]
  407368:	ubfx	w10, w10, #1, #1
  40736c:	ldr	x8, [sp, #48]
  407370:	mov	w9, w10
  407374:	add	x8, x8, x9
  407378:	str	x8, [sp, #48]
  40737c:	ldr	x8, [sp, #48]
  407380:	mov	w10, #0x20                  	// #32
  407384:	strb	w10, [x8]
  407388:	ldur	w10, [x29, #-20]
  40738c:	ubfx	w10, w10, #2, #1
  407390:	ldr	x8, [sp, #48]
  407394:	mov	w9, w10
  407398:	add	x8, x8, x9
  40739c:	str	x8, [sp, #48]
  4073a0:	ldr	x8, [sp, #48]
  4073a4:	mov	w10, #0x30                  	// #48
  4073a8:	strb	w10, [x8]
  4073ac:	ldur	w10, [x29, #-20]
  4073b0:	ubfx	w10, w10, #3, #1
  4073b4:	ldr	x8, [sp, #48]
  4073b8:	mov	w9, w10
  4073bc:	add	x8, x8, x9
  4073c0:	str	x8, [sp, #48]
  4073c4:	ldr	x8, [sp, #48]
  4073c8:	add	x9, x8, #0x1
  4073cc:	str	x9, [sp, #48]
  4073d0:	mov	w10, #0x2a                  	// #42
  4073d4:	strb	w10, [x8]
  4073d8:	ldr	x8, [sp, #48]
  4073dc:	add	x9, x8, #0x1
  4073e0:	str	x9, [sp, #48]
  4073e4:	mov	w11, #0x2e                  	// #46
  4073e8:	strb	w11, [x8]
  4073ec:	ldr	x8, [sp, #48]
  4073f0:	add	x9, x8, #0x1
  4073f4:	str	x9, [sp, #48]
  4073f8:	strb	w10, [x8]
  4073fc:	ldr	x8, [sp, #48]
  407400:	mov	w10, #0x4c                  	// #76
  407404:	strb	w10, [x8]
  407408:	ldr	x8, [sp, #48]
  40740c:	add	x8, x8, #0x1
  407410:	str	x8, [sp, #48]
  407414:	ldur	w10, [x29, #-20]
  407418:	ands	w10, w10, #0x10
  40741c:	mov	w11, #0x67                  	// #103
  407420:	mov	w12, #0x47                  	// #71
  407424:	csel	w11, w12, w11, ne  // ne = any
  407428:	ldr	x8, [sp, #48]
  40742c:	add	x9, x8, #0x1
  407430:	str	x9, [sp, #48]
  407434:	strb	w11, [x8]
  407438:	ldr	x8, [sp, #48]
  40743c:	mov	w11, wzr
  407440:	strb	w11, [x8]
  407444:	ldr	q0, [sp, #64]
  407448:	adrp	x8, 40e000 <ferror@plt+0xc640>
  40744c:	ldr	q1, [x8, #1296]
  407450:	str	w10, [sp, #12]
  407454:	bl	40b9f0 <ferror@plt+0xa030>
  407458:	subs	w10, w0, #0x0
  40745c:	mov	w11, #0x21                  	// #33
  407460:	csinc	w11, w11, wzr, ge  // ge = tcont
  407464:	str	w11, [sp, #60]
  407468:	b	40746c <ferror@plt+0x5aac>
  40746c:	ldur	x0, [x29, #-8]
  407470:	ldur	x1, [x29, #-16]
  407474:	ldur	w3, [x29, #-24]
  407478:	ldr	w4, [sp, #60]
  40747c:	ldur	q0, [x29, #-64]
  407480:	sub	x2, x29, #0x4c
  407484:	bl	4016d0 <snprintf@plt>
  407488:	str	w0, [sp, #44]
  40748c:	ldr	w8, [sp, #44]
  407490:	tbnz	w8, #31, 4074d8 <ferror@plt+0x5b18>
  407494:	b	407498 <ferror@plt+0x5ad8>
  407498:	ldr	w8, [sp, #60]
  40749c:	subs	w8, w8, #0x23
  4074a0:	b.gt	4074d8 <ferror@plt+0x5b18>
  4074a4:	b	4074a8 <ferror@plt+0x5ae8>
  4074a8:	ldrsw	x8, [sp, #44]
  4074ac:	ldur	x9, [x29, #-16]
  4074b0:	subs	x8, x8, x9
  4074b4:	b.cs	4074e8 <ferror@plt+0x5b28>  // b.hs, b.nlast
  4074b8:	b	4074bc <ferror@plt+0x5afc>
  4074bc:	ldur	x0, [x29, #-8]
  4074c0:	mov	x1, xzr
  4074c4:	bl	4018a0 <strtold@plt>
  4074c8:	ldur	q1, [x29, #-48]
  4074cc:	bl	40b8e8 <ferror@plt+0x9f28>
  4074d0:	cbnz	w0, 4074e8 <ferror@plt+0x5b28>
  4074d4:	b	4074d8 <ferror@plt+0x5b18>
  4074d8:	ldr	w0, [sp, #44]
  4074dc:	ldp	x29, x30, [sp, #160]
  4074e0:	add	sp, sp, #0xb0
  4074e4:	ret
  4074e8:	b	4074ec <ferror@plt+0x5b2c>
  4074ec:	ldr	w8, [sp, #60]
  4074f0:	add	w8, w8, #0x1
  4074f4:	str	w8, [sp, #60]
  4074f8:	b	40746c <ferror@plt+0x5aac>
  4074fc:	sub	sp, sp, #0x30
  407500:	stp	x29, x30, [sp, #32]
  407504:	add	x29, sp, #0x20
  407508:	stur	x0, [x29, #-8]
  40750c:	ldur	x8, [x29, #-8]
  407510:	cbnz	x8, 407530 <ferror@plt+0x5b70>
  407514:	adrp	x8, 420000 <ferror@plt+0x1e640>
  407518:	add	x8, x8, #0x280
  40751c:	ldr	x1, [x8]
  407520:	adrp	x0, 40e000 <ferror@plt+0xc640>
  407524:	add	x0, x0, #0x520
  407528:	bl	401630 <fputs@plt>
  40752c:	bl	401800 <abort@plt>
  407530:	ldur	x0, [x29, #-8]
  407534:	mov	w1, #0x2f                  	// #47
  407538:	bl	4017d0 <strrchr@plt>
  40753c:	str	x0, [sp, #16]
  407540:	ldr	x8, [sp, #16]
  407544:	cbz	x8, 407558 <ferror@plt+0x5b98>
  407548:	ldr	x8, [sp, #16]
  40754c:	add	x8, x8, #0x1
  407550:	str	x8, [sp]
  407554:	b	407560 <ferror@plt+0x5ba0>
  407558:	ldur	x8, [x29, #-8]
  40755c:	str	x8, [sp]
  407560:	ldr	x8, [sp]
  407564:	str	x8, [sp, #8]
  407568:	ldr	x8, [sp, #8]
  40756c:	ldur	x9, [x29, #-8]
  407570:	subs	x8, x8, x9
  407574:	cmp	x8, #0x7
  407578:	b.lt	4075d8 <ferror@plt+0x5c18>  // b.tstop
  40757c:	ldr	x8, [sp, #8]
  407580:	mov	x9, #0xfffffffffffffff9    	// #-7
  407584:	add	x0, x8, x9
  407588:	adrp	x1, 40e000 <ferror@plt+0xc640>
  40758c:	add	x1, x1, #0x558
  407590:	mov	x2, #0x7                   	// #7
  407594:	bl	401750 <strncmp@plt>
  407598:	cbnz	w0, 4075d8 <ferror@plt+0x5c18>
  40759c:	ldr	x8, [sp, #8]
  4075a0:	stur	x8, [x29, #-8]
  4075a4:	ldr	x0, [sp, #8]
  4075a8:	adrp	x1, 40e000 <ferror@plt+0xc640>
  4075ac:	add	x1, x1, #0x560
  4075b0:	mov	x2, #0x3                   	// #3
  4075b4:	bl	401750 <strncmp@plt>
  4075b8:	cbnz	w0, 4075d8 <ferror@plt+0x5c18>
  4075bc:	ldr	x8, [sp, #8]
  4075c0:	add	x8, x8, #0x3
  4075c4:	stur	x8, [x29, #-8]
  4075c8:	ldur	x8, [x29, #-8]
  4075cc:	adrp	x9, 420000 <ferror@plt+0x1e640>
  4075d0:	add	x9, x9, #0x2a8
  4075d4:	str	x8, [x9]
  4075d8:	ldur	x8, [x29, #-8]
  4075dc:	adrp	x9, 420000 <ferror@plt+0x1e640>
  4075e0:	add	x9, x9, #0x3c8
  4075e4:	str	x8, [x9]
  4075e8:	ldur	x8, [x29, #-8]
  4075ec:	adrp	x9, 420000 <ferror@plt+0x1e640>
  4075f0:	add	x9, x9, #0x278
  4075f4:	str	x8, [x9]
  4075f8:	ldp	x29, x30, [sp, #32]
  4075fc:	add	sp, sp, #0x30
  407600:	ret
  407604:	sub	sp, sp, #0x40
  407608:	stp	x29, x30, [sp, #48]
  40760c:	add	x29, sp, #0x30
  407610:	stur	x0, [x29, #-8]
  407614:	bl	401980 <__errno_location@plt>
  407618:	ldr	w8, [x0]
  40761c:	stur	w8, [x29, #-12]
  407620:	ldur	x9, [x29, #-8]
  407624:	cbz	x9, 407634 <ferror@plt+0x5c74>
  407628:	ldur	x8, [x29, #-8]
  40762c:	str	x8, [sp, #16]
  407630:	b	407640 <ferror@plt+0x5c80>
  407634:	adrp	x8, 420000 <ferror@plt+0x1e640>
  407638:	add	x8, x8, #0x3d0
  40763c:	str	x8, [sp, #16]
  407640:	ldr	x8, [sp, #16]
  407644:	mov	x0, x8
  407648:	mov	x1, #0x38                  	// #56
  40764c:	bl	40a2c4 <ferror@plt+0x8904>
  407650:	str	x0, [sp, #24]
  407654:	ldur	w9, [x29, #-12]
  407658:	str	w9, [sp, #12]
  40765c:	bl	401980 <__errno_location@plt>
  407660:	ldr	w9, [sp, #12]
  407664:	str	w9, [x0]
  407668:	ldr	x0, [sp, #24]
  40766c:	ldp	x29, x30, [sp, #48]
  407670:	add	sp, sp, #0x40
  407674:	ret
  407678:	sub	sp, sp, #0x10
  40767c:	str	x0, [sp, #8]
  407680:	ldr	x8, [sp, #8]
  407684:	cbz	x8, 407694 <ferror@plt+0x5cd4>
  407688:	ldr	x8, [sp, #8]
  40768c:	str	x8, [sp]
  407690:	b	4076a0 <ferror@plt+0x5ce0>
  407694:	adrp	x8, 420000 <ferror@plt+0x1e640>
  407698:	add	x8, x8, #0x3d0
  40769c:	str	x8, [sp]
  4076a0:	ldr	x8, [sp]
  4076a4:	ldr	w0, [x8]
  4076a8:	add	sp, sp, #0x10
  4076ac:	ret
  4076b0:	sub	sp, sp, #0x20
  4076b4:	str	x0, [sp, #24]
  4076b8:	str	w1, [sp, #20]
  4076bc:	ldr	w8, [sp, #20]
  4076c0:	ldr	x9, [sp, #24]
  4076c4:	str	w8, [sp, #16]
  4076c8:	cbz	x9, 4076d8 <ferror@plt+0x5d18>
  4076cc:	ldr	x8, [sp, #24]
  4076d0:	str	x8, [sp, #8]
  4076d4:	b	4076e4 <ferror@plt+0x5d24>
  4076d8:	adrp	x8, 420000 <ferror@plt+0x1e640>
  4076dc:	add	x8, x8, #0x3d0
  4076e0:	str	x8, [sp, #8]
  4076e4:	ldr	x8, [sp, #8]
  4076e8:	ldr	w9, [sp, #16]
  4076ec:	str	w9, [x8]
  4076f0:	add	sp, sp, #0x20
  4076f4:	ret
  4076f8:	sub	sp, sp, #0x30
  4076fc:	str	x0, [sp, #40]
  407700:	strb	w1, [sp, #39]
  407704:	str	w2, [sp, #32]
  407708:	ldrb	w8, [sp, #39]
  40770c:	strb	w8, [sp, #31]
  407710:	ldr	x9, [sp, #40]
  407714:	cbz	x9, 407724 <ferror@plt+0x5d64>
  407718:	ldr	x8, [sp, #40]
  40771c:	str	x8, [sp]
  407720:	b	407730 <ferror@plt+0x5d70>
  407724:	adrp	x8, 420000 <ferror@plt+0x1e640>
  407728:	add	x8, x8, #0x3d0
  40772c:	str	x8, [sp]
  407730:	ldr	x8, [sp]
  407734:	add	x8, x8, #0x8
  407738:	ldrb	w9, [sp, #31]
  40773c:	mov	w10, w9
  407740:	mov	x11, #0x20                  	// #32
  407744:	udiv	x10, x10, x11
  407748:	mov	x12, #0x4                   	// #4
  40774c:	mul	x10, x12, x10
  407750:	add	x8, x8, x10
  407754:	str	x8, [sp, #16]
  407758:	ldrb	w9, [sp, #31]
  40775c:	mov	w8, w9
  407760:	udiv	x10, x8, x11
  407764:	mul	x10, x10, x11
  407768:	subs	x8, x8, x10
  40776c:	str	w8, [sp, #12]
  407770:	ldr	x10, [sp, #16]
  407774:	ldr	w8, [x10]
  407778:	ldr	w9, [sp, #12]
  40777c:	lsr	w8, w8, w9
  407780:	and	w8, w8, #0x1
  407784:	str	w8, [sp, #8]
  407788:	ldr	w8, [sp, #32]
  40778c:	and	w8, w8, #0x1
  407790:	ldr	w9, [sp, #8]
  407794:	eor	w8, w8, w9
  407798:	ldr	w9, [sp, #12]
  40779c:	lsl	w8, w8, w9
  4077a0:	ldr	x10, [sp, #16]
  4077a4:	ldr	w9, [x10]
  4077a8:	eor	w8, w9, w8
  4077ac:	str	w8, [x10]
  4077b0:	ldr	w0, [sp, #8]
  4077b4:	add	sp, sp, #0x30
  4077b8:	ret
  4077bc:	sub	sp, sp, #0x10
  4077c0:	str	x0, [sp, #8]
  4077c4:	str	w1, [sp, #4]
  4077c8:	ldr	x8, [sp, #8]
  4077cc:	cbnz	x8, 4077dc <ferror@plt+0x5e1c>
  4077d0:	adrp	x8, 420000 <ferror@plt+0x1e640>
  4077d4:	add	x8, x8, #0x3d0
  4077d8:	str	x8, [sp, #8]
  4077dc:	ldr	x8, [sp, #8]
  4077e0:	ldr	w9, [x8, #4]
  4077e4:	str	w9, [sp]
  4077e8:	ldr	w9, [sp, #4]
  4077ec:	ldr	x8, [sp, #8]
  4077f0:	str	w9, [x8, #4]
  4077f4:	ldr	w0, [sp]
  4077f8:	add	sp, sp, #0x10
  4077fc:	ret
  407800:	sub	sp, sp, #0x30
  407804:	stp	x29, x30, [sp, #32]
  407808:	add	x29, sp, #0x20
  40780c:	stur	x0, [x29, #-8]
  407810:	str	x1, [sp, #16]
  407814:	str	x2, [sp, #8]
  407818:	ldur	x8, [x29, #-8]
  40781c:	cbnz	x8, 40782c <ferror@plt+0x5e6c>
  407820:	adrp	x8, 420000 <ferror@plt+0x1e640>
  407824:	add	x8, x8, #0x3d0
  407828:	stur	x8, [x29, #-8]
  40782c:	ldur	x8, [x29, #-8]
  407830:	mov	w9, #0xa                   	// #10
  407834:	str	w9, [x8]
  407838:	ldr	x8, [sp, #16]
  40783c:	cbz	x8, 407848 <ferror@plt+0x5e88>
  407840:	ldr	x8, [sp, #8]
  407844:	cbnz	x8, 40784c <ferror@plt+0x5e8c>
  407848:	bl	401800 <abort@plt>
  40784c:	ldr	x8, [sp, #16]
  407850:	ldur	x9, [x29, #-8]
  407854:	str	x8, [x9, #40]
  407858:	ldr	x8, [sp, #8]
  40785c:	ldur	x9, [x29, #-8]
  407860:	str	x8, [x9, #48]
  407864:	ldp	x29, x30, [sp, #32]
  407868:	add	sp, sp, #0x30
  40786c:	ret
  407870:	sub	sp, sp, #0x70
  407874:	stp	x29, x30, [sp, #96]
  407878:	add	x29, sp, #0x60
  40787c:	stur	x0, [x29, #-8]
  407880:	stur	x1, [x29, #-16]
  407884:	stur	x2, [x29, #-24]
  407888:	stur	x3, [x29, #-32]
  40788c:	stur	x4, [x29, #-40]
  407890:	ldur	x8, [x29, #-40]
  407894:	cbz	x8, 4078a4 <ferror@plt+0x5ee4>
  407898:	ldur	x8, [x29, #-40]
  40789c:	str	x8, [sp, #24]
  4078a0:	b	4078b0 <ferror@plt+0x5ef0>
  4078a4:	adrp	x8, 420000 <ferror@plt+0x1e640>
  4078a8:	add	x8, x8, #0x3d0
  4078ac:	str	x8, [sp, #24]
  4078b0:	ldr	x8, [sp, #24]
  4078b4:	str	x8, [sp, #48]
  4078b8:	bl	401980 <__errno_location@plt>
  4078bc:	ldr	w9, [x0]
  4078c0:	str	w9, [sp, #44]
  4078c4:	ldur	x0, [x29, #-8]
  4078c8:	ldur	x1, [x29, #-16]
  4078cc:	ldur	x2, [x29, #-24]
  4078d0:	ldur	x3, [x29, #-32]
  4078d4:	ldr	x8, [sp, #48]
  4078d8:	ldr	w4, [x8]
  4078dc:	ldr	x8, [sp, #48]
  4078e0:	ldr	w5, [x8, #4]
  4078e4:	ldr	x8, [sp, #48]
  4078e8:	add	x6, x8, #0x8
  4078ec:	ldr	x8, [sp, #48]
  4078f0:	ldr	x7, [x8, #40]
  4078f4:	ldr	x8, [sp, #48]
  4078f8:	ldr	x8, [x8, #48]
  4078fc:	mov	x10, sp
  407900:	str	x8, [x10]
  407904:	bl	407930 <ferror@plt+0x5f70>
  407908:	str	x0, [sp, #32]
  40790c:	ldr	w9, [sp, #44]
  407910:	str	w9, [sp, #20]
  407914:	bl	401980 <__errno_location@plt>
  407918:	ldr	w9, [sp, #20]
  40791c:	str	w9, [x0]
  407920:	ldr	x0, [sp, #32]
  407924:	ldp	x29, x30, [sp, #96]
  407928:	add	sp, sp, #0x70
  40792c:	ret
  407930:	sub	sp, sp, #0x130
  407934:	stp	x29, x30, [sp, #272]
  407938:	str	x28, [sp, #288]
  40793c:	add	x29, sp, #0x110
  407940:	ldr	x8, [x29, #32]
  407944:	mov	x9, xzr
  407948:	mov	w10, #0x0                   	// #0
  40794c:	mov	w11, #0x1                   	// #1
  407950:	mov	w12, #0x1                   	// #1
  407954:	stur	x0, [x29, #-16]
  407958:	stur	x1, [x29, #-24]
  40795c:	stur	x2, [x29, #-32]
  407960:	stur	x3, [x29, #-40]
  407964:	stur	w4, [x29, #-44]
  407968:	stur	w5, [x29, #-48]
  40796c:	stur	x6, [x29, #-56]
  407970:	stur	x7, [x29, #-64]
  407974:	stur	x8, [x29, #-72]
  407978:	stur	xzr, [x29, #-88]
  40797c:	stur	xzr, [x29, #-96]
  407980:	stur	x9, [x29, #-104]
  407984:	stur	xzr, [x29, #-112]
  407988:	sturb	w10, [x29, #-113]
  40798c:	str	w10, [sp, #84]
  407990:	str	w11, [sp, #80]
  407994:	str	w12, [sp, #76]
  407998:	bl	4018c0 <__ctype_get_mb_cur_max@plt>
  40799c:	cmp	x0, #0x1
  4079a0:	cset	w10, eq  // eq = none
  4079a4:	ldr	w11, [sp, #76]
  4079a8:	and	w10, w10, w11
  4079ac:	sturb	w10, [x29, #-114]
  4079b0:	ldur	w10, [x29, #-48]
  4079b4:	tst	w10, #0x2
  4079b8:	cset	w10, ne  // ne = any
  4079bc:	and	w10, w10, w11
  4079c0:	sturb	w10, [x29, #-115]
  4079c4:	ldr	w10, [sp, #84]
  4079c8:	sturb	w10, [x29, #-116]
  4079cc:	sturb	w10, [x29, #-117]
  4079d0:	ldr	w12, [sp, #80]
  4079d4:	sturb	w12, [x29, #-118]
  4079d8:	ldur	w8, [x29, #-44]
  4079dc:	subs	w8, w8, #0x0
  4079e0:	mov	w9, w8
  4079e4:	ubfx	x9, x9, #0, #32
  4079e8:	cmp	x9, #0xa
  4079ec:	str	x9, [sp, #64]
  4079f0:	b.hi	407bc0 <ferror@plt+0x6200>  // b.pmore
  4079f4:	adrp	x8, 40e000 <ferror@plt+0xc640>
  4079f8:	add	x8, x8, #0x568
  4079fc:	ldr	x11, [sp, #64]
  407a00:	ldrsw	x10, [x8, x11, lsl #2]
  407a04:	add	x9, x8, x10
  407a08:	br	x9
  407a0c:	mov	w8, #0x5                   	// #5
  407a10:	stur	w8, [x29, #-44]
  407a14:	mov	w8, #0x1                   	// #1
  407a18:	sturb	w8, [x29, #-115]
  407a1c:	ldurb	w8, [x29, #-115]
  407a20:	tbnz	w8, #0, 407a54 <ferror@plt+0x6094>
  407a24:	ldur	x8, [x29, #-88]
  407a28:	ldur	x9, [x29, #-24]
  407a2c:	cmp	x8, x9
  407a30:	b.cs	407a48 <ferror@plt+0x6088>  // b.hs, b.nlast
  407a34:	ldur	x8, [x29, #-16]
  407a38:	ldur	x9, [x29, #-88]
  407a3c:	add	x8, x8, x9
  407a40:	mov	w10, #0x22                  	// #34
  407a44:	strb	w10, [x8]
  407a48:	ldur	x8, [x29, #-88]
  407a4c:	add	x8, x8, #0x1
  407a50:	stur	x8, [x29, #-88]
  407a54:	mov	w8, #0x1                   	// #1
  407a58:	sturb	w8, [x29, #-113]
  407a5c:	adrp	x9, 40e000 <ferror@plt+0xc640>
  407a60:	add	x9, x9, #0x85c
  407a64:	stur	x9, [x29, #-104]
  407a68:	mov	x9, #0x1                   	// #1
  407a6c:	stur	x9, [x29, #-112]
  407a70:	b	407bc4 <ferror@plt+0x6204>
  407a74:	mov	w8, #0x1                   	// #1
  407a78:	sturb	w8, [x29, #-113]
  407a7c:	mov	w8, #0x0                   	// #0
  407a80:	sturb	w8, [x29, #-115]
  407a84:	b	407bc4 <ferror@plt+0x6204>
  407a88:	ldur	w8, [x29, #-44]
  407a8c:	cmp	w8, #0xa
  407a90:	b.eq	407abc <ferror@plt+0x60fc>  // b.none
  407a94:	ldur	w1, [x29, #-44]
  407a98:	adrp	x0, 40e000 <ferror@plt+0xc640>
  407a9c:	add	x0, x0, #0x85e
  407aa0:	bl	409708 <ferror@plt+0x7d48>
  407aa4:	stur	x0, [x29, #-64]
  407aa8:	ldur	w1, [x29, #-44]
  407aac:	adrp	x0, 40e000 <ferror@plt+0xc640>
  407ab0:	add	x0, x0, #0xc02
  407ab4:	bl	409708 <ferror@plt+0x7d48>
  407ab8:	stur	x0, [x29, #-72]
  407abc:	ldurb	w8, [x29, #-115]
  407ac0:	tbnz	w8, #0, 407b1c <ferror@plt+0x615c>
  407ac4:	ldur	x8, [x29, #-64]
  407ac8:	stur	x8, [x29, #-104]
  407acc:	ldur	x8, [x29, #-104]
  407ad0:	ldrb	w9, [x8]
  407ad4:	cbz	w9, 407b1c <ferror@plt+0x615c>
  407ad8:	ldur	x8, [x29, #-88]
  407adc:	ldur	x9, [x29, #-24]
  407ae0:	cmp	x8, x9
  407ae4:	b.cs	407b00 <ferror@plt+0x6140>  // b.hs, b.nlast
  407ae8:	ldur	x8, [x29, #-104]
  407aec:	ldrb	w9, [x8]
  407af0:	ldur	x8, [x29, #-16]
  407af4:	ldur	x10, [x29, #-88]
  407af8:	add	x8, x8, x10
  407afc:	strb	w9, [x8]
  407b00:	ldur	x8, [x29, #-88]
  407b04:	add	x8, x8, #0x1
  407b08:	stur	x8, [x29, #-88]
  407b0c:	ldur	x8, [x29, #-104]
  407b10:	add	x8, x8, #0x1
  407b14:	stur	x8, [x29, #-104]
  407b18:	b	407acc <ferror@plt+0x610c>
  407b1c:	mov	w8, #0x1                   	// #1
  407b20:	sturb	w8, [x29, #-113]
  407b24:	ldur	x9, [x29, #-72]
  407b28:	stur	x9, [x29, #-104]
  407b2c:	ldur	x0, [x29, #-104]
  407b30:	bl	401620 <strlen@plt>
  407b34:	stur	x0, [x29, #-112]
  407b38:	b	407bc4 <ferror@plt+0x6204>
  407b3c:	mov	w8, #0x1                   	// #1
  407b40:	sturb	w8, [x29, #-113]
  407b44:	mov	w8, #0x1                   	// #1
  407b48:	sturb	w8, [x29, #-115]
  407b4c:	ldurb	w8, [x29, #-115]
  407b50:	tbnz	w8, #0, 407b5c <ferror@plt+0x619c>
  407b54:	mov	w8, #0x1                   	// #1
  407b58:	sturb	w8, [x29, #-113]
  407b5c:	mov	w8, #0x2                   	// #2
  407b60:	stur	w8, [x29, #-44]
  407b64:	ldurb	w8, [x29, #-115]
  407b68:	tbnz	w8, #0, 407b9c <ferror@plt+0x61dc>
  407b6c:	ldur	x8, [x29, #-88]
  407b70:	ldur	x9, [x29, #-24]
  407b74:	cmp	x8, x9
  407b78:	b.cs	407b90 <ferror@plt+0x61d0>  // b.hs, b.nlast
  407b7c:	ldur	x8, [x29, #-16]
  407b80:	ldur	x9, [x29, #-88]
  407b84:	add	x8, x8, x9
  407b88:	mov	w10, #0x27                  	// #39
  407b8c:	strb	w10, [x8]
  407b90:	ldur	x8, [x29, #-88]
  407b94:	add	x8, x8, #0x1
  407b98:	stur	x8, [x29, #-88]
  407b9c:	adrp	x8, 40e000 <ferror@plt+0xc640>
  407ba0:	add	x8, x8, #0xc02
  407ba4:	stur	x8, [x29, #-104]
  407ba8:	mov	x8, #0x1                   	// #1
  407bac:	stur	x8, [x29, #-112]
  407bb0:	b	407bc4 <ferror@plt+0x6204>
  407bb4:	mov	w8, #0x0                   	// #0
  407bb8:	sturb	w8, [x29, #-115]
  407bbc:	b	407bc4 <ferror@plt+0x6204>
  407bc0:	bl	401800 <abort@plt>
  407bc4:	stur	xzr, [x29, #-80]
  407bc8:	ldur	x8, [x29, #-40]
  407bcc:	mov	x9, #0xffffffffffffffff    	// #-1
  407bd0:	cmp	x8, x9
  407bd4:	b.ne	407bf8 <ferror@plt+0x6238>  // b.any
  407bd8:	ldur	x8, [x29, #-32]
  407bdc:	ldur	x9, [x29, #-80]
  407be0:	ldrb	w10, [x8, x9]
  407be4:	cmp	w10, #0x0
  407be8:	cset	w10, eq  // eq = none
  407bec:	and	w10, w10, #0x1
  407bf0:	str	w10, [sp, #60]
  407bf4:	b	407c10 <ferror@plt+0x6250>
  407bf8:	ldur	x8, [x29, #-80]
  407bfc:	ldur	x9, [x29, #-40]
  407c00:	cmp	x8, x9
  407c04:	cset	w10, eq  // eq = none
  407c08:	and	w10, w10, #0x1
  407c0c:	str	w10, [sp, #60]
  407c10:	ldr	w8, [sp, #60]
  407c14:	cmp	w8, #0x0
  407c18:	cset	w8, ne  // ne = any
  407c1c:	eor	w8, w8, #0x1
  407c20:	tbnz	w8, #0, 407c28 <ferror@plt+0x6268>
  407c24:	b	408a5c <ferror@plt+0x709c>
  407c28:	mov	w8, #0x0                   	// #0
  407c2c:	sturb	w8, [x29, #-121]
  407c30:	sturb	w8, [x29, #-122]
  407c34:	sturb	w8, [x29, #-123]
  407c38:	ldurb	w8, [x29, #-113]
  407c3c:	tbnz	w8, #0, 407c44 <ferror@plt+0x6284>
  407c40:	b	407ce8 <ferror@plt+0x6328>
  407c44:	ldur	w8, [x29, #-44]
  407c48:	cmp	w8, #0x2
  407c4c:	b.eq	407ce8 <ferror@plt+0x6328>  // b.none
  407c50:	ldur	x8, [x29, #-112]
  407c54:	cbz	x8, 407ce8 <ferror@plt+0x6328>
  407c58:	ldur	x8, [x29, #-80]
  407c5c:	ldur	x9, [x29, #-112]
  407c60:	add	x8, x8, x9
  407c64:	ldur	x9, [x29, #-40]
  407c68:	mov	x10, #0xffffffffffffffff    	// #-1
  407c6c:	cmp	x9, x10
  407c70:	str	x8, [sp, #48]
  407c74:	b.ne	407c9c <ferror@plt+0x62dc>  // b.any
  407c78:	ldur	x8, [x29, #-112]
  407c7c:	mov	x9, #0x1                   	// #1
  407c80:	cmp	x9, x8
  407c84:	b.cs	407c9c <ferror@plt+0x62dc>  // b.hs, b.nlast
  407c88:	ldur	x0, [x29, #-32]
  407c8c:	bl	401620 <strlen@plt>
  407c90:	stur	x0, [x29, #-40]
  407c94:	str	x0, [sp, #40]
  407c98:	b	407ca4 <ferror@plt+0x62e4>
  407c9c:	ldur	x8, [x29, #-40]
  407ca0:	str	x8, [sp, #40]
  407ca4:	ldr	x8, [sp, #40]
  407ca8:	ldr	x9, [sp, #48]
  407cac:	cmp	x9, x8
  407cb0:	b.hi	407ce8 <ferror@plt+0x6328>  // b.pmore
  407cb4:	ldur	x8, [x29, #-32]
  407cb8:	ldur	x9, [x29, #-80]
  407cbc:	add	x0, x8, x9
  407cc0:	ldur	x1, [x29, #-104]
  407cc4:	ldur	x2, [x29, #-112]
  407cc8:	bl	401830 <memcmp@plt>
  407ccc:	cbnz	w0, 407ce8 <ferror@plt+0x6328>
  407cd0:	ldurb	w8, [x29, #-115]
  407cd4:	tbnz	w8, #0, 407cdc <ferror@plt+0x631c>
  407cd8:	b	407ce0 <ferror@plt+0x6320>
  407cdc:	b	408b94 <ferror@plt+0x71d4>
  407ce0:	mov	w8, #0x1                   	// #1
  407ce4:	sturb	w8, [x29, #-121]
  407ce8:	ldur	x8, [x29, #-32]
  407cec:	ldur	x9, [x29, #-80]
  407cf0:	add	x8, x8, x9
  407cf4:	ldrb	w10, [x8]
  407cf8:	sturb	w10, [x29, #-119]
  407cfc:	ldurb	w10, [x29, #-119]
  407d00:	subs	w10, w10, #0x0
  407d04:	mov	w8, w10
  407d08:	ubfx	x8, x8, #0, #32
  407d0c:	cmp	x8, #0x7e
  407d10:	str	x8, [sp, #32]
  407d14:	b.hi	40830c <ferror@plt+0x694c>  // b.pmore
  407d18:	adrp	x8, 40e000 <ferror@plt+0xc640>
  407d1c:	add	x8, x8, #0x594
  407d20:	ldr	x11, [sp, #32]
  407d24:	ldrsw	x10, [x8, x11, lsl #2]
  407d28:	add	x9, x8, x10
  407d2c:	br	x9
  407d30:	ldurb	w8, [x29, #-113]
  407d34:	tbnz	w8, #0, 407d3c <ferror@plt+0x637c>
  407d38:	b	407ef0 <ferror@plt+0x6530>
  407d3c:	ldurb	w8, [x29, #-115]
  407d40:	tbnz	w8, #0, 407d48 <ferror@plt+0x6388>
  407d44:	b	407d4c <ferror@plt+0x638c>
  407d48:	b	408b94 <ferror@plt+0x71d4>
  407d4c:	mov	w8, #0x1                   	// #1
  407d50:	sturb	w8, [x29, #-122]
  407d54:	ldur	w8, [x29, #-44]
  407d58:	cmp	w8, #0x2
  407d5c:	b.ne	407e00 <ferror@plt+0x6440>  // b.any
  407d60:	ldurb	w8, [x29, #-116]
  407d64:	tbnz	w8, #0, 407e00 <ferror@plt+0x6440>
  407d68:	ldur	x8, [x29, #-88]
  407d6c:	ldur	x9, [x29, #-24]
  407d70:	cmp	x8, x9
  407d74:	b.cs	407d8c <ferror@plt+0x63cc>  // b.hs, b.nlast
  407d78:	ldur	x8, [x29, #-16]
  407d7c:	ldur	x9, [x29, #-88]
  407d80:	add	x8, x8, x9
  407d84:	mov	w10, #0x27                  	// #39
  407d88:	strb	w10, [x8]
  407d8c:	ldur	x8, [x29, #-88]
  407d90:	add	x8, x8, #0x1
  407d94:	stur	x8, [x29, #-88]
  407d98:	ldur	x8, [x29, #-88]
  407d9c:	ldur	x9, [x29, #-24]
  407da0:	cmp	x8, x9
  407da4:	b.cs	407dbc <ferror@plt+0x63fc>  // b.hs, b.nlast
  407da8:	ldur	x8, [x29, #-16]
  407dac:	ldur	x9, [x29, #-88]
  407db0:	add	x8, x8, x9
  407db4:	mov	w10, #0x24                  	// #36
  407db8:	strb	w10, [x8]
  407dbc:	ldur	x8, [x29, #-88]
  407dc0:	add	x8, x8, #0x1
  407dc4:	stur	x8, [x29, #-88]
  407dc8:	ldur	x8, [x29, #-88]
  407dcc:	ldur	x9, [x29, #-24]
  407dd0:	cmp	x8, x9
  407dd4:	b.cs	407dec <ferror@plt+0x642c>  // b.hs, b.nlast
  407dd8:	ldur	x8, [x29, #-16]
  407ddc:	ldur	x9, [x29, #-88]
  407de0:	add	x8, x8, x9
  407de4:	mov	w10, #0x27                  	// #39
  407de8:	strb	w10, [x8]
  407dec:	ldur	x8, [x29, #-88]
  407df0:	add	x8, x8, #0x1
  407df4:	stur	x8, [x29, #-88]
  407df8:	mov	w8, #0x1                   	// #1
  407dfc:	sturb	w8, [x29, #-116]
  407e00:	ldur	x8, [x29, #-88]
  407e04:	ldur	x9, [x29, #-24]
  407e08:	cmp	x8, x9
  407e0c:	b.cs	407e24 <ferror@plt+0x6464>  // b.hs, b.nlast
  407e10:	ldur	x8, [x29, #-16]
  407e14:	ldur	x9, [x29, #-88]
  407e18:	add	x8, x8, x9
  407e1c:	mov	w10, #0x5c                  	// #92
  407e20:	strb	w10, [x8]
  407e24:	ldur	x8, [x29, #-88]
  407e28:	add	x8, x8, #0x1
  407e2c:	stur	x8, [x29, #-88]
  407e30:	ldur	w8, [x29, #-44]
  407e34:	cmp	w8, #0x2
  407e38:	b.eq	407ee4 <ferror@plt+0x6524>  // b.none
  407e3c:	ldur	x8, [x29, #-80]
  407e40:	add	x8, x8, #0x1
  407e44:	ldur	x9, [x29, #-40]
  407e48:	cmp	x8, x9
  407e4c:	b.cs	407ee4 <ferror@plt+0x6524>  // b.hs, b.nlast
  407e50:	ldur	x8, [x29, #-32]
  407e54:	ldur	x9, [x29, #-80]
  407e58:	add	x9, x9, #0x1
  407e5c:	ldrb	w10, [x8, x9]
  407e60:	mov	w11, #0x30                  	// #48
  407e64:	cmp	w11, w10
  407e68:	b.gt	407ee4 <ferror@plt+0x6524>
  407e6c:	ldur	x8, [x29, #-32]
  407e70:	ldur	x9, [x29, #-80]
  407e74:	add	x9, x9, #0x1
  407e78:	ldrb	w10, [x8, x9]
  407e7c:	cmp	w10, #0x39
  407e80:	b.gt	407ee4 <ferror@plt+0x6524>
  407e84:	ldur	x8, [x29, #-88]
  407e88:	ldur	x9, [x29, #-24]
  407e8c:	cmp	x8, x9
  407e90:	b.cs	407ea8 <ferror@plt+0x64e8>  // b.hs, b.nlast
  407e94:	ldur	x8, [x29, #-16]
  407e98:	ldur	x9, [x29, #-88]
  407e9c:	add	x8, x8, x9
  407ea0:	mov	w10, #0x30                  	// #48
  407ea4:	strb	w10, [x8]
  407ea8:	ldur	x8, [x29, #-88]
  407eac:	add	x8, x8, #0x1
  407eb0:	stur	x8, [x29, #-88]
  407eb4:	ldur	x8, [x29, #-88]
  407eb8:	ldur	x9, [x29, #-24]
  407ebc:	cmp	x8, x9
  407ec0:	b.cs	407ed8 <ferror@plt+0x6518>  // b.hs, b.nlast
  407ec4:	ldur	x8, [x29, #-16]
  407ec8:	ldur	x9, [x29, #-88]
  407ecc:	add	x8, x8, x9
  407ed0:	mov	w10, #0x30                  	// #48
  407ed4:	strb	w10, [x8]
  407ed8:	ldur	x8, [x29, #-88]
  407edc:	add	x8, x8, #0x1
  407ee0:	stur	x8, [x29, #-88]
  407ee4:	mov	w8, #0x30                  	// #48
  407ee8:	sturb	w8, [x29, #-119]
  407eec:	b	407f00 <ferror@plt+0x6540>
  407ef0:	ldur	w8, [x29, #-48]
  407ef4:	and	w8, w8, #0x1
  407ef8:	cbz	w8, 407f00 <ferror@plt+0x6540>
  407efc:	b	408a4c <ferror@plt+0x708c>
  407f00:	b	40882c <ferror@plt+0x6e6c>
  407f04:	ldur	w8, [x29, #-44]
  407f08:	cmp	w8, #0x2
  407f0c:	str	w8, [sp, #28]
  407f10:	b.eq	407f28 <ferror@plt+0x6568>  // b.none
  407f14:	b	407f18 <ferror@plt+0x6558>
  407f18:	ldr	w8, [sp, #28]
  407f1c:	cmp	w8, #0x5
  407f20:	b.eq	407f3c <ferror@plt+0x657c>  // b.none
  407f24:	b	4080e0 <ferror@plt+0x6720>
  407f28:	ldurb	w8, [x29, #-115]
  407f2c:	tbnz	w8, #0, 407f34 <ferror@plt+0x6574>
  407f30:	b	407f38 <ferror@plt+0x6578>
  407f34:	b	408b94 <ferror@plt+0x71d4>
  407f38:	b	4080e0 <ferror@plt+0x6720>
  407f3c:	ldur	w8, [x29, #-48]
  407f40:	and	w8, w8, #0x4
  407f44:	cbz	w8, 4080dc <ferror@plt+0x671c>
  407f48:	ldur	x8, [x29, #-80]
  407f4c:	add	x8, x8, #0x2
  407f50:	ldur	x9, [x29, #-40]
  407f54:	cmp	x8, x9
  407f58:	b.cs	4080dc <ferror@plt+0x671c>  // b.hs, b.nlast
  407f5c:	ldur	x8, [x29, #-32]
  407f60:	ldur	x9, [x29, #-80]
  407f64:	add	x9, x9, #0x1
  407f68:	ldrb	w10, [x8, x9]
  407f6c:	cmp	w10, #0x3f
  407f70:	b.ne	4080dc <ferror@plt+0x671c>  // b.any
  407f74:	ldur	x8, [x29, #-32]
  407f78:	ldur	x9, [x29, #-80]
  407f7c:	add	x9, x9, #0x2
  407f80:	ldrb	w10, [x8, x9]
  407f84:	cmp	w10, #0x21
  407f88:	str	w10, [sp, #24]
  407f8c:	b.eq	407fe4 <ferror@plt+0x6624>  // b.none
  407f90:	b	407f94 <ferror@plt+0x65d4>
  407f94:	ldr	w8, [sp, #24]
  407f98:	subs	w9, w8, #0x27
  407f9c:	cmp	w9, #0x2
  407fa0:	b.ls	407fe4 <ferror@plt+0x6624>  // b.plast
  407fa4:	b	407fa8 <ferror@plt+0x65e8>
  407fa8:	ldr	w8, [sp, #24]
  407fac:	cmp	w8, #0x2d
  407fb0:	b.eq	407fe4 <ferror@plt+0x6624>  // b.none
  407fb4:	b	407fb8 <ferror@plt+0x65f8>
  407fb8:	ldr	w8, [sp, #24]
  407fbc:	cmp	w8, #0x2f
  407fc0:	b.eq	407fe4 <ferror@plt+0x6624>  // b.none
  407fc4:	b	407fc8 <ferror@plt+0x6608>
  407fc8:	ldr	w8, [sp, #24]
  407fcc:	subs	w9, w8, #0x3c
  407fd0:	cmp	w9, #0x2
  407fd4:	cset	w9, ls  // ls = plast
  407fd8:	eor	w9, w9, #0x1
  407fdc:	tbnz	w9, #0, 4080dc <ferror@plt+0x671c>
  407fe0:	b	407fe4 <ferror@plt+0x6624>
  407fe4:	ldurb	w8, [x29, #-115]
  407fe8:	tbnz	w8, #0, 407ff0 <ferror@plt+0x6630>
  407fec:	b	407ff4 <ferror@plt+0x6634>
  407ff0:	b	408b94 <ferror@plt+0x71d4>
  407ff4:	ldur	x8, [x29, #-32]
  407ff8:	ldur	x9, [x29, #-80]
  407ffc:	add	x9, x9, #0x2
  408000:	add	x8, x8, x9
  408004:	ldrb	w10, [x8]
  408008:	sturb	w10, [x29, #-119]
  40800c:	ldur	x8, [x29, #-80]
  408010:	add	x8, x8, #0x2
  408014:	stur	x8, [x29, #-80]
  408018:	ldur	x8, [x29, #-88]
  40801c:	ldur	x9, [x29, #-24]
  408020:	cmp	x8, x9
  408024:	b.cs	40803c <ferror@plt+0x667c>  // b.hs, b.nlast
  408028:	ldur	x8, [x29, #-16]
  40802c:	ldur	x9, [x29, #-88]
  408030:	add	x8, x8, x9
  408034:	mov	w10, #0x3f                  	// #63
  408038:	strb	w10, [x8]
  40803c:	ldur	x8, [x29, #-88]
  408040:	add	x8, x8, #0x1
  408044:	stur	x8, [x29, #-88]
  408048:	ldur	x8, [x29, #-88]
  40804c:	ldur	x9, [x29, #-24]
  408050:	cmp	x8, x9
  408054:	b.cs	40806c <ferror@plt+0x66ac>  // b.hs, b.nlast
  408058:	ldur	x8, [x29, #-16]
  40805c:	ldur	x9, [x29, #-88]
  408060:	add	x8, x8, x9
  408064:	mov	w10, #0x22                  	// #34
  408068:	strb	w10, [x8]
  40806c:	ldur	x8, [x29, #-88]
  408070:	add	x8, x8, #0x1
  408074:	stur	x8, [x29, #-88]
  408078:	ldur	x8, [x29, #-88]
  40807c:	ldur	x9, [x29, #-24]
  408080:	cmp	x8, x9
  408084:	b.cs	40809c <ferror@plt+0x66dc>  // b.hs, b.nlast
  408088:	ldur	x8, [x29, #-16]
  40808c:	ldur	x9, [x29, #-88]
  408090:	add	x8, x8, x9
  408094:	mov	w10, #0x22                  	// #34
  408098:	strb	w10, [x8]
  40809c:	ldur	x8, [x29, #-88]
  4080a0:	add	x8, x8, #0x1
  4080a4:	stur	x8, [x29, #-88]
  4080a8:	ldur	x8, [x29, #-88]
  4080ac:	ldur	x9, [x29, #-24]
  4080b0:	cmp	x8, x9
  4080b4:	b.cs	4080cc <ferror@plt+0x670c>  // b.hs, b.nlast
  4080b8:	ldur	x8, [x29, #-16]
  4080bc:	ldur	x9, [x29, #-88]
  4080c0:	add	x8, x8, x9
  4080c4:	mov	w10, #0x3f                  	// #63
  4080c8:	strb	w10, [x8]
  4080cc:	ldur	x8, [x29, #-88]
  4080d0:	add	x8, x8, #0x1
  4080d4:	stur	x8, [x29, #-88]
  4080d8:	b	4080dc <ferror@plt+0x671c>
  4080dc:	b	4080e0 <ferror@plt+0x6720>
  4080e0:	b	40882c <ferror@plt+0x6e6c>
  4080e4:	mov	w8, #0x61                  	// #97
  4080e8:	sturb	w8, [x29, #-120]
  4080ec:	b	4081a0 <ferror@plt+0x67e0>
  4080f0:	mov	w8, #0x62                  	// #98
  4080f4:	sturb	w8, [x29, #-120]
  4080f8:	b	4081a0 <ferror@plt+0x67e0>
  4080fc:	mov	w8, #0x66                  	// #102
  408100:	sturb	w8, [x29, #-120]
  408104:	b	4081a0 <ferror@plt+0x67e0>
  408108:	mov	w8, #0x6e                  	// #110
  40810c:	sturb	w8, [x29, #-120]
  408110:	b	408184 <ferror@plt+0x67c4>
  408114:	mov	w8, #0x72                  	// #114
  408118:	sturb	w8, [x29, #-120]
  40811c:	b	408184 <ferror@plt+0x67c4>
  408120:	mov	w8, #0x74                  	// #116
  408124:	sturb	w8, [x29, #-120]
  408128:	b	408184 <ferror@plt+0x67c4>
  40812c:	mov	w8, #0x76                  	// #118
  408130:	sturb	w8, [x29, #-120]
  408134:	b	4081a0 <ferror@plt+0x67e0>
  408138:	ldurb	w8, [x29, #-119]
  40813c:	sturb	w8, [x29, #-120]
  408140:	ldur	w8, [x29, #-44]
  408144:	cmp	w8, #0x2
  408148:	b.ne	408160 <ferror@plt+0x67a0>  // b.any
  40814c:	ldurb	w8, [x29, #-115]
  408150:	tbnz	w8, #0, 408158 <ferror@plt+0x6798>
  408154:	b	40815c <ferror@plt+0x679c>
  408158:	b	408b94 <ferror@plt+0x71d4>
  40815c:	b	408990 <ferror@plt+0x6fd0>
  408160:	ldurb	w8, [x29, #-113]
  408164:	tbnz	w8, #0, 40816c <ferror@plt+0x67ac>
  408168:	b	408184 <ferror@plt+0x67c4>
  40816c:	ldurb	w8, [x29, #-115]
  408170:	tbnz	w8, #0, 408178 <ferror@plt+0x67b8>
  408174:	b	408184 <ferror@plt+0x67c4>
  408178:	ldur	x8, [x29, #-112]
  40817c:	cbz	x8, 408184 <ferror@plt+0x67c4>
  408180:	b	408990 <ferror@plt+0x6fd0>
  408184:	ldur	w8, [x29, #-44]
  408188:	cmp	w8, #0x2
  40818c:	b.ne	4081a0 <ferror@plt+0x67e0>  // b.any
  408190:	ldurb	w8, [x29, #-115]
  408194:	tbnz	w8, #0, 40819c <ferror@plt+0x67dc>
  408198:	b	4081a0 <ferror@plt+0x67e0>
  40819c:	b	408b94 <ferror@plt+0x71d4>
  4081a0:	ldurb	w8, [x29, #-113]
  4081a4:	tbnz	w8, #0, 4081ac <ferror@plt+0x67ec>
  4081a8:	b	4081b8 <ferror@plt+0x67f8>
  4081ac:	ldurb	w8, [x29, #-120]
  4081b0:	sturb	w8, [x29, #-119]
  4081b4:	b	40889c <ferror@plt+0x6edc>
  4081b8:	b	40882c <ferror@plt+0x6e6c>
  4081bc:	ldur	x8, [x29, #-40]
  4081c0:	mov	x9, #0xffffffffffffffff    	// #-1
  4081c4:	cmp	x8, x9
  4081c8:	b.ne	4081dc <ferror@plt+0x681c>  // b.any
  4081cc:	ldur	x8, [x29, #-32]
  4081d0:	ldrb	w9, [x8, #1]
  4081d4:	cbz	w9, 4081ec <ferror@plt+0x682c>
  4081d8:	b	4081e8 <ferror@plt+0x6828>
  4081dc:	ldur	x8, [x29, #-40]
  4081e0:	cmp	x8, #0x1
  4081e4:	b.eq	4081ec <ferror@plt+0x682c>  // b.none
  4081e8:	b	40882c <ferror@plt+0x6e6c>
  4081ec:	ldur	x8, [x29, #-80]
  4081f0:	cbz	x8, 4081f8 <ferror@plt+0x6838>
  4081f4:	b	40882c <ferror@plt+0x6e6c>
  4081f8:	mov	w8, #0x1                   	// #1
  4081fc:	sturb	w8, [x29, #-123]
  408200:	ldur	w8, [x29, #-44]
  408204:	cmp	w8, #0x2
  408208:	b.ne	40821c <ferror@plt+0x685c>  // b.any
  40820c:	ldurb	w8, [x29, #-115]
  408210:	tbnz	w8, #0, 408218 <ferror@plt+0x6858>
  408214:	b	40821c <ferror@plt+0x685c>
  408218:	b	408b94 <ferror@plt+0x71d4>
  40821c:	b	40882c <ferror@plt+0x6e6c>
  408220:	mov	w8, #0x1                   	// #1
  408224:	sturb	w8, [x29, #-117]
  408228:	sturb	w8, [x29, #-123]
  40822c:	ldur	w8, [x29, #-44]
  408230:	cmp	w8, #0x2
  408234:	b.ne	4082fc <ferror@plt+0x693c>  // b.any
  408238:	ldurb	w8, [x29, #-115]
  40823c:	tbnz	w8, #0, 408244 <ferror@plt+0x6884>
  408240:	b	408248 <ferror@plt+0x6888>
  408244:	b	408b94 <ferror@plt+0x71d4>
  408248:	ldur	x8, [x29, #-24]
  40824c:	cbz	x8, 408264 <ferror@plt+0x68a4>
  408250:	ldur	x8, [x29, #-96]
  408254:	cbnz	x8, 408264 <ferror@plt+0x68a4>
  408258:	ldur	x8, [x29, #-24]
  40825c:	stur	x8, [x29, #-96]
  408260:	stur	xzr, [x29, #-24]
  408264:	ldur	x8, [x29, #-88]
  408268:	ldur	x9, [x29, #-24]
  40826c:	cmp	x8, x9
  408270:	b.cs	408288 <ferror@plt+0x68c8>  // b.hs, b.nlast
  408274:	ldur	x8, [x29, #-16]
  408278:	ldur	x9, [x29, #-88]
  40827c:	add	x8, x8, x9
  408280:	mov	w10, #0x27                  	// #39
  408284:	strb	w10, [x8]
  408288:	ldur	x8, [x29, #-88]
  40828c:	add	x8, x8, #0x1
  408290:	stur	x8, [x29, #-88]
  408294:	ldur	x8, [x29, #-88]
  408298:	ldur	x9, [x29, #-24]
  40829c:	cmp	x8, x9
  4082a0:	b.cs	4082b8 <ferror@plt+0x68f8>  // b.hs, b.nlast
  4082a4:	ldur	x8, [x29, #-16]
  4082a8:	ldur	x9, [x29, #-88]
  4082ac:	add	x8, x8, x9
  4082b0:	mov	w10, #0x5c                  	// #92
  4082b4:	strb	w10, [x8]
  4082b8:	ldur	x8, [x29, #-88]
  4082bc:	add	x8, x8, #0x1
  4082c0:	stur	x8, [x29, #-88]
  4082c4:	ldur	x8, [x29, #-88]
  4082c8:	ldur	x9, [x29, #-24]
  4082cc:	cmp	x8, x9
  4082d0:	b.cs	4082e8 <ferror@plt+0x6928>  // b.hs, b.nlast
  4082d4:	ldur	x8, [x29, #-16]
  4082d8:	ldur	x9, [x29, #-88]
  4082dc:	add	x8, x8, x9
  4082e0:	mov	w10, #0x27                  	// #39
  4082e4:	strb	w10, [x8]
  4082e8:	ldur	x8, [x29, #-88]
  4082ec:	add	x8, x8, #0x1
  4082f0:	stur	x8, [x29, #-88]
  4082f4:	mov	w8, #0x0                   	// #0
  4082f8:	sturb	w8, [x29, #-116]
  4082fc:	b	40882c <ferror@plt+0x6e6c>
  408300:	mov	w8, #0x1                   	// #1
  408304:	sturb	w8, [x29, #-123]
  408308:	b	40882c <ferror@plt+0x6e6c>
  40830c:	ldurb	w8, [x29, #-114]
  408310:	tbnz	w8, #0, 408318 <ferror@plt+0x6958>
  408314:	b	408344 <ferror@plt+0x6984>
  408318:	mov	x8, #0x1                   	// #1
  40831c:	str	x8, [sp, #136]
  408320:	bl	401870 <__ctype_b_loc@plt>
  408324:	ldr	x8, [x0]
  408328:	ldurb	w9, [x29, #-119]
  40832c:	ldrh	w9, [x8, w9, sxtw #1]
  408330:	tst	w9, #0x4000
  408334:	cset	w9, ne  // ne = any
  408338:	and	w9, w9, #0x1
  40833c:	strb	w9, [sp, #135]
  408340:	b	408530 <ferror@plt+0x6b70>
  408344:	str	xzr, [sp, #120]
  408348:	str	xzr, [sp, #136]
  40834c:	mov	w8, #0x1                   	// #1
  408350:	strb	w8, [sp, #135]
  408354:	ldur	x9, [x29, #-40]
  408358:	mov	x10, #0xffffffffffffffff    	// #-1
  40835c:	cmp	x9, x10
  408360:	b.ne	408370 <ferror@plt+0x69b0>  // b.any
  408364:	ldur	x0, [x29, #-32]
  408368:	bl	401620 <strlen@plt>
  40836c:	stur	x0, [x29, #-40]
  408370:	ldur	x8, [x29, #-32]
  408374:	ldur	x9, [x29, #-80]
  408378:	ldr	x10, [sp, #136]
  40837c:	add	x9, x9, x10
  408380:	add	x1, x8, x9
  408384:	ldur	x8, [x29, #-40]
  408388:	ldur	x9, [x29, #-80]
  40838c:	ldr	x10, [sp, #136]
  408390:	add	x9, x9, x10
  408394:	subs	x2, x8, x9
  408398:	add	x0, sp, #0x74
  40839c:	add	x3, sp, #0x78
  4083a0:	bl	40b034 <ferror@plt+0x9674>
  4083a4:	str	x0, [sp, #104]
  4083a8:	ldr	x8, [sp, #104]
  4083ac:	cbnz	x8, 4083b4 <ferror@plt+0x69f4>
  4083b0:	b	408530 <ferror@plt+0x6b70>
  4083b4:	ldr	x8, [sp, #104]
  4083b8:	mov	x9, #0xffffffffffffffff    	// #-1
  4083bc:	cmp	x8, x9
  4083c0:	b.ne	4083d0 <ferror@plt+0x6a10>  // b.any
  4083c4:	mov	w8, #0x0                   	// #0
  4083c8:	strb	w8, [sp, #135]
  4083cc:	b	408530 <ferror@plt+0x6b70>
  4083d0:	ldr	x8, [sp, #104]
  4083d4:	mov	x9, #0xfffffffffffffffe    	// #-2
  4083d8:	cmp	x8, x9
  4083dc:	b.ne	408448 <ferror@plt+0x6a88>  // b.any
  4083e0:	mov	w8, #0x0                   	// #0
  4083e4:	strb	w8, [sp, #135]
  4083e8:	ldur	x8, [x29, #-80]
  4083ec:	ldr	x9, [sp, #136]
  4083f0:	add	x8, x8, x9
  4083f4:	ldur	x9, [x29, #-40]
  4083f8:	mov	w10, #0x0                   	// #0
  4083fc:	cmp	x8, x9
  408400:	str	w10, [sp, #20]
  408404:	b.cs	408428 <ferror@plt+0x6a68>  // b.hs, b.nlast
  408408:	ldur	x8, [x29, #-32]
  40840c:	ldur	x9, [x29, #-80]
  408410:	ldr	x10, [sp, #136]
  408414:	add	x9, x9, x10
  408418:	ldrb	w11, [x8, x9]
  40841c:	cmp	w11, #0x0
  408420:	cset	w11, ne  // ne = any
  408424:	str	w11, [sp, #20]
  408428:	ldr	w8, [sp, #20]
  40842c:	tbnz	w8, #0, 408434 <ferror@plt+0x6a74>
  408430:	b	408444 <ferror@plt+0x6a84>
  408434:	ldr	x8, [sp, #136]
  408438:	add	x8, x8, #0x1
  40843c:	str	x8, [sp, #136]
  408440:	b	4083e8 <ferror@plt+0x6a28>
  408444:	b	408530 <ferror@plt+0x6b70>
  408448:	ldurb	w8, [x29, #-115]
  40844c:	tbnz	w8, #0, 408454 <ferror@plt+0x6a94>
  408450:	b	4084f4 <ferror@plt+0x6b34>
  408454:	ldur	w8, [x29, #-44]
  408458:	cmp	w8, #0x2
  40845c:	b.ne	4084f4 <ferror@plt+0x6b34>  // b.any
  408460:	mov	x8, #0x1                   	// #1
  408464:	str	x8, [sp, #96]
  408468:	ldr	x8, [sp, #96]
  40846c:	ldr	x9, [sp, #104]
  408470:	cmp	x8, x9
  408474:	b.cs	4084f4 <ferror@plt+0x6b34>  // b.hs, b.nlast
  408478:	ldur	x8, [x29, #-32]
  40847c:	ldur	x9, [x29, #-80]
  408480:	ldr	x10, [sp, #136]
  408484:	add	x9, x9, x10
  408488:	ldr	x10, [sp, #96]
  40848c:	add	x9, x9, x10
  408490:	ldrb	w11, [x8, x9]
  408494:	subs	w12, w11, #0x5b
  408498:	cmp	w12, #0x1
  40849c:	str	w11, [sp, #16]
  4084a0:	b.ls	4084e0 <ferror@plt+0x6b20>  // b.plast
  4084a4:	b	4084a8 <ferror@plt+0x6ae8>
  4084a8:	ldr	w8, [sp, #16]
  4084ac:	cmp	w8, #0x5e
  4084b0:	b.eq	4084e0 <ferror@plt+0x6b20>  // b.none
  4084b4:	b	4084b8 <ferror@plt+0x6af8>
  4084b8:	ldr	w8, [sp, #16]
  4084bc:	cmp	w8, #0x60
  4084c0:	b.eq	4084e0 <ferror@plt+0x6b20>  // b.none
  4084c4:	b	4084c8 <ferror@plt+0x6b08>
  4084c8:	ldr	w8, [sp, #16]
  4084cc:	cmp	w8, #0x7c
  4084d0:	cset	w9, eq  // eq = none
  4084d4:	eor	w9, w9, #0x1
  4084d8:	tbnz	w9, #0, 4084e4 <ferror@plt+0x6b24>
  4084dc:	b	4084e0 <ferror@plt+0x6b20>
  4084e0:	b	408b94 <ferror@plt+0x71d4>
  4084e4:	ldr	x8, [sp, #96]
  4084e8:	add	x8, x8, #0x1
  4084ec:	str	x8, [sp, #96]
  4084f0:	b	408468 <ferror@plt+0x6aa8>
  4084f4:	ldr	w0, [sp, #116]
  4084f8:	bl	401940 <iswprint@plt>
  4084fc:	cbnz	w0, 408508 <ferror@plt+0x6b48>
  408500:	mov	w8, #0x0                   	// #0
  408504:	strb	w8, [sp, #135]
  408508:	ldr	x8, [sp, #104]
  40850c:	ldr	x9, [sp, #136]
  408510:	add	x8, x9, x8
  408514:	str	x8, [sp, #136]
  408518:	add	x0, sp, #0x78
  40851c:	bl	401810 <mbsinit@plt>
  408520:	cmp	w0, #0x0
  408524:	cset	w8, ne  // ne = any
  408528:	eor	w8, w8, #0x1
  40852c:	tbnz	w8, #0, 408370 <ferror@plt+0x69b0>
  408530:	ldrb	w8, [sp, #135]
  408534:	and	w8, w8, #0x1
  408538:	sturb	w8, [x29, #-123]
  40853c:	ldr	x9, [sp, #136]
  408540:	mov	x10, #0x1                   	// #1
  408544:	cmp	x10, x9
  408548:	b.cc	408560 <ferror@plt+0x6ba0>  // b.lo, b.ul, b.last
  40854c:	ldurb	w8, [x29, #-113]
  408550:	tbnz	w8, #0, 408558 <ferror@plt+0x6b98>
  408554:	b	40882c <ferror@plt+0x6e6c>
  408558:	ldrb	w8, [sp, #135]
  40855c:	tbnz	w8, #0, 40882c <ferror@plt+0x6e6c>
  408560:	ldur	x8, [x29, #-80]
  408564:	ldr	x9, [sp, #136]
  408568:	add	x8, x8, x9
  40856c:	str	x8, [sp, #88]
  408570:	ldurb	w8, [x29, #-113]
  408574:	tbnz	w8, #0, 40857c <ferror@plt+0x6bbc>
  408578:	b	408700 <ferror@plt+0x6d40>
  40857c:	ldrb	w8, [sp, #135]
  408580:	tbnz	w8, #0, 408700 <ferror@plt+0x6d40>
  408584:	ldurb	w8, [x29, #-115]
  408588:	tbnz	w8, #0, 408590 <ferror@plt+0x6bd0>
  40858c:	b	408594 <ferror@plt+0x6bd4>
  408590:	b	408b94 <ferror@plt+0x71d4>
  408594:	mov	w8, #0x1                   	// #1
  408598:	sturb	w8, [x29, #-122]
  40859c:	ldur	w8, [x29, #-44]
  4085a0:	cmp	w8, #0x2
  4085a4:	b.ne	408648 <ferror@plt+0x6c88>  // b.any
  4085a8:	ldurb	w8, [x29, #-116]
  4085ac:	tbnz	w8, #0, 408648 <ferror@plt+0x6c88>
  4085b0:	ldur	x8, [x29, #-88]
  4085b4:	ldur	x9, [x29, #-24]
  4085b8:	cmp	x8, x9
  4085bc:	b.cs	4085d4 <ferror@plt+0x6c14>  // b.hs, b.nlast
  4085c0:	ldur	x8, [x29, #-16]
  4085c4:	ldur	x9, [x29, #-88]
  4085c8:	add	x8, x8, x9
  4085cc:	mov	w10, #0x27                  	// #39
  4085d0:	strb	w10, [x8]
  4085d4:	ldur	x8, [x29, #-88]
  4085d8:	add	x8, x8, #0x1
  4085dc:	stur	x8, [x29, #-88]
  4085e0:	ldur	x8, [x29, #-88]
  4085e4:	ldur	x9, [x29, #-24]
  4085e8:	cmp	x8, x9
  4085ec:	b.cs	408604 <ferror@plt+0x6c44>  // b.hs, b.nlast
  4085f0:	ldur	x8, [x29, #-16]
  4085f4:	ldur	x9, [x29, #-88]
  4085f8:	add	x8, x8, x9
  4085fc:	mov	w10, #0x24                  	// #36
  408600:	strb	w10, [x8]
  408604:	ldur	x8, [x29, #-88]
  408608:	add	x8, x8, #0x1
  40860c:	stur	x8, [x29, #-88]
  408610:	ldur	x8, [x29, #-88]
  408614:	ldur	x9, [x29, #-24]
  408618:	cmp	x8, x9
  40861c:	b.cs	408634 <ferror@plt+0x6c74>  // b.hs, b.nlast
  408620:	ldur	x8, [x29, #-16]
  408624:	ldur	x9, [x29, #-88]
  408628:	add	x8, x8, x9
  40862c:	mov	w10, #0x27                  	// #39
  408630:	strb	w10, [x8]
  408634:	ldur	x8, [x29, #-88]
  408638:	add	x8, x8, #0x1
  40863c:	stur	x8, [x29, #-88]
  408640:	mov	w8, #0x1                   	// #1
  408644:	sturb	w8, [x29, #-116]
  408648:	ldur	x8, [x29, #-88]
  40864c:	ldur	x9, [x29, #-24]
  408650:	cmp	x8, x9
  408654:	b.cs	40866c <ferror@plt+0x6cac>  // b.hs, b.nlast
  408658:	ldur	x8, [x29, #-16]
  40865c:	ldur	x9, [x29, #-88]
  408660:	add	x8, x8, x9
  408664:	mov	w10, #0x5c                  	// #92
  408668:	strb	w10, [x8]
  40866c:	ldur	x8, [x29, #-88]
  408670:	add	x8, x8, #0x1
  408674:	stur	x8, [x29, #-88]
  408678:	ldur	x8, [x29, #-88]
  40867c:	ldur	x9, [x29, #-24]
  408680:	cmp	x8, x9
  408684:	b.cs	4086a4 <ferror@plt+0x6ce4>  // b.hs, b.nlast
  408688:	ldurb	w8, [x29, #-119]
  40868c:	asr	w8, w8, #6
  408690:	add	w8, w8, #0x30
  408694:	ldur	x9, [x29, #-16]
  408698:	ldur	x10, [x29, #-88]
  40869c:	add	x9, x9, x10
  4086a0:	strb	w8, [x9]
  4086a4:	ldur	x8, [x29, #-88]
  4086a8:	add	x8, x8, #0x1
  4086ac:	stur	x8, [x29, #-88]
  4086b0:	ldur	x8, [x29, #-88]
  4086b4:	ldur	x9, [x29, #-24]
  4086b8:	cmp	x8, x9
  4086bc:	b.cs	4086e0 <ferror@plt+0x6d20>  // b.hs, b.nlast
  4086c0:	ldurb	w8, [x29, #-119]
  4086c4:	asr	w8, w8, #3
  4086c8:	and	w8, w8, #0x7
  4086cc:	add	w8, w8, #0x30
  4086d0:	ldur	x9, [x29, #-16]
  4086d4:	ldur	x10, [x29, #-88]
  4086d8:	add	x9, x9, x10
  4086dc:	strb	w8, [x9]
  4086e0:	ldur	x8, [x29, #-88]
  4086e4:	add	x8, x8, #0x1
  4086e8:	stur	x8, [x29, #-88]
  4086ec:	ldurb	w8, [x29, #-119]
  4086f0:	and	w8, w8, #0x7
  4086f4:	add	w8, w8, #0x30
  4086f8:	sturb	w8, [x29, #-119]
  4086fc:	b	408744 <ferror@plt+0x6d84>
  408700:	ldurb	w8, [x29, #-121]
  408704:	tbnz	w8, #0, 40870c <ferror@plt+0x6d4c>
  408708:	b	408744 <ferror@plt+0x6d84>
  40870c:	ldur	x8, [x29, #-88]
  408710:	ldur	x9, [x29, #-24]
  408714:	cmp	x8, x9
  408718:	b.cs	408730 <ferror@plt+0x6d70>  // b.hs, b.nlast
  40871c:	ldur	x8, [x29, #-16]
  408720:	ldur	x9, [x29, #-88]
  408724:	add	x8, x8, x9
  408728:	mov	w10, #0x5c                  	// #92
  40872c:	strb	w10, [x8]
  408730:	ldur	x8, [x29, #-88]
  408734:	add	x8, x8, #0x1
  408738:	stur	x8, [x29, #-88]
  40873c:	mov	w8, #0x0                   	// #0
  408740:	sturb	w8, [x29, #-121]
  408744:	ldr	x8, [sp, #88]
  408748:	ldur	x9, [x29, #-80]
  40874c:	add	x9, x9, #0x1
  408750:	cmp	x8, x9
  408754:	b.hi	40875c <ferror@plt+0x6d9c>  // b.pmore
  408758:	b	408828 <ferror@plt+0x6e68>
  40875c:	ldurb	w8, [x29, #-116]
  408760:	tbnz	w8, #0, 408768 <ferror@plt+0x6da8>
  408764:	b	4087d8 <ferror@plt+0x6e18>
  408768:	ldurb	w8, [x29, #-122]
  40876c:	tbnz	w8, #0, 4087d8 <ferror@plt+0x6e18>
  408770:	ldur	x8, [x29, #-88]
  408774:	ldur	x9, [x29, #-24]
  408778:	cmp	x8, x9
  40877c:	b.cs	408794 <ferror@plt+0x6dd4>  // b.hs, b.nlast
  408780:	ldur	x8, [x29, #-16]
  408784:	ldur	x9, [x29, #-88]
  408788:	add	x8, x8, x9
  40878c:	mov	w10, #0x27                  	// #39
  408790:	strb	w10, [x8]
  408794:	ldur	x8, [x29, #-88]
  408798:	add	x8, x8, #0x1
  40879c:	stur	x8, [x29, #-88]
  4087a0:	ldur	x8, [x29, #-88]
  4087a4:	ldur	x9, [x29, #-24]
  4087a8:	cmp	x8, x9
  4087ac:	b.cs	4087c4 <ferror@plt+0x6e04>  // b.hs, b.nlast
  4087b0:	ldur	x8, [x29, #-16]
  4087b4:	ldur	x9, [x29, #-88]
  4087b8:	add	x8, x8, x9
  4087bc:	mov	w10, #0x27                  	// #39
  4087c0:	strb	w10, [x8]
  4087c4:	ldur	x8, [x29, #-88]
  4087c8:	add	x8, x8, #0x1
  4087cc:	stur	x8, [x29, #-88]
  4087d0:	mov	w8, #0x0                   	// #0
  4087d4:	sturb	w8, [x29, #-116]
  4087d8:	ldur	x8, [x29, #-88]
  4087dc:	ldur	x9, [x29, #-24]
  4087e0:	cmp	x8, x9
  4087e4:	b.cs	4087fc <ferror@plt+0x6e3c>  // b.hs, b.nlast
  4087e8:	ldurb	w8, [x29, #-119]
  4087ec:	ldur	x9, [x29, #-16]
  4087f0:	ldur	x10, [x29, #-88]
  4087f4:	add	x9, x9, x10
  4087f8:	strb	w8, [x9]
  4087fc:	ldur	x8, [x29, #-88]
  408800:	add	x8, x8, #0x1
  408804:	stur	x8, [x29, #-88]
  408808:	ldur	x8, [x29, #-32]
  40880c:	ldur	x9, [x29, #-80]
  408810:	add	x9, x9, #0x1
  408814:	stur	x9, [x29, #-80]
  408818:	add	x8, x8, x9
  40881c:	ldrb	w10, [x8]
  408820:	sturb	w10, [x29, #-119]
  408824:	b	408570 <ferror@plt+0x6bb0>
  408828:	b	408990 <ferror@plt+0x6fd0>
  40882c:	ldurb	w8, [x29, #-113]
  408830:	tbnz	w8, #0, 408838 <ferror@plt+0x6e78>
  408834:	b	408844 <ferror@plt+0x6e84>
  408838:	ldur	w8, [x29, #-44]
  40883c:	cmp	w8, #0x2
  408840:	b.ne	408850 <ferror@plt+0x6e90>  // b.any
  408844:	ldurb	w8, [x29, #-115]
  408848:	tbnz	w8, #0, 408850 <ferror@plt+0x6e90>
  40884c:	b	408890 <ferror@plt+0x6ed0>
  408850:	ldur	x8, [x29, #-56]
  408854:	cbz	x8, 408890 <ferror@plt+0x6ed0>
  408858:	ldur	x8, [x29, #-56]
  40885c:	ldurb	w9, [x29, #-119]
  408860:	mov	w10, w9
  408864:	mov	x11, #0x20                  	// #32
  408868:	udiv	x10, x10, x11
  40886c:	ldr	w9, [x8, x10, lsl #2]
  408870:	ldurb	w12, [x29, #-119]
  408874:	mov	w8, w12
  408878:	udiv	x10, x8, x11
  40887c:	mul	x10, x10, x11
  408880:	subs	x8, x8, x10
  408884:	lsr	w8, w9, w8
  408888:	and	w8, w8, #0x1
  40888c:	cbnz	w8, 40889c <ferror@plt+0x6edc>
  408890:	ldurb	w8, [x29, #-121]
  408894:	tbnz	w8, #0, 40889c <ferror@plt+0x6edc>
  408898:	b	408990 <ferror@plt+0x6fd0>
  40889c:	ldurb	w8, [x29, #-115]
  4088a0:	tbnz	w8, #0, 4088a8 <ferror@plt+0x6ee8>
  4088a4:	b	4088ac <ferror@plt+0x6eec>
  4088a8:	b	408b94 <ferror@plt+0x71d4>
  4088ac:	mov	w8, #0x1                   	// #1
  4088b0:	sturb	w8, [x29, #-122]
  4088b4:	ldur	w8, [x29, #-44]
  4088b8:	cmp	w8, #0x2
  4088bc:	b.ne	408960 <ferror@plt+0x6fa0>  // b.any
  4088c0:	ldurb	w8, [x29, #-116]
  4088c4:	tbnz	w8, #0, 408960 <ferror@plt+0x6fa0>
  4088c8:	ldur	x8, [x29, #-88]
  4088cc:	ldur	x9, [x29, #-24]
  4088d0:	cmp	x8, x9
  4088d4:	b.cs	4088ec <ferror@plt+0x6f2c>  // b.hs, b.nlast
  4088d8:	ldur	x8, [x29, #-16]
  4088dc:	ldur	x9, [x29, #-88]
  4088e0:	add	x8, x8, x9
  4088e4:	mov	w10, #0x27                  	// #39
  4088e8:	strb	w10, [x8]
  4088ec:	ldur	x8, [x29, #-88]
  4088f0:	add	x8, x8, #0x1
  4088f4:	stur	x8, [x29, #-88]
  4088f8:	ldur	x8, [x29, #-88]
  4088fc:	ldur	x9, [x29, #-24]
  408900:	cmp	x8, x9
  408904:	b.cs	40891c <ferror@plt+0x6f5c>  // b.hs, b.nlast
  408908:	ldur	x8, [x29, #-16]
  40890c:	ldur	x9, [x29, #-88]
  408910:	add	x8, x8, x9
  408914:	mov	w10, #0x24                  	// #36
  408918:	strb	w10, [x8]
  40891c:	ldur	x8, [x29, #-88]
  408920:	add	x8, x8, #0x1
  408924:	stur	x8, [x29, #-88]
  408928:	ldur	x8, [x29, #-88]
  40892c:	ldur	x9, [x29, #-24]
  408930:	cmp	x8, x9
  408934:	b.cs	40894c <ferror@plt+0x6f8c>  // b.hs, b.nlast
  408938:	ldur	x8, [x29, #-16]
  40893c:	ldur	x9, [x29, #-88]
  408940:	add	x8, x8, x9
  408944:	mov	w10, #0x27                  	// #39
  408948:	strb	w10, [x8]
  40894c:	ldur	x8, [x29, #-88]
  408950:	add	x8, x8, #0x1
  408954:	stur	x8, [x29, #-88]
  408958:	mov	w8, #0x1                   	// #1
  40895c:	sturb	w8, [x29, #-116]
  408960:	ldur	x8, [x29, #-88]
  408964:	ldur	x9, [x29, #-24]
  408968:	cmp	x8, x9
  40896c:	b.cs	408984 <ferror@plt+0x6fc4>  // b.hs, b.nlast
  408970:	ldur	x8, [x29, #-16]
  408974:	ldur	x9, [x29, #-88]
  408978:	add	x8, x8, x9
  40897c:	mov	w10, #0x5c                  	// #92
  408980:	strb	w10, [x8]
  408984:	ldur	x8, [x29, #-88]
  408988:	add	x8, x8, #0x1
  40898c:	stur	x8, [x29, #-88]
  408990:	ldurb	w8, [x29, #-116]
  408994:	tbnz	w8, #0, 40899c <ferror@plt+0x6fdc>
  408998:	b	408a0c <ferror@plt+0x704c>
  40899c:	ldurb	w8, [x29, #-122]
  4089a0:	tbnz	w8, #0, 408a0c <ferror@plt+0x704c>
  4089a4:	ldur	x8, [x29, #-88]
  4089a8:	ldur	x9, [x29, #-24]
  4089ac:	cmp	x8, x9
  4089b0:	b.cs	4089c8 <ferror@plt+0x7008>  // b.hs, b.nlast
  4089b4:	ldur	x8, [x29, #-16]
  4089b8:	ldur	x9, [x29, #-88]
  4089bc:	add	x8, x8, x9
  4089c0:	mov	w10, #0x27                  	// #39
  4089c4:	strb	w10, [x8]
  4089c8:	ldur	x8, [x29, #-88]
  4089cc:	add	x8, x8, #0x1
  4089d0:	stur	x8, [x29, #-88]
  4089d4:	ldur	x8, [x29, #-88]
  4089d8:	ldur	x9, [x29, #-24]
  4089dc:	cmp	x8, x9
  4089e0:	b.cs	4089f8 <ferror@plt+0x7038>  // b.hs, b.nlast
  4089e4:	ldur	x8, [x29, #-16]
  4089e8:	ldur	x9, [x29, #-88]
  4089ec:	add	x8, x8, x9
  4089f0:	mov	w10, #0x27                  	// #39
  4089f4:	strb	w10, [x8]
  4089f8:	ldur	x8, [x29, #-88]
  4089fc:	add	x8, x8, #0x1
  408a00:	stur	x8, [x29, #-88]
  408a04:	mov	w8, #0x0                   	// #0
  408a08:	sturb	w8, [x29, #-116]
  408a0c:	ldur	x8, [x29, #-88]
  408a10:	ldur	x9, [x29, #-24]
  408a14:	cmp	x8, x9
  408a18:	b.cs	408a30 <ferror@plt+0x7070>  // b.hs, b.nlast
  408a1c:	ldurb	w8, [x29, #-119]
  408a20:	ldur	x9, [x29, #-16]
  408a24:	ldur	x10, [x29, #-88]
  408a28:	add	x9, x9, x10
  408a2c:	strb	w8, [x9]
  408a30:	ldur	x8, [x29, #-88]
  408a34:	add	x8, x8, #0x1
  408a38:	stur	x8, [x29, #-88]
  408a3c:	ldurb	w8, [x29, #-123]
  408a40:	tbnz	w8, #0, 408a4c <ferror@plt+0x708c>
  408a44:	mov	w8, #0x0                   	// #0
  408a48:	sturb	w8, [x29, #-118]
  408a4c:	ldur	x8, [x29, #-80]
  408a50:	add	x8, x8, #0x1
  408a54:	stur	x8, [x29, #-80]
  408a58:	b	407bc8 <ferror@plt+0x6208>
  408a5c:	ldur	x8, [x29, #-88]
  408a60:	cbnz	x8, 408a80 <ferror@plt+0x70c0>
  408a64:	ldur	w8, [x29, #-44]
  408a68:	cmp	w8, #0x2
  408a6c:	b.ne	408a80 <ferror@plt+0x70c0>  // b.any
  408a70:	ldurb	w8, [x29, #-115]
  408a74:	tbnz	w8, #0, 408a7c <ferror@plt+0x70bc>
  408a78:	b	408a80 <ferror@plt+0x70c0>
  408a7c:	b	408b94 <ferror@plt+0x71d4>
  408a80:	ldur	w8, [x29, #-44]
  408a84:	cmp	w8, #0x2
  408a88:	b.ne	408b04 <ferror@plt+0x7144>  // b.any
  408a8c:	ldurb	w8, [x29, #-115]
  408a90:	tbnz	w8, #0, 408b04 <ferror@plt+0x7144>
  408a94:	ldurb	w8, [x29, #-117]
  408a98:	tbnz	w8, #0, 408aa0 <ferror@plt+0x70e0>
  408a9c:	b	408b04 <ferror@plt+0x7144>
  408aa0:	ldurb	w8, [x29, #-118]
  408aa4:	tbnz	w8, #0, 408aac <ferror@plt+0x70ec>
  408aa8:	b	408ae4 <ferror@plt+0x7124>
  408aac:	ldur	x0, [x29, #-16]
  408ab0:	ldur	x1, [x29, #-96]
  408ab4:	ldur	x2, [x29, #-32]
  408ab8:	ldur	x3, [x29, #-40]
  408abc:	ldur	w5, [x29, #-48]
  408ac0:	ldur	x6, [x29, #-56]
  408ac4:	ldur	x7, [x29, #-64]
  408ac8:	ldur	x8, [x29, #-72]
  408acc:	mov	w4, #0x5                   	// #5
  408ad0:	mov	x9, sp
  408ad4:	str	x8, [x9]
  408ad8:	bl	407930 <ferror@plt+0x5f70>
  408adc:	stur	x0, [x29, #-8]
  408ae0:	b	408bf0 <ferror@plt+0x7230>
  408ae4:	ldur	x8, [x29, #-24]
  408ae8:	cbnz	x8, 408b04 <ferror@plt+0x7144>
  408aec:	ldur	x8, [x29, #-96]
  408af0:	cbz	x8, 408b04 <ferror@plt+0x7144>
  408af4:	ldur	x8, [x29, #-96]
  408af8:	stur	x8, [x29, #-24]
  408afc:	stur	xzr, [x29, #-88]
  408b00:	b	4079d8 <ferror@plt+0x6018>
  408b04:	ldur	x8, [x29, #-104]
  408b08:	cbz	x8, 408b64 <ferror@plt+0x71a4>
  408b0c:	ldurb	w8, [x29, #-115]
  408b10:	tbnz	w8, #0, 408b64 <ferror@plt+0x71a4>
  408b14:	ldur	x8, [x29, #-104]
  408b18:	ldrb	w9, [x8]
  408b1c:	cbz	w9, 408b64 <ferror@plt+0x71a4>
  408b20:	ldur	x8, [x29, #-88]
  408b24:	ldur	x9, [x29, #-24]
  408b28:	cmp	x8, x9
  408b2c:	b.cs	408b48 <ferror@plt+0x7188>  // b.hs, b.nlast
  408b30:	ldur	x8, [x29, #-104]
  408b34:	ldrb	w9, [x8]
  408b38:	ldur	x8, [x29, #-16]
  408b3c:	ldur	x10, [x29, #-88]
  408b40:	add	x8, x8, x10
  408b44:	strb	w9, [x8]
  408b48:	ldur	x8, [x29, #-88]
  408b4c:	add	x8, x8, #0x1
  408b50:	stur	x8, [x29, #-88]
  408b54:	ldur	x8, [x29, #-104]
  408b58:	add	x8, x8, #0x1
  408b5c:	stur	x8, [x29, #-104]
  408b60:	b	408b14 <ferror@plt+0x7154>
  408b64:	ldur	x8, [x29, #-88]
  408b68:	ldur	x9, [x29, #-24]
  408b6c:	cmp	x8, x9
  408b70:	b.cs	408b88 <ferror@plt+0x71c8>  // b.hs, b.nlast
  408b74:	ldur	x8, [x29, #-16]
  408b78:	ldur	x9, [x29, #-88]
  408b7c:	add	x8, x8, x9
  408b80:	mov	w10, #0x0                   	// #0
  408b84:	strb	w10, [x8]
  408b88:	ldur	x8, [x29, #-88]
  408b8c:	stur	x8, [x29, #-8]
  408b90:	b	408bf0 <ferror@plt+0x7230>
  408b94:	ldur	w8, [x29, #-44]
  408b98:	cmp	w8, #0x2
  408b9c:	b.ne	408bb4 <ferror@plt+0x71f4>  // b.any
  408ba0:	ldurb	w8, [x29, #-113]
  408ba4:	tbnz	w8, #0, 408bac <ferror@plt+0x71ec>
  408ba8:	b	408bb4 <ferror@plt+0x71f4>
  408bac:	mov	w8, #0x4                   	// #4
  408bb0:	stur	w8, [x29, #-44]
  408bb4:	ldur	x0, [x29, #-16]
  408bb8:	ldur	x1, [x29, #-24]
  408bbc:	ldur	x2, [x29, #-32]
  408bc0:	ldur	x3, [x29, #-40]
  408bc4:	ldur	w4, [x29, #-44]
  408bc8:	ldur	w8, [x29, #-48]
  408bcc:	and	w5, w8, #0xfffffffd
  408bd0:	ldur	x7, [x29, #-64]
  408bd4:	ldur	x9, [x29, #-72]
  408bd8:	mov	x10, xzr
  408bdc:	mov	x6, x10
  408be0:	mov	x10, sp
  408be4:	str	x9, [x10]
  408be8:	bl	407930 <ferror@plt+0x5f70>
  408bec:	stur	x0, [x29, #-8]
  408bf0:	ldur	x0, [x29, #-8]
  408bf4:	ldr	x28, [sp, #288]
  408bf8:	ldp	x29, x30, [sp, #272]
  408bfc:	add	sp, sp, #0x130
  408c00:	ret
  408c04:	sub	sp, sp, #0x30
  408c08:	stp	x29, x30, [sp, #32]
  408c0c:	add	x29, sp, #0x20
  408c10:	mov	x8, xzr
  408c14:	stur	x0, [x29, #-8]
  408c18:	str	x1, [sp, #16]
  408c1c:	str	x2, [sp, #8]
  408c20:	ldur	x0, [x29, #-8]
  408c24:	ldr	x1, [sp, #16]
  408c28:	ldr	x3, [sp, #8]
  408c2c:	mov	x2, x8
  408c30:	bl	408c40 <ferror@plt+0x7280>
  408c34:	ldp	x29, x30, [sp, #32]
  408c38:	add	sp, sp, #0x30
  408c3c:	ret
  408c40:	sub	sp, sp, #0x70
  408c44:	stp	x29, x30, [sp, #96]
  408c48:	add	x29, sp, #0x60
  408c4c:	stur	x0, [x29, #-8]
  408c50:	stur	x1, [x29, #-16]
  408c54:	stur	x2, [x29, #-24]
  408c58:	stur	x3, [x29, #-32]
  408c5c:	ldur	x8, [x29, #-32]
  408c60:	cbz	x8, 408c70 <ferror@plt+0x72b0>
  408c64:	ldur	x8, [x29, #-32]
  408c68:	str	x8, [sp, #24]
  408c6c:	b	408c7c <ferror@plt+0x72bc>
  408c70:	adrp	x8, 420000 <ferror@plt+0x1e640>
  408c74:	add	x8, x8, #0x3d0
  408c78:	str	x8, [sp, #24]
  408c7c:	ldr	x8, [sp, #24]
  408c80:	stur	x8, [x29, #-40]
  408c84:	bl	401980 <__errno_location@plt>
  408c88:	ldr	w9, [x0]
  408c8c:	stur	w9, [x29, #-44]
  408c90:	ldur	x8, [x29, #-40]
  408c94:	ldr	w9, [x8, #4]
  408c98:	ldur	x8, [x29, #-24]
  408c9c:	mov	x10, xzr
  408ca0:	mov	w11, #0x1                   	// #1
  408ca4:	mov	w12, wzr
  408ca8:	cmp	x8, #0x0
  408cac:	csel	w11, w12, w11, ne  // ne = any
  408cb0:	orr	w9, w9, w11
  408cb4:	str	w9, [sp, #48]
  408cb8:	ldur	x2, [x29, #-8]
  408cbc:	ldur	x3, [x29, #-16]
  408cc0:	ldur	x8, [x29, #-40]
  408cc4:	ldr	w4, [x8]
  408cc8:	ldr	w5, [sp, #48]
  408ccc:	ldur	x8, [x29, #-40]
  408cd0:	add	x6, x8, #0x8
  408cd4:	ldur	x8, [x29, #-40]
  408cd8:	ldr	x7, [x8, #40]
  408cdc:	ldur	x8, [x29, #-40]
  408ce0:	ldr	x8, [x8, #48]
  408ce4:	mov	x0, x10
  408ce8:	mov	x1, x10
  408cec:	mov	x10, sp
  408cf0:	str	x8, [x10]
  408cf4:	bl	407930 <ferror@plt+0x5f70>
  408cf8:	add	x8, x0, #0x1
  408cfc:	str	x8, [sp, #40]
  408d00:	ldr	x0, [sp, #40]
  408d04:	bl	40a1e0 <ferror@plt+0x8820>
  408d08:	str	x0, [sp, #32]
  408d0c:	ldr	x0, [sp, #32]
  408d10:	ldr	x1, [sp, #40]
  408d14:	ldur	x2, [x29, #-8]
  408d18:	ldur	x3, [x29, #-16]
  408d1c:	ldur	x8, [x29, #-40]
  408d20:	ldr	w4, [x8]
  408d24:	ldr	w5, [sp, #48]
  408d28:	ldur	x8, [x29, #-40]
  408d2c:	add	x6, x8, #0x8
  408d30:	ldur	x8, [x29, #-40]
  408d34:	ldr	x7, [x8, #40]
  408d38:	ldur	x8, [x29, #-40]
  408d3c:	ldr	x8, [x8, #48]
  408d40:	mov	x10, sp
  408d44:	str	x8, [x10]
  408d48:	bl	407930 <ferror@plt+0x5f70>
  408d4c:	ldur	w9, [x29, #-44]
  408d50:	str	w9, [sp, #20]
  408d54:	bl	401980 <__errno_location@plt>
  408d58:	ldr	w9, [sp, #20]
  408d5c:	str	w9, [x0]
  408d60:	ldur	x8, [x29, #-24]
  408d64:	cbz	x8, 408d78 <ferror@plt+0x73b8>
  408d68:	ldr	x8, [sp, #40]
  408d6c:	subs	x8, x8, #0x1
  408d70:	ldur	x9, [x29, #-24]
  408d74:	str	x8, [x9]
  408d78:	ldr	x0, [sp, #32]
  408d7c:	ldp	x29, x30, [sp, #96]
  408d80:	add	sp, sp, #0x70
  408d84:	ret
  408d88:	sub	sp, sp, #0x30
  408d8c:	stp	x29, x30, [sp, #32]
  408d90:	add	x29, sp, #0x20
  408d94:	adrp	x8, 420000 <ferror@plt+0x1e640>
  408d98:	add	x8, x8, #0x220
  408d9c:	mov	w9, #0x1                   	// #1
  408da0:	adrp	x10, 420000 <ferror@plt+0x1e640>
  408da4:	add	x10, x10, #0x230
  408da8:	ldr	x8, [x8]
  408dac:	stur	x8, [x29, #-8]
  408db0:	stur	w9, [x29, #-12]
  408db4:	str	x10, [sp, #8]
  408db8:	ldur	w8, [x29, #-12]
  408dbc:	adrp	x9, 420000 <ferror@plt+0x1e640>
  408dc0:	add	x9, x9, #0x228
  408dc4:	ldr	w10, [x9]
  408dc8:	cmp	w8, w10
  408dcc:	b.ge	408dfc <ferror@plt+0x743c>  // b.tcont
  408dd0:	ldur	x8, [x29, #-8]
  408dd4:	ldursw	x9, [x29, #-12]
  408dd8:	mov	x10, #0x10                  	// #16
  408ddc:	mul	x9, x10, x9
  408de0:	add	x8, x8, x9
  408de4:	ldr	x0, [x8, #8]
  408de8:	bl	4018b0 <free@plt>
  408dec:	ldur	w8, [x29, #-12]
  408df0:	add	w8, w8, #0x1
  408df4:	stur	w8, [x29, #-12]
  408df8:	b	408db8 <ferror@plt+0x73f8>
  408dfc:	ldur	x8, [x29, #-8]
  408e00:	ldr	x8, [x8, #8]
  408e04:	adrp	x9, 420000 <ferror@plt+0x1e640>
  408e08:	add	x9, x9, #0x408
  408e0c:	cmp	x8, x9
  408e10:	b.eq	408e38 <ferror@plt+0x7478>  // b.none
  408e14:	ldur	x8, [x29, #-8]
  408e18:	ldr	x0, [x8, #8]
  408e1c:	bl	4018b0 <free@plt>
  408e20:	mov	x8, #0x100                 	// #256
  408e24:	ldr	x9, [sp, #8]
  408e28:	str	x8, [x9]
  408e2c:	adrp	x8, 420000 <ferror@plt+0x1e640>
  408e30:	add	x8, x8, #0x408
  408e34:	str	x8, [x9, #8]
  408e38:	ldur	x8, [x29, #-8]
  408e3c:	ldr	x9, [sp, #8]
  408e40:	cmp	x8, x9
  408e44:	b.eq	408e60 <ferror@plt+0x74a0>  // b.none
  408e48:	ldur	x0, [x29, #-8]
  408e4c:	bl	4018b0 <free@plt>
  408e50:	adrp	x8, 420000 <ferror@plt+0x1e640>
  408e54:	add	x8, x8, #0x220
  408e58:	ldr	x9, [sp, #8]
  408e5c:	str	x9, [x8]
  408e60:	adrp	x8, 420000 <ferror@plt+0x1e640>
  408e64:	add	x8, x8, #0x228
  408e68:	mov	w9, #0x1                   	// #1
  408e6c:	str	w9, [x8]
  408e70:	ldp	x29, x30, [sp, #32]
  408e74:	add	sp, sp, #0x30
  408e78:	ret
  408e7c:	sub	sp, sp, #0x20
  408e80:	stp	x29, x30, [sp, #16]
  408e84:	add	x29, sp, #0x10
  408e88:	mov	x2, #0xffffffffffffffff    	// #-1
  408e8c:	adrp	x3, 420000 <ferror@plt+0x1e640>
  408e90:	add	x3, x3, #0x3d0
  408e94:	stur	w0, [x29, #-4]
  408e98:	str	x1, [sp]
  408e9c:	ldur	w0, [x29, #-4]
  408ea0:	ldr	x1, [sp]
  408ea4:	bl	408eb4 <ferror@plt+0x74f4>
  408ea8:	ldp	x29, x30, [sp, #16]
  408eac:	add	sp, sp, #0x20
  408eb0:	ret
  408eb4:	sub	sp, sp, #0x90
  408eb8:	stp	x29, x30, [sp, #128]
  408ebc:	add	x29, sp, #0x80
  408ec0:	adrp	x8, 420000 <ferror@plt+0x1e640>
  408ec4:	add	x8, x8, #0x220
  408ec8:	adrp	x9, 420000 <ferror@plt+0x1e640>
  408ecc:	add	x9, x9, #0x228
  408ed0:	stur	w0, [x29, #-4]
  408ed4:	stur	x1, [x29, #-16]
  408ed8:	stur	x2, [x29, #-24]
  408edc:	stur	x3, [x29, #-32]
  408ee0:	str	x8, [sp, #32]
  408ee4:	str	x9, [sp, #24]
  408ee8:	bl	401980 <__errno_location@plt>
  408eec:	ldr	w10, [x0]
  408ef0:	stur	w10, [x29, #-36]
  408ef4:	ldr	x8, [sp, #32]
  408ef8:	ldr	x9, [x8]
  408efc:	stur	x9, [x29, #-48]
  408f00:	ldur	w10, [x29, #-4]
  408f04:	cmp	w10, #0x0
  408f08:	cset	w10, ge  // ge = tcont
  408f0c:	tbnz	w10, #0, 408f14 <ferror@plt+0x7554>
  408f10:	bl	401800 <abort@plt>
  408f14:	ldr	x8, [sp, #24]
  408f18:	ldr	w9, [x8]
  408f1c:	ldur	w10, [x29, #-4]
  408f20:	cmp	w9, w10
  408f24:	b.gt	409018 <ferror@plt+0x7658>
  408f28:	ldur	x8, [x29, #-48]
  408f2c:	adrp	x9, 420000 <ferror@plt+0x1e640>
  408f30:	add	x9, x9, #0x230
  408f34:	cmp	x8, x9
  408f38:	cset	w10, eq  // eq = none
  408f3c:	and	w10, w10, #0x1
  408f40:	sturb	w10, [x29, #-49]
  408f44:	mov	w10, #0x7ffffffe            	// #2147483646
  408f48:	stur	w10, [x29, #-56]
  408f4c:	ldur	w10, [x29, #-56]
  408f50:	ldur	w11, [x29, #-4]
  408f54:	cmp	w10, w11
  408f58:	b.ge	408f60 <ferror@plt+0x75a0>  // b.tcont
  408f5c:	bl	40a33c <ferror@plt+0x897c>
  408f60:	ldurb	w8, [x29, #-49]
  408f64:	tbnz	w8, #0, 408f6c <ferror@plt+0x75ac>
  408f68:	b	408f78 <ferror@plt+0x75b8>
  408f6c:	mov	x8, xzr
  408f70:	str	x8, [sp, #16]
  408f74:	b	408f80 <ferror@plt+0x75c0>
  408f78:	ldur	x8, [x29, #-48]
  408f7c:	str	x8, [sp, #16]
  408f80:	ldr	x8, [sp, #16]
  408f84:	ldur	w9, [x29, #-4]
  408f88:	add	w9, w9, #0x1
  408f8c:	mov	w10, #0x10                  	// #16
  408f90:	smull	x1, w9, w10
  408f94:	mov	x0, x8
  408f98:	bl	40a080 <ferror@plt+0x86c0>
  408f9c:	stur	x0, [x29, #-48]
  408fa0:	adrp	x8, 420000 <ferror@plt+0x1e640>
  408fa4:	add	x8, x8, #0x220
  408fa8:	str	x0, [x8]
  408fac:	ldurb	w9, [x29, #-49]
  408fb0:	tbnz	w9, #0, 408fb8 <ferror@plt+0x75f8>
  408fb4:	b	408fcc <ferror@plt+0x760c>
  408fb8:	ldur	x8, [x29, #-48]
  408fbc:	adrp	x9, 420000 <ferror@plt+0x1e640>
  408fc0:	add	x9, x9, #0x230
  408fc4:	ldr	q0, [x9]
  408fc8:	str	q0, [x8]
  408fcc:	ldur	x8, [x29, #-48]
  408fd0:	ldr	x9, [sp, #24]
  408fd4:	ldrsw	x10, [x9]
  408fd8:	mov	x11, #0x10                  	// #16
  408fdc:	mul	x10, x11, x10
  408fe0:	add	x0, x8, x10
  408fe4:	ldur	w12, [x29, #-4]
  408fe8:	add	w12, w12, #0x1
  408fec:	ldr	w13, [x9]
  408ff0:	subs	w12, w12, w13
  408ff4:	mov	w13, #0x10                  	// #16
  408ff8:	smull	x2, w12, w13
  408ffc:	mov	w12, wzr
  409000:	mov	w1, w12
  409004:	bl	401790 <memset@plt>
  409008:	ldur	w12, [x29, #-4]
  40900c:	add	w12, w12, #0x1
  409010:	ldr	x8, [sp, #24]
  409014:	str	w12, [x8]
  409018:	ldur	x8, [x29, #-48]
  40901c:	ldursw	x9, [x29, #-4]
  409020:	mov	x10, #0x10                  	// #16
  409024:	mul	x9, x10, x9
  409028:	ldr	x8, [x8, x9]
  40902c:	str	x8, [sp, #64]
  409030:	ldur	x8, [x29, #-48]
  409034:	ldursw	x9, [x29, #-4]
  409038:	mul	x9, x10, x9
  40903c:	add	x8, x8, x9
  409040:	ldr	x8, [x8, #8]
  409044:	str	x8, [sp, #56]
  409048:	ldur	x8, [x29, #-32]
  40904c:	ldr	w11, [x8, #4]
  409050:	orr	w11, w11, #0x1
  409054:	str	w11, [sp, #52]
  409058:	ldr	x0, [sp, #56]
  40905c:	ldr	x1, [sp, #64]
  409060:	ldur	x2, [x29, #-16]
  409064:	ldur	x3, [x29, #-24]
  409068:	ldur	x8, [x29, #-32]
  40906c:	ldr	w4, [x8]
  409070:	ldr	w5, [sp, #52]
  409074:	ldur	x8, [x29, #-32]
  409078:	add	x6, x8, #0x8
  40907c:	ldur	x8, [x29, #-32]
  409080:	ldr	x7, [x8, #40]
  409084:	ldur	x8, [x29, #-32]
  409088:	ldr	x8, [x8, #48]
  40908c:	mov	x9, sp
  409090:	str	x8, [x9]
  409094:	bl	407930 <ferror@plt+0x5f70>
  409098:	str	x0, [sp, #40]
  40909c:	ldr	x8, [sp, #64]
  4090a0:	ldr	x9, [sp, #40]
  4090a4:	cmp	x8, x9
  4090a8:	b.hi	40914c <ferror@plt+0x778c>  // b.pmore
  4090ac:	ldr	x8, [sp, #40]
  4090b0:	add	x8, x8, #0x1
  4090b4:	str	x8, [sp, #64]
  4090b8:	ldur	x9, [x29, #-48]
  4090bc:	ldursw	x10, [x29, #-4]
  4090c0:	mov	x11, #0x10                  	// #16
  4090c4:	mul	x10, x11, x10
  4090c8:	str	x8, [x9, x10]
  4090cc:	ldr	x8, [sp, #56]
  4090d0:	adrp	x9, 420000 <ferror@plt+0x1e640>
  4090d4:	add	x9, x9, #0x408
  4090d8:	cmp	x8, x9
  4090dc:	b.eq	4090e8 <ferror@plt+0x7728>  // b.none
  4090e0:	ldr	x0, [sp, #56]
  4090e4:	bl	4018b0 <free@plt>
  4090e8:	ldr	x0, [sp, #64]
  4090ec:	bl	40a1e0 <ferror@plt+0x8820>
  4090f0:	str	x0, [sp, #56]
  4090f4:	ldur	x8, [x29, #-48]
  4090f8:	ldursw	x9, [x29, #-4]
  4090fc:	mov	x10, #0x10                  	// #16
  409100:	mul	x9, x10, x9
  409104:	add	x8, x8, x9
  409108:	str	x0, [x8, #8]
  40910c:	ldr	x0, [sp, #56]
  409110:	ldr	x1, [sp, #64]
  409114:	ldur	x2, [x29, #-16]
  409118:	ldur	x3, [x29, #-24]
  40911c:	ldur	x8, [x29, #-32]
  409120:	ldr	w4, [x8]
  409124:	ldr	w5, [sp, #52]
  409128:	ldur	x8, [x29, #-32]
  40912c:	add	x6, x8, #0x8
  409130:	ldur	x8, [x29, #-32]
  409134:	ldr	x7, [x8, #40]
  409138:	ldur	x8, [x29, #-32]
  40913c:	ldr	x8, [x8, #48]
  409140:	mov	x9, sp
  409144:	str	x8, [x9]
  409148:	bl	407930 <ferror@plt+0x5f70>
  40914c:	ldur	w8, [x29, #-36]
  409150:	str	w8, [sp, #12]
  409154:	bl	401980 <__errno_location@plt>
  409158:	ldr	w8, [sp, #12]
  40915c:	str	w8, [x0]
  409160:	ldr	x0, [sp, #56]
  409164:	ldp	x29, x30, [sp, #128]
  409168:	add	sp, sp, #0x90
  40916c:	ret
  409170:	sub	sp, sp, #0x30
  409174:	stp	x29, x30, [sp, #32]
  409178:	add	x29, sp, #0x20
  40917c:	adrp	x3, 420000 <ferror@plt+0x1e640>
  409180:	add	x3, x3, #0x3d0
  409184:	stur	w0, [x29, #-4]
  409188:	str	x1, [sp, #16]
  40918c:	str	x2, [sp, #8]
  409190:	ldur	w0, [x29, #-4]
  409194:	ldr	x1, [sp, #16]
  409198:	ldr	x2, [sp, #8]
  40919c:	bl	408eb4 <ferror@plt+0x74f4>
  4091a0:	ldp	x29, x30, [sp, #32]
  4091a4:	add	sp, sp, #0x30
  4091a8:	ret
  4091ac:	sub	sp, sp, #0x20
  4091b0:	stp	x29, x30, [sp, #16]
  4091b4:	add	x29, sp, #0x10
  4091b8:	mov	w8, wzr
  4091bc:	str	x0, [sp, #8]
  4091c0:	ldr	x1, [sp, #8]
  4091c4:	mov	w0, w8
  4091c8:	bl	408e7c <ferror@plt+0x74bc>
  4091cc:	ldp	x29, x30, [sp, #16]
  4091d0:	add	sp, sp, #0x20
  4091d4:	ret
  4091d8:	sub	sp, sp, #0x20
  4091dc:	stp	x29, x30, [sp, #16]
  4091e0:	add	x29, sp, #0x10
  4091e4:	mov	w8, wzr
  4091e8:	str	x0, [sp, #8]
  4091ec:	str	x1, [sp]
  4091f0:	ldr	x1, [sp, #8]
  4091f4:	ldr	x2, [sp]
  4091f8:	mov	w0, w8
  4091fc:	bl	409170 <ferror@plt+0x77b0>
  409200:	ldp	x29, x30, [sp, #16]
  409204:	add	sp, sp, #0x20
  409208:	ret
  40920c:	sub	sp, sp, #0x70
  409210:	stp	x29, x30, [sp, #96]
  409214:	add	x29, sp, #0x60
  409218:	mov	x8, #0xffffffffffffffff    	// #-1
  40921c:	add	x9, sp, #0x18
  409220:	stur	w0, [x29, #-4]
  409224:	stur	w1, [x29, #-8]
  409228:	stur	x2, [x29, #-16]
  40922c:	ldur	w0, [x29, #-8]
  409230:	str	x8, [sp, #16]
  409234:	mov	x8, x9
  409238:	str	x9, [sp, #8]
  40923c:	bl	409260 <ferror@plt+0x78a0>
  409240:	ldur	w0, [x29, #-4]
  409244:	ldur	x1, [x29, #-16]
  409248:	ldr	x2, [sp, #16]
  40924c:	ldr	x3, [sp, #8]
  409250:	bl	408eb4 <ferror@plt+0x74f4>
  409254:	ldp	x29, x30, [sp, #96]
  409258:	add	sp, sp, #0x70
  40925c:	ret
  409260:	sub	sp, sp, #0x20
  409264:	stp	x29, x30, [sp, #16]
  409268:	add	x29, sp, #0x10
  40926c:	mov	x2, #0x38                  	// #56
  409270:	stur	w0, [x29, #-4]
  409274:	mov	x0, x8
  409278:	mov	w9, wzr
  40927c:	mov	w1, w9
  409280:	str	x8, [sp]
  409284:	bl	401790 <memset@plt>
  409288:	ldur	w9, [x29, #-4]
  40928c:	cmp	w9, #0xa
  409290:	b.ne	409298 <ferror@plt+0x78d8>  // b.any
  409294:	bl	401800 <abort@plt>
  409298:	ldur	w8, [x29, #-4]
  40929c:	ldr	x9, [sp]
  4092a0:	str	w8, [x9]
  4092a4:	ldp	x29, x30, [sp, #16]
  4092a8:	add	sp, sp, #0x20
  4092ac:	ret
  4092b0:	sub	sp, sp, #0x70
  4092b4:	stp	x29, x30, [sp, #96]
  4092b8:	add	x29, sp, #0x60
  4092bc:	add	x8, sp, #0x10
  4092c0:	stur	w0, [x29, #-4]
  4092c4:	stur	w1, [x29, #-8]
  4092c8:	stur	x2, [x29, #-16]
  4092cc:	stur	x3, [x29, #-24]
  4092d0:	ldur	w0, [x29, #-8]
  4092d4:	str	x8, [sp, #8]
  4092d8:	bl	409260 <ferror@plt+0x78a0>
  4092dc:	ldur	w0, [x29, #-4]
  4092e0:	ldur	x1, [x29, #-16]
  4092e4:	ldur	x2, [x29, #-24]
  4092e8:	ldr	x3, [sp, #8]
  4092ec:	bl	408eb4 <ferror@plt+0x74f4>
  4092f0:	ldp	x29, x30, [sp, #96]
  4092f4:	add	sp, sp, #0x70
  4092f8:	ret
  4092fc:	sub	sp, sp, #0x20
  409300:	stp	x29, x30, [sp, #16]
  409304:	add	x29, sp, #0x10
  409308:	mov	w8, wzr
  40930c:	stur	w0, [x29, #-4]
  409310:	str	x1, [sp]
  409314:	ldur	w1, [x29, #-4]
  409318:	ldr	x2, [sp]
  40931c:	mov	w0, w8
  409320:	bl	40920c <ferror@plt+0x784c>
  409324:	ldp	x29, x30, [sp, #16]
  409328:	add	sp, sp, #0x20
  40932c:	ret
  409330:	sub	sp, sp, #0x30
  409334:	stp	x29, x30, [sp, #32]
  409338:	add	x29, sp, #0x20
  40933c:	mov	w8, wzr
  409340:	stur	w0, [x29, #-4]
  409344:	str	x1, [sp, #16]
  409348:	str	x2, [sp, #8]
  40934c:	ldur	w1, [x29, #-4]
  409350:	ldr	x2, [sp, #16]
  409354:	ldr	x3, [sp, #8]
  409358:	mov	w0, w8
  40935c:	bl	4092b0 <ferror@plt+0x78f0>
  409360:	ldp	x29, x30, [sp, #32]
  409364:	add	sp, sp, #0x30
  409368:	ret
  40936c:	sub	sp, sp, #0x70
  409370:	stp	x29, x30, [sp, #96]
  409374:	add	x29, sp, #0x60
  409378:	adrp	x8, 420000 <ferror@plt+0x1e640>
  40937c:	add	x8, x8, #0x3d0
  409380:	mov	x9, #0x38                  	// #56
  409384:	mov	w10, #0x1                   	// #1
  409388:	mov	w11, wzr
  40938c:	add	x12, sp, #0x10
  409390:	stur	x0, [x29, #-8]
  409394:	stur	x1, [x29, #-16]
  409398:	sturb	w2, [x29, #-17]
  40939c:	mov	x0, x12
  4093a0:	mov	x1, x8
  4093a4:	mov	x2, x9
  4093a8:	str	w10, [sp, #12]
  4093ac:	str	w11, [sp, #8]
  4093b0:	str	x12, [sp]
  4093b4:	bl	401600 <memcpy@plt>
  4093b8:	ldurb	w1, [x29, #-17]
  4093bc:	ldr	x0, [sp]
  4093c0:	ldr	w2, [sp, #12]
  4093c4:	bl	4076f8 <ferror@plt+0x5d38>
  4093c8:	ldur	x1, [x29, #-8]
  4093cc:	ldur	x2, [x29, #-16]
  4093d0:	ldr	w10, [sp, #8]
  4093d4:	mov	w0, w10
  4093d8:	ldr	x3, [sp]
  4093dc:	bl	408eb4 <ferror@plt+0x74f4>
  4093e0:	ldp	x29, x30, [sp, #96]
  4093e4:	add	sp, sp, #0x70
  4093e8:	ret
  4093ec:	sub	sp, sp, #0x20
  4093f0:	stp	x29, x30, [sp, #16]
  4093f4:	add	x29, sp, #0x10
  4093f8:	mov	x8, #0xffffffffffffffff    	// #-1
  4093fc:	str	x0, [sp, #8]
  409400:	strb	w1, [sp, #7]
  409404:	ldr	x0, [sp, #8]
  409408:	ldrb	w2, [sp, #7]
  40940c:	mov	x1, x8
  409410:	bl	40936c <ferror@plt+0x79ac>
  409414:	ldp	x29, x30, [sp, #16]
  409418:	add	sp, sp, #0x20
  40941c:	ret
  409420:	sub	sp, sp, #0x20
  409424:	stp	x29, x30, [sp, #16]
  409428:	add	x29, sp, #0x10
  40942c:	str	x0, [sp, #8]
  409430:	ldr	x0, [sp, #8]
  409434:	mov	w1, #0x3a                  	// #58
  409438:	bl	4093ec <ferror@plt+0x7a2c>
  40943c:	ldp	x29, x30, [sp, #16]
  409440:	add	sp, sp, #0x20
  409444:	ret
  409448:	sub	sp, sp, #0x20
  40944c:	stp	x29, x30, [sp, #16]
  409450:	add	x29, sp, #0x10
  409454:	str	x0, [sp, #8]
  409458:	str	x1, [sp]
  40945c:	ldr	x0, [sp, #8]
  409460:	ldr	x1, [sp]
  409464:	mov	w2, #0x3a                  	// #58
  409468:	bl	40936c <ferror@plt+0x79ac>
  40946c:	ldp	x29, x30, [sp, #16]
  409470:	add	sp, sp, #0x20
  409474:	ret
  409478:	sub	sp, sp, #0xc0
  40947c:	stp	x29, x30, [sp, #176]
  409480:	add	x29, sp, #0xb0
  409484:	mov	x8, #0x38                  	// #56
  409488:	mov	w9, #0x1                   	// #1
  40948c:	mov	x10, #0xffffffffffffffff    	// #-1
  409490:	sub	x11, x29, #0x48
  409494:	add	x12, sp, #0x30
  409498:	stur	w0, [x29, #-4]
  40949c:	stur	w1, [x29, #-8]
  4094a0:	stur	x2, [x29, #-16]
  4094a4:	ldur	w0, [x29, #-8]
  4094a8:	str	x8, [sp, #40]
  4094ac:	mov	x8, x12
  4094b0:	str	w9, [sp, #36]
  4094b4:	str	x10, [sp, #24]
  4094b8:	str	x11, [sp, #16]
  4094bc:	str	x12, [sp, #8]
  4094c0:	bl	409260 <ferror@plt+0x78a0>
  4094c4:	ldr	x0, [sp, #16]
  4094c8:	ldr	x1, [sp, #8]
  4094cc:	ldr	x2, [sp, #40]
  4094d0:	bl	401600 <memcpy@plt>
  4094d4:	ldr	x0, [sp, #16]
  4094d8:	mov	w1, #0x3a                  	// #58
  4094dc:	ldr	w2, [sp, #36]
  4094e0:	bl	4076f8 <ferror@plt+0x5d38>
  4094e4:	ldur	w9, [x29, #-4]
  4094e8:	ldur	x1, [x29, #-16]
  4094ec:	mov	w0, w9
  4094f0:	ldr	x2, [sp, #24]
  4094f4:	ldr	x3, [sp, #16]
  4094f8:	bl	408eb4 <ferror@plt+0x74f4>
  4094fc:	ldp	x29, x30, [sp, #176]
  409500:	add	sp, sp, #0xc0
  409504:	ret
  409508:	sub	sp, sp, #0x30
  40950c:	stp	x29, x30, [sp, #32]
  409510:	add	x29, sp, #0x20
  409514:	mov	x4, #0xffffffffffffffff    	// #-1
  409518:	stur	w0, [x29, #-4]
  40951c:	str	x1, [sp, #16]
  409520:	str	x2, [sp, #8]
  409524:	str	x3, [sp]
  409528:	ldur	w0, [x29, #-4]
  40952c:	ldr	x1, [sp, #16]
  409530:	ldr	x2, [sp, #8]
  409534:	ldr	x3, [sp]
  409538:	bl	409548 <ferror@plt+0x7b88>
  40953c:	ldp	x29, x30, [sp, #32]
  409540:	add	sp, sp, #0x30
  409544:	ret
  409548:	sub	sp, sp, #0x80
  40954c:	stp	x29, x30, [sp, #112]
  409550:	add	x29, sp, #0x70
  409554:	adrp	x8, 420000 <ferror@plt+0x1e640>
  409558:	add	x8, x8, #0x3d0
  40955c:	mov	x9, #0x38                  	// #56
  409560:	add	x10, sp, #0x10
  409564:	stur	w0, [x29, #-4]
  409568:	stur	x1, [x29, #-16]
  40956c:	stur	x2, [x29, #-24]
  409570:	stur	x3, [x29, #-32]
  409574:	stur	x4, [x29, #-40]
  409578:	mov	x0, x10
  40957c:	mov	x1, x8
  409580:	mov	x2, x9
  409584:	str	x10, [sp, #8]
  409588:	bl	401600 <memcpy@plt>
  40958c:	ldur	x1, [x29, #-16]
  409590:	ldur	x2, [x29, #-24]
  409594:	ldr	x0, [sp, #8]
  409598:	bl	407800 <ferror@plt+0x5e40>
  40959c:	ldur	w0, [x29, #-4]
  4095a0:	ldur	x1, [x29, #-32]
  4095a4:	ldur	x2, [x29, #-40]
  4095a8:	ldr	x3, [sp, #8]
  4095ac:	bl	408eb4 <ferror@plt+0x74f4>
  4095b0:	ldp	x29, x30, [sp, #112]
  4095b4:	add	sp, sp, #0x80
  4095b8:	ret
  4095bc:	sub	sp, sp, #0x30
  4095c0:	stp	x29, x30, [sp, #32]
  4095c4:	add	x29, sp, #0x20
  4095c8:	mov	w8, wzr
  4095cc:	stur	x0, [x29, #-8]
  4095d0:	str	x1, [sp, #16]
  4095d4:	str	x2, [sp, #8]
  4095d8:	ldur	x1, [x29, #-8]
  4095dc:	ldr	x2, [sp, #16]
  4095e0:	ldr	x3, [sp, #8]
  4095e4:	mov	w0, w8
  4095e8:	bl	409508 <ferror@plt+0x7b48>
  4095ec:	ldp	x29, x30, [sp, #32]
  4095f0:	add	sp, sp, #0x30
  4095f4:	ret
  4095f8:	sub	sp, sp, #0x30
  4095fc:	stp	x29, x30, [sp, #32]
  409600:	add	x29, sp, #0x20
  409604:	mov	w8, wzr
  409608:	stur	x0, [x29, #-8]
  40960c:	str	x1, [sp, #16]
  409610:	str	x2, [sp, #8]
  409614:	str	x3, [sp]
  409618:	ldur	x1, [x29, #-8]
  40961c:	ldr	x2, [sp, #16]
  409620:	ldr	x3, [sp, #8]
  409624:	ldr	x4, [sp]
  409628:	mov	w0, w8
  40962c:	bl	409548 <ferror@plt+0x7b88>
  409630:	ldp	x29, x30, [sp, #32]
  409634:	add	sp, sp, #0x30
  409638:	ret
  40963c:	sub	sp, sp, #0x30
  409640:	stp	x29, x30, [sp, #32]
  409644:	add	x29, sp, #0x20
  409648:	adrp	x3, 420000 <ferror@plt+0x1e640>
  40964c:	add	x3, x3, #0x240
  409650:	stur	w0, [x29, #-4]
  409654:	str	x1, [sp, #16]
  409658:	str	x2, [sp, #8]
  40965c:	ldur	w0, [x29, #-4]
  409660:	ldr	x1, [sp, #16]
  409664:	ldr	x2, [sp, #8]
  409668:	bl	408eb4 <ferror@plt+0x74f4>
  40966c:	ldp	x29, x30, [sp, #32]
  409670:	add	sp, sp, #0x30
  409674:	ret
  409678:	sub	sp, sp, #0x20
  40967c:	stp	x29, x30, [sp, #16]
  409680:	add	x29, sp, #0x10
  409684:	mov	w8, wzr
  409688:	str	x0, [sp, #8]
  40968c:	str	x1, [sp]
  409690:	ldr	x1, [sp, #8]
  409694:	ldr	x2, [sp]
  409698:	mov	w0, w8
  40969c:	bl	40963c <ferror@plt+0x7c7c>
  4096a0:	ldp	x29, x30, [sp, #16]
  4096a4:	add	sp, sp, #0x20
  4096a8:	ret
  4096ac:	sub	sp, sp, #0x20
  4096b0:	stp	x29, x30, [sp, #16]
  4096b4:	add	x29, sp, #0x10
  4096b8:	mov	x2, #0xffffffffffffffff    	// #-1
  4096bc:	stur	w0, [x29, #-4]
  4096c0:	str	x1, [sp]
  4096c4:	ldur	w0, [x29, #-4]
  4096c8:	ldr	x1, [sp]
  4096cc:	bl	40963c <ferror@plt+0x7c7c>
  4096d0:	ldp	x29, x30, [sp, #16]
  4096d4:	add	sp, sp, #0x20
  4096d8:	ret
  4096dc:	sub	sp, sp, #0x20
  4096e0:	stp	x29, x30, [sp, #16]
  4096e4:	add	x29, sp, #0x10
  4096e8:	mov	w8, wzr
  4096ec:	str	x0, [sp, #8]
  4096f0:	ldr	x1, [sp, #8]
  4096f4:	mov	w0, w8
  4096f8:	bl	4096ac <ferror@plt+0x7cec>
  4096fc:	ldp	x29, x30, [sp, #16]
  409700:	add	sp, sp, #0x20
  409704:	ret
  409708:	sub	sp, sp, #0x40
  40970c:	stp	x29, x30, [sp, #48]
  409710:	add	x29, sp, #0x30
  409714:	stur	x0, [x29, #-16]
  409718:	stur	w1, [x29, #-20]
  40971c:	ldur	x0, [x29, #-16]
  409720:	bl	401990 <gettext@plt>
  409724:	str	x0, [sp, #16]
  409728:	ldr	x8, [sp, #16]
  40972c:	ldur	x9, [x29, #-16]
  409730:	cmp	x8, x9
  409734:	b.eq	409744 <ferror@plt+0x7d84>  // b.none
  409738:	ldr	x8, [sp, #16]
  40973c:	stur	x8, [x29, #-8]
  409740:	b	4097e4 <ferror@plt+0x7e24>
  409744:	bl	40b350 <ferror@plt+0x9990>
  409748:	str	x0, [sp, #8]
  40974c:	ldr	x0, [sp, #8]
  409750:	adrp	x1, 40e000 <ferror@plt+0xc640>
  409754:	add	x1, x1, #0x860
  409758:	bl	40b168 <ferror@plt+0x97a8>
  40975c:	cbnz	w0, 409788 <ferror@plt+0x7dc8>
  409760:	ldur	x8, [x29, #-16]
  409764:	ldrb	w9, [x8]
  409768:	adrp	x8, 40e000 <ferror@plt+0xc640>
  40976c:	add	x8, x8, #0x86a
  409770:	adrp	x10, 40e000 <ferror@plt+0xc640>
  409774:	add	x10, x10, #0x866
  409778:	cmp	w9, #0x60
  40977c:	csel	x8, x10, x8, eq  // eq = none
  409780:	stur	x8, [x29, #-8]
  409784:	b	4097e4 <ferror@plt+0x7e24>
  409788:	ldr	x0, [sp, #8]
  40978c:	adrp	x1, 40e000 <ferror@plt+0xc640>
  409790:	add	x1, x1, #0x86e
  409794:	bl	40b168 <ferror@plt+0x97a8>
  409798:	cbnz	w0, 4097c4 <ferror@plt+0x7e04>
  40979c:	ldur	x8, [x29, #-16]
  4097a0:	ldrb	w9, [x8]
  4097a4:	adrp	x8, 40e000 <ferror@plt+0xc640>
  4097a8:	add	x8, x8, #0x87a
  4097ac:	adrp	x10, 40e000 <ferror@plt+0xc640>
  4097b0:	add	x10, x10, #0x876
  4097b4:	cmp	w9, #0x60
  4097b8:	csel	x8, x10, x8, eq  // eq = none
  4097bc:	stur	x8, [x29, #-8]
  4097c0:	b	4097e4 <ferror@plt+0x7e24>
  4097c4:	ldur	w8, [x29, #-20]
  4097c8:	adrp	x9, 40e000 <ferror@plt+0xc640>
  4097cc:	add	x9, x9, #0xc02
  4097d0:	adrp	x10, 40e000 <ferror@plt+0xc640>
  4097d4:	add	x10, x10, #0x85c
  4097d8:	cmp	w8, #0x9
  4097dc:	csel	x9, x10, x9, eq  // eq = none
  4097e0:	stur	x9, [x29, #-8]
  4097e4:	ldur	x0, [x29, #-8]
  4097e8:	ldp	x29, x30, [sp, #48]
  4097ec:	add	sp, sp, #0x40
  4097f0:	ret
  4097f4:	sub	sp, sp, #0x120
  4097f8:	stp	x29, x30, [sp, #256]
  4097fc:	str	x28, [sp, #272]
  409800:	add	x29, sp, #0x100
  409804:	stur	x0, [x29, #-8]
  409808:	stur	x1, [x29, #-16]
  40980c:	stur	x2, [x29, #-24]
  409810:	stur	x3, [x29, #-32]
  409814:	stur	x4, [x29, #-40]
  409818:	stur	x5, [x29, #-48]
  40981c:	ldur	x8, [x29, #-16]
  409820:	cbz	x8, 409844 <ferror@plt+0x7e84>
  409824:	ldur	x0, [x29, #-8]
  409828:	ldur	x2, [x29, #-16]
  40982c:	ldur	x3, [x29, #-24]
  409830:	ldur	x4, [x29, #-32]
  409834:	adrp	x1, 40e000 <ferror@plt+0xc640>
  409838:	add	x1, x1, #0x8a8
  40983c:	bl	4019a0 <fprintf@plt>
  409840:	b	40985c <ferror@plt+0x7e9c>
  409844:	ldur	x0, [x29, #-8]
  409848:	ldur	x2, [x29, #-24]
  40984c:	ldur	x3, [x29, #-32]
  409850:	adrp	x1, 40e000 <ferror@plt+0xc640>
  409854:	add	x1, x1, #0x8b4
  409858:	bl	4019a0 <fprintf@plt>
  40985c:	ldur	x0, [x29, #-8]
  409860:	adrp	x8, 40e000 <ferror@plt+0xc640>
  409864:	add	x8, x8, #0x8bb
  409868:	stur	x0, [x29, #-56]
  40986c:	mov	x0, x8
  409870:	bl	401990 <gettext@plt>
  409874:	ldur	x8, [x29, #-56]
  409878:	stur	x0, [x29, #-64]
  40987c:	mov	x0, x8
  409880:	adrp	x1, 40e000 <ferror@plt+0xc640>
  409884:	add	x1, x1, #0xb86
  409888:	ldur	x2, [x29, #-64]
  40988c:	mov	w3, #0x7e3                 	// #2019
  409890:	bl	4019a0 <fprintf@plt>
  409894:	adrp	x8, 40e000 <ferror@plt+0xc640>
  409898:	add	x8, x8, #0x8bf
  40989c:	mov	x0, x8
  4098a0:	bl	401990 <gettext@plt>
  4098a4:	ldur	x1, [x29, #-8]
  4098a8:	bl	401920 <fputs_unlocked@plt>
  4098ac:	ldur	x8, [x29, #-48]
  4098b0:	subs	x8, x8, #0x0
  4098b4:	cmp	x8, #0x9
  4098b8:	stur	x8, [x29, #-72]
  4098bc:	b.hi	409c24 <ferror@plt+0x8264>  // b.pmore
  4098c0:	adrp	x8, 40e000 <ferror@plt+0xc640>
  4098c4:	add	x8, x8, #0x880
  4098c8:	ldur	x11, [x29, #-72]
  4098cc:	ldrsw	x10, [x8, x11, lsl #2]
  4098d0:	add	x9, x8, x10
  4098d4:	br	x9
  4098d8:	b	409cb0 <ferror@plt+0x82f0>
  4098dc:	ldur	x0, [x29, #-8]
  4098e0:	adrp	x8, 40e000 <ferror@plt+0xc640>
  4098e4:	add	x8, x8, #0x98b
  4098e8:	stur	x0, [x29, #-80]
  4098ec:	mov	x0, x8
  4098f0:	bl	401990 <gettext@plt>
  4098f4:	ldur	x8, [x29, #-40]
  4098f8:	ldr	x2, [x8]
  4098fc:	ldur	x8, [x29, #-80]
  409900:	stur	x0, [x29, #-88]
  409904:	mov	x0, x8
  409908:	ldur	x1, [x29, #-88]
  40990c:	bl	4019a0 <fprintf@plt>
  409910:	b	409cb0 <ferror@plt+0x82f0>
  409914:	ldur	x0, [x29, #-8]
  409918:	adrp	x8, 40e000 <ferror@plt+0xc640>
  40991c:	add	x8, x8, #0x99b
  409920:	stur	x0, [x29, #-96]
  409924:	mov	x0, x8
  409928:	bl	401990 <gettext@plt>
  40992c:	ldur	x8, [x29, #-40]
  409930:	ldr	x2, [x8]
  409934:	ldur	x8, [x29, #-40]
  409938:	ldr	x3, [x8, #8]
  40993c:	ldur	x8, [x29, #-96]
  409940:	stur	x0, [x29, #-104]
  409944:	mov	x0, x8
  409948:	ldur	x1, [x29, #-104]
  40994c:	bl	4019a0 <fprintf@plt>
  409950:	b	409cb0 <ferror@plt+0x82f0>
  409954:	ldur	x0, [x29, #-8]
  409958:	adrp	x8, 40e000 <ferror@plt+0xc640>
  40995c:	add	x8, x8, #0x9b2
  409960:	stur	x0, [x29, #-112]
  409964:	mov	x0, x8
  409968:	bl	401990 <gettext@plt>
  40996c:	ldur	x8, [x29, #-40]
  409970:	ldr	x2, [x8]
  409974:	ldur	x8, [x29, #-40]
  409978:	ldr	x3, [x8, #8]
  40997c:	ldur	x8, [x29, #-40]
  409980:	ldr	x4, [x8, #16]
  409984:	ldur	x8, [x29, #-112]
  409988:	stur	x0, [x29, #-120]
  40998c:	mov	x0, x8
  409990:	ldur	x1, [x29, #-120]
  409994:	bl	4019a0 <fprintf@plt>
  409998:	b	409cb0 <ferror@plt+0x82f0>
  40999c:	ldur	x0, [x29, #-8]
  4099a0:	adrp	x8, 40e000 <ferror@plt+0xc640>
  4099a4:	add	x8, x8, #0x9ce
  4099a8:	str	x0, [sp, #128]
  4099ac:	mov	x0, x8
  4099b0:	bl	401990 <gettext@plt>
  4099b4:	ldur	x8, [x29, #-40]
  4099b8:	ldr	x2, [x8]
  4099bc:	ldur	x8, [x29, #-40]
  4099c0:	ldr	x3, [x8, #8]
  4099c4:	ldur	x8, [x29, #-40]
  4099c8:	ldr	x4, [x8, #16]
  4099cc:	ldur	x8, [x29, #-40]
  4099d0:	ldr	x5, [x8, #24]
  4099d4:	ldr	x8, [sp, #128]
  4099d8:	str	x0, [sp, #120]
  4099dc:	mov	x0, x8
  4099e0:	ldr	x1, [sp, #120]
  4099e4:	bl	4019a0 <fprintf@plt>
  4099e8:	b	409cb0 <ferror@plt+0x82f0>
  4099ec:	ldur	x0, [x29, #-8]
  4099f0:	adrp	x8, 40e000 <ferror@plt+0xc640>
  4099f4:	add	x8, x8, #0x9ee
  4099f8:	str	x0, [sp, #112]
  4099fc:	mov	x0, x8
  409a00:	bl	401990 <gettext@plt>
  409a04:	ldur	x8, [x29, #-40]
  409a08:	ldr	x2, [x8]
  409a0c:	ldur	x8, [x29, #-40]
  409a10:	ldr	x3, [x8, #8]
  409a14:	ldur	x8, [x29, #-40]
  409a18:	ldr	x4, [x8, #16]
  409a1c:	ldur	x8, [x29, #-40]
  409a20:	ldr	x5, [x8, #24]
  409a24:	ldur	x8, [x29, #-40]
  409a28:	ldr	x6, [x8, #32]
  409a2c:	ldr	x8, [sp, #112]
  409a30:	str	x0, [sp, #104]
  409a34:	mov	x0, x8
  409a38:	ldr	x1, [sp, #104]
  409a3c:	bl	4019a0 <fprintf@plt>
  409a40:	b	409cb0 <ferror@plt+0x82f0>
  409a44:	ldur	x0, [x29, #-8]
  409a48:	adrp	x8, 40e000 <ferror@plt+0xc640>
  409a4c:	add	x8, x8, #0xa12
  409a50:	str	x0, [sp, #96]
  409a54:	mov	x0, x8
  409a58:	bl	401990 <gettext@plt>
  409a5c:	ldur	x8, [x29, #-40]
  409a60:	ldr	x2, [x8]
  409a64:	ldur	x8, [x29, #-40]
  409a68:	ldr	x3, [x8, #8]
  409a6c:	ldur	x8, [x29, #-40]
  409a70:	ldr	x4, [x8, #16]
  409a74:	ldur	x8, [x29, #-40]
  409a78:	ldr	x5, [x8, #24]
  409a7c:	ldur	x8, [x29, #-40]
  409a80:	ldr	x6, [x8, #32]
  409a84:	ldur	x8, [x29, #-40]
  409a88:	ldr	x7, [x8, #40]
  409a8c:	ldr	x8, [sp, #96]
  409a90:	str	x0, [sp, #88]
  409a94:	mov	x0, x8
  409a98:	ldr	x1, [sp, #88]
  409a9c:	bl	4019a0 <fprintf@plt>
  409aa0:	b	409cb0 <ferror@plt+0x82f0>
  409aa4:	ldur	x0, [x29, #-8]
  409aa8:	adrp	x8, 40e000 <ferror@plt+0xc640>
  409aac:	add	x8, x8, #0xa3a
  409ab0:	str	x0, [sp, #80]
  409ab4:	mov	x0, x8
  409ab8:	bl	401990 <gettext@plt>
  409abc:	ldur	x8, [x29, #-40]
  409ac0:	ldr	x2, [x8]
  409ac4:	ldur	x8, [x29, #-40]
  409ac8:	ldr	x3, [x8, #8]
  409acc:	ldur	x8, [x29, #-40]
  409ad0:	ldr	x4, [x8, #16]
  409ad4:	ldur	x8, [x29, #-40]
  409ad8:	ldr	x5, [x8, #24]
  409adc:	ldur	x8, [x29, #-40]
  409ae0:	ldr	x6, [x8, #32]
  409ae4:	ldur	x8, [x29, #-40]
  409ae8:	ldr	x7, [x8, #40]
  409aec:	ldur	x8, [x29, #-40]
  409af0:	ldr	x8, [x8, #48]
  409af4:	ldr	x9, [sp, #80]
  409af8:	str	x0, [sp, #72]
  409afc:	mov	x0, x9
  409b00:	ldr	x1, [sp, #72]
  409b04:	mov	x10, sp
  409b08:	str	x8, [x10]
  409b0c:	bl	4019a0 <fprintf@plt>
  409b10:	b	409cb0 <ferror@plt+0x82f0>
  409b14:	ldur	x0, [x29, #-8]
  409b18:	adrp	x8, 40e000 <ferror@plt+0xc640>
  409b1c:	add	x8, x8, #0xa66
  409b20:	str	x0, [sp, #64]
  409b24:	mov	x0, x8
  409b28:	bl	401990 <gettext@plt>
  409b2c:	ldur	x8, [x29, #-40]
  409b30:	ldr	x2, [x8]
  409b34:	ldur	x8, [x29, #-40]
  409b38:	ldr	x3, [x8, #8]
  409b3c:	ldur	x8, [x29, #-40]
  409b40:	ldr	x4, [x8, #16]
  409b44:	ldur	x8, [x29, #-40]
  409b48:	ldr	x5, [x8, #24]
  409b4c:	ldur	x8, [x29, #-40]
  409b50:	ldr	x6, [x8, #32]
  409b54:	ldur	x8, [x29, #-40]
  409b58:	ldr	x7, [x8, #40]
  409b5c:	ldur	x8, [x29, #-40]
  409b60:	ldr	x8, [x8, #48]
  409b64:	ldur	x9, [x29, #-40]
  409b68:	ldr	x9, [x9, #56]
  409b6c:	ldr	x10, [sp, #64]
  409b70:	str	x0, [sp, #56]
  409b74:	mov	x0, x10
  409b78:	ldr	x1, [sp, #56]
  409b7c:	mov	x11, sp
  409b80:	str	x8, [x11]
  409b84:	mov	x8, sp
  409b88:	str	x9, [x8, #8]
  409b8c:	bl	4019a0 <fprintf@plt>
  409b90:	b	409cb0 <ferror@plt+0x82f0>
  409b94:	ldur	x0, [x29, #-8]
  409b98:	adrp	x8, 40e000 <ferror@plt+0xc640>
  409b9c:	add	x8, x8, #0xa96
  409ba0:	str	x0, [sp, #48]
  409ba4:	mov	x0, x8
  409ba8:	bl	401990 <gettext@plt>
  409bac:	ldur	x8, [x29, #-40]
  409bb0:	ldr	x2, [x8]
  409bb4:	ldur	x8, [x29, #-40]
  409bb8:	ldr	x3, [x8, #8]
  409bbc:	ldur	x8, [x29, #-40]
  409bc0:	ldr	x4, [x8, #16]
  409bc4:	ldur	x8, [x29, #-40]
  409bc8:	ldr	x5, [x8, #24]
  409bcc:	ldur	x8, [x29, #-40]
  409bd0:	ldr	x6, [x8, #32]
  409bd4:	ldur	x8, [x29, #-40]
  409bd8:	ldr	x7, [x8, #40]
  409bdc:	ldur	x8, [x29, #-40]
  409be0:	ldr	x8, [x8, #48]
  409be4:	ldur	x9, [x29, #-40]
  409be8:	ldr	x9, [x9, #56]
  409bec:	ldur	x10, [x29, #-40]
  409bf0:	ldr	x10, [x10, #64]
  409bf4:	ldr	x11, [sp, #48]
  409bf8:	str	x0, [sp, #40]
  409bfc:	mov	x0, x11
  409c00:	ldr	x1, [sp, #40]
  409c04:	mov	x12, sp
  409c08:	str	x8, [x12]
  409c0c:	mov	x8, sp
  409c10:	str	x9, [x8, #8]
  409c14:	mov	x8, sp
  409c18:	str	x10, [x8, #16]
  409c1c:	bl	4019a0 <fprintf@plt>
  409c20:	b	409cb0 <ferror@plt+0x82f0>
  409c24:	ldur	x0, [x29, #-8]
  409c28:	adrp	x8, 40e000 <ferror@plt+0xc640>
  409c2c:	add	x8, x8, #0xaca
  409c30:	str	x0, [sp, #32]
  409c34:	mov	x0, x8
  409c38:	bl	401990 <gettext@plt>
  409c3c:	ldur	x8, [x29, #-40]
  409c40:	ldr	x2, [x8]
  409c44:	ldur	x8, [x29, #-40]
  409c48:	ldr	x3, [x8, #8]
  409c4c:	ldur	x8, [x29, #-40]
  409c50:	ldr	x4, [x8, #16]
  409c54:	ldur	x8, [x29, #-40]
  409c58:	ldr	x5, [x8, #24]
  409c5c:	ldur	x8, [x29, #-40]
  409c60:	ldr	x6, [x8, #32]
  409c64:	ldur	x8, [x29, #-40]
  409c68:	ldr	x7, [x8, #40]
  409c6c:	ldur	x8, [x29, #-40]
  409c70:	ldr	x8, [x8, #48]
  409c74:	ldur	x9, [x29, #-40]
  409c78:	ldr	x9, [x9, #56]
  409c7c:	ldur	x10, [x29, #-40]
  409c80:	ldr	x10, [x10, #64]
  409c84:	ldr	x11, [sp, #32]
  409c88:	str	x0, [sp, #24]
  409c8c:	mov	x0, x11
  409c90:	ldr	x1, [sp, #24]
  409c94:	mov	x12, sp
  409c98:	str	x8, [x12]
  409c9c:	mov	x8, sp
  409ca0:	str	x9, [x8, #8]
  409ca4:	mov	x8, sp
  409ca8:	str	x10, [x8, #16]
  409cac:	bl	4019a0 <fprintf@plt>
  409cb0:	ldr	x28, [sp, #272]
  409cb4:	ldp	x29, x30, [sp, #256]
  409cb8:	add	sp, sp, #0x120
  409cbc:	ret
  409cc0:	sub	sp, sp, #0x40
  409cc4:	stp	x29, x30, [sp, #48]
  409cc8:	add	x29, sp, #0x30
  409ccc:	stur	x0, [x29, #-8]
  409cd0:	stur	x1, [x29, #-16]
  409cd4:	str	x2, [sp, #24]
  409cd8:	str	x3, [sp, #16]
  409cdc:	str	x4, [sp, #8]
  409ce0:	str	xzr, [sp]
  409ce4:	ldr	x8, [sp, #8]
  409ce8:	ldr	x9, [sp]
  409cec:	mov	x10, #0x8                   	// #8
  409cf0:	mul	x9, x10, x9
  409cf4:	add	x8, x8, x9
  409cf8:	ldr	x8, [x8]
  409cfc:	cbz	x8, 409d10 <ferror@plt+0x8350>
  409d00:	ldr	x8, [sp]
  409d04:	add	x8, x8, #0x1
  409d08:	str	x8, [sp]
  409d0c:	b	409ce4 <ferror@plt+0x8324>
  409d10:	ldur	x0, [x29, #-8]
  409d14:	ldur	x1, [x29, #-16]
  409d18:	ldr	x2, [sp, #24]
  409d1c:	ldr	x3, [sp, #16]
  409d20:	ldr	x4, [sp, #8]
  409d24:	ldr	x5, [sp]
  409d28:	bl	4097f4 <ferror@plt+0x7e34>
  409d2c:	ldp	x29, x30, [sp, #48]
  409d30:	add	sp, sp, #0x40
  409d34:	ret
  409d38:	sub	sp, sp, #0xb0
  409d3c:	stp	x29, x30, [sp, #160]
  409d40:	add	x29, sp, #0xa0
  409d44:	stur	x0, [x29, #-8]
  409d48:	stur	x1, [x29, #-16]
  409d4c:	stur	x2, [x29, #-24]
  409d50:	stur	x3, [x29, #-32]
  409d54:	stur	xzr, [x29, #-40]
  409d58:	str	x4, [sp, #32]
  409d5c:	ldur	x8, [x29, #-40]
  409d60:	mov	w9, #0x0                   	// #0
  409d64:	cmp	x8, #0xa
  409d68:	str	w9, [sp, #28]
  409d6c:	b.cs	409e00 <ferror@plt+0x8440>  // b.hs, b.nlast
  409d70:	ldr	x8, [sp, #32]
  409d74:	ldrsw	x9, [x8, #24]
  409d78:	mov	w10, w9
  409d7c:	cmp	w10, #0x0
  409d80:	cset	w10, ge  // ge = tcont
  409d84:	str	x9, [sp, #16]
  409d88:	tbnz	w10, #0, 409dc0 <ferror@plt+0x8400>
  409d8c:	ldr	x8, [sp, #16]
  409d90:	add	w8, w8, #0x8
  409d94:	ldr	x9, [sp, #32]
  409d98:	str	w8, [x9, #24]
  409d9c:	cmp	w8, #0x0
  409da0:	cset	w8, gt
  409da4:	tbnz	w8, #0, 409dc0 <ferror@plt+0x8400>
  409da8:	ldr	x8, [sp, #32]
  409dac:	ldr	x9, [x8, #8]
  409db0:	ldr	x10, [sp, #16]
  409db4:	add	x9, x9, x10
  409db8:	str	x9, [sp, #8]
  409dbc:	b	409dd4 <ferror@plt+0x8414>
  409dc0:	ldr	x8, [sp, #32]
  409dc4:	ldr	x9, [x8]
  409dc8:	add	x10, x9, #0x8
  409dcc:	str	x10, [x8]
  409dd0:	str	x9, [sp, #8]
  409dd4:	ldr	x8, [sp, #8]
  409dd8:	ldr	x8, [x8]
  409ddc:	ldur	x9, [x29, #-40]
  409de0:	mov	x10, #0x8                   	// #8
  409de4:	mul	x9, x10, x9
  409de8:	add	x10, sp, #0x28
  409dec:	add	x9, x10, x9
  409df0:	str	x8, [x9]
  409df4:	cmp	x8, #0x0
  409df8:	cset	w11, ne  // ne = any
  409dfc:	str	w11, [sp, #28]
  409e00:	ldr	w8, [sp, #28]
  409e04:	tbnz	w8, #0, 409e0c <ferror@plt+0x844c>
  409e08:	b	409e1c <ferror@plt+0x845c>
  409e0c:	ldur	x8, [x29, #-40]
  409e10:	add	x8, x8, #0x1
  409e14:	stur	x8, [x29, #-40]
  409e18:	b	409d5c <ferror@plt+0x839c>
  409e1c:	ldur	x0, [x29, #-8]
  409e20:	ldur	x1, [x29, #-16]
  409e24:	ldur	x2, [x29, #-24]
  409e28:	ldur	x3, [x29, #-32]
  409e2c:	ldur	x5, [x29, #-40]
  409e30:	add	x4, sp, #0x28
  409e34:	bl	4097f4 <ferror@plt+0x7e34>
  409e38:	ldp	x29, x30, [sp, #160]
  409e3c:	add	sp, sp, #0xb0
  409e40:	ret
  409e44:	sub	sp, sp, #0x120
  409e48:	stp	x29, x30, [sp, #256]
  409e4c:	str	x28, [sp, #272]
  409e50:	add	x29, sp, #0x100
  409e54:	str	q7, [sp, #112]
  409e58:	str	q6, [sp, #96]
  409e5c:	str	q5, [sp, #80]
  409e60:	str	q4, [sp, #64]
  409e64:	str	q3, [sp, #48]
  409e68:	str	q2, [sp, #32]
  409e6c:	str	q1, [sp, #16]
  409e70:	str	q0, [sp]
  409e74:	str	x7, [sp, #152]
  409e78:	str	x6, [sp, #144]
  409e7c:	str	x5, [sp, #136]
  409e80:	str	x4, [sp, #128]
  409e84:	stur	x0, [x29, #-8]
  409e88:	stur	x1, [x29, #-16]
  409e8c:	stur	x2, [x29, #-24]
  409e90:	stur	x3, [x29, #-32]
  409e94:	mov	w8, #0xffffff80            	// #-128
  409e98:	stur	w8, [x29, #-36]
  409e9c:	mov	w8, #0xffffffe0            	// #-32
  409ea0:	stur	w8, [x29, #-40]
  409ea4:	mov	x9, sp
  409ea8:	add	x9, x9, #0x80
  409eac:	stur	x9, [x29, #-48]
  409eb0:	add	x9, sp, #0x80
  409eb4:	add	x9, x9, #0x20
  409eb8:	stur	x9, [x29, #-56]
  409ebc:	add	x9, x29, #0x20
  409ec0:	stur	x9, [x29, #-64]
  409ec4:	ldur	x0, [x29, #-8]
  409ec8:	ldur	x1, [x29, #-16]
  409ecc:	ldur	x2, [x29, #-24]
  409ed0:	ldur	x3, [x29, #-32]
  409ed4:	ldur	q0, [x29, #-64]
  409ed8:	ldur	q1, [x29, #-48]
  409edc:	stur	q1, [x29, #-80]
  409ee0:	stur	q0, [x29, #-96]
  409ee4:	sub	x4, x29, #0x60
  409ee8:	bl	409d38 <ferror@plt+0x8378>
  409eec:	ldr	x28, [sp, #272]
  409ef0:	ldp	x29, x30, [sp, #256]
  409ef4:	add	sp, sp, #0x120
  409ef8:	ret
  409efc:	sub	sp, sp, #0x40
  409f00:	stp	x29, x30, [sp, #48]
  409f04:	add	x29, sp, #0x30
  409f08:	adrp	x0, 40e000 <ferror@plt+0xc640>
  409f0c:	add	x0, x0, #0xb06
  409f10:	adrp	x1, 40e000 <ferror@plt+0xc640>
  409f14:	add	x1, x1, #0xb1b
  409f18:	adrp	x8, 40e000 <ferror@plt+0xc640>
  409f1c:	add	x8, x8, #0xb31
  409f20:	adrp	x9, 40d000 <ferror@plt+0xb640>
  409f24:	add	x9, x9, #0xe9d
  409f28:	adrp	x2, 40e000 <ferror@plt+0xc640>
  409f2c:	add	x2, x2, #0x81
  409f30:	adrp	x10, 40e000 <ferror@plt+0xc640>
  409f34:	add	x10, x10, #0xb45
  409f38:	adrp	x11, 420000 <ferror@plt+0x1e640>
  409f3c:	add	x11, x11, #0x298
  409f40:	stur	x1, [x29, #-8]
  409f44:	stur	x8, [x29, #-16]
  409f48:	str	x9, [sp, #24]
  409f4c:	str	x2, [sp, #16]
  409f50:	str	x10, [sp, #8]
  409f54:	str	x11, [sp]
  409f58:	bl	401990 <gettext@plt>
  409f5c:	ldur	x1, [x29, #-8]
  409f60:	bl	401960 <printf@plt>
  409f64:	ldur	x8, [x29, #-16]
  409f68:	mov	x0, x8
  409f6c:	bl	401990 <gettext@plt>
  409f70:	ldr	x1, [sp, #24]
  409f74:	ldr	x2, [sp, #16]
  409f78:	bl	401960 <printf@plt>
  409f7c:	ldr	x8, [sp, #8]
  409f80:	mov	x0, x8
  409f84:	bl	401990 <gettext@plt>
  409f88:	ldr	x8, [sp]
  409f8c:	ldr	x1, [x8]
  409f90:	bl	401920 <fputs_unlocked@plt>
  409f94:	ldp	x29, x30, [sp, #48]
  409f98:	add	sp, sp, #0x40
  409f9c:	ret
  409fa0:	sub	sp, sp, #0x20
  409fa4:	stp	x29, x30, [sp, #16]
  409fa8:	add	x29, sp, #0x10
  409fac:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  409fb0:	str	x0, [sp, #8]
  409fb4:	str	x1, [sp]
  409fb8:	ldr	x9, [sp]
  409fbc:	udiv	x8, x8, x9
  409fc0:	ldr	x9, [sp, #8]
  409fc4:	cmp	x8, x9
  409fc8:	b.cs	409fd0 <ferror@plt+0x8610>  // b.hs, b.nlast
  409fcc:	bl	40a33c <ferror@plt+0x897c>
  409fd0:	ldr	x8, [sp, #8]
  409fd4:	ldr	x9, [sp]
  409fd8:	mul	x0, x8, x9
  409fdc:	bl	409fec <ferror@plt+0x862c>
  409fe0:	ldp	x29, x30, [sp, #16]
  409fe4:	add	sp, sp, #0x20
  409fe8:	ret
  409fec:	sub	sp, sp, #0x20
  409ff0:	stp	x29, x30, [sp, #16]
  409ff4:	add	x29, sp, #0x10
  409ff8:	str	x0, [sp, #8]
  409ffc:	ldr	x0, [sp, #8]
  40a000:	bl	401740 <malloc@plt>
  40a004:	str	x0, [sp]
  40a008:	ldr	x8, [sp]
  40a00c:	cbnz	x8, 40a01c <ferror@plt+0x865c>
  40a010:	ldr	x8, [sp, #8]
  40a014:	cbz	x8, 40a01c <ferror@plt+0x865c>
  40a018:	bl	40a33c <ferror@plt+0x897c>
  40a01c:	ldr	x0, [sp]
  40a020:	ldp	x29, x30, [sp, #16]
  40a024:	add	sp, sp, #0x20
  40a028:	ret
  40a02c:	sub	sp, sp, #0x30
  40a030:	stp	x29, x30, [sp, #32]
  40a034:	add	x29, sp, #0x20
  40a038:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  40a03c:	stur	x0, [x29, #-8]
  40a040:	str	x1, [sp, #16]
  40a044:	str	x2, [sp, #8]
  40a048:	ldr	x9, [sp, #8]
  40a04c:	udiv	x8, x8, x9
  40a050:	ldr	x9, [sp, #16]
  40a054:	cmp	x8, x9
  40a058:	b.cs	40a060 <ferror@plt+0x86a0>  // b.hs, b.nlast
  40a05c:	bl	40a33c <ferror@plt+0x897c>
  40a060:	ldur	x0, [x29, #-8]
  40a064:	ldr	x8, [sp, #16]
  40a068:	ldr	x9, [sp, #8]
  40a06c:	mul	x1, x8, x9
  40a070:	bl	40a080 <ferror@plt+0x86c0>
  40a074:	ldp	x29, x30, [sp, #32]
  40a078:	add	sp, sp, #0x30
  40a07c:	ret
  40a080:	sub	sp, sp, #0x30
  40a084:	stp	x29, x30, [sp, #32]
  40a088:	add	x29, sp, #0x20
  40a08c:	str	x0, [sp, #16]
  40a090:	str	x1, [sp, #8]
  40a094:	ldr	x8, [sp, #8]
  40a098:	cbnz	x8, 40a0b8 <ferror@plt+0x86f8>
  40a09c:	ldr	x8, [sp, #16]
  40a0a0:	cbz	x8, 40a0b8 <ferror@plt+0x86f8>
  40a0a4:	ldr	x0, [sp, #16]
  40a0a8:	bl	4018b0 <free@plt>
  40a0ac:	mov	x8, xzr
  40a0b0:	stur	x8, [x29, #-8]
  40a0b4:	b	40a0e4 <ferror@plt+0x8724>
  40a0b8:	ldr	x0, [sp, #16]
  40a0bc:	ldr	x1, [sp, #8]
  40a0c0:	bl	4017c0 <realloc@plt>
  40a0c4:	str	x0, [sp, #16]
  40a0c8:	ldr	x8, [sp, #16]
  40a0cc:	cbnz	x8, 40a0dc <ferror@plt+0x871c>
  40a0d0:	ldr	x8, [sp, #8]
  40a0d4:	cbz	x8, 40a0dc <ferror@plt+0x871c>
  40a0d8:	bl	40a33c <ferror@plt+0x897c>
  40a0dc:	ldr	x8, [sp, #16]
  40a0e0:	stur	x8, [x29, #-8]
  40a0e4:	ldur	x0, [x29, #-8]
  40a0e8:	ldp	x29, x30, [sp, #32]
  40a0ec:	add	sp, sp, #0x30
  40a0f0:	ret
  40a0f4:	sub	sp, sp, #0x30
  40a0f8:	stp	x29, x30, [sp, #32]
  40a0fc:	add	x29, sp, #0x20
  40a100:	stur	x0, [x29, #-8]
  40a104:	str	x1, [sp, #16]
  40a108:	str	x2, [sp, #8]
  40a10c:	ldr	x8, [sp, #16]
  40a110:	ldr	x8, [x8]
  40a114:	str	x8, [sp]
  40a118:	ldur	x8, [x29, #-8]
  40a11c:	cbnz	x8, 40a178 <ferror@plt+0x87b8>
  40a120:	ldr	x8, [sp]
  40a124:	cbnz	x8, 40a158 <ferror@plt+0x8798>
  40a128:	ldr	x8, [sp, #8]
  40a12c:	mov	x9, #0x80                  	// #128
  40a130:	udiv	x8, x9, x8
  40a134:	str	x8, [sp]
  40a138:	ldr	x8, [sp]
  40a13c:	cmp	x8, #0x0
  40a140:	cset	w10, ne  // ne = any
  40a144:	eor	w10, w10, #0x1
  40a148:	and	w10, w10, #0x1
  40a14c:	ldr	x8, [sp]
  40a150:	add	x8, x8, w10, sxtw
  40a154:	str	x8, [sp]
  40a158:	ldr	x8, [sp, #8]
  40a15c:	mov	x9, #0x7fffffffffffffff    	// #9223372036854775807
  40a160:	udiv	x8, x9, x8
  40a164:	ldr	x9, [sp]
  40a168:	cmp	x8, x9
  40a16c:	b.cs	40a174 <ferror@plt+0x87b4>  // b.hs, b.nlast
  40a170:	bl	40a33c <ferror@plt+0x897c>
  40a174:	b	40a1b4 <ferror@plt+0x87f4>
  40a178:	ldr	x8, [sp, #8]
  40a17c:	mov	x9, #0x5555555555555555    	// #6148914691236517205
  40a180:	movk	x9, #0x5554
  40a184:	udiv	x8, x9, x8
  40a188:	ldr	x9, [sp]
  40a18c:	cmp	x8, x9
  40a190:	b.hi	40a198 <ferror@plt+0x87d8>  // b.pmore
  40a194:	bl	40a33c <ferror@plt+0x897c>
  40a198:	ldr	x8, [sp]
  40a19c:	mov	x9, #0x2                   	// #2
  40a1a0:	udiv	x8, x8, x9
  40a1a4:	add	x8, x8, #0x1
  40a1a8:	ldr	x9, [sp]
  40a1ac:	add	x8, x9, x8
  40a1b0:	str	x8, [sp]
  40a1b4:	ldr	x8, [sp]
  40a1b8:	ldr	x9, [sp, #16]
  40a1bc:	str	x8, [x9]
  40a1c0:	ldur	x0, [x29, #-8]
  40a1c4:	ldr	x8, [sp]
  40a1c8:	ldr	x9, [sp, #8]
  40a1cc:	mul	x1, x8, x9
  40a1d0:	bl	40a080 <ferror@plt+0x86c0>
  40a1d4:	ldp	x29, x30, [sp, #32]
  40a1d8:	add	sp, sp, #0x30
  40a1dc:	ret
  40a1e0:	sub	sp, sp, #0x20
  40a1e4:	stp	x29, x30, [sp, #16]
  40a1e8:	add	x29, sp, #0x10
  40a1ec:	str	x0, [sp, #8]
  40a1f0:	ldr	x0, [sp, #8]
  40a1f4:	bl	409fec <ferror@plt+0x862c>
  40a1f8:	ldp	x29, x30, [sp, #16]
  40a1fc:	add	sp, sp, #0x20
  40a200:	ret
  40a204:	sub	sp, sp, #0x20
  40a208:	stp	x29, x30, [sp, #16]
  40a20c:	add	x29, sp, #0x10
  40a210:	mov	x2, #0x1                   	// #1
  40a214:	str	x0, [sp, #8]
  40a218:	str	x1, [sp]
  40a21c:	ldr	x0, [sp, #8]
  40a220:	ldr	x1, [sp]
  40a224:	bl	40a0f4 <ferror@plt+0x8734>
  40a228:	ldp	x29, x30, [sp, #16]
  40a22c:	add	sp, sp, #0x20
  40a230:	ret
  40a234:	sub	sp, sp, #0x20
  40a238:	stp	x29, x30, [sp, #16]
  40a23c:	add	x29, sp, #0x10
  40a240:	str	x0, [sp, #8]
  40a244:	ldr	x0, [sp, #8]
  40a248:	bl	409fec <ferror@plt+0x862c>
  40a24c:	ldr	x2, [sp, #8]
  40a250:	str	x0, [sp]
  40a254:	mov	w8, wzr
  40a258:	mov	w1, w8
  40a25c:	bl	401790 <memset@plt>
  40a260:	ldr	x0, [sp]
  40a264:	ldp	x29, x30, [sp, #16]
  40a268:	add	sp, sp, #0x20
  40a26c:	ret
  40a270:	sub	sp, sp, #0x30
  40a274:	stp	x29, x30, [sp, #32]
  40a278:	add	x29, sp, #0x20
  40a27c:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  40a280:	stur	x0, [x29, #-8]
  40a284:	str	x1, [sp, #16]
  40a288:	ldr	x9, [sp, #16]
  40a28c:	udiv	x8, x8, x9
  40a290:	ldur	x9, [x29, #-8]
  40a294:	cmp	x8, x9
  40a298:	b.cc	40a2b0 <ferror@plt+0x88f0>  // b.lo, b.ul, b.last
  40a29c:	ldur	x0, [x29, #-8]
  40a2a0:	ldr	x1, [sp, #16]
  40a2a4:	bl	4017b0 <calloc@plt>
  40a2a8:	str	x0, [sp, #8]
  40a2ac:	cbnz	x0, 40a2b4 <ferror@plt+0x88f4>
  40a2b0:	bl	40a33c <ferror@plt+0x897c>
  40a2b4:	ldr	x0, [sp, #8]
  40a2b8:	ldp	x29, x30, [sp, #32]
  40a2bc:	add	sp, sp, #0x30
  40a2c0:	ret
  40a2c4:	sub	sp, sp, #0x30
  40a2c8:	stp	x29, x30, [sp, #32]
  40a2cc:	add	x29, sp, #0x20
  40a2d0:	stur	x0, [x29, #-8]
  40a2d4:	str	x1, [sp, #16]
  40a2d8:	ldr	x0, [sp, #16]
  40a2dc:	bl	409fec <ferror@plt+0x862c>
  40a2e0:	ldur	x1, [x29, #-8]
  40a2e4:	ldr	x2, [sp, #16]
  40a2e8:	str	x0, [sp, #8]
  40a2ec:	bl	401600 <memcpy@plt>
  40a2f0:	ldr	x0, [sp, #8]
  40a2f4:	ldp	x29, x30, [sp, #32]
  40a2f8:	add	sp, sp, #0x30
  40a2fc:	ret
  40a300:	sub	sp, sp, #0x20
  40a304:	stp	x29, x30, [sp, #16]
  40a308:	add	x29, sp, #0x10
  40a30c:	str	x0, [sp, #8]
  40a310:	ldr	x0, [sp, #8]
  40a314:	ldr	x8, [sp, #8]
  40a318:	str	x0, [sp]
  40a31c:	mov	x0, x8
  40a320:	bl	401620 <strlen@plt>
  40a324:	add	x1, x0, #0x1
  40a328:	ldr	x0, [sp]
  40a32c:	bl	40a2c4 <ferror@plt+0x8904>
  40a330:	ldp	x29, x30, [sp, #16]
  40a334:	add	sp, sp, #0x20
  40a338:	ret
  40a33c:	sub	sp, sp, #0x30
  40a340:	stp	x29, x30, [sp, #32]
  40a344:	add	x29, sp, #0x20
  40a348:	adrp	x8, 420000 <ferror@plt+0x1e640>
  40a34c:	add	x8, x8, #0x218
  40a350:	adrp	x0, 40e000 <ferror@plt+0xc640>
  40a354:	add	x0, x0, #0xbb5
  40a358:	mov	w9, wzr
  40a35c:	adrp	x2, 40e000 <ferror@plt+0xc640>
  40a360:	add	x2, x2, #0x4d7
  40a364:	ldr	w10, [x8]
  40a368:	stur	w9, [x29, #-4]
  40a36c:	str	x2, [sp, #16]
  40a370:	str	w10, [sp, #12]
  40a374:	bl	401990 <gettext@plt>
  40a378:	ldr	w9, [sp, #12]
  40a37c:	str	x0, [sp]
  40a380:	mov	w0, w9
  40a384:	ldur	w1, [x29, #-4]
  40a388:	ldr	x2, [sp, #16]
  40a38c:	ldr	x3, [sp]
  40a390:	bl	401650 <error@plt>
  40a394:	bl	401800 <abort@plt>
  40a398:	ret
  40a39c:	sub	sp, sp, #0x20
  40a3a0:	stp	x29, x30, [sp, #16]
  40a3a4:	add	x29, sp, #0x10
  40a3a8:	stur	w0, [x29, #-4]
  40a3ac:	str	w1, [sp, #8]
  40a3b0:	ldur	w0, [x29, #-4]
  40a3b4:	ldr	w1, [sp, #8]
  40a3b8:	bl	40b110 <ferror@plt+0x9750>
  40a3bc:	cmp	w0, #0x0
  40a3c0:	cset	w8, ge  // ge = tcont
  40a3c4:	tbnz	w8, #0, 40a3cc <ferror@plt+0x8a0c>
  40a3c8:	bl	40a398 <ferror@plt+0x89d8>
  40a3cc:	ldp	x29, x30, [sp, #16]
  40a3d0:	add	sp, sp, #0x20
  40a3d4:	ret
  40a3d8:	sub	sp, sp, #0x130
  40a3dc:	stp	x29, x30, [sp, #272]
  40a3e0:	str	x28, [sp, #288]
  40a3e4:	add	x29, sp, #0x110
  40a3e8:	sub	x8, x29, #0x28
  40a3ec:	str	q7, [sp, #112]
  40a3f0:	str	q6, [sp, #96]
  40a3f4:	str	q5, [sp, #80]
  40a3f8:	str	q4, [sp, #64]
  40a3fc:	str	q3, [sp, #48]
  40a400:	str	q2, [sp, #32]
  40a404:	str	q1, [sp, #16]
  40a408:	str	q0, [sp]
  40a40c:	str	x7, [sp, #184]
  40a410:	str	x6, [sp, #176]
  40a414:	str	x5, [sp, #168]
  40a418:	str	x4, [sp, #160]
  40a41c:	str	x3, [sp, #152]
  40a420:	str	x2, [sp, #144]
  40a424:	str	x1, [sp, #136]
  40a428:	stur	x0, [x29, #-8]
  40a42c:	mov	w9, #0xffffff80            	// #-128
  40a430:	stur	w9, [x29, #-12]
  40a434:	mov	w9, #0xffffffc8            	// #-56
  40a438:	stur	w9, [x29, #-16]
  40a43c:	mov	x10, sp
  40a440:	add	x10, x10, #0x80
  40a444:	stur	x10, [x29, #-24]
  40a448:	add	x10, sp, #0x88
  40a44c:	add	x10, x10, #0x38
  40a450:	stur	x10, [x29, #-32]
  40a454:	add	x10, x29, #0x20
  40a458:	stur	x10, [x29, #-40]
  40a45c:	ldur	x0, [x29, #-8]
  40a460:	ldr	q0, [x8]
  40a464:	ldr	q1, [x8, #16]
  40a468:	stur	q1, [x29, #-64]
  40a46c:	stur	q0, [x29, #-80]
  40a470:	sub	x1, x29, #0x50
  40a474:	bl	40a490 <ferror@plt+0x8ad0>
  40a478:	stur	w0, [x29, #-44]
  40a47c:	ldur	w0, [x29, #-44]
  40a480:	ldr	x28, [sp, #288]
  40a484:	ldp	x29, x30, [sp, #272]
  40a488:	add	sp, sp, #0x130
  40a48c:	ret
  40a490:	sub	sp, sp, #0x50
  40a494:	stp	x29, x30, [sp, #64]
  40a498:	add	x29, sp, #0x40
  40a49c:	add	x8, sp, #0x10
  40a4a0:	stur	x0, [x29, #-8]
  40a4a4:	ldur	x0, [x29, #-8]
  40a4a8:	ldr	q0, [x1]
  40a4ac:	str	q0, [sp, #16]
  40a4b0:	ldr	q0, [x1, #16]
  40a4b4:	str	q0, [sp, #32]
  40a4b8:	mov	x1, x8
  40a4bc:	bl	401900 <vprintf@plt>
  40a4c0:	stur	w0, [x29, #-12]
  40a4c4:	ldur	w9, [x29, #-12]
  40a4c8:	cmp	w9, #0x0
  40a4cc:	cset	w9, ge  // ge = tcont
  40a4d0:	tbnz	w9, #0, 40a528 <ferror@plt+0x8b68>
  40a4d4:	adrp	x8, 420000 <ferror@plt+0x1e640>
  40a4d8:	add	x8, x8, #0x298
  40a4dc:	ldr	x0, [x8]
  40a4e0:	bl	4019c0 <ferror@plt>
  40a4e4:	cbnz	w0, 40a528 <ferror@plt+0x8b68>
  40a4e8:	adrp	x8, 420000 <ferror@plt+0x1e640>
  40a4ec:	add	x8, x8, #0x218
  40a4f0:	ldr	w0, [x8]
  40a4f4:	str	w0, [sp, #12]
  40a4f8:	bl	401980 <__errno_location@plt>
  40a4fc:	ldr	w1, [x0]
  40a500:	adrp	x0, 40e000 <ferror@plt+0xc640>
  40a504:	add	x0, x0, #0xbc6
  40a508:	str	w1, [sp, #8]
  40a50c:	bl	401990 <gettext@plt>
  40a510:	ldr	w9, [sp, #12]
  40a514:	str	x0, [sp]
  40a518:	mov	w0, w9
  40a51c:	ldr	w1, [sp, #8]
  40a520:	ldr	x2, [sp]
  40a524:	bl	401650 <error@plt>
  40a528:	ldur	w0, [x29, #-12]
  40a52c:	ldp	x29, x30, [sp, #64]
  40a530:	add	sp, sp, #0x50
  40a534:	ret
  40a538:	sub	sp, sp, #0x130
  40a53c:	stp	x29, x30, [sp, #272]
  40a540:	str	x28, [sp, #288]
  40a544:	add	x29, sp, #0x110
  40a548:	str	q7, [sp, #112]
  40a54c:	str	q6, [sp, #96]
  40a550:	str	q5, [sp, #80]
  40a554:	str	q4, [sp, #64]
  40a558:	str	q3, [sp, #48]
  40a55c:	str	q2, [sp, #32]
  40a560:	str	q1, [sp, #16]
  40a564:	str	q0, [sp]
  40a568:	str	x7, [sp, #168]
  40a56c:	str	x6, [sp, #160]
  40a570:	str	x5, [sp, #152]
  40a574:	str	x4, [sp, #144]
  40a578:	str	x3, [sp, #136]
  40a57c:	str	x2, [sp, #128]
  40a580:	stur	x0, [x29, #-8]
  40a584:	stur	x1, [x29, #-16]
  40a588:	mov	w8, #0xffffff80            	// #-128
  40a58c:	stur	w8, [x29, #-20]
  40a590:	mov	w8, #0xffffffd0            	// #-48
  40a594:	stur	w8, [x29, #-24]
  40a598:	mov	x9, sp
  40a59c:	add	x9, x9, #0x80
  40a5a0:	stur	x9, [x29, #-32]
  40a5a4:	add	x9, sp, #0x80
  40a5a8:	add	x9, x9, #0x30
  40a5ac:	stur	x9, [x29, #-40]
  40a5b0:	add	x9, x29, #0x20
  40a5b4:	stur	x9, [x29, #-48]
  40a5b8:	ldur	x0, [x29, #-8]
  40a5bc:	ldur	x1, [x29, #-16]
  40a5c0:	ldur	q0, [x29, #-48]
  40a5c4:	ldur	q1, [x29, #-32]
  40a5c8:	stur	q1, [x29, #-80]
  40a5cc:	stur	q0, [x29, #-96]
  40a5d0:	sub	x2, x29, #0x60
  40a5d4:	bl	40a5f0 <ferror@plt+0x8c30>
  40a5d8:	stur	w0, [x29, #-52]
  40a5dc:	ldur	w0, [x29, #-52]
  40a5e0:	ldr	x28, [sp, #288]
  40a5e4:	ldp	x29, x30, [sp, #272]
  40a5e8:	add	sp, sp, #0x130
  40a5ec:	ret
  40a5f0:	sub	sp, sp, #0x60
  40a5f4:	stp	x29, x30, [sp, #80]
  40a5f8:	add	x29, sp, #0x50
  40a5fc:	add	x8, sp, #0x10
  40a600:	stur	x0, [x29, #-8]
  40a604:	stur	x1, [x29, #-16]
  40a608:	ldur	x0, [x29, #-8]
  40a60c:	ldur	x1, [x29, #-16]
  40a610:	ldr	q0, [x2]
  40a614:	str	q0, [sp, #16]
  40a618:	ldr	q0, [x2, #16]
  40a61c:	str	q0, [sp, #32]
  40a620:	mov	x2, x8
  40a624:	bl	401950 <vfprintf@plt>
  40a628:	stur	w0, [x29, #-20]
  40a62c:	ldur	w9, [x29, #-20]
  40a630:	cmp	w9, #0x0
  40a634:	cset	w9, ge  // ge = tcont
  40a638:	tbnz	w9, #0, 40a688 <ferror@plt+0x8cc8>
  40a63c:	ldur	x0, [x29, #-8]
  40a640:	bl	4019c0 <ferror@plt>
  40a644:	cbnz	w0, 40a688 <ferror@plt+0x8cc8>
  40a648:	adrp	x8, 420000 <ferror@plt+0x1e640>
  40a64c:	add	x8, x8, #0x218
  40a650:	ldr	w0, [x8]
  40a654:	str	w0, [sp, #12]
  40a658:	bl	401980 <__errno_location@plt>
  40a65c:	ldr	w1, [x0]
  40a660:	adrp	x0, 40e000 <ferror@plt+0xc640>
  40a664:	add	x0, x0, #0xbc6
  40a668:	str	w1, [sp, #8]
  40a66c:	bl	401990 <gettext@plt>
  40a670:	ldr	w9, [sp, #12]
  40a674:	str	x0, [sp]
  40a678:	mov	w0, w9
  40a67c:	ldr	w1, [sp, #8]
  40a680:	ldr	x2, [sp]
  40a684:	bl	401650 <error@plt>
  40a688:	ldur	w0, [x29, #-20]
  40a68c:	ldp	x29, x30, [sp, #80]
  40a690:	add	sp, sp, #0x60
  40a694:	ret
  40a698:	sub	sp, sp, #0x30
  40a69c:	stp	x29, x30, [sp, #32]
  40a6a0:	add	x29, sp, #0x20
  40a6a4:	adrp	x8, 420000 <ferror@plt+0x1e640>
  40a6a8:	add	x8, x8, #0x218
  40a6ac:	stur	w0, [x29, #-4]
  40a6b0:	stur	w1, [x29, #-8]
  40a6b4:	sturb	w2, [x29, #-9]
  40a6b8:	str	x3, [sp, #8]
  40a6bc:	str	x4, [sp]
  40a6c0:	ldur	w0, [x29, #-4]
  40a6c4:	ldur	w1, [x29, #-8]
  40a6c8:	ldurb	w2, [x29, #-9]
  40a6cc:	ldr	x3, [sp, #8]
  40a6d0:	ldr	x4, [sp]
  40a6d4:	ldr	w5, [x8]
  40a6d8:	bl	40a6e0 <ferror@plt+0x8d20>
  40a6dc:	bl	401800 <abort@plt>
  40a6e0:	sub	sp, sp, #0x70
  40a6e4:	stp	x29, x30, [sp, #96]
  40a6e8:	add	x29, sp, #0x60
  40a6ec:	adrp	x8, 40e000 <ferror@plt+0xc640>
  40a6f0:	add	x8, x8, #0xbe6
  40a6f4:	stur	w0, [x29, #-4]
  40a6f8:	stur	w1, [x29, #-8]
  40a6fc:	sturb	w2, [x29, #-9]
  40a700:	stur	x3, [x29, #-24]
  40a704:	stur	x4, [x29, #-32]
  40a708:	stur	w5, [x29, #-36]
  40a70c:	str	x8, [sp, #48]
  40a710:	ldur	w9, [x29, #-4]
  40a714:	cmp	w9, #0x1
  40a718:	str	w9, [sp, #24]
  40a71c:	b.eq	40a76c <ferror@plt+0x8dac>  // b.none
  40a720:	b	40a724 <ferror@plt+0x8d64>
  40a724:	ldr	w8, [sp, #24]
  40a728:	subs	w9, w8, #0x2
  40a72c:	cmp	w9, #0x1
  40a730:	b.ls	40a75c <ferror@plt+0x8d9c>  // b.plast
  40a734:	b	40a738 <ferror@plt+0x8d78>
  40a738:	ldr	w8, [sp, #24]
  40a73c:	cmp	w8, #0x4
  40a740:	b.eq	40a74c <ferror@plt+0x8d8c>  // b.none
  40a744:	b	40a748 <ferror@plt+0x8d88>
  40a748:	bl	401800 <abort@plt>
  40a74c:	adrp	x8, 40e000 <ferror@plt+0xc640>
  40a750:	add	x8, x8, #0xbe9
  40a754:	str	x8, [sp, #40]
  40a758:	b	40a778 <ferror@plt+0x8db8>
  40a75c:	adrp	x8, 40e000 <ferror@plt+0xc640>
  40a760:	add	x8, x8, #0xc04
  40a764:	str	x8, [sp, #40]
  40a768:	b	40a778 <ferror@plt+0x8db8>
  40a76c:	adrp	x8, 40e000 <ferror@plt+0xc640>
  40a770:	add	x8, x8, #0xc29
  40a774:	str	x8, [sp, #40]
  40a778:	ldur	w8, [x29, #-8]
  40a77c:	cmp	w8, #0x0
  40a780:	cset	w8, ge  // ge = tcont
  40a784:	tbnz	w8, #0, 40a7bc <ferror@plt+0x8dfc>
  40a788:	ldursw	x8, [x29, #-8]
  40a78c:	ldr	x9, [sp, #48]
  40a790:	mov	x10, xzr
  40a794:	subs	x8, x10, x8
  40a798:	add	x8, x9, x8
  40a79c:	str	x8, [sp, #48]
  40a7a0:	ldurb	w11, [x29, #-9]
  40a7a4:	add	x8, sp, #0x1e
  40a7a8:	strb	w11, [sp, #30]
  40a7ac:	mov	w11, #0x0                   	// #0
  40a7b0:	strb	w11, [x8, #1]
  40a7b4:	str	x8, [sp, #32]
  40a7b8:	b	40a7d8 <ferror@plt+0x8e18>
  40a7bc:	ldur	x8, [x29, #-24]
  40a7c0:	ldursw	x9, [x29, #-8]
  40a7c4:	mov	x10, #0x20                  	// #32
  40a7c8:	mul	x9, x10, x9
  40a7cc:	add	x8, x8, x9
  40a7d0:	ldr	x8, [x8]
  40a7d4:	str	x8, [sp, #32]
  40a7d8:	ldur	w0, [x29, #-36]
  40a7dc:	ldr	x8, [sp, #40]
  40a7e0:	str	w0, [sp, #20]
  40a7e4:	mov	x0, x8
  40a7e8:	bl	401990 <gettext@plt>
  40a7ec:	ldr	x3, [sp, #48]
  40a7f0:	ldr	x4, [sp, #32]
  40a7f4:	ldur	x5, [x29, #-32]
  40a7f8:	ldr	w9, [sp, #20]
  40a7fc:	str	x0, [sp, #8]
  40a800:	mov	w0, w9
  40a804:	mov	w10, wzr
  40a808:	mov	w1, w10
  40a80c:	ldr	x2, [sp, #8]
  40a810:	bl	401650 <error@plt>
  40a814:	ldp	x29, x30, [sp, #96]
  40a818:	add	sp, sp, #0x70
  40a81c:	ret
  40a820:	sub	sp, sp, #0x90
  40a824:	stp	x29, x30, [sp, #128]
  40a828:	add	x29, sp, #0x80
  40a82c:	mov	w8, wzr
  40a830:	stur	x0, [x29, #-16]
  40a834:	stur	x1, [x29, #-24]
  40a838:	stur	w2, [x29, #-28]
  40a83c:	stur	x3, [x29, #-40]
  40a840:	stur	x4, [x29, #-48]
  40a844:	str	wzr, [sp, #52]
  40a848:	ldur	w9, [x29, #-28]
  40a84c:	cmp	w8, w9
  40a850:	cset	w8, gt
  40a854:	tbnz	w8, #0, 40a868 <ferror@plt+0x8ea8>
  40a858:	ldur	w8, [x29, #-28]
  40a85c:	cmp	w8, #0x24
  40a860:	b.gt	40a868 <ferror@plt+0x8ea8>
  40a864:	b	40a888 <ferror@plt+0x8ec8>
  40a868:	adrp	x0, 40e000 <ferror@plt+0xc640>
  40a86c:	add	x0, x0, #0xd20
  40a870:	adrp	x1, 40e000 <ferror@plt+0xc640>
  40a874:	add	x1, x1, #0xd46
  40a878:	mov	w2, #0x54                  	// #84
  40a87c:	adrp	x3, 40e000 <ferror@plt+0xc640>
  40a880:	add	x3, x3, #0xd56
  40a884:	bl	401970 <__assert_fail@plt>
  40a888:	ldur	x8, [x29, #-24]
  40a88c:	cbz	x8, 40a89c <ferror@plt+0x8edc>
  40a890:	ldur	x8, [x29, #-24]
  40a894:	str	x8, [sp, #16]
  40a898:	b	40a8a4 <ferror@plt+0x8ee4>
  40a89c:	sub	x8, x29, #0x38
  40a8a0:	str	x8, [sp, #16]
  40a8a4:	ldr	x8, [sp, #16]
  40a8a8:	str	x8, [sp, #64]
  40a8ac:	bl	401980 <__errno_location@plt>
  40a8b0:	str	wzr, [x0]
  40a8b4:	ldur	x8, [x29, #-16]
  40a8b8:	str	x8, [sp, #40]
  40a8bc:	ldr	x8, [sp, #40]
  40a8c0:	ldrb	w9, [x8]
  40a8c4:	strb	w9, [sp, #39]
  40a8c8:	bl	401870 <__ctype_b_loc@plt>
  40a8cc:	ldr	x8, [x0]
  40a8d0:	ldrb	w9, [sp, #39]
  40a8d4:	ldrh	w9, [x8, w9, sxtw #1]
  40a8d8:	and	w9, w9, #0x2000
  40a8dc:	cbz	w9, 40a8f8 <ferror@plt+0x8f38>
  40a8e0:	ldr	x8, [sp, #40]
  40a8e4:	add	x9, x8, #0x1
  40a8e8:	str	x9, [sp, #40]
  40a8ec:	ldrb	w10, [x8, #1]
  40a8f0:	strb	w10, [sp, #39]
  40a8f4:	b	40a8c8 <ferror@plt+0x8f08>
  40a8f8:	ldrb	w8, [sp, #39]
  40a8fc:	cmp	w8, #0x2d
  40a900:	b.ne	40a910 <ferror@plt+0x8f50>  // b.any
  40a904:	mov	w8, #0x4                   	// #4
  40a908:	stur	w8, [x29, #-4]
  40a90c:	b	40ad2c <ferror@plt+0x936c>
  40a910:	ldur	x0, [x29, #-16]
  40a914:	ldr	x1, [sp, #64]
  40a918:	ldur	w2, [x29, #-28]
  40a91c:	bl	4017f0 <strtoumax@plt>
  40a920:	str	x0, [sp, #56]
  40a924:	ldr	x8, [sp, #64]
  40a928:	ldr	x8, [x8]
  40a92c:	ldur	x9, [x29, #-16]
  40a930:	cmp	x8, x9
  40a934:	b.ne	40a984 <ferror@plt+0x8fc4>  // b.any
  40a938:	ldur	x8, [x29, #-48]
  40a93c:	cbz	x8, 40a974 <ferror@plt+0x8fb4>
  40a940:	ldr	x8, [sp, #64]
  40a944:	ldr	x8, [x8]
  40a948:	ldrb	w9, [x8]
  40a94c:	cbz	w9, 40a974 <ferror@plt+0x8fb4>
  40a950:	ldur	x0, [x29, #-48]
  40a954:	ldr	x8, [sp, #64]
  40a958:	ldr	x8, [x8]
  40a95c:	ldrb	w1, [x8]
  40a960:	bl	4018d0 <strchr@plt>
  40a964:	cbz	x0, 40a974 <ferror@plt+0x8fb4>
  40a968:	mov	x8, #0x1                   	// #1
  40a96c:	str	x8, [sp, #56]
  40a970:	b	40a980 <ferror@plt+0x8fc0>
  40a974:	mov	w8, #0x4                   	// #4
  40a978:	stur	w8, [x29, #-4]
  40a97c:	b	40ad2c <ferror@plt+0x936c>
  40a980:	b	40a9b4 <ferror@plt+0x8ff4>
  40a984:	bl	401980 <__errno_location@plt>
  40a988:	ldr	w8, [x0]
  40a98c:	cbz	w8, 40a9b4 <ferror@plt+0x8ff4>
  40a990:	bl	401980 <__errno_location@plt>
  40a994:	ldr	w8, [x0]
  40a998:	cmp	w8, #0x22
  40a99c:	b.eq	40a9ac <ferror@plt+0x8fec>  // b.none
  40a9a0:	mov	w8, #0x4                   	// #4
  40a9a4:	stur	w8, [x29, #-4]
  40a9a8:	b	40ad2c <ferror@plt+0x936c>
  40a9ac:	mov	w8, #0x1                   	// #1
  40a9b0:	str	w8, [sp, #52]
  40a9b4:	ldur	x8, [x29, #-48]
  40a9b8:	cbnz	x8, 40a9d4 <ferror@plt+0x9014>
  40a9bc:	ldr	x8, [sp, #56]
  40a9c0:	ldur	x9, [x29, #-40]
  40a9c4:	str	x8, [x9]
  40a9c8:	ldr	w10, [sp, #52]
  40a9cc:	stur	w10, [x29, #-4]
  40a9d0:	b	40ad2c <ferror@plt+0x936c>
  40a9d4:	ldr	x8, [sp, #64]
  40a9d8:	ldr	x8, [x8]
  40a9dc:	ldrb	w9, [x8]
  40a9e0:	cbz	w9, 40ad18 <ferror@plt+0x9358>
  40a9e4:	mov	w8, #0x400                 	// #1024
  40a9e8:	str	w8, [sp, #32]
  40a9ec:	mov	w8, #0x1                   	// #1
  40a9f0:	str	w8, [sp, #28]
  40a9f4:	ldur	x0, [x29, #-48]
  40a9f8:	ldr	x9, [sp, #64]
  40a9fc:	ldr	x9, [x9]
  40aa00:	ldrb	w1, [x9]
  40aa04:	bl	4018d0 <strchr@plt>
  40aa08:	cbnz	x0, 40aa28 <ferror@plt+0x9068>
  40aa0c:	ldr	x8, [sp, #56]
  40aa10:	ldur	x9, [x29, #-40]
  40aa14:	str	x8, [x9]
  40aa18:	ldr	w10, [sp, #52]
  40aa1c:	orr	w10, w10, #0x2
  40aa20:	stur	w10, [x29, #-4]
  40aa24:	b	40ad2c <ferror@plt+0x936c>
  40aa28:	ldr	x8, [sp, #64]
  40aa2c:	ldr	x8, [x8]
  40aa30:	ldrb	w9, [x8]
  40aa34:	cmp	w9, #0x45
  40aa38:	str	w9, [sp, #12]
  40aa3c:	b.eq	40aaf0 <ferror@plt+0x9130>  // b.none
  40aa40:	b	40aa44 <ferror@plt+0x9084>
  40aa44:	ldr	w8, [sp, #12]
  40aa48:	cmp	w8, #0x47
  40aa4c:	b.eq	40aaf0 <ferror@plt+0x9130>  // b.none
  40aa50:	b	40aa54 <ferror@plt+0x9094>
  40aa54:	ldr	w8, [sp, #12]
  40aa58:	cmp	w8, #0x4b
  40aa5c:	b.eq	40aaf0 <ferror@plt+0x9130>  // b.none
  40aa60:	b	40aa64 <ferror@plt+0x90a4>
  40aa64:	ldr	w8, [sp, #12]
  40aa68:	cmp	w8, #0x4d
  40aa6c:	b.eq	40aaf0 <ferror@plt+0x9130>  // b.none
  40aa70:	b	40aa74 <ferror@plt+0x90b4>
  40aa74:	ldr	w8, [sp, #12]
  40aa78:	cmp	w8, #0x50
  40aa7c:	b.eq	40aaf0 <ferror@plt+0x9130>  // b.none
  40aa80:	b	40aa84 <ferror@plt+0x90c4>
  40aa84:	ldr	w8, [sp, #12]
  40aa88:	cmp	w8, #0x54
  40aa8c:	b.eq	40aaf0 <ferror@plt+0x9130>  // b.none
  40aa90:	b	40aa94 <ferror@plt+0x90d4>
  40aa94:	ldr	w8, [sp, #12]
  40aa98:	subs	w9, w8, #0x59
  40aa9c:	cmp	w9, #0x1
  40aaa0:	b.ls	40aaf0 <ferror@plt+0x9130>  // b.plast
  40aaa4:	b	40aaa8 <ferror@plt+0x90e8>
  40aaa8:	ldr	w8, [sp, #12]
  40aaac:	cmp	w8, #0x67
  40aab0:	b.eq	40aaf0 <ferror@plt+0x9130>  // b.none
  40aab4:	b	40aab8 <ferror@plt+0x90f8>
  40aab8:	ldr	w8, [sp, #12]
  40aabc:	cmp	w8, #0x6b
  40aac0:	b.eq	40aaf0 <ferror@plt+0x9130>  // b.none
  40aac4:	b	40aac8 <ferror@plt+0x9108>
  40aac8:	ldr	w8, [sp, #12]
  40aacc:	cmp	w8, #0x6d
  40aad0:	b.eq	40aaf0 <ferror@plt+0x9130>  // b.none
  40aad4:	b	40aad8 <ferror@plt+0x9118>
  40aad8:	ldr	w8, [sp, #12]
  40aadc:	cmp	w8, #0x74
  40aae0:	cset	w9, eq  // eq = none
  40aae4:	eor	w9, w9, #0x1
  40aae8:	tbnz	w9, #0, 40ab7c <ferror@plt+0x91bc>
  40aaec:	b	40aaf0 <ferror@plt+0x9130>
  40aaf0:	ldur	x0, [x29, #-48]
  40aaf4:	mov	w1, #0x30                  	// #48
  40aaf8:	bl	4018d0 <strchr@plt>
  40aafc:	cbz	x0, 40ab7c <ferror@plt+0x91bc>
  40ab00:	ldr	x8, [sp, #64]
  40ab04:	ldr	x8, [x8]
  40ab08:	ldrb	w9, [x8, #1]
  40ab0c:	cmp	w9, #0x42
  40ab10:	str	w9, [sp, #8]
  40ab14:	b.eq	40ab68 <ferror@plt+0x91a8>  // b.none
  40ab18:	b	40ab1c <ferror@plt+0x915c>
  40ab1c:	ldr	w8, [sp, #8]
  40ab20:	cmp	w8, #0x44
  40ab24:	b.eq	40ab68 <ferror@plt+0x91a8>  // b.none
  40ab28:	b	40ab2c <ferror@plt+0x916c>
  40ab2c:	ldr	w8, [sp, #8]
  40ab30:	cmp	w8, #0x69
  40ab34:	cset	w9, eq  // eq = none
  40ab38:	eor	w9, w9, #0x1
  40ab3c:	tbnz	w9, #0, 40ab7c <ferror@plt+0x91bc>
  40ab40:	b	40ab44 <ferror@plt+0x9184>
  40ab44:	ldr	x8, [sp, #64]
  40ab48:	ldr	x8, [x8]
  40ab4c:	ldrb	w9, [x8, #2]
  40ab50:	cmp	w9, #0x42
  40ab54:	b.ne	40ab64 <ferror@plt+0x91a4>  // b.any
  40ab58:	ldr	w8, [sp, #28]
  40ab5c:	add	w8, w8, #0x2
  40ab60:	str	w8, [sp, #28]
  40ab64:	b	40ab7c <ferror@plt+0x91bc>
  40ab68:	mov	w8, #0x3e8                 	// #1000
  40ab6c:	str	w8, [sp, #32]
  40ab70:	ldr	w8, [sp, #28]
  40ab74:	add	w8, w8, #0x1
  40ab78:	str	w8, [sp, #28]
  40ab7c:	ldr	x8, [sp, #64]
  40ab80:	ldr	x8, [x8]
  40ab84:	ldrb	w9, [x8]
  40ab88:	subs	w9, w9, #0x42
  40ab8c:	mov	w8, w9
  40ab90:	ubfx	x8, x8, #0, #32
  40ab94:	cmp	x8, #0x35
  40ab98:	str	x8, [sp]
  40ab9c:	b.hi	40acbc <ferror@plt+0x92fc>  // b.pmore
  40aba0:	adrp	x8, 40e000 <ferror@plt+0xc640>
  40aba4:	add	x8, x8, #0xc48
  40aba8:	ldr	x11, [sp]
  40abac:	ldrsw	x10, [x8, x11, lsl #2]
  40abb0:	add	x9, x8, x10
  40abb4:	br	x9
  40abb8:	add	x0, sp, #0x38
  40abbc:	mov	w1, #0x200                 	// #512
  40abc0:	bl	40ad3c <ferror@plt+0x937c>
  40abc4:	str	w0, [sp, #24]
  40abc8:	b	40acd8 <ferror@plt+0x9318>
  40abcc:	add	x0, sp, #0x38
  40abd0:	mov	w1, #0x400                 	// #1024
  40abd4:	bl	40ad3c <ferror@plt+0x937c>
  40abd8:	str	w0, [sp, #24]
  40abdc:	b	40acd8 <ferror@plt+0x9318>
  40abe0:	str	wzr, [sp, #24]
  40abe4:	b	40acd8 <ferror@plt+0x9318>
  40abe8:	ldr	w1, [sp, #32]
  40abec:	add	x0, sp, #0x38
  40abf0:	mov	w2, #0x6                   	// #6
  40abf4:	bl	40ada0 <ferror@plt+0x93e0>
  40abf8:	str	w0, [sp, #24]
  40abfc:	b	40acd8 <ferror@plt+0x9318>
  40ac00:	ldr	w1, [sp, #32]
  40ac04:	add	x0, sp, #0x38
  40ac08:	mov	w2, #0x3                   	// #3
  40ac0c:	bl	40ada0 <ferror@plt+0x93e0>
  40ac10:	str	w0, [sp, #24]
  40ac14:	b	40acd8 <ferror@plt+0x9318>
  40ac18:	ldr	w1, [sp, #32]
  40ac1c:	add	x0, sp, #0x38
  40ac20:	mov	w2, #0x1                   	// #1
  40ac24:	bl	40ada0 <ferror@plt+0x93e0>
  40ac28:	str	w0, [sp, #24]
  40ac2c:	b	40acd8 <ferror@plt+0x9318>
  40ac30:	ldr	w1, [sp, #32]
  40ac34:	add	x0, sp, #0x38
  40ac38:	mov	w2, #0x2                   	// #2
  40ac3c:	bl	40ada0 <ferror@plt+0x93e0>
  40ac40:	str	w0, [sp, #24]
  40ac44:	b	40acd8 <ferror@plt+0x9318>
  40ac48:	ldr	w1, [sp, #32]
  40ac4c:	add	x0, sp, #0x38
  40ac50:	mov	w2, #0x5                   	// #5
  40ac54:	bl	40ada0 <ferror@plt+0x93e0>
  40ac58:	str	w0, [sp, #24]
  40ac5c:	b	40acd8 <ferror@plt+0x9318>
  40ac60:	ldr	w1, [sp, #32]
  40ac64:	add	x0, sp, #0x38
  40ac68:	mov	w2, #0x4                   	// #4
  40ac6c:	bl	40ada0 <ferror@plt+0x93e0>
  40ac70:	str	w0, [sp, #24]
  40ac74:	b	40acd8 <ferror@plt+0x9318>
  40ac78:	add	x0, sp, #0x38
  40ac7c:	mov	w1, #0x2                   	// #2
  40ac80:	bl	40ad3c <ferror@plt+0x937c>
  40ac84:	str	w0, [sp, #24]
  40ac88:	b	40acd8 <ferror@plt+0x9318>
  40ac8c:	ldr	w1, [sp, #32]
  40ac90:	add	x0, sp, #0x38
  40ac94:	mov	w2, #0x8                   	// #8
  40ac98:	bl	40ada0 <ferror@plt+0x93e0>
  40ac9c:	str	w0, [sp, #24]
  40aca0:	b	40acd8 <ferror@plt+0x9318>
  40aca4:	ldr	w1, [sp, #32]
  40aca8:	add	x0, sp, #0x38
  40acac:	mov	w2, #0x7                   	// #7
  40acb0:	bl	40ada0 <ferror@plt+0x93e0>
  40acb4:	str	w0, [sp, #24]
  40acb8:	b	40acd8 <ferror@plt+0x9318>
  40acbc:	ldr	x8, [sp, #56]
  40acc0:	ldur	x9, [x29, #-40]
  40acc4:	str	x8, [x9]
  40acc8:	ldr	w10, [sp, #52]
  40accc:	orr	w10, w10, #0x2
  40acd0:	stur	w10, [x29, #-4]
  40acd4:	b	40ad2c <ferror@plt+0x936c>
  40acd8:	ldr	w8, [sp, #24]
  40acdc:	ldr	w9, [sp, #52]
  40ace0:	orr	w8, w9, w8
  40ace4:	str	w8, [sp, #52]
  40ace8:	ldrsw	x10, [sp, #28]
  40acec:	ldr	x11, [sp, #64]
  40acf0:	ldr	x12, [x11]
  40acf4:	add	x10, x12, x10
  40acf8:	str	x10, [x11]
  40acfc:	ldr	x10, [sp, #64]
  40ad00:	ldr	x10, [x10]
  40ad04:	ldrb	w8, [x10]
  40ad08:	cbz	w8, 40ad18 <ferror@plt+0x9358>
  40ad0c:	ldr	w8, [sp, #52]
  40ad10:	orr	w8, w8, #0x2
  40ad14:	str	w8, [sp, #52]
  40ad18:	ldr	x8, [sp, #56]
  40ad1c:	ldur	x9, [x29, #-40]
  40ad20:	str	x8, [x9]
  40ad24:	ldr	w10, [sp, #52]
  40ad28:	stur	w10, [x29, #-4]
  40ad2c:	ldur	w0, [x29, #-4]
  40ad30:	ldp	x29, x30, [sp, #128]
  40ad34:	add	sp, sp, #0x90
  40ad38:	ret
  40ad3c:	sub	sp, sp, #0x20
  40ad40:	mov	x8, #0xffffffffffffffff    	// #-1
  40ad44:	str	x0, [sp, #16]
  40ad48:	str	w1, [sp, #12]
  40ad4c:	ldrsw	x9, [sp, #12]
  40ad50:	udiv	x8, x8, x9
  40ad54:	ldr	x9, [sp, #16]
  40ad58:	ldr	x9, [x9]
  40ad5c:	cmp	x8, x9
  40ad60:	b.cs	40ad7c <ferror@plt+0x93bc>  // b.hs, b.nlast
  40ad64:	ldr	x8, [sp, #16]
  40ad68:	mov	x9, #0xffffffffffffffff    	// #-1
  40ad6c:	str	x9, [x8]
  40ad70:	mov	w10, #0x1                   	// #1
  40ad74:	str	w10, [sp, #28]
  40ad78:	b	40ad94 <ferror@plt+0x93d4>
  40ad7c:	ldrsw	x8, [sp, #12]
  40ad80:	ldr	x9, [sp, #16]
  40ad84:	ldr	x10, [x9]
  40ad88:	mul	x8, x10, x8
  40ad8c:	str	x8, [x9]
  40ad90:	str	wzr, [sp, #28]
  40ad94:	ldr	w0, [sp, #28]
  40ad98:	add	sp, sp, #0x20
  40ad9c:	ret
  40ada0:	sub	sp, sp, #0x30
  40ada4:	stp	x29, x30, [sp, #32]
  40ada8:	add	x29, sp, #0x20
  40adac:	stur	x0, [x29, #-8]
  40adb0:	stur	w1, [x29, #-12]
  40adb4:	str	w2, [sp, #16]
  40adb8:	str	wzr, [sp, #12]
  40adbc:	ldr	w8, [sp, #16]
  40adc0:	subs	w9, w8, #0x1
  40adc4:	str	w9, [sp, #16]
  40adc8:	cbz	w8, 40ade8 <ferror@plt+0x9428>
  40adcc:	ldur	x0, [x29, #-8]
  40add0:	ldur	w1, [x29, #-12]
  40add4:	bl	40ad3c <ferror@plt+0x937c>
  40add8:	ldr	w8, [sp, #12]
  40addc:	orr	w8, w8, w0
  40ade0:	str	w8, [sp, #12]
  40ade4:	b	40adbc <ferror@plt+0x93fc>
  40ade8:	ldr	w0, [sp, #12]
  40adec:	ldp	x29, x30, [sp, #32]
  40adf0:	add	sp, sp, #0x30
  40adf4:	ret
  40adf8:	sub	sp, sp, #0x30
  40adfc:	stp	x29, x30, [sp, #32]
  40ae00:	add	x29, sp, #0x20
  40ae04:	str	x0, [sp, #16]
  40ae08:	str	wzr, [sp, #12]
  40ae0c:	str	wzr, [sp, #4]
  40ae10:	ldr	x0, [sp, #16]
  40ae14:	bl	4016f0 <fileno@plt>
  40ae18:	str	w0, [sp, #8]
  40ae1c:	ldr	w8, [sp, #8]
  40ae20:	cmp	w8, #0x0
  40ae24:	cset	w8, ge  // ge = tcont
  40ae28:	tbnz	w8, #0, 40ae3c <ferror@plt+0x947c>
  40ae2c:	ldr	x0, [sp, #16]
  40ae30:	bl	401710 <fclose@plt>
  40ae34:	stur	w0, [x29, #-4]
  40ae38:	b	40aebc <ferror@plt+0x94fc>
  40ae3c:	ldr	x0, [sp, #16]
  40ae40:	bl	401930 <__freading@plt>
  40ae44:	cbz	w0, 40ae6c <ferror@plt+0x94ac>
  40ae48:	ldr	x0, [sp, #16]
  40ae4c:	bl	4016f0 <fileno@plt>
  40ae50:	mov	x8, xzr
  40ae54:	mov	x1, x8
  40ae58:	mov	w2, #0x1                   	// #1
  40ae5c:	bl	4016b0 <lseek@plt>
  40ae60:	mov	x8, #0xffffffffffffffff    	// #-1
  40ae64:	cmp	x0, x8
  40ae68:	b.eq	40ae84 <ferror@plt+0x94c4>  // b.none
  40ae6c:	ldr	x0, [sp, #16]
  40ae70:	bl	40aecc <ferror@plt+0x950c>
  40ae74:	cbz	w0, 40ae84 <ferror@plt+0x94c4>
  40ae78:	bl	401980 <__errno_location@plt>
  40ae7c:	ldr	w8, [x0]
  40ae80:	str	w8, [sp, #12]
  40ae84:	ldr	x0, [sp, #16]
  40ae88:	bl	401710 <fclose@plt>
  40ae8c:	str	w0, [sp, #4]
  40ae90:	ldr	w8, [sp, #12]
  40ae94:	cbz	w8, 40aeb4 <ferror@plt+0x94f4>
  40ae98:	ldr	w8, [sp, #12]
  40ae9c:	str	w8, [sp]
  40aea0:	bl	401980 <__errno_location@plt>
  40aea4:	ldr	w8, [sp]
  40aea8:	str	w8, [x0]
  40aeac:	mov	w9, #0xffffffff            	// #-1
  40aeb0:	str	w9, [sp, #4]
  40aeb4:	ldr	w8, [sp, #4]
  40aeb8:	stur	w8, [x29, #-4]
  40aebc:	ldur	w0, [x29, #-4]
  40aec0:	ldp	x29, x30, [sp, #32]
  40aec4:	add	sp, sp, #0x30
  40aec8:	ret
  40aecc:	sub	sp, sp, #0x20
  40aed0:	stp	x29, x30, [sp, #16]
  40aed4:	add	x29, sp, #0x10
  40aed8:	str	x0, [sp]
  40aedc:	ldr	x8, [sp]
  40aee0:	cbz	x8, 40aef0 <ferror@plt+0x9530>
  40aee4:	ldr	x0, [sp]
  40aee8:	bl	401930 <__freading@plt>
  40aeec:	cbnz	w0, 40af00 <ferror@plt+0x9540>
  40aef0:	ldr	x0, [sp]
  40aef4:	bl	4018f0 <fflush@plt>
  40aef8:	stur	w0, [x29, #-4]
  40aefc:	b	40af14 <ferror@plt+0x9554>
  40af00:	ldr	x0, [sp]
  40af04:	bl	40af24 <ferror@plt+0x9564>
  40af08:	ldr	x0, [sp]
  40af0c:	bl	4018f0 <fflush@plt>
  40af10:	stur	w0, [x29, #-4]
  40af14:	ldur	w0, [x29, #-4]
  40af18:	ldp	x29, x30, [sp, #16]
  40af1c:	add	sp, sp, #0x20
  40af20:	ret
  40af24:	sub	sp, sp, #0x20
  40af28:	stp	x29, x30, [sp, #16]
  40af2c:	add	x29, sp, #0x10
  40af30:	str	x0, [sp, #8]
  40af34:	ldr	x8, [sp, #8]
  40af38:	ldr	w9, [x8]
  40af3c:	and	w9, w9, #0x100
  40af40:	cbz	w9, 40af58 <ferror@plt+0x9598>
  40af44:	ldr	x0, [sp, #8]
  40af48:	mov	x8, xzr
  40af4c:	mov	x1, x8
  40af50:	mov	w2, #0x1                   	// #1
  40af54:	bl	40af64 <ferror@plt+0x95a4>
  40af58:	ldp	x29, x30, [sp, #16]
  40af5c:	add	sp, sp, #0x20
  40af60:	ret
  40af64:	sub	sp, sp, #0x40
  40af68:	stp	x29, x30, [sp, #48]
  40af6c:	add	x29, sp, #0x30
  40af70:	stur	x0, [x29, #-16]
  40af74:	str	x1, [sp, #24]
  40af78:	str	w2, [sp, #20]
  40af7c:	ldur	x8, [x29, #-16]
  40af80:	ldr	x8, [x8, #16]
  40af84:	ldur	x9, [x29, #-16]
  40af88:	ldr	x9, [x9, #8]
  40af8c:	cmp	x8, x9
  40af90:	b.ne	40b010 <ferror@plt+0x9650>  // b.any
  40af94:	ldur	x8, [x29, #-16]
  40af98:	ldr	x8, [x8, #40]
  40af9c:	ldur	x9, [x29, #-16]
  40afa0:	ldr	x9, [x9, #32]
  40afa4:	cmp	x8, x9
  40afa8:	b.ne	40b010 <ferror@plt+0x9650>  // b.any
  40afac:	ldur	x8, [x29, #-16]
  40afb0:	ldr	x8, [x8, #72]
  40afb4:	cbnz	x8, 40b010 <ferror@plt+0x9650>
  40afb8:	ldur	x0, [x29, #-16]
  40afbc:	bl	4016f0 <fileno@plt>
  40afc0:	ldr	x1, [sp, #24]
  40afc4:	ldr	w2, [sp, #20]
  40afc8:	bl	4016b0 <lseek@plt>
  40afcc:	str	x0, [sp, #8]
  40afd0:	ldr	x8, [sp, #8]
  40afd4:	mov	x9, #0xffffffffffffffff    	// #-1
  40afd8:	cmp	x8, x9
  40afdc:	b.ne	40afec <ferror@plt+0x962c>  // b.any
  40afe0:	mov	w8, #0xffffffff            	// #-1
  40afe4:	stur	w8, [x29, #-4]
  40afe8:	b	40b024 <ferror@plt+0x9664>
  40afec:	ldur	x8, [x29, #-16]
  40aff0:	ldr	w9, [x8]
  40aff4:	and	w9, w9, #0xffffffef
  40aff8:	str	w9, [x8]
  40affc:	ldr	x8, [sp, #8]
  40b000:	ldur	x10, [x29, #-16]
  40b004:	str	x8, [x10, #144]
  40b008:	stur	wzr, [x29, #-4]
  40b00c:	b	40b024 <ferror@plt+0x9664>
  40b010:	ldur	x0, [x29, #-16]
  40b014:	ldr	x1, [sp, #24]
  40b018:	ldr	w2, [sp, #20]
  40b01c:	bl	401880 <fseeko@plt>
  40b020:	stur	w0, [x29, #-4]
  40b024:	ldur	w0, [x29, #-4]
  40b028:	ldp	x29, x30, [sp, #48]
  40b02c:	add	sp, sp, #0x40
  40b030:	ret
  40b034:	sub	sp, sp, #0x50
  40b038:	stp	x29, x30, [sp, #64]
  40b03c:	add	x29, sp, #0x40
  40b040:	stur	x0, [x29, #-16]
  40b044:	stur	x1, [x29, #-24]
  40b048:	str	x2, [sp, #32]
  40b04c:	str	x3, [sp, #24]
  40b050:	ldur	x8, [x29, #-16]
  40b054:	cbnz	x8, 40b060 <ferror@plt+0x96a0>
  40b058:	add	x8, sp, #0xc
  40b05c:	stur	x8, [x29, #-16]
  40b060:	ldur	x0, [x29, #-16]
  40b064:	ldur	x1, [x29, #-24]
  40b068:	ldr	x2, [sp, #32]
  40b06c:	ldr	x3, [sp, #24]
  40b070:	bl	4015f0 <mbrtowc@plt>
  40b074:	str	x0, [sp, #16]
  40b078:	ldr	x8, [sp, #16]
  40b07c:	mov	x9, #0xfffffffffffffffe    	// #-2
  40b080:	cmp	x9, x8
  40b084:	b.hi	40b0c4 <ferror@plt+0x9704>  // b.pmore
  40b088:	ldr	x8, [sp, #32]
  40b08c:	cbz	x8, 40b0c4 <ferror@plt+0x9704>
  40b090:	mov	w8, wzr
  40b094:	mov	w0, w8
  40b098:	bl	40b2d8 <ferror@plt+0x9918>
  40b09c:	tbnz	w0, #0, 40b0c4 <ferror@plt+0x9704>
  40b0a0:	ldur	x8, [x29, #-24]
  40b0a4:	ldrb	w9, [x8]
  40b0a8:	strb	w9, [sp, #11]
  40b0ac:	ldrb	w9, [sp, #11]
  40b0b0:	ldur	x8, [x29, #-16]
  40b0b4:	str	w9, [x8]
  40b0b8:	mov	x8, #0x1                   	// #1
  40b0bc:	stur	x8, [x29, #-8]
  40b0c0:	b	40b0cc <ferror@plt+0x970c>
  40b0c4:	ldr	x8, [sp, #16]
  40b0c8:	stur	x8, [x29, #-8]
  40b0cc:	ldur	x0, [x29, #-8]
  40b0d0:	ldp	x29, x30, [sp, #64]
  40b0d4:	add	sp, sp, #0x50
  40b0d8:	ret
  40b0dc:	sub	sp, sp, #0x10
  40b0e0:	mov	w8, wzr
  40b0e4:	str	w0, [sp, #12]
  40b0e8:	str	w1, [sp, #8]
  40b0ec:	mov	w0, w8
  40b0f0:	add	sp, sp, #0x10
  40b0f4:	ret
  40b0f8:	sub	sp, sp, #0x10
  40b0fc:	mov	w8, wzr
  40b100:	str	w0, [sp, #12]
  40b104:	mov	w0, w8
  40b108:	add	sp, sp, #0x10
  40b10c:	ret
  40b110:	sub	sp, sp, #0x20
  40b114:	stp	x29, x30, [sp, #16]
  40b118:	add	x29, sp, #0x10
  40b11c:	stur	w0, [x29, #-4]
  40b120:	str	w1, [sp, #8]
  40b124:	ldur	w0, [x29, #-4]
  40b128:	bl	40b0f8 <ferror@plt+0x9738>
  40b12c:	str	w0, [sp, #4]
  40b130:	ldr	w8, [sp, #4]
  40b134:	cbz	w8, 40b144 <ferror@plt+0x9784>
  40b138:	ldr	w8, [sp, #4]
  40b13c:	str	w8, [sp]
  40b140:	b	40b154 <ferror@plt+0x9794>
  40b144:	ldur	w0, [x29, #-4]
  40b148:	ldr	w1, [sp, #8]
  40b14c:	bl	40b0dc <ferror@plt+0x971c>
  40b150:	str	w0, [sp]
  40b154:	ldr	w8, [sp]
  40b158:	mov	w0, w8
  40b15c:	ldp	x29, x30, [sp, #16]
  40b160:	add	sp, sp, #0x20
  40b164:	ret
  40b168:	sub	sp, sp, #0x40
  40b16c:	stp	x29, x30, [sp, #48]
  40b170:	add	x29, sp, #0x30
  40b174:	stur	x0, [x29, #-16]
  40b178:	str	x1, [sp, #24]
  40b17c:	ldur	x8, [x29, #-16]
  40b180:	str	x8, [sp, #16]
  40b184:	ldr	x8, [sp, #24]
  40b188:	str	x8, [sp, #8]
  40b18c:	ldr	x8, [sp, #16]
  40b190:	ldr	x9, [sp, #8]
  40b194:	cmp	x8, x9
  40b198:	b.ne	40b1a4 <ferror@plt+0x97e4>  // b.any
  40b19c:	stur	wzr, [x29, #-4]
  40b1a0:	b	40b208 <ferror@plt+0x9848>
  40b1a4:	ldr	x8, [sp, #16]
  40b1a8:	ldrb	w0, [x8]
  40b1ac:	bl	40b850 <ferror@plt+0x9e90>
  40b1b0:	strb	w0, [sp, #7]
  40b1b4:	ldr	x8, [sp, #8]
  40b1b8:	ldrb	w0, [x8]
  40b1bc:	bl	40b850 <ferror@plt+0x9e90>
  40b1c0:	strb	w0, [sp, #6]
  40b1c4:	ldrb	w9, [sp, #7]
  40b1c8:	cbnz	w9, 40b1d0 <ferror@plt+0x9810>
  40b1cc:	b	40b1f8 <ferror@plt+0x9838>
  40b1d0:	ldr	x8, [sp, #16]
  40b1d4:	add	x8, x8, #0x1
  40b1d8:	str	x8, [sp, #16]
  40b1dc:	ldr	x8, [sp, #8]
  40b1e0:	add	x8, x8, #0x1
  40b1e4:	str	x8, [sp, #8]
  40b1e8:	ldrb	w8, [sp, #7]
  40b1ec:	ldrb	w9, [sp, #6]
  40b1f0:	cmp	w8, w9
  40b1f4:	b.eq	40b1a4 <ferror@plt+0x97e4>  // b.none
  40b1f8:	ldrb	w8, [sp, #7]
  40b1fc:	ldrb	w9, [sp, #6]
  40b200:	subs	w8, w8, w9
  40b204:	stur	w8, [x29, #-4]
  40b208:	ldur	w0, [x29, #-4]
  40b20c:	ldp	x29, x30, [sp, #48]
  40b210:	add	sp, sp, #0x40
  40b214:	ret
  40b218:	sub	sp, sp, #0x30
  40b21c:	stp	x29, x30, [sp, #32]
  40b220:	add	x29, sp, #0x20
  40b224:	str	x0, [sp, #16]
  40b228:	ldr	x0, [sp, #16]
  40b22c:	bl	4016c0 <__fpending@plt>
  40b230:	cmp	x0, #0x0
  40b234:	cset	w8, ne  // ne = any
  40b238:	mov	w9, #0x1                   	// #1
  40b23c:	and	w8, w8, w9
  40b240:	strb	w8, [sp, #15]
  40b244:	ldr	x0, [sp, #16]
  40b248:	str	w9, [sp, #8]
  40b24c:	bl	401670 <ferror_unlocked@plt>
  40b250:	cmp	w0, #0x0
  40b254:	cset	w8, ne  // ne = any
  40b258:	ldr	w9, [sp, #8]
  40b25c:	and	w8, w8, w9
  40b260:	strb	w8, [sp, #14]
  40b264:	ldr	x0, [sp, #16]
  40b268:	bl	40adf8 <ferror@plt+0x9438>
  40b26c:	cmp	w0, #0x0
  40b270:	cset	w8, ne  // ne = any
  40b274:	and	w8, w8, #0x1
  40b278:	strb	w8, [sp, #13]
  40b27c:	ldrb	w8, [sp, #14]
  40b280:	tbnz	w8, #0, 40b2a8 <ferror@plt+0x98e8>
  40b284:	ldrb	w8, [sp, #13]
  40b288:	tbnz	w8, #0, 40b290 <ferror@plt+0x98d0>
  40b28c:	b	40b2c4 <ferror@plt+0x9904>
  40b290:	ldrb	w8, [sp, #15]
  40b294:	tbnz	w8, #0, 40b2a8 <ferror@plt+0x98e8>
  40b298:	bl	401980 <__errno_location@plt>
  40b29c:	ldr	w8, [x0]
  40b2a0:	cmp	w8, #0x9
  40b2a4:	b.eq	40b2c4 <ferror@plt+0x9904>  // b.none
  40b2a8:	ldrb	w8, [sp, #13]
  40b2ac:	tbnz	w8, #0, 40b2b8 <ferror@plt+0x98f8>
  40b2b0:	bl	401980 <__errno_location@plt>
  40b2b4:	str	wzr, [x0]
  40b2b8:	mov	w8, #0xffffffff            	// #-1
  40b2bc:	stur	w8, [x29, #-4]
  40b2c0:	b	40b2c8 <ferror@plt+0x9908>
  40b2c4:	stur	wzr, [x29, #-4]
  40b2c8:	ldur	w0, [x29, #-4]
  40b2cc:	ldp	x29, x30, [sp, #32]
  40b2d0:	add	sp, sp, #0x30
  40b2d4:	ret
  40b2d8:	sub	sp, sp, #0x20
  40b2dc:	stp	x29, x30, [sp, #16]
  40b2e0:	add	x29, sp, #0x10
  40b2e4:	mov	w8, #0x1                   	// #1
  40b2e8:	mov	x9, xzr
  40b2ec:	stur	w0, [x29, #-4]
  40b2f0:	sturb	w8, [x29, #-5]
  40b2f4:	ldur	w0, [x29, #-4]
  40b2f8:	mov	x1, x9
  40b2fc:	bl	4019b0 <setlocale@plt>
  40b300:	str	x0, [sp]
  40b304:	ldr	x9, [sp]
  40b308:	cbz	x9, 40b33c <ferror@plt+0x997c>
  40b30c:	ldr	x0, [sp]
  40b310:	adrp	x1, 40e000 <ferror@plt+0xc640>
  40b314:	add	x1, x1, #0xda5
  40b318:	bl	401860 <strcmp@plt>
  40b31c:	cbz	w0, 40b334 <ferror@plt+0x9974>
  40b320:	ldr	x0, [sp]
  40b324:	adrp	x1, 40e000 <ferror@plt+0xc640>
  40b328:	add	x1, x1, #0xda7
  40b32c:	bl	401860 <strcmp@plt>
  40b330:	cbnz	w0, 40b33c <ferror@plt+0x997c>
  40b334:	mov	w8, #0x0                   	// #0
  40b338:	sturb	w8, [x29, #-5]
  40b33c:	ldurb	w8, [x29, #-5]
  40b340:	and	w0, w8, #0x1
  40b344:	ldp	x29, x30, [sp, #16]
  40b348:	add	sp, sp, #0x20
  40b34c:	ret
  40b350:	sub	sp, sp, #0x20
  40b354:	stp	x29, x30, [sp, #16]
  40b358:	add	x29, sp, #0x10
  40b35c:	mov	w0, #0xe                   	// #14
  40b360:	bl	401720 <nl_langinfo@plt>
  40b364:	str	x0, [sp, #8]
  40b368:	ldr	x8, [sp, #8]
  40b36c:	cbnz	x8, 40b37c <ferror@plt+0x99bc>
  40b370:	adrp	x8, 40e000 <ferror@plt+0xc640>
  40b374:	add	x8, x8, #0x98a
  40b378:	str	x8, [sp, #8]
  40b37c:	ldr	x8, [sp, #8]
  40b380:	ldrb	w9, [x8]
  40b384:	cbnz	w9, 40b394 <ferror@plt+0x99d4>
  40b388:	adrp	x8, 40e000 <ferror@plt+0xc640>
  40b38c:	add	x8, x8, #0xdad
  40b390:	str	x8, [sp, #8]
  40b394:	ldr	x0, [sp, #8]
  40b398:	ldp	x29, x30, [sp, #16]
  40b39c:	add	sp, sp, #0x20
  40b3a0:	ret
  40b3a4:	sub	sp, sp, #0x10
  40b3a8:	str	w0, [sp, #8]
  40b3ac:	ldr	w8, [sp, #8]
  40b3b0:	subs	w9, w8, #0x30
  40b3b4:	cmp	w9, #0x9
  40b3b8:	str	w8, [sp, #4]
  40b3bc:	b.ls	40b3f4 <ferror@plt+0x9a34>  // b.plast
  40b3c0:	b	40b3c4 <ferror@plt+0x9a04>
  40b3c4:	ldr	w8, [sp, #4]
  40b3c8:	subs	w9, w8, #0x41
  40b3cc:	cmp	w9, #0x19
  40b3d0:	b.ls	40b3f4 <ferror@plt+0x9a34>  // b.plast
  40b3d4:	b	40b3d8 <ferror@plt+0x9a18>
  40b3d8:	ldr	w8, [sp, #4]
  40b3dc:	subs	w9, w8, #0x61
  40b3e0:	cmp	w9, #0x19
  40b3e4:	cset	w9, ls  // ls = plast
  40b3e8:	eor	w9, w9, #0x1
  40b3ec:	tbnz	w9, #0, 40b404 <ferror@plt+0x9a44>
  40b3f0:	b	40b3f4 <ferror@plt+0x9a34>
  40b3f4:	mov	w8, #0x1                   	// #1
  40b3f8:	and	w8, w8, #0x1
  40b3fc:	strb	w8, [sp, #15]
  40b400:	b	40b410 <ferror@plt+0x9a50>
  40b404:	mov	w8, wzr
  40b408:	and	w8, w8, #0x1
  40b40c:	strb	w8, [sp, #15]
  40b410:	ldrb	w8, [sp, #15]
  40b414:	and	w0, w8, #0x1
  40b418:	add	sp, sp, #0x10
  40b41c:	ret
  40b420:	sub	sp, sp, #0x10
  40b424:	str	w0, [sp, #8]
  40b428:	ldr	w8, [sp, #8]
  40b42c:	subs	w9, w8, #0x41
  40b430:	cmp	w9, #0x19
  40b434:	str	w8, [sp, #4]
  40b438:	b.ls	40b45c <ferror@plt+0x9a9c>  // b.plast
  40b43c:	b	40b440 <ferror@plt+0x9a80>
  40b440:	ldr	w8, [sp, #4]
  40b444:	subs	w9, w8, #0x61
  40b448:	cmp	w9, #0x19
  40b44c:	cset	w9, ls  // ls = plast
  40b450:	eor	w9, w9, #0x1
  40b454:	tbnz	w9, #0, 40b46c <ferror@plt+0x9aac>
  40b458:	b	40b45c <ferror@plt+0x9a9c>
  40b45c:	mov	w8, #0x1                   	// #1
  40b460:	and	w8, w8, #0x1
  40b464:	strb	w8, [sp, #15]
  40b468:	b	40b478 <ferror@plt+0x9ab8>
  40b46c:	mov	w8, wzr
  40b470:	and	w8, w8, #0x1
  40b474:	strb	w8, [sp, #15]
  40b478:	ldrb	w8, [sp, #15]
  40b47c:	and	w0, w8, #0x1
  40b480:	add	sp, sp, #0x10
  40b484:	ret
  40b488:	sub	sp, sp, #0x10
  40b48c:	str	w0, [sp, #8]
  40b490:	ldr	w8, [sp, #8]
  40b494:	subs	w8, w8, #0x0
  40b498:	cmp	w8, #0x7f
  40b49c:	cset	w8, ls  // ls = plast
  40b4a0:	eor	w8, w8, #0x1
  40b4a4:	tbnz	w8, #0, 40b4bc <ferror@plt+0x9afc>
  40b4a8:	b	40b4ac <ferror@plt+0x9aec>
  40b4ac:	mov	w8, #0x1                   	// #1
  40b4b0:	and	w8, w8, #0x1
  40b4b4:	strb	w8, [sp, #15]
  40b4b8:	b	40b4c8 <ferror@plt+0x9b08>
  40b4bc:	mov	w8, wzr
  40b4c0:	and	w8, w8, #0x1
  40b4c4:	strb	w8, [sp, #15]
  40b4c8:	ldrb	w8, [sp, #15]
  40b4cc:	and	w0, w8, #0x1
  40b4d0:	add	sp, sp, #0x10
  40b4d4:	ret
  40b4d8:	sub	sp, sp, #0x10
  40b4dc:	str	w0, [sp, #12]
  40b4e0:	ldr	w8, [sp, #12]
  40b4e4:	mov	w9, #0x1                   	// #1
  40b4e8:	cmp	w8, #0x20
  40b4ec:	str	w9, [sp, #8]
  40b4f0:	b.eq	40b504 <ferror@plt+0x9b44>  // b.none
  40b4f4:	ldr	w8, [sp, #12]
  40b4f8:	cmp	w8, #0x9
  40b4fc:	cset	w8, eq  // eq = none
  40b500:	str	w8, [sp, #8]
  40b504:	ldr	w8, [sp, #8]
  40b508:	and	w0, w8, #0x1
  40b50c:	add	sp, sp, #0x10
  40b510:	ret
  40b514:	sub	sp, sp, #0x10
  40b518:	str	w0, [sp, #8]
  40b51c:	ldr	w8, [sp, #8]
  40b520:	subs	w9, w8, #0x0
  40b524:	cmp	w9, #0x1f
  40b528:	str	w8, [sp, #4]
  40b52c:	b.ls	40b54c <ferror@plt+0x9b8c>  // b.plast
  40b530:	b	40b534 <ferror@plt+0x9b74>
  40b534:	ldr	w8, [sp, #4]
  40b538:	cmp	w8, #0x7f
  40b53c:	cset	w9, eq  // eq = none
  40b540:	eor	w9, w9, #0x1
  40b544:	tbnz	w9, #0, 40b55c <ferror@plt+0x9b9c>
  40b548:	b	40b54c <ferror@plt+0x9b8c>
  40b54c:	mov	w8, #0x1                   	// #1
  40b550:	and	w8, w8, #0x1
  40b554:	strb	w8, [sp, #15]
  40b558:	b	40b568 <ferror@plt+0x9ba8>
  40b55c:	mov	w8, wzr
  40b560:	and	w8, w8, #0x1
  40b564:	strb	w8, [sp, #15]
  40b568:	ldrb	w8, [sp, #15]
  40b56c:	and	w0, w8, #0x1
  40b570:	add	sp, sp, #0x10
  40b574:	ret
  40b578:	sub	sp, sp, #0x10
  40b57c:	str	w0, [sp, #8]
  40b580:	ldr	w8, [sp, #8]
  40b584:	subs	w8, w8, #0x30
  40b588:	cmp	w8, #0x9
  40b58c:	cset	w8, ls  // ls = plast
  40b590:	eor	w8, w8, #0x1
  40b594:	tbnz	w8, #0, 40b5ac <ferror@plt+0x9bec>
  40b598:	b	40b59c <ferror@plt+0x9bdc>
  40b59c:	mov	w8, #0x1                   	// #1
  40b5a0:	and	w8, w8, #0x1
  40b5a4:	strb	w8, [sp, #15]
  40b5a8:	b	40b5b8 <ferror@plt+0x9bf8>
  40b5ac:	mov	w8, wzr
  40b5b0:	and	w8, w8, #0x1
  40b5b4:	strb	w8, [sp, #15]
  40b5b8:	ldrb	w8, [sp, #15]
  40b5bc:	and	w0, w8, #0x1
  40b5c0:	add	sp, sp, #0x10
  40b5c4:	ret
  40b5c8:	sub	sp, sp, #0x10
  40b5cc:	str	w0, [sp, #8]
  40b5d0:	ldr	w8, [sp, #8]
  40b5d4:	subs	w8, w8, #0x21
  40b5d8:	cmp	w8, #0x5d
  40b5dc:	cset	w8, ls  // ls = plast
  40b5e0:	eor	w8, w8, #0x1
  40b5e4:	tbnz	w8, #0, 40b5fc <ferror@plt+0x9c3c>
  40b5e8:	b	40b5ec <ferror@plt+0x9c2c>
  40b5ec:	mov	w8, #0x1                   	// #1
  40b5f0:	and	w8, w8, #0x1
  40b5f4:	strb	w8, [sp, #15]
  40b5f8:	b	40b608 <ferror@plt+0x9c48>
  40b5fc:	mov	w8, wzr
  40b600:	and	w8, w8, #0x1
  40b604:	strb	w8, [sp, #15]
  40b608:	ldrb	w8, [sp, #15]
  40b60c:	and	w0, w8, #0x1
  40b610:	add	sp, sp, #0x10
  40b614:	ret
  40b618:	sub	sp, sp, #0x10
  40b61c:	str	w0, [sp, #8]
  40b620:	ldr	w8, [sp, #8]
  40b624:	subs	w8, w8, #0x61
  40b628:	cmp	w8, #0x19
  40b62c:	cset	w8, ls  // ls = plast
  40b630:	eor	w8, w8, #0x1
  40b634:	tbnz	w8, #0, 40b64c <ferror@plt+0x9c8c>
  40b638:	b	40b63c <ferror@plt+0x9c7c>
  40b63c:	mov	w8, #0x1                   	// #1
  40b640:	and	w8, w8, #0x1
  40b644:	strb	w8, [sp, #15]
  40b648:	b	40b658 <ferror@plt+0x9c98>
  40b64c:	mov	w8, wzr
  40b650:	and	w8, w8, #0x1
  40b654:	strb	w8, [sp, #15]
  40b658:	ldrb	w8, [sp, #15]
  40b65c:	and	w0, w8, #0x1
  40b660:	add	sp, sp, #0x10
  40b664:	ret
  40b668:	sub	sp, sp, #0x10
  40b66c:	str	w0, [sp, #8]
  40b670:	ldr	w8, [sp, #8]
  40b674:	subs	w8, w8, #0x20
  40b678:	cmp	w8, #0x5e
  40b67c:	cset	w8, ls  // ls = plast
  40b680:	eor	w8, w8, #0x1
  40b684:	tbnz	w8, #0, 40b69c <ferror@plt+0x9cdc>
  40b688:	b	40b68c <ferror@plt+0x9ccc>
  40b68c:	mov	w8, #0x1                   	// #1
  40b690:	and	w8, w8, #0x1
  40b694:	strb	w8, [sp, #15]
  40b698:	b	40b6a8 <ferror@plt+0x9ce8>
  40b69c:	mov	w8, wzr
  40b6a0:	and	w8, w8, #0x1
  40b6a4:	strb	w8, [sp, #15]
  40b6a8:	ldrb	w8, [sp, #15]
  40b6ac:	and	w0, w8, #0x1
  40b6b0:	add	sp, sp, #0x10
  40b6b4:	ret
  40b6b8:	sub	sp, sp, #0x10
  40b6bc:	str	w0, [sp, #8]
  40b6c0:	ldr	w8, [sp, #8]
  40b6c4:	subs	w8, w8, #0x21
  40b6c8:	mov	w9, w8
  40b6cc:	ubfx	x9, x9, #0, #32
  40b6d0:	cmp	x9, #0x5d
  40b6d4:	str	x9, [sp]
  40b6d8:	b.hi	40b704 <ferror@plt+0x9d44>  // b.pmore
  40b6dc:	adrp	x8, 40e000 <ferror@plt+0xc640>
  40b6e0:	add	x8, x8, #0xdb4
  40b6e4:	ldr	x11, [sp]
  40b6e8:	ldrsw	x10, [x8, x11, lsl #2]
  40b6ec:	add	x9, x8, x10
  40b6f0:	br	x9
  40b6f4:	mov	w8, #0x1                   	// #1
  40b6f8:	and	w8, w8, #0x1
  40b6fc:	strb	w8, [sp, #15]
  40b700:	b	40b710 <ferror@plt+0x9d50>
  40b704:	mov	w8, wzr
  40b708:	and	w8, w8, #0x1
  40b70c:	strb	w8, [sp, #15]
  40b710:	ldrb	w8, [sp, #15]
  40b714:	and	w0, w8, #0x1
  40b718:	add	sp, sp, #0x10
  40b71c:	ret
  40b720:	sub	sp, sp, #0x10
  40b724:	str	w0, [sp, #8]
  40b728:	ldr	w8, [sp, #8]
  40b72c:	subs	w9, w8, #0x9
  40b730:	cmp	w9, #0x4
  40b734:	str	w8, [sp, #4]
  40b738:	b.ls	40b758 <ferror@plt+0x9d98>  // b.plast
  40b73c:	b	40b740 <ferror@plt+0x9d80>
  40b740:	ldr	w8, [sp, #4]
  40b744:	cmp	w8, #0x20
  40b748:	cset	w9, eq  // eq = none
  40b74c:	eor	w9, w9, #0x1
  40b750:	tbnz	w9, #0, 40b768 <ferror@plt+0x9da8>
  40b754:	b	40b758 <ferror@plt+0x9d98>
  40b758:	mov	w8, #0x1                   	// #1
  40b75c:	and	w8, w8, #0x1
  40b760:	strb	w8, [sp, #15]
  40b764:	b	40b774 <ferror@plt+0x9db4>
  40b768:	mov	w8, wzr
  40b76c:	and	w8, w8, #0x1
  40b770:	strb	w8, [sp, #15]
  40b774:	ldrb	w8, [sp, #15]
  40b778:	and	w0, w8, #0x1
  40b77c:	add	sp, sp, #0x10
  40b780:	ret
  40b784:	sub	sp, sp, #0x10
  40b788:	str	w0, [sp, #8]
  40b78c:	ldr	w8, [sp, #8]
  40b790:	subs	w8, w8, #0x41
  40b794:	cmp	w8, #0x19
  40b798:	cset	w8, ls  // ls = plast
  40b79c:	eor	w8, w8, #0x1
  40b7a0:	tbnz	w8, #0, 40b7b8 <ferror@plt+0x9df8>
  40b7a4:	b	40b7a8 <ferror@plt+0x9de8>
  40b7a8:	mov	w8, #0x1                   	// #1
  40b7ac:	and	w8, w8, #0x1
  40b7b0:	strb	w8, [sp, #15]
  40b7b4:	b	40b7c4 <ferror@plt+0x9e04>
  40b7b8:	mov	w8, wzr
  40b7bc:	and	w8, w8, #0x1
  40b7c0:	strb	w8, [sp, #15]
  40b7c4:	ldrb	w8, [sp, #15]
  40b7c8:	and	w0, w8, #0x1
  40b7cc:	add	sp, sp, #0x10
  40b7d0:	ret
  40b7d4:	sub	sp, sp, #0x10
  40b7d8:	str	w0, [sp, #8]
  40b7dc:	ldr	w8, [sp, #8]
  40b7e0:	subs	w9, w8, #0x30
  40b7e4:	cmp	w9, #0x9
  40b7e8:	str	w8, [sp, #4]
  40b7ec:	b.ls	40b824 <ferror@plt+0x9e64>  // b.plast
  40b7f0:	b	40b7f4 <ferror@plt+0x9e34>
  40b7f4:	ldr	w8, [sp, #4]
  40b7f8:	subs	w9, w8, #0x41
  40b7fc:	cmp	w9, #0x5
  40b800:	b.ls	40b824 <ferror@plt+0x9e64>  // b.plast
  40b804:	b	40b808 <ferror@plt+0x9e48>
  40b808:	ldr	w8, [sp, #4]
  40b80c:	subs	w9, w8, #0x61
  40b810:	cmp	w9, #0x5
  40b814:	cset	w9, ls  // ls = plast
  40b818:	eor	w9, w9, #0x1
  40b81c:	tbnz	w9, #0, 40b834 <ferror@plt+0x9e74>
  40b820:	b	40b824 <ferror@plt+0x9e64>
  40b824:	mov	w8, #0x1                   	// #1
  40b828:	and	w8, w8, #0x1
  40b82c:	strb	w8, [sp, #15]
  40b830:	b	40b840 <ferror@plt+0x9e80>
  40b834:	mov	w8, wzr
  40b838:	and	w8, w8, #0x1
  40b83c:	strb	w8, [sp, #15]
  40b840:	ldrb	w8, [sp, #15]
  40b844:	and	w0, w8, #0x1
  40b848:	add	sp, sp, #0x10
  40b84c:	ret
  40b850:	sub	sp, sp, #0x10
  40b854:	str	w0, [sp, #8]
  40b858:	ldr	w8, [sp, #8]
  40b85c:	subs	w8, w8, #0x41
  40b860:	cmp	w8, #0x19
  40b864:	cset	w8, ls  // ls = plast
  40b868:	eor	w8, w8, #0x1
  40b86c:	tbnz	w8, #0, 40b888 <ferror@plt+0x9ec8>
  40b870:	b	40b874 <ferror@plt+0x9eb4>
  40b874:	ldr	w8, [sp, #8]
  40b878:	subs	w8, w8, #0x41
  40b87c:	add	w8, w8, #0x61
  40b880:	str	w8, [sp, #12]
  40b884:	b	40b890 <ferror@plt+0x9ed0>
  40b888:	ldr	w8, [sp, #8]
  40b88c:	str	w8, [sp, #12]
  40b890:	ldr	w0, [sp, #12]
  40b894:	add	sp, sp, #0x10
  40b898:	ret
  40b89c:	sub	sp, sp, #0x10
  40b8a0:	str	w0, [sp, #8]
  40b8a4:	ldr	w8, [sp, #8]
  40b8a8:	subs	w8, w8, #0x61
  40b8ac:	cmp	w8, #0x19
  40b8b0:	cset	w8, ls  // ls = plast
  40b8b4:	eor	w8, w8, #0x1
  40b8b8:	tbnz	w8, #0, 40b8d4 <ferror@plt+0x9f14>
  40b8bc:	b	40b8c0 <ferror@plt+0x9f00>
  40b8c0:	ldr	w8, [sp, #8]
  40b8c4:	subs	w8, w8, #0x61
  40b8c8:	add	w8, w8, #0x41
  40b8cc:	str	w8, [sp, #12]
  40b8d0:	b	40b8dc <ferror@plt+0x9f1c>
  40b8d4:	ldr	w8, [sp, #8]
  40b8d8:	str	w8, [sp, #12]
  40b8dc:	ldr	w0, [sp, #12]
  40b8e0:	add	sp, sp, #0x10
  40b8e4:	ret
  40b8e8:	stp	x29, x30, [sp, #-48]!
  40b8ec:	mov	x29, sp
  40b8f0:	str	q0, [sp, #16]
  40b8f4:	str	q1, [sp, #32]
  40b8f8:	ldp	x6, x1, [sp, #16]
  40b8fc:	ldp	x7, x0, [sp, #32]
  40b900:	mrs	x2, fpcr
  40b904:	ubfx	x4, x1, #48, #15
  40b908:	lsr	x2, x1, #63
  40b90c:	lsr	x3, x0, #63
  40b910:	ubfx	x9, x0, #0, #48
  40b914:	mov	x5, #0x7fff                	// #32767
  40b918:	mov	x10, x6
  40b91c:	cmp	x4, x5
  40b920:	and	w2, w2, #0xff
  40b924:	ubfx	x1, x1, #0, #48
  40b928:	and	w3, w3, #0xff
  40b92c:	ubfx	x0, x0, #48, #15
  40b930:	b.eq	40b964 <ferror@plt+0x9fa4>  // b.none
  40b934:	cmp	x0, x5
  40b938:	b.eq	40b950 <ferror@plt+0x9f90>  // b.none
  40b93c:	cmp	x4, x0
  40b940:	mov	w0, #0x1                   	// #1
  40b944:	b.eq	40b97c <ferror@plt+0x9fbc>  // b.none
  40b948:	ldp	x29, x30, [sp], #48
  40b94c:	ret
  40b950:	orr	x8, x9, x7
  40b954:	cbnz	x8, 40b9e0 <ferror@plt+0xa020>
  40b958:	mov	w0, #0x1                   	// #1
  40b95c:	ldp	x29, x30, [sp], #48
  40b960:	ret
  40b964:	orr	x5, x1, x6
  40b968:	cbnz	x5, 40b9b0 <ferror@plt+0x9ff0>
  40b96c:	cmp	x0, x4
  40b970:	b.ne	40b958 <ferror@plt+0x9f98>  // b.any
  40b974:	orr	x8, x9, x7
  40b978:	cbnz	x8, 40b9e0 <ferror@plt+0xa020>
  40b97c:	cmp	x1, x9
  40b980:	mov	w0, #0x1                   	// #1
  40b984:	ccmp	x6, x7, #0x0, eq  // eq = none
  40b988:	b.ne	40b948 <ferror@plt+0x9f88>  // b.any
  40b98c:	cmp	w2, w3
  40b990:	mov	w0, #0x0                   	// #0
  40b994:	b.eq	40b948 <ferror@plt+0x9f88>  // b.none
  40b998:	mov	w0, #0x1                   	// #1
  40b99c:	cbnz	x4, 40b948 <ferror@plt+0x9f88>
  40b9a0:	orr	x1, x1, x10
  40b9a4:	cmp	x1, #0x0
  40b9a8:	cset	w0, ne  // ne = any
  40b9ac:	b	40b948 <ferror@plt+0x9f88>
  40b9b0:	tst	x1, #0x800000000000
  40b9b4:	b.ne	40b9cc <ferror@plt+0xa00c>  // b.any
  40b9b8:	mov	w0, #0x1                   	// #1
  40b9bc:	bl	40c610 <ferror@plt+0xac50>
  40b9c0:	mov	w0, #0x1                   	// #1
  40b9c4:	ldp	x29, x30, [sp], #48
  40b9c8:	ret
  40b9cc:	cmp	x0, x4
  40b9d0:	mov	w0, #0x1                   	// #1
  40b9d4:	b.ne	40b948 <ferror@plt+0x9f88>  // b.any
  40b9d8:	orr	x8, x9, x7
  40b9dc:	cbz	x8, 40b948 <ferror@plt+0x9f88>
  40b9e0:	tst	x9, #0x800000000000
  40b9e4:	b.eq	40b9b8 <ferror@plt+0x9ff8>  // b.none
  40b9e8:	b	40b958 <ferror@plt+0x9f98>
  40b9ec:	nop
  40b9f0:	stp	x29, x30, [sp, #-48]!
  40b9f4:	mov	x29, sp
  40b9f8:	str	q0, [sp, #16]
  40b9fc:	str	q1, [sp, #32]
  40ba00:	ldp	x8, x1, [sp, #16]
  40ba04:	ldp	x9, x0, [sp, #32]
  40ba08:	mrs	x2, fpcr
  40ba0c:	ubfx	x4, x1, #48, #15
  40ba10:	ubfx	x10, x1, #0, #48
  40ba14:	lsr	x2, x1, #63
  40ba18:	mov	x5, #0x7fff                	// #32767
  40ba1c:	mov	x6, x8
  40ba20:	cmp	x4, x5
  40ba24:	ubfx	x11, x0, #0, #48
  40ba28:	ubfx	x7, x0, #48, #15
  40ba2c:	lsr	x1, x0, #63
  40ba30:	mov	x3, x9
  40ba34:	b.eq	40ba6c <ferror@plt+0xa0ac>  // b.none
  40ba38:	cmp	x7, x5
  40ba3c:	b.eq	40ba7c <ferror@plt+0xa0bc>  // b.none
  40ba40:	cbnz	x4, 40baa8 <ferror@plt+0xa0e8>
  40ba44:	orr	x6, x10, x8
  40ba48:	cmp	x6, #0x0
  40ba4c:	cset	w0, eq  // eq = none
  40ba50:	cbnz	x7, 40ba94 <ferror@plt+0xa0d4>
  40ba54:	orr	x3, x11, x9
  40ba58:	cbnz	x3, 40ba94 <ferror@plt+0xa0d4>
  40ba5c:	mov	w0, #0x0                   	// #0
  40ba60:	cbnz	x6, 40babc <ferror@plt+0xa0fc>
  40ba64:	ldp	x29, x30, [sp], #48
  40ba68:	ret
  40ba6c:	orr	x0, x10, x8
  40ba70:	cbnz	x0, 40bad0 <ferror@plt+0xa110>
  40ba74:	cmp	x7, x4
  40ba78:	b.ne	40baa8 <ferror@plt+0xa0e8>  // b.any
  40ba7c:	orr	x3, x11, x3
  40ba80:	cbnz	x3, 40bad0 <ferror@plt+0xa110>
  40ba84:	cbnz	x4, 40bab4 <ferror@plt+0xa0f4>
  40ba88:	orr	x6, x10, x6
  40ba8c:	cmp	x6, #0x0
  40ba90:	cset	w0, eq  // eq = none
  40ba94:	cbz	w0, 40bab4 <ferror@plt+0xa0f4>
  40ba98:	cmp	x1, #0x0
  40ba9c:	csinv	w0, w0, wzr, ne  // ne = any
  40baa0:	ldp	x29, x30, [sp], #48
  40baa4:	ret
  40baa8:	cbnz	x7, 40bab4 <ferror@plt+0xa0f4>
  40baac:	orr	x3, x11, x3
  40bab0:	cbz	x3, 40babc <ferror@plt+0xa0fc>
  40bab4:	cmp	x2, x1
  40bab8:	b.eq	40bae4 <ferror@plt+0xa124>  // b.none
  40babc:	cmp	x2, #0x0
  40bac0:	mov	w0, #0xffffffff            	// #-1
  40bac4:	cneg	w0, w0, eq  // eq = none
  40bac8:	ldp	x29, x30, [sp], #48
  40bacc:	ret
  40bad0:	mov	w0, #0x1                   	// #1
  40bad4:	bl	40c610 <ferror@plt+0xac50>
  40bad8:	mov	w0, #0x2                   	// #2
  40badc:	ldp	x29, x30, [sp], #48
  40bae0:	ret
  40bae4:	cmp	x4, x7
  40bae8:	b.gt	40babc <ferror@plt+0xa0fc>
  40baec:	b.lt	40bb20 <ferror@plt+0xa160>  // b.tstop
  40baf0:	cmp	x10, x11
  40baf4:	b.hi	40babc <ferror@plt+0xa0fc>  // b.pmore
  40baf8:	cset	w0, eq  // eq = none
  40bafc:	cmp	w0, #0x0
  40bb00:	ccmp	x8, x9, #0x0, ne  // ne = any
  40bb04:	b.hi	40babc <ferror@plt+0xa0fc>  // b.pmore
  40bb08:	cmp	x10, x11
  40bb0c:	b.cc	40bb20 <ferror@plt+0xa160>  // b.lo, b.ul, b.last
  40bb10:	cmp	w0, #0x0
  40bb14:	mov	w0, #0x0                   	// #0
  40bb18:	ccmp	x8, x9, #0x2, ne  // ne = any
  40bb1c:	b.cs	40ba64 <ferror@plt+0xa0a4>  // b.hs, b.nlast
  40bb20:	cmp	x2, #0x0
  40bb24:	mov	w0, #0x1                   	// #1
  40bb28:	cneg	w0, w0, eq  // eq = none
  40bb2c:	b	40ba64 <ferror@plt+0xa0a4>
  40bb30:	stp	x29, x30, [sp, #-48]!
  40bb34:	mov	x29, sp
  40bb38:	str	q0, [sp, #16]
  40bb3c:	str	q1, [sp, #32]
  40bb40:	ldp	x5, x1, [sp, #16]
  40bb44:	ldp	x0, x2, [sp, #32]
  40bb48:	mrs	x12, fpcr
  40bb4c:	mov	x9, x0
  40bb50:	ubfx	x0, x2, #48, #15
  40bb54:	lsr	x6, x1, #63
  40bb58:	ubfx	x7, x1, #48, #15
  40bb5c:	ubfiz	x3, x1, #3, #48
  40bb60:	mov	x13, x0
  40bb64:	lsr	x4, x2, #63
  40bb68:	ubfiz	x2, x2, #3, #48
  40bb6c:	mov	x11, x6
  40bb70:	and	w8, w6, #0xff
  40bb74:	mov	x14, x6
  40bb78:	sub	w0, w7, w0
  40bb7c:	mov	x1, x7
  40bb80:	orr	x3, x3, x5, lsr #61
  40bb84:	mov	x7, #0x7fff                	// #32767
  40bb88:	and	w4, w4, #0xff
  40bb8c:	cmp	x13, x7
  40bb90:	orr	x2, x2, x9, lsr #61
  40bb94:	lsl	x6, x5, #3
  40bb98:	lsl	x10, x9, #3
  40bb9c:	b.eq	40bd0c <ferror@plt+0xa34c>  // b.none
  40bba0:	eor	w4, w4, #0x1
  40bba4:	and	x4, x4, #0xff
  40bba8:	cmp	x11, x4
  40bbac:	b.eq	40bda4 <ferror@plt+0xa3e4>  // b.none
  40bbb0:	cmp	w0, #0x0
  40bbb4:	b.le	40bd28 <ferror@plt+0xa368>
  40bbb8:	cbnz	x13, 40be94 <ferror@plt+0xa4d4>
  40bbbc:	orr	x4, x2, x10
  40bbc0:	cbz	x4, 40c074 <ferror@plt+0xa6b4>
  40bbc4:	subs	w0, w0, #0x1
  40bbc8:	b.eq	40c348 <ferror@plt+0xa988>  // b.none
  40bbcc:	mov	x4, #0x7fff                	// #32767
  40bbd0:	cmp	x1, x4
  40bbd4:	b.eq	40c048 <ferror@plt+0xa688>  // b.none
  40bbd8:	cmp	w0, #0x74
  40bbdc:	b.gt	40c064 <ferror@plt+0xa6a4>
  40bbe0:	cmp	w0, #0x3f
  40bbe4:	b.gt	40c20c <ferror@plt+0xa84c>
  40bbe8:	mov	w4, #0x40                  	// #64
  40bbec:	sub	w4, w4, w0
  40bbf0:	lsr	x7, x10, x0
  40bbf4:	lsl	x10, x10, x4
  40bbf8:	cmp	x10, #0x0
  40bbfc:	lsl	x4, x2, x4
  40bc00:	cset	x5, ne  // ne = any
  40bc04:	orr	x4, x4, x7
  40bc08:	lsr	x2, x2, x0
  40bc0c:	orr	x4, x4, x5
  40bc10:	sub	x3, x3, x2
  40bc14:	subs	x6, x6, x4
  40bc18:	sbc	x3, x3, xzr
  40bc1c:	and	x5, x3, #0x7ffffffffffff
  40bc20:	tbz	x3, #51, 40be20 <ferror@plt+0xa460>
  40bc24:	cbz	x5, 40c02c <ferror@plt+0xa66c>
  40bc28:	clz	x0, x5
  40bc2c:	sub	w0, w0, #0xc
  40bc30:	neg	w3, w0
  40bc34:	lsl	x2, x5, x0
  40bc38:	lsl	x5, x6, x0
  40bc3c:	lsr	x6, x6, x3
  40bc40:	orr	x3, x6, x2
  40bc44:	cmp	x1, w0, sxtw
  40bc48:	sxtw	x2, w0
  40bc4c:	b.gt	40c00c <ferror@plt+0xa64c>
  40bc50:	sub	w1, w0, w1
  40bc54:	add	w0, w1, #0x1
  40bc58:	cmp	w0, #0x3f
  40bc5c:	b.gt	40c1d4 <ferror@plt+0xa814>
  40bc60:	mov	w1, #0x40                  	// #64
  40bc64:	sub	w1, w1, w0
  40bc68:	lsr	x2, x5, x0
  40bc6c:	lsl	x5, x5, x1
  40bc70:	cmp	x5, #0x0
  40bc74:	lsl	x6, x3, x1
  40bc78:	cset	x1, ne  // ne = any
  40bc7c:	orr	x6, x6, x2
  40bc80:	lsr	x3, x3, x0
  40bc84:	orr	x6, x6, x1
  40bc88:	orr	x7, x6, x3
  40bc8c:	cbz	x7, 40be34 <ferror@plt+0xa474>
  40bc90:	and	x0, x6, #0x7
  40bc94:	mov	x1, #0x0                   	// #0
  40bc98:	mov	w4, #0x1                   	// #1
  40bc9c:	cbz	x0, 40c098 <ferror@plt+0xa6d8>
  40bca0:	and	x2, x12, #0xc00000
  40bca4:	cmp	x2, #0x400, lsl #12
  40bca8:	b.eq	40bfe4 <ferror@plt+0xa624>  // b.none
  40bcac:	cmp	x2, #0x800, lsl #12
  40bcb0:	b.eq	40bfc4 <ferror@plt+0xa604>  // b.none
  40bcb4:	cbz	x2, 40bff0 <ferror@plt+0xa630>
  40bcb8:	and	x2, x3, #0x8000000000000
  40bcbc:	mov	w0, #0x10                  	// #16
  40bcc0:	cbz	w4, 40bcc8 <ferror@plt+0xa308>
  40bcc4:	orr	w0, w0, #0x8
  40bcc8:	cbz	x2, 40bd78 <ferror@plt+0xa3b8>
  40bccc:	add	x1, x1, #0x1
  40bcd0:	mov	x2, #0x7fff                	// #32767
  40bcd4:	cmp	x1, x2
  40bcd8:	b.eq	40beec <ferror@plt+0xa52c>  // b.none
  40bcdc:	ubfx	x7, x3, #3, #48
  40bce0:	extr	x5, x3, x6, #3
  40bce4:	and	w1, w1, #0x7fff
  40bce8:	mov	x3, #0x0                   	// #0
  40bcec:	orr	w1, w1, w8, lsl #15
  40bcf0:	bfxil	x3, x7, #0, #48
  40bcf4:	fmov	d0, x5
  40bcf8:	bfi	x3, x1, #48, #16
  40bcfc:	fmov	v0.d[1], x3
  40bd00:	cbnz	w0, 40bf48 <ferror@plt+0xa588>
  40bd04:	ldp	x29, x30, [sp], #48
  40bd08:	ret
  40bd0c:	orr	x7, x2, x10
  40bd10:	cbz	x7, 40bba0 <ferror@plt+0xa1e0>
  40bd14:	and	x4, x4, #0xff
  40bd18:	cmp	x11, x4
  40bd1c:	b.eq	40bf5c <ferror@plt+0xa59c>  // b.none
  40bd20:	cmp	w0, #0x0
  40bd24:	b.gt	40be94 <ferror@plt+0xa4d4>
  40bd28:	cbz	w0, 40be4c <ferror@plt+0xa48c>
  40bd2c:	mov	w8, w4
  40bd30:	cbnz	x1, 40c168 <ferror@plt+0xa7a8>
  40bd34:	orr	x1, x3, x6
  40bd38:	cbz	x1, 40be00 <ferror@plt+0xa440>
  40bd3c:	cmn	w0, #0x1
  40bd40:	b.eq	40c4a8 <ferror@plt+0xaae8>  // b.none
  40bd44:	mov	x1, #0x7fff                	// #32767
  40bd48:	mvn	w0, w0
  40bd4c:	cmp	x13, x1
  40bd50:	b.ne	40c17c <ferror@plt+0xa7bc>  // b.any
  40bd54:	orr	x0, x2, x10
  40bd58:	and	x11, x8, #0xff
  40bd5c:	cbz	x0, 40c0e0 <ferror@plt+0xa720>
  40bd60:	lsr	x0, x2, #50
  40bd64:	mov	x6, x10
  40bd68:	eor	x0, x0, #0x1
  40bd6c:	mov	x3, x2
  40bd70:	and	w0, w0, #0x1
  40bd74:	mov	x1, #0x7fff                	// #32767
  40bd78:	mov	x2, #0x7fff                	// #32767
  40bd7c:	extr	x5, x3, x6, #3
  40bd80:	lsr	x7, x3, #3
  40bd84:	cmp	x1, x2
  40bd88:	b.ne	40be40 <ferror@plt+0xa480>  // b.any
  40bd8c:	orr	x1, x7, x5
  40bd90:	cbz	x1, 40c5fc <ferror@plt+0xac3c>
  40bd94:	orr	x7, x7, #0x800000000000
  40bd98:	mov	w1, #0x7fff                	// #32767
  40bd9c:	and	x7, x7, #0xffffffffffff
  40bda0:	b	40bce8 <ferror@plt+0xa328>
  40bda4:	cmp	w0, #0x0
  40bda8:	b.le	40bf5c <ferror@plt+0xa59c>
  40bdac:	cbz	x13, 40be9c <ferror@plt+0xa4dc>
  40bdb0:	orr	x2, x2, #0x8000000000000
  40bdb4:	mov	x4, #0x7fff                	// #32767
  40bdb8:	cmp	x1, x4
  40bdbc:	b.eq	40c048 <ferror@plt+0xa688>  // b.none
  40bdc0:	cmp	w0, #0x74
  40bdc4:	b.gt	40c1bc <ferror@plt+0xa7fc>
  40bdc8:	cmp	w0, #0x3f
  40bdcc:	b.gt	40c258 <ferror@plt+0xa898>
  40bdd0:	mov	w4, #0x40                  	// #64
  40bdd4:	sub	w4, w4, w0
  40bdd8:	lsr	x7, x10, x0
  40bddc:	lsl	x10, x10, x4
  40bde0:	cmp	x10, #0x0
  40bde4:	lsl	x4, x2, x4
  40bde8:	cset	x5, ne  // ne = any
  40bdec:	orr	x4, x4, x7
  40bdf0:	lsr	x2, x2, x0
  40bdf4:	orr	x0, x4, x5
  40bdf8:	add	x3, x3, x2
  40bdfc:	b	40c1c8 <ferror@plt+0xa808>
  40be00:	mov	x0, #0x7fff                	// #32767
  40be04:	cmp	x13, x0
  40be08:	b.eq	40c434 <ferror@plt+0xaa74>  // b.none
  40be0c:	mov	x3, x2
  40be10:	mov	x6, x10
  40be14:	mov	x1, x13
  40be18:	mov	x14, x4
  40be1c:	nop
  40be20:	orr	x7, x6, x3
  40be24:	and	x0, x6, #0x7
  40be28:	mov	w4, #0x0                   	// #0
  40be2c:	cbnz	x1, 40bc9c <ferror@plt+0xa2dc>
  40be30:	cbnz	x7, 40bc90 <ferror@plt+0xa2d0>
  40be34:	mov	x5, #0x0                   	// #0
  40be38:	mov	x1, #0x0                   	// #0
  40be3c:	mov	w0, #0x0                   	// #0
  40be40:	and	x7, x7, #0xffffffffffff
  40be44:	and	w1, w1, #0x7fff
  40be48:	b	40bce8 <ferror@plt+0xa328>
  40be4c:	add	x7, x1, #0x1
  40be50:	tst	x7, #0x7ffe
  40be54:	b.ne	40c138 <ferror@plt+0xa778>  // b.any
  40be58:	orr	x11, x3, x6
  40be5c:	orr	x7, x2, x10
  40be60:	cbnz	x1, 40c2c8 <ferror@plt+0xa908>
  40be64:	cbz	x11, 40c354 <ferror@plt+0xa994>
  40be68:	cbz	x7, 40c368 <ferror@plt+0xa9a8>
  40be6c:	subs	x9, x6, x10
  40be70:	cmp	x6, x10
  40be74:	sbc	x5, x3, x2
  40be78:	tbz	x5, #51, 40c510 <ferror@plt+0xab50>
  40be7c:	subs	x6, x10, x6
  40be80:	mov	w8, w4
  40be84:	sbc	x3, x2, x3
  40be88:	mov	x14, x4
  40be8c:	orr	x7, x6, x3
  40be90:	b	40bc8c <ferror@plt+0xa2cc>
  40be94:	orr	x2, x2, #0x8000000000000
  40be98:	b	40bbcc <ferror@plt+0xa20c>
  40be9c:	orr	x4, x2, x10
  40bea0:	cbz	x4, 40c074 <ferror@plt+0xa6b4>
  40bea4:	subs	w0, w0, #0x1
  40bea8:	b.ne	40bdb4 <ferror@plt+0xa3f4>  // b.any
  40beac:	adds	x6, x6, x10
  40beb0:	adc	x3, x2, x3
  40beb4:	nop
  40beb8:	tbz	x3, #51, 40be20 <ferror@plt+0xa460>
  40bebc:	add	x1, x1, #0x1
  40bec0:	mov	x0, #0x7fff                	// #32767
  40bec4:	cmp	x1, x0
  40bec8:	b.eq	40c374 <ferror@plt+0xa9b4>  // b.none
  40becc:	and	x0, x6, #0x1
  40bed0:	and	x2, x3, #0xfff7ffffffffffff
  40bed4:	orr	x6, x0, x6, lsr #1
  40bed8:	mov	w4, #0x0                   	// #0
  40bedc:	orr	x6, x6, x3, lsl #63
  40bee0:	lsr	x3, x2, #1
  40bee4:	and	x0, x6, #0x7
  40bee8:	b	40bc9c <ferror@plt+0xa2dc>
  40beec:	and	x2, x12, #0xc00000
  40bef0:	cbz	x2, 40bf28 <ferror@plt+0xa568>
  40bef4:	cmp	x2, #0x400, lsl #12
  40bef8:	b.eq	40bf24 <ferror@plt+0xa564>  // b.none
  40befc:	cmp	x2, #0x800, lsl #12
  40bf00:	and	w14, w14, #0x1
  40bf04:	csel	w14, w14, wzr, eq  // eq = none
  40bf08:	cbnz	w14, 40bf28 <ferror@plt+0xa568>
  40bf0c:	mov	w1, #0x14                  	// #20
  40bf10:	mov	x5, #0xffffffffffffffff    	// #-1
  40bf14:	orr	w0, w0, w1
  40bf18:	mov	x7, #0x1fffffffffffffff    	// #2305843009213693951
  40bf1c:	mov	x1, #0x7ffe                	// #32766
  40bf20:	b	40be40 <ferror@plt+0xa480>
  40bf24:	cbnz	x14, 40bf0c <ferror@plt+0xa54c>
  40bf28:	mov	w1, #0x14                  	// #20
  40bf2c:	and	x11, x8, #0xff
  40bf30:	orr	w0, w0, w1
  40bf34:	mov	x2, #0x0                   	// #0
  40bf38:	fmov	d0, x2
  40bf3c:	lsl	x11, x11, #63
  40bf40:	orr	x3, x11, #0x7fff000000000000
  40bf44:	fmov	v0.d[1], x3
  40bf48:	str	q0, [sp, #16]
  40bf4c:	bl	40c610 <ferror@plt+0xac50>
  40bf50:	ldr	q0, [sp, #16]
  40bf54:	ldp	x29, x30, [sp], #48
  40bf58:	ret
  40bf5c:	cbz	w0, 40c0f8 <ferror@plt+0xa738>
  40bf60:	cbz	x1, 40c0b4 <ferror@plt+0xa6f4>
  40bf64:	mov	x1, #0x7fff                	// #32767
  40bf68:	neg	w0, w0
  40bf6c:	orr	x3, x3, #0x8000000000000
  40bf70:	cmp	x13, x1
  40bf74:	b.eq	40c0d4 <ferror@plt+0xa714>  // b.none
  40bf78:	cmp	w0, #0x74
  40bf7c:	b.gt	40c3c8 <ferror@plt+0xaa08>
  40bf80:	cmp	w0, #0x3f
  40bf84:	b.gt	40c47c <ferror@plt+0xaabc>
  40bf88:	mov	w1, #0x40                  	// #64
  40bf8c:	sub	w1, w1, w0
  40bf90:	lsr	x4, x6, x0
  40bf94:	lsl	x6, x6, x1
  40bf98:	cmp	x6, #0x0
  40bf9c:	lsl	x6, x3, x1
  40bfa0:	cset	x1, ne  // ne = any
  40bfa4:	orr	x6, x6, x4
  40bfa8:	lsr	x0, x3, x0
  40bfac:	orr	x6, x6, x1
  40bfb0:	add	x2, x2, x0
  40bfb4:	adds	x6, x6, x10
  40bfb8:	mov	x1, x13
  40bfbc:	cinc	x3, x2, cs  // cs = hs, nlast
  40bfc0:	b	40beb8 <ferror@plt+0xa4f8>
  40bfc4:	mov	w0, #0x10                  	// #16
  40bfc8:	cbz	x14, 40bfd4 <ferror@plt+0xa614>
  40bfcc:	adds	x6, x6, #0x8
  40bfd0:	cinc	x3, x3, cs  // cs = hs, nlast
  40bfd4:	and	x2, x3, #0x8000000000000
  40bfd8:	cbz	w4, 40bcc8 <ferror@plt+0xa308>
  40bfdc:	orr	w0, w0, #0x8
  40bfe0:	b	40bcc8 <ferror@plt+0xa308>
  40bfe4:	mov	w0, #0x10                  	// #16
  40bfe8:	cbnz	x14, 40bfd4 <ferror@plt+0xa614>
  40bfec:	b	40bfcc <ferror@plt+0xa60c>
  40bff0:	and	x2, x6, #0xf
  40bff4:	mov	w0, #0x10                  	// #16
  40bff8:	cmp	x2, #0x4
  40bffc:	b.eq	40bfd4 <ferror@plt+0xa614>  // b.none
  40c000:	adds	x6, x6, #0x4
  40c004:	cinc	x3, x3, cs  // cs = hs, nlast
  40c008:	b	40bfd4 <ferror@plt+0xa614>
  40c00c:	mov	x6, x5
  40c010:	and	x3, x3, #0xfff7ffffffffffff
  40c014:	sub	x1, x1, x2
  40c018:	orr	x7, x6, x3
  40c01c:	and	x0, x6, #0x7
  40c020:	mov	w4, #0x0                   	// #0
  40c024:	cbz	x1, 40be30 <ferror@plt+0xa470>
  40c028:	b	40bc9c <ferror@plt+0xa2dc>
  40c02c:	clz	x3, x6
  40c030:	add	w0, w3, #0x34
  40c034:	cmp	w0, #0x3f
  40c038:	b.le	40bc30 <ferror@plt+0xa270>
  40c03c:	sub	w3, w3, #0xc
  40c040:	lsl	x3, x6, x3
  40c044:	b	40bc44 <ferror@plt+0xa284>
  40c048:	orr	x0, x3, x6
  40c04c:	cbz	x0, 40c0e0 <ferror@plt+0xa720>
  40c050:	lsr	x0, x3, #50
  40c054:	mov	x1, #0x7fff                	// #32767
  40c058:	eor	x0, x0, #0x1
  40c05c:	and	w0, w0, #0x1
  40c060:	b	40bd78 <ferror@plt+0xa3b8>
  40c064:	orr	x2, x2, x10
  40c068:	cmp	x2, #0x0
  40c06c:	cset	x4, ne  // ne = any
  40c070:	b	40bc14 <ferror@plt+0xa254>
  40c074:	mov	x0, #0x7fff                	// #32767
  40c078:	cmp	x1, x0
  40c07c:	b.ne	40be20 <ferror@plt+0xa460>  // b.any
  40c080:	orr	x0, x3, x6
  40c084:	cbnz	x0, 40c050 <ferror@plt+0xa690>
  40c088:	mov	x5, #0x0                   	// #0
  40c08c:	mov	x7, #0x0                   	// #0
  40c090:	mov	w0, #0x0                   	// #0
  40c094:	b	40bd8c <ferror@plt+0xa3cc>
  40c098:	and	x2, x3, #0x8000000000000
  40c09c:	mov	w0, #0x0                   	// #0
  40c0a0:	cbz	w4, 40bcc8 <ferror@plt+0xa308>
  40c0a4:	mov	w0, #0x0                   	// #0
  40c0a8:	tbz	w12, #11, 40bcc8 <ferror@plt+0xa308>
  40c0ac:	orr	w0, w0, #0x8
  40c0b0:	b	40bcc8 <ferror@plt+0xa308>
  40c0b4:	orr	x1, x3, x6
  40c0b8:	cbz	x1, 40c440 <ferror@plt+0xaa80>
  40c0bc:	cmn	w0, #0x1
  40c0c0:	b.eq	40c590 <ferror@plt+0xabd0>  // b.none
  40c0c4:	mov	x1, #0x7fff                	// #32767
  40c0c8:	mvn	w0, w0
  40c0cc:	cmp	x13, x1
  40c0d0:	b.ne	40bf78 <ferror@plt+0xa5b8>  // b.any
  40c0d4:	orr	x0, x2, x10
  40c0d8:	cbnz	x0, 40bd60 <ferror@plt+0xa3a0>
  40c0dc:	nop
  40c0e0:	mov	x2, #0x0                   	// #0
  40c0e4:	fmov	d0, x2
  40c0e8:	lsl	x0, x11, #63
  40c0ec:	orr	x3, x0, #0x7fff000000000000
  40c0f0:	fmov	v0.d[1], x3
  40c0f4:	b	40bd04 <ferror@plt+0xa344>
  40c0f8:	add	x7, x1, #0x1
  40c0fc:	tst	x7, #0x7ffe
  40c100:	b.ne	40c284 <ferror@plt+0xa8c4>  // b.any
  40c104:	orr	x11, x3, x6
  40c108:	cbnz	x1, 40c40c <ferror@plt+0xaa4c>
  40c10c:	orr	x7, x2, x10
  40c110:	cbz	x11, 40c470 <ferror@plt+0xaab0>
  40c114:	cbz	x7, 40c368 <ferror@plt+0xa9a8>
  40c118:	adds	x6, x6, x10
  40c11c:	adc	x3, x2, x3
  40c120:	tbz	x3, #51, 40bc88 <ferror@plt+0xa2c8>
  40c124:	and	x3, x3, #0xfff7ffffffffffff
  40c128:	and	x0, x6, #0x7
  40c12c:	mov	w4, #0x0                   	// #0
  40c130:	mov	x1, #0x1                   	// #1
  40c134:	b	40bc9c <ferror@plt+0xa2dc>
  40c138:	subs	x9, x6, x10
  40c13c:	cmp	x6, x10
  40c140:	sbc	x5, x3, x2
  40c144:	tbnz	x5, #51, 40c2b0 <ferror@plt+0xa8f0>
  40c148:	orr	x7, x9, x5
  40c14c:	cbnz	x7, 40c3c0 <ferror@plt+0xaa00>
  40c150:	and	x12, x12, #0xc00000
  40c154:	mov	x5, #0x0                   	// #0
  40c158:	cmp	x12, #0x800, lsl #12
  40c15c:	mov	x1, #0x0                   	// #0
  40c160:	cset	w8, eq  // eq = none
  40c164:	b	40be40 <ferror@plt+0xa480>
  40c168:	mov	x1, #0x7fff                	// #32767
  40c16c:	neg	w0, w0
  40c170:	orr	x3, x3, #0x8000000000000
  40c174:	cmp	x13, x1
  40c178:	b.eq	40bd54 <ferror@plt+0xa394>  // b.none
  40c17c:	cmp	w0, #0x74
  40c180:	b.gt	40c238 <ferror@plt+0xa878>
  40c184:	cmp	w0, #0x3f
  40c188:	b.gt	40c3d8 <ferror@plt+0xaa18>
  40c18c:	mov	w1, #0x40                  	// #64
  40c190:	sub	w1, w1, w0
  40c194:	lsr	x5, x6, x0
  40c198:	lsl	x6, x6, x1
  40c19c:	cmp	x6, #0x0
  40c1a0:	lsl	x6, x3, x1
  40c1a4:	cset	x1, ne  // ne = any
  40c1a8:	orr	x6, x6, x5
  40c1ac:	lsr	x0, x3, x0
  40c1b0:	orr	x6, x6, x1
  40c1b4:	sub	x2, x2, x0
  40c1b8:	b	40c244 <ferror@plt+0xa884>
  40c1bc:	orr	x2, x2, x10
  40c1c0:	cmp	x2, #0x0
  40c1c4:	cset	x0, ne  // ne = any
  40c1c8:	adds	x6, x0, x6
  40c1cc:	cinc	x3, x3, cs  // cs = hs, nlast
  40c1d0:	b	40beb8 <ferror@plt+0xa4f8>
  40c1d4:	mov	w2, #0x80                  	// #128
  40c1d8:	sub	w2, w2, w0
  40c1dc:	cmp	w0, #0x40
  40c1e0:	sub	w6, w1, #0x3f
  40c1e4:	lsl	x0, x3, x2
  40c1e8:	orr	x0, x5, x0
  40c1ec:	csel	x5, x0, x5, ne  // ne = any
  40c1f0:	lsr	x6, x3, x6
  40c1f4:	cmp	x5, #0x0
  40c1f8:	mov	x3, #0x0                   	// #0
  40c1fc:	cset	x0, ne  // ne = any
  40c200:	orr	x6, x0, x6
  40c204:	mov	x7, x6
  40c208:	b	40bc8c <ferror@plt+0xa2cc>
  40c20c:	mov	w5, #0x80                  	// #128
  40c210:	sub	w5, w5, w0
  40c214:	subs	w0, w0, #0x40
  40c218:	lsl	x5, x2, x5
  40c21c:	orr	x5, x10, x5
  40c220:	csel	x10, x5, x10, ne  // ne = any
  40c224:	lsr	x2, x2, x0
  40c228:	cmp	x10, #0x0
  40c22c:	cset	x4, ne  // ne = any
  40c230:	orr	x4, x4, x2
  40c234:	b	40bc14 <ferror@plt+0xa254>
  40c238:	orr	x3, x3, x6
  40c23c:	cmp	x3, #0x0
  40c240:	cset	x6, ne  // ne = any
  40c244:	subs	x6, x10, x6
  40c248:	mov	x1, x13
  40c24c:	sbc	x3, x2, xzr
  40c250:	mov	x14, x4
  40c254:	b	40bc1c <ferror@plt+0xa25c>
  40c258:	mov	w4, #0x80                  	// #128
  40c25c:	sub	w4, w4, w0
  40c260:	subs	w0, w0, #0x40
  40c264:	lsl	x4, x2, x4
  40c268:	orr	x4, x10, x4
  40c26c:	csel	x10, x4, x10, ne  // ne = any
  40c270:	lsr	x2, x2, x0
  40c274:	cmp	x10, #0x0
  40c278:	cset	x0, ne  // ne = any
  40c27c:	orr	x0, x0, x2
  40c280:	b	40c1c8 <ferror@plt+0xa808>
  40c284:	mov	x0, #0x7fff                	// #32767
  40c288:	cmp	x7, x0
  40c28c:	b.eq	40c4c0 <ferror@plt+0xab00>  // b.none
  40c290:	adds	x6, x6, x10
  40c294:	mov	x1, x7
  40c298:	adc	x3, x2, x3
  40c29c:	mov	w4, #0x0                   	// #0
  40c2a0:	ubfx	x0, x6, #1, #3
  40c2a4:	extr	x6, x3, x6, #1
  40c2a8:	lsr	x3, x3, #1
  40c2ac:	b	40bc9c <ferror@plt+0xa2dc>
  40c2b0:	cmp	x10, x6
  40c2b4:	mov	w8, w4
  40c2b8:	sbc	x5, x2, x3
  40c2bc:	sub	x6, x10, x6
  40c2c0:	mov	x14, x4
  40c2c4:	b	40bc24 <ferror@plt+0xa264>
  40c2c8:	mov	x12, #0x7fff                	// #32767
  40c2cc:	cmp	x1, x12
  40c2d0:	b.eq	40c2f8 <ferror@plt+0xa938>  // b.none
  40c2d4:	cmp	x13, x12
  40c2d8:	b.eq	40c4ec <ferror@plt+0xab2c>  // b.none
  40c2dc:	cbnz	x11, 40c310 <ferror@plt+0xa950>
  40c2e0:	cbnz	x7, 40c4fc <ferror@plt+0xab3c>
  40c2e4:	mov	x5, #0xffffffffffffffff    	// #-1
  40c2e8:	mov	x7, #0xffffffffffff        	// #281474976710655
  40c2ec:	mov	w0, #0x1                   	// #1
  40c2f0:	mov	w8, #0x0                   	// #0
  40c2f4:	b	40bd94 <ferror@plt+0xa3d4>
  40c2f8:	cbz	x11, 40c4e4 <ferror@plt+0xab24>
  40c2fc:	lsr	x0, x3, #50
  40c300:	cmp	x13, x1
  40c304:	eor	x0, x0, #0x1
  40c308:	and	w0, w0, #0x1
  40c30c:	b.eq	40c4ec <ferror@plt+0xab2c>  // b.none
  40c310:	cbz	x7, 40bd74 <ferror@plt+0xa3b4>
  40c314:	bfi	x5, x3, #61, #3
  40c318:	lsr	x7, x3, #3
  40c31c:	tbz	x3, #50, 40c338 <ferror@plt+0xa978>
  40c320:	lsr	x1, x2, #3
  40c324:	tbnz	x2, #50, 40c338 <ferror@plt+0xa978>
  40c328:	mov	x5, x9
  40c32c:	mov	w8, w4
  40c330:	bfi	x5, x2, #61, #3
  40c334:	mov	x7, x1
  40c338:	extr	x7, x7, x5, #61
  40c33c:	bfi	x5, x7, #61, #3
  40c340:	lsr	x7, x7, #3
  40c344:	b	40bd8c <ferror@plt+0xa3cc>
  40c348:	subs	x6, x6, x10
  40c34c:	sbc	x3, x3, x2
  40c350:	b	40bc1c <ferror@plt+0xa25c>
  40c354:	cbz	x7, 40c45c <ferror@plt+0xaa9c>
  40c358:	mov	x3, x2
  40c35c:	mov	x6, x10
  40c360:	mov	w8, w4
  40c364:	mov	x14, x4
  40c368:	mov	x1, #0x0                   	// #0
  40c36c:	mov	x2, #0x0                   	// #0
  40c370:	b	40c0a4 <ferror@plt+0xa6e4>
  40c374:	ands	x2, x12, #0xc00000
  40c378:	b.eq	40c404 <ferror@plt+0xaa44>  // b.none
  40c37c:	cmp	x2, #0x400, lsl #12
  40c380:	eor	w0, w8, #0x1
  40c384:	cset	w1, eq  // eq = none
  40c388:	tst	w1, w0
  40c38c:	b.ne	40c4d8 <ferror@plt+0xab18>  // b.any
  40c390:	cmp	x2, #0x800, lsl #12
  40c394:	b.eq	40c52c <ferror@plt+0xab6c>  // b.none
  40c398:	cmp	x2, #0x400, lsl #12
  40c39c:	mov	w0, #0x14                  	// #20
  40c3a0:	b.ne	40bef0 <ferror@plt+0xa530>  // b.any
  40c3a4:	mov	x3, #0xffffffffffffffff    	// #-1
  40c3a8:	mov	x1, #0x7ffe                	// #32766
  40c3ac:	mov	x6, x3
  40c3b0:	mov	w4, #0x0                   	// #0
  40c3b4:	mov	w0, #0x14                  	// #20
  40c3b8:	cbnz	x14, 40bfd4 <ferror@plt+0xa614>
  40c3bc:	b	40bfcc <ferror@plt+0xa60c>
  40c3c0:	mov	x6, x9
  40c3c4:	b	40bc24 <ferror@plt+0xa264>
  40c3c8:	orr	x3, x3, x6
  40c3cc:	cmp	x3, #0x0
  40c3d0:	cset	x6, ne  // ne = any
  40c3d4:	b	40bfb4 <ferror@plt+0xa5f4>
  40c3d8:	mov	w1, #0x80                  	// #128
  40c3dc:	sub	w1, w1, w0
  40c3e0:	subs	w0, w0, #0x40
  40c3e4:	lsl	x1, x3, x1
  40c3e8:	orr	x1, x6, x1
  40c3ec:	csel	x6, x1, x6, ne  // ne = any
  40c3f0:	lsr	x3, x3, x0
  40c3f4:	cmp	x6, #0x0
  40c3f8:	cset	x6, ne  // ne = any
  40c3fc:	orr	x6, x6, x3
  40c400:	b	40c244 <ferror@plt+0xa884>
  40c404:	mov	w0, #0x14                  	// #20
  40c408:	b	40bf34 <ferror@plt+0xa574>
  40c40c:	mov	x7, #0x7fff                	// #32767
  40c410:	cmp	x1, x7
  40c414:	b.eq	40c548 <ferror@plt+0xab88>  // b.none
  40c418:	cmp	x13, x7
  40c41c:	b.eq	40c5ac <ferror@plt+0xabec>  // b.none
  40c420:	cbnz	x11, 40c560 <ferror@plt+0xaba0>
  40c424:	mov	x3, x2
  40c428:	mov	x6, x10
  40c42c:	mov	x1, #0x7fff                	// #32767
  40c430:	b	40bd78 <ferror@plt+0xa3b8>
  40c434:	orr	x0, x2, x10
  40c438:	cbz	x0, 40c088 <ferror@plt+0xa6c8>
  40c43c:	b	40bd60 <ferror@plt+0xa3a0>
  40c440:	mov	x0, #0x7fff                	// #32767
  40c444:	cmp	x13, x0
  40c448:	b.eq	40c434 <ferror@plt+0xaa74>  // b.none
  40c44c:	mov	x3, x2
  40c450:	mov	x6, x10
  40c454:	mov	x1, x13
  40c458:	b	40be20 <ferror@plt+0xa460>
  40c45c:	and	x12, x12, #0xc00000
  40c460:	mov	x5, #0x0                   	// #0
  40c464:	cmp	x12, #0x800, lsl #12
  40c468:	cset	w8, eq  // eq = none
  40c46c:	b	40be40 <ferror@plt+0xa480>
  40c470:	mov	x3, x2
  40c474:	mov	x6, x10
  40c478:	b	40bc8c <ferror@plt+0xa2cc>
  40c47c:	mov	w1, #0x80                  	// #128
  40c480:	sub	w1, w1, w0
  40c484:	subs	w0, w0, #0x40
  40c488:	lsl	x1, x3, x1
  40c48c:	orr	x1, x6, x1
  40c490:	csel	x6, x1, x6, ne  // ne = any
  40c494:	lsr	x3, x3, x0
  40c498:	cmp	x6, #0x0
  40c49c:	cset	x6, ne  // ne = any
  40c4a0:	orr	x6, x6, x3
  40c4a4:	b	40bfb4 <ferror@plt+0xa5f4>
  40c4a8:	cmp	x10, x6
  40c4ac:	mov	x1, x13
  40c4b0:	sbc	x3, x2, x3
  40c4b4:	sub	x6, x10, x6
  40c4b8:	mov	x14, x4
  40c4bc:	b	40bc1c <ferror@plt+0xa25c>
  40c4c0:	ands	x2, x12, #0xc00000
  40c4c4:	b.eq	40c404 <ferror@plt+0xaa44>  // b.none
  40c4c8:	cmp	x2, #0x400, lsl #12
  40c4cc:	eor	w0, w8, #0x1
  40c4d0:	csel	w0, w0, wzr, eq  // eq = none
  40c4d4:	cbz	w0, 40c390 <ferror@plt+0xa9d0>
  40c4d8:	mov	w0, #0x14                  	// #20
  40c4dc:	mov	x11, #0x0                   	// #0
  40c4e0:	b	40bf34 <ferror@plt+0xa574>
  40c4e4:	cmp	x13, x1
  40c4e8:	b.ne	40c2e0 <ferror@plt+0xa920>  // b.any
  40c4ec:	cbz	x7, 40c5a0 <ferror@plt+0xabe0>
  40c4f0:	tst	x2, #0x4000000000000
  40c4f4:	csinc	w0, w0, wzr, ne  // ne = any
  40c4f8:	cbnz	x11, 40c314 <ferror@plt+0xa954>
  40c4fc:	mov	w8, w4
  40c500:	mov	x3, x2
  40c504:	mov	x6, x10
  40c508:	mov	x1, #0x7fff                	// #32767
  40c50c:	b	40bd78 <ferror@plt+0xa3b8>
  40c510:	orr	x7, x9, x5
  40c514:	cbz	x7, 40c45c <ferror@plt+0xaa9c>
  40c518:	mov	x3, x5
  40c51c:	and	x0, x9, #0x7
  40c520:	mov	x6, x9
  40c524:	mov	w4, #0x1                   	// #1
  40c528:	b	40bc9c <ferror@plt+0xa2dc>
  40c52c:	cbnz	x11, 40c5c0 <ferror@plt+0xac00>
  40c530:	mov	x3, #0xffffffffffffffff    	// #-1
  40c534:	mov	w8, #0x0                   	// #0
  40c538:	mov	x6, x3
  40c53c:	mov	x1, #0x7ffe                	// #32766
  40c540:	mov	w0, #0x14                  	// #20
  40c544:	b	40bccc <ferror@plt+0xa30c>
  40c548:	cbz	x11, 40c5cc <ferror@plt+0xac0c>
  40c54c:	lsr	x0, x3, #50
  40c550:	cmp	x13, x1
  40c554:	eor	x0, x0, #0x1
  40c558:	and	w0, w0, #0x1
  40c55c:	b.eq	40c5ec <ferror@plt+0xac2c>  // b.none
  40c560:	orr	x10, x2, x10
  40c564:	cbz	x10, 40bd74 <ferror@plt+0xa3b4>
  40c568:	bfi	x5, x3, #61, #3
  40c56c:	lsr	x7, x3, #3
  40c570:	tbz	x3, #50, 40c338 <ferror@plt+0xa978>
  40c574:	lsr	x1, x2, #3
  40c578:	tbnz	x2, #50, 40c338 <ferror@plt+0xa978>
  40c57c:	and	x5, x9, #0x1fffffffffffffff
  40c580:	mov	w8, w4
  40c584:	orr	x5, x5, x2, lsl #61
  40c588:	mov	x7, x1
  40c58c:	b	40c338 <ferror@plt+0xa978>
  40c590:	adds	x6, x6, x10
  40c594:	mov	x1, x13
  40c598:	adc	x3, x2, x3
  40c59c:	b	40beb8 <ferror@plt+0xa4f8>
  40c5a0:	cbz	x11, 40c2e4 <ferror@plt+0xa924>
  40c5a4:	mov	x1, #0x7fff                	// #32767
  40c5a8:	b	40bd78 <ferror@plt+0xa3b8>
  40c5ac:	orr	x1, x2, x10
  40c5b0:	cbnz	x1, 40c5dc <ferror@plt+0xac1c>
  40c5b4:	cbz	x11, 40c088 <ferror@plt+0xa6c8>
  40c5b8:	mov	x1, #0x7fff                	// #32767
  40c5bc:	b	40bd78 <ferror@plt+0xa3b8>
  40c5c0:	mov	w0, #0x14                  	// #20
  40c5c4:	mov	x11, #0x1                   	// #1
  40c5c8:	b	40bf34 <ferror@plt+0xa574>
  40c5cc:	cmp	x13, x1
  40c5d0:	b.ne	40c424 <ferror@plt+0xaa64>  // b.any
  40c5d4:	orr	x1, x2, x10
  40c5d8:	cbz	x1, 40c088 <ferror@plt+0xa6c8>
  40c5dc:	tst	x2, #0x4000000000000
  40c5e0:	csinc	w0, w0, wzr, ne  // ne = any
  40c5e4:	cbnz	x11, 40c568 <ferror@plt+0xaba8>
  40c5e8:	b	40c424 <ferror@plt+0xaa64>
  40c5ec:	orr	x1, x2, x10
  40c5f0:	cbnz	x1, 40c5dc <ferror@plt+0xac1c>
  40c5f4:	mov	x1, #0x7fff                	// #32767
  40c5f8:	b	40bd78 <ferror@plt+0xa3b8>
  40c5fc:	mov	x5, #0x0                   	// #0
  40c600:	mov	w1, #0x7fff                	// #32767
  40c604:	mov	x7, #0x0                   	// #0
  40c608:	b	40bce8 <ferror@plt+0xa328>
  40c60c:	nop
  40c610:	tbz	w0, #0, 40c620 <ferror@plt+0xac60>
  40c614:	movi	v1.2s, #0x0
  40c618:	fdiv	s0, s1, s1
  40c61c:	mrs	x1, fpsr
  40c620:	tbz	w0, #1, 40c634 <ferror@plt+0xac74>
  40c624:	fmov	s1, #1.000000000000000000e+00
  40c628:	movi	v2.2s, #0x0
  40c62c:	fdiv	s0, s1, s2
  40c630:	mrs	x1, fpsr
  40c634:	tbz	w0, #2, 40c654 <ferror@plt+0xac94>
  40c638:	mov	w2, #0xc5ae                	// #50606
  40c63c:	mov	w1, #0x7f7fffff            	// #2139095039
  40c640:	movk	w2, #0x749d, lsl #16
  40c644:	fmov	s1, w1
  40c648:	fmov	s2, w2
  40c64c:	fadd	s0, s1, s2
  40c650:	mrs	x1, fpsr
  40c654:	tbz	w0, #3, 40c664 <ferror@plt+0xaca4>
  40c658:	movi	v1.2s, #0x80, lsl #16
  40c65c:	fmul	s0, s1, s1
  40c660:	mrs	x1, fpsr
  40c664:	tbz	w0, #4, 40c67c <ferror@plt+0xacbc>
  40c668:	mov	w0, #0x7f7fffff            	// #2139095039
  40c66c:	fmov	s2, #1.000000000000000000e+00
  40c670:	fmov	s1, w0
  40c674:	fsub	s0, s1, s2
  40c678:	mrs	x0, fpsr
  40c67c:	ret
  40c680:	stp	x29, x30, [sp, #-64]!
  40c684:	mov	x29, sp
  40c688:	stp	x19, x20, [sp, #16]
  40c68c:	adrp	x20, 41f000 <ferror@plt+0x1d640>
  40c690:	add	x20, x20, #0xdf0
  40c694:	stp	x21, x22, [sp, #32]
  40c698:	adrp	x21, 41f000 <ferror@plt+0x1d640>
  40c69c:	add	x21, x21, #0xde8
  40c6a0:	sub	x20, x20, x21
  40c6a4:	mov	w22, w0
  40c6a8:	stp	x23, x24, [sp, #48]
  40c6ac:	mov	x23, x1
  40c6b0:	mov	x24, x2
  40c6b4:	bl	4015b0 <mbrtowc@plt-0x40>
  40c6b8:	cmp	xzr, x20, asr #3
  40c6bc:	b.eq	40c6e8 <ferror@plt+0xad28>  // b.none
  40c6c0:	asr	x20, x20, #3
  40c6c4:	mov	x19, #0x0                   	// #0
  40c6c8:	ldr	x3, [x21, x19, lsl #3]
  40c6cc:	mov	x2, x24
  40c6d0:	add	x19, x19, #0x1
  40c6d4:	mov	x1, x23
  40c6d8:	mov	w0, w22
  40c6dc:	blr	x3
  40c6e0:	cmp	x20, x19
  40c6e4:	b.ne	40c6c8 <ferror@plt+0xad08>  // b.any
  40c6e8:	ldp	x19, x20, [sp, #16]
  40c6ec:	ldp	x21, x22, [sp, #32]
  40c6f0:	ldp	x23, x24, [sp, #48]
  40c6f4:	ldp	x29, x30, [sp], #64
  40c6f8:	ret
  40c6fc:	nop
  40c700:	ret
  40c704:	nop
  40c708:	adrp	x2, 420000 <ferror@plt+0x1e640>
  40c70c:	mov	x1, #0x0                   	// #0
  40c710:	ldr	x2, [x2, #504]
  40c714:	b	401690 <__cxa_atexit@plt>
  40c718:	mov	x2, x1
  40c71c:	mov	w1, w0
  40c720:	mov	w0, #0x0                   	// #0
  40c724:	b	401910 <__fxstat@plt>

Disassembly of section .fini:

000000000040c728 <.fini>:
  40c728:	stp	x29, x30, [sp, #-16]!
  40c72c:	mov	x29, sp
  40c730:	ldp	x29, x30, [sp], #16
  40c734:	ret
