5 18 101 3 *
8 /Users/trevorw/projects/stable/covered/diags/verilog 2 -t (main) 2 -vcd (trigger1.vcd) 2 -o (trigger1.cdd) 2 -v (trigger1.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1
3 0 main "main" 0 trigger1.v 8 27 1
2 1 3d 12 8000c 1 5002 0 0 1 18 0 1 0 0 0 0 $u0
1 a 1 10 3080006 1 0 0 0 1 17 1 1 0 0 0 0
1 b 2 10 3080009 1 0 0 0 1 17 1 1 0 0 0 0
4 1 12 8 1 0 0 1
3 1 main.$u0 "main.$u0" 0 trigger1.v 0 16 1
2 2 3c 13 10004 1 1012 0 0 1 1 a
2 3 1 14 30003 0 1000 0 0 1 1 b
2 4 29 14 30003 1 1002 3 0 1 18 0 1 0 0 0 0
2 5 3c 15 10004 0 1012 0 0 1 1 a
4 2 13 1 11 4 4 2
4 4 14 3 0 5 0 2
4 5 15 1 0 0 0 2
3 1 main.$u1 "main.$u1" 0 trigger1.v 0 25 1
