Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Fri Apr 24 12:49:54 2020
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit CentOS Linux release 7.7.1908 (Core)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/iir_sos16/NonUniformILP/iir_sos16_NonUniformILP_114_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.467ns  (required time - arrival time)
  Source:                 Delay1No26_instance/Y_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum57_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.432ns  (logic 0.992ns (28.904%)  route 2.440ns (71.096%))
  Logic Levels:           10  (CARRY8=3 LUT3=1 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.201ns = ( 6.201 - 4.000 ) 
    Source Clock Delay      (SCD):    2.698ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.747ns (routing 0.711ns, distribution 1.036ns)
  Clock Net Delay (Destination): 1.541ns (routing 0.646ns, distribution 0.895ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.600     0.600 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.600    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.600 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.923    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=19414, routed)       1.747     2.698    Delay1No26_instance/clk_IBUF_BUFG
    SLICE_X126Y382       FDCE                                         r  Delay1No26_instance/Y_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y382       FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.774 r  Delay1No26_instance/Y_reg[7]/Q
                         net (fo=6, routed)           0.489     3.263    Delay1No26_instance/Q[7]
    SLICE_X130Y384       LUT4 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.122     3.385 r  Delay1No26_instance/geqOp_carry_i_13__1/O
                         net (fo=1, routed)           0.009     3.394    Sum57_0_impl_instance/FPAddSubOp_instance/S[3]
    SLICE_X130Y384       CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.154     3.548 r  Sum57_0_impl_instance/FPAddSubOp_instance/geqOp_carry/CO[7]
                         net (fo=1, routed)           0.026     3.574    Sum57_0_impl_instance/FPAddSubOp_instance/geqOp_carry_n_0
    SLICE_X130Y385       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.589 r  Sum57_0_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     3.615    Sum57_0_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X130Y386       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052     3.667 r  Sum57_0_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=72, routed)          0.347     4.014    Delay1No26_instance/CO[0]
    SLICE_X128Y384       LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.051     4.065 f  Delay1No26_instance/shiftedFracY_d1[49]_i_8__1/O
                         net (fo=2, routed)           0.369     4.434    Delay1No26_instance/shiftedFracY_d1[49]_i_8__1_n_0
    SLICE_X126Y385       LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.123     4.557 f  Delay1No26_instance/shiftedFracY_d1[32]_i_9__1/O
                         net (fo=3, routed)           0.056     4.613    Delay1No26_instance/shiftedFracY_d1[32]_i_9__1_n_0
    SLICE_X126Y385       LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.125     4.738 r  Delay1No26_instance/shiftedFracY_d1[45]_i_4__1/O
                         net (fo=31, routed)          0.521     5.259    Delay1No27_instance/Y_reg[23]_0
    SLICE_X129Y381       LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.052     5.311 r  Delay1No27_instance/shiftedFracY_d1[12]_i_2__1/O
                         net (fo=3, routed)           0.431     5.742    Delay1No26_instance/level1__47[0]
    SLICE_X124Y380       LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.100     5.842 r  Delay1No26_instance/shiftedFracY_d1[0]_i_1__1/O
                         net (fo=2, routed)           0.094     5.936    Delay1No26_instance/level4__0[0]
    SLICE_X124Y381       LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.122     6.058 r  Delay1No26_instance/shiftedFracY_d1[16]_i_1__1/O
                         net (fo=1, routed)           0.072     6.130    Sum57_0_impl_instance/FPAddSubOp_instance/shiftedFracY[5]
    SLICE_X124Y381       FDRE                                         r  Sum57_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AP13                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.349     4.349 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.349    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.349 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.636    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.660 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=19414, routed)       1.541     6.201    Sum57_0_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLICE_X124Y381       FDRE                                         r  Sum57_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[16]/C
                         clock pessimism              0.406     6.607    
                         clock uncertainty           -0.035     6.571    
    SLICE_X124Y381       FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025     6.596    Sum57_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[16]
  -------------------------------------------------------------------
                         required time                          6.596    
                         arrival time                          -6.130    
  -------------------------------------------------------------------
                         slack                                  0.467    




