

================================================================
== Vitis HLS Report for 'C_IO_L3_in_x0'
================================================================
* Date:           Sun Sep 18 03:43:31 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        top
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+------+-------+---------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval   | Pipeline|
    |   min   |   max   |    min    |    max   |  min |  max  |   Type  |
    +---------+---------+-----------+----------+------+-------+---------+
    |     6633|    52665|  22.108 us|  0.176 ms|  6633|  52665|     none|
    +---------+---------+-----------+----------+------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------+---------+---------+--------------+-----------+-----------+-------+----------+
        |                               |  Latency (cycles) |   Iteration  |  Initiation Interval  |  Trip |          |
        |           Loop Name           |   min   |   max   |    Latency   |  achieved |   target  | Count | Pipelined|
        +-------------------------------+---------+---------+--------------+-----------+-----------+-------+----------+
        |- C_IO_L3_in_x0_loop_1         |     6632|    52664|  1658 ~ 13166|          -|          -|      4|        no|
        | + C_IO_L3_in_x0_loop_2        |     1656|    13164|    276 ~ 2194|          -|          -|      6|        no|
        |  ++ C_IO_L3_in_x0_loop_3      |      274|     2192|           274|          -|          -|  1 ~ 8|        no|
        |   +++ C_IO_L3_in_x0_loop_4    |      272|      272|            34|          -|          -|      8|        no|
        |    ++++ C_IO_L3_in_x0_loop_5  |       32|       32|             2|          -|          -|     16|        no|
        +-------------------------------+---------+---------+--------------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      128|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|      115|     -|
|Register             |        -|      -|       49|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|       49|      243|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln691_1128_fu_153_p2   |         +|   0|  0|  10|           3|           1|
    |add_ln691_1129_fu_200_p2   |         +|   0|  0|  12|           4|           1|
    |add_ln691_1130_fu_212_p2   |         +|   0|  0|  12|           5|           1|
    |add_ln691_fu_141_p2        |         +|   0|  0|  10|           3|           1|
    |c3_18_fu_185_p2            |         +|   0|  0|  12|           4|           1|
    |add_i_i42_cast_fu_173_p2   |         -|   0|  0|  13|           6|           6|
    |icmp_ln3000_fu_179_p2      |      icmp|   0|  0|   9|           4|           5|
    |icmp_ln886_fu_195_p2       |      icmp|   0|  0|  10|           6|           6|
    |icmp_ln890_1157_fu_159_p2  |      icmp|   0|  0|   8|           3|           3|
    |icmp_ln890_1158_fu_206_p2  |      icmp|   0|  0|   9|           4|           5|
    |icmp_ln890_1159_fu_218_p2  |      icmp|   0|  0|  10|           5|           6|
    |icmp_ln890_fu_147_p2       |      icmp|   0|  0|   9|           3|           4|
    |ap_block_state1            |        or|   0|  0|   2|           1|           1|
    |ap_block_state7            |        or|   0|  0|   2|           1|           1|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 128|          52|          42|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+----+-----------+-----+-----------+
    |          Name          | LUT| Input Size| Bits| Total Bits|
    +------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm               |  43|          8|    1|          8|
    |ap_done                 |   9|          2|    1|          2|
    |c0_V_reg_86             |   9|          2|    3|          6|
    |c1_V_reg_97             |   9|          2|    3|          6|
    |c3_reg_108              |   9|          2|    4|          8|
    |c4_V_reg_119            |   9|          2|    4|          8|
    |c5_V_reg_130            |   9|          2|    5|         10|
    |fifo_C_in_blk_n         |   9|          2|    1|          2|
    |fifo_C_local_out_blk_n  |   9|          2|    1|          2|
    +------------------------+----+-----------+-----+-----------+
    |Total                   | 115|         24|   23|         52|
    +------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------+---+----+-----+-----------+
    |          Name          | FF| LUT| Bits| Const Bits|
    +------------------------+---+----+-----+-----------+
    |add_i_i42_cast_reg_240  |  3|   0|    6|          3|
    |add_ln691_1128_reg_232  |  3|   0|    3|          0|
    |add_ln691_1129_reg_256  |  4|   0|    4|          0|
    |add_ln691_1130_reg_264  |  5|   0|    5|          0|
    |add_ln691_reg_224       |  3|   0|    3|          0|
    |ap_CS_fsm               |  7|   0|    7|          0|
    |ap_done_reg             |  1|   0|    1|          0|
    |c0_V_reg_86             |  3|   0|    3|          0|
    |c1_V_reg_97             |  3|   0|    3|          0|
    |c3_18_reg_248           |  4|   0|    4|          0|
    |c3_reg_108              |  4|   0|    4|          0|
    |c4_V_reg_119            |  4|   0|    4|          0|
    |c5_V_reg_130            |  5|   0|    5|          0|
    +------------------------+---+----+-----+-----------+
    |Total                   | 49|   0|   52|          3|
    +------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+-------------------------+-----+-----+------------+------------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|     C_IO_L3_in_x0|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|     C_IO_L3_in_x0|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|     C_IO_L3_in_x0|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|     C_IO_L3_in_x0|  return value|
|ap_continue              |   in|    1|  ap_ctrl_hs|     C_IO_L3_in_x0|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|     C_IO_L3_in_x0|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|     C_IO_L3_in_x0|  return value|
|fifo_C_in_dout           |   in|  512|     ap_fifo|         fifo_C_in|       pointer|
|fifo_C_in_empty_n        |   in|    1|     ap_fifo|         fifo_C_in|       pointer|
|fifo_C_in_read           |  out|    1|     ap_fifo|         fifo_C_in|       pointer|
|fifo_C_local_out_din     |  out|  512|     ap_fifo|  fifo_C_local_out|       pointer|
|fifo_C_local_out_full_n  |   in|    1|     ap_fifo|  fifo_C_local_out|       pointer|
|fifo_C_local_out_write   |  out|    1|     ap_fifo|  fifo_C_local_out|       pointer|
+-------------------------+-----+-----+------------+------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 3 
5 --> 6 4 
6 --> 7 5 
7 --> 6 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_C_local_out, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 8 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_C_local_out, void @empty_708, i32 0, i32 0, void @empty_1340, i32 0, i32 0, void @empty_1340, void @empty_1340, void @empty_1340, i32 0, i32 0, i32 0, i32 0, void @empty_1340, void @empty_1340"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_C_in, void @empty_708, i32 0, i32 0, void @empty_1340, i32 0, i32 0, void @empty_1340, void @empty_1340, void @empty_1340, i32 0, i32 0, i32 0, i32 0, void @empty_1340, void @empty_1340"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.38ns)   --->   "%br_ln2996 = br void" [./dut.cpp:2996]   --->   Operation 11 'br' 'br_ln2996' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 0.57>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%c0_V = phi i3 %add_ln691, void, i3 0, void"   --->   Operation 12 'phi' 'c0_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.57ns)   --->   "%add_ln691 = add i3 %c0_V, i3 1"   --->   Operation 13 'add' 'add_ln691' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.49ns)   --->   "%icmp_ln890 = icmp_eq  i3 %c0_V, i3 4"   --->   Operation 14 'icmp' 'icmp_ln890' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 15 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln2996 = br i1 %icmp_ln890, void %.split8, void" [./dut.cpp:2996]   --->   Operation 16 'br' 'br_ln2996' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%specloopname_ln2996 = specloopname void @_ssdm_op_SpecLoopName, void @empty_508" [./dut.cpp:2996]   --->   Operation 17 'specloopname' 'specloopname_ln2996' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.38ns)   --->   "%br_ln2997 = br void" [./dut.cpp:2997]   --->   Operation 18 'br' 'br_ln2997' <Predicate = (!icmp_ln890)> <Delay = 0.38>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%ret_ln3020 = ret" [./dut.cpp:3020]   --->   Operation 19 'ret' 'ret_ln3020' <Predicate = (icmp_ln890)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.70>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%c1_V = phi i3 %add_ln691_1128, void %.loopexit, i3 0, void %.split8"   --->   Operation 20 'phi' 'c1_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (0.57ns)   --->   "%add_ln691_1128 = add i3 %c1_V, i3 1"   --->   Operation 21 'add' 'add_ln691_1128' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 22 [1/1] (0.49ns)   --->   "%icmp_ln890_1157 = icmp_eq  i3 %c1_V, i3 6"   --->   Operation 22 'icmp' 'icmp_ln890_1157' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6"   --->   Operation 23 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln2997 = br i1 %icmp_ln890_1157, void %.split6, void" [./dut.cpp:2997]   --->   Operation 24 'br' 'br_ln2997' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%specloopname_ln2997 = specloopname void @_ssdm_op_SpecLoopName, void @empty_414" [./dut.cpp:2997]   --->   Operation 25 'specloopname' 'specloopname_ln2997' <Predicate = (!icmp_ln890_1157)> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %c1_V, i3 0"   --->   Operation 26 'bitconcatenate' 'p_shl' <Predicate = (!icmp_ln890_1157)> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.70ns)   --->   "%add_i_i42_cast = sub i6 41, i6 %p_shl"   --->   Operation 27 'sub' 'add_i_i42_cast' <Predicate = (!icmp_ln890_1157)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 28 [1/1] (0.38ns)   --->   "%br_ln3000 = br void" [./dut.cpp:3000]   --->   Operation 28 'br' 'br_ln3000' <Predicate = (!icmp_ln890_1157)> <Delay = 0.38>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 29 'br' 'br_ln0' <Predicate = (icmp_ln890_1157)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.70>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%c3 = phi i4 0, void %.split6, i4 %c3_18, void"   --->   Operation 30 'phi' 'c3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.65ns)   --->   "%icmp_ln3000 = icmp_eq  i4 %c3, i4 8" [./dut.cpp:3000]   --->   Operation 31 'icmp' 'icmp_ln3000' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 8, i64 4"   --->   Operation 32 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.70ns)   --->   "%c3_18 = add i4 %c3, i4 1" [./dut.cpp:3000]   --->   Operation 33 'add' 'c3_18' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln3000 = br i1 %icmp_ln3000, void %.split4, void %.loopexit" [./dut.cpp:3000]   --->   Operation 34 'br' 'br_ln3000' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%specloopname_ln1616 = specloopname void @_ssdm_op_SpecLoopName, void @empty_413"   --->   Operation 35 'specloopname' 'specloopname_ln1616' <Predicate = (!icmp_ln3000)> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln886 = zext i4 %c3"   --->   Operation 36 'zext' 'zext_ln886' <Predicate = (!icmp_ln3000)> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.61ns)   --->   "%icmp_ln886 = icmp_ugt  i6 %zext_ln886, i6 %add_i_i42_cast"   --->   Operation 37 'icmp' 'icmp_ln886' <Predicate = (!icmp_ln3000)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln3001 = br i1 %icmp_ln886, void %.preheader.preheader, void %.loopexit" [./dut.cpp:3001]   --->   Operation 38 'br' 'br_ln3001' <Predicate = (!icmp_ln3000)> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.38ns)   --->   "%br_ln890 = br void %.preheader"   --->   Operation 39 'br' 'br_ln890' <Predicate = (!icmp_ln3000 & !icmp_ln886)> <Delay = 0.38>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 40 'br' 'br_ln0' <Predicate = (icmp_ln886) | (icmp_ln3000)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 0.70>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%c4_V = phi i4 %add_ln691_1129, void, i4 0, void %.preheader.preheader"   --->   Operation 41 'phi' 'c4_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 42 [1/1] (0.70ns)   --->   "%add_ln691_1129 = add i4 %c4_V, i4 1"   --->   Operation 42 'add' 'add_ln691_1129' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 43 [1/1] (0.65ns)   --->   "%icmp_ln890_1158 = icmp_eq  i4 %c4_V, i4 8"   --->   Operation 43 'icmp' 'icmp_ln890_1158' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 44 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln3004 = br i1 %icmp_ln890_1158, void %.split2, void" [./dut.cpp:3004]   --->   Operation 45 'br' 'br_ln3004' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%specloopname_ln3004 = specloopname void @_ssdm_op_SpecLoopName, void @empty_412" [./dut.cpp:3004]   --->   Operation 46 'specloopname' 'specloopname_ln3004' <Predicate = (!icmp_ln890_1158)> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (0.38ns)   --->   "%br_ln3007 = br void" [./dut.cpp:3007]   --->   Operation 47 'br' 'br_ln3007' <Predicate = (!icmp_ln890_1158)> <Delay = 0.38>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 48 'br' 'br_ln0' <Predicate = (icmp_ln890_1158)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 0.70>
ST_6 : Operation 49 [1/1] (0.00ns)   --->   "%c5_V = phi i5 %add_ln691_1130, void %.split, i5 0, void %.split2"   --->   Operation 49 'phi' 'c5_V' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 50 [1/1] (0.70ns)   --->   "%add_ln691_1130 = add i5 %c5_V, i5 1"   --->   Operation 50 'add' 'add_ln691_1130' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 51 [1/1] (0.63ns)   --->   "%icmp_ln890_1159 = icmp_eq  i5 %c5_V, i5 16"   --->   Operation 51 'icmp' 'icmp_ln890_1159' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 52 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 52 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln3007 = br i1 %icmp_ln890_1159, void %.split, void" [./dut.cpp:3007]   --->   Operation 53 'br' 'br_ln3007' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 54 'br' 'br_ln0' <Predicate = (icmp_ln890_1159)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 2.43>
ST_7 : Operation 55 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_411" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0]   --->   Operation 55 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 56 [1/1] (1.21ns)   --->   "%tmp = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_C_in" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 56 'read' 'tmp' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_7 : Operation 57 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_C_local_out, i512 %tmp" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 57 'write' 'write_ln174' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_7 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 58 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ fifo_C_in]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_C_local_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specmemcore_ln0       (specmemcore      ) [ 00000000]
specinterface_ln0     (specinterface    ) [ 00000000]
specinterface_ln0     (specinterface    ) [ 00000000]
br_ln2996             (br               ) [ 01111111]
c0_V                  (phi              ) [ 00100000]
add_ln691             (add              ) [ 01111111]
icmp_ln890            (icmp             ) [ 00111111]
speclooptripcount_ln0 (speclooptripcount) [ 00000000]
br_ln2996             (br               ) [ 00000000]
specloopname_ln2996   (specloopname     ) [ 00000000]
br_ln2997             (br               ) [ 00111111]
ret_ln3020            (ret              ) [ 00000000]
c1_V                  (phi              ) [ 00010000]
add_ln691_1128        (add              ) [ 00111111]
icmp_ln890_1157       (icmp             ) [ 00111111]
speclooptripcount_ln0 (speclooptripcount) [ 00000000]
br_ln2997             (br               ) [ 00000000]
specloopname_ln2997   (specloopname     ) [ 00000000]
p_shl                 (bitconcatenate   ) [ 00000000]
add_i_i42_cast        (sub              ) [ 00001111]
br_ln3000             (br               ) [ 00111111]
br_ln0                (br               ) [ 01111111]
c3                    (phi              ) [ 00001000]
icmp_ln3000           (icmp             ) [ 00111111]
speclooptripcount_ln0 (speclooptripcount) [ 00000000]
c3_18                 (add              ) [ 00111111]
br_ln3000             (br               ) [ 00000000]
specloopname_ln1616   (specloopname     ) [ 00000000]
zext_ln886            (zext             ) [ 00000000]
icmp_ln886            (icmp             ) [ 00111111]
br_ln3001             (br               ) [ 00000000]
br_ln890              (br               ) [ 00111111]
br_ln0                (br               ) [ 00111111]
c4_V                  (phi              ) [ 00000100]
add_ln691_1129        (add              ) [ 00111111]
icmp_ln890_1158       (icmp             ) [ 00111111]
speclooptripcount_ln0 (speclooptripcount) [ 00000000]
br_ln3004             (br               ) [ 00000000]
specloopname_ln3004   (specloopname     ) [ 00000000]
br_ln3007             (br               ) [ 00111111]
br_ln0                (br               ) [ 00111111]
c5_V                  (phi              ) [ 00000010]
add_ln691_1130        (add              ) [ 00111111]
icmp_ln890_1159       (icmp             ) [ 00111111]
speclooptripcount_ln0 (speclooptripcount) [ 00000000]
br_ln3007             (br               ) [ 00000000]
br_ln0                (br               ) [ 00111111]
specloopname_ln0      (specloopname     ) [ 00000000]
tmp                   (read             ) [ 00000000]
write_ln174           (write            ) [ 00000000]
br_ln0                (br               ) [ 00111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="fifo_C_in">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_C_in"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="fifo_C_local_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_C_local_out"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_708"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1340"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_508"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_414"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_413"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_412"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_411"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i512P0A"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i512P0A"/></StgValue>
</bind>
</comp>

<comp id="72" class="1004" name="tmp_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="512" slack="0"/>
<pin id="74" dir="0" index="1" bw="512" slack="0"/>
<pin id="75" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/7 "/>
</bind>
</comp>

<comp id="78" class="1004" name="write_ln174_write_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="0" slack="0"/>
<pin id="80" dir="0" index="1" bw="512" slack="0"/>
<pin id="81" dir="0" index="2" bw="512" slack="0"/>
<pin id="82" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/7 "/>
</bind>
</comp>

<comp id="86" class="1005" name="c0_V_reg_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="3" slack="1"/>
<pin id="88" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="c0_V (phireg) "/>
</bind>
</comp>

<comp id="90" class="1004" name="c0_V_phi_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="3" slack="0"/>
<pin id="92" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="93" dir="0" index="2" bw="1" slack="1"/>
<pin id="94" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="95" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c0_V/2 "/>
</bind>
</comp>

<comp id="97" class="1005" name="c1_V_reg_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="3" slack="1"/>
<pin id="99" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="c1_V (phireg) "/>
</bind>
</comp>

<comp id="101" class="1004" name="c1_V_phi_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="3" slack="0"/>
<pin id="103" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="104" dir="0" index="2" bw="1" slack="1"/>
<pin id="105" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="106" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c1_V/3 "/>
</bind>
</comp>

<comp id="108" class="1005" name="c3_reg_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="4" slack="1"/>
<pin id="110" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c3 (phireg) "/>
</bind>
</comp>

<comp id="112" class="1004" name="c3_phi_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="1"/>
<pin id="114" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="115" dir="0" index="2" bw="4" slack="0"/>
<pin id="116" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="117" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c3/4 "/>
</bind>
</comp>

<comp id="119" class="1005" name="c4_V_reg_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="4" slack="1"/>
<pin id="121" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c4_V (phireg) "/>
</bind>
</comp>

<comp id="123" class="1004" name="c4_V_phi_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="4" slack="0"/>
<pin id="125" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="126" dir="0" index="2" bw="1" slack="1"/>
<pin id="127" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="128" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c4_V/5 "/>
</bind>
</comp>

<comp id="130" class="1005" name="c5_V_reg_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="5" slack="1"/>
<pin id="132" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="c5_V (phireg) "/>
</bind>
</comp>

<comp id="134" class="1004" name="c5_V_phi_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="5" slack="0"/>
<pin id="136" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="137" dir="0" index="2" bw="1" slack="1"/>
<pin id="138" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="139" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c5_V/6 "/>
</bind>
</comp>

<comp id="141" class="1004" name="add_ln691_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="3" slack="0"/>
<pin id="143" dir="0" index="1" bw="1" slack="0"/>
<pin id="144" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691/2 "/>
</bind>
</comp>

<comp id="147" class="1004" name="icmp_ln890_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="3" slack="0"/>
<pin id="149" dir="0" index="1" bw="3" slack="0"/>
<pin id="150" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890/2 "/>
</bind>
</comp>

<comp id="153" class="1004" name="add_ln691_1128_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="3" slack="0"/>
<pin id="155" dir="0" index="1" bw="1" slack="0"/>
<pin id="156" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_1128/3 "/>
</bind>
</comp>

<comp id="159" class="1004" name="icmp_ln890_1157_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="3" slack="0"/>
<pin id="161" dir="0" index="1" bw="3" slack="0"/>
<pin id="162" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_1157/3 "/>
</bind>
</comp>

<comp id="165" class="1004" name="p_shl_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="6" slack="0"/>
<pin id="167" dir="0" index="1" bw="3" slack="0"/>
<pin id="168" dir="0" index="2" bw="1" slack="0"/>
<pin id="169" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/3 "/>
</bind>
</comp>

<comp id="173" class="1004" name="add_i_i42_cast_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="6" slack="0"/>
<pin id="175" dir="0" index="1" bw="6" slack="0"/>
<pin id="176" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="add_i_i42_cast/3 "/>
</bind>
</comp>

<comp id="179" class="1004" name="icmp_ln3000_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="4" slack="0"/>
<pin id="181" dir="0" index="1" bw="4" slack="0"/>
<pin id="182" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln3000/4 "/>
</bind>
</comp>

<comp id="185" class="1004" name="c3_18_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="4" slack="0"/>
<pin id="187" dir="0" index="1" bw="1" slack="0"/>
<pin id="188" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c3_18/4 "/>
</bind>
</comp>

<comp id="191" class="1004" name="zext_ln886_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="4" slack="0"/>
<pin id="193" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln886/4 "/>
</bind>
</comp>

<comp id="195" class="1004" name="icmp_ln886_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="6" slack="0"/>
<pin id="197" dir="0" index="1" bw="6" slack="1"/>
<pin id="198" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln886/4 "/>
</bind>
</comp>

<comp id="200" class="1004" name="add_ln691_1129_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="4" slack="0"/>
<pin id="202" dir="0" index="1" bw="1" slack="0"/>
<pin id="203" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_1129/5 "/>
</bind>
</comp>

<comp id="206" class="1004" name="icmp_ln890_1158_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="4" slack="0"/>
<pin id="208" dir="0" index="1" bw="4" slack="0"/>
<pin id="209" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_1158/5 "/>
</bind>
</comp>

<comp id="212" class="1004" name="add_ln691_1130_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="5" slack="0"/>
<pin id="214" dir="0" index="1" bw="1" slack="0"/>
<pin id="215" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_1130/6 "/>
</bind>
</comp>

<comp id="218" class="1004" name="icmp_ln890_1159_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="5" slack="0"/>
<pin id="220" dir="0" index="1" bw="5" slack="0"/>
<pin id="221" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_1159/6 "/>
</bind>
</comp>

<comp id="224" class="1005" name="add_ln691_reg_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="3" slack="0"/>
<pin id="226" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691 "/>
</bind>
</comp>

<comp id="232" class="1005" name="add_ln691_1128_reg_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="3" slack="0"/>
<pin id="234" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_1128 "/>
</bind>
</comp>

<comp id="240" class="1005" name="add_i_i42_cast_reg_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="6" slack="1"/>
<pin id="242" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="add_i_i42_cast "/>
</bind>
</comp>

<comp id="248" class="1005" name="c3_18_reg_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="4" slack="0"/>
<pin id="250" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="c3_18 "/>
</bind>
</comp>

<comp id="256" class="1005" name="add_ln691_1129_reg_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="4" slack="0"/>
<pin id="258" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_1129 "/>
</bind>
</comp>

<comp id="264" class="1005" name="add_ln691_1130_reg_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="5" slack="0"/>
<pin id="266" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_1130 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="76"><net_src comp="68" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="0" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="83"><net_src comp="70" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="84"><net_src comp="2" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="85"><net_src comp="72" pin="2"/><net_sink comp="78" pin=2"/></net>

<net id="89"><net_src comp="20" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="96"><net_src comp="86" pin="1"/><net_sink comp="90" pin=2"/></net>

<net id="100"><net_src comp="20" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="107"><net_src comp="97" pin="1"/><net_sink comp="101" pin=2"/></net>

<net id="111"><net_src comp="44" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="118"><net_src comp="108" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="122"><net_src comp="44" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="129"><net_src comp="119" pin="1"/><net_sink comp="123" pin=2"/></net>

<net id="133"><net_src comp="58" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="140"><net_src comp="130" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="145"><net_src comp="90" pin="4"/><net_sink comp="141" pin=0"/></net>

<net id="146"><net_src comp="22" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="151"><net_src comp="90" pin="4"/><net_sink comp="147" pin=0"/></net>

<net id="152"><net_src comp="24" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="157"><net_src comp="101" pin="4"/><net_sink comp="153" pin=0"/></net>

<net id="158"><net_src comp="22" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="163"><net_src comp="101" pin="4"/><net_sink comp="159" pin=0"/></net>

<net id="164"><net_src comp="34" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="170"><net_src comp="40" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="171"><net_src comp="101" pin="4"/><net_sink comp="165" pin=1"/></net>

<net id="172"><net_src comp="20" pin="0"/><net_sink comp="165" pin=2"/></net>

<net id="177"><net_src comp="42" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="178"><net_src comp="165" pin="3"/><net_sink comp="173" pin=1"/></net>

<net id="183"><net_src comp="112" pin="4"/><net_sink comp="179" pin=0"/></net>

<net id="184"><net_src comp="46" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="189"><net_src comp="112" pin="4"/><net_sink comp="185" pin=0"/></net>

<net id="190"><net_src comp="52" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="194"><net_src comp="112" pin="4"/><net_sink comp="191" pin=0"/></net>

<net id="199"><net_src comp="191" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="204"><net_src comp="123" pin="4"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="52" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="210"><net_src comp="123" pin="4"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="46" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="216"><net_src comp="134" pin="4"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="60" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="222"><net_src comp="134" pin="4"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="62" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="227"><net_src comp="141" pin="2"/><net_sink comp="224" pin=0"/></net>

<net id="228"><net_src comp="224" pin="1"/><net_sink comp="90" pin=0"/></net>

<net id="235"><net_src comp="153" pin="2"/><net_sink comp="232" pin=0"/></net>

<net id="236"><net_src comp="232" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="243"><net_src comp="173" pin="2"/><net_sink comp="240" pin=0"/></net>

<net id="244"><net_src comp="240" pin="1"/><net_sink comp="195" pin=1"/></net>

<net id="251"><net_src comp="185" pin="2"/><net_sink comp="248" pin=0"/></net>

<net id="252"><net_src comp="248" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="259"><net_src comp="200" pin="2"/><net_sink comp="256" pin=0"/></net>

<net id="260"><net_src comp="256" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="267"><net_src comp="212" pin="2"/><net_sink comp="264" pin=0"/></net>

<net id="268"><net_src comp="264" pin="1"/><net_sink comp="134" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: fifo_C_local_out | {7 }
 - Input state : 
	Port: C_IO_L3_in_x0 : fifo_C_in | {7 }
  - Chain level:
	State 1
	State 2
		add_ln691 : 1
		icmp_ln890 : 1
		br_ln2996 : 2
	State 3
		add_ln691_1128 : 1
		icmp_ln890_1157 : 1
		br_ln2997 : 2
		p_shl : 1
		add_i_i42_cast : 2
	State 4
		icmp_ln3000 : 1
		c3_18 : 1
		br_ln3000 : 2
		zext_ln886 : 1
		icmp_ln886 : 2
		br_ln3001 : 3
	State 5
		add_ln691_1129 : 1
		icmp_ln890_1158 : 1
		br_ln3004 : 2
	State 6
		add_ln691_1130 : 1
		icmp_ln890_1159 : 1
		br_ln3007 : 2
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|          |     add_ln691_fu_141    |    0    |    10   |
|          |  add_ln691_1128_fu_153  |    0    |    10   |
|    add   |       c3_18_fu_185      |    0    |    12   |
|          |  add_ln691_1129_fu_200  |    0    |    12   |
|          |  add_ln691_1130_fu_212  |    0    |    12   |
|----------|-------------------------|---------|---------|
|          |    icmp_ln890_fu_147    |    0    |    8    |
|          |  icmp_ln890_1157_fu_159 |    0    |    8    |
|   icmp   |    icmp_ln3000_fu_179   |    0    |    9    |
|          |    icmp_ln886_fu_195    |    0    |    10   |
|          |  icmp_ln890_1158_fu_206 |    0    |    9    |
|          |  icmp_ln890_1159_fu_218 |    0    |    9    |
|----------|-------------------------|---------|---------|
|    sub   |  add_i_i42_cast_fu_173  |    0    |    13   |
|----------|-------------------------|---------|---------|
|   read   |      tmp_read_fu_72     |    0    |    0    |
|----------|-------------------------|---------|---------|
|   write  | write_ln174_write_fu_78 |    0    |    0    |
|----------|-------------------------|---------|---------|
|bitconcatenate|       p_shl_fu_165      |    0    |    0    |
|----------|-------------------------|---------|---------|
|   zext   |    zext_ln886_fu_191    |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    0    |   122   |
|----------|-------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|add_i_i42_cast_reg_240|    6   |
|add_ln691_1128_reg_232|    3   |
|add_ln691_1129_reg_256|    4   |
|add_ln691_1130_reg_264|    5   |
|   add_ln691_reg_224  |    3   |
|      c0_V_reg_86     |    3   |
|      c1_V_reg_97     |    3   |
|     c3_18_reg_248    |    4   |
|      c3_reg_108      |    4   |
|     c4_V_reg_119     |    4   |
|     c5_V_reg_130     |    5   |
+----------------------+--------+
|         Total        |   44   |
+----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   122  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   44   |    -   |
+-----------+--------+--------+
|   Total   |   44   |   122  |
+-----------+--------+--------+
