5 18 1fd81 34 6 ffffffff *
8 /home/bryce3/trevorw/devel/covered/diags/verilog 2 -t (main) 2 -vcd (inc2.vcd) 2 -o (inc2.cdd) 2 -v (inc2.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1 
3 0 main "main" 0 inc2.v 1 22 1 
2 1 5 5 5 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 u$0
1 a 1 3 1070008 1 0 31 0 32 49 0 ffffffff 0 3f 1f 0
1 i 2 3 107000b 1 0 31 0 32 49 0 ffffffff 0 3f 1f 0
4 1 1 0 0 1
3 1 main.u$0 "main.u$0" 0 inc2.v 5 11 1 
2 2 6 6 6 c000c 1 0 1004 0 0 32 48 0 0
2 3 6 6 6 80008 0 1 1410 0 0 32 33 a
2 4 6 6 6 8000c 1 37 16 2 3
2 5 7 7 7 10003 1 3d 5002 0 0 1 18 0 1 0 0 0 0 u$1
4 4 11 5 5 4
4 5 0 0 0 4
3 1 main.u$0.u$1 "main.u$0.u$1" 0 inc2.v 7 10 1 
2 6 7 7 7 80008 1 0 1004 0 0 32 48 0 0
2 7 7 7 7 60006 0 1 1410 0 0 32 33 i
2 8 7 7 7 60008 1 37 400016 6 7
2 9 7 7 7 d000e 1 0 1008 0 0 32 48 20 0
2 10 7 7 7 b000b 21 1 100c 0 0 32 33 i
2 11 7 7 7 b000e 21 d 80100e 9 10 1 18 0 1 1 1 0 0
2 12 7 7 7 19001d 20 3d 5002 0 0 1 18 0 1 0 0 0 0 u$2
2 13 7 7 7 150015 1 0 1008 0 0 32 48 1 0
2 14 7 7 7 130013 20 1 101c 0 0 32 33 i
2 15 7 7 7 130015 20 6 1298 13 14 32 50 0 ffffffff fffffffe 1 1e 1
2 16 7 7 7 110011 0 1 1410 0 0 32 33 i
2 17 7 7 7 110015 20 37 c0003a 15 16
4 8 11 11 11 8
4 11 0 12 0 8
4 17 6 11 11 8
4 12 0 17 0 8
3 1 main.u$0.u$1.u$2 "main.u$0.u$1.u$2" 0 inc2.v 7 10 1 
2 18 8 8 8 40004 1 0 1008 0 0 32 48 1 0
2 19 8 8 8 30004 40 2c 900a 18 0 32 18 0 ffffffff 0 0 0 0
2 20 9 9 9 a000a 0 1 1410 0 0 32 33 a
2 21 9 9 9 a000c 20 52 1012 0 20 32 18 0 ffffffff 0 0 0 0
4 19 11 21 0 19
4 21 0 0 0 19
3 1 main.u$3 "main.u$3" 0 inc2.v 13 20 1 
