
led.elf:     file format elf32-littlearm


Disassembly of section .text:

80100000 <_start>:
80100000:	e51fd000 	ldr	sp, [pc, #-0]	; 80100008 <_start+0x8>
80100004:	fa000008 	blx	8010002c <main>
80100008:	80100000 	andshi	r0, r0, r0

8010000c <delay>:
8010000c:	b480      	push	{r7}
8010000e:	b083      	sub	sp, #12
80100010:	af00      	add	r7, sp, #0
80100012:	6078      	str	r0, [r7, #4]
80100014:	bf00      	nop
80100016:	687b      	ldr	r3, [r7, #4]
80100018:	1e5a      	subs	r2, r3, #1
8010001a:	607a      	str	r2, [r7, #4]
8010001c:	2b00      	cmp	r3, #0
8010001e:	d1fa      	bne.n	80100016 <delay+0xa>
80100020:	bf00      	nop
80100022:	370c      	adds	r7, #12
80100024:	46bd      	mov	sp, r7
80100026:	f85d 7b04 	ldr.w	r7, [sp], #4
8010002a:	4770      	bx	lr

8010002c <main>:
8010002c:	b580      	push	{r7, lr}
8010002e:	b082      	sub	sp, #8
80100030:	af00      	add	r7, sp, #0
80100032:	2314      	movs	r3, #20
80100034:	f2c0 2329 	movt	r3, #553	; 0x229
80100038:	607b      	str	r3, [r7, #4]
8010003a:	687b      	ldr	r3, [r7, #4]
8010003c:	681b      	ldr	r3, [r3, #0]
8010003e:	f043 0205 	orr.w	r2, r3, #5
80100042:	687b      	ldr	r3, [r7, #4]
80100044:	601a      	str	r2, [r3, #0]
80100046:	f24c 0304 	movw	r3, #49156	; 0xc004
8010004a:	f2c0 230a 	movt	r3, #522	; 0x20a
8010004e:	607b      	str	r3, [r7, #4]
80100050:	687b      	ldr	r3, [r7, #4]
80100052:	681b      	ldr	r3, [r3, #0]
80100054:	f043 0208 	orr.w	r2, r3, #8
80100058:	687b      	ldr	r3, [r7, #4]
8010005a:	601a      	str	r2, [r3, #0]
8010005c:	f44f 4340 	mov.w	r3, #49152	; 0xc000
80100060:	f2c0 230a 	movt	r3, #522	; 0x20a
80100064:	607b      	str	r3, [r7, #4]
80100066:	687b      	ldr	r3, [r7, #4]
80100068:	681b      	ldr	r3, [r3, #0]
8010006a:	f043 0208 	orr.w	r2, r3, #8
8010006e:	687b      	ldr	r3, [r7, #4]
80100070:	601a      	str	r2, [r3, #0]
80100072:	f244 2040 	movw	r0, #16960	; 0x4240
80100076:	f2c0 000f 	movt	r0, #15
8010007a:	f7ff ffc7 	bl	8010000c <delay>
8010007e:	687b      	ldr	r3, [r7, #4]
80100080:	681b      	ldr	r3, [r3, #0]
80100082:	f023 0208 	bic.w	r2, r3, #8
80100086:	687b      	ldr	r3, [r7, #4]
80100088:	601a      	str	r2, [r3, #0]
8010008a:	f244 2040 	movw	r0, #16960	; 0x4240
8010008e:	f2c0 000f 	movt	r0, #15
80100092:	f7ff ffbb 	bl	8010000c <delay>
80100096:	e7e6      	b.n	80100066 <main+0x3a>

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	412d3705 			; <UNDEFINED> instruction: 0x412d3705
  14:	070a0600 	streq	r0, [sl, -r0, lsl #12]
  18:	09010841 	stmdbeq	r1, {r0, r6, fp}
  1c:	12040a02 	andne	r0, r4, #8192	; 0x2000
  20:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  24:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  28:	1c021a01 			; <UNDEFINED> instruction: 0x1c021a01
  2c:	Address 0x0000002c is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	3a434347 	bcc	10d0d24 <_start-0x7f02f2dc>
   4:	694c2820 	stmdbvs	ip, {r5, fp, sp}^
   8:	6f72616e 	svcvs	0x0072616e
   c:	43434720 	movtmi	r4, #14112	; 0x3720
  10:	322e3620 	eorcc	r3, lr, #32, 12	; 0x2000000
  14:	3130322d 	teqcc	r0, sp, lsr #4
  18:	31312e36 	teqcc	r1, r6, lsr lr
  1c:	2e362029 	cdpcs	0, 3, cr2, cr6, cr9, {1}
  20:	20312e32 	eorscs	r2, r1, r2, lsr lr
  24:	36313032 			; <UNDEFINED> instruction: 0x36313032
  28:	36313031 			; <UNDEFINED> instruction: 0x36313031
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	00000033 	andeq	r0, r0, r3, lsr r0
   4:	001e0002 	andseq	r0, lr, r2
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	00010000 	andeq	r0, r1, r0
  1c:	72617473 	rsbvc	r7, r1, #1929379840	; 0x73000000
  20:	00532e74 	subseq	r2, r3, r4, ror lr
  24:	00000000 	andeq	r0, r0, r0
  28:	00020500 	andeq	r0, r2, r0, lsl #10
  2c:	17801000 	strne	r1, [r0, r0]
  30:	02022d2f 	andeq	r2, r2, #3008	; 0xbc0
  34:	58010100 	stmdapl	r1, {r8}
  38:	02000000 	andeq	r0, r0, #0
  3c:	00001d00 	andeq	r1, r0, r0, lsl #26
  40:	fb010200 	blx	4084a <_start-0x800bf7b6>
  44:	01000d0e 	tsteq	r0, lr, lsl #26
  48:	00010101 	andeq	r0, r1, r1, lsl #2
  4c:	00010000 	andeq	r0, r1, r0
  50:	6d000100 	stfvss	f0, [r0, #-0]
  54:	2e6e6961 	vnmulcs.f16	s13, s28, s3	; <UNPREDICTABLE>
  58:	00000063 	andeq	r0, r0, r3, rrx
  5c:	05000000 	streq	r0, [r0, #-0]
  60:	10000c02 	andne	r0, r0, r2, lsl #24
  64:	004b1480 	subeq	r1, fp, r0, lsl #9
  68:	06010402 	streq	r0, [r1], -r2, lsl #8
  6c:	69590620 	ldmdbvs	r9, {r5, r9, sl}^
  70:	59694b42 	stmdbpl	r9!, {r1, r6, r8, r9, fp, lr}^
  74:	04020068 	streq	r0, [r2], #-104	; 0xffffff98
  78:	02005d01 	andeq	r5, r0, #1, 26	; 0x40
  7c:	00670104 	rsbeq	r0, r7, r4, lsl #2
  80:	69010402 	stmdbvs	r1, {r1, sl}
  84:	01040200 	mrseq	r0, R12_usr
  88:	04020067 	streq	r0, [r2], #-103	; 0xffffff99
  8c:	01026101 	tsteq	r2, r1, lsl #2
  90:	Address 0x00000090 is out of bounds.


Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	0000007e 	andeq	r0, r0, lr, ror r0
   4:	00000002 	andeq	r0, r0, r2
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	00000000 	andeq	r0, r0, r0
  10:	80100000 	andshi	r0, r0, r0
  14:	8010000c 	andshi	r0, r0, ip
  18:	72617473 	rsbvc	r7, r1, #1929379840	; 0x73000000
  1c:	00532e74 	subseq	r2, r3, r4, ror lr
  20:	645c3a45 	ldrbvs	r3, [ip], #-2629	; 0xfffff5bb
  24:	615f636f 	cmpvs	pc, pc, ror #6
  28:	735f646e 	cmpvc	pc, #1845493760	; 0x6e000000
  2c:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
  30:	6f665f65 	svcvs	0x00665f65
  34:	636d5f72 	cmnvs	sp, #456	; 0x1c8
  38:	706d5f75 	rsbvc	r5, sp, r5, ror pc
  3c:	4d495c75 	stclmi	12, cr5, [r9, #-468]	; 0xfffffe2c
  40:	4c553658 	mrrcmi	6, 5, r3, r5, cr8
  44:	6f735c4c 	svcvs	0x00735c4c
  48:	65637275 	strbvs	r7, [r3, #-629]!	; 0xfffffd8b
  4c:	5f32305c 	svcpl	0x0032305c
  50:	c6d6bcc2 	ldrbgt	fp, [r6], r2, asr #25
  54:	b5c6d3ca 	strblt	sp, [r6, #970]	; 0x3ca
  58:	d6cfb1ca 	strble	fp, [pc], sl, asr #3
  5c:	e0b1a1b3 	ldrht	sl, [r1], r3
  60:	c4b5b4d0 	ldrtgt	fp, [r5], #1232	; 0x4d0
  64:	ebc2b4d4 	bl	ff0ad3bc <__bss_end+0x7efad324>
  68:	5f31305c 	svcpl	0x0031305c
  6c:	5f64656c 	svcpl	0x0064656c
  70:	4e470063 	cdpmi	0, 4, cr0, cr7, cr3, {3}
  74:	53412055 	movtpl	r2, #4181	; 0x1055
  78:	322e3220 	eorcc	r3, lr, #32, 4
  7c:	00302e37 	eorseq	r2, r0, r7, lsr lr
  80:	00868001 	addeq	r8, r6, r1
  84:	00040000 	andeq	r0, r4, r0
  88:	00000014 	andeq	r0, r0, r4, lsl r0
  8c:	00760104 	rsbseq	r0, r6, r4, lsl #2
  90:	570c0000 	strpl	r0, [ip, -r0]
  94:	05000000 	streq	r0, [r0, #-0]
  98:	0c000000 	stceq	0, cr0, [r0], {-0}
  9c:	8c801000 	stchi	0, cr1, [r0], {0}
  a0:	37000000 	strcc	r0, [r0, -r0]
  a4:	02000000 	andeq	r0, r0, #0
  a8:	00000071 	andeq	r0, r0, r1, ror r0
  ac:	004d0701 	subeq	r0, sp, r1, lsl #14
  b0:	002c0000 	eoreq	r0, ip, r0
  b4:	006c8010 	rsbeq	r8, ip, r0, lsl r0
  b8:	9c010000 	stcls	0, cr0, [r1], {-0}
  bc:	0000004d 	andeq	r0, r0, sp, asr #32
  c0:	00000003 	andeq	r0, r0, r3
  c4:	59090100 	stmdbpl	r9, {r8}
  c8:	02000000 	andeq	r0, r0, #0
  cc:	04007491 	streq	r7, [r0], #-1169	; 0xfffffb6f
  d0:	6e690504 	cdpvs	5, 6, cr0, cr9, cr4, {0}
  d4:	4d050074 	stcmi	0, cr0, [r5, #-464]	; 0xfffffe30
  d8:	06000000 	streq	r0, [r0], -r0
  dc:	00006604 	andeq	r6, r0, r4, lsl #12
  e0:	07040700 	streq	r0, [r4, -r0, lsl #14]
  e4:	0000005e 	andeq	r0, r0, lr, asr r0
  e8:	00005f05 	andeq	r5, r0, r5, lsl #30
  ec:	006b0800 	rsbeq	r0, fp, r0, lsl #16
  f0:	02010000 	andeq	r0, r1, #0
  f4:	8010000c 	andshi	r0, r0, ip
  f8:	00000020 	andeq	r0, r0, r0, lsr #32
  fc:	64099c01 	strvs	r9, [r9], #-3073	; 0xfffff3ff
 100:	54020100 	strpl	r0, [r2], #-256	; 0xffffff00
 104:	02000000 	andeq	r0, r0, #0
 108:	00007491 	muleq	r0, r1, r4

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	10001101 	andne	r1, r0, r1, lsl #2
   4:	12011106 	andne	r1, r1, #-2147483647	; 0x80000001
   8:	1b080301 	blne	200c14 <_start-0x7feff3ec>
   c:	13082508 	movwne	r2, #34056	; 0x8508
  10:	00000005 	andeq	r0, r0, r5
  14:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
  18:	030b130e 	movweq	r1, #45838	; 0xb30e
  1c:	110e1b0e 	tstne	lr, lr, lsl #22
  20:	10061201 	andne	r1, r6, r1, lsl #4
  24:	02000017 	andeq	r0, r0, #23
  28:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
  2c:	0b3a0e03 	bleq	e83840 <_start-0x7f27c7c0>
  30:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
  34:	01111349 	tsteq	r1, r9, asr #6
  38:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
  3c:	01194296 			; <UNDEFINED> instruction: 0x01194296
  40:	03000013 	movweq	r0, #19
  44:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  48:	0b3b0b3a 	bleq	ec2d38 <_start-0x7f23d2c8>
  4c:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
  50:	24040000 	strcs	r0, [r4], #-0
  54:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  58:	0008030b 	andeq	r0, r8, fp, lsl #6
  5c:	00350500 	eorseq	r0, r5, r0, lsl #10
  60:	00001349 	andeq	r1, r0, r9, asr #6
  64:	0b000f06 	bleq	3c84 <_start-0x800fc37c>
  68:	0013490b 	andseq	r4, r3, fp, lsl #18
  6c:	00240700 	eoreq	r0, r4, r0, lsl #14
  70:	0b3e0b0b 	bleq	f82ca4 <_start-0x7f17d35c>
  74:	00000e03 	andeq	r0, r0, r3, lsl #28
  78:	3f012e08 	svccc	0x00012e08
  7c:	3a0e0319 	bcc	380ce8 <_start-0x7fd7f318>
  80:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
  84:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
  88:	97184006 	ldrls	r4, [r8, -r6]
  8c:	00001942 	andeq	r1, r0, r2, asr #18
  90:	03000509 	movweq	r0, #1289	; 0x509
  94:	3b0b3a08 	blcc	2ce8bc <_start-0x7fe31744>
  98:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
  9c:	00000018 	andeq	r0, r0, r8, lsl r0

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
   c:	00000000 	andeq	r0, r0, r0
  10:	80100000 	andshi	r0, r0, r0
  14:	0000000c 	andeq	r0, r0, ip
	...
  20:	0000001c 	andeq	r0, r0, ip, lsl r0
  24:	00820002 	addeq	r0, r2, r2
  28:	00040000 	andeq	r0, r4, r0
  2c:	00000000 	andeq	r0, r0, r0
  30:	8010000c 	andshi	r0, r0, ip
  34:	0000008c 	andeq	r0, r0, ip, lsl #1
	...

Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	67655270 			; <UNDEFINED> instruction: 0x67655270
   4:	5c3a4500 	cfldr32pl	mvfx4, [sl], #-0
   8:	5f636f64 	svcpl	0x00636f64
   c:	5f646e61 	svcpl	0x00646e61
  10:	72756f73 	rsbsvc	r6, r5, #460	; 0x1cc
  14:	665f6563 	ldrbvs	r6, [pc], -r3, ror #10
  18:	6d5f726f 	lfmvs	f7, 2, [pc, #-444]	; fffffe64 <__bss_end+0x7feffdcc>
  1c:	6d5f7563 	cfldr64vs	mvdx7, [pc, #-396]	; fffffe98 <__bss_end+0x7feffe00>
  20:	495c7570 	ldmdbmi	ip, {r4, r5, r6, r8, sl, ip, sp, lr}^
  24:	5536584d 	ldrpl	r5, [r6, #-2125]!	; 0xfffff7b3
  28:	735c4c4c 	cmpvc	ip, #76, 24	; 0x4c00
  2c:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
  30:	32305c65 	eorscc	r5, r0, #25856	; 0x6500
  34:	d6bcc25f 	ssatle	ip, #29, pc, asr #4	; <UNPREDICTABLE>
  38:	c6d3cac6 	ldrbgt	ip, [r3], r6, asr #21
  3c:	cfb1cab5 	svcgt	0x00b1cab5
  40:	b1a1b3d6 	ldrdlt	fp, [r1, r6]!
  44:	b5b4d0e0 	ldrlt	sp, [r4, #224]!	; 0xe0
  48:	c2b4d4c4 	adcsgt	sp, r4, #196, 8	; 0xc4000000
  4c:	31305ceb 	teqcc	r0, fp, ror #25
  50:	64656c5f 	strbtvs	r6, [r5], #-3167	; 0xfffff3a1
  54:	6d00635f 	stcvs	3, cr6, [r0, #-380]	; 0xfffffe84
  58:	2e6e6961 	vnmulcs.f16	s13, s28, s3	; <UNPREDICTABLE>
  5c:	6e750063 	cdpvs	0, 7, cr0, cr5, cr3, {3}
  60:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  64:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  68:	6400746e 	strvs	r7, [r0], #-1134	; 0xfffffb92
  6c:	79616c65 	stmdbvc	r1!, {r0, r2, r5, r6, sl, fp, sp, lr}^
  70:	69616d00 	stmdbvs	r1!, {r8, sl, fp, sp, lr}^
  74:	4e47006e 	cdpmi	0, 4, cr0, cr7, cr14, {3}
  78:	31432055 	qdaddcc	r2, r5, r3
  7c:	2e362031 	mrccs	0, 1, r2, cr6, cr1, {1}
  80:	20312e32 	eorscs	r2, r1, r2, lsr lr
  84:	36313032 			; <UNDEFINED> instruction: 0x36313032
  88:	36313031 			; <UNDEFINED> instruction: 0x36313031
  8c:	616d2d20 	cmnvs	sp, r0, lsr #26
  90:	3d686372 	stclcc	3, cr6, [r8, #-456]!	; 0xfffffe38
  94:	766d7261 	strbtvc	r7, [sp], -r1, ror #4
  98:	20612d37 	rsbcs	r2, r1, r7, lsr sp
  9c:	75746d2d 	ldrbvc	r6, [r4, #-3373]!	; 0xfffff2d3
  a0:	633d656e 	teqvs	sp, #461373440	; 0x1b800000
  a4:	6574726f 	ldrbvs	r7, [r4, #-623]!	; 0xfffffd91
  a8:	39612d78 	stmdbcc	r1!, {r3, r4, r5, r6, r8, sl, fp, sp}^
  ac:	666d2d20 	strbtvs	r2, [sp], -r0, lsr #26
  b0:	74616f6c 	strbtvc	r6, [r1], #-3948	; 0xfffff094
  b4:	6962612d 	stmdbvs	r2!, {r0, r2, r3, r5, r8, sp, lr}^
  b8:	7261683d 	rsbvc	r6, r1, #3997696	; 0x3d0000
  bc:	6d2d2064 	stcvs	0, cr2, [sp, #-400]!	; 0xfffffe70
  c0:	3d757066 	ldclcc	0, cr7, [r5, #-408]!	; 0xfffffe68
  c4:	76706676 			; <UNDEFINED> instruction: 0x76706676
  c8:	31642d33 	cmncc	r4, r3, lsr sp
  cc:	6d2d2036 	stcvs	0, cr2, [sp, #-216]!	; 0xffffff28
  d0:	6d756874 	ldclvs	8, cr6, [r5, #-464]!	; 0xfffffe30
  d4:	6d2d2062 	stcvs	0, cr2, [sp, #-392]!	; 0xfffffe78
  d8:	2d736c74 	ldclcs	12, cr6, [r3, #-464]!	; 0xfffffe30
  dc:	6c616964 			; <UNDEFINED> instruction: 0x6c616964
  e0:	3d746365 	ldclcc	3, cr6, [r4, #-404]!	; 0xfffffe6c
  e4:	20756e67 	rsbscs	r6, r5, r7, ror #28
  e8:	Address 0x000000e8 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000024 	andeq	r0, r0, r4, lsr #32
  14:	00000000 	andeq	r0, r0, r0
  18:	8010000c 	andshi	r0, r0, ip
  1c:	00000020 	andeq	r0, r0, r0, lsr #32
  20:	87040e41 	strhi	r0, [r4, -r1, asr #28]
  24:	100e4101 	andne	r4, lr, r1, lsl #2
  28:	49070d41 	stmdbmi	r7, {r0, r6, r8, sl, fp}
  2c:	0d41040e 	cfstrdeq	mvd0, [r1, #-56]	; 0xffffffc8
  30:	0ec7420d 	cdpeq	2, 12, cr4, cr7, cr13, {0}
  34:	00000000 	andeq	r0, r0, r0
  38:	0000001c 	andeq	r0, r0, ip, lsl r0
  3c:	00000000 	andeq	r0, r0, r0
  40:	8010002c 	andshi	r0, r0, ip, lsr #32
  44:	0000006c 	andeq	r0, r0, ip, rrx
  48:	87080e41 	strhi	r0, [r8, -r1, asr #28]
  4c:	41018e02 	tstmi	r1, r2, lsl #28
  50:	0d41100e 	stcleq	0, cr1, [r1, #-56]	; 0xffffffc8
  54:	00000007 	andeq	r0, r0, r7
