{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1683068308734 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683068308735 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May  2 16:58:28 2023 " "Processing started: Tue May  2 16:58:28 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683068308735 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683068308735 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683068308735 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1683068308844 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1683068308844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/rick/Escritorio/Examen_Monociclo/FullAdder/FullAdder.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/rick/Escritorio/Examen_Monociclo/FullAdder/FullAdder.v" { { "Info" "ISGN_ENTITY_NAME" "1 FullAdder " "Found entity 1: FullAdder" {  } { { "../FullAdder/FullAdder.v" "" { Text "/home/rick/Escritorio/Examen_Monociclo/FullAdder/FullAdder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683068314222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683068314222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/rick/Escritorio/Examen_Monociclo/FullAdderN/FullAdderN.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/rick/Escritorio/Examen_Monociclo/FullAdderN/FullAdderN.v" { { "Info" "ISGN_ENTITY_NAME" "1 FullAdderN " "Found entity 1: FullAdderN" {  } { { "../FullAdderN/FullAdderN.v" "" { Text "/home/rick/Escritorio/Examen_Monociclo/FullAdderN/FullAdderN.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683068314222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683068314222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU.v 1 1 " "Found 1 design units, including 1 entities, in source file ALU.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "/home/rick/Escritorio/Examen_Monociclo/ALU/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683068314223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683068314223 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/rick/Escritorio/Examen_Monociclo/ALU/FullAdder.v /home/rick/Escritorio/Examen_Monociclo/FullAdder/FullAdder.v " "File \"/home/rick/Escritorio/Examen_Monociclo/ALU/FullAdder.v\" is a duplicate of already analyzed file \"/home/rick/Escritorio/Examen_Monociclo/FullAdder/FullAdder.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1683068314223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FullAdder.v 0 0 " "Found 0 design units, including 0 entities, in source file FullAdder.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683068314223 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/rick/Escritorio/Examen_Monociclo/ALU/FullAdderN.v /home/rick/Escritorio/Examen_Monociclo/FullAdderN/FullAdderN.v " "File \"/home/rick/Escritorio/Examen_Monociclo/ALU/FullAdderN.v\" is a duplicate of already analyzed file \"/home/rick/Escritorio/Examen_Monociclo/FullAdderN/FullAdderN.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1683068314223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FullAdderN.v 0 0 " "Found 0 design units, including 0 entities, in source file FullAdderN.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683068314223 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c_o ALU.v(72) " "Verilog HDL Implicit Net warning at ALU.v(72): created implicit net for \"c_o\"" {  } { { "ALU.v" "" { Text "/home/rick/Escritorio/Examen_Monociclo/ALU/ALU.v" 72 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683068314223 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALU " "Elaborating entity \"ALU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1683068314252 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "c_i ALU.v(17) " "Verilog HDL Always Construct warning at ALU.v(17): inferring latch(es) for variable \"c_i\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "/home/rick/Escritorio/Examen_Monociclo/ALU/ALU.v" 17 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683068314254 "|ALU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "op2_neg ALU.v(17) " "Verilog HDL Always Construct warning at ALU.v(17): inferring latch(es) for variable \"op2_neg\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "/home/rick/Escritorio/Examen_Monociclo/ALU/ALU.v" 17 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683068314254 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op2_neg\[0\] ALU.v(17) " "Inferred latch for \"op2_neg\[0\]\" at ALU.v(17)" {  } { { "ALU.v" "" { Text "/home/rick/Escritorio/Examen_Monociclo/ALU/ALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683068314256 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op2_neg\[1\] ALU.v(17) " "Inferred latch for \"op2_neg\[1\]\" at ALU.v(17)" {  } { { "ALU.v" "" { Text "/home/rick/Escritorio/Examen_Monociclo/ALU/ALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683068314256 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op2_neg\[2\] ALU.v(17) " "Inferred latch for \"op2_neg\[2\]\" at ALU.v(17)" {  } { { "ALU.v" "" { Text "/home/rick/Escritorio/Examen_Monociclo/ALU/ALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683068314256 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op2_neg\[3\] ALU.v(17) " "Inferred latch for \"op2_neg\[3\]\" at ALU.v(17)" {  } { { "ALU.v" "" { Text "/home/rick/Escritorio/Examen_Monociclo/ALU/ALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683068314256 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op2_neg\[4\] ALU.v(17) " "Inferred latch for \"op2_neg\[4\]\" at ALU.v(17)" {  } { { "ALU.v" "" { Text "/home/rick/Escritorio/Examen_Monociclo/ALU/ALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683068314256 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op2_neg\[5\] ALU.v(17) " "Inferred latch for \"op2_neg\[5\]\" at ALU.v(17)" {  } { { "ALU.v" "" { Text "/home/rick/Escritorio/Examen_Monociclo/ALU/ALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683068314256 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op2_neg\[6\] ALU.v(17) " "Inferred latch for \"op2_neg\[6\]\" at ALU.v(17)" {  } { { "ALU.v" "" { Text "/home/rick/Escritorio/Examen_Monociclo/ALU/ALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683068314256 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op2_neg\[7\] ALU.v(17) " "Inferred latch for \"op2_neg\[7\]\" at ALU.v(17)" {  } { { "ALU.v" "" { Text "/home/rick/Escritorio/Examen_Monociclo/ALU/ALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683068314256 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op2_neg\[8\] ALU.v(17) " "Inferred latch for \"op2_neg\[8\]\" at ALU.v(17)" {  } { { "ALU.v" "" { Text "/home/rick/Escritorio/Examen_Monociclo/ALU/ALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683068314256 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op2_neg\[9\] ALU.v(17) " "Inferred latch for \"op2_neg\[9\]\" at ALU.v(17)" {  } { { "ALU.v" "" { Text "/home/rick/Escritorio/Examen_Monociclo/ALU/ALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683068314256 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op2_neg\[10\] ALU.v(17) " "Inferred latch for \"op2_neg\[10\]\" at ALU.v(17)" {  } { { "ALU.v" "" { Text "/home/rick/Escritorio/Examen_Monociclo/ALU/ALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683068314256 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op2_neg\[11\] ALU.v(17) " "Inferred latch for \"op2_neg\[11\]\" at ALU.v(17)" {  } { { "ALU.v" "" { Text "/home/rick/Escritorio/Examen_Monociclo/ALU/ALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683068314256 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op2_neg\[12\] ALU.v(17) " "Inferred latch for \"op2_neg\[12\]\" at ALU.v(17)" {  } { { "ALU.v" "" { Text "/home/rick/Escritorio/Examen_Monociclo/ALU/ALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683068314256 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op2_neg\[13\] ALU.v(17) " "Inferred latch for \"op2_neg\[13\]\" at ALU.v(17)" {  } { { "ALU.v" "" { Text "/home/rick/Escritorio/Examen_Monociclo/ALU/ALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683068314256 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op2_neg\[14\] ALU.v(17) " "Inferred latch for \"op2_neg\[14\]\" at ALU.v(17)" {  } { { "ALU.v" "" { Text "/home/rick/Escritorio/Examen_Monociclo/ALU/ALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683068314256 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op2_neg\[15\] ALU.v(17) " "Inferred latch for \"op2_neg\[15\]\" at ALU.v(17)" {  } { { "ALU.v" "" { Text "/home/rick/Escritorio/Examen_Monociclo/ALU/ALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683068314256 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op2_neg\[16\] ALU.v(17) " "Inferred latch for \"op2_neg\[16\]\" at ALU.v(17)" {  } { { "ALU.v" "" { Text "/home/rick/Escritorio/Examen_Monociclo/ALU/ALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683068314256 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op2_neg\[17\] ALU.v(17) " "Inferred latch for \"op2_neg\[17\]\" at ALU.v(17)" {  } { { "ALU.v" "" { Text "/home/rick/Escritorio/Examen_Monociclo/ALU/ALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683068314257 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op2_neg\[18\] ALU.v(17) " "Inferred latch for \"op2_neg\[18\]\" at ALU.v(17)" {  } { { "ALU.v" "" { Text "/home/rick/Escritorio/Examen_Monociclo/ALU/ALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683068314257 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op2_neg\[19\] ALU.v(17) " "Inferred latch for \"op2_neg\[19\]\" at ALU.v(17)" {  } { { "ALU.v" "" { Text "/home/rick/Escritorio/Examen_Monociclo/ALU/ALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683068314257 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op2_neg\[20\] ALU.v(17) " "Inferred latch for \"op2_neg\[20\]\" at ALU.v(17)" {  } { { "ALU.v" "" { Text "/home/rick/Escritorio/Examen_Monociclo/ALU/ALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683068314257 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op2_neg\[21\] ALU.v(17) " "Inferred latch for \"op2_neg\[21\]\" at ALU.v(17)" {  } { { "ALU.v" "" { Text "/home/rick/Escritorio/Examen_Monociclo/ALU/ALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683068314257 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op2_neg\[22\] ALU.v(17) " "Inferred latch for \"op2_neg\[22\]\" at ALU.v(17)" {  } { { "ALU.v" "" { Text "/home/rick/Escritorio/Examen_Monociclo/ALU/ALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683068314257 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op2_neg\[23\] ALU.v(17) " "Inferred latch for \"op2_neg\[23\]\" at ALU.v(17)" {  } { { "ALU.v" "" { Text "/home/rick/Escritorio/Examen_Monociclo/ALU/ALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683068314257 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op2_neg\[24\] ALU.v(17) " "Inferred latch for \"op2_neg\[24\]\" at ALU.v(17)" {  } { { "ALU.v" "" { Text "/home/rick/Escritorio/Examen_Monociclo/ALU/ALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683068314257 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op2_neg\[25\] ALU.v(17) " "Inferred latch for \"op2_neg\[25\]\" at ALU.v(17)" {  } { { "ALU.v" "" { Text "/home/rick/Escritorio/Examen_Monociclo/ALU/ALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683068314257 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op2_neg\[26\] ALU.v(17) " "Inferred latch for \"op2_neg\[26\]\" at ALU.v(17)" {  } { { "ALU.v" "" { Text "/home/rick/Escritorio/Examen_Monociclo/ALU/ALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683068314257 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op2_neg\[27\] ALU.v(17) " "Inferred latch for \"op2_neg\[27\]\" at ALU.v(17)" {  } { { "ALU.v" "" { Text "/home/rick/Escritorio/Examen_Monociclo/ALU/ALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683068314257 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op2_neg\[28\] ALU.v(17) " "Inferred latch for \"op2_neg\[28\]\" at ALU.v(17)" {  } { { "ALU.v" "" { Text "/home/rick/Escritorio/Examen_Monociclo/ALU/ALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683068314257 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op2_neg\[29\] ALU.v(17) " "Inferred latch for \"op2_neg\[29\]\" at ALU.v(17)" {  } { { "ALU.v" "" { Text "/home/rick/Escritorio/Examen_Monociclo/ALU/ALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683068314257 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op2_neg\[30\] ALU.v(17) " "Inferred latch for \"op2_neg\[30\]\" at ALU.v(17)" {  } { { "ALU.v" "" { Text "/home/rick/Escritorio/Examen_Monociclo/ALU/ALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683068314257 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op2_neg\[31\] ALU.v(17) " "Inferred latch for \"op2_neg\[31\]\" at ALU.v(17)" {  } { { "ALU.v" "" { Text "/home/rick/Escritorio/Examen_Monociclo/ALU/ALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683068314257 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op2_neg\[32\] ALU.v(17) " "Inferred latch for \"op2_neg\[32\]\" at ALU.v(17)" {  } { { "ALU.v" "" { Text "/home/rick/Escritorio/Examen_Monociclo/ALU/ALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683068314257 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op2_neg\[33\] ALU.v(17) " "Inferred latch for \"op2_neg\[33\]\" at ALU.v(17)" {  } { { "ALU.v" "" { Text "/home/rick/Escritorio/Examen_Monociclo/ALU/ALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683068314257 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op2_neg\[34\] ALU.v(17) " "Inferred latch for \"op2_neg\[34\]\" at ALU.v(17)" {  } { { "ALU.v" "" { Text "/home/rick/Escritorio/Examen_Monociclo/ALU/ALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683068314257 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op2_neg\[35\] ALU.v(17) " "Inferred latch for \"op2_neg\[35\]\" at ALU.v(17)" {  } { { "ALU.v" "" { Text "/home/rick/Escritorio/Examen_Monociclo/ALU/ALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683068314257 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op2_neg\[36\] ALU.v(17) " "Inferred latch for \"op2_neg\[36\]\" at ALU.v(17)" {  } { { "ALU.v" "" { Text "/home/rick/Escritorio/Examen_Monociclo/ALU/ALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683068314258 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op2_neg\[37\] ALU.v(17) " "Inferred latch for \"op2_neg\[37\]\" at ALU.v(17)" {  } { { "ALU.v" "" { Text "/home/rick/Escritorio/Examen_Monociclo/ALU/ALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683068314258 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op2_neg\[38\] ALU.v(17) " "Inferred latch for \"op2_neg\[38\]\" at ALU.v(17)" {  } { { "ALU.v" "" { Text "/home/rick/Escritorio/Examen_Monociclo/ALU/ALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683068314258 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op2_neg\[39\] ALU.v(17) " "Inferred latch for \"op2_neg\[39\]\" at ALU.v(17)" {  } { { "ALU.v" "" { Text "/home/rick/Escritorio/Examen_Monociclo/ALU/ALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683068314258 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op2_neg\[40\] ALU.v(17) " "Inferred latch for \"op2_neg\[40\]\" at ALU.v(17)" {  } { { "ALU.v" "" { Text "/home/rick/Escritorio/Examen_Monociclo/ALU/ALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683068314258 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op2_neg\[41\] ALU.v(17) " "Inferred latch for \"op2_neg\[41\]\" at ALU.v(17)" {  } { { "ALU.v" "" { Text "/home/rick/Escritorio/Examen_Monociclo/ALU/ALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683068314258 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op2_neg\[42\] ALU.v(17) " "Inferred latch for \"op2_neg\[42\]\" at ALU.v(17)" {  } { { "ALU.v" "" { Text "/home/rick/Escritorio/Examen_Monociclo/ALU/ALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683068314258 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op2_neg\[43\] ALU.v(17) " "Inferred latch for \"op2_neg\[43\]\" at ALU.v(17)" {  } { { "ALU.v" "" { Text "/home/rick/Escritorio/Examen_Monociclo/ALU/ALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683068314258 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op2_neg\[44\] ALU.v(17) " "Inferred latch for \"op2_neg\[44\]\" at ALU.v(17)" {  } { { "ALU.v" "" { Text "/home/rick/Escritorio/Examen_Monociclo/ALU/ALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683068314258 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op2_neg\[45\] ALU.v(17) " "Inferred latch for \"op2_neg\[45\]\" at ALU.v(17)" {  } { { "ALU.v" "" { Text "/home/rick/Escritorio/Examen_Monociclo/ALU/ALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683068314258 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op2_neg\[46\] ALU.v(17) " "Inferred latch for \"op2_neg\[46\]\" at ALU.v(17)" {  } { { "ALU.v" "" { Text "/home/rick/Escritorio/Examen_Monociclo/ALU/ALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683068314258 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op2_neg\[47\] ALU.v(17) " "Inferred latch for \"op2_neg\[47\]\" at ALU.v(17)" {  } { { "ALU.v" "" { Text "/home/rick/Escritorio/Examen_Monociclo/ALU/ALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683068314258 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op2_neg\[48\] ALU.v(17) " "Inferred latch for \"op2_neg\[48\]\" at ALU.v(17)" {  } { { "ALU.v" "" { Text "/home/rick/Escritorio/Examen_Monociclo/ALU/ALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683068314258 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op2_neg\[49\] ALU.v(17) " "Inferred latch for \"op2_neg\[49\]\" at ALU.v(17)" {  } { { "ALU.v" "" { Text "/home/rick/Escritorio/Examen_Monociclo/ALU/ALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683068314258 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op2_neg\[50\] ALU.v(17) " "Inferred latch for \"op2_neg\[50\]\" at ALU.v(17)" {  } { { "ALU.v" "" { Text "/home/rick/Escritorio/Examen_Monociclo/ALU/ALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683068314258 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op2_neg\[51\] ALU.v(17) " "Inferred latch for \"op2_neg\[51\]\" at ALU.v(17)" {  } { { "ALU.v" "" { Text "/home/rick/Escritorio/Examen_Monociclo/ALU/ALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683068314258 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op2_neg\[52\] ALU.v(17) " "Inferred latch for \"op2_neg\[52\]\" at ALU.v(17)" {  } { { "ALU.v" "" { Text "/home/rick/Escritorio/Examen_Monociclo/ALU/ALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683068314258 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op2_neg\[53\] ALU.v(17) " "Inferred latch for \"op2_neg\[53\]\" at ALU.v(17)" {  } { { "ALU.v" "" { Text "/home/rick/Escritorio/Examen_Monociclo/ALU/ALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683068314258 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op2_neg\[54\] ALU.v(17) " "Inferred latch for \"op2_neg\[54\]\" at ALU.v(17)" {  } { { "ALU.v" "" { Text "/home/rick/Escritorio/Examen_Monociclo/ALU/ALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683068314258 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op2_neg\[55\] ALU.v(17) " "Inferred latch for \"op2_neg\[55\]\" at ALU.v(17)" {  } { { "ALU.v" "" { Text "/home/rick/Escritorio/Examen_Monociclo/ALU/ALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683068314258 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op2_neg\[56\] ALU.v(17) " "Inferred latch for \"op2_neg\[56\]\" at ALU.v(17)" {  } { { "ALU.v" "" { Text "/home/rick/Escritorio/Examen_Monociclo/ALU/ALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683068314258 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op2_neg\[57\] ALU.v(17) " "Inferred latch for \"op2_neg\[57\]\" at ALU.v(17)" {  } { { "ALU.v" "" { Text "/home/rick/Escritorio/Examen_Monociclo/ALU/ALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683068314258 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op2_neg\[58\] ALU.v(17) " "Inferred latch for \"op2_neg\[58\]\" at ALU.v(17)" {  } { { "ALU.v" "" { Text "/home/rick/Escritorio/Examen_Monociclo/ALU/ALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683068314258 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op2_neg\[59\] ALU.v(17) " "Inferred latch for \"op2_neg\[59\]\" at ALU.v(17)" {  } { { "ALU.v" "" { Text "/home/rick/Escritorio/Examen_Monociclo/ALU/ALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683068314258 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op2_neg\[60\] ALU.v(17) " "Inferred latch for \"op2_neg\[60\]\" at ALU.v(17)" {  } { { "ALU.v" "" { Text "/home/rick/Escritorio/Examen_Monociclo/ALU/ALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683068314258 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op2_neg\[61\] ALU.v(17) " "Inferred latch for \"op2_neg\[61\]\" at ALU.v(17)" {  } { { "ALU.v" "" { Text "/home/rick/Escritorio/Examen_Monociclo/ALU/ALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683068314258 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op2_neg\[62\] ALU.v(17) " "Inferred latch for \"op2_neg\[62\]\" at ALU.v(17)" {  } { { "ALU.v" "" { Text "/home/rick/Escritorio/Examen_Monociclo/ALU/ALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683068314259 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op2_neg\[63\] ALU.v(17) " "Inferred latch for \"op2_neg\[63\]\" at ALU.v(17)" {  } { { "ALU.v" "" { Text "/home/rick/Escritorio/Examen_Monociclo/ALU/ALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683068314259 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_i ALU.v(17) " "Inferred latch for \"c_i\" at ALU.v(17)" {  } { { "ALU.v" "" { Text "/home/rick/Escritorio/Examen_Monociclo/ALU/ALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683068314259 "|ALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FullAdderN FullAdderN:sumres " "Elaborating entity \"FullAdderN\" for hierarchy \"FullAdderN:sumres\"" {  } { { "ALU.v" "sumres" { Text "/home/rick/Escritorio/Examen_Monociclo/ALU/ALU.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683068314271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FullAdder FullAdderN:sumres\|FullAdder:genfor\[0\].Adder " "Elaborating entity \"FullAdder\" for hierarchy \"FullAdderN:sumres\|FullAdder:genfor\[0\].Adder\"" {  } { { "../FullAdderN/FullAdderN.v" "genfor\[0\].Adder" { Text "/home/rick/Escritorio/Examen_Monociclo/FullAdderN/FullAdderN.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683068314281 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "op2_neg\[0\] " "Latch op2_neg\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ope_i\[0\] " "Ports D and ENA on the latch are fed by the same signal ope_i\[0\]" {  } { { "ALU.v" "" { Text "/home/rick/Escritorio/Examen_Monociclo/ALU/ALU.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683068314884 ""}  } { { "ALU.v" "" { Text "/home/rick/Escritorio/Examen_Monociclo/ALU/ALU.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683068314884 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "c_i " "Latch c_i has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ope_i\[0\] " "Ports D and ENA on the latch are fed by the same signal ope_i\[0\]" {  } { { "ALU.v" "" { Text "/home/rick/Escritorio/Examen_Monociclo/ALU/ALU.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683068314884 ""}  } { { "ALU.v" "" { Text "/home/rick/Escritorio/Examen_Monociclo/ALU/ALU.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683068314884 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "op2_neg\[1\] " "Latch op2_neg\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ope_i\[0\] " "Ports D and ENA on the latch are fed by the same signal ope_i\[0\]" {  } { { "ALU.v" "" { Text "/home/rick/Escritorio/Examen_Monociclo/ALU/ALU.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683068314884 ""}  } { { "ALU.v" "" { Text "/home/rick/Escritorio/Examen_Monociclo/ALU/ALU.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683068314884 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "op2_neg\[2\] " "Latch op2_neg\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ope_i\[0\] " "Ports D and ENA on the latch are fed by the same signal ope_i\[0\]" {  } { { "ALU.v" "" { Text "/home/rick/Escritorio/Examen_Monociclo/ALU/ALU.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683068314884 ""}  } { { "ALU.v" "" { Text "/home/rick/Escritorio/Examen_Monociclo/ALU/ALU.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683068314884 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "op2_neg\[3\] " "Latch op2_neg\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ope_i\[0\] " "Ports D and ENA on the latch are fed by the same signal ope_i\[0\]" {  } { { "ALU.v" "" { Text "/home/rick/Escritorio/Examen_Monociclo/ALU/ALU.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683068314884 ""}  } { { "ALU.v" "" { Text "/home/rick/Escritorio/Examen_Monociclo/ALU/ALU.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683068314884 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "op2_neg\[4\] " "Latch op2_neg\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ope_i\[0\] " "Ports D and ENA on the latch are fed by the same signal ope_i\[0\]" {  } { { "ALU.v" "" { Text "/home/rick/Escritorio/Examen_Monociclo/ALU/ALU.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683068314884 ""}  } { { "ALU.v" "" { Text "/home/rick/Escritorio/Examen_Monociclo/ALU/ALU.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683068314884 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "op2_neg\[5\] " "Latch op2_neg\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ope_i\[0\] " "Ports D and ENA on the latch are fed by the same signal ope_i\[0\]" {  } { { "ALU.v" "" { Text "/home/rick/Escritorio/Examen_Monociclo/ALU/ALU.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683068314884 ""}  } { { "ALU.v" "" { Text "/home/rick/Escritorio/Examen_Monociclo/ALU/ALU.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683068314884 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "op2_neg\[6\] " "Latch op2_neg\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ope_i\[0\] " "Ports D and ENA on the latch are fed by the same signal ope_i\[0\]" {  } { { "ALU.v" "" { Text "/home/rick/Escritorio/Examen_Monociclo/ALU/ALU.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683068314884 ""}  } { { "ALU.v" "" { Text "/home/rick/Escritorio/Examen_Monociclo/ALU/ALU.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683068314884 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "op2_neg\[7\] " "Latch op2_neg\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ope_i\[0\] " "Ports D and ENA on the latch are fed by the same signal ope_i\[0\]" {  } { { "ALU.v" "" { Text "/home/rick/Escritorio/Examen_Monociclo/ALU/ALU.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683068314884 ""}  } { { "ALU.v" "" { Text "/home/rick/Escritorio/Examen_Monociclo/ALU/ALU.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683068314884 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "op2_neg\[8\] " "Latch op2_neg\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ope_i\[0\] " "Ports D and ENA on the latch are fed by the same signal ope_i\[0\]" {  } { { "ALU.v" "" { Text "/home/rick/Escritorio/Examen_Monociclo/ALU/ALU.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683068314884 ""}  } { { "ALU.v" "" { Text "/home/rick/Escritorio/Examen_Monociclo/ALU/ALU.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683068314884 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "op2_neg\[9\] " "Latch op2_neg\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ope_i\[0\] " "Ports D and ENA on the latch are fed by the same signal ope_i\[0\]" {  } { { "ALU.v" "" { Text "/home/rick/Escritorio/Examen_Monociclo/ALU/ALU.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683068314884 ""}  } { { "ALU.v" "" { Text "/home/rick/Escritorio/Examen_Monociclo/ALU/ALU.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683068314884 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "op2_neg\[10\] " "Latch op2_neg\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ope_i\[0\] " "Ports D and ENA on the latch are fed by the same signal ope_i\[0\]" {  } { { "ALU.v" "" { Text "/home/rick/Escritorio/Examen_Monociclo/ALU/ALU.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683068314885 ""}  } { { "ALU.v" "" { Text "/home/rick/Escritorio/Examen_Monociclo/ALU/ALU.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683068314885 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "op2_neg\[11\] " "Latch op2_neg\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ope_i\[0\] " "Ports D and ENA on the latch are fed by the same signal ope_i\[0\]" {  } { { "ALU.v" "" { Text "/home/rick/Escritorio/Examen_Monociclo/ALU/ALU.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683068314885 ""}  } { { "ALU.v" "" { Text "/home/rick/Escritorio/Examen_Monociclo/ALU/ALU.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683068314885 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "op2_neg\[12\] " "Latch op2_neg\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ope_i\[0\] " "Ports D and ENA on the latch are fed by the same signal ope_i\[0\]" {  } { { "ALU.v" "" { Text "/home/rick/Escritorio/Examen_Monociclo/ALU/ALU.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683068314885 ""}  } { { "ALU.v" "" { Text "/home/rick/Escritorio/Examen_Monociclo/ALU/ALU.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683068314885 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "op2_neg\[13\] " "Latch op2_neg\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ope_i\[0\] " "Ports D and ENA on the latch are fed by the same signal ope_i\[0\]" {  } { { "ALU.v" "" { Text "/home/rick/Escritorio/Examen_Monociclo/ALU/ALU.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683068314885 ""}  } { { "ALU.v" "" { Text "/home/rick/Escritorio/Examen_Monociclo/ALU/ALU.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683068314885 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "op2_neg\[14\] " "Latch op2_neg\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ope_i\[0\] " "Ports D and ENA on the latch are fed by the same signal ope_i\[0\]" {  } { { "ALU.v" "" { Text "/home/rick/Escritorio/Examen_Monociclo/ALU/ALU.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683068314885 ""}  } { { "ALU.v" "" { Text "/home/rick/Escritorio/Examen_Monociclo/ALU/ALU.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683068314885 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "op2_neg\[15\] " "Latch op2_neg\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ope_i\[0\] " "Ports D and ENA on the latch are fed by the same signal ope_i\[0\]" {  } { { "ALU.v" "" { Text "/home/rick/Escritorio/Examen_Monociclo/ALU/ALU.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683068314885 ""}  } { { "ALU.v" "" { Text "/home/rick/Escritorio/Examen_Monociclo/ALU/ALU.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683068314885 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "op2_neg\[16\] " "Latch op2_neg\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ope_i\[0\] " "Ports D and ENA on the latch are fed by the same signal ope_i\[0\]" {  } { { "ALU.v" "" { Text "/home/rick/Escritorio/Examen_Monociclo/ALU/ALU.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683068314885 ""}  } { { "ALU.v" "" { Text "/home/rick/Escritorio/Examen_Monociclo/ALU/ALU.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683068314885 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "op2_neg\[17\] " "Latch op2_neg\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ope_i\[0\] " "Ports D and ENA on the latch are fed by the same signal ope_i\[0\]" {  } { { "ALU.v" "" { Text "/home/rick/Escritorio/Examen_Monociclo/ALU/ALU.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683068314885 ""}  } { { "ALU.v" "" { Text "/home/rick/Escritorio/Examen_Monociclo/ALU/ALU.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683068314885 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "op2_neg\[18\] " "Latch op2_neg\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ope_i\[0\] " "Ports D and ENA on the latch are fed by the same signal ope_i\[0\]" {  } { { "ALU.v" "" { Text "/home/rick/Escritorio/Examen_Monociclo/ALU/ALU.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683068314885 ""}  } { { "ALU.v" "" { Text "/home/rick/Escritorio/Examen_Monociclo/ALU/ALU.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683068314885 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "op2_neg\[19\] " "Latch op2_neg\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ope_i\[0\] " "Ports D and ENA on the latch are fed by the same signal ope_i\[0\]" {  } { { "ALU.v" "" { Text "/home/rick/Escritorio/Examen_Monociclo/ALU/ALU.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683068314885 ""}  } { { "ALU.v" "" { Text "/home/rick/Escritorio/Examen_Monociclo/ALU/ALU.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683068314885 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "op2_neg\[20\] " "Latch op2_neg\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ope_i\[0\] " "Ports D and ENA on the latch are fed by the same signal ope_i\[0\]" {  } { { "ALU.v" "" { Text "/home/rick/Escritorio/Examen_Monociclo/ALU/ALU.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683068314885 ""}  } { { "ALU.v" "" { Text "/home/rick/Escritorio/Examen_Monociclo/ALU/ALU.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683068314885 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "op2_neg\[21\] " "Latch op2_neg\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ope_i\[0\] " "Ports D and ENA on the latch are fed by the same signal ope_i\[0\]" {  } { { "ALU.v" "" { Text "/home/rick/Escritorio/Examen_Monociclo/ALU/ALU.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683068314885 ""}  } { { "ALU.v" "" { Text "/home/rick/Escritorio/Examen_Monociclo/ALU/ALU.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683068314885 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "op2_neg\[22\] " "Latch op2_neg\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ope_i\[0\] " "Ports D and ENA on the latch are fed by the same signal ope_i\[0\]" {  } { { "ALU.v" "" { Text "/home/rick/Escritorio/Examen_Monociclo/ALU/ALU.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683068314885 ""}  } { { "ALU.v" "" { Text "/home/rick/Escritorio/Examen_Monociclo/ALU/ALU.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683068314885 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "op2_neg\[23\] " "Latch op2_neg\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ope_i\[0\] " "Ports D and ENA on the latch are fed by the same signal ope_i\[0\]" {  } { { "ALU.v" "" { Text "/home/rick/Escritorio/Examen_Monociclo/ALU/ALU.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683068314885 ""}  } { { "ALU.v" "" { Text "/home/rick/Escritorio/Examen_Monociclo/ALU/ALU.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683068314885 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "op2_neg\[24\] " "Latch op2_neg\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ope_i\[0\] " "Ports D and ENA on the latch are fed by the same signal ope_i\[0\]" {  } { { "ALU.v" "" { Text "/home/rick/Escritorio/Examen_Monociclo/ALU/ALU.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683068314885 ""}  } { { "ALU.v" "" { Text "/home/rick/Escritorio/Examen_Monociclo/ALU/ALU.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683068314885 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "op2_neg\[25\] " "Latch op2_neg\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ope_i\[0\] " "Ports D and ENA on the latch are fed by the same signal ope_i\[0\]" {  } { { "ALU.v" "" { Text "/home/rick/Escritorio/Examen_Monociclo/ALU/ALU.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683068314886 ""}  } { { "ALU.v" "" { Text "/home/rick/Escritorio/Examen_Monociclo/ALU/ALU.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683068314886 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "op2_neg\[26\] " "Latch op2_neg\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ope_i\[0\] " "Ports D and ENA on the latch are fed by the same signal ope_i\[0\]" {  } { { "ALU.v" "" { Text "/home/rick/Escritorio/Examen_Monociclo/ALU/ALU.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683068314886 ""}  } { { "ALU.v" "" { Text "/home/rick/Escritorio/Examen_Monociclo/ALU/ALU.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683068314886 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "op2_neg\[27\] " "Latch op2_neg\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ope_i\[0\] " "Ports D and ENA on the latch are fed by the same signal ope_i\[0\]" {  } { { "ALU.v" "" { Text "/home/rick/Escritorio/Examen_Monociclo/ALU/ALU.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683068314886 ""}  } { { "ALU.v" "" { Text "/home/rick/Escritorio/Examen_Monociclo/ALU/ALU.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683068314886 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "op2_neg\[28\] " "Latch op2_neg\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ope_i\[0\] " "Ports D and ENA on the latch are fed by the same signal ope_i\[0\]" {  } { { "ALU.v" "" { Text "/home/rick/Escritorio/Examen_Monociclo/ALU/ALU.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683068314886 ""}  } { { "ALU.v" "" { Text "/home/rick/Escritorio/Examen_Monociclo/ALU/ALU.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683068314886 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "op2_neg\[29\] " "Latch op2_neg\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ope_i\[0\] " "Ports D and ENA on the latch are fed by the same signal ope_i\[0\]" {  } { { "ALU.v" "" { Text "/home/rick/Escritorio/Examen_Monociclo/ALU/ALU.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683068314886 ""}  } { { "ALU.v" "" { Text "/home/rick/Escritorio/Examen_Monociclo/ALU/ALU.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683068314886 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "op2_neg\[30\] " "Latch op2_neg\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ope_i\[0\] " "Ports D and ENA on the latch are fed by the same signal ope_i\[0\]" {  } { { "ALU.v" "" { Text "/home/rick/Escritorio/Examen_Monociclo/ALU/ALU.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683068314886 ""}  } { { "ALU.v" "" { Text "/home/rick/Escritorio/Examen_Monociclo/ALU/ALU.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683068314886 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "op2_neg\[31\] " "Latch op2_neg\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ope_i\[0\] " "Ports D and ENA on the latch are fed by the same signal ope_i\[0\]" {  } { { "ALU.v" "" { Text "/home/rick/Escritorio/Examen_Monociclo/ALU/ALU.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683068314886 ""}  } { { "ALU.v" "" { Text "/home/rick/Escritorio/Examen_Monociclo/ALU/ALU.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683068314886 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "op2_neg\[32\] " "Latch op2_neg\[32\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ope_i\[0\] " "Ports D and ENA on the latch are fed by the same signal ope_i\[0\]" {  } { { "ALU.v" "" { Text "/home/rick/Escritorio/Examen_Monociclo/ALU/ALU.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683068314886 ""}  } { { "ALU.v" "" { Text "/home/rick/Escritorio/Examen_Monociclo/ALU/ALU.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683068314886 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "op2_neg\[33\] " "Latch op2_neg\[33\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ope_i\[0\] " "Ports D and ENA on the latch are fed by the same signal ope_i\[0\]" {  } { { "ALU.v" "" { Text "/home/rick/Escritorio/Examen_Monociclo/ALU/ALU.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683068314886 ""}  } { { "ALU.v" "" { Text "/home/rick/Escritorio/Examen_Monociclo/ALU/ALU.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683068314886 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "op2_neg\[34\] " "Latch op2_neg\[34\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ope_i\[0\] " "Ports D and ENA on the latch are fed by the same signal ope_i\[0\]" {  } { { "ALU.v" "" { Text "/home/rick/Escritorio/Examen_Monociclo/ALU/ALU.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683068314886 ""}  } { { "ALU.v" "" { Text "/home/rick/Escritorio/Examen_Monociclo/ALU/ALU.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683068314886 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "op2_neg\[35\] " "Latch op2_neg\[35\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ope_i\[0\] " "Ports D and ENA on the latch are fed by the same signal ope_i\[0\]" {  } { { "ALU.v" "" { Text "/home/rick/Escritorio/Examen_Monociclo/ALU/ALU.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683068314886 ""}  } { { "ALU.v" "" { Text "/home/rick/Escritorio/Examen_Monociclo/ALU/ALU.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683068314886 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "op2_neg\[36\] " "Latch op2_neg\[36\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ope_i\[0\] " "Ports D and ENA on the latch are fed by the same signal ope_i\[0\]" {  } { { "ALU.v" "" { Text "/home/rick/Escritorio/Examen_Monociclo/ALU/ALU.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683068314886 ""}  } { { "ALU.v" "" { Text "/home/rick/Escritorio/Examen_Monociclo/ALU/ALU.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683068314886 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "op2_neg\[37\] " "Latch op2_neg\[37\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ope_i\[0\] " "Ports D and ENA on the latch are fed by the same signal ope_i\[0\]" {  } { { "ALU.v" "" { Text "/home/rick/Escritorio/Examen_Monociclo/ALU/ALU.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683068314886 ""}  } { { "ALU.v" "" { Text "/home/rick/Escritorio/Examen_Monociclo/ALU/ALU.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683068314886 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "op2_neg\[38\] " "Latch op2_neg\[38\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ope_i\[0\] " "Ports D and ENA on the latch are fed by the same signal ope_i\[0\]" {  } { { "ALU.v" "" { Text "/home/rick/Escritorio/Examen_Monociclo/ALU/ALU.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683068314886 ""}  } { { "ALU.v" "" { Text "/home/rick/Escritorio/Examen_Monociclo/ALU/ALU.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683068314886 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "op2_neg\[39\] " "Latch op2_neg\[39\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ope_i\[0\] " "Ports D and ENA on the latch are fed by the same signal ope_i\[0\]" {  } { { "ALU.v" "" { Text "/home/rick/Escritorio/Examen_Monociclo/ALU/ALU.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683068314886 ""}  } { { "ALU.v" "" { Text "/home/rick/Escritorio/Examen_Monociclo/ALU/ALU.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683068314886 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "op2_neg\[40\] " "Latch op2_neg\[40\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ope_i\[0\] " "Ports D and ENA on the latch are fed by the same signal ope_i\[0\]" {  } { { "ALU.v" "" { Text "/home/rick/Escritorio/Examen_Monociclo/ALU/ALU.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683068314886 ""}  } { { "ALU.v" "" { Text "/home/rick/Escritorio/Examen_Monociclo/ALU/ALU.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683068314886 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "op2_neg\[41\] " "Latch op2_neg\[41\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ope_i\[0\] " "Ports D and ENA on the latch are fed by the same signal ope_i\[0\]" {  } { { "ALU.v" "" { Text "/home/rick/Escritorio/Examen_Monociclo/ALU/ALU.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683068314886 ""}  } { { "ALU.v" "" { Text "/home/rick/Escritorio/Examen_Monociclo/ALU/ALU.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683068314886 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "op2_neg\[42\] " "Latch op2_neg\[42\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ope_i\[0\] " "Ports D and ENA on the latch are fed by the same signal ope_i\[0\]" {  } { { "ALU.v" "" { Text "/home/rick/Escritorio/Examen_Monociclo/ALU/ALU.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683068314886 ""}  } { { "ALU.v" "" { Text "/home/rick/Escritorio/Examen_Monociclo/ALU/ALU.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683068314886 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "op2_neg\[43\] " "Latch op2_neg\[43\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ope_i\[0\] " "Ports D and ENA on the latch are fed by the same signal ope_i\[0\]" {  } { { "ALU.v" "" { Text "/home/rick/Escritorio/Examen_Monociclo/ALU/ALU.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683068314886 ""}  } { { "ALU.v" "" { Text "/home/rick/Escritorio/Examen_Monociclo/ALU/ALU.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683068314886 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "op2_neg\[44\] " "Latch op2_neg\[44\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ope_i\[0\] " "Ports D and ENA on the latch are fed by the same signal ope_i\[0\]" {  } { { "ALU.v" "" { Text "/home/rick/Escritorio/Examen_Monociclo/ALU/ALU.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683068314886 ""}  } { { "ALU.v" "" { Text "/home/rick/Escritorio/Examen_Monociclo/ALU/ALU.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683068314886 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "op2_neg\[45\] " "Latch op2_neg\[45\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ope_i\[0\] " "Ports D and ENA on the latch are fed by the same signal ope_i\[0\]" {  } { { "ALU.v" "" { Text "/home/rick/Escritorio/Examen_Monociclo/ALU/ALU.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683068314886 ""}  } { { "ALU.v" "" { Text "/home/rick/Escritorio/Examen_Monociclo/ALU/ALU.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683068314886 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "op2_neg\[46\] " "Latch op2_neg\[46\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ope_i\[0\] " "Ports D and ENA on the latch are fed by the same signal ope_i\[0\]" {  } { { "ALU.v" "" { Text "/home/rick/Escritorio/Examen_Monociclo/ALU/ALU.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683068314886 ""}  } { { "ALU.v" "" { Text "/home/rick/Escritorio/Examen_Monociclo/ALU/ALU.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683068314886 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "op2_neg\[47\] " "Latch op2_neg\[47\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ope_i\[0\] " "Ports D and ENA on the latch are fed by the same signal ope_i\[0\]" {  } { { "ALU.v" "" { Text "/home/rick/Escritorio/Examen_Monociclo/ALU/ALU.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683068314886 ""}  } { { "ALU.v" "" { Text "/home/rick/Escritorio/Examen_Monociclo/ALU/ALU.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683068314886 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "op2_neg\[48\] " "Latch op2_neg\[48\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ope_i\[0\] " "Ports D and ENA on the latch are fed by the same signal ope_i\[0\]" {  } { { "ALU.v" "" { Text "/home/rick/Escritorio/Examen_Monociclo/ALU/ALU.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683068314886 ""}  } { { "ALU.v" "" { Text "/home/rick/Escritorio/Examen_Monociclo/ALU/ALU.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683068314886 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "op2_neg\[49\] " "Latch op2_neg\[49\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ope_i\[0\] " "Ports D and ENA on the latch are fed by the same signal ope_i\[0\]" {  } { { "ALU.v" "" { Text "/home/rick/Escritorio/Examen_Monociclo/ALU/ALU.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683068314886 ""}  } { { "ALU.v" "" { Text "/home/rick/Escritorio/Examen_Monociclo/ALU/ALU.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683068314886 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "op2_neg\[50\] " "Latch op2_neg\[50\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ope_i\[0\] " "Ports D and ENA on the latch are fed by the same signal ope_i\[0\]" {  } { { "ALU.v" "" { Text "/home/rick/Escritorio/Examen_Monociclo/ALU/ALU.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683068314886 ""}  } { { "ALU.v" "" { Text "/home/rick/Escritorio/Examen_Monociclo/ALU/ALU.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683068314886 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "op2_neg\[51\] " "Latch op2_neg\[51\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ope_i\[0\] " "Ports D and ENA on the latch are fed by the same signal ope_i\[0\]" {  } { { "ALU.v" "" { Text "/home/rick/Escritorio/Examen_Monociclo/ALU/ALU.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683068314886 ""}  } { { "ALU.v" "" { Text "/home/rick/Escritorio/Examen_Monociclo/ALU/ALU.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683068314886 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "op2_neg\[52\] " "Latch op2_neg\[52\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ope_i\[0\] " "Ports D and ENA on the latch are fed by the same signal ope_i\[0\]" {  } { { "ALU.v" "" { Text "/home/rick/Escritorio/Examen_Monociclo/ALU/ALU.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683068314886 ""}  } { { "ALU.v" "" { Text "/home/rick/Escritorio/Examen_Monociclo/ALU/ALU.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683068314886 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "op2_neg\[53\] " "Latch op2_neg\[53\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ope_i\[0\] " "Ports D and ENA on the latch are fed by the same signal ope_i\[0\]" {  } { { "ALU.v" "" { Text "/home/rick/Escritorio/Examen_Monociclo/ALU/ALU.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683068314887 ""}  } { { "ALU.v" "" { Text "/home/rick/Escritorio/Examen_Monociclo/ALU/ALU.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683068314887 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "op2_neg\[54\] " "Latch op2_neg\[54\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ope_i\[0\] " "Ports D and ENA on the latch are fed by the same signal ope_i\[0\]" {  } { { "ALU.v" "" { Text "/home/rick/Escritorio/Examen_Monociclo/ALU/ALU.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683068314887 ""}  } { { "ALU.v" "" { Text "/home/rick/Escritorio/Examen_Monociclo/ALU/ALU.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683068314887 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "op2_neg\[55\] " "Latch op2_neg\[55\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ope_i\[0\] " "Ports D and ENA on the latch are fed by the same signal ope_i\[0\]" {  } { { "ALU.v" "" { Text "/home/rick/Escritorio/Examen_Monociclo/ALU/ALU.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683068314887 ""}  } { { "ALU.v" "" { Text "/home/rick/Escritorio/Examen_Monociclo/ALU/ALU.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683068314887 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "op2_neg\[56\] " "Latch op2_neg\[56\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ope_i\[0\] " "Ports D and ENA on the latch are fed by the same signal ope_i\[0\]" {  } { { "ALU.v" "" { Text "/home/rick/Escritorio/Examen_Monociclo/ALU/ALU.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683068314887 ""}  } { { "ALU.v" "" { Text "/home/rick/Escritorio/Examen_Monociclo/ALU/ALU.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683068314887 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "op2_neg\[57\] " "Latch op2_neg\[57\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ope_i\[0\] " "Ports D and ENA on the latch are fed by the same signal ope_i\[0\]" {  } { { "ALU.v" "" { Text "/home/rick/Escritorio/Examen_Monociclo/ALU/ALU.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683068314887 ""}  } { { "ALU.v" "" { Text "/home/rick/Escritorio/Examen_Monociclo/ALU/ALU.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683068314887 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "op2_neg\[58\] " "Latch op2_neg\[58\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ope_i\[0\] " "Ports D and ENA on the latch are fed by the same signal ope_i\[0\]" {  } { { "ALU.v" "" { Text "/home/rick/Escritorio/Examen_Monociclo/ALU/ALU.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683068314887 ""}  } { { "ALU.v" "" { Text "/home/rick/Escritorio/Examen_Monociclo/ALU/ALU.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683068314887 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "op2_neg\[59\] " "Latch op2_neg\[59\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ope_i\[0\] " "Ports D and ENA on the latch are fed by the same signal ope_i\[0\]" {  } { { "ALU.v" "" { Text "/home/rick/Escritorio/Examen_Monociclo/ALU/ALU.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683068314887 ""}  } { { "ALU.v" "" { Text "/home/rick/Escritorio/Examen_Monociclo/ALU/ALU.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683068314887 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "op2_neg\[60\] " "Latch op2_neg\[60\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ope_i\[0\] " "Ports D and ENA on the latch are fed by the same signal ope_i\[0\]" {  } { { "ALU.v" "" { Text "/home/rick/Escritorio/Examen_Monociclo/ALU/ALU.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683068314887 ""}  } { { "ALU.v" "" { Text "/home/rick/Escritorio/Examen_Monociclo/ALU/ALU.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683068314887 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "op2_neg\[61\] " "Latch op2_neg\[61\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ope_i\[0\] " "Ports D and ENA on the latch are fed by the same signal ope_i\[0\]" {  } { { "ALU.v" "" { Text "/home/rick/Escritorio/Examen_Monociclo/ALU/ALU.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683068314887 ""}  } { { "ALU.v" "" { Text "/home/rick/Escritorio/Examen_Monociclo/ALU/ALU.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683068314887 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "op2_neg\[62\] " "Latch op2_neg\[62\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ope_i\[0\] " "Ports D and ENA on the latch are fed by the same signal ope_i\[0\]" {  } { { "ALU.v" "" { Text "/home/rick/Escritorio/Examen_Monociclo/ALU/ALU.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683068314887 ""}  } { { "ALU.v" "" { Text "/home/rick/Escritorio/Examen_Monociclo/ALU/ALU.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683068314887 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "op2_neg\[63\] " "Latch op2_neg\[63\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ope_i\[0\] " "Ports D and ENA on the latch are fed by the same signal ope_i\[0\]" {  } { { "ALU.v" "" { Text "/home/rick/Escritorio/Examen_Monociclo/ALU/ALU.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683068314887 ""}  } { { "ALU.v" "" { Text "/home/rick/Escritorio/Examen_Monociclo/ALU/ALU.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683068314887 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1683068315605 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1683068317190 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683068317190 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1699 " "Implemented 1699 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "132 " "Implemented 132 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1683068317265 ""} { "Info" "ICUT_CUT_TM_OPINS" "64 " "Implemented 64 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1683068317265 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1503 " "Implemented 1503 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1683068317265 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1683068317265 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 134 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 134 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "410 " "Peak virtual memory: 410 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683068317274 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May  2 16:58:37 2023 " "Processing ended: Tue May  2 16:58:37 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683068317274 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683068317274 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683068317274 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1683068317274 ""}
