$date
	Sun Oct 23 00:57:05 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#144821
b10011 !
1"
#144822
b10011 &
b10011 %
1$
#144823
0"
#144826
b111010 &
b111010 %
#144830
b11101 &
b11101 %
#144834
b1011000 &
b1011000 %
#144838
b101100 &
b101100 %
#144842
b10110 &
b10110 %
#144846
b1011 &
b1011 %
#144850
b100010 &
b100010 %
#144854
b10001 &
b10001 %
#144858
b110100 &
b110100 %
#144862
b11010 &
b11010 %
#144866
b1101 &
b1101 %
#144870
b101000 &
b101000 %
#144874
b10100 &
b10100 %
#144878
b1010 &
b1010 %
#144882
b101 &
b101 %
#144886
b10000 &
b10000 %
#144890
b1000 &
b1000 %
#144894
b100 &
b100 %
#144898
b10 &
b10 %
#144902
b1 &
1#
b1 %
#144906
b0 &
b0 %
0#
0$
#1168410
b110 &
b110 %
1$
b110 !
1"
#1168411
0"
#1168414
b11 &
b11 %
#1168418
b1010 &
b1010 %
#1168422
b101 &
b101 %
#1168426
b10000 &
b10000 %
#1168430
b1000 &
b1000 %
#1168434
b100 &
b100 %
#1168438
b10 &
b10 %
#1168442
b1 &
b1 %
1#
#1168446
b0 &
0#
b0 %
0$
#2183821
1"
#2183822
b110 &
b110 %
1$
#2183823
0"
#2183826
b11 &
b11 %
#2183830
b1010 &
b1010 %
#2183834
b101 &
b101 %
#2183838
b10000 &
b10000 %
#2183842
b1000 &
b1000 %
#2183846
b100 &
b100 %
#2183850
b10 &
b10 %
#2183854
b1 &
1#
b1 %
#2183858
b0 &
b0 %
0#
0$
#4500012
