
P4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002324  080001ac  080001ac  000101ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000290  080024d0  080024d0  000124d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002760  08002760  00020018  2**0
                  CONTENTS
  4 .ARM          00000000  08002760  08002760  00020018  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002760  08002760  00020018  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002760  08002760  00012760  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002764  08002764  00012764  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000018  20000000  08002768  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000480  20000018  08002780  00020018  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000498  08002780  00020498  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020018  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000658e  00000000  00000000  00020048  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000016aa  00000000  00000000  000265d6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000006f0  00000000  00000000  00027c80  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000618  00000000  00000000  00028370  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002773f  00000000  00000000  00028988  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00008dd1  00000000  00000000  000500c7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000ee937  00000000  00000000  00058e98  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  001477cf  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001900  00000000  00000000  00147820  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001ac <__do_global_dtors_aux>:
 80001ac:	b510      	push	{r4, lr}
 80001ae:	4c05      	ldr	r4, [pc, #20]	; (80001c4 <__do_global_dtors_aux+0x18>)
 80001b0:	7823      	ldrb	r3, [r4, #0]
 80001b2:	b933      	cbnz	r3, 80001c2 <__do_global_dtors_aux+0x16>
 80001b4:	4b04      	ldr	r3, [pc, #16]	; (80001c8 <__do_global_dtors_aux+0x1c>)
 80001b6:	b113      	cbz	r3, 80001be <__do_global_dtors_aux+0x12>
 80001b8:	4804      	ldr	r0, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x20>)
 80001ba:	f3af 8000 	nop.w
 80001be:	2301      	movs	r3, #1
 80001c0:	7023      	strb	r3, [r4, #0]
 80001c2:	bd10      	pop	{r4, pc}
 80001c4:	20000018 	.word	0x20000018
 80001c8:	00000000 	.word	0x00000000
 80001cc:	080024b8 	.word	0x080024b8

080001d0 <frame_dummy>:
 80001d0:	b508      	push	{r3, lr}
 80001d2:	4b03      	ldr	r3, [pc, #12]	; (80001e0 <frame_dummy+0x10>)
 80001d4:	b11b      	cbz	r3, 80001de <frame_dummy+0xe>
 80001d6:	4903      	ldr	r1, [pc, #12]	; (80001e4 <frame_dummy+0x14>)
 80001d8:	4803      	ldr	r0, [pc, #12]	; (80001e8 <frame_dummy+0x18>)
 80001da:	f3af 8000 	nop.w
 80001de:	bd08      	pop	{r3, pc}
 80001e0:	00000000 	.word	0x00000000
 80001e4:	2000001c 	.word	0x2000001c
 80001e8:	080024b8 	.word	0x080024b8

080001ec <FP_check>:
uint16_t FP_ID = 1234; //FOUND FP ID# LOCATION IN FLASH MEMORY
char USER_INPUT_NAME[MAX_FP][16]; //MAX_FP = max # of users; username 16 char max

//checks if FP is connected and communicating properly
//does not properly find it will need to look at bytes when it is not being sent proper
void FP_check(void) {
 80001ec:	b580      	push	{r7, lr}
 80001ee:	af00      	add	r7, sp, #0
	lcd_set_cursor_position(0, 0);
 80001f0:	2100      	movs	r1, #0
 80001f2:	2000      	movs	r0, #0
 80001f4:	f000 fdc4 	bl	8000d80 <lcd_set_cursor_position>
	str_write("Booting Fngrprnt");
 80001f8:	4829      	ldr	r0, [pc, #164]	; (80002a0 <FP_check+0xb4>)
 80001fa:	f000 fddb 	bl	8000db4 <str_write>
	delay_us(100000);
 80001fe:	4829      	ldr	r0, [pc, #164]	; (80002a4 <FP_check+0xb8>)
 8000200:	f000 f9fc 	bl	80005fc <delay_us>
	lcd_set_cursor_position(1, 0);
 8000204:	2100      	movs	r1, #0
 8000206:	2001      	movs	r0, #1
 8000208:	f000 fdba 	bl	8000d80 <lcd_set_cursor_position>
	str_write("Scanner         ");
 800020c:	4826      	ldr	r0, [pc, #152]	; (80002a8 <FP_check+0xbc>)
 800020e:	f000 fdd1 	bl	8000db4 <str_write>
	delay_us(1000000);		//1 second delay to read the message
 8000212:	4826      	ldr	r0, [pc, #152]	; (80002ac <FP_check+0xc0>)
 8000214:	f000 f9f2 	bl	80005fc <delay_us>
//		for (int j = 0; j < 16; j++) {
//			USER_INPUT_NAME[i][j] = ' ';
//		}
//	}

	handshake();
 8000218:	f000 fa1e 	bl	8000658 <handshake>
	while (ConfirmationCode != 0x00) {
 800021c:	e00f      	b.n	800023e <FP_check+0x52>
		handshake();
 800021e:	f000 fa1b 	bl	8000658 <handshake>
		lcd_set_cursor_position(0, 0);
 8000222:	2100      	movs	r1, #0
 8000224:	2000      	movs	r0, #0
 8000226:	f000 fdab 	bl	8000d80 <lcd_set_cursor_position>
		str_write("FP Scanner not  ");
 800022a:	4821      	ldr	r0, [pc, #132]	; (80002b0 <FP_check+0xc4>)
 800022c:	f000 fdc2 	bl	8000db4 <str_write>
		lcd_set_cursor_position(1, 0);
 8000230:	2100      	movs	r1, #0
 8000232:	2001      	movs	r0, #1
 8000234:	f000 fda4 	bl	8000d80 <lcd_set_cursor_position>
		str_write("found reconnect ");
 8000238:	481e      	ldr	r0, [pc, #120]	; (80002b4 <FP_check+0xc8>)
 800023a:	f000 fdbb 	bl	8000db4 <str_write>
	while (ConfirmationCode != 0x00) {
 800023e:	4b1e      	ldr	r3, [pc, #120]	; (80002b8 <FP_check+0xcc>)
 8000240:	781b      	ldrb	r3, [r3, #0]
 8000242:	2b00      	cmp	r3, #0
 8000244:	d1eb      	bne.n	800021e <FP_check+0x32>
	}
	//sets other parameters: 2nd argument changes settings
	SetSysPara(4, 6);	//baud rate: 6* 9600 = 57600
 8000246:	2106      	movs	r1, #6
 8000248:	2004      	movs	r0, #4
 800024a:	f000 fa37 	bl	80006bc <SetSysPara>
	SetSysPara(5, 1);   //security level: 1 - 5 lowest to highest
 800024e:	2101      	movs	r1, #1
 8000250:	2005      	movs	r0, #5
 8000252:	f000 fa33 	bl	80006bc <SetSysPara>
	SetSysPara(6, 3);	//package length: 0 - 3 lowest to highest
 8000256:	2103      	movs	r1, #3
 8000258:	2006      	movs	r0, #6
 800025a:	f000 fa2f 	bl	80006bc <SetSysPara>
	lcd_set_cursor_position(0, 0);
 800025e:	2100      	movs	r1, #0
 8000260:	2000      	movs	r0, #0
 8000262:	f000 fd8d 	bl	8000d80 <lcd_set_cursor_position>
	str_write("FP Scanner      ");
 8000266:	4815      	ldr	r0, [pc, #84]	; (80002bc <FP_check+0xd0>)
 8000268:	f000 fda4 	bl	8000db4 <str_write>
	lcd_set_cursor_position(1, 0);
 800026c:	2100      	movs	r1, #0
 800026e:	2001      	movs	r0, #1
 8000270:	f000 fd86 	bl	8000d80 <lcd_set_cursor_position>
	str_write("Found           ");
 8000274:	4812      	ldr	r0, [pc, #72]	; (80002c0 <FP_check+0xd4>)
 8000276:	f000 fd9d 	bl	8000db4 <str_write>
	delay_us(1000000); 		//1 second delay to read the message
 800027a:	480c      	ldr	r0, [pc, #48]	; (80002ac <FP_check+0xc0>)
 800027c:	f000 f9be 	bl	80005fc <delay_us>
	lcd_set_cursor_position(0, 0);
 8000280:	2100      	movs	r1, #0
 8000282:	2000      	movs	r0, #0
 8000284:	f000 fd7c 	bl	8000d80 <lcd_set_cursor_position>
	str_write("                ");
 8000288:	480e      	ldr	r0, [pc, #56]	; (80002c4 <FP_check+0xd8>)
 800028a:	f000 fd93 	bl	8000db4 <str_write>
	lcd_set_cursor_position(1, 0);
 800028e:	2100      	movs	r1, #0
 8000290:	2001      	movs	r0, #1
 8000292:	f000 fd75 	bl	8000d80 <lcd_set_cursor_position>
	str_write("                ");
 8000296:	480b      	ldr	r0, [pc, #44]	; (80002c4 <FP_check+0xd8>)
 8000298:	f000 fd8c 	bl	8000db4 <str_write>
}
 800029c:	bf00      	nop
 800029e:	bd80      	pop	{r7, pc}
 80002a0:	080024d0 	.word	0x080024d0
 80002a4:	000186a0 	.word	0x000186a0
 80002a8:	080024e4 	.word	0x080024e4
 80002ac:	000f4240 	.word	0x000f4240
 80002b0:	080024f8 	.word	0x080024f8
 80002b4:	0800250c 	.word	0x0800250c
 80002b8:	2000037c 	.word	0x2000037c
 80002bc:	08002520 	.word	0x08002520
 80002c0:	08002534 	.word	0x08002534
 80002c4:	08002548 	.word	0x08002548

080002c8 <FP_enroll>:

void FP_enroll(void) {
 80002c8:	b580      	push	{r7, lr}
 80002ca:	b082      	sub	sp, #8
 80002cc:	af00      	add	r7, sp, #0
	/* Order of Operations
	 * 1. Get user to type name associated with FP
	 * 2. Get User Input twice
	 */
	FP_enroll_start: genImg();	//to get ready to take an input
 80002ce:	f000 fa4f 	bl	8000770 <genImg>
//	uint8_t mem_local = 0;	//initializes mem local
	//update mem_local to equal global ID variable

//	while (number_of_fp_per_section < MAX_FP_PER_SECTION) {	//takes 10 user inputs: 0-9

	for (int buff_local = 1; buff_local <= 2; buff_local++) {
 80002d2:	2301      	movs	r3, #1
 80002d4:	607b      	str	r3, [r7, #4]
 80002d6:	e045      	b.n	8000364 <FP_enroll+0x9c>
		while (ConfirmationCode == 0x02) {	//No finger detected get finger
			if (buff_local == 1) {
 80002d8:	687b      	ldr	r3, [r7, #4]
 80002da:	2b01      	cmp	r3, #1
 80002dc:	d10e      	bne.n	80002fc <FP_enroll+0x34>
				lcd_set_cursor_position(0, 0);
 80002de:	2100      	movs	r1, #0
 80002e0:	2000      	movs	r0, #0
 80002e2:	f000 fd4d 	bl	8000d80 <lcd_set_cursor_position>
				str_write("Place finger    ");
 80002e6:	4846      	ldr	r0, [pc, #280]	; (8000400 <FP_enroll+0x138>)
 80002e8:	f000 fd64 	bl	8000db4 <str_write>
				lcd_set_cursor_position(1, 0);
 80002ec:	2100      	movs	r1, #0
 80002ee:	2001      	movs	r0, #1
 80002f0:	f000 fd46 	bl	8000d80 <lcd_set_cursor_position>
				str_write("                ");
 80002f4:	4843      	ldr	r0, [pc, #268]	; (8000404 <FP_enroll+0x13c>)
 80002f6:	f000 fd5d 	bl	8000db4 <str_write>
 80002fa:	e010      	b.n	800031e <FP_enroll+0x56>
			} else if (buff_local == 2) {
 80002fc:	687b      	ldr	r3, [r7, #4]
 80002fe:	2b02      	cmp	r3, #2
 8000300:	d10d      	bne.n	800031e <FP_enroll+0x56>
				lcd_set_cursor_position(0, 0);
 8000302:	2100      	movs	r1, #0
 8000304:	2000      	movs	r0, #0
 8000306:	f000 fd3b 	bl	8000d80 <lcd_set_cursor_position>
				str_write("Place finger ");
 800030a:	483f      	ldr	r0, [pc, #252]	; (8000408 <FP_enroll+0x140>)
 800030c:	f000 fd52 	bl	8000db4 <str_write>
				lcd_set_cursor_position(1, 0);
 8000310:	2100      	movs	r1, #0
 8000312:	2001      	movs	r0, #1
 8000314:	f000 fd34 	bl	8000d80 <lcd_set_cursor_position>
				str_write("again         ");
 8000318:	483c      	ldr	r0, [pc, #240]	; (800040c <FP_enroll+0x144>)
 800031a:	f000 fd4b 	bl	8000db4 <str_write>
			}
			genImg();	//checks fingerprint
 800031e:	f000 fa27 	bl	8000770 <genImg>
		while (ConfirmationCode == 0x02) {	//No finger detected get finger
 8000322:	4b3b      	ldr	r3, [pc, #236]	; (8000410 <FP_enroll+0x148>)
 8000324:	781b      	ldrb	r3, [r3, #0]
 8000326:	2b02      	cmp	r3, #2
 8000328:	d0d6      	beq.n	80002d8 <FP_enroll+0x10>
		}
		Img2Tz(buff_local);
 800032a:	687b      	ldr	r3, [r7, #4]
 800032c:	b2db      	uxtb	r3, r3
 800032e:	4618      	mov	r0, r3
 8000330:	f000 fa50 	bl	80007d4 <Img2Tz>

		while (ConfirmationCode == 0x00) { //to wait til user removes finger
 8000334:	e00f      	b.n	8000356 <FP_enroll+0x8e>
			lcd_set_cursor_position(0, 0);
 8000336:	2100      	movs	r1, #0
 8000338:	2000      	movs	r0, #0
 800033a:	f000 fd21 	bl	8000d80 <lcd_set_cursor_position>
			str_write("Got Finger!     ");
 800033e:	4835      	ldr	r0, [pc, #212]	; (8000414 <FP_enroll+0x14c>)
 8000340:	f000 fd38 	bl	8000db4 <str_write>
			lcd_set_cursor_position(1, 0);
 8000344:	2100      	movs	r1, #0
 8000346:	2001      	movs	r0, #1
 8000348:	f000 fd1a 	bl	8000d80 <lcd_set_cursor_position>
			str_write("Remove Finger   ");
 800034c:	4832      	ldr	r0, [pc, #200]	; (8000418 <FP_enroll+0x150>)
 800034e:	f000 fd31 	bl	8000db4 <str_write>
			genImg(); //checks fingerprint
 8000352:	f000 fa0d 	bl	8000770 <genImg>
		while (ConfirmationCode == 0x00) { //to wait til user removes finger
 8000356:	4b2e      	ldr	r3, [pc, #184]	; (8000410 <FP_enroll+0x148>)
 8000358:	781b      	ldrb	r3, [r3, #0]
 800035a:	2b00      	cmp	r3, #0
 800035c:	d0eb      	beq.n	8000336 <FP_enroll+0x6e>
	for (int buff_local = 1; buff_local <= 2; buff_local++) {
 800035e:	687b      	ldr	r3, [r7, #4]
 8000360:	3301      	adds	r3, #1
 8000362:	607b      	str	r3, [r7, #4]
 8000364:	687b      	ldr	r3, [r7, #4]
 8000366:	2b02      	cmp	r3, #2
 8000368:	dddb      	ble.n	8000322 <FP_enroll+0x5a>
		}

	}
	regMode(); //generates FP template to store to memory checks if they match as well
 800036a:	f000 fa85 	bl	8000878 <regMode>

	if (ConfirmationCode == 0x00) { //Fingerprint matches!
 800036e:	4b28      	ldr	r3, [pc, #160]	; (8000410 <FP_enroll+0x148>)
 8000370:	781b      	ldrb	r3, [r3, #0]
 8000372:	2b00      	cmp	r3, #0
 8000374:	d12c      	bne.n	80003d0 <FP_enroll+0x108>
		lcd_set_cursor_position(0, 0);
 8000376:	2100      	movs	r1, #0
 8000378:	2000      	movs	r0, #0
 800037a:	f000 fd01 	bl	8000d80 <lcd_set_cursor_position>
		str_write("FP Match Welcome");
 800037e:	4827      	ldr	r0, [pc, #156]	; (800041c <FP_enroll+0x154>)
 8000380:	f000 fd18 	bl	8000db4 <str_write>
//		//want to add MEM_GLOBAL 2 digit functionality?
//		write(MEM_GLOBAL + '0');	//ONLY FOR DEBUGGING

		store(1, MEM_GLOBAL); //stores ID to memory, updates ID for each user enrolled
 8000384:	4b26      	ldr	r3, [pc, #152]	; (8000420 <FP_enroll+0x158>)
 8000386:	781b      	ldrb	r3, [r3, #0]
 8000388:	b29b      	uxth	r3, r3
 800038a:	4619      	mov	r1, r3
 800038c:	2001      	movs	r0, #1
 800038e:	f000 faa5 	bl	80008dc <store>
		lcd_set_cursor_position(1, 0);
 8000392:	2100      	movs	r1, #0
 8000394:	2001      	movs	r0, #1
 8000396:	f000 fcf3 	bl	8000d80 <lcd_set_cursor_position>

//		prints username onto LCD	//
		for (int i = 0; i < 16; i++) {
 800039a:	2300      	movs	r3, #0
 800039c:	603b      	str	r3, [r7, #0]
 800039e:	e00d      	b.n	80003bc <FP_enroll+0xf4>
			write(USER_INPUT_NAME[MEM_GLOBAL][i]); //NEED TO VERIFY IF IT WORKS
 80003a0:	4b1f      	ldr	r3, [pc, #124]	; (8000420 <FP_enroll+0x158>)
 80003a2:	781b      	ldrb	r3, [r3, #0]
 80003a4:	4a1f      	ldr	r2, [pc, #124]	; (8000424 <FP_enroll+0x15c>)
 80003a6:	011b      	lsls	r3, r3, #4
 80003a8:	441a      	add	r2, r3
 80003aa:	683b      	ldr	r3, [r7, #0]
 80003ac:	4413      	add	r3, r2
 80003ae:	781b      	ldrb	r3, [r3, #0]
 80003b0:	4618      	mov	r0, r3
 80003b2:	f000 fc75 	bl	8000ca0 <write>
		for (int i = 0; i < 16; i++) {
 80003b6:	683b      	ldr	r3, [r7, #0]
 80003b8:	3301      	adds	r3, #1
 80003ba:	603b      	str	r3, [r7, #0]
 80003bc:	683b      	ldr	r3, [r7, #0]
 80003be:	2b0f      	cmp	r3, #15
 80003c0:	ddee      	ble.n	80003a0 <FP_enroll+0xd8>
		}

		MEM_GLOBAL++;	//updates global array
 80003c2:	4b17      	ldr	r3, [pc, #92]	; (8000420 <FP_enroll+0x158>)
 80003c4:	781b      	ldrb	r3, [r3, #0]
 80003c6:	3301      	adds	r3, #1
 80003c8:	b2da      	uxtb	r2, r3
 80003ca:	4b15      	ldr	r3, [pc, #84]	; (8000420 <FP_enroll+0x158>)
 80003cc:	701a      	strb	r2, [r3, #0]
//	str_write("Reached Max Reg ");
//	lcd_set_cursor_position(1, 0);
//	str_write(" For Section = ");
//	write(section_num + '0');

}
 80003ce:	e014      	b.n	80003fa <FP_enroll+0x132>
		lcd_set_cursor_position(0, 0);
 80003d0:	2100      	movs	r1, #0
 80003d2:	2000      	movs	r0, #0
 80003d4:	f000 fcd4 	bl	8000d80 <lcd_set_cursor_position>
		str_write("FP mismatch :(  ");
 80003d8:	4813      	ldr	r0, [pc, #76]	; (8000428 <FP_enroll+0x160>)
 80003da:	f000 fceb 	bl	8000db4 <str_write>
		lcd_set_cursor_position(1, 0);
 80003de:	2100      	movs	r1, #0
 80003e0:	2001      	movs	r0, #1
 80003e2:	f000 fccd 	bl	8000d80 <lcd_set_cursor_position>
		str_write("Redo Input      ");
 80003e6:	4811      	ldr	r0, [pc, #68]	; (800042c <FP_enroll+0x164>)
 80003e8:	f000 fce4 	bl	8000db4 <str_write>
			genImg();	//checks fingerprint
 80003ec:	f000 f9c0 	bl	8000770 <genImg>
			if (ConfirmationCode == 0x00)
 80003f0:	4b07      	ldr	r3, [pc, #28]	; (8000410 <FP_enroll+0x148>)
 80003f2:	781b      	ldrb	r3, [r3, #0]
 80003f4:	2b00      	cmp	r3, #0
 80003f6:	d1f9      	bne.n	80003ec <FP_enroll+0x124>
				goto FP_enroll_start;
 80003f8:	e769      	b.n	80002ce <FP_enroll+0x6>
}
 80003fa:	3708      	adds	r7, #8
 80003fc:	46bd      	mov	sp, r7
 80003fe:	bd80      	pop	{r7, pc}
 8000400:	0800255c 	.word	0x0800255c
 8000404:	08002548 	.word	0x08002548
 8000408:	08002570 	.word	0x08002570
 800040c:	08002580 	.word	0x08002580
 8000410:	2000037c 	.word	0x2000037c
 8000414:	08002590 	.word	0x08002590
 8000418:	080025a4 	.word	0x080025a4
 800041c:	080025b8 	.word	0x080025b8
 8000420:	20000034 	.word	0x20000034
 8000424:	20000038 	.word	0x20000038
 8000428:	080025cc 	.word	0x080025cc
 800042c:	080025e0 	.word	0x080025e0

08000430 <FP_search>:
    }
}

//Searches through data base by asking for user input.
//Returns address found or -1 if error
void FP_search(void) {
 8000430:	b580      	push	{r7, lr}
 8000432:	b082      	sub	sp, #8
 8000434:	af00      	add	r7, sp, #0
	//FPIDrdy = 0;
	lcd_set_cursor_position(0, 0);
 8000436:	2100      	movs	r1, #0
 8000438:	2000      	movs	r0, #0
 800043a:	f000 fca1 	bl	8000d80 <lcd_set_cursor_position>
	str_write("Place Finger    ");
 800043e:	485e      	ldr	r0, [pc, #376]	; (80005b8 <FP_search+0x188>)
 8000440:	f000 fcb8 	bl	8000db4 <str_write>
	lcd_set_cursor_position(1, 0);
 8000444:	2100      	movs	r1, #0
 8000446:	2001      	movs	r0, #1
 8000448:	f000 fc9a 	bl	8000d80 <lcd_set_cursor_position>
	str_write("to find it      ");
 800044c:	485b      	ldr	r0, [pc, #364]	; (80005bc <FP_search+0x18c>)
 800044e:	f000 fcb1 	bl	8000db4 <str_write>
	genImg();
 8000452:	f000 f98d 	bl	8000770 <genImg>

	while (1) {	//No finger detected get finger
		genImg();	//checks fingerprint
 8000456:	f000 f98b 	bl	8000770 <genImg>
		if (ConfirmationCode == 0x00)
 800045a:	4b59      	ldr	r3, [pc, #356]	; (80005c0 <FP_search+0x190>)
 800045c:	781b      	ldrb	r3, [r3, #0]
 800045e:	2b00      	cmp	r3, #0
 8000460:	d020      	beq.n	80004a4 <FP_search+0x74>
			break;
		//for error handling
		else if ((ConfirmationCode == 0x01) | (ConfirmationCode == 0x03)) {
 8000462:	4b57      	ldr	r3, [pc, #348]	; (80005c0 <FP_search+0x190>)
 8000464:	781b      	ldrb	r3, [r3, #0]
 8000466:	2b01      	cmp	r3, #1
 8000468:	bf0c      	ite	eq
 800046a:	2301      	moveq	r3, #1
 800046c:	2300      	movne	r3, #0
 800046e:	b2da      	uxtb	r2, r3
 8000470:	4b53      	ldr	r3, [pc, #332]	; (80005c0 <FP_search+0x190>)
 8000472:	781b      	ldrb	r3, [r3, #0]
 8000474:	2b03      	cmp	r3, #3
 8000476:	bf0c      	ite	eq
 8000478:	2301      	moveq	r3, #1
 800047a:	2300      	movne	r3, #0
 800047c:	b2db      	uxtb	r3, r3
 800047e:	4313      	orrs	r3, r2
 8000480:	b2db      	uxtb	r3, r3
 8000482:	2b00      	cmp	r3, #0
 8000484:	d0e7      	beq.n	8000456 <FP_search+0x26>
			lcd_set_cursor_position(0, 0);
 8000486:	2100      	movs	r1, #0
 8000488:	2000      	movs	r0, #0
 800048a:	f000 fc79 	bl	8000d80 <lcd_set_cursor_position>
			str_write("Place fngr again");
 800048e:	484d      	ldr	r0, [pc, #308]	; (80005c4 <FP_search+0x194>)
 8000490:	f000 fc90 	bl	8000db4 <str_write>
			lcd_set_cursor_position(1, 0);
 8000494:	2100      	movs	r1, #0
 8000496:	2001      	movs	r0, #1
 8000498:	f000 fc72 	bl	8000d80 <lcd_set_cursor_position>
			str_write("Error clean fngr");
 800049c:	484a      	ldr	r0, [pc, #296]	; (80005c8 <FP_search+0x198>)
 800049e:	f000 fc89 	bl	8000db4 <str_write>
		genImg();	//checks fingerprint
 80004a2:	e7d8      	b.n	8000456 <FP_search+0x26>
			break;
 80004a4:	bf00      	nop
		}
	}
	Img2Tz(1);	//stores in buffer 1
 80004a6:	2001      	movs	r0, #1
 80004a8:	f000 f994 	bl	80007d4 <Img2Tz>

	lcd_set_cursor_position(0, 0);
 80004ac:	2100      	movs	r1, #0
 80004ae:	2000      	movs	r0, #0
 80004b0:	f000 fc66 	bl	8000d80 <lcd_set_cursor_position>
	str_write("Searching       ");
 80004b4:	4845      	ldr	r0, [pc, #276]	; (80005cc <FP_search+0x19c>)
 80004b6:	f000 fc7d 	bl	8000db4 <str_write>
	lcd_set_cursor_position(1, 0);
 80004ba:	2100      	movs	r1, #0
 80004bc:	2001      	movs	r0, #1
 80004be:	f000 fc5f 	bl	8000d80 <lcd_set_cursor_position>
	str_write("Database        ");
 80004c2:	4843      	ldr	r0, [pc, #268]	; (80005d0 <FP_search+0x1a0>)
 80004c4:	f000 fc76 	bl	8000db4 <str_write>
//	write(MAX_FP + '0');	//for debugging
	search(1, 0, MAX_FP);	//searches through entire database
 80004c8:	2232      	movs	r2, #50	; 0x32
 80004ca:	2100      	movs	r1, #0
 80004cc:	2001      	movs	r0, #1
 80004ce:	f000 fa99 	bl	8000a04 <search>
	if (ConfirmationCode == 0x00) {	//successfully found ID
 80004d2:	4b3b      	ldr	r3, [pc, #236]	; (80005c0 <FP_search+0x190>)
 80004d4:	781b      	ldrb	r3, [r3, #0]
 80004d6:	2b00      	cmp	r3, #0
 80004d8:	d149      	bne.n	800056e <FP_search+0x13e>
		FP_ID = errorbuffer[10] + errorbuffer[11]; //gets pageID = location of FP stored in FLASH
 80004da:	4b3e      	ldr	r3, [pc, #248]	; (80005d4 <FP_search+0x1a4>)
 80004dc:	7a9b      	ldrb	r3, [r3, #10]
 80004de:	b29a      	uxth	r2, r3
 80004e0:	4b3c      	ldr	r3, [pc, #240]	; (80005d4 <FP_search+0x1a4>)
 80004e2:	7adb      	ldrb	r3, [r3, #11]
 80004e4:	b29b      	uxth	r3, r3
 80004e6:	4413      	add	r3, r2
 80004e8:	b29a      	uxth	r2, r3
 80004ea:	4b3b      	ldr	r3, [pc, #236]	; (80005d8 <FP_search+0x1a8>)
 80004ec:	801a      	strh	r2, [r3, #0]
		LPUART_Print("Send");	  //header instruction
 80004ee:	483b      	ldr	r0, [pc, #236]	; (80005dc <FP_search+0x1ac>)
 80004f0:	f000 ffac 	bl	800144c <LPUART_Print>
		delay_us(10000);
 80004f4:	f242 7010 	movw	r0, #10000	; 0x2710
 80004f8:	f000 f880 	bl	80005fc <delay_us>
		LPUART1->TDR = errorbuffer[10] + '0';
 80004fc:	4b35      	ldr	r3, [pc, #212]	; (80005d4 <FP_search+0x1a4>)
 80004fe:	7a9b      	ldrb	r3, [r3, #10]
 8000500:	b29b      	uxth	r3, r3
 8000502:	4a37      	ldr	r2, [pc, #220]	; (80005e0 <FP_search+0x1b0>)
 8000504:	3330      	adds	r3, #48	; 0x30
 8000506:	b29b      	uxth	r3, r3
 8000508:	8513      	strh	r3, [r2, #40]	; 0x28
		delay_us(10000);
 800050a:	f242 7010 	movw	r0, #10000	; 0x2710
 800050e:	f000 f875 	bl	80005fc <delay_us>
		LPUART1->TDR = errorbuffer[11] + '0';
 8000512:	4b30      	ldr	r3, [pc, #192]	; (80005d4 <FP_search+0x1a4>)
 8000514:	7adb      	ldrb	r3, [r3, #11]
 8000516:	b29b      	uxth	r3, r3
 8000518:	4a31      	ldr	r2, [pc, #196]	; (80005e0 <FP_search+0x1b0>)
 800051a:	3330      	adds	r3, #48	; 0x30
 800051c:	b29b      	uxth	r3, r3
 800051e:	8513      	strh	r3, [r2, #40]	; 0x28
		delay_us(10000);
 8000520:	f242 7010 	movw	r0, #10000	; 0x2710
 8000524:	f000 f86a 	bl	80005fc <delay_us>
		LPUART_Print_Char('\n');
 8000528:	200a      	movs	r0, #10
 800052a:	f000 ff77 	bl	800141c <LPUART_Print_Char>
		lcd_set_cursor_position(0, 0);
 800052e:	2100      	movs	r1, #0
 8000530:	2000      	movs	r0, #0
 8000532:	f000 fc25 	bl	8000d80 <lcd_set_cursor_position>
		str_write("Welcome Back!   ");
 8000536:	482b      	ldr	r0, [pc, #172]	; (80005e4 <FP_search+0x1b4>)
 8000538:	f000 fc3c 	bl	8000db4 <str_write>
		lcd_set_cursor_position(1, 0);
 800053c:	2100      	movs	r1, #0
 800053e:	2001      	movs	r0, #1
 8000540:	f000 fc1e 	bl	8000d80 <lcd_set_cursor_position>

		//prints username onto LCD	//
		for (int i = 0; i < 16; i++) {
 8000544:	2300      	movs	r3, #0
 8000546:	607b      	str	r3, [r7, #4]
 8000548:	e00d      	b.n	8000566 <FP_search+0x136>
			write(USER_INPUT_NAME[FP_ID][i]); //NEED TO VERIFY IF IT WORKS
 800054a:	4b23      	ldr	r3, [pc, #140]	; (80005d8 <FP_search+0x1a8>)
 800054c:	881b      	ldrh	r3, [r3, #0]
 800054e:	4a26      	ldr	r2, [pc, #152]	; (80005e8 <FP_search+0x1b8>)
 8000550:	011b      	lsls	r3, r3, #4
 8000552:	441a      	add	r2, r3
 8000554:	687b      	ldr	r3, [r7, #4]
 8000556:	4413      	add	r3, r2
 8000558:	781b      	ldrb	r3, [r3, #0]
 800055a:	4618      	mov	r0, r3
 800055c:	f000 fba0 	bl	8000ca0 <write>
		for (int i = 0; i < 16; i++) {
 8000560:	687b      	ldr	r3, [r7, #4]
 8000562:	3301      	adds	r3, #1
 8000564:	607b      	str	r3, [r7, #4]
 8000566:	687b      	ldr	r3, [r7, #4]
 8000568:	2b0f      	cmp	r3, #15
 800056a:	ddee      	ble.n	800054a <FP_search+0x11a>
		str_write("FP Not Found    ");
		lcd_set_cursor_position(1, 0);
		str_write("Please Enroll   ");
		//return -1;
	}
}
 800056c:	e020      	b.n	80005b0 <FP_search+0x180>
	} else if (ConfirmationCode == 0x01) {
 800056e:	4b14      	ldr	r3, [pc, #80]	; (80005c0 <FP_search+0x190>)
 8000570:	781b      	ldrb	r3, [r3, #0]
 8000572:	2b01      	cmp	r3, #1
 8000574:	d10e      	bne.n	8000594 <FP_search+0x164>
		lcd_set_cursor_position(0, 0);
 8000576:	2100      	movs	r1, #0
 8000578:	2000      	movs	r0, #0
 800057a:	f000 fc01 	bl	8000d80 <lcd_set_cursor_position>
		str_write("Error During    ");
 800057e:	481b      	ldr	r0, [pc, #108]	; (80005ec <FP_search+0x1bc>)
 8000580:	f000 fc18 	bl	8000db4 <str_write>
		lcd_set_cursor_position(1, 0);
 8000584:	2100      	movs	r1, #0
 8000586:	2001      	movs	r0, #1
 8000588:	f000 fbfa 	bl	8000d80 <lcd_set_cursor_position>
		str_write("                ");
 800058c:	4818      	ldr	r0, [pc, #96]	; (80005f0 <FP_search+0x1c0>)
 800058e:	f000 fc11 	bl	8000db4 <str_write>
}
 8000592:	e00d      	b.n	80005b0 <FP_search+0x180>
		lcd_set_cursor_position(0, 0);
 8000594:	2100      	movs	r1, #0
 8000596:	2000      	movs	r0, #0
 8000598:	f000 fbf2 	bl	8000d80 <lcd_set_cursor_position>
		str_write("FP Not Found    ");
 800059c:	4815      	ldr	r0, [pc, #84]	; (80005f4 <FP_search+0x1c4>)
 800059e:	f000 fc09 	bl	8000db4 <str_write>
		lcd_set_cursor_position(1, 0);
 80005a2:	2100      	movs	r1, #0
 80005a4:	2001      	movs	r0, #1
 80005a6:	f000 fbeb 	bl	8000d80 <lcd_set_cursor_position>
		str_write("Please Enroll   ");
 80005aa:	4813      	ldr	r0, [pc, #76]	; (80005f8 <FP_search+0x1c8>)
 80005ac:	f000 fc02 	bl	8000db4 <str_write>
}
 80005b0:	bf00      	nop
 80005b2:	3708      	adds	r7, #8
 80005b4:	46bd      	mov	sp, r7
 80005b6:	bd80      	pop	{r7, pc}
 80005b8:	080025f4 	.word	0x080025f4
 80005bc:	08002608 	.word	0x08002608
 80005c0:	2000037c 	.word	0x2000037c
 80005c4:	0800261c 	.word	0x0800261c
 80005c8:	08002630 	.word	0x08002630
 80005cc:	08002644 	.word	0x08002644
 80005d0:	08002658 	.word	0x08002658
 80005d4:	2000035c 	.word	0x2000035c
 80005d8:	20000000 	.word	0x20000000
 80005dc:	0800266c 	.word	0x0800266c
 80005e0:	40008000 	.word	0x40008000
 80005e4:	08002674 	.word	0x08002674
 80005e8:	20000038 	.word	0x20000038
 80005ec:	08002688 	.word	0x08002688
 80005f0:	08002548 	.word	0x08002548
 80005f4:	0800269c 	.word	0x0800269c
 80005f8:	080026b0 	.word	0x080026b0

080005fc <delay_us>:

// delay in microseconds using SysTick timer to count CPU clock cycles
// do not call with 0 : error, maximum delay.
// careful calling with small nums : result in longer delays than specified:
//    e.g. @4MHz, delay_us(1) = 10=15 us delay.
void delay_us(const uint32_t time_us) {  // time_us = target delay, microseconds
 80005fc:	b480      	push	{r7}
 80005fe:	b083      	sub	sp, #12
 8000600:	af00      	add	r7, sp, #0
 8000602:	6078      	str	r0, [r7, #4]
    SysTick->LOAD = (uint32_t)((time_us * (SystemCoreClock / 1000000)) - 1);
 8000604:	4b11      	ldr	r3, [pc, #68]	; (800064c <delay_us+0x50>)
 8000606:	681b      	ldr	r3, [r3, #0]
 8000608:	4a11      	ldr	r2, [pc, #68]	; (8000650 <delay_us+0x54>)
 800060a:	fba2 2303 	umull	r2, r3, r2, r3
 800060e:	0c9b      	lsrs	r3, r3, #18
 8000610:	687a      	ldr	r2, [r7, #4]
 8000612:	fb02 f303 	mul.w	r3, r2, r3
 8000616:	4a0f      	ldr	r2, [pc, #60]	; (8000654 <delay_us+0x58>)
 8000618:	3b01      	subs	r3, #1
 800061a:	6053      	str	r3, [r2, #4]
    SysTick->VAL = 0;                                      // clear the timer count
 800061c:	4b0d      	ldr	r3, [pc, #52]	; (8000654 <delay_us+0x58>)
 800061e:	2200      	movs	r2, #0
 8000620:	609a      	str	r2, [r3, #8]
    SysTick->CTRL &= ~(SysTick_CTRL_COUNTFLAG_Msk);        // clear the count flag
 8000622:	4b0c      	ldr	r3, [pc, #48]	; (8000654 <delay_us+0x58>)
 8000624:	681b      	ldr	r3, [r3, #0]
 8000626:	4a0b      	ldr	r2, [pc, #44]	; (8000654 <delay_us+0x58>)
 8000628:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800062c:	6013      	str	r3, [r2, #0]
    while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)); // wait for the flag
 800062e:	bf00      	nop
 8000630:	4b08      	ldr	r3, [pc, #32]	; (8000654 <delay_us+0x58>)
 8000632:	681b      	ldr	r3, [r3, #0]
 8000634:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000638:	2b00      	cmp	r3, #0
 800063a:	d0f9      	beq.n	8000630 <delay_us+0x34>
}
 800063c:	bf00      	nop
 800063e:	bf00      	nop
 8000640:	370c      	adds	r7, #12
 8000642:	46bd      	mov	sp, r7
 8000644:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000648:	4770      	bx	lr
 800064a:	bf00      	nop
 800064c:	2000000c 	.word	0x2000000c
 8000650:	431bde83 	.word	0x431bde83
 8000654:	e000e010 	.word	0xe000e010

08000658 <handshake>:
uint32_t ACK_LENGTH = 0; //global variable
#define CMD_DELAY 800000 //delay length to call for each command length

//--------------------Instructions to transmit
//Command to confirm if fingerprint is connected to upper computer
void handshake(void) {
 8000658:	b590      	push	{r4, r7, lr}
 800065a:	b085      	sub	sp, #20
 800065c:	af00      	add	r7, sp, #0
	char handshake[13] = { 0xEF, 0x01, 0xFF, 0xFF, 0xFF, 0xFF,	//instruction
 800065e:	4b13      	ldr	r3, [pc, #76]	; (80006ac <handshake+0x54>)
 8000660:	463c      	mov	r4, r7
 8000662:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000664:	c407      	stmia	r4!, {r0, r1, r2}
 8000666:	7023      	strb	r3, [r4, #0]
			0x01, 0x00, 0x04, 0x17, 0x00, 0x00, 0x1C }; //a 0x00 after 0x01 before 0x04
	uint8_t i = 0;		//iteration counter
 8000668:	2300      	movs	r3, #0
 800066a:	73fb      	strb	r3, [r7, #15]
	while (i < 13) { //sends data from lowest byte to highest byte
 800066c:	e011      	b.n	8000692 <handshake+0x3a>
		while (!(USART2->ISR & USART_ISR_TXE))
 800066e:	bf00      	nop
 8000670:	4b0f      	ldr	r3, [pc, #60]	; (80006b0 <handshake+0x58>)
 8000672:	69db      	ldr	r3, [r3, #28]
 8000674:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000678:	2b00      	cmp	r3, #0
 800067a:	d0f9      	beq.n	8000670 <handshake+0x18>
			; //waits for empty transmit
		USART2->TDR = handshake[i];
 800067c:	7bfb      	ldrb	r3, [r7, #15]
 800067e:	3310      	adds	r3, #16
 8000680:	443b      	add	r3, r7
 8000682:	f813 2c10 	ldrb.w	r2, [r3, #-16]
 8000686:	4b0a      	ldr	r3, [pc, #40]	; (80006b0 <handshake+0x58>)
 8000688:	b292      	uxth	r2, r2
 800068a:	851a      	strh	r2, [r3, #40]	; 0x28
		i++;	//increments array
 800068c:	7bfb      	ldrb	r3, [r7, #15]
 800068e:	3301      	adds	r3, #1
 8000690:	73fb      	strb	r3, [r7, #15]
	while (i < 13) { //sends data from lowest byte to highest byte
 8000692:	7bfb      	ldrb	r3, [r7, #15]
 8000694:	2b0c      	cmp	r3, #12
 8000696:	d9ea      	bls.n	800066e <handshake+0x16>
	}
	ACK_LENGTH = 12; //Acknowledge packet 12 bytes long
 8000698:	4b06      	ldr	r3, [pc, #24]	; (80006b4 <handshake+0x5c>)
 800069a:	220c      	movs	r2, #12
 800069c:	601a      	str	r2, [r3, #0]
	delay_us(CMD_DELAY); //to separate transmission and received data
 800069e:	4806      	ldr	r0, [pc, #24]	; (80006b8 <handshake+0x60>)
 80006a0:	f7ff ffac 	bl	80005fc <delay_us>
}
 80006a4:	bf00      	nop
 80006a6:	3714      	adds	r7, #20
 80006a8:	46bd      	mov	sp, r7
 80006aa:	bd90      	pop	{r4, r7, pc}
 80006ac:	080026c4 	.word	0x080026c4
 80006b0:	40004400 	.word	0x40004400
 80006b4:	20000358 	.word	0x20000358
 80006b8:	000c3500 	.word	0x000c3500

080006bc <SetSysPara>:
 * (4) Baud Rate: setting = [1,12] | setting value * 9600bps
 * (5) Security Level: setting = [1,5]
 * 					   1 FAR (false acceptance rate) highest - 5 FAR lowest
 * (6) Data Package Length : setting = [0,3] | 32 bytes, 64 bytes, 128 bytes, 256 bytes
 */
void SetSysPara(char param, char setting) {
 80006bc:	b580      	push	{r7, lr}
 80006be:	b088      	sub	sp, #32
 80006c0:	af00      	add	r7, sp, #0
 80006c2:	4603      	mov	r3, r0
 80006c4:	460a      	mov	r2, r1
 80006c6:	71fb      	strb	r3, [r7, #7]
 80006c8:	4613      	mov	r3, r2
 80006ca:	71bb      	strb	r3, [r7, #6]
	//sum = package identifier + package length + instruction code + package contents
	//IMPORTANT is the parameter number part of the checksum?? need to verify by checking if it exceeds 2 bytes
	uint16_t sum = 0x01 + 0x0005 + 0x0E + setting + param;//0x0007 package length, 0x01 package identifer
 80006cc:	79bb      	ldrb	r3, [r7, #6]
 80006ce:	b29a      	uxth	r2, r3
 80006d0:	79fb      	ldrb	r3, [r7, #7]
 80006d2:	b29b      	uxth	r3, r3
 80006d4:	4413      	add	r3, r2
 80006d6:	b29b      	uxth	r3, r3
 80006d8:	3314      	adds	r3, #20
 80006da:	83bb      	strh	r3, [r7, #28]
	char sum1 = (sum >> 8) & 0xFF;
 80006dc:	8bbb      	ldrh	r3, [r7, #28]
 80006de:	0a1b      	lsrs	r3, r3, #8
 80006e0:	b29b      	uxth	r3, r3
 80006e2:	76fb      	strb	r3, [r7, #27]
	char sum2 = sum & 0xFF;
 80006e4:	8bbb      	ldrh	r3, [r7, #28]
 80006e6:	76bb      	strb	r3, [r7, #26]

	//might need to adjust address (will I have to change this? make current module address a global variable?
	char sys[14] = { 0xEF, 0x01, 0xFF, 0xFF, 0xFF, 0xFF, 0x01, 0x00, 0x05, 0x0E, //instruction
 80006e8:	23ef      	movs	r3, #239	; 0xef
 80006ea:	733b      	strb	r3, [r7, #12]
 80006ec:	2301      	movs	r3, #1
 80006ee:	737b      	strb	r3, [r7, #13]
 80006f0:	23ff      	movs	r3, #255	; 0xff
 80006f2:	73bb      	strb	r3, [r7, #14]
 80006f4:	23ff      	movs	r3, #255	; 0xff
 80006f6:	73fb      	strb	r3, [r7, #15]
 80006f8:	23ff      	movs	r3, #255	; 0xff
 80006fa:	743b      	strb	r3, [r7, #16]
 80006fc:	23ff      	movs	r3, #255	; 0xff
 80006fe:	747b      	strb	r3, [r7, #17]
 8000700:	2301      	movs	r3, #1
 8000702:	74bb      	strb	r3, [r7, #18]
 8000704:	2300      	movs	r3, #0
 8000706:	74fb      	strb	r3, [r7, #19]
 8000708:	2305      	movs	r3, #5
 800070a:	753b      	strb	r3, [r7, #20]
 800070c:	230e      	movs	r3, #14
 800070e:	757b      	strb	r3, [r7, #21]
 8000710:	79fb      	ldrb	r3, [r7, #7]
 8000712:	75bb      	strb	r3, [r7, #22]
 8000714:	79bb      	ldrb	r3, [r7, #6]
 8000716:	75fb      	strb	r3, [r7, #23]
 8000718:	7efb      	ldrb	r3, [r7, #27]
 800071a:	763b      	strb	r3, [r7, #24]
 800071c:	7ebb      	ldrb	r3, [r7, #26]
 800071e:	767b      	strb	r3, [r7, #25]
			param, setting, sum1, sum2 };

	uint8_t i = 0;		//iteration counter
 8000720:	2300      	movs	r3, #0
 8000722:	77fb      	strb	r3, [r7, #31]
	while (i < 14) { //sends data from lowest byte to highest byte
 8000724:	e011      	b.n	800074a <SetSysPara+0x8e>
		while (!(USART2->ISR & USART_ISR_TXE))
 8000726:	bf00      	nop
 8000728:	4b0e      	ldr	r3, [pc, #56]	; (8000764 <SetSysPara+0xa8>)
 800072a:	69db      	ldr	r3, [r3, #28]
 800072c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000730:	2b00      	cmp	r3, #0
 8000732:	d0f9      	beq.n	8000728 <SetSysPara+0x6c>
			; //waits for empty transmit
		USART2->TDR = sys[i];
 8000734:	7ffb      	ldrb	r3, [r7, #31]
 8000736:	3320      	adds	r3, #32
 8000738:	443b      	add	r3, r7
 800073a:	f813 2c14 	ldrb.w	r2, [r3, #-20]
 800073e:	4b09      	ldr	r3, [pc, #36]	; (8000764 <SetSysPara+0xa8>)
 8000740:	b292      	uxth	r2, r2
 8000742:	851a      	strh	r2, [r3, #40]	; 0x28
		i++;	//increments array
 8000744:	7ffb      	ldrb	r3, [r7, #31]
 8000746:	3301      	adds	r3, #1
 8000748:	77fb      	strb	r3, [r7, #31]
	while (i < 14) { //sends data from lowest byte to highest byte
 800074a:	7ffb      	ldrb	r3, [r7, #31]
 800074c:	2b0d      	cmp	r3, #13
 800074e:	d9ea      	bls.n	8000726 <SetSysPara+0x6a>
	}
	ACK_LENGTH = 12; //Acknowledge packet 12 bytes long
 8000750:	4b05      	ldr	r3, [pc, #20]	; (8000768 <SetSysPara+0xac>)
 8000752:	220c      	movs	r2, #12
 8000754:	601a      	str	r2, [r3, #0]
	delay_us(CMD_DELAY); //to separate transmission and received data
 8000756:	4805      	ldr	r0, [pc, #20]	; (800076c <SetSysPara+0xb0>)
 8000758:	f7ff ff50 	bl	80005fc <delay_us>
}
 800075c:	bf00      	nop
 800075e:	3720      	adds	r7, #32
 8000760:	46bd      	mov	sp, r7
 8000762:	bd80      	pop	{r7, pc}
 8000764:	40004400 	.word	0x40004400
 8000768:	20000358 	.word	0x20000358
 800076c:	000c3500 	.word	0x000c3500

08000770 <genImg>:
	ACK_LENGTH = 14; //Acknowledge packet 14 bytes long
	delay_us(CMD_DELAY); //to separate transmission and received data
}


void genImg(void){
 8000770:	b580      	push	{r7, lr}
 8000772:	b084      	sub	sp, #16
 8000774:	af00      	add	r7, sp, #0
	//might need to adjust address (will I have to change this? make current module address a global variable?
	char gen[12] = { 0xEF, 0x01, 0xFF, 0xFF, 0xFF, 0xFF, 0x01, 0x00, 0x03, 0x01,
 8000776:	4a13      	ldr	r2, [pc, #76]	; (80007c4 <genImg+0x54>)
 8000778:	463b      	mov	r3, r7
 800077a:	ca07      	ldmia	r2, {r0, r1, r2}
 800077c:	e883 0007 	stmia.w	r3, {r0, r1, r2}
			0x00, 0x05 };

	uint8_t i = 0;		//iteration counter
 8000780:	2300      	movs	r3, #0
 8000782:	73fb      	strb	r3, [r7, #15]
	while (i < 12) { //sends data from lowest byte to highest byte
 8000784:	e011      	b.n	80007aa <genImg+0x3a>
		while (!(USART2->ISR & USART_ISR_TXE))
 8000786:	bf00      	nop
 8000788:	4b0f      	ldr	r3, [pc, #60]	; (80007c8 <genImg+0x58>)
 800078a:	69db      	ldr	r3, [r3, #28]
 800078c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000790:	2b00      	cmp	r3, #0
 8000792:	d0f9      	beq.n	8000788 <genImg+0x18>
			; //waits for empty transmit
		USART2->TDR = gen[i];
 8000794:	7bfb      	ldrb	r3, [r7, #15]
 8000796:	3310      	adds	r3, #16
 8000798:	443b      	add	r3, r7
 800079a:	f813 2c10 	ldrb.w	r2, [r3, #-16]
 800079e:	4b0a      	ldr	r3, [pc, #40]	; (80007c8 <genImg+0x58>)
 80007a0:	b292      	uxth	r2, r2
 80007a2:	851a      	strh	r2, [r3, #40]	; 0x28
		i++;	//increments array
 80007a4:	7bfb      	ldrb	r3, [r7, #15]
 80007a6:	3301      	adds	r3, #1
 80007a8:	73fb      	strb	r3, [r7, #15]
	while (i < 12) { //sends data from lowest byte to highest byte
 80007aa:	7bfb      	ldrb	r3, [r7, #15]
 80007ac:	2b0b      	cmp	r3, #11
 80007ae:	d9ea      	bls.n	8000786 <genImg+0x16>
	}
	ACK_LENGTH = 12; //Acknowledge packet 12 bytes long
 80007b0:	4b06      	ldr	r3, [pc, #24]	; (80007cc <genImg+0x5c>)
 80007b2:	220c      	movs	r2, #12
 80007b4:	601a      	str	r2, [r3, #0]
	delay_us(CMD_DELAY); //to separate transmission and received data
 80007b6:	4806      	ldr	r0, [pc, #24]	; (80007d0 <genImg+0x60>)
 80007b8:	f7ff ff20 	bl	80005fc <delay_us>
}
 80007bc:	bf00      	nop
 80007be:	3710      	adds	r7, #16
 80007c0:	46bd      	mov	sp, r7
 80007c2:	bd80      	pop	{r7, pc}
 80007c4:	080026e0 	.word	0x080026e0
 80007c8:	40004400 	.word	0x40004400
 80007cc:	20000358 	.word	0x20000358
 80007d0:	000c3500 	.word	0x000c3500

080007d4 <Img2Tz>:
//--------------
//--------------ALL CHECKSUM BELOW IS CORRECT:
//Need to add all package identifier, package length, and pakacage contents
//--------------
//generates character file and stores in charbuffer1/charbuffer2 (buffID)
void Img2Tz(char buffID){
 80007d4:	b580      	push	{r7, lr}
 80007d6:	b088      	sub	sp, #32
 80007d8:	af00      	add	r7, sp, #0
 80007da:	4603      	mov	r3, r0
 80007dc:	71fb      	strb	r3, [r7, #7]
	//sum = package identifier + package length + instruction code + package contents
	//IMPORTANT is the parameter number part of the checksum?? need to verify by checking if it exceeds 2 bytes
	uint16_t sum = 0x01 + 0x0004 + 0x02 + buffID;//0x0007 package length, 0x01 package identifer
 80007de:	79fb      	ldrb	r3, [r7, #7]
 80007e0:	b29b      	uxth	r3, r3
 80007e2:	3307      	adds	r3, #7
 80007e4:	83bb      	strh	r3, [r7, #28]
	char sum1 = (sum >> 8) & 0xFF;
 80007e6:	8bbb      	ldrh	r3, [r7, #28]
 80007e8:	0a1b      	lsrs	r3, r3, #8
 80007ea:	b29b      	uxth	r3, r3
 80007ec:	76fb      	strb	r3, [r7, #27]
	char sum2 = sum & 0xFF;
 80007ee:	8bbb      	ldrh	r3, [r7, #28]
 80007f0:	76bb      	strb	r3, [r7, #26]
	buffID = 0x00 + buffID;

	//instruction to send
	char img[13] = { 0xEF, 0x01, 0xFF, 0xFF, 0xFF, 0xFF, 0x01, 0x00, 0x04, 0x02, //instruction
 80007f2:	23ef      	movs	r3, #239	; 0xef
 80007f4:	733b      	strb	r3, [r7, #12]
 80007f6:	2301      	movs	r3, #1
 80007f8:	737b      	strb	r3, [r7, #13]
 80007fa:	23ff      	movs	r3, #255	; 0xff
 80007fc:	73bb      	strb	r3, [r7, #14]
 80007fe:	23ff      	movs	r3, #255	; 0xff
 8000800:	73fb      	strb	r3, [r7, #15]
 8000802:	23ff      	movs	r3, #255	; 0xff
 8000804:	743b      	strb	r3, [r7, #16]
 8000806:	23ff      	movs	r3, #255	; 0xff
 8000808:	747b      	strb	r3, [r7, #17]
 800080a:	2301      	movs	r3, #1
 800080c:	74bb      	strb	r3, [r7, #18]
 800080e:	2300      	movs	r3, #0
 8000810:	74fb      	strb	r3, [r7, #19]
 8000812:	2304      	movs	r3, #4
 8000814:	753b      	strb	r3, [r7, #20]
 8000816:	2302      	movs	r3, #2
 8000818:	757b      	strb	r3, [r7, #21]
 800081a:	79fb      	ldrb	r3, [r7, #7]
 800081c:	75bb      	strb	r3, [r7, #22]
 800081e:	7efb      	ldrb	r3, [r7, #27]
 8000820:	75fb      	strb	r3, [r7, #23]
 8000822:	7ebb      	ldrb	r3, [r7, #26]
 8000824:	763b      	strb	r3, [r7, #24]
			buffID, sum1, sum2 };

	uint8_t i = 0;		//iteration counter
 8000826:	2300      	movs	r3, #0
 8000828:	77fb      	strb	r3, [r7, #31]
	while (i < 13) { //sends data from lowest byte to highest byte
 800082a:	e011      	b.n	8000850 <Img2Tz+0x7c>
		while (!(USART2->ISR & USART_ISR_TXE))
 800082c:	bf00      	nop
 800082e:	4b0f      	ldr	r3, [pc, #60]	; (800086c <Img2Tz+0x98>)
 8000830:	69db      	ldr	r3, [r3, #28]
 8000832:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000836:	2b00      	cmp	r3, #0
 8000838:	d0f9      	beq.n	800082e <Img2Tz+0x5a>
			; //waits for empty transmit
		USART2->TDR = img[i];
 800083a:	7ffb      	ldrb	r3, [r7, #31]
 800083c:	3320      	adds	r3, #32
 800083e:	443b      	add	r3, r7
 8000840:	f813 2c14 	ldrb.w	r2, [r3, #-20]
 8000844:	4b09      	ldr	r3, [pc, #36]	; (800086c <Img2Tz+0x98>)
 8000846:	b292      	uxth	r2, r2
 8000848:	851a      	strh	r2, [r3, #40]	; 0x28
		i++;	//increments array
 800084a:	7ffb      	ldrb	r3, [r7, #31]
 800084c:	3301      	adds	r3, #1
 800084e:	77fb      	strb	r3, [r7, #31]
	while (i < 13) { //sends data from lowest byte to highest byte
 8000850:	7ffb      	ldrb	r3, [r7, #31]
 8000852:	2b0c      	cmp	r3, #12
 8000854:	d9ea      	bls.n	800082c <Img2Tz+0x58>
	}
	ACK_LENGTH = 12; //Acknowledge packet 12 bytes long
 8000856:	4b06      	ldr	r3, [pc, #24]	; (8000870 <Img2Tz+0x9c>)
 8000858:	220c      	movs	r2, #12
 800085a:	601a      	str	r2, [r3, #0]
	delay_us(CMD_DELAY); //to separate transmission and received data
 800085c:	4805      	ldr	r0, [pc, #20]	; (8000874 <Img2Tz+0xa0>)
 800085e:	f7ff fecd 	bl	80005fc <delay_us>
}
 8000862:	bf00      	nop
 8000864:	3720      	adds	r7, #32
 8000866:	46bd      	mov	sp, r7
 8000868:	bd80      	pop	{r7, pc}
 800086a:	bf00      	nop
 800086c:	40004400 	.word	0x40004400
 8000870:	20000358 	.word	0x20000358
 8000874:	000c3500 	.word	0x000c3500

08000878 <regMode>:


//----------PROBLEM: not writing 0x09 final byte
//combines template from both inputs and generates a template
void regMode(void) {
 8000878:	b580      	push	{r7, lr}
 800087a:	b084      	sub	sp, #16
 800087c:	af00      	add	r7, sp, #0
	//might need to adjust address (will I have to change this? make current module address a global variable?
	char reg[12] = { 0xEF, 0x01, 0xFF, 0xFF, 0xFF, 0xFF, 0x01, 0x00, 0x03, 0x05,//instruction
 800087e:	4a13      	ldr	r2, [pc, #76]	; (80008cc <regMode+0x54>)
 8000880:	463b      	mov	r3, r7
 8000882:	ca07      	ldmia	r2, {r0, r1, r2}
 8000884:	e883 0007 	stmia.w	r3, {r0, r1, r2}
			0x00, 0x09 };

	uint8_t i = 0;		//iteration counter
 8000888:	2300      	movs	r3, #0
 800088a:	73fb      	strb	r3, [r7, #15]
	while (i < 12) { //sends data from lowest byte to highest byte
 800088c:	e011      	b.n	80008b2 <regMode+0x3a>
		while (!(USART2->ISR & USART_ISR_TXE))
 800088e:	bf00      	nop
 8000890:	4b0f      	ldr	r3, [pc, #60]	; (80008d0 <regMode+0x58>)
 8000892:	69db      	ldr	r3, [r3, #28]
 8000894:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000898:	2b00      	cmp	r3, #0
 800089a:	d0f9      	beq.n	8000890 <regMode+0x18>
			; //waits for empty transmit
		USART2->TDR = reg[i];
 800089c:	7bfb      	ldrb	r3, [r7, #15]
 800089e:	3310      	adds	r3, #16
 80008a0:	443b      	add	r3, r7
 80008a2:	f813 2c10 	ldrb.w	r2, [r3, #-16]
 80008a6:	4b0a      	ldr	r3, [pc, #40]	; (80008d0 <regMode+0x58>)
 80008a8:	b292      	uxth	r2, r2
 80008aa:	851a      	strh	r2, [r3, #40]	; 0x28
		i++;	//increments array
 80008ac:	7bfb      	ldrb	r3, [r7, #15]
 80008ae:	3301      	adds	r3, #1
 80008b0:	73fb      	strb	r3, [r7, #15]
	while (i < 12) { //sends data from lowest byte to highest byte
 80008b2:	7bfb      	ldrb	r3, [r7, #15]
 80008b4:	2b0b      	cmp	r3, #11
 80008b6:	d9ea      	bls.n	800088e <regMode+0x16>
	}
	ACK_LENGTH = 12; //Acknowledge packet 12 bytes long
 80008b8:	4b06      	ldr	r3, [pc, #24]	; (80008d4 <regMode+0x5c>)
 80008ba:	220c      	movs	r2, #12
 80008bc:	601a      	str	r2, [r3, #0]
	delay_us(CMD_DELAY); //to separate transmission and received data
 80008be:	4806      	ldr	r0, [pc, #24]	; (80008d8 <regMode+0x60>)
 80008c0:	f7ff fe9c 	bl	80005fc <delay_us>
}
 80008c4:	bf00      	nop
 80008c6:	3710      	adds	r7, #16
 80008c8:	46bd      	mov	sp, r7
 80008ca:	bd80      	pop	{r7, pc}
 80008cc:	080026ec 	.word	0x080026ec
 80008d0:	40004400 	.word	0x40004400
 80008d4:	20000358 	.word	0x20000358
 80008d8:	000c3500 	.word	0x000c3500

080008dc <store>:

//stores template at specified buffer (buff1/buff2) at specified location (pageID)
void store(char buffID, uint16_t pageID) {
 80008dc:	b580      	push	{r7, lr}
 80008de:	b088      	sub	sp, #32
 80008e0:	af00      	add	r7, sp, #0
 80008e2:	4603      	mov	r3, r0
 80008e4:	460a      	mov	r2, r1
 80008e6:	71fb      	strb	r3, [r7, #7]
 80008e8:	4613      	mov	r3, r2
 80008ea:	80bb      	strh	r3, [r7, #4]
	//sum = package identifier + package length + instruction code + package contents
	//IMPORTANT is the parameter number part of the checksum?? need to verify by checking if it exceeds 2 bytes
	uint16_t sum = 0x01 + 0x0006 + 0x06 + buffID + pageID;//0x0007 package length, 0x01 package identifer
 80008ec:	79fb      	ldrb	r3, [r7, #7]
 80008ee:	b29a      	uxth	r2, r3
 80008f0:	88bb      	ldrh	r3, [r7, #4]
 80008f2:	4413      	add	r3, r2
 80008f4:	b29b      	uxth	r3, r3
 80008f6:	330d      	adds	r3, #13
 80008f8:	83bb      	strh	r3, [r7, #28]
	char sum1 = (sum >> 8) & 0xFF;
 80008fa:	8bbb      	ldrh	r3, [r7, #28]
 80008fc:	0a1b      	lsrs	r3, r3, #8
 80008fe:	b29b      	uxth	r3, r3
 8000900:	76fb      	strb	r3, [r7, #27]
	char sum2 = sum & 0xFF;
 8000902:	8bbb      	ldrh	r3, [r7, #28]
 8000904:	76bb      	strb	r3, [r7, #26]

	//separates pageID
	char pageIDH = (pageID >> 8) & 0xFF;
 8000906:	88bb      	ldrh	r3, [r7, #4]
 8000908:	0a1b      	lsrs	r3, r3, #8
 800090a:	b29b      	uxth	r3, r3
 800090c:	767b      	strb	r3, [r7, #25]
	char pageIDL = pageID & 0xFF;
 800090e:	88bb      	ldrh	r3, [r7, #4]
 8000910:	763b      	strb	r3, [r7, #24]

	//might need to adjust address (will I have to change this? make current module address a global variable?
	char sto[15] = { 0xEF, 0x01, 0xFF, 0xFF, 0xFF, 0xFF, 0x01, 0x00, 0x06,//instructions
 8000912:	23ef      	movs	r3, #239	; 0xef
 8000914:	723b      	strb	r3, [r7, #8]
 8000916:	2301      	movs	r3, #1
 8000918:	727b      	strb	r3, [r7, #9]
 800091a:	23ff      	movs	r3, #255	; 0xff
 800091c:	72bb      	strb	r3, [r7, #10]
 800091e:	23ff      	movs	r3, #255	; 0xff
 8000920:	72fb      	strb	r3, [r7, #11]
 8000922:	23ff      	movs	r3, #255	; 0xff
 8000924:	733b      	strb	r3, [r7, #12]
 8000926:	23ff      	movs	r3, #255	; 0xff
 8000928:	737b      	strb	r3, [r7, #13]
 800092a:	2301      	movs	r3, #1
 800092c:	73bb      	strb	r3, [r7, #14]
 800092e:	2300      	movs	r3, #0
 8000930:	73fb      	strb	r3, [r7, #15]
 8000932:	2306      	movs	r3, #6
 8000934:	743b      	strb	r3, [r7, #16]
 8000936:	2306      	movs	r3, #6
 8000938:	747b      	strb	r3, [r7, #17]
 800093a:	79fb      	ldrb	r3, [r7, #7]
 800093c:	74bb      	strb	r3, [r7, #18]
 800093e:	7e7b      	ldrb	r3, [r7, #25]
 8000940:	74fb      	strb	r3, [r7, #19]
 8000942:	7e3b      	ldrb	r3, [r7, #24]
 8000944:	753b      	strb	r3, [r7, #20]
 8000946:	7efb      	ldrb	r3, [r7, #27]
 8000948:	757b      	strb	r3, [r7, #21]
 800094a:	7ebb      	ldrb	r3, [r7, #26]
 800094c:	75bb      	strb	r3, [r7, #22]
			0x06, buffID, pageIDH, pageIDL, sum1, sum2 };

	uint8_t i = 0;		//iteration counter
 800094e:	2300      	movs	r3, #0
 8000950:	77fb      	strb	r3, [r7, #31]
	while (i < 15) { //sends data from lowest byte to highest byte
 8000952:	e011      	b.n	8000978 <store+0x9c>
		while (!(USART2->ISR & USART_ISR_TXE))
 8000954:	bf00      	nop
 8000956:	4b0f      	ldr	r3, [pc, #60]	; (8000994 <store+0xb8>)
 8000958:	69db      	ldr	r3, [r3, #28]
 800095a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800095e:	2b00      	cmp	r3, #0
 8000960:	d0f9      	beq.n	8000956 <store+0x7a>
			; //waits for empty transmit
		USART2->TDR = sto[i];
 8000962:	7ffb      	ldrb	r3, [r7, #31]
 8000964:	3320      	adds	r3, #32
 8000966:	443b      	add	r3, r7
 8000968:	f813 2c18 	ldrb.w	r2, [r3, #-24]
 800096c:	4b09      	ldr	r3, [pc, #36]	; (8000994 <store+0xb8>)
 800096e:	b292      	uxth	r2, r2
 8000970:	851a      	strh	r2, [r3, #40]	; 0x28
		i++;	//increments array
 8000972:	7ffb      	ldrb	r3, [r7, #31]
 8000974:	3301      	adds	r3, #1
 8000976:	77fb      	strb	r3, [r7, #31]
	while (i < 15) { //sends data from lowest byte to highest byte
 8000978:	7ffb      	ldrb	r3, [r7, #31]
 800097a:	2b0e      	cmp	r3, #14
 800097c:	d9ea      	bls.n	8000954 <store+0x78>
	}
	ACK_LENGTH = 12; //Acknowledge packet 12 bytes long
 800097e:	4b06      	ldr	r3, [pc, #24]	; (8000998 <store+0xbc>)
 8000980:	220c      	movs	r2, #12
 8000982:	601a      	str	r2, [r3, #0]
	delay_us(CMD_DELAY); //to separate transmission and received data
 8000984:	4805      	ldr	r0, [pc, #20]	; (800099c <store+0xc0>)
 8000986:	f7ff fe39 	bl	80005fc <delay_us>
}
 800098a:	bf00      	nop
 800098c:	3720      	adds	r7, #32
 800098e:	46bd      	mov	sp, r7
 8000990:	bd80      	pop	{r7, pc}
 8000992:	bf00      	nop
 8000994:	40004400 	.word	0x40004400
 8000998:	20000358 	.word	0x20000358
 800099c:	000c3500 	.word	0x000c3500

080009a0 <empty>:
	ACK_LENGTH = 12; //Acknowledge packet 12 bytes long
	delay_us(CMD_DELAY); //to separate transmission and received data
}

//empties entire data base
void empty(void) {
 80009a0:	b580      	push	{r7, lr}
 80009a2:	b084      	sub	sp, #16
 80009a4:	af00      	add	r7, sp, #0
	//might need to adjust address (will I have to change this? make current module address a global variable?
	char emp[12] = { 0xEF, 0x01, 0xFF, 0xFF, 0xFF, 0xFF, 0x01, 0x00, 0x03,//instructions
 80009a6:	4a13      	ldr	r2, [pc, #76]	; (80009f4 <empty+0x54>)
 80009a8:	463b      	mov	r3, r7
 80009aa:	ca07      	ldmia	r2, {r0, r1, r2}
 80009ac:	e883 0007 	stmia.w	r3, {r0, r1, r2}
			0x0D, 0x00, 0x11 };

	uint8_t i = 0;		//iteration counter
 80009b0:	2300      	movs	r3, #0
 80009b2:	73fb      	strb	r3, [r7, #15]
	while (i < 11) { //sends data from lowest byte to highest byte
 80009b4:	e011      	b.n	80009da <empty+0x3a>
		while (!(USART2->ISR & USART_ISR_TXE))
 80009b6:	bf00      	nop
 80009b8:	4b0f      	ldr	r3, [pc, #60]	; (80009f8 <empty+0x58>)
 80009ba:	69db      	ldr	r3, [r3, #28]
 80009bc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80009c0:	2b00      	cmp	r3, #0
 80009c2:	d0f9      	beq.n	80009b8 <empty+0x18>
			; //waits for empty transmit
		USART2->TDR = emp[i];
 80009c4:	7bfb      	ldrb	r3, [r7, #15]
 80009c6:	3310      	adds	r3, #16
 80009c8:	443b      	add	r3, r7
 80009ca:	f813 2c10 	ldrb.w	r2, [r3, #-16]
 80009ce:	4b0a      	ldr	r3, [pc, #40]	; (80009f8 <empty+0x58>)
 80009d0:	b292      	uxth	r2, r2
 80009d2:	851a      	strh	r2, [r3, #40]	; 0x28
		i++;	//increments array
 80009d4:	7bfb      	ldrb	r3, [r7, #15]
 80009d6:	3301      	adds	r3, #1
 80009d8:	73fb      	strb	r3, [r7, #15]
	while (i < 11) { //sends data from lowest byte to highest byte
 80009da:	7bfb      	ldrb	r3, [r7, #15]
 80009dc:	2b0a      	cmp	r3, #10
 80009de:	d9ea      	bls.n	80009b6 <empty+0x16>
	}
	ACK_LENGTH = 12; //Acknowledge packet 12 bytes long
 80009e0:	4b06      	ldr	r3, [pc, #24]	; (80009fc <empty+0x5c>)
 80009e2:	220c      	movs	r2, #12
 80009e4:	601a      	str	r2, [r3, #0]
	delay_us(CMD_DELAY); //to separate transmission and received data
 80009e6:	4806      	ldr	r0, [pc, #24]	; (8000a00 <empty+0x60>)
 80009e8:	f7ff fe08 	bl	80005fc <delay_us>
}
 80009ec:	bf00      	nop
 80009ee:	3710      	adds	r7, #16
 80009f0:	46bd      	mov	sp, r7
 80009f2:	bd80      	pop	{r7, pc}
 80009f4:	080026f8 	.word	0x080026f8
 80009f8:	40004400 	.word	0x40004400
 80009fc:	20000358 	.word	0x20000358
 8000a00:	000c3500 	.word	0x000c3500

08000a04 <search>:
	delay_us(CMD_DELAY); //to separate transmission and received data
}

//search whole library to find what matches
//INPUT: BufferID (charbuff1/charbuff2), startPage(searching start), pageNum(searching numbers)
void search(char buffID, uint16_t startPage, uint16_t pageNum) {
 8000a04:	b580      	push	{r7, lr}
 8000a06:	b08a      	sub	sp, #40	; 0x28
 8000a08:	af00      	add	r7, sp, #0
 8000a0a:	4603      	mov	r3, r0
 8000a0c:	71fb      	strb	r3, [r7, #7]
 8000a0e:	460b      	mov	r3, r1
 8000a10:	80bb      	strh	r3, [r7, #4]
 8000a12:	4613      	mov	r3, r2
 8000a14:	807b      	strh	r3, [r7, #2]
	//checksum
	int16_t sum = 0x01 + 0x0008 + 0x04 + buffID + startPage + pageNum;
 8000a16:	79fb      	ldrb	r3, [r7, #7]
 8000a18:	b29a      	uxth	r2, r3
 8000a1a:	88bb      	ldrh	r3, [r7, #4]
 8000a1c:	4413      	add	r3, r2
 8000a1e:	b29a      	uxth	r2, r3
 8000a20:	887b      	ldrh	r3, [r7, #2]
 8000a22:	4413      	add	r3, r2
 8000a24:	b29b      	uxth	r3, r3
 8000a26:	330d      	adds	r3, #13
 8000a28:	b29b      	uxth	r3, r3
 8000a2a:	84bb      	strh	r3, [r7, #36]	; 0x24
	char sum1 = (sum >> 8) & 0xFF;
 8000a2c:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	; 0x24
 8000a30:	121b      	asrs	r3, r3, #8
 8000a32:	b21b      	sxth	r3, r3
 8000a34:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
	char sum2 = sum & 0xFF;
 8000a38:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8000a3a:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22

	//separates startPage and pageNum
	char sPH = (startPage >> 8) & 0xFF;
 8000a3e:	88bb      	ldrh	r3, [r7, #4]
 8000a40:	0a1b      	lsrs	r3, r3, #8
 8000a42:	b29b      	uxth	r3, r3
 8000a44:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
	char sPL = startPage & 0xFF;
 8000a48:	88bb      	ldrh	r3, [r7, #4]
 8000a4a:	f887 3020 	strb.w	r3, [r7, #32]
	char pNH = (pageNum >> 8) & 0xFF;
 8000a4e:	887b      	ldrh	r3, [r7, #2]
 8000a50:	0a1b      	lsrs	r3, r3, #8
 8000a52:	b29b      	uxth	r3, r3
 8000a54:	77fb      	strb	r3, [r7, #31]
	char pNL = pageNum & 0xFF;
 8000a56:	887b      	ldrh	r3, [r7, #2]
 8000a58:	77bb      	strb	r3, [r7, #30]

	//might need to adjust address (will I have to change this? make current module address a global variable?
	char ser[17] = { 0xEF, 0x01, 0xFF, 0xFF, 0xFF, 0xFF, 0x01, 0x00, 0x08,//instructions
 8000a5a:	23ef      	movs	r3, #239	; 0xef
 8000a5c:	733b      	strb	r3, [r7, #12]
 8000a5e:	2301      	movs	r3, #1
 8000a60:	737b      	strb	r3, [r7, #13]
 8000a62:	23ff      	movs	r3, #255	; 0xff
 8000a64:	73bb      	strb	r3, [r7, #14]
 8000a66:	23ff      	movs	r3, #255	; 0xff
 8000a68:	73fb      	strb	r3, [r7, #15]
 8000a6a:	23ff      	movs	r3, #255	; 0xff
 8000a6c:	743b      	strb	r3, [r7, #16]
 8000a6e:	23ff      	movs	r3, #255	; 0xff
 8000a70:	747b      	strb	r3, [r7, #17]
 8000a72:	2301      	movs	r3, #1
 8000a74:	74bb      	strb	r3, [r7, #18]
 8000a76:	2300      	movs	r3, #0
 8000a78:	74fb      	strb	r3, [r7, #19]
 8000a7a:	2308      	movs	r3, #8
 8000a7c:	753b      	strb	r3, [r7, #20]
 8000a7e:	2304      	movs	r3, #4
 8000a80:	757b      	strb	r3, [r7, #21]
 8000a82:	79fb      	ldrb	r3, [r7, #7]
 8000a84:	75bb      	strb	r3, [r7, #22]
 8000a86:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 8000a8a:	75fb      	strb	r3, [r7, #23]
 8000a8c:	f897 3020 	ldrb.w	r3, [r7, #32]
 8000a90:	763b      	strb	r3, [r7, #24]
 8000a92:	7ffb      	ldrb	r3, [r7, #31]
 8000a94:	767b      	strb	r3, [r7, #25]
 8000a96:	7fbb      	ldrb	r3, [r7, #30]
 8000a98:	76bb      	strb	r3, [r7, #26]
 8000a9a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8000a9e:	76fb      	strb	r3, [r7, #27]
 8000aa0:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8000aa4:	773b      	strb	r3, [r7, #28]
			0x04, buffID, sPH, sPL, pNH, pNL, sum1, sum2 };

	uint8_t i = 0;		//iteration counter
 8000aa6:	2300      	movs	r3, #0
 8000aa8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	while (i < 17) { //sends data from lowest byte to highest byte
 8000aac:	e014      	b.n	8000ad8 <search+0xd4>
		while (!(USART2->ISR & USART_ISR_TXE))
 8000aae:	bf00      	nop
 8000ab0:	4b10      	ldr	r3, [pc, #64]	; (8000af4 <search+0xf0>)
 8000ab2:	69db      	ldr	r3, [r3, #28]
 8000ab4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000ab8:	2b00      	cmp	r3, #0
 8000aba:	d0f9      	beq.n	8000ab0 <search+0xac>
			; //waits for empty transmit
		USART2->TDR = ser[i];
 8000abc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8000ac0:	3328      	adds	r3, #40	; 0x28
 8000ac2:	443b      	add	r3, r7
 8000ac4:	f813 2c1c 	ldrb.w	r2, [r3, #-28]
 8000ac8:	4b0a      	ldr	r3, [pc, #40]	; (8000af4 <search+0xf0>)
 8000aca:	b292      	uxth	r2, r2
 8000acc:	851a      	strh	r2, [r3, #40]	; 0x28
		i++;	//increments array
 8000ace:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8000ad2:	3301      	adds	r3, #1
 8000ad4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	while (i < 17) { //sends data from lowest byte to highest byte
 8000ad8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8000adc:	2b10      	cmp	r3, #16
 8000ade:	d9e6      	bls.n	8000aae <search+0xaa>
	}
	ACK_LENGTH = 16; //Acknowledge packet 12 bytes long
 8000ae0:	4b05      	ldr	r3, [pc, #20]	; (8000af8 <search+0xf4>)
 8000ae2:	2210      	movs	r2, #16
 8000ae4:	601a      	str	r2, [r3, #0]
	delay_us(CMD_DELAY); //to separate transmission and received data
 8000ae6:	4805      	ldr	r0, [pc, #20]	; (8000afc <search+0xf8>)
 8000ae8:	f7ff fd88 	bl	80005fc <delay_us>
}
 8000aec:	bf00      	nop
 8000aee:	3728      	adds	r7, #40	; 0x28
 8000af0:	46bd      	mov	sp, r7
 8000af2:	bd80      	pop	{r7, pc}
 8000af4:	40004400 	.word	0x40004400
 8000af8:	20000358 	.word	0x20000358
 8000afc:	000c3500 	.word	0x000c3500

08000b00 <LCD_init>:
//void clear_LCD(void);

//data bus array
uint16_t GPIO_Pin[] = {D4, D5, D6, D7};

void LCD_init(void) {
 8000b00:	b580      	push	{r7, lr}
 8000b02:	af00      	add	r7, sp, #0
  delay_us(100000);
 8000b04:	4825      	ldr	r0, [pc, #148]	; (8000b9c <LCD_init+0x9c>)
 8000b06:	f7ff fd79 	bl	80005fc <delay_us>
  RCC->AHB2ENR |= (RCC_AHB2ENR_GPIOEEN); // enable GPIOA clock on bus
 8000b0a:	4b25      	ldr	r3, [pc, #148]	; (8000ba0 <LCD_init+0xa0>)
 8000b0c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000b0e:	4a24      	ldr	r2, [pc, #144]	; (8000ba0 <LCD_init+0xa0>)
 8000b10:	f043 0310 	orr.w	r3, r3, #16
 8000b14:	64d3      	str	r3, [r2, #76]	; 0x4c

  // Making control pins output mode bits(01)
  control_pins->MODER &=
 8000b16:	4b23      	ldr	r3, [pc, #140]	; (8000ba4 <LCD_init+0xa4>)
 8000b18:	681b      	ldr	r3, [r3, #0]
 8000b1a:	4a22      	ldr	r2, [pc, #136]	; (8000ba4 <LCD_init+0xa4>)
 8000b1c:	f3c3 0311 	ubfx	r3, r3, #0, #18
 8000b20:	6013      	str	r3, [r2, #0]
      ~(GPIO_MODER_MODE9 | GPIO_MODER_MODE10 | GPIO_MODER_MODE11 |
        GPIO_MODER_MODE12 | GPIO_MODER_MODE13 | GPIO_MODER_MODE14 |
        GPIO_MODER_MODE15); // clear bits for PA
  control_pins->MODER |=
 8000b22:	4b20      	ldr	r3, [pc, #128]	; (8000ba4 <LCD_init+0xa4>)
 8000b24:	681b      	ldr	r3, [r3, #0]
 8000b26:	4a1f      	ldr	r2, [pc, #124]	; (8000ba4 <LCD_init+0xa4>)
 8000b28:	f043 43aa 	orr.w	r3, r3, #1426063360	; 0x55000000
 8000b2c:	f443 03a8 	orr.w	r3, r3, #5505024	; 0x540000
 8000b30:	6013      	str	r3, [r2, #0]
      (GPIO_MODER_MODE9_0 | GPIO_MODER_MODE10_0 | GPIO_MODER_MODE11_0 |
       GPIO_MODER_MODE12_0 | GPIO_MODER_MODE13_0 | GPIO_MODER_MODE14_0 |
       GPIO_MODER_MODE15_0); // set up DB4 to DB7, RS, RW, E as outputs
  control_pins->OTYPER &=
 8000b32:	4b1c      	ldr	r3, [pc, #112]	; (8000ba4 <LCD_init+0xa4>)
 8000b34:	685b      	ldr	r3, [r3, #4]
 8000b36:	4a1b      	ldr	r2, [pc, #108]	; (8000ba4 <LCD_init+0xa4>)
 8000b38:	f423 437e 	bic.w	r3, r3, #65024	; 0xfe00
 8000b3c:	6053      	str	r3, [r2, #4]
      ~(GPIO_OTYPER_OT9 | GPIO_OTYPER_OT10 | GPIO_OTYPER_OT11 | GPIO_OTYPER_OT12 |
        GPIO_OTYPER_OT13 | GPIO_OTYPER_OT14 | GPIO_OTYPER_OT15);
  control_pins->OSPEEDR |=
 8000b3e:	4b19      	ldr	r3, [pc, #100]	; (8000ba4 <LCD_init+0xa4>)
 8000b40:	689b      	ldr	r3, [r3, #8]
 8000b42:	4a18      	ldr	r2, [pc, #96]	; (8000ba4 <LCD_init+0xa4>)
 8000b44:	ea6f 3383 	mvn.w	r3, r3, lsl #14
 8000b48:	ea6f 3393 	mvn.w	r3, r3, lsr #14
 8000b4c:	6093      	str	r3, [r2, #8]
      ((3 << GPIO_OSPEEDR_OSPEED9_Pos) | (3 << GPIO_OSPEEDR_OSPEED10_Pos) |
       (3 << GPIO_OSPEEDR_OSPEED11_Pos) | (3 << GPIO_OSPEEDR_OSPEED12_Pos) |
       (3 << GPIO_OSPEEDR_OSPEED13_Pos) | (3 << GPIO_OSPEEDR_OSPEED14_Pos) |
       (3 << GPIO_OSPEEDR_OSPEED15_Pos));
  control_pins->BRR =
 8000b4e:	4b15      	ldr	r3, [pc, #84]	; (8000ba4 <LCD_init+0xa4>)
 8000b50:	f44f 427e 	mov.w	r2, #65024	; 0xfe00
 8000b54:	629a      	str	r2, [r3, #40]	; 0x28
      (D4 | D5 | D6 | D7 | EN | RW | RS); // Initializes data to all 0

  //LCD init commands based on the LCD datasheet
  delay_us(100000);
 8000b56:	4811      	ldr	r0, [pc, #68]	; (8000b9c <LCD_init+0x9c>)
 8000b58:	f7ff fd50 	bl	80005fc <delay_us>
  command(0x30);
 8000b5c:	2030      	movs	r0, #48	; 0x30
 8000b5e:	f000 f83d 	bl	8000bdc <command>
  delay_us(100);
 8000b62:	2064      	movs	r0, #100	; 0x64
 8000b64:	f7ff fd4a 	bl	80005fc <delay_us>
  command(0x30);
 8000b68:	2030      	movs	r0, #48	; 0x30
 8000b6a:	f000 f837 	bl	8000bdc <command>
  delay_us(100);
 8000b6e:	2064      	movs	r0, #100	; 0x64
 8000b70:	f7ff fd44 	bl	80005fc <delay_us>
  command(0x30);
 8000b74:	2030      	movs	r0, #48	; 0x30
 8000b76:	f000 f831 	bl	8000bdc <command>
  delay_us(100);
 8000b7a:	2064      	movs	r0, #100	; 0x64
 8000b7c:	f7ff fd3e 	bl	80005fc <delay_us>
  command(0x20);
 8000b80:	2020      	movs	r0, #32
 8000b82:	f000 f82b 	bl	8000bdc <command>
  delay_us(100);
 8000b86:	2064      	movs	r0, #100	; 0x64
 8000b88:	f7ff fd38 	bl	80005fc <delay_us>
  command(0x02);
 8000b8c:	2002      	movs	r0, #2
 8000b8e:	f000 f825 	bl	8000bdc <command>
  delay_us(100);
 8000b92:	2064      	movs	r0, #100	; 0x64
 8000b94:	f7ff fd32 	bl	80005fc <delay_us>
}
 8000b98:	bf00      	nop
 8000b9a:	bd80      	pop	{r7, pc}
 8000b9c:	000186a0 	.word	0x000186a0
 8000ba0:	40021000 	.word	0x40021000
 8000ba4:	48001000 	.word	0x48001000

08000ba8 <Nybble>:

void Nybble() {
 8000ba8:	b580      	push	{r7, lr}
 8000baa:	af00      	add	r7, sp, #0
  control_pins->BSRR = EN;  //turn on EN for pulse
 8000bac:	4b0a      	ldr	r3, [pc, #40]	; (8000bd8 <Nybble+0x30>)
 8000bae:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000bb2:	619a      	str	r2, [r3, #24]
  delay_us(50); // wait
 8000bb4:	2032      	movs	r0, #50	; 0x32
 8000bb6:	f7ff fd21 	bl	80005fc <delay_us>
  control_pins->BRR = EN;   //turn off EN for pulse
 8000bba:	4b07      	ldr	r3, [pc, #28]	; (8000bd8 <Nybble+0x30>)
 8000bbc:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000bc0:	629a      	str	r2, [r3, #40]	; 0x28
  delay_us(50);                                // wait
 8000bc2:	2032      	movs	r0, #50	; 0x32
 8000bc4:	f7ff fd1a 	bl	80005fc <delay_us>
  control_pins->ODR &= ~((D4 | D5 | D6 | D7)); // clear data registers
 8000bc8:	4b03      	ldr	r3, [pc, #12]	; (8000bd8 <Nybble+0x30>)
 8000bca:	695b      	ldr	r3, [r3, #20]
 8000bcc:	4a02      	ldr	r2, [pc, #8]	; (8000bd8 <Nybble+0x30>)
 8000bce:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8000bd2:	6153      	str	r3, [r2, #20]
}
 8000bd4:	bf00      	nop
 8000bd6:	bd80      	pop	{r7, pc}
 8000bd8:	48001000 	.word	0x48001000

08000bdc <command>:

void command(uint8_t command) {
 8000bdc:	b580      	push	{r7, lr}
 8000bde:	b086      	sub	sp, #24
 8000be0:	af00      	add	r7, sp, #0
 8000be2:	4603      	mov	r3, r0
 8000be4:	71fb      	strb	r3, [r7, #7]
  uint8_t command2 = command >> 4; //shift higher nibbles to lower nibbles
 8000be6:	79fb      	ldrb	r3, [r7, #7]
 8000be8:	091b      	lsrs	r3, r3, #4
 8000bea:	73fb      	strb	r3, [r7, #15]
  control_pins->BRR = (RS | RW); // set RS and RW to zero
 8000bec:	4b2a      	ldr	r3, [pc, #168]	; (8000c98 <command+0xbc>)
 8000bee:	f44f 62c0 	mov.w	r2, #1536	; 0x600
 8000bf2:	629a      	str	r2, [r3, #40]	; 0x28

  for (int i = 0; i < 4; i++) {  //loop through data bus and turn on or off
 8000bf4:	2300      	movs	r3, #0
 8000bf6:	617b      	str	r3, [r7, #20]
 8000bf8:	e017      	b.n	8000c2a <command+0x4e>
    if ((command2 >> i) & 0x01) {
 8000bfa:	7bfa      	ldrb	r2, [r7, #15]
 8000bfc:	697b      	ldr	r3, [r7, #20]
 8000bfe:	fa42 f303 	asr.w	r3, r2, r3
 8000c02:	f003 0301 	and.w	r3, r3, #1
 8000c06:	2b00      	cmp	r3, #0
 8000c08:	d006      	beq.n	8000c18 <command+0x3c>
      control_pins->BSRR = GPIO_Pin[i];
 8000c0a:	4a24      	ldr	r2, [pc, #144]	; (8000c9c <command+0xc0>)
 8000c0c:	697b      	ldr	r3, [r7, #20]
 8000c0e:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8000c12:	4b21      	ldr	r3, [pc, #132]	; (8000c98 <command+0xbc>)
 8000c14:	619a      	str	r2, [r3, #24]
 8000c16:	e005      	b.n	8000c24 <command+0x48>
    } else {
      control_pins->BRR = GPIO_Pin[i];
 8000c18:	4a20      	ldr	r2, [pc, #128]	; (8000c9c <command+0xc0>)
 8000c1a:	697b      	ldr	r3, [r7, #20]
 8000c1c:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8000c20:	4b1d      	ldr	r3, [pc, #116]	; (8000c98 <command+0xbc>)
 8000c22:	629a      	str	r2, [r3, #40]	; 0x28
  for (int i = 0; i < 4; i++) {  //loop through data bus and turn on or off
 8000c24:	697b      	ldr	r3, [r7, #20]
 8000c26:	3301      	adds	r3, #1
 8000c28:	617b      	str	r3, [r7, #20]
 8000c2a:	697b      	ldr	r3, [r7, #20]
 8000c2c:	2b03      	cmp	r3, #3
 8000c2e:	dde4      	ble.n	8000bfa <command+0x1e>
    }
  }

  delay_us(1000);
 8000c30:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000c34:	f7ff fce2 	bl	80005fc <delay_us>
  Nybble(); // Send pulse
 8000c38:	f7ff ffb6 	bl	8000ba8 <Nybble>

  for (int i = 0; i < 4; i++) {
 8000c3c:	2300      	movs	r3, #0
 8000c3e:	613b      	str	r3, [r7, #16]
 8000c40:	e017      	b.n	8000c72 <command+0x96>
    if ((command >> i) & 0x01) { //loop through data bus and turn on or off
 8000c42:	79fa      	ldrb	r2, [r7, #7]
 8000c44:	693b      	ldr	r3, [r7, #16]
 8000c46:	fa42 f303 	asr.w	r3, r2, r3
 8000c4a:	f003 0301 	and.w	r3, r3, #1
 8000c4e:	2b00      	cmp	r3, #0
 8000c50:	d006      	beq.n	8000c60 <command+0x84>
      control_pins->BSRR = GPIO_Pin[i];
 8000c52:	4a12      	ldr	r2, [pc, #72]	; (8000c9c <command+0xc0>)
 8000c54:	693b      	ldr	r3, [r7, #16]
 8000c56:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8000c5a:	4b0f      	ldr	r3, [pc, #60]	; (8000c98 <command+0xbc>)
 8000c5c:	619a      	str	r2, [r3, #24]
 8000c5e:	e005      	b.n	8000c6c <command+0x90>
    } else {
      control_pins->BRR = GPIO_Pin[i];
 8000c60:	4a0e      	ldr	r2, [pc, #56]	; (8000c9c <command+0xc0>)
 8000c62:	693b      	ldr	r3, [r7, #16]
 8000c64:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8000c68:	4b0b      	ldr	r3, [pc, #44]	; (8000c98 <command+0xbc>)
 8000c6a:	629a      	str	r2, [r3, #40]	; 0x28
  for (int i = 0; i < 4; i++) {
 8000c6c:	693b      	ldr	r3, [r7, #16]
 8000c6e:	3301      	adds	r3, #1
 8000c70:	613b      	str	r3, [r7, #16]
 8000c72:	693b      	ldr	r3, [r7, #16]
 8000c74:	2b03      	cmp	r3, #3
 8000c76:	dde4      	ble.n	8000c42 <command+0x66>
    }
  }
  delay_us(1000);
 8000c78:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000c7c:	f7ff fcbe 	bl	80005fc <delay_us>
  Nybble();                                    // Send pulse
 8000c80:	f7ff ff92 	bl	8000ba8 <Nybble>
  control_pins->ODR &= ~((D4 | D5 | D6 | D7)); // Clears registers
 8000c84:	4b04      	ldr	r3, [pc, #16]	; (8000c98 <command+0xbc>)
 8000c86:	695b      	ldr	r3, [r3, #20]
 8000c88:	4a03      	ldr	r2, [pc, #12]	; (8000c98 <command+0xbc>)
 8000c8a:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8000c8e:	6153      	str	r3, [r2, #20]
}
 8000c90:	bf00      	nop
 8000c92:	3718      	adds	r7, #24
 8000c94:	46bd      	mov	sp, r7
 8000c96:	bd80      	pop	{r7, pc}
 8000c98:	48001000 	.word	0x48001000
 8000c9c:	20000004 	.word	0x20000004

08000ca0 <write>:

void write(char letter) {  //write 1 character on the LCD display
 8000ca0:	b580      	push	{r7, lr}
 8000ca2:	b086      	sub	sp, #24
 8000ca4:	af00      	add	r7, sp, #0
 8000ca6:	4603      	mov	r3, r0
 8000ca8:	71fb      	strb	r3, [r7, #7]
  uint8_t c = letter;
 8000caa:	79fb      	ldrb	r3, [r7, #7]
 8000cac:	73fb      	strb	r3, [r7, #15]
  uint8_t c2 = c >> 4;
 8000cae:	7bfb      	ldrb	r3, [r7, #15]
 8000cb0:	091b      	lsrs	r3, r3, #4
 8000cb2:	73bb      	strb	r3, [r7, #14]
  control_pins->BSRR = (RS); // set RS on
 8000cb4:	4b30      	ldr	r3, [pc, #192]	; (8000d78 <write+0xd8>)
 8000cb6:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000cba:	619a      	str	r2, [r3, #24]
  control_pins->BRR = (RW);  // set RW off
 8000cbc:	4b2e      	ldr	r3, [pc, #184]	; (8000d78 <write+0xd8>)
 8000cbe:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000cc2:	629a      	str	r2, [r3, #40]	; 0x28
  for (int i = 0; i < 4; i++) { //loop through data bus and turn on or off
 8000cc4:	2300      	movs	r3, #0
 8000cc6:	617b      	str	r3, [r7, #20]
 8000cc8:	e017      	b.n	8000cfa <write+0x5a>
    if ((c2 >> i) & 0x01) {
 8000cca:	7bba      	ldrb	r2, [r7, #14]
 8000ccc:	697b      	ldr	r3, [r7, #20]
 8000cce:	fa42 f303 	asr.w	r3, r2, r3
 8000cd2:	f003 0301 	and.w	r3, r3, #1
 8000cd6:	2b00      	cmp	r3, #0
 8000cd8:	d006      	beq.n	8000ce8 <write+0x48>
      control_pins->BSRR = GPIO_Pin[i];
 8000cda:	4a28      	ldr	r2, [pc, #160]	; (8000d7c <write+0xdc>)
 8000cdc:	697b      	ldr	r3, [r7, #20]
 8000cde:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8000ce2:	4b25      	ldr	r3, [pc, #148]	; (8000d78 <write+0xd8>)
 8000ce4:	619a      	str	r2, [r3, #24]
 8000ce6:	e005      	b.n	8000cf4 <write+0x54>
    } else {
      control_pins->BRR = GPIO_Pin[i];
 8000ce8:	4a24      	ldr	r2, [pc, #144]	; (8000d7c <write+0xdc>)
 8000cea:	697b      	ldr	r3, [r7, #20]
 8000cec:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8000cf0:	4b21      	ldr	r3, [pc, #132]	; (8000d78 <write+0xd8>)
 8000cf2:	629a      	str	r2, [r3, #40]	; 0x28
  for (int i = 0; i < 4; i++) { //loop through data bus and turn on or off
 8000cf4:	697b      	ldr	r3, [r7, #20]
 8000cf6:	3301      	adds	r3, #1
 8000cf8:	617b      	str	r3, [r7, #20]
 8000cfa:	697b      	ldr	r3, [r7, #20]
 8000cfc:	2b03      	cmp	r3, #3
 8000cfe:	dde4      	ble.n	8000cca <write+0x2a>
    }
  }

  delay_us(1000);
 8000d00:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000d04:	f7ff fc7a 	bl	80005fc <delay_us>
  Nybble(); //send pulse
 8000d08:	f7ff ff4e 	bl	8000ba8 <Nybble>

  for (int i = 0; i < 4; i++) { //loop through data bus and turn on or off
 8000d0c:	2300      	movs	r3, #0
 8000d0e:	613b      	str	r3, [r7, #16]
 8000d10:	e017      	b.n	8000d42 <write+0xa2>
    if ((c >> i) & 0x01) {
 8000d12:	7bfa      	ldrb	r2, [r7, #15]
 8000d14:	693b      	ldr	r3, [r7, #16]
 8000d16:	fa42 f303 	asr.w	r3, r2, r3
 8000d1a:	f003 0301 	and.w	r3, r3, #1
 8000d1e:	2b00      	cmp	r3, #0
 8000d20:	d006      	beq.n	8000d30 <write+0x90>
      control_pins->BSRR = GPIO_Pin[i];
 8000d22:	4a16      	ldr	r2, [pc, #88]	; (8000d7c <write+0xdc>)
 8000d24:	693b      	ldr	r3, [r7, #16]
 8000d26:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8000d2a:	4b13      	ldr	r3, [pc, #76]	; (8000d78 <write+0xd8>)
 8000d2c:	619a      	str	r2, [r3, #24]
 8000d2e:	e005      	b.n	8000d3c <write+0x9c>
    } else {
      control_pins->BRR = GPIO_Pin[i];
 8000d30:	4a12      	ldr	r2, [pc, #72]	; (8000d7c <write+0xdc>)
 8000d32:	693b      	ldr	r3, [r7, #16]
 8000d34:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8000d38:	4b0f      	ldr	r3, [pc, #60]	; (8000d78 <write+0xd8>)
 8000d3a:	629a      	str	r2, [r3, #40]	; 0x28
  for (int i = 0; i < 4; i++) { //loop through data bus and turn on or off
 8000d3c:	693b      	ldr	r3, [r7, #16]
 8000d3e:	3301      	adds	r3, #1
 8000d40:	613b      	str	r3, [r7, #16]
 8000d42:	693b      	ldr	r3, [r7, #16]
 8000d44:	2b03      	cmp	r3, #3
 8000d46:	dde4      	ble.n	8000d12 <write+0x72>
    }
  }
  delay_us(1000);
 8000d48:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000d4c:	f7ff fc56 	bl	80005fc <delay_us>
  Nybble(); //send pulse
 8000d50:	f7ff ff2a 	bl	8000ba8 <Nybble>
  control_pins->BRR = (RS);                    // set RS back to zero
 8000d54:	4b08      	ldr	r3, [pc, #32]	; (8000d78 <write+0xd8>)
 8000d56:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000d5a:	629a      	str	r2, [r3, #40]	; 0x28
  control_pins->ODR &= ~((D4 | D5 | D6 | D7)); // Clears registers
 8000d5c:	4b06      	ldr	r3, [pc, #24]	; (8000d78 <write+0xd8>)
 8000d5e:	695b      	ldr	r3, [r3, #20]
 8000d60:	4a05      	ldr	r2, [pc, #20]	; (8000d78 <write+0xd8>)
 8000d62:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8000d66:	6153      	str	r3, [r2, #20]
  delay_us(100);
 8000d68:	2064      	movs	r0, #100	; 0x64
 8000d6a:	f7ff fc47 	bl	80005fc <delay_us>
}
 8000d6e:	bf00      	nop
 8000d70:	3718      	adds	r7, #24
 8000d72:	46bd      	mov	sp, r7
 8000d74:	bd80      	pop	{r7, pc}
 8000d76:	bf00      	nop
 8000d78:	48001000 	.word	0x48001000
 8000d7c:	20000004 	.word	0x20000004

08000d80 <lcd_set_cursor_position>:

void lcd_set_cursor_position(uint8_t row, uint8_t col) {
 8000d80:	b580      	push	{r7, lr}
 8000d82:	b084      	sub	sp, #16
 8000d84:	af00      	add	r7, sp, #0
 8000d86:	4603      	mov	r3, r0
 8000d88:	460a      	mov	r2, r1
 8000d8a:	71fb      	strb	r3, [r7, #7]
 8000d8c:	4613      	mov	r3, r2
 8000d8e:	71bb      	strb	r3, [r7, #6]
  uint8_t address;

  // Calculate the address based on row and col values
  if (row == 0) {
 8000d90:	79fb      	ldrb	r3, [r7, #7]
 8000d92:	2b00      	cmp	r3, #0
 8000d94:	d103      	bne.n	8000d9e <lcd_set_cursor_position+0x1e>
    address = 0x80 + col; // For row 0, the address starts from 0x80
 8000d96:	79bb      	ldrb	r3, [r7, #6]
 8000d98:	3b80      	subs	r3, #128	; 0x80
 8000d9a:	73fb      	strb	r3, [r7, #15]
 8000d9c:	e002      	b.n	8000da4 <lcd_set_cursor_position+0x24>
  } else {
    address = 0xC0 + col; // For row 1, the address starts from 0xC0
 8000d9e:	79bb      	ldrb	r3, [r7, #6]
 8000da0:	3b40      	subs	r3, #64	; 0x40
 8000da2:	73fb      	strb	r3, [r7, #15]
  }

  // Send the command to set the cursor position
  command(address);
 8000da4:	7bfb      	ldrb	r3, [r7, #15]
 8000da6:	4618      	mov	r0, r3
 8000da8:	f7ff ff18 	bl	8000bdc <command>
}
 8000dac:	bf00      	nop
 8000dae:	3710      	adds	r7, #16
 8000db0:	46bd      	mov	sp, r7
 8000db2:	bd80      	pop	{r7, pc}

08000db4 <str_write>:

void str_write(const char *str) { //writes a character array to LCD
 8000db4:	b580      	push	{r7, lr}
 8000db6:	b084      	sub	sp, #16
 8000db8:	af00      	add	r7, sp, #0
 8000dba:	6078      	str	r0, [r7, #4]
  for (int i = 0; str[i] != '\0'; i++) {
 8000dbc:	2300      	movs	r3, #0
 8000dbe:	60fb      	str	r3, [r7, #12]
 8000dc0:	e00c      	b.n	8000ddc <str_write+0x28>
    write(str[i]);
 8000dc2:	68fb      	ldr	r3, [r7, #12]
 8000dc4:	687a      	ldr	r2, [r7, #4]
 8000dc6:	4413      	add	r3, r2
 8000dc8:	781b      	ldrb	r3, [r3, #0]
 8000dca:	4618      	mov	r0, r3
 8000dcc:	f7ff ff68 	bl	8000ca0 <write>
    delay_us(100);
 8000dd0:	2064      	movs	r0, #100	; 0x64
 8000dd2:	f7ff fc13 	bl	80005fc <delay_us>
  for (int i = 0; str[i] != '\0'; i++) {
 8000dd6:	68fb      	ldr	r3, [r7, #12]
 8000dd8:	3301      	adds	r3, #1
 8000dda:	60fb      	str	r3, [r7, #12]
 8000ddc:	68fb      	ldr	r3, [r7, #12]
 8000dde:	687a      	ldr	r2, [r7, #4]
 8000de0:	4413      	add	r3, r2
 8000de2:	781b      	ldrb	r3, [r3, #0]
 8000de4:	2b00      	cmp	r3, #0
 8000de6:	d1ec      	bne.n	8000dc2 <str_write+0xe>
  }
	delay_us(100);
 8000de8:	2064      	movs	r0, #100	; 0x64
 8000dea:	f7ff fc07 	bl	80005fc <delay_us>
}
 8000dee:	bf00      	nop
 8000df0:	3710      	adds	r7, #16
 8000df2:	46bd      	mov	sp, r7
 8000df4:	bd80      	pop	{r7, pc}
	...

08000df8 <main>:
int EN_Flag = 0;
int FPIDrdy = 0;	//
int AT_Flag = 0;	//flag for attendance
int EX_Flag = 0;	//flag for exporting data

int main(void) {
 8000df8:	b580      	push	{r7, lr}
 8000dfa:	b088      	sub	sp, #32
 8000dfc:	af00      	add	r7, sp, #0

	HAL_Init();
 8000dfe:	f000 fb6a 	bl	80014d6 <HAL_Init>
	SystemClock_Config();
 8000e02:	f000 f98b 	bl	800111c <SystemClock_Config>
	LPUART_init();
 8000e06:	f000 fa35 	bl	8001274 <LPUART_init>
	LCD_init();
 8000e0a:	f7ff fe79 	bl	8000b00 <LCD_init>
	command(0x0C);
 8000e0e:	200c      	movs	r0, #12
 8000e10:	f7ff fee4 	bl	8000bdc <command>

	RCC->AHB2ENR |= RCC_AHB2ENR_GPIOCEN;  // GPIOC clock init
 8000e14:	4b51      	ldr	r3, [pc, #324]	; (8000f5c <main+0x164>)
 8000e16:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000e18:	4a50      	ldr	r2, [pc, #320]	; (8000f5c <main+0x164>)
 8000e1a:	f043 0304 	orr.w	r3, r3, #4
 8000e1e:	64d3      	str	r3, [r2, #76]	; 0x4c
	GPIOC->MODER &= ~(GPIO_MODER_MODE13); // button init
 8000e20:	4b4f      	ldr	r3, [pc, #316]	; (8000f60 <main+0x168>)
 8000e22:	681b      	ldr	r3, [r3, #0]
 8000e24:	4a4e      	ldr	r2, [pc, #312]	; (8000f60 <main+0x168>)
 8000e26:	f023 6340 	bic.w	r3, r3, #201326592	; 0xc000000
 8000e2a:	6013      	str	r3, [r2, #0]
	GPIOC->PUPDR &= ~(GPIO_PUPDR_PUPD13_1);
 8000e2c:	4b4c      	ldr	r3, [pc, #304]	; (8000f60 <main+0x168>)
 8000e2e:	68db      	ldr	r3, [r3, #12]
 8000e30:	4a4b      	ldr	r2, [pc, #300]	; (8000f60 <main+0x168>)
 8000e32:	f023 6300 	bic.w	r3, r3, #134217728	; 0x8000000
 8000e36:	60d3      	str	r3, [r2, #12]
	GPIOC->PUPDR |= (GPIO_PUPDR_PUPD13_1);
 8000e38:	4b49      	ldr	r3, [pc, #292]	; (8000f60 <main+0x168>)
 8000e3a:	68db      	ldr	r3, [r3, #12]
 8000e3c:	4a48      	ldr	r2, [pc, #288]	; (8000f60 <main+0x168>)
 8000e3e:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8000e42:	60d3      	str	r3, [r2, #12]
	RCC->AHB2ENR |= RCC_AHB2ENR_GPIOBEN;  // GPIOB clock init
 8000e44:	4b45      	ldr	r3, [pc, #276]	; (8000f5c <main+0x164>)
 8000e46:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000e48:	4a44      	ldr	r2, [pc, #272]	; (8000f5c <main+0x164>)
 8000e4a:	f043 0302 	orr.w	r3, r3, #2
 8000e4e:	64d3      	str	r3, [r2, #76]	; 0x4c
	GPIOB->MODER &= ~(GPIO_MODER_MODE7);  // LD2 clear
 8000e50:	4b44      	ldr	r3, [pc, #272]	; (8000f64 <main+0x16c>)
 8000e52:	681b      	ldr	r3, [r3, #0]
 8000e54:	4a43      	ldr	r2, [pc, #268]	; (8000f64 <main+0x16c>)
 8000e56:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8000e5a:	6013      	str	r3, [r2, #0]
	GPIOB->MODER |= (GPIO_MODER_MODE7_0); // LD2 output mode
 8000e5c:	4b41      	ldr	r3, [pc, #260]	; (8000f64 <main+0x16c>)
 8000e5e:	681b      	ldr	r3, [r3, #0]
 8000e60:	4a40      	ldr	r2, [pc, #256]	; (8000f64 <main+0x16c>)
 8000e62:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000e66:	6013      	str	r3, [r2, #0]

	delay_us(100);
 8000e68:	2064      	movs	r0, #100	; 0x64
 8000e6a:	f7ff fbc7 	bl	80005fc <delay_us>
	USART_init();
 8000e6e:	f000 fa73 	bl	8001358 <USART_init>
	delay_us(10000);
 8000e72:	f242 7010 	movw	r0, #10000	; 0x2710
 8000e76:	f7ff fbc1 	bl	80005fc <delay_us>

	//Fingerprint initialization
	FP_check();
 8000e7a:	f7ff f9b7 	bl	80001ec <FP_check>

	//FOR DEBUGGING
	empty(); //empties entire database of FP
 8000e7e:	f7ff fd8f 	bl	80009a0 <empty>
	MEM_GLOBAL = 0; //resets pointer
 8000e82:	4b39      	ldr	r3, [pc, #228]	; (8000f68 <main+0x170>)
 8000e84:	2200      	movs	r2, #0
 8000e86:	701a      	strb	r2, [r3, #0]

	while (1) {
		if (EN_Flag) {
 8000e88:	4b38      	ldr	r3, [pc, #224]	; (8000f6c <main+0x174>)
 8000e8a:	681b      	ldr	r3, [r3, #0]
 8000e8c:	2b00      	cmp	r3, #0
 8000e8e:	d00a      	beq.n	8000ea6 <main+0xae>
//			GPIOB->BSRR = GPIO_PIN_7;
			FP_enroll();	//section 0: only have 10 fingerprints
 8000e90:	f7ff fa1a 	bl	80002c8 <FP_enroll>
			EN_Flag = 0;
 8000e94:	4b35      	ldr	r3, [pc, #212]	; (8000f6c <main+0x174>)
 8000e96:	2200      	movs	r2, #0
 8000e98:	601a      	str	r2, [r3, #0]
		}

		//need to make 2 other parameters; start and tardy time
		while (AT_Flag) { //keep asking for user inputs until time is reached change to while so i can debug
 8000e9a:	e004      	b.n	8000ea6 <main+0xae>
			FP_search();
 8000e9c:	f7ff fac8 	bl	8000430 <FP_search>
			delay_us(2000000);
 8000ea0:	4833      	ldr	r0, [pc, #204]	; (8000f70 <main+0x178>)
 8000ea2:	f7ff fbab 	bl	80005fc <delay_us>
		while (AT_Flag) { //keep asking for user inputs until time is reached change to while so i can debug
 8000ea6:	4b33      	ldr	r3, [pc, #204]	; (8000f74 <main+0x17c>)
 8000ea8:	681b      	ldr	r3, [r3, #0]
 8000eaa:	2b00      	cmp	r3, #0
 8000eac:	d1f6      	bne.n	8000e9c <main+0xa4>
		}

		if (EX_Flag) {
 8000eae:	4b32      	ldr	r3, [pc, #200]	; (8000f78 <main+0x180>)
 8000eb0:	681b      	ldr	r3, [r3, #0]
 8000eb2:	2b00      	cmp	r3, #0
 8000eb4:	d0e8      	beq.n	8000e88 <main+0x90>
		    GPIOB->BSRR = GPIO_PIN_7;
 8000eb6:	4b2b      	ldr	r3, [pc, #172]	; (8000f64 <main+0x16c>)
 8000eb8:	2280      	movs	r2, #128	; 0x80
 8000eba:	619a      	str	r2, [r3, #24]
		    uint32_t exportIndex = 0;
 8000ebc:	2300      	movs	r3, #0
 8000ebe:	61fb      	str	r3, [r7, #28]

		    while (exportIndex < MEM_GLOBAL) { //sends data from lowest byte to highest byte
 8000ec0:	e041      	b.n	8000f46 <main+0x14e>
		        char message[17];
		        for (int z = 0; z < 16; z ++) {
 8000ec2:	2300      	movs	r3, #0
 8000ec4:	61bb      	str	r3, [r7, #24]
 8000ec6:	e00e      	b.n	8000ee6 <main+0xee>
		            message[z] = USER_INPUT_NAME[exportIndex][z];
 8000ec8:	4a2c      	ldr	r2, [pc, #176]	; (8000f7c <main+0x184>)
 8000eca:	69fb      	ldr	r3, [r7, #28]
 8000ecc:	011b      	lsls	r3, r3, #4
 8000ece:	441a      	add	r2, r3
 8000ed0:	69bb      	ldr	r3, [r7, #24]
 8000ed2:	4413      	add	r3, r2
 8000ed4:	7819      	ldrb	r1, [r3, #0]
 8000ed6:	1d3a      	adds	r2, r7, #4
 8000ed8:	69bb      	ldr	r3, [r7, #24]
 8000eda:	4413      	add	r3, r2
 8000edc:	460a      	mov	r2, r1
 8000ede:	701a      	strb	r2, [r3, #0]
		        for (int z = 0; z < 16; z ++) {
 8000ee0:	69bb      	ldr	r3, [r7, #24]
 8000ee2:	3301      	adds	r3, #1
 8000ee4:	61bb      	str	r3, [r7, #24]
 8000ee6:	69bb      	ldr	r3, [r7, #24]
 8000ee8:	2b0f      	cmp	r3, #15
 8000eea:	dded      	ble.n	8000ec8 <main+0xd0>
		        }
		        message[16] = '\0'; // null terminate the string
 8000eec:	2300      	movs	r3, #0
 8000eee:	753b      	strb	r3, [r7, #20]
		        LPUART_Print("Get");
 8000ef0:	4823      	ldr	r0, [pc, #140]	; (8000f80 <main+0x188>)
 8000ef2:	f000 faab 	bl	800144c <LPUART_Print>
		        LPUART_Print(message);
 8000ef6:	1d3b      	adds	r3, r7, #4
 8000ef8:	4618      	mov	r0, r3
 8000efa:	f000 faa7 	bl	800144c <LPUART_Print>
		        while (!(LPUART1->ISR & USART_ISR_TXE));
 8000efe:	bf00      	nop
 8000f00:	4b20      	ldr	r3, [pc, #128]	; (8000f84 <main+0x18c>)
 8000f02:	69db      	ldr	r3, [r3, #28]
 8000f04:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000f08:	2b00      	cmp	r3, #0
 8000f0a:	d0f9      	beq.n	8000f00 <main+0x108>
		        LPUART1->TDR = ',';
 8000f0c:	4b1d      	ldr	r3, [pc, #116]	; (8000f84 <main+0x18c>)
 8000f0e:	222c      	movs	r2, #44	; 0x2c
 8000f10:	851a      	strh	r2, [r3, #40]	; 0x28
		        while (!(LPUART1->ISR & USART_ISR_TXE));
 8000f12:	bf00      	nop
 8000f14:	4b1b      	ldr	r3, [pc, #108]	; (8000f84 <main+0x18c>)
 8000f16:	69db      	ldr	r3, [r3, #28]
 8000f18:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000f1c:	2b00      	cmp	r3, #0
 8000f1e:	d0f9      	beq.n	8000f14 <main+0x11c>
		        LPUART1->TDR = exportIndex + '0';
 8000f20:	69fb      	ldr	r3, [r7, #28]
 8000f22:	b29b      	uxth	r3, r3
 8000f24:	4a17      	ldr	r2, [pc, #92]	; (8000f84 <main+0x18c>)
 8000f26:	3330      	adds	r3, #48	; 0x30
 8000f28:	b29b      	uxth	r3, r3
 8000f2a:	8513      	strh	r3, [r2, #40]	; 0x28
		        exportIndex++; //increments array
 8000f2c:	69fb      	ldr	r3, [r7, #28]
 8000f2e:	3301      	adds	r3, #1
 8000f30:	61fb      	str	r3, [r7, #28]
		        while (!(LPUART1->ISR & USART_ISR_TXE));
 8000f32:	bf00      	nop
 8000f34:	4b13      	ldr	r3, [pc, #76]	; (8000f84 <main+0x18c>)
 8000f36:	69db      	ldr	r3, [r3, #28]
 8000f38:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000f3c:	2b00      	cmp	r3, #0
 8000f3e:	d0f9      	beq.n	8000f34 <main+0x13c>
		        LPUART1->TDR = '\n';
 8000f40:	4b10      	ldr	r3, [pc, #64]	; (8000f84 <main+0x18c>)
 8000f42:	220a      	movs	r2, #10
 8000f44:	851a      	strh	r2, [r3, #40]	; 0x28
		    while (exportIndex < MEM_GLOBAL) { //sends data from lowest byte to highest byte
 8000f46:	4b08      	ldr	r3, [pc, #32]	; (8000f68 <main+0x170>)
 8000f48:	781b      	ldrb	r3, [r3, #0]
 8000f4a:	461a      	mov	r2, r3
 8000f4c:	69fb      	ldr	r3, [r7, #28]
 8000f4e:	4293      	cmp	r3, r2
 8000f50:	d3b7      	bcc.n	8000ec2 <main+0xca>
		    }
		    EX_Flag = 0;
 8000f52:	4b09      	ldr	r3, [pc, #36]	; (8000f78 <main+0x180>)
 8000f54:	2200      	movs	r2, #0
 8000f56:	601a      	str	r2, [r3, #0]
		if (EN_Flag) {
 8000f58:	e796      	b.n	8000e88 <main+0x90>
 8000f5a:	bf00      	nop
 8000f5c:	40021000 	.word	0x40021000
 8000f60:	48000800 	.word	0x48000800
 8000f64:	48000400 	.word	0x48000400
 8000f68:	20000034 	.word	0x20000034
 8000f6c:	20000488 	.word	0x20000488
 8000f70:	001e8480 	.word	0x001e8480
 8000f74:	2000048c 	.word	0x2000048c
 8000f78:	20000490 	.word	0x20000490
 8000f7c:	20000038 	.word	0x20000038
 8000f80:	08002710 	.word	0x08002710
 8000f84:	40008000 	.word	0x40008000

08000f88 <LPUART1_IRQHandler>:

		}
	}

//Donna Updated need to test
	void LPUART1_IRQHandler(void) {
 8000f88:	b480      	push	{r7}
 8000f8a:	b083      	sub	sp, #12
 8000f8c:	af00      	add	r7, sp, #0
		if (LPUART1->ISR & USART_ISR_RXNE) { // check if there is new data in the UART receiver
 8000f8e:	4b3f      	ldr	r3, [pc, #252]	; (800108c <LPUART1_IRQHandler+0x104>)
 8000f90:	69db      	ldr	r3, [r3, #28]
 8000f92:	f003 0320 	and.w	r3, r3, #32
 8000f96:	2b00      	cmp	r3, #0
 8000f98:	d071      	beq.n	800107e <LPUART1_IRQHandler+0xf6>
			uint8_t charRecv = LPUART1->RDR;      // read the received character
 8000f9a:	4b3c      	ldr	r3, [pc, #240]	; (800108c <LPUART1_IRQHandler+0x104>)
 8000f9c:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8000f9e:	b29b      	uxth	r3, r3
 8000fa0:	70fb      	strb	r3, [r7, #3]
			discordbuffer[index] = charRecv;    //buffer must be global variable
 8000fa2:	4b3b      	ldr	r3, [pc, #236]	; (8001090 <LPUART1_IRQHandler+0x108>)
 8000fa4:	681b      	ldr	r3, [r3, #0]
 8000fa6:	493b      	ldr	r1, [pc, #236]	; (8001094 <LPUART1_IRQHandler+0x10c>)
 8000fa8:	78fa      	ldrb	r2, [r7, #3]
 8000faa:	54ca      	strb	r2, [r1, r3]
//		USER_INPUT_NAME[MAX_FP][index] = charRecv;
			index++;                             //index must be global variable
 8000fac:	4b38      	ldr	r3, [pc, #224]	; (8001090 <LPUART1_IRQHandler+0x108>)
 8000fae:	681b      	ldr	r3, [r3, #0]
 8000fb0:	3301      	adds	r3, #1
 8000fb2:	4a37      	ldr	r2, [pc, #220]	; (8001090 <LPUART1_IRQHandler+0x108>)
 8000fb4:	6013      	str	r3, [r2, #0]

			if (index == 2) {
 8000fb6:	4b36      	ldr	r3, [pc, #216]	; (8001090 <LPUART1_IRQHandler+0x108>)
 8000fb8:	681b      	ldr	r3, [r3, #0]
 8000fba:	2b02      	cmp	r3, #2
 8000fbc:	d135      	bne.n	800102a <LPUART1_IRQHandler+0xa2>
				if (discordbuffer[0] == 0xEF && discordbuffer[1] == 0x02) { //wilson send 0xEF02 to indicate beginning of enrollment
 8000fbe:	4b35      	ldr	r3, [pc, #212]	; (8001094 <LPUART1_IRQHandler+0x10c>)
 8000fc0:	781b      	ldrb	r3, [r3, #0]
 8000fc2:	2bef      	cmp	r3, #239	; 0xef
 8000fc4:	d10c      	bne.n	8000fe0 <LPUART1_IRQHandler+0x58>
 8000fc6:	4b33      	ldr	r3, [pc, #204]	; (8001094 <LPUART1_IRQHandler+0x10c>)
 8000fc8:	785b      	ldrb	r3, [r3, #1]
 8000fca:	2b02      	cmp	r3, #2
 8000fcc:	d108      	bne.n	8000fe0 <LPUART1_IRQHandler+0x58>
				//for each username (16 characters long max for LCD) load it into this variable -> USER_INPUT_NAME[MAX_FP][16];
					EN_Flag = 1;
 8000fce:	4b32      	ldr	r3, [pc, #200]	; (8001098 <LPUART1_IRQHandler+0x110>)
 8000fd0:	2201      	movs	r2, #1
 8000fd2:	601a      	str	r2, [r3, #0]
					AT_Flag = 0;
 8000fd4:	4b31      	ldr	r3, [pc, #196]	; (800109c <LPUART1_IRQHandler+0x114>)
 8000fd6:	2200      	movs	r2, #0
 8000fd8:	601a      	str	r2, [r3, #0]
					index = 0;
 8000fda:	4b2d      	ldr	r3, [pc, #180]	; (8001090 <LPUART1_IRQHandler+0x108>)
 8000fdc:	2200      	movs	r2, #0
 8000fde:	601a      	str	r2, [r3, #0]

				}
				if (discordbuffer[0] == 0xEF && discordbuffer[1] == 0x03) { //wilson send 0xEF03 to indicate beginning of attendance?
 8000fe0:	4b2c      	ldr	r3, [pc, #176]	; (8001094 <LPUART1_IRQHandler+0x10c>)
 8000fe2:	781b      	ldrb	r3, [r3, #0]
 8000fe4:	2bef      	cmp	r3, #239	; 0xef
 8000fe6:	d10c      	bne.n	8001002 <LPUART1_IRQHandler+0x7a>
 8000fe8:	4b2a      	ldr	r3, [pc, #168]	; (8001094 <LPUART1_IRQHandler+0x10c>)
 8000fea:	785b      	ldrb	r3, [r3, #1]
 8000fec:	2b03      	cmp	r3, #3
 8000fee:	d108      	bne.n	8001002 <LPUART1_IRQHandler+0x7a>
					EN_Flag = 0;
 8000ff0:	4b29      	ldr	r3, [pc, #164]	; (8001098 <LPUART1_IRQHandler+0x110>)
 8000ff2:	2200      	movs	r2, #0
 8000ff4:	601a      	str	r2, [r3, #0]
					AT_Flag = 1;
 8000ff6:	4b29      	ldr	r3, [pc, #164]	; (800109c <LPUART1_IRQHandler+0x114>)
 8000ff8:	2201      	movs	r2, #1
 8000ffa:	601a      	str	r2, [r3, #0]
					index = 0;
 8000ffc:	4b24      	ldr	r3, [pc, #144]	; (8001090 <LPUART1_IRQHandler+0x108>)
 8000ffe:	2200      	movs	r2, #0
 8001000:	601a      	str	r2, [r3, #0]
				}
				if (discordbuffer[0] == 0xEF && discordbuffer[1] == 0x04) { //wilson send 0xEF04 to indicate beginning of attendance?
 8001002:	4b24      	ldr	r3, [pc, #144]	; (8001094 <LPUART1_IRQHandler+0x10c>)
 8001004:	781b      	ldrb	r3, [r3, #0]
 8001006:	2bef      	cmp	r3, #239	; 0xef
 8001008:	d10f      	bne.n	800102a <LPUART1_IRQHandler+0xa2>
 800100a:	4b22      	ldr	r3, [pc, #136]	; (8001094 <LPUART1_IRQHandler+0x10c>)
 800100c:	785b      	ldrb	r3, [r3, #1]
 800100e:	2b04      	cmp	r3, #4
 8001010:	d10b      	bne.n	800102a <LPUART1_IRQHandler+0xa2>
					EN_Flag = 0;
 8001012:	4b21      	ldr	r3, [pc, #132]	; (8001098 <LPUART1_IRQHandler+0x110>)
 8001014:	2200      	movs	r2, #0
 8001016:	601a      	str	r2, [r3, #0]
					AT_Flag = 0;
 8001018:	4b20      	ldr	r3, [pc, #128]	; (800109c <LPUART1_IRQHandler+0x114>)
 800101a:	2200      	movs	r2, #0
 800101c:	601a      	str	r2, [r3, #0]
					EX_Flag = 1;
 800101e:	4b20      	ldr	r3, [pc, #128]	; (80010a0 <LPUART1_IRQHandler+0x118>)
 8001020:	2201      	movs	r2, #1
 8001022:	601a      	str	r2, [r3, #0]
					index = 0;
 8001024:	4b1a      	ldr	r3, [pc, #104]	; (8001090 <LPUART1_IRQHandler+0x108>)
 8001026:	2200      	movs	r2, #0
 8001028:	601a      	str	r2, [r3, #0]
				}

			}
			if (charRecv == '\n') { //replace python null terminator with C null terminator
 800102a:	78fb      	ldrb	r3, [r7, #3]
 800102c:	2b0a      	cmp	r3, #10
 800102e:	d126      	bne.n	800107e <LPUART1_IRQHandler+0xf6>
//				GPIOB->BSRR = GPIO_PIN_7;
				flag = 1;
 8001030:	4b1c      	ldr	r3, [pc, #112]	; (80010a4 <LPUART1_IRQHandler+0x11c>)
 8001032:	2201      	movs	r2, #1
 8001034:	601a      	str	r2, [r3, #0]
				index--;
 8001036:	4b16      	ldr	r3, [pc, #88]	; (8001090 <LPUART1_IRQHandler+0x108>)
 8001038:	681b      	ldr	r3, [r3, #0]
 800103a:	3b01      	subs	r3, #1
 800103c:	4a14      	ldr	r2, [pc, #80]	; (8001090 <LPUART1_IRQHandler+0x108>)
 800103e:	6013      	str	r3, [r2, #0]
				discordbuffer[index] = '\0'; //place user name string into buffer to be written to LCD
 8001040:	4b13      	ldr	r3, [pc, #76]	; (8001090 <LPUART1_IRQHandler+0x108>)
 8001042:	681b      	ldr	r3, [r3, #0]
 8001044:	4a13      	ldr	r2, [pc, #76]	; (8001094 <LPUART1_IRQHandler+0x10c>)
 8001046:	2100      	movs	r1, #0
 8001048:	54d1      	strb	r1, [r2, r3]
//			USER_INPUT_NAME[MAX_FP][index] = '\0';
				for (int i = 0; i < 16; i++) {
 800104a:	2300      	movs	r3, #0
 800104c:	607b      	str	r3, [r7, #4]
 800104e:	e010      	b.n	8001072 <LPUART1_IRQHandler+0xea>
					USER_INPUT_NAME[MEM_GLOBAL][i] = discordbuffer[i];
 8001050:	4b15      	ldr	r3, [pc, #84]	; (80010a8 <LPUART1_IRQHandler+0x120>)
 8001052:	781b      	ldrb	r3, [r3, #0]
 8001054:	4618      	mov	r0, r3
 8001056:	4a0f      	ldr	r2, [pc, #60]	; (8001094 <LPUART1_IRQHandler+0x10c>)
 8001058:	687b      	ldr	r3, [r7, #4]
 800105a:	4413      	add	r3, r2
 800105c:	7819      	ldrb	r1, [r3, #0]
 800105e:	4a13      	ldr	r2, [pc, #76]	; (80010ac <LPUART1_IRQHandler+0x124>)
 8001060:	0103      	lsls	r3, r0, #4
 8001062:	441a      	add	r2, r3
 8001064:	687b      	ldr	r3, [r7, #4]
 8001066:	4413      	add	r3, r2
 8001068:	460a      	mov	r2, r1
 800106a:	701a      	strb	r2, [r3, #0]
				for (int i = 0; i < 16; i++) {
 800106c:	687b      	ldr	r3, [r7, #4]
 800106e:	3301      	adds	r3, #1
 8001070:	607b      	str	r3, [r7, #4]
 8001072:	687b      	ldr	r3, [r7, #4]
 8001074:	2b0f      	cmp	r3, #15
 8001076:	ddeb      	ble.n	8001050 <LPUART1_IRQHandler+0xc8>
				}
				index = 0;
 8001078:	4b05      	ldr	r3, [pc, #20]	; (8001090 <LPUART1_IRQHandler+0x108>)
 800107a:	2200      	movs	r2, #0
 800107c:	601a      	str	r2, [r3, #0]
//		LPUART1->TDR = charRecv; // send received character
//		while (!(LPUART1->ISR & USART_ISR_TXE))
//			;  // wait for empty TX buffer
//		LPUART1->TDR = index; // send received character
		}
	}
 800107e:	bf00      	nop
 8001080:	370c      	adds	r7, #12
 8001082:	46bd      	mov	sp, r7
 8001084:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001088:	4770      	bx	lr
 800108a:	bf00      	nop
 800108c:	40008000 	.word	0x40008000
 8001090:	20000380 	.word	0x20000380
 8001094:	20000384 	.word	0x20000384
 8001098:	20000488 	.word	0x20000488
 800109c:	2000048c 	.word	0x2000048c
 80010a0:	20000490 	.word	0x20000490
 80010a4:	20000484 	.word	0x20000484
 80010a8:	20000034 	.word	0x20000034
 80010ac:	20000038 	.word	0x20000038

080010b0 <USART2_IRQHandler>:
//
//		GPIOB->BRR = GPIO_PIN_7;
//	}
//}

	void USART2_IRQHandler(void) { //[0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27]
 80010b0:	b480      	push	{r7}
 80010b2:	b083      	sub	sp, #12
 80010b4:	af00      	add	r7, sp, #0
//	GPIOB->BSRR = GPIO_PIN_7;
		if (USART2->ISR & USART_ISR_RXNE) { // check if there is new data in the UART receiver
 80010b6:	4b14      	ldr	r3, [pc, #80]	; (8001108 <USART2_IRQHandler+0x58>)
 80010b8:	69db      	ldr	r3, [r3, #28]
 80010ba:	f003 0320 	and.w	r3, r3, #32
 80010be:	2b00      	cmp	r3, #0
 80010c0:	d01b      	beq.n	80010fa <USART2_IRQHandler+0x4a>
			uint8_t charRecv = USART2->RDR;    // read the received character
 80010c2:	4b11      	ldr	r3, [pc, #68]	; (8001108 <USART2_IRQHandler+0x58>)
 80010c4:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80010c6:	b29b      	uxth	r3, r3
 80010c8:	71fb      	strb	r3, [r7, #7]
			errorbuffer[index0] = charRecv; //buffer must be global variable
 80010ca:	4b10      	ldr	r3, [pc, #64]	; (800110c <USART2_IRQHandler+0x5c>)
 80010cc:	681b      	ldr	r3, [r3, #0]
 80010ce:	4910      	ldr	r1, [pc, #64]	; (8001110 <USART2_IRQHandler+0x60>)
 80010d0:	79fa      	ldrb	r2, [r7, #7]
 80010d2:	54ca      	strb	r2, [r1, r3]
			index0++;                  //index must be global variable
 80010d4:	4b0d      	ldr	r3, [pc, #52]	; (800110c <USART2_IRQHandler+0x5c>)
 80010d6:	681b      	ldr	r3, [r3, #0]
 80010d8:	3301      	adds	r3, #1
 80010da:	4a0c      	ldr	r2, [pc, #48]	; (800110c <USART2_IRQHandler+0x5c>)
 80010dc:	6013      	str	r3, [r2, #0]
			if (index0 >= ACK_LENGTH) {
 80010de:	4b0b      	ldr	r3, [pc, #44]	; (800110c <USART2_IRQHandler+0x5c>)
 80010e0:	681b      	ldr	r3, [r3, #0]
 80010e2:	461a      	mov	r2, r3
 80010e4:	4b0b      	ldr	r3, [pc, #44]	; (8001114 <USART2_IRQHandler+0x64>)
 80010e6:	681b      	ldr	r3, [r3, #0]
 80010e8:	429a      	cmp	r2, r3
 80010ea:	d306      	bcc.n	80010fa <USART2_IRQHandler+0x4a>
				ConfirmationCode = errorbuffer[9];    //must be global variable
 80010ec:	4b08      	ldr	r3, [pc, #32]	; (8001110 <USART2_IRQHandler+0x60>)
 80010ee:	7a5a      	ldrb	r2, [r3, #9]
 80010f0:	4b09      	ldr	r3, [pc, #36]	; (8001118 <USART2_IRQHandler+0x68>)
 80010f2:	701a      	strb	r2, [r3, #0]
//			FingerprintErrorHandler();
//			errorbuffer[1+index0] = '\n';
				index0 = 0;
 80010f4:	4b05      	ldr	r3, [pc, #20]	; (800110c <USART2_IRQHandler+0x5c>)
 80010f6:	2200      	movs	r2, #0
 80010f8:	601a      	str	r2, [r3, #0]
			}
		}
	}
 80010fa:	bf00      	nop
 80010fc:	370c      	adds	r7, #12
 80010fe:	46bd      	mov	sp, r7
 8001100:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001104:	4770      	bx	lr
 8001106:	bf00      	nop
 8001108:	40004400 	.word	0x40004400
 800110c:	20000378 	.word	0x20000378
 8001110:	2000035c 	.word	0x2000035c
 8001114:	20000358 	.word	0x20000358
 8001118:	2000037c 	.word	0x2000037c

0800111c <SystemClock_Config>:
//		lcd_set_cursor_position(1, 0);
//		str_write("library");
//	}
//}

	void SystemClock_Config(void) {
 800111c:	b580      	push	{r7, lr}
 800111e:	b096      	sub	sp, #88	; 0x58
 8001120:	af00      	add	r7, sp, #0
		RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 8001122:	f107 0314 	add.w	r3, r7, #20
 8001126:	2244      	movs	r2, #68	; 0x44
 8001128:	2100      	movs	r1, #0
 800112a:	4618      	mov	r0, r3
 800112c:	f001 f9bc 	bl	80024a8 <memset>
		RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 8001130:	463b      	mov	r3, r7
 8001132:	2200      	movs	r2, #0
 8001134:	601a      	str	r2, [r3, #0]
 8001136:	605a      	str	r2, [r3, #4]
 8001138:	609a      	str	r2, [r3, #8]
 800113a:	60da      	str	r2, [r3, #12]
 800113c:	611a      	str	r2, [r3, #16]

		if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1)
 800113e:	f44f 7000 	mov.w	r0, #512	; 0x200
 8001142:	f000 fb31 	bl	80017a8 <HAL_PWREx_ControlVoltageScaling>
 8001146:	4603      	mov	r3, r0
 8001148:	2b00      	cmp	r3, #0
 800114a:	d001      	beq.n	8001150 <SystemClock_Config+0x34>
				!= HAL_OK) {
			Error_Handler();
 800114c:	f000 f82c 	bl	80011a8 <Error_Handler>
		}

		RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8001150:	2310      	movs	r3, #16
 8001152:	617b      	str	r3, [r7, #20]
		RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8001154:	2301      	movs	r3, #1
 8001156:	62fb      	str	r3, [r7, #44]	; 0x2c
		RCC_OscInitStruct.MSICalibrationValue = 0;
 8001158:	2300      	movs	r3, #0
 800115a:	633b      	str	r3, [r7, #48]	; 0x30
		RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 800115c:	2360      	movs	r3, #96	; 0x60
 800115e:	637b      	str	r3, [r7, #52]	; 0x34
		RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001160:	2300      	movs	r3, #0
 8001162:	63fb      	str	r3, [r7, #60]	; 0x3c
		if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8001164:	f107 0314 	add.w	r3, r7, #20
 8001168:	4618      	mov	r0, r3
 800116a:	f000 fb73 	bl	8001854 <HAL_RCC_OscConfig>
 800116e:	4603      	mov	r3, r0
 8001170:	2b00      	cmp	r3, #0
 8001172:	d001      	beq.n	8001178 <SystemClock_Config+0x5c>
			Error_Handler();
 8001174:	f000 f818 	bl	80011a8 <Error_Handler>
		}

		RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8001178:	230f      	movs	r3, #15
 800117a:	603b      	str	r3, [r7, #0]
				| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
		RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 800117c:	2300      	movs	r3, #0
 800117e:	607b      	str	r3, [r7, #4]
		RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001180:	2300      	movs	r3, #0
 8001182:	60bb      	str	r3, [r7, #8]
		RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001184:	2300      	movs	r3, #0
 8001186:	60fb      	str	r3, [r7, #12]
		RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001188:	2300      	movs	r3, #0
 800118a:	613b      	str	r3, [r7, #16]

		if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0)
 800118c:	463b      	mov	r3, r7
 800118e:	2100      	movs	r1, #0
 8001190:	4618      	mov	r0, r3
 8001192:	f000 ff79 	bl	8002088 <HAL_RCC_ClockConfig>
 8001196:	4603      	mov	r3, r0
 8001198:	2b00      	cmp	r3, #0
 800119a:	d001      	beq.n	80011a0 <SystemClock_Config+0x84>
				!= HAL_OK) {
			Error_Handler();
 800119c:	f000 f804 	bl	80011a8 <Error_Handler>
		}
	}
 80011a0:	bf00      	nop
 80011a2:	3758      	adds	r7, #88	; 0x58
 80011a4:	46bd      	mov	sp, r7
 80011a6:	bd80      	pop	{r7, pc}

080011a8 <Error_Handler>:

	void Error_Handler(void) {
 80011a8:	b480      	push	{r7}
 80011aa:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80011ac:	b672      	cpsid	i
}
 80011ae:	bf00      	nop

		__disable_irq();
		while (1) {
 80011b0:	e7fe      	b.n	80011b0 <Error_Handler+0x8>
	...

080011b4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80011b4:	b480      	push	{r7}
 80011b6:	b083      	sub	sp, #12
 80011b8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80011ba:	4b0f      	ldr	r3, [pc, #60]	; (80011f8 <HAL_MspInit+0x44>)
 80011bc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80011be:	4a0e      	ldr	r2, [pc, #56]	; (80011f8 <HAL_MspInit+0x44>)
 80011c0:	f043 0301 	orr.w	r3, r3, #1
 80011c4:	6613      	str	r3, [r2, #96]	; 0x60
 80011c6:	4b0c      	ldr	r3, [pc, #48]	; (80011f8 <HAL_MspInit+0x44>)
 80011c8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80011ca:	f003 0301 	and.w	r3, r3, #1
 80011ce:	607b      	str	r3, [r7, #4]
 80011d0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80011d2:	4b09      	ldr	r3, [pc, #36]	; (80011f8 <HAL_MspInit+0x44>)
 80011d4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80011d6:	4a08      	ldr	r2, [pc, #32]	; (80011f8 <HAL_MspInit+0x44>)
 80011d8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80011dc:	6593      	str	r3, [r2, #88]	; 0x58
 80011de:	4b06      	ldr	r3, [pc, #24]	; (80011f8 <HAL_MspInit+0x44>)
 80011e0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80011e2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80011e6:	603b      	str	r3, [r7, #0]
 80011e8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80011ea:	bf00      	nop
 80011ec:	370c      	adds	r7, #12
 80011ee:	46bd      	mov	sp, r7
 80011f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011f4:	4770      	bx	lr
 80011f6:	bf00      	nop
 80011f8:	40021000 	.word	0x40021000

080011fc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80011fc:	b480      	push	{r7}
 80011fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001200:	e7fe      	b.n	8001200 <NMI_Handler+0x4>

08001202 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001202:	b480      	push	{r7}
 8001204:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001206:	e7fe      	b.n	8001206 <HardFault_Handler+0x4>

08001208 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001208:	b480      	push	{r7}
 800120a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800120c:	e7fe      	b.n	800120c <MemManage_Handler+0x4>

0800120e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800120e:	b480      	push	{r7}
 8001210:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001212:	e7fe      	b.n	8001212 <BusFault_Handler+0x4>

08001214 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001214:	b480      	push	{r7}
 8001216:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001218:	e7fe      	b.n	8001218 <UsageFault_Handler+0x4>

0800121a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800121a:	b480      	push	{r7}
 800121c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800121e:	bf00      	nop
 8001220:	46bd      	mov	sp, r7
 8001222:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001226:	4770      	bx	lr

08001228 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001228:	b480      	push	{r7}
 800122a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800122c:	bf00      	nop
 800122e:	46bd      	mov	sp, r7
 8001230:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001234:	4770      	bx	lr

08001236 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001236:	b480      	push	{r7}
 8001238:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800123a:	bf00      	nop
 800123c:	46bd      	mov	sp, r7
 800123e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001242:	4770      	bx	lr

08001244 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001244:	b580      	push	{r7, lr}
 8001246:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001248:	f000 f99a 	bl	8001580 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800124c:	bf00      	nop
 800124e:	bd80      	pop	{r7, pc}

08001250 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001250:	b480      	push	{r7}
 8001252:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001254:	4b06      	ldr	r3, [pc, #24]	; (8001270 <SystemInit+0x20>)
 8001256:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800125a:	4a05      	ldr	r2, [pc, #20]	; (8001270 <SystemInit+0x20>)
 800125c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001260:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8001264:	bf00      	nop
 8001266:	46bd      	mov	sp, r7
 8001268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800126c:	4770      	bx	lr
 800126e:	bf00      	nop
 8001270:	e000ed00 	.word	0xe000ed00

08001274 <LPUART_init>:
 */

#include "main.h"
#include "uart.h"

void LPUART_init() {
 8001274:	b480      	push	{r7}
 8001276:	af00      	add	r7, sp, #0
	PWR->CR2 |= (PWR_CR2_IOSV);             // power avail on PG[15:2] (LPUART1)
 8001278:	4b31      	ldr	r3, [pc, #196]	; (8001340 <LPUART_init+0xcc>)
 800127a:	685b      	ldr	r3, [r3, #4]
 800127c:	4a30      	ldr	r2, [pc, #192]	; (8001340 <LPUART_init+0xcc>)
 800127e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001282:	6053      	str	r3, [r2, #4]
	RCC->AHB2ENR |= (RCC_AHB2ENR_GPIOGEN);   // enable GPIOG clock
 8001284:	4b2f      	ldr	r3, [pc, #188]	; (8001344 <LPUART_init+0xd0>)
 8001286:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001288:	4a2e      	ldr	r2, [pc, #184]	; (8001344 <LPUART_init+0xd0>)
 800128a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800128e:	64d3      	str	r3, [r2, #76]	; 0x4c
	RCC->APB1ENR2 |= RCC_APB1ENR2_LPUART1EN; // enable LPUART clock bridge
 8001290:	4b2c      	ldr	r3, [pc, #176]	; (8001344 <LPUART_init+0xd0>)
 8001292:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001294:	4a2b      	ldr	r2, [pc, #172]	; (8001344 <LPUART_init+0xd0>)
 8001296:	f043 0301 	orr.w	r3, r3, #1
 800129a:	65d3      	str	r3, [r2, #92]	; 0x5c
	GPIOG->MODER &= ~(GPIO_MODER_MODE5 | GPIO_MODER_MODE6 | GPIO_MODER_MODE7
 800129c:	4b2a      	ldr	r3, [pc, #168]	; (8001348 <LPUART_init+0xd4>)
 800129e:	681b      	ldr	r3, [r3, #0]
 80012a0:	4a29      	ldr	r2, [pc, #164]	; (8001348 <LPUART_init+0xd4>)
 80012a2:	f423 337f 	bic.w	r3, r3, #261120	; 0x3fc00
 80012a6:	6013      	str	r3, [r2, #0]
			| GPIO_MODER_MODE8); //clear bits
	GPIOG->MODER |= (GPIO_MODER_MODE5_1 | GPIO_MODER_MODE6_1
 80012a8:	4b27      	ldr	r3, [pc, #156]	; (8001348 <LPUART_init+0xd4>)
 80012aa:	681b      	ldr	r3, [r3, #0]
 80012ac:	4a26      	ldr	r2, [pc, #152]	; (8001348 <LPUART_init+0xd4>)
 80012ae:	f443 332a 	orr.w	r3, r3, #174080	; 0x2a800
 80012b2:	6013      	str	r3, [r2, #0]
			| GPIO_MODER_MODE7_1 | GPIO_MODER_MODE8_1); //set bits AF mode
	GPIOG->AFR[0] &= ~((0x000F << GPIO_AFRL_AFSEL5_Pos)
 80012b4:	4b24      	ldr	r3, [pc, #144]	; (8001348 <LPUART_init+0xd4>)
 80012b6:	6a1b      	ldr	r3, [r3, #32]
 80012b8:	4a23      	ldr	r2, [pc, #140]	; (8001348 <LPUART_init+0xd4>)
 80012ba:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80012be:	6213      	str	r3, [r2, #32]
			| (0x000F << GPIO_AFRL_AFSEL6_Pos)
			| (0x000F << GPIO_AFRL_AFSEL7_Pos));
	GPIOG->AFR[1] &= ~(0x000F << GPIO_AFRH_AFSEL8_Pos); //clear AF
 80012c0:	4b21      	ldr	r3, [pc, #132]	; (8001348 <LPUART_init+0xd4>)
 80012c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80012c4:	4a20      	ldr	r2, [pc, #128]	; (8001348 <LPUART_init+0xd4>)
 80012c6:	f023 030f 	bic.w	r3, r3, #15
 80012ca:	6253      	str	r3, [r2, #36]	; 0x24

	GPIOG->AFR[0] |= ((0x0008 << GPIO_AFRL_AFSEL5_Pos)
 80012cc:	4b1e      	ldr	r3, [pc, #120]	; (8001348 <LPUART_init+0xd4>)
 80012ce:	6a1b      	ldr	r3, [r3, #32]
 80012d0:	4a1d      	ldr	r2, [pc, #116]	; (8001348 <LPUART_init+0xd4>)
 80012d2:	f043 4308 	orr.w	r3, r3, #2281701376	; 0x88000000
 80012d6:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80012da:	6213      	str	r3, [r2, #32]
			| (0x0008 << GPIO_AFRL_AFSEL6_Pos)
			| (0x0008 << GPIO_AFRL_AFSEL7_Pos));	//set bits AF 8

	GPIOG->AFR[1] |= (0x0008 << GPIO_AFRH_AFSEL8_Pos);
 80012dc:	4b1a      	ldr	r3, [pc, #104]	; (8001348 <LPUART_init+0xd4>)
 80012de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80012e0:	4a19      	ldr	r2, [pc, #100]	; (8001348 <LPUART_init+0xd4>)
 80012e2:	f043 0308 	orr.w	r3, r3, #8
 80012e6:	6253      	str	r3, [r2, #36]	; 0x24
	/* USER: configure GPIOG registers MODER/PUPDR/OTYPER/OSPEEDR then
	 select AF mode and specify which function with AFR[0] and AFR[1] */
	LPUART1->CR1 &= ~(USART_CR1_M1 | USART_CR1_M0); // 8-bit data
 80012e8:	4b18      	ldr	r3, [pc, #96]	; (800134c <LPUART_init+0xd8>)
 80012ea:	681b      	ldr	r3, [r3, #0]
 80012ec:	4a17      	ldr	r2, [pc, #92]	; (800134c <LPUART_init+0xd8>)
 80012ee:	f023 2310 	bic.w	r3, r3, #268439552	; 0x10001000
 80012f2:	6013      	str	r3, [r2, #0]
	LPUART1->CR1 |= USART_CR1_UE;                   // enable LPUART1
 80012f4:	4b15      	ldr	r3, [pc, #84]	; (800134c <LPUART_init+0xd8>)
 80012f6:	681b      	ldr	r3, [r3, #0]
 80012f8:	4a14      	ldr	r2, [pc, #80]	; (800134c <LPUART_init+0xd8>)
 80012fa:	f043 0301 	orr.w	r3, r3, #1
 80012fe:	6013      	str	r3, [r2, #0]
	LPUART1->CR1 |= (USART_CR1_TE | USART_CR1_RE);  // enable xmit & recv
 8001300:	4b12      	ldr	r3, [pc, #72]	; (800134c <LPUART_init+0xd8>)
 8001302:	681b      	ldr	r3, [r3, #0]
 8001304:	4a11      	ldr	r2, [pc, #68]	; (800134c <LPUART_init+0xd8>)
 8001306:	f043 030c 	orr.w	r3, r3, #12
 800130a:	6013      	str	r3, [r2, #0]
	LPUART1->CR1 |= USART_CR1_RXNEIE;        // enable LPUART1 recv interrupt
 800130c:	4b0f      	ldr	r3, [pc, #60]	; (800134c <LPUART_init+0xd8>)
 800130e:	681b      	ldr	r3, [r3, #0]
 8001310:	4a0e      	ldr	r2, [pc, #56]	; (800134c <LPUART_init+0xd8>)
 8001312:	f043 0320 	orr.w	r3, r3, #32
 8001316:	6013      	str	r3, [r2, #0]
	LPUART1->ISR &= ~(USART_ISR_RXNE);       // clear Recv-Not-Empty flag
 8001318:	4b0c      	ldr	r3, [pc, #48]	; (800134c <LPUART_init+0xd8>)
 800131a:	69db      	ldr	r3, [r3, #28]
 800131c:	4a0b      	ldr	r2, [pc, #44]	; (800134c <LPUART_init+0xd8>)
 800131e:	f023 0320 	bic.w	r3, r3, #32
 8001322:	61d3      	str	r3, [r2, #28]
	LPUART1->BRR = 106666;
 8001324:	4b09      	ldr	r3, [pc, #36]	; (800134c <LPUART_init+0xd8>)
 8001326:	4a0a      	ldr	r2, [pc, #40]	; (8001350 <LPUART_init+0xdc>)
 8001328:	60da      	str	r2, [r3, #12]
	NVIC->ISER[2] = (1 << (LPUART1_IRQn & 0x1F));   // enable LPUART1 ISR
 800132a:	4b0a      	ldr	r3, [pc, #40]	; (8001354 <LPUART_init+0xe0>)
 800132c:	2240      	movs	r2, #64	; 0x40
 800132e:	609a      	str	r2, [r3, #8]
  __ASM volatile ("cpsie i" : : : "memory");
 8001330:	b662      	cpsie	i
}
 8001332:	bf00      	nop
	__enable_irq();                          // enable global interrupts
}
 8001334:	bf00      	nop
 8001336:	46bd      	mov	sp, r7
 8001338:	f85d 7b04 	ldr.w	r7, [sp], #4
 800133c:	4770      	bx	lr
 800133e:	bf00      	nop
 8001340:	40007000 	.word	0x40007000
 8001344:	40021000 	.word	0x40021000
 8001348:	48001800 	.word	0x48001800
 800134c:	40008000 	.word	0x40008000
 8001350:	0001a0aa 	.word	0x0001a0aa
 8001354:	e000e100 	.word	0xe000e100

08001358 <USART_init>:

void USART_init() {
 8001358:	b480      	push	{r7}
 800135a:	af00      	add	r7, sp, #0
	RCC->AHB2ENR |= RCC_AHB2ENR_GPIOAEN; // enable GPIOA clock
 800135c:	4b2c      	ldr	r3, [pc, #176]	; (8001410 <USART_init+0xb8>)
 800135e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001360:	4a2b      	ldr	r2, [pc, #172]	; (8001410 <USART_init+0xb8>)
 8001362:	f043 0301 	orr.w	r3, r3, #1
 8001366:	64d3      	str	r3, [r2, #76]	; 0x4c
	RCC->APB1ENR1 |= RCC_APB1ENR1_USART2EN; // enable USART2 clock
 8001368:	4b29      	ldr	r3, [pc, #164]	; (8001410 <USART_init+0xb8>)
 800136a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800136c:	4a28      	ldr	r2, [pc, #160]	; (8001410 <USART_init+0xb8>)
 800136e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001372:	6593      	str	r3, [r2, #88]	; 0x58

	GPIOA->MODER &= ~(GPIO_MODER_MODE0 | GPIO_MODER_MODE1 | GPIO_MODER_MODE2
 8001374:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8001378:	681b      	ldr	r3, [r3, #0]
 800137a:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 800137e:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8001382:	6013      	str	r3, [r2, #0]
			| GPIO_MODER_MODE3); //clear bits
	GPIOA->MODER |= (GPIO_MODER_MODE0_1 | GPIO_MODER_MODE1_1
 8001384:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8001388:	681b      	ldr	r3, [r3, #0]
 800138a:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 800138e:	f043 03aa 	orr.w	r3, r3, #170	; 0xaa
 8001392:	6013      	str	r3, [r2, #0]
			| GPIO_MODER_MODE2_1 | GPIO_MODER_MODE3_1);
	GPIOA->AFR[0] &= ~((0x000F << GPIO_AFRL_AFSEL0_Pos)
 8001394:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8001398:	6a1b      	ldr	r3, [r3, #32]
 800139a:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 800139e:	0c1b      	lsrs	r3, r3, #16
 80013a0:	041b      	lsls	r3, r3, #16
 80013a2:	6213      	str	r3, [r2, #32]
			| (0x000F << GPIO_AFRL_AFSEL1_Pos)
			| (0x000F << GPIO_AFRL_AFSEL2_Pos)
			| (0x000F << GPIO_AFRL_AFSEL3_Pos));
	GPIOA->AFR[0] |= ((0x0007 << GPIO_AFRL_AFSEL0_Pos)
 80013a4:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80013a8:	6a1b      	ldr	r3, [r3, #32]
 80013aa:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 80013ae:	f443 43ee 	orr.w	r3, r3, #30464	; 0x7700
 80013b2:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80013b6:	6213      	str	r3, [r2, #32]
			| (0x0007 << GPIO_AFRL_AFSEL1_Pos)
			| (0x0007 << GPIO_AFRL_AFSEL2_Pos)
			| (0x0007 << GPIO_AFRL_AFSEL3_Pos));

	USART2->CR1 &= ~(USART_CR1_M1 | USART_CR1_M0); // 8-bit data
 80013b8:	4b16      	ldr	r3, [pc, #88]	; (8001414 <USART_init+0xbc>)
 80013ba:	681b      	ldr	r3, [r3, #0]
 80013bc:	4a15      	ldr	r2, [pc, #84]	; (8001414 <USART_init+0xbc>)
 80013be:	f023 2310 	bic.w	r3, r3, #268439552	; 0x10001000
 80013c2:	6013      	str	r3, [r2, #0]
	USART2->CR1 |= USART_CR1_UE;                   // enable USART2
 80013c4:	4b13      	ldr	r3, [pc, #76]	; (8001414 <USART_init+0xbc>)
 80013c6:	681b      	ldr	r3, [r3, #0]
 80013c8:	4a12      	ldr	r2, [pc, #72]	; (8001414 <USART_init+0xbc>)
 80013ca:	f043 0301 	orr.w	r3, r3, #1
 80013ce:	6013      	str	r3, [r2, #0]
	USART2->CR1 |= (USART_CR1_TE | USART_CR1_RE);  // enable xmit & recv
 80013d0:	4b10      	ldr	r3, [pc, #64]	; (8001414 <USART_init+0xbc>)
 80013d2:	681b      	ldr	r3, [r3, #0]
 80013d4:	4a0f      	ldr	r2, [pc, #60]	; (8001414 <USART_init+0xbc>)
 80013d6:	f043 030c 	orr.w	r3, r3, #12
 80013da:	6013      	str	r3, [r2, #0]
	USART2->CR1 |= USART_CR1_RXNEIE;        // enable USART2 recv interrupt
 80013dc:	4b0d      	ldr	r3, [pc, #52]	; (8001414 <USART_init+0xbc>)
 80013de:	681b      	ldr	r3, [r3, #0]
 80013e0:	4a0c      	ldr	r2, [pc, #48]	; (8001414 <USART_init+0xbc>)
 80013e2:	f043 0320 	orr.w	r3, r3, #32
 80013e6:	6013      	str	r3, [r2, #0]
	USART2->ISR &= ~(USART_ISR_RXNE);       // clear Recv-Not-Empty flag
 80013e8:	4b0a      	ldr	r3, [pc, #40]	; (8001414 <USART_init+0xbc>)
 80013ea:	69db      	ldr	r3, [r3, #28]
 80013ec:	4a09      	ldr	r2, [pc, #36]	; (8001414 <USART_init+0xbc>)
 80013ee:	f023 0320 	bic.w	r3, r3, #32
 80013f2:	61d3      	str	r3, [r2, #28]
	USART2->BRR = 69;                   // Set the correct baud rate
 80013f4:	4b07      	ldr	r3, [pc, #28]	; (8001414 <USART_init+0xbc>)
 80013f6:	2245      	movs	r2, #69	; 0x45
 80013f8:	60da      	str	r2, [r3, #12]
	NVIC->ISER[1] = (1 << (USART2_IRQn & 0x1F));   // enable USART2 ISR
 80013fa:	4b07      	ldr	r3, [pc, #28]	; (8001418 <USART_init+0xc0>)
 80013fc:	2240      	movs	r2, #64	; 0x40
 80013fe:	605a      	str	r2, [r3, #4]
  __ASM volatile ("cpsie i" : : : "memory");
 8001400:	b662      	cpsie	i
}
 8001402:	bf00      	nop
	__enable_irq();                          // enable global interrupts
}
 8001404:	bf00      	nop
 8001406:	46bd      	mov	sp, r7
 8001408:	f85d 7b04 	ldr.w	r7, [sp], #4
 800140c:	4770      	bx	lr
 800140e:	bf00      	nop
 8001410:	40021000 	.word	0x40021000
 8001414:	40004400 	.word	0x40004400
 8001418:	e000e100 	.word	0xe000e100

0800141c <LPUART_Print_Char>:
		}
		USART2->TDR = c[i];
	}
}

void LPUART_Print_Char(char ch) {
 800141c:	b480      	push	{r7}
 800141e:	b083      	sub	sp, #12
 8001420:	af00      	add	r7, sp, #0
 8001422:	4603      	mov	r3, r0
 8001424:	71fb      	strb	r3, [r7, #7]
	while (!(LPUART1->ISR & USART_ISR_TXE))
 8001426:	bf00      	nop
 8001428:	4b07      	ldr	r3, [pc, #28]	; (8001448 <LPUART_Print_Char+0x2c>)
 800142a:	69db      	ldr	r3, [r3, #28]
 800142c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001430:	2b00      	cmp	r3, #0
 8001432:	d0f9      	beq.n	8001428 <LPUART_Print_Char+0xc>
		;   // wait for empty transmit buffer
	LPUART1->TDR = ch;                        // send the character
 8001434:	4b04      	ldr	r3, [pc, #16]	; (8001448 <LPUART_Print_Char+0x2c>)
 8001436:	79fa      	ldrb	r2, [r7, #7]
 8001438:	b292      	uxth	r2, r2
 800143a:	851a      	strh	r2, [r3, #40]	; 0x28
}
 800143c:	bf00      	nop
 800143e:	370c      	adds	r7, #12
 8001440:	46bd      	mov	sp, r7
 8001442:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001446:	4770      	bx	lr
 8001448:	40008000 	.word	0x40008000

0800144c <LPUART_Print>:

void LPUART_Print(const char *message) {
 800144c:	b580      	push	{r7, lr}
 800144e:	b084      	sub	sp, #16
 8001450:	af00      	add	r7, sp, #0
 8001452:	6078      	str	r0, [r7, #4]
	uint16_t iStrIdx = 0;
 8001454:	2300      	movs	r3, #0
 8001456:	81fb      	strh	r3, [r7, #14]
	while (message[iStrIdx] != '\0') {
 8001458:	e009      	b.n	800146e <LPUART_Print+0x22>
		LPUART_Print_Char(message[iStrIdx]);
 800145a:	89fb      	ldrh	r3, [r7, #14]
 800145c:	687a      	ldr	r2, [r7, #4]
 800145e:	4413      	add	r3, r2
 8001460:	781b      	ldrb	r3, [r3, #0]
 8001462:	4618      	mov	r0, r3
 8001464:	f7ff ffda 	bl	800141c <LPUART_Print_Char>
		iStrIdx++;
 8001468:	89fb      	ldrh	r3, [r7, #14]
 800146a:	3301      	adds	r3, #1
 800146c:	81fb      	strh	r3, [r7, #14]
	while (message[iStrIdx] != '\0') {
 800146e:	89fb      	ldrh	r3, [r7, #14]
 8001470:	687a      	ldr	r2, [r7, #4]
 8001472:	4413      	add	r3, r2
 8001474:	781b      	ldrb	r3, [r3, #0]
 8001476:	2b00      	cmp	r3, #0
 8001478:	d1ef      	bne.n	800145a <LPUART_Print+0xe>
	}
}
 800147a:	bf00      	nop
 800147c:	bf00      	nop
 800147e:	3710      	adds	r7, #16
 8001480:	46bd      	mov	sp, r7
 8001482:	bd80      	pop	{r7, pc}

08001484 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001484:	f8df d034 	ldr.w	sp, [pc, #52]	; 80014bc <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001488:	f7ff fee2 	bl	8001250 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800148c:	480c      	ldr	r0, [pc, #48]	; (80014c0 <LoopForever+0x6>)
  ldr r1, =_edata
 800148e:	490d      	ldr	r1, [pc, #52]	; (80014c4 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001490:	4a0d      	ldr	r2, [pc, #52]	; (80014c8 <LoopForever+0xe>)
  movs r3, #0
 8001492:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001494:	e002      	b.n	800149c <LoopCopyDataInit>

08001496 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001496:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001498:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800149a:	3304      	adds	r3, #4

0800149c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800149c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800149e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80014a0:	d3f9      	bcc.n	8001496 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80014a2:	4a0a      	ldr	r2, [pc, #40]	; (80014cc <LoopForever+0x12>)
  ldr r4, =_ebss
 80014a4:	4c0a      	ldr	r4, [pc, #40]	; (80014d0 <LoopForever+0x16>)
  movs r3, #0
 80014a6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80014a8:	e001      	b.n	80014ae <LoopFillZerobss>

080014aa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80014aa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80014ac:	3204      	adds	r2, #4

080014ae <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80014ae:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80014b0:	d3fb      	bcc.n	80014aa <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80014b2:	f000 ffd5 	bl	8002460 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80014b6:	f7ff fc9f 	bl	8000df8 <main>

080014ba <LoopForever>:

LoopForever:
    b LoopForever
 80014ba:	e7fe      	b.n	80014ba <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80014bc:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 80014c0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80014c4:	20000018 	.word	0x20000018
  ldr r2, =_sidata
 80014c8:	08002768 	.word	0x08002768
  ldr r2, =_sbss
 80014cc:	20000018 	.word	0x20000018
  ldr r4, =_ebss
 80014d0:	20000498 	.word	0x20000498

080014d4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80014d4:	e7fe      	b.n	80014d4 <ADC1_2_IRQHandler>

080014d6 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80014d6:	b580      	push	{r7, lr}
 80014d8:	b082      	sub	sp, #8
 80014da:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80014dc:	2300      	movs	r3, #0
 80014de:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80014e0:	2003      	movs	r0, #3
 80014e2:	f000 f91f 	bl	8001724 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80014e6:	200f      	movs	r0, #15
 80014e8:	f000 f80e 	bl	8001508 <HAL_InitTick>
 80014ec:	4603      	mov	r3, r0
 80014ee:	2b00      	cmp	r3, #0
 80014f0:	d002      	beq.n	80014f8 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80014f2:	2301      	movs	r3, #1
 80014f4:	71fb      	strb	r3, [r7, #7]
 80014f6:	e001      	b.n	80014fc <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80014f8:	f7ff fe5c 	bl	80011b4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80014fc:	79fb      	ldrb	r3, [r7, #7]
}
 80014fe:	4618      	mov	r0, r3
 8001500:	3708      	adds	r7, #8
 8001502:	46bd      	mov	sp, r7
 8001504:	bd80      	pop	{r7, pc}
	...

08001508 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001508:	b580      	push	{r7, lr}
 800150a:	b084      	sub	sp, #16
 800150c:	af00      	add	r7, sp, #0
 800150e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001510:	2300      	movs	r3, #0
 8001512:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8001514:	4b17      	ldr	r3, [pc, #92]	; (8001574 <HAL_InitTick+0x6c>)
 8001516:	781b      	ldrb	r3, [r3, #0]
 8001518:	2b00      	cmp	r3, #0
 800151a:	d023      	beq.n	8001564 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 800151c:	4b16      	ldr	r3, [pc, #88]	; (8001578 <HAL_InitTick+0x70>)
 800151e:	681a      	ldr	r2, [r3, #0]
 8001520:	4b14      	ldr	r3, [pc, #80]	; (8001574 <HAL_InitTick+0x6c>)
 8001522:	781b      	ldrb	r3, [r3, #0]
 8001524:	4619      	mov	r1, r3
 8001526:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800152a:	fbb3 f3f1 	udiv	r3, r3, r1
 800152e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001532:	4618      	mov	r0, r3
 8001534:	f000 f91d 	bl	8001772 <HAL_SYSTICK_Config>
 8001538:	4603      	mov	r3, r0
 800153a:	2b00      	cmp	r3, #0
 800153c:	d10f      	bne.n	800155e <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	2b0f      	cmp	r3, #15
 8001542:	d809      	bhi.n	8001558 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001544:	2200      	movs	r2, #0
 8001546:	6879      	ldr	r1, [r7, #4]
 8001548:	f04f 30ff 	mov.w	r0, #4294967295
 800154c:	f000 f8f5 	bl	800173a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001550:	4a0a      	ldr	r2, [pc, #40]	; (800157c <HAL_InitTick+0x74>)
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	6013      	str	r3, [r2, #0]
 8001556:	e007      	b.n	8001568 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8001558:	2301      	movs	r3, #1
 800155a:	73fb      	strb	r3, [r7, #15]
 800155c:	e004      	b.n	8001568 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 800155e:	2301      	movs	r3, #1
 8001560:	73fb      	strb	r3, [r7, #15]
 8001562:	e001      	b.n	8001568 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001564:	2301      	movs	r3, #1
 8001566:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001568:	7bfb      	ldrb	r3, [r7, #15]
}
 800156a:	4618      	mov	r0, r3
 800156c:	3710      	adds	r7, #16
 800156e:	46bd      	mov	sp, r7
 8001570:	bd80      	pop	{r7, pc}
 8001572:	bf00      	nop
 8001574:	20000014 	.word	0x20000014
 8001578:	2000000c 	.word	0x2000000c
 800157c:	20000010 	.word	0x20000010

08001580 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001580:	b480      	push	{r7}
 8001582:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001584:	4b06      	ldr	r3, [pc, #24]	; (80015a0 <HAL_IncTick+0x20>)
 8001586:	781b      	ldrb	r3, [r3, #0]
 8001588:	461a      	mov	r2, r3
 800158a:	4b06      	ldr	r3, [pc, #24]	; (80015a4 <HAL_IncTick+0x24>)
 800158c:	681b      	ldr	r3, [r3, #0]
 800158e:	4413      	add	r3, r2
 8001590:	4a04      	ldr	r2, [pc, #16]	; (80015a4 <HAL_IncTick+0x24>)
 8001592:	6013      	str	r3, [r2, #0]
}
 8001594:	bf00      	nop
 8001596:	46bd      	mov	sp, r7
 8001598:	f85d 7b04 	ldr.w	r7, [sp], #4
 800159c:	4770      	bx	lr
 800159e:	bf00      	nop
 80015a0:	20000014 	.word	0x20000014
 80015a4:	20000494 	.word	0x20000494

080015a8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80015a8:	b480      	push	{r7}
 80015aa:	af00      	add	r7, sp, #0
  return uwTick;
 80015ac:	4b03      	ldr	r3, [pc, #12]	; (80015bc <HAL_GetTick+0x14>)
 80015ae:	681b      	ldr	r3, [r3, #0]
}
 80015b0:	4618      	mov	r0, r3
 80015b2:	46bd      	mov	sp, r7
 80015b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015b8:	4770      	bx	lr
 80015ba:	bf00      	nop
 80015bc:	20000494 	.word	0x20000494

080015c0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80015c0:	b480      	push	{r7}
 80015c2:	b085      	sub	sp, #20
 80015c4:	af00      	add	r7, sp, #0
 80015c6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	f003 0307 	and.w	r3, r3, #7
 80015ce:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80015d0:	4b0c      	ldr	r3, [pc, #48]	; (8001604 <__NVIC_SetPriorityGrouping+0x44>)
 80015d2:	68db      	ldr	r3, [r3, #12]
 80015d4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80015d6:	68ba      	ldr	r2, [r7, #8]
 80015d8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80015dc:	4013      	ands	r3, r2
 80015de:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80015e0:	68fb      	ldr	r3, [r7, #12]
 80015e2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80015e4:	68bb      	ldr	r3, [r7, #8]
 80015e6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80015e8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80015ec:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80015f0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80015f2:	4a04      	ldr	r2, [pc, #16]	; (8001604 <__NVIC_SetPriorityGrouping+0x44>)
 80015f4:	68bb      	ldr	r3, [r7, #8]
 80015f6:	60d3      	str	r3, [r2, #12]
}
 80015f8:	bf00      	nop
 80015fa:	3714      	adds	r7, #20
 80015fc:	46bd      	mov	sp, r7
 80015fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001602:	4770      	bx	lr
 8001604:	e000ed00 	.word	0xe000ed00

08001608 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001608:	b480      	push	{r7}
 800160a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800160c:	4b04      	ldr	r3, [pc, #16]	; (8001620 <__NVIC_GetPriorityGrouping+0x18>)
 800160e:	68db      	ldr	r3, [r3, #12]
 8001610:	0a1b      	lsrs	r3, r3, #8
 8001612:	f003 0307 	and.w	r3, r3, #7
}
 8001616:	4618      	mov	r0, r3
 8001618:	46bd      	mov	sp, r7
 800161a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800161e:	4770      	bx	lr
 8001620:	e000ed00 	.word	0xe000ed00

08001624 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001624:	b480      	push	{r7}
 8001626:	b083      	sub	sp, #12
 8001628:	af00      	add	r7, sp, #0
 800162a:	4603      	mov	r3, r0
 800162c:	6039      	str	r1, [r7, #0]
 800162e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001630:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001634:	2b00      	cmp	r3, #0
 8001636:	db0a      	blt.n	800164e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001638:	683b      	ldr	r3, [r7, #0]
 800163a:	b2da      	uxtb	r2, r3
 800163c:	490c      	ldr	r1, [pc, #48]	; (8001670 <__NVIC_SetPriority+0x4c>)
 800163e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001642:	0112      	lsls	r2, r2, #4
 8001644:	b2d2      	uxtb	r2, r2
 8001646:	440b      	add	r3, r1
 8001648:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800164c:	e00a      	b.n	8001664 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800164e:	683b      	ldr	r3, [r7, #0]
 8001650:	b2da      	uxtb	r2, r3
 8001652:	4908      	ldr	r1, [pc, #32]	; (8001674 <__NVIC_SetPriority+0x50>)
 8001654:	79fb      	ldrb	r3, [r7, #7]
 8001656:	f003 030f 	and.w	r3, r3, #15
 800165a:	3b04      	subs	r3, #4
 800165c:	0112      	lsls	r2, r2, #4
 800165e:	b2d2      	uxtb	r2, r2
 8001660:	440b      	add	r3, r1
 8001662:	761a      	strb	r2, [r3, #24]
}
 8001664:	bf00      	nop
 8001666:	370c      	adds	r7, #12
 8001668:	46bd      	mov	sp, r7
 800166a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800166e:	4770      	bx	lr
 8001670:	e000e100 	.word	0xe000e100
 8001674:	e000ed00 	.word	0xe000ed00

08001678 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001678:	b480      	push	{r7}
 800167a:	b089      	sub	sp, #36	; 0x24
 800167c:	af00      	add	r7, sp, #0
 800167e:	60f8      	str	r0, [r7, #12]
 8001680:	60b9      	str	r1, [r7, #8]
 8001682:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001684:	68fb      	ldr	r3, [r7, #12]
 8001686:	f003 0307 	and.w	r3, r3, #7
 800168a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800168c:	69fb      	ldr	r3, [r7, #28]
 800168e:	f1c3 0307 	rsb	r3, r3, #7
 8001692:	2b04      	cmp	r3, #4
 8001694:	bf28      	it	cs
 8001696:	2304      	movcs	r3, #4
 8001698:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800169a:	69fb      	ldr	r3, [r7, #28]
 800169c:	3304      	adds	r3, #4
 800169e:	2b06      	cmp	r3, #6
 80016a0:	d902      	bls.n	80016a8 <NVIC_EncodePriority+0x30>
 80016a2:	69fb      	ldr	r3, [r7, #28]
 80016a4:	3b03      	subs	r3, #3
 80016a6:	e000      	b.n	80016aa <NVIC_EncodePriority+0x32>
 80016a8:	2300      	movs	r3, #0
 80016aa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80016ac:	f04f 32ff 	mov.w	r2, #4294967295
 80016b0:	69bb      	ldr	r3, [r7, #24]
 80016b2:	fa02 f303 	lsl.w	r3, r2, r3
 80016b6:	43da      	mvns	r2, r3
 80016b8:	68bb      	ldr	r3, [r7, #8]
 80016ba:	401a      	ands	r2, r3
 80016bc:	697b      	ldr	r3, [r7, #20]
 80016be:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80016c0:	f04f 31ff 	mov.w	r1, #4294967295
 80016c4:	697b      	ldr	r3, [r7, #20]
 80016c6:	fa01 f303 	lsl.w	r3, r1, r3
 80016ca:	43d9      	mvns	r1, r3
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80016d0:	4313      	orrs	r3, r2
         );
}
 80016d2:	4618      	mov	r0, r3
 80016d4:	3724      	adds	r7, #36	; 0x24
 80016d6:	46bd      	mov	sp, r7
 80016d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016dc:	4770      	bx	lr
	...

080016e0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80016e0:	b580      	push	{r7, lr}
 80016e2:	b082      	sub	sp, #8
 80016e4:	af00      	add	r7, sp, #0
 80016e6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	3b01      	subs	r3, #1
 80016ec:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80016f0:	d301      	bcc.n	80016f6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80016f2:	2301      	movs	r3, #1
 80016f4:	e00f      	b.n	8001716 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80016f6:	4a0a      	ldr	r2, [pc, #40]	; (8001720 <SysTick_Config+0x40>)
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	3b01      	subs	r3, #1
 80016fc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80016fe:	210f      	movs	r1, #15
 8001700:	f04f 30ff 	mov.w	r0, #4294967295
 8001704:	f7ff ff8e 	bl	8001624 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001708:	4b05      	ldr	r3, [pc, #20]	; (8001720 <SysTick_Config+0x40>)
 800170a:	2200      	movs	r2, #0
 800170c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800170e:	4b04      	ldr	r3, [pc, #16]	; (8001720 <SysTick_Config+0x40>)
 8001710:	2207      	movs	r2, #7
 8001712:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001714:	2300      	movs	r3, #0
}
 8001716:	4618      	mov	r0, r3
 8001718:	3708      	adds	r7, #8
 800171a:	46bd      	mov	sp, r7
 800171c:	bd80      	pop	{r7, pc}
 800171e:	bf00      	nop
 8001720:	e000e010 	.word	0xe000e010

08001724 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001724:	b580      	push	{r7, lr}
 8001726:	b082      	sub	sp, #8
 8001728:	af00      	add	r7, sp, #0
 800172a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800172c:	6878      	ldr	r0, [r7, #4]
 800172e:	f7ff ff47 	bl	80015c0 <__NVIC_SetPriorityGrouping>
}
 8001732:	bf00      	nop
 8001734:	3708      	adds	r7, #8
 8001736:	46bd      	mov	sp, r7
 8001738:	bd80      	pop	{r7, pc}

0800173a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800173a:	b580      	push	{r7, lr}
 800173c:	b086      	sub	sp, #24
 800173e:	af00      	add	r7, sp, #0
 8001740:	4603      	mov	r3, r0
 8001742:	60b9      	str	r1, [r7, #8]
 8001744:	607a      	str	r2, [r7, #4]
 8001746:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001748:	2300      	movs	r3, #0
 800174a:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800174c:	f7ff ff5c 	bl	8001608 <__NVIC_GetPriorityGrouping>
 8001750:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001752:	687a      	ldr	r2, [r7, #4]
 8001754:	68b9      	ldr	r1, [r7, #8]
 8001756:	6978      	ldr	r0, [r7, #20]
 8001758:	f7ff ff8e 	bl	8001678 <NVIC_EncodePriority>
 800175c:	4602      	mov	r2, r0
 800175e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001762:	4611      	mov	r1, r2
 8001764:	4618      	mov	r0, r3
 8001766:	f7ff ff5d 	bl	8001624 <__NVIC_SetPriority>
}
 800176a:	bf00      	nop
 800176c:	3718      	adds	r7, #24
 800176e:	46bd      	mov	sp, r7
 8001770:	bd80      	pop	{r7, pc}

08001772 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001772:	b580      	push	{r7, lr}
 8001774:	b082      	sub	sp, #8
 8001776:	af00      	add	r7, sp, #0
 8001778:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800177a:	6878      	ldr	r0, [r7, #4]
 800177c:	f7ff ffb0 	bl	80016e0 <SysTick_Config>
 8001780:	4603      	mov	r3, r0
}
 8001782:	4618      	mov	r0, r3
 8001784:	3708      	adds	r7, #8
 8001786:	46bd      	mov	sp, r7
 8001788:	bd80      	pop	{r7, pc}
	...

0800178c <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 800178c:	b480      	push	{r7}
 800178e:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8001790:	4b04      	ldr	r3, [pc, #16]	; (80017a4 <HAL_PWREx_GetVoltageRange+0x18>)
 8001792:	681b      	ldr	r3, [r3, #0]
 8001794:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8001798:	4618      	mov	r0, r3
 800179a:	46bd      	mov	sp, r7
 800179c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017a0:	4770      	bx	lr
 80017a2:	bf00      	nop
 80017a4:	40007000 	.word	0x40007000

080017a8 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80017a8:	b480      	push	{r7}
 80017aa:	b085      	sub	sp, #20
 80017ac:	af00      	add	r7, sp, #0
 80017ae:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80017b6:	d130      	bne.n	800181a <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80017b8:	4b23      	ldr	r3, [pc, #140]	; (8001848 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80017ba:	681b      	ldr	r3, [r3, #0]
 80017bc:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80017c0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80017c4:	d038      	beq.n	8001838 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80017c6:	4b20      	ldr	r3, [pc, #128]	; (8001848 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80017c8:	681b      	ldr	r3, [r3, #0]
 80017ca:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80017ce:	4a1e      	ldr	r2, [pc, #120]	; (8001848 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80017d0:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80017d4:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80017d6:	4b1d      	ldr	r3, [pc, #116]	; (800184c <HAL_PWREx_ControlVoltageScaling+0xa4>)
 80017d8:	681b      	ldr	r3, [r3, #0]
 80017da:	2232      	movs	r2, #50	; 0x32
 80017dc:	fb02 f303 	mul.w	r3, r2, r3
 80017e0:	4a1b      	ldr	r2, [pc, #108]	; (8001850 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80017e2:	fba2 2303 	umull	r2, r3, r2, r3
 80017e6:	0c9b      	lsrs	r3, r3, #18
 80017e8:	3301      	adds	r3, #1
 80017ea:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80017ec:	e002      	b.n	80017f4 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 80017ee:	68fb      	ldr	r3, [r7, #12]
 80017f0:	3b01      	subs	r3, #1
 80017f2:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80017f4:	4b14      	ldr	r3, [pc, #80]	; (8001848 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80017f6:	695b      	ldr	r3, [r3, #20]
 80017f8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80017fc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001800:	d102      	bne.n	8001808 <HAL_PWREx_ControlVoltageScaling+0x60>
 8001802:	68fb      	ldr	r3, [r7, #12]
 8001804:	2b00      	cmp	r3, #0
 8001806:	d1f2      	bne.n	80017ee <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001808:	4b0f      	ldr	r3, [pc, #60]	; (8001848 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800180a:	695b      	ldr	r3, [r3, #20]
 800180c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001810:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001814:	d110      	bne.n	8001838 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8001816:	2303      	movs	r3, #3
 8001818:	e00f      	b.n	800183a <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 800181a:	4b0b      	ldr	r3, [pc, #44]	; (8001848 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800181c:	681b      	ldr	r3, [r3, #0]
 800181e:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8001822:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001826:	d007      	beq.n	8001838 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8001828:	4b07      	ldr	r3, [pc, #28]	; (8001848 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800182a:	681b      	ldr	r3, [r3, #0]
 800182c:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001830:	4a05      	ldr	r2, [pc, #20]	; (8001848 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001832:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001836:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8001838:	2300      	movs	r3, #0
}
 800183a:	4618      	mov	r0, r3
 800183c:	3714      	adds	r7, #20
 800183e:	46bd      	mov	sp, r7
 8001840:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001844:	4770      	bx	lr
 8001846:	bf00      	nop
 8001848:	40007000 	.word	0x40007000
 800184c:	2000000c 	.word	0x2000000c
 8001850:	431bde83 	.word	0x431bde83

08001854 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001854:	b580      	push	{r7, lr}
 8001856:	b088      	sub	sp, #32
 8001858:	af00      	add	r7, sp, #0
 800185a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	2b00      	cmp	r3, #0
 8001860:	d102      	bne.n	8001868 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8001862:	2301      	movs	r3, #1
 8001864:	f000 bc08 	b.w	8002078 <HAL_RCC_OscConfig+0x824>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001868:	4b96      	ldr	r3, [pc, #600]	; (8001ac4 <HAL_RCC_OscConfig+0x270>)
 800186a:	689b      	ldr	r3, [r3, #8]
 800186c:	f003 030c 	and.w	r3, r3, #12
 8001870:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001872:	4b94      	ldr	r3, [pc, #592]	; (8001ac4 <HAL_RCC_OscConfig+0x270>)
 8001874:	68db      	ldr	r3, [r3, #12]
 8001876:	f003 0303 	and.w	r3, r3, #3
 800187a:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	681b      	ldr	r3, [r3, #0]
 8001880:	f003 0310 	and.w	r3, r3, #16
 8001884:	2b00      	cmp	r3, #0
 8001886:	f000 80e4 	beq.w	8001a52 <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800188a:	69bb      	ldr	r3, [r7, #24]
 800188c:	2b00      	cmp	r3, #0
 800188e:	d007      	beq.n	80018a0 <HAL_RCC_OscConfig+0x4c>
 8001890:	69bb      	ldr	r3, [r7, #24]
 8001892:	2b0c      	cmp	r3, #12
 8001894:	f040 808b 	bne.w	80019ae <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8001898:	697b      	ldr	r3, [r7, #20]
 800189a:	2b01      	cmp	r3, #1
 800189c:	f040 8087 	bne.w	80019ae <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80018a0:	4b88      	ldr	r3, [pc, #544]	; (8001ac4 <HAL_RCC_OscConfig+0x270>)
 80018a2:	681b      	ldr	r3, [r3, #0]
 80018a4:	f003 0302 	and.w	r3, r3, #2
 80018a8:	2b00      	cmp	r3, #0
 80018aa:	d005      	beq.n	80018b8 <HAL_RCC_OscConfig+0x64>
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	699b      	ldr	r3, [r3, #24]
 80018b0:	2b00      	cmp	r3, #0
 80018b2:	d101      	bne.n	80018b8 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 80018b4:	2301      	movs	r3, #1
 80018b6:	e3df      	b.n	8002078 <HAL_RCC_OscConfig+0x824>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	6a1a      	ldr	r2, [r3, #32]
 80018bc:	4b81      	ldr	r3, [pc, #516]	; (8001ac4 <HAL_RCC_OscConfig+0x270>)
 80018be:	681b      	ldr	r3, [r3, #0]
 80018c0:	f003 0308 	and.w	r3, r3, #8
 80018c4:	2b00      	cmp	r3, #0
 80018c6:	d004      	beq.n	80018d2 <HAL_RCC_OscConfig+0x7e>
 80018c8:	4b7e      	ldr	r3, [pc, #504]	; (8001ac4 <HAL_RCC_OscConfig+0x270>)
 80018ca:	681b      	ldr	r3, [r3, #0]
 80018cc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80018d0:	e005      	b.n	80018de <HAL_RCC_OscConfig+0x8a>
 80018d2:	4b7c      	ldr	r3, [pc, #496]	; (8001ac4 <HAL_RCC_OscConfig+0x270>)
 80018d4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80018d8:	091b      	lsrs	r3, r3, #4
 80018da:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80018de:	4293      	cmp	r3, r2
 80018e0:	d223      	bcs.n	800192a <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	6a1b      	ldr	r3, [r3, #32]
 80018e6:	4618      	mov	r0, r3
 80018e8:	f000 fd5a 	bl	80023a0 <RCC_SetFlashLatencyFromMSIRange>
 80018ec:	4603      	mov	r3, r0
 80018ee:	2b00      	cmp	r3, #0
 80018f0:	d001      	beq.n	80018f6 <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 80018f2:	2301      	movs	r3, #1
 80018f4:	e3c0      	b.n	8002078 <HAL_RCC_OscConfig+0x824>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80018f6:	4b73      	ldr	r3, [pc, #460]	; (8001ac4 <HAL_RCC_OscConfig+0x270>)
 80018f8:	681b      	ldr	r3, [r3, #0]
 80018fa:	4a72      	ldr	r2, [pc, #456]	; (8001ac4 <HAL_RCC_OscConfig+0x270>)
 80018fc:	f043 0308 	orr.w	r3, r3, #8
 8001900:	6013      	str	r3, [r2, #0]
 8001902:	4b70      	ldr	r3, [pc, #448]	; (8001ac4 <HAL_RCC_OscConfig+0x270>)
 8001904:	681b      	ldr	r3, [r3, #0]
 8001906:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	6a1b      	ldr	r3, [r3, #32]
 800190e:	496d      	ldr	r1, [pc, #436]	; (8001ac4 <HAL_RCC_OscConfig+0x270>)
 8001910:	4313      	orrs	r3, r2
 8001912:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001914:	4b6b      	ldr	r3, [pc, #428]	; (8001ac4 <HAL_RCC_OscConfig+0x270>)
 8001916:	685b      	ldr	r3, [r3, #4]
 8001918:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	69db      	ldr	r3, [r3, #28]
 8001920:	021b      	lsls	r3, r3, #8
 8001922:	4968      	ldr	r1, [pc, #416]	; (8001ac4 <HAL_RCC_OscConfig+0x270>)
 8001924:	4313      	orrs	r3, r2
 8001926:	604b      	str	r3, [r1, #4]
 8001928:	e025      	b.n	8001976 <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800192a:	4b66      	ldr	r3, [pc, #408]	; (8001ac4 <HAL_RCC_OscConfig+0x270>)
 800192c:	681b      	ldr	r3, [r3, #0]
 800192e:	4a65      	ldr	r2, [pc, #404]	; (8001ac4 <HAL_RCC_OscConfig+0x270>)
 8001930:	f043 0308 	orr.w	r3, r3, #8
 8001934:	6013      	str	r3, [r2, #0]
 8001936:	4b63      	ldr	r3, [pc, #396]	; (8001ac4 <HAL_RCC_OscConfig+0x270>)
 8001938:	681b      	ldr	r3, [r3, #0]
 800193a:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	6a1b      	ldr	r3, [r3, #32]
 8001942:	4960      	ldr	r1, [pc, #384]	; (8001ac4 <HAL_RCC_OscConfig+0x270>)
 8001944:	4313      	orrs	r3, r2
 8001946:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001948:	4b5e      	ldr	r3, [pc, #376]	; (8001ac4 <HAL_RCC_OscConfig+0x270>)
 800194a:	685b      	ldr	r3, [r3, #4]
 800194c:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	69db      	ldr	r3, [r3, #28]
 8001954:	021b      	lsls	r3, r3, #8
 8001956:	495b      	ldr	r1, [pc, #364]	; (8001ac4 <HAL_RCC_OscConfig+0x270>)
 8001958:	4313      	orrs	r3, r2
 800195a:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 800195c:	69bb      	ldr	r3, [r7, #24]
 800195e:	2b00      	cmp	r3, #0
 8001960:	d109      	bne.n	8001976 <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	6a1b      	ldr	r3, [r3, #32]
 8001966:	4618      	mov	r0, r3
 8001968:	f000 fd1a 	bl	80023a0 <RCC_SetFlashLatencyFromMSIRange>
 800196c:	4603      	mov	r3, r0
 800196e:	2b00      	cmp	r3, #0
 8001970:	d001      	beq.n	8001976 <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 8001972:	2301      	movs	r3, #1
 8001974:	e380      	b.n	8002078 <HAL_RCC_OscConfig+0x824>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001976:	f000 fc87 	bl	8002288 <HAL_RCC_GetSysClockFreq>
 800197a:	4602      	mov	r2, r0
 800197c:	4b51      	ldr	r3, [pc, #324]	; (8001ac4 <HAL_RCC_OscConfig+0x270>)
 800197e:	689b      	ldr	r3, [r3, #8]
 8001980:	091b      	lsrs	r3, r3, #4
 8001982:	f003 030f 	and.w	r3, r3, #15
 8001986:	4950      	ldr	r1, [pc, #320]	; (8001ac8 <HAL_RCC_OscConfig+0x274>)
 8001988:	5ccb      	ldrb	r3, [r1, r3]
 800198a:	f003 031f 	and.w	r3, r3, #31
 800198e:	fa22 f303 	lsr.w	r3, r2, r3
 8001992:	4a4e      	ldr	r2, [pc, #312]	; (8001acc <HAL_RCC_OscConfig+0x278>)
 8001994:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8001996:	4b4e      	ldr	r3, [pc, #312]	; (8001ad0 <HAL_RCC_OscConfig+0x27c>)
 8001998:	681b      	ldr	r3, [r3, #0]
 800199a:	4618      	mov	r0, r3
 800199c:	f7ff fdb4 	bl	8001508 <HAL_InitTick>
 80019a0:	4603      	mov	r3, r0
 80019a2:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80019a4:	7bfb      	ldrb	r3, [r7, #15]
 80019a6:	2b00      	cmp	r3, #0
 80019a8:	d052      	beq.n	8001a50 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 80019aa:	7bfb      	ldrb	r3, [r7, #15]
 80019ac:	e364      	b.n	8002078 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	699b      	ldr	r3, [r3, #24]
 80019b2:	2b00      	cmp	r3, #0
 80019b4:	d032      	beq.n	8001a1c <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80019b6:	4b43      	ldr	r3, [pc, #268]	; (8001ac4 <HAL_RCC_OscConfig+0x270>)
 80019b8:	681b      	ldr	r3, [r3, #0]
 80019ba:	4a42      	ldr	r2, [pc, #264]	; (8001ac4 <HAL_RCC_OscConfig+0x270>)
 80019bc:	f043 0301 	orr.w	r3, r3, #1
 80019c0:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80019c2:	f7ff fdf1 	bl	80015a8 <HAL_GetTick>
 80019c6:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80019c8:	e008      	b.n	80019dc <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80019ca:	f7ff fded 	bl	80015a8 <HAL_GetTick>
 80019ce:	4602      	mov	r2, r0
 80019d0:	693b      	ldr	r3, [r7, #16]
 80019d2:	1ad3      	subs	r3, r2, r3
 80019d4:	2b02      	cmp	r3, #2
 80019d6:	d901      	bls.n	80019dc <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 80019d8:	2303      	movs	r3, #3
 80019da:	e34d      	b.n	8002078 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80019dc:	4b39      	ldr	r3, [pc, #228]	; (8001ac4 <HAL_RCC_OscConfig+0x270>)
 80019de:	681b      	ldr	r3, [r3, #0]
 80019e0:	f003 0302 	and.w	r3, r3, #2
 80019e4:	2b00      	cmp	r3, #0
 80019e6:	d0f0      	beq.n	80019ca <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80019e8:	4b36      	ldr	r3, [pc, #216]	; (8001ac4 <HAL_RCC_OscConfig+0x270>)
 80019ea:	681b      	ldr	r3, [r3, #0]
 80019ec:	4a35      	ldr	r2, [pc, #212]	; (8001ac4 <HAL_RCC_OscConfig+0x270>)
 80019ee:	f043 0308 	orr.w	r3, r3, #8
 80019f2:	6013      	str	r3, [r2, #0]
 80019f4:	4b33      	ldr	r3, [pc, #204]	; (8001ac4 <HAL_RCC_OscConfig+0x270>)
 80019f6:	681b      	ldr	r3, [r3, #0]
 80019f8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	6a1b      	ldr	r3, [r3, #32]
 8001a00:	4930      	ldr	r1, [pc, #192]	; (8001ac4 <HAL_RCC_OscConfig+0x270>)
 8001a02:	4313      	orrs	r3, r2
 8001a04:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001a06:	4b2f      	ldr	r3, [pc, #188]	; (8001ac4 <HAL_RCC_OscConfig+0x270>)
 8001a08:	685b      	ldr	r3, [r3, #4]
 8001a0a:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	69db      	ldr	r3, [r3, #28]
 8001a12:	021b      	lsls	r3, r3, #8
 8001a14:	492b      	ldr	r1, [pc, #172]	; (8001ac4 <HAL_RCC_OscConfig+0x270>)
 8001a16:	4313      	orrs	r3, r2
 8001a18:	604b      	str	r3, [r1, #4]
 8001a1a:	e01a      	b.n	8001a52 <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8001a1c:	4b29      	ldr	r3, [pc, #164]	; (8001ac4 <HAL_RCC_OscConfig+0x270>)
 8001a1e:	681b      	ldr	r3, [r3, #0]
 8001a20:	4a28      	ldr	r2, [pc, #160]	; (8001ac4 <HAL_RCC_OscConfig+0x270>)
 8001a22:	f023 0301 	bic.w	r3, r3, #1
 8001a26:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001a28:	f7ff fdbe 	bl	80015a8 <HAL_GetTick>
 8001a2c:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001a2e:	e008      	b.n	8001a42 <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001a30:	f7ff fdba 	bl	80015a8 <HAL_GetTick>
 8001a34:	4602      	mov	r2, r0
 8001a36:	693b      	ldr	r3, [r7, #16]
 8001a38:	1ad3      	subs	r3, r2, r3
 8001a3a:	2b02      	cmp	r3, #2
 8001a3c:	d901      	bls.n	8001a42 <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8001a3e:	2303      	movs	r3, #3
 8001a40:	e31a      	b.n	8002078 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001a42:	4b20      	ldr	r3, [pc, #128]	; (8001ac4 <HAL_RCC_OscConfig+0x270>)
 8001a44:	681b      	ldr	r3, [r3, #0]
 8001a46:	f003 0302 	and.w	r3, r3, #2
 8001a4a:	2b00      	cmp	r3, #0
 8001a4c:	d1f0      	bne.n	8001a30 <HAL_RCC_OscConfig+0x1dc>
 8001a4e:	e000      	b.n	8001a52 <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001a50:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	681b      	ldr	r3, [r3, #0]
 8001a56:	f003 0301 	and.w	r3, r3, #1
 8001a5a:	2b00      	cmp	r3, #0
 8001a5c:	d073      	beq.n	8001b46 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8001a5e:	69bb      	ldr	r3, [r7, #24]
 8001a60:	2b08      	cmp	r3, #8
 8001a62:	d005      	beq.n	8001a70 <HAL_RCC_OscConfig+0x21c>
 8001a64:	69bb      	ldr	r3, [r7, #24]
 8001a66:	2b0c      	cmp	r3, #12
 8001a68:	d10e      	bne.n	8001a88 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8001a6a:	697b      	ldr	r3, [r7, #20]
 8001a6c:	2b03      	cmp	r3, #3
 8001a6e:	d10b      	bne.n	8001a88 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001a70:	4b14      	ldr	r3, [pc, #80]	; (8001ac4 <HAL_RCC_OscConfig+0x270>)
 8001a72:	681b      	ldr	r3, [r3, #0]
 8001a74:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a78:	2b00      	cmp	r3, #0
 8001a7a:	d063      	beq.n	8001b44 <HAL_RCC_OscConfig+0x2f0>
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	685b      	ldr	r3, [r3, #4]
 8001a80:	2b00      	cmp	r3, #0
 8001a82:	d15f      	bne.n	8001b44 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8001a84:	2301      	movs	r3, #1
 8001a86:	e2f7      	b.n	8002078 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	685b      	ldr	r3, [r3, #4]
 8001a8c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001a90:	d106      	bne.n	8001aa0 <HAL_RCC_OscConfig+0x24c>
 8001a92:	4b0c      	ldr	r3, [pc, #48]	; (8001ac4 <HAL_RCC_OscConfig+0x270>)
 8001a94:	681b      	ldr	r3, [r3, #0]
 8001a96:	4a0b      	ldr	r2, [pc, #44]	; (8001ac4 <HAL_RCC_OscConfig+0x270>)
 8001a98:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001a9c:	6013      	str	r3, [r2, #0]
 8001a9e:	e025      	b.n	8001aec <HAL_RCC_OscConfig+0x298>
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	685b      	ldr	r3, [r3, #4]
 8001aa4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001aa8:	d114      	bne.n	8001ad4 <HAL_RCC_OscConfig+0x280>
 8001aaa:	4b06      	ldr	r3, [pc, #24]	; (8001ac4 <HAL_RCC_OscConfig+0x270>)
 8001aac:	681b      	ldr	r3, [r3, #0]
 8001aae:	4a05      	ldr	r2, [pc, #20]	; (8001ac4 <HAL_RCC_OscConfig+0x270>)
 8001ab0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001ab4:	6013      	str	r3, [r2, #0]
 8001ab6:	4b03      	ldr	r3, [pc, #12]	; (8001ac4 <HAL_RCC_OscConfig+0x270>)
 8001ab8:	681b      	ldr	r3, [r3, #0]
 8001aba:	4a02      	ldr	r2, [pc, #8]	; (8001ac4 <HAL_RCC_OscConfig+0x270>)
 8001abc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001ac0:	6013      	str	r3, [r2, #0]
 8001ac2:	e013      	b.n	8001aec <HAL_RCC_OscConfig+0x298>
 8001ac4:	40021000 	.word	0x40021000
 8001ac8:	08002720 	.word	0x08002720
 8001acc:	2000000c 	.word	0x2000000c
 8001ad0:	20000010 	.word	0x20000010
 8001ad4:	4ba0      	ldr	r3, [pc, #640]	; (8001d58 <HAL_RCC_OscConfig+0x504>)
 8001ad6:	681b      	ldr	r3, [r3, #0]
 8001ad8:	4a9f      	ldr	r2, [pc, #636]	; (8001d58 <HAL_RCC_OscConfig+0x504>)
 8001ada:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001ade:	6013      	str	r3, [r2, #0]
 8001ae0:	4b9d      	ldr	r3, [pc, #628]	; (8001d58 <HAL_RCC_OscConfig+0x504>)
 8001ae2:	681b      	ldr	r3, [r3, #0]
 8001ae4:	4a9c      	ldr	r2, [pc, #624]	; (8001d58 <HAL_RCC_OscConfig+0x504>)
 8001ae6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001aea:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	685b      	ldr	r3, [r3, #4]
 8001af0:	2b00      	cmp	r3, #0
 8001af2:	d013      	beq.n	8001b1c <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001af4:	f7ff fd58 	bl	80015a8 <HAL_GetTick>
 8001af8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001afa:	e008      	b.n	8001b0e <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001afc:	f7ff fd54 	bl	80015a8 <HAL_GetTick>
 8001b00:	4602      	mov	r2, r0
 8001b02:	693b      	ldr	r3, [r7, #16]
 8001b04:	1ad3      	subs	r3, r2, r3
 8001b06:	2b64      	cmp	r3, #100	; 0x64
 8001b08:	d901      	bls.n	8001b0e <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8001b0a:	2303      	movs	r3, #3
 8001b0c:	e2b4      	b.n	8002078 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001b0e:	4b92      	ldr	r3, [pc, #584]	; (8001d58 <HAL_RCC_OscConfig+0x504>)
 8001b10:	681b      	ldr	r3, [r3, #0]
 8001b12:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b16:	2b00      	cmp	r3, #0
 8001b18:	d0f0      	beq.n	8001afc <HAL_RCC_OscConfig+0x2a8>
 8001b1a:	e014      	b.n	8001b46 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001b1c:	f7ff fd44 	bl	80015a8 <HAL_GetTick>
 8001b20:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001b22:	e008      	b.n	8001b36 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001b24:	f7ff fd40 	bl	80015a8 <HAL_GetTick>
 8001b28:	4602      	mov	r2, r0
 8001b2a:	693b      	ldr	r3, [r7, #16]
 8001b2c:	1ad3      	subs	r3, r2, r3
 8001b2e:	2b64      	cmp	r3, #100	; 0x64
 8001b30:	d901      	bls.n	8001b36 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8001b32:	2303      	movs	r3, #3
 8001b34:	e2a0      	b.n	8002078 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001b36:	4b88      	ldr	r3, [pc, #544]	; (8001d58 <HAL_RCC_OscConfig+0x504>)
 8001b38:	681b      	ldr	r3, [r3, #0]
 8001b3a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b3e:	2b00      	cmp	r3, #0
 8001b40:	d1f0      	bne.n	8001b24 <HAL_RCC_OscConfig+0x2d0>
 8001b42:	e000      	b.n	8001b46 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001b44:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	681b      	ldr	r3, [r3, #0]
 8001b4a:	f003 0302 	and.w	r3, r3, #2
 8001b4e:	2b00      	cmp	r3, #0
 8001b50:	d060      	beq.n	8001c14 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8001b52:	69bb      	ldr	r3, [r7, #24]
 8001b54:	2b04      	cmp	r3, #4
 8001b56:	d005      	beq.n	8001b64 <HAL_RCC_OscConfig+0x310>
 8001b58:	69bb      	ldr	r3, [r7, #24]
 8001b5a:	2b0c      	cmp	r3, #12
 8001b5c:	d119      	bne.n	8001b92 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8001b5e:	697b      	ldr	r3, [r7, #20]
 8001b60:	2b02      	cmp	r3, #2
 8001b62:	d116      	bne.n	8001b92 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001b64:	4b7c      	ldr	r3, [pc, #496]	; (8001d58 <HAL_RCC_OscConfig+0x504>)
 8001b66:	681b      	ldr	r3, [r3, #0]
 8001b68:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001b6c:	2b00      	cmp	r3, #0
 8001b6e:	d005      	beq.n	8001b7c <HAL_RCC_OscConfig+0x328>
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	68db      	ldr	r3, [r3, #12]
 8001b74:	2b00      	cmp	r3, #0
 8001b76:	d101      	bne.n	8001b7c <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8001b78:	2301      	movs	r3, #1
 8001b7a:	e27d      	b.n	8002078 <HAL_RCC_OscConfig+0x824>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001b7c:	4b76      	ldr	r3, [pc, #472]	; (8001d58 <HAL_RCC_OscConfig+0x504>)
 8001b7e:	685b      	ldr	r3, [r3, #4]
 8001b80:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	691b      	ldr	r3, [r3, #16]
 8001b88:	061b      	lsls	r3, r3, #24
 8001b8a:	4973      	ldr	r1, [pc, #460]	; (8001d58 <HAL_RCC_OscConfig+0x504>)
 8001b8c:	4313      	orrs	r3, r2
 8001b8e:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001b90:	e040      	b.n	8001c14 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	68db      	ldr	r3, [r3, #12]
 8001b96:	2b00      	cmp	r3, #0
 8001b98:	d023      	beq.n	8001be2 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001b9a:	4b6f      	ldr	r3, [pc, #444]	; (8001d58 <HAL_RCC_OscConfig+0x504>)
 8001b9c:	681b      	ldr	r3, [r3, #0]
 8001b9e:	4a6e      	ldr	r2, [pc, #440]	; (8001d58 <HAL_RCC_OscConfig+0x504>)
 8001ba0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001ba4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ba6:	f7ff fcff 	bl	80015a8 <HAL_GetTick>
 8001baa:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001bac:	e008      	b.n	8001bc0 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001bae:	f7ff fcfb 	bl	80015a8 <HAL_GetTick>
 8001bb2:	4602      	mov	r2, r0
 8001bb4:	693b      	ldr	r3, [r7, #16]
 8001bb6:	1ad3      	subs	r3, r2, r3
 8001bb8:	2b02      	cmp	r3, #2
 8001bba:	d901      	bls.n	8001bc0 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8001bbc:	2303      	movs	r3, #3
 8001bbe:	e25b      	b.n	8002078 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001bc0:	4b65      	ldr	r3, [pc, #404]	; (8001d58 <HAL_RCC_OscConfig+0x504>)
 8001bc2:	681b      	ldr	r3, [r3, #0]
 8001bc4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001bc8:	2b00      	cmp	r3, #0
 8001bca:	d0f0      	beq.n	8001bae <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001bcc:	4b62      	ldr	r3, [pc, #392]	; (8001d58 <HAL_RCC_OscConfig+0x504>)
 8001bce:	685b      	ldr	r3, [r3, #4]
 8001bd0:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	691b      	ldr	r3, [r3, #16]
 8001bd8:	061b      	lsls	r3, r3, #24
 8001bda:	495f      	ldr	r1, [pc, #380]	; (8001d58 <HAL_RCC_OscConfig+0x504>)
 8001bdc:	4313      	orrs	r3, r2
 8001bde:	604b      	str	r3, [r1, #4]
 8001be0:	e018      	b.n	8001c14 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001be2:	4b5d      	ldr	r3, [pc, #372]	; (8001d58 <HAL_RCC_OscConfig+0x504>)
 8001be4:	681b      	ldr	r3, [r3, #0]
 8001be6:	4a5c      	ldr	r2, [pc, #368]	; (8001d58 <HAL_RCC_OscConfig+0x504>)
 8001be8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001bec:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001bee:	f7ff fcdb 	bl	80015a8 <HAL_GetTick>
 8001bf2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001bf4:	e008      	b.n	8001c08 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001bf6:	f7ff fcd7 	bl	80015a8 <HAL_GetTick>
 8001bfa:	4602      	mov	r2, r0
 8001bfc:	693b      	ldr	r3, [r7, #16]
 8001bfe:	1ad3      	subs	r3, r2, r3
 8001c00:	2b02      	cmp	r3, #2
 8001c02:	d901      	bls.n	8001c08 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8001c04:	2303      	movs	r3, #3
 8001c06:	e237      	b.n	8002078 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001c08:	4b53      	ldr	r3, [pc, #332]	; (8001d58 <HAL_RCC_OscConfig+0x504>)
 8001c0a:	681b      	ldr	r3, [r3, #0]
 8001c0c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001c10:	2b00      	cmp	r3, #0
 8001c12:	d1f0      	bne.n	8001bf6 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	681b      	ldr	r3, [r3, #0]
 8001c18:	f003 0308 	and.w	r3, r3, #8
 8001c1c:	2b00      	cmp	r3, #0
 8001c1e:	d03c      	beq.n	8001c9a <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	695b      	ldr	r3, [r3, #20]
 8001c24:	2b00      	cmp	r3, #0
 8001c26:	d01c      	beq.n	8001c62 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001c28:	4b4b      	ldr	r3, [pc, #300]	; (8001d58 <HAL_RCC_OscConfig+0x504>)
 8001c2a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001c2e:	4a4a      	ldr	r2, [pc, #296]	; (8001d58 <HAL_RCC_OscConfig+0x504>)
 8001c30:	f043 0301 	orr.w	r3, r3, #1
 8001c34:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001c38:	f7ff fcb6 	bl	80015a8 <HAL_GetTick>
 8001c3c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001c3e:	e008      	b.n	8001c52 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001c40:	f7ff fcb2 	bl	80015a8 <HAL_GetTick>
 8001c44:	4602      	mov	r2, r0
 8001c46:	693b      	ldr	r3, [r7, #16]
 8001c48:	1ad3      	subs	r3, r2, r3
 8001c4a:	2b02      	cmp	r3, #2
 8001c4c:	d901      	bls.n	8001c52 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8001c4e:	2303      	movs	r3, #3
 8001c50:	e212      	b.n	8002078 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001c52:	4b41      	ldr	r3, [pc, #260]	; (8001d58 <HAL_RCC_OscConfig+0x504>)
 8001c54:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001c58:	f003 0302 	and.w	r3, r3, #2
 8001c5c:	2b00      	cmp	r3, #0
 8001c5e:	d0ef      	beq.n	8001c40 <HAL_RCC_OscConfig+0x3ec>
 8001c60:	e01b      	b.n	8001c9a <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001c62:	4b3d      	ldr	r3, [pc, #244]	; (8001d58 <HAL_RCC_OscConfig+0x504>)
 8001c64:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001c68:	4a3b      	ldr	r2, [pc, #236]	; (8001d58 <HAL_RCC_OscConfig+0x504>)
 8001c6a:	f023 0301 	bic.w	r3, r3, #1
 8001c6e:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001c72:	f7ff fc99 	bl	80015a8 <HAL_GetTick>
 8001c76:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001c78:	e008      	b.n	8001c8c <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001c7a:	f7ff fc95 	bl	80015a8 <HAL_GetTick>
 8001c7e:	4602      	mov	r2, r0
 8001c80:	693b      	ldr	r3, [r7, #16]
 8001c82:	1ad3      	subs	r3, r2, r3
 8001c84:	2b02      	cmp	r3, #2
 8001c86:	d901      	bls.n	8001c8c <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8001c88:	2303      	movs	r3, #3
 8001c8a:	e1f5      	b.n	8002078 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001c8c:	4b32      	ldr	r3, [pc, #200]	; (8001d58 <HAL_RCC_OscConfig+0x504>)
 8001c8e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001c92:	f003 0302 	and.w	r3, r3, #2
 8001c96:	2b00      	cmp	r3, #0
 8001c98:	d1ef      	bne.n	8001c7a <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	681b      	ldr	r3, [r3, #0]
 8001c9e:	f003 0304 	and.w	r3, r3, #4
 8001ca2:	2b00      	cmp	r3, #0
 8001ca4:	f000 80a6 	beq.w	8001df4 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001ca8:	2300      	movs	r3, #0
 8001caa:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8001cac:	4b2a      	ldr	r3, [pc, #168]	; (8001d58 <HAL_RCC_OscConfig+0x504>)
 8001cae:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001cb0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001cb4:	2b00      	cmp	r3, #0
 8001cb6:	d10d      	bne.n	8001cd4 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001cb8:	4b27      	ldr	r3, [pc, #156]	; (8001d58 <HAL_RCC_OscConfig+0x504>)
 8001cba:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001cbc:	4a26      	ldr	r2, [pc, #152]	; (8001d58 <HAL_RCC_OscConfig+0x504>)
 8001cbe:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001cc2:	6593      	str	r3, [r2, #88]	; 0x58
 8001cc4:	4b24      	ldr	r3, [pc, #144]	; (8001d58 <HAL_RCC_OscConfig+0x504>)
 8001cc6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001cc8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001ccc:	60bb      	str	r3, [r7, #8]
 8001cce:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001cd0:	2301      	movs	r3, #1
 8001cd2:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001cd4:	4b21      	ldr	r3, [pc, #132]	; (8001d5c <HAL_RCC_OscConfig+0x508>)
 8001cd6:	681b      	ldr	r3, [r3, #0]
 8001cd8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001cdc:	2b00      	cmp	r3, #0
 8001cde:	d118      	bne.n	8001d12 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001ce0:	4b1e      	ldr	r3, [pc, #120]	; (8001d5c <HAL_RCC_OscConfig+0x508>)
 8001ce2:	681b      	ldr	r3, [r3, #0]
 8001ce4:	4a1d      	ldr	r2, [pc, #116]	; (8001d5c <HAL_RCC_OscConfig+0x508>)
 8001ce6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001cea:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001cec:	f7ff fc5c 	bl	80015a8 <HAL_GetTick>
 8001cf0:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001cf2:	e008      	b.n	8001d06 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001cf4:	f7ff fc58 	bl	80015a8 <HAL_GetTick>
 8001cf8:	4602      	mov	r2, r0
 8001cfa:	693b      	ldr	r3, [r7, #16]
 8001cfc:	1ad3      	subs	r3, r2, r3
 8001cfe:	2b02      	cmp	r3, #2
 8001d00:	d901      	bls.n	8001d06 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8001d02:	2303      	movs	r3, #3
 8001d04:	e1b8      	b.n	8002078 <HAL_RCC_OscConfig+0x824>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001d06:	4b15      	ldr	r3, [pc, #84]	; (8001d5c <HAL_RCC_OscConfig+0x508>)
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001d0e:	2b00      	cmp	r3, #0
 8001d10:	d0f0      	beq.n	8001cf4 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	689b      	ldr	r3, [r3, #8]
 8001d16:	2b01      	cmp	r3, #1
 8001d18:	d108      	bne.n	8001d2c <HAL_RCC_OscConfig+0x4d8>
 8001d1a:	4b0f      	ldr	r3, [pc, #60]	; (8001d58 <HAL_RCC_OscConfig+0x504>)
 8001d1c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001d20:	4a0d      	ldr	r2, [pc, #52]	; (8001d58 <HAL_RCC_OscConfig+0x504>)
 8001d22:	f043 0301 	orr.w	r3, r3, #1
 8001d26:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001d2a:	e029      	b.n	8001d80 <HAL_RCC_OscConfig+0x52c>
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	689b      	ldr	r3, [r3, #8]
 8001d30:	2b05      	cmp	r3, #5
 8001d32:	d115      	bne.n	8001d60 <HAL_RCC_OscConfig+0x50c>
 8001d34:	4b08      	ldr	r3, [pc, #32]	; (8001d58 <HAL_RCC_OscConfig+0x504>)
 8001d36:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001d3a:	4a07      	ldr	r2, [pc, #28]	; (8001d58 <HAL_RCC_OscConfig+0x504>)
 8001d3c:	f043 0304 	orr.w	r3, r3, #4
 8001d40:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001d44:	4b04      	ldr	r3, [pc, #16]	; (8001d58 <HAL_RCC_OscConfig+0x504>)
 8001d46:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001d4a:	4a03      	ldr	r2, [pc, #12]	; (8001d58 <HAL_RCC_OscConfig+0x504>)
 8001d4c:	f043 0301 	orr.w	r3, r3, #1
 8001d50:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001d54:	e014      	b.n	8001d80 <HAL_RCC_OscConfig+0x52c>
 8001d56:	bf00      	nop
 8001d58:	40021000 	.word	0x40021000
 8001d5c:	40007000 	.word	0x40007000
 8001d60:	4b9d      	ldr	r3, [pc, #628]	; (8001fd8 <HAL_RCC_OscConfig+0x784>)
 8001d62:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001d66:	4a9c      	ldr	r2, [pc, #624]	; (8001fd8 <HAL_RCC_OscConfig+0x784>)
 8001d68:	f023 0301 	bic.w	r3, r3, #1
 8001d6c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001d70:	4b99      	ldr	r3, [pc, #612]	; (8001fd8 <HAL_RCC_OscConfig+0x784>)
 8001d72:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001d76:	4a98      	ldr	r2, [pc, #608]	; (8001fd8 <HAL_RCC_OscConfig+0x784>)
 8001d78:	f023 0304 	bic.w	r3, r3, #4
 8001d7c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	689b      	ldr	r3, [r3, #8]
 8001d84:	2b00      	cmp	r3, #0
 8001d86:	d016      	beq.n	8001db6 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001d88:	f7ff fc0e 	bl	80015a8 <HAL_GetTick>
 8001d8c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001d8e:	e00a      	b.n	8001da6 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001d90:	f7ff fc0a 	bl	80015a8 <HAL_GetTick>
 8001d94:	4602      	mov	r2, r0
 8001d96:	693b      	ldr	r3, [r7, #16]
 8001d98:	1ad3      	subs	r3, r2, r3
 8001d9a:	f241 3288 	movw	r2, #5000	; 0x1388
 8001d9e:	4293      	cmp	r3, r2
 8001da0:	d901      	bls.n	8001da6 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8001da2:	2303      	movs	r3, #3
 8001da4:	e168      	b.n	8002078 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001da6:	4b8c      	ldr	r3, [pc, #560]	; (8001fd8 <HAL_RCC_OscConfig+0x784>)
 8001da8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001dac:	f003 0302 	and.w	r3, r3, #2
 8001db0:	2b00      	cmp	r3, #0
 8001db2:	d0ed      	beq.n	8001d90 <HAL_RCC_OscConfig+0x53c>
 8001db4:	e015      	b.n	8001de2 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001db6:	f7ff fbf7 	bl	80015a8 <HAL_GetTick>
 8001dba:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001dbc:	e00a      	b.n	8001dd4 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001dbe:	f7ff fbf3 	bl	80015a8 <HAL_GetTick>
 8001dc2:	4602      	mov	r2, r0
 8001dc4:	693b      	ldr	r3, [r7, #16]
 8001dc6:	1ad3      	subs	r3, r2, r3
 8001dc8:	f241 3288 	movw	r2, #5000	; 0x1388
 8001dcc:	4293      	cmp	r3, r2
 8001dce:	d901      	bls.n	8001dd4 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8001dd0:	2303      	movs	r3, #3
 8001dd2:	e151      	b.n	8002078 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001dd4:	4b80      	ldr	r3, [pc, #512]	; (8001fd8 <HAL_RCC_OscConfig+0x784>)
 8001dd6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001dda:	f003 0302 	and.w	r3, r3, #2
 8001dde:	2b00      	cmp	r3, #0
 8001de0:	d1ed      	bne.n	8001dbe <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001de2:	7ffb      	ldrb	r3, [r7, #31]
 8001de4:	2b01      	cmp	r3, #1
 8001de6:	d105      	bne.n	8001df4 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001de8:	4b7b      	ldr	r3, [pc, #492]	; (8001fd8 <HAL_RCC_OscConfig+0x784>)
 8001dea:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001dec:	4a7a      	ldr	r2, [pc, #488]	; (8001fd8 <HAL_RCC_OscConfig+0x784>)
 8001dee:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001df2:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	f003 0320 	and.w	r3, r3, #32
 8001dfc:	2b00      	cmp	r3, #0
 8001dfe:	d03c      	beq.n	8001e7a <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e04:	2b00      	cmp	r3, #0
 8001e06:	d01c      	beq.n	8001e42 <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8001e08:	4b73      	ldr	r3, [pc, #460]	; (8001fd8 <HAL_RCC_OscConfig+0x784>)
 8001e0a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8001e0e:	4a72      	ldr	r2, [pc, #456]	; (8001fd8 <HAL_RCC_OscConfig+0x784>)
 8001e10:	f043 0301 	orr.w	r3, r3, #1
 8001e14:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001e18:	f7ff fbc6 	bl	80015a8 <HAL_GetTick>
 8001e1c:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8001e1e:	e008      	b.n	8001e32 <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001e20:	f7ff fbc2 	bl	80015a8 <HAL_GetTick>
 8001e24:	4602      	mov	r2, r0
 8001e26:	693b      	ldr	r3, [r7, #16]
 8001e28:	1ad3      	subs	r3, r2, r3
 8001e2a:	2b02      	cmp	r3, #2
 8001e2c:	d901      	bls.n	8001e32 <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8001e2e:	2303      	movs	r3, #3
 8001e30:	e122      	b.n	8002078 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8001e32:	4b69      	ldr	r3, [pc, #420]	; (8001fd8 <HAL_RCC_OscConfig+0x784>)
 8001e34:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8001e38:	f003 0302 	and.w	r3, r3, #2
 8001e3c:	2b00      	cmp	r3, #0
 8001e3e:	d0ef      	beq.n	8001e20 <HAL_RCC_OscConfig+0x5cc>
 8001e40:	e01b      	b.n	8001e7a <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8001e42:	4b65      	ldr	r3, [pc, #404]	; (8001fd8 <HAL_RCC_OscConfig+0x784>)
 8001e44:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8001e48:	4a63      	ldr	r2, [pc, #396]	; (8001fd8 <HAL_RCC_OscConfig+0x784>)
 8001e4a:	f023 0301 	bic.w	r3, r3, #1
 8001e4e:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001e52:	f7ff fba9 	bl	80015a8 <HAL_GetTick>
 8001e56:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8001e58:	e008      	b.n	8001e6c <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001e5a:	f7ff fba5 	bl	80015a8 <HAL_GetTick>
 8001e5e:	4602      	mov	r2, r0
 8001e60:	693b      	ldr	r3, [r7, #16]
 8001e62:	1ad3      	subs	r3, r2, r3
 8001e64:	2b02      	cmp	r3, #2
 8001e66:	d901      	bls.n	8001e6c <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8001e68:	2303      	movs	r3, #3
 8001e6a:	e105      	b.n	8002078 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8001e6c:	4b5a      	ldr	r3, [pc, #360]	; (8001fd8 <HAL_RCC_OscConfig+0x784>)
 8001e6e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8001e72:	f003 0302 	and.w	r3, r3, #2
 8001e76:	2b00      	cmp	r3, #0
 8001e78:	d1ef      	bne.n	8001e5a <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e7e:	2b00      	cmp	r3, #0
 8001e80:	f000 80f9 	beq.w	8002076 <HAL_RCC_OscConfig+0x822>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e88:	2b02      	cmp	r3, #2
 8001e8a:	f040 80cf 	bne.w	800202c <HAL_RCC_OscConfig+0x7d8>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8001e8e:	4b52      	ldr	r3, [pc, #328]	; (8001fd8 <HAL_RCC_OscConfig+0x784>)
 8001e90:	68db      	ldr	r3, [r3, #12]
 8001e92:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001e94:	697b      	ldr	r3, [r7, #20]
 8001e96:	f003 0203 	and.w	r2, r3, #3
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e9e:	429a      	cmp	r2, r3
 8001ea0:	d12c      	bne.n	8001efc <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001ea2:	697b      	ldr	r3, [r7, #20]
 8001ea4:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001eac:	3b01      	subs	r3, #1
 8001eae:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001eb0:	429a      	cmp	r2, r3
 8001eb2:	d123      	bne.n	8001efc <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001eb4:	697b      	ldr	r3, [r7, #20]
 8001eb6:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001ebe:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001ec0:	429a      	cmp	r2, r3
 8001ec2:	d11b      	bne.n	8001efc <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8001ec4:	697b      	ldr	r3, [r7, #20]
 8001ec6:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001ece:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001ed0:	429a      	cmp	r2, r3
 8001ed2:	d113      	bne.n	8001efc <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001ed4:	697b      	ldr	r3, [r7, #20]
 8001ed6:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001ede:	085b      	lsrs	r3, r3, #1
 8001ee0:	3b01      	subs	r3, #1
 8001ee2:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8001ee4:	429a      	cmp	r2, r3
 8001ee6:	d109      	bne.n	8001efc <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8001ee8:	697b      	ldr	r3, [r7, #20]
 8001eea:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ef2:	085b      	lsrs	r3, r3, #1
 8001ef4:	3b01      	subs	r3, #1
 8001ef6:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001ef8:	429a      	cmp	r2, r3
 8001efa:	d071      	beq.n	8001fe0 <HAL_RCC_OscConfig+0x78c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001efc:	69bb      	ldr	r3, [r7, #24]
 8001efe:	2b0c      	cmp	r3, #12
 8001f00:	d068      	beq.n	8001fd4 <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8001f02:	4b35      	ldr	r3, [pc, #212]	; (8001fd8 <HAL_RCC_OscConfig+0x784>)
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8001f0a:	2b00      	cmp	r3, #0
 8001f0c:	d105      	bne.n	8001f1a <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8001f0e:	4b32      	ldr	r3, [pc, #200]	; (8001fd8 <HAL_RCC_OscConfig+0x784>)
 8001f10:	681b      	ldr	r3, [r3, #0]
 8001f12:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001f16:	2b00      	cmp	r3, #0
 8001f18:	d001      	beq.n	8001f1e <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 8001f1a:	2301      	movs	r3, #1
 8001f1c:	e0ac      	b.n	8002078 <HAL_RCC_OscConfig+0x824>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8001f1e:	4b2e      	ldr	r3, [pc, #184]	; (8001fd8 <HAL_RCC_OscConfig+0x784>)
 8001f20:	681b      	ldr	r3, [r3, #0]
 8001f22:	4a2d      	ldr	r2, [pc, #180]	; (8001fd8 <HAL_RCC_OscConfig+0x784>)
 8001f24:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001f28:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8001f2a:	f7ff fb3d 	bl	80015a8 <HAL_GetTick>
 8001f2e:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001f30:	e008      	b.n	8001f44 <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001f32:	f7ff fb39 	bl	80015a8 <HAL_GetTick>
 8001f36:	4602      	mov	r2, r0
 8001f38:	693b      	ldr	r3, [r7, #16]
 8001f3a:	1ad3      	subs	r3, r2, r3
 8001f3c:	2b02      	cmp	r3, #2
 8001f3e:	d901      	bls.n	8001f44 <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 8001f40:	2303      	movs	r3, #3
 8001f42:	e099      	b.n	8002078 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001f44:	4b24      	ldr	r3, [pc, #144]	; (8001fd8 <HAL_RCC_OscConfig+0x784>)
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001f4c:	2b00      	cmp	r3, #0
 8001f4e:	d1f0      	bne.n	8001f32 <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001f50:	4b21      	ldr	r3, [pc, #132]	; (8001fd8 <HAL_RCC_OscConfig+0x784>)
 8001f52:	68da      	ldr	r2, [r3, #12]
 8001f54:	4b21      	ldr	r3, [pc, #132]	; (8001fdc <HAL_RCC_OscConfig+0x788>)
 8001f56:	4013      	ands	r3, r2
 8001f58:	687a      	ldr	r2, [r7, #4]
 8001f5a:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8001f5c:	687a      	ldr	r2, [r7, #4]
 8001f5e:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8001f60:	3a01      	subs	r2, #1
 8001f62:	0112      	lsls	r2, r2, #4
 8001f64:	4311      	orrs	r1, r2
 8001f66:	687a      	ldr	r2, [r7, #4]
 8001f68:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8001f6a:	0212      	lsls	r2, r2, #8
 8001f6c:	4311      	orrs	r1, r2
 8001f6e:	687a      	ldr	r2, [r7, #4]
 8001f70:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8001f72:	0852      	lsrs	r2, r2, #1
 8001f74:	3a01      	subs	r2, #1
 8001f76:	0552      	lsls	r2, r2, #21
 8001f78:	4311      	orrs	r1, r2
 8001f7a:	687a      	ldr	r2, [r7, #4]
 8001f7c:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8001f7e:	0852      	lsrs	r2, r2, #1
 8001f80:	3a01      	subs	r2, #1
 8001f82:	0652      	lsls	r2, r2, #25
 8001f84:	4311      	orrs	r1, r2
 8001f86:	687a      	ldr	r2, [r7, #4]
 8001f88:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8001f8a:	06d2      	lsls	r2, r2, #27
 8001f8c:	430a      	orrs	r2, r1
 8001f8e:	4912      	ldr	r1, [pc, #72]	; (8001fd8 <HAL_RCC_OscConfig+0x784>)
 8001f90:	4313      	orrs	r3, r2
 8001f92:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8001f94:	4b10      	ldr	r3, [pc, #64]	; (8001fd8 <HAL_RCC_OscConfig+0x784>)
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	4a0f      	ldr	r2, [pc, #60]	; (8001fd8 <HAL_RCC_OscConfig+0x784>)
 8001f9a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001f9e:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001fa0:	4b0d      	ldr	r3, [pc, #52]	; (8001fd8 <HAL_RCC_OscConfig+0x784>)
 8001fa2:	68db      	ldr	r3, [r3, #12]
 8001fa4:	4a0c      	ldr	r2, [pc, #48]	; (8001fd8 <HAL_RCC_OscConfig+0x784>)
 8001fa6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001faa:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8001fac:	f7ff fafc 	bl	80015a8 <HAL_GetTick>
 8001fb0:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001fb2:	e008      	b.n	8001fc6 <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001fb4:	f7ff faf8 	bl	80015a8 <HAL_GetTick>
 8001fb8:	4602      	mov	r2, r0
 8001fba:	693b      	ldr	r3, [r7, #16]
 8001fbc:	1ad3      	subs	r3, r2, r3
 8001fbe:	2b02      	cmp	r3, #2
 8001fc0:	d901      	bls.n	8001fc6 <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 8001fc2:	2303      	movs	r3, #3
 8001fc4:	e058      	b.n	8002078 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001fc6:	4b04      	ldr	r3, [pc, #16]	; (8001fd8 <HAL_RCC_OscConfig+0x784>)
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001fce:	2b00      	cmp	r3, #0
 8001fd0:	d0f0      	beq.n	8001fb4 <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001fd2:	e050      	b.n	8002076 <HAL_RCC_OscConfig+0x822>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8001fd4:	2301      	movs	r3, #1
 8001fd6:	e04f      	b.n	8002078 <HAL_RCC_OscConfig+0x824>
 8001fd8:	40021000 	.word	0x40021000
 8001fdc:	019d808c 	.word	0x019d808c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001fe0:	4b27      	ldr	r3, [pc, #156]	; (8002080 <HAL_RCC_OscConfig+0x82c>)
 8001fe2:	681b      	ldr	r3, [r3, #0]
 8001fe4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001fe8:	2b00      	cmp	r3, #0
 8001fea:	d144      	bne.n	8002076 <HAL_RCC_OscConfig+0x822>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8001fec:	4b24      	ldr	r3, [pc, #144]	; (8002080 <HAL_RCC_OscConfig+0x82c>)
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	4a23      	ldr	r2, [pc, #140]	; (8002080 <HAL_RCC_OscConfig+0x82c>)
 8001ff2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001ff6:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001ff8:	4b21      	ldr	r3, [pc, #132]	; (8002080 <HAL_RCC_OscConfig+0x82c>)
 8001ffa:	68db      	ldr	r3, [r3, #12]
 8001ffc:	4a20      	ldr	r2, [pc, #128]	; (8002080 <HAL_RCC_OscConfig+0x82c>)
 8001ffe:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002002:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002004:	f7ff fad0 	bl	80015a8 <HAL_GetTick>
 8002008:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800200a:	e008      	b.n	800201e <HAL_RCC_OscConfig+0x7ca>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800200c:	f7ff facc 	bl	80015a8 <HAL_GetTick>
 8002010:	4602      	mov	r2, r0
 8002012:	693b      	ldr	r3, [r7, #16]
 8002014:	1ad3      	subs	r3, r2, r3
 8002016:	2b02      	cmp	r3, #2
 8002018:	d901      	bls.n	800201e <HAL_RCC_OscConfig+0x7ca>
            {
              return HAL_TIMEOUT;
 800201a:	2303      	movs	r3, #3
 800201c:	e02c      	b.n	8002078 <HAL_RCC_OscConfig+0x824>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800201e:	4b18      	ldr	r3, [pc, #96]	; (8002080 <HAL_RCC_OscConfig+0x82c>)
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002026:	2b00      	cmp	r3, #0
 8002028:	d0f0      	beq.n	800200c <HAL_RCC_OscConfig+0x7b8>
 800202a:	e024      	b.n	8002076 <HAL_RCC_OscConfig+0x822>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 800202c:	69bb      	ldr	r3, [r7, #24]
 800202e:	2b0c      	cmp	r3, #12
 8002030:	d01f      	beq.n	8002072 <HAL_RCC_OscConfig+0x81e>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002032:	4b13      	ldr	r3, [pc, #76]	; (8002080 <HAL_RCC_OscConfig+0x82c>)
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	4a12      	ldr	r2, [pc, #72]	; (8002080 <HAL_RCC_OscConfig+0x82c>)
 8002038:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800203c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800203e:	f7ff fab3 	bl	80015a8 <HAL_GetTick>
 8002042:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002044:	e008      	b.n	8002058 <HAL_RCC_OscConfig+0x804>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002046:	f7ff faaf 	bl	80015a8 <HAL_GetTick>
 800204a:	4602      	mov	r2, r0
 800204c:	693b      	ldr	r3, [r7, #16]
 800204e:	1ad3      	subs	r3, r2, r3
 8002050:	2b02      	cmp	r3, #2
 8002052:	d901      	bls.n	8002058 <HAL_RCC_OscConfig+0x804>
          {
            return HAL_TIMEOUT;
 8002054:	2303      	movs	r3, #3
 8002056:	e00f      	b.n	8002078 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002058:	4b09      	ldr	r3, [pc, #36]	; (8002080 <HAL_RCC_OscConfig+0x82c>)
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002060:	2b00      	cmp	r3, #0
 8002062:	d1f0      	bne.n	8002046 <HAL_RCC_OscConfig+0x7f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8002064:	4b06      	ldr	r3, [pc, #24]	; (8002080 <HAL_RCC_OscConfig+0x82c>)
 8002066:	68da      	ldr	r2, [r3, #12]
 8002068:	4905      	ldr	r1, [pc, #20]	; (8002080 <HAL_RCC_OscConfig+0x82c>)
 800206a:	4b06      	ldr	r3, [pc, #24]	; (8002084 <HAL_RCC_OscConfig+0x830>)
 800206c:	4013      	ands	r3, r2
 800206e:	60cb      	str	r3, [r1, #12]
 8002070:	e001      	b.n	8002076 <HAL_RCC_OscConfig+0x822>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8002072:	2301      	movs	r3, #1
 8002074:	e000      	b.n	8002078 <HAL_RCC_OscConfig+0x824>
      }
    }
  }
  return HAL_OK;
 8002076:	2300      	movs	r3, #0
}
 8002078:	4618      	mov	r0, r3
 800207a:	3720      	adds	r7, #32
 800207c:	46bd      	mov	sp, r7
 800207e:	bd80      	pop	{r7, pc}
 8002080:	40021000 	.word	0x40021000
 8002084:	feeefffc 	.word	0xfeeefffc

08002088 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002088:	b580      	push	{r7, lr}
 800208a:	b084      	sub	sp, #16
 800208c:	af00      	add	r7, sp, #0
 800208e:	6078      	str	r0, [r7, #4]
 8002090:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	2b00      	cmp	r3, #0
 8002096:	d101      	bne.n	800209c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002098:	2301      	movs	r3, #1
 800209a:	e0e7      	b.n	800226c <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800209c:	4b75      	ldr	r3, [pc, #468]	; (8002274 <HAL_RCC_ClockConfig+0x1ec>)
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	f003 0307 	and.w	r3, r3, #7
 80020a4:	683a      	ldr	r2, [r7, #0]
 80020a6:	429a      	cmp	r2, r3
 80020a8:	d910      	bls.n	80020cc <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80020aa:	4b72      	ldr	r3, [pc, #456]	; (8002274 <HAL_RCC_ClockConfig+0x1ec>)
 80020ac:	681b      	ldr	r3, [r3, #0]
 80020ae:	f023 0207 	bic.w	r2, r3, #7
 80020b2:	4970      	ldr	r1, [pc, #448]	; (8002274 <HAL_RCC_ClockConfig+0x1ec>)
 80020b4:	683b      	ldr	r3, [r7, #0]
 80020b6:	4313      	orrs	r3, r2
 80020b8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80020ba:	4b6e      	ldr	r3, [pc, #440]	; (8002274 <HAL_RCC_ClockConfig+0x1ec>)
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	f003 0307 	and.w	r3, r3, #7
 80020c2:	683a      	ldr	r2, [r7, #0]
 80020c4:	429a      	cmp	r2, r3
 80020c6:	d001      	beq.n	80020cc <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80020c8:	2301      	movs	r3, #1
 80020ca:	e0cf      	b.n	800226c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	f003 0302 	and.w	r3, r3, #2
 80020d4:	2b00      	cmp	r3, #0
 80020d6:	d010      	beq.n	80020fa <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	689a      	ldr	r2, [r3, #8]
 80020dc:	4b66      	ldr	r3, [pc, #408]	; (8002278 <HAL_RCC_ClockConfig+0x1f0>)
 80020de:	689b      	ldr	r3, [r3, #8]
 80020e0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80020e4:	429a      	cmp	r2, r3
 80020e6:	d908      	bls.n	80020fa <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80020e8:	4b63      	ldr	r3, [pc, #396]	; (8002278 <HAL_RCC_ClockConfig+0x1f0>)
 80020ea:	689b      	ldr	r3, [r3, #8]
 80020ec:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	689b      	ldr	r3, [r3, #8]
 80020f4:	4960      	ldr	r1, [pc, #384]	; (8002278 <HAL_RCC_ClockConfig+0x1f0>)
 80020f6:	4313      	orrs	r3, r2
 80020f8:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	f003 0301 	and.w	r3, r3, #1
 8002102:	2b00      	cmp	r3, #0
 8002104:	d04c      	beq.n	80021a0 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	685b      	ldr	r3, [r3, #4]
 800210a:	2b03      	cmp	r3, #3
 800210c:	d107      	bne.n	800211e <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800210e:	4b5a      	ldr	r3, [pc, #360]	; (8002278 <HAL_RCC_ClockConfig+0x1f0>)
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002116:	2b00      	cmp	r3, #0
 8002118:	d121      	bne.n	800215e <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 800211a:	2301      	movs	r3, #1
 800211c:	e0a6      	b.n	800226c <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	685b      	ldr	r3, [r3, #4]
 8002122:	2b02      	cmp	r3, #2
 8002124:	d107      	bne.n	8002136 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002126:	4b54      	ldr	r3, [pc, #336]	; (8002278 <HAL_RCC_ClockConfig+0x1f0>)
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800212e:	2b00      	cmp	r3, #0
 8002130:	d115      	bne.n	800215e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002132:	2301      	movs	r3, #1
 8002134:	e09a      	b.n	800226c <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	685b      	ldr	r3, [r3, #4]
 800213a:	2b00      	cmp	r3, #0
 800213c:	d107      	bne.n	800214e <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800213e:	4b4e      	ldr	r3, [pc, #312]	; (8002278 <HAL_RCC_ClockConfig+0x1f0>)
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	f003 0302 	and.w	r3, r3, #2
 8002146:	2b00      	cmp	r3, #0
 8002148:	d109      	bne.n	800215e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800214a:	2301      	movs	r3, #1
 800214c:	e08e      	b.n	800226c <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800214e:	4b4a      	ldr	r3, [pc, #296]	; (8002278 <HAL_RCC_ClockConfig+0x1f0>)
 8002150:	681b      	ldr	r3, [r3, #0]
 8002152:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002156:	2b00      	cmp	r3, #0
 8002158:	d101      	bne.n	800215e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800215a:	2301      	movs	r3, #1
 800215c:	e086      	b.n	800226c <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800215e:	4b46      	ldr	r3, [pc, #280]	; (8002278 <HAL_RCC_ClockConfig+0x1f0>)
 8002160:	689b      	ldr	r3, [r3, #8]
 8002162:	f023 0203 	bic.w	r2, r3, #3
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	685b      	ldr	r3, [r3, #4]
 800216a:	4943      	ldr	r1, [pc, #268]	; (8002278 <HAL_RCC_ClockConfig+0x1f0>)
 800216c:	4313      	orrs	r3, r2
 800216e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002170:	f7ff fa1a 	bl	80015a8 <HAL_GetTick>
 8002174:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002176:	e00a      	b.n	800218e <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002178:	f7ff fa16 	bl	80015a8 <HAL_GetTick>
 800217c:	4602      	mov	r2, r0
 800217e:	68fb      	ldr	r3, [r7, #12]
 8002180:	1ad3      	subs	r3, r2, r3
 8002182:	f241 3288 	movw	r2, #5000	; 0x1388
 8002186:	4293      	cmp	r3, r2
 8002188:	d901      	bls.n	800218e <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 800218a:	2303      	movs	r3, #3
 800218c:	e06e      	b.n	800226c <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800218e:	4b3a      	ldr	r3, [pc, #232]	; (8002278 <HAL_RCC_ClockConfig+0x1f0>)
 8002190:	689b      	ldr	r3, [r3, #8]
 8002192:	f003 020c 	and.w	r2, r3, #12
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	685b      	ldr	r3, [r3, #4]
 800219a:	009b      	lsls	r3, r3, #2
 800219c:	429a      	cmp	r2, r3
 800219e:	d1eb      	bne.n	8002178 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	f003 0302 	and.w	r3, r3, #2
 80021a8:	2b00      	cmp	r3, #0
 80021aa:	d010      	beq.n	80021ce <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	689a      	ldr	r2, [r3, #8]
 80021b0:	4b31      	ldr	r3, [pc, #196]	; (8002278 <HAL_RCC_ClockConfig+0x1f0>)
 80021b2:	689b      	ldr	r3, [r3, #8]
 80021b4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80021b8:	429a      	cmp	r2, r3
 80021ba:	d208      	bcs.n	80021ce <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80021bc:	4b2e      	ldr	r3, [pc, #184]	; (8002278 <HAL_RCC_ClockConfig+0x1f0>)
 80021be:	689b      	ldr	r3, [r3, #8]
 80021c0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	689b      	ldr	r3, [r3, #8]
 80021c8:	492b      	ldr	r1, [pc, #172]	; (8002278 <HAL_RCC_ClockConfig+0x1f0>)
 80021ca:	4313      	orrs	r3, r2
 80021cc:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80021ce:	4b29      	ldr	r3, [pc, #164]	; (8002274 <HAL_RCC_ClockConfig+0x1ec>)
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	f003 0307 	and.w	r3, r3, #7
 80021d6:	683a      	ldr	r2, [r7, #0]
 80021d8:	429a      	cmp	r2, r3
 80021da:	d210      	bcs.n	80021fe <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80021dc:	4b25      	ldr	r3, [pc, #148]	; (8002274 <HAL_RCC_ClockConfig+0x1ec>)
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	f023 0207 	bic.w	r2, r3, #7
 80021e4:	4923      	ldr	r1, [pc, #140]	; (8002274 <HAL_RCC_ClockConfig+0x1ec>)
 80021e6:	683b      	ldr	r3, [r7, #0]
 80021e8:	4313      	orrs	r3, r2
 80021ea:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80021ec:	4b21      	ldr	r3, [pc, #132]	; (8002274 <HAL_RCC_ClockConfig+0x1ec>)
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	f003 0307 	and.w	r3, r3, #7
 80021f4:	683a      	ldr	r2, [r7, #0]
 80021f6:	429a      	cmp	r2, r3
 80021f8:	d001      	beq.n	80021fe <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 80021fa:	2301      	movs	r3, #1
 80021fc:	e036      	b.n	800226c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	f003 0304 	and.w	r3, r3, #4
 8002206:	2b00      	cmp	r3, #0
 8002208:	d008      	beq.n	800221c <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800220a:	4b1b      	ldr	r3, [pc, #108]	; (8002278 <HAL_RCC_ClockConfig+0x1f0>)
 800220c:	689b      	ldr	r3, [r3, #8]
 800220e:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	68db      	ldr	r3, [r3, #12]
 8002216:	4918      	ldr	r1, [pc, #96]	; (8002278 <HAL_RCC_ClockConfig+0x1f0>)
 8002218:	4313      	orrs	r3, r2
 800221a:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	f003 0308 	and.w	r3, r3, #8
 8002224:	2b00      	cmp	r3, #0
 8002226:	d009      	beq.n	800223c <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002228:	4b13      	ldr	r3, [pc, #76]	; (8002278 <HAL_RCC_ClockConfig+0x1f0>)
 800222a:	689b      	ldr	r3, [r3, #8]
 800222c:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	691b      	ldr	r3, [r3, #16]
 8002234:	00db      	lsls	r3, r3, #3
 8002236:	4910      	ldr	r1, [pc, #64]	; (8002278 <HAL_RCC_ClockConfig+0x1f0>)
 8002238:	4313      	orrs	r3, r2
 800223a:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800223c:	f000 f824 	bl	8002288 <HAL_RCC_GetSysClockFreq>
 8002240:	4602      	mov	r2, r0
 8002242:	4b0d      	ldr	r3, [pc, #52]	; (8002278 <HAL_RCC_ClockConfig+0x1f0>)
 8002244:	689b      	ldr	r3, [r3, #8]
 8002246:	091b      	lsrs	r3, r3, #4
 8002248:	f003 030f 	and.w	r3, r3, #15
 800224c:	490b      	ldr	r1, [pc, #44]	; (800227c <HAL_RCC_ClockConfig+0x1f4>)
 800224e:	5ccb      	ldrb	r3, [r1, r3]
 8002250:	f003 031f 	and.w	r3, r3, #31
 8002254:	fa22 f303 	lsr.w	r3, r2, r3
 8002258:	4a09      	ldr	r2, [pc, #36]	; (8002280 <HAL_RCC_ClockConfig+0x1f8>)
 800225a:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 800225c:	4b09      	ldr	r3, [pc, #36]	; (8002284 <HAL_RCC_ClockConfig+0x1fc>)
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	4618      	mov	r0, r3
 8002262:	f7ff f951 	bl	8001508 <HAL_InitTick>
 8002266:	4603      	mov	r3, r0
 8002268:	72fb      	strb	r3, [r7, #11]

  return status;
 800226a:	7afb      	ldrb	r3, [r7, #11]
}
 800226c:	4618      	mov	r0, r3
 800226e:	3710      	adds	r7, #16
 8002270:	46bd      	mov	sp, r7
 8002272:	bd80      	pop	{r7, pc}
 8002274:	40022000 	.word	0x40022000
 8002278:	40021000 	.word	0x40021000
 800227c:	08002720 	.word	0x08002720
 8002280:	2000000c 	.word	0x2000000c
 8002284:	20000010 	.word	0x20000010

08002288 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002288:	b480      	push	{r7}
 800228a:	b089      	sub	sp, #36	; 0x24
 800228c:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800228e:	2300      	movs	r3, #0
 8002290:	61fb      	str	r3, [r7, #28]
 8002292:	2300      	movs	r3, #0
 8002294:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002296:	4b3e      	ldr	r3, [pc, #248]	; (8002390 <HAL_RCC_GetSysClockFreq+0x108>)
 8002298:	689b      	ldr	r3, [r3, #8]
 800229a:	f003 030c 	and.w	r3, r3, #12
 800229e:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80022a0:	4b3b      	ldr	r3, [pc, #236]	; (8002390 <HAL_RCC_GetSysClockFreq+0x108>)
 80022a2:	68db      	ldr	r3, [r3, #12]
 80022a4:	f003 0303 	and.w	r3, r3, #3
 80022a8:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80022aa:	693b      	ldr	r3, [r7, #16]
 80022ac:	2b00      	cmp	r3, #0
 80022ae:	d005      	beq.n	80022bc <HAL_RCC_GetSysClockFreq+0x34>
 80022b0:	693b      	ldr	r3, [r7, #16]
 80022b2:	2b0c      	cmp	r3, #12
 80022b4:	d121      	bne.n	80022fa <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80022b6:	68fb      	ldr	r3, [r7, #12]
 80022b8:	2b01      	cmp	r3, #1
 80022ba:	d11e      	bne.n	80022fa <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80022bc:	4b34      	ldr	r3, [pc, #208]	; (8002390 <HAL_RCC_GetSysClockFreq+0x108>)
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	f003 0308 	and.w	r3, r3, #8
 80022c4:	2b00      	cmp	r3, #0
 80022c6:	d107      	bne.n	80022d8 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80022c8:	4b31      	ldr	r3, [pc, #196]	; (8002390 <HAL_RCC_GetSysClockFreq+0x108>)
 80022ca:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80022ce:	0a1b      	lsrs	r3, r3, #8
 80022d0:	f003 030f 	and.w	r3, r3, #15
 80022d4:	61fb      	str	r3, [r7, #28]
 80022d6:	e005      	b.n	80022e4 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80022d8:	4b2d      	ldr	r3, [pc, #180]	; (8002390 <HAL_RCC_GetSysClockFreq+0x108>)
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	091b      	lsrs	r3, r3, #4
 80022de:	f003 030f 	and.w	r3, r3, #15
 80022e2:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80022e4:	4a2b      	ldr	r2, [pc, #172]	; (8002394 <HAL_RCC_GetSysClockFreq+0x10c>)
 80022e6:	69fb      	ldr	r3, [r7, #28]
 80022e8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80022ec:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80022ee:	693b      	ldr	r3, [r7, #16]
 80022f0:	2b00      	cmp	r3, #0
 80022f2:	d10d      	bne.n	8002310 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80022f4:	69fb      	ldr	r3, [r7, #28]
 80022f6:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80022f8:	e00a      	b.n	8002310 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80022fa:	693b      	ldr	r3, [r7, #16]
 80022fc:	2b04      	cmp	r3, #4
 80022fe:	d102      	bne.n	8002306 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8002300:	4b25      	ldr	r3, [pc, #148]	; (8002398 <HAL_RCC_GetSysClockFreq+0x110>)
 8002302:	61bb      	str	r3, [r7, #24]
 8002304:	e004      	b.n	8002310 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8002306:	693b      	ldr	r3, [r7, #16]
 8002308:	2b08      	cmp	r3, #8
 800230a:	d101      	bne.n	8002310 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800230c:	4b23      	ldr	r3, [pc, #140]	; (800239c <HAL_RCC_GetSysClockFreq+0x114>)
 800230e:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8002310:	693b      	ldr	r3, [r7, #16]
 8002312:	2b0c      	cmp	r3, #12
 8002314:	d134      	bne.n	8002380 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002316:	4b1e      	ldr	r3, [pc, #120]	; (8002390 <HAL_RCC_GetSysClockFreq+0x108>)
 8002318:	68db      	ldr	r3, [r3, #12]
 800231a:	f003 0303 	and.w	r3, r3, #3
 800231e:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002320:	68bb      	ldr	r3, [r7, #8]
 8002322:	2b02      	cmp	r3, #2
 8002324:	d003      	beq.n	800232e <HAL_RCC_GetSysClockFreq+0xa6>
 8002326:	68bb      	ldr	r3, [r7, #8]
 8002328:	2b03      	cmp	r3, #3
 800232a:	d003      	beq.n	8002334 <HAL_RCC_GetSysClockFreq+0xac>
 800232c:	e005      	b.n	800233a <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800232e:	4b1a      	ldr	r3, [pc, #104]	; (8002398 <HAL_RCC_GetSysClockFreq+0x110>)
 8002330:	617b      	str	r3, [r7, #20]
      break;
 8002332:	e005      	b.n	8002340 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8002334:	4b19      	ldr	r3, [pc, #100]	; (800239c <HAL_RCC_GetSysClockFreq+0x114>)
 8002336:	617b      	str	r3, [r7, #20]
      break;
 8002338:	e002      	b.n	8002340 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 800233a:	69fb      	ldr	r3, [r7, #28]
 800233c:	617b      	str	r3, [r7, #20]
      break;
 800233e:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002340:	4b13      	ldr	r3, [pc, #76]	; (8002390 <HAL_RCC_GetSysClockFreq+0x108>)
 8002342:	68db      	ldr	r3, [r3, #12]
 8002344:	091b      	lsrs	r3, r3, #4
 8002346:	f003 0307 	and.w	r3, r3, #7
 800234a:	3301      	adds	r3, #1
 800234c:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800234e:	4b10      	ldr	r3, [pc, #64]	; (8002390 <HAL_RCC_GetSysClockFreq+0x108>)
 8002350:	68db      	ldr	r3, [r3, #12]
 8002352:	0a1b      	lsrs	r3, r3, #8
 8002354:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002358:	697a      	ldr	r2, [r7, #20]
 800235a:	fb03 f202 	mul.w	r2, r3, r2
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	fbb2 f3f3 	udiv	r3, r2, r3
 8002364:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002366:	4b0a      	ldr	r3, [pc, #40]	; (8002390 <HAL_RCC_GetSysClockFreq+0x108>)
 8002368:	68db      	ldr	r3, [r3, #12]
 800236a:	0e5b      	lsrs	r3, r3, #25
 800236c:	f003 0303 	and.w	r3, r3, #3
 8002370:	3301      	adds	r3, #1
 8002372:	005b      	lsls	r3, r3, #1
 8002374:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8002376:	697a      	ldr	r2, [r7, #20]
 8002378:	683b      	ldr	r3, [r7, #0]
 800237a:	fbb2 f3f3 	udiv	r3, r2, r3
 800237e:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8002380:	69bb      	ldr	r3, [r7, #24]
}
 8002382:	4618      	mov	r0, r3
 8002384:	3724      	adds	r7, #36	; 0x24
 8002386:	46bd      	mov	sp, r7
 8002388:	f85d 7b04 	ldr.w	r7, [sp], #4
 800238c:	4770      	bx	lr
 800238e:	bf00      	nop
 8002390:	40021000 	.word	0x40021000
 8002394:	08002730 	.word	0x08002730
 8002398:	00f42400 	.word	0x00f42400
 800239c:	007a1200 	.word	0x007a1200

080023a0 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80023a0:	b580      	push	{r7, lr}
 80023a2:	b086      	sub	sp, #24
 80023a4:	af00      	add	r7, sp, #0
 80023a6:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80023a8:	2300      	movs	r3, #0
 80023aa:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80023ac:	4b2a      	ldr	r3, [pc, #168]	; (8002458 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80023ae:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80023b0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80023b4:	2b00      	cmp	r3, #0
 80023b6:	d003      	beq.n	80023c0 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80023b8:	f7ff f9e8 	bl	800178c <HAL_PWREx_GetVoltageRange>
 80023bc:	6178      	str	r0, [r7, #20]
 80023be:	e014      	b.n	80023ea <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80023c0:	4b25      	ldr	r3, [pc, #148]	; (8002458 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80023c2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80023c4:	4a24      	ldr	r2, [pc, #144]	; (8002458 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80023c6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80023ca:	6593      	str	r3, [r2, #88]	; 0x58
 80023cc:	4b22      	ldr	r3, [pc, #136]	; (8002458 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80023ce:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80023d0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80023d4:	60fb      	str	r3, [r7, #12]
 80023d6:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80023d8:	f7ff f9d8 	bl	800178c <HAL_PWREx_GetVoltageRange>
 80023dc:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80023de:	4b1e      	ldr	r3, [pc, #120]	; (8002458 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80023e0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80023e2:	4a1d      	ldr	r2, [pc, #116]	; (8002458 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80023e4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80023e8:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80023ea:	697b      	ldr	r3, [r7, #20]
 80023ec:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80023f0:	d10b      	bne.n	800240a <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	2b80      	cmp	r3, #128	; 0x80
 80023f6:	d919      	bls.n	800242c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	2ba0      	cmp	r3, #160	; 0xa0
 80023fc:	d902      	bls.n	8002404 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80023fe:	2302      	movs	r3, #2
 8002400:	613b      	str	r3, [r7, #16]
 8002402:	e013      	b.n	800242c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002404:	2301      	movs	r3, #1
 8002406:	613b      	str	r3, [r7, #16]
 8002408:	e010      	b.n	800242c <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	2b80      	cmp	r3, #128	; 0x80
 800240e:	d902      	bls.n	8002416 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8002410:	2303      	movs	r3, #3
 8002412:	613b      	str	r3, [r7, #16]
 8002414:	e00a      	b.n	800242c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	2b80      	cmp	r3, #128	; 0x80
 800241a:	d102      	bne.n	8002422 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800241c:	2302      	movs	r3, #2
 800241e:	613b      	str	r3, [r7, #16]
 8002420:	e004      	b.n	800242c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	2b70      	cmp	r3, #112	; 0x70
 8002426:	d101      	bne.n	800242c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002428:	2301      	movs	r3, #1
 800242a:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 800242c:	4b0b      	ldr	r3, [pc, #44]	; (800245c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	f023 0207 	bic.w	r2, r3, #7
 8002434:	4909      	ldr	r1, [pc, #36]	; (800245c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002436:	693b      	ldr	r3, [r7, #16]
 8002438:	4313      	orrs	r3, r2
 800243a:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 800243c:	4b07      	ldr	r3, [pc, #28]	; (800245c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	f003 0307 	and.w	r3, r3, #7
 8002444:	693a      	ldr	r2, [r7, #16]
 8002446:	429a      	cmp	r2, r3
 8002448:	d001      	beq.n	800244e <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 800244a:	2301      	movs	r3, #1
 800244c:	e000      	b.n	8002450 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 800244e:	2300      	movs	r3, #0
}
 8002450:	4618      	mov	r0, r3
 8002452:	3718      	adds	r7, #24
 8002454:	46bd      	mov	sp, r7
 8002456:	bd80      	pop	{r7, pc}
 8002458:	40021000 	.word	0x40021000
 800245c:	40022000 	.word	0x40022000

08002460 <__libc_init_array>:
 8002460:	b570      	push	{r4, r5, r6, lr}
 8002462:	4d0d      	ldr	r5, [pc, #52]	; (8002498 <__libc_init_array+0x38>)
 8002464:	4c0d      	ldr	r4, [pc, #52]	; (800249c <__libc_init_array+0x3c>)
 8002466:	1b64      	subs	r4, r4, r5
 8002468:	10a4      	asrs	r4, r4, #2
 800246a:	2600      	movs	r6, #0
 800246c:	42a6      	cmp	r6, r4
 800246e:	d109      	bne.n	8002484 <__libc_init_array+0x24>
 8002470:	4d0b      	ldr	r5, [pc, #44]	; (80024a0 <__libc_init_array+0x40>)
 8002472:	4c0c      	ldr	r4, [pc, #48]	; (80024a4 <__libc_init_array+0x44>)
 8002474:	f000 f820 	bl	80024b8 <_init>
 8002478:	1b64      	subs	r4, r4, r5
 800247a:	10a4      	asrs	r4, r4, #2
 800247c:	2600      	movs	r6, #0
 800247e:	42a6      	cmp	r6, r4
 8002480:	d105      	bne.n	800248e <__libc_init_array+0x2e>
 8002482:	bd70      	pop	{r4, r5, r6, pc}
 8002484:	f855 3b04 	ldr.w	r3, [r5], #4
 8002488:	4798      	blx	r3
 800248a:	3601      	adds	r6, #1
 800248c:	e7ee      	b.n	800246c <__libc_init_array+0xc>
 800248e:	f855 3b04 	ldr.w	r3, [r5], #4
 8002492:	4798      	blx	r3
 8002494:	3601      	adds	r6, #1
 8002496:	e7f2      	b.n	800247e <__libc_init_array+0x1e>
 8002498:	08002760 	.word	0x08002760
 800249c:	08002760 	.word	0x08002760
 80024a0:	08002760 	.word	0x08002760
 80024a4:	08002764 	.word	0x08002764

080024a8 <memset>:
 80024a8:	4402      	add	r2, r0
 80024aa:	4603      	mov	r3, r0
 80024ac:	4293      	cmp	r3, r2
 80024ae:	d100      	bne.n	80024b2 <memset+0xa>
 80024b0:	4770      	bx	lr
 80024b2:	f803 1b01 	strb.w	r1, [r3], #1
 80024b6:	e7f9      	b.n	80024ac <memset+0x4>

080024b8 <_init>:
 80024b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80024ba:	bf00      	nop
 80024bc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80024be:	bc08      	pop	{r3}
 80024c0:	469e      	mov	lr, r3
 80024c2:	4770      	bx	lr

080024c4 <_fini>:
 80024c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80024c6:	bf00      	nop
 80024c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80024ca:	bc08      	pop	{r3}
 80024cc:	469e      	mov	lr, r3
 80024ce:	4770      	bx	lr
