<!DOCTYPE html>
<html>
<head>
   <title>ASA-EMulatR Reference Guide &gt; Introduction &gt; Appendix &gt; Appendix H - Alpha Pipeline&nbsp;</title>
   <meta name="viewport" content="width=device-width, initial-scale=1">
   <meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />   
   <meta http-equiv="X-UA-Compatible" content="IE=edge" />
   <meta name="generator" content="Help &amp; Manual" />
   <meta name="keywords" content="advance,advanceRing,AlphaCPU,AlphaPipeline,ArchitecturalPC,Bubble,CALL_PAL,Capacity,commitPending,ConveyorBelt,Cycle,CycleMechanics,DE,Drain,EX,execute,Fault,Fetch,FetchPC,FetchResult,Flush,Forwarding,Grain,HeadPointer,HW_REI,IBox,IF,InFlight,InOrder,IS,Latency,m_head,m_slots,MEM,OneInOneOut,Pipeline,PipelineSlot,PreciseException,RAW,Refill,Register,Retire,Retirement,RetirementMechanics,ReverseOrder,RingBuffer,Rotation,runOneInstruction,SingleIssue,Slot,Stage,STAGE_COUNT,Stall,SteadyState,Throughput,tick,valid,Warmup,WB" />
   <meta name="description" content="This appendix documents the EMulatR Alpha pipeline — a 6-stage, single-issue, in-order pipeline implemented as a ring buffer of PipelineSlot objects managed by a rotating head..." />
   <link type="text/css" href="default.css" rel="stylesheet" />
   <link type="text/css" href="custom.css" rel="stylesheet" />

   <style TYPE="text/css" media="screen"> 
      html, body { margin:0; 
        padding:0; 
        background: #ffffff; 
      } 
      div#printheader { display: none; }
      #idheader { 
        width:100%; 
        min-height: 60px; 
        padding: 0; 
        margin: 0;
        position: fixed;
        top: 0;
        background: #2C5D88;
        z-index: 2;
      } 
      /* The "min-height" for "#idheader table" ensures that the (blue) header of the topic
         has at least the same height as the header of the navigation panel left of it */
      #idheader table { min-height: 59px;}             
      #idheader h1 span { color: #FFF }     
      #idnav {
        text-align: right;
        width: 158px;
        vertical-align: middle;        
      } 
      #idnav a { text-decoration: none }
      #idnav span {
        display: inline-block;
        width: 24px;
        height: 24px;
        margin-left: 4px;
        background:url('hm_webhelp_buttons_grey.png') top left no-repeat;
      } 
      #idnav a span {
        background-image:url('hm_webhelp_buttons_white.png');
      } 
      #idnav a span:hover {
        background-image:url('hm_webhelp_buttons_orange.png');
      } 
      #idnav span.hmbtnprev { background-position: 0 -32px }
      #idnav span.hmbtnnext { background-position: -24px -32px }
      #idnav span.hmbtntop  { background-position: -48px -32px }
      #idnav span.hmbtntoggle  { width: 20px; background-position: -70px -32px }
      #idnav span.hmbtnprint  { background-position: -88px -32px }

      #callout-table, #overview-table {display:block; position:relative; top:0; left:0;}
      #callout-icon {display:block; position:absolute; top:-11px; left:-11px;}
      #callout-icon-flag {display:block; position:absolute; top:-11px; left:-8px;}
      #callout-table a {text-decoration: none; color: blue;}
      #callout-table a:visited {text-decoration: none; color: blue;}
      #overview-table a {text-decoration: none; color: black;}
      #overview-table a:visited {text-decoration: none; color: black;}
      #callout-table a:hover, #overview-table a:hover {text-decoration: underline;}       
      p.help-url { margin: 20px 0 5px 0; text-align: center; }
	  p.help-url a:link { font-size: 50%; text-decoration: none; color: black; }
	  p.help-url a:visited { color: black; }
	  p.help-url a:hover { font-size: 95%; text-decoration: underline; }
      #switchtoggles { text-align: right; padding: 0 2px 0 0; font-size: 90%; } 
      .sync-toc { color: #FFF; font-size: 8pt; font-weight: bold; display: none; }
      .sync-toc a { color: #FFF; text-decoration: none; font-weight: bold;}
      .sync-toc a:visited { color: #FFF; }
      .sync-toc a:hover { text-decoration: underline; }
	  a#printbuttonlink { cursor: pointer; }
      a.hmanchor { display: inline-block; margin-top: -4em; padding-top: 4em; }  
   </style>
   <style TYPE="text/css" media="print">
      div#idheader, img.dropdown-toggle-icon, p.help-url { display:none } 
   </style>
   
   <script type="text/javascript" src="jquery.js"></script>
   <script type="text/javascript" src="helpman_settings.js"></script>
   <script type="text/javascript" src="helpman_topicinit.js"></script>

   <script type="text/javascript">
     HMSyncTOC("index.html", "appendixh-alphapipeline.html");
   </script>
   <script type="text/javascript" src="highlight.js"></script>
   <script type="text/javascript">
     $(document).ready(function(){highlight();});
   </script>
</head>
<body>


<div id="printheader"><h1 class="p_Heading1" style="page-break-after: avoid;"><span class="f_Heading1">Appendix H – Alpha Pipeline</span></h1>
</div>
<div id="idheader">
<div id="idheaderbg">
<table style="width:100%;border:none;margin:0px;" cellspacing="0" cellpadding="0"> 
  <tr>
    <td class="topichead" style="text-align:left; vertical-align:middle">
      <p class="sync-toc">&lt;&lt; <a rel="nofollow" href="index.html?appendixh-alphapipeline.html" target="_top">Click to Display Table of Contents</a> &gt;&gt;</p>
      <p class="crumbs"><b>Navigation:</b>&nbsp;
      
      <a href="license-_-attributions.html">ASA-EMulatR Reference Guide</a> &gt; <a href="introduction.html">Introduction</a> &gt; <a href="appendix---trait-examples.html">Appendix</a>&nbsp;&gt;</p>
   
      <h1 class="p_Heading1" style="page-break-after: avoid;"><span class="f_Heading1">Appendix H – Alpha Pipeline</span></h1>

    </td>
    <td class="topichead" id="idnav">
      
      <a href="g_3-grainmaster_tsv.html" title="Previous Topic"><span class="hmbtnprev"></span></a>
      <a href="appendix---trait-examples.html" title="Parent Chapter"><span class="hmbtntop"></span></a>
      <a href="b_1---pipeline-cycle-mechanics.html" title="Next Topic"><span class="hmbtnnext"></span></a>
      <a id="printbuttonlink" onclick=";$('div#idcontent').css('margin-top', '1em');printTopic();$('#idcontent').css('margin-top', $('#idheader').height());" title="Print"><span class="hmbtnprint"></span></a>
    </td>
  </tr>  
</table>
</div>
</div>  

<div id="idcontent"><div id="innerdiv">
<!-- Ask Internet Explorer 6.users to update their obsolete and dangerous browser --> 
<!--[if lt IE 7]><div style=' clear: both; height: 59px; padding:0 0 0 15px; position: relative;'><a href="http://windows.microsoft.com/en-US/internet-explorer/products/ie/home?ocid=ie6_countdown_bannercode"><img src="http://storage.ie6countdown.com/assets/100/images/banners/warning_bar_0000_us.jpg" border="0" height="42" width="820" alt="You are using an outdated browser. For a faster, safer browsing experience, upgrade for free today." /></a></div><![endif]-->

<!--ZOOMRESTART-->
<p class="p_Normal">This appendix documents the EMulatR Alpha pipeline — a 6-stage, single-issue, in-order pipeline implemented as a ring buffer of PipelineSlot objects managed by a rotating head pointer. The pipeline is the central execution engine of AlphaCPU: every instruction flows through 6 stages (IF → DE → IS → EX → MEM → WB), one stage per cycle, with retirement occurring strictly in program order at the WB stage.</p>
<p class="p_Normal">&nbsp;</p>
<p class="p_Normal">The pipeline design makes two deliberate simplifications relative to the real Alpha EV6 hardware: it is single-issue (one instruction per cycle, peak IPC = 1.0) and it uses reverse-order stage execution (WB first, IF last) to eliminate the need for forwarding logic, hazard detection, and speculative register state. These simplifications preserve architectural correctness — instruction ordering, precise exceptions, and the Alpha memory model — while reducing implementation complexity to a level tractable for a software emulator.</p>
<p class="p_Normal">&nbsp;</p>
<hr style="height:1px; color:#000000; border-width:0; background-color:#000000;" /><p class="p_Normal">&nbsp;</p>
<h2 class="p_Heading2" style="page-break-after: avoid;"><span class="f_Heading2">H.0 Pipeline Overview</span></h2>
<p class="p_Normal">&nbsp;</p>
<p class="p_Normal">The pipeline can be understood as two complementary domains: how instructions flow through the machine on a cycle-by-cycle basis, and how speculative results are committed to architectural state. These domains are tightly coupled — the cycle mechanics determine when an instruction reaches the retirement point, and the retirement mechanics determine whether that instruction’s results become architecturally visible or are discarded.</p>
<p class="p_Normal">&nbsp;</p>
<p class="p_Normal">The following table summarizes the 6 pipeline stages and their responsibilities:</p>
<p class="p_Normal">&nbsp;</p>
<div style="text-align: left; text-indent: 0; line-height: 1.0; padding: 0 0 0 0; margin: 0 0 0 0;"><table style="border:none; border-spacing:0; border-collapse:collapse;">
<thead>
<tr>
<th style="vertical-align:top; background-color:#00FFFF; padding:0; border:solid thin #000000;" scope="col"><p class="p_Normal"><span style="font-weight: bold;">Stage</span></p>
</th>
<th style="vertical-align:top; background-color:#00FFFF; padding:0; border:solid thin #000000;" scope="col"><p class="p_Normal"><span style="font-weight: bold;">Index</span></p>
</th>
<th style="vertical-align:top; background-color:#00FFFF; padding:0; border:solid thin #000000;" scope="col"><p class="p_Normal"><span style="font-weight: bold;">Name</span></p>
</th>
<th style="vertical-align:top; background-color:#00FFFF; padding:0; border:solid thin #000000;" scope="col"><p class="p_Normal"><span style="font-weight: bold;">Responsibility</span></p>
</th>
</tr>
</thead>
<tbody>
<tr>
<td style="vertical-align:top; padding:0; border:solid thin #000000;"><p class="p_CodeExample"><span class="f_CodeExample">IF</span></p>
</td>
<td style="vertical-align:top; padding:0; border:solid thin #000000;"><p class="p_Normal"><span class="f_CodeExample">0</span></p>
</td>
<td style="vertical-align:top; padding:0; border:solid thin #000000;"><p class="p_Normal">Instruction Fetch</p>
</td>
<td style="vertical-align:top; padding:0; border:solid thin #000000;"><p class="p_Normal">Consumes FetchResult from IBox; populates PipelineSlot with decoded instruction and grain pointer</p>
</td>
</tr>
<tr>
<td style="vertical-align:top; padding:0; border:solid thin #000000;"><p class="p_CodeExample"><span class="f_CodeExample">DE</span></p>
</td>
<td style="vertical-align:top; padding:0; border:solid thin #000000;"><p class="p_Normal"><span class="f_CodeExample">1</span></p>
</td>
<td style="vertical-align:top; padding:0; border:solid thin #000000;"><p class="p_Normal">Decode</p>
</td>
<td style="vertical-align:top; padding:0; border:solid thin #000000;"><p class="p_Normal">Pass-through (decode completed by IBox during fetch)</p>
</td>
</tr>
<tr>
<td style="vertical-align:top; padding:0; border:solid thin #000000;"><p class="p_CodeExample"><span class="f_CodeExample">IS</span></p>
</td>
<td style="vertical-align:top; padding:0; border:solid thin #000000;"><p class="p_Normal"><span class="f_CodeExample">2</span></p>
</td>
<td style="vertical-align:top; padding:0; border:solid thin #000000;"><p class="p_Normal">Issue</p>
</td>
<td style="vertical-align:top; padding:0; border:solid thin #000000;"><p class="p_Normal">Pass-through (single-issue eliminates scheduling complexity)</p>
</td>
</tr>
<tr>
<td style="vertical-align:top; padding:0; border:solid thin #000000;"><p class="p_CodeExample"><span class="f_CodeExample">EX</span></p>
</td>
<td style="vertical-align:top; padding:0; border:solid thin #000000;"><p class="p_Normal"><span class="f_CodeExample">3</span></p>
</td>
<td style="vertical-align:top; padding:0; border:solid thin #000000;"><p class="p_Normal">Execute</p>
</td>
<td style="vertical-align:top; padding:0; border:solid thin #000000;"><p class="p_Normal">Grain execution — all real instruction work occurs here; multi-cycle operations stall at this stage</p>
</td>
</tr>
<tr>
<td style="vertical-align:top; padding:0; border:solid thin #000000;"><p class="p_CodeExample"><span class="f_CodeExample">MEM</span></p>
</td>
<td style="vertical-align:top; padding:0; border:solid thin #000000;"><p class="p_Normal"><span class="f_CodeExample">4</span></p>
</td>
<td style="vertical-align:top; padding:0; border:solid thin #000000;"><p class="p_Normal">Memory</p>
</td>
<td style="vertical-align:top; padding:0; border:solid thin #000000;"><p class="p_Normal">Register writeback via commitPending; barrier stalls held here</p>
</td>
</tr>
<tr>
<td style="vertical-align:top; padding:0; border:solid thin #000000;"><p class="p_CodeExample"><span class="f_CodeExample">WB</span></p>
</td>
<td style="vertical-align:top; padding:0; border:solid thin #000000;"><p class="p_Normal"><span class="f_CodeExample">5</span></p>
</td>
<td style="vertical-align:top; padding:0; border:solid thin #000000;"><p class="p_Normal">Writeback / Retire</p>
</td>
<td style="vertical-align:top; padding:0; border:solid thin #000000;"><p class="p_Normal">Retirement point — instruction commits or faults; architectural PC advances; flushes originate here</p>
</td>
</tr>
</tbody>
</table>
</div>
<p class="p_Normal">&nbsp;</p>
<hr style="height:1px; color:#000000; border-width:0; background-color:#000000;" /><p class="p_Normal">&nbsp;</p>
<h2 class="p_Heading2" style="page-break-after: avoid;"><span class="f_Heading2">H.0.1 Ring Buffer Architecture</span></h2>
<p class="p_Normal">&nbsp;</p>
<p class="p_Normal">The pipeline is physically implemented as a fixed-size array of STAGE_COUNT (6) PipelineSlot objects indexed by a rotating head pointer (m_head). The head pointer always identifies the oldest instruction (the WB stage). Logical-to-physical mapping is computed as: <span class="f_CodeExample">m_slots[(m_head - logicalIndex + STAGE_COUNT) % STAGE_COUNT]</span>. Each cycle, advanceRing() increments m_head by one — the physical slot that was WB wraps around and becomes the new IF slot, and every other slot shifts one logical position toward retirement. No instruction data is copied; only the interpretation changes.</p>
<p class="p_Normal">&nbsp;</p>
<p class="p_Normal">This design gives the pipeline O(1) advancement, zero-copy slot recycling, and stable physical pointers throughout an instruction’s lifetime. The ring buffer is the mechanical foundation on which both the cycle mechanics and retirement mechanics are built.</p>
<p class="p_Normal">&nbsp;</p>
<hr style="height:1px; color:#000000; border-width:0; background-color:#000000;" /><p class="p_Normal">&nbsp;</p>
<h2 class="p_Heading2" style="page-break-after: avoid;"><span class="f_Heading2">H.0.2 Key Design Principles</span></h2>
<p class="p_Normal">&nbsp;</p>
<p class="p_Normal"><span style="font-weight: bold;">Reverse-order execution.</span> Stages execute in the order WB → MEM → EX → IS → DE → IF within each tick() call. This is not a performance optimization — it is the correctness mechanism. By processing the oldest instruction first, the pipeline achieves implicit one-cycle register forwarding (commitPending() runs before stage_EX() reads registers), older-before-younger retirement guarantees (the foundation of precise exceptions), and commit-before-execute safety (deferred results from validated instructions are committed before the current cycle’s WB instruction can fault).</p>
<p class="p_Normal">&nbsp;</p>
<p class="p_Normal"><span style="font-weight: bold;">One-in-one-out invariant.</span> At steady state, exactly one instruction enters at IF and exactly one instruction exits at WB per cycle. The ring buffer enforces this mechanically — it has exactly 6 slots, and advanceRing() recycles one slot per cycle. The invariant breaks only during warmup (bubbles draining), stalls (ring frozen), and flushes (slots cleared).</p>
<p class="p_Normal">&nbsp;</p>
<p class="p_Normal"><span style="font-weight: bold;">Precise exceptions without speculation hardware.</span> Because the pipeline is in-order and single-issue, and because retirement occurs only at the WB stage after all younger stages have been processed, the architectural state visible to software is always consistent. A faulting instruction at WB triggers a flush that discards all younger in-flight instructions — their results were never committed because commitPending() only runs for instructions that have already passed through WB on a prior cycle. No speculative register file, no reorder buffer, no checkpoint/restore mechanism is needed.</p>
<p class="p_Normal">&nbsp;</p>
<hr style="height:1px; color:#000000; border-width:0; background-color:#000000;" /><p class="p_Normal">&nbsp;</p>
<h2 class="p_Heading2" style="page-break-after: avoid;"><span class="f_Heading2">H.0.3 Appendix Organization</span></h2>
<p class="p_Normal">&nbsp;</p>
<p class="p_Normal">This appendix is divided into two sub-appendices that together provide the complete pipeline reference:</p>
<p class="p_Normal">&nbsp;</p>
<p class="p_Normal"><a href="b_1---pipeline-cycle-mechanics.html" class="topiclink">H.1 - Pipeline Cycle Mechanics</a> documents what happens during a single tick() call: the steady-state snapshot of 6 instructions at 6 stages, the four phases of tick() execution, the rationale for reverse-order stage processing, pipeline warmup and drain behavior, the advanceRing() rotation mechanism, multi-cycle stall impact, and the cycle-level invariants that the pipeline maintains unconditionally.</p>
<p class="p_Normal">&nbsp;</p>
<p class="p_Normal"><a href="appendix-k----pipeline-retirem.html" class="topiclink">H.2 - Pipeline Retirement Mechanics</a> documents how speculative results become architectural state: the retirement contract at the WB stage, the commitPending() deferred-write protocol, fault detection and delivery, flush semantics (full and partial), CALL_PAL and HW_REI pipeline interactions, the architectural PC advancement rules, and the conditions under which in-flight instructions are discarded or preserved.</p>
<p class="p_Normal">&nbsp;</p>
<p class="p_Normal">Together, these sub-appendices bridge the gap between the per-stage documentation in Chapter 13.6 and the complete picture of a functioning pipeline — from the moment IBox supplies a fetch result to the moment an instruction’s effects become visible to the Alpha architecture.</p>
<p class="p_Normal">&nbsp;</p>
<p class="p_SeeAlso" style="page-break-after: avoid;"><span class="f_SeeAlso">See Also: <a href="b_1---pipeline-cycle-mechanics.html" class="topiclink">H.1 - Pipeline Cycle Mechanics</a> ; <a href="appendix-k----pipeline-retirem.html" class="topiclink">H.2 - Pipeline Retirement Mechanics</a> ; <a href="13_3-pipeline-structure---ring.html" class="topiclink">13.3 Pipeline Structure - Ring Buffer</a> ; <a href="13_5-pipeline-execution---tick.html" class="topiclink">13.5 Pipeline Execution - tick() and execute()</a> ; <a href="13_6-stage-implementations.html" class="topiclink">13.6 Stage Implementations</a> ; cpuCoreLib/AlphaPipeline.h.</span></p>

<!--ZOOMSTOP-->
</div></div>
<script type="text/javascript">

  function printTopic() {
    if (document.queryCommandSupported('print')) { document.execCommand('print', false, null); }
    else { window.print(); }
  }



function normHeaders() {
 var topicHeadHeight =  $("#idheaderbg > table").first().height() + 1,
	 $topicHeaderBox = $("#idheader"),
	 $topicContentBox = $("#idcontent"),
	 $navHeader = $("#navbar", parent.document),			 
	$navBox = $("div#hmnavframe", parent.document),
	 navHeaderHeight = $navHeader.height();
 if (topicHeadHeight != navHeaderHeight) {
	 $navHeader.css("height",topicHeadHeight + "px");
	 $navBox.css("top", topicHeadHeight + "px");
	 $topicHeaderBox.css("height", topicHeadHeight + "px");
		if ($topicHeaderBox.css("position") == "fixed"){
			$topicContentBox.css("margin-top", topicHeadHeight + "px");
			}
		}
    }
			 
  $(document).ready(function(){
    $(window).on('resize', function() {
      var y = $('#idheader').height(); 
      $('#idcontent').css('margin-top', y);
      var par = window.parent;
      if ($( par ).width() <= $( window ).width()+20) {
        $('#idheader').css('position', 'relative');
        $('#idcontent').css('margin-top', 0);
        $('#idbacktotop').css('display', 'block');
        $('.hmanchor').css('margin-top', -20);
	$('.hmanchor').css('padding-top', 20);
      }
      else {
        $('#idheader').css('position', 'fixed');
        $('#idcontent').css('margin-top', $('#idheader').height());
        $('#idbacktotop').css('display', 'none');
        $('.hmanchor').css('margin-top', -y-20);
		$('.hmanchor').css('padding-top', y+20);
		$("div#hmsplitter", parent.document).css('width', '3px');
      }
	normHeaders();
    });
    
    //Hide Print button on touch devices
    if (hmBrowser.nonDeskTouch) {
      $("a#printbuttonlink").hide();
      $("#idnav").css({"width": "125px", "padding-left": "0", "padding-right": "2px"});
    }
	 $(window).resize(); //trigger event for initially small displays
  });
 

if ((!parent.hmNavigationFrame) && (parent.location) && (parent.location.href)) { $('.sync-toc').show();$('p.crumbs').hide();}
var baseurl = document.URL.substring(0,document.URL.lastIndexOf("/")+1); 
$('#idcontent').append('<p class="help-url"><b>URL of this topic:<br /></b><a href="'+baseurl+'index.html' +
'?appendixh-alphapipeline.html" target="_top">'+baseurl+'index.html?appendixh-alphapipeline.html</a></p>');

</script>
</body>
</html>
