Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Reading design: cpu_16bit_top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "cpu_16bit_top.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "cpu_16bit_top"
Output Format                      : NGC
Target Device                      : xc3s1200e-5-fg320

---- Source Options
Top Module Name                    : cpu_16bit_top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"Y:/Desktop/desptop/CPU_MIPS"  }

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "//mac/home/Desktop/desptop/CPU_MIPS/mypackage/alu_defination.vhd" in Library work.
Compiling vhdl file "//mac/home/Desktop/desptop/CPU_MIPS/components.vhd" in Library work.
Compiling vhdl file "//mac/home/Desktop/desptop/CPU_MIPS/Muxpc.vhd" in Library work.
Architecture behavioral of Entity muxpc is up to date.
Compiling vhdl file "//mac/home/Desktop/desptop/CPU_MIPS/pc.vhd" in Library work.
Architecture behavioral of Entity pc is up to date.
Compiling vhdl file "//mac/home/Desktop/desptop/CPU_MIPS/IFID_Reg.vhd" in Library work.
Architecture behavioral of Entity ifid_reg is up to date.
Compiling vhdl file "//mac/home/Desktop/desptop/CPU_MIPS/registers.vhd" in Library work.
Architecture behavioral of Entity registers is up to date.
Compiling vhdl file "//mac/home/Desktop/desptop/CPU_MIPS/ctrl_unit.vhd" in Library work.
Architecture behavioral of Entity ctrl_unit is up to date.
Compiling vhdl file "//mac/home/Desktop/desptop/CPU_MIPS/equal_unit.vhd" in Library work.
Architecture behavioral of Entity equal_unit is up to date.
Compiling vhdl file "//mac/home/Desktop/desptop/CPU_MIPS/IDEX_Reg.vhd" in Library work.
Architecture behavioral of Entity idex_reg is up to date.
Compiling vhdl file "//mac/home/Desktop/desptop/CPU_MIPS/Muxa.vhd" in Library work.
Architecture behavioral of Entity muxa is up to date.
Compiling vhdl file "//mac/home/Desktop/desptop/CPU_MIPS/Muxb.vhd" in Library work.
Architecture behavioral of Entity muxb is up to date.
Compiling vhdl file "//mac/home/Desktop/desptop/CPU_MIPS/EXMEM_Reg.vhd" in Library work.
Architecture behavioral of Entity exmem_reg is up to date.
Compiling vhdl file "//mac/home/Desktop/desptop/CPU_MIPS/MEMWB_Reg.vhd" in Library work.
Architecture behavioral of Entity memwb_reg is up to date.
Compiling vhdl file "//mac/home/Desktop/desptop/CPU_MIPS/bypass_unit.vhd" in Library work.
Architecture behavioral of Entity bypass_unit is up to date.
Compiling vhdl file "//mac/home/Desktop/desptop/CPU_MIPS/hazard_unit.vhd" in Library work.
Architecture behavioral of Entity hazard_unit is up to date.
Compiling vhdl file "//mac/home/Desktop/desptop/CPU_MIPS/memory.vhd" in Library work.
Entity <mymemory> compiled.
Entity <mymemory> (Architecture <behavioral>) compiled.
Compiling vhdl file "//mac/home/Desktop/desptop/CPU_MIPS/cpu_16bit_top.vhd" in Library work.
Architecture behavioral of Entity cpu_16bit_top is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <cpu_16bit_top> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Muxpc> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <PC> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <IFID_Reg> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <registers> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ctrl_unit> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <equal_unit> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <IDEX_Reg> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Muxa> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Muxb> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <EXMEM_Reg> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <MEMWB_Reg> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <bypass_unit> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <hazard_unit> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <mymemory> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <cpu_16bit_top> in library <work> (Architecture <behavioral>).
WARNING:Xst:753 - "//mac/home/Desktop/desptop/CPU_MIPS/cpu_16bit_top.vhd" line 151: Unconnected output port 'outT' of component 'registers'.
WARNING:Xst:753 - "//mac/home/Desktop/desptop/CPU_MIPS/cpu_16bit_top.vhd" line 171: Unconnected output port 'jr_reg' of component 'equal_unit'.
WARNING:Xst:752 - "//mac/home/Desktop/desptop/CPU_MIPS/cpu_16bit_top.vhd" line 241: Unconnected input port 'in_memdata' of component 'MEMWB_Reg' is tied to default value.
WARNING:Xst:753 - "//mac/home/Desktop/desptop/CPU_MIPS/cpu_16bit_top.vhd" line 241: Unconnected output port 'out_data' of component 'MEMWB_Reg'.
WARNING:Xst:753 - "//mac/home/Desktop/desptop/CPU_MIPS/cpu_16bit_top.vhd" line 263: Unconnected output port 'ctrl_clear' of component 'hazard_unit'.
Entity <cpu_16bit_top> analyzed. Unit <cpu_16bit_top> generated.

Analyzing Entity <Muxpc> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "//mac/home/Desktop/desptop/CPU_MIPS/Muxpc.vhd" line 19: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <PCJR>
Entity <Muxpc> analyzed. Unit <Muxpc> generated.

Analyzing Entity <PC> in library <work> (Architecture <behavioral>).
Entity <PC> analyzed. Unit <PC> generated.

Analyzing Entity <IFID_Reg> in library <work> (Architecture <behavioral>).
Entity <IFID_Reg> analyzed. Unit <IFID_Reg> generated.

Analyzing Entity <registers> in library <work> (Architecture <behavioral>).
INFO:Xst:1561 - "//mac/home/Desktop/desptop/CPU_MIPS/registers.vhd" line 51: Mux is complete : default of case is discarded
WARNING:Xst:819 - "//mac/home/Desktop/desptop/CPU_MIPS/registers.vhd" line 40: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <reg_num>, <R0>, <R1>, <R2>, <R3>, <R4>, <R5>, <R6>, <R7>, <SP>, <IH>, <RA>
INFO:Xst:1561 - "//mac/home/Desktop/desptop/CPU_MIPS/registers.vhd" line 75: Mux is complete : default of case is discarded
WARNING:Xst:819 - "//mac/home/Desktop/desptop/CPU_MIPS/registers.vhd" line 65: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <R0>, <R1>, <R2>, <R3>, <R4>, <R5>, <R6>, <R7>
INFO:Xst:1561 - "//mac/home/Desktop/desptop/CPU_MIPS/registers.vhd" line 91: Mux is complete : default of case is discarded
Entity <registers> analyzed. Unit <registers> generated.

Analyzing Entity <ctrl_unit> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "//mac/home/Desktop/desptop/CPU_MIPS/ctrl_unit.vhd" line 27: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <fifteen_ten>, <pc>
Entity <ctrl_unit> analyzed. Unit <ctrl_unit> generated.

Analyzing Entity <equal_unit> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "//mac/home/Desktop/desptop/CPU_MIPS/equal_unit.vhd" line 26: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <rs_alu>, <rs_mem>, <rs_reg>
Entity <equal_unit> analyzed. Unit <equal_unit> generated.

Analyzing Entity <IDEX_Reg> in library <work> (Architecture <behavioral>).
Entity <IDEX_Reg> analyzed. Unit <IDEX_Reg> generated.

Analyzing Entity <Muxa> in library <work> (Architecture <behavioral>).
Entity <Muxa> analyzed. Unit <Muxa> generated.

Analyzing Entity <Muxb> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "//mac/home/Desktop/desptop/CPU_MIPS/Muxb.vhd" line 21: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <alu_src>, <immediate>
Entity <Muxb> analyzed. Unit <Muxb> generated.

Analyzing Entity <EXMEM_Reg> in library <work> (Architecture <behavioral>).
Entity <EXMEM_Reg> analyzed. Unit <EXMEM_Reg> generated.

Analyzing Entity <MEMWB_Reg> in library <work> (Architecture <behavioral>).
Entity <MEMWB_Reg> analyzed. Unit <MEMWB_Reg> generated.

Analyzing Entity <bypass_unit> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "//mac/home/Desktop/desptop/CPU_MIPS/bypass_unit.vhd" line 31: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <alusrc>
Entity <bypass_unit> analyzed. Unit <bypass_unit> generated.

Analyzing Entity <hazard_unit> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "//mac/home/Desktop/desptop/CPU_MIPS/hazard_unit.vhd" line 21: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <alu_src>, <ifid_rt>
Entity <hazard_unit> analyzed. Unit <hazard_unit> generated.

Analyzing Entity <mymemory> in library <work> (Architecture <behavioral>).
Entity <mymemory> analyzed. Unit <mymemory> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <Muxpc>.
    Related source file is "//mac/home/Desktop/desptop/CPU_MIPS/Muxpc.vhd".
WARNING:Xst:737 - Found 16-bit latch for signal <pc_out>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Found 16-bit 3-to-1 multiplexer for signal <pc_out$mux0002>.
    Summary:
	inferred  16 Multiplexer(s).
Unit <Muxpc> synthesized.


Synthesizing Unit <PC>.
    Related source file is "//mac/home/Desktop/desptop/CPU_MIPS/pc.vhd".
    Found 16-bit register for signal <PC_out>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <PC> synthesized.


Synthesizing Unit <IFID_Reg>.
    Related source file is "//mac/home/Desktop/desptop/CPU_MIPS/IFID_Reg.vhd".
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16-bit register for signal <PCNext_out>.
    Found 16-bit register for signal <Instruction_out>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <IFID_Reg> synthesized.


Synthesizing Unit <registers>.
    Related source file is "//mac/home/Desktop/desptop/CPU_MIPS/registers.vhd".
WARNING:Xst:737 - Found 16-bit latch for signal <R0>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <R1>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <R2>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <R3>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <R4>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <R5>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <R6>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <R7>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <IH>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <T>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 16-bit latch for signal <RA>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 16-bit latch for signal <SP>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Found 16-bit 8-to-1 multiplexer for signal <outB>.
    Summary:
	inferred  16 Multiplexer(s).
Unit <registers> synthesized.


Synthesizing Unit <ctrl_unit>.
    Related source file is "//mac/home/Desktop/desptop/CPU_MIPS/ctrl_unit.vhd".
WARNING:Xst:737 - Found 4-bit latch for signal <rega>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 3-bit latch for signal <RegWrite>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 4-bit latch for signal <ALUOp>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 16-bit latch for signal <immediate>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 3-bit latch for signal <RegDist>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <ALUsrc>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
Unit <ctrl_unit> synthesized.


Synthesizing Unit <equal_unit>.
    Related source file is "//mac/home/Desktop/desptop/CPU_MIPS/equal_unit.vhd".
WARNING:Xst:737 - Found 16-bit latch for signal <jr_reg>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 4x2-bit ROM for signal <pc_src$mux0001> created at line 68.
    Found 16-bit comparator equal for signal <jr_reg$cmp_eq0004> created at line 29.
    Found 16-bit comparator equal for signal <jr_reg$cmp_eq0006> created at line 30.
    Summary:
	inferred   1 ROM(s).
	inferred   2 Comparator(s).
Unit <equal_unit> synthesized.


Synthesizing Unit <IDEX_Reg>.
    Related source file is "//mac/home/Desktop/desptop/CPU_MIPS/IDEX_Reg.vhd".
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 3-bit register for signal <out_RegDist>.
    Found 16-bit register for signal <out_rega>.
    Found 16-bit register for signal <out_regb>.
    Found 1-bit register for signal <out_ALUsrc>.
    Found 3-bit register for signal <out_RegWrite>.
    Found 1-bit register for signal <out_MemWrite>.
    Found 4-bit register for signal <out_ALUOp>.
    Found 1-bit register for signal <out_MemtoReg>.
    Found 16-bit register for signal <out_immediate>.
    Found 4-bit register for signal <out_rs>.
    Found 3-bit register for signal <out_rt>.
    Found 1-bit register for signal <out_MemRead>.
    Summary:
	inferred  69 D-type flip-flop(s).
Unit <IDEX_Reg> synthesized.


Synthesizing Unit <Muxa>.
    Related source file is "//mac/home/Desktop/desptop/CPU_MIPS/Muxa.vhd".
    Found 16-bit 4-to-1 multiplexer for signal <src_out>.
    Summary:
	inferred  16 Multiplexer(s).
Unit <Muxa> synthesized.


Synthesizing Unit <Muxb>.
    Related source file is "//mac/home/Desktop/desptop/CPU_MIPS/Muxb.vhd".
Unit <Muxb> synthesized.


Synthesizing Unit <EXMEM_Reg>.
    Related source file is "//mac/home/Desktop/desptop/CPU_MIPS/EXMEM_Reg.vhd".
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 3-bit register for signal <out_RegDist>.
    Found 3-bit register for signal <out_RegWrite>.
    Found 1-bit register for signal <out_MemWrite>.
    Found 1-bit register for signal <out_MemtoReg>.
    Found 1-bit register for signal <out_MemRead>.
    Found 16-bit register for signal <out_regdata>.
    Summary:
	inferred  25 D-type flip-flop(s).
Unit <EXMEM_Reg> synthesized.


Synthesizing Unit <MEMWB_Reg>.
    Related source file is "//mac/home/Desktop/desptop/CPU_MIPS/MEMWB_Reg.vhd".
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 3-bit register for signal <out_RegDist>.
    Found 3-bit register for signal <out_RegWrite>.
    Found 16-bit register for signal <out_memdata>.
    Found 16-bit register for signal <out_data>.
    Summary:
	inferred  38 D-type flip-flop(s).
Unit <MEMWB_Reg> synthesized.


Synthesizing Unit <bypass_unit>.
    Related source file is "//mac/home/Desktop/desptop/CPU_MIPS/bypass_unit.vhd".
    Found 3-bit comparator equal for signal <forwarda$cmp_eq0001> created at line 23.
    Found 3-bit comparator equal for signal <forwarda$cmp_eq0005> created at line 24.
    Found 3-bit comparator equal for signal <forwardb$cmp_eq0000> created at line 33.
    Found 3-bit comparator equal for signal <forwardb$cmp_eq0001> created at line 34.
    Summary:
	inferred   4 Comparator(s).
Unit <bypass_unit> synthesized.


Synthesizing Unit <hazard_unit>.
    Related source file is "//mac/home/Desktop/desptop/CPU_MIPS/hazard_unit.vhd".
    Found 3-bit comparator equal for signal <pc_write$cmp_eq0000> created at line 23.
    Found 3-bit comparator equal for signal <pc_write$cmp_eq0001> created at line 26.
    Summary:
	inferred   2 Comparator(s).
Unit <hazard_unit> synthesized.


Synthesizing Unit <mymemory>.
    Related source file is "//mac/home/Desktop/desptop/CPU_MIPS/memory.vhd".
WARNING:Xst:647 - Input <addr_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <data_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <memread> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <memwrite> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <mymemory> synthesized.


Synthesizing Unit <cpu_16bit_top>.
    Related source file is "//mac/home/Desktop/desptop/CPU_MIPS/cpu_16bit_top.vhd".
WARNING:Xst:653 - Signal <MeMWB_Mux_data> is used but never assigned. This sourceless signal will be automatically connected to value 0000000000000000.
WARNING:Xst:653 - Signal <MEM_Mem_out> is used but never assigned. This sourceless signal will be automatically connected to value 0000000000000000.
WARNING:Xst:1780 - Signal <MEMWB_MemtoReg> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <IF_Mem_inst> is used but never assigned. This sourceless signal will be automatically connected to value 0000000000000000.
WARNING:Xst:653 - Signal <IF_Adder_res> is used but never assigned. This sourceless signal will be automatically connected to value 0000000000000000.
WARNING:Xst:1780 - Signal <IFID_instruction> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <ID_Reg_T> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:1780 - Signal <ID_Mux_Ctrl_RegWrite> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ID_Mux_Ctrl_RegDist> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ID_Mux_Ctrl_MemtoReg> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ID_Mux_Ctrl_MemWrite> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ID_Mux_Ctrl_MemRead> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ID_Mux_Ctrl_ALUsrc> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ID_Mux_Ctrl_ALUOp> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <ID_Adder_res> is used but never assigned. This sourceless signal will be automatically connected to value 0000000000000000.
WARNING:Xst:646 - Signal <IDEX_ALUop> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <HD_IFFlush> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <HD_Ctrl_Flush> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <EX_Muxc_regdist> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <EX_Muxb_oprandB> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <EX_Muxa_oprandA> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <EX_ALU_zero> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <EX_ALU_res> is used but never assigned. This sourceless signal will be automatically connected to value 0000000000000000.
WARNING:Xst:653 - Signal <EXMEM_AluData> is used but never assigned. This sourceless signal will be automatically connected to value 0000000000000000.
Unit <cpu_16bit_top> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 4x2-bit ROM                                           : 1
# Registers                                            : 25
 1-bit register                                        : 7
 16-bit register                                       : 9
 3-bit register                                        : 7
 4-bit register                                        : 2
# Latches                                              : 20
 1-bit latch                                           : 2
 16-bit latch                                          : 14
 3-bit latch                                           : 2
 4-bit latch                                           : 2
# Comparators                                          : 8
 16-bit comparator equal                               : 2
 3-bit comparator equal                                : 6
# Multiplexers                                         : 3
 16-bit 3-to-1 multiplexer                             : 1
 16-bit 4-to-1 multiplexer                             : 1
 16-bit 8-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1290 - Hierarchical block <u1> is unconnected in block <cpu_16bit_top>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <u2> is unconnected in block <cpu_16bit_top>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <u3> is unconnected in block <cpu_16bit_top>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <u4> is unconnected in block <cpu_16bit_top>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <u5> is unconnected in block <cpu_16bit_top>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <u12> is unconnected in block <cpu_16bit_top>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <u6> is unconnected in block <cpu_16bit_top>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <u7> is unconnected in block <cpu_16bit_top>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <u8> is unconnected in block <cpu_16bit_top>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <u9> is unconnected in block <cpu_16bit_top>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <u13> is unconnected in block <cpu_16bit_top>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <u14> is unconnected in block <cpu_16bit_top>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <u10> is unconnected in block <cpu_16bit_top>.
   It will be removed from the design.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 4x2-bit ROM                                           : 1
# Registers                                            : 180
 Flip-Flops                                            : 180
# Latches                                              : 20
 1-bit latch                                           : 2
 16-bit latch                                          : 14
 3-bit latch                                           : 2
 4-bit latch                                           : 2
# Comparators                                          : 8
 16-bit comparator equal                               : 2
 3-bit comparator equal                                : 6
# Multiplexers                                         : 3
 16-bit 3-to-1 multiplexer                             : 1
 16-bit 4-to-1 multiplexer                             : 1
 16-bit 8-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <out_memdata_0> has a constant value of 0 in block <MEMWB_Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <out_memdata_1> has a constant value of 0 in block <MEMWB_Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <out_memdata_2> has a constant value of 0 in block <MEMWB_Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <out_memdata_3> has a constant value of 0 in block <MEMWB_Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <out_memdata_4> has a constant value of 0 in block <MEMWB_Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <out_memdata_5> has a constant value of 0 in block <MEMWB_Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <out_memdata_6> has a constant value of 0 in block <MEMWB_Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <out_memdata_7> has a constant value of 0 in block <MEMWB_Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <out_memdata_8> has a constant value of 0 in block <MEMWB_Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <out_memdata_9> has a constant value of 0 in block <MEMWB_Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <out_memdata_10> has a constant value of 0 in block <MEMWB_Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <out_memdata_11> has a constant value of 0 in block <MEMWB_Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <out_memdata_12> has a constant value of 0 in block <MEMWB_Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <out_memdata_13> has a constant value of 0 in block <MEMWB_Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <out_memdata_14> has a constant value of 0 in block <MEMWB_Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <out_memdata_15> has a constant value of 0 in block <MEMWB_Reg>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <Instruction_out_0> in Unit <IFID_Reg> is equivalent to the following 15 FFs/Latches, which will be removed : <Instruction_out_1> <Instruction_out_2> <Instruction_out_3> <Instruction_out_4> <Instruction_out_5> <Instruction_out_6> <Instruction_out_7> <Instruction_out_8> <Instruction_out_9> <Instruction_out_10> <Instruction_out_11> <Instruction_out_12> <Instruction_out_13> <Instruction_out_14> <Instruction_out_15> 
INFO:Xst:2261 - The FF/Latch <out_data_0> in Unit <MEMWB_Reg> is equivalent to the following 15 FFs/Latches, which will be removed : <out_data_1> <out_data_2> <out_data_3> <out_data_4> <out_data_5> <out_data_6> <out_data_7> <out_data_8> <out_data_9> <out_data_10> <out_data_11> <out_data_12> <out_data_13> <out_data_14> <out_data_15> 
WARNING:Xst:1710 - FF/Latch <Instruction_out_0> (without init value) has a constant value of 0 in block <IFID_Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <out_data_0> has a constant value of 0 in block <MEMWB_Reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <T> has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <R4_14> has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <R4_15> has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <R3_0> has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <R3_1> has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <R3_2> has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <R3_3> has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <R3_4> has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <R3_5> has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <R3_6> has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <R3_7> has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <R3_8> has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <R3_9> has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <R3_10> has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <R3_11> has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <R3_12> has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <R3_13> has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <R3_14> has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <R3_15> has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <R2_0> has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <R2_1> has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <R2_2> has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <R2_3> has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <R5_8> has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <R5_9> has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <R5_10> has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <R5_11> has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <R5_12> has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <R5_13> has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <R5_14> has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <R5_15> has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <R4_0> has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <R4_1> has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <R4_2> has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <R4_3> has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <R4_4> has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <R4_5> has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <R4_6> has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <R4_7> has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <R4_8> has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <R4_9> has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <R4_10> has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <R4_11> has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <R4_12> has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <R4_13> has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <R1_10> has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <R1_11> has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <R1_12> has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <R1_13> has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <R1_14> has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <R1_15> has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <R0_0> has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <R0_1> has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <R0_2> has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <R0_3> has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <R0_4> has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <R0_5> has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <R0_6> has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <R0_7> has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <R0_8> has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <R0_9> has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <R0_10> has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <R0_11> has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <R0_12> has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <R0_13> has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <R0_14> has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <R0_15> has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <R2_4> has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <R2_5> has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <R2_6> has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <R2_7> has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <R2_8> has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <R2_9> has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <R2_10> has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <R2_11> has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <R2_12> has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <R2_13> has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <R2_14> has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <R2_15> has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <R1_0> has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <R1_1> has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <R1_2> has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <R1_3> has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <R1_4> has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <R1_5> has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <R1_6> has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <R1_7> has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <R1_8> has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <R1_9> has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <RA_6> has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <RA_7> has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <RA_8> has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <RA_9> has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <RA_10> has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <RA_11> has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <RA_12> has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <RA_13> has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <RA_14> has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <RA_15> has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <IH_0> has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <IH_1> has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <IH_2> has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <IH_3> has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <IH_4> has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <IH_5> has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <IH_6> has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <IH_7> has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <IH_8> has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <IH_9> has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <IH_10> has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <IH_11> has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <SP_0> has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <SP_1> has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <SP_2> has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <SP_3> has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <SP_4> has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <SP_5> has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <SP_6> has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <SP_7> has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <SP_8> has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <SP_9> has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <SP_10> has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <SP_11> has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <SP_12> has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <SP_13> has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <SP_14> has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <SP_15> has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <RA_0> has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <RA_1> has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <RA_2> has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <RA_3> has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <RA_4> has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <RA_5> has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <R6_2> has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <R6_3> has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <R6_4> has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <R6_5> has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <R6_6> has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <R6_7> has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <R6_8> has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <R6_9> has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <R6_10> has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <R6_11> has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <R6_12> has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <R6_13> has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <R6_14> has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <R6_15> has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <R5_0> has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <R5_1> has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <R5_2> has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <R5_3> has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <R5_4> has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <R5_5> has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <R5_6> has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <R5_7> has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <IH_12> has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <IH_13> has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <IH_14> has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <IH_15> has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <R7_0> has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <R7_1> has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <R7_2> has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <R7_3> has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <R7_4> has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <R7_5> has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <R7_6> has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <R7_7> has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <R7_8> has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <R7_9> has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <R7_10> has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <R7_11> has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <R7_12> has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <R7_13> has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <R7_14> has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <R7_15> has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <R6_0> has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <R6_1> has a constant value of 0 in block <registers>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u1/pc_out_0> (without init value) has a constant value of 0 in block <cpu_16bit_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u1/pc_out_1> (without init value) has a constant value of 0 in block <cpu_16bit_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u1/pc_out_2> (without init value) has a constant value of 0 in block <cpu_16bit_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u1/pc_out_3> (without init value) has a constant value of 0 in block <cpu_16bit_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u1/pc_out_4> (without init value) has a constant value of 0 in block <cpu_16bit_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u1/pc_out_5> (without init value) has a constant value of 0 in block <cpu_16bit_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u1/pc_out_6> (without init value) has a constant value of 0 in block <cpu_16bit_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u1/pc_out_7> (without init value) has a constant value of 0 in block <cpu_16bit_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u1/pc_out_8> (without init value) has a constant value of 0 in block <cpu_16bit_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u1/pc_out_9> (without init value) has a constant value of 0 in block <cpu_16bit_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u1/pc_out_10> (without init value) has a constant value of 0 in block <cpu_16bit_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u1/pc_out_11> (without init value) has a constant value of 0 in block <cpu_16bit_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u1/pc_out_12> (without init value) has a constant value of 0 in block <cpu_16bit_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u1/pc_out_13> (without init value) has a constant value of 0 in block <cpu_16bit_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u1/pc_out_14> (without init value) has a constant value of 0 in block <cpu_16bit_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u1/pc_out_15> (without init value) has a constant value of 0 in block <cpu_16bit_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <u13/out_RegDist_2> of sequential type is unconnected in block <cpu_16bit_top>.
WARNING:Xst:2677 - Node <u13/out_RegDist_1> of sequential type is unconnected in block <cpu_16bit_top>.
WARNING:Xst:2677 - Node <u13/out_RegDist_0> of sequential type is unconnected in block <cpu_16bit_top>.
WARNING:Xst:2677 - Node <u13/out_RegWrite_2> of sequential type is unconnected in block <cpu_16bit_top>.
WARNING:Xst:2677 - Node <u13/out_RegWrite_1> of sequential type is unconnected in block <cpu_16bit_top>.
WARNING:Xst:2677 - Node <u13/out_RegWrite_0> of sequential type is unconnected in block <cpu_16bit_top>.
WARNING:Xst:1899 - Due to constant pushing, all outputs of the instance <u9> of the block <EXMEM_Reg> are unconnected in block <cpu_16bit_top>.
   This instance will be removed from the design along with all underlying logic
WARNING:Xst:1899 - Due to constant pushing, all outputs of the instance <u12> of the block <equal_unit> are unconnected in block <cpu_16bit_top>.
   This instance will be removed from the design along with all underlying logic

Optimizing unit <cpu_16bit_top> ...

Optimizing unit <PC> ...

Optimizing unit <IFID_Reg> ...

Optimizing unit <IDEX_Reg> ...

Optimizing unit <EXMEM_Reg> ...

Optimizing unit <ctrl_unit> ...

Optimizing unit <equal_unit> ...
WARNING:Xst:2677 - Node <u2/PC_out_15> of sequential type is unconnected in block <cpu_16bit_top>.
WARNING:Xst:2677 - Node <u2/PC_out_14> of sequential type is unconnected in block <cpu_16bit_top>.
WARNING:Xst:2677 - Node <u2/PC_out_13> of sequential type is unconnected in block <cpu_16bit_top>.
WARNING:Xst:2677 - Node <u2/PC_out_12> of sequential type is unconnected in block <cpu_16bit_top>.
WARNING:Xst:2677 - Node <u2/PC_out_11> of sequential type is unconnected in block <cpu_16bit_top>.
WARNING:Xst:2677 - Node <u2/PC_out_10> of sequential type is unconnected in block <cpu_16bit_top>.
WARNING:Xst:2677 - Node <u2/PC_out_9> of sequential type is unconnected in block <cpu_16bit_top>.
WARNING:Xst:2677 - Node <u2/PC_out_8> of sequential type is unconnected in block <cpu_16bit_top>.
WARNING:Xst:2677 - Node <u2/PC_out_7> of sequential type is unconnected in block <cpu_16bit_top>.
WARNING:Xst:2677 - Node <u2/PC_out_6> of sequential type is unconnected in block <cpu_16bit_top>.
WARNING:Xst:2677 - Node <u2/PC_out_5> of sequential type is unconnected in block <cpu_16bit_top>.
WARNING:Xst:2677 - Node <u2/PC_out_4> of sequential type is unconnected in block <cpu_16bit_top>.
WARNING:Xst:2677 - Node <u2/PC_out_3> of sequential type is unconnected in block <cpu_16bit_top>.
WARNING:Xst:2677 - Node <u2/PC_out_2> of sequential type is unconnected in block <cpu_16bit_top>.
WARNING:Xst:2677 - Node <u2/PC_out_1> of sequential type is unconnected in block <cpu_16bit_top>.
WARNING:Xst:2677 - Node <u2/PC_out_0> of sequential type is unconnected in block <cpu_16bit_top>.
WARNING:Xst:2677 - Node <u3/PCNext_out_15> of sequential type is unconnected in block <cpu_16bit_top>.
WARNING:Xst:2677 - Node <u3/PCNext_out_14> of sequential type is unconnected in block <cpu_16bit_top>.
WARNING:Xst:2677 - Node <u3/PCNext_out_13> of sequential type is unconnected in block <cpu_16bit_top>.
WARNING:Xst:2677 - Node <u3/PCNext_out_12> of sequential type is unconnected in block <cpu_16bit_top>.
WARNING:Xst:2677 - Node <u3/PCNext_out_11> of sequential type is unconnected in block <cpu_16bit_top>.
WARNING:Xst:2677 - Node <u3/PCNext_out_10> of sequential type is unconnected in block <cpu_16bit_top>.
WARNING:Xst:2677 - Node <u3/PCNext_out_9> of sequential type is unconnected in block <cpu_16bit_top>.
WARNING:Xst:2677 - Node <u3/PCNext_out_8> of sequential type is unconnected in block <cpu_16bit_top>.
WARNING:Xst:2677 - Node <u3/PCNext_out_7> of sequential type is unconnected in block <cpu_16bit_top>.
WARNING:Xst:2677 - Node <u3/PCNext_out_6> of sequential type is unconnected in block <cpu_16bit_top>.
WARNING:Xst:2677 - Node <u3/PCNext_out_5> of sequential type is unconnected in block <cpu_16bit_top>.
WARNING:Xst:2677 - Node <u3/PCNext_out_4> of sequential type is unconnected in block <cpu_16bit_top>.
WARNING:Xst:2677 - Node <u3/PCNext_out_3> of sequential type is unconnected in block <cpu_16bit_top>.
WARNING:Xst:2677 - Node <u3/PCNext_out_2> of sequential type is unconnected in block <cpu_16bit_top>.
WARNING:Xst:2677 - Node <u3/PCNext_out_1> of sequential type is unconnected in block <cpu_16bit_top>.
WARNING:Xst:2677 - Node <u3/PCNext_out_0> of sequential type is unconnected in block <cpu_16bit_top>.
WARNING:Xst:2677 - Node <u6/out_RegWrite_2> of sequential type is unconnected in block <cpu_16bit_top>.
WARNING:Xst:2677 - Node <u6/out_RegWrite_1> of sequential type is unconnected in block <cpu_16bit_top>.
WARNING:Xst:2677 - Node <u6/out_RegWrite_0> of sequential type is unconnected in block <cpu_16bit_top>.
WARNING:Xst:2677 - Node <u6/out_MemtoReg> of sequential type is unconnected in block <cpu_16bit_top>.
WARNING:Xst:2677 - Node <u6/out_RegDist_2> of sequential type is unconnected in block <cpu_16bit_top>.
WARNING:Xst:2677 - Node <u6/out_RegDist_1> of sequential type is unconnected in block <cpu_16bit_top>.
WARNING:Xst:2677 - Node <u6/out_RegDist_0> of sequential type is unconnected in block <cpu_16bit_top>.
WARNING:Xst:2677 - Node <u6/out_MemRead> of sequential type is unconnected in block <cpu_16bit_top>.
WARNING:Xst:2677 - Node <u6/out_ALUOp_3> of sequential type is unconnected in block <cpu_16bit_top>.
WARNING:Xst:2677 - Node <u6/out_ALUOp_2> of sequential type is unconnected in block <cpu_16bit_top>.
WARNING:Xst:2677 - Node <u6/out_ALUOp_1> of sequential type is unconnected in block <cpu_16bit_top>.
WARNING:Xst:2677 - Node <u6/out_ALUOp_0> of sequential type is unconnected in block <cpu_16bit_top>.
WARNING:Xst:2677 - Node <u6/out_ALUsrc> of sequential type is unconnected in block <cpu_16bit_top>.
WARNING:Xst:2677 - Node <u6/out_rt_2> of sequential type is unconnected in block <cpu_16bit_top>.
WARNING:Xst:2677 - Node <u6/out_rt_1> of sequential type is unconnected in block <cpu_16bit_top>.
WARNING:Xst:2677 - Node <u6/out_rt_0> of sequential type is unconnected in block <cpu_16bit_top>.
WARNING:Xst:2677 - Node <u6/out_rs_3> of sequential type is unconnected in block <cpu_16bit_top>.
WARNING:Xst:2677 - Node <u6/out_rs_2> of sequential type is unconnected in block <cpu_16bit_top>.
WARNING:Xst:2677 - Node <u6/out_rs_1> of sequential type is unconnected in block <cpu_16bit_top>.
WARNING:Xst:2677 - Node <u6/out_rs_0> of sequential type is unconnected in block <cpu_16bit_top>.
WARNING:Xst:2677 - Node <u6/out_immediate_15> of sequential type is unconnected in block <cpu_16bit_top>.
WARNING:Xst:2677 - Node <u6/out_immediate_14> of sequential type is unconnected in block <cpu_16bit_top>.
WARNING:Xst:2677 - Node <u6/out_immediate_13> of sequential type is unconnected in block <cpu_16bit_top>.
WARNING:Xst:2677 - Node <u6/out_immediate_12> of sequential type is unconnected in block <cpu_16bit_top>.
WARNING:Xst:2677 - Node <u6/out_immediate_11> of sequential type is unconnected in block <cpu_16bit_top>.
WARNING:Xst:2677 - Node <u6/out_immediate_10> of sequential type is unconnected in block <cpu_16bit_top>.
WARNING:Xst:2677 - Node <u6/out_immediate_9> of sequential type is unconnected in block <cpu_16bit_top>.
WARNING:Xst:2677 - Node <u6/out_immediate_8> of sequential type is unconnected in block <cpu_16bit_top>.
WARNING:Xst:2677 - Node <u6/out_immediate_7> of sequential type is unconnected in block <cpu_16bit_top>.
WARNING:Xst:2677 - Node <u6/out_immediate_6> of sequential type is unconnected in block <cpu_16bit_top>.
WARNING:Xst:2677 - Node <u6/out_immediate_5> of sequential type is unconnected in block <cpu_16bit_top>.
WARNING:Xst:2677 - Node <u6/out_immediate_4> of sequential type is unconnected in block <cpu_16bit_top>.
WARNING:Xst:2677 - Node <u6/out_immediate_3> of sequential type is unconnected in block <cpu_16bit_top>.
WARNING:Xst:2677 - Node <u6/out_immediate_2> of sequential type is unconnected in block <cpu_16bit_top>.
WARNING:Xst:2677 - Node <u6/out_immediate_1> of sequential type is unconnected in block <cpu_16bit_top>.
WARNING:Xst:2677 - Node <u6/out_immediate_0> of sequential type is unconnected in block <cpu_16bit_top>.
WARNING:Xst:2677 - Node <u6/out_rega_15> of sequential type is unconnected in block <cpu_16bit_top>.
WARNING:Xst:2677 - Node <u6/out_rega_14> of sequential type is unconnected in block <cpu_16bit_top>.
WARNING:Xst:2677 - Node <u6/out_rega_13> of sequential type is unconnected in block <cpu_16bit_top>.
WARNING:Xst:2677 - Node <u6/out_rega_12> of sequential type is unconnected in block <cpu_16bit_top>.
WARNING:Xst:2677 - Node <u6/out_rega_11> of sequential type is unconnected in block <cpu_16bit_top>.
WARNING:Xst:2677 - Node <u6/out_rega_10> of sequential type is unconnected in block <cpu_16bit_top>.
WARNING:Xst:2677 - Node <u6/out_rega_9> of sequential type is unconnected in block <cpu_16bit_top>.
WARNING:Xst:2677 - Node <u6/out_rega_8> of sequential type is unconnected in block <cpu_16bit_top>.
WARNING:Xst:2677 - Node <u6/out_rega_7> of sequential type is unconnected in block <cpu_16bit_top>.
WARNING:Xst:2677 - Node <u6/out_rega_6> of sequential type is unconnected in block <cpu_16bit_top>.
WARNING:Xst:2677 - Node <u6/out_rega_5> of sequential type is unconnected in block <cpu_16bit_top>.
WARNING:Xst:2677 - Node <u6/out_rega_4> of sequential type is unconnected in block <cpu_16bit_top>.
WARNING:Xst:2677 - Node <u6/out_rega_3> of sequential type is unconnected in block <cpu_16bit_top>.
WARNING:Xst:2677 - Node <u6/out_rega_2> of sequential type is unconnected in block <cpu_16bit_top>.
WARNING:Xst:2677 - Node <u6/out_rega_1> of sequential type is unconnected in block <cpu_16bit_top>.
WARNING:Xst:2677 - Node <u6/out_rega_0> of sequential type is unconnected in block <cpu_16bit_top>.
WARNING:Xst:2677 - Node <u6/out_MemWrite> of sequential type is unconnected in block <cpu_16bit_top>.
WARNING:Xst:2677 - Node <u6/out_regb_15> of sequential type is unconnected in block <cpu_16bit_top>.
WARNING:Xst:2677 - Node <u6/out_regb_14> of sequential type is unconnected in block <cpu_16bit_top>.
WARNING:Xst:2677 - Node <u6/out_regb_13> of sequential type is unconnected in block <cpu_16bit_top>.
WARNING:Xst:2677 - Node <u6/out_regb_12> of sequential type is unconnected in block <cpu_16bit_top>.
WARNING:Xst:2677 - Node <u6/out_regb_11> of sequential type is unconnected in block <cpu_16bit_top>.
WARNING:Xst:2677 - Node <u6/out_regb_10> of sequential type is unconnected in block <cpu_16bit_top>.
WARNING:Xst:2677 - Node <u6/out_regb_9> of sequential type is unconnected in block <cpu_16bit_top>.
WARNING:Xst:2677 - Node <u6/out_regb_8> of sequential type is unconnected in block <cpu_16bit_top>.
WARNING:Xst:2677 - Node <u6/out_regb_7> of sequential type is unconnected in block <cpu_16bit_top>.
WARNING:Xst:2677 - Node <u6/out_regb_6> of sequential type is unconnected in block <cpu_16bit_top>.
WARNING:Xst:2677 - Node <u6/out_regb_5> of sequential type is unconnected in block <cpu_16bit_top>.
WARNING:Xst:2677 - Node <u6/out_regb_4> of sequential type is unconnected in block <cpu_16bit_top>.
WARNING:Xst:2677 - Node <u6/out_regb_3> of sequential type is unconnected in block <cpu_16bit_top>.
WARNING:Xst:2677 - Node <u6/out_regb_2> of sequential type is unconnected in block <cpu_16bit_top>.
WARNING:Xst:2677 - Node <u6/out_regb_1> of sequential type is unconnected in block <cpu_16bit_top>.
WARNING:Xst:2677 - Node <u6/out_regb_0> of sequential type is unconnected in block <cpu_16bit_top>.
WARNING:Xst:2677 - Node <u5/immediate_15> of sequential type is unconnected in block <cpu_16bit_top>.
WARNING:Xst:2677 - Node <u5/immediate_14> of sequential type is unconnected in block <cpu_16bit_top>.
WARNING:Xst:2677 - Node <u5/immediate_13> of sequential type is unconnected in block <cpu_16bit_top>.
WARNING:Xst:2677 - Node <u5/immediate_12> of sequential type is unconnected in block <cpu_16bit_top>.
WARNING:Xst:2677 - Node <u5/immediate_11> of sequential type is unconnected in block <cpu_16bit_top>.
WARNING:Xst:2677 - Node <u5/immediate_10> of sequential type is unconnected in block <cpu_16bit_top>.
WARNING:Xst:2677 - Node <u5/immediate_9> of sequential type is unconnected in block <cpu_16bit_top>.
WARNING:Xst:2677 - Node <u5/immediate_8> of sequential type is unconnected in block <cpu_16bit_top>.
WARNING:Xst:2677 - Node <u5/immediate_7> of sequential type is unconnected in block <cpu_16bit_top>.
WARNING:Xst:2677 - Node <u5/immediate_6> of sequential type is unconnected in block <cpu_16bit_top>.
WARNING:Xst:2677 - Node <u5/immediate_5> of sequential type is unconnected in block <cpu_16bit_top>.
WARNING:Xst:2677 - Node <u5/immediate_4> of sequential type is unconnected in block <cpu_16bit_top>.
WARNING:Xst:2677 - Node <u5/immediate_3> of sequential type is unconnected in block <cpu_16bit_top>.
WARNING:Xst:2677 - Node <u5/immediate_2> of sequential type is unconnected in block <cpu_16bit_top>.
WARNING:Xst:2677 - Node <u5/immediate_1> of sequential type is unconnected in block <cpu_16bit_top>.
WARNING:Xst:2677 - Node <u5/immediate_0> of sequential type is unconnected in block <cpu_16bit_top>.
WARNING:Xst:2677 - Node <u5/rega_3> of sequential type is unconnected in block <cpu_16bit_top>.
WARNING:Xst:2677 - Node <u5/rega_2> of sequential type is unconnected in block <cpu_16bit_top>.
WARNING:Xst:2677 - Node <u5/rega_1> of sequential type is unconnected in block <cpu_16bit_top>.
WARNING:Xst:2677 - Node <u5/rega_0> of sequential type is unconnected in block <cpu_16bit_top>.
WARNING:Xst:2677 - Node <u5/RegWrite_2> of sequential type is unconnected in block <cpu_16bit_top>.
WARNING:Xst:2677 - Node <u5/RegWrite_1> of sequential type is unconnected in block <cpu_16bit_top>.
WARNING:Xst:2677 - Node <u5/RegWrite_0> of sequential type is unconnected in block <cpu_16bit_top>.
WARNING:Xst:2677 - Node <u5/ALUOp_3> of sequential type is unconnected in block <cpu_16bit_top>.
WARNING:Xst:2677 - Node <u5/ALUOp_2> of sequential type is unconnected in block <cpu_16bit_top>.
WARNING:Xst:2677 - Node <u5/ALUOp_1> of sequential type is unconnected in block <cpu_16bit_top>.
WARNING:Xst:2677 - Node <u5/ALUOp_0> of sequential type is unconnected in block <cpu_16bit_top>.
WARNING:Xst:2677 - Node <u5/RegDist_2> of sequential type is unconnected in block <cpu_16bit_top>.
WARNING:Xst:2677 - Node <u5/RegDist_1> of sequential type is unconnected in block <cpu_16bit_top>.
WARNING:Xst:2677 - Node <u5/RegDist_0> of sequential type is unconnected in block <cpu_16bit_top>.
WARNING:Xst:2677 - Node <u5/ALUsrc> of sequential type is unconnected in block <cpu_16bit_top>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block cpu_16bit_top, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : cpu_16bit_top.ngr
Top Level Output File Name         : cpu_16bit_top
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 76

Cell Usage :
# BELS                             : 2
#      GND                         : 1
#      VCC                         : 1
# IO Buffers                       : 74
#      OBUF                        : 74
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s1200efg320-5 

 Number of Slices:                        0  out of   8672     0%  
 Number of IOs:                          76
 Number of bonded IOBs:                  74  out of    250    29%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
No clock signals found in this design

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: No path found
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: No path found
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================


Total REAL time to Xst completion: 10.00 secs
Total CPU time to Xst completion: 9.69 secs
 
--> 

Total memory usage is 293588 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  429 (   0 filtered)
Number of infos    :   16 (   0 filtered)

