<h1 id="Design/VerificationStatus03/20/2017-DCE:">DCE:</h1><ul><li>RTL<ul><li>Nothing to report width warning fixes for verilator </li></ul></li><li>Verification<ul><li>Pending<br/><ul><li>Code coverage and Functional coverage ETA  to start 03/27 (week worth of work)</li></ul></li><li>Regression 98% pass rate <ul><li>power management (most likely TB issue)</li><li>No known RTL issues </li></ul></li></ul></li></ul><h1 id="Design/VerificationStatus03/20/2017-CCP:">CCP: </h1><ul><li>RTL<ul><li>unoptflat width fix pending </li></ul></li><li>Verification<ul><li>Muffadal almost done with porting over Oskie assertions. <ul><li>need help understanding Tag bank calculation </li></ul></li><li>Regression 13% pass rate <ul><li>codegen validation issues </li><li>Pass rate fell down after pipe stage changes for timing. this is in debug most likely a sync issue. </li><li>checker race condition </li></ul></li></ul></li></ul><h1 id="Design/VerificationStatus03/20/2017-DMI:">DMI:</h1><ul><li>RTL<ul><li>two open bugs need to debug </li><li>four timing fixes</li><li>FIFO size optimization changes </li></ul></li><li>Verification<ul><li>Checker fixes in progress. </li><li>regression status<ul><li>57% CSR regression pass rate</li><li>82% pass rate only with CCP </li><li>100%pass rate without Hints (with CCP)</li><li>100% with out CCP</li></ul></li><li>in-progress<ul><li>CSR with CCP and single bit error, will run a long random test to make sure nothing is breaking. </li><li>Maintenance and debug ops ETA Today 03/20</li><li>un-correctable errors pending for all cases </li></ul></li><li>Pending<br/><ul><li>power management  (Satya) start ETA 03/23</li><li>Latency and BW testing (Satya)  Start ETA 03/21<ul><li>Cache hit test case (Hint fill then MRD drain)</li><li>Read write test case (DTW allocate and MRD hit)</li></ul></li><li>TT debug  (sugun) ETA 03/23</li><li>Transport &amp; protocol errors</li></ul></li></ul></li></ul><h1 id="Design/VerificationStatus03/20/2017-AIU:">AIU:</h1><ul><li>RTL<br/><ul><li>-55ps Ace-lite scoarboard path</li><li>pending<ul><li>resolve vcs warnings  <a class="external-link" href="https://arterisip.atlassian.net/browse/CONC-2161" rel="nofollow">CONC-2161</a> in progress ETA end of today</li></ul></li></ul></li><li>Verification<br/><ul><li>Regressions 99.5% pass rate<ul><li>isolation case failures   </li></ul></li><li>Code and functional coverage differed to 03/27<ul><li>code coverage; Line 93%; Condition 75%</li><li>functional coverage 73%</li></ul></li></ul></li></ul><h1 id="Design/VerificationStatus03/20/2017-NCB:">NCB:</h1><ul><li>RTL<ul><li>Timing -288ps<ul><li>Fixed write FIFO path</li><li>Identified FLM path need to push the fix in </li><li>Pending<ul><li>UC signal usage needs to be delayed. </li></ul></li></ul></li><li>Today <ul><li>CONC-2943</li><li>CONC-2940</li></ul></li><li>Tomorrow<br/><ul><li>CONC-2877</li><li>CONC-2968</li></ul></li><li>Wednsday will work on protocol error cases </li><li>Mike is looking at<ul><li>CONC - 2953</li><li>CONC - 2888</li><li>CONC - 2976</li></ul></li><li>Performance pending<ul><li>latency increase for non CCP case fix</li><li>Possible chunker fix for write BW (Mike / Parimal)</li></ul></li><li>maintenance op testing <br/><ul><li>flush by address in progress</li></ul></li><li>lint clean up in progress<ul><li>Spyglass</li><li>VCS warnings </li></ul></li></ul><ul><li>Pending <ul><li>Agent response R channel must not be dependent on write allocate partial transactions. (Fill, R channel dependency dead lock?) ETA based on performance testing   </li></ul></li></ul></li><li>Verification<ul><li>87% pass rate (one compile failure, passes when run local)<ul><li>12 open bugs </li><li>1 TB issues </li></ul></li><li>Inprogress ETA 03/23<ul><li>CSR testing<ul><li>error logging</li></ul></li></ul><ul><li>TT debug</li><li>performance test cases<ul><li>75% read 25% write with 60%hit rate (thess all should be knobs)</li></ul></li></ul></li></ul></li></ul><h1 id="Design/VerificationStatus03/20/2017-System">System</h1><ul><li>RTL<br/><ul><li>Hurry signal clean up pending</li><li>Synthesis <ul><li>NCB -288ps violation</li><li>DMI ~213ps violation</li><li>AIU ~55ps violation (this is a scoreboard path)</li><li>DCE clean </li><li>CCP no known violations. </li></ul></li></ul></li><li>Verification<ul><li>All compiles are passing with psys long test </li><li>5 hour run time for max config.</li><li>Regression 80% pass rate 25 test (14 configs)<br/><ul><li>Added imagination configs which are failing with DVM related errors </li><li>couple of  heart-beat failures</li></ul></li><li>fsys   <ul><li>66% pass rate<ul><li>Heart-beat failures</li></ul></li></ul></li><li>Easter egg bring up in progress <ul><li>0% pass rate due to constraint solver issue </li></ul></li><li>checker: <ul><li>Fixed multiple issues  </li></ul></li></ul></li><li>Costumer TB <ul><li>Up and running without checker seeing some hart beat failures </li><li>will add BIST capabilities this week </li></ul></li></ul><h1 id="Design/VerificationStatus03/20/2017-Resiliency">Resiliency</h1><ul><li> RTL<ul><li>nothing to report couple of lint fixes</li></ul></li><li>Verification<ul><li>Nothing to report no open issues </li></ul></li></ul>