Running: C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o F:/lab7_og/tb4_isim_beh.exe -prj F:/lab7_og/tb4_beh.prj work.tb4 work.glbl 
ISim P.49d (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "F:/lab7_og/dff.v" into library work
Analyzing Verilog file "F:/lab7_og/rng.v" into library work
Analyzing Verilog file "F:/lab7_og/tb4.v" into library work
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module dff
Compiling module rng
Compiling module tb4
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 4 Verilog Units
Built simulation executable F:/lab7_og/tb4_isim_beh.exe
Fuse Memory Usage: 28452 KB
Fuse CPU Usage: 327 ms
