<!DOCTYPE html>
<html>
<head>
    <title>全文阅读--XML全文阅读--中国知网</title>
    <link rel="icon" href="/kxreader/favicon.ico" />
    <link rel="shortcut Icon" href="/kxreader/favicon.ico" />
    <meta http-equiv="Content-Type" content="text/html; charset=utf-8" />
    <meta name="keywords" content="文献 XML KBASE CNKI 中国知网" />
    <meta name="description" content="XML文献检索" />
    <link href="/kxreader/Content/css/detail?v=qX2z2KjRAEyQiNfAbKtl7dLnsqFoQ5Jdw3TZfDf0n1k1" rel="stylesheet"/>

    <script type="text/javascript">
        var APPPATH = '/kxreader';
    </script>
</head>

<body>
    
<script type="text/javascript" src="//login.cnki.net/TopLogin/api/loginapi/get?type=top&amp;localCSS=&amp;returnurl=%2f%2fkns.cnki.net%2f%2fKXReader%2fDetail%3fTIMESTAMP%3d637133864009787500%26DBCODE%3dCJFD%26TABLEName%3dCJFDLAST2019%26FileName%3dWXYJ201907001%26RESULT%3d1%26SIGN%3dQufn0AimMxoOFts%252b2dkYM7ZV5MY%253d"></script>

<div id="headerBox" class="header">
    <div class="topbar">
        <div class="textalign">
            <a href="/kxreader/Detail?dbcode=CJFD&amp;filename=WXYJ201907001&amp;align=md">
                <i class="icon-cen active" title="居中对齐"></i>
            </a>
            <a href="/kxreader/Detail?dbcode=CJFD&amp;filename=WXYJ201907001&amp;align=lt">
                <i class="icon-left " title="左对齐"></i>
            </a>
        </div>
        <h6 class="free-tip"><i class="icon"></i>HTML阅读开放试用阶段，欢迎体验！</h6>
    </div>
</div>

    



<div class="btn-link" style="display: none"><a target="_blank" href="/kcms/detail/detail.aspx?dbcode=CJFD&amp;filename=WXYJ201907001&amp;v=MDgzNDJYU1pMRzRIOWpNcUk5RlpZUUtESDg0dlI0VDZqNTRPM3pxcUJ0R0ZyQ1VSTE9lWmVWdUZ5bmhVYnpLTWo=&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bEY4T2FiTmZaMW5CaDlzTGhwUT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">知网节</a></div>

    <div class="main">

        

    <div class="sidebar-a">
        <!--sidebar start-->
        <div class="sidenav">
            <div class="arrow"><span></span></div>
            <!--sidebar_list start-->
            <dl class="sidenav-list">
                    <dt class="tit">目录结构</dt>
                            <dd class="guide">
                                    <p><a href="#1" data-title="1 引言 ">1 引言</a><i></i></p>
                                                            </dd>
                            <dd class="guide">
                                    <p><a href="#4" data-title="2 DDR4PHY的介绍和布图布局规划 ">2 DDR4PHY的介绍和布图布局规划</a><i></i></p>
                                                                    <ul class="contentbox">
                                                <li><a href="#8" data-title="2.1 布图规划">2.1 布图规划</a></li>
                                                <li><a href="#11" data-title="2.2 布局规划">2.2 布局规划</a></li>
                                    </ul>
                            </dd>
                            <dd class="guide">
                                    <p><a href="#21" data-title="3 DDR4PHY的时钟树综合及其优化 ">3 DDR4PHY的时钟树综合及其优化</a><i></i></p>
                                                                    <ul class="contentbox">
                                                <li><a href="#24" data-title="3.1 传统时钟树综合的实现与不足">3.1 传统时钟树综合的实现与不足</a></li>
                                                <li><a href="#28" data-title="3.2 优化目标及多源时钟树结构">3.2 优化目标及多源时钟树结构</a></li>
                                                <li><a href="#33" data-title="3.3 多位缓冲器M2M8的设计与仿真">3.3 多位缓冲器M2M8的设计与仿真</a></li>
                                    </ul>
                            </dd>
                            <dd class="guide">
                                    <p><a href="#43" data-title="4 优化结果与分析 ">4 优化结果与分析</a><i></i></p>
                                                            </dd>
                            <dd class="guide">
                                    <p><a href="#47" data-title="5 结束语 ">5 结束语</a><i></i></p>
                                                            </dd>
                            <dd class="guide">
                                    <p><a href="#" data-title="文内图表 ">文内图表</a><i></i></p>
                                                                    <ul class="contentbox">
                                                <li><a href="#6" data-title="图1 DDR4PHY的结构">图1 DDR4PHY的结构</a></li>
                                                <li><a href="#10" data-title="图2 DDR4PHY的实际布图规划">图2 DDR4PHY的实际布图规划</a></li>
                                                <li><a href="#31" data-title="图3 规划的多源时钟树结构示意图">图3 规划的多源时钟树结构示意图</a></li>
                                                <li><a href="#37" data-title="图4 M2M8的结构示意图">图4 M2M8的结构示意图</a></li>
                                                <li><a href="#38" data-title="图5 定制的缓冲器M2M8的仿真环境">图5 定制的缓冲器M2M8的仿真环境</a></li>
                                                <li><a href="#40" data-title="表1 仿真M2M8使用的工具及其版本号">表1 仿真M2M8使用的工具及其版本号</a></li>
                                                <li><a href="#45" data-title="表2 普通CTS和优化的多源时钟树综合对比">表2 普通CTS和优化的多源时钟树综合对比</a></li>
                                    </ul>
                            </dd>
                                    <dd class="guide">
                                        <h6>
                                            <p><a href="#a_bibliography">参考文献</a> </p>
                                        </h6>
                                    </dd>

            </dl>
        </div>
        <!--sidebar end-->
        &nbsp;
        <!--此处有一空格符 勿删-->
    </div>

                <div class="sidebar-b three-collumn" style="width:0;">
            <div class="refer" style="width: 0;">
                <div class="arrow off" title="参考文献"><span></span></div>
                <div class="js-scrollbox" >
                    
                    <div class="subbox active">
                        <h4>
                            <span class="tit">参考文献</span>
                            <a class="close" href="javascript:void(0)">x</a>
                        </h4>
                        <div class="side-scroller">
                            <ul class="refer-list">
                                <li id="49">


                                    <a id="bibliography_1" title="JEDEC.JESD79-4B.DDR4dram standard[S].USA, JEDEC, 2017." target="_blank"
                                       href="http://scholar.cnki.net/result.aspx?q=JESD79-4B.DDR4dram standard">
                                        <b>[1]</b>
                                        JEDEC.JESD79-4B.DDR4dram standard[S].USA, JEDEC, 2017.
                                    </a>
                                </li>
                                <li id="51">


                                    <a id="bibliography_2" title="SYNOPSYS.DDR4/3PHY for TSMC16FFPGL18Databook[R].CA, USA:Synopsys, 2017." target="_blank"
                                       href="http://scholar.cnki.net/result.aspx?q=DDR4/3PHY for TSMC16FFPGL18Databook">
                                        <b>[2]</b>
                                        SYNOPSYS.DDR4/3PHY for TSMC16FFPGL18Databook[R].CA, USA:Synopsys, 2017.
                                    </a>
                                </li>
                                <li id="53">


                                    <a id="bibliography_3" title="EWETZ, RICKARD, JANARTHANAN Shankarshana, KOH CHENG-KOK.Construction of reconfigurable clock trees for MCMM designs[C]//Proceedings of the 52nd Annual Design Automation Conference.San Francisco, CA, USA:ACM, 2015:1-6." target="_blank"
                                       href="http://scholar.cnki.net/result.aspx?q=Construction of reconfigurable clock trees for MCMM designs">
                                        <b>[3]</b>
                                        EWETZ, RICKARD, JANARTHANAN Shankarshana, KOH CHENG-KOK.Construction of reconfigurable clock trees for MCMM designs[C]//Proceedings of the 52nd Annual Design Automation Conference.San Francisco, CA, USA:ACM, 2015:1-6.
                                    </a>
                                </li>
                                <li id="55">


                                    <a id="bibliography_4" title="SYNOPSYS.IC CompilerⅡ:Block-level Implementation Workshop Student Guide:version 2017.09-SP2[R].CA, USA:Synopsys, 2017." target="_blank"
                                       href="http://scholar.cnki.net/result.aspx?q=IC CompilerⅡ:Block-level Implementation Workshop Student Guide:version 2017.09-SP2">
                                        <b>[4]</b>
                                        SYNOPSYS.IC CompilerⅡ:Block-level Implementation Workshop Student Guide:version 2017.09-SP2[R].CA, USA:Synopsys, 2017.
                                    </a>
                                </li>
                                <li id="57">


                                    <a id="bibliography_5" title="张玲, 王澧.百万门系统级芯片的时钟树设计[J].电子与封装, 2014, 14 (12) :30-35." target="_blank"
                                       href="/kcms/detail/detail.aspx?dbcode=CJFD&amp;filename=DYFZ201412006&amp;v=MTkyMDhIOVhOclk5RllvUUtESDg0dlI0VDZqNTRPM3pxcUJ0R0ZyQ1VSTE9lWmVWdUZ5bmhVYnpLSVRUTmRMRzQ=&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bEY4T2FiTmZaMW5CaDlzTGhwUT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">
                                        <b>[5]</b>
                                        张玲, 王澧.百万门系统级芯片的时钟树设计[J].电子与封装, 2014, 14 (12) :30-35.
                                    </a>
                                </li>
                                <li id="59">


                                    <a id="bibliography_6" title="DONG-JIN LEE, IGOR L Markov.Multilevel tree fusion for robust clock networks[C]//ICCAD.San Jose, CA, USA:IEEE, 2011:632-639." target="_blank"
                                       href="http://scholar.cnki.net/result.aspx?q=Multilevel tree fusion for robust clock networks">
                                        <b>[6]</b>
                                        DONG-JIN LEE, IGOR L Markov.Multilevel tree fusion for robust clock networks[C]//ICCAD.San Jose, CA, USA:IEEE, 2011:632-639.
                                    </a>
                                </li>
                                <li id="61">


                                    <a id="bibliography_7" title="SHMUEL WIMER.Optimal weight allocation in rooted trees[J].Combinatorial Optimization, 2016, 31 (3) :1023-1033." target="_blank"
                                       href="http://scholar.cnki.net/result.aspx?q=Optimal weight allocation in rooted trees">
                                        <b>[7]</b>
                                        SHMUEL WIMER.Optimal weight allocation in rooted trees[J].Combinatorial Optimization, 2016, 31 (3) :1023-1033.
                                    </a>
                                </li>
                                <li id="63">


                                    <a id="bibliography_8" title="KIM J, KIM T.Useful clock skew scheduling using adjustable delay buffers in multi-power mode designs[C]//ASP-DAC.Tokyo, JP:IEEE, 2015:466-471." target="_blank"
                                       href="http://scholar.cnki.net/result.aspx?q=Useful clock skew scheduling using adjustable delay buffers in multi-power mode designs">
                                        <b>[8]</b>
                                        KIM J, KIM T.Useful clock skew scheduling using adjustable delay buffers in multi-power mode designs[C]//ASP-DAC.Tokyo, JP:IEEE, 2015:466-471.
                                    </a>
                                </li>
                                <li id="65">


                                    <a id="bibliography_9" title="LIN M P H, HSU C C, Chen Y C.Clock-tree aware multibit flip flop generation during placement for power optimization[J].IEEE Transactions on ComputerAided Design of Integrated Circuits System, 2015, 34 (2) :280-292." target="_blank"
                                       href="http://scholar.cnki.net/result.aspx?q=Clock-tree aware multibit flip-flop generation during placement for power optimization">
                                        <b>[9]</b>
                                        LIN M P H, HSU C C, Chen Y C.Clock-tree aware multibit flip flop generation during placement for power optimization[J].IEEE Transactions on ComputerAided Design of Integrated Circuits System, 2015, 34 (2) :280-292.
                                    </a>
                                </li>
                                <li id="67">


                                    <a id="bibliography_10" title="HOU W, LIU D, HOP H.Automatic register banking for low-power clock trees[C]//ISQED.San Jose, CA, USA:IEEE, 2009:645-655." target="_blank"
                                       href="http://scholar.cnki.net/result.aspx?q=Automatic register banking for low-power clock trees">
                                        <b>[10]</b>
                                        HOU W, LIU D, HOP H.Automatic register banking for low-power clock trees[C]//ISQED.San Jose, CA, USA:IEEE, 2009:645-655.
                                    </a>
                                </li>
                                <li id="69">


                                    <a id="bibliography_11" title="GUPTA S.LPDDR4X (3732 Mbps) DBI impact on SI/PI and power[C]//IEEE 26th Conference on EPEPS.San Jose, CA, USA:IEEE, 2017:365-368." target="_blank"
                                       href="http://scholar.cnki.net/result.aspx?q=LPDDR4X (3732 Mbps)DBI impact on SI/PI and power">
                                        <b>[11]</b>
                                        GUPTA S.LPDDR4X (3732 Mbps) DBI impact on SI/PI and power[C]//IEEE 26th Conference on EPEPS.San Jose, CA, USA:IEEE, 2017:365-368.
                                    </a>
                                </li>
                            </ul>
                            <div style='display: none;' class="zqscroller" >
                                <h4 class="">附加材料</h4>
                                <ul></ul>
                            </div>
                        </div>
                    </div>
                </div>
            </div>
            &nbsp;
            <!--此处有一空格符 勿删-->
        </div>

        
    <div class="content">



        <!--tips start-->
                            <div class="tips">
                    <a href="http://navi.cnki.net/KNavi/JournalDetail?pcode=CJFD&amp;pykm=WXYJ" target="_blank">微电子学与计算机</a>
                2019,36(07),1-5             </div>
        <!--tips end-->
            <div class="top-title">
                <h1 class="title">
                    <span class="vm">3200 Mbps DDR4 PHY的物理设计优化</span>
                                    </h1>

            </div>
                        <h2>
                                <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=au&amp;skey=%E4%BB%BB%E5%B0%8F%E6%95%8F&amp;code=42157088&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bEY4T2FiTmZaMW5CaDlzTGhwUT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">任小敏</a>
                                <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=au&amp;skey=%E8%8B%8F%E7%9A%86%E7%A3%8A&amp;code=42157089&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bEY4T2FiTmZaMW5CaDlzTGhwUT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">苏皆磊</a>
                                <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=au&amp;skey=%E5%80%AA%E5%93%B2%E5%8B%A4&amp;code=42157090&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bEY4T2FiTmZaMW5CaDlzTGhwUT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">倪哲勤</a>
                                <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=au&amp;skey=%E7%8E%8B%E7%90%B4&amp;code=08538762&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bEY4T2FiTmZaMW5CaDlzTGhwUT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">王琴</a>
                </h2>
                    <h2>
                    <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=in&amp;skey=%E4%B8%8A%E6%B5%B7%E4%BA%A4%E9%80%9A%E5%A4%A7%E5%AD%A6%E7%94%B5%E5%AD%90%E4%BF%A1%E6%81%AF%E4%B8%8E%E7%94%B5%E6%B0%94%E5%B7%A5%E7%A8%8B%E5%AD%A6%E9%99%A2&amp;code=0054402&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bEY4T2FiTmZaMW5CaDlzTGhwUT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">上海交通大学电子信息与电气工程学院</a>
                    <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=in&amp;skey=%E4%B8%96%E8%8A%AF%E7%94%B5%E5%AD%90%E6%9C%89%E9%99%90%E5%85%AC%E5%8F%B8&amp;code=1616023&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bEY4T2FiTmZaMW5CaDlzTGhwUT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">世芯电子有限公司</a>
            </h2>

        
<div class="link">
    <a id="aexport" class="icon icon-output"  onclick="" href="javascript:void(0);"><i></i>导出/参考文献</a>
    
    <span class="shareBoard" onmouseover="$('#sharedet').show();$('#this').addClass('shareBoardCUR')" onmouseout="$('#sharedet').hide();$('#this').removeClass('shareBoardCUR')">
        <a class="icon icon-share" href="#"><i></i>分享<em></em></a>
        <ul class="shareHide" id="sharedet" style="display: none;">
            <li><a title="复制链接" class="copy" onclick="" href="#"><i></i>复制链接</a></li>
            <li><a title="分享到新浪微博" class="xl" onclick="" href="javascript:common.ShareAction('xl');"><i></i>新浪微博</a></li>
            <li>
                <a title="分享到微信" class="wx" onclick="" href="#"><i></i>微信扫一扫</a>
                <div class="qrcode"><img src='' alt='' /></div>
            </li>
        </ul>

    </span>
    
    <a id="RefTrack" title="创建引文跟踪" class="icon icon-track" onclick="" href="javascript:void(0);"> <i></i>创建引文跟踪 </a>
    <a id="ashoucang" title="收藏" class="icon icon-favor" onclick="" href="javascript:void(0);"><i></i>收藏</a>
    <a class="icon icon-print" onclick="window.print();" href="javascript:void(0);"><i></i>打印</a>
    
    <!--版本切换 end-->
</div>
                            <div class="data" id="a_abstract">
                <span class="keys">摘<span style="font-family: 'Times New Roman';">&nbsp;&nbsp;&nbsp;&nbsp;</span>要：</span>
                <p>以一款基于TSMC 16nm FinFET工艺的HPC (High Performance Computing) 芯片中DDR4PHY模块为研究对象, 提出了其物理设计及优化方案, 完成了DDR4PHY的布图规划和布局、时钟树综合与优化和时序收敛分析.布图规划时考虑到宏单元和IO单元的特性再结合面积和时序等性能的优化确定了DDR4PHY的布局形状.时钟树综合时, 对比分析了传统的时钟树综合CTS和优化设计过的多源时钟树综合MSCTS, 设计了针对DDR4PHY模块特点的大型多位缓冲器M2M8, 其驱动距离可以达到1200μm.仿真实验结果表明, 优化后的时钟树结构级数从65级降到19级, 时钟最大延迟最多降低了48.37%, 时钟偏差减少了52.33%, 功耗降低了17.24%, DDR4PHY的各项性能优化结果显著, 达到实验目的.</p>
            </div>
                    <div class="data" id="a_keywords">
                <span class="keys">关键词：</span>
                <p>
                        <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=kw&amp;skey=DDR4PHY&amp;code=&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bEY4T2FiTmZaMW5CaDlzTGhwUT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">DDR4PHY;</a>
                        <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=kw&amp;skey=%E6%97%B6%E9%92%9F%E6%A0%91%E7%BB%BC%E5%90%88&amp;code=&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bEY4T2FiTmZaMW5CaDlzTGhwUT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">时钟树综合;</a>
                        <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=kw&amp;skey=%E5%A4%9A%E6%BA%90%E6%97%B6%E9%92%9F%E6%A0%91%E7%BB%93%E6%9E%84&amp;code=&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bEY4T2FiTmZaMW5CaDlzTGhwUT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">多源时钟树结构;</a>
                        <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=kw&amp;skey=%E5%A4%9A%E4%BD%8D%E7%BC%93%E5%86%B2%E5%99%A8&amp;code=&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bEY4T2FiTmZaMW5CaDlzTGhwUT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">多位缓冲器;</a>
                </p>
            </div>
        
        <!--brief start-->
        
            <div class="brief">
                    <p>
                            <b>作者简介：</b>
                                                        <span>
                                    任小敏 女, (1993-) , 硕士.研究方向为大规模集成电路设计、集成电路物理设计.;
                                </span>
                                <span>
                                    苏皆磊 男, (1982-) , 高级工程师.研究方向为集成电路物理设计.;
                                </span>
                                <span>
                                    倪哲勤 男, (1983-) , 高级工程师.研究方向为集成电路物理设计.;
                                </span>
                                <span>
                                    *王琴 (通讯作者) 女, (1975-) , 副教授.研究方向为大规模集成电路设计、先进集成电路设计方法.E-mail:qinqinwang@sjtu.edu.cn.;
                                </span>
                    </p>
                                    <p><b>收稿日期：</b>2018-10-20</p>

                    <p>

                            <b>基金：</b>
                                                        <span>自然基金号 (61176037);</span>
                    </p>
            </div>
                    <h1>Optimization in physical design of 3 200 Mbps DDR4 PHY</h1>
                    <h2>
                    <span>REN Xiao-min</span>
                    <span>SU Jie-lei</span>
                    <span>NI Zhe-qin</span>
                    <span>WANG Qin</span>
            </h2>
                    <h2>
                    <span>School of Microelectronics, Shanghai Jiao Tong University</span>
                    <span>Alchip Technologies Limited Company</span>
            </h2>
                            <div class="data" id="a_abstractEN">
                <span class="keys">Abstract：</span>
                <p>The physical design and its optimization were proposed for the DDR4 PHY of one High Performance Computing chip based on TSMC 16 nm FinFET process technology, including the floorplan、placement、clock tree synthesis and its optimization and timing closure analysis.Take macros and IO cells combined with area and timing optimization into account to fix the floorplan shape of DDR4 PHY.Compare the typical CTS with optimized MSCTS and analyze their differences when clock tree synthesis.Design multi-bit buffer M2 M8 for DDR4 PHY whose drive distance can be 1200μm.Simulation results show that optimized clock tree structure level decreases from 65 to 19, max clock latency decreases by 48.37%, clock skew decreases by 52.33%, power decreases by 17.24%, the performance optimization results are prominent and achieve the goal of experiment.</p>
            </div>
                    <div class="data" id="a_keywordsEN">
                <span class="keys">Keyword：</span>
                <p>
                        <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=kw&amp;skey=DDR4PHY&amp;code=&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bEY4T2FiTmZaMW5CaDlzTGhwUT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">DDR4PHY;</a>
                        <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=kw&amp;skey=clock%20tree%20synthesis&amp;code=&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bEY4T2FiTmZaMW5CaDlzTGhwUT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">clock tree synthesis;</a>
                        <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=kw&amp;skey=multi-source%20clock%20tree%20structure&amp;code=&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bEY4T2FiTmZaMW5CaDlzTGhwUT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">multi-source clock tree structure;</a>
                        <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=kw&amp;skey=multi-bit%20buffer&amp;code=&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bEY4T2FiTmZaMW5CaDlzTGhwUT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">multi-bit buffer;</a>
                </p>
            </div>
                    <div class="brief">
                
                    <p>
                                            </p>
                                    <p><b>Received：</b> 2018-10-20</p>
                                    <p>
                                            </p>
            </div>


        <!--brief start-->
                        <h3 id="1" name="1" class="anchor-tag">1 引言</h3>
                <div class="p1">
                    <p id="2">目前计算机系统中广泛使用了高传输速率的DDR系列存储器, 在高性能运算芯片中DDR存储接口的设计问题也正在变得越来越重要.</p>
                </div>
                <div class="p1">
                    <p id="3">为了解决DDR在设计方面的大量难题, 业界和学术界联合对DDR PHY接口电路做了深入的研究.本文针对DDR4PHY的物理设计为研究对象, 以解决现有DDR4PHY物理设计中遇到的问题为目标, 实现DDR4PHY的设计指标, 频率800MHz, 最大数据传输速率为3 200Mbps, 提出了切实可行且提升效果显著的优化方案.</p>
                </div>
                <h3 id="4" name="4" class="anchor-tag">2 DDR4PHY的介绍和布图布局规划</h3>
                <div class="p1">
                    <p id="5">DDR4PHY (Physical Layer) 物理层作为通用控制器和外部DDR4SDRAM器件之间的数据接口, 是一个完整的混合信号IP, 其物理设计主要针对四部分宏单元, Dbyte, ACX4, Master和Controller部分.Dbyte即DDR SDRAM data PHY作为外部SDRAM存储器的一个字节数据接口, 负责DQ总线数据的传输和时序.ACX4负责地址和指令总线, DDR4系统中, 12个ACX4需要通过四个独立的队列控制64/72b的通道.MASTER部分包括了PLL, 基准电压源, 热校准, 重置和测试的I/O单元和控制部分.Controller部分则属于DDR4PHY的总控制部分, 控制整个模块的信号传输.DDR4PHY的总体结构<citation id="71" type="reference"><link href="49" rel="bibliography" /><link href="51" rel="bibliography" /><sup>[<a class="sup">1</a>,<a class="sup">2</a>]</sup></citation>如图1所示.</p>
                </div>
                <div class="area_img" id="6">
                                <a class="zoom-in" href="Detail/GetImg?filename=images/WXYJ201907001_00600.jpg&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bEY4T2FiTmZaMW5CaDlzTGhwUT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">
                                    <img alt="图1 DDR4PHY的结构" src="Detail/GetImg?filename=images/WXYJ201907001_00600.jpg&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bEY4T2FiTmZaMW5CaDlzTGhwUT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" />
                                </a>
                                <p class="img_tit">图1 DDR4PHY的结构  <a class="btn-zoomin" href="Detail/GetImg?filename=images/WXYJ201907001_00600.jpg&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bEY4T2FiTmZaMW5CaDlzTGhwUT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!"></a><a class="downimg">&nbsp;&nbsp;下载原图</a></p>
                            <p class="img_tit"></p>

                </div>
                <div class="p1">
                    <p id="7">在物理设计中, 布图规划和布局在芯片设计中占据着重要的地位, 也由此, 芯片设计的物理实现通常简称为布局布线 (place and route) .布图规划 (Floorplan) 是芯片设计最初始的步骤, 其数据的完整性和准确性是进行布图规划的重要保证.布图规划、电源规划和布局往往连续进行, 而且在项目工程中需要根据后续仿真结果分析来进行迭代改进, 因此其合理与否直接关系到芯片的时序收敛、布线通畅、电源稳定及良品率, 一个好的布图可以减少设计迭代, 提高设计的效率和芯片性能.</p>
                </div>
                <h4 class="anchor-tag" id="8" name="8">2.1 布图规划</h4>
                <div class="p1">
                    <p id="9">DDR4PHY通常会设计成L形或者是长条形, 考虑到顶层上和其他模块的契合, 本次设计将采用长条形.DDR4PHY包含22个宏单元, 9个数据PHY即Dbyte、12个地址与控制PHY (Address/Command PHY) 即ACX4和1个包括PLL, 以及监察和调试信号的Master PHY, 还有控制存储器 (Controller Memory) 部分.由于DDR4 PHY是bump导向型 (bump limited) 的模块, 其各个宏单元上带有Bump, 所以在设计时有所限制, 需要考虑对后续封装的影响.布图规划时, 基于其数据流向和工作原理将9个Dbyte均匀放置在两边, 中间放置12个ACX4, 并将Master PHY再放置在12个ACX4PHY中间, 并将控制器部分放在底部的中间.同时, 为了防止Dbyte和ACX4的噪声问题, 需要在Dbyte、ACX4和Master等宏单元上方添加大量去耦电容单元.IO规划方面, 将port部分放在右下角为了与其他模块交流, 而宏单元的pin由于采用Flip chip的设计方法所以pin都放在宏单元上面最后通过Bump向外走线.综上所述, DDR4PHY在ICC2中的实际布图规划如图2所示, 尺寸为7 096*1 411.2 (μm) .</p>
                </div>
                <div class="area_img" id="10">
                                <a class="zoom-in" href="Detail/GetImg?filename=images/WXYJ201907001_01000.jpg&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bEY4T2FiTmZaMW5CaDlzTGhwUT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">
                                    <img alt="图2 DDR4PHY的实际布图规划" src="Detail/GetImg?filename=images/WXYJ201907001_01000.jpg&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bEY4T2FiTmZaMW5CaDlzTGhwUT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" />
                                </a>
                                <p class="img_tit">图2 DDR4PHY的实际布图规划  <a class="btn-zoomin" href="Detail/GetImg?filename=images/WXYJ201907001_01000.jpg&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bEY4T2FiTmZaMW5CaDlzTGhwUT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!"></a><a class="downimg">&nbsp;&nbsp;下载原图</a></p>
                            <p class="img_tit"></p>

                </div>
                <h4 class="anchor-tag" id="11" name="11">2.2 布局规划</h4>
                <div class="p1">
                    <p id="12">DDR4PHY的利用率并不高, 但是模块面积较大, 这就导致标准单元比较分散, 使用EDA工具ICC2自动绕线时往往会产生冗余绕线, 可能会引起建立时间 (setup time) 违例的问题, 影响时序性能.因此在布局之前, 需要分析模块的数据流和标准单元分布, 添加一些相关设置, 使得标准单元布局更加合理, 为后续的时钟树综合和布线提高设计冗余度.首先设置布局的场景为最坏端角<citation id="72" type="reference"><link href="53" rel="bibliography" /><sup>[<a class="sup">3</a>]</sup></citation>场景, 以此为例设置时钟以及数据信号的一些参数<citation id="73" type="reference"><link href="55" rel="bibliography" /><sup>[<a class="sup">4</a>]</sup></citation>如下所示, </p>
                </div>
                <div class="area_img" id="13">
                            <div class="imgformula">
                                <img class="pFormula" alt="" src="Detail/GetImg?filename=images/WXYJ201907001_01300.jpg&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bEY4T2FiTmZaMW5CaDlzTGhwUT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">
                                <p class="formula_seq"></p>
                            </div>

                </div>
                <div class="p1">
                    <p id="14">通过脚本编辑控制命令来设置soft和partial blockage来控制标准单元布局时的密度, 使得标准单元密度控制在60%以防止拥塞发生.同时添加针对各个宏单元的bound来使DDR4PHY的标准单元 (standard cell) 的分布聚集于各个宏单元, 如Dbyte和ACX4附近, 以便于后续进行时钟树综合和绕线及其优化.还可以使用门控时钟单元ICG来进行优化, 降低动态功耗, 使用的命令<citation id="74" type="reference"><link href="55" rel="bibliography" /><sup>[<a class="sup">4</a>]</sup></citation>如下.</p>
                </div>
                <div class="area_img" id="15">
                            <div class="imgformula">
                                <img class="pFormula" alt="" src="Detail/GetImg?filename=images/WXYJ201907001_01500.jpg&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bEY4T2FiTmZaMW5CaDlzTGhwUT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">
                                <p class="formula_seq"></p>
                            </div>

                </div>
                <div class="p1">
                    <p id="16">在布局优化阶段通过打开CCD (Concurrent Clock Data) 来提高优化效率, 减少设计迭代次数.</p>
                </div>
                <div class="area_img" id="17">
                            <div class="imgformula">
                                <img class="pFormula" alt="" src="Detail/GetImg?filename=images/WXYJ201907001_01700.jpg&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bEY4T2FiTmZaMW5CaDlzTGhwUT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">
                                <p class="formula_seq"></p>
                            </div>

                </div>
                <div class="p1">
                    <p id="18">控制低阈值电压单元的比例以减少静态功耗, 降低设计的整体功耗</p>
                </div>
                <div class="area_img" id="19">
                            <div class="imgformula">
                                <img class="pFormula" alt="" src="Detail/GetImg?filename=images/WXYJ201907001_01900.jpg&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bEY4T2FiTmZaMW5CaDlzTGhwUT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">
                                <p class="formula_seq"></p>
                            </div>

                </div>
                <div class="p1">
                    <p id="20">综上, 通过以上步骤, 就实现了DDR4PHY的物理设计中的布图布局.</p>
                </div>
                <h3 id="21" name="21" class="anchor-tag">3 DDR4PHY的时钟树综合及其优化</h3>
                <div class="p1">
                    <p id="22">DDR4PHY中有大量宏单元和IO单元, 且时钟结构复杂, 在对其进行时钟树综合之前进行分析规划有利于提高后续时序验证和收敛的效率.DDR4PHY中时钟信号众多, 其中作为PHY的初始任务模式时钟输入的DfiClk由外部产生, 也是DDR4PHY时钟树设计中最关键的时钟信号.在任务模式下DfiClk频率范围在166MHz到800MHz之间, 供给PHY的时钟DfiClk的频率为存储器时钟 (MEMCLK) 频率的二分之一, 也等于数据传输速率的四分之一.DfiClk以VDD作为单端, 全CMOS级输入.在PHY中, DfiClk用于MASTER PHY中PLL的参照, 本文将以DfiClk时钟信号作为目标来进行时钟树优化.</p>
                </div>
                <div class="p1">
                    <p id="23">DDR4PHY的DfiClk时钟结构的设计难点在于模块面积大, 时钟需要驱动的时序逻辑单元数量多<citation id="75" type="reference"><link href="57" rel="bibliography" /><sup>[<a class="sup">5</a>]</sup></citation>, 若时钟树结构规划的不合理会带来很大的时钟偏差和时钟延迟问题.</p>
                </div>
                <h4 class="anchor-tag" id="24" name="24">3.1 传统时钟树综合的实现与不足</h4>
                <div class="p1">
                    <p id="25">传统的EDA工具生成时钟树结构的流程如下, 采用EDA公司synopsys的布局布线工具ICC2来进行时钟树综合, 准备好库文件并且设置好相关参数, 采用参考的时钟树综合模式, 使用如下命令<citation id="76" type="reference"><link href="55" rel="bibliography" /><sup>[<a class="sup">4</a>]</sup></citation>定义时钟负载最大扇出为32, 驱动最大线长为150μm.</p>
                </div>
                <div class="area_img" id="26">
                            <div class="imgformula">
                                <img class="pFormula" alt="" src="Detail/GetImg?filename=images/WXYJ201907001_02600.jpg&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bEY4T2FiTmZaMW5CaDlzTGhwUT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">
                                <p class="formula_seq"></p>
                            </div>

                </div>
                <div class="p1">
                    <p id="27">同时对时钟信号的绕线规则和时钟优化努力等等参数作出定义.采用这种方式的优点是实现速度快, 通用性高, 有大量项目的成功流片验证了其可靠性.然而, 其迭代次数多, 且初始结果的时序性能并不理想.针对DDR4PHY这个模块来分析产生这种问题的原因, 即由于模块呈长条形, 水平和垂直绕线资源不够均衡, 且逻辑分布不均匀, 时钟驱动负载很多, 导致信号路径很长.EDA工具为了完成设计目标会自动添加很多缓冲器来增加驱动力, 导致缓冲器级数很多, 级数最多的路径缓冲器达到65级之多, 且最大时钟信号延迟达到了1.089 4ns之多, 时钟偏差也达到了0.589 4ns, 远远达不到流片标准.</p>
                </div>
                <h4 class="anchor-tag" id="28" name="28">3.2 优化目标及多源时钟树结构</h4>
                <div class="p1">
                    <p id="29">为了解决传统的时钟树综合实现DDR4PHY的时钟树时带来的缓冲器级数多, 时钟负载多, 时钟延迟大, 时钟偏差大的问题.现采用优化的时钟树结构来进行时钟树综合即MSCTS (Multi-Source CTS) .首先, 在布局阶段, 采用合并触发器的方式构成Multi-bit FlipFlop, 这样可以有效减少Sink点即时钟信号的负载<citation id="77" type="reference"><link href="57" rel="bibliography" /><sup>[<a class="sup">5</a>]</sup></citation>.再则, 重新规划时钟树的结构, 通过分析DDR4PHY的数据流和结构特点, 提出了规划的多源时钟树结构.</p>
                </div>
                <div class="p1">
                    <p id="30">这种时钟树结构需要通过手动规划时钟树和工具自动生成时钟树两种方式相结合的实现方式来完成模块的时钟树综合<citation id="78" type="reference"><link href="59" rel="bibliography" /><link href="61" rel="bibliography" /><sup>[<a class="sup">6</a>,<a class="sup">7</a>]</sup></citation>.根据DDR4PHY规划的形状面积, 将时钟信号源点 (source) 确定在模块的中心位置.芯片的时钟信号DfiClk由时钟端口 (port) 进入, 经过缓冲器推动到DDR4PHY的几何中心以作多源时钟树的父节点.以此源点为父节点, 向上下两个方向分布时钟树的子节点, 分别用于驱动Dbyte、ACX4、Master宏单元和控制存储器 (Controller Memory) 部分.由于DDR4PHY模块成长条形, 长约7 000μm, 在水平方向上大体等分成三部分, Dbyte0～3和Dbyte8作一组, 12个ACX4和Master作一组, Dbyte4～7作一组.从DfiClk时钟信号父节点向下分布三个一级时钟源点, 分别驱动上文所列三组宏单元.根据宏单元的分组和数据流, Dbyte、ACX4和Master各自需要至少一个二级源点驱动, 由于Dbyte模块面积较大需要更多的时钟驱动力, 因此Dbyte部分需添加两个二级源点.至此, 多源时钟树的结构大体确立.三级源点由于时钟负载的时序逻辑分布复杂, 就不根据几何距离等分来作三级源点, 而是根据数据流和标准单元的分布自动确立三级源点, 同理适用于控制存储器部分.由于时钟信号通过一级源点和二级源点向下级传输的距离较长且源点和源点之间的距离较远, 每个源点后面所连负载数量众多, 所以为了时钟信号可以稳定传输并有力推动下一级负载, 将设计大驱动力的缓冲器M2M8放在一级源点和二级源点的位置来完成多源时钟树的结构.综上所述, DDR4PHY的多源时钟树结构示意如图3所示.</p>
                </div>
                <div class="area_img" id="31">
                                <a class="zoom-in" href="Detail/GetImg?filename=images/WXYJ201907001_03100.jpg&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bEY4T2FiTmZaMW5CaDlzTGhwUT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">
                                    <img alt="图3 规划的多源时钟树结构示意图" src="Detail/GetImg?filename=images/WXYJ201907001_03100.jpg&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bEY4T2FiTmZaMW5CaDlzTGhwUT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" />
                                </a>
                                <p class="img_tit">图3 规划的多源时钟树结构示意图  <a class="btn-zoomin" href="Detail/GetImg?filename=images/WXYJ201907001_03100.jpg&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bEY4T2FiTmZaMW5CaDlzTGhwUT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!"></a><a class="downimg">&nbsp;&nbsp;下载原图</a></p>
                            <p class="img_tit"></p>

                </div>
                <div class="p1">
                    <p id="32">实验结果表明, 通过这种多源时钟树的结构可以有效提高时钟信号传输的共同路径 (common path) , 以降低时钟延迟和OCV (On Chip Variation) .</p>
                </div>
                <h4 class="anchor-tag" id="33" name="33">3.3 多位缓冲器M2M8的设计与仿真</h4>
                <div class="p1">
                    <p id="34">在实现上文中提出的多源时钟树结构时, 采用了多位缓冲器 (Multibit Buffer) M2M8来解决原本缓冲器推动力不够导致工具为了满足完成设计目标添加多级缓冲器的问题.为了时钟信号远距离的稳定传输, 采用M2M8令时钟信号传输更稳定地到达末端时序逻辑单元.</p>
                </div>
                <div class="p1">
                    <p id="35">多位缓冲器M2M8使用10个一位 (Single Bit) 缓冲器, 其结构示意图如图4.M2M8采用两个并联缓冲器来推动八个并联缓冲器的结构, 输入信号从两个并联缓冲器的输入端同时输入, 再由后一级八个并联缓冲器的输出端同时输出, 以达到有效增大信号驱动力的目的.</p>
                </div>
                <div class="p1">
                    <p id="36">为了得到这种定制的缓冲器M2M8的时序等性能参数需要通过一系列工具来进行仿真分析.首先在ICC2中将10个一位缓冲器按照结构图来完成其布局布线.在仿真其时序特性时, 需要将多个M2M8串联起来形成缓冲器链, 以一个包括AP和电源地的模块作为仿真环境, 环境搭建如图5所示.</p>
                </div>
                <div class="area_img" id="37">
                                <a class="zoom-in" href="Detail/GetImg?filename=images/WXYJ201907001_03700.jpg&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bEY4T2FiTmZaMW5CaDlzTGhwUT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">
                                    <img alt="图4 M2M8的结构示意图" src="Detail/GetImg?filename=images/WXYJ201907001_03700.jpg&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bEY4T2FiTmZaMW5CaDlzTGhwUT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" />
                                </a>
                                <p class="img_tit">图4 M2M8的结构示意图  <a class="btn-zoomin" href="Detail/GetImg?filename=images/WXYJ201907001_03700.jpg&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bEY4T2FiTmZaMW5CaDlzTGhwUT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!"></a><a class="downimg">&nbsp;&nbsp;下载原图</a></p>
                            <p class="img_tit"></p>

                </div>
                <div class="area_img" id="38">
                                <a class="zoom-in" href="Detail/GetImg?filename=images/WXYJ201907001_03800.jpg&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bEY4T2FiTmZaMW5CaDlzTGhwUT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">
                                    <img alt="图5 定制的缓冲器M2M8的仿真环境" src="Detail/GetImg?filename=images/WXYJ201907001_03800.jpg&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bEY4T2FiTmZaMW5CaDlzTGhwUT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" />
                                </a>
                                <p class="img_tit">图5 定制的缓冲器M2M8的仿真环境  <a class="btn-zoomin" href="Detail/GetImg?filename=images/WXYJ201907001_03800.jpg&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bEY4T2FiTmZaMW5CaDlzTGhwUT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!"></a><a class="downimg">&nbsp;&nbsp;下载原图</a></p>
                            <p class="img_tit"></p>

                </div>
                <div class="p1">
                    <p id="39">仿真环境搭建并且运行完成以后, 接下来进行寄生参数抽取.使用寄生参数抽取工具StarRC, 抽取M2M8缓冲器链的RC特性, 将RC特性参数反标到检查时序性能的工具Prime Time中, 将时序分析场景设置成最坏端角情况wcz＿cworst＿ccworst＿t＿0c, 仿真其在最坏场景下的时序特性.并使用Hspice作电路特性分析.各个阶段使用的工具和版本号如表1所示.</p>
                </div>
                <div class="area_img" id="40">
                                            <p class="img_tit">
                                                表1 仿真M2M8使用的工具及其版本号
                                                
                                                &nbsp;&nbsp;
                                                <a class="btn-zoomin" href="Detail/GetImg?filename=images/WXYJ201907001_04000.jpg&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bEY4T2FiTmZaMW5CaDlzTGhwUT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!"></a>
                                                <a class="table downimg" data-tablename="Detail/GetImg?filename=images/WXYJ201907001_04000.jpg&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bEY4T2FiTmZaMW5CaDlzTGhwUT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">下载原表</a>
                                            </p>
                                    <a class="zoom-in" href="Detail/GetImg?filename=images/WXYJ201907001_04000.jpg&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bEY4T2FiTmZaMW5CaDlzTGhwUT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">
                                        <img alt="表1 仿真M2M8使用的工具及其版本号" src="Detail/GetImg?filename=images/WXYJ201907001_04000.jpg&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bEY4T2FiTmZaMW5CaDlzTGhwUT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" />
                                    </a>

                </div>
                <div class="p1">
                    <p id="41">分析最终仿真结果可得M2M8的标准驱动距离为1 200μm, 可以满足DDR4PHY所需的多源时钟树结构的需求.</p>
                </div>
                <div class="p1">
                    <p id="42">综上, 在多源时钟树结构的一级源点和二级源点处插入多位缓冲器M2M8可以有效解决时钟信号驱动力不够的情况, 并最终减少时钟树所需要的总的缓冲器个数<citation id="79" type="reference"><link href="63" rel="bibliography" /><sup>[<a class="sup">8</a>]</sup></citation>, 大大减少时钟树级数并带来时序性能的优化和功耗的降低.</p>
                </div>
                <h3 id="43" name="43" class="anchor-tag">4 优化结果与分析</h3>
                <div class="p1">
                    <p id="44">通过EDA工具分析经过了布局优化即采用合并触发器减少时钟负载和采用多源时钟树结构以后, 时钟树结构优化前后对比结果如表2.</p>
                </div>
                <div class="area_img" id="45">
                                            <p class="img_tit">
                                                表2 普通CTS和优化的多源时钟树综合对比
                                                
                                                &nbsp;&nbsp;
                                                <a class="btn-zoomin" href="Detail/GetImg?filename=images/WXYJ201907001_04500.jpg&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bEY4T2FiTmZaMW5CaDlzTGhwUT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!"></a>
                                                <a class="table downimg" data-tablename="Detail/GetImg?filename=images/WXYJ201907001_04500.jpg&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bEY4T2FiTmZaMW5CaDlzTGhwUT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">下载原表</a>
                                            </p>
                                    <a class="zoom-in" href="Detail/GetImg?filename=images/WXYJ201907001_04500.jpg&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bEY4T2FiTmZaMW5CaDlzTGhwUT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">
                                        <img alt="表2 普通CTS和优化的多源时钟树综合对比" src="Detail/GetImg?filename=images/WXYJ201907001_04500.jpg&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bEY4T2FiTmZaMW5CaDlzTGhwUT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" />
                                    </a>

                </div>
                <div class="p1">
                    <p id="46">分析结果可得, 采用合并触发器的方式可以大大减少sink点即时钟树的负载, 但是合并大量触发器又会带来时序上的影响, 所以再做完Multibit FlipFlop合并以后<citation id="80" type="reference"><link href="65" rel="bibliography" /><sup>[<a class="sup">9</a>]</sup></citation>, 考虑到整体的时序性能, 对一些有较大的时序违例的合并触发器通过分开split来进行优化时序<citation id="81" type="reference"><link href="67" rel="bibliography" /><sup>[<a class="sup">10</a>]</sup></citation>.最后确定sink点数量在76 127时可以达到最优的结果.再加上优化的多源时钟树结构的时钟树综合方式, 令时钟树级数从冗余的65级降到19级, 这大大降低了时钟延迟和时钟偏差, 最大延迟和最小延迟分别有了48.37%和43.77%的提高, 时钟偏差也降低了52.33%.实验结果表明, 时钟树综合中的缓冲器数量从4 053减少到3 030, 这说明, 虽然多位缓冲器M2M8集合了多个缓冲器, 但是通过驱动力的大幅提升和合理布局却是可以减少设计总共需要的缓冲器数量的.除了时序方面的性能提升, DDR4PHY的功耗也从0.789w降到了0.653w, 降低了17.24%, 达到了低功耗设计<citation id="82" type="reference"><link href="69" rel="bibliography" /><sup>[<a class="sup">11</a>]</sup></citation>.综上, 本次针对DDR4PHY的时钟树结构的优化成果显著.</p>
                </div>
                <h3 id="47" name="47" class="anchor-tag">5 结束语</h3>
                <div class="p1">
                    <p id="48">本文阐述了某高性能计算芯片中DDR4PHY模块的物理设计优化方案.在布局阶段采用合并触发器形成多位触发器 (Multibit FlipFlop) 的方式减少时钟树负载;在时钟树综合阶段, 使用手动规划的多源时钟树结构代替传统的工具自动生成的时钟树结构, 来降低时钟树级数以减少时钟偏差和时钟延迟.同时, 定制设计了多位缓冲器M2M8以解决一般缓冲器驱动力不足的问题, 最终可以减少设计整体使用的缓冲器个数, 同时在模块的时序和功耗方面得到优化.</p>
                </div>

        <!--brief end-->
        
        <!--conten left  end-->
        <!--增强附件-->
        

        <!--reference start-->
            <div class="reference anchor-tag" id="a_bibliography">
                    <h3>参考文献</h3>
                                        <p id="49">
                            <a id="bibliography_1" target="_blank" href="http://scholar.cnki.net/result.aspx?q=JESD79-4B.DDR4dram standard">

                                <b>[1]</b>JEDEC.JESD79-4B.DDR4dram standard[S].USA, JEDEC, 2017.
                            </a>
                        </p>
                        <p id="51">
                            <a id="bibliography_2" target="_blank" href="http://scholar.cnki.net/result.aspx?q=DDR4/3PHY for TSMC16FFPGL18Databook">

                                <b>[2]</b>SYNOPSYS.DDR4/3PHY for TSMC16FFPGL18Databook[R].CA, USA:Synopsys, 2017.
                            </a>
                        </p>
                        <p id="53">
                            <a id="bibliography_3" target="_blank" href="http://scholar.cnki.net/result.aspx?q=Construction of reconfigurable clock trees for MCMM designs">

                                <b>[3]</b>EWETZ, RICKARD, JANARTHANAN Shankarshana, KOH CHENG-KOK.Construction of reconfigurable clock trees for MCMM designs[C]//Proceedings of the 52nd Annual Design Automation Conference.San Francisco, CA, USA:ACM, 2015:1-6.
                            </a>
                        </p>
                        <p id="55">
                            <a id="bibliography_4" target="_blank" href="http://scholar.cnki.net/result.aspx?q=IC CompilerⅡ:Block-level Implementation Workshop Student Guide:version 2017.09-SP2">

                                <b>[4]</b>SYNOPSYS.IC CompilerⅡ:Block-level Implementation Workshop Student Guide:version 2017.09-SP2[R].CA, USA:Synopsys, 2017.
                            </a>
                        </p>
                        <p id="57">
                            <a id="bibliography_5" target="_blank" href="/kcms/detail/detail.aspx?dbcode=CJFD&amp;filename=DYFZ201412006&amp;v=MzE3NDNOZExHNEg5WE5yWTlGWW9RS0RIODR2UjRUNmo1NE8zenFxQnRHRnJDVVJMT2VaZVZ1RnluaFViektJVFQ=&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bEY4T2FiTmZaMW5CaDlzTGhwUT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">

                                <b>[5]</b>张玲, 王澧.百万门系统级芯片的时钟树设计[J].电子与封装, 2014, 14 (12) :30-35.
                            </a>
                        </p>
                        <p id="59">
                            <a id="bibliography_6" target="_blank" href="http://scholar.cnki.net/result.aspx?q=Multilevel tree fusion for robust clock networks">

                                <b>[6]</b>DONG-JIN LEE, IGOR L Markov.Multilevel tree fusion for robust clock networks[C]//ICCAD.San Jose, CA, USA:IEEE, 2011:632-639.
                            </a>
                        </p>
                        <p id="61">
                            <a id="bibliography_7" target="_blank" href="http://scholar.cnki.net/result.aspx?q=Optimal weight allocation in rooted trees">

                                <b>[7]</b>SHMUEL WIMER.Optimal weight allocation in rooted trees[J].Combinatorial Optimization, 2016, 31 (3) :1023-1033.
                            </a>
                        </p>
                        <p id="63">
                            <a id="bibliography_8" target="_blank" href="http://scholar.cnki.net/result.aspx?q=Useful clock skew scheduling using adjustable delay buffers in multi-power mode designs">

                                <b>[8]</b>KIM J, KIM T.Useful clock skew scheduling using adjustable delay buffers in multi-power mode designs[C]//ASP-DAC.Tokyo, JP:IEEE, 2015:466-471.
                            </a>
                        </p>
                        <p id="65">
                            <a id="bibliography_9" target="_blank" href="http://scholar.cnki.net/result.aspx?q=Clock-tree aware multibit flip-flop generation during placement for power optimization">

                                <b>[9]</b>LIN M P H, HSU C C, Chen Y C.Clock-tree aware multibit flip flop generation during placement for power optimization[J].IEEE Transactions on ComputerAided Design of Integrated Circuits System, 2015, 34 (2) :280-292.
                            </a>
                        </p>
                        <p id="67">
                            <a id="bibliography_10" target="_blank" href="http://scholar.cnki.net/result.aspx?q=Automatic register banking for low-power clock trees">

                                <b>[10]</b>HOU W, LIU D, HOP H.Automatic register banking for low-power clock trees[C]//ISQED.San Jose, CA, USA:IEEE, 2009:645-655.
                            </a>
                        </p>
                        <p id="69">
                            <a id="bibliography_11" target="_blank" href="http://scholar.cnki.net/result.aspx?q=LPDDR4X (3732 Mbps)DBI impact on SI/PI and power">

                                <b>[11]</b>GUPTA S.LPDDR4X (3732 Mbps) DBI impact on SI/PI and power[C]//IEEE 26th Conference on EPEPS.San Jose, CA, USA:IEEE, 2017:365-368.
                            </a>
                        </p>
            </div>
        <!--reference end-->
        <!--footnote start-->
        <!--footnote end-->



    </div>

        <input id="fileid" type="hidden" value="WXYJ201907001" />
        <input id="dpi" type="hidden" value="300" />
    </div>

<script>
var _hmt = _hmt || [];
(function() {
  var hm = document.createElement("script");
  hm.src = "https://hm.baidu.com/hm.js?6e967eb120601ea41b9d312166416aa6";
  var s = document.getElementsByTagName("script")[0];
  s.parentNode.insertBefore(hm, s);
})();
</script>

    


<input id="hid_uid" name="hid_uid" type="hidden" value="WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bEY4T2FiTmZaMW5CaDlzTGhwUT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" />
<input id="hid_kLogin_headerUrl" name="hid_kLogin_headerUrl" type="hidden" value="/KLogin/Request/GetKHeader.ashx%3Fcallback%3D%3F" />
<input id="hid_kLogin_footerUrl" name="hid_kLogin_footerUrl" type="hidden" value="/KLogin/Request/GetKFooter.ashx%3Fcallback%3D%3F" />
<div class="btn-link" style="display: none"><a target="_blank" href="/kcms/detail/detail.aspx?dbcode=CJFD&amp;filename=WXYJ201907001&amp;v=MDgzNDJYU1pMRzRIOWpNcUk5RlpZUUtESDg0dlI0VDZqNTRPM3pxcUJ0R0ZyQ1VSTE9lWmVWdUZ5bmhVYnpLTWo=&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bEY4T2FiTmZaMW5CaDlzTGhwUT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">知网节</a></div>
<div class="popflow" id="popupTips" style="display: none;">
    <div class="popflowArr"></div>
    <div class="popflowCot">
        <div class="hd"><a href="javascript:void(0);" onclick="$('#popupTips').hide();$('#popupmsg').html('')" class="close">X</a></div>
        <div class="bd">
            <p class="mes" id="popupmsg" name="popupmsg"></p>
          
        </div>
    </div>
</div>
<input type="hidden" id="myexport" value="//kns.cnki.net" />

<input type="hidden" id="KPCAPIPATH" value="//ishufang.cnki.net" />
<input type="hidden" id="CitedTimes" value="" />
<div class="link" id="GLSearch" style="display: none;">
    <i class="icon-trangle"></i>
    <div class="inner">
        <a class="icon" id="copytext">复制</a>
        <a class="icon" target="_blank" onclick="searchCRFD(this)">工具书搜索</a>
    </div>
</div>




<input id="hidVirtualPath" name="hidVirtualPath" type="hidden" value="/kxreader" />
<script src="/kxreader/bundles/detail?v=-ULdk-c6FkZHtJA2KAXPgHnyA8mtgyPnBde_C2VZ2BY1"></script>

<script src="/kxreader/Scripts/layer.min.js" type="text/javascript"></script>

<div id="footerBox" class="rootw footer">
</div>
<script>
    if (typeof FlushLogin == 'function') {
        FlushLogin();
    }
    modifyEcpHeader(true);
</script>

<!--图片放大功能 start-->
<script src="/kxreader/bundles/imagebox?v=W4phPu9SNkGcuPeJclikuVE3PpRyIW_gnfjm_19nynI1"></script>

<script type="text/javascript">
    $(function () {
        var j = $.noConflict();
        j(function () {
            j(".zoom-in,.btn-zoomin").imgbox({
                'alignment': 'center',
                'allowMultiple': false,
                'overlayShow': true
            });
        })
    });
</script>
<!--图片放大功能 end-->
<div class="fixedbar">
    <div class="backtop hiddenV" id="backtop">
        <a id="backTopSide" href="javascript:scroll(0,0);" title=""></a>
    </div>
</div>
<script type="text/javascript" src="/kxreader/Scripts/MathJax-2.6-latest/MathJax.js?config=MML_HTMLorMML-full"></script>

</body>
</html>
