digraph "CFG for '_Z21devInverseReindexInt3iP15HIP_vector_typeIiLj3EES1_Piii' function" {
	label="CFG for '_Z21devInverseReindexInt3iP15HIP_vector_typeIiLj3EES1_Piii' function";

	Node0x61bb7d0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#a1c0ff70",label="{%6:\l  %7 = icmp eq i32 %5, 0\l  br i1 %7, label %22, label %8\l|{<s0>T|<s1>F}}"];
	Node0x61bb7d0:s0 -> Node0x61ba260;
	Node0x61bb7d0:s1 -> Node0x61bbe70;
	Node0x61bbe70 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#8fb1fe70",label="{%8:\l8:                                                \l  %9 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %10 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %11 = getelementptr i8, i8 addrspace(4)* %10, i64 4\l  %12 = bitcast i8 addrspace(4)* %11 to i16 addrspace(4)*\l  %13 = load i16, i16 addrspace(4)* %12, align 4, !range !4, !invariant.load !5\l  %14 = zext i16 %13 to i32\l  %15 = getelementptr inbounds i8, i8 addrspace(4)* %10, i64 12\l  %16 = bitcast i8 addrspace(4)* %15 to i32 addrspace(4)*\l  %17 = load i32, i32 addrspace(4)* %16, align 4, !tbaa !6\l  %18 = mul i32 %9, %14\l  %19 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !15\l  %20 = add i32 %18, %19\l  %21 = icmp slt i32 %20, %0\l  br label %23\l}"];
	Node0x61bbe70 -> Node0x61bdba0;
	Node0x61ba260 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#a1c0ff70",label="{%22:\l22:                                               \l  ret void\l}"];
	Node0x61bdba0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7b99e70",label="{%23:\l23:                                               \l  %24 = phi i32 [ 0, %8 ], [ %58, %57 ]\l  br i1 %21, label %25, label %57\l|{<s0>T|<s1>F}}"];
	Node0x61bdba0:s0 -> Node0x61bddf0;
	Node0x61bdba0:s1 -> Node0x61bdcf0;
	Node0x61bddf0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#efcebd70",label="{%25:\l25:                                               \l  %26 = mul i32 %24, %4\l  %27 = udiv i32 %17, %14\l  %28 = mul i32 %27, %14\l  %29 = icmp ugt i32 %17, %28\l  %30 = zext i1 %29 to i32\l  %31 = add i32 %27, %30\l  %32 = mul i32 %31, %14\l  br label %33\l}"];
	Node0x61bddf0 -> Node0x61bd420;
	Node0x61bd420 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%33:\l33:                                               \l  %34 = phi i32 [ %20, %25 ], [ %55, %33 ]\l  %35 = add i32 %34, %26\l  %36 = zext i32 %35 to i64\l  %37 = getelementptr inbounds %struct.HIP_vector_type,\l... %struct.HIP_vector_type addrspace(1)* %2, i64 %36, i32 0, i32 0, i32 0, i32\l... 0, i64 0\l  %38 = load i32, i32 addrspace(1)* %37, align 4, !tbaa !16\l  %39 = sext i32 %38 to i64\l  %40 = getelementptr inbounds i32, i32 addrspace(1)* %3, i64 %39\l  %41 = load i32, i32 addrspace(1)* %40, align 4, !tbaa !19\l  %42 = getelementptr inbounds %struct.HIP_vector_type,\l... %struct.HIP_vector_type addrspace(1)* %1, i64 %36, i32 0, i32 0, i32 0, i32\l... 0, i64 0\l  store i32 %41, i32 addrspace(1)* %42, align 4, !tbaa !16\l  %43 = getelementptr inbounds %struct.HIP_vector_type,\l... %struct.HIP_vector_type addrspace(1)* %2, i64 %36, i32 0, i32 0, i32 0, i32\l... 0, i64 1\l  %44 = load i32, i32 addrspace(1)* %43, align 4, !tbaa !16\l  %45 = sext i32 %44 to i64\l  %46 = getelementptr inbounds i32, i32 addrspace(1)* %3, i64 %45\l  %47 = load i32, i32 addrspace(1)* %46, align 4, !tbaa !19\l  %48 = getelementptr inbounds %struct.HIP_vector_type,\l... %struct.HIP_vector_type addrspace(1)* %1, i64 %36, i32 0, i32 0, i32 0, i32\l... 0, i64 1\l  store i32 %47, i32 addrspace(1)* %48, align 4, !tbaa !16\l  %49 = getelementptr inbounds %struct.HIP_vector_type,\l... %struct.HIP_vector_type addrspace(1)* %2, i64 %36, i32 0, i32 0, i32 0, i32\l... 0, i64 2\l  %50 = load i32, i32 addrspace(1)* %49, align 4, !tbaa !16\l  %51 = sext i32 %50 to i64\l  %52 = getelementptr inbounds i32, i32 addrspace(1)* %3, i64 %51\l  %53 = load i32, i32 addrspace(1)* %52, align 4, !tbaa !19\l  %54 = getelementptr inbounds %struct.HIP_vector_type,\l... %struct.HIP_vector_type addrspace(1)* %1, i64 %36, i32 0, i32 0, i32 0, i32\l... 0, i64 2\l  store i32 %53, i32 addrspace(1)* %54, align 4, !tbaa !16\l  %55 = add i32 %32, %34\l  %56 = icmp slt i32 %55, %0\l  br i1 %56, label %33, label %57, !llvm.loop !21\l|{<s0>T|<s1>F}}"];
	Node0x61bd420:s0 -> Node0x61bd420;
	Node0x61bd420:s1 -> Node0x61bdcf0;
	Node0x61bdcf0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7b99e70",label="{%57:\l57:                                               \l  %58 = add nuw i32 %24, 1\l  %59 = icmp eq i32 %58, %5\l  br i1 %59, label %22, label %23, !llvm.loop !23\l|{<s0>T|<s1>F}}"];
	Node0x61bdcf0:s0 -> Node0x61ba260;
	Node0x61bdcf0:s1 -> Node0x61bdba0;
}
