{
    "cycles_program_begin": 6709143322833295,
    "CompileProcesses": [
        "cgproc.885.json"
    ],
    "perf": [
        [
            0.14142990112304688,
            0.025961000000000001,
            0.021153000000000002,
            264764,
            265432,
            1626745963.3367219,
            6709143863344187,
            "doParsingAndDesignResolution",
            "entry"
        ],
        [
            0.15706396102905273,
            0.037645999999999999,
            0.025097000000000001,
            266464,
            267112,
            1626745963.352356,
            6709143928990227,
            "doParsingAndDesignResolution",
            "exit"
        ],
        [
            0.15710902214050293,
            0.037672999999999998,
            0.025114999999999998,
            266464,
            267112,
            1626745963.352401,
            6709143929128749,
            "doPostDesignResolutionToVir2Vcs",
            "entry"
        ],
        [
            0.17038297653198242,
            0.050707000000000002,
            0.025353000000000001,
            271680,
            271684,
            1626745963.365675,
            6709143984909494,
            "doUptoVir2VcsNoSepCleanup",
            "entry"
        ],
        [
            0.22743797302246094,
            0.10353,
            0.029579999999999999,
            282148,
            282168,
            1626745963.42273,
            6709144224562805,
            "doUptoVir2VcsNoSepCleanup",
            "exit"
        ],
        [
            0.22749710083007812,
            0.103591,
            0.029579999999999999,
            282148,
            282168,
            1626745963.4227891,
            6709144224761995,
            "doRadify_vir2vcsAll",
            "entry"
        ],
        [
            0.23376798629760742,
            0.109861,
            0.029579999999999999,
            282148,
            282168,
            1626745963.42906,
            6709144251127570,
            "doRadify_vir2vcsAll",
            "exit"
        ],
        [
            0.23379707336425781,
            0.109891,
            0.029579999999999999,
            282148,
            282168,
            1626745963.4290891,
            6709144251216556,
            "doPostDesignResolutionToVir2Vcs",
            "exit"
        ],
        [
            0.23381710052490234,
            0.10991099999999999,
            0.029579999999999999,
            282148,
            282168,
            1626745963.4291091,
            6709144251297364,
            "doGAToPass2",
            "entry"
        ],
        [
            0.25342297554016113,
            0.111239,
            0.029796,
            280592,
            282168,
            1626745963.448715,
            6709144333691800,
            "DoPass2",
            "entry"
        ],
        [
            0.32279300689697266,
            0.16884099999999999,
            0.039482999999999997,
            282560,
            282584,
            1626745963.518085,
            6709144625063517,
            "DoPass2",
            "exit"
        ]
    ],
    "MlibObjs": {},
    "CurCompileModules": [
        "...MASTER...",
        "std",
        "RS_dec_tb",
        "GF_matrix_dec",
        "GF_matrix_ascending_binary",
        "input_syndromes",
        "transport_in2out",
        "DP_RAM_0000",
        "out_stage",
        "out_stage",
        "GF_mult_add_syndromes"
    ],
    "NameTable": {
        "GF_mult_add_syndromes": [
            "GF_mult_add_syndromes",
            "i9eq0",
            "module",
            9
        ],
        "std": [
            "std",
            "reYIK",
            "module",
            1
        ],
        "GF_matrix_dec": [
            "GF_matrix_dec",
            "rV9FF",
            "module",
            3
        ],
        "transport_in2out": [
            "transport_in2out",
            "PiYAP",
            "module",
            6
        ],
        "DP_RAM_0000": [
            "DP_RAM_0000",
            "T8fg6",
            "module",
            7
        ],
        "out_stage": [
            "out_stage",
            "v3Yxk",
            "module",
            8
        ],
        "RS_dec_tb": [
            "RS_dec_tb",
            "NxxnY",
            "module",
            2
        ],
        "input_syndromes": [
            "input_syndromes",
            "NWwcA",
            "module",
            5
        ],
        "GF_matrix_ascending_binary": [
            "GF_matrix_ascending_binary",
            "ULW4S",
            "module",
            4
        ],
        "...MASTER...": [
            "SIM",
            "amcQw",
            "module",
            10
        ]
    },
    "PrevCompiledModules": {
        "GF_matrix_ascending_binary": {
            "ULW4S_d": {
                "checksum": 0,
                "bytes": 44870,
                "out": "ULW4S_d.o",
                "mod": "GF_matrix_ascending_binary",
                "archive": "archive.48/_prev_archive_1.a",
                "mode": 4
            }
        },
        "DP_RAM_0000": {
            "T8fg6_d": {
                "checksum": 0,
                "bytes": 9408,
                "out": "T8fg6_d.o",
                "mod": "DP_RAM_0000",
                "archive": "archive.48/_prev_archive_1.a",
                "mode": 4
            }
        },
        "transport_in2out": {
            "PiYAP_d": {
                "checksum": 0,
                "bytes": 12168,
                "out": "PiYAP_d.o",
                "mod": "transport_in2out",
                "archive": "archive.48/_prev_archive_1.a",
                "mode": 4
            }
        },
        "out_stage": {
            "v3Yxk_d": {
                "checksum": 0,
                "bytes": 14392,
                "out": "v3Yxk_d.o",
                "mod": "out_stage",
                "archive": "archive.48/_885_archive_1.a",
                "mode": 4
            }
        },
        "RS_dec_tb": {
            "NxxnY_d": {
                "checksum": 0,
                "bytes": 302316,
                "out": "NxxnY_d.o",
                "mod": "RS_dec_tb",
                "archive": "archive.48/_prev_archive_1.a",
                "mode": 4
            }
        },
        "GF_mult_add_syndromes": {
            "i9eq0_d": {
                "checksum": 0,
                "bytes": 32286,
                "out": "i9eq0_d.o",
                "mod": "GF_mult_add_syndromes",
                "archive": "archive.48/_prev_archive_1.a",
                "mode": 4
            }
        },
        "GF_matrix_dec": {
            "rV9FF_d": {
                "checksum": 0,
                "bytes": 44776,
                "out": "rV9FF_d.o",
                "mod": "GF_matrix_dec",
                "archive": "archive.48/_prev_archive_1.a",
                "mode": 4
            }
        },
        "std": {
            "reYIK_d": {
                "checksum": 0,
                "bytes": 32908,
                "out": "reYIK_d.o",
                "mod": "std",
                "archive": "archive.48/_prev_archive_1.a",
                "mode": 4
            }
        },
        "...MASTER...": {
            "amcQw_d": {
                "checksum": 0,
                "bytes": 7684,
                "out": "objs/amcQw_d.o",
                "mod": "...MASTER...",
                "mode": 4
            }
        },
        "input_syndromes": {
            "NWwcA_d": {
                "checksum": 0,
                "bytes": 62336,
                "out": "NWwcA_d.o",
                "mod": "input_syndromes",
                "archive": "archive.48/_prev_archive_1.a",
                "mode": 4
            }
        }
    },
    "Misc": {
        "vcs_build_date": "Build Date = Jul 14 2018 20:29:59",
        "vcs_version": "N-2017.12-SP2-1_Full64",
        "master_pid": 885,
        "VCS_HOME": "/usr/caen/vcs-2017.12-SP2-1",
        "daidir": "/home/hammada/projects/verilog_repair/benchmarks/opencores/reed_solomon_decoder/simv.daidir",
        "cwd": "/home/hammada/projects/verilog_repair/benchmarks/opencores/reed_solomon_decoder",
        "csrc": "csrc",
        "csrc_abs": "/home/hammada/projects/verilog_repair/benchmarks/opencores/reed_solomon_decoder/csrc",
        "daidir_abs": "/home/hammada/projects/verilog_repair/benchmarks/opencores/reed_solomon_decoder/simv.daidir",
        "default_output_dir": "csrc",
        "archive_dir": "archive.48"
    },
    "CompileStrategy": "fullobj",
    "SIMBData": {
        "out": "amcQwB.o",
        "bytes": 67836,
        "text": 0,
        "archive": "archive.48/_885_archive_1.a"
    },
    "stat": {
        "ru_self_cgstart": {
            "ru_stime_sec": 0.029796,
            "ru_utime_sec": 0.11129500000000001,
            "ru_nvcsw": 40,
            "ru_maxrss_kb": 78144,
            "ru_minflt": 24546,
            "ru_majflt": 0,
            "ru_nivcsw": 7
        },
        "CodeGen(%)": 32.197698051396671,
        "totalObjSize": 82272,
        "ru_childs_cgstart": {
            "ru_stime_sec": 0.00596,
            "ru_utime_sec": 0.012472,
            "ru_nvcsw": 17,
            "ru_maxrss_kb": 28324,
            "ru_minflt": 6323,
            "ru_majflt": 0,
            "ru_nivcsw": 6
        },
        "ru_self_end": {
            "ru_stime_sec": 0.039781999999999998,
            "ru_utime_sec": 0.170069,
            "ru_nvcsw": 41,
            "ru_maxrss_kb": 89332,
            "ru_minflt": 28826,
            "ru_majflt": 0,
            "ru_nivcsw": 9
        },
        "cpu_cycles_cgstart": 6709144333819811,
        "ru_childs_end": {
            "ru_stime_sec": 0.0080319999999999992,
            "ru_utime_sec": 0.012472,
            "ru_nvcsw": 18,
            "ru_maxrss_kb": 28736,
            "ru_minflt": 6909,
            "ru_majflt": 0,
            "ru_nivcsw": 8
        },
        "nMops": 51028,
        "nQuads": 15095,
        "cpu_cycles_end": 6709144631350907,
        "cpu_cycles_total": 1308517612,
        "mopSpeed": 868207.03031952889,
        "quadSpeed": 256831.25191411166,
        "peak_mem_kb": 282584,
        "mop/quad": 3.3804571050016561,
        "outputSizePerQuad": 5.4502815501821793,
        "Frontend(%)": 67.802301948603315,
        "realTime": 0.32434892654418945
    },
    "cpu_cycles_pass2_start": 6709144333718237,
    "CurCompileUdps": {},
    "incremental": "on",
    "LVLData": [
        "SIM"
    ],
    "rlimit": {
        "data": -1,
        "stack": -1
    },
    "PEModules": [],
    "CompileStatus": "Successful"
}