# **RISC-V Pipelined Processor**

## **Pipeline Architecture**


![Pipeline Architecture](.github/assets/Pipeline_Architechture.png)



A 5-stage pipelined RISC-V processor implemented in Verilog, supporting basic instructions and hazard handling.

## **Features**
- Instruction Fetch, Decode, Execute, Memory, Writeback stages  
- Hazard detection and forwarding
- Simple and modular Verilog design


## **Author**

[Siddharth Sahoo](https://github.com/Siddharth-Sahoo9)  
B.Tech, Electronics and Communication Engineering  
NIT Rourkela
