Analysis & Synthesis report for Microcomputer
Mon Mar 09 09:12:58 2020
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |Microcomputer|sd_controller:sd1|return_state
 10. State Machine - |Microcomputer|sd_controller:sd1|state
 11. State Machine - |Microcomputer|SBCTextDisplayRGB:io2|dispState
 12. State Machine - |Microcomputer|SBCTextDisplayRGB:io2|escState
 13. State Machine - |Microcomputer|bufferedUART:io1|txState
 14. State Machine - |Microcomputer|bufferedUART:io1|rxState
 15. Registers Removed During Synthesis
 16. Removed Registers Triggering Further Register Optimizations
 17. General Register Statistics
 18. Inverted Register Statistics
 19. Multiplexer Restructuring Statistics (Restructuring Performed)
 20. Source assignments for Z80_CPM_BASIC_ROM:rom1|altsyncram:altsyncram_component|altsyncram_ab81:auto_generated
 21. Source assignments for SBCTextDisplayRGB:io2|SansBoldRom:\GEN_EXT_SCHARS:fontRom|altsyncram:altsyncram_component|altsyncram_6fv3:auto_generated
 22. Source assignments for SBCTextDisplayRGB:io2|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated
 23. Source assignments for SBCTextDisplayRGB:io2|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated
 24. Parameter Settings for User Entity Instance: T80s:cpu1
 25. Parameter Settings for User Entity Instance: T80s:cpu1|T80:u0
 26. Parameter Settings for User Entity Instance: T80s:cpu1|T80:u0|T80_MCode:mcode
 27. Parameter Settings for User Entity Instance: T80s:cpu1|T80:u0|T80_ALU:alu
 28. Parameter Settings for User Entity Instance: Z80_CPM_BASIC_ROM:rom1|altsyncram:altsyncram_component
 29. Parameter Settings for User Entity Instance: SBCTextDisplayRGB:io2
 30. Parameter Settings for User Entity Instance: SBCTextDisplayRGB:io2|SansBoldRom:\GEN_EXT_SCHARS:fontRom|altsyncram:altsyncram_component
 31. Parameter Settings for User Entity Instance: SBCTextDisplayRGB:io2|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component
 32. Parameter Settings for User Entity Instance: SBCTextDisplayRGB:io2|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component
 33. Parameter Settings for User Entity Instance: sd_controller:sd1
 34. Parameter Settings for Inferred Entity Instance: SBCTextDisplayRGB:io2|lpm_divide:Mod0
 35. Parameter Settings for Inferred Entity Instance: SBCTextDisplayRGB:io2|lpm_divide:Mod1
 36. altsyncram Parameter Settings by Entity Instance
 37. Port Connectivity Checks: "SBCTextDisplayRGB:io2|DisplayRam2K:\GEN_2KATTRAM:dispAttRam"
 38. Port Connectivity Checks: "SBCTextDisplayRGB:io2|DisplayRam2K:\GEN_2KRAM:dispCharRam"
 39. Port Connectivity Checks: "SBCTextDisplayRGB:io2"
 40. Port Connectivity Checks: "bufferedUART:io1"
 41. Port Connectivity Checks: "T80s:cpu1|T80:u0"
 42. Port Connectivity Checks: "T80s:cpu1"
 43. Post-Synthesis Netlist Statistics for Top Partition
 44. Elapsed Time Per Partition
 45. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Mar 09 09:12:58 2020       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; Microcomputer                               ;
; Top-level Entity Name              ; Microcomputer                               ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 804                                         ;
;     Total combinational functions  ; 783                                         ;
;     Dedicated logic registers      ; 282                                         ;
; Total registers                    ; 282                                         ;
; Total pins                         ; 89                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 49,152                                      ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE15F23C8       ;                    ;
; Top-level entity name                                            ; Microcomputer      ; Microcomputer      ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; On                 ; Off                ;
; Maximum processors allowed for parallel compilation              ; 4                  ;                    ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------+-----------------+---------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                                                  ; Used in Netlist ; File Type                             ; File Name with Absolute Path                                                                                                              ; Library ;
+-----------------------------------------------------------------------------------+-----------------+---------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+---------+
; ../../../MultiComp (VHDL Template)/Components/ROMs/Z80/Z80_CPM_BASIC_ROM.vhd      ; yes             ; User Wizard-Generated File            ; C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/ROMs/Z80/Z80_CPM_BASIC_ROM.vhd                        ;         ;
; ../../../MultiComp (VHDL Template)/Components/UART/bufferedUART.vhd               ; yes             ; User VHDL File                        ; C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/UART/bufferedUART.vhd                                 ;         ;
; ../../../MultiComp (VHDL Template)/Components/TERMINAL/SBCTextDisplayRGB.vhd      ; yes             ; User VHDL File                        ; C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/SBCTextDisplayRGB.vhd                        ;         ;
; ../../../MultiComp (VHDL Template)/Components/SDCARD/sd_controller_High_Speed.vhd ; yes             ; User VHDL File                        ; C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/SDCARD/sd_controller_High_Speed.vhd                   ;         ;
; ../../../MultiComp (VHDL Template)/Components/CPU/Z80/T80s.vhd                    ; yes             ; User VHDL File                        ; C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/CPU/Z80/T80s.vhd                                      ;         ;
; ../../../MultiComp (VHDL Template)/Components/CPU/Z80/T80_Reg.vhd                 ; yes             ; User VHDL File                        ; C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/CPU/Z80/T80_Reg.vhd                                   ;         ;
; ../../../MultiComp (VHDL Template)/Components/CPU/Z80/T80_Pack.vhd                ; yes             ; User VHDL File                        ; C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/CPU/Z80/T80_Pack.vhd                                  ;         ;
; ../../../MultiComp (VHDL Template)/Components/CPU/Z80/T80_MCode.vhd               ; yes             ; User VHDL File                        ; C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/CPU/Z80/T80_MCode.vhd                                 ;         ;
; ../../../MultiComp (VHDL Template)/Components/CPU/Z80/T80_ALU.vhd                 ; yes             ; User VHDL File                        ; C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/CPU/Z80/T80_ALU.vhd                                   ;         ;
; ../../../MultiComp (VHDL Template)/Components/CPU/Z80/T80.vhd                     ; yes             ; User VHDL File                        ; C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/CPU/Z80/T80.vhd                                       ;         ;
; ../../../MultiComp (VHDL Template)/Components/TERMINAL/DisplayRam2K.vhd           ; yes             ; User Wizard-Generated File            ; C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/DisplayRam2K.vhd                             ;         ;
; ../../../MultiComp (VHDL Template)/Components/TERMINAL/DisplayRam1K.vhd           ; yes             ; User Wizard-Generated File            ; C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/DisplayRam1K.vhd                             ;         ;
; ../../../MultiComp (VHDL Template)/Components/TERMINAL/CGABoldRomReduced.vhd      ; yes             ; User Wizard-Generated File            ; C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/CGABoldRomReduced.vhd                        ;         ;
; ../../../MultiComp (VHDL Template)/Components/TERMINAL/CGABoldRom.vhd             ; yes             ; User Wizard-Generated File            ; C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/CGABoldRom.vhd                               ;         ;
; ../../../MultiComp (VHDL Template)/Components/TERMINAL/SansFontBold.HEX           ; yes             ; User Hexadecimal (Intel-Format) File  ; C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/SansFontBold.HEX                             ;         ;
; ../../../MultiComp (VHDL Template)/Components/TERMINAL/SansBoldRomReduced.vhd     ; yes             ; User Wizard-Generated File            ; C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/SansBoldRomReduced.vhd                       ;         ;
; ../../../MultiComp (VHDL Template)/Components/TERMINAL/SansBoldRom.vhd            ; yes             ; User Wizard-Generated File            ; C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/SansBoldRom.vhd                              ;         ;
; Microcomputer.vhd                                                                 ; yes             ; User VHDL File                        ; C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_RETRO-EP4CE15/Z80-CPM-VGA-PS2-64KRAM/Microcomputer/Microcomputer.vhd          ;         ;
; altsyncram.tdf                                                                    ; yes             ; Megafunction                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                     ;         ;
; stratix_ram_block.inc                                                             ; yes             ; Megafunction                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                              ;         ;
; lpm_mux.inc                                                                       ; yes             ; Megafunction                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                        ;         ;
; lpm_decode.inc                                                                    ; yes             ; Megafunction                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                     ;         ;
; aglobal181.inc                                                                    ; yes             ; Megafunction                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc                                                                     ;         ;
; a_rdenreg.inc                                                                     ; yes             ; Megafunction                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                      ;         ;
; altrom.inc                                                                        ; yes             ; Megafunction                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc                                                                         ;         ;
; altram.inc                                                                        ; yes             ; Megafunction                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc                                                                         ;         ;
; altdpram.inc                                                                      ; yes             ; Megafunction                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc                                                                       ;         ;
; db/altsyncram_ab81.tdf                                                            ; yes             ; Auto-Generated Megafunction           ; C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_RETRO-EP4CE15/Z80-CPM-VGA-PS2-64KRAM/Microcomputer/db/altsyncram_ab81.tdf     ;         ;
; db/altsyncram_6fv3.tdf                                                            ; yes             ; Auto-Generated Megafunction           ; C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_RETRO-EP4CE15/Z80-CPM-VGA-PS2-64KRAM/Microcomputer/db/altsyncram_6fv3.tdf     ;         ;
; db/altsyncram_ldr3.tdf                                                            ; yes             ; Auto-Generated Megafunction           ; C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_RETRO-EP4CE15/Z80-CPM-VGA-PS2-64KRAM/Microcomputer/db/altsyncram_ldr3.tdf     ;         ;
; lpm_divide.tdf                                                                    ; yes             ; Megafunction                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_divide.tdf                                                                     ;         ;
; abs_divider.inc                                                                   ; yes             ; Megafunction                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/abs_divider.inc                                                                    ;         ;
; sign_div_unsign.inc                                                               ; yes             ; Megafunction                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sign_div_unsign.inc                                                                ;         ;
; db/lpm_divide_icm.tdf                                                             ; yes             ; Auto-Generated Megafunction           ; C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_RETRO-EP4CE15/Z80-CPM-VGA-PS2-64KRAM/Microcomputer/db/lpm_divide_icm.tdf      ;         ;
; db/sign_div_unsign_7nh.tdf                                                        ; yes             ; Auto-Generated Megafunction           ; C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_RETRO-EP4CE15/Z80-CPM-VGA-PS2-64KRAM/Microcomputer/db/sign_div_unsign_7nh.tdf ;         ;
; db/alt_u_div_2af.tdf                                                              ; yes             ; Auto-Generated Megafunction           ; C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_RETRO-EP4CE15/Z80-CPM-VGA-PS2-64KRAM/Microcomputer/db/alt_u_div_2af.tdf       ;         ;
; db/add_sub_7pc.tdf                                                                ; yes             ; Auto-Generated Megafunction           ; C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_RETRO-EP4CE15/Z80-CPM-VGA-PS2-64KRAM/Microcomputer/db/add_sub_7pc.tdf         ;         ;
; db/add_sub_8pc.tdf                                                                ; yes             ; Auto-Generated Megafunction           ; C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_RETRO-EP4CE15/Z80-CPM-VGA-PS2-64KRAM/Microcomputer/db/add_sub_8pc.tdf         ;         ;
+-----------------------------------------------------------------------------------+-----------------+---------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 804       ;
;                                             ;           ;
; Total combinational functions               ; 783       ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 355       ;
;     -- 3 input functions                    ; 142       ;
;     -- <=2 input functions                  ; 286       ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 574       ;
;     -- arithmetic mode                      ; 209       ;
;                                             ;           ;
; Total registers                             ; 282       ;
;     -- Dedicated logic registers            ; 282       ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 89        ;
; Total memory bits                           ; 49152     ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 306       ;
; Total fan-out                               ; 3946      ;
; Average fan-out                             ; 3.09      ;
+---------------------------------------------+-----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                       ;
+-----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; Compilation Hierarchy Node                    ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                       ; Entity Name         ; Library Name ;
+-----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; |Microcomputer                                ; 783 (15)            ; 282 (13)                  ; 49152       ; 0            ; 0       ; 0         ; 89   ; 0            ; |Microcomputer                                                                                                                            ; Microcomputer       ; work         ;
;    |SBCTextDisplayRGB:io2|                    ; 694 (596)           ; 228 (228)                 ; 49152       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Microcomputer|SBCTextDisplayRGB:io2                                                                                                      ; SBCTextDisplayRGB   ; work         ;
;       |DisplayRam2K:\GEN_2KATTRAM:dispAttRam| ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Microcomputer|SBCTextDisplayRGB:io2|DisplayRam2K:\GEN_2KATTRAM:dispAttRam                                                                ; DisplayRam2K        ; work         ;
;          |altsyncram:altsyncram_component|    ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Microcomputer|SBCTextDisplayRGB:io2|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component                                ; altsyncram          ; work         ;
;             |altsyncram_ldr3:auto_generated|  ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Microcomputer|SBCTextDisplayRGB:io2|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated ; altsyncram_ldr3     ; work         ;
;       |DisplayRam2K:\GEN_2KRAM:dispCharRam|   ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Microcomputer|SBCTextDisplayRGB:io2|DisplayRam2K:\GEN_2KRAM:dispCharRam                                                                  ; DisplayRam2K        ; work         ;
;          |altsyncram:altsyncram_component|    ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Microcomputer|SBCTextDisplayRGB:io2|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component                                  ; altsyncram          ; work         ;
;             |altsyncram_ldr3:auto_generated|  ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Microcomputer|SBCTextDisplayRGB:io2|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated   ; altsyncram_ldr3     ; work         ;
;       |SansBoldRom:\GEN_EXT_SCHARS:fontRom|   ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Microcomputer|SBCTextDisplayRGB:io2|SansBoldRom:\GEN_EXT_SCHARS:fontRom                                                                  ; SansBoldRom         ; work         ;
;          |altsyncram:altsyncram_component|    ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Microcomputer|SBCTextDisplayRGB:io2|SansBoldRom:\GEN_EXT_SCHARS:fontRom|altsyncram:altsyncram_component                                  ; altsyncram          ; work         ;
;             |altsyncram_6fv3:auto_generated|  ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Microcomputer|SBCTextDisplayRGB:io2|SansBoldRom:\GEN_EXT_SCHARS:fontRom|altsyncram:altsyncram_component|altsyncram_6fv3:auto_generated   ; altsyncram_6fv3     ; work         ;
;       |lpm_divide:Mod0|                       ; 55 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Microcomputer|SBCTextDisplayRGB:io2|lpm_divide:Mod0                                                                                      ; lpm_divide          ; work         ;
;          |lpm_divide_icm:auto_generated|      ; 55 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Microcomputer|SBCTextDisplayRGB:io2|lpm_divide:Mod0|lpm_divide_icm:auto_generated                                                        ; lpm_divide_icm      ; work         ;
;             |sign_div_unsign_7nh:divider|     ; 55 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Microcomputer|SBCTextDisplayRGB:io2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider                            ; sign_div_unsign_7nh ; work         ;
;                |alt_u_div_2af:divider|        ; 55 (55)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Microcomputer|SBCTextDisplayRGB:io2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider      ; alt_u_div_2af       ; work         ;
;       |lpm_divide:Mod1|                       ; 43 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Microcomputer|SBCTextDisplayRGB:io2|lpm_divide:Mod1                                                                                      ; lpm_divide          ; work         ;
;          |lpm_divide_icm:auto_generated|      ; 43 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Microcomputer|SBCTextDisplayRGB:io2|lpm_divide:Mod1|lpm_divide_icm:auto_generated                                                        ; lpm_divide_icm      ; work         ;
;             |sign_div_unsign_7nh:divider|     ; 43 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Microcomputer|SBCTextDisplayRGB:io2|lpm_divide:Mod1|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider                            ; sign_div_unsign_7nh ; work         ;
;                |alt_u_div_2af:divider|        ; 43 (43)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Microcomputer|SBCTextDisplayRGB:io2|lpm_divide:Mod1|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider      ; alt_u_div_2af       ; work         ;
;    |bufferedUART:io1|                         ; 74 (74)             ; 41 (41)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Microcomputer|bufferedUART:io1                                                                                                           ; bufferedUART        ; work         ;
+-----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+-------------------------------------------------------------------------+
; Name                                                                                                                                  ; Type ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                                                                     ;
+---------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+-------------------------------------------------------------------------+
; SBCTextDisplayRGB:io2|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port ; 2048         ; 8            ; 2048         ; 8            ; 16384 ; None                                                                    ;
; SBCTextDisplayRGB:io2|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ALTSYNCRAM   ; AUTO ; True Dual Port ; 2048         ; 8            ; 2048         ; 8            ; 16384 ; None                                                                    ;
; SBCTextDisplayRGB:io2|SansBoldRom:\GEN_EXT_SCHARS:fontRom|altsyncram:altsyncram_component|altsyncram_6fv3:auto_generated|ALTSYNCRAM   ; AUTO ; ROM            ; 2048         ; 8            ; --           ; --           ; 16384 ; ../../../MultiComp (VHDL Template)/Components/TERMINAL/SansFontBold.HEX ;
+---------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+-------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Microcomputer|sd_controller:sd1|return_state                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------------------------------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+------------------------------+---------------------------+--------------------------------+-------------------------------+--------------------------+-----------------------+------------------------------+------------------------------+-----------------------------+-------------------+----------------------+--------------------+-----------------------+---------------------+--------------------+-------------------+-------------------+-------------------+------------------+
; Name                           ; return_state.write_block_wait ; return_state.write_block_byte ; return_state.write_block_data ; return_state.write_block_init ; return_state.write_block_cmd ; return_state.receive_byte ; return_state.receive_byte_wait ; return_state.receive_ocr_wait ; return_state.send_regreq ; return_state.send_cmd ; return_state.read_block_data ; return_state.read_block_wait ; return_state.read_block_cmd ; return_state.idle ; return_state.cardsel ; return_state.cmd58 ; return_state.poll_cmd ; return_state.acmd41 ; return_state.cmd55 ; return_state.cmd8 ; return_state.cmd0 ; return_state.init ; return_state.rst ;
+--------------------------------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+------------------------------+---------------------------+--------------------------------+-------------------------------+--------------------------+-----------------------+------------------------------+------------------------------+-----------------------------+-------------------+----------------------+--------------------+-----------------------+---------------------+--------------------+-------------------+-------------------+-------------------+------------------+
; return_state.rst               ; 0                             ; 0                             ; 0                             ; 0                             ; 0                            ; 0                         ; 0                              ; 0                             ; 0                        ; 0                     ; 0                            ; 0                            ; 0                           ; 0                 ; 0                    ; 0                  ; 0                     ; 0                   ; 0                  ; 0                 ; 0                 ; 0                 ; 0                ;
; return_state.init              ; 0                             ; 0                             ; 0                             ; 0                             ; 0                            ; 0                         ; 0                              ; 0                             ; 0                        ; 0                     ; 0                            ; 0                            ; 0                           ; 0                 ; 0                    ; 0                  ; 0                     ; 0                   ; 0                  ; 0                 ; 0                 ; 1                 ; 1                ;
; return_state.cmd0              ; 0                             ; 0                             ; 0                             ; 0                             ; 0                            ; 0                         ; 0                              ; 0                             ; 0                        ; 0                     ; 0                            ; 0                            ; 0                           ; 0                 ; 0                    ; 0                  ; 0                     ; 0                   ; 0                  ; 0                 ; 1                 ; 0                 ; 1                ;
; return_state.cmd8              ; 0                             ; 0                             ; 0                             ; 0                             ; 0                            ; 0                         ; 0                              ; 0                             ; 0                        ; 0                     ; 0                            ; 0                            ; 0                           ; 0                 ; 0                    ; 0                  ; 0                     ; 0                   ; 0                  ; 1                 ; 0                 ; 0                 ; 1                ;
; return_state.cmd55             ; 0                             ; 0                             ; 0                             ; 0                             ; 0                            ; 0                         ; 0                              ; 0                             ; 0                        ; 0                     ; 0                            ; 0                            ; 0                           ; 0                 ; 0                    ; 0                  ; 0                     ; 0                   ; 1                  ; 0                 ; 0                 ; 0                 ; 1                ;
; return_state.acmd41            ; 0                             ; 0                             ; 0                             ; 0                             ; 0                            ; 0                         ; 0                              ; 0                             ; 0                        ; 0                     ; 0                            ; 0                            ; 0                           ; 0                 ; 0                    ; 0                  ; 0                     ; 1                   ; 0                  ; 0                 ; 0                 ; 0                 ; 1                ;
; return_state.poll_cmd          ; 0                             ; 0                             ; 0                             ; 0                             ; 0                            ; 0                         ; 0                              ; 0                             ; 0                        ; 0                     ; 0                            ; 0                            ; 0                           ; 0                 ; 0                    ; 0                  ; 1                     ; 0                   ; 0                  ; 0                 ; 0                 ; 0                 ; 1                ;
; return_state.cmd58             ; 0                             ; 0                             ; 0                             ; 0                             ; 0                            ; 0                         ; 0                              ; 0                             ; 0                        ; 0                     ; 0                            ; 0                            ; 0                           ; 0                 ; 0                    ; 1                  ; 0                     ; 0                   ; 0                  ; 0                 ; 0                 ; 0                 ; 1                ;
; return_state.cardsel           ; 0                             ; 0                             ; 0                             ; 0                             ; 0                            ; 0                         ; 0                              ; 0                             ; 0                        ; 0                     ; 0                            ; 0                            ; 0                           ; 0                 ; 1                    ; 0                  ; 0                     ; 0                   ; 0                  ; 0                 ; 0                 ; 0                 ; 1                ;
; return_state.idle              ; 0                             ; 0                             ; 0                             ; 0                             ; 0                            ; 0                         ; 0                              ; 0                             ; 0                        ; 0                     ; 0                            ; 0                            ; 0                           ; 1                 ; 0                    ; 0                  ; 0                     ; 0                   ; 0                  ; 0                 ; 0                 ; 0                 ; 1                ;
; return_state.read_block_cmd    ; 0                             ; 0                             ; 0                             ; 0                             ; 0                            ; 0                         ; 0                              ; 0                             ; 0                        ; 0                     ; 0                            ; 0                            ; 1                           ; 0                 ; 0                    ; 0                  ; 0                     ; 0                   ; 0                  ; 0                 ; 0                 ; 0                 ; 1                ;
; return_state.read_block_wait   ; 0                             ; 0                             ; 0                             ; 0                             ; 0                            ; 0                         ; 0                              ; 0                             ; 0                        ; 0                     ; 0                            ; 1                            ; 0                           ; 0                 ; 0                    ; 0                  ; 0                     ; 0                   ; 0                  ; 0                 ; 0                 ; 0                 ; 1                ;
; return_state.read_block_data   ; 0                             ; 0                             ; 0                             ; 0                             ; 0                            ; 0                         ; 0                              ; 0                             ; 0                        ; 0                     ; 1                            ; 0                            ; 0                           ; 0                 ; 0                    ; 0                  ; 0                     ; 0                   ; 0                  ; 0                 ; 0                 ; 0                 ; 1                ;
; return_state.send_cmd          ; 0                             ; 0                             ; 0                             ; 0                             ; 0                            ; 0                         ; 0                              ; 0                             ; 0                        ; 1                     ; 0                            ; 0                            ; 0                           ; 0                 ; 0                    ; 0                  ; 0                     ; 0                   ; 0                  ; 0                 ; 0                 ; 0                 ; 1                ;
; return_state.send_regreq       ; 0                             ; 0                             ; 0                             ; 0                             ; 0                            ; 0                         ; 0                              ; 0                             ; 1                        ; 0                     ; 0                            ; 0                            ; 0                           ; 0                 ; 0                    ; 0                  ; 0                     ; 0                   ; 0                  ; 0                 ; 0                 ; 0                 ; 1                ;
; return_state.receive_ocr_wait  ; 0                             ; 0                             ; 0                             ; 0                             ; 0                            ; 0                         ; 0                              ; 1                             ; 0                        ; 0                     ; 0                            ; 0                            ; 0                           ; 0                 ; 0                    ; 0                  ; 0                     ; 0                   ; 0                  ; 0                 ; 0                 ; 0                 ; 1                ;
; return_state.receive_byte_wait ; 0                             ; 0                             ; 0                             ; 0                             ; 0                            ; 0                         ; 1                              ; 0                             ; 0                        ; 0                     ; 0                            ; 0                            ; 0                           ; 0                 ; 0                    ; 0                  ; 0                     ; 0                   ; 0                  ; 0                 ; 0                 ; 0                 ; 1                ;
; return_state.receive_byte      ; 0                             ; 0                             ; 0                             ; 0                             ; 0                            ; 1                         ; 0                              ; 0                             ; 0                        ; 0                     ; 0                            ; 0                            ; 0                           ; 0                 ; 0                    ; 0                  ; 0                     ; 0                   ; 0                  ; 0                 ; 0                 ; 0                 ; 1                ;
; return_state.write_block_cmd   ; 0                             ; 0                             ; 0                             ; 0                             ; 1                            ; 0                         ; 0                              ; 0                             ; 0                        ; 0                     ; 0                            ; 0                            ; 0                           ; 0                 ; 0                    ; 0                  ; 0                     ; 0                   ; 0                  ; 0                 ; 0                 ; 0                 ; 1                ;
; return_state.write_block_init  ; 0                             ; 0                             ; 0                             ; 1                             ; 0                            ; 0                         ; 0                              ; 0                             ; 0                        ; 0                     ; 0                            ; 0                            ; 0                           ; 0                 ; 0                    ; 0                  ; 0                     ; 0                   ; 0                  ; 0                 ; 0                 ; 0                 ; 1                ;
; return_state.write_block_data  ; 0                             ; 0                             ; 1                             ; 0                             ; 0                            ; 0                         ; 0                              ; 0                             ; 0                        ; 0                     ; 0                            ; 0                            ; 0                           ; 0                 ; 0                    ; 0                  ; 0                     ; 0                   ; 0                  ; 0                 ; 0                 ; 0                 ; 1                ;
; return_state.write_block_byte  ; 0                             ; 1                             ; 0                             ; 0                             ; 0                            ; 0                         ; 0                              ; 0                             ; 0                        ; 0                     ; 0                            ; 0                            ; 0                           ; 0                 ; 0                    ; 0                  ; 0                     ; 0                   ; 0                  ; 0                 ; 0                 ; 0                 ; 1                ;
; return_state.write_block_wait  ; 1                             ; 0                             ; 0                             ; 0                             ; 0                            ; 0                         ; 0                              ; 0                             ; 0                        ; 0                     ; 0                            ; 0                            ; 0                           ; 0                 ; 0                    ; 0                  ; 0                     ; 0                   ; 0                  ; 0                 ; 0                 ; 0                 ; 1                ;
+--------------------------------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+------------------------------+---------------------------+--------------------------------+-------------------------------+--------------------------+-----------------------+------------------------------+------------------------------+-----------------------------+-------------------+----------------------+--------------------+-----------------------+---------------------+--------------------+-------------------+-------------------+-------------------+------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Microcomputer|sd_controller:sd1|state                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------------------------+------------------------+------------------------+------------------------+------------------------+-----------------------+--------------------+-------------------------+------------------------+-------------------+----------------+-----------------------+-----------------------+----------------------+------------+---------------+-------------+----------------+--------------+-------------+------------+------------+------------+-----------+
; Name                    ; state.write_block_wait ; state.write_block_byte ; state.write_block_data ; state.write_block_init ; state.write_block_cmd ; state.receive_byte ; state.receive_byte_wait ; state.receive_ocr_wait ; state.send_regreq ; state.send_cmd ; state.read_block_data ; state.read_block_wait ; state.read_block_cmd ; state.idle ; state.cardsel ; state.cmd58 ; state.poll_cmd ; state.acmd41 ; state.cmd55 ; state.cmd8 ; state.cmd0 ; state.init ; state.rst ;
+-------------------------+------------------------+------------------------+------------------------+------------------------+-----------------------+--------------------+-------------------------+------------------------+-------------------+----------------+-----------------------+-----------------------+----------------------+------------+---------------+-------------+----------------+--------------+-------------+------------+------------+------------+-----------+
; state.rst               ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                  ; 0                       ; 0                      ; 0                 ; 0              ; 0                     ; 0                     ; 0                    ; 0          ; 0             ; 0           ; 0              ; 0            ; 0           ; 0          ; 0          ; 0          ; 0         ;
; state.init              ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                  ; 0                       ; 0                      ; 0                 ; 0              ; 0                     ; 0                     ; 0                    ; 0          ; 0             ; 0           ; 0              ; 0            ; 0           ; 0          ; 0          ; 1          ; 1         ;
; state.cmd0              ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                  ; 0                       ; 0                      ; 0                 ; 0              ; 0                     ; 0                     ; 0                    ; 0          ; 0             ; 0           ; 0              ; 0            ; 0           ; 0          ; 1          ; 0          ; 1         ;
; state.cmd8              ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                  ; 0                       ; 0                      ; 0                 ; 0              ; 0                     ; 0                     ; 0                    ; 0          ; 0             ; 0           ; 0              ; 0            ; 0           ; 1          ; 0          ; 0          ; 1         ;
; state.cmd55             ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                  ; 0                       ; 0                      ; 0                 ; 0              ; 0                     ; 0                     ; 0                    ; 0          ; 0             ; 0           ; 0              ; 0            ; 1           ; 0          ; 0          ; 0          ; 1         ;
; state.acmd41            ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                  ; 0                       ; 0                      ; 0                 ; 0              ; 0                     ; 0                     ; 0                    ; 0          ; 0             ; 0           ; 0              ; 1            ; 0           ; 0          ; 0          ; 0          ; 1         ;
; state.poll_cmd          ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                  ; 0                       ; 0                      ; 0                 ; 0              ; 0                     ; 0                     ; 0                    ; 0          ; 0             ; 0           ; 1              ; 0            ; 0           ; 0          ; 0          ; 0          ; 1         ;
; state.cmd58             ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                  ; 0                       ; 0                      ; 0                 ; 0              ; 0                     ; 0                     ; 0                    ; 0          ; 0             ; 1           ; 0              ; 0            ; 0           ; 0          ; 0          ; 0          ; 1         ;
; state.cardsel           ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                  ; 0                       ; 0                      ; 0                 ; 0              ; 0                     ; 0                     ; 0                    ; 0          ; 1             ; 0           ; 0              ; 0            ; 0           ; 0          ; 0          ; 0          ; 1         ;
; state.idle              ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                  ; 0                       ; 0                      ; 0                 ; 0              ; 0                     ; 0                     ; 0                    ; 1          ; 0             ; 0           ; 0              ; 0            ; 0           ; 0          ; 0          ; 0          ; 1         ;
; state.read_block_cmd    ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                  ; 0                       ; 0                      ; 0                 ; 0              ; 0                     ; 0                     ; 1                    ; 0          ; 0             ; 0           ; 0              ; 0            ; 0           ; 0          ; 0          ; 0          ; 1         ;
; state.read_block_wait   ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                  ; 0                       ; 0                      ; 0                 ; 0              ; 0                     ; 1                     ; 0                    ; 0          ; 0             ; 0           ; 0              ; 0            ; 0           ; 0          ; 0          ; 0          ; 1         ;
; state.read_block_data   ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                  ; 0                       ; 0                      ; 0                 ; 0              ; 1                     ; 0                     ; 0                    ; 0          ; 0             ; 0           ; 0              ; 0            ; 0           ; 0          ; 0          ; 0          ; 1         ;
; state.send_cmd          ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                  ; 0                       ; 0                      ; 0                 ; 1              ; 0                     ; 0                     ; 0                    ; 0          ; 0             ; 0           ; 0              ; 0            ; 0           ; 0          ; 0          ; 0          ; 1         ;
; state.send_regreq       ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                  ; 0                       ; 0                      ; 1                 ; 0              ; 0                     ; 0                     ; 0                    ; 0          ; 0             ; 0           ; 0              ; 0            ; 0           ; 0          ; 0          ; 0          ; 1         ;
; state.receive_ocr_wait  ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                  ; 0                       ; 1                      ; 0                 ; 0              ; 0                     ; 0                     ; 0                    ; 0          ; 0             ; 0           ; 0              ; 0            ; 0           ; 0          ; 0          ; 0          ; 1         ;
; state.receive_byte_wait ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                  ; 1                       ; 0                      ; 0                 ; 0              ; 0                     ; 0                     ; 0                    ; 0          ; 0             ; 0           ; 0              ; 0            ; 0           ; 0          ; 0          ; 0          ; 1         ;
; state.receive_byte      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 1                  ; 0                       ; 0                      ; 0                 ; 0              ; 0                     ; 0                     ; 0                    ; 0          ; 0             ; 0           ; 0              ; 0            ; 0           ; 0          ; 0          ; 0          ; 1         ;
; state.write_block_cmd   ; 0                      ; 0                      ; 0                      ; 0                      ; 1                     ; 0                  ; 0                       ; 0                      ; 0                 ; 0              ; 0                     ; 0                     ; 0                    ; 0          ; 0             ; 0           ; 0              ; 0            ; 0           ; 0          ; 0          ; 0          ; 1         ;
; state.write_block_init  ; 0                      ; 0                      ; 0                      ; 1                      ; 0                     ; 0                  ; 0                       ; 0                      ; 0                 ; 0              ; 0                     ; 0                     ; 0                    ; 0          ; 0             ; 0           ; 0              ; 0            ; 0           ; 0          ; 0          ; 0          ; 1         ;
; state.write_block_data  ; 0                      ; 0                      ; 1                      ; 0                      ; 0                     ; 0                  ; 0                       ; 0                      ; 0                 ; 0              ; 0                     ; 0                     ; 0                    ; 0          ; 0             ; 0           ; 0              ; 0            ; 0           ; 0          ; 0          ; 0          ; 1         ;
; state.write_block_byte  ; 0                      ; 1                      ; 0                      ; 0                      ; 0                     ; 0                  ; 0                       ; 0                      ; 0                 ; 0              ; 0                     ; 0                     ; 0                    ; 0          ; 0             ; 0           ; 0              ; 0            ; 0           ; 0          ; 0          ; 0          ; 1         ;
; state.write_block_wait  ; 1                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                  ; 0                       ; 0                      ; 0                 ; 0              ; 0                     ; 0                     ; 0                    ; 0          ; 0             ; 0           ; 0              ; 0            ; 0           ; 0          ; 0          ; 0          ; 1         ;
+-------------------------+------------------------+------------------------+------------------------+------------------------+-----------------------+--------------------+-------------------------+------------------------+-------------------+----------------+-----------------------+-----------------------+----------------------+------------+---------------+-------------+----------------+--------------+-------------+------------+------------+------------+-----------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Microcomputer|SBCTextDisplayRGB:io2|dispState                                                                                                                                                                                                                                                                         ;
+-----------------------+----------------+----------------+----------------------+----------------+----------------+----------------------+-------------------+---------------------+-------------------+-----------------------+-------------------+---------------------+-----------------------+---------------------+----------------+
; Name                  ; dispState.del3 ; dispState.del2 ; dispState.deleteLine ; dispState.ins3 ; dispState.ins2 ; dispState.insertLine ; dispState.clearC2 ; dispState.clearChar ; dispState.clearS2 ; dispState.clearScreen ; dispState.clearL2 ; dispState.clearLine ; dispState.dispNextLoc ; dispState.dispWrite ; dispState.idle ;
+-----------------------+----------------+----------------+----------------------+----------------+----------------+----------------------+-------------------+---------------------+-------------------+-----------------------+-------------------+---------------------+-----------------------+---------------------+----------------+
; dispState.idle        ; 0              ; 0              ; 0                    ; 0              ; 0              ; 0                    ; 0                 ; 0                   ; 0                 ; 0                     ; 0                 ; 0                   ; 0                     ; 0                   ; 0              ;
; dispState.dispWrite   ; 0              ; 0              ; 0                    ; 0              ; 0              ; 0                    ; 0                 ; 0                   ; 0                 ; 0                     ; 0                 ; 0                   ; 0                     ; 1                   ; 1              ;
; dispState.dispNextLoc ; 0              ; 0              ; 0                    ; 0              ; 0              ; 0                    ; 0                 ; 0                   ; 0                 ; 0                     ; 0                 ; 0                   ; 1                     ; 0                   ; 1              ;
; dispState.clearLine   ; 0              ; 0              ; 0                    ; 0              ; 0              ; 0                    ; 0                 ; 0                   ; 0                 ; 0                     ; 0                 ; 1                   ; 0                     ; 0                   ; 1              ;
; dispState.clearL2     ; 0              ; 0              ; 0                    ; 0              ; 0              ; 0                    ; 0                 ; 0                   ; 0                 ; 0                     ; 1                 ; 0                   ; 0                     ; 0                   ; 1              ;
; dispState.clearScreen ; 0              ; 0              ; 0                    ; 0              ; 0              ; 0                    ; 0                 ; 0                   ; 0                 ; 1                     ; 0                 ; 0                   ; 0                     ; 0                   ; 1              ;
; dispState.clearS2     ; 0              ; 0              ; 0                    ; 0              ; 0              ; 0                    ; 0                 ; 0                   ; 1                 ; 0                     ; 0                 ; 0                   ; 0                     ; 0                   ; 1              ;
; dispState.clearChar   ; 0              ; 0              ; 0                    ; 0              ; 0              ; 0                    ; 0                 ; 1                   ; 0                 ; 0                     ; 0                 ; 0                   ; 0                     ; 0                   ; 1              ;
; dispState.clearC2     ; 0              ; 0              ; 0                    ; 0              ; 0              ; 0                    ; 1                 ; 0                   ; 0                 ; 0                     ; 0                 ; 0                   ; 0                     ; 0                   ; 1              ;
; dispState.insertLine  ; 0              ; 0              ; 0                    ; 0              ; 0              ; 1                    ; 0                 ; 0                   ; 0                 ; 0                     ; 0                 ; 0                   ; 0                     ; 0                   ; 1              ;
; dispState.ins2        ; 0              ; 0              ; 0                    ; 0              ; 1              ; 0                    ; 0                 ; 0                   ; 0                 ; 0                     ; 0                 ; 0                   ; 0                     ; 0                   ; 1              ;
; dispState.ins3        ; 0              ; 0              ; 0                    ; 1              ; 0              ; 0                    ; 0                 ; 0                   ; 0                 ; 0                     ; 0                 ; 0                   ; 0                     ; 0                   ; 1              ;
; dispState.deleteLine  ; 0              ; 0              ; 1                    ; 0              ; 0              ; 0                    ; 0                 ; 0                   ; 0                 ; 0                     ; 0                 ; 0                   ; 0                     ; 0                   ; 1              ;
; dispState.del2        ; 0              ; 1              ; 0                    ; 0              ; 0              ; 0                    ; 0                 ; 0                   ; 0                 ; 0                     ; 0                 ; 0                   ; 0                     ; 0                   ; 1              ;
; dispState.del3        ; 1              ; 0              ; 0                    ; 0              ; 0              ; 0                    ; 0                 ; 0                   ; 0                 ; 0                     ; 0                 ; 0                   ; 0                     ; 0                   ; 1              ;
+-----------------------+----------------+----------------+----------------------+----------------+----------------+----------------------+-------------------+---------------------+-------------------+-----------------------+-------------------+---------------------+-----------------------+---------------------+----------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Microcomputer|SBCTextDisplayRGB:io2|escState                                                                                       ;
+-------------------------------------+-------------------------------------+---------------------------+-----------------------------+---------------+
; Name                                ; escState.processingAdditionalParams ; escState.processingParams ; escState.waitForLeftBracket ; escState.none ;
+-------------------------------------+-------------------------------------+---------------------------+-----------------------------+---------------+
; escState.none                       ; 0                                   ; 0                         ; 0                           ; 0             ;
; escState.waitForLeftBracket         ; 0                                   ; 0                         ; 1                           ; 1             ;
; escState.processingParams           ; 0                                   ; 1                         ; 0                           ; 1             ;
; escState.processingAdditionalParams ; 1                                   ; 0                         ; 0                           ; 1             ;
+-------------------------------------+-------------------------------------+---------------------------+-----------------------------+---------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------+
; State Machine - |Microcomputer|bufferedUART:io1|txState            ;
+-----------------+-----------------+-----------------+--------------+
; Name            ; txState.stopBit ; txState.dataBit ; txState.idle ;
+-----------------+-----------------+-----------------+--------------+
; txState.idle    ; 0               ; 0               ; 0            ;
; txState.dataBit ; 0               ; 1               ; 1            ;
; txState.stopBit ; 1               ; 0               ; 1            ;
+-----------------+-----------------+-----------------+--------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------+
; State Machine - |Microcomputer|bufferedUART:io1|rxState            ;
+-----------------+-----------------+-----------------+--------------+
; Name            ; rxState.stopBit ; rxState.dataBit ; rxState.idle ;
+-----------------+-----------------+-----------------+--------------+
; rxState.idle    ; 0               ; 0               ; 0            ;
; rxState.dataBit ; 0               ; 1               ; 1            ;
; rxState.stopBit ; 1               ; 0               ; 1            ;
+-----------------+-----------------+-----------------+--------------+


+----------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                             ;
+-----------------------------------------------------------+----------------------------------------------------+
; Register name                                             ; Reason for Removal                                 ;
+-----------------------------------------------------------+----------------------------------------------------+
; sd_controller:sd1|clkCount[0..5]                          ; Stuck at GND due to stuck port data_in             ;
; T80s:cpu1|T80:u0|OldNMI_n                                 ; Lost fanout                                        ;
; T80s:cpu1|T80:u0|BusReq_s                                 ; Stuck at GND due to stuck port data_in             ;
; T80s:cpu1|T80:u0|INT_s                                    ; Stuck at GND due to stuck port data_in             ;
; T80s:cpu1|T80:u0|BusAck                                   ; Stuck at GND due to stuck port data_in             ;
; T80s:cpu1|T80:u0|IntE_FF1                                 ; Lost fanout                                        ;
; T80s:cpu1|T80:u0|NMI_s                                    ; Stuck at GND due to stuck port data_in             ;
; T80s:cpu1|T80:u0|IntCycle                                 ; Stuck at GND due to stuck port data_in             ;
; T80s:cpu1|T80:u0|IStatus[0,1]                             ; Lost fanout                                        ;
; T80s:cpu1|T80:u0|NMICycle                                 ; Stuck at GND due to stuck port data_in             ;
; T80s:cpu1|T80:u0|Auto_Wait_t2                             ; Lost fanout                                        ;
; SBCTextDisplayRGB:io2|startAddr[1..3]                     ; Merged with SBCTextDisplayRGB:io2|startAddr[0]     ;
; SBCTextDisplayRGB:io2|ps2WriteByte[5..7]                  ; Merged with SBCTextDisplayRGB:io2|ps2WriteByte[3]  ;
; SBCTextDisplayRGB:io2|ps2WriteByte2[4..7]                 ; Merged with SBCTextDisplayRGB:io2|ps2WriteByte2[3] ;
; sd_controller:sd1|recv_data[0..6]                         ; Stuck at GND due to stuck port clock               ;
; sd_controller:sd1|led_on_count[0..2,4,5]                  ; Stuck at GND due to stuck port clock               ;
; sd_controller:sd1|recv_data[7..31]                        ; Stuck at GND due to stuck port clock               ;
; sd_controller:sd1|dout[0..7]                              ; Stuck at GND due to stuck port clock               ;
; sd_controller:sd1|block_busy                              ; Stuck at GND due to stuck port clock               ;
; sd_controller:sd1|data_sig[0..7]                          ; Stuck at GND due to stuck port clock               ;
; sd_controller:sd1|sdhc                                    ; Stuck at GND due to stuck port clock               ;
; sd_controller:sd1|block_start_ack                         ; Stuck at GND due to stuck port clock               ;
; sd_controller:sd1|init_busy                               ; Stuck at VCC due to stuck port clock               ;
; sd_controller:sd1|response_mode                           ; Stuck at VCC due to stuck port clock               ;
; sd_controller:sd1|cmd_mode                                ; Stuck at VCC due to stuck port clock               ;
; sd_controller:sd1|cmd_out[0..55]                          ; Stuck at GND due to stuck port clock               ;
; sd_controller:sd1|sd_write_flag                           ; Stuck at GND due to stuck port clock               ;
; sd_controller:sd1|sd_read_flag                            ; Stuck at GND due to stuck port clock               ;
; sd_controller:sd1|HighSpeed                               ; Stuck at GND due to stuck port clock               ;
; sd_controller:sd1|sdCS                                    ; Stuck at VCC due to stuck port clock               ;
; sd_controller:sd1|sclk_sig                                ; Stuck at GND due to stuck port clock               ;
; sd_controller:sd1|\fsm:bit_counter[0..7]                  ; Stuck at GND due to stuck port clock               ;
; sd_controller:sd1|\fsm:byte_counter[0..9]                 ; Stuck at GND due to stuck port clock               ;
; T80s:cpu1|DI_Reg[0]                                       ; Stuck at GND due to stuck port clock               ;
; T80s:cpu1|RD_n                                            ; Stuck at VCC due to stuck port clock               ;
; T80s:cpu1|WR_n                                            ; Stuck at VCC due to stuck port clock               ;
; T80s:cpu1|IORQ_n                                          ; Stuck at VCC due to stuck port clock               ;
; T80s:cpu1|MREQ_n                                          ; Stuck at VCC due to stuck port clock               ;
; T80s:cpu1|DI_Reg[1..7]                                    ; Stuck at GND due to stuck port clock               ;
; T80s:cpu1|T80:u0|PC[0..15]                                ; Stuck at GND due to stuck port clock               ;
; T80s:cpu1|T80:u0|A[0..15]                                 ; Stuck at GND due to stuck port clock               ;
; T80s:cpu1|T80:u0|TmpAddr[0..15]                           ; Stuck at GND due to stuck port clock               ;
; T80s:cpu1|T80:u0|IR[0..7]                                 ; Stuck at GND due to stuck port clock               ;
; T80s:cpu1|T80:u0|ISet[0,1]                                ; Stuck at GND due to stuck port clock               ;
; T80s:cpu1|T80:u0|XY_State[0,1]                            ; Stuck at GND due to stuck port clock               ;
; T80s:cpu1|T80:u0|MCycles[0..2]                            ; Stuck at GND due to stuck port clock               ;
; T80s:cpu1|T80:u0|DO[0..7]                                 ; Stuck at GND due to stuck port clock               ;
; T80s:cpu1|T80:u0|ACC[0..7]                                ; Stuck at VCC due to stuck port clock               ;
; T80s:cpu1|T80:u0|F[0..7]                                  ; Stuck at VCC due to stuck port clock               ;
; T80s:cpu1|T80:u0|Ap[0..7]                                 ; Stuck at VCC due to stuck port clock               ;
; T80s:cpu1|T80:u0|Fp[0..7]                                 ; Stuck at VCC due to stuck port clock               ;
; T80s:cpu1|T80:u0|I[0..7]                                  ; Stuck at GND due to stuck port clock               ;
; T80s:cpu1|T80:u0|R[0..7]                                  ; Stuck at GND due to stuck port clock               ;
; T80s:cpu1|T80:u0|SP[0..15]                                ; Stuck at VCC due to stuck port clock               ;
; T80s:cpu1|T80:u0|Alternate                                ; Stuck at GND due to stuck port clock               ;
; T80s:cpu1|T80:u0|Read_To_Reg_r[0..4]                      ; Stuck at GND due to stuck port clock               ;
; T80s:cpu1|T80:u0|Arith16_r                                ; Stuck at GND due to stuck port clock               ;
; T80s:cpu1|T80:u0|BTR_r                                    ; Stuck at GND due to stuck port clock               ;
; T80s:cpu1|T80:u0|Z16_r                                    ; Stuck at GND due to stuck port clock               ;
; T80s:cpu1|T80:u0|ALU_Op_r[0..3]                           ; Stuck at GND due to stuck port clock               ;
; T80s:cpu1|T80:u0|Save_ALU_r                               ; Stuck at GND due to stuck port clock               ;
; T80s:cpu1|T80:u0|PreserveC_r                              ; Stuck at GND due to stuck port clock               ;
; T80s:cpu1|T80:u0|XY_Ind                                   ; Stuck at GND due to stuck port clock               ;
; T80s:cpu1|T80:u0|RegBusA_r[0]                             ; Stuck at GND due to stuck port clock               ;
; T80s:cpu1|T80:u0|BusA[0]                                  ; Stuck at GND due to stuck port clock               ;
; T80s:cpu1|T80:u0|MCycle[1,2]                              ; Stuck at GND due to stuck port clock               ;
; T80s:cpu1|T80:u0|MCycle[0]                                ; Stuck at VCC due to stuck port clock               ;
; T80s:cpu1|T80:u0|TState[0..2]                             ; Stuck at GND due to stuck port clock               ;
; T80s:cpu1|T80:u0|Pre_XY_F_M[0..2]                         ; Stuck at GND due to stuck port clock               ;
; T80s:cpu1|T80:u0|Halt_FF                                  ; Stuck at GND due to stuck port clock               ;
; T80s:cpu1|T80:u0|IntE_FF2                                 ; Stuck at GND due to stuck port clock               ;
; T80s:cpu1|T80:u0|No_BTR                                   ; Stuck at GND due to stuck port clock               ;
; T80s:cpu1|T80:u0|Auto_Wait_t1                             ; Stuck at GND due to stuck port clock               ;
; T80s:cpu1|T80:u0|BusA[1..7]                               ; Stuck at GND due to stuck port clock               ;
; T80s:cpu1|T80:u0|BusB[0..7]                               ; Stuck at GND due to stuck port clock               ;
; T80s:cpu1|T80:u0|RegBusA_r[1..15]                         ; Stuck at GND due to stuck port clock               ;
; T80s:cpu1|T80:u0|IncDecZ                                  ; Stuck at GND due to stuck port clock               ;
; T80s:cpu1|T80:u0|RegAddrC[0..2]                           ; Stuck at GND due to stuck port clock               ;
; T80s:cpu1|T80:u0|RegAddrB_r[0..2]                         ; Stuck at GND due to stuck port clock               ;
; T80s:cpu1|T80:u0|RegAddrA_r[0..2]                         ; Stuck at GND due to stuck port clock               ;
; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[7][0]                 ; Stuck at GND due to stuck port clock               ;
; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[7][1]                 ; Stuck at GND due to stuck port clock               ;
; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[7][2]                 ; Stuck at GND due to stuck port clock               ;
; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[7][3]                 ; Stuck at GND due to stuck port clock               ;
; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[7][4]                 ; Stuck at GND due to stuck port clock               ;
; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[7][5]                 ; Stuck at GND due to stuck port clock               ;
; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[7][6]                 ; Stuck at GND due to stuck port clock               ;
; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[7][7]                 ; Stuck at GND due to stuck port clock               ;
; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[6][0]                 ; Stuck at GND due to stuck port clock               ;
; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[6][1]                 ; Stuck at GND due to stuck port clock               ;
; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[6][2]                 ; Stuck at GND due to stuck port clock               ;
; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[6][3]                 ; Stuck at GND due to stuck port clock               ;
; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[6][4]                 ; Stuck at GND due to stuck port clock               ;
; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[6][5]                 ; Stuck at GND due to stuck port clock               ;
; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[6][6]                 ; Stuck at GND due to stuck port clock               ;
; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[6][7]                 ; Stuck at GND due to stuck port clock               ;
; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[5][0]                 ; Stuck at GND due to stuck port clock               ;
; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[5][1]                 ; Stuck at GND due to stuck port clock               ;
; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[5][2]                 ; Stuck at GND due to stuck port clock               ;
; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[5][3]                 ; Stuck at GND due to stuck port clock               ;
; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[5][4]                 ; Stuck at GND due to stuck port clock               ;
; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[5][5]                 ; Stuck at GND due to stuck port clock               ;
; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[5][6]                 ; Stuck at GND due to stuck port clock               ;
; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[5][7]                 ; Stuck at GND due to stuck port clock               ;
; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[4][0]                 ; Stuck at GND due to stuck port clock               ;
; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[4][1]                 ; Stuck at GND due to stuck port clock               ;
; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[4][2]                 ; Stuck at GND due to stuck port clock               ;
; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[4][3]                 ; Stuck at GND due to stuck port clock               ;
; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[4][4]                 ; Stuck at GND due to stuck port clock               ;
; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[4][5]                 ; Stuck at GND due to stuck port clock               ;
; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[4][6]                 ; Stuck at GND due to stuck port clock               ;
; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[4][7]                 ; Stuck at GND due to stuck port clock               ;
; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[3][0]                 ; Stuck at GND due to stuck port clock               ;
; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[3][1]                 ; Stuck at GND due to stuck port clock               ;
; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[3][2]                 ; Stuck at GND due to stuck port clock               ;
; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[3][3]                 ; Stuck at GND due to stuck port clock               ;
; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[3][4]                 ; Stuck at GND due to stuck port clock               ;
; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[3][5]                 ; Stuck at GND due to stuck port clock               ;
; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[3][6]                 ; Stuck at GND due to stuck port clock               ;
; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[3][7]                 ; Stuck at GND due to stuck port clock               ;
; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[2][0]                 ; Stuck at GND due to stuck port clock               ;
; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[2][1]                 ; Stuck at GND due to stuck port clock               ;
; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[2][2]                 ; Stuck at GND due to stuck port clock               ;
; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[2][3]                 ; Stuck at GND due to stuck port clock               ;
; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[2][4]                 ; Stuck at GND due to stuck port clock               ;
; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[2][5]                 ; Stuck at GND due to stuck port clock               ;
; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[2][6]                 ; Stuck at GND due to stuck port clock               ;
; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[2][7]                 ; Stuck at GND due to stuck port clock               ;
; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[1][0]                 ; Stuck at GND due to stuck port clock               ;
; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[1][1]                 ; Stuck at GND due to stuck port clock               ;
; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[1][2]                 ; Stuck at GND due to stuck port clock               ;
; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[1][3]                 ; Stuck at GND due to stuck port clock               ;
; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[1][4]                 ; Stuck at GND due to stuck port clock               ;
; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[1][5]                 ; Stuck at GND due to stuck port clock               ;
; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[1][6]                 ; Stuck at GND due to stuck port clock               ;
; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[1][7]                 ; Stuck at GND due to stuck port clock               ;
; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[0][0]                 ; Stuck at GND due to stuck port clock               ;
; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[0][1]                 ; Stuck at GND due to stuck port clock               ;
; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[0][2]                 ; Stuck at GND due to stuck port clock               ;
; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[0][3]                 ; Stuck at GND due to stuck port clock               ;
; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[0][4]                 ; Stuck at GND due to stuck port clock               ;
; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[0][5]                 ; Stuck at GND due to stuck port clock               ;
; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[0][6]                 ; Stuck at GND due to stuck port clock               ;
; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[0][7]                 ; Stuck at GND due to stuck port clock               ;
; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[7][0]                 ; Stuck at GND due to stuck port clock               ;
; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[7][1]                 ; Stuck at GND due to stuck port clock               ;
; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[7][2]                 ; Stuck at GND due to stuck port clock               ;
; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[7][3]                 ; Stuck at GND due to stuck port clock               ;
; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[7][4]                 ; Stuck at GND due to stuck port clock               ;
; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[7][5]                 ; Stuck at GND due to stuck port clock               ;
; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[7][6]                 ; Stuck at GND due to stuck port clock               ;
; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[7][7]                 ; Stuck at GND due to stuck port clock               ;
; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[6][0]                 ; Stuck at GND due to stuck port clock               ;
; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[6][1]                 ; Stuck at GND due to stuck port clock               ;
; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[6][2]                 ; Stuck at GND due to stuck port clock               ;
; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[6][3]                 ; Stuck at GND due to stuck port clock               ;
; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[6][4]                 ; Stuck at GND due to stuck port clock               ;
; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[6][5]                 ; Stuck at GND due to stuck port clock               ;
; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[6][6]                 ; Stuck at GND due to stuck port clock               ;
; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[6][7]                 ; Stuck at GND due to stuck port clock               ;
; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[5][0]                 ; Stuck at GND due to stuck port clock               ;
; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[5][1]                 ; Stuck at GND due to stuck port clock               ;
; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[5][2]                 ; Stuck at GND due to stuck port clock               ;
; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[5][3]                 ; Stuck at GND due to stuck port clock               ;
; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[5][4]                 ; Stuck at GND due to stuck port clock               ;
; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[5][5]                 ; Stuck at GND due to stuck port clock               ;
; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[5][6]                 ; Stuck at GND due to stuck port clock               ;
; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[5][7]                 ; Stuck at GND due to stuck port clock               ;
; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[4][0]                 ; Stuck at GND due to stuck port clock               ;
; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[4][1]                 ; Stuck at GND due to stuck port clock               ;
; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[4][2]                 ; Stuck at GND due to stuck port clock               ;
; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[4][3]                 ; Stuck at GND due to stuck port clock               ;
; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[4][4]                 ; Stuck at GND due to stuck port clock               ;
; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[4][5]                 ; Stuck at GND due to stuck port clock               ;
; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[4][6]                 ; Stuck at GND due to stuck port clock               ;
; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[4][7]                 ; Stuck at GND due to stuck port clock               ;
; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[3][0]                 ; Stuck at GND due to stuck port clock               ;
; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[3][1]                 ; Stuck at GND due to stuck port clock               ;
; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[3][2]                 ; Stuck at GND due to stuck port clock               ;
; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[3][3]                 ; Stuck at GND due to stuck port clock               ;
; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[3][4]                 ; Stuck at GND due to stuck port clock               ;
; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[3][5]                 ; Stuck at GND due to stuck port clock               ;
; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[3][6]                 ; Stuck at GND due to stuck port clock               ;
; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[3][7]                 ; Stuck at GND due to stuck port clock               ;
; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[2][0]                 ; Stuck at GND due to stuck port clock               ;
; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[2][1]                 ; Stuck at GND due to stuck port clock               ;
; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[2][2]                 ; Stuck at GND due to stuck port clock               ;
; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[2][3]                 ; Stuck at GND due to stuck port clock               ;
; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[2][4]                 ; Stuck at GND due to stuck port clock               ;
; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[2][5]                 ; Stuck at GND due to stuck port clock               ;
; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[2][6]                 ; Stuck at GND due to stuck port clock               ;
; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[2][7]                 ; Stuck at GND due to stuck port clock               ;
; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[1][0]                 ; Stuck at GND due to stuck port clock               ;
; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[1][1]                 ; Stuck at GND due to stuck port clock               ;
; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[1][2]                 ; Stuck at GND due to stuck port clock               ;
; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[1][3]                 ; Stuck at GND due to stuck port clock               ;
; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[1][4]                 ; Stuck at GND due to stuck port clock               ;
; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[1][5]                 ; Stuck at GND due to stuck port clock               ;
; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[1][6]                 ; Stuck at GND due to stuck port clock               ;
; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[1][7]                 ; Stuck at GND due to stuck port clock               ;
; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[0][0]                 ; Stuck at GND due to stuck port clock               ;
; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[0][1]                 ; Stuck at GND due to stuck port clock               ;
; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[0][2]                 ; Stuck at GND due to stuck port clock               ;
; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[0][3]                 ; Stuck at GND due to stuck port clock               ;
; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[0][4]                 ; Stuck at GND due to stuck port clock               ;
; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[0][5]                 ; Stuck at GND due to stuck port clock               ;
; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[0][6]                 ; Stuck at GND due to stuck port clock               ;
; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[0][7]                 ; Stuck at GND due to stuck port clock               ;
; n_RomActive                                               ; Stuck at GND due to stuck port clock_enable        ;
; sd_controller:sd1|address[0]                              ; Stuck at GND due to stuck port clock_enable        ;
; sd_controller:sd1|block_read                              ; Stuck at GND due to stuck port clear               ;
; sd_controller:sd1|block_write                             ; Stuck at GND due to stuck port clear               ;
; sd_controller:sd1|led_on_count[3,6,7]                     ; Stuck at VCC due to stuck port preset              ;
; sd_controller:sd1|din_latched[0..7]                       ; Stuck at GND due to stuck port data_in             ;
; sd_controller:sd1|address[1..8]                           ; Stuck at GND due to stuck port clock_enable        ;
; sd_controller:sd1|address[24..31]                         ; Stuck at GND due to stuck port data_in             ;
; SBCTextDisplayRGB:io2|func_reset                          ; Stuck at GND due to stuck port data_in             ;
; SBCTextDisplayRGB:io2|kbReadPointer[0..3]                 ; Stuck at GND due to stuck port clock_enable        ;
; SBCTextDisplayRGB:io2|dataOut[2..6]                       ; Stuck at GND due to stuck port data_in             ;
; SBCTextDisplayRGB:io2|controlReg[5..7]                    ; Stuck at GND due to stuck port data_in             ;
; SBCTextDisplayRGB:io2|dispByteLatch[0..7]                 ; Stuck at GND due to stuck port clock_enable        ;
; bufferedUART:io1|func_reset                               ; Stuck at GND due to stuck port data_in             ;
; bufferedUART:io1|rxReadPointer[0..5]                      ; Stuck at GND due to stuck port clock_enable        ;
; bufferedUART:io1|dataOut[2,4..6]                          ; Stuck at GND due to stuck port data_in             ;
; bufferedUART:io1|controlReg[5..7]                         ; Stuck at GND due to stuck port data_in             ;
; bufferedUART:io1|txByteLatch[0..7]                        ; Stuck at GND due to stuck port clock_enable        ;
; sd_controller:sd1|host_read_flag                          ; Stuck at GND due to stuck port data_in             ;
; sd_controller:sd1|driveLED                                ; Stuck at GND due to stuck port clear               ;
; SBCTextDisplayRGB:io2|dataOut[7]                          ; Stuck at GND due to stuck port data_in             ;
; bufferedUART:io1|dataOut[7]                               ; Stuck at GND due to stuck port data_in             ;
; sd_controller:sd1|host_write_flag                         ; Stuck at GND due to stuck port clock               ;
; sd_controller:sd1|address[9..23]                          ; Stuck at GND due to stuck port clock               ;
; SBCTextDisplayRGB:io2|dataOut[0,1]                        ; Stuck at GND due to stuck port clock               ;
; SBCTextDisplayRGB:io2|savedCursorHoriz[0..6]              ; Stuck at GND due to stuck port clock_enable        ;
; SBCTextDisplayRGB:io2|savedCursorVert[0..4]               ; Stuck at GND due to stuck port clock_enable        ;
; SBCTextDisplayRGB:io2|attInverse                          ; Stuck at GND due to stuck port clock_enable        ;
; SBCTextDisplayRGB:io2|attBold                             ; Stuck at VCC due to stuck port clock_enable        ;
; SBCTextDisplayRGB:io2|dispByteWritten                     ; Stuck at GND due to stuck port clock               ;
; bufferedUART:io1|dataOut[0,1,3]                           ; Stuck at GND due to stuck port clock               ;
; bufferedUART:io1|txByteWritten                            ; Stuck at GND due to stuck port clock               ;
; SBCTextDisplayRGB:io2|paramCount[0..2]                    ; Stuck at GND due to stuck port data_in             ;
; SBCTextDisplayRGB:io2|param1[0..6]                        ; Stuck at GND due to stuck port data_in             ;
; SBCTextDisplayRGB:io2|param2[0..6]                        ; Stuck at GND due to stuck port data_in             ;
; SBCTextDisplayRGB:io2|param3[0..6]                        ; Stuck at GND due to stuck port data_in             ;
; SBCTextDisplayRGB:io2|param4[0..6]                        ; Stuck at GND due to stuck port data_in             ;
; SBCTextDisplayRGB:io2|kbInPointer[0..3]                   ; Lost fanout                                        ;
; bufferedUART:io1|txBuffer[0..7]                           ; Stuck at GND due to stuck port data_in             ;
; SBCTextDisplayRGB:io2|pixelClockCount[1..3]               ; Stuck at GND due to stuck port data_in             ;
; SBCTextDisplayRGB:io2|dispByteSent                        ; Stuck at GND due to stuck port data_in             ;
; bufferedUART:io1|txByteSent                               ; Stuck at GND due to stuck port data_in             ;
; sd_controller:sd1|return_state.rst                        ; Stuck at GND due to stuck port clock               ;
; sd_controller:sd1|return_state.init                       ; Stuck at GND due to stuck port clock               ;
; sd_controller:sd1|return_state.cmd0                       ; Stuck at GND due to stuck port clock               ;
; sd_controller:sd1|return_state.cmd8                       ; Stuck at GND due to stuck port clock               ;
; sd_controller:sd1|return_state.cmd55                      ; Stuck at GND due to stuck port clock               ;
; sd_controller:sd1|return_state.acmd41                     ; Stuck at GND due to stuck port clock               ;
; sd_controller:sd1|return_state.poll_cmd                   ; Stuck at GND due to stuck port clock               ;
; sd_controller:sd1|return_state.cmd58                      ; Stuck at GND due to stuck port clock               ;
; sd_controller:sd1|return_state.cardsel                    ; Stuck at GND due to stuck port clock               ;
; sd_controller:sd1|return_state.idle                       ; Stuck at GND due to stuck port clock               ;
; sd_controller:sd1|return_state.read_block_cmd             ; Stuck at GND due to stuck port clock               ;
; sd_controller:sd1|return_state.read_block_wait            ; Stuck at GND due to stuck port clock               ;
; sd_controller:sd1|return_state.read_block_data            ; Stuck at GND due to stuck port clock               ;
; sd_controller:sd1|return_state.send_cmd                   ; Stuck at GND due to stuck port clock               ;
; sd_controller:sd1|return_state.send_regreq                ; Stuck at GND due to stuck port clock               ;
; sd_controller:sd1|return_state.receive_ocr_wait           ; Stuck at GND due to stuck port clock               ;
; sd_controller:sd1|return_state.receive_byte_wait          ; Stuck at GND due to stuck port clock               ;
; sd_controller:sd1|return_state.receive_byte               ; Stuck at GND due to stuck port clock               ;
; sd_controller:sd1|return_state.write_block_cmd            ; Stuck at GND due to stuck port clock               ;
; sd_controller:sd1|return_state.write_block_init           ; Stuck at GND due to stuck port clock               ;
; sd_controller:sd1|return_state.write_block_data           ; Stuck at GND due to stuck port clock               ;
; sd_controller:sd1|return_state.write_block_byte           ; Stuck at GND due to stuck port clock               ;
; sd_controller:sd1|return_state.write_block_wait           ; Stuck at GND due to stuck port clock               ;
; sd_controller:sd1|state.rst                               ; Stuck at GND due to stuck port clock               ;
; sd_controller:sd1|state.init                              ; Stuck at GND due to stuck port clock               ;
; sd_controller:sd1|state.cmd0                              ; Stuck at GND due to stuck port clock               ;
; sd_controller:sd1|state.cmd8                              ; Stuck at GND due to stuck port clock               ;
; sd_controller:sd1|state.cmd55                             ; Stuck at GND due to stuck port clock               ;
; sd_controller:sd1|state.acmd41                            ; Stuck at GND due to stuck port clock               ;
; sd_controller:sd1|state.poll_cmd                          ; Stuck at GND due to stuck port clock               ;
; sd_controller:sd1|state.cmd58                             ; Stuck at GND due to stuck port clock               ;
; sd_controller:sd1|state.cardsel                           ; Stuck at GND due to stuck port clock               ;
; sd_controller:sd1|state.idle                              ; Stuck at GND due to stuck port clock               ;
; sd_controller:sd1|state.read_block_cmd                    ; Stuck at GND due to stuck port clock               ;
; sd_controller:sd1|state.read_block_wait                   ; Stuck at GND due to stuck port clock               ;
; sd_controller:sd1|state.read_block_data                   ; Stuck at GND due to stuck port clock               ;
; sd_controller:sd1|state.send_cmd                          ; Stuck at GND due to stuck port clock               ;
; sd_controller:sd1|state.send_regreq                       ; Stuck at GND due to stuck port clock               ;
; sd_controller:sd1|state.write_block_cmd                   ; Lost fanout                                        ;
; sd_controller:sd1|state.receive_ocr_wait                  ; Stuck at GND due to stuck port clock               ;
; sd_controller:sd1|state.receive_byte_wait                 ; Stuck at GND due to stuck port clock               ;
; sd_controller:sd1|state.receive_byte                      ; Stuck at GND due to stuck port clock               ;
; sd_controller:sd1|state.write_block_init                  ; Stuck at GND due to stuck port clock               ;
; sd_controller:sd1|state.write_block_data                  ; Stuck at GND due to stuck port clock               ;
; sd_controller:sd1|state.write_block_byte                  ; Stuck at GND due to stuck port clock               ;
; sd_controller:sd1|state.write_block_wait                  ; Stuck at GND due to stuck port clock               ;
; SBCTextDisplayRGB:io2|escState.none                       ; Lost fanout                                        ;
; SBCTextDisplayRGB:io2|escState.waitForLeftBracket         ; Lost fanout                                        ;
; SBCTextDisplayRGB:io2|escState.processingParams           ; Lost fanout                                        ;
; SBCTextDisplayRGB:io2|escState.processingAdditionalParams ; Stuck at GND due to stuck port data_in             ;
; SBCTextDisplayRGB:io2|dispState.dispWrite                 ; Stuck at GND due to stuck port data_in             ;
; SBCTextDisplayRGB:io2|dispState.clearChar                 ; Stuck at GND due to stuck port data_in             ;
; SBCTextDisplayRGB:io2|dispState.dispNextLoc               ; Stuck at GND due to stuck port data_in             ;
; SBCTextDisplayRGB:io2|startAddr[4..10]                    ; Stuck at GND due to stuck port clock_enable        ;
; SBCTextDisplayRGB:io2|cursorVertRestore[0..4]             ; Stuck at GND due to stuck port clock_enable        ;
; SBCTextDisplayRGB:io2|cursorHorizRestore[0..6]            ; Stuck at GND due to stuck port clock_enable        ;
; SBCTextDisplayRGB:io2|startAddr[0]                        ; Stuck at GND due to stuck port data_in             ;
; SBCTextDisplayRGB:io2|dispState.clearC2                   ; Stuck at GND due to stuck port data_in             ;
; Total Number of Removed Registers = 748                   ;                                                    ;
+-----------------------------------------------------------+----------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                   ;
+-----------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------+
; Register name                                             ; Reason for Removal        ; Registers Removed due to This Register                                                ;
+-----------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------+
; T80s:cpu1|T80:u0|BusReq_s                                 ; Stuck at GND              ; T80s:cpu1|T80:u0|BusAck, T80s:cpu1|T80:u0|Auto_Wait_t2, T80s:cpu1|T80:u0|PC[15],      ;
;                                                           ; due to stuck port data_in ; T80s:cpu1|T80:u0|PC[14], T80s:cpu1|T80:u0|PC[13], T80s:cpu1|T80:u0|PC[12],            ;
;                                                           ;                           ; T80s:cpu1|T80:u0|PC[11], T80s:cpu1|T80:u0|PC[10], T80s:cpu1|T80:u0|PC[9],             ;
;                                                           ;                           ; T80s:cpu1|T80:u0|PC[8], T80s:cpu1|T80:u0|PC[7], T80s:cpu1|T80:u0|PC[6],               ;
;                                                           ;                           ; T80s:cpu1|T80:u0|PC[5], T80s:cpu1|T80:u0|PC[4], T80s:cpu1|T80:u0|PC[3],               ;
;                                                           ;                           ; T80s:cpu1|T80:u0|PC[2], T80s:cpu1|T80:u0|PC[1], T80s:cpu1|T80:u0|PC[0],               ;
;                                                           ;                           ; T80s:cpu1|T80:u0|A[15], T80s:cpu1|T80:u0|A[14], T80s:cpu1|T80:u0|A[13],               ;
;                                                           ;                           ; T80s:cpu1|T80:u0|A[12], T80s:cpu1|T80:u0|A[11], T80s:cpu1|T80:u0|A[10],               ;
;                                                           ;                           ; T80s:cpu1|T80:u0|A[9], T80s:cpu1|T80:u0|A[8], T80s:cpu1|T80:u0|A[7],                  ;
;                                                           ;                           ; T80s:cpu1|T80:u0|A[6], T80s:cpu1|T80:u0|A[5], T80s:cpu1|T80:u0|A[4],                  ;
;                                                           ;                           ; T80s:cpu1|T80:u0|A[3], T80s:cpu1|T80:u0|A[2], T80s:cpu1|T80:u0|A[1],                  ;
;                                                           ;                           ; T80s:cpu1|T80:u0|A[0], T80s:cpu1|T80:u0|TmpAddr[15], T80s:cpu1|T80:u0|TmpAddr[14],    ;
;                                                           ;                           ; T80s:cpu1|T80:u0|TmpAddr[13], T80s:cpu1|T80:u0|TmpAddr[12],                           ;
;                                                           ;                           ; T80s:cpu1|T80:u0|TmpAddr[11], T80s:cpu1|T80:u0|TmpAddr[10],                           ;
;                                                           ;                           ; T80s:cpu1|T80:u0|TmpAddr[9], T80s:cpu1|T80:u0|TmpAddr[8],                             ;
;                                                           ;                           ; T80s:cpu1|T80:u0|TmpAddr[7], T80s:cpu1|T80:u0|TmpAddr[6],                             ;
;                                                           ;                           ; T80s:cpu1|T80:u0|TmpAddr[5], T80s:cpu1|T80:u0|TmpAddr[4],                             ;
;                                                           ;                           ; T80s:cpu1|T80:u0|TmpAddr[3], T80s:cpu1|T80:u0|TmpAddr[2],                             ;
;                                                           ;                           ; T80s:cpu1|T80:u0|TmpAddr[1], T80s:cpu1|T80:u0|TmpAddr[0], T80s:cpu1|T80:u0|IR[7],     ;
;                                                           ;                           ; T80s:cpu1|T80:u0|IR[6], T80s:cpu1|T80:u0|IR[5], T80s:cpu1|T80:u0|IR[4],               ;
;                                                           ;                           ; T80s:cpu1|T80:u0|IR[3], T80s:cpu1|T80:u0|IR[2], T80s:cpu1|T80:u0|IR[1],               ;
;                                                           ;                           ; T80s:cpu1|T80:u0|IR[0], T80s:cpu1|T80:u0|ISet[1], T80s:cpu1|T80:u0|ISet[0],           ;
;                                                           ;                           ; T80s:cpu1|T80:u0|XY_State[1], T80s:cpu1|T80:u0|XY_State[0],                           ;
;                                                           ;                           ; T80s:cpu1|T80:u0|MCycles[2], T80s:cpu1|T80:u0|MCycles[1],                             ;
;                                                           ;                           ; T80s:cpu1|T80:u0|MCycles[0], T80s:cpu1|T80:u0|DO[7], T80s:cpu1|T80:u0|DO[6],          ;
;                                                           ;                           ; T80s:cpu1|T80:u0|DO[5], T80s:cpu1|T80:u0|DO[4], T80s:cpu1|T80:u0|DO[3],               ;
;                                                           ;                           ; T80s:cpu1|T80:u0|DO[2], T80s:cpu1|T80:u0|DO[1], T80s:cpu1|T80:u0|DO[0],               ;
;                                                           ;                           ; T80s:cpu1|T80:u0|ACC[7], T80s:cpu1|T80:u0|ACC[6], T80s:cpu1|T80:u0|ACC[5],            ;
;                                                           ;                           ; T80s:cpu1|T80:u0|ACC[4], T80s:cpu1|T80:u0|ACC[3], T80s:cpu1|T80:u0|ACC[2],            ;
;                                                           ;                           ; T80s:cpu1|T80:u0|ACC[1], T80s:cpu1|T80:u0|ACC[0], T80s:cpu1|T80:u0|F[7],              ;
;                                                           ;                           ; T80s:cpu1|T80:u0|F[6], T80s:cpu1|T80:u0|F[5], T80s:cpu1|T80:u0|F[4],                  ;
;                                                           ;                           ; T80s:cpu1|T80:u0|F[3], T80s:cpu1|T80:u0|F[2], T80s:cpu1|T80:u0|F[1],                  ;
;                                                           ;                           ; T80s:cpu1|T80:u0|F[0], T80s:cpu1|T80:u0|Ap[7], T80s:cpu1|T80:u0|Ap[6],                ;
;                                                           ;                           ; T80s:cpu1|T80:u0|Ap[5], T80s:cpu1|T80:u0|Ap[4], T80s:cpu1|T80:u0|Ap[3],               ;
;                                                           ;                           ; T80s:cpu1|T80:u0|Ap[2], T80s:cpu1|T80:u0|Ap[1], T80s:cpu1|T80:u0|Ap[0],               ;
;                                                           ;                           ; T80s:cpu1|T80:u0|Fp[7], T80s:cpu1|T80:u0|Fp[6], T80s:cpu1|T80:u0|Fp[5],               ;
;                                                           ;                           ; T80s:cpu1|T80:u0|Fp[4], T80s:cpu1|T80:u0|Fp[3], T80s:cpu1|T80:u0|Fp[2],               ;
;                                                           ;                           ; T80s:cpu1|T80:u0|Fp[1], T80s:cpu1|T80:u0|Fp[0], T80s:cpu1|T80:u0|I[7],                ;
;                                                           ;                           ; T80s:cpu1|T80:u0|I[6], T80s:cpu1|T80:u0|I[5], T80s:cpu1|T80:u0|I[4],                  ;
;                                                           ;                           ; T80s:cpu1|T80:u0|I[3], T80s:cpu1|T80:u0|I[2], T80s:cpu1|T80:u0|I[1],                  ;
;                                                           ;                           ; T80s:cpu1|T80:u0|I[0], T80s:cpu1|T80:u0|R[7], T80s:cpu1|T80:u0|R[6],                  ;
;                                                           ;                           ; T80s:cpu1|T80:u0|R[5], T80s:cpu1|T80:u0|R[4], T80s:cpu1|T80:u0|R[3],                  ;
;                                                           ;                           ; T80s:cpu1|T80:u0|R[2], T80s:cpu1|T80:u0|R[1], T80s:cpu1|T80:u0|R[0],                  ;
;                                                           ;                           ; T80s:cpu1|T80:u0|SP[15], T80s:cpu1|T80:u0|SP[14], T80s:cpu1|T80:u0|SP[13],            ;
;                                                           ;                           ; T80s:cpu1|T80:u0|SP[12], T80s:cpu1|T80:u0|SP[11], T80s:cpu1|T80:u0|SP[10],            ;
;                                                           ;                           ; T80s:cpu1|T80:u0|SP[9], T80s:cpu1|T80:u0|SP[8], T80s:cpu1|T80:u0|SP[7],               ;
;                                                           ;                           ; T80s:cpu1|T80:u0|SP[6], T80s:cpu1|T80:u0|SP[5], T80s:cpu1|T80:u0|SP[4],               ;
;                                                           ;                           ; T80s:cpu1|T80:u0|SP[3], T80s:cpu1|T80:u0|SP[2], T80s:cpu1|T80:u0|SP[1],               ;
;                                                           ;                           ; T80s:cpu1|T80:u0|SP[0], T80s:cpu1|T80:u0|Alternate,                                   ;
;                                                           ;                           ; T80s:cpu1|T80:u0|Read_To_Reg_r[4], T80s:cpu1|T80:u0|Read_To_Reg_r[3],                 ;
;                                                           ;                           ; T80s:cpu1|T80:u0|Read_To_Reg_r[2], T80s:cpu1|T80:u0|Read_To_Reg_r[1],                 ;
;                                                           ;                           ; T80s:cpu1|T80:u0|Read_To_Reg_r[0], T80s:cpu1|T80:u0|Arith16_r,                        ;
;                                                           ;                           ; T80s:cpu1|T80:u0|BTR_r, T80s:cpu1|T80:u0|Z16_r, T80s:cpu1|T80:u0|ALU_Op_r[3],         ;
;                                                           ;                           ; T80s:cpu1|T80:u0|ALU_Op_r[2], T80s:cpu1|T80:u0|ALU_Op_r[1],                           ;
;                                                           ;                           ; T80s:cpu1|T80:u0|ALU_Op_r[0], T80s:cpu1|T80:u0|Save_ALU_r,                            ;
;                                                           ;                           ; T80s:cpu1|T80:u0|PreserveC_r, T80s:cpu1|T80:u0|XY_Ind, T80s:cpu1|T80:u0|RegBusA_r[0], ;
;                                                           ;                           ; T80s:cpu1|T80:u0|BusA[0], T80s:cpu1|T80:u0|MCycle[2], T80s:cpu1|T80:u0|MCycle[1],     ;
;                                                           ;                           ; T80s:cpu1|T80:u0|MCycle[0], T80s:cpu1|T80:u0|Pre_XY_F_M[2],                           ;
;                                                           ;                           ; T80s:cpu1|T80:u0|Pre_XY_F_M[1], T80s:cpu1|T80:u0|Pre_XY_F_M[0],                       ;
;                                                           ;                           ; T80s:cpu1|T80:u0|Halt_FF, T80s:cpu1|T80:u0|IntE_FF2, T80s:cpu1|T80:u0|No_BTR,         ;
;                                                           ;                           ; T80s:cpu1|T80:u0|BusA[1], T80s:cpu1|T80:u0|BusA[2], T80s:cpu1|T80:u0|BusA[3],         ;
;                                                           ;                           ; T80s:cpu1|T80:u0|BusA[4], T80s:cpu1|T80:u0|BusA[5], T80s:cpu1|T80:u0|BusA[6],         ;
;                                                           ;                           ; T80s:cpu1|T80:u0|BusA[7], T80s:cpu1|T80:u0|BusB[0], T80s:cpu1|T80:u0|BusB[1],         ;
;                                                           ;                           ; T80s:cpu1|T80:u0|BusB[2], T80s:cpu1|T80:u0|BusB[3], T80s:cpu1|T80:u0|BusB[4],         ;
;                                                           ;                           ; T80s:cpu1|T80:u0|BusB[5], T80s:cpu1|T80:u0|BusB[6], T80s:cpu1|T80:u0|BusB[7],         ;
;                                                           ;                           ; T80s:cpu1|T80:u0|RegBusA_r[1], T80s:cpu1|T80:u0|RegBusA_r[2],                         ;
;                                                           ;                           ; T80s:cpu1|T80:u0|RegBusA_r[3], T80s:cpu1|T80:u0|RegBusA_r[4],                         ;
;                                                           ;                           ; T80s:cpu1|T80:u0|RegBusA_r[5], T80s:cpu1|T80:u0|RegBusA_r[6],                         ;
;                                                           ;                           ; T80s:cpu1|T80:u0|RegBusA_r[7], T80s:cpu1|T80:u0|RegBusA_r[8],                         ;
;                                                           ;                           ; T80s:cpu1|T80:u0|RegBusA_r[9], T80s:cpu1|T80:u0|RegBusA_r[10],                        ;
;                                                           ;                           ; T80s:cpu1|T80:u0|RegBusA_r[11], T80s:cpu1|T80:u0|RegBusA_r[12],                       ;
;                                                           ;                           ; T80s:cpu1|T80:u0|RegBusA_r[13], T80s:cpu1|T80:u0|RegBusA_r[14],                       ;
;                                                           ;                           ; T80s:cpu1|T80:u0|RegBusA_r[15], T80s:cpu1|T80:u0|IncDecZ,                             ;
;                                                           ;                           ; T80s:cpu1|T80:u0|RegAddrC[0], T80s:cpu1|T80:u0|RegAddrC[1],                           ;
;                                                           ;                           ; T80s:cpu1|T80:u0|RegAddrC[2], T80s:cpu1|T80:u0|RegAddrB_r[0],                         ;
;                                                           ;                           ; T80s:cpu1|T80:u0|RegAddrB_r[1], T80s:cpu1|T80:u0|RegAddrB_r[2],                       ;
;                                                           ;                           ; T80s:cpu1|T80:u0|RegAddrA_r[0], T80s:cpu1|T80:u0|RegAddrA_r[1],                       ;
;                                                           ;                           ; T80s:cpu1|T80:u0|RegAddrA_r[2], T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[7][0],            ;
;                                                           ;                           ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[7][1],                                            ;
;                                                           ;                           ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[7][2],                                            ;
;                                                           ;                           ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[7][3],                                            ;
;                                                           ;                           ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[7][4],                                            ;
;                                                           ;                           ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[7][5],                                            ;
;                                                           ;                           ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[7][6],                                            ;
;                                                           ;                           ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[7][7],                                            ;
;                                                           ;                           ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[6][0],                                            ;
;                                                           ;                           ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[6][1],                                            ;
;                                                           ;                           ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[6][2],                                            ;
;                                                           ;                           ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[6][3],                                            ;
;                                                           ;                           ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[6][4],                                            ;
;                                                           ;                           ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[6][5],                                            ;
;                                                           ;                           ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[6][6],                                            ;
;                                                           ;                           ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[6][7],                                            ;
;                                                           ;                           ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[5][0],                                            ;
;                                                           ;                           ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[5][1],                                            ;
;                                                           ;                           ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[5][2],                                            ;
;                                                           ;                           ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[5][3],                                            ;
;                                                           ;                           ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[5][4],                                            ;
;                                                           ;                           ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[5][5],                                            ;
;                                                           ;                           ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[5][6],                                            ;
;                                                           ;                           ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[5][7],                                            ;
;                                                           ;                           ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[4][0],                                            ;
;                                                           ;                           ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[4][1],                                            ;
;                                                           ;                           ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[4][2],                                            ;
;                                                           ;                           ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[4][3],                                            ;
;                                                           ;                           ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[4][4],                                            ;
;                                                           ;                           ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[4][5],                                            ;
;                                                           ;                           ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[4][6],                                            ;
;                                                           ;                           ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[4][7],                                            ;
;                                                           ;                           ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[3][0],                                            ;
;                                                           ;                           ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[3][1],                                            ;
;                                                           ;                           ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[3][2],                                            ;
;                                                           ;                           ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[3][3],                                            ;
;                                                           ;                           ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[3][4],                                            ;
;                                                           ;                           ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[3][5],                                            ;
;                                                           ;                           ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[3][6],                                            ;
;                                                           ;                           ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[3][7],                                            ;
;                                                           ;                           ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[2][0],                                            ;
;                                                           ;                           ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[2][1],                                            ;
;                                                           ;                           ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[2][2],                                            ;
;                                                           ;                           ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[2][3],                                            ;
;                                                           ;                           ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[2][4],                                            ;
;                                                           ;                           ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[2][5],                                            ;
;                                                           ;                           ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[2][6],                                            ;
;                                                           ;                           ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[2][7],                                            ;
;                                                           ;                           ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[1][0],                                            ;
;                                                           ;                           ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[1][1],                                            ;
;                                                           ;                           ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[1][2],                                            ;
;                                                           ;                           ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[1][3],                                            ;
;                                                           ;                           ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[1][4],                                            ;
;                                                           ;                           ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[1][5],                                            ;
;                                                           ;                           ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[1][6],                                            ;
;                                                           ;                           ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[1][7],                                            ;
;                                                           ;                           ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[0][0],                                            ;
;                                                           ;                           ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[0][1],                                            ;
;                                                           ;                           ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[0][2],                                            ;
;                                                           ;                           ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[0][3],                                            ;
;                                                           ;                           ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[0][4],                                            ;
;                                                           ;                           ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[0][5],                                            ;
;                                                           ;                           ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[0][6],                                            ;
;                                                           ;                           ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[0][7],                                            ;
;                                                           ;                           ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[7][0],                                            ;
;                                                           ;                           ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[7][1],                                            ;
;                                                           ;                           ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[7][2],                                            ;
;                                                           ;                           ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[7][3],                                            ;
;                                                           ;                           ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[7][4],                                            ;
;                                                           ;                           ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[7][5],                                            ;
;                                                           ;                           ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[7][6],                                            ;
;                                                           ;                           ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[7][7],                                            ;
;                                                           ;                           ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[6][0],                                            ;
;                                                           ;                           ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[6][1],                                            ;
;                                                           ;                           ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[6][2],                                            ;
;                                                           ;                           ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[6][3],                                            ;
;                                                           ;                           ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[6][4],                                            ;
;                                                           ;                           ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[6][5],                                            ;
;                                                           ;                           ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[6][6],                                            ;
;                                                           ;                           ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[6][7],                                            ;
;                                                           ;                           ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[5][0],                                            ;
;                                                           ;                           ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[5][1],                                            ;
;                                                           ;                           ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[5][2],                                            ;
;                                                           ;                           ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[5][3],                                            ;
;                                                           ;                           ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[5][4],                                            ;
;                                                           ;                           ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[5][5],                                            ;
;                                                           ;                           ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[5][6],                                            ;
;                                                           ;                           ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[5][7],                                            ;
;                                                           ;                           ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[4][0],                                            ;
;                                                           ;                           ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[4][1],                                            ;
;                                                           ;                           ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[4][2],                                            ;
;                                                           ;                           ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[4][3],                                            ;
;                                                           ;                           ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[4][4],                                            ;
;                                                           ;                           ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[4][5],                                            ;
;                                                           ;                           ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[4][6],                                            ;
;                                                           ;                           ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[4][7],                                            ;
;                                                           ;                           ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[3][0],                                            ;
;                                                           ;                           ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[3][1],                                            ;
;                                                           ;                           ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[3][2],                                            ;
;                                                           ;                           ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[3][3],                                            ;
;                                                           ;                           ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[3][4],                                            ;
;                                                           ;                           ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[3][5],                                            ;
;                                                           ;                           ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[3][6],                                            ;
;                                                           ;                           ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[3][7],                                            ;
;                                                           ;                           ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[2][0],                                            ;
;                                                           ;                           ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[2][1],                                            ;
;                                                           ;                           ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[2][2],                                            ;
;                                                           ;                           ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[2][3],                                            ;
;                                                           ;                           ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[2][4],                                            ;
;                                                           ;                           ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[2][5],                                            ;
;                                                           ;                           ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[2][6],                                            ;
;                                                           ;                           ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[2][7],                                            ;
;                                                           ;                           ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[1][0],                                            ;
;                                                           ;                           ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[1][1],                                            ;
;                                                           ;                           ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[1][2],                                            ;
;                                                           ;                           ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[1][3],                                            ;
;                                                           ;                           ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[1][4],                                            ;
;                                                           ;                           ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[1][5],                                            ;
;                                                           ;                           ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[1][6],                                            ;
;                                                           ;                           ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[1][7],                                            ;
;                                                           ;                           ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[0][0],                                            ;
;                                                           ;                           ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[0][1],                                            ;
;                                                           ;                           ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[0][2],                                            ;
;                                                           ;                           ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[0][3],                                            ;
;                                                           ;                           ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[0][4],                                            ;
;                                                           ;                           ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[0][5],                                            ;
;                                                           ;                           ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[0][6],                                            ;
;                                                           ;                           ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[0][7]                                             ;
; sd_controller:sd1|clkCount[0]                             ; Stuck at GND              ; sd_controller:sd1|recv_data[6], sd_controller:sd1|recv_data[5],                       ;
;                                                           ; due to stuck port data_in ; sd_controller:sd1|recv_data[4], sd_controller:sd1|recv_data[3],                       ;
;                                                           ;                           ; sd_controller:sd1|recv_data[2], sd_controller:sd1|recv_data[1],                       ;
;                                                           ;                           ; sd_controller:sd1|recv_data[0], sd_controller:sd1|recv_data[7],                       ;
;                                                           ;                           ; sd_controller:sd1|recv_data[8], sd_controller:sd1|recv_data[9],                       ;
;                                                           ;                           ; sd_controller:sd1|recv_data[10], sd_controller:sd1|recv_data[11],                     ;
;                                                           ;                           ; sd_controller:sd1|recv_data[12], sd_controller:sd1|recv_data[13],                     ;
;                                                           ;                           ; sd_controller:sd1|recv_data[14], sd_controller:sd1|recv_data[15],                     ;
;                                                           ;                           ; sd_controller:sd1|recv_data[16], sd_controller:sd1|recv_data[17],                     ;
;                                                           ;                           ; sd_controller:sd1|recv_data[18], sd_controller:sd1|recv_data[19],                     ;
;                                                           ;                           ; sd_controller:sd1|recv_data[20], sd_controller:sd1|recv_data[21],                     ;
;                                                           ;                           ; sd_controller:sd1|recv_data[22], sd_controller:sd1|recv_data[23],                     ;
;                                                           ;                           ; sd_controller:sd1|recv_data[24], sd_controller:sd1|recv_data[25],                     ;
;                                                           ;                           ; sd_controller:sd1|recv_data[26], sd_controller:sd1|recv_data[27],                     ;
;                                                           ;                           ; sd_controller:sd1|recv_data[28], sd_controller:sd1|recv_data[29],                     ;
;                                                           ;                           ; sd_controller:sd1|recv_data[30], sd_controller:sd1|recv_data[31],                     ;
;                                                           ;                           ; sd_controller:sd1|dout[0], sd_controller:sd1|dout[1], sd_controller:sd1|dout[2],      ;
;                                                           ;                           ; sd_controller:sd1|dout[3], sd_controller:sd1|dout[4], sd_controller:sd1|dout[5],      ;
;                                                           ;                           ; sd_controller:sd1|dout[6], sd_controller:sd1|dout[7], sd_controller:sd1|block_busy,   ;
;                                                           ;                           ; sd_controller:sd1|data_sig[0], sd_controller:sd1|data_sig[1],                         ;
;                                                           ;                           ; sd_controller:sd1|data_sig[2], sd_controller:sd1|data_sig[3],                         ;
;                                                           ;                           ; sd_controller:sd1|data_sig[4], sd_controller:sd1|data_sig[5],                         ;
;                                                           ;                           ; sd_controller:sd1|data_sig[6], sd_controller:sd1|data_sig[7], sd_controller:sd1|sdhc, ;
;                                                           ;                           ; sd_controller:sd1|block_start_ack, sd_controller:sd1|init_busy,                       ;
;                                                           ;                           ; sd_controller:sd1|response_mode, sd_controller:sd1|cmd_mode,                          ;
;                                                           ;                           ; sd_controller:sd1|cmd_out[0], sd_controller:sd1|cmd_out[1],                           ;
;                                                           ;                           ; sd_controller:sd1|cmd_out[2], sd_controller:sd1|cmd_out[3],                           ;
;                                                           ;                           ; sd_controller:sd1|cmd_out[4], sd_controller:sd1|cmd_out[5],                           ;
;                                                           ;                           ; sd_controller:sd1|cmd_out[6], sd_controller:sd1|cmd_out[7],                           ;
;                                                           ;                           ; sd_controller:sd1|cmd_out[8], sd_controller:sd1|cmd_out[9],                           ;
;                                                           ;                           ; sd_controller:sd1|cmd_out[10], sd_controller:sd1|cmd_out[11],                         ;
;                                                           ;                           ; sd_controller:sd1|cmd_out[12], sd_controller:sd1|cmd_out[13],                         ;
;                                                           ;                           ; sd_controller:sd1|cmd_out[14], sd_controller:sd1|cmd_out[15],                         ;
;                                                           ;                           ; sd_controller:sd1|cmd_out[16], sd_controller:sd1|cmd_out[17],                         ;
;                                                           ;                           ; sd_controller:sd1|cmd_out[18], sd_controller:sd1|cmd_out[19],                         ;
;                                                           ;                           ; sd_controller:sd1|cmd_out[20], sd_controller:sd1|cmd_out[21],                         ;
;                                                           ;                           ; sd_controller:sd1|cmd_out[22], sd_controller:sd1|cmd_out[23],                         ;
;                                                           ;                           ; sd_controller:sd1|cmd_out[24], sd_controller:sd1|cmd_out[25],                         ;
;                                                           ;                           ; sd_controller:sd1|cmd_out[26], sd_controller:sd1|cmd_out[27],                         ;
;                                                           ;                           ; sd_controller:sd1|cmd_out[28], sd_controller:sd1|cmd_out[29],                         ;
;                                                           ;                           ; sd_controller:sd1|cmd_out[30], sd_controller:sd1|cmd_out[31],                         ;
;                                                           ;                           ; sd_controller:sd1|cmd_out[32], sd_controller:sd1|cmd_out[33],                         ;
;                                                           ;                           ; sd_controller:sd1|cmd_out[34], sd_controller:sd1|cmd_out[35],                         ;
;                                                           ;                           ; sd_controller:sd1|cmd_out[36], sd_controller:sd1|cmd_out[37],                         ;
;                                                           ;                           ; sd_controller:sd1|cmd_out[38], sd_controller:sd1|cmd_out[39],                         ;
;                                                           ;                           ; sd_controller:sd1|cmd_out[40], sd_controller:sd1|cmd_out[41],                         ;
;                                                           ;                           ; sd_controller:sd1|cmd_out[42], sd_controller:sd1|cmd_out[43],                         ;
;                                                           ;                           ; sd_controller:sd1|cmd_out[44], sd_controller:sd1|cmd_out[45],                         ;
;                                                           ;                           ; sd_controller:sd1|cmd_out[46], sd_controller:sd1|cmd_out[47],                         ;
;                                                           ;                           ; sd_controller:sd1|cmd_out[48], sd_controller:sd1|cmd_out[49],                         ;
;                                                           ;                           ; sd_controller:sd1|cmd_out[50], sd_controller:sd1|cmd_out[51],                         ;
;                                                           ;                           ; sd_controller:sd1|cmd_out[52], sd_controller:sd1|cmd_out[53],                         ;
;                                                           ;                           ; sd_controller:sd1|cmd_out[54], sd_controller:sd1|cmd_out[55],                         ;
;                                                           ;                           ; sd_controller:sd1|sd_write_flag, sd_controller:sd1|sd_read_flag,                      ;
;                                                           ;                           ; sd_controller:sd1|HighSpeed, sd_controller:sd1|sdCS,                                  ;
;                                                           ;                           ; sd_controller:sd1|\fsm:bit_counter[0], sd_controller:sd1|\fsm:bit_counter[1],         ;
;                                                           ;                           ; sd_controller:sd1|\fsm:bit_counter[2], sd_controller:sd1|\fsm:bit_counter[3],         ;
;                                                           ;                           ; sd_controller:sd1|\fsm:bit_counter[4], sd_controller:sd1|\fsm:bit_counter[5],         ;
;                                                           ;                           ; sd_controller:sd1|\fsm:bit_counter[6], sd_controller:sd1|\fsm:bit_counter[7],         ;
;                                                           ;                           ; sd_controller:sd1|\fsm:byte_counter[0], sd_controller:sd1|\fsm:byte_counter[1],       ;
;                                                           ;                           ; sd_controller:sd1|\fsm:byte_counter[2], sd_controller:sd1|\fsm:byte_counter[3],       ;
;                                                           ;                           ; sd_controller:sd1|\fsm:byte_counter[4], sd_controller:sd1|\fsm:byte_counter[5],       ;
;                                                           ;                           ; sd_controller:sd1|\fsm:byte_counter[6], sd_controller:sd1|\fsm:byte_counter[7],       ;
;                                                           ;                           ; sd_controller:sd1|\fsm:byte_counter[8], sd_controller:sd1|\fsm:byte_counter[9],       ;
;                                                           ;                           ; T80s:cpu1|DI_Reg[0], T80s:cpu1|DI_Reg[7], T80s:cpu1|DI_Reg[6], T80s:cpu1|DI_Reg[5],   ;
;                                                           ;                           ; T80s:cpu1|DI_Reg[4], T80s:cpu1|DI_Reg[3], T80s:cpu1|DI_Reg[2], T80s:cpu1|DI_Reg[1],   ;
;                                                           ;                           ; sd_controller:sd1|address[0], sd_controller:sd1|block_read,                           ;
;                                                           ;                           ; sd_controller:sd1|block_write, sd_controller:sd1|led_on_count[7],                     ;
;                                                           ;                           ; sd_controller:sd1|led_on_count[6], sd_controller:sd1|led_on_count[3],                 ;
;                                                           ;                           ; sd_controller:sd1|address[1], sd_controller:sd1|address[2],                           ;
;                                                           ;                           ; sd_controller:sd1|address[3], sd_controller:sd1|address[4],                           ;
;                                                           ;                           ; sd_controller:sd1|address[5], sd_controller:sd1|address[6],                           ;
;                                                           ;                           ; sd_controller:sd1|address[7], sd_controller:sd1|address[8],                           ;
;                                                           ;                           ; sd_controller:sd1|address[24], sd_controller:sd1|address[25],                         ;
;                                                           ;                           ; sd_controller:sd1|address[26], sd_controller:sd1|address[27],                         ;
;                                                           ;                           ; sd_controller:sd1|address[28], sd_controller:sd1|address[29],                         ;
;                                                           ;                           ; sd_controller:sd1|address[30], sd_controller:sd1|address[31],                         ;
;                                                           ;                           ; sd_controller:sd1|address[9], sd_controller:sd1|address[10],                          ;
;                                                           ;                           ; sd_controller:sd1|address[11], sd_controller:sd1|address[12],                         ;
;                                                           ;                           ; sd_controller:sd1|address[13], sd_controller:sd1|address[14],                         ;
;                                                           ;                           ; sd_controller:sd1|address[15], sd_controller:sd1|address[16],                         ;
;                                                           ;                           ; sd_controller:sd1|address[17], sd_controller:sd1|address[18],                         ;
;                                                           ;                           ; sd_controller:sd1|address[19], sd_controller:sd1|address[20],                         ;
;                                                           ;                           ; sd_controller:sd1|address[21], sd_controller:sd1|address[22],                         ;
;                                                           ;                           ; sd_controller:sd1|address[23]                                                         ;
; T80s:cpu1|T80:u0|NMICycle                                 ; Stuck at GND              ; T80s:cpu1|WR_n, n_RomActive, sd_controller:sd1|din_latched[0],                        ;
;                                                           ; due to stuck port data_in ; sd_controller:sd1|din_latched[1], sd_controller:sd1|din_latched[2],                   ;
;                                                           ;                           ; sd_controller:sd1|din_latched[3], sd_controller:sd1|din_latched[4],                   ;
;                                                           ;                           ; sd_controller:sd1|din_latched[5], sd_controller:sd1|din_latched[6],                   ;
;                                                           ;                           ; sd_controller:sd1|din_latched[7], SBCTextDisplayRGB:io2|func_reset,                   ;
;                                                           ;                           ; SBCTextDisplayRGB:io2|controlReg[5], SBCTextDisplayRGB:io2|controlReg[6],             ;
;                                                           ;                           ; SBCTextDisplayRGB:io2|controlReg[7], SBCTextDisplayRGB:io2|dispByteLatch[0],          ;
;                                                           ;                           ; SBCTextDisplayRGB:io2|dispByteLatch[1], SBCTextDisplayRGB:io2|dispByteLatch[2],       ;
;                                                           ;                           ; SBCTextDisplayRGB:io2|dispByteLatch[3], SBCTextDisplayRGB:io2|dispByteLatch[4],       ;
;                                                           ;                           ; SBCTextDisplayRGB:io2|dispByteLatch[5], SBCTextDisplayRGB:io2|dispByteLatch[6],       ;
;                                                           ;                           ; SBCTextDisplayRGB:io2|dispByteLatch[7], bufferedUART:io1|func_reset,                  ;
;                                                           ;                           ; bufferedUART:io1|controlReg[5], bufferedUART:io1|controlReg[6],                       ;
;                                                           ;                           ; bufferedUART:io1|controlReg[7], bufferedUART:io1|txByteLatch[0],                      ;
;                                                           ;                           ; bufferedUART:io1|txByteLatch[1], bufferedUART:io1|txByteLatch[2],                     ;
;                                                           ;                           ; bufferedUART:io1|txByteLatch[3], bufferedUART:io1|txByteLatch[4],                     ;
;                                                           ;                           ; bufferedUART:io1|txByteLatch[5], bufferedUART:io1|txByteLatch[6],                     ;
;                                                           ;                           ; bufferedUART:io1|txByteLatch[7], sd_controller:sd1|host_write_flag,                   ;
;                                                           ;                           ; SBCTextDisplayRGB:io2|attInverse, SBCTextDisplayRGB:io2|attBold,                      ;
;                                                           ;                           ; SBCTextDisplayRGB:io2|dispByteWritten, bufferedUART:io1|txByteWritten,                ;
;                                                           ;                           ; SBCTextDisplayRGB:io2|paramCount[2], SBCTextDisplayRGB:io2|paramCount[1],             ;
;                                                           ;                           ; SBCTextDisplayRGB:io2|paramCount[0], SBCTextDisplayRGB:io2|param1[6],                 ;
;                                                           ;                           ; SBCTextDisplayRGB:io2|param1[5], SBCTextDisplayRGB:io2|param1[4],                     ;
;                                                           ;                           ; SBCTextDisplayRGB:io2|param1[3], SBCTextDisplayRGB:io2|param1[2],                     ;
;                                                           ;                           ; SBCTextDisplayRGB:io2|param1[1], SBCTextDisplayRGB:io2|param1[0],                     ;
;                                                           ;                           ; SBCTextDisplayRGB:io2|param2[6], SBCTextDisplayRGB:io2|param2[5],                     ;
;                                                           ;                           ; SBCTextDisplayRGB:io2|param2[4], SBCTextDisplayRGB:io2|param2[3],                     ;
;                                                           ;                           ; SBCTextDisplayRGB:io2|param2[2], SBCTextDisplayRGB:io2|param2[1],                     ;
;                                                           ;                           ; SBCTextDisplayRGB:io2|param2[0], SBCTextDisplayRGB:io2|param3[6],                     ;
;                                                           ;                           ; SBCTextDisplayRGB:io2|param3[5], SBCTextDisplayRGB:io2|param3[4],                     ;
;                                                           ;                           ; SBCTextDisplayRGB:io2|param3[3], SBCTextDisplayRGB:io2|param3[2],                     ;
;                                                           ;                           ; SBCTextDisplayRGB:io2|param3[1], SBCTextDisplayRGB:io2|param3[0],                     ;
;                                                           ;                           ; SBCTextDisplayRGB:io2|param4[6], SBCTextDisplayRGB:io2|param4[5],                     ;
;                                                           ;                           ; SBCTextDisplayRGB:io2|param4[4], SBCTextDisplayRGB:io2|param4[3],                     ;
;                                                           ;                           ; SBCTextDisplayRGB:io2|param4[2], SBCTextDisplayRGB:io2|param4[1],                     ;
;                                                           ;                           ; SBCTextDisplayRGB:io2|param4[0], SBCTextDisplayRGB:io2|kbInPointer[0],                ;
;                                                           ;                           ; SBCTextDisplayRGB:io2|kbInPointer[1], SBCTextDisplayRGB:io2|kbInPointer[2],           ;
;                                                           ;                           ; SBCTextDisplayRGB:io2|kbInPointer[3], bufferedUART:io1|txBuffer[7],                   ;
;                                                           ;                           ; bufferedUART:io1|txBuffer[6], bufferedUART:io1|txBuffer[5],                           ;
;                                                           ;                           ; bufferedUART:io1|txBuffer[4], bufferedUART:io1|txBuffer[3],                           ;
;                                                           ;                           ; bufferedUART:io1|txBuffer[2], bufferedUART:io1|txBuffer[1],                           ;
;                                                           ;                           ; bufferedUART:io1|txBuffer[0], bufferedUART:io1|txByteSent,                            ;
;                                                           ;                           ; SBCTextDisplayRGB:io2|startAddr[6], SBCTextDisplayRGB:io2|startAddr[5],               ;
;                                                           ;                           ; SBCTextDisplayRGB:io2|startAddr[4], SBCTextDisplayRGB:io2|startAddr[10],              ;
;                                                           ;                           ; SBCTextDisplayRGB:io2|startAddr[9], SBCTextDisplayRGB:io2|startAddr[8],               ;
;                                                           ;                           ; SBCTextDisplayRGB:io2|startAddr[7], SBCTextDisplayRGB:io2|cursorVertRestore[0],       ;
;                                                           ;                           ; SBCTextDisplayRGB:io2|cursorVertRestore[1],                                           ;
;                                                           ;                           ; SBCTextDisplayRGB:io2|cursorVertRestore[2],                                           ;
;                                                           ;                           ; SBCTextDisplayRGB:io2|cursorVertRestore[3],                                           ;
;                                                           ;                           ; SBCTextDisplayRGB:io2|cursorVertRestore[4],                                           ;
;                                                           ;                           ; SBCTextDisplayRGB:io2|cursorHorizRestore[6],                                          ;
;                                                           ;                           ; SBCTextDisplayRGB:io2|cursorHorizRestore[5],                                          ;
;                                                           ;                           ; SBCTextDisplayRGB:io2|cursorHorizRestore[4],                                          ;
;                                                           ;                           ; SBCTextDisplayRGB:io2|cursorHorizRestore[3],                                          ;
;                                                           ;                           ; SBCTextDisplayRGB:io2|cursorHorizRestore[2],                                          ;
;                                                           ;                           ; SBCTextDisplayRGB:io2|cursorHorizRestore[1],                                          ;
;                                                           ;                           ; SBCTextDisplayRGB:io2|cursorHorizRestore[0], SBCTextDisplayRGB:io2|startAddr[0]       ;
; T80s:cpu1|T80:u0|IntCycle                                 ; Stuck at GND              ; T80s:cpu1|T80:u0|IStatus[0], T80s:cpu1|T80:u0|IStatus[1], T80s:cpu1|RD_n,             ;
;                                                           ; due to stuck port data_in ; T80s:cpu1|IORQ_n, T80s:cpu1|MREQ_n, T80s:cpu1|T80:u0|Auto_Wait_t1,                    ;
;                                                           ;                           ; SBCTextDisplayRGB:io2|kbReadPointer[3], SBCTextDisplayRGB:io2|kbReadPointer[2],       ;
;                                                           ;                           ; SBCTextDisplayRGB:io2|kbReadPointer[1], SBCTextDisplayRGB:io2|kbReadPointer[0],       ;
;                                                           ;                           ; SBCTextDisplayRGB:io2|dataOut[6], SBCTextDisplayRGB:io2|dataOut[5],                   ;
;                                                           ;                           ; SBCTextDisplayRGB:io2|dataOut[4], SBCTextDisplayRGB:io2|dataOut[3],                   ;
;                                                           ;                           ; SBCTextDisplayRGB:io2|dataOut[2], bufferedUART:io1|rxReadPointer[5],                  ;
;                                                           ;                           ; bufferedUART:io1|rxReadPointer[4], bufferedUART:io1|rxReadPointer[3],                 ;
;                                                           ;                           ; bufferedUART:io1|rxReadPointer[2], bufferedUART:io1|rxReadPointer[1],                 ;
;                                                           ;                           ; bufferedUART:io1|rxReadPointer[0], bufferedUART:io1|dataOut[6],                       ;
;                                                           ;                           ; bufferedUART:io1|dataOut[5], bufferedUART:io1|dataOut[4],                             ;
;                                                           ;                           ; bufferedUART:io1|dataOut[2], sd_controller:sd1|host_read_flag,                        ;
;                                                           ;                           ; SBCTextDisplayRGB:io2|dataOut[7], bufferedUART:io1|dataOut[7],                        ;
;                                                           ;                           ; SBCTextDisplayRGB:io2|dataOut[1], SBCTextDisplayRGB:io2|dataOut[0],                   ;
;                                                           ;                           ; bufferedUART:io1|dataOut[3], bufferedUART:io1|dataOut[1],                             ;
;                                                           ;                           ; bufferedUART:io1|dataOut[0]                                                           ;
; sd_controller:sd1|state.rst                               ; Stuck at GND              ; sd_controller:sd1|state.init, sd_controller:sd1|state.cmd58,                          ;
;                                                           ; due to stuck port clock   ; sd_controller:sd1|state.idle, sd_controller:sd1|state.send_cmd,                       ;
;                                                           ;                           ; sd_controller:sd1|state.send_regreq, sd_controller:sd1|state.write_block_cmd,         ;
;                                                           ;                           ; sd_controller:sd1|state.write_block_data                                              ;
; SBCTextDisplayRGB:io2|escState.processingAdditionalParams ; Stuck at GND              ; SBCTextDisplayRGB:io2|dispState.dispWrite,                                            ;
;                                                           ; due to stuck port data_in ; SBCTextDisplayRGB:io2|dispState.clearChar                                             ;
; T80s:cpu1|T80:u0|INT_s                                    ; Stuck at GND              ; T80s:cpu1|T80:u0|IntE_FF1                                                             ;
;                                                           ; due to stuck port data_in ;                                                                                       ;
; sd_controller:sd1|led_on_count[5]                         ; Stuck at GND              ; sd_controller:sd1|driveLED                                                            ;
;                                                           ; due to stuck port clock   ;                                                                                       ;
+-----------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 282   ;
; Number of registers using Synchronous Clear  ; 148   ;
; Number of registers using Synchronous Load   ; 13    ;
; Number of registers using Asynchronous Clear ; 8     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 204   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------+
; Inverted Register Statistics                      ;
+-----------------------------------------+---------+
; Inverted Register                       ; Fan out ;
+-----------------------------------------+---------+
; SBCTextDisplayRGB:io2|dispAttWRData[0]  ; 2       ;
; SBCTextDisplayRGB:io2|cursorOn          ; 1       ;
; SBCTextDisplayRGB:io2|dispAttWRData[1]  ; 2       ;
; SBCTextDisplayRGB:io2|dispAttWRData[2]  ; 2       ;
; SBCTextDisplayRGB:io2|dispAttWRData[3]  ; 1       ;
; SBCTextDisplayRGB:io2|ps2ClkOut         ; 3       ;
; SBCTextDisplayRGB:io2|ps2DataOut        ; 3       ;
; bufferedUART:io1|rxdFiltered            ; 4       ;
; SBCTextDisplayRGB:io2|n_kbWR            ; 24      ;
; SBCTextDisplayRGB:io2|ps2WriteByte[4]   ; 2       ;
; SBCTextDisplayRGB:io2|ps2WriteByte[3]   ; 3       ;
; SBCTextDisplayRGB:io2|ps2WriteByte[2]   ; 2       ;
; SBCTextDisplayRGB:io2|ps2WriteByte[1]   ; 2       ;
; SBCTextDisplayRGB:io2|ps2WriteByte[0]   ; 2       ;
; SBCTextDisplayRGB:io2|ps2ClkFiltered    ; 12      ;
; SBCTextDisplayRGB:io2|ps2PrevClk        ; 10      ;
; SBCTextDisplayRGB:io2|ps2WriteByte2[3]  ; 3       ;
; SBCTextDisplayRGB:io2|ps2WriteByte2[2]  ; 2       ;
; SBCTextDisplayRGB:io2|ps2WriteByte2[1]  ; 2       ;
; SBCTextDisplayRGB:io2|ps2WriteByte2[0]  ; 2       ;
; SBCTextDisplayRGB:io2|ps2Caps           ; 3       ;
; Total number of inverted registers = 21 ;         ;
+-----------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------+
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |Microcomputer|SBCTextDisplayRGB:io2|charVert[4]               ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |Microcomputer|SBCTextDisplayRGB:io2|charHoriz[1]              ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |Microcomputer|SBCTextDisplayRGB:io2|pixelCount[2]             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Microcomputer|SBCTextDisplayRGB:io2|ps2Byte[6]                ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |Microcomputer|SBCTextDisplayRGB:io2|ps2ConvertedByte[6]       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Microcomputer|SBCTextDisplayRGB:io2|pixelClockCount[3]        ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Microcomputer|SBCTextDisplayRGB:io2|ps2ClkCount[3]            ;
; 4:1                ; 26 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |Microcomputer|SBCTextDisplayRGB:io2|kbWatchdogTimer[4]        ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Microcomputer|SBCTextDisplayRGB:io2|charScanLine[0]           ;
; 5:1                ; 6 bits    ; 18 LEs        ; 6 LEs                ; 12 LEs                 ; Yes        ; |Microcomputer|bufferedUART:io1|rxClockCount[3]                ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |Microcomputer|SBCTextDisplayRGB:io2|ps2WriteClkCount[0]       ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |Microcomputer|bufferedUART:io1|rxBitCount[0]                  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |Microcomputer|SBCTextDisplayRGB:io2|dispCharWRData[0]         ;
; 5:1                ; 11 bits   ; 33 LEs        ; 11 LEs               ; 22 LEs                 ; Yes        ; |Microcomputer|bufferedUART:io1|txBitCount[0]                  ;
; 6:1                ; 6 bits    ; 24 LEs        ; 6 LEs                ; 18 LEs                 ; Yes        ; |Microcomputer|bufferedUART:io1|txClockCount[3]                ;
; 7:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |Microcomputer|SBCTextDisplayRGB:io2|videoR1                   ;
; 7:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |Microcomputer|SBCTextDisplayRGB:io2|cursorHorizRestore[6]     ;
; 8:1                ; 26 bits   ; 130 LEs       ; 26 LEs               ; 104 LEs                ; Yes        ; |Microcomputer|SBCTextDisplayRGB:io2|kbWriteTimer[2]           ;
; 6:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |Microcomputer|SBCTextDisplayRGB:io2|startAddr[4]              ;
; 10:1               ; 3 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |Microcomputer|SBCTextDisplayRGB:io2|videoR0                   ;
; 8:1                ; 5 bits    ; 25 LEs        ; 5 LEs                ; 20 LEs                 ; Yes        ; |Microcomputer|SBCTextDisplayRGB:io2|cursorVertRestore[2]      ;
; 17:1               ; 7 bits    ; 77 LEs        ; 35 LEs               ; 42 LEs                 ; Yes        ; |Microcomputer|SBCTextDisplayRGB:io2|cursorHoriz[0]            ;
; 22:1               ; 3 bits    ; 42 LEs        ; 18 LEs               ; 24 LEs                 ; Yes        ; |Microcomputer|SBCTextDisplayRGB:io2|cursorVert[4]             ;
; 7:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |Microcomputer|SBCTextDisplayRGB:io2|ps2WriteByte[0]           ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |Microcomputer|SBCTextDisplayRGB:io2|dispState                 ;
; 7:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |Microcomputer|bufferedUART:io1|txState.stopBit                ;
; 7:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |Microcomputer|bufferedUART:io1|rxState.dataBit                ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |Microcomputer|sd_controller:sd1|return_state.write_block_wait ;
; 11:1               ; 12 bits   ; 84 LEs        ; 36 LEs               ; 48 LEs                 ; No         ; |Microcomputer|sd_controller:sd1|Selector99                    ;
; 12:1               ; 2 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; No         ; |Microcomputer|sd_controller:sd1|Selector90                    ;
; 12:1               ; 2 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |Microcomputer|sd_controller:sd1|Selector97                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for Z80_CPM_BASIC_ROM:rom1|altsyncram:altsyncram_component|altsyncram_ab81:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                             ;
+---------------------------------+--------------------+------+------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                              ;
+---------------------------------+--------------------+------+------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SBCTextDisplayRGB:io2|SansBoldRom:\GEN_EXT_SCHARS:fontRom|altsyncram:altsyncram_component|altsyncram_6fv3:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SBCTextDisplayRGB:io2|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SBCTextDisplayRGB:io2|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                  ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                   ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------+
; Parameter Settings for User Entity Instance: T80s:cpu1 ;
+----------------+-------+-------------------------------+
; Parameter Name ; Value ; Type                          ;
+----------------+-------+-------------------------------+
; mode           ; 1     ; Signed Integer                ;
; t2write        ; 1     ; Signed Integer                ;
; iowait         ; 0     ; Signed Integer                ;
+----------------+-------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: T80s:cpu1|T80:u0 ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; mode           ; 1     ; Signed Integer                       ;
; iowait         ; 0     ; Signed Integer                       ;
; flag_c         ; 0     ; Signed Integer                       ;
; flag_n         ; 1     ; Signed Integer                       ;
; flag_p         ; 2     ; Signed Integer                       ;
; flag_x         ; 3     ; Signed Integer                       ;
; flag_h         ; 4     ; Signed Integer                       ;
; flag_y         ; 5     ; Signed Integer                       ;
; flag_z         ; 6     ; Signed Integer                       ;
; flag_s         ; 7     ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: T80s:cpu1|T80:u0|T80_MCode:mcode ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; mode           ; 1     ; Signed Integer                                       ;
; flag_c         ; 0     ; Signed Integer                                       ;
; flag_n         ; 1     ; Signed Integer                                       ;
; flag_p         ; 2     ; Signed Integer                                       ;
; flag_x         ; 3     ; Signed Integer                                       ;
; flag_h         ; 4     ; Signed Integer                                       ;
; flag_y         ; 5     ; Signed Integer                                       ;
; flag_z         ; 6     ; Signed Integer                                       ;
; flag_s         ; 7     ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: T80s:cpu1|T80:u0|T80_ALU:alu ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; mode           ; 1     ; Signed Integer                                   ;
; flag_c         ; 0     ; Signed Integer                                   ;
; flag_n         ; 1     ; Signed Integer                                   ;
; flag_p         ; 2     ; Signed Integer                                   ;
; flag_x         ; 3     ; Signed Integer                                   ;
; flag_h         ; 4     ; Signed Integer                                   ;
; flag_y         ; 5     ; Signed Integer                                   ;
; flag_z         ; 6     ; Signed Integer                                   ;
; flag_s         ; 7     ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Z80_CPM_BASIC_ROM:rom1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------+
; Parameter Name                     ; Value                ; Type                                    ;
+------------------------------------+----------------------+-----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                 ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                 ;
; WIDTH_A                            ; 8                    ; Signed Integer                          ;
; WIDTHAD_A                          ; 13                   ; Signed Integer                          ;
; NUMWORDS_A                         ; 8192                 ; Signed Integer                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                 ;
; WIDTH_B                            ; 1                    ; Untyped                                 ;
; WIDTHAD_B                          ; 1                    ; Untyped                                 ;
; NUMWORDS_B                         ; 1                    ; Untyped                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                 ;
; INIT_FILE                          ; CPM_BASIC.HEX        ; Untyped                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                 ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                 ;
; CBXI_PARAMETER                     ; altsyncram_ab81      ; Untyped                                 ;
+------------------------------------+----------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SBCTextDisplayRGB:io2 ;
+----------------------+----------+----------------------------------+
; Parameter Name       ; Value    ; Type                             ;
+----------------------+----------+----------------------------------+
; extended_charset     ; 1        ; Signed Integer                   ;
; colour_atts_enabled  ; 1        ; Signed Integer                   ;
; vert_chars           ; 25       ; Signed Integer                   ;
; horiz_chars          ; 80       ; Signed Integer                   ;
; clocks_per_scanline  ; 1600     ; Signed Integer                   ;
; display_top_scanline ; 75       ; Signed Integer                   ;
; display_left_clock   ; 298      ; Signed Integer                   ;
; vert_scanlines       ; 525      ; Signed Integer                   ;
; vsync_scanlines      ; 2        ; Signed Integer                   ;
; hsync_clocks         ; 192      ; Signed Integer                   ;
; vert_pixel_scanlines ; 2        ; Signed Integer                   ;
; clocks_per_pixel     ; 2        ; Signed Integer                   ;
; h_sync_active        ; '0'      ; Enumerated                       ;
; v_sync_active        ; '0'      ; Enumerated                       ;
; default_att          ; 00001111 ; Unsigned Binary                  ;
; ansi_default_att     ; 00000111 ; Unsigned Binary                  ;
; sans_serif_font      ; 1        ; Signed Integer                   ;
+----------------------+----------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SBCTextDisplayRGB:io2|SansBoldRom:\GEN_EXT_SCHARS:fontRom|altsyncram:altsyncram_component ;
+------------------------------------+-------------------------------------------------------------------------+-------------------------+
; Parameter Name                     ; Value                                                                   ; Type                    ;
+------------------------------------+-------------------------------------------------------------------------+-------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                                       ; Untyped                 ;
; AUTO_CARRY_CHAINS                  ; ON                                                                      ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                                     ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS                ; ON                                                                      ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                                     ; IGNORE_CASCADE          ;
; WIDTH_BYTEENA                      ; 1                                                                       ; Untyped                 ;
; OPERATION_MODE                     ; ROM                                                                     ; Untyped                 ;
; WIDTH_A                            ; 8                                                                       ; Signed Integer          ;
; WIDTHAD_A                          ; 11                                                                      ; Signed Integer          ;
; NUMWORDS_A                         ; 2048                                                                    ; Signed Integer          ;
; OUTDATA_REG_A                      ; UNREGISTERED                                                            ; Untyped                 ;
; ADDRESS_ACLR_A                     ; NONE                                                                    ; Untyped                 ;
; OUTDATA_ACLR_A                     ; NONE                                                                    ; Untyped                 ;
; WRCONTROL_ACLR_A                   ; NONE                                                                    ; Untyped                 ;
; INDATA_ACLR_A                      ; NONE                                                                    ; Untyped                 ;
; BYTEENA_ACLR_A                     ; NONE                                                                    ; Untyped                 ;
; WIDTH_B                            ; 1                                                                       ; Signed Integer          ;
; WIDTHAD_B                          ; 1                                                                       ; Signed Integer          ;
; NUMWORDS_B                         ; 0                                                                       ; Signed Integer          ;
; INDATA_REG_B                       ; CLOCK1                                                                  ; Untyped                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                                  ; Untyped                 ;
; RDCONTROL_REG_B                    ; CLOCK1                                                                  ; Untyped                 ;
; ADDRESS_REG_B                      ; CLOCK1                                                                  ; Untyped                 ;
; OUTDATA_REG_B                      ; UNREGISTERED                                                            ; Untyped                 ;
; BYTEENA_REG_B                      ; CLOCK1                                                                  ; Untyped                 ;
; INDATA_ACLR_B                      ; NONE                                                                    ; Untyped                 ;
; WRCONTROL_ACLR_B                   ; NONE                                                                    ; Untyped                 ;
; ADDRESS_ACLR_B                     ; NONE                                                                    ; Untyped                 ;
; OUTDATA_ACLR_B                     ; NONE                                                                    ; Untyped                 ;
; RDCONTROL_ACLR_B                   ; NONE                                                                    ; Untyped                 ;
; BYTEENA_ACLR_B                     ; NONE                                                                    ; Untyped                 ;
; WIDTH_BYTEENA_A                    ; 1                                                                       ; Signed Integer          ;
; WIDTH_BYTEENA_B                    ; 1                                                                       ; Signed Integer          ;
; RAM_BLOCK_TYPE                     ; AUTO                                                                    ; Untyped                 ;
; BYTE_SIZE                          ; 8                                                                       ; Signed Integer          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                               ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                                    ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                                    ; Untyped                 ;
; INIT_FILE                          ; ../../../MultiComp (VHDL Template)/Components/TERMINAL/SansFontBold.HEX ; Untyped                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                                  ; Untyped                 ;
; MAXIMUM_DEPTH                      ; 0                                                                       ; Signed Integer          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                                                  ; Untyped                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                                  ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                                                  ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                                  ; Untyped                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                                         ; Untyped                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                                         ; Untyped                 ;
; ENABLE_ECC                         ; FALSE                                                                   ; Untyped                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                                   ; Untyped                 ;
; WIDTH_ECCSTATUS                    ; 3                                                                       ; Signed Integer          ;
; DEVICE_FAMILY                      ; Cyclone IV E                                                            ; Untyped                 ;
; CBXI_PARAMETER                     ; altsyncram_6fv3                                                         ; Untyped                 ;
+------------------------------------+-------------------------------------------------------------------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SBCTextDisplayRGB:io2|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component ;
+------------------------------------+------------------------+--------------------------------------------------------------------------+
; Parameter Name                     ; Value                  ; Type                                                                     ;
+------------------------------------+------------------------+--------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                      ; Untyped                                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                     ; AUTO_CARRY                                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                    ; IGNORE_CARRY                                                             ;
; AUTO_CASCADE_CHAINS                ; ON                     ; AUTO_CASCADE                                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                    ; IGNORE_CASCADE                                                           ;
; WIDTH_BYTEENA                      ; 1                      ; Untyped                                                                  ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT        ; Untyped                                                                  ;
; WIDTH_A                            ; 8                      ; Signed Integer                                                           ;
; WIDTHAD_A                          ; 11                     ; Signed Integer                                                           ;
; NUMWORDS_A                         ; 2048                   ; Signed Integer                                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED           ; Untyped                                                                  ;
; ADDRESS_ACLR_A                     ; NONE                   ; Untyped                                                                  ;
; OUTDATA_ACLR_A                     ; NONE                   ; Untyped                                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                   ; Untyped                                                                  ;
; INDATA_ACLR_A                      ; NONE                   ; Untyped                                                                  ;
; BYTEENA_ACLR_A                     ; NONE                   ; Untyped                                                                  ;
; WIDTH_B                            ; 8                      ; Signed Integer                                                           ;
; WIDTHAD_B                          ; 11                     ; Signed Integer                                                           ;
; NUMWORDS_B                         ; 2048                   ; Signed Integer                                                           ;
; INDATA_REG_B                       ; CLOCK0                 ; Untyped                                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0                 ; Untyped                                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1                 ; Untyped                                                                  ;
; ADDRESS_REG_B                      ; CLOCK0                 ; Untyped                                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED           ; Untyped                                                                  ;
; BYTEENA_REG_B                      ; CLOCK1                 ; Untyped                                                                  ;
; INDATA_ACLR_B                      ; NONE                   ; Untyped                                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                   ; Untyped                                                                  ;
; ADDRESS_ACLR_B                     ; NONE                   ; Untyped                                                                  ;
; OUTDATA_ACLR_B                     ; NONE                   ; Untyped                                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                   ; Untyped                                                                  ;
; BYTEENA_ACLR_B                     ; NONE                   ; Untyped                                                                  ;
; WIDTH_BYTEENA_A                    ; 1                      ; Signed Integer                                                           ;
; WIDTH_BYTEENA_B                    ; 1                      ; Signed Integer                                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                   ; Untyped                                                                  ;
; BYTE_SIZE                          ; 8                      ; Signed Integer                                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE              ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_WITH_NBE_READ ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_WITH_NBE_READ ; Untyped                                                                  ;
; INIT_FILE                          ; UNUSED                 ; Untyped                                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A                 ; Untyped                                                                  ;
; MAXIMUM_DEPTH                      ; 0                      ; Signed Integer                                                           ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                 ; Untyped                                                                  ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS                 ; Untyped                                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                 ; Untyped                                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS                 ; Untyped                                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN        ; Untyped                                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN        ; Untyped                                                                  ;
; ENABLE_ECC                         ; FALSE                  ; Untyped                                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                  ; Untyped                                                                  ;
; WIDTH_ECCSTATUS                    ; 3                      ; Signed Integer                                                           ;
; DEVICE_FAMILY                      ; Cyclone IV E           ; Untyped                                                                  ;
; CBXI_PARAMETER                     ; altsyncram_ldr3        ; Untyped                                                                  ;
+------------------------------------+------------------------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SBCTextDisplayRGB:io2|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component ;
+------------------------------------+------------------------+----------------------------------------------------------------------------+
; Parameter Name                     ; Value                  ; Type                                                                       ;
+------------------------------------+------------------------+----------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                      ; Untyped                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                     ; AUTO_CARRY                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                    ; IGNORE_CARRY                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                     ; AUTO_CASCADE                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                    ; IGNORE_CASCADE                                                             ;
; WIDTH_BYTEENA                      ; 1                      ; Untyped                                                                    ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT        ; Untyped                                                                    ;
; WIDTH_A                            ; 8                      ; Signed Integer                                                             ;
; WIDTHAD_A                          ; 11                     ; Signed Integer                                                             ;
; NUMWORDS_A                         ; 2048                   ; Signed Integer                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED           ; Untyped                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                   ; Untyped                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                   ; Untyped                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                   ; Untyped                                                                    ;
; INDATA_ACLR_A                      ; NONE                   ; Untyped                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                   ; Untyped                                                                    ;
; WIDTH_B                            ; 8                      ; Signed Integer                                                             ;
; WIDTHAD_B                          ; 11                     ; Signed Integer                                                             ;
; NUMWORDS_B                         ; 2048                   ; Signed Integer                                                             ;
; INDATA_REG_B                       ; CLOCK0                 ; Untyped                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0                 ; Untyped                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1                 ; Untyped                                                                    ;
; ADDRESS_REG_B                      ; CLOCK0                 ; Untyped                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED           ; Untyped                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1                 ; Untyped                                                                    ;
; INDATA_ACLR_B                      ; NONE                   ; Untyped                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                   ; Untyped                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                   ; Untyped                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                   ; Untyped                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                   ; Untyped                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                   ; Untyped                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                      ; Signed Integer                                                             ;
; WIDTH_BYTEENA_B                    ; 1                      ; Signed Integer                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                   ; Untyped                                                                    ;
; BYTE_SIZE                          ; 8                      ; Signed Integer                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE              ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_WITH_NBE_READ ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_WITH_NBE_READ ; Untyped                                                                    ;
; INIT_FILE                          ; UNUSED                 ; Untyped                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A                 ; Untyped                                                                    ;
; MAXIMUM_DEPTH                      ; 0                      ; Signed Integer                                                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                 ; Untyped                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS                 ; Untyped                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                 ; Untyped                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS                 ; Untyped                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN        ; Untyped                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN        ; Untyped                                                                    ;
; ENABLE_ECC                         ; FALSE                  ; Untyped                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                  ; Untyped                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                      ; Signed Integer                                                             ;
; DEVICE_FAMILY                      ; Cyclone IV E           ; Untyped                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_ldr3        ; Untyped                                                                    ;
+------------------------------------+------------------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sd_controller:sd1 ;
+-----------------+-------+--------------------------------------+
; Parameter Name  ; Value ; Type                                 ;
+-----------------+-------+--------------------------------------+
; clkedge_divider ; 100   ; Signed Integer                       ;
+-----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: SBCTextDisplayRGB:io2|lpm_divide:Mod0 ;
+------------------------+----------------+----------------------------------------------+
; Parameter Name         ; Value          ; Type                                         ;
+------------------------+----------------+----------------------------------------------+
; LPM_WIDTHN             ; 13             ; Untyped                                      ;
; LPM_WIDTHD             ; 13             ; Untyped                                      ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                      ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                      ;
; LPM_PIPELINE           ; 0              ; Untyped                                      ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                      ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                      ;
; CBXI_PARAMETER         ; lpm_divide_icm ; Untyped                                      ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                      ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                      ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                               ;
+------------------------+----------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: SBCTextDisplayRGB:io2|lpm_divide:Mod1 ;
+------------------------+----------------+----------------------------------------------+
; Parameter Name         ; Value          ; Type                                         ;
+------------------------+----------------+----------------------------------------------+
; LPM_WIDTHN             ; 13             ; Untyped                                      ;
; LPM_WIDTHD             ; 13             ; Untyped                                      ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                      ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                      ;
; LPM_PIPELINE           ; 0              ; Untyped                                      ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                      ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                      ;
; CBXI_PARAMETER         ; lpm_divide_icm ; Untyped                                      ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                      ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                      ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                               ;
+------------------------+----------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                        ;
+-------------------------------------------+---------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                       ;
+-------------------------------------------+---------------------------------------------------------------------------------------------+
; Number of entity instances                ; 4                                                                                           ;
; Entity Instance                           ; Z80_CPM_BASIC_ROM:rom1|altsyncram:altsyncram_component                                      ;
;     -- OPERATION_MODE                     ; ROM                                                                                         ;
;     -- WIDTH_A                            ; 8                                                                                           ;
;     -- NUMWORDS_A                         ; 8192                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                ;
;     -- WIDTH_B                            ; 1                                                                                           ;
;     -- NUMWORDS_B                         ; 1                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                   ;
; Entity Instance                           ; SBCTextDisplayRGB:io2|SansBoldRom:\GEN_EXT_SCHARS:fontRom|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; ROM                                                                                         ;
;     -- WIDTH_A                            ; 8                                                                                           ;
;     -- NUMWORDS_A                         ; 2048                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                ;
;     -- WIDTH_B                            ; 1                                                                                           ;
;     -- NUMWORDS_B                         ; 0                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                   ;
; Entity Instance                           ; SBCTextDisplayRGB:io2|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                             ;
;     -- WIDTH_A                            ; 8                                                                                           ;
;     -- NUMWORDS_A                         ; 2048                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                ;
;     -- WIDTH_B                            ; 8                                                                                           ;
;     -- NUMWORDS_B                         ; 2048                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                   ;
; Entity Instance                           ; SBCTextDisplayRGB:io2|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                             ;
;     -- WIDTH_A                            ; 8                                                                                           ;
;     -- NUMWORDS_A                         ; 2048                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                ;
;     -- WIDTH_B                            ; 8                                                                                           ;
;     -- NUMWORDS_B                         ; 2048                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                   ;
+-------------------------------------------+---------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SBCTextDisplayRGB:io2|DisplayRam2K:\GEN_2KATTRAM:dispAttRam" ;
+--------+-------+----------+-------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                     ;
+--------+-------+----------+-------------------------------------------------------------+
; data_a ; Input ; Info     ; Stuck at GND                                                ;
; wren_a ; Input ; Info     ; Stuck at GND                                                ;
+--------+-------+----------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SBCTextDisplayRGB:io2|DisplayRam2K:\GEN_2KRAM:dispCharRam" ;
+--------+-------+----------+-----------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                   ;
+--------+-------+----------+-----------------------------------------------------------+
; data_a ; Input ; Info     ; Stuck at GND                                              ;
; wren_a ; Input ; Info     ; Stuck at GND                                              ;
+--------+-------+----------+-----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SBCTextDisplayRGB:io2"                                                                       ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; n_int         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; n_rts         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; video         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; sync          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; fnkeys        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; fntoggledkeys ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "bufferedUART:io1"                                                                    ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; n_int ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; n_dcd ; Input  ; Info     ; Stuck at GND                                                                        ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "T80s:cpu1|T80:u0"                                                                   ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; cen  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; inte ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; stop ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "T80s:cpu1"                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; wait_n  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; int_n   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; nmi_n   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; busrq_n ; Input  ; Info     ; Stuck at VCC                                                                        ;
; m1_n    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rfsh_n  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; halt_n  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; busak_n ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 89                          ;
; cycloneiii_ff         ; 282                         ;
;     ENA               ; 86                          ;
;     ENA CLR           ; 8                           ;
;     ENA SCLR          ; 97                          ;
;     ENA SCLR SLD      ; 13                          ;
;     SCLR              ; 38                          ;
;     plain             ; 40                          ;
; cycloneiii_io_obuf    ; 10                          ;
; cycloneiii_lcell_comb ; 784                         ;
;     arith             ; 209                         ;
;         1 data inputs ; 2                           ;
;         2 data inputs ; 171                         ;
;         3 data inputs ; 36                          ;
;     normal            ; 575                         ;
;         0 data inputs ; 8                           ;
;         1 data inputs ; 29                          ;
;         2 data inputs ; 77                          ;
;         3 data inputs ; 106                         ;
;         4 data inputs ; 355                         ;
; cycloneiii_ram_block  ; 24                          ;
;                       ;                             ;
; Max LUT depth         ; 7.60                        ;
; Average LUT depth     ; 4.11                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:04     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Mon Mar 09 09:12:34 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Microcomputer -c Microcomputer
Info (20032): Parallel compilation is enabled and will use up to 4 processors
Info (12021): Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/multicomp/multicomp (vhdl template)/components/roms/z80/z80_cpm_basic_rom.vhd
    Info (12022): Found design unit 1: z80_cpm_basic_rom-SYN File: C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/ROMs/Z80/Z80_CPM_BASIC_ROM.vhd Line: 52
    Info (12023): Found entity 1: Z80_CPM_BASIC_ROM File: C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/ROMs/Z80/Z80_CPM_BASIC_ROM.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/multicomp/multicomp (vhdl template)/components/uart/buffereduart.vhd
    Info (12022): Found design unit 1: bufferedUART-rtl File: C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/UART/bufferedUART.vhd Line: 48
    Info (12023): Found entity 1: bufferedUART File: C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/UART/bufferedUART.vhd Line: 27
Info (12021): Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/multicomp/multicomp (vhdl template)/components/terminal/sbctextdisplayrgb.vhd
    Info (12022): Found design unit 1: SBCTextDisplayRGB-rtl File: C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/SBCTextDisplayRGB.vhd Line: 79
    Info (12023): Found entity 1: SBCTextDisplayRGB File: C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/SBCTextDisplayRGB.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/multicomp/multicomp (vhdl template)/components/io/outlatch.vhd
    Info (12022): Found design unit 1: OutLatch-behv File: C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/IO/OutLatch.vhd Line: 23
    Info (12023): Found entity 1: OutLatch File: C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/IO/OutLatch.vhd Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/multicomp/multicomp (vhdl template)/components/sdcard/sd_controller_high_speed.vhd
    Info (12022): Found design unit 1: sd_controller-rtl File: C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/SDCARD/sd_controller_High_Speed.vhd Line: 127
    Info (12023): Found entity 1: sd_controller File: C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/SDCARD/sd_controller_High_Speed.vhd Line: 105
Info (12021): Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/multicomp/multicomp (vhdl template)/components/cpu/z80/t80s.vhd
    Info (12022): Found design unit 1: T80s-rtl File: C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/CPU/Z80/T80s.vhd Line: 100
    Info (12023): Found entity 1: T80s File: C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/CPU/Z80/T80s.vhd Line: 73
Info (12021): Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/multicomp/multicomp (vhdl template)/components/cpu/z80/t80_reg.vhd
    Info (12022): Found design unit 1: T80_Reg-rtl File: C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/CPU/Z80/T80_Reg.vhd Line: 76
    Info (12023): Found entity 1: T80_Reg File: C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/CPU/Z80/T80_Reg.vhd Line: 56
Info (12021): Found 1 design units, including 0 entities, in source file /users/dgilliland/documents/github/multicomp/multicomp (vhdl template)/components/cpu/z80/t80_pack.vhd
    Info (12022): Found design unit 1: T80_Pack File: C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/CPU/Z80/T80_Pack.vhd Line: 51
Info (12021): Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/multicomp/multicomp (vhdl template)/components/cpu/z80/t80_mcode.vhd
    Info (12022): Found design unit 1: T80_MCode-rtl File: C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/CPU/Z80/T80_MCode.vhd Line: 137
    Info (12023): Found entity 1: T80_MCode File: C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/CPU/Z80/T80_MCode.vhd Line: 68
Info (12021): Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/multicomp/multicomp (vhdl template)/components/cpu/z80/t80_alu.vhd
    Info (12022): Found design unit 1: T80_ALU-rtl File: C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/CPU/Z80/T80_ALU.vhd Line: 88
    Info (12023): Found entity 1: T80_ALU File: C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/CPU/Z80/T80_ALU.vhd Line: 62
Info (12021): Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/multicomp/multicomp (vhdl template)/components/cpu/z80/t80.vhd
    Info (12022): Found design unit 1: T80-rtl File: C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/CPU/Z80/T80.vhd Line: 115
    Info (12023): Found entity 1: T80 File: C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/CPU/Z80/T80.vhd Line: 75
Info (12021): Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/multicomp/multicomp (vhdl template)/components/terminal/displayram2k.vhd
    Info (12022): Found design unit 1: displayram2k-SYN File: C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/DisplayRam2K.vhd Line: 58
    Info (12023): Found entity 1: DisplayRam2K File: C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/DisplayRam2K.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/multicomp/multicomp (vhdl template)/components/terminal/displayram1k.vhd
    Info (12022): Found design unit 1: displayram1k-SYN File: C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/DisplayRam1K.vhd Line: 58
    Info (12023): Found entity 1: DisplayRam1K File: C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/DisplayRam1K.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/multicomp/multicomp (vhdl template)/components/terminal/cgaboldromreduced.vhd
    Info (12022): Found design unit 1: cgaboldromreduced-SYN File: C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/CGABoldRomReduced.vhd Line: 52
    Info (12023): Found entity 1: CGABoldRomReduced File: C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/CGABoldRomReduced.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/multicomp/multicomp (vhdl template)/components/terminal/cgaboldrom.vhd
    Info (12022): Found design unit 1: cgaboldrom-SYN File: C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/CGABoldRom.vhd Line: 52
    Info (12023): Found entity 1: CGABoldRom File: C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/CGABoldRom.vhd Line: 42
Warning (12019): Can't analyze file -- file ../../../MultiComp (VHDL Template)/Components/Internal_RAM/InternalRam4K.vhd is missing
Warning (12019): Can't analyze file -- file ../../../MultiComp (VHDL Template)/Components/Internal_RAM/InternalRam2K.vhd is missing
Warning (12019): Can't analyze file -- file ../../../MultiComp (VHDL Template)/Components/Internal_RAM/InternalRam1K.vhd is missing
Info (12021): Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/multicomp/multicomp (vhdl template)/components/terminal/sansboldromreduced.vhd
    Info (12022): Found design unit 1: sansboldromreduced-SYN File: C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/SansBoldRomReduced.vhd Line: 52
    Info (12023): Found entity 1: SansBoldRomReduced File: C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/SansBoldRomReduced.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/multicomp/multicomp (vhdl template)/components/terminal/sansboldrom.vhd
    Info (12022): Found design unit 1: sansboldrom-SYN File: C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/SansBoldRom.vhd Line: 52
    Info (12023): Found entity 1: SansBoldRom File: C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/SansBoldRom.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file microcomputer.vhd
    Info (12022): Found design unit 1: Microcomputer-struct File: C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_RETRO-EP4CE15/Z80-CPM-VGA-PS2-64KRAM/Microcomputer/Microcomputer.vhd Line: 74
    Info (12023): Found entity 1: Microcomputer File: C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_RETRO-EP4CE15/Z80-CPM-VGA-PS2-64KRAM/Microcomputer/Microcomputer.vhd Line: 29
Info (12127): Elaborating entity "Microcomputer" for the top level hierarchy
Warning (10540): VHDL Signal Declaration warning at Microcomputer.vhd(63): used explicit default value for signal "n_sdRamCas" because signal was never assigned a value File: C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_RETRO-EP4CE15/Z80-CPM-VGA-PS2-64KRAM/Microcomputer/Microcomputer.vhd Line: 63
Warning (10540): VHDL Signal Declaration warning at Microcomputer.vhd(64): used explicit default value for signal "n_sdRamRas" because signal was never assigned a value File: C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_RETRO-EP4CE15/Z80-CPM-VGA-PS2-64KRAM/Microcomputer/Microcomputer.vhd Line: 64
Warning (10540): VHDL Signal Declaration warning at Microcomputer.vhd(65): used explicit default value for signal "n_sdRamWe" because signal was never assigned a value File: C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_RETRO-EP4CE15/Z80-CPM-VGA-PS2-64KRAM/Microcomputer/Microcomputer.vhd Line: 65
Warning (10540): VHDL Signal Declaration warning at Microcomputer.vhd(66): used explicit default value for signal "n_sdRamCe" because signal was never assigned a value File: C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_RETRO-EP4CE15/Z80-CPM-VGA-PS2-64KRAM/Microcomputer/Microcomputer.vhd Line: 66
Warning (10540): VHDL Signal Declaration warning at Microcomputer.vhd(67): used explicit default value for signal "sdRamClk" because signal was never assigned a value File: C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_RETRO-EP4CE15/Z80-CPM-VGA-PS2-64KRAM/Microcomputer/Microcomputer.vhd Line: 67
Warning (10540): VHDL Signal Declaration warning at Microcomputer.vhd(68): used explicit default value for signal "sdRamClkEn" because signal was never assigned a value File: C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_RETRO-EP4CE15/Z80-CPM-VGA-PS2-64KRAM/Microcomputer/Microcomputer.vhd Line: 68
Warning (10540): VHDL Signal Declaration warning at Microcomputer.vhd(69): used explicit default value for signal "sdRamAddr" because signal was never assigned a value File: C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_RETRO-EP4CE15/Z80-CPM-VGA-PS2-64KRAM/Microcomputer/Microcomputer.vhd Line: 69
Warning (10036): Verilog HDL or VHDL warning at Microcomputer.vhd(98): object "n_int1" assigned a value but never read File: C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_RETRO-EP4CE15/Z80-CPM-VGA-PS2-64KRAM/Microcomputer/Microcomputer.vhd Line: 98
Warning (10036): Verilog HDL or VHDL warning at Microcomputer.vhd(99): object "n_int2" assigned a value but never read File: C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_RETRO-EP4CE15/Z80-CPM-VGA-PS2-64KRAM/Microcomputer/Microcomputer.vhd Line: 99
Warning (10541): VHDL Signal Declaration warning at Microcomputer.vhd(108): used implicit default value for signal "cpuClock" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_RETRO-EP4CE15/Z80-CPM-VGA-PS2-64KRAM/Microcomputer/Microcomputer.vhd Line: 108
Warning (10541): VHDL Signal Declaration warning at Microcomputer.vhd(111): used implicit default value for signal "sdClock" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_RETRO-EP4CE15/Z80-CPM-VGA-PS2-64KRAM/Microcomputer/Microcomputer.vhd Line: 111
Info (12128): Elaborating entity "T80s" for hierarchy "T80s:cpu1" File: C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_RETRO-EP4CE15/Z80-CPM-VGA-PS2-64KRAM/Microcomputer/Microcomputer.vhd Line: 137
Info (12128): Elaborating entity "T80" for hierarchy "T80s:cpu1|T80:u0" File: C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/CPU/Z80/T80s.vhd Line: 115
Info (12128): Elaborating entity "T80_MCode" for hierarchy "T80s:cpu1|T80:u0|T80_MCode:mcode" File: C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/CPU/Z80/T80.vhd Line: 244
Info (12128): Elaborating entity "T80_ALU" for hierarchy "T80s:cpu1|T80:u0|T80_ALU:alu" File: C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/CPU/Z80/T80.vhd Line: 309
Info (12128): Elaborating entity "T80_Reg" for hierarchy "T80s:cpu1|T80:u0|T80_Reg:Regs" File: C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/CPU/Z80/T80.vhd Line: 819
Info (12128): Elaborating entity "Z80_CPM_BASIC_ROM" for hierarchy "Z80_CPM_BASIC_ROM:rom1" File: C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_RETRO-EP4CE15/Z80-CPM-VGA-PS2-64KRAM/Microcomputer/Microcomputer.vhd Line: 158
Info (12128): Elaborating entity "altsyncram" for hierarchy "Z80_CPM_BASIC_ROM:rom1|altsyncram:altsyncram_component" File: C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/ROMs/Z80/Z80_CPM_BASIC_ROM.vhd Line: 84
Info (12130): Elaborated megafunction instantiation "Z80_CPM_BASIC_ROM:rom1|altsyncram:altsyncram_component" File: C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/ROMs/Z80/Z80_CPM_BASIC_ROM.vhd Line: 84
Info (12133): Instantiated megafunction "Z80_CPM_BASIC_ROM:rom1|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/ROMs/Z80/Z80_CPM_BASIC_ROM.vhd Line: 84
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "CPM_BASIC.HEX"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "8192"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "13"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ab81.tdf
    Info (12023): Found entity 1: altsyncram_ab81 File: C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_RETRO-EP4CE15/Z80-CPM-VGA-PS2-64KRAM/Microcomputer/db/altsyncram_ab81.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_ab81" for hierarchy "Z80_CPM_BASIC_ROM:rom1|altsyncram:altsyncram_component|altsyncram_ab81:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "bufferedUART" for hierarchy "bufferedUART:io1" File: C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_RETRO-EP4CE15/Z80-CPM-VGA-PS2-64KRAM/Microcomputer/Microcomputer.vhd Line: 174
Info (12128): Elaborating entity "SBCTextDisplayRGB" for hierarchy "SBCTextDisplayRGB:io2" File: C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_RETRO-EP4CE15/Z80-CPM-VGA-PS2-64KRAM/Microcomputer/Microcomputer.vhd Line: 191
Info (12128): Elaborating entity "SansBoldRom" for hierarchy "SBCTextDisplayRGB:io2|SansBoldRom:\GEN_EXT_SCHARS:fontRom" File: C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/SBCTextDisplayRGB.vhd Line: 296
Info (12128): Elaborating entity "altsyncram" for hierarchy "SBCTextDisplayRGB:io2|SansBoldRom:\GEN_EXT_SCHARS:fontRom|altsyncram:altsyncram_component" File: C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/SansBoldRom.vhd Line: 59
Info (12130): Elaborated megafunction instantiation "SBCTextDisplayRGB:io2|SansBoldRom:\GEN_EXT_SCHARS:fontRom|altsyncram:altsyncram_component" File: C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/SansBoldRom.vhd Line: 59
Info (12133): Instantiated megafunction "SBCTextDisplayRGB:io2|SansBoldRom:\GEN_EXT_SCHARS:fontRom|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/SansBoldRom.vhd Line: 59
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "../../../MultiComp (VHDL Template)/Components/TERMINAL/SansFontBold.HEX"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Warning (287001): Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram|stratix_ram_block inst ram_block1a[0]|INIT_FILE The value assigned is ../../../MultiComp (VHDL Template)/Components/TERMINAL/SansFontBold.HEX and the valid value list is UNUSED|../../../MultiComp (VHDL Template)/Components/TERMINAL/SansFontBold.HEX File: C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_RETRO-EP4CE15/Z80-CPM-VGA-PS2-64KRAM/Microcomputer/db/altsyncram_6fv3.tdf Line: 210
Warning (287001): Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram|stratix_ram_block inst ram_block1a[1]|INIT_FILE The value assigned is ../../../MultiComp (VHDL Template)/Components/TERMINAL/SansFontBold.HEX and the valid value list is UNUSED|../../../MultiComp (VHDL Template)/Components/TERMINAL/SansFontBold.HEX File: C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_RETRO-EP4CE15/Z80-CPM-VGA-PS2-64KRAM/Microcomputer/db/altsyncram_6fv3.tdf Line: 213
Warning (287001): Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram|stratix_ram_block inst ram_block1a[2]|INIT_FILE The value assigned is ../../../MultiComp (VHDL Template)/Components/TERMINAL/SansFontBold.HEX and the valid value list is UNUSED|../../../MultiComp (VHDL Template)/Components/TERMINAL/SansFontBold.HEX File: C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_RETRO-EP4CE15/Z80-CPM-VGA-PS2-64KRAM/Microcomputer/db/altsyncram_6fv3.tdf Line: 216
Warning (287001): Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram|stratix_ram_block inst ram_block1a[3]|INIT_FILE The value assigned is ../../../MultiComp (VHDL Template)/Components/TERMINAL/SansFontBold.HEX and the valid value list is UNUSED|../../../MultiComp (VHDL Template)/Components/TERMINAL/SansFontBold.HEX File: C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_RETRO-EP4CE15/Z80-CPM-VGA-PS2-64KRAM/Microcomputer/db/altsyncram_6fv3.tdf Line: 219
Warning (287001): Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram|stratix_ram_block inst ram_block1a[4]|INIT_FILE The value assigned is ../../../MultiComp (VHDL Template)/Components/TERMINAL/SansFontBold.HEX and the valid value list is UNUSED|../../../MultiComp (VHDL Template)/Components/TERMINAL/SansFontBold.HEX File: C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_RETRO-EP4CE15/Z80-CPM-VGA-PS2-64KRAM/Microcomputer/db/altsyncram_6fv3.tdf Line: 222
Warning (287001): Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram|stratix_ram_block inst ram_block1a[5]|INIT_FILE The value assigned is ../../../MultiComp (VHDL Template)/Components/TERMINAL/SansFontBold.HEX and the valid value list is UNUSED|../../../MultiComp (VHDL Template)/Components/TERMINAL/SansFontBold.HEX File: C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_RETRO-EP4CE15/Z80-CPM-VGA-PS2-64KRAM/Microcomputer/db/altsyncram_6fv3.tdf Line: 225
Warning (287001): Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram|stratix_ram_block inst ram_block1a[6]|INIT_FILE The value assigned is ../../../MultiComp (VHDL Template)/Components/TERMINAL/SansFontBold.HEX and the valid value list is UNUSED|../../../MultiComp (VHDL Template)/Components/TERMINAL/SansFontBold.HEX File: C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_RETRO-EP4CE15/Z80-CPM-VGA-PS2-64KRAM/Microcomputer/db/altsyncram_6fv3.tdf Line: 228
Warning (287001): Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram|stratix_ram_block inst ram_block1a[7]|INIT_FILE The value assigned is ../../../MultiComp (VHDL Template)/Components/TERMINAL/SansFontBold.HEX and the valid value list is UNUSED|../../../MultiComp (VHDL Template)/Components/TERMINAL/SansFontBold.HEX File: C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_RETRO-EP4CE15/Z80-CPM-VGA-PS2-64KRAM/Microcomputer/db/altsyncram_6fv3.tdf Line: 231
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6fv3.tdf
    Info (12023): Found entity 1: altsyncram_6fv3 File: C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_RETRO-EP4CE15/Z80-CPM-VGA-PS2-64KRAM/Microcomputer/db/altsyncram_6fv3.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_6fv3" for hierarchy "SBCTextDisplayRGB:io2|SansBoldRom:\GEN_EXT_SCHARS:fontRom|altsyncram:altsyncram_component|altsyncram_6fv3:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "DisplayRam2K" for hierarchy "SBCTextDisplayRGB:io2|DisplayRam2K:\GEN_2KRAM:dispCharRam" File: C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/SBCTextDisplayRGB.vhd Line: 327
Info (12128): Elaborating entity "altsyncram" for hierarchy "SBCTextDisplayRGB:io2|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component" File: C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/DisplayRam2K.vhd Line: 67
Info (12130): Elaborated megafunction instantiation "SBCTextDisplayRGB:io2|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component" File: C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/DisplayRam2K.vhd Line: 67
Info (12133): Instantiated megafunction "SBCTextDisplayRGB:io2|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/DisplayRam2K.vhd Line: 67
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV GX"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "numwords_b" = "2048"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_WITH_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_WITH_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "widthad_b" = "11"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ldr3.tdf
    Info (12023): Found entity 1: altsyncram_ldr3 File: C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_RETRO-EP4CE15/Z80-CPM-VGA-PS2-64KRAM/Microcomputer/db/altsyncram_ldr3.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_ldr3" for hierarchy "SBCTextDisplayRGB:io2|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "sd_controller" for hierarchy "sd_controller:sd1" File: C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_RETRO-EP4CE15/Z80-CPM-VGA-PS2-64KRAM/Microcomputer/Microcomputer.vhd Line: 219
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "Z80_CPM_BASIC_ROM:rom1|altsyncram:altsyncram_component|altsyncram_ab81:auto_generated|q_a[0]" File: C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_RETRO-EP4CE15/Z80-CPM-VGA-PS2-64KRAM/Microcomputer/db/altsyncram_ab81.tdf Line: 34
        Warning (14320): Synthesized away node "Z80_CPM_BASIC_ROM:rom1|altsyncram:altsyncram_component|altsyncram_ab81:auto_generated|q_a[1]" File: C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_RETRO-EP4CE15/Z80-CPM-VGA-PS2-64KRAM/Microcomputer/db/altsyncram_ab81.tdf Line: 54
        Warning (14320): Synthesized away node "Z80_CPM_BASIC_ROM:rom1|altsyncram:altsyncram_component|altsyncram_ab81:auto_generated|q_a[2]" File: C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_RETRO-EP4CE15/Z80-CPM-VGA-PS2-64KRAM/Microcomputer/db/altsyncram_ab81.tdf Line: 74
        Warning (14320): Synthesized away node "Z80_CPM_BASIC_ROM:rom1|altsyncram:altsyncram_component|altsyncram_ab81:auto_generated|q_a[3]" File: C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_RETRO-EP4CE15/Z80-CPM-VGA-PS2-64KRAM/Microcomputer/db/altsyncram_ab81.tdf Line: 94
        Warning (14320): Synthesized away node "Z80_CPM_BASIC_ROM:rom1|altsyncram:altsyncram_component|altsyncram_ab81:auto_generated|q_a[4]" File: C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_RETRO-EP4CE15/Z80-CPM-VGA-PS2-64KRAM/Microcomputer/db/altsyncram_ab81.tdf Line: 114
        Warning (14320): Synthesized away node "Z80_CPM_BASIC_ROM:rom1|altsyncram:altsyncram_component|altsyncram_ab81:auto_generated|q_a[5]" File: C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_RETRO-EP4CE15/Z80-CPM-VGA-PS2-64KRAM/Microcomputer/db/altsyncram_ab81.tdf Line: 134
        Warning (14320): Synthesized away node "Z80_CPM_BASIC_ROM:rom1|altsyncram:altsyncram_component|altsyncram_ab81:auto_generated|q_a[6]" File: C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_RETRO-EP4CE15/Z80-CPM-VGA-PS2-64KRAM/Microcomputer/db/altsyncram_ab81.tdf Line: 154
        Warning (14320): Synthesized away node "Z80_CPM_BASIC_ROM:rom1|altsyncram:altsyncram_component|altsyncram_ab81:auto_generated|q_a[7]" File: C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_RETRO-EP4CE15/Z80-CPM-VGA-PS2-64KRAM/Microcomputer/db/altsyncram_ab81.tdf Line: 174
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "Z80_CPM_BASIC_ROM:rom1|altsyncram:altsyncram_component|altsyncram_ab81:auto_generated|q_a[0]" File: C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_RETRO-EP4CE15/Z80-CPM-VGA-PS2-64KRAM/Microcomputer/db/altsyncram_ab81.tdf Line: 34
        Warning (14320): Synthesized away node "Z80_CPM_BASIC_ROM:rom1|altsyncram:altsyncram_component|altsyncram_ab81:auto_generated|q_a[1]" File: C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_RETRO-EP4CE15/Z80-CPM-VGA-PS2-64KRAM/Microcomputer/db/altsyncram_ab81.tdf Line: 54
        Warning (14320): Synthesized away node "Z80_CPM_BASIC_ROM:rom1|altsyncram:altsyncram_component|altsyncram_ab81:auto_generated|q_a[2]" File: C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_RETRO-EP4CE15/Z80-CPM-VGA-PS2-64KRAM/Microcomputer/db/altsyncram_ab81.tdf Line: 74
        Warning (14320): Synthesized away node "Z80_CPM_BASIC_ROM:rom1|altsyncram:altsyncram_component|altsyncram_ab81:auto_generated|q_a[3]" File: C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_RETRO-EP4CE15/Z80-CPM-VGA-PS2-64KRAM/Microcomputer/db/altsyncram_ab81.tdf Line: 94
        Warning (14320): Synthesized away node "Z80_CPM_BASIC_ROM:rom1|altsyncram:altsyncram_component|altsyncram_ab81:auto_generated|q_a[4]" File: C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_RETRO-EP4CE15/Z80-CPM-VGA-PS2-64KRAM/Microcomputer/db/altsyncram_ab81.tdf Line: 114
        Warning (14320): Synthesized away node "Z80_CPM_BASIC_ROM:rom1|altsyncram:altsyncram_component|altsyncram_ab81:auto_generated|q_a[5]" File: C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_RETRO-EP4CE15/Z80-CPM-VGA-PS2-64KRAM/Microcomputer/db/altsyncram_ab81.tdf Line: 134
        Warning (14320): Synthesized away node "Z80_CPM_BASIC_ROM:rom1|altsyncram:altsyncram_component|altsyncram_ab81:auto_generated|q_a[6]" File: C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_RETRO-EP4CE15/Z80-CPM-VGA-PS2-64KRAM/Microcomputer/db/altsyncram_ab81.tdf Line: 154
        Warning (14320): Synthesized away node "Z80_CPM_BASIC_ROM:rom1|altsyncram:altsyncram_component|altsyncram_ab81:auto_generated|q_a[7]" File: C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_RETRO-EP4CE15/Z80-CPM-VGA-PS2-64KRAM/Microcomputer/db/altsyncram_ab81.tdf Line: 174
Info (278001): Inferred 2 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "SBCTextDisplayRGB:io2|Mod0" File: C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/SBCTextDisplayRGB.vhd Line: 409
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "SBCTextDisplayRGB:io2|Mod1" File: C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/SBCTextDisplayRGB.vhd Line: 410
Info (12130): Elaborated megafunction instantiation "SBCTextDisplayRGB:io2|lpm_divide:Mod0" File: C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/SBCTextDisplayRGB.vhd Line: 409
Info (12133): Instantiated megafunction "SBCTextDisplayRGB:io2|lpm_divide:Mod0" with the following parameter: File: C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/SBCTextDisplayRGB.vhd Line: 409
    Info (12134): Parameter "LPM_WIDTHN" = "13"
    Info (12134): Parameter "LPM_WIDTHD" = "13"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_icm.tdf
    Info (12023): Found entity 1: lpm_divide_icm File: C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_RETRO-EP4CE15/Z80-CPM-VGA-PS2-64KRAM/Microcomputer/db/lpm_divide_icm.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_7nh File: C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_RETRO-EP4CE15/Z80-CPM-VGA-PS2-64KRAM/Microcomputer/db/sign_div_unsign_7nh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_2af.tdf
    Info (12023): Found entity 1: alt_u_div_2af File: C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_RETRO-EP4CE15/Z80-CPM-VGA-PS2-64KRAM/Microcomputer/db/alt_u_div_2af.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf
    Info (12023): Found entity 1: add_sub_7pc File: C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_RETRO-EP4CE15/Z80-CPM-VGA-PS2-64KRAM/Microcomputer/db/add_sub_7pc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info (12023): Found entity 1: add_sub_8pc File: C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_RETRO-EP4CE15/Z80-CPM-VGA-PS2-64KRAM/Microcomputer/db/add_sub_8pc.tdf Line: 22
Info (13000): Registers with preset signals will power-up high File: C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/SBCTextDisplayRGB.vhd Line: 866
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "sramAddress[0]" is stuck at GND File: C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_RETRO-EP4CE15/Z80-CPM-VGA-PS2-64KRAM/Microcomputer/Microcomputer.vhd Line: 35
    Warning (13410): Pin "sramAddress[1]" is stuck at GND File: C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_RETRO-EP4CE15/Z80-CPM-VGA-PS2-64KRAM/Microcomputer/Microcomputer.vhd Line: 35
    Warning (13410): Pin "sramAddress[2]" is stuck at GND File: C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_RETRO-EP4CE15/Z80-CPM-VGA-PS2-64KRAM/Microcomputer/Microcomputer.vhd Line: 35
    Warning (13410): Pin "sramAddress[3]" is stuck at GND File: C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_RETRO-EP4CE15/Z80-CPM-VGA-PS2-64KRAM/Microcomputer/Microcomputer.vhd Line: 35
    Warning (13410): Pin "sramAddress[4]" is stuck at GND File: C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_RETRO-EP4CE15/Z80-CPM-VGA-PS2-64KRAM/Microcomputer/Microcomputer.vhd Line: 35
    Warning (13410): Pin "sramAddress[5]" is stuck at GND File: C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_RETRO-EP4CE15/Z80-CPM-VGA-PS2-64KRAM/Microcomputer/Microcomputer.vhd Line: 35
    Warning (13410): Pin "sramAddress[6]" is stuck at GND File: C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_RETRO-EP4CE15/Z80-CPM-VGA-PS2-64KRAM/Microcomputer/Microcomputer.vhd Line: 35
    Warning (13410): Pin "sramAddress[7]" is stuck at GND File: C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_RETRO-EP4CE15/Z80-CPM-VGA-PS2-64KRAM/Microcomputer/Microcomputer.vhd Line: 35
    Warning (13410): Pin "sramAddress[8]" is stuck at GND File: C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_RETRO-EP4CE15/Z80-CPM-VGA-PS2-64KRAM/Microcomputer/Microcomputer.vhd Line: 35
    Warning (13410): Pin "sramAddress[9]" is stuck at GND File: C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_RETRO-EP4CE15/Z80-CPM-VGA-PS2-64KRAM/Microcomputer/Microcomputer.vhd Line: 35
    Warning (13410): Pin "sramAddress[10]" is stuck at GND File: C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_RETRO-EP4CE15/Z80-CPM-VGA-PS2-64KRAM/Microcomputer/Microcomputer.vhd Line: 35
    Warning (13410): Pin "sramAddress[11]" is stuck at GND File: C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_RETRO-EP4CE15/Z80-CPM-VGA-PS2-64KRAM/Microcomputer/Microcomputer.vhd Line: 35
    Warning (13410): Pin "sramAddress[12]" is stuck at GND File: C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_RETRO-EP4CE15/Z80-CPM-VGA-PS2-64KRAM/Microcomputer/Microcomputer.vhd Line: 35
    Warning (13410): Pin "sramAddress[13]" is stuck at GND File: C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_RETRO-EP4CE15/Z80-CPM-VGA-PS2-64KRAM/Microcomputer/Microcomputer.vhd Line: 35
    Warning (13410): Pin "sramAddress[14]" is stuck at GND File: C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_RETRO-EP4CE15/Z80-CPM-VGA-PS2-64KRAM/Microcomputer/Microcomputer.vhd Line: 35
    Warning (13410): Pin "sramAddress[15]" is stuck at GND File: C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_RETRO-EP4CE15/Z80-CPM-VGA-PS2-64KRAM/Microcomputer/Microcomputer.vhd Line: 35
    Warning (13410): Pin "sramAddress[16]" is stuck at GND File: C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_RETRO-EP4CE15/Z80-CPM-VGA-PS2-64KRAM/Microcomputer/Microcomputer.vhd Line: 35
    Warning (13410): Pin "sramAddress[17]" is stuck at GND File: C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_RETRO-EP4CE15/Z80-CPM-VGA-PS2-64KRAM/Microcomputer/Microcomputer.vhd Line: 35
    Warning (13410): Pin "sramAddress[18]" is stuck at GND File: C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_RETRO-EP4CE15/Z80-CPM-VGA-PS2-64KRAM/Microcomputer/Microcomputer.vhd Line: 35
    Warning (13410): Pin "sramAddress[19]" is stuck at GND File: C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_RETRO-EP4CE15/Z80-CPM-VGA-PS2-64KRAM/Microcomputer/Microcomputer.vhd Line: 35
    Warning (13410): Pin "n_sRamWE" is stuck at VCC File: C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_RETRO-EP4CE15/Z80-CPM-VGA-PS2-64KRAM/Microcomputer/Microcomputer.vhd Line: 36
    Warning (13410): Pin "n_sRamCS" is stuck at VCC File: C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_RETRO-EP4CE15/Z80-CPM-VGA-PS2-64KRAM/Microcomputer/Microcomputer.vhd Line: 37
    Warning (13410): Pin "n_sRamOE" is stuck at VCC File: C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_RETRO-EP4CE15/Z80-CPM-VGA-PS2-64KRAM/Microcomputer/Microcomputer.vhd Line: 38
    Warning (13410): Pin "sdCS" is stuck at VCC File: C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_RETRO-EP4CE15/Z80-CPM-VGA-PS2-64KRAM/Microcomputer/Microcomputer.vhd Line: 57
    Warning (13410): Pin "sdMOSI" is stuck at GND File: C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_RETRO-EP4CE15/Z80-CPM-VGA-PS2-64KRAM/Microcomputer/Microcomputer.vhd Line: 58
    Warning (13410): Pin "sdSCLK" is stuck at GND File: C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_RETRO-EP4CE15/Z80-CPM-VGA-PS2-64KRAM/Microcomputer/Microcomputer.vhd Line: 60
    Warning (13410): Pin "driveLED" is stuck at GND File: C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_RETRO-EP4CE15/Z80-CPM-VGA-PS2-64KRAM/Microcomputer/Microcomputer.vhd Line: 61
    Warning (13410): Pin "n_sdRamCas" is stuck at VCC File: C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_RETRO-EP4CE15/Z80-CPM-VGA-PS2-64KRAM/Microcomputer/Microcomputer.vhd Line: 63
    Warning (13410): Pin "n_sdRamRas" is stuck at VCC File: C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_RETRO-EP4CE15/Z80-CPM-VGA-PS2-64KRAM/Microcomputer/Microcomputer.vhd Line: 64
    Warning (13410): Pin "n_sdRamWe" is stuck at VCC File: C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_RETRO-EP4CE15/Z80-CPM-VGA-PS2-64KRAM/Microcomputer/Microcomputer.vhd Line: 65
    Warning (13410): Pin "n_sdRamCe" is stuck at VCC File: C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_RETRO-EP4CE15/Z80-CPM-VGA-PS2-64KRAM/Microcomputer/Microcomputer.vhd Line: 66
    Warning (13410): Pin "sdRamClk" is stuck at VCC File: C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_RETRO-EP4CE15/Z80-CPM-VGA-PS2-64KRAM/Microcomputer/Microcomputer.vhd Line: 67
    Warning (13410): Pin "sdRamClkEn" is stuck at VCC File: C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_RETRO-EP4CE15/Z80-CPM-VGA-PS2-64KRAM/Microcomputer/Microcomputer.vhd Line: 68
    Warning (13410): Pin "sdRamAddr[0]" is stuck at GND File: C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_RETRO-EP4CE15/Z80-CPM-VGA-PS2-64KRAM/Microcomputer/Microcomputer.vhd Line: 69
    Warning (13410): Pin "sdRamAddr[1]" is stuck at GND File: C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_RETRO-EP4CE15/Z80-CPM-VGA-PS2-64KRAM/Microcomputer/Microcomputer.vhd Line: 69
    Warning (13410): Pin "sdRamAddr[2]" is stuck at GND File: C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_RETRO-EP4CE15/Z80-CPM-VGA-PS2-64KRAM/Microcomputer/Microcomputer.vhd Line: 69
    Warning (13410): Pin "sdRamAddr[3]" is stuck at GND File: C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_RETRO-EP4CE15/Z80-CPM-VGA-PS2-64KRAM/Microcomputer/Microcomputer.vhd Line: 69
    Warning (13410): Pin "sdRamAddr[4]" is stuck at GND File: C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_RETRO-EP4CE15/Z80-CPM-VGA-PS2-64KRAM/Microcomputer/Microcomputer.vhd Line: 69
    Warning (13410): Pin "sdRamAddr[5]" is stuck at GND File: C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_RETRO-EP4CE15/Z80-CPM-VGA-PS2-64KRAM/Microcomputer/Microcomputer.vhd Line: 69
    Warning (13410): Pin "sdRamAddr[6]" is stuck at GND File: C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_RETRO-EP4CE15/Z80-CPM-VGA-PS2-64KRAM/Microcomputer/Microcomputer.vhd Line: 69
    Warning (13410): Pin "sdRamAddr[7]" is stuck at GND File: C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_RETRO-EP4CE15/Z80-CPM-VGA-PS2-64KRAM/Microcomputer/Microcomputer.vhd Line: 69
    Warning (13410): Pin "sdRamAddr[8]" is stuck at GND File: C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_RETRO-EP4CE15/Z80-CPM-VGA-PS2-64KRAM/Microcomputer/Microcomputer.vhd Line: 69
    Warning (13410): Pin "sdRamAddr[9]" is stuck at GND File: C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_RETRO-EP4CE15/Z80-CPM-VGA-PS2-64KRAM/Microcomputer/Microcomputer.vhd Line: 69
    Warning (13410): Pin "sdRamAddr[10]" is stuck at GND File: C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_RETRO-EP4CE15/Z80-CPM-VGA-PS2-64KRAM/Microcomputer/Microcomputer.vhd Line: 69
    Warning (13410): Pin "sdRamAddr[11]" is stuck at GND File: C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_RETRO-EP4CE15/Z80-CPM-VGA-PS2-64KRAM/Microcomputer/Microcomputer.vhd Line: 69
    Warning (13410): Pin "sdRamAddr[12]" is stuck at GND File: C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_RETRO-EP4CE15/Z80-CPM-VGA-PS2-64KRAM/Microcomputer/Microcomputer.vhd Line: 69
    Warning (13410): Pin "sdRamAddr[13]" is stuck at GND File: C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_RETRO-EP4CE15/Z80-CPM-VGA-PS2-64KRAM/Microcomputer/Microcomputer.vhd Line: 69
    Warning (13410): Pin "sdRamAddr[14]" is stuck at GND File: C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_RETRO-EP4CE15/Z80-CPM-VGA-PS2-64KRAM/Microcomputer/Microcomputer.vhd Line: 69
Info (286030): Timing-Driven Synthesis is running
Info (17049): 13 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 18 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "sdRamData[0]" File: C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_RETRO-EP4CE15/Z80-CPM-VGA-PS2-64KRAM/Microcomputer/Microcomputer.vhd Line: 70
    Warning (15610): No output dependent on input pin "sdRamData[1]" File: C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_RETRO-EP4CE15/Z80-CPM-VGA-PS2-64KRAM/Microcomputer/Microcomputer.vhd Line: 70
    Warning (15610): No output dependent on input pin "sdRamData[2]" File: C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_RETRO-EP4CE15/Z80-CPM-VGA-PS2-64KRAM/Microcomputer/Microcomputer.vhd Line: 70
    Warning (15610): No output dependent on input pin "sdRamData[3]" File: C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_RETRO-EP4CE15/Z80-CPM-VGA-PS2-64KRAM/Microcomputer/Microcomputer.vhd Line: 70
    Warning (15610): No output dependent on input pin "sdRamData[4]" File: C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_RETRO-EP4CE15/Z80-CPM-VGA-PS2-64KRAM/Microcomputer/Microcomputer.vhd Line: 70
    Warning (15610): No output dependent on input pin "sdRamData[5]" File: C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_RETRO-EP4CE15/Z80-CPM-VGA-PS2-64KRAM/Microcomputer/Microcomputer.vhd Line: 70
    Warning (15610): No output dependent on input pin "sdRamData[6]" File: C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_RETRO-EP4CE15/Z80-CPM-VGA-PS2-64KRAM/Microcomputer/Microcomputer.vhd Line: 70
    Warning (15610): No output dependent on input pin "sdRamData[7]" File: C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_RETRO-EP4CE15/Z80-CPM-VGA-PS2-64KRAM/Microcomputer/Microcomputer.vhd Line: 70
    Warning (15610): No output dependent on input pin "sdRamData[8]" File: C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_RETRO-EP4CE15/Z80-CPM-VGA-PS2-64KRAM/Microcomputer/Microcomputer.vhd Line: 70
    Warning (15610): No output dependent on input pin "sdRamData[9]" File: C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_RETRO-EP4CE15/Z80-CPM-VGA-PS2-64KRAM/Microcomputer/Microcomputer.vhd Line: 70
    Warning (15610): No output dependent on input pin "sdRamData[10]" File: C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_RETRO-EP4CE15/Z80-CPM-VGA-PS2-64KRAM/Microcomputer/Microcomputer.vhd Line: 70
    Warning (15610): No output dependent on input pin "sdRamData[11]" File: C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_RETRO-EP4CE15/Z80-CPM-VGA-PS2-64KRAM/Microcomputer/Microcomputer.vhd Line: 70
    Warning (15610): No output dependent on input pin "sdRamData[12]" File: C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_RETRO-EP4CE15/Z80-CPM-VGA-PS2-64KRAM/Microcomputer/Microcomputer.vhd Line: 70
    Warning (15610): No output dependent on input pin "sdRamData[13]" File: C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_RETRO-EP4CE15/Z80-CPM-VGA-PS2-64KRAM/Microcomputer/Microcomputer.vhd Line: 70
    Warning (15610): No output dependent on input pin "sdRamData[14]" File: C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_RETRO-EP4CE15/Z80-CPM-VGA-PS2-64KRAM/Microcomputer/Microcomputer.vhd Line: 70
    Warning (15610): No output dependent on input pin "sdRamData[15]" File: C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_RETRO-EP4CE15/Z80-CPM-VGA-PS2-64KRAM/Microcomputer/Microcomputer.vhd Line: 70
    Warning (15610): No output dependent on input pin "urts1" File: C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_RETRO-EP4CE15/Z80-CPM-VGA-PS2-64KRAM/Microcomputer/Microcomputer.vhd Line: 43
    Warning (15610): No output dependent on input pin "sdMISO" File: C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp_On_RETRO-EP4CE15/Z80-CPM-VGA-PS2-64KRAM/Microcomputer/Microcomputer.vhd Line: 59
Info (21057): Implemented 920 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 21 input pins
    Info (21059): Implemented 58 output pins
    Info (21060): Implemented 10 bidirectional pins
    Info (21061): Implemented 807 logic cells
    Info (21064): Implemented 24 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 110 warnings
    Info: Peak virtual memory: 4857 megabytes
    Info: Processing ended: Mon Mar 09 09:12:58 2020
    Info: Elapsed time: 00:00:24
    Info: Total CPU time (on all processors): 00:00:45


