
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

                 Version T-2022.03 for linux64 - Feb 22, 2022 

                    Copyright (c) 1988 - 2022 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
Initializing...
#======================================================
#
# Synopsys Synthesis Scripts (Design Vision dctcl mode)
#
#======================================================
#======================================================
#  Set Libraries
#======================================================
set search_path {  ./../01_RTL \
                   ~iclabta01/umc018/Synthesis/ \
                   /usr/synthesis/libraries/syn/ \ 
                   /usr/synthesis/dw/ }
  ./../01_RTL  ~iclabta01/umc018/Synthesis/  /usr/synthesis/libraries/syn/ \ 
                   /usr/synthesis/dw/ 
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_library {* dw_foundation.sldb standard.sldb slow.db }
* dw_foundation.sldb standard.sldb slow.db 
set target_library {slow.db}
slow.db
#======================================================
#  Global Parameters
#======================================================
set DESIGN "P_MUL"
P_MUL
#set MAX_Delay 10
set clk_period 4.5
4.5
set IN_DLY  [expr 0.5*$clk_period]
2.25
set OUT_DLY [expr 0.5*$clk_period]
2.25
#======================================================
#  Read RTL Code
#======================================================
#set hdlin_auto_save_templates TRUE
read_sverilog {P_MUL\.sv}
Loading db file '/usr/cad/synopsys/synthesis/2022.03/libraries/syn/dw_foundation.sldb'
Loading db file '/usr/cad/synopsys/synthesis/2022.03/libraries/syn/standard.sldb'
Loading db file '/RAID2/COURSE/iclab/iclabta01/umc018/Synthesis/slow.db'
Loading db file '/usr/cad/synopsys/synthesis/2022.03/libraries/syn/gtech.db'
  Loading link library 'slow'
  Loading link library 'gtech'
Loading sverilog file '/RAID2/COURSE/dcs/dcs064/Lab09/01_RTL/P_MUL.sv'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /RAID2/COURSE/dcs/dcs064/Lab09/01_RTL/P_MUL.sv

Inferred memory devices in process
	in routine P_MUL line 85 in file
		'/RAID2/COURSE/dcs/dcs064/Lab09/01_RTL/P_MUL.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| out_valid_reg_3_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    in_4_reg_reg     | Flip-flop |  47   |  Y  | N  | Y  | N  | N  | N  | N  |
|    in_1_reg_reg     | Flip-flop |  47   |  Y  | N  | Y  | N  | N  | N  | N  |
|    in_2_reg_reg     | Flip-flop |  47   |  Y  | N  | Y  | N  | N  | N  | N  |
|    in_3_reg_reg     | Flip-flop |  47   |  Y  | N  | Y  | N  | N  | N  | N  |
|      B_reg_reg      | Flip-flop |  48   |  Y  | N  | Y  | N  | N  | N  | N  |
|      A_reg_reg      | Flip-flop |  48   |  Y  | N  | Y  | N  | N  | N  | N  |
|     P9_reg_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|     P1_reg_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|     P2_reg_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|     P3_reg_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|     P4_reg_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|     P5_reg_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|     P6_reg_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|     P7_reg_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|     P8_reg_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|       out_reg       | Flip-flop |  96   |  Y  | N  | Y  | N  | N  | N  | N  |
| out_valid_reg_4_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| out_valid_reg_1_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| out_valid_reg_2_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/RAID2/COURSE/dcs/dcs064/Lab09/01_RTL/P_MUL.db:P_MUL'
Loaded 1 design.
Current design is 'P_MUL'.
P_MUL
current_design P_MUL
Current design is 'P_MUL'.
{P_MUL}
#======================================================
#  Global Setting
#======================================================
#======================================================
#  Set Design Constraints
#======================================================
set_load 0.05 [all_outputs]
1
#set_max_delay $MAX_Delay -from [all_inputs] -to [all_outputs]
#set_dont_use slow/JKFF*
create_clock -name "clk" -period $clk_period clk
1
set_ideal_network -no_propagate clk
1
set_input_delay  $IN_DLY -clock clk [all_inputs]
1
set_output_delay $OUT_DLY  -clock clk [all_outputs]
1
set_input_delay 0 -clock clk clk
1
set_input_delay 0 -clock clk rst_n
1
#======================================================
#  Optimization
#======================================================
uniquify
1
set_wire_load_mode top
1
set_fix_multiple_port_nets -all -buffer_constants
1
compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | S-2021.06-DWBB_202106.0 |     *     |
| Licensed DW Building Blocks        | S-2021.06-DWBB_202106.0 |     *     |
============================================================================

====================================================================================================
| Flow Information                                                                                 |
----------------------------------------------------------------------------------------------------
| Flow         | Design Compiler WLM                                                               |
| Comand line  | compile_ultra                                                                     |
====================================================================================================
| Design Information                                      | Value                                  |
====================================================================================================
| Number of Scenarios                                     | 0                                      |
| Leaf Cell Count                                         | 699                                    |
| Number of User Hierarchies                              | 0                                      |
| Sequential Cell Count                                   | 672                                    |
| Macro Count                                             | 0                                      |
| Number of Power Domains                                 | 0                                      |
| Number of Path Groups                                   | 2                                      |
| Number of VT class                                      | 0                                      |
| Number of Clocks                                        | 1                                      |
| Number of Dont Touch cells                              | 2                                      |
| Number of Dont Touch nets                               | 1                                      |
| Number of size only cells                               | 0                                      |
| Design with UPF Data                                    | false                                  |
----------------------------------------------------------------------------------------------------
| Variables                                               | Value                                  |
----------------------------------------------------------------------------------------------------
| set_fix_multiple_port_nets                              | -all -buffer_constants                 |
====================================================================================================
Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)
  Simplifying Design 'P_MUL'

Loaded alib file './alib-52/slow.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping 0 of 1 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'P_MUL'
 Implement Synthetic for 'P_MUL'.

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'HOLDX1' in the library 'slow' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
  Mapping Optimization (Phase 1)

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:11  443632.0      0.16      22.7       0.0                           67784536.0000
    0:00:11  443545.5      0.26      23.7       0.0                           67779096.0000

  Beginning Constant Register Removal
  -----------------------------------
    0:00:11  443545.5      0.26      23.7       0.0                           67779096.0000
    0:00:12  443389.2      0.54      30.2       0.0                           67758288.0000

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------
    0:00:13  296325.7      0.75      85.1       0.0                           33342132.0000
  Mapping 'P_MUL_DW_mult_uns_9'
  Mapping 'P_MUL_DW_mult_uns_10'
Information: Added key list 'DesignWare' to design 'P_MUL'. (DDB-72)
    0:00:20  299768.5      0.18      18.8       0.0                           33998612.0000
    0:00:20  299768.5      0.18      18.8       0.0                           33998612.0000
    0:00:20  300773.1      0.17      18.5       0.0                           34164992.0000
    0:00:21  299941.5      0.17      18.7       0.0                           34030056.0000
    0:00:21  294476.2      1.00     134.4       0.0                           33116100.0000

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:23  290048.8      0.90     111.9       0.0                           32419088.0000
    0:00:23  290301.6      0.76      91.8       0.0                           32502328.0000
    0:00:23  290301.6      0.76      91.8       0.0                           32502328.0000
    0:00:24  289406.8      0.75      88.1       0.0                           32186998.0000
    0:00:24  289406.8      0.75      88.1       0.0                           32186998.0000
    0:00:35  304322.4      0.40      46.4       0.0                           35235224.0000
    0:00:35  304322.4      0.40      46.4       0.0                           35235224.0000
    0:00:35  305017.6      0.34      40.9       0.0                           35371108.0000
    0:00:35  305017.6      0.34      40.9       0.0                           35371108.0000
    0:00:49  320335.6      0.23      25.6       0.0                           38177180.0000
    0:00:49  320335.6      0.23      25.6       0.0                           38177180.0000
    0:01:00  325122.3      0.00       0.0       0.0                           39117284.0000
    0:01:00  325122.3      0.00       0.0       0.0                           39117284.0000
    0:01:00  325122.3      0.00       0.0       0.0                           39117284.0000
    0:01:00  325122.3      0.00       0.0       0.0                           39117284.0000
    0:01:00  325122.3      0.00       0.0       0.0                           39117284.0000
    0:01:00  325122.3      0.00       0.0       0.0                           39117284.0000
    0:01:00  325122.3      0.00       0.0       0.0                           39117284.0000
    0:01:00  325122.3      0.00       0.0       0.0                           39117284.0000
    0:01:00  325122.3      0.00       0.0       0.0                           39117284.0000
    0:01:00  325122.3      0.00       0.0       0.0                           39117284.0000
    0:01:00  325122.3      0.00       0.0       0.0                           39117284.0000
    0:01:00  325122.3      0.00       0.0       0.0                           39117284.0000
    0:01:00  325122.3      0.00       0.0       0.0                           39117284.0000


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:01:00  325122.3      0.00       0.0       0.0                           39117284.0000
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
  Global Optimization (Phase 46)
  Global Optimization (Phase 47)
    0:01:03  300826.3      0.00       0.0       0.0                           33220624.0000
    0:01:03  300826.3      0.00       0.0       0.0                           33220624.0000
    0:01:03  300826.3      0.00       0.0       0.0                           33220624.0000
    0:01:04  297077.5      0.00       0.0       0.0                           32516012.0000
    0:01:04  297077.5      0.00       0.0       0.0                           32516012.0000
    0:01:04  297077.5      0.00       0.0       0.0                           32516012.0000
    0:01:04  297077.5      0.00       0.0       0.0                           32516012.0000
    0:01:04  297077.5      0.00       0.0       0.0                           32516012.0000
    0:01:04  297077.5      0.00       0.0       0.0                           32516012.0000
    0:01:04  297077.5      0.00       0.0       0.0                           32516012.0000
    0:01:04  297077.5      0.00       0.0       0.0                           32516012.0000
    0:01:04  297077.5      0.00       0.0       0.0                           32516012.0000
    0:01:04  297077.5      0.00       0.0       0.0                           32516012.0000
    0:01:04  297077.5      0.00       0.0       0.0                           32516012.0000
    0:01:04  297077.5      0.00       0.0       0.0                           32516012.0000
    0:01:04  297077.5      0.00       0.0       0.0                           32516012.0000
    0:01:04  297077.5      0.00       0.0       0.0                           32516012.0000
    0:01:04  297077.5      0.00       0.0       0.0                           32516012.0000
    0:01:04  297077.5      0.00       0.0       0.0                           32516012.0000
    0:01:04  297077.5      0.00       0.0       0.0                           32516012.0000
    0:01:04  297077.5      0.00       0.0       0.0                           32516012.0000
    0:01:04  297077.5      0.00       0.0       0.0                           32516012.0000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:01:04  297077.5      0.00       0.0       0.0                           32516012.0000
    0:01:05  293927.4      0.00       0.0       0.0                           32189292.0000
    0:01:05  293927.4      0.00       0.0       0.0                           32189292.0000
    0:01:05  293927.4      0.00       0.0       0.0                           32189292.0000
    0:01:05  293608.0      0.00       0.0       0.0                           32118772.0000
    0:01:06  291981.4      0.00       0.0       0.0                           31733812.0000
    0:01:06  291981.4      0.00       0.0       0.0                           31733812.0000
    0:01:06  291981.4      0.00       0.0       0.0                           31733812.0000
    0:01:06  291981.4      0.00       0.0       0.0                           31733812.0000
    0:01:06  291981.4      0.00       0.0       0.0                           31733812.0000
    0:01:06  291981.4      0.00       0.0       0.0                           31733812.0000
    0:01:08  286622.6      0.00       0.0       0.0                           30837382.0000
Loading db file '/RAID2/COURSE/iclab/iclabta01/umc018/Synthesis/slow.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
#======================================================
#  Output Reports 
#======================================================
report_timing >  Report/P_MUL\.timing
report_area >  Report/P_MUL\.area
report_resource >  Report/P_MUL\.resource
check_design > Report/P_MUL\.check
#======================================================
#  Change Naming Rule
#======================================================
set bus_inference_style "%s\[%d\]"
%s[%d]
set bus_naming_style "%s\[%d\]"
%s[%d]
set hdlout_internal_busses true
true
change_names -hierarchy -rule verilog
1
define_name_rules name_rule -allowed "a-z A-Z 0-9 _" -max_length 255 -type cell
1
define_name_rules name_rule -allowed "a-z A-Z 0-9 _[]" -max_length 255 -type net
1
define_name_rules name_rule -map {{"\\*cell\\*" "cell"}}
1
change_names -hierarchy -rules name_rule
1
#======================================================
#  Output Results
#======================================================
set verilogout_higher_designs_first true
true
write -format verilog -output Netlist/P_MUL\_SYN.v -hierarchy
Writing verilog file '/RAID2/COURSE/dcs/dcs064/Lab09/02_SYN/Netlist/P_MUL_SYN.v'.
1
write_sdf -version 3.0 -context verilog -load_delay cell Netlist/P_MUL\_SYN.sdf -significant_digits 6
Information: Writing timing information to file '/RAID2/COURSE/dcs/dcs064/Lab09/02_SYN/Netlist/P_MUL_SYN.sdf'. (WT-3)
1
write_sdc Netlist/P_MUL\_SYN.sdc
1
#======================================================
#  Finish and Quit
#======================================================
report_area
 
****************************************
Report : area
Design : P_MUL
Version: T-2022.03
Date   : Thu May 11 15:33:21 2023
****************************************

Library(s) Used:

    slow (File: /RAID2/COURSE/iclab/iclabta01/umc018/Synthesis/slow.db)

Number of ports:                          288
Number of nets:                         11201
Number of cells:                         9923
Number of combinational cells:           9251
Number of sequential cells:               672
Number of macros/black boxes:               0
Number of buf/inv:                       1330
Number of references:                      96

Combinational area:             236517.019804
Buf/Inv area:                    14985.432413
Noncombinational area:           50105.563492
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                286622.583296
Total area:                 undefined
1
report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : P_MUL
Version: T-2022.03
Date   : Thu May 11 15:33:21 2023
****************************************

Operating Conditions: slow   Library: slow
Wire Load Model Mode: top

  Startpoint: A_reg_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P6_reg_reg_31_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  A_reg_reg_1_/CK (DFFRHQX4)               0.00       0.00 r
  A_reg_reg_1_/Q (DFFRHQX4)                0.38       0.38 r
  U3725/Y (XOR2X2)                         0.40       0.78 r
  U4817/Y (BUFX8)                          0.29       1.06 r
  U4818/Y (INVXL)                          0.10       1.17 f
  U522/Y (OAI2BB1X1)                       0.25       1.42 f
  U490/S (ADDFX1)                          0.42       1.84 r
  U5050/CO (ADDFHX1)                       0.40       2.23 r
  U5119/CO (ADDFHX4)                       0.50       2.73 r
  U6185/S (ADDFHX4)                        0.38       3.11 f
  U311/Y (NOR2X1)                          0.24       3.35 r
  U5349/Y (NOR2X2)                         0.11       3.46 f
  U274/Y (NAND2X1)                         0.17       3.64 r
  U7784/Y (NOR2X1)                         0.11       3.74 f
  U2115/Y (AOI21X2)                        0.21       3.95 r
  U2094/Y (OAI21X2)                        0.11       4.05 f
  U2093/Y (XNOR2X2)                        0.19       4.24 f
  P6_reg_reg_31_/D (DFFRX4)                0.00       4.24 f
  data arrival time                                   4.24

  clock clk (rise edge)                    4.50       4.50
  clock network delay (ideal)              0.00       4.50
  P6_reg_reg_31_/CK (DFFRX4)               0.00       4.50 r
  library setup time                      -0.26       4.24
  data required time                                  4.24
  -----------------------------------------------------------
  data required time                                  4.24
  data arrival time                                  -4.24
  -----------------------------------------------------------
  slack (MET)                                         0.00


1
exit

Memory usage for this session 254 Mbytes.
Memory usage for this session including child processes 254 Mbytes.
CPU usage for this session 72 seconds ( 0.02 hours ).
Elapsed time for this session 79 seconds ( 0.02 hours ).

Thank you...
