// Seed: 108576497
module module_0 (
    input wand id_0,
    input tri id_1,
    output uwire id_2,
    input supply0 id_3,
    input supply1 id_4,
    output wand id_5,
    output supply1 id_6,
    input supply0 id_7,
    input wor id_8,
    input uwire id_9,
    output wor id_10,
    input wor id_11,
    output uwire id_12,
    output uwire id_13,
    input uwire id_14,
    output supply0 id_15,
    output tri id_16,
    input tri id_17,
    input wire id_18,
    output supply1 id_19,
    output tri id_20,
    output wor id_21,
    input tri1 id_22,
    output tri id_23,
    input wand id_24,
    output supply1 id_25,
    input wand id_26,
    input wire id_27,
    input wand id_28
);
  wire id_30;
  wire id_31 = id_30;
  assign module_1.id_4 = 0;
endmodule
module module_1 (
    output tri id_0,
    output tri1 id_1
    , id_7,
    input supply0 id_2
    , id_8,
    input wand id_3,
    output wand id_4,
    input wor id_5
);
  assign id_0 = id_3;
  genvar id_9;
  wire id_10;
  wire id_11;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_1,
      id_2,
      id_3,
      id_1,
      id_0,
      id_5,
      id_2,
      id_5,
      id_1,
      id_5,
      id_0,
      id_0,
      id_3,
      id_0,
      id_4,
      id_2,
      id_3,
      id_1,
      id_0,
      id_1,
      id_3,
      id_0,
      id_5,
      id_1,
      id_3,
      id_5,
      id_2
  );
  always disable id_12;
endmodule
