WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 25000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

[L1D] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L1I] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L2C] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[LLC] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2500121 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 00 min 23 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 5001022 heartbeat IPC: 3.999 cumulative IPC: 3.999 (Simulation time: 00 hr 00 min 46 sec)
Warmup finished CPU 0 instructions: 25000003 cycles: 6251023 cumulative IPC: 3.999 (Simulation time: 00 hr 00 min 58 sec)
Warmup complete CPU 0 instructions: 25000003 cycles: 6251023 cumulative IPC: 3.999 (Simulation time: 00 hr 00 min 58 sec)
Heartbeat CPU 0 instructions: 30000002 cycles: 14744683 heartbeat IPC: 1.026 cumulative IPC: 0.5887 (Simulation time: 00 hr 01 min 32 sec)
*** Reached end of trace: (0, "../traces/public_traces/srv/srv_25.champsimtrace.xz")
Heartbeat CPU 0 instructions: 40000002 cycles: 31128613 heartbeat IPC: 0.6104 cumulative IPC: 0.603 (Simulation time: 00 hr 02 min 37 sec)
Heartbeat CPU 0 instructions: 50000000 cycles: 47481643 heartbeat IPC: 0.6115 cumulative IPC: 0.6063 (Simulation time: 00 hr 03 min 43 sec)
Heartbeat CPU 0 instructions: 60000002 cycles: 63904295 heartbeat IPC: 0.6089 cumulative IPC: 0.6071 (Simulation time: 00 hr 04 min 48 sec)
*** Reached end of trace: (0, "../traces/public_traces/srv/srv_25.champsimtrace.xz")
Heartbeat CPU 0 instructions: 70000001 cycles: 80185443 heartbeat IPC: 0.6142 cumulative IPC: 0.6086 (Simulation time: 00 hr 05 min 54 sec)
Heartbeat CPU 0 instructions: 80000001 cycles: 96513425 heartbeat IPC: 0.6124 cumulative IPC: 0.6093 (Simulation time: 00 hr 06 min 59 sec)
Heartbeat CPU 0 instructions: 90000003 cycles: 112835759 heartbeat IPC: 0.6127 cumulative IPC: 0.6098 (Simulation time: 00 hr 08 min 04 sec)
*** Reached end of trace: (0, "../traces/public_traces/srv/srv_25.champsimtrace.xz")
Heartbeat CPU 0 instructions: 100000001 cycles: 129113151 heartbeat IPC: 0.6143 cumulative IPC: 0.6104 (Simulation time: 00 hr 09 min 10 sec)
Heartbeat CPU 0 instructions: 110000000 cycles: 145408255 heartbeat IPC: 0.6137 cumulative IPC: 0.6108 (Simulation time: 00 hr 10 min 15 sec)
Heartbeat CPU 0 instructions: 120000003 cycles: 161688157 heartbeat IPC: 0.6143 cumulative IPC: 0.6112 (Simulation time: 00 hr 11 min 20 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 163616137 cumulative IPC: 0.6112 (Simulation time: 00 hr 11 min 53 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 163616137 cumulative IPC: 0.6112 (Simulation time: 00 hr 11 min 53 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ../traces/public_traces/srv/srv_25.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.6112 instructions: 100000000 cycles: 163616137
CPU 0 Branch Prediction Accuracy: 71.65% MPKI: 50.89 Average ROB Occupancy at Mispredict: 3.935
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.42
BRANCH_INDIRECT: 35.5
BRANCH_CONDITIONAL: 10
BRANCH_DIRECT_CALL: 1.55
BRANCH_INDIRECT_CALL: 2.16
BRANCH_RETURN: 1.2

L1D TOTAL        ACCESS:   34147893 HIT:   30156608 MISS:    3991285
L1D LOAD         ACCESS:   20621886 HIT:   18288052 MISS:    2333834
L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1D WRITE        ACCESS:   13484090 HIT:   11867652 MISS:    1616438
L1D TRANSLATION  ACCESS:      41917 HIT:        904 MISS:      41013
L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1D AVERAGE MISS LATENCY: 8.024 cycles
L1I TOTAL        ACCESS:   12968472 HIT:    5122842 MISS:    7845630
L1I LOAD         ACCESS:   12968472 HIT:    5122842 MISS:    7845630
L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1I AVERAGE MISS LATENCY: 8.344 cycles
L2C TOTAL        ACCESS:    9792545 HIT:    9318739 MISS:     473806
L2C LOAD         ACCESS:    8097754 HIT:    7681333 MISS:     416421
L2C RFO          ACCESS:     582104 HIT:     564215 MISS:      17889
L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L2C WRITE        ACCESS:    1071701 HIT:    1060587 MISS:      11114
L2C TRANSLATION  ACCESS:      40986 HIT:      12604 MISS:      28382
L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L2C AVERAGE MISS LATENCY: 28.37 cycles
LLC TOTAL        ACCESS:     491381 HIT:     464848 MISS:      26533
LLC LOAD         ACCESS:     416421 HIT:     395544 MISS:      20877
LLC RFO          ACCESS:      17889 HIT:      17573 MISS:        316
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:      28689 HIT:      28452 MISS:        237
LLC TRANSLATION  ACCESS:      28382 HIT:      23279 MISS:       5103
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 156.7 cycles
cpu0_DTLB TOTAL        ACCESS:   27280593 HIT:   26002054 MISS:    1278539
cpu0_DTLB LOAD         ACCESS:   27280593 HIT:   26002054 MISS:    1278539
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 7.788 cycles
cpu0_ITLB TOTAL        ACCESS:   11498012 HIT:    9286139 MISS:    2211873
cpu0_ITLB LOAD         ACCESS:   11498012 HIT:    9286139 MISS:    2211873
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 3.01 cycles
cpu0_STLB TOTAL        ACCESS:    2128765 HIT:    2100767 MISS:      27998
cpu0_STLB LOAD         ACCESS:    2128765 HIT:    2100767 MISS:      27998
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 77.79 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       7652
  ROW_BUFFER_MISS:      18644
 AVG DBUS CONGESTED CYCLE: 3.789
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:         14
  FULL:         79
