
TAIKO.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00014cf4  080001e8  080001e8  000101e8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0001984c  08014ee0  08014ee0  00024ee0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0802e72c  0802e72c  00040344  2**0
                  CONTENTS
  4 .ARM          00000000  0802e72c  0802e72c  00040344  2**0
                  CONTENTS
  5 .preinit_array 00000000  0802e72c  0802e72c  00040344  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0802e72c  0802e72c  0003e72c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0802e730  0802e730  0003e730  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000344  20000000  0802e734  00040000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001338  20000348  0802ea78  00040348  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20001680  0802ea78  00041680  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00040344  2**0
                  CONTENTS, READONLY
 12 .debug_info   00025119  00000000  00000000  0004036d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000059b6  00000000  00000000  00065486  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00002098  00000000  00000000  0006ae40  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001e08  00000000  00000000  0006ced8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002238a  00000000  00000000  0006ece0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002a24d  00000000  00000000  0009106a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000b0642  00000000  00000000  000bb2b7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0016b8f9  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00009b38  00000000  00000000  0016b94c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e8 <__do_global_dtors_aux>:
 80001e8:	b510      	push	{r4, lr}
 80001ea:	4c05      	ldr	r4, [pc, #20]	; (8000200 <__do_global_dtors_aux+0x18>)
 80001ec:	7823      	ldrb	r3, [r4, #0]
 80001ee:	b933      	cbnz	r3, 80001fe <__do_global_dtors_aux+0x16>
 80001f0:	4b04      	ldr	r3, [pc, #16]	; (8000204 <__do_global_dtors_aux+0x1c>)
 80001f2:	b113      	cbz	r3, 80001fa <__do_global_dtors_aux+0x12>
 80001f4:	4804      	ldr	r0, [pc, #16]	; (8000208 <__do_global_dtors_aux+0x20>)
 80001f6:	f3af 8000 	nop.w
 80001fa:	2301      	movs	r3, #1
 80001fc:	7023      	strb	r3, [r4, #0]
 80001fe:	bd10      	pop	{r4, pc}
 8000200:	20000348 	.word	0x20000348
 8000204:	00000000 	.word	0x00000000
 8000208:	08014ec4 	.word	0x08014ec4

0800020c <frame_dummy>:
 800020c:	b508      	push	{r3, lr}
 800020e:	4b03      	ldr	r3, [pc, #12]	; (800021c <frame_dummy+0x10>)
 8000210:	b11b      	cbz	r3, 800021a <frame_dummy+0xe>
 8000212:	4903      	ldr	r1, [pc, #12]	; (8000220 <frame_dummy+0x14>)
 8000214:	4803      	ldr	r0, [pc, #12]	; (8000224 <frame_dummy+0x18>)
 8000216:	f3af 8000 	nop.w
 800021a:	bd08      	pop	{r3, pc}
 800021c:	00000000 	.word	0x00000000
 8000220:	2000034c 	.word	0x2000034c
 8000224:	08014ec4 	.word	0x08014ec4

08000228 <strlen>:
 8000228:	4603      	mov	r3, r0
 800022a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800022e:	2a00      	cmp	r2, #0
 8000230:	d1fb      	bne.n	800022a <strlen+0x2>
 8000232:	1a18      	subs	r0, r3, r0
 8000234:	3801      	subs	r0, #1
 8000236:	4770      	bx	lr

08000238 <__aeabi_drsub>:
 8000238:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 800023c:	e002      	b.n	8000244 <__adddf3>
 800023e:	bf00      	nop

08000240 <__aeabi_dsub>:
 8000240:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000244 <__adddf3>:
 8000244:	b530      	push	{r4, r5, lr}
 8000246:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800024a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800024e:	ea94 0f05 	teq	r4, r5
 8000252:	bf08      	it	eq
 8000254:	ea90 0f02 	teqeq	r0, r2
 8000258:	bf1f      	itttt	ne
 800025a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800025e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000262:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000266:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800026a:	f000 80e2 	beq.w	8000432 <__adddf3+0x1ee>
 800026e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000272:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000276:	bfb8      	it	lt
 8000278:	426d      	neglt	r5, r5
 800027a:	dd0c      	ble.n	8000296 <__adddf3+0x52>
 800027c:	442c      	add	r4, r5
 800027e:	ea80 0202 	eor.w	r2, r0, r2
 8000282:	ea81 0303 	eor.w	r3, r1, r3
 8000286:	ea82 0000 	eor.w	r0, r2, r0
 800028a:	ea83 0101 	eor.w	r1, r3, r1
 800028e:	ea80 0202 	eor.w	r2, r0, r2
 8000292:	ea81 0303 	eor.w	r3, r1, r3
 8000296:	2d36      	cmp	r5, #54	; 0x36
 8000298:	bf88      	it	hi
 800029a:	bd30      	pophi	{r4, r5, pc}
 800029c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002a0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002a4:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002a8:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002ac:	d002      	beq.n	80002b4 <__adddf3+0x70>
 80002ae:	4240      	negs	r0, r0
 80002b0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002b4:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80002b8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002bc:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002c0:	d002      	beq.n	80002c8 <__adddf3+0x84>
 80002c2:	4252      	negs	r2, r2
 80002c4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002c8:	ea94 0f05 	teq	r4, r5
 80002cc:	f000 80a7 	beq.w	800041e <__adddf3+0x1da>
 80002d0:	f1a4 0401 	sub.w	r4, r4, #1
 80002d4:	f1d5 0e20 	rsbs	lr, r5, #32
 80002d8:	db0d      	blt.n	80002f6 <__adddf3+0xb2>
 80002da:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002de:	fa22 f205 	lsr.w	r2, r2, r5
 80002e2:	1880      	adds	r0, r0, r2
 80002e4:	f141 0100 	adc.w	r1, r1, #0
 80002e8:	fa03 f20e 	lsl.w	r2, r3, lr
 80002ec:	1880      	adds	r0, r0, r2
 80002ee:	fa43 f305 	asr.w	r3, r3, r5
 80002f2:	4159      	adcs	r1, r3
 80002f4:	e00e      	b.n	8000314 <__adddf3+0xd0>
 80002f6:	f1a5 0520 	sub.w	r5, r5, #32
 80002fa:	f10e 0e20 	add.w	lr, lr, #32
 80002fe:	2a01      	cmp	r2, #1
 8000300:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000304:	bf28      	it	cs
 8000306:	f04c 0c02 	orrcs.w	ip, ip, #2
 800030a:	fa43 f305 	asr.w	r3, r3, r5
 800030e:	18c0      	adds	r0, r0, r3
 8000310:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000314:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000318:	d507      	bpl.n	800032a <__adddf3+0xe6>
 800031a:	f04f 0e00 	mov.w	lr, #0
 800031e:	f1dc 0c00 	rsbs	ip, ip, #0
 8000322:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000326:	eb6e 0101 	sbc.w	r1, lr, r1
 800032a:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800032e:	d31b      	bcc.n	8000368 <__adddf3+0x124>
 8000330:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000334:	d30c      	bcc.n	8000350 <__adddf3+0x10c>
 8000336:	0849      	lsrs	r1, r1, #1
 8000338:	ea5f 0030 	movs.w	r0, r0, rrx
 800033c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000340:	f104 0401 	add.w	r4, r4, #1
 8000344:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000348:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 800034c:	f080 809a 	bcs.w	8000484 <__adddf3+0x240>
 8000350:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000354:	bf08      	it	eq
 8000356:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800035a:	f150 0000 	adcs.w	r0, r0, #0
 800035e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000362:	ea41 0105 	orr.w	r1, r1, r5
 8000366:	bd30      	pop	{r4, r5, pc}
 8000368:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800036c:	4140      	adcs	r0, r0
 800036e:	eb41 0101 	adc.w	r1, r1, r1
 8000372:	3c01      	subs	r4, #1
 8000374:	bf28      	it	cs
 8000376:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 800037a:	d2e9      	bcs.n	8000350 <__adddf3+0x10c>
 800037c:	f091 0f00 	teq	r1, #0
 8000380:	bf04      	itt	eq
 8000382:	4601      	moveq	r1, r0
 8000384:	2000      	moveq	r0, #0
 8000386:	fab1 f381 	clz	r3, r1
 800038a:	bf08      	it	eq
 800038c:	3320      	addeq	r3, #32
 800038e:	f1a3 030b 	sub.w	r3, r3, #11
 8000392:	f1b3 0220 	subs.w	r2, r3, #32
 8000396:	da0c      	bge.n	80003b2 <__adddf3+0x16e>
 8000398:	320c      	adds	r2, #12
 800039a:	dd08      	ble.n	80003ae <__adddf3+0x16a>
 800039c:	f102 0c14 	add.w	ip, r2, #20
 80003a0:	f1c2 020c 	rsb	r2, r2, #12
 80003a4:	fa01 f00c 	lsl.w	r0, r1, ip
 80003a8:	fa21 f102 	lsr.w	r1, r1, r2
 80003ac:	e00c      	b.n	80003c8 <__adddf3+0x184>
 80003ae:	f102 0214 	add.w	r2, r2, #20
 80003b2:	bfd8      	it	le
 80003b4:	f1c2 0c20 	rsble	ip, r2, #32
 80003b8:	fa01 f102 	lsl.w	r1, r1, r2
 80003bc:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003c0:	bfdc      	itt	le
 80003c2:	ea41 010c 	orrle.w	r1, r1, ip
 80003c6:	4090      	lslle	r0, r2
 80003c8:	1ae4      	subs	r4, r4, r3
 80003ca:	bfa2      	ittt	ge
 80003cc:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003d0:	4329      	orrge	r1, r5
 80003d2:	bd30      	popge	{r4, r5, pc}
 80003d4:	ea6f 0404 	mvn.w	r4, r4
 80003d8:	3c1f      	subs	r4, #31
 80003da:	da1c      	bge.n	8000416 <__adddf3+0x1d2>
 80003dc:	340c      	adds	r4, #12
 80003de:	dc0e      	bgt.n	80003fe <__adddf3+0x1ba>
 80003e0:	f104 0414 	add.w	r4, r4, #20
 80003e4:	f1c4 0220 	rsb	r2, r4, #32
 80003e8:	fa20 f004 	lsr.w	r0, r0, r4
 80003ec:	fa01 f302 	lsl.w	r3, r1, r2
 80003f0:	ea40 0003 	orr.w	r0, r0, r3
 80003f4:	fa21 f304 	lsr.w	r3, r1, r4
 80003f8:	ea45 0103 	orr.w	r1, r5, r3
 80003fc:	bd30      	pop	{r4, r5, pc}
 80003fe:	f1c4 040c 	rsb	r4, r4, #12
 8000402:	f1c4 0220 	rsb	r2, r4, #32
 8000406:	fa20 f002 	lsr.w	r0, r0, r2
 800040a:	fa01 f304 	lsl.w	r3, r1, r4
 800040e:	ea40 0003 	orr.w	r0, r0, r3
 8000412:	4629      	mov	r1, r5
 8000414:	bd30      	pop	{r4, r5, pc}
 8000416:	fa21 f004 	lsr.w	r0, r1, r4
 800041a:	4629      	mov	r1, r5
 800041c:	bd30      	pop	{r4, r5, pc}
 800041e:	f094 0f00 	teq	r4, #0
 8000422:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8000426:	bf06      	itte	eq
 8000428:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 800042c:	3401      	addeq	r4, #1
 800042e:	3d01      	subne	r5, #1
 8000430:	e74e      	b.n	80002d0 <__adddf3+0x8c>
 8000432:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000436:	bf18      	it	ne
 8000438:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800043c:	d029      	beq.n	8000492 <__adddf3+0x24e>
 800043e:	ea94 0f05 	teq	r4, r5
 8000442:	bf08      	it	eq
 8000444:	ea90 0f02 	teqeq	r0, r2
 8000448:	d005      	beq.n	8000456 <__adddf3+0x212>
 800044a:	ea54 0c00 	orrs.w	ip, r4, r0
 800044e:	bf04      	itt	eq
 8000450:	4619      	moveq	r1, r3
 8000452:	4610      	moveq	r0, r2
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	ea91 0f03 	teq	r1, r3
 800045a:	bf1e      	ittt	ne
 800045c:	2100      	movne	r1, #0
 800045e:	2000      	movne	r0, #0
 8000460:	bd30      	popne	{r4, r5, pc}
 8000462:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000466:	d105      	bne.n	8000474 <__adddf3+0x230>
 8000468:	0040      	lsls	r0, r0, #1
 800046a:	4149      	adcs	r1, r1
 800046c:	bf28      	it	cs
 800046e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000472:	bd30      	pop	{r4, r5, pc}
 8000474:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000478:	bf3c      	itt	cc
 800047a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800047e:	bd30      	popcc	{r4, r5, pc}
 8000480:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000484:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000488:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800048c:	f04f 0000 	mov.w	r0, #0
 8000490:	bd30      	pop	{r4, r5, pc}
 8000492:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000496:	bf1a      	itte	ne
 8000498:	4619      	movne	r1, r3
 800049a:	4610      	movne	r0, r2
 800049c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004a0:	bf1c      	itt	ne
 80004a2:	460b      	movne	r3, r1
 80004a4:	4602      	movne	r2, r0
 80004a6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004aa:	bf06      	itte	eq
 80004ac:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004b0:	ea91 0f03 	teqeq	r1, r3
 80004b4:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80004b8:	bd30      	pop	{r4, r5, pc}
 80004ba:	bf00      	nop

080004bc <__aeabi_ui2d>:
 80004bc:	f090 0f00 	teq	r0, #0
 80004c0:	bf04      	itt	eq
 80004c2:	2100      	moveq	r1, #0
 80004c4:	4770      	bxeq	lr
 80004c6:	b530      	push	{r4, r5, lr}
 80004c8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004cc:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004d0:	f04f 0500 	mov.w	r5, #0
 80004d4:	f04f 0100 	mov.w	r1, #0
 80004d8:	e750      	b.n	800037c <__adddf3+0x138>
 80004da:	bf00      	nop

080004dc <__aeabi_i2d>:
 80004dc:	f090 0f00 	teq	r0, #0
 80004e0:	bf04      	itt	eq
 80004e2:	2100      	moveq	r1, #0
 80004e4:	4770      	bxeq	lr
 80004e6:	b530      	push	{r4, r5, lr}
 80004e8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004ec:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004f0:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004f4:	bf48      	it	mi
 80004f6:	4240      	negmi	r0, r0
 80004f8:	f04f 0100 	mov.w	r1, #0
 80004fc:	e73e      	b.n	800037c <__adddf3+0x138>
 80004fe:	bf00      	nop

08000500 <__aeabi_f2d>:
 8000500:	0042      	lsls	r2, r0, #1
 8000502:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000506:	ea4f 0131 	mov.w	r1, r1, rrx
 800050a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800050e:	bf1f      	itttt	ne
 8000510:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8000514:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000518:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 800051c:	4770      	bxne	lr
 800051e:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 8000522:	bf08      	it	eq
 8000524:	4770      	bxeq	lr
 8000526:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 800052a:	bf04      	itt	eq
 800052c:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000530:	4770      	bxeq	lr
 8000532:	b530      	push	{r4, r5, lr}
 8000534:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000538:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800053c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000540:	e71c      	b.n	800037c <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_ul2d>:
 8000544:	ea50 0201 	orrs.w	r2, r0, r1
 8000548:	bf08      	it	eq
 800054a:	4770      	bxeq	lr
 800054c:	b530      	push	{r4, r5, lr}
 800054e:	f04f 0500 	mov.w	r5, #0
 8000552:	e00a      	b.n	800056a <__aeabi_l2d+0x16>

08000554 <__aeabi_l2d>:
 8000554:	ea50 0201 	orrs.w	r2, r0, r1
 8000558:	bf08      	it	eq
 800055a:	4770      	bxeq	lr
 800055c:	b530      	push	{r4, r5, lr}
 800055e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000562:	d502      	bpl.n	800056a <__aeabi_l2d+0x16>
 8000564:	4240      	negs	r0, r0
 8000566:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800056a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800056e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000572:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000576:	f43f aed8 	beq.w	800032a <__adddf3+0xe6>
 800057a:	f04f 0203 	mov.w	r2, #3
 800057e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000582:	bf18      	it	ne
 8000584:	3203      	addne	r2, #3
 8000586:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800058a:	bf18      	it	ne
 800058c:	3203      	addne	r2, #3
 800058e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000592:	f1c2 0320 	rsb	r3, r2, #32
 8000596:	fa00 fc03 	lsl.w	ip, r0, r3
 800059a:	fa20 f002 	lsr.w	r0, r0, r2
 800059e:	fa01 fe03 	lsl.w	lr, r1, r3
 80005a2:	ea40 000e 	orr.w	r0, r0, lr
 80005a6:	fa21 f102 	lsr.w	r1, r1, r2
 80005aa:	4414      	add	r4, r2
 80005ac:	e6bd      	b.n	800032a <__adddf3+0xe6>
 80005ae:	bf00      	nop

080005b0 <__aeabi_dmul>:
 80005b0:	b570      	push	{r4, r5, r6, lr}
 80005b2:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005b6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005ba:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005be:	bf1d      	ittte	ne
 80005c0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005c4:	ea94 0f0c 	teqne	r4, ip
 80005c8:	ea95 0f0c 	teqne	r5, ip
 80005cc:	f000 f8de 	bleq	800078c <__aeabi_dmul+0x1dc>
 80005d0:	442c      	add	r4, r5
 80005d2:	ea81 0603 	eor.w	r6, r1, r3
 80005d6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005da:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005de:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005e2:	bf18      	it	ne
 80005e4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005ec:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80005f0:	d038      	beq.n	8000664 <__aeabi_dmul+0xb4>
 80005f2:	fba0 ce02 	umull	ip, lr, r0, r2
 80005f6:	f04f 0500 	mov.w	r5, #0
 80005fa:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005fe:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000602:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000606:	f04f 0600 	mov.w	r6, #0
 800060a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800060e:	f09c 0f00 	teq	ip, #0
 8000612:	bf18      	it	ne
 8000614:	f04e 0e01 	orrne.w	lr, lr, #1
 8000618:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800061c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000620:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000624:	d204      	bcs.n	8000630 <__aeabi_dmul+0x80>
 8000626:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800062a:	416d      	adcs	r5, r5
 800062c:	eb46 0606 	adc.w	r6, r6, r6
 8000630:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000634:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000638:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800063c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000640:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000644:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000648:	bf88      	it	hi
 800064a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800064e:	d81e      	bhi.n	800068e <__aeabi_dmul+0xde>
 8000650:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000654:	bf08      	it	eq
 8000656:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800065a:	f150 0000 	adcs.w	r0, r0, #0
 800065e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000662:	bd70      	pop	{r4, r5, r6, pc}
 8000664:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000668:	ea46 0101 	orr.w	r1, r6, r1
 800066c:	ea40 0002 	orr.w	r0, r0, r2
 8000670:	ea81 0103 	eor.w	r1, r1, r3
 8000674:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000678:	bfc2      	ittt	gt
 800067a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800067e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000682:	bd70      	popgt	{r4, r5, r6, pc}
 8000684:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000688:	f04f 0e00 	mov.w	lr, #0
 800068c:	3c01      	subs	r4, #1
 800068e:	f300 80ab 	bgt.w	80007e8 <__aeabi_dmul+0x238>
 8000692:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000696:	bfde      	ittt	le
 8000698:	2000      	movle	r0, #0
 800069a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800069e:	bd70      	pople	{r4, r5, r6, pc}
 80006a0:	f1c4 0400 	rsb	r4, r4, #0
 80006a4:	3c20      	subs	r4, #32
 80006a6:	da35      	bge.n	8000714 <__aeabi_dmul+0x164>
 80006a8:	340c      	adds	r4, #12
 80006aa:	dc1b      	bgt.n	80006e4 <__aeabi_dmul+0x134>
 80006ac:	f104 0414 	add.w	r4, r4, #20
 80006b0:	f1c4 0520 	rsb	r5, r4, #32
 80006b4:	fa00 f305 	lsl.w	r3, r0, r5
 80006b8:	fa20 f004 	lsr.w	r0, r0, r4
 80006bc:	fa01 f205 	lsl.w	r2, r1, r5
 80006c0:	ea40 0002 	orr.w	r0, r0, r2
 80006c4:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80006c8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80006cc:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006d0:	fa21 f604 	lsr.w	r6, r1, r4
 80006d4:	eb42 0106 	adc.w	r1, r2, r6
 80006d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006dc:	bf08      	it	eq
 80006de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006e2:	bd70      	pop	{r4, r5, r6, pc}
 80006e4:	f1c4 040c 	rsb	r4, r4, #12
 80006e8:	f1c4 0520 	rsb	r5, r4, #32
 80006ec:	fa00 f304 	lsl.w	r3, r0, r4
 80006f0:	fa20 f005 	lsr.w	r0, r0, r5
 80006f4:	fa01 f204 	lsl.w	r2, r1, r4
 80006f8:	ea40 0002 	orr.w	r0, r0, r2
 80006fc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000700:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000704:	f141 0100 	adc.w	r1, r1, #0
 8000708:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800070c:	bf08      	it	eq
 800070e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000712:	bd70      	pop	{r4, r5, r6, pc}
 8000714:	f1c4 0520 	rsb	r5, r4, #32
 8000718:	fa00 f205 	lsl.w	r2, r0, r5
 800071c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000720:	fa20 f304 	lsr.w	r3, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea43 0302 	orr.w	r3, r3, r2
 800072c:	fa21 f004 	lsr.w	r0, r1, r4
 8000730:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000734:	fa21 f204 	lsr.w	r2, r1, r4
 8000738:	ea20 0002 	bic.w	r0, r0, r2
 800073c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f094 0f00 	teq	r4, #0
 8000750:	d10f      	bne.n	8000772 <__aeabi_dmul+0x1c2>
 8000752:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000756:	0040      	lsls	r0, r0, #1
 8000758:	eb41 0101 	adc.w	r1, r1, r1
 800075c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000760:	bf08      	it	eq
 8000762:	3c01      	subeq	r4, #1
 8000764:	d0f7      	beq.n	8000756 <__aeabi_dmul+0x1a6>
 8000766:	ea41 0106 	orr.w	r1, r1, r6
 800076a:	f095 0f00 	teq	r5, #0
 800076e:	bf18      	it	ne
 8000770:	4770      	bxne	lr
 8000772:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000776:	0052      	lsls	r2, r2, #1
 8000778:	eb43 0303 	adc.w	r3, r3, r3
 800077c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000780:	bf08      	it	eq
 8000782:	3d01      	subeq	r5, #1
 8000784:	d0f7      	beq.n	8000776 <__aeabi_dmul+0x1c6>
 8000786:	ea43 0306 	orr.w	r3, r3, r6
 800078a:	4770      	bx	lr
 800078c:	ea94 0f0c 	teq	r4, ip
 8000790:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000794:	bf18      	it	ne
 8000796:	ea95 0f0c 	teqne	r5, ip
 800079a:	d00c      	beq.n	80007b6 <__aeabi_dmul+0x206>
 800079c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007a0:	bf18      	it	ne
 80007a2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007a6:	d1d1      	bne.n	800074c <__aeabi_dmul+0x19c>
 80007a8:	ea81 0103 	eor.w	r1, r1, r3
 80007ac:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007b0:	f04f 0000 	mov.w	r0, #0
 80007b4:	bd70      	pop	{r4, r5, r6, pc}
 80007b6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007ba:	bf06      	itte	eq
 80007bc:	4610      	moveq	r0, r2
 80007be:	4619      	moveq	r1, r3
 80007c0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007c4:	d019      	beq.n	80007fa <__aeabi_dmul+0x24a>
 80007c6:	ea94 0f0c 	teq	r4, ip
 80007ca:	d102      	bne.n	80007d2 <__aeabi_dmul+0x222>
 80007cc:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007d0:	d113      	bne.n	80007fa <__aeabi_dmul+0x24a>
 80007d2:	ea95 0f0c 	teq	r5, ip
 80007d6:	d105      	bne.n	80007e4 <__aeabi_dmul+0x234>
 80007d8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007dc:	bf1c      	itt	ne
 80007de:	4610      	movne	r0, r2
 80007e0:	4619      	movne	r1, r3
 80007e2:	d10a      	bne.n	80007fa <__aeabi_dmul+0x24a>
 80007e4:	ea81 0103 	eor.w	r1, r1, r3
 80007e8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007ec:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007f0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80007f4:	f04f 0000 	mov.w	r0, #0
 80007f8:	bd70      	pop	{r4, r5, r6, pc}
 80007fa:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007fe:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000802:	bd70      	pop	{r4, r5, r6, pc}

08000804 <__aeabi_ddiv>:
 8000804:	b570      	push	{r4, r5, r6, lr}
 8000806:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800080a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800080e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000812:	bf1d      	ittte	ne
 8000814:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000818:	ea94 0f0c 	teqne	r4, ip
 800081c:	ea95 0f0c 	teqne	r5, ip
 8000820:	f000 f8a7 	bleq	8000972 <__aeabi_ddiv+0x16e>
 8000824:	eba4 0405 	sub.w	r4, r4, r5
 8000828:	ea81 0e03 	eor.w	lr, r1, r3
 800082c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000830:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000834:	f000 8088 	beq.w	8000948 <__aeabi_ddiv+0x144>
 8000838:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800083c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000840:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000844:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000848:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800084c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000850:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000854:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000858:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 800085c:	429d      	cmp	r5, r3
 800085e:	bf08      	it	eq
 8000860:	4296      	cmpeq	r6, r2
 8000862:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000866:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800086a:	d202      	bcs.n	8000872 <__aeabi_ddiv+0x6e>
 800086c:	085b      	lsrs	r3, r3, #1
 800086e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000872:	1ab6      	subs	r6, r6, r2
 8000874:	eb65 0503 	sbc.w	r5, r5, r3
 8000878:	085b      	lsrs	r3, r3, #1
 800087a:	ea4f 0232 	mov.w	r2, r2, rrx
 800087e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000882:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000886:	ebb6 0e02 	subs.w	lr, r6, r2
 800088a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800088e:	bf22      	ittt	cs
 8000890:	1ab6      	subcs	r6, r6, r2
 8000892:	4675      	movcs	r5, lr
 8000894:	ea40 000c 	orrcs.w	r0, r0, ip
 8000898:	085b      	lsrs	r3, r3, #1
 800089a:	ea4f 0232 	mov.w	r2, r2, rrx
 800089e:	ebb6 0e02 	subs.w	lr, r6, r2
 80008a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008a6:	bf22      	ittt	cs
 80008a8:	1ab6      	subcs	r6, r6, r2
 80008aa:	4675      	movcs	r5, lr
 80008ac:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008b0:	085b      	lsrs	r3, r3, #1
 80008b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ba:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008be:	bf22      	ittt	cs
 80008c0:	1ab6      	subcs	r6, r6, r2
 80008c2:	4675      	movcs	r5, lr
 80008c4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008c8:	085b      	lsrs	r3, r3, #1
 80008ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008e0:	ea55 0e06 	orrs.w	lr, r5, r6
 80008e4:	d018      	beq.n	8000918 <__aeabi_ddiv+0x114>
 80008e6:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008ea:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008ee:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008f2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008f6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008fa:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008fe:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000902:	d1c0      	bne.n	8000886 <__aeabi_ddiv+0x82>
 8000904:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000908:	d10b      	bne.n	8000922 <__aeabi_ddiv+0x11e>
 800090a:	ea41 0100 	orr.w	r1, r1, r0
 800090e:	f04f 0000 	mov.w	r0, #0
 8000912:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000916:	e7b6      	b.n	8000886 <__aeabi_ddiv+0x82>
 8000918:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800091c:	bf04      	itt	eq
 800091e:	4301      	orreq	r1, r0
 8000920:	2000      	moveq	r0, #0
 8000922:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000926:	bf88      	it	hi
 8000928:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800092c:	f63f aeaf 	bhi.w	800068e <__aeabi_dmul+0xde>
 8000930:	ebb5 0c03 	subs.w	ip, r5, r3
 8000934:	bf04      	itt	eq
 8000936:	ebb6 0c02 	subseq.w	ip, r6, r2
 800093a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800093e:	f150 0000 	adcs.w	r0, r0, #0
 8000942:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000946:	bd70      	pop	{r4, r5, r6, pc}
 8000948:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 800094c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000950:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000954:	bfc2      	ittt	gt
 8000956:	ebd4 050c 	rsbsgt	r5, r4, ip
 800095a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800095e:	bd70      	popgt	{r4, r5, r6, pc}
 8000960:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000964:	f04f 0e00 	mov.w	lr, #0
 8000968:	3c01      	subs	r4, #1
 800096a:	e690      	b.n	800068e <__aeabi_dmul+0xde>
 800096c:	ea45 0e06 	orr.w	lr, r5, r6
 8000970:	e68d      	b.n	800068e <__aeabi_dmul+0xde>
 8000972:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000976:	ea94 0f0c 	teq	r4, ip
 800097a:	bf08      	it	eq
 800097c:	ea95 0f0c 	teqeq	r5, ip
 8000980:	f43f af3b 	beq.w	80007fa <__aeabi_dmul+0x24a>
 8000984:	ea94 0f0c 	teq	r4, ip
 8000988:	d10a      	bne.n	80009a0 <__aeabi_ddiv+0x19c>
 800098a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800098e:	f47f af34 	bne.w	80007fa <__aeabi_dmul+0x24a>
 8000992:	ea95 0f0c 	teq	r5, ip
 8000996:	f47f af25 	bne.w	80007e4 <__aeabi_dmul+0x234>
 800099a:	4610      	mov	r0, r2
 800099c:	4619      	mov	r1, r3
 800099e:	e72c      	b.n	80007fa <__aeabi_dmul+0x24a>
 80009a0:	ea95 0f0c 	teq	r5, ip
 80009a4:	d106      	bne.n	80009b4 <__aeabi_ddiv+0x1b0>
 80009a6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009aa:	f43f aefd 	beq.w	80007a8 <__aeabi_dmul+0x1f8>
 80009ae:	4610      	mov	r0, r2
 80009b0:	4619      	mov	r1, r3
 80009b2:	e722      	b.n	80007fa <__aeabi_dmul+0x24a>
 80009b4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009b8:	bf18      	it	ne
 80009ba:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009be:	f47f aec5 	bne.w	800074c <__aeabi_dmul+0x19c>
 80009c2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009c6:	f47f af0d 	bne.w	80007e4 <__aeabi_dmul+0x234>
 80009ca:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009ce:	f47f aeeb 	bne.w	80007a8 <__aeabi_dmul+0x1f8>
 80009d2:	e712      	b.n	80007fa <__aeabi_dmul+0x24a>

080009d4 <__gedf2>:
 80009d4:	f04f 3cff 	mov.w	ip, #4294967295
 80009d8:	e006      	b.n	80009e8 <__cmpdf2+0x4>
 80009da:	bf00      	nop

080009dc <__ledf2>:
 80009dc:	f04f 0c01 	mov.w	ip, #1
 80009e0:	e002      	b.n	80009e8 <__cmpdf2+0x4>
 80009e2:	bf00      	nop

080009e4 <__cmpdf2>:
 80009e4:	f04f 0c01 	mov.w	ip, #1
 80009e8:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009ec:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009f0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009f4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009f8:	bf18      	it	ne
 80009fa:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009fe:	d01b      	beq.n	8000a38 <__cmpdf2+0x54>
 8000a00:	b001      	add	sp, #4
 8000a02:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a06:	bf0c      	ite	eq
 8000a08:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a0c:	ea91 0f03 	teqne	r1, r3
 8000a10:	bf02      	ittt	eq
 8000a12:	ea90 0f02 	teqeq	r0, r2
 8000a16:	2000      	moveq	r0, #0
 8000a18:	4770      	bxeq	lr
 8000a1a:	f110 0f00 	cmn.w	r0, #0
 8000a1e:	ea91 0f03 	teq	r1, r3
 8000a22:	bf58      	it	pl
 8000a24:	4299      	cmppl	r1, r3
 8000a26:	bf08      	it	eq
 8000a28:	4290      	cmpeq	r0, r2
 8000a2a:	bf2c      	ite	cs
 8000a2c:	17d8      	asrcs	r0, r3, #31
 8000a2e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a32:	f040 0001 	orr.w	r0, r0, #1
 8000a36:	4770      	bx	lr
 8000a38:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a3c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a40:	d102      	bne.n	8000a48 <__cmpdf2+0x64>
 8000a42:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a46:	d107      	bne.n	8000a58 <__cmpdf2+0x74>
 8000a48:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a4c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a50:	d1d6      	bne.n	8000a00 <__cmpdf2+0x1c>
 8000a52:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a56:	d0d3      	beq.n	8000a00 <__cmpdf2+0x1c>
 8000a58:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a5c:	4770      	bx	lr
 8000a5e:	bf00      	nop

08000a60 <__aeabi_cdrcmple>:
 8000a60:	4684      	mov	ip, r0
 8000a62:	4610      	mov	r0, r2
 8000a64:	4662      	mov	r2, ip
 8000a66:	468c      	mov	ip, r1
 8000a68:	4619      	mov	r1, r3
 8000a6a:	4663      	mov	r3, ip
 8000a6c:	e000      	b.n	8000a70 <__aeabi_cdcmpeq>
 8000a6e:	bf00      	nop

08000a70 <__aeabi_cdcmpeq>:
 8000a70:	b501      	push	{r0, lr}
 8000a72:	f7ff ffb7 	bl	80009e4 <__cmpdf2>
 8000a76:	2800      	cmp	r0, #0
 8000a78:	bf48      	it	mi
 8000a7a:	f110 0f00 	cmnmi.w	r0, #0
 8000a7e:	bd01      	pop	{r0, pc}

08000a80 <__aeabi_dcmpeq>:
 8000a80:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a84:	f7ff fff4 	bl	8000a70 <__aeabi_cdcmpeq>
 8000a88:	bf0c      	ite	eq
 8000a8a:	2001      	moveq	r0, #1
 8000a8c:	2000      	movne	r0, #0
 8000a8e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a92:	bf00      	nop

08000a94 <__aeabi_dcmplt>:
 8000a94:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a98:	f7ff ffea 	bl	8000a70 <__aeabi_cdcmpeq>
 8000a9c:	bf34      	ite	cc
 8000a9e:	2001      	movcc	r0, #1
 8000aa0:	2000      	movcs	r0, #0
 8000aa2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_dcmple>:
 8000aa8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aac:	f7ff ffe0 	bl	8000a70 <__aeabi_cdcmpeq>
 8000ab0:	bf94      	ite	ls
 8000ab2:	2001      	movls	r0, #1
 8000ab4:	2000      	movhi	r0, #0
 8000ab6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aba:	bf00      	nop

08000abc <__aeabi_dcmpge>:
 8000abc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ac0:	f7ff ffce 	bl	8000a60 <__aeabi_cdrcmple>
 8000ac4:	bf94      	ite	ls
 8000ac6:	2001      	movls	r0, #1
 8000ac8:	2000      	movhi	r0, #0
 8000aca:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ace:	bf00      	nop

08000ad0 <__aeabi_dcmpgt>:
 8000ad0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ad4:	f7ff ffc4 	bl	8000a60 <__aeabi_cdrcmple>
 8000ad8:	bf34      	ite	cc
 8000ada:	2001      	movcc	r0, #1
 8000adc:	2000      	movcs	r0, #0
 8000ade:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ae2:	bf00      	nop

08000ae4 <__aeabi_dcmpun>:
 8000ae4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ae8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aec:	d102      	bne.n	8000af4 <__aeabi_dcmpun+0x10>
 8000aee:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000af2:	d10a      	bne.n	8000b0a <__aeabi_dcmpun+0x26>
 8000af4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000af8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000afc:	d102      	bne.n	8000b04 <__aeabi_dcmpun+0x20>
 8000afe:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b02:	d102      	bne.n	8000b0a <__aeabi_dcmpun+0x26>
 8000b04:	f04f 0000 	mov.w	r0, #0
 8000b08:	4770      	bx	lr
 8000b0a:	f04f 0001 	mov.w	r0, #1
 8000b0e:	4770      	bx	lr

08000b10 <__aeabi_d2iz>:
 8000b10:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b14:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b18:	d215      	bcs.n	8000b46 <__aeabi_d2iz+0x36>
 8000b1a:	d511      	bpl.n	8000b40 <__aeabi_d2iz+0x30>
 8000b1c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b20:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b24:	d912      	bls.n	8000b4c <__aeabi_d2iz+0x3c>
 8000b26:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b2a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b2e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b32:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b36:	fa23 f002 	lsr.w	r0, r3, r2
 8000b3a:	bf18      	it	ne
 8000b3c:	4240      	negne	r0, r0
 8000b3e:	4770      	bx	lr
 8000b40:	f04f 0000 	mov.w	r0, #0
 8000b44:	4770      	bx	lr
 8000b46:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b4a:	d105      	bne.n	8000b58 <__aeabi_d2iz+0x48>
 8000b4c:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b50:	bf08      	it	eq
 8000b52:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b56:	4770      	bx	lr
 8000b58:	f04f 0000 	mov.w	r0, #0
 8000b5c:	4770      	bx	lr
 8000b5e:	bf00      	nop

08000b60 <__aeabi_d2uiz>:
 8000b60:	004a      	lsls	r2, r1, #1
 8000b62:	d211      	bcs.n	8000b88 <__aeabi_d2uiz+0x28>
 8000b64:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b68:	d211      	bcs.n	8000b8e <__aeabi_d2uiz+0x2e>
 8000b6a:	d50d      	bpl.n	8000b88 <__aeabi_d2uiz+0x28>
 8000b6c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b70:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b74:	d40e      	bmi.n	8000b94 <__aeabi_d2uiz+0x34>
 8000b76:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b7a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b7e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b82:	fa23 f002 	lsr.w	r0, r3, r2
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d102      	bne.n	8000b9a <__aeabi_d2uiz+0x3a>
 8000b94:	f04f 30ff 	mov.w	r0, #4294967295
 8000b98:	4770      	bx	lr
 8000b9a:	f04f 0000 	mov.w	r0, #0
 8000b9e:	4770      	bx	lr

08000ba0 <__aeabi_frsub>:
 8000ba0:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000ba4:	e002      	b.n	8000bac <__addsf3>
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_fsub>:
 8000ba8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000bac <__addsf3>:
 8000bac:	0042      	lsls	r2, r0, #1
 8000bae:	bf1f      	itttt	ne
 8000bb0:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000bb4:	ea92 0f03 	teqne	r2, r3
 8000bb8:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000bbc:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000bc0:	d06a      	beq.n	8000c98 <__addsf3+0xec>
 8000bc2:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000bc6:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000bca:	bfc1      	itttt	gt
 8000bcc:	18d2      	addgt	r2, r2, r3
 8000bce:	4041      	eorgt	r1, r0
 8000bd0:	4048      	eorgt	r0, r1
 8000bd2:	4041      	eorgt	r1, r0
 8000bd4:	bfb8      	it	lt
 8000bd6:	425b      	neglt	r3, r3
 8000bd8:	2b19      	cmp	r3, #25
 8000bda:	bf88      	it	hi
 8000bdc:	4770      	bxhi	lr
 8000bde:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000be2:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000be6:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000bea:	bf18      	it	ne
 8000bec:	4240      	negne	r0, r0
 8000bee:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bf2:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000bf6:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000bfa:	bf18      	it	ne
 8000bfc:	4249      	negne	r1, r1
 8000bfe:	ea92 0f03 	teq	r2, r3
 8000c02:	d03f      	beq.n	8000c84 <__addsf3+0xd8>
 8000c04:	f1a2 0201 	sub.w	r2, r2, #1
 8000c08:	fa41 fc03 	asr.w	ip, r1, r3
 8000c0c:	eb10 000c 	adds.w	r0, r0, ip
 8000c10:	f1c3 0320 	rsb	r3, r3, #32
 8000c14:	fa01 f103 	lsl.w	r1, r1, r3
 8000c18:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000c1c:	d502      	bpl.n	8000c24 <__addsf3+0x78>
 8000c1e:	4249      	negs	r1, r1
 8000c20:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000c24:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000c28:	d313      	bcc.n	8000c52 <__addsf3+0xa6>
 8000c2a:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000c2e:	d306      	bcc.n	8000c3e <__addsf3+0x92>
 8000c30:	0840      	lsrs	r0, r0, #1
 8000c32:	ea4f 0131 	mov.w	r1, r1, rrx
 8000c36:	f102 0201 	add.w	r2, r2, #1
 8000c3a:	2afe      	cmp	r2, #254	; 0xfe
 8000c3c:	d251      	bcs.n	8000ce2 <__addsf3+0x136>
 8000c3e:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000c42:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000c46:	bf08      	it	eq
 8000c48:	f020 0001 	biceq.w	r0, r0, #1
 8000c4c:	ea40 0003 	orr.w	r0, r0, r3
 8000c50:	4770      	bx	lr
 8000c52:	0049      	lsls	r1, r1, #1
 8000c54:	eb40 0000 	adc.w	r0, r0, r0
 8000c58:	3a01      	subs	r2, #1
 8000c5a:	bf28      	it	cs
 8000c5c:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000c60:	d2ed      	bcs.n	8000c3e <__addsf3+0x92>
 8000c62:	fab0 fc80 	clz	ip, r0
 8000c66:	f1ac 0c08 	sub.w	ip, ip, #8
 8000c6a:	ebb2 020c 	subs.w	r2, r2, ip
 8000c6e:	fa00 f00c 	lsl.w	r0, r0, ip
 8000c72:	bfaa      	itet	ge
 8000c74:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c78:	4252      	neglt	r2, r2
 8000c7a:	4318      	orrge	r0, r3
 8000c7c:	bfbc      	itt	lt
 8000c7e:	40d0      	lsrlt	r0, r2
 8000c80:	4318      	orrlt	r0, r3
 8000c82:	4770      	bx	lr
 8000c84:	f092 0f00 	teq	r2, #0
 8000c88:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000c8c:	bf06      	itte	eq
 8000c8e:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000c92:	3201      	addeq	r2, #1
 8000c94:	3b01      	subne	r3, #1
 8000c96:	e7b5      	b.n	8000c04 <__addsf3+0x58>
 8000c98:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c9c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000ca0:	bf18      	it	ne
 8000ca2:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000ca6:	d021      	beq.n	8000cec <__addsf3+0x140>
 8000ca8:	ea92 0f03 	teq	r2, r3
 8000cac:	d004      	beq.n	8000cb8 <__addsf3+0x10c>
 8000cae:	f092 0f00 	teq	r2, #0
 8000cb2:	bf08      	it	eq
 8000cb4:	4608      	moveq	r0, r1
 8000cb6:	4770      	bx	lr
 8000cb8:	ea90 0f01 	teq	r0, r1
 8000cbc:	bf1c      	itt	ne
 8000cbe:	2000      	movne	r0, #0
 8000cc0:	4770      	bxne	lr
 8000cc2:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000cc6:	d104      	bne.n	8000cd2 <__addsf3+0x126>
 8000cc8:	0040      	lsls	r0, r0, #1
 8000cca:	bf28      	it	cs
 8000ccc:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000cd0:	4770      	bx	lr
 8000cd2:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000cd6:	bf3c      	itt	cc
 8000cd8:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000cdc:	4770      	bxcc	lr
 8000cde:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000ce2:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000ce6:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cea:	4770      	bx	lr
 8000cec:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000cf0:	bf16      	itet	ne
 8000cf2:	4608      	movne	r0, r1
 8000cf4:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000cf8:	4601      	movne	r1, r0
 8000cfa:	0242      	lsls	r2, r0, #9
 8000cfc:	bf06      	itte	eq
 8000cfe:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000d02:	ea90 0f01 	teqeq	r0, r1
 8000d06:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000d0a:	4770      	bx	lr

08000d0c <__aeabi_ui2f>:
 8000d0c:	f04f 0300 	mov.w	r3, #0
 8000d10:	e004      	b.n	8000d1c <__aeabi_i2f+0x8>
 8000d12:	bf00      	nop

08000d14 <__aeabi_i2f>:
 8000d14:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000d18:	bf48      	it	mi
 8000d1a:	4240      	negmi	r0, r0
 8000d1c:	ea5f 0c00 	movs.w	ip, r0
 8000d20:	bf08      	it	eq
 8000d22:	4770      	bxeq	lr
 8000d24:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000d28:	4601      	mov	r1, r0
 8000d2a:	f04f 0000 	mov.w	r0, #0
 8000d2e:	e01c      	b.n	8000d6a <__aeabi_l2f+0x2a>

08000d30 <__aeabi_ul2f>:
 8000d30:	ea50 0201 	orrs.w	r2, r0, r1
 8000d34:	bf08      	it	eq
 8000d36:	4770      	bxeq	lr
 8000d38:	f04f 0300 	mov.w	r3, #0
 8000d3c:	e00a      	b.n	8000d54 <__aeabi_l2f+0x14>
 8000d3e:	bf00      	nop

08000d40 <__aeabi_l2f>:
 8000d40:	ea50 0201 	orrs.w	r2, r0, r1
 8000d44:	bf08      	it	eq
 8000d46:	4770      	bxeq	lr
 8000d48:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000d4c:	d502      	bpl.n	8000d54 <__aeabi_l2f+0x14>
 8000d4e:	4240      	negs	r0, r0
 8000d50:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d54:	ea5f 0c01 	movs.w	ip, r1
 8000d58:	bf02      	ittt	eq
 8000d5a:	4684      	moveq	ip, r0
 8000d5c:	4601      	moveq	r1, r0
 8000d5e:	2000      	moveq	r0, #0
 8000d60:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000d64:	bf08      	it	eq
 8000d66:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000d6a:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000d6e:	fabc f28c 	clz	r2, ip
 8000d72:	3a08      	subs	r2, #8
 8000d74:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d78:	db10      	blt.n	8000d9c <__aeabi_l2f+0x5c>
 8000d7a:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d7e:	4463      	add	r3, ip
 8000d80:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d84:	f1c2 0220 	rsb	r2, r2, #32
 8000d88:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000d8c:	fa20 f202 	lsr.w	r2, r0, r2
 8000d90:	eb43 0002 	adc.w	r0, r3, r2
 8000d94:	bf08      	it	eq
 8000d96:	f020 0001 	biceq.w	r0, r0, #1
 8000d9a:	4770      	bx	lr
 8000d9c:	f102 0220 	add.w	r2, r2, #32
 8000da0:	fa01 fc02 	lsl.w	ip, r1, r2
 8000da4:	f1c2 0220 	rsb	r2, r2, #32
 8000da8:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000dac:	fa21 f202 	lsr.w	r2, r1, r2
 8000db0:	eb43 0002 	adc.w	r0, r3, r2
 8000db4:	bf08      	it	eq
 8000db6:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000dba:	4770      	bx	lr

08000dbc <__aeabi_fmul>:
 8000dbc:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000dc0:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000dc4:	bf1e      	ittt	ne
 8000dc6:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000dca:	ea92 0f0c 	teqne	r2, ip
 8000dce:	ea93 0f0c 	teqne	r3, ip
 8000dd2:	d06f      	beq.n	8000eb4 <__aeabi_fmul+0xf8>
 8000dd4:	441a      	add	r2, r3
 8000dd6:	ea80 0c01 	eor.w	ip, r0, r1
 8000dda:	0240      	lsls	r0, r0, #9
 8000ddc:	bf18      	it	ne
 8000dde:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000de2:	d01e      	beq.n	8000e22 <__aeabi_fmul+0x66>
 8000de4:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000de8:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000dec:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000df0:	fba0 3101 	umull	r3, r1, r0, r1
 8000df4:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000df8:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000dfc:	bf3e      	ittt	cc
 8000dfe:	0049      	lslcc	r1, r1, #1
 8000e00:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000e04:	005b      	lslcc	r3, r3, #1
 8000e06:	ea40 0001 	orr.w	r0, r0, r1
 8000e0a:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000e0e:	2afd      	cmp	r2, #253	; 0xfd
 8000e10:	d81d      	bhi.n	8000e4e <__aeabi_fmul+0x92>
 8000e12:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000e16:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000e1a:	bf08      	it	eq
 8000e1c:	f020 0001 	biceq.w	r0, r0, #1
 8000e20:	4770      	bx	lr
 8000e22:	f090 0f00 	teq	r0, #0
 8000e26:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000e2a:	bf08      	it	eq
 8000e2c:	0249      	lsleq	r1, r1, #9
 8000e2e:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000e32:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000e36:	3a7f      	subs	r2, #127	; 0x7f
 8000e38:	bfc2      	ittt	gt
 8000e3a:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000e3e:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000e42:	4770      	bxgt	lr
 8000e44:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000e48:	f04f 0300 	mov.w	r3, #0
 8000e4c:	3a01      	subs	r2, #1
 8000e4e:	dc5d      	bgt.n	8000f0c <__aeabi_fmul+0x150>
 8000e50:	f112 0f19 	cmn.w	r2, #25
 8000e54:	bfdc      	itt	le
 8000e56:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000e5a:	4770      	bxle	lr
 8000e5c:	f1c2 0200 	rsb	r2, r2, #0
 8000e60:	0041      	lsls	r1, r0, #1
 8000e62:	fa21 f102 	lsr.w	r1, r1, r2
 8000e66:	f1c2 0220 	rsb	r2, r2, #32
 8000e6a:	fa00 fc02 	lsl.w	ip, r0, r2
 8000e6e:	ea5f 0031 	movs.w	r0, r1, rrx
 8000e72:	f140 0000 	adc.w	r0, r0, #0
 8000e76:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000e7a:	bf08      	it	eq
 8000e7c:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e80:	4770      	bx	lr
 8000e82:	f092 0f00 	teq	r2, #0
 8000e86:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000e8a:	bf02      	ittt	eq
 8000e8c:	0040      	lsleq	r0, r0, #1
 8000e8e:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000e92:	3a01      	subeq	r2, #1
 8000e94:	d0f9      	beq.n	8000e8a <__aeabi_fmul+0xce>
 8000e96:	ea40 000c 	orr.w	r0, r0, ip
 8000e9a:	f093 0f00 	teq	r3, #0
 8000e9e:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000ea2:	bf02      	ittt	eq
 8000ea4:	0049      	lsleq	r1, r1, #1
 8000ea6:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000eaa:	3b01      	subeq	r3, #1
 8000eac:	d0f9      	beq.n	8000ea2 <__aeabi_fmul+0xe6>
 8000eae:	ea41 010c 	orr.w	r1, r1, ip
 8000eb2:	e78f      	b.n	8000dd4 <__aeabi_fmul+0x18>
 8000eb4:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000eb8:	ea92 0f0c 	teq	r2, ip
 8000ebc:	bf18      	it	ne
 8000ebe:	ea93 0f0c 	teqne	r3, ip
 8000ec2:	d00a      	beq.n	8000eda <__aeabi_fmul+0x11e>
 8000ec4:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000ec8:	bf18      	it	ne
 8000eca:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000ece:	d1d8      	bne.n	8000e82 <__aeabi_fmul+0xc6>
 8000ed0:	ea80 0001 	eor.w	r0, r0, r1
 8000ed4:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000ed8:	4770      	bx	lr
 8000eda:	f090 0f00 	teq	r0, #0
 8000ede:	bf17      	itett	ne
 8000ee0:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000ee4:	4608      	moveq	r0, r1
 8000ee6:	f091 0f00 	teqne	r1, #0
 8000eea:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000eee:	d014      	beq.n	8000f1a <__aeabi_fmul+0x15e>
 8000ef0:	ea92 0f0c 	teq	r2, ip
 8000ef4:	d101      	bne.n	8000efa <__aeabi_fmul+0x13e>
 8000ef6:	0242      	lsls	r2, r0, #9
 8000ef8:	d10f      	bne.n	8000f1a <__aeabi_fmul+0x15e>
 8000efa:	ea93 0f0c 	teq	r3, ip
 8000efe:	d103      	bne.n	8000f08 <__aeabi_fmul+0x14c>
 8000f00:	024b      	lsls	r3, r1, #9
 8000f02:	bf18      	it	ne
 8000f04:	4608      	movne	r0, r1
 8000f06:	d108      	bne.n	8000f1a <__aeabi_fmul+0x15e>
 8000f08:	ea80 0001 	eor.w	r0, r0, r1
 8000f0c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000f10:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000f14:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000f18:	4770      	bx	lr
 8000f1a:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000f1e:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000f22:	4770      	bx	lr

08000f24 <__aeabi_fdiv>:
 8000f24:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000f28:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000f2c:	bf1e      	ittt	ne
 8000f2e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000f32:	ea92 0f0c 	teqne	r2, ip
 8000f36:	ea93 0f0c 	teqne	r3, ip
 8000f3a:	d069      	beq.n	8001010 <__aeabi_fdiv+0xec>
 8000f3c:	eba2 0203 	sub.w	r2, r2, r3
 8000f40:	ea80 0c01 	eor.w	ip, r0, r1
 8000f44:	0249      	lsls	r1, r1, #9
 8000f46:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000f4a:	d037      	beq.n	8000fbc <__aeabi_fdiv+0x98>
 8000f4c:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000f50:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000f54:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000f58:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000f5c:	428b      	cmp	r3, r1
 8000f5e:	bf38      	it	cc
 8000f60:	005b      	lslcc	r3, r3, #1
 8000f62:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000f66:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000f6a:	428b      	cmp	r3, r1
 8000f6c:	bf24      	itt	cs
 8000f6e:	1a5b      	subcs	r3, r3, r1
 8000f70:	ea40 000c 	orrcs.w	r0, r0, ip
 8000f74:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000f78:	bf24      	itt	cs
 8000f7a:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000f7e:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000f82:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000f86:	bf24      	itt	cs
 8000f88:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000f8c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000f90:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000f94:	bf24      	itt	cs
 8000f96:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000f9a:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000f9e:	011b      	lsls	r3, r3, #4
 8000fa0:	bf18      	it	ne
 8000fa2:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000fa6:	d1e0      	bne.n	8000f6a <__aeabi_fdiv+0x46>
 8000fa8:	2afd      	cmp	r2, #253	; 0xfd
 8000faa:	f63f af50 	bhi.w	8000e4e <__aeabi_fmul+0x92>
 8000fae:	428b      	cmp	r3, r1
 8000fb0:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000fb4:	bf08      	it	eq
 8000fb6:	f020 0001 	biceq.w	r0, r0, #1
 8000fba:	4770      	bx	lr
 8000fbc:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000fc0:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000fc4:	327f      	adds	r2, #127	; 0x7f
 8000fc6:	bfc2      	ittt	gt
 8000fc8:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000fcc:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000fd0:	4770      	bxgt	lr
 8000fd2:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000fd6:	f04f 0300 	mov.w	r3, #0
 8000fda:	3a01      	subs	r2, #1
 8000fdc:	e737      	b.n	8000e4e <__aeabi_fmul+0x92>
 8000fde:	f092 0f00 	teq	r2, #0
 8000fe2:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000fe6:	bf02      	ittt	eq
 8000fe8:	0040      	lsleq	r0, r0, #1
 8000fea:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000fee:	3a01      	subeq	r2, #1
 8000ff0:	d0f9      	beq.n	8000fe6 <__aeabi_fdiv+0xc2>
 8000ff2:	ea40 000c 	orr.w	r0, r0, ip
 8000ff6:	f093 0f00 	teq	r3, #0
 8000ffa:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000ffe:	bf02      	ittt	eq
 8001000:	0049      	lsleq	r1, r1, #1
 8001002:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8001006:	3b01      	subeq	r3, #1
 8001008:	d0f9      	beq.n	8000ffe <__aeabi_fdiv+0xda>
 800100a:	ea41 010c 	orr.w	r1, r1, ip
 800100e:	e795      	b.n	8000f3c <__aeabi_fdiv+0x18>
 8001010:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8001014:	ea92 0f0c 	teq	r2, ip
 8001018:	d108      	bne.n	800102c <__aeabi_fdiv+0x108>
 800101a:	0242      	lsls	r2, r0, #9
 800101c:	f47f af7d 	bne.w	8000f1a <__aeabi_fmul+0x15e>
 8001020:	ea93 0f0c 	teq	r3, ip
 8001024:	f47f af70 	bne.w	8000f08 <__aeabi_fmul+0x14c>
 8001028:	4608      	mov	r0, r1
 800102a:	e776      	b.n	8000f1a <__aeabi_fmul+0x15e>
 800102c:	ea93 0f0c 	teq	r3, ip
 8001030:	d104      	bne.n	800103c <__aeabi_fdiv+0x118>
 8001032:	024b      	lsls	r3, r1, #9
 8001034:	f43f af4c 	beq.w	8000ed0 <__aeabi_fmul+0x114>
 8001038:	4608      	mov	r0, r1
 800103a:	e76e      	b.n	8000f1a <__aeabi_fmul+0x15e>
 800103c:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8001040:	bf18      	it	ne
 8001042:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8001046:	d1ca      	bne.n	8000fde <__aeabi_fdiv+0xba>
 8001048:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 800104c:	f47f af5c 	bne.w	8000f08 <__aeabi_fmul+0x14c>
 8001050:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8001054:	f47f af3c 	bne.w	8000ed0 <__aeabi_fmul+0x114>
 8001058:	e75f      	b.n	8000f1a <__aeabi_fmul+0x15e>
 800105a:	bf00      	nop

0800105c <AddDrum>:

AudioTrack audio_tracks[MAX_TRACKS];
int num_tracks = 0;
int audio_dma_on = 0;

void AddDrum(DrumSound sound) {
 800105c:	b580      	push	{r7, lr}
 800105e:	b084      	sub	sp, #16
 8001060:	af00      	add	r7, sp, #0
 8001062:	4603      	mov	r3, r0
 8001064:	71fb      	strb	r3, [r7, #7]
	AddTrack((AudioTrack) {
		.buff = drum_sounds[sound],
 8001066:	79fb      	ldrb	r3, [r7, #7]
 8001068:	4a0a      	ldr	r2, [pc, #40]	; (8001094 <AddDrum+0x38>)
 800106a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
	AddTrack((AudioTrack) {
 800106e:	60bb      	str	r3, [r7, #8]
		.length = drum_sound_lengths[sound],
 8001070:	79fb      	ldrb	r3, [r7, #7]
 8001072:	4a09      	ldr	r2, [pc, #36]	; (8001098 <AddDrum+0x3c>)
 8001074:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
	AddTrack((AudioTrack) {
 8001078:	81bb      	strh	r3, [r7, #12]
 800107a:	2300      	movs	r3, #0
 800107c:	81fb      	strh	r3, [r7, #14]
 800107e:	f107 0308 	add.w	r3, r7, #8
 8001082:	e893 0003 	ldmia.w	r3, {r0, r1}
 8001086:	f000 f809 	bl	800109c <AddTrack>
		.pos = 0
	});
}
 800108a:	bf00      	nop
 800108c:	3710      	adds	r7, #16
 800108e:	46bd      	mov	sp, r7
 8001090:	bd80      	pop	{r7, pc}
 8001092:	bf00      	nop
 8001094:	20000000 	.word	0x20000000
 8001098:	08015080 	.word	0x08015080

0800109c <AddTrack>:

void AddTrack(AudioTrack track) {
 800109c:	b480      	push	{r7}
 800109e:	b083      	sub	sp, #12
 80010a0:	af00      	add	r7, sp, #0
 80010a2:	463b      	mov	r3, r7
 80010a4:	e883 0003 	stmia.w	r3, {r0, r1}
	if (num_tracks >= MAX_TRACKS) return;
 80010a8:	4b0b      	ldr	r3, [pc, #44]	; (80010d8 <AddTrack+0x3c>)
 80010aa:	681b      	ldr	r3, [r3, #0]
 80010ac:	2b09      	cmp	r3, #9
 80010ae:	dc0d      	bgt.n	80010cc <AddTrack+0x30>
	audio_tracks[num_tracks++] = track;
 80010b0:	4b09      	ldr	r3, [pc, #36]	; (80010d8 <AddTrack+0x3c>)
 80010b2:	681b      	ldr	r3, [r3, #0]
 80010b4:	1c5a      	adds	r2, r3, #1
 80010b6:	4908      	ldr	r1, [pc, #32]	; (80010d8 <AddTrack+0x3c>)
 80010b8:	600a      	str	r2, [r1, #0]
 80010ba:	4a08      	ldr	r2, [pc, #32]	; (80010dc <AddTrack+0x40>)
 80010bc:	00db      	lsls	r3, r3, #3
 80010be:	4413      	add	r3, r2
 80010c0:	463a      	mov	r2, r7
 80010c2:	e892 0003 	ldmia.w	r2, {r0, r1}
 80010c6:	e883 0003 	stmia.w	r3, {r0, r1}
 80010ca:	e000      	b.n	80010ce <AddTrack+0x32>
	if (num_tracks >= MAX_TRACKS) return;
 80010cc:	bf00      	nop
}
 80010ce:	370c      	adds	r7, #12
 80010d0:	46bd      	mov	sp, r7
 80010d2:	bc80      	pop	{r7}
 80010d4:	4770      	bx	lr
 80010d6:	bf00      	nop
 80010d8:	2000079c 	.word	0x2000079c
 80010dc:	2000074c 	.word	0x2000074c

080010e0 <RemoveTrack>:

void RemoveTrack(uint16_t index) {
 80010e0:	b480      	push	{r7}
 80010e2:	b083      	sub	sp, #12
 80010e4:	af00      	add	r7, sp, #0
 80010e6:	4603      	mov	r3, r0
 80010e8:	80fb      	strh	r3, [r7, #6]
	if (num_tracks <= 0) return;
 80010ea:	4b0e      	ldr	r3, [pc, #56]	; (8001124 <RemoveTrack+0x44>)
 80010ec:	681b      	ldr	r3, [r3, #0]
 80010ee:	2b00      	cmp	r3, #0
 80010f0:	dd12      	ble.n	8001118 <RemoveTrack+0x38>
	audio_tracks[index] = audio_tracks[--num_tracks];
 80010f2:	4b0c      	ldr	r3, [pc, #48]	; (8001124 <RemoveTrack+0x44>)
 80010f4:	681b      	ldr	r3, [r3, #0]
 80010f6:	3b01      	subs	r3, #1
 80010f8:	4a0a      	ldr	r2, [pc, #40]	; (8001124 <RemoveTrack+0x44>)
 80010fa:	6013      	str	r3, [r2, #0]
 80010fc:	4b09      	ldr	r3, [pc, #36]	; (8001124 <RemoveTrack+0x44>)
 80010fe:	681a      	ldr	r2, [r3, #0]
 8001100:	88fb      	ldrh	r3, [r7, #6]
 8001102:	4809      	ldr	r0, [pc, #36]	; (8001128 <RemoveTrack+0x48>)
 8001104:	4908      	ldr	r1, [pc, #32]	; (8001128 <RemoveTrack+0x48>)
 8001106:	00db      	lsls	r3, r3, #3
 8001108:	4403      	add	r3, r0
 800110a:	00d2      	lsls	r2, r2, #3
 800110c:	440a      	add	r2, r1
 800110e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001112:	e883 0003 	stmia.w	r3, {r0, r1}
 8001116:	e000      	b.n	800111a <RemoveTrack+0x3a>
	if (num_tracks <= 0) return;
 8001118:	bf00      	nop
}
 800111a:	370c      	adds	r7, #12
 800111c:	46bd      	mov	sp, r7
 800111e:	bc80      	pop	{r7}
 8001120:	4770      	bx	lr
 8001122:	bf00      	nop
 8001124:	2000079c 	.word	0x2000079c
 8001128:	2000074c 	.word	0x2000074c

0800112c <PrecomputeMix>:

void PrecomputeMix() {
 800112c:	b590      	push	{r4, r7, lr}
 800112e:	b087      	sub	sp, #28
 8001130:	af02      	add	r7, sp, #8

	if (num_tracks <= 0) {
 8001132:	4b55      	ldr	r3, [pc, #340]	; (8001288 <PrecomputeMix+0x15c>)
 8001134:	681b      	ldr	r3, [r3, #0]
 8001136:	2b00      	cmp	r3, #0
 8001138:	dc11      	bgt.n	800115e <PrecomputeMix+0x32>
		if (audio_dma_on) {
 800113a:	4b54      	ldr	r3, [pc, #336]	; (800128c <PrecomputeMix+0x160>)
 800113c:	681b      	ldr	r3, [r3, #0]
 800113e:	2b00      	cmp	r3, #0
 8001140:	d006      	beq.n	8001150 <PrecomputeMix+0x24>
			HAL_DAC_Stop_DMA(&hdac, DAC_CHANNEL_1);
 8001142:	2100      	movs	r1, #0
 8001144:	4852      	ldr	r0, [pc, #328]	; (8001290 <PrecomputeMix+0x164>)
 8001146:	f003 fa21 	bl	800458c <HAL_DAC_Stop_DMA>
			audio_dma_on = 0;
 800114a:	4b50      	ldr	r3, [pc, #320]	; (800128c <PrecomputeMix+0x160>)
 800114c:	2200      	movs	r2, #0
 800114e:	601a      	str	r2, [r3, #0]
		}
		memset(audio_buff, 0, AUDIO_BUFF_LENGTH * 2);
 8001150:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001154:	2100      	movs	r1, #0
 8001156:	484f      	ldr	r0, [pc, #316]	; (8001294 <PrecomputeMix+0x168>)
 8001158:	f010 feaa 	bl	8011eb0 <memset>
			}
		}

	}

}
 800115c:	e090      	b.n	8001280 <PrecomputeMix+0x154>
		if (!audio_dma_on) {
 800115e:	4b4b      	ldr	r3, [pc, #300]	; (800128c <PrecomputeMix+0x160>)
 8001160:	681b      	ldr	r3, [r3, #0]
 8001162:	2b00      	cmp	r3, #0
 8001164:	d126      	bne.n	80011b4 <PrecomputeMix+0x88>
			HAL_TIM_Base_Stop(&htim2);
 8001166:	484c      	ldr	r0, [pc, #304]	; (8001298 <PrecomputeMix+0x16c>)
 8001168:	f008 fcd2 	bl	8009b10 <HAL_TIM_Base_Stop>
			HAL_TIM_Base_Stop(&htim4);
 800116c:	484b      	ldr	r0, [pc, #300]	; (800129c <PrecomputeMix+0x170>)
 800116e:	f008 fccf 	bl	8009b10 <HAL_TIM_Base_Stop>
			HAL_DAC_Start_DMA(&hdac, DAC_CHANNEL_1, (uint32_t*)audio_buff, AUDIO_BUFF_LENGTH, DAC_ALIGN_12B_L);
 8001172:	2304      	movs	r3, #4
 8001174:	9300      	str	r3, [sp, #0]
 8001176:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 800117a:	4a46      	ldr	r2, [pc, #280]	; (8001294 <PrecomputeMix+0x168>)
 800117c:	2100      	movs	r1, #0
 800117e:	4844      	ldr	r0, [pc, #272]	; (8001290 <PrecomputeMix+0x164>)
 8001180:	f003 f954 	bl	800442c <HAL_DAC_Start_DMA>
			TIM2->CNT = 0;
 8001184:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001188:	2200      	movs	r2, #0
 800118a:	625a      	str	r2, [r3, #36]	; 0x24
			TIM4->CNT = 0;
 800118c:	4b44      	ldr	r3, [pc, #272]	; (80012a0 <PrecomputeMix+0x174>)
 800118e:	2200      	movs	r2, #0
 8001190:	625a      	str	r2, [r3, #36]	; 0x24
			HAL_TIM_Base_Start_IT(&htim4);
 8001192:	4842      	ldr	r0, [pc, #264]	; (800129c <PrecomputeMix+0x170>)
 8001194:	f008 fce2 	bl	8009b5c <HAL_TIM_Base_Start_IT>
			HAL_TIM_Base_Start(&htim2);
 8001198:	483f      	ldr	r0, [pc, #252]	; (8001298 <PrecomputeMix+0x16c>)
 800119a:	f008 fc61 	bl	8009a60 <HAL_TIM_Base_Start>
			__HAL_TIM_ENABLE_IT(&htim2, TIM_IT_UPDATE);
 800119e:	4b3e      	ldr	r3, [pc, #248]	; (8001298 <PrecomputeMix+0x16c>)
 80011a0:	681b      	ldr	r3, [r3, #0]
 80011a2:	68da      	ldr	r2, [r3, #12]
 80011a4:	4b3c      	ldr	r3, [pc, #240]	; (8001298 <PrecomputeMix+0x16c>)
 80011a6:	681b      	ldr	r3, [r3, #0]
 80011a8:	f042 0201 	orr.w	r2, r2, #1
 80011ac:	60da      	str	r2, [r3, #12]
			audio_dma_on = 1;
 80011ae:	4b37      	ldr	r3, [pc, #220]	; (800128c <PrecomputeMix+0x160>)
 80011b0:	2201      	movs	r2, #1
 80011b2:	601a      	str	r2, [r3, #0]
		for (int i = 0; i < AUDIO_BUFF_LENGTH; i++) {
 80011b4:	2300      	movs	r3, #0
 80011b6:	60fb      	str	r3, [r7, #12]
 80011b8:	e05e      	b.n	8001278 <PrecomputeMix+0x14c>
			int32_t sum = 0;
 80011ba:	2300      	movs	r3, #0
 80011bc:	60bb      	str	r3, [r7, #8]
			int j = 0;
 80011be:	2300      	movs	r3, #0
 80011c0:	607b      	str	r3, [r7, #4]
			while (j < num_tracks) {
 80011c2:	e033      	b.n	800122c <PrecomputeMix+0x100>
				sum += audio_tracks[j].buff[audio_tracks[j].pos++] / 4;
 80011c4:	4a37      	ldr	r2, [pc, #220]	; (80012a4 <PrecomputeMix+0x178>)
 80011c6:	687b      	ldr	r3, [r7, #4]
 80011c8:	f852 1033 	ldr.w	r1, [r2, r3, lsl #3]
 80011cc:	4a35      	ldr	r2, [pc, #212]	; (80012a4 <PrecomputeMix+0x178>)
 80011ce:	687b      	ldr	r3, [r7, #4]
 80011d0:	00db      	lsls	r3, r3, #3
 80011d2:	4413      	add	r3, r2
 80011d4:	88da      	ldrh	r2, [r3, #6]
 80011d6:	1c53      	adds	r3, r2, #1
 80011d8:	b29c      	uxth	r4, r3
 80011da:	4832      	ldr	r0, [pc, #200]	; (80012a4 <PrecomputeMix+0x178>)
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	00db      	lsls	r3, r3, #3
 80011e0:	4403      	add	r3, r0
 80011e2:	4620      	mov	r0, r4
 80011e4:	80d8      	strh	r0, [r3, #6]
 80011e6:	4613      	mov	r3, r2
 80011e8:	005b      	lsls	r3, r3, #1
 80011ea:	440b      	add	r3, r1
 80011ec:	f9b3 3000 	ldrsh.w	r3, [r3]
 80011f0:	2b00      	cmp	r3, #0
 80011f2:	da00      	bge.n	80011f6 <PrecomputeMix+0xca>
 80011f4:	3303      	adds	r3, #3
 80011f6:	109b      	asrs	r3, r3, #2
 80011f8:	b21b      	sxth	r3, r3
 80011fa:	461a      	mov	r2, r3
 80011fc:	68bb      	ldr	r3, [r7, #8]
 80011fe:	4413      	add	r3, r2
 8001200:	60bb      	str	r3, [r7, #8]
				if (audio_tracks[j].pos > audio_tracks[j].length) {
 8001202:	4a28      	ldr	r2, [pc, #160]	; (80012a4 <PrecomputeMix+0x178>)
 8001204:	687b      	ldr	r3, [r7, #4]
 8001206:	00db      	lsls	r3, r3, #3
 8001208:	4413      	add	r3, r2
 800120a:	88da      	ldrh	r2, [r3, #6]
 800120c:	4925      	ldr	r1, [pc, #148]	; (80012a4 <PrecomputeMix+0x178>)
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	00db      	lsls	r3, r3, #3
 8001212:	440b      	add	r3, r1
 8001214:	889b      	ldrh	r3, [r3, #4]
 8001216:	429a      	cmp	r2, r3
 8001218:	d905      	bls.n	8001226 <PrecomputeMix+0xfa>
					RemoveTrack(j);
 800121a:	687b      	ldr	r3, [r7, #4]
 800121c:	b29b      	uxth	r3, r3
 800121e:	4618      	mov	r0, r3
 8001220:	f7ff ff5e 	bl	80010e0 <RemoveTrack>
 8001224:	e002      	b.n	800122c <PrecomputeMix+0x100>
					j++;
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	3301      	adds	r3, #1
 800122a:	607b      	str	r3, [r7, #4]
			while (j < num_tracks) {
 800122c:	4b16      	ldr	r3, [pc, #88]	; (8001288 <PrecomputeMix+0x15c>)
 800122e:	681b      	ldr	r3, [r3, #0]
 8001230:	687a      	ldr	r2, [r7, #4]
 8001232:	429a      	cmp	r2, r3
 8001234:	dbc6      	blt.n	80011c4 <PrecomputeMix+0x98>
			if (sum < -32768) {
 8001236:	68bb      	ldr	r3, [r7, #8]
 8001238:	f513 4f00 	cmn.w	r3, #32768	; 0x8000
 800123c:	da05      	bge.n	800124a <PrecomputeMix+0x11e>
				audio_buff[i] = 0;
 800123e:	4a15      	ldr	r2, [pc, #84]	; (8001294 <PrecomputeMix+0x168>)
 8001240:	68fb      	ldr	r3, [r7, #12]
 8001242:	2100      	movs	r1, #0
 8001244:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 8001248:	e013      	b.n	8001272 <PrecomputeMix+0x146>
			} else if (sum > 32767) {
 800124a:	68bb      	ldr	r3, [r7, #8]
 800124c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001250:	db06      	blt.n	8001260 <PrecomputeMix+0x134>
				audio_buff[i] = 65535;
 8001252:	4a10      	ldr	r2, [pc, #64]	; (8001294 <PrecomputeMix+0x168>)
 8001254:	68fb      	ldr	r3, [r7, #12]
 8001256:	f64f 71ff 	movw	r1, #65535	; 0xffff
 800125a:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 800125e:	e008      	b.n	8001272 <PrecomputeMix+0x146>
				audio_buff[i] = sum + 32768;
 8001260:	68bb      	ldr	r3, [r7, #8]
 8001262:	b29b      	uxth	r3, r3
 8001264:	f5a3 4300 	sub.w	r3, r3, #32768	; 0x8000
 8001268:	b299      	uxth	r1, r3
 800126a:	4a0a      	ldr	r2, [pc, #40]	; (8001294 <PrecomputeMix+0x168>)
 800126c:	68fb      	ldr	r3, [r7, #12]
 800126e:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		for (int i = 0; i < AUDIO_BUFF_LENGTH; i++) {
 8001272:	68fb      	ldr	r3, [r7, #12]
 8001274:	3301      	adds	r3, #1
 8001276:	60fb      	str	r3, [r7, #12]
 8001278:	68fb      	ldr	r3, [r7, #12]
 800127a:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 800127e:	db9c      	blt.n	80011ba <PrecomputeMix+0x8e>
}
 8001280:	bf00      	nop
 8001282:	3714      	adds	r7, #20
 8001284:	46bd      	mov	sp, r7
 8001286:	bd90      	pop	{r4, r7, pc}
 8001288:	2000079c 	.word	0x2000079c
 800128c:	200007a0 	.word	0x200007a0
 8001290:	20000ba8 	.word	0x20000ba8
 8001294:	20000364 	.word	0x20000364
 8001298:	20000d74 	.word	0x20000d74
 800129c:	20000e04 	.word	0x20000e04
 80012a0:	40000800 	.word	0x40000800
 80012a4:	2000074c 	.word	0x2000074c

080012a8 <ButtonPadInit>:
#include "button.h"

GPIO_InitTypeDef GPIO_InitStructPrivate = {0};
void ButtonPadInit() {
 80012a8:	b580      	push	{r7, lr}
 80012aa:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(BTN_PAD_C1_PORT, BTN_PAD_C1_PIN, 1);
 80012ac:	2201      	movs	r2, #1
 80012ae:	2110      	movs	r1, #16
 80012b0:	480a      	ldr	r0, [pc, #40]	; (80012dc <ButtonPadInit+0x34>)
 80012b2:	f003 ffca 	bl	800524a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(BTN_PAD_C2_PORT, BTN_PAD_C2_PIN, 1);
 80012b6:	2201      	movs	r2, #1
 80012b8:	2120      	movs	r1, #32
 80012ba:	4808      	ldr	r0, [pc, #32]	; (80012dc <ButtonPadInit+0x34>)
 80012bc:	f003 ffc5 	bl	800524a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(BTN_PAD_C3_PORT, BTN_PAD_C3_PIN, 1);
 80012c0:	2201      	movs	r2, #1
 80012c2:	2140      	movs	r1, #64	; 0x40
 80012c4:	4805      	ldr	r0, [pc, #20]	; (80012dc <ButtonPadInit+0x34>)
 80012c6:	f003 ffc0 	bl	800524a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(BTN_PAD_C4_PORT, BTN_PAD_C4_PIN, 1);
 80012ca:	2201      	movs	r2, #1
 80012cc:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80012d0:	4803      	ldr	r0, [pc, #12]	; (80012e0 <ButtonPadInit+0x38>)
 80012d2:	f003 ffba 	bl	800524a <HAL_GPIO_WritePin>
}
 80012d6:	bf00      	nop
 80012d8:	bd80      	pop	{r7, pc}
 80012da:	bf00      	nop
 80012dc:	40011800 	.word	0x40011800
 80012e0:	40011000 	.word	0x40011000

080012e4 <ButtonPadCallback>:

uint32_t previousMillis = 0;
uint32_t currentMillis = 0;
uint16_t keyPressed = 0;
int ButtonPadCallback(int GPIO_Pin) {
 80012e4:	b580      	push	{r7, lr}
 80012e6:	b084      	sub	sp, #16
 80012e8:	af00      	add	r7, sp, #0
 80012ea:	6078      	str	r0, [r7, #4]
	// See if it's falling or rising edge, may fail at times
	int callback_pin_value = HAL_GPIO_ReadPin(BTN_PAD_R1_PORT, GPIO_Pin);
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	b29b      	uxth	r3, r3
 80012f0:	4619      	mov	r1, r3
 80012f2:	4807      	ldr	r0, [pc, #28]	; (8001310 <ButtonPadCallback+0x2c>)
 80012f4:	f003 ff92 	bl	800521c <HAL_GPIO_ReadPin>
 80012f8:	4603      	mov	r3, r0
 80012fa:	60fb      	str	r3, [r7, #12]
	if (callback_pin_value == GPIO_PIN_RESET) {
 80012fc:	68fb      	ldr	r3, [r7, #12]
 80012fe:	2b00      	cmp	r3, #0
 8001300:	d10a      	bne.n	8001318 <ButtonPadCallback+0x34>
		previousMillis = HAL_GetTick();
 8001302:	f002 fbb3 	bl	8003a6c <HAL_GetTick>
 8001306:	4603      	mov	r3, r0
 8001308:	4a02      	ldr	r2, [pc, #8]	; (8001314 <ButtonPadCallback+0x30>)
 800130a:	6013      	str	r3, [r2, #0]
		return 0;
 800130c:	2300      	movs	r3, #0
 800130e:	e14c      	b.n	80015aa <ButtonPadCallback+0x2c6>
 8001310:	40011800 	.word	0x40011800
 8001314:	200007b4 	.word	0x200007b4
	}

	currentMillis = HAL_GetTick();
 8001318:	f002 fba8 	bl	8003a6c <HAL_GetTick>
 800131c:	4603      	mov	r3, r0
 800131e:	4aa5      	ldr	r2, [pc, #660]	; (80015b4 <ButtonPadCallback+0x2d0>)
 8001320:	6013      	str	r3, [r2, #0]
	keyPressed = 0;
 8001322:	4ba5      	ldr	r3, [pc, #660]	; (80015b8 <ButtonPadCallback+0x2d4>)
 8001324:	2200      	movs	r2, #0
 8001326:	801a      	strh	r2, [r3, #0]
	if (currentMillis - previousMillis > 20) {
 8001328:	4ba2      	ldr	r3, [pc, #648]	; (80015b4 <ButtonPadCallback+0x2d0>)
 800132a:	681a      	ldr	r2, [r3, #0]
 800132c:	4ba3      	ldr	r3, [pc, #652]	; (80015bc <ButtonPadCallback+0x2d8>)
 800132e:	681b      	ldr	r3, [r3, #0]
 8001330:	1ad3      	subs	r3, r2, r3
 8001332:	2b14      	cmp	r3, #20
 8001334:	f240 8133 	bls.w	800159e <ButtonPadCallback+0x2ba>

		// Change this if the R pins are not the same
		GPIO_InitStructPrivate.Pin = BTN_PAD_R1_PIN|BTN_PAD_R2_PIN|BTN_PAD_R3_PIN|BTN_PAD_R4_PIN;
 8001338:	4ba1      	ldr	r3, [pc, #644]	; (80015c0 <ButtonPadCallback+0x2dc>)
 800133a:	220f      	movs	r2, #15
 800133c:	601a      	str	r2, [r3, #0]
		GPIO_InitStructPrivate.Mode = GPIO_MODE_INPUT;
 800133e:	4ba0      	ldr	r3, [pc, #640]	; (80015c0 <ButtonPadCallback+0x2dc>)
 8001340:	2200      	movs	r2, #0
 8001342:	605a      	str	r2, [r3, #4]
		GPIO_InitStructPrivate.Pull = GPIO_NOPULL;
 8001344:	4b9e      	ldr	r3, [pc, #632]	; (80015c0 <ButtonPadCallback+0x2dc>)
 8001346:	2200      	movs	r2, #0
 8001348:	609a      	str	r2, [r3, #8]
		GPIO_InitStructPrivate.Speed = GPIO_SPEED_FREQ_LOW;
 800134a:	4b9d      	ldr	r3, [pc, #628]	; (80015c0 <ButtonPadCallback+0x2dc>)
 800134c:	2202      	movs	r2, #2
 800134e:	60da      	str	r2, [r3, #12]
		HAL_GPIO_Init(BTN_PAD_R1_PORT, &GPIO_InitStructPrivate);
 8001350:	499b      	ldr	r1, [pc, #620]	; (80015c0 <ButtonPadCallback+0x2dc>)
 8001352:	489c      	ldr	r0, [pc, #624]	; (80015c4 <ButtonPadCallback+0x2e0>)
 8001354:	f003 fdce 	bl	8004ef4 <HAL_GPIO_Init>

		HAL_GPIO_WritePin(BTN_PAD_C1_PORT, BTN_PAD_C1_PIN, 1);
 8001358:	2201      	movs	r2, #1
 800135a:	2110      	movs	r1, #16
 800135c:	4899      	ldr	r0, [pc, #612]	; (80015c4 <ButtonPadCallback+0x2e0>)
 800135e:	f003 ff74 	bl	800524a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(BTN_PAD_C2_PORT, BTN_PAD_C2_PIN, 0);
 8001362:	2200      	movs	r2, #0
 8001364:	2120      	movs	r1, #32
 8001366:	4897      	ldr	r0, [pc, #604]	; (80015c4 <ButtonPadCallback+0x2e0>)
 8001368:	f003 ff6f 	bl	800524a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(BTN_PAD_C3_PORT, BTN_PAD_C3_PIN, 0);
 800136c:	2200      	movs	r2, #0
 800136e:	2140      	movs	r1, #64	; 0x40
 8001370:	4894      	ldr	r0, [pc, #592]	; (80015c4 <ButtonPadCallback+0x2e0>)
 8001372:	f003 ff6a 	bl	800524a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(BTN_PAD_C4_PORT, BTN_PAD_C4_PIN, 0);
 8001376:	2200      	movs	r2, #0
 8001378:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800137c:	4892      	ldr	r0, [pc, #584]	; (80015c8 <ButtonPadCallback+0x2e4>)
 800137e:	f003 ff64 	bl	800524a <HAL_GPIO_WritePin>
		if (HAL_GPIO_ReadPin(BTN_PAD_R1_PORT, BTN_PAD_R1_PIN) && GPIO_Pin == BTN_PAD_R1_PIN) keyPressed = 16;
 8001382:	2101      	movs	r1, #1
 8001384:	488f      	ldr	r0, [pc, #572]	; (80015c4 <ButtonPadCallback+0x2e0>)
 8001386:	f003 ff49 	bl	800521c <HAL_GPIO_ReadPin>
 800138a:	4603      	mov	r3, r0
 800138c:	2b00      	cmp	r3, #0
 800138e:	d005      	beq.n	800139c <ButtonPadCallback+0xb8>
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	2b01      	cmp	r3, #1
 8001394:	d102      	bne.n	800139c <ButtonPadCallback+0xb8>
 8001396:	4b88      	ldr	r3, [pc, #544]	; (80015b8 <ButtonPadCallback+0x2d4>)
 8001398:	2210      	movs	r2, #16
 800139a:	801a      	strh	r2, [r3, #0]
		if (HAL_GPIO_ReadPin(BTN_PAD_R2_PORT, BTN_PAD_R2_PIN) && GPIO_Pin == BTN_PAD_R2_PIN) keyPressed = 15;
 800139c:	2102      	movs	r1, #2
 800139e:	4889      	ldr	r0, [pc, #548]	; (80015c4 <ButtonPadCallback+0x2e0>)
 80013a0:	f003 ff3c 	bl	800521c <HAL_GPIO_ReadPin>
 80013a4:	4603      	mov	r3, r0
 80013a6:	2b00      	cmp	r3, #0
 80013a8:	d005      	beq.n	80013b6 <ButtonPadCallback+0xd2>
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	2b02      	cmp	r3, #2
 80013ae:	d102      	bne.n	80013b6 <ButtonPadCallback+0xd2>
 80013b0:	4b81      	ldr	r3, [pc, #516]	; (80015b8 <ButtonPadCallback+0x2d4>)
 80013b2:	220f      	movs	r2, #15
 80013b4:	801a      	strh	r2, [r3, #0]
		if (HAL_GPIO_ReadPin(BTN_PAD_R3_PORT, BTN_PAD_R3_PIN) && GPIO_Pin == BTN_PAD_R3_PIN) keyPressed = 14;
 80013b6:	2104      	movs	r1, #4
 80013b8:	4882      	ldr	r0, [pc, #520]	; (80015c4 <ButtonPadCallback+0x2e0>)
 80013ba:	f003 ff2f 	bl	800521c <HAL_GPIO_ReadPin>
 80013be:	4603      	mov	r3, r0
 80013c0:	2b00      	cmp	r3, #0
 80013c2:	d005      	beq.n	80013d0 <ButtonPadCallback+0xec>
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	2b04      	cmp	r3, #4
 80013c8:	d102      	bne.n	80013d0 <ButtonPadCallback+0xec>
 80013ca:	4b7b      	ldr	r3, [pc, #492]	; (80015b8 <ButtonPadCallback+0x2d4>)
 80013cc:	220e      	movs	r2, #14
 80013ce:	801a      	strh	r2, [r3, #0]
		if (HAL_GPIO_ReadPin(BTN_PAD_R4_PORT, BTN_PAD_R4_PIN) && GPIO_Pin == BTN_PAD_R4_PIN) keyPressed = 13;
 80013d0:	2108      	movs	r1, #8
 80013d2:	487c      	ldr	r0, [pc, #496]	; (80015c4 <ButtonPadCallback+0x2e0>)
 80013d4:	f003 ff22 	bl	800521c <HAL_GPIO_ReadPin>
 80013d8:	4603      	mov	r3, r0
 80013da:	2b00      	cmp	r3, #0
 80013dc:	d005      	beq.n	80013ea <ButtonPadCallback+0x106>
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	2b08      	cmp	r3, #8
 80013e2:	d102      	bne.n	80013ea <ButtonPadCallback+0x106>
 80013e4:	4b74      	ldr	r3, [pc, #464]	; (80015b8 <ButtonPadCallback+0x2d4>)
 80013e6:	220d      	movs	r2, #13
 80013e8:	801a      	strh	r2, [r3, #0]

		HAL_GPIO_WritePin(BTN_PAD_C1_PORT, BTN_PAD_C1_PIN, 0);
 80013ea:	2200      	movs	r2, #0
 80013ec:	2110      	movs	r1, #16
 80013ee:	4875      	ldr	r0, [pc, #468]	; (80015c4 <ButtonPadCallback+0x2e0>)
 80013f0:	f003 ff2b 	bl	800524a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(BTN_PAD_C2_PORT, BTN_PAD_C2_PIN, 1);
 80013f4:	2201      	movs	r2, #1
 80013f6:	2120      	movs	r1, #32
 80013f8:	4872      	ldr	r0, [pc, #456]	; (80015c4 <ButtonPadCallback+0x2e0>)
 80013fa:	f003 ff26 	bl	800524a <HAL_GPIO_WritePin>
		if (HAL_GPIO_ReadPin(BTN_PAD_R1_PORT, BTN_PAD_R1_PIN) && GPIO_Pin == BTN_PAD_R1_PIN) keyPressed = 12;
 80013fe:	2101      	movs	r1, #1
 8001400:	4870      	ldr	r0, [pc, #448]	; (80015c4 <ButtonPadCallback+0x2e0>)
 8001402:	f003 ff0b 	bl	800521c <HAL_GPIO_ReadPin>
 8001406:	4603      	mov	r3, r0
 8001408:	2b00      	cmp	r3, #0
 800140a:	d005      	beq.n	8001418 <ButtonPadCallback+0x134>
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	2b01      	cmp	r3, #1
 8001410:	d102      	bne.n	8001418 <ButtonPadCallback+0x134>
 8001412:	4b69      	ldr	r3, [pc, #420]	; (80015b8 <ButtonPadCallback+0x2d4>)
 8001414:	220c      	movs	r2, #12
 8001416:	801a      	strh	r2, [r3, #0]
		if (HAL_GPIO_ReadPin(BTN_PAD_R2_PORT, BTN_PAD_R2_PIN) && GPIO_Pin == BTN_PAD_R2_PIN) keyPressed = 11;
 8001418:	2102      	movs	r1, #2
 800141a:	486a      	ldr	r0, [pc, #424]	; (80015c4 <ButtonPadCallback+0x2e0>)
 800141c:	f003 fefe 	bl	800521c <HAL_GPIO_ReadPin>
 8001420:	4603      	mov	r3, r0
 8001422:	2b00      	cmp	r3, #0
 8001424:	d005      	beq.n	8001432 <ButtonPadCallback+0x14e>
 8001426:	687b      	ldr	r3, [r7, #4]
 8001428:	2b02      	cmp	r3, #2
 800142a:	d102      	bne.n	8001432 <ButtonPadCallback+0x14e>
 800142c:	4b62      	ldr	r3, [pc, #392]	; (80015b8 <ButtonPadCallback+0x2d4>)
 800142e:	220b      	movs	r2, #11
 8001430:	801a      	strh	r2, [r3, #0]
		if (HAL_GPIO_ReadPin(BTN_PAD_R3_PORT, BTN_PAD_R3_PIN) && GPIO_Pin == BTN_PAD_R3_PIN) keyPressed = 10;
 8001432:	2104      	movs	r1, #4
 8001434:	4863      	ldr	r0, [pc, #396]	; (80015c4 <ButtonPadCallback+0x2e0>)
 8001436:	f003 fef1 	bl	800521c <HAL_GPIO_ReadPin>
 800143a:	4603      	mov	r3, r0
 800143c:	2b00      	cmp	r3, #0
 800143e:	d005      	beq.n	800144c <ButtonPadCallback+0x168>
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	2b04      	cmp	r3, #4
 8001444:	d102      	bne.n	800144c <ButtonPadCallback+0x168>
 8001446:	4b5c      	ldr	r3, [pc, #368]	; (80015b8 <ButtonPadCallback+0x2d4>)
 8001448:	220a      	movs	r2, #10
 800144a:	801a      	strh	r2, [r3, #0]
		if (HAL_GPIO_ReadPin(BTN_PAD_R4_PORT, BTN_PAD_R4_PIN) && GPIO_Pin == BTN_PAD_R4_PIN) keyPressed = 9;
 800144c:	2108      	movs	r1, #8
 800144e:	485d      	ldr	r0, [pc, #372]	; (80015c4 <ButtonPadCallback+0x2e0>)
 8001450:	f003 fee4 	bl	800521c <HAL_GPIO_ReadPin>
 8001454:	4603      	mov	r3, r0
 8001456:	2b00      	cmp	r3, #0
 8001458:	d005      	beq.n	8001466 <ButtonPadCallback+0x182>
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	2b08      	cmp	r3, #8
 800145e:	d102      	bne.n	8001466 <ButtonPadCallback+0x182>
 8001460:	4b55      	ldr	r3, [pc, #340]	; (80015b8 <ButtonPadCallback+0x2d4>)
 8001462:	2209      	movs	r2, #9
 8001464:	801a      	strh	r2, [r3, #0]

		HAL_GPIO_WritePin(BTN_PAD_C2_PORT, BTN_PAD_C2_PIN, 0);
 8001466:	2200      	movs	r2, #0
 8001468:	2120      	movs	r1, #32
 800146a:	4856      	ldr	r0, [pc, #344]	; (80015c4 <ButtonPadCallback+0x2e0>)
 800146c:	f003 feed 	bl	800524a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(BTN_PAD_C3_PORT, BTN_PAD_C3_PIN, 1);
 8001470:	2201      	movs	r2, #1
 8001472:	2140      	movs	r1, #64	; 0x40
 8001474:	4853      	ldr	r0, [pc, #332]	; (80015c4 <ButtonPadCallback+0x2e0>)
 8001476:	f003 fee8 	bl	800524a <HAL_GPIO_WritePin>
		if (HAL_GPIO_ReadPin(BTN_PAD_R1_PORT, BTN_PAD_R1_PIN) && GPIO_Pin == BTN_PAD_R1_PIN) keyPressed = 8;
 800147a:	2101      	movs	r1, #1
 800147c:	4851      	ldr	r0, [pc, #324]	; (80015c4 <ButtonPadCallback+0x2e0>)
 800147e:	f003 fecd 	bl	800521c <HAL_GPIO_ReadPin>
 8001482:	4603      	mov	r3, r0
 8001484:	2b00      	cmp	r3, #0
 8001486:	d005      	beq.n	8001494 <ButtonPadCallback+0x1b0>
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	2b01      	cmp	r3, #1
 800148c:	d102      	bne.n	8001494 <ButtonPadCallback+0x1b0>
 800148e:	4b4a      	ldr	r3, [pc, #296]	; (80015b8 <ButtonPadCallback+0x2d4>)
 8001490:	2208      	movs	r2, #8
 8001492:	801a      	strh	r2, [r3, #0]
		if (HAL_GPIO_ReadPin(BTN_PAD_R2_PORT, BTN_PAD_R2_PIN) && GPIO_Pin == BTN_PAD_R2_PIN) keyPressed = 7;
 8001494:	2102      	movs	r1, #2
 8001496:	484b      	ldr	r0, [pc, #300]	; (80015c4 <ButtonPadCallback+0x2e0>)
 8001498:	f003 fec0 	bl	800521c <HAL_GPIO_ReadPin>
 800149c:	4603      	mov	r3, r0
 800149e:	2b00      	cmp	r3, #0
 80014a0:	d005      	beq.n	80014ae <ButtonPadCallback+0x1ca>
 80014a2:	687b      	ldr	r3, [r7, #4]
 80014a4:	2b02      	cmp	r3, #2
 80014a6:	d102      	bne.n	80014ae <ButtonPadCallback+0x1ca>
 80014a8:	4b43      	ldr	r3, [pc, #268]	; (80015b8 <ButtonPadCallback+0x2d4>)
 80014aa:	2207      	movs	r2, #7
 80014ac:	801a      	strh	r2, [r3, #0]
		if (HAL_GPIO_ReadPin(BTN_PAD_R3_PORT, BTN_PAD_R3_PIN) && GPIO_Pin == BTN_PAD_R3_PIN) keyPressed = 6;
 80014ae:	2104      	movs	r1, #4
 80014b0:	4844      	ldr	r0, [pc, #272]	; (80015c4 <ButtonPadCallback+0x2e0>)
 80014b2:	f003 feb3 	bl	800521c <HAL_GPIO_ReadPin>
 80014b6:	4603      	mov	r3, r0
 80014b8:	2b00      	cmp	r3, #0
 80014ba:	d005      	beq.n	80014c8 <ButtonPadCallback+0x1e4>
 80014bc:	687b      	ldr	r3, [r7, #4]
 80014be:	2b04      	cmp	r3, #4
 80014c0:	d102      	bne.n	80014c8 <ButtonPadCallback+0x1e4>
 80014c2:	4b3d      	ldr	r3, [pc, #244]	; (80015b8 <ButtonPadCallback+0x2d4>)
 80014c4:	2206      	movs	r2, #6
 80014c6:	801a      	strh	r2, [r3, #0]
		if (HAL_GPIO_ReadPin(BTN_PAD_R4_PORT, BTN_PAD_R4_PIN) && GPIO_Pin == BTN_PAD_R4_PIN) keyPressed = 5;
 80014c8:	2108      	movs	r1, #8
 80014ca:	483e      	ldr	r0, [pc, #248]	; (80015c4 <ButtonPadCallback+0x2e0>)
 80014cc:	f003 fea6 	bl	800521c <HAL_GPIO_ReadPin>
 80014d0:	4603      	mov	r3, r0
 80014d2:	2b00      	cmp	r3, #0
 80014d4:	d005      	beq.n	80014e2 <ButtonPadCallback+0x1fe>
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	2b08      	cmp	r3, #8
 80014da:	d102      	bne.n	80014e2 <ButtonPadCallback+0x1fe>
 80014dc:	4b36      	ldr	r3, [pc, #216]	; (80015b8 <ButtonPadCallback+0x2d4>)
 80014de:	2205      	movs	r2, #5
 80014e0:	801a      	strh	r2, [r3, #0]

		HAL_GPIO_WritePin(BTN_PAD_C3_PORT, BTN_PAD_C3_PIN, 0);
 80014e2:	2200      	movs	r2, #0
 80014e4:	2140      	movs	r1, #64	; 0x40
 80014e6:	4837      	ldr	r0, [pc, #220]	; (80015c4 <ButtonPadCallback+0x2e0>)
 80014e8:	f003 feaf 	bl	800524a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(BTN_PAD_C4_PORT, BTN_PAD_C4_PIN, 1);
 80014ec:	2201      	movs	r2, #1
 80014ee:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80014f2:	4835      	ldr	r0, [pc, #212]	; (80015c8 <ButtonPadCallback+0x2e4>)
 80014f4:	f003 fea9 	bl	800524a <HAL_GPIO_WritePin>
		if (HAL_GPIO_ReadPin(BTN_PAD_R1_PORT, BTN_PAD_R1_PIN) && GPIO_Pin == BTN_PAD_R1_PIN) keyPressed = 4;
 80014f8:	2101      	movs	r1, #1
 80014fa:	4832      	ldr	r0, [pc, #200]	; (80015c4 <ButtonPadCallback+0x2e0>)
 80014fc:	f003 fe8e 	bl	800521c <HAL_GPIO_ReadPin>
 8001500:	4603      	mov	r3, r0
 8001502:	2b00      	cmp	r3, #0
 8001504:	d005      	beq.n	8001512 <ButtonPadCallback+0x22e>
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	2b01      	cmp	r3, #1
 800150a:	d102      	bne.n	8001512 <ButtonPadCallback+0x22e>
 800150c:	4b2a      	ldr	r3, [pc, #168]	; (80015b8 <ButtonPadCallback+0x2d4>)
 800150e:	2204      	movs	r2, #4
 8001510:	801a      	strh	r2, [r3, #0]
		if (HAL_GPIO_ReadPin(BTN_PAD_R2_PORT, BTN_PAD_R2_PIN) && GPIO_Pin == BTN_PAD_R2_PIN) keyPressed = 3;
 8001512:	2102      	movs	r1, #2
 8001514:	482b      	ldr	r0, [pc, #172]	; (80015c4 <ButtonPadCallback+0x2e0>)
 8001516:	f003 fe81 	bl	800521c <HAL_GPIO_ReadPin>
 800151a:	4603      	mov	r3, r0
 800151c:	2b00      	cmp	r3, #0
 800151e:	d005      	beq.n	800152c <ButtonPadCallback+0x248>
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	2b02      	cmp	r3, #2
 8001524:	d102      	bne.n	800152c <ButtonPadCallback+0x248>
 8001526:	4b24      	ldr	r3, [pc, #144]	; (80015b8 <ButtonPadCallback+0x2d4>)
 8001528:	2203      	movs	r2, #3
 800152a:	801a      	strh	r2, [r3, #0]
		if (HAL_GPIO_ReadPin(BTN_PAD_R3_PORT, BTN_PAD_R3_PIN) && GPIO_Pin == BTN_PAD_R3_PIN) keyPressed = 2;
 800152c:	2104      	movs	r1, #4
 800152e:	4825      	ldr	r0, [pc, #148]	; (80015c4 <ButtonPadCallback+0x2e0>)
 8001530:	f003 fe74 	bl	800521c <HAL_GPIO_ReadPin>
 8001534:	4603      	mov	r3, r0
 8001536:	2b00      	cmp	r3, #0
 8001538:	d005      	beq.n	8001546 <ButtonPadCallback+0x262>
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	2b04      	cmp	r3, #4
 800153e:	d102      	bne.n	8001546 <ButtonPadCallback+0x262>
 8001540:	4b1d      	ldr	r3, [pc, #116]	; (80015b8 <ButtonPadCallback+0x2d4>)
 8001542:	2202      	movs	r2, #2
 8001544:	801a      	strh	r2, [r3, #0]
		if (HAL_GPIO_ReadPin(BTN_PAD_R4_PORT, BTN_PAD_R4_PIN) && GPIO_Pin == BTN_PAD_R4_PIN) keyPressed = 1;
 8001546:	2108      	movs	r1, #8
 8001548:	481e      	ldr	r0, [pc, #120]	; (80015c4 <ButtonPadCallback+0x2e0>)
 800154a:	f003 fe67 	bl	800521c <HAL_GPIO_ReadPin>
 800154e:	4603      	mov	r3, r0
 8001550:	2b00      	cmp	r3, #0
 8001552:	d005      	beq.n	8001560 <ButtonPadCallback+0x27c>
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	2b08      	cmp	r3, #8
 8001558:	d102      	bne.n	8001560 <ButtonPadCallback+0x27c>
 800155a:	4b17      	ldr	r3, [pc, #92]	; (80015b8 <ButtonPadCallback+0x2d4>)
 800155c:	2201      	movs	r2, #1
 800155e:	801a      	strh	r2, [r3, #0]

		HAL_GPIO_WritePin(BTN_PAD_C1_PORT, BTN_PAD_C1_PIN, 1);
 8001560:	2201      	movs	r2, #1
 8001562:	2110      	movs	r1, #16
 8001564:	4817      	ldr	r0, [pc, #92]	; (80015c4 <ButtonPadCallback+0x2e0>)
 8001566:	f003 fe70 	bl	800524a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(BTN_PAD_C2_PORT, BTN_PAD_C2_PIN, 1);
 800156a:	2201      	movs	r2, #1
 800156c:	2120      	movs	r1, #32
 800156e:	4815      	ldr	r0, [pc, #84]	; (80015c4 <ButtonPadCallback+0x2e0>)
 8001570:	f003 fe6b 	bl	800524a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(BTN_PAD_C3_PORT, BTN_PAD_C3_PIN, 1);
 8001574:	2201      	movs	r2, #1
 8001576:	2140      	movs	r1, #64	; 0x40
 8001578:	4812      	ldr	r0, [pc, #72]	; (80015c4 <ButtonPadCallback+0x2e0>)
 800157a:	f003 fe66 	bl	800524a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(BTN_PAD_C4_PORT, BTN_PAD_C4_PIN, 1);
 800157e:	2201      	movs	r2, #1
 8001580:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001584:	4810      	ldr	r0, [pc, #64]	; (80015c8 <ButtonPadCallback+0x2e4>)
 8001586:	f003 fe60 	bl	800524a <HAL_GPIO_WritePin>

		GPIO_InitStructPrivate.Mode = GPIO_MODE_IT_RISING_FALLING;
 800158a:	4b0d      	ldr	r3, [pc, #52]	; (80015c0 <ButtonPadCallback+0x2dc>)
 800158c:	4a0f      	ldr	r2, [pc, #60]	; (80015cc <ButtonPadCallback+0x2e8>)
 800158e:	605a      	str	r2, [r3, #4]
		GPIO_InitStructPrivate.Pull = GPIO_PULLDOWN;
 8001590:	4b0b      	ldr	r3, [pc, #44]	; (80015c0 <ButtonPadCallback+0x2dc>)
 8001592:	2202      	movs	r2, #2
 8001594:	609a      	str	r2, [r3, #8]
		HAL_GPIO_Init(BTN_PAD_R1_PORT, &GPIO_InitStructPrivate);
 8001596:	490a      	ldr	r1, [pc, #40]	; (80015c0 <ButtonPadCallback+0x2dc>)
 8001598:	480a      	ldr	r0, [pc, #40]	; (80015c4 <ButtonPadCallback+0x2e0>)
 800159a:	f003 fcab 	bl	8004ef4 <HAL_GPIO_Init>
	}

	previousMillis = currentMillis;
 800159e:	4b05      	ldr	r3, [pc, #20]	; (80015b4 <ButtonPadCallback+0x2d0>)
 80015a0:	681b      	ldr	r3, [r3, #0]
 80015a2:	4a06      	ldr	r2, [pc, #24]	; (80015bc <ButtonPadCallback+0x2d8>)
 80015a4:	6013      	str	r3, [r2, #0]
	return keyPressed;
 80015a6:	4b04      	ldr	r3, [pc, #16]	; (80015b8 <ButtonPadCallback+0x2d4>)
 80015a8:	881b      	ldrh	r3, [r3, #0]

}
 80015aa:	4618      	mov	r0, r3
 80015ac:	3710      	adds	r7, #16
 80015ae:	46bd      	mov	sp, r7
 80015b0:	bd80      	pop	{r7, pc}
 80015b2:	bf00      	nop
 80015b4:	200007b8 	.word	0x200007b8
 80015b8:	200007bc 	.word	0x200007bc
 80015bc:	200007b4 	.word	0x200007b4
 80015c0:	200007a4 	.word	0x200007a4
 80015c4:	40011800 	.word	0x40011800
 80015c8:	40011000 	.word	0x40011000
 80015cc:	10310000 	.word	0x10310000

080015d0 <DrumInit>:
uint8_t drum_i2c_buff[20];
DrumStruct drums[NUM_DRUMS];
DrumOutputDevice drum_output_device;
uint32_t drum_max_val[NUM_DRUMS] = {0};

void DrumInit() {
 80015d0:	b580      	push	{r7, lr}
 80015d2:	f5ad 7d1e 	sub.w	sp, sp, #632	; 0x278
 80015d6:	af00      	add	r7, sp, #0

	// init ADC
//	HAL_ADC_Start_DMA(&hadc1, drum_sensor_values, 4);

	// init drums struct
	drum_output_device = DRUM_OUTPUT_NONE;
 80015d8:	4bb9      	ldr	r3, [pc, #740]	; (80018c0 <DrumInit+0x2f0>)
 80015da:	2200      	movs	r2, #0
 80015dc:	701a      	strb	r2, [r3, #0]
//	drum_output_callback = &DrumOutputDefault;
	for (int i = 0; i < NUM_DRUMS; i++) {
 80015de:	2300      	movs	r3, #0
 80015e0:	f8c7 3274 	str.w	r3, [r7, #628]	; 0x274
 80015e4:	e070      	b.n	80016c8 <DrumInit+0xf8>
		drums[i].type = i;
 80015e6:	f8d7 3274 	ldr.w	r3, [r7, #628]	; 0x274
 80015ea:	b2d8      	uxtb	r0, r3
 80015ec:	49b5      	ldr	r1, [pc, #724]	; (80018c4 <DrumInit+0x2f4>)
 80015ee:	f8d7 2274 	ldr.w	r2, [r7, #628]	; 0x274
 80015f2:	4613      	mov	r3, r2
 80015f4:	005b      	lsls	r3, r3, #1
 80015f6:	4413      	add	r3, r2
 80015f8:	011b      	lsls	r3, r3, #4
 80015fa:	440b      	add	r3, r1
 80015fc:	4602      	mov	r2, r0
 80015fe:	701a      	strb	r2, [r3, #0]
		if (drums[i].type == DRUM_LEFT_KA || drums[i].type == DRUM_RIGHT_KA)
 8001600:	49b0      	ldr	r1, [pc, #704]	; (80018c4 <DrumInit+0x2f4>)
 8001602:	f8d7 2274 	ldr.w	r2, [r7, #628]	; 0x274
 8001606:	4613      	mov	r3, r2
 8001608:	005b      	lsls	r3, r3, #1
 800160a:	4413      	add	r3, r2
 800160c:	011b      	lsls	r3, r3, #4
 800160e:	440b      	add	r3, r1
 8001610:	781b      	ldrb	r3, [r3, #0]
 8001612:	2b00      	cmp	r3, #0
 8001614:	d00a      	beq.n	800162c <DrumInit+0x5c>
 8001616:	49ab      	ldr	r1, [pc, #684]	; (80018c4 <DrumInit+0x2f4>)
 8001618:	f8d7 2274 	ldr.w	r2, [r7, #628]	; 0x274
 800161c:	4613      	mov	r3, r2
 800161e:	005b      	lsls	r3, r3, #1
 8001620:	4413      	add	r3, r2
 8001622:	011b      	lsls	r3, r3, #4
 8001624:	440b      	add	r3, r1
 8001626:	781b      	ldrb	r3, [r3, #0]
 8001628:	2b03      	cmp	r3, #3
 800162a:	d10b      	bne.n	8001644 <DrumInit+0x74>
			drums[i].sound = DRUM_KA;
 800162c:	49a5      	ldr	r1, [pc, #660]	; (80018c4 <DrumInit+0x2f4>)
 800162e:	f8d7 2274 	ldr.w	r2, [r7, #628]	; 0x274
 8001632:	4613      	mov	r3, r2
 8001634:	005b      	lsls	r3, r3, #1
 8001636:	4413      	add	r3, r2
 8001638:	011b      	lsls	r3, r3, #4
 800163a:	440b      	add	r3, r1
 800163c:	3301      	adds	r3, #1
 800163e:	2201      	movs	r2, #1
 8001640:	701a      	strb	r2, [r3, #0]
 8001642:	e00a      	b.n	800165a <DrumInit+0x8a>
		else
			drums[i].sound = DRUM_DON;
 8001644:	499f      	ldr	r1, [pc, #636]	; (80018c4 <DrumInit+0x2f4>)
 8001646:	f8d7 2274 	ldr.w	r2, [r7, #628]	; 0x274
 800164a:	4613      	mov	r3, r2
 800164c:	005b      	lsls	r3, r3, #1
 800164e:	4413      	add	r3, r2
 8001650:	011b      	lsls	r3, r3, #4
 8001652:	440b      	add	r3, r1
 8001654:	3301      	adds	r3, #1
 8001656:	2200      	movs	r2, #0
 8001658:	701a      	strb	r2, [r3, #0]
		drums[i].state = DRUM_IDLE;
 800165a:	499a      	ldr	r1, [pc, #616]	; (80018c4 <DrumInit+0x2f4>)
 800165c:	f8d7 2274 	ldr.w	r2, [r7, #628]	; 0x274
 8001660:	4613      	mov	r3, r2
 8001662:	005b      	lsls	r3, r3, #1
 8001664:	4413      	add	r3, r2
 8001666:	011b      	lsls	r3, r3, #4
 8001668:	440b      	add	r3, r1
 800166a:	3308      	adds	r3, #8
 800166c:	2200      	movs	r2, #0
 800166e:	701a      	strb	r2, [r3, #0]
		drums[i].sensor_value_pt = &(drum_sensor_values[i]);
 8001670:	f8d7 3274 	ldr.w	r3, [r7, #628]	; 0x274
 8001674:	009b      	lsls	r3, r3, #2
 8001676:	4a94      	ldr	r2, [pc, #592]	; (80018c8 <DrumInit+0x2f8>)
 8001678:	1899      	adds	r1, r3, r2
 800167a:	4892      	ldr	r0, [pc, #584]	; (80018c4 <DrumInit+0x2f4>)
 800167c:	f8d7 2274 	ldr.w	r2, [r7, #628]	; 0x274
 8001680:	4613      	mov	r3, r2
 8001682:	005b      	lsls	r3, r3, #1
 8001684:	4413      	add	r3, r2
 8001686:	011b      	lsls	r3, r3, #4
 8001688:	4403      	add	r3, r0
 800168a:	3310      	adds	r3, #16
 800168c:	6019      	str	r1, [r3, #0]
		drums[i].hit_count = 0;
 800168e:	498d      	ldr	r1, [pc, #564]	; (80018c4 <DrumInit+0x2f4>)
 8001690:	f8d7 2274 	ldr.w	r2, [r7, #628]	; 0x274
 8001694:	4613      	mov	r3, r2
 8001696:	005b      	lsls	r3, r3, #1
 8001698:	4413      	add	r3, r2
 800169a:	011b      	lsls	r3, r3, #4
 800169c:	440b      	add	r3, r1
 800169e:	3304      	adds	r3, #4
 80016a0:	2200      	movs	r2, #0
 80016a2:	601a      	str	r2, [r3, #0]
		drums[i].last_tick = HAL_GetTick();
 80016a4:	f002 f9e2 	bl	8003a6c <HAL_GetTick>
 80016a8:	4601      	mov	r1, r0
 80016aa:	4886      	ldr	r0, [pc, #536]	; (80018c4 <DrumInit+0x2f4>)
 80016ac:	f8d7 2274 	ldr.w	r2, [r7, #628]	; 0x274
 80016b0:	4613      	mov	r3, r2
 80016b2:	005b      	lsls	r3, r3, #1
 80016b4:	4413      	add	r3, r2
 80016b6:	011b      	lsls	r3, r3, #4
 80016b8:	4403      	add	r3, r0
 80016ba:	330c      	adds	r3, #12
 80016bc:	6019      	str	r1, [r3, #0]
	for (int i = 0; i < NUM_DRUMS; i++) {
 80016be:	f8d7 3274 	ldr.w	r3, [r7, #628]	; 0x274
 80016c2:	3301      	adds	r3, #1
 80016c4:	f8c7 3274 	str.w	r3, [r7, #628]	; 0x274
 80016c8:	f8d7 3274 	ldr.w	r3, [r7, #628]	; 0x274
 80016cc:	2b03      	cmp	r3, #3
 80016ce:	dd8a      	ble.n	80015e6 <DrumInit+0x16>

	// deal with sd card stuff
	// Format: {drum[0], drum[1], drum[2], drum[3], checksum}
	FIL file;
	uint16_t temp;
	FRESULT fresult = f_open(&file, "drum.cfg", FA_READ | FA_WRITE);
 80016d0:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80016d4:	2203      	movs	r2, #3
 80016d6:	497d      	ldr	r1, [pc, #500]	; (80018cc <DrumInit+0x2fc>)
 80016d8:	4618      	mov	r0, r3
 80016da:	f00f f9a5 	bl	8010a28 <f_open>
 80016de:	4603      	mov	r3, r0
 80016e0:	f887 3273 	strb.w	r3, [r7, #627]	; 0x273
	if (fresult == FR_OK) {
 80016e4:	f897 3273 	ldrb.w	r3, [r7, #627]	; 0x273
 80016e8:	2b00      	cmp	r3, #0
 80016ea:	f040 8084 	bne.w	80017f6 <DrumInit+0x226>
		uint32_t buff[5];
//		fresult = f_read(&file, buff, 5 * 4, &temp);
		if (buff[0] + buff[1] + buff[2] + buff[3] == buff[4]) {
 80016ee:	f507 731e 	add.w	r3, r7, #632	; 0x278
 80016f2:	f5a3 7314 	sub.w	r3, r3, #592	; 0x250
 80016f6:	681a      	ldr	r2, [r3, #0]
 80016f8:	f507 731e 	add.w	r3, r7, #632	; 0x278
 80016fc:	f5a3 7314 	sub.w	r3, r3, #592	; 0x250
 8001700:	685b      	ldr	r3, [r3, #4]
 8001702:	441a      	add	r2, r3
 8001704:	f507 731e 	add.w	r3, r7, #632	; 0x278
 8001708:	f5a3 7314 	sub.w	r3, r3, #592	; 0x250
 800170c:	689b      	ldr	r3, [r3, #8]
 800170e:	441a      	add	r2, r3
 8001710:	f507 731e 	add.w	r3, r7, #632	; 0x278
 8001714:	f5a3 7314 	sub.w	r3, r3, #592	; 0x250
 8001718:	68db      	ldr	r3, [r3, #12]
 800171a:	441a      	add	r2, r3
 800171c:	f507 731e 	add.w	r3, r7, #632	; 0x278
 8001720:	f5a3 7314 	sub.w	r3, r3, #592	; 0x250
 8001724:	691b      	ldr	r3, [r3, #16]
 8001726:	429a      	cmp	r2, r3
 8001728:	d11f      	bne.n	800176a <DrumInit+0x19a>
			for (int i = 0; i < 4; i++) drums[i].sensor_thresh = buff[i];
 800172a:	2300      	movs	r3, #0
 800172c:	f8c7 326c 	str.w	r3, [r7, #620]	; 0x26c
 8001730:	e016      	b.n	8001760 <DrumInit+0x190>
 8001732:	f507 731e 	add.w	r3, r7, #632	; 0x278
 8001736:	f5a3 7314 	sub.w	r3, r3, #592	; 0x250
 800173a:	f8d7 226c 	ldr.w	r2, [r7, #620]	; 0x26c
 800173e:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8001742:	4860      	ldr	r0, [pc, #384]	; (80018c4 <DrumInit+0x2f4>)
 8001744:	f8d7 226c 	ldr.w	r2, [r7, #620]	; 0x26c
 8001748:	4613      	mov	r3, r2
 800174a:	005b      	lsls	r3, r3, #1
 800174c:	4413      	add	r3, r2
 800174e:	011b      	lsls	r3, r3, #4
 8001750:	4403      	add	r3, r0
 8001752:	3328      	adds	r3, #40	; 0x28
 8001754:	6019      	str	r1, [r3, #0]
 8001756:	f8d7 326c 	ldr.w	r3, [r7, #620]	; 0x26c
 800175a:	3301      	adds	r3, #1
 800175c:	f8c7 326c 	str.w	r3, [r7, #620]	; 0x26c
 8001760:	f8d7 326c 	ldr.w	r3, [r7, #620]	; 0x26c
 8001764:	2b03      	cmp	r3, #3
 8001766:	dde4      	ble.n	8001732 <DrumInit+0x162>
 8001768:	e03d      	b.n	80017e6 <DrumInit+0x216>
		} else {
			DrumCalibrate();
 800176a:	f000 f969 	bl	8001a40 <DrumCalibrate>
			uint32_t buff[5] = {drums[0].sensor_thresh, drums[1].sensor_thresh, drums[2].sensor_thresh, drums[3].sensor_thresh,
 800176e:	4b55      	ldr	r3, [pc, #340]	; (80018c4 <DrumInit+0x2f4>)
 8001770:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001772:	f507 731e 	add.w	r3, r7, #632	; 0x278
 8001776:	f5a3 7319 	sub.w	r3, r3, #612	; 0x264
 800177a:	601a      	str	r2, [r3, #0]
 800177c:	4b51      	ldr	r3, [pc, #324]	; (80018c4 <DrumInit+0x2f4>)
 800177e:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8001780:	f507 731e 	add.w	r3, r7, #632	; 0x278
 8001784:	f5a3 7319 	sub.w	r3, r3, #612	; 0x264
 8001788:	605a      	str	r2, [r3, #4]
 800178a:	4b4e      	ldr	r3, [pc, #312]	; (80018c4 <DrumInit+0x2f4>)
 800178c:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8001790:	f507 731e 	add.w	r3, r7, #632	; 0x278
 8001794:	f5a3 7319 	sub.w	r3, r3, #612	; 0x264
 8001798:	609a      	str	r2, [r3, #8]
 800179a:	4b4a      	ldr	r3, [pc, #296]	; (80018c4 <DrumInit+0x2f4>)
 800179c:	f8d3 20b8 	ldr.w	r2, [r3, #184]	; 0xb8
 80017a0:	f507 731e 	add.w	r3, r7, #632	; 0x278
 80017a4:	f5a3 7319 	sub.w	r3, r3, #612	; 0x264
 80017a8:	60da      	str	r2, [r3, #12]
					drums[0].sensor_thresh + drums[1].sensor_thresh + drums[2].sensor_thresh + drums[3].sensor_thresh};
 80017aa:	4b46      	ldr	r3, [pc, #280]	; (80018c4 <DrumInit+0x2f4>)
 80017ac:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80017ae:	4b45      	ldr	r3, [pc, #276]	; (80018c4 <DrumInit+0x2f4>)
 80017b0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80017b2:	441a      	add	r2, r3
 80017b4:	4b43      	ldr	r3, [pc, #268]	; (80018c4 <DrumInit+0x2f4>)
 80017b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80017ba:	441a      	add	r2, r3
 80017bc:	4b41      	ldr	r3, [pc, #260]	; (80018c4 <DrumInit+0x2f4>)
 80017be:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 80017c2:	441a      	add	r2, r3
			uint32_t buff[5] = {drums[0].sensor_thresh, drums[1].sensor_thresh, drums[2].sensor_thresh, drums[3].sensor_thresh,
 80017c4:	f507 731e 	add.w	r3, r7, #632	; 0x278
 80017c8:	f5a3 7319 	sub.w	r3, r3, #612	; 0x264
 80017cc:	611a      	str	r2, [r3, #16]
			fresult = f_write(&file, buff, 5 * 4, &temp);
 80017ce:	f107 033e 	add.w	r3, r7, #62	; 0x3e
 80017d2:	f107 0114 	add.w	r1, r7, #20
 80017d6:	f107 0040 	add.w	r0, r7, #64	; 0x40
 80017da:	2214      	movs	r2, #20
 80017dc:	f00f fb9d 	bl	8010f1a <f_write>
 80017e0:	4603      	mov	r3, r0
 80017e2:	f887 3273 	strb.w	r3, [r7, #627]	; 0x273
		}
		LCD_Print(0, 19, "Success: Have file, reading... %d", fresult);
 80017e6:	f897 3273 	ldrb.w	r3, [r7, #627]	; 0x273
 80017ea:	4a39      	ldr	r2, [pc, #228]	; (80018d0 <DrumInit+0x300>)
 80017ec:	2113      	movs	r1, #19
 80017ee:	2000      	movs	r0, #0
 80017f0:	f001 f800 	bl	80027f4 <LCD_Print>
 80017f4:	e05a      	b.n	80018ac <DrumInit+0x2dc>
	} else if (fresult == FR_NO_FILE) {
 80017f6:	f897 3273 	ldrb.w	r3, [r7, #627]	; 0x273
 80017fa:	2b04      	cmp	r3, #4
 80017fc:	d14e      	bne.n	800189c <DrumInit+0x2cc>
		fresult = f_open(&file, "drum.cfg", FA_WRITE | FA_CREATE_NEW);
 80017fe:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001802:	2206      	movs	r2, #6
 8001804:	4931      	ldr	r1, [pc, #196]	; (80018cc <DrumInit+0x2fc>)
 8001806:	4618      	mov	r0, r3
 8001808:	f00f f90e 	bl	8010a28 <f_open>
 800180c:	4603      	mov	r3, r0
 800180e:	f887 3273 	strb.w	r3, [r7, #627]	; 0x273
		DrumCalibrate();
 8001812:	f000 f915 	bl	8001a40 <DrumCalibrate>
		uint32_t buff[5] = {drums[0].sensor_thresh, drums[1].sensor_thresh, drums[2].sensor_thresh, drums[3].sensor_thresh,
 8001816:	4b2b      	ldr	r3, [pc, #172]	; (80018c4 <DrumInit+0x2f4>)
 8001818:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800181a:	f507 731e 	add.w	r3, r7, #632	; 0x278
 800181e:	f5a3 731e 	sub.w	r3, r3, #632	; 0x278
 8001822:	601a      	str	r2, [r3, #0]
 8001824:	4b27      	ldr	r3, [pc, #156]	; (80018c4 <DrumInit+0x2f4>)
 8001826:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8001828:	f507 731e 	add.w	r3, r7, #632	; 0x278
 800182c:	f5a3 731e 	sub.w	r3, r3, #632	; 0x278
 8001830:	605a      	str	r2, [r3, #4]
 8001832:	4b24      	ldr	r3, [pc, #144]	; (80018c4 <DrumInit+0x2f4>)
 8001834:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8001838:	f507 731e 	add.w	r3, r7, #632	; 0x278
 800183c:	f5a3 731e 	sub.w	r3, r3, #632	; 0x278
 8001840:	609a      	str	r2, [r3, #8]
 8001842:	4b20      	ldr	r3, [pc, #128]	; (80018c4 <DrumInit+0x2f4>)
 8001844:	f8d3 20b8 	ldr.w	r2, [r3, #184]	; 0xb8
 8001848:	f507 731e 	add.w	r3, r7, #632	; 0x278
 800184c:	f5a3 731e 	sub.w	r3, r3, #632	; 0x278
 8001850:	60da      	str	r2, [r3, #12]
				drums[0].sensor_thresh + drums[1].sensor_thresh + drums[2].sensor_thresh + drums[3].sensor_thresh};
 8001852:	4b1c      	ldr	r3, [pc, #112]	; (80018c4 <DrumInit+0x2f4>)
 8001854:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001856:	4b1b      	ldr	r3, [pc, #108]	; (80018c4 <DrumInit+0x2f4>)
 8001858:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800185a:	441a      	add	r2, r3
 800185c:	4b19      	ldr	r3, [pc, #100]	; (80018c4 <DrumInit+0x2f4>)
 800185e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001862:	441a      	add	r2, r3
 8001864:	4b17      	ldr	r3, [pc, #92]	; (80018c4 <DrumInit+0x2f4>)
 8001866:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 800186a:	441a      	add	r2, r3
		uint32_t buff[5] = {drums[0].sensor_thresh, drums[1].sensor_thresh, drums[2].sensor_thresh, drums[3].sensor_thresh,
 800186c:	f507 731e 	add.w	r3, r7, #632	; 0x278
 8001870:	f5a3 731e 	sub.w	r3, r3, #632	; 0x278
 8001874:	611a      	str	r2, [r3, #16]
		fresult = f_write(&file, buff, 5 * 4, &temp);
 8001876:	f107 033e 	add.w	r3, r7, #62	; 0x3e
 800187a:	4639      	mov	r1, r7
 800187c:	f107 0040 	add.w	r0, r7, #64	; 0x40
 8001880:	2214      	movs	r2, #20
 8001882:	f00f fb4a 	bl	8010f1a <f_write>
 8001886:	4603      	mov	r3, r0
 8001888:	f887 3273 	strb.w	r3, [r7, #627]	; 0x273
		LCD_Print(0, 19, "Error: No file, calibrating... %d", fresult);
 800188c:	f897 3273 	ldrb.w	r3, [r7, #627]	; 0x273
 8001890:	4a10      	ldr	r2, [pc, #64]	; (80018d4 <DrumInit+0x304>)
 8001892:	2113      	movs	r1, #19
 8001894:	2000      	movs	r0, #0
 8001896:	f000 ffad 	bl	80027f4 <LCD_Print>
 800189a:	e007      	b.n	80018ac <DrumInit+0x2dc>
	} else {
		LCD_Print(0, 19, "Error: f_open (%d)", fresult); while (1);
 800189c:	f897 3273 	ldrb.w	r3, [r7, #627]	; 0x273
 80018a0:	4a0d      	ldr	r2, [pc, #52]	; (80018d8 <DrumInit+0x308>)
 80018a2:	2113      	movs	r1, #19
 80018a4:	2000      	movs	r0, #0
 80018a6:	f000 ffa5 	bl	80027f4 <LCD_Print>
 80018aa:	e7fe      	b.n	80018aa <DrumInit+0x2da>
	}
	f_close(&file);
 80018ac:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80018b0:	4618      	mov	r0, r3
 80018b2:	f00f fd99 	bl	80113e8 <f_close>

}
 80018b6:	bf00      	nop
 80018b8:	f507 771e 	add.w	r7, r7, #632	; 0x278
 80018bc:	46bd      	mov	sp, r7
 80018be:	bd80      	pop	{r7, pc}
 80018c0:	20000ac0 	.word	0x20000ac0
 80018c4:	20000a00 	.word	0x20000a00
 80018c8:	200009f0 	.word	0x200009f0
 80018cc:	08014ee0 	.word	0x08014ee0
 80018d0:	08014eec 	.word	0x08014eec
 80018d4:	08014f10 	.word	0x08014f10
 80018d8:	08014f34 	.word	0x08014f34

080018dc <DrumThreshWrite>:

void DrumThreshWrite() {
 80018dc:	b580      	push	{r7, lr}
 80018de:	f5ad 7d18 	sub.w	sp, sp, #608	; 0x260
 80018e2:	af00      	add	r7, sp, #0
	FIL file;
	int temp;
	FRESULT fresult = f_open(&file, "drum.cfg", FA_READ | FA_WRITE);
 80018e4:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80018e8:	2203      	movs	r2, #3
 80018ea:	4952      	ldr	r1, [pc, #328]	; (8001a34 <DrumThreshWrite+0x158>)
 80018ec:	4618      	mov	r0, r3
 80018ee:	f00f f89b 	bl	8010a28 <f_open>
 80018f2:	4603      	mov	r3, r0
 80018f4:	f887 325f 	strb.w	r3, [r7, #607]	; 0x25f
	if (fresult == FR_OK) {
 80018f8:	f897 325f 	ldrb.w	r3, [r7, #607]	; 0x25f
 80018fc:	2b00      	cmp	r3, #0
 80018fe:	d13c      	bne.n	800197a <DrumThreshWrite+0x9e>
		uint32_t buff[5] = {drums[0].sensor_thresh, drums[1].sensor_thresh, drums[2].sensor_thresh, drums[3].sensor_thresh,
 8001900:	4b4d      	ldr	r3, [pc, #308]	; (8001a38 <DrumThreshWrite+0x15c>)
 8001902:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001904:	f507 7318 	add.w	r3, r7, #608	; 0x260
 8001908:	f5a3 7312 	sub.w	r3, r3, #584	; 0x248
 800190c:	601a      	str	r2, [r3, #0]
 800190e:	4b4a      	ldr	r3, [pc, #296]	; (8001a38 <DrumThreshWrite+0x15c>)
 8001910:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8001912:	f507 7318 	add.w	r3, r7, #608	; 0x260
 8001916:	f5a3 7312 	sub.w	r3, r3, #584	; 0x248
 800191a:	605a      	str	r2, [r3, #4]
 800191c:	4b46      	ldr	r3, [pc, #280]	; (8001a38 <DrumThreshWrite+0x15c>)
 800191e:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8001922:	f507 7318 	add.w	r3, r7, #608	; 0x260
 8001926:	f5a3 7312 	sub.w	r3, r3, #584	; 0x248
 800192a:	609a      	str	r2, [r3, #8]
 800192c:	4b42      	ldr	r3, [pc, #264]	; (8001a38 <DrumThreshWrite+0x15c>)
 800192e:	f8d3 20b8 	ldr.w	r2, [r3, #184]	; 0xb8
 8001932:	f507 7318 	add.w	r3, r7, #608	; 0x260
 8001936:	f5a3 7312 	sub.w	r3, r3, #584	; 0x248
 800193a:	60da      	str	r2, [r3, #12]
				drums[0].sensor_thresh + drums[1].sensor_thresh + drums[2].sensor_thresh + drums[3].sensor_thresh};
 800193c:	4b3e      	ldr	r3, [pc, #248]	; (8001a38 <DrumThreshWrite+0x15c>)
 800193e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001940:	4b3d      	ldr	r3, [pc, #244]	; (8001a38 <DrumThreshWrite+0x15c>)
 8001942:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001944:	441a      	add	r2, r3
 8001946:	4b3c      	ldr	r3, [pc, #240]	; (8001a38 <DrumThreshWrite+0x15c>)
 8001948:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800194c:	441a      	add	r2, r3
 800194e:	4b3a      	ldr	r3, [pc, #232]	; (8001a38 <DrumThreshWrite+0x15c>)
 8001950:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 8001954:	441a      	add	r2, r3
		uint32_t buff[5] = {drums[0].sensor_thresh, drums[1].sensor_thresh, drums[2].sensor_thresh, drums[3].sensor_thresh,
 8001956:	f507 7318 	add.w	r3, r7, #608	; 0x260
 800195a:	f5a3 7312 	sub.w	r3, r3, #584	; 0x248
 800195e:	611a      	str	r2, [r3, #16]
		fresult = f_write(&file, buff, 5 * 4, &temp);
 8001960:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001964:	f107 0118 	add.w	r1, r7, #24
 8001968:	f107 0030 	add.w	r0, r7, #48	; 0x30
 800196c:	2214      	movs	r2, #20
 800196e:	f00f fad4 	bl	8010f1a <f_write>
 8001972:	4603      	mov	r3, r0
 8001974:	f887 325f 	strb.w	r3, [r7, #607]	; 0x25f
 8001978:	e051      	b.n	8001a1e <DrumThreshWrite+0x142>
	} else if (fresult == FR_NO_FILE) {
 800197a:	f897 325f 	ldrb.w	r3, [r7, #607]	; 0x25f
 800197e:	2b04      	cmp	r3, #4
 8001980:	d145      	bne.n	8001a0e <DrumThreshWrite+0x132>
		fresult = f_open(&file, "drum.cfg", FA_WRITE | FA_CREATE_NEW);
 8001982:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001986:	2206      	movs	r2, #6
 8001988:	492a      	ldr	r1, [pc, #168]	; (8001a34 <DrumThreshWrite+0x158>)
 800198a:	4618      	mov	r0, r3
 800198c:	f00f f84c 	bl	8010a28 <f_open>
 8001990:	4603      	mov	r3, r0
 8001992:	f887 325f 	strb.w	r3, [r7, #607]	; 0x25f
		uint32_t buff[5] = {drums[0].sensor_thresh, drums[1].sensor_thresh, drums[2].sensor_thresh, drums[3].sensor_thresh,
 8001996:	4b28      	ldr	r3, [pc, #160]	; (8001a38 <DrumThreshWrite+0x15c>)
 8001998:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800199a:	f507 7318 	add.w	r3, r7, #608	; 0x260
 800199e:	f5a3 7317 	sub.w	r3, r3, #604	; 0x25c
 80019a2:	601a      	str	r2, [r3, #0]
 80019a4:	4b24      	ldr	r3, [pc, #144]	; (8001a38 <DrumThreshWrite+0x15c>)
 80019a6:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80019a8:	f507 7318 	add.w	r3, r7, #608	; 0x260
 80019ac:	f5a3 7317 	sub.w	r3, r3, #604	; 0x25c
 80019b0:	605a      	str	r2, [r3, #4]
 80019b2:	4b21      	ldr	r3, [pc, #132]	; (8001a38 <DrumThreshWrite+0x15c>)
 80019b4:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 80019b8:	f507 7318 	add.w	r3, r7, #608	; 0x260
 80019bc:	f5a3 7317 	sub.w	r3, r3, #604	; 0x25c
 80019c0:	609a      	str	r2, [r3, #8]
 80019c2:	4b1d      	ldr	r3, [pc, #116]	; (8001a38 <DrumThreshWrite+0x15c>)
 80019c4:	f8d3 20b8 	ldr.w	r2, [r3, #184]	; 0xb8
 80019c8:	f507 7318 	add.w	r3, r7, #608	; 0x260
 80019cc:	f5a3 7317 	sub.w	r3, r3, #604	; 0x25c
 80019d0:	60da      	str	r2, [r3, #12]
				drums[0].sensor_thresh + drums[1].sensor_thresh + drums[2].sensor_thresh + drums[3].sensor_thresh};
 80019d2:	4b19      	ldr	r3, [pc, #100]	; (8001a38 <DrumThreshWrite+0x15c>)
 80019d4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80019d6:	4b18      	ldr	r3, [pc, #96]	; (8001a38 <DrumThreshWrite+0x15c>)
 80019d8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80019da:	441a      	add	r2, r3
 80019dc:	4b16      	ldr	r3, [pc, #88]	; (8001a38 <DrumThreshWrite+0x15c>)
 80019de:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80019e2:	441a      	add	r2, r3
 80019e4:	4b14      	ldr	r3, [pc, #80]	; (8001a38 <DrumThreshWrite+0x15c>)
 80019e6:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 80019ea:	441a      	add	r2, r3
		uint32_t buff[5] = {drums[0].sensor_thresh, drums[1].sensor_thresh, drums[2].sensor_thresh, drums[3].sensor_thresh,
 80019ec:	f507 7318 	add.w	r3, r7, #608	; 0x260
 80019f0:	f5a3 7317 	sub.w	r3, r3, #604	; 0x25c
 80019f4:	611a      	str	r2, [r3, #16]
		fresult = f_write(&file, buff, 5 * 4, &temp);
 80019f6:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80019fa:	1d39      	adds	r1, r7, #4
 80019fc:	f107 0030 	add.w	r0, r7, #48	; 0x30
 8001a00:	2214      	movs	r2, #20
 8001a02:	f00f fa8a 	bl	8010f1a <f_write>
 8001a06:	4603      	mov	r3, r0
 8001a08:	f887 325f 	strb.w	r3, [r7, #607]	; 0x25f
 8001a0c:	e007      	b.n	8001a1e <DrumThreshWrite+0x142>
	} else {
		LCD_Print(0, 19, "Error: f_open (%d)", fresult); while (1);
 8001a0e:	f897 325f 	ldrb.w	r3, [r7, #607]	; 0x25f
 8001a12:	4a0a      	ldr	r2, [pc, #40]	; (8001a3c <DrumThreshWrite+0x160>)
 8001a14:	2113      	movs	r1, #19
 8001a16:	2000      	movs	r0, #0
 8001a18:	f000 feec 	bl	80027f4 <LCD_Print>
 8001a1c:	e7fe      	b.n	8001a1c <DrumThreshWrite+0x140>
	}
	f_close(&file);
 8001a1e:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001a22:	4618      	mov	r0, r3
 8001a24:	f00f fce0 	bl	80113e8 <f_close>
}
 8001a28:	bf00      	nop
 8001a2a:	f507 7718 	add.w	r7, r7, #608	; 0x260
 8001a2e:	46bd      	mov	sp, r7
 8001a30:	bd80      	pop	{r7, pc}
 8001a32:	bf00      	nop
 8001a34:	08014ee0 	.word	0x08014ee0
 8001a38:	20000a00 	.word	0x20000a00
 8001a3c:	08014f34 	.word	0x08014f34

08001a40 <DrumCalibrate>:

// Let's not touch this :D
void DrumCalibrate() {
 8001a40:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001a44:	b092      	sub	sp, #72	; 0x48
 8001a46:	af00      	add	r7, sp, #0

	uint32_t last_tick = HAL_GetTick();
 8001a48:	f002 f810 	bl	8003a6c <HAL_GetTick>
 8001a4c:	6478      	str	r0, [r7, #68]	; 0x44
	//	uint16_t values[NUM_DRUMS][DRUM_CALIBRATION_SAMPLE_NUM];
	// Dynamically allocate memory for the 2D array
	uint16_t **values = (uint16_t**) malloc(NUM_DRUMS * sizeof(uint16_t*));
 8001a4e:	2010      	movs	r0, #16
 8001a50:	f010 fa1e 	bl	8011e90 <malloc>
 8001a54:	4603      	mov	r3, r0
 8001a56:	617b      	str	r3, [r7, #20]
	for (int i = 0; i < NUM_DRUMS; ++i) {
 8001a58:	2300      	movs	r3, #0
 8001a5a:	643b      	str	r3, [r7, #64]	; 0x40
 8001a5c:	e00c      	b.n	8001a78 <DrumCalibrate+0x38>
		values[i] = (uint16_t*) malloc(DRUM_CALIBRATION_SAMPLE_NUM * sizeof(uint16_t));
 8001a5e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001a60:	009b      	lsls	r3, r3, #2
 8001a62:	697a      	ldr	r2, [r7, #20]
 8001a64:	18d4      	adds	r4, r2, r3
 8001a66:	f44f 7016 	mov.w	r0, #600	; 0x258
 8001a6a:	f010 fa11 	bl	8011e90 <malloc>
 8001a6e:	4603      	mov	r3, r0
 8001a70:	6023      	str	r3, [r4, #0]
	for (int i = 0; i < NUM_DRUMS; ++i) {
 8001a72:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001a74:	3301      	adds	r3, #1
 8001a76:	643b      	str	r3, [r7, #64]	; 0x40
 8001a78:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001a7a:	2b03      	cmp	r3, #3
 8001a7c:	ddef      	ble.n	8001a5e <DrumCalibrate+0x1e>
	}

	// sampling
	for (int i = 0; i < DRUM_CALIBRATION_SAMPLE_NUM; i++) {
 8001a7e:	2300      	movs	r3, #0
 8001a80:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001a82:	e023      	b.n	8001acc <DrumCalibrate+0x8c>
		while (last_tick == HAL_GetTick()) {
 8001a84:	bf00      	nop
 8001a86:	f001 fff1 	bl	8003a6c <HAL_GetTick>
 8001a8a:	4602      	mov	r2, r0
 8001a8c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001a8e:	4293      	cmp	r3, r2
 8001a90:	d0f9      	beq.n	8001a86 <DrumCalibrate+0x46>
		} // waits for 1 tick
		last_tick = HAL_GetTick();
 8001a92:	f001 ffeb 	bl	8003a6c <HAL_GetTick>
 8001a96:	6478      	str	r0, [r7, #68]	; 0x44
		for (int j = 0; j < NUM_DRUMS; j++) {
 8001a98:	2300      	movs	r3, #0
 8001a9a:	63bb      	str	r3, [r7, #56]	; 0x38
 8001a9c:	e010      	b.n	8001ac0 <DrumCalibrate+0x80>
			values[j][i] = drum_sensor_values[j];
 8001a9e:	4a9c      	ldr	r2, [pc, #624]	; (8001d10 <DrumCalibrate+0x2d0>)
 8001aa0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001aa2:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8001aa6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001aa8:	009b      	lsls	r3, r3, #2
 8001aaa:	697a      	ldr	r2, [r7, #20]
 8001aac:	4413      	add	r3, r2
 8001aae:	681a      	ldr	r2, [r3, #0]
 8001ab0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001ab2:	005b      	lsls	r3, r3, #1
 8001ab4:	4413      	add	r3, r2
 8001ab6:	b28a      	uxth	r2, r1
 8001ab8:	801a      	strh	r2, [r3, #0]
		for (int j = 0; j < NUM_DRUMS; j++) {
 8001aba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001abc:	3301      	adds	r3, #1
 8001abe:	63bb      	str	r3, [r7, #56]	; 0x38
 8001ac0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001ac2:	2b03      	cmp	r3, #3
 8001ac4:	ddeb      	ble.n	8001a9e <DrumCalibrate+0x5e>
	for (int i = 0; i < DRUM_CALIBRATION_SAMPLE_NUM; i++) {
 8001ac6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001ac8:	3301      	adds	r3, #1
 8001aca:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001acc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001ace:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 8001ad2:	dbd7      	blt.n	8001a84 <DrumCalibrate+0x44>
		}
	}

	// calculates avg and sd for each drum, tunes threshold
	for (int i = 0; i < NUM_DRUMS; i++) {
 8001ad4:	2300      	movs	r3, #0
 8001ad6:	637b      	str	r3, [r7, #52]	; 0x34
 8001ad8:	e0f2      	b.n	8001cc0 <DrumCalibrate+0x280>
		uint32_t sum = 0;
 8001ada:	2300      	movs	r3, #0
 8001adc:	633b      	str	r3, [r7, #48]	; 0x30
		uint32_t max_val = 0;
 8001ade:	2300      	movs	r3, #0
 8001ae0:	62fb      	str	r3, [r7, #44]	; 0x2c
		for (int j = 0; j < DRUM_CALIBRATION_SAMPLE_NUM; j++) {
 8001ae2:	2300      	movs	r3, #0
 8001ae4:	62bb      	str	r3, [r7, #40]	; 0x28
 8001ae6:	e026      	b.n	8001b36 <DrumCalibrate+0xf6>
			sum += values[i][j];
 8001ae8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001aea:	009b      	lsls	r3, r3, #2
 8001aec:	697a      	ldr	r2, [r7, #20]
 8001aee:	4413      	add	r3, r2
 8001af0:	681a      	ldr	r2, [r3, #0]
 8001af2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001af4:	005b      	lsls	r3, r3, #1
 8001af6:	4413      	add	r3, r2
 8001af8:	881b      	ldrh	r3, [r3, #0]
 8001afa:	461a      	mov	r2, r3
 8001afc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001afe:	4413      	add	r3, r2
 8001b00:	633b      	str	r3, [r7, #48]	; 0x30
			if (values[i][j] > max_val)
 8001b02:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001b04:	009b      	lsls	r3, r3, #2
 8001b06:	697a      	ldr	r2, [r7, #20]
 8001b08:	4413      	add	r3, r2
 8001b0a:	681a      	ldr	r2, [r3, #0]
 8001b0c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001b0e:	005b      	lsls	r3, r3, #1
 8001b10:	4413      	add	r3, r2
 8001b12:	881b      	ldrh	r3, [r3, #0]
 8001b14:	461a      	mov	r2, r3
 8001b16:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001b18:	4293      	cmp	r3, r2
 8001b1a:	d209      	bcs.n	8001b30 <DrumCalibrate+0xf0>
				max_val = values[i][j];
 8001b1c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001b1e:	009b      	lsls	r3, r3, #2
 8001b20:	697a      	ldr	r2, [r7, #20]
 8001b22:	4413      	add	r3, r2
 8001b24:	681a      	ldr	r2, [r3, #0]
 8001b26:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001b28:	005b      	lsls	r3, r3, #1
 8001b2a:	4413      	add	r3, r2
 8001b2c:	881b      	ldrh	r3, [r3, #0]
 8001b2e:	62fb      	str	r3, [r7, #44]	; 0x2c
		for (int j = 0; j < DRUM_CALIBRATION_SAMPLE_NUM; j++) {
 8001b30:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001b32:	3301      	adds	r3, #1
 8001b34:	62bb      	str	r3, [r7, #40]	; 0x28
 8001b36:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001b38:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 8001b3c:	dbd4      	blt.n	8001ae8 <DrumCalibrate+0xa8>
		}
		double avg = (double) sum / DRUM_CALIBRATION_SAMPLE_NUM;
 8001b3e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8001b40:	f7fe fcbc 	bl	80004bc <__aeabi_ui2d>
 8001b44:	a36e      	add	r3, pc, #440	; (adr r3, 8001d00 <DrumCalibrate+0x2c0>)
 8001b46:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b4a:	f7fe fe5b 	bl	8000804 <__aeabi_ddiv>
 8001b4e:	4602      	mov	r2, r0
 8001b50:	460b      	mov	r3, r1
 8001b52:	e9c7 2302 	strd	r2, r3, [r7, #8]
		double sqerr = 0;
 8001b56:	f04f 0200 	mov.w	r2, #0
 8001b5a:	f04f 0300 	mov.w	r3, #0
 8001b5e:	e9c7 2308 	strd	r2, r3, [r7, #32]
		for (int j = 0; j < DRUM_CALIBRATION_SAMPLE_NUM; j++) {
 8001b62:	2300      	movs	r3, #0
 8001b64:	61fb      	str	r3, [r7, #28]
 8001b66:	e036      	b.n	8001bd6 <DrumCalibrate+0x196>
			sqerr += (values[i][j] - avg) * (values[i][j] - avg);
 8001b68:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001b6a:	009b      	lsls	r3, r3, #2
 8001b6c:	697a      	ldr	r2, [r7, #20]
 8001b6e:	4413      	add	r3, r2
 8001b70:	681a      	ldr	r2, [r3, #0]
 8001b72:	69fb      	ldr	r3, [r7, #28]
 8001b74:	005b      	lsls	r3, r3, #1
 8001b76:	4413      	add	r3, r2
 8001b78:	881b      	ldrh	r3, [r3, #0]
 8001b7a:	4618      	mov	r0, r3
 8001b7c:	f7fe fcae 	bl	80004dc <__aeabi_i2d>
 8001b80:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001b84:	f7fe fb5c 	bl	8000240 <__aeabi_dsub>
 8001b88:	4602      	mov	r2, r0
 8001b8a:	460b      	mov	r3, r1
 8001b8c:	4614      	mov	r4, r2
 8001b8e:	461d      	mov	r5, r3
 8001b90:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001b92:	009b      	lsls	r3, r3, #2
 8001b94:	697a      	ldr	r2, [r7, #20]
 8001b96:	4413      	add	r3, r2
 8001b98:	681a      	ldr	r2, [r3, #0]
 8001b9a:	69fb      	ldr	r3, [r7, #28]
 8001b9c:	005b      	lsls	r3, r3, #1
 8001b9e:	4413      	add	r3, r2
 8001ba0:	881b      	ldrh	r3, [r3, #0]
 8001ba2:	4618      	mov	r0, r3
 8001ba4:	f7fe fc9a 	bl	80004dc <__aeabi_i2d>
 8001ba8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001bac:	f7fe fb48 	bl	8000240 <__aeabi_dsub>
 8001bb0:	4602      	mov	r2, r0
 8001bb2:	460b      	mov	r3, r1
 8001bb4:	4620      	mov	r0, r4
 8001bb6:	4629      	mov	r1, r5
 8001bb8:	f7fe fcfa 	bl	80005b0 <__aeabi_dmul>
 8001bbc:	4602      	mov	r2, r0
 8001bbe:	460b      	mov	r3, r1
 8001bc0:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8001bc4:	f7fe fb3e 	bl	8000244 <__adddf3>
 8001bc8:	4602      	mov	r2, r0
 8001bca:	460b      	mov	r3, r1
 8001bcc:	e9c7 2308 	strd	r2, r3, [r7, #32]
		for (int j = 0; j < DRUM_CALIBRATION_SAMPLE_NUM; j++) {
 8001bd0:	69fb      	ldr	r3, [r7, #28]
 8001bd2:	3301      	adds	r3, #1
 8001bd4:	61fb      	str	r3, [r7, #28]
 8001bd6:	69fb      	ldr	r3, [r7, #28]
 8001bd8:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 8001bdc:	dbc4      	blt.n	8001b68 <DrumCalibrate+0x128>
		}
		double sd = sqrt(sqerr / (DRUM_CALIBRATION_SAMPLE_NUM - 1));
 8001bde:	a34a      	add	r3, pc, #296	; (adr r3, 8001d08 <DrumCalibrate+0x2c8>)
 8001be0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001be4:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8001be8:	f7fe fe0c 	bl	8000804 <__aeabi_ddiv>
 8001bec:	4602      	mov	r2, r0
 8001bee:	460b      	mov	r3, r1
 8001bf0:	4610      	mov	r0, r2
 8001bf2:	4619      	mov	r1, r3
 8001bf4:	f013 f892 	bl	8014d1c <sqrt>
 8001bf8:	e9c7 0100 	strd	r0, r1, [r7]

		drums[i].sensor_avg = avg;
 8001bfc:	4945      	ldr	r1, [pc, #276]	; (8001d14 <DrumCalibrate+0x2d4>)
 8001bfe:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001c00:	4613      	mov	r3, r2
 8001c02:	005b      	lsls	r3, r3, #1
 8001c04:	4413      	add	r3, r2
 8001c06:	011b      	lsls	r3, r3, #4
 8001c08:	440b      	add	r3, r1
 8001c0a:	f103 0118 	add.w	r1, r3, #24
 8001c0e:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001c12:	e9c1 2300 	strd	r2, r3, [r1]
		drums[i].sensor_max = max_val;
 8001c16:	493f      	ldr	r1, [pc, #252]	; (8001d14 <DrumCalibrate+0x2d4>)
 8001c18:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001c1a:	4613      	mov	r3, r2
 8001c1c:	005b      	lsls	r3, r3, #1
 8001c1e:	4413      	add	r3, r2
 8001c20:	011b      	lsls	r3, r3, #4
 8001c22:	440b      	add	r3, r1
 8001c24:	3314      	adds	r3, #20
 8001c26:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001c28:	601a      	str	r2, [r3, #0]
		drums[i].sensor_sd = sd;
 8001c2a:	493a      	ldr	r1, [pc, #232]	; (8001d14 <DrumCalibrate+0x2d4>)
 8001c2c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001c2e:	4613      	mov	r3, r2
 8001c30:	005b      	lsls	r3, r3, #1
 8001c32:	4413      	add	r3, r2
 8001c34:	011b      	lsls	r3, r3, #4
 8001c36:	440b      	add	r3, r1
 8001c38:	f103 0120 	add.w	r1, r3, #32
 8001c3c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001c40:	e9c1 2300 	strd	r2, r3, [r1]
		drums[i].sensor_thresh = fmin(avg + 7 * sd, max_val + 5 * sd);
 8001c44:	f04f 0200 	mov.w	r2, #0
 8001c48:	4b33      	ldr	r3, [pc, #204]	; (8001d18 <DrumCalibrate+0x2d8>)
 8001c4a:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001c4e:	f7fe fcaf 	bl	80005b0 <__aeabi_dmul>
 8001c52:	4602      	mov	r2, r0
 8001c54:	460b      	mov	r3, r1
 8001c56:	4610      	mov	r0, r2
 8001c58:	4619      	mov	r1, r3
 8001c5a:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001c5e:	f7fe faf1 	bl	8000244 <__adddf3>
 8001c62:	4602      	mov	r2, r0
 8001c64:	460b      	mov	r3, r1
 8001c66:	4690      	mov	r8, r2
 8001c68:	4699      	mov	r9, r3
 8001c6a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8001c6c:	f7fe fc26 	bl	80004bc <__aeabi_ui2d>
 8001c70:	4604      	mov	r4, r0
 8001c72:	460d      	mov	r5, r1
 8001c74:	f04f 0200 	mov.w	r2, #0
 8001c78:	4b28      	ldr	r3, [pc, #160]	; (8001d1c <DrumCalibrate+0x2dc>)
 8001c7a:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001c7e:	f7fe fc97 	bl	80005b0 <__aeabi_dmul>
 8001c82:	4602      	mov	r2, r0
 8001c84:	460b      	mov	r3, r1
 8001c86:	4620      	mov	r0, r4
 8001c88:	4629      	mov	r1, r5
 8001c8a:	f7fe fadb 	bl	8000244 <__adddf3>
 8001c8e:	4602      	mov	r2, r0
 8001c90:	460b      	mov	r3, r1
 8001c92:	4640      	mov	r0, r8
 8001c94:	4649      	mov	r1, r9
 8001c96:	f012 ffff 	bl	8014c98 <fmin>
 8001c9a:	4602      	mov	r2, r0
 8001c9c:	460b      	mov	r3, r1
 8001c9e:	4610      	mov	r0, r2
 8001ca0:	4619      	mov	r1, r3
 8001ca2:	f7fe ff5d 	bl	8000b60 <__aeabi_d2uiz>
 8001ca6:	4601      	mov	r1, r0
 8001ca8:	481a      	ldr	r0, [pc, #104]	; (8001d14 <DrumCalibrate+0x2d4>)
 8001caa:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001cac:	4613      	mov	r3, r2
 8001cae:	005b      	lsls	r3, r3, #1
 8001cb0:	4413      	add	r3, r2
 8001cb2:	011b      	lsls	r3, r3, #4
 8001cb4:	4403      	add	r3, r0
 8001cb6:	3328      	adds	r3, #40	; 0x28
 8001cb8:	6019      	str	r1, [r3, #0]
	for (int i = 0; i < NUM_DRUMS; i++) {
 8001cba:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001cbc:	3301      	adds	r3, #1
 8001cbe:	637b      	str	r3, [r7, #52]	; 0x34
 8001cc0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001cc2:	2b03      	cmp	r3, #3
 8001cc4:	f77f af09 	ble.w	8001ada <DrumCalibrate+0x9a>

	}

	for (int i = 0; i < NUM_DRUMS; ++i) {
 8001cc8:	2300      	movs	r3, #0
 8001cca:	61bb      	str	r3, [r7, #24]
 8001ccc:	e00a      	b.n	8001ce4 <DrumCalibrate+0x2a4>
		free(values[i]);
 8001cce:	69bb      	ldr	r3, [r7, #24]
 8001cd0:	009b      	lsls	r3, r3, #2
 8001cd2:	697a      	ldr	r2, [r7, #20]
 8001cd4:	4413      	add	r3, r2
 8001cd6:	681b      	ldr	r3, [r3, #0]
 8001cd8:	4618      	mov	r0, r3
 8001cda:	f010 f8e1 	bl	8011ea0 <free>
	for (int i = 0; i < NUM_DRUMS; ++i) {
 8001cde:	69bb      	ldr	r3, [r7, #24]
 8001ce0:	3301      	adds	r3, #1
 8001ce2:	61bb      	str	r3, [r7, #24]
 8001ce4:	69bb      	ldr	r3, [r7, #24]
 8001ce6:	2b03      	cmp	r3, #3
 8001ce8:	ddf1      	ble.n	8001cce <DrumCalibrate+0x28e>
	}
	free(values);
 8001cea:	6978      	ldr	r0, [r7, #20]
 8001cec:	f010 f8d8 	bl	8011ea0 <free>

}
 8001cf0:	bf00      	nop
 8001cf2:	3748      	adds	r7, #72	; 0x48
 8001cf4:	46bd      	mov	sp, r7
 8001cf6:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8001cfa:	bf00      	nop
 8001cfc:	f3af 8000 	nop.w
 8001d00:	00000000 	.word	0x00000000
 8001d04:	4072c000 	.word	0x4072c000
 8001d08:	00000000 	.word	0x00000000
 8001d0c:	4072b000 	.word	0x4072b000
 8001d10:	200009f0 	.word	0x200009f0
 8001d14:	20000a00 	.word	0x20000a00
 8001d18:	401c0000 	.word	0x401c0000
 8001d1c:	40140000 	.word	0x40140000

08001d20 <DrumUpdate>:

void DrumUpdate(uint16_t activations) { // actiavtions: bitwise representation
 8001d20:	b580      	push	{r7, lr}
 8001d22:	b088      	sub	sp, #32
 8001d24:	af02      	add	r7, sp, #8
 8001d26:	4603      	mov	r3, r0
 8001d28:	80fb      	strh	r3, [r7, #6]
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001d2a:	b672      	cpsid	i
}
 8001d2c:	bf00      	nop

	__disable_irq();

	uint8_t temp = 0;
 8001d2e:	2300      	movs	r3, #0
 8001d30:	72fb      	strb	r3, [r7, #11]
	int ret = HAL_I2C_Master_Transmit(&hi2c1, 0x48<<1, &temp, 1, HAL_MAX_DELAY);
 8001d32:	f107 020b 	add.w	r2, r7, #11
 8001d36:	f04f 33ff 	mov.w	r3, #4294967295
 8001d3a:	9300      	str	r3, [sp, #0]
 8001d3c:	2301      	movs	r3, #1
 8001d3e:	2190      	movs	r1, #144	; 0x90
 8001d40:	4830      	ldr	r0, [pc, #192]	; (8001e04 <DrumUpdate+0xe4>)
 8001d42:	f003 fbf7 	bl	8005534 <HAL_I2C_Master_Transmit>
 8001d46:	4603      	mov	r3, r0
 8001d48:	60fb      	str	r3, [r7, #12]
	drum_sensor_values[0] = HAL_GetTick();
 8001d4a:	f001 fe8f 	bl	8003a6c <HAL_GetTick>
 8001d4e:	4603      	mov	r3, r0
 8001d50:	4a2d      	ldr	r2, [pc, #180]	; (8001e08 <DrumUpdate+0xe8>)
 8001d52:	6013      	str	r3, [r2, #0]
//	if ( ret == HAL_OK ) {
//		HAL_I2C_Master_Receive_DMA(&hi2c1, 0x48<<1, (uint8_t *) drum_i2c_buff, 8);
//	}


	int i = 0;
 8001d54:	2300      	movs	r3, #0
 8001d56:	617b      	str	r3, [r7, #20]
	DrumStruct* drum = drums;
 8001d58:	4b2c      	ldr	r3, [pc, #176]	; (8001e0c <DrumUpdate+0xec>)
 8001d5a:	613b      	str	r3, [r7, #16]
	for (; i < 4; i++, drum++) {
 8001d5c:	e048      	b.n	8001df0 <DrumUpdate+0xd0>
		if (*(drum->sensor_value_pt) > drum->sensor_thresh || ((activations >> i) & 1)) {
 8001d5e:	693b      	ldr	r3, [r7, #16]
 8001d60:	691b      	ldr	r3, [r3, #16]
 8001d62:	681a      	ldr	r2, [r3, #0]
 8001d64:	693b      	ldr	r3, [r7, #16]
 8001d66:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001d68:	429a      	cmp	r2, r3
 8001d6a:	d807      	bhi.n	8001d7c <DrumUpdate+0x5c>
 8001d6c:	88fa      	ldrh	r2, [r7, #6]
 8001d6e:	697b      	ldr	r3, [r7, #20]
 8001d70:	fa42 f303 	asr.w	r3, r2, r3
 8001d74:	f003 0301 	and.w	r3, r3, #1
 8001d78:	2b00      	cmp	r3, #0
 8001d7a:	d011      	beq.n	8001da0 <DrumUpdate+0x80>
			if (drum->state == DRUM_IDLE) {
 8001d7c:	693b      	ldr	r3, [r7, #16]
 8001d7e:	7a1b      	ldrb	r3, [r3, #8]
 8001d80:	2b00      	cmp	r3, #0
 8001d82:	d104      	bne.n	8001d8e <DrumUpdate+0x6e>
				AddDrum(drum->sound); // play the sound
 8001d84:	693b      	ldr	r3, [r7, #16]
 8001d86:	785b      	ldrb	r3, [r3, #1]
 8001d88:	4618      	mov	r0, r3
 8001d8a:	f7ff f967 	bl	800105c <AddDrum>
			}
			drum->state = DRUM_HIT;
 8001d8e:	693b      	ldr	r3, [r7, #16]
 8001d90:	2201      	movs	r2, #1
 8001d92:	721a      	strb	r2, [r3, #8]
			drum->last_tick = HAL_GetTick();
 8001d94:	f001 fe6a 	bl	8003a6c <HAL_GetTick>
 8001d98:	4602      	mov	r2, r0
 8001d9a:	693b      	ldr	r3, [r7, #16]
 8001d9c:	60da      	str	r2, [r3, #12]
 8001d9e:	e011      	b.n	8001dc4 <DrumUpdate+0xa4>
		} else {
			if (drum->state != DRUM_IDLE) {
 8001da0:	693b      	ldr	r3, [r7, #16]
 8001da2:	7a1b      	ldrb	r3, [r3, #8]
 8001da4:	2b00      	cmp	r3, #0
 8001da6:	d00d      	beq.n	8001dc4 <DrumUpdate+0xa4>
				drum->state = DRUM_COOLDOWN;
 8001da8:	693b      	ldr	r3, [r7, #16]
 8001daa:	2202      	movs	r2, #2
 8001dac:	721a      	strb	r2, [r3, #8]
				if (/* drum->state == DRUM_COOLDOWN
					&& */HAL_GetTick() - drum->last_tick > DRUM_COOLDOWN_LENGTH) {
 8001dae:	f001 fe5d 	bl	8003a6c <HAL_GetTick>
 8001db2:	4602      	mov	r2, r0
 8001db4:	693b      	ldr	r3, [r7, #16]
 8001db6:	68db      	ldr	r3, [r3, #12]
 8001db8:	1ad3      	subs	r3, r2, r3
				if (/* drum->state == DRUM_COOLDOWN
 8001dba:	2b14      	cmp	r3, #20
 8001dbc:	d902      	bls.n	8001dc4 <DrumUpdate+0xa4>
					drum->state = DRUM_IDLE;
 8001dbe:	693b      	ldr	r3, [r7, #16]
 8001dc0:	2200      	movs	r2, #0
 8001dc2:	721a      	strb	r2, [r3, #8]
				}
			}
		}

		if (*(drum->sensor_value_pt) > drum_max_val[i]) {
 8001dc4:	693b      	ldr	r3, [r7, #16]
 8001dc6:	691b      	ldr	r3, [r3, #16]
 8001dc8:	681a      	ldr	r2, [r3, #0]
 8001dca:	4911      	ldr	r1, [pc, #68]	; (8001e10 <DrumUpdate+0xf0>)
 8001dcc:	697b      	ldr	r3, [r7, #20]
 8001dce:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8001dd2:	429a      	cmp	r2, r3
 8001dd4:	d906      	bls.n	8001de4 <DrumUpdate+0xc4>
			drum_max_val[i] = *(drum->sensor_value_pt);
 8001dd6:	693b      	ldr	r3, [r7, #16]
 8001dd8:	691b      	ldr	r3, [r3, #16]
 8001dda:	681a      	ldr	r2, [r3, #0]
 8001ddc:	490c      	ldr	r1, [pc, #48]	; (8001e10 <DrumUpdate+0xf0>)
 8001dde:	697b      	ldr	r3, [r7, #20]
 8001de0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	for (; i < 4; i++, drum++) {
 8001de4:	697b      	ldr	r3, [r7, #20]
 8001de6:	3301      	adds	r3, #1
 8001de8:	617b      	str	r3, [r7, #20]
 8001dea:	693b      	ldr	r3, [r7, #16]
 8001dec:	3330      	adds	r3, #48	; 0x30
 8001dee:	613b      	str	r3, [r7, #16]
 8001df0:	697b      	ldr	r3, [r7, #20]
 8001df2:	2b03      	cmp	r3, #3
 8001df4:	ddb3      	ble.n	8001d5e <DrumUpdate+0x3e>
  __ASM volatile ("cpsie i" : : : "memory");
 8001df6:	b662      	cpsie	i
}
 8001df8:	bf00      	nop
		}
	}

	__enable_irq();
}
 8001dfa:	bf00      	nop
 8001dfc:	3718      	adds	r7, #24
 8001dfe:	46bd      	mov	sp, r7
 8001e00:	bd80      	pop	{r7, pc}
 8001e02:	bf00      	nop
 8001e04:	20000c44 	.word	0x20000c44
 8001e08:	200009f0 	.word	0x200009f0
 8001e0c:	20000a00 	.word	0x20000a00
 8001e10:	20000ac4 	.word	0x20000ac4

08001e14 <LCD_DrumCalibration>:

uint16_t drum_calibrate_number = 0;
uint32_t drum_max_val_reset_ticks = 0;
void LCD_DrumCalibration(int* r) {
 8001e14:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001e16:	b08d      	sub	sp, #52	; 0x34
 8001e18:	af06      	add	r7, sp, #24
 8001e1a:	6078      	str	r0, [r7, #4]
	if (HAL_GetTick() - drum_max_val_reset_ticks > 1500) {
 8001e1c:	f001 fe26 	bl	8003a6c <HAL_GetTick>
 8001e20:	4602      	mov	r2, r0
 8001e22:	4b50      	ldr	r3, [pc, #320]	; (8001f64 <LCD_DrumCalibration+0x150>)
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	1ad3      	subs	r3, r2, r3
 8001e28:	f240 52dc 	movw	r2, #1500	; 0x5dc
 8001e2c:	4293      	cmp	r3, r2
 8001e2e:	d912      	bls.n	8001e56 <LCD_DrumCalibration+0x42>
		for (int i = 0; i < NUM_DRUMS; i++) drum_max_val[i] = 0;
 8001e30:	2300      	movs	r3, #0
 8001e32:	617b      	str	r3, [r7, #20]
 8001e34:	e007      	b.n	8001e46 <LCD_DrumCalibration+0x32>
 8001e36:	4a4c      	ldr	r2, [pc, #304]	; (8001f68 <LCD_DrumCalibration+0x154>)
 8001e38:	697b      	ldr	r3, [r7, #20]
 8001e3a:	2100      	movs	r1, #0
 8001e3c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 8001e40:	697b      	ldr	r3, [r7, #20]
 8001e42:	3301      	adds	r3, #1
 8001e44:	617b      	str	r3, [r7, #20]
 8001e46:	697b      	ldr	r3, [r7, #20]
 8001e48:	2b03      	cmp	r3, #3
 8001e4a:	ddf4      	ble.n	8001e36 <LCD_DrumCalibration+0x22>
		drum_max_val_reset_ticks = HAL_GetTick();
 8001e4c:	f001 fe0e 	bl	8003a6c <HAL_GetTick>
 8001e50:	4603      	mov	r3, r0
 8001e52:	4a44      	ldr	r2, [pc, #272]	; (8001f64 <LCD_DrumCalibration+0x150>)
 8001e54:	6013      	str	r3, [r2, #0]
	}

	LCD_Print(0, (*r)++, "cal: %2d | adc | hits | max", drum_calibrate_number);
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	1c59      	adds	r1, r3, #1
 8001e5c:	687a      	ldr	r2, [r7, #4]
 8001e5e:	6011      	str	r1, [r2, #0]
 8001e60:	b299      	uxth	r1, r3
 8001e62:	4b42      	ldr	r3, [pc, #264]	; (8001f6c <LCD_DrumCalibration+0x158>)
 8001e64:	881b      	ldrh	r3, [r3, #0]
 8001e66:	4a42      	ldr	r2, [pc, #264]	; (8001f70 <LCD_DrumCalibration+0x15c>)
 8001e68:	2000      	movs	r0, #0
 8001e6a:	f000 fcc3 	bl	80027f4 <LCD_Print>
	for (int i = 0; i < 4; i++) {
 8001e6e:	2300      	movs	r3, #0
 8001e70:	613b      	str	r3, [r7, #16]
 8001e72:	e022      	b.n	8001eba <LCD_DrumCalibration+0xa6>
		LCD_Print(0, (*r)++, "Drum %d: %4ld | %4d | %4d", i,
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	1c59      	adds	r1, r3, #1
 8001e7a:	687a      	ldr	r2, [r7, #4]
 8001e7c:	6011      	str	r1, [r2, #0]
 8001e7e:	b298      	uxth	r0, r3
 8001e80:	4a3c      	ldr	r2, [pc, #240]	; (8001f74 <LCD_DrumCalibration+0x160>)
 8001e82:	693b      	ldr	r3, [r7, #16]
 8001e84:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8001e88:	4c3b      	ldr	r4, [pc, #236]	; (8001f78 <LCD_DrumCalibration+0x164>)
 8001e8a:	693a      	ldr	r2, [r7, #16]
 8001e8c:	4613      	mov	r3, r2
 8001e8e:	005b      	lsls	r3, r3, #1
 8001e90:	4413      	add	r3, r2
 8001e92:	011b      	lsls	r3, r3, #4
 8001e94:	4423      	add	r3, r4
 8001e96:	3304      	adds	r3, #4
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	4c33      	ldr	r4, [pc, #204]	; (8001f68 <LCD_DrumCalibration+0x154>)
 8001e9c:	693a      	ldr	r2, [r7, #16]
 8001e9e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8001ea2:	9202      	str	r2, [sp, #8]
 8001ea4:	9301      	str	r3, [sp, #4]
 8001ea6:	9100      	str	r1, [sp, #0]
 8001ea8:	693b      	ldr	r3, [r7, #16]
 8001eaa:	4a34      	ldr	r2, [pc, #208]	; (8001f7c <LCD_DrumCalibration+0x168>)
 8001eac:	4601      	mov	r1, r0
 8001eae:	2000      	movs	r0, #0
 8001eb0:	f000 fca0 	bl	80027f4 <LCD_Print>
	for (int i = 0; i < 4; i++) {
 8001eb4:	693b      	ldr	r3, [r7, #16]
 8001eb6:	3301      	adds	r3, #1
 8001eb8:	613b      	str	r3, [r7, #16]
 8001eba:	693b      	ldr	r3, [r7, #16]
 8001ebc:	2b03      	cmp	r3, #3
 8001ebe:	ddd9      	ble.n	8001e74 <LCD_DrumCalibration+0x60>
				drum_sensor_values[i], drums[i].hit_count, drum_max_val[i]);
	}

	LCD_Print(0, (*r)++, "trsh | st. | avg | sd ");
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	1c59      	adds	r1, r3, #1
 8001ec6:	687a      	ldr	r2, [r7, #4]
 8001ec8:	6011      	str	r1, [r2, #0]
 8001eca:	b29b      	uxth	r3, r3
 8001ecc:	4a2c      	ldr	r2, [pc, #176]	; (8001f80 <LCD_DrumCalibration+0x16c>)
 8001ece:	4619      	mov	r1, r3
 8001ed0:	2000      	movs	r0, #0
 8001ed2:	f000 fc8f 	bl	80027f4 <LCD_Print>
	for (int i = 0; i < 4; i++) {
 8001ed6:	2300      	movs	r3, #0
 8001ed8:	60fb      	str	r3, [r7, #12]
 8001eda:	e03b      	b.n	8001f54 <LCD_DrumCalibration+0x140>
		LCD_Print(0, (*r)++, "%4d | %3d | %4.0f | %2.2f",
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	681b      	ldr	r3, [r3, #0]
 8001ee0:	1c59      	adds	r1, r3, #1
 8001ee2:	687a      	ldr	r2, [r7, #4]
 8001ee4:	6011      	str	r1, [r2, #0]
 8001ee6:	b29c      	uxth	r4, r3
 8001ee8:	4923      	ldr	r1, [pc, #140]	; (8001f78 <LCD_DrumCalibration+0x164>)
 8001eea:	68fa      	ldr	r2, [r7, #12]
 8001eec:	4613      	mov	r3, r2
 8001eee:	005b      	lsls	r3, r3, #1
 8001ef0:	4413      	add	r3, r2
 8001ef2:	011b      	lsls	r3, r3, #4
 8001ef4:	440b      	add	r3, r1
 8001ef6:	3328      	adds	r3, #40	; 0x28
 8001ef8:	681d      	ldr	r5, [r3, #0]
				drums[i].sensor_thresh, drums[i].state, drums[i].sensor_avg, drums[i].sensor_sd);
 8001efa:	491f      	ldr	r1, [pc, #124]	; (8001f78 <LCD_DrumCalibration+0x164>)
 8001efc:	68fa      	ldr	r2, [r7, #12]
 8001efe:	4613      	mov	r3, r2
 8001f00:	005b      	lsls	r3, r3, #1
 8001f02:	4413      	add	r3, r2
 8001f04:	011b      	lsls	r3, r3, #4
 8001f06:	440b      	add	r3, r1
 8001f08:	3308      	adds	r3, #8
 8001f0a:	781b      	ldrb	r3, [r3, #0]
		LCD_Print(0, (*r)++, "%4d | %3d | %4.0f | %2.2f",
 8001f0c:	603b      	str	r3, [r7, #0]
 8001f0e:	491a      	ldr	r1, [pc, #104]	; (8001f78 <LCD_DrumCalibration+0x164>)
 8001f10:	68fa      	ldr	r2, [r7, #12]
 8001f12:	4613      	mov	r3, r2
 8001f14:	005b      	lsls	r3, r3, #1
 8001f16:	4413      	add	r3, r2
 8001f18:	011b      	lsls	r3, r3, #4
 8001f1a:	440b      	add	r3, r1
 8001f1c:	3318      	adds	r3, #24
 8001f1e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001f22:	4e15      	ldr	r6, [pc, #84]	; (8001f78 <LCD_DrumCalibration+0x164>)
 8001f24:	68fa      	ldr	r2, [r7, #12]
 8001f26:	4613      	mov	r3, r2
 8001f28:	005b      	lsls	r3, r3, #1
 8001f2a:	4413      	add	r3, r2
 8001f2c:	011b      	lsls	r3, r3, #4
 8001f2e:	4433      	add	r3, r6
 8001f30:	3320      	adds	r3, #32
 8001f32:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f36:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8001f3a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8001f3e:	683b      	ldr	r3, [r7, #0]
 8001f40:	9300      	str	r3, [sp, #0]
 8001f42:	462b      	mov	r3, r5
 8001f44:	4a0f      	ldr	r2, [pc, #60]	; (8001f84 <LCD_DrumCalibration+0x170>)
 8001f46:	4621      	mov	r1, r4
 8001f48:	2000      	movs	r0, #0
 8001f4a:	f000 fc53 	bl	80027f4 <LCD_Print>
	for (int i = 0; i < 4; i++) {
 8001f4e:	68fb      	ldr	r3, [r7, #12]
 8001f50:	3301      	adds	r3, #1
 8001f52:	60fb      	str	r3, [r7, #12]
 8001f54:	68fb      	ldr	r3, [r7, #12]
 8001f56:	2b03      	cmp	r3, #3
 8001f58:	ddc0      	ble.n	8001edc <LCD_DrumCalibration+0xc8>
	}

//	LCD_Print(0, (*r)++, "%3d", drums[0].state);

}
 8001f5a:	bf00      	nop
 8001f5c:	bf00      	nop
 8001f5e:	371c      	adds	r7, #28
 8001f60:	46bd      	mov	sp, r7
 8001f62:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001f64:	20000ad8 	.word	0x20000ad8
 8001f68:	20000ac4 	.word	0x20000ac4
 8001f6c:	20000ad4 	.word	0x20000ad4
 8001f70:	08014f48 	.word	0x08014f48
 8001f74:	200009f0 	.word	0x200009f0
 8001f78:	20000a00 	.word	0x20000a00
 8001f7c:	08014f64 	.word	0x08014f64
 8001f80:	08014f80 	.word	0x08014f80
 8001f84:	08014f98 	.word	0x08014f98

08001f88 <ButtonPad_DrumCalibration>:

void ButtonPad_DrumCalibration(int keyPressed) {
 8001f88:	b580      	push	{r7, lr}
 8001f8a:	b082      	sub	sp, #8
 8001f8c:	af00      	add	r7, sp, #0
 8001f8e:	6078      	str	r0, [r7, #4]
	switch (keyPressed) {
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	3b01      	subs	r3, #1
 8001f94:	2b07      	cmp	r3, #7
 8001f96:	d866      	bhi.n	8002066 <ButtonPad_DrumCalibration+0xde>
 8001f98:	a201      	add	r2, pc, #4	; (adr r2, 8001fa0 <ButtonPad_DrumCalibration+0x18>)
 8001f9a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001f9e:	bf00      	nop
 8001fa0:	08001fc1 	.word	0x08001fc1
 8001fa4:	08001fc9 	.word	0x08001fc9
 8001fa8:	08001fd1 	.word	0x08001fd1
 8001fac:	08001fd9 	.word	0x08001fd9
 8001fb0:	08001fe1 	.word	0x08001fe1
 8001fb4:	08002013 	.word	0x08002013
 8001fb8:	08002045 	.word	0x08002045
 8001fbc:	08002061 	.word	0x08002061
		case 1: AddDrum(DRUM_DON); break;
 8001fc0:	2000      	movs	r0, #0
 8001fc2:	f7ff f84b 	bl	800105c <AddDrum>
 8001fc6:	e04e      	b.n	8002066 <ButtonPad_DrumCalibration+0xde>
		case 2: AddDrum(DRUM_KA); break;
 8001fc8:	2001      	movs	r0, #1
 8001fca:	f7ff f847 	bl	800105c <AddDrum>
 8001fce:	e04a      	b.n	8002066 <ButtonPad_DrumCalibration+0xde>
		case 3: DrumUpdate(1); break;
 8001fd0:	2001      	movs	r0, #1
 8001fd2:	f7ff fea5 	bl	8001d20 <DrumUpdate>
 8001fd6:	e046      	b.n	8002066 <ButtonPad_DrumCalibration+0xde>
		case 4: DrumUpdate(2); break;
 8001fd8:	2002      	movs	r0, #2
 8001fda:	f7ff fea1 	bl	8001d20 <DrumUpdate>
 8001fde:	e042      	b.n	8002066 <ButtonPad_DrumCalibration+0xde>
		case 5: drums[drum_calibrate_number].sensor_thresh += 10; break;
 8001fe0:	4b23      	ldr	r3, [pc, #140]	; (8002070 <ButtonPad_DrumCalibration+0xe8>)
 8001fe2:	881b      	ldrh	r3, [r3, #0]
 8001fe4:	4619      	mov	r1, r3
 8001fe6:	4a23      	ldr	r2, [pc, #140]	; (8002074 <ButtonPad_DrumCalibration+0xec>)
 8001fe8:	460b      	mov	r3, r1
 8001fea:	005b      	lsls	r3, r3, #1
 8001fec:	440b      	add	r3, r1
 8001fee:	011b      	lsls	r3, r3, #4
 8001ff0:	4413      	add	r3, r2
 8001ff2:	3328      	adds	r3, #40	; 0x28
 8001ff4:	681b      	ldr	r3, [r3, #0]
 8001ff6:	4a1e      	ldr	r2, [pc, #120]	; (8002070 <ButtonPad_DrumCalibration+0xe8>)
 8001ff8:	8812      	ldrh	r2, [r2, #0]
 8001ffa:	4610      	mov	r0, r2
 8001ffc:	f103 020a 	add.w	r2, r3, #10
 8002000:	491c      	ldr	r1, [pc, #112]	; (8002074 <ButtonPad_DrumCalibration+0xec>)
 8002002:	4603      	mov	r3, r0
 8002004:	005b      	lsls	r3, r3, #1
 8002006:	4403      	add	r3, r0
 8002008:	011b      	lsls	r3, r3, #4
 800200a:	440b      	add	r3, r1
 800200c:	3328      	adds	r3, #40	; 0x28
 800200e:	601a      	str	r2, [r3, #0]
 8002010:	e029      	b.n	8002066 <ButtonPad_DrumCalibration+0xde>
		case 6: drums[drum_calibrate_number].sensor_thresh -= 10; break;
 8002012:	4b17      	ldr	r3, [pc, #92]	; (8002070 <ButtonPad_DrumCalibration+0xe8>)
 8002014:	881b      	ldrh	r3, [r3, #0]
 8002016:	4619      	mov	r1, r3
 8002018:	4a16      	ldr	r2, [pc, #88]	; (8002074 <ButtonPad_DrumCalibration+0xec>)
 800201a:	460b      	mov	r3, r1
 800201c:	005b      	lsls	r3, r3, #1
 800201e:	440b      	add	r3, r1
 8002020:	011b      	lsls	r3, r3, #4
 8002022:	4413      	add	r3, r2
 8002024:	3328      	adds	r3, #40	; 0x28
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	4a11      	ldr	r2, [pc, #68]	; (8002070 <ButtonPad_DrumCalibration+0xe8>)
 800202a:	8812      	ldrh	r2, [r2, #0]
 800202c:	4610      	mov	r0, r2
 800202e:	f1a3 020a 	sub.w	r2, r3, #10
 8002032:	4910      	ldr	r1, [pc, #64]	; (8002074 <ButtonPad_DrumCalibration+0xec>)
 8002034:	4603      	mov	r3, r0
 8002036:	005b      	lsls	r3, r3, #1
 8002038:	4403      	add	r3, r0
 800203a:	011b      	lsls	r3, r3, #4
 800203c:	440b      	add	r3, r1
 800203e:	3328      	adds	r3, #40	; 0x28
 8002040:	601a      	str	r2, [r3, #0]
 8002042:	e010      	b.n	8002066 <ButtonPad_DrumCalibration+0xde>
		case 7: drum_calibrate_number = (drum_calibrate_number + 1) % NUM_DRUMS; break;
 8002044:	4b0a      	ldr	r3, [pc, #40]	; (8002070 <ButtonPad_DrumCalibration+0xe8>)
 8002046:	881b      	ldrh	r3, [r3, #0]
 8002048:	3301      	adds	r3, #1
 800204a:	425a      	negs	r2, r3
 800204c:	f003 0303 	and.w	r3, r3, #3
 8002050:	f002 0203 	and.w	r2, r2, #3
 8002054:	bf58      	it	pl
 8002056:	4253      	negpl	r3, r2
 8002058:	b29a      	uxth	r2, r3
 800205a:	4b05      	ldr	r3, [pc, #20]	; (8002070 <ButtonPad_DrumCalibration+0xe8>)
 800205c:	801a      	strh	r2, [r3, #0]
 800205e:	e002      	b.n	8002066 <ButtonPad_DrumCalibration+0xde>
		case 8: DrumThreshWrite(); break;
 8002060:	f7ff fc3c 	bl	80018dc <DrumThreshWrite>
 8002064:	bf00      	nop
	}
}
 8002066:	bf00      	nop
 8002068:	3708      	adds	r7, #8
 800206a:	46bd      	mov	sp, r7
 800206c:	bd80      	pop	{r7, pc}
 800206e:	bf00      	nop
 8002070:	20000ad4 	.word	0x20000ad4
 8002074:	20000a00 	.word	0x20000a00

08002078 <ILI9341_Send_Command>:
static void ILI9341_Send_Command(unsigned char command);
static void ILI9341_Send_Burst(unsigned short color, unsigned long len);
static void ILI9341_Draw_Char(int x, int y, unsigned int color, unsigned int phone, unsigned char charcode, unsigned char size);


static inline void ILI9341_Send_Command(unsigned char command) {
 8002078:	b580      	push	{r7, lr}
 800207a:	b082      	sub	sp, #8
 800207c:	af00      	add	r7, sp, #0
 800207e:	4603      	mov	r3, r0
 8002080:	71fb      	strb	r3, [r7, #7]
	CS_ON;
 8002082:	2200      	movs	r2, #0
 8002084:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002088:	4808      	ldr	r0, [pc, #32]	; (80020ac <ILI9341_Send_Command+0x34>)
 800208a:	f003 f8de 	bl	800524a <HAL_GPIO_WritePin>
	DC_COMMAND;
 800208e:	2200      	movs	r2, #0
 8002090:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002094:	4805      	ldr	r0, [pc, #20]	; (80020ac <ILI9341_Send_Command+0x34>)
 8002096:	f003 f8d8 	bl	800524a <HAL_GPIO_WritePin>
	ILI9341_SPI_Send(command);
 800209a:	79fb      	ldrb	r3, [r7, #7]
 800209c:	4618      	mov	r0, r3
 800209e:	f000 f95d 	bl	800235c <ILI9341_SPI_Send>
}
 80020a2:	bf00      	nop
 80020a4:	3708      	adds	r7, #8
 80020a6:	46bd      	mov	sp, r7
 80020a8:	bd80      	pop	{r7, pc}
 80020aa:	bf00      	nop
 80020ac:	40010c00 	.word	0x40010c00

080020b0 <ILI9341_Send_Data>:

static inline void ILI9341_Send_Data(unsigned char data) {
 80020b0:	b580      	push	{r7, lr}
 80020b2:	b082      	sub	sp, #8
 80020b4:	af00      	add	r7, sp, #0
 80020b6:	4603      	mov	r3, r0
 80020b8:	71fb      	strb	r3, [r7, #7]
	CS_ON;
 80020ba:	2200      	movs	r2, #0
 80020bc:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80020c0:	4808      	ldr	r0, [pc, #32]	; (80020e4 <ILI9341_Send_Data+0x34>)
 80020c2:	f003 f8c2 	bl	800524a <HAL_GPIO_WritePin>
	DC_DATA;
 80020c6:	2201      	movs	r2, #1
 80020c8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80020cc:	4805      	ldr	r0, [pc, #20]	; (80020e4 <ILI9341_Send_Data+0x34>)
 80020ce:	f003 f8bc 	bl	800524a <HAL_GPIO_WritePin>
	ILI9341_SPI_Send(data);
 80020d2:	79fb      	ldrb	r3, [r7, #7]
 80020d4:	4618      	mov	r0, r3
 80020d6:	f000 f941 	bl	800235c <ILI9341_SPI_Send>
}
 80020da:	bf00      	nop
 80020dc:	3708      	adds	r7, #8
 80020de:	46bd      	mov	sp, r7
 80020e0:	bd80      	pop	{r7, pc}
 80020e2:	bf00      	nop
 80020e4:	40010c00 	.word	0x40010c00

080020e8 <ILI9341_Init>:
static unsigned int Y_SIZE = 320;

unsigned char hh;
static SPI_HandleTypeDef lcd_spi;

void ILI9341_Init() {
 80020e8:	b580      	push	{r7, lr}
 80020ea:	af00      	add	r7, sp, #0
	ILI9341_SPI_Init();
 80020ec:	f000 f900 	bl	80022f0 <ILI9341_SPI_Init>

	/* Reset The Screen */
	ILI9341_Reset();
 80020f0:	f000 f958 	bl	80023a4 <ILI9341_Reset>
	ILI9341_Send_Command(0x01);
 80020f4:	2001      	movs	r0, #1
 80020f6:	f7ff ffbf 	bl	8002078 <ILI9341_Send_Command>

	/* Power Control A */
	ILI9341_Send_Command(0xCB);
 80020fa:	20cb      	movs	r0, #203	; 0xcb
 80020fc:	f7ff ffbc 	bl	8002078 <ILI9341_Send_Command>
	ILI9341_Send_Data(0x39);
 8002100:	2039      	movs	r0, #57	; 0x39
 8002102:	f7ff ffd5 	bl	80020b0 <ILI9341_Send_Data>
	ILI9341_Send_Data(0x2C);
 8002106:	202c      	movs	r0, #44	; 0x2c
 8002108:	f7ff ffd2 	bl	80020b0 <ILI9341_Send_Data>
	ILI9341_Send_Data(0x00);
 800210c:	2000      	movs	r0, #0
 800210e:	f7ff ffcf 	bl	80020b0 <ILI9341_Send_Data>
	ILI9341_Send_Data(0x34);
 8002112:	2034      	movs	r0, #52	; 0x34
 8002114:	f7ff ffcc 	bl	80020b0 <ILI9341_Send_Data>
	ILI9341_Send_Data(0x02);
 8002118:	2002      	movs	r0, #2
 800211a:	f7ff ffc9 	bl	80020b0 <ILI9341_Send_Data>

	/* Power Control B */
	ILI9341_Send_Command(0xCF);
 800211e:	20cf      	movs	r0, #207	; 0xcf
 8002120:	f7ff ffaa 	bl	8002078 <ILI9341_Send_Command>
	ILI9341_Send_Data(0x00);
 8002124:	2000      	movs	r0, #0
 8002126:	f7ff ffc3 	bl	80020b0 <ILI9341_Send_Data>
	ILI9341_Send_Data(0xC1);
 800212a:	20c1      	movs	r0, #193	; 0xc1
 800212c:	f7ff ffc0 	bl	80020b0 <ILI9341_Send_Data>
	ILI9341_Send_Data(0x30);
 8002130:	2030      	movs	r0, #48	; 0x30
 8002132:	f7ff ffbd 	bl	80020b0 <ILI9341_Send_Data>

	/* Driver timing control A */
	ILI9341_Send_Command(0xE8);
 8002136:	20e8      	movs	r0, #232	; 0xe8
 8002138:	f7ff ff9e 	bl	8002078 <ILI9341_Send_Command>
	ILI9341_Send_Data(0x85);
 800213c:	2085      	movs	r0, #133	; 0x85
 800213e:	f7ff ffb7 	bl	80020b0 <ILI9341_Send_Data>
	ILI9341_Send_Data(0x00);
 8002142:	2000      	movs	r0, #0
 8002144:	f7ff ffb4 	bl	80020b0 <ILI9341_Send_Data>
	ILI9341_Send_Data(0x78);
 8002148:	2078      	movs	r0, #120	; 0x78
 800214a:	f7ff ffb1 	bl	80020b0 <ILI9341_Send_Data>

	/* Driver timing control B */
	ILI9341_Send_Command(0xEA);
 800214e:	20ea      	movs	r0, #234	; 0xea
 8002150:	f7ff ff92 	bl	8002078 <ILI9341_Send_Command>
	ILI9341_Send_Data(0x00);
 8002154:	2000      	movs	r0, #0
 8002156:	f7ff ffab 	bl	80020b0 <ILI9341_Send_Data>
	ILI9341_Send_Data(0x00);
 800215a:	2000      	movs	r0, #0
 800215c:	f7ff ffa8 	bl	80020b0 <ILI9341_Send_Data>

	/* Power on Sequence control */
	ILI9341_Send_Command(0xED);
 8002160:	20ed      	movs	r0, #237	; 0xed
 8002162:	f7ff ff89 	bl	8002078 <ILI9341_Send_Command>
	ILI9341_Send_Data(0x64);
 8002166:	2064      	movs	r0, #100	; 0x64
 8002168:	f7ff ffa2 	bl	80020b0 <ILI9341_Send_Data>
	ILI9341_Send_Data(0x03);
 800216c:	2003      	movs	r0, #3
 800216e:	f7ff ff9f 	bl	80020b0 <ILI9341_Send_Data>
	ILI9341_Send_Data(0x12);
 8002172:	2012      	movs	r0, #18
 8002174:	f7ff ff9c 	bl	80020b0 <ILI9341_Send_Data>
	ILI9341_Send_Data(0x81);
 8002178:	2081      	movs	r0, #129	; 0x81
 800217a:	f7ff ff99 	bl	80020b0 <ILI9341_Send_Data>

	/* Pump ratio control */
	ILI9341_Send_Command(0xF7);
 800217e:	20f7      	movs	r0, #247	; 0xf7
 8002180:	f7ff ff7a 	bl	8002078 <ILI9341_Send_Command>
	ILI9341_Send_Data(0x20);
 8002184:	2020      	movs	r0, #32
 8002186:	f7ff ff93 	bl	80020b0 <ILI9341_Send_Data>

	/* Power Control 1 */
	ILI9341_Send_Command(0xC0);
 800218a:	20c0      	movs	r0, #192	; 0xc0
 800218c:	f7ff ff74 	bl	8002078 <ILI9341_Send_Command>
	ILI9341_Send_Data(0x10);
 8002190:	2010      	movs	r0, #16
 8002192:	f7ff ff8d 	bl	80020b0 <ILI9341_Send_Data>

	/* Power Control 2 */
	ILI9341_Send_Command(0xC1);
 8002196:	20c1      	movs	r0, #193	; 0xc1
 8002198:	f7ff ff6e 	bl	8002078 <ILI9341_Send_Command>
	ILI9341_Send_Data(0x10);
 800219c:	2010      	movs	r0, #16
 800219e:	f7ff ff87 	bl	80020b0 <ILI9341_Send_Data>

	/* VCOM Control 1 */
	ILI9341_Send_Command(0xC5);
 80021a2:	20c5      	movs	r0, #197	; 0xc5
 80021a4:	f7ff ff68 	bl	8002078 <ILI9341_Send_Command>
	ILI9341_Send_Data(0x3E);
 80021a8:	203e      	movs	r0, #62	; 0x3e
 80021aa:	f7ff ff81 	bl	80020b0 <ILI9341_Send_Data>
	ILI9341_Send_Data(0x28);
 80021ae:	2028      	movs	r0, #40	; 0x28
 80021b0:	f7ff ff7e 	bl	80020b0 <ILI9341_Send_Data>

	/* VCOM Control 2 */
	ILI9341_Send_Command(0xC7);
 80021b4:	20c7      	movs	r0, #199	; 0xc7
 80021b6:	f7ff ff5f 	bl	8002078 <ILI9341_Send_Command>
	ILI9341_Send_Data(0x86);
 80021ba:	2086      	movs	r0, #134	; 0x86
 80021bc:	f7ff ff78 	bl	80020b0 <ILI9341_Send_Data>

	/* VCOM Control 2 */
	ILI9341_Send_Command(0x36);
 80021c0:	2036      	movs	r0, #54	; 0x36
 80021c2:	f7ff ff59 	bl	8002078 <ILI9341_Send_Command>
	ILI9341_Send_Data(0x48);
 80021c6:	2048      	movs	r0, #72	; 0x48
 80021c8:	f7ff ff72 	bl	80020b0 <ILI9341_Send_Data>

	/* Pixel Format Set */
	ILI9341_Send_Command(0x3A);
 80021cc:	203a      	movs	r0, #58	; 0x3a
 80021ce:	f7ff ff53 	bl	8002078 <ILI9341_Send_Command>
	ILI9341_Send_Data(0x55);    //16bit
 80021d2:	2055      	movs	r0, #85	; 0x55
 80021d4:	f7ff ff6c 	bl	80020b0 <ILI9341_Send_Data>

	ILI9341_Send_Command(0xB1);
 80021d8:	20b1      	movs	r0, #177	; 0xb1
 80021da:	f7ff ff4d 	bl	8002078 <ILI9341_Send_Command>
	ILI9341_Send_Data(0x00);
 80021de:	2000      	movs	r0, #0
 80021e0:	f7ff ff66 	bl	80020b0 <ILI9341_Send_Data>
	ILI9341_Send_Data(0x18);
 80021e4:	2018      	movs	r0, #24
 80021e6:	f7ff ff63 	bl	80020b0 <ILI9341_Send_Data>

	/* Display Function Control */
	ILI9341_Send_Command(0xB6);
 80021ea:	20b6      	movs	r0, #182	; 0xb6
 80021ec:	f7ff ff44 	bl	8002078 <ILI9341_Send_Command>
	ILI9341_Send_Data(0x08);
 80021f0:	2008      	movs	r0, #8
 80021f2:	f7ff ff5d 	bl	80020b0 <ILI9341_Send_Data>
	ILI9341_Send_Data(0x82);
 80021f6:	2082      	movs	r0, #130	; 0x82
 80021f8:	f7ff ff5a 	bl	80020b0 <ILI9341_Send_Data>
	ILI9341_Send_Data(0x27);
 80021fc:	2027      	movs	r0, #39	; 0x27
 80021fe:	f7ff ff57 	bl	80020b0 <ILI9341_Send_Data>

	/* 3GAMMA FUNCTION DISABLE */
	ILI9341_Send_Command(0xF2);
 8002202:	20f2      	movs	r0, #242	; 0xf2
 8002204:	f7ff ff38 	bl	8002078 <ILI9341_Send_Command>
	ILI9341_Send_Data(0x00);
 8002208:	2000      	movs	r0, #0
 800220a:	f7ff ff51 	bl	80020b0 <ILI9341_Send_Data>

	/* GAMMA CURVE SELECTED */
	ILI9341_Send_Command(0x26); //Gamma set
 800220e:	2026      	movs	r0, #38	; 0x26
 8002210:	f7ff ff32 	bl	8002078 <ILI9341_Send_Command>
	ILI9341_Send_Data(0x01); 	//Gamma Curve (G2.2)
 8002214:	2001      	movs	r0, #1
 8002216:	f7ff ff4b 	bl	80020b0 <ILI9341_Send_Data>

	//Positive Gamma  Correction
	ILI9341_Send_Command(0xE0);
 800221a:	20e0      	movs	r0, #224	; 0xe0
 800221c:	f7ff ff2c 	bl	8002078 <ILI9341_Send_Command>
	ILI9341_Send_Data(0x0F);
 8002220:	200f      	movs	r0, #15
 8002222:	f7ff ff45 	bl	80020b0 <ILI9341_Send_Data>
	ILI9341_Send_Data(0x31);
 8002226:	2031      	movs	r0, #49	; 0x31
 8002228:	f7ff ff42 	bl	80020b0 <ILI9341_Send_Data>
	ILI9341_Send_Data(0x2B);
 800222c:	202b      	movs	r0, #43	; 0x2b
 800222e:	f7ff ff3f 	bl	80020b0 <ILI9341_Send_Data>
	ILI9341_Send_Data(0x0C);
 8002232:	200c      	movs	r0, #12
 8002234:	f7ff ff3c 	bl	80020b0 <ILI9341_Send_Data>
	ILI9341_Send_Data(0x0E);
 8002238:	200e      	movs	r0, #14
 800223a:	f7ff ff39 	bl	80020b0 <ILI9341_Send_Data>
	ILI9341_Send_Data(0x08);
 800223e:	2008      	movs	r0, #8
 8002240:	f7ff ff36 	bl	80020b0 <ILI9341_Send_Data>
	ILI9341_Send_Data(0x4E);
 8002244:	204e      	movs	r0, #78	; 0x4e
 8002246:	f7ff ff33 	bl	80020b0 <ILI9341_Send_Data>
	ILI9341_Send_Data(0xF1);
 800224a:	20f1      	movs	r0, #241	; 0xf1
 800224c:	f7ff ff30 	bl	80020b0 <ILI9341_Send_Data>
	ILI9341_Send_Data(0x37);
 8002250:	2037      	movs	r0, #55	; 0x37
 8002252:	f7ff ff2d 	bl	80020b0 <ILI9341_Send_Data>
	ILI9341_Send_Data(0x07);
 8002256:	2007      	movs	r0, #7
 8002258:	f7ff ff2a 	bl	80020b0 <ILI9341_Send_Data>
	ILI9341_Send_Data(0x10);
 800225c:	2010      	movs	r0, #16
 800225e:	f7ff ff27 	bl	80020b0 <ILI9341_Send_Data>
	ILI9341_Send_Data(0x03);
 8002262:	2003      	movs	r0, #3
 8002264:	f7ff ff24 	bl	80020b0 <ILI9341_Send_Data>
	ILI9341_Send_Data(0x0E);
 8002268:	200e      	movs	r0, #14
 800226a:	f7ff ff21 	bl	80020b0 <ILI9341_Send_Data>
	ILI9341_Send_Data(0x09);
 800226e:	2009      	movs	r0, #9
 8002270:	f7ff ff1e 	bl	80020b0 <ILI9341_Send_Data>
	ILI9341_Send_Data(0x00);
 8002274:	2000      	movs	r0, #0
 8002276:	f7ff ff1b 	bl	80020b0 <ILI9341_Send_Data>

	//Negative Gamma  Correction
	ILI9341_Send_Command(0xE1);
 800227a:	20e1      	movs	r0, #225	; 0xe1
 800227c:	f7ff fefc 	bl	8002078 <ILI9341_Send_Command>
	ILI9341_Send_Data(0x00);
 8002280:	2000      	movs	r0, #0
 8002282:	f7ff ff15 	bl	80020b0 <ILI9341_Send_Data>
	ILI9341_Send_Data(0x0E);
 8002286:	200e      	movs	r0, #14
 8002288:	f7ff ff12 	bl	80020b0 <ILI9341_Send_Data>
	ILI9341_Send_Data(0x14);
 800228c:	2014      	movs	r0, #20
 800228e:	f7ff ff0f 	bl	80020b0 <ILI9341_Send_Data>
	ILI9341_Send_Data(0x03);
 8002292:	2003      	movs	r0, #3
 8002294:	f7ff ff0c 	bl	80020b0 <ILI9341_Send_Data>
	ILI9341_Send_Data(0x11);
 8002298:	2011      	movs	r0, #17
 800229a:	f7ff ff09 	bl	80020b0 <ILI9341_Send_Data>
	ILI9341_Send_Data(0x07);
 800229e:	2007      	movs	r0, #7
 80022a0:	f7ff ff06 	bl	80020b0 <ILI9341_Send_Data>
	ILI9341_Send_Data(0x31);
 80022a4:	2031      	movs	r0, #49	; 0x31
 80022a6:	f7ff ff03 	bl	80020b0 <ILI9341_Send_Data>
	ILI9341_Send_Data(0xC1);
 80022aa:	20c1      	movs	r0, #193	; 0xc1
 80022ac:	f7ff ff00 	bl	80020b0 <ILI9341_Send_Data>
	ILI9341_Send_Data(0x48);
 80022b0:	2048      	movs	r0, #72	; 0x48
 80022b2:	f7ff fefd 	bl	80020b0 <ILI9341_Send_Data>
	ILI9341_Send_Data(0x08);
 80022b6:	2008      	movs	r0, #8
 80022b8:	f7ff fefa 	bl	80020b0 <ILI9341_Send_Data>
	ILI9341_Send_Data(0x0F);
 80022bc:	200f      	movs	r0, #15
 80022be:	f7ff fef7 	bl	80020b0 <ILI9341_Send_Data>
	ILI9341_Send_Data(0x0C);
 80022c2:	200c      	movs	r0, #12
 80022c4:	f7ff fef4 	bl	80020b0 <ILI9341_Send_Data>
	ILI9341_Send_Data(0x31);
 80022c8:	2031      	movs	r0, #49	; 0x31
 80022ca:	f7ff fef1 	bl	80020b0 <ILI9341_Send_Data>
	ILI9341_Send_Data(0x36);
 80022ce:	2036      	movs	r0, #54	; 0x36
 80022d0:	f7ff feee 	bl	80020b0 <ILI9341_Send_Data>
	ILI9341_Send_Data(0x0F);
 80022d4:	200f      	movs	r0, #15
 80022d6:	f7ff feeb 	bl	80020b0 <ILI9341_Send_Data>

	//EXIT SLEEP
	ILI9341_Send_Command(0x11);
 80022da:	2011      	movs	r0, #17
 80022dc:	f7ff fecc 	bl	8002078 <ILI9341_Send_Command>

	//TURN ON DISPLAY
	ILI9341_Send_Command(0x29);
 80022e0:	2029      	movs	r0, #41	; 0x29
 80022e2:	f7ff fec9 	bl	8002078 <ILI9341_Send_Command>
	ILI9341_Send_Data(0x2C);
 80022e6:	202c      	movs	r0, #44	; 0x2c
 80022e8:	f7ff fee2 	bl	80020b0 <ILI9341_Send_Data>
}
 80022ec:	bf00      	nop
 80022ee:	bd80      	pop	{r7, pc}

080022f0 <ILI9341_SPI_Init>:
 * @brief SPI2 Initialization Function
 * @param None
 * @retval None
 */
static void ILI9341_SPI_Init()
{
 80022f0:	b580      	push	{r7, lr}
 80022f2:	af00      	add	r7, sp, #0
	lcd_spi.Instance 				= SPI2;
 80022f4:	4b17      	ldr	r3, [pc, #92]	; (8002354 <ILI9341_SPI_Init+0x64>)
 80022f6:	4a18      	ldr	r2, [pc, #96]	; (8002358 <ILI9341_SPI_Init+0x68>)
 80022f8:	601a      	str	r2, [r3, #0]
	lcd_spi.Init.Mode 				= SPI_MODE_MASTER;
 80022fa:	4b16      	ldr	r3, [pc, #88]	; (8002354 <ILI9341_SPI_Init+0x64>)
 80022fc:	f44f 7282 	mov.w	r2, #260	; 0x104
 8002300:	605a      	str	r2, [r3, #4]
	lcd_spi.Init.Direction 			= SPI_DIRECTION_2LINES;
 8002302:	4b14      	ldr	r3, [pc, #80]	; (8002354 <ILI9341_SPI_Init+0x64>)
 8002304:	2200      	movs	r2, #0
 8002306:	609a      	str	r2, [r3, #8]
	lcd_spi.Init.DataSize 			= SPI_DATASIZE_8BIT;
 8002308:	4b12      	ldr	r3, [pc, #72]	; (8002354 <ILI9341_SPI_Init+0x64>)
 800230a:	2200      	movs	r2, #0
 800230c:	60da      	str	r2, [r3, #12]
	lcd_spi.Init.CLKPolarity 		= SPI_POLARITY_LOW;
 800230e:	4b11      	ldr	r3, [pc, #68]	; (8002354 <ILI9341_SPI_Init+0x64>)
 8002310:	2200      	movs	r2, #0
 8002312:	611a      	str	r2, [r3, #16]
	lcd_spi.Init.CLKPhase 			= SPI_PHASE_1EDGE;
 8002314:	4b0f      	ldr	r3, [pc, #60]	; (8002354 <ILI9341_SPI_Init+0x64>)
 8002316:	2200      	movs	r2, #0
 8002318:	615a      	str	r2, [r3, #20]
	lcd_spi.Init.NSS 				= SPI_NSS_SOFT;
 800231a:	4b0e      	ldr	r3, [pc, #56]	; (8002354 <ILI9341_SPI_Init+0x64>)
 800231c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002320:	619a      	str	r2, [r3, #24]
	lcd_spi.Init.BaudRatePrescaler 	= SPI_BAUDRATEPRESCALER_2;
 8002322:	4b0c      	ldr	r3, [pc, #48]	; (8002354 <ILI9341_SPI_Init+0x64>)
 8002324:	2200      	movs	r2, #0
 8002326:	61da      	str	r2, [r3, #28]
	lcd_spi.Init.FirstBit 			= SPI_FIRSTBIT_MSB;
 8002328:	4b0a      	ldr	r3, [pc, #40]	; (8002354 <ILI9341_SPI_Init+0x64>)
 800232a:	2200      	movs	r2, #0
 800232c:	621a      	str	r2, [r3, #32]
	lcd_spi.Init.TIMode 			= SPI_TIMODE_DISABLE;
 800232e:	4b09      	ldr	r3, [pc, #36]	; (8002354 <ILI9341_SPI_Init+0x64>)
 8002330:	2200      	movs	r2, #0
 8002332:	625a      	str	r2, [r3, #36]	; 0x24
	lcd_spi.Init.CRCCalculation 	= SPI_CRCCALCULATION_DISABLE;
 8002334:	4b07      	ldr	r3, [pc, #28]	; (8002354 <ILI9341_SPI_Init+0x64>)
 8002336:	2200      	movs	r2, #0
 8002338:	629a      	str	r2, [r3, #40]	; 0x28
	lcd_spi.Init.CRCPolynomial 		= 10;
 800233a:	4b06      	ldr	r3, [pc, #24]	; (8002354 <ILI9341_SPI_Init+0x64>)
 800233c:	220a      	movs	r2, #10
 800233e:	62da      	str	r2, [r3, #44]	; 0x2c
	if (HAL_SPI_Init(&lcd_spi) != HAL_OK) {
 8002340:	4804      	ldr	r0, [pc, #16]	; (8002354 <ILI9341_SPI_Init+0x64>)
 8002342:	f007 f8d0 	bl	80094e6 <HAL_SPI_Init>
 8002346:	4603      	mov	r3, r0
 8002348:	2b00      	cmp	r3, #0
 800234a:	d001      	beq.n	8002350 <ILI9341_SPI_Init+0x60>
		Error_Handler();
 800234c:	f000 ff6c 	bl	8003228 <Error_Handler>
	}
}
 8002350:	bf00      	nop
 8002352:	bd80      	pop	{r7, pc}
 8002354:	20000adc 	.word	0x20000adc
 8002358:	40003800 	.word	0x40003800

0800235c <ILI9341_SPI_Send>:

void ILI9341_SPI_Send(unsigned char data)
{
 800235c:	b580      	push	{r7, lr}
 800235e:	b082      	sub	sp, #8
 8002360:	af00      	add	r7, sp, #0
 8002362:	4603      	mov	r3, r0
 8002364:	71fb      	strb	r3, [r7, #7]
	HAL_SPI_Transmit(&lcd_spi, &data, 1, 1);
 8002366:	1df9      	adds	r1, r7, #7
 8002368:	2301      	movs	r3, #1
 800236a:	2201      	movs	r2, #1
 800236c:	4803      	ldr	r0, [pc, #12]	; (800237c <ILI9341_SPI_Send+0x20>)
 800236e:	f007 f93e 	bl	80095ee <HAL_SPI_Transmit>
}
 8002372:	bf00      	nop
 8002374:	3708      	adds	r7, #8
 8002376:	46bd      	mov	sp, r7
 8002378:	bd80      	pop	{r7, pc}
 800237a:	bf00      	nop
 800237c:	20000adc 	.word	0x20000adc

08002380 <ILI9341_SPI_Send_Multiple>:
{
	HAL_SPI_Transmit(&lcd_spi, &data, 2, 1);
}

void ILI9341_SPI_Send_Multiple(uint8_t* data, int size)
{
 8002380:	b580      	push	{r7, lr}
 8002382:	b082      	sub	sp, #8
 8002384:	af00      	add	r7, sp, #0
 8002386:	6078      	str	r0, [r7, #4]
 8002388:	6039      	str	r1, [r7, #0]
	HAL_SPI_Transmit(&lcd_spi, data, size, 10);
 800238a:	683b      	ldr	r3, [r7, #0]
 800238c:	b29a      	uxth	r2, r3
 800238e:	230a      	movs	r3, #10
 8002390:	6879      	ldr	r1, [r7, #4]
 8002392:	4803      	ldr	r0, [pc, #12]	; (80023a0 <ILI9341_SPI_Send_Multiple+0x20>)
 8002394:	f007 f92b 	bl	80095ee <HAL_SPI_Transmit>
}
 8002398:	bf00      	nop
 800239a:	3708      	adds	r7, #8
 800239c:	46bd      	mov	sp, r7
 800239e:	bd80      	pop	{r7, pc}
 80023a0:	20000adc 	.word	0x20000adc

080023a4 <ILI9341_Reset>:

void ILI9341_Reset() {
 80023a4:	b580      	push	{r7, lr}
 80023a6:	af00      	add	r7, sp, #0
	RESET_ON;
 80023a8:	2200      	movs	r2, #0
 80023aa:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80023ae:	4810      	ldr	r0, [pc, #64]	; (80023f0 <ILI9341_Reset+0x4c>)
 80023b0:	f002 ff4b 	bl	800524a <HAL_GPIO_WritePin>
	HAL_Delay(50);
 80023b4:	2032      	movs	r0, #50	; 0x32
 80023b6:	f001 fb63 	bl	8003a80 <HAL_Delay>
	RESET_OFF;
 80023ba:	2201      	movs	r2, #1
 80023bc:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80023c0:	480b      	ldr	r0, [pc, #44]	; (80023f0 <ILI9341_Reset+0x4c>)
 80023c2:	f002 ff42 	bl	800524a <HAL_GPIO_WritePin>
	CS_ON;
 80023c6:	2200      	movs	r2, #0
 80023c8:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80023cc:	4808      	ldr	r0, [pc, #32]	; (80023f0 <ILI9341_Reset+0x4c>)
 80023ce:	f002 ff3c 	bl	800524a <HAL_GPIO_WritePin>
	HAL_Delay(50);
 80023d2:	2032      	movs	r0, #50	; 0x32
 80023d4:	f001 fb54 	bl	8003a80 <HAL_Delay>
	ILI9341_Send_Command(0x01);
 80023d8:	2001      	movs	r0, #1
 80023da:	f7ff fe4d 	bl	8002078 <ILI9341_Send_Command>
	CS_OFF;
 80023de:	2201      	movs	r2, #1
 80023e0:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80023e4:	4802      	ldr	r0, [pc, #8]	; (80023f0 <ILI9341_Reset+0x4c>)
 80023e6:	f002 ff30 	bl	800524a <HAL_GPIO_WritePin>
}
 80023ea:	bf00      	nop
 80023ec:	bd80      	pop	{r7, pc}
 80023ee:	bf00      	nop
 80023f0:	40010c00 	.word	0x40010c00

080023f4 <ILI9341_Set_Rotation>:

void ILI9341_Set_Rotation(unsigned char rotation) {
 80023f4:	b580      	push	{r7, lr}
 80023f6:	b082      	sub	sp, #8
 80023f8:	af00      	add	r7, sp, #0
 80023fa:	4603      	mov	r3, r0
 80023fc:	71fb      	strb	r3, [r7, #7]
	ILI9341_Send_Command(0x36);
 80023fe:	2036      	movs	r0, #54	; 0x36
 8002400:	f7ff fe3a 	bl	8002078 <ILI9341_Send_Command>
	switch (rotation) {
 8002404:	79fb      	ldrb	r3, [r7, #7]
 8002406:	2b03      	cmp	r3, #3
 8002408:	d836      	bhi.n	8002478 <ILI9341_Set_Rotation+0x84>
 800240a:	a201      	add	r2, pc, #4	; (adr r2, 8002410 <ILI9341_Set_Rotation+0x1c>)
 800240c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002410:	08002421 	.word	0x08002421
 8002414:	08002437 	.word	0x08002437
 8002418:	0800244d 	.word	0x0800244d
 800241c:	08002463 	.word	0x08002463
	case 0:
		ILI9341_Send_Data(0x48);
 8002420:	2048      	movs	r0, #72	; 0x48
 8002422:	f7ff fe45 	bl	80020b0 <ILI9341_Send_Data>
		X_SIZE = 240;
 8002426:	4b16      	ldr	r3, [pc, #88]	; (8002480 <ILI9341_Set_Rotation+0x8c>)
 8002428:	22f0      	movs	r2, #240	; 0xf0
 800242a:	601a      	str	r2, [r3, #0]
		Y_SIZE = 320;
 800242c:	4b15      	ldr	r3, [pc, #84]	; (8002484 <ILI9341_Set_Rotation+0x90>)
 800242e:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8002432:	601a      	str	r2, [r3, #0]
		break;
 8002434:	e020      	b.n	8002478 <ILI9341_Set_Rotation+0x84>
	case 1:
		ILI9341_Send_Data(0x28);
 8002436:	2028      	movs	r0, #40	; 0x28
 8002438:	f7ff fe3a 	bl	80020b0 <ILI9341_Send_Data>
		X_SIZE = 320;
 800243c:	4b10      	ldr	r3, [pc, #64]	; (8002480 <ILI9341_Set_Rotation+0x8c>)
 800243e:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8002442:	601a      	str	r2, [r3, #0]
		Y_SIZE = 240;
 8002444:	4b0f      	ldr	r3, [pc, #60]	; (8002484 <ILI9341_Set_Rotation+0x90>)
 8002446:	22f0      	movs	r2, #240	; 0xf0
 8002448:	601a      	str	r2, [r3, #0]
		break;
 800244a:	e015      	b.n	8002478 <ILI9341_Set_Rotation+0x84>
	case 2:
		ILI9341_Send_Data(0x88);
 800244c:	2088      	movs	r0, #136	; 0x88
 800244e:	f7ff fe2f 	bl	80020b0 <ILI9341_Send_Data>
		X_SIZE = 240;
 8002452:	4b0b      	ldr	r3, [pc, #44]	; (8002480 <ILI9341_Set_Rotation+0x8c>)
 8002454:	22f0      	movs	r2, #240	; 0xf0
 8002456:	601a      	str	r2, [r3, #0]
		Y_SIZE = 320;
 8002458:	4b0a      	ldr	r3, [pc, #40]	; (8002484 <ILI9341_Set_Rotation+0x90>)
 800245a:	f44f 72a0 	mov.w	r2, #320	; 0x140
 800245e:	601a      	str	r2, [r3, #0]
		break;
 8002460:	e00a      	b.n	8002478 <ILI9341_Set_Rotation+0x84>
	case 3:
		ILI9341_Send_Data(0xE8);
 8002462:	20e8      	movs	r0, #232	; 0xe8
 8002464:	f7ff fe24 	bl	80020b0 <ILI9341_Send_Data>
		X_SIZE = 320;
 8002468:	4b05      	ldr	r3, [pc, #20]	; (8002480 <ILI9341_Set_Rotation+0x8c>)
 800246a:	f44f 72a0 	mov.w	r2, #320	; 0x140
 800246e:	601a      	str	r2, [r3, #0]
		Y_SIZE = 240;
 8002470:	4b04      	ldr	r3, [pc, #16]	; (8002484 <ILI9341_Set_Rotation+0x90>)
 8002472:	22f0      	movs	r2, #240	; 0xf0
 8002474:	601a      	str	r2, [r3, #0]
		break;
 8002476:	bf00      	nop
	}
}
 8002478:	bf00      	nop
 800247a:	3708      	adds	r7, #8
 800247c:	46bd      	mov	sp, r7
 800247e:	bd80      	pop	{r7, pc}
 8002480:	20000008 	.word	0x20000008
 8002484:	2000000c 	.word	0x2000000c

08002488 <ILI9341_SPI_Send_32>:

void ILI9341_SPI_Send_32(unsigned char command, unsigned long data) {
 8002488:	b580      	push	{r7, lr}
 800248a:	b082      	sub	sp, #8
 800248c:	af00      	add	r7, sp, #0
 800248e:	4603      	mov	r3, r0
 8002490:	6039      	str	r1, [r7, #0]
 8002492:	71fb      	strb	r3, [r7, #7]
	CS_ON;
 8002494:	2200      	movs	r2, #0
 8002496:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800249a:	4817      	ldr	r0, [pc, #92]	; (80024f8 <ILI9341_SPI_Send_32+0x70>)
 800249c:	f002 fed5 	bl	800524a <HAL_GPIO_WritePin>
	DC_COMMAND;
 80024a0:	2200      	movs	r2, #0
 80024a2:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80024a6:	4814      	ldr	r0, [pc, #80]	; (80024f8 <ILI9341_SPI_Send_32+0x70>)
 80024a8:	f002 fecf 	bl	800524a <HAL_GPIO_WritePin>
	ILI9341_SPI_Send(command);
 80024ac:	79fb      	ldrb	r3, [r7, #7]
 80024ae:	4618      	mov	r0, r3
 80024b0:	f7ff ff54 	bl	800235c <ILI9341_SPI_Send>

	DC_DATA;
 80024b4:	2201      	movs	r2, #1
 80024b6:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80024ba:	480f      	ldr	r0, [pc, #60]	; (80024f8 <ILI9341_SPI_Send_32+0x70>)
 80024bc:	f002 fec5 	bl	800524a <HAL_GPIO_WritePin>
	ILI9341_SPI_Send(data >> 24);
 80024c0:	683b      	ldr	r3, [r7, #0]
 80024c2:	0e1b      	lsrs	r3, r3, #24
 80024c4:	b2db      	uxtb	r3, r3
 80024c6:	4618      	mov	r0, r3
 80024c8:	f7ff ff48 	bl	800235c <ILI9341_SPI_Send>
	ILI9341_SPI_Send(data >> 16);
 80024cc:	683b      	ldr	r3, [r7, #0]
 80024ce:	0c1b      	lsrs	r3, r3, #16
 80024d0:	b2db      	uxtb	r3, r3
 80024d2:	4618      	mov	r0, r3
 80024d4:	f7ff ff42 	bl	800235c <ILI9341_SPI_Send>
	ILI9341_SPI_Send(data >> 8);
 80024d8:	683b      	ldr	r3, [r7, #0]
 80024da:	0a1b      	lsrs	r3, r3, #8
 80024dc:	b2db      	uxtb	r3, r3
 80024de:	4618      	mov	r0, r3
 80024e0:	f7ff ff3c 	bl	800235c <ILI9341_SPI_Send>
	ILI9341_SPI_Send(data);
 80024e4:	683b      	ldr	r3, [r7, #0]
 80024e6:	b2db      	uxtb	r3, r3
 80024e8:	4618      	mov	r0, r3
 80024ea:	f7ff ff37 	bl	800235c <ILI9341_SPI_Send>

}
 80024ee:	bf00      	nop
 80024f0:	3708      	adds	r7, #8
 80024f2:	46bd      	mov	sp, r7
 80024f4:	bd80      	pop	{r7, pc}
 80024f6:	bf00      	nop
 80024f8:	40010c00 	.word	0x40010c00

080024fc <ILI9341_Set_Address>:

void ILI9341_Set_Address(unsigned int x1, unsigned int y1, unsigned int x2, unsigned int y2) {
 80024fc:	b580      	push	{r7, lr}
 80024fe:	b086      	sub	sp, #24
 8002500:	af00      	add	r7, sp, #0
 8002502:	60f8      	str	r0, [r7, #12]
 8002504:	60b9      	str	r1, [r7, #8]
 8002506:	607a      	str	r2, [r7, #4]
 8002508:	603b      	str	r3, [r7, #0]
	unsigned long t;
	t = x1;
 800250a:	68fb      	ldr	r3, [r7, #12]
 800250c:	617b      	str	r3, [r7, #20]
	t <<= 16;
 800250e:	697b      	ldr	r3, [r7, #20]
 8002510:	041b      	lsls	r3, r3, #16
 8002512:	617b      	str	r3, [r7, #20]
	t |= x2;
 8002514:	697a      	ldr	r2, [r7, #20]
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	4313      	orrs	r3, r2
 800251a:	617b      	str	r3, [r7, #20]
	ILI9341_SPI_Send_32(0x2A, t); //Column Addres Set
 800251c:	6979      	ldr	r1, [r7, #20]
 800251e:	202a      	movs	r0, #42	; 0x2a
 8002520:	f7ff ffb2 	bl	8002488 <ILI9341_SPI_Send_32>
	t = y1;
 8002524:	68bb      	ldr	r3, [r7, #8]
 8002526:	617b      	str	r3, [r7, #20]
	t <<= 16;
 8002528:	697b      	ldr	r3, [r7, #20]
 800252a:	041b      	lsls	r3, r3, #16
 800252c:	617b      	str	r3, [r7, #20]
	t |= y2;
 800252e:	697a      	ldr	r2, [r7, #20]
 8002530:	683b      	ldr	r3, [r7, #0]
 8002532:	4313      	orrs	r3, r2
 8002534:	617b      	str	r3, [r7, #20]
	ILI9341_SPI_Send_32(0x2B, t); //Page Addres Set
 8002536:	6979      	ldr	r1, [r7, #20]
 8002538:	202b      	movs	r0, #43	; 0x2b
 800253a:	f7ff ffa5 	bl	8002488 <ILI9341_SPI_Send_32>
}
 800253e:	bf00      	nop
 8002540:	3718      	adds	r7, #24
 8002542:	46bd      	mov	sp, r7
 8002544:	bd80      	pop	{r7, pc}

08002546 <LCD_OpenWindow>:
	ILI9341_SPI_Send(data);
	ILI9341_SPI_Send(data);
}

void LCD_OpenWindow ( uint16_t usCOLUMN, uint16_t usPAGE, uint16_t usWidth, uint16_t usHeight )
{
 8002546:	b590      	push	{r4, r7, lr}
 8002548:	b083      	sub	sp, #12
 800254a:	af00      	add	r7, sp, #0
 800254c:	4604      	mov	r4, r0
 800254e:	4608      	mov	r0, r1
 8002550:	4611      	mov	r1, r2
 8002552:	461a      	mov	r2, r3
 8002554:	4623      	mov	r3, r4
 8002556:	80fb      	strh	r3, [r7, #6]
 8002558:	4603      	mov	r3, r0
 800255a:	80bb      	strh	r3, [r7, #4]
 800255c:	460b      	mov	r3, r1
 800255e:	807b      	strh	r3, [r7, #2]
 8002560:	4613      	mov	r3, r2
 8002562:	803b      	strh	r3, [r7, #0]
	ILI9341_Set_Address(usCOLUMN, usPAGE, usCOLUMN + usWidth - 1, usPAGE + usHeight - 1);
 8002564:	88f8      	ldrh	r0, [r7, #6]
 8002566:	88b9      	ldrh	r1, [r7, #4]
 8002568:	88fa      	ldrh	r2, [r7, #6]
 800256a:	887b      	ldrh	r3, [r7, #2]
 800256c:	4413      	add	r3, r2
 800256e:	3b01      	subs	r3, #1
 8002570:	461c      	mov	r4, r3
 8002572:	88ba      	ldrh	r2, [r7, #4]
 8002574:	883b      	ldrh	r3, [r7, #0]
 8002576:	4413      	add	r3, r2
 8002578:	3b01      	subs	r3, #1
 800257a:	4622      	mov	r2, r4
 800257c:	f7ff ffbe 	bl	80024fc <ILI9341_Set_Address>
}
 8002580:	bf00      	nop
 8002582:	370c      	adds	r7, #12
 8002584:	46bd      	mov	sp, r7
 8002586:	bd90      	pop	{r4, r7, pc}

08002588 <LCD_FillWindow>:

void LCD_FillWindow ( uint32_t usPoint, uint16_t usColor )
{
 8002588:	b580      	push	{r7, lr}
 800258a:	b088      	sub	sp, #32
 800258c:	af00      	add	r7, sp, #0
 800258e:	6078      	str	r0, [r7, #4]
 8002590:	460b      	mov	r3, r1
 8002592:	807b      	strh	r3, [r7, #2]
	uint32_t i = 0;
 8002594:	2300      	movs	r3, #0
 8002596:	617b      	str	r3, [r7, #20]

	/* memory write */
	LCD_Write_Cmd ( CMD_SetPixel );
 8002598:	202c      	movs	r0, #44	; 0x2c
 800259a:	f7ff fd6d 	bl	8002078 <ILI9341_Send_Command>

	CS_ON;
 800259e:	2200      	movs	r2, #0
 80025a0:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80025a4:	482a      	ldr	r0, [pc, #168]	; (8002650 <LCD_FillWindow+0xc8>)
 80025a6:	f002 fe50 	bl	800524a <HAL_GPIO_WritePin>
	DC_DATA;
 80025aa:	2201      	movs	r2, #1
 80025ac:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80025b0:	4827      	ldr	r0, [pc, #156]	; (8002650 <LCD_FillWindow+0xc8>)
 80025b2:	f002 fe4a 	bl	800524a <HAL_GPIO_WritePin>

	int chunk_size = usPoint / 10;
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	4a26      	ldr	r2, [pc, #152]	; (8002654 <LCD_FillWindow+0xcc>)
 80025ba:	fba2 2303 	umull	r2, r3, r2, r3
 80025be:	08db      	lsrs	r3, r3, #3
 80025c0:	61fb      	str	r3, [r7, #28]
	if (chunk_size < 64) chunk_size = 64;
 80025c2:	69fb      	ldr	r3, [r7, #28]
 80025c4:	2b3f      	cmp	r3, #63	; 0x3f
 80025c6:	dc01      	bgt.n	80025cc <LCD_FillWindow+0x44>
 80025c8:	2340      	movs	r3, #64	; 0x40
 80025ca:	61fb      	str	r3, [r7, #28]
	if (chunk_size > 240) chunk_size = 240;
 80025cc:	69fb      	ldr	r3, [r7, #28]
 80025ce:	2bf0      	cmp	r3, #240	; 0xf0
 80025d0:	dd01      	ble.n	80025d6 <LCD_FillWindow+0x4e>
 80025d2:	23f0      	movs	r3, #240	; 0xf0
 80025d4:	61fb      	str	r3, [r7, #28]
	unsigned int revertedColor = (usColor >> 8) | ((usColor & 0x00ff) << 8);
 80025d6:	887b      	ldrh	r3, [r7, #2]
 80025d8:	0a1b      	lsrs	r3, r3, #8
 80025da:	b29b      	uxth	r3, r3
 80025dc:	461a      	mov	r2, r3
 80025de:	887b      	ldrh	r3, [r7, #2]
 80025e0:	021b      	lsls	r3, r3, #8
 80025e2:	b29b      	uxth	r3, r3
 80025e4:	4313      	orrs	r3, r2
 80025e6:	613b      	str	r3, [r7, #16]
	uint16_t* array = (uint16_t*) malloc(chunk_size * sizeof(uint16_t));
 80025e8:	69fb      	ldr	r3, [r7, #28]
 80025ea:	005b      	lsls	r3, r3, #1
 80025ec:	4618      	mov	r0, r3
 80025ee:	f00f fc4f 	bl	8011e90 <malloc>
 80025f2:	4603      	mov	r3, r0
 80025f4:	60fb      	str	r3, [r7, #12]
	for (int i = 0; i < chunk_size; i++) {
 80025f6:	2300      	movs	r3, #0
 80025f8:	61bb      	str	r3, [r7, #24]
 80025fa:	e009      	b.n	8002610 <LCD_FillWindow+0x88>
		array[i] = revertedColor;
 80025fc:	69bb      	ldr	r3, [r7, #24]
 80025fe:	005b      	lsls	r3, r3, #1
 8002600:	68fa      	ldr	r2, [r7, #12]
 8002602:	4413      	add	r3, r2
 8002604:	693a      	ldr	r2, [r7, #16]
 8002606:	b292      	uxth	r2, r2
 8002608:	801a      	strh	r2, [r3, #0]
	for (int i = 0; i < chunk_size; i++) {
 800260a:	69bb      	ldr	r3, [r7, #24]
 800260c:	3301      	adds	r3, #1
 800260e:	61bb      	str	r3, [r7, #24]
 8002610:	69ba      	ldr	r2, [r7, #24]
 8002612:	69fb      	ldr	r3, [r7, #28]
 8002614:	429a      	cmp	r2, r3
 8002616:	dbf1      	blt.n	80025fc <LCD_FillWindow+0x74>
	}

	while (usPoint > chunk_size) {
 8002618:	e009      	b.n	800262e <LCD_FillWindow+0xa6>
		ILI9341_SPI_Send_Multiple(array, chunk_size * 2);
 800261a:	69fb      	ldr	r3, [r7, #28]
 800261c:	005b      	lsls	r3, r3, #1
 800261e:	4619      	mov	r1, r3
 8002620:	68f8      	ldr	r0, [r7, #12]
 8002622:	f7ff fead 	bl	8002380 <ILI9341_SPI_Send_Multiple>
		usPoint -= chunk_size;
 8002626:	69fb      	ldr	r3, [r7, #28]
 8002628:	687a      	ldr	r2, [r7, #4]
 800262a:	1ad3      	subs	r3, r2, r3
 800262c:	607b      	str	r3, [r7, #4]
	while (usPoint > chunk_size) {
 800262e:	69fb      	ldr	r3, [r7, #28]
 8002630:	687a      	ldr	r2, [r7, #4]
 8002632:	429a      	cmp	r2, r3
 8002634:	d8f1      	bhi.n	800261a <LCD_FillWindow+0x92>
	}
	ILI9341_SPI_Send_Multiple(array, usPoint * 2);
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	005b      	lsls	r3, r3, #1
 800263a:	4619      	mov	r1, r3
 800263c:	68f8      	ldr	r0, [r7, #12]
 800263e:	f7ff fe9f 	bl	8002380 <ILI9341_SPI_Send_Multiple>

	free(array);
 8002642:	68f8      	ldr	r0, [r7, #12]
 8002644:	f00f fc2c 	bl	8011ea0 <free>

//	for ( i = 0; i < usPoint; i ++ ) {
//		ILI9341_SPI_SendU16(revertedColor);
//	}

}
 8002648:	bf00      	nop
 800264a:	3720      	adds	r7, #32
 800264c:	46bd      	mov	sp, r7
 800264e:	bd80      	pop	{r7, pc}
 8002650:	40010c00 	.word	0x40010c00
 8002654:	cccccccd 	.word	0xcccccccd

08002658 <LCD_DrawFilledRectangle>:

void LCD_DrawFilledRectangle ( uint16_t usCOLUMN, uint16_t usPAGE, uint16_t usWidth, uint16_t usHeight, uint16_t usColor )
{
 8002658:	b590      	push	{r4, r7, lr}
 800265a:	b083      	sub	sp, #12
 800265c:	af00      	add	r7, sp, #0
 800265e:	4604      	mov	r4, r0
 8002660:	4608      	mov	r0, r1
 8002662:	4611      	mov	r1, r2
 8002664:	461a      	mov	r2, r3
 8002666:	4623      	mov	r3, r4
 8002668:	80fb      	strh	r3, [r7, #6]
 800266a:	4603      	mov	r3, r0
 800266c:	80bb      	strh	r3, [r7, #4]
 800266e:	460b      	mov	r3, r1
 8002670:	807b      	strh	r3, [r7, #2]
 8002672:	4613      	mov	r3, r2
 8002674:	803b      	strh	r3, [r7, #0]
	LCD_OpenWindow ( usCOLUMN, usPAGE, usWidth, usHeight );
 8002676:	883b      	ldrh	r3, [r7, #0]
 8002678:	887a      	ldrh	r2, [r7, #2]
 800267a:	88b9      	ldrh	r1, [r7, #4]
 800267c:	88f8      	ldrh	r0, [r7, #6]
 800267e:	f7ff ff62 	bl	8002546 <LCD_OpenWindow>
	LCD_FillWindow ( usWidth * usHeight, usColor );
 8002682:	887b      	ldrh	r3, [r7, #2]
 8002684:	883a      	ldrh	r2, [r7, #0]
 8002686:	fb02 f303 	mul.w	r3, r2, r3
 800268a:	461a      	mov	r2, r3
 800268c:	8b3b      	ldrh	r3, [r7, #24]
 800268e:	4619      	mov	r1, r3
 8002690:	4610      	mov	r0, r2
 8002692:	f7ff ff79 	bl	8002588 <LCD_FillWindow>
//	ILI9341_Send_Burst(usColor,  usWidth * usHeight);
}
 8002696:	bf00      	nop
 8002698:	370c      	adds	r7, #12
 800269a:	46bd      	mov	sp, r7
 800269c:	bd90      	pop	{r4, r7, pc}
	...

080026a0 <LCD_FillScreen>:


void LCD_FillScreen (uint16_t usColor )
{
 80026a0:	b580      	push	{r7, lr}
 80026a2:	b084      	sub	sp, #16
 80026a4:	af02      	add	r7, sp, #8
 80026a6:	4603      	mov	r3, r0
 80026a8:	80fb      	strh	r3, [r7, #6]
	LCD_DrawFilledRectangle(0, 0, X_SIZE, Y_SIZE, usColor);
 80026aa:	4b08      	ldr	r3, [pc, #32]	; (80026cc <LCD_FillScreen+0x2c>)
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	b29a      	uxth	r2, r3
 80026b0:	4b07      	ldr	r3, [pc, #28]	; (80026d0 <LCD_FillScreen+0x30>)
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	b299      	uxth	r1, r3
 80026b6:	88fb      	ldrh	r3, [r7, #6]
 80026b8:	9300      	str	r3, [sp, #0]
 80026ba:	460b      	mov	r3, r1
 80026bc:	2100      	movs	r1, #0
 80026be:	2000      	movs	r0, #0
 80026c0:	f7ff ffca 	bl	8002658 <LCD_DrawFilledRectangle>
}
 80026c4:	bf00      	nop
 80026c6:	3708      	adds	r7, #8
 80026c8:	46bd      	mov	sp, r7
 80026ca:	bd80      	pop	{r7, pc}
 80026cc:	20000008 	.word	0x20000008
 80026d0:	2000000c 	.word	0x2000000c

080026d4 <LCD_DrawChar>:

	}
}

void LCD_DrawChar ( uint16_t usC, uint16_t usP, const char cChar )
{
 80026d4:	b580      	push	{r7, lr}
 80026d6:	b086      	sub	sp, #24
 80026d8:	af00      	add	r7, sp, #0
 80026da:	4603      	mov	r3, r0
 80026dc:	80fb      	strh	r3, [r7, #6]
 80026de:	460b      	mov	r3, r1
 80026e0:	80bb      	strh	r3, [r7, #4]
 80026e2:	4613      	mov	r3, r2
 80026e4:	70fb      	strb	r3, [r7, #3]
	uint8_t ucTemp, ucRelativePositon, ucPage, ucColumn;

	ucRelativePositon = cChar - ' ';
 80026e6:	78fb      	ldrb	r3, [r7, #3]
 80026e8:	3b20      	subs	r3, #32
 80026ea:	73fb      	strb	r3, [r7, #15]

	LCD_OpenWindow ( usC, usP, WIDTH_EN_CHAR, HEIGHT_EN_CHAR );
 80026ec:	88b9      	ldrh	r1, [r7, #4]
 80026ee:	88f8      	ldrh	r0, [r7, #6]
 80026f0:	2310      	movs	r3, #16
 80026f2:	2208      	movs	r2, #8
 80026f4:	f7ff ff27 	bl	8002546 <LCD_OpenWindow>

	LCD_Write_Cmd ( CMD_SetPixel );
 80026f8:	202c      	movs	r0, #44	; 0x2c
 80026fa:	f7ff fcbd 	bl	8002078 <ILI9341_Send_Command>

	uint16_t* array = (uint16_t*) malloc(HEIGHT_EN_CHAR * WIDTH_EN_CHAR * sizeof(uint16_t));
 80026fe:	f44f 7080 	mov.w	r0, #256	; 0x100
 8002702:	f00f fbc5 	bl	8011e90 <malloc>
 8002706:	4603      	mov	r3, r0
 8002708:	60bb      	str	r3, [r7, #8]
	uint16_t* pt = array;
 800270a:	68bb      	ldr	r3, [r7, #8]
 800270c:	613b      	str	r3, [r7, #16]
	for ( ucPage = 0; ucPage < HEIGHT_EN_CHAR; ucPage ++ )
 800270e:	2300      	movs	r3, #0
 8002710:	75bb      	strb	r3, [r7, #22]
 8002712:	e026      	b.n	8002762 <LCD_DrawChar+0x8e>
	{
		ucTemp = ucAscii_1608 [ ucRelativePositon ] [ ucPage ];
 8002714:	7bfa      	ldrb	r2, [r7, #15]
 8002716:	7dbb      	ldrb	r3, [r7, #22]
 8002718:	491c      	ldr	r1, [pc, #112]	; (800278c <LCD_DrawChar+0xb8>)
 800271a:	0112      	lsls	r2, r2, #4
 800271c:	440a      	add	r2, r1
 800271e:	4413      	add	r3, r2
 8002720:	781b      	ldrb	r3, [r3, #0]
 8002722:	75fb      	strb	r3, [r7, #23]

		for ( ucColumn = 0; ucColumn < WIDTH_EN_CHAR; ucColumn ++ )
 8002724:	2300      	movs	r3, #0
 8002726:	757b      	strb	r3, [r7, #21]
 8002728:	e015      	b.n	8002756 <LCD_DrawChar+0x82>
		{

			if ( ucTemp & 0x01 ) {
 800272a:	7dfb      	ldrb	r3, [r7, #23]
 800272c:	f003 0301 	and.w	r3, r3, #1
 8002730:	2b00      	cmp	r3, #0
 8002732:	d003      	beq.n	800273c <LCD_DrawChar+0x68>
				*pt = 0x0000;
 8002734:	693b      	ldr	r3, [r7, #16]
 8002736:	2200      	movs	r2, #0
 8002738:	801a      	strh	r2, [r3, #0]
 800273a:	e003      	b.n	8002744 <LCD_DrawChar+0x70>
			} else {
				*pt = 0xFFFF;
 800273c:	693b      	ldr	r3, [r7, #16]
 800273e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002742:	801a      	strh	r2, [r3, #0]
			}
			ucTemp >>= 1;
 8002744:	7dfb      	ldrb	r3, [r7, #23]
 8002746:	085b      	lsrs	r3, r3, #1
 8002748:	75fb      	strb	r3, [r7, #23]
			pt++;
 800274a:	693b      	ldr	r3, [r7, #16]
 800274c:	3302      	adds	r3, #2
 800274e:	613b      	str	r3, [r7, #16]
		for ( ucColumn = 0; ucColumn < WIDTH_EN_CHAR; ucColumn ++ )
 8002750:	7d7b      	ldrb	r3, [r7, #21]
 8002752:	3301      	adds	r3, #1
 8002754:	757b      	strb	r3, [r7, #21]
 8002756:	7d7b      	ldrb	r3, [r7, #21]
 8002758:	2b07      	cmp	r3, #7
 800275a:	d9e6      	bls.n	800272a <LCD_DrawChar+0x56>
	for ( ucPage = 0; ucPage < HEIGHT_EN_CHAR; ucPage ++ )
 800275c:	7dbb      	ldrb	r3, [r7, #22]
 800275e:	3301      	adds	r3, #1
 8002760:	75bb      	strb	r3, [r7, #22]
 8002762:	7dbb      	ldrb	r3, [r7, #22]
 8002764:	2b0f      	cmp	r3, #15
 8002766:	d9d5      	bls.n	8002714 <LCD_DrawChar+0x40>
		}
	}
	DC_DATA;
 8002768:	2201      	movs	r2, #1
 800276a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800276e:	4808      	ldr	r0, [pc, #32]	; (8002790 <LCD_DrawChar+0xbc>)
 8002770:	f002 fd6b 	bl	800524a <HAL_GPIO_WritePin>
	ILI9341_SPI_Send_Multiple(array, HEIGHT_EN_CHAR * WIDTH_EN_CHAR * 2);
 8002774:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002778:	68b8      	ldr	r0, [r7, #8]
 800277a:	f7ff fe01 	bl	8002380 <ILI9341_SPI_Send_Multiple>
	free(array);
 800277e:	68b8      	ldr	r0, [r7, #8]
 8002780:	f00f fb8e 	bl	8011ea0 <free>
}
 8002784:	bf00      	nop
 8002786:	3718      	adds	r7, #24
 8002788:	46bd      	mov	sp, r7
 800278a:	bd80      	pop	{r7, pc}
 800278c:	0802dc90 	.word	0x0802dc90
 8002790:	40010c00 	.word	0x40010c00

08002794 <LCD_DrawString>:
}



void LCD_DrawString ( uint16_t usC, uint16_t usP, const char * pStr )
{
 8002794:	b580      	push	{r7, lr}
 8002796:	b082      	sub	sp, #8
 8002798:	af00      	add	r7, sp, #0
 800279a:	4603      	mov	r3, r0
 800279c:	603a      	str	r2, [r7, #0]
 800279e:	80fb      	strh	r3, [r7, #6]
 80027a0:	460b      	mov	r3, r1
 80027a2:	80bb      	strh	r3, [r7, #4]
	while ( * pStr != '\0' )
 80027a4:	e01d      	b.n	80027e2 <LCD_DrawString+0x4e>
	{
		if ( ( usC - LCD_DispWindow_Start_COLUMN + WIDTH_EN_CHAR ) > LCD_DispWindow_COLUMN )
 80027a6:	88fb      	ldrh	r3, [r7, #6]
 80027a8:	f5b3 7f9c 	cmp.w	r3, #312	; 0x138
 80027ac:	d904      	bls.n	80027b8 <LCD_DrawString+0x24>
		{
			usC = LCD_DispWindow_Start_COLUMN;
 80027ae:	2300      	movs	r3, #0
 80027b0:	80fb      	strh	r3, [r7, #6]
			usP += HEIGHT_EN_CHAR;
 80027b2:	88bb      	ldrh	r3, [r7, #4]
 80027b4:	3310      	adds	r3, #16
 80027b6:	80bb      	strh	r3, [r7, #4]
		}

		if ( ( usP - LCD_DispWindow_Start_PAGE + HEIGHT_EN_CHAR ) > LCD_DispWindow_PAGE )
 80027b8:	88bb      	ldrh	r3, [r7, #4]
 80027ba:	f5b3 7f98 	cmp.w	r3, #304	; 0x130
 80027be:	d903      	bls.n	80027c8 <LCD_DrawString+0x34>
		{
			usC = LCD_DispWindow_Start_COLUMN;
 80027c0:	2300      	movs	r3, #0
 80027c2:	80fb      	strh	r3, [r7, #6]
			usP = LCD_DispWindow_Start_PAGE;
 80027c4:	2300      	movs	r3, #0
 80027c6:	80bb      	strh	r3, [r7, #4]
		}

		LCD_DrawChar ( usC, usP, * pStr );
 80027c8:	683b      	ldr	r3, [r7, #0]
 80027ca:	781a      	ldrb	r2, [r3, #0]
 80027cc:	88b9      	ldrh	r1, [r7, #4]
 80027ce:	88fb      	ldrh	r3, [r7, #6]
 80027d0:	4618      	mov	r0, r3
 80027d2:	f7ff ff7f 	bl	80026d4 <LCD_DrawChar>

		pStr ++;
 80027d6:	683b      	ldr	r3, [r7, #0]
 80027d8:	3301      	adds	r3, #1
 80027da:	603b      	str	r3, [r7, #0]

		usC += WIDTH_EN_CHAR;
 80027dc:	88fb      	ldrh	r3, [r7, #6]
 80027de:	3308      	adds	r3, #8
 80027e0:	80fb      	strh	r3, [r7, #6]
	while ( * pStr != '\0' )
 80027e2:	683b      	ldr	r3, [r7, #0]
 80027e4:	781b      	ldrb	r3, [r3, #0]
 80027e6:	2b00      	cmp	r3, #0
 80027e8:	d1dd      	bne.n	80027a6 <LCD_DrawString+0x12>

	}

}
 80027ea:	bf00      	nop
 80027ec:	bf00      	nop
 80027ee:	3708      	adds	r7, #8
 80027f0:	46bd      	mov	sp, r7
 80027f2:	bd80      	pop	{r7, pc}

080027f4 <LCD_Print>:

	if (num_chars_to_print < 0) return;
	LCD_DrawString(x, y, formatted_str);
}

void LCD_Print(uint16_t xc, uint16_t yc, const char* fmt, ...) {
 80027f4:	b40c      	push	{r2, r3}
 80027f6:	b580      	push	{r7, lr}
 80027f8:	b08e      	sub	sp, #56	; 0x38
 80027fa:	af00      	add	r7, sp, #0
 80027fc:	4603      	mov	r3, r0
 80027fe:	460a      	mov	r2, r1
 8002800:	80fb      	strh	r3, [r7, #6]
 8002802:	4613      	mov	r3, r2
 8002804:	80bb      	strh	r3, [r7, #4]

	char formatted_str[40];

	va_list arglist;
	va_start(arglist, fmt);
 8002806:	f107 0344 	add.w	r3, r7, #68	; 0x44
 800280a:	60bb      	str	r3, [r7, #8]

	int num_chars_to_print = vsnprintf(formatted_str, sizeof(formatted_str), fmt, arglist);
 800280c:	f107 000c 	add.w	r0, r7, #12
 8002810:	68bb      	ldr	r3, [r7, #8]
 8002812:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8002814:	2128      	movs	r1, #40	; 0x28
 8002816:	f010 f8cb 	bl	80129b0 <vsniprintf>
 800281a:	6378      	str	r0, [r7, #52]	; 0x34
	va_end(arglist);

	if (num_chars_to_print < 0) return;
 800281c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800281e:	2b00      	cmp	r3, #0
 8002820:	db0b      	blt.n	800283a <LCD_Print+0x46>
	LCD_DrawString(xc * WIDTH_EN_CHAR, yc * HEIGHT_EN_CHAR, formatted_str);
 8002822:	88fb      	ldrh	r3, [r7, #6]
 8002824:	00db      	lsls	r3, r3, #3
 8002826:	b298      	uxth	r0, r3
 8002828:	88bb      	ldrh	r3, [r7, #4]
 800282a:	011b      	lsls	r3, r3, #4
 800282c:	b29b      	uxth	r3, r3
 800282e:	f107 020c 	add.w	r2, r7, #12
 8002832:	4619      	mov	r1, r3
 8002834:	f7ff ffae 	bl	8002794 <LCD_DrawString>
 8002838:	e000      	b.n	800283c <LCD_Print+0x48>
	if (num_chars_to_print < 0) return;
 800283a:	bf00      	nop
}
 800283c:	3738      	adds	r7, #56	; 0x38
 800283e:	46bd      	mov	sp, r7
 8002840:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8002844:	b002      	add	sp, #8
 8002846:	4770      	bx	lr

08002848 <HAL_TIM_PeriodElapsedCallback>:

uint32_t audio_interrupt_counts = 0;
uint32_t audio_interrupt_start_tick = 0;
uint32_t mix_interrupt_counts = 0;
uint32_t mix_interrupt_start_tick = 0;
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8002848:	b580      	push	{r7, lr}
 800284a:	b082      	sub	sp, #8
 800284c:	af00      	add	r7, sp, #0
 800284e:	6078      	str	r0, [r7, #4]
	if (htim == &htim3) {
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	4a23      	ldr	r2, [pc, #140]	; (80028e0 <HAL_TIM_PeriodElapsedCallback+0x98>)
 8002854:	4293      	cmp	r3, r2
 8002856:	d134      	bne.n	80028c2 <HAL_TIM_PeriodElapsedCallback+0x7a>
		drum_interrupt_counts++;
 8002858:	4b22      	ldr	r3, [pc, #136]	; (80028e4 <HAL_TIM_PeriodElapsedCallback+0x9c>)
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	3301      	adds	r3, #1
 800285e:	4a21      	ldr	r2, [pc, #132]	; (80028e4 <HAL_TIM_PeriodElapsedCallback+0x9c>)
 8002860:	6013      	str	r3, [r2, #0]
		DrumUpdate(0);
 8002862:	2000      	movs	r0, #0
 8002864:	f7ff fa5c 	bl	8001d20 <DrumUpdate>

//		if (drum_interrupt_counts % 2 == 0) {

		keyboardhid.KEYCODE1 = drums[0].state >= DRUM_HIT ? 0x07 : 0x00;  // press 'd'
 8002868:	4b1f      	ldr	r3, [pc, #124]	; (80028e8 <HAL_TIM_PeriodElapsedCallback+0xa0>)
 800286a:	7a1b      	ldrb	r3, [r3, #8]
 800286c:	2b00      	cmp	r3, #0
 800286e:	d001      	beq.n	8002874 <HAL_TIM_PeriodElapsedCallback+0x2c>
 8002870:	2207      	movs	r2, #7
 8002872:	e000      	b.n	8002876 <HAL_TIM_PeriodElapsedCallback+0x2e>
 8002874:	2200      	movs	r2, #0
 8002876:	4b1d      	ldr	r3, [pc, #116]	; (80028ec <HAL_TIM_PeriodElapsedCallback+0xa4>)
 8002878:	709a      	strb	r2, [r3, #2]
		keyboardhid.KEYCODE2 = drums[1].state >= DRUM_HIT ? 0x09 : 0x00;  // press 'f'
 800287a:	4b1b      	ldr	r3, [pc, #108]	; (80028e8 <HAL_TIM_PeriodElapsedCallback+0xa0>)
 800287c:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8002880:	2b00      	cmp	r3, #0
 8002882:	d001      	beq.n	8002888 <HAL_TIM_PeriodElapsedCallback+0x40>
 8002884:	2209      	movs	r2, #9
 8002886:	e000      	b.n	800288a <HAL_TIM_PeriodElapsedCallback+0x42>
 8002888:	2200      	movs	r2, #0
 800288a:	4b18      	ldr	r3, [pc, #96]	; (80028ec <HAL_TIM_PeriodElapsedCallback+0xa4>)
 800288c:	70da      	strb	r2, [r3, #3]
		keyboardhid.KEYCODE3 = drums[2].state >= DRUM_HIT ? 0x0d : 0x00;  // press 'j'
 800288e:	4b16      	ldr	r3, [pc, #88]	; (80028e8 <HAL_TIM_PeriodElapsedCallback+0xa0>)
 8002890:	f893 3068 	ldrb.w	r3, [r3, #104]	; 0x68
 8002894:	2b00      	cmp	r3, #0
 8002896:	d001      	beq.n	800289c <HAL_TIM_PeriodElapsedCallback+0x54>
 8002898:	220d      	movs	r2, #13
 800289a:	e000      	b.n	800289e <HAL_TIM_PeriodElapsedCallback+0x56>
 800289c:	2200      	movs	r2, #0
 800289e:	4b13      	ldr	r3, [pc, #76]	; (80028ec <HAL_TIM_PeriodElapsedCallback+0xa4>)
 80028a0:	711a      	strb	r2, [r3, #4]
		keyboardhid.KEYCODE4 = drums[3].state >= DRUM_HIT ? 0x0e : 0x00;  // press 'k'
 80028a2:	4b11      	ldr	r3, [pc, #68]	; (80028e8 <HAL_TIM_PeriodElapsedCallback+0xa0>)
 80028a4:	f893 3098 	ldrb.w	r3, [r3, #152]	; 0x98
 80028a8:	2b00      	cmp	r3, #0
 80028aa:	d001      	beq.n	80028b0 <HAL_TIM_PeriodElapsedCallback+0x68>
 80028ac:	220e      	movs	r2, #14
 80028ae:	e000      	b.n	80028b2 <HAL_TIM_PeriodElapsedCallback+0x6a>
 80028b0:	2200      	movs	r2, #0
 80028b2:	4b0e      	ldr	r3, [pc, #56]	; (80028ec <HAL_TIM_PeriodElapsedCallback+0xa4>)
 80028b4:	715a      	strb	r2, [r3, #5]
		USBD_HID_SendReport(&hUsbDeviceFS, &keyboardhid, sizeof(keyboardhid));
 80028b6:	2208      	movs	r2, #8
 80028b8:	490c      	ldr	r1, [pc, #48]	; (80028ec <HAL_TIM_PeriodElapsedCallback+0xa4>)
 80028ba:	480d      	ldr	r0, [pc, #52]	; (80028f0 <HAL_TIM_PeriodElapsedCallback+0xa8>)
 80028bc:	f00b f8f2 	bl	800daa4 <USBD_HID_SendReport>

	else if (htim == &htim4) {
		mix_interrupt_counts++;
		PrecomputeMix();
	}
}
 80028c0:	e00a      	b.n	80028d8 <HAL_TIM_PeriodElapsedCallback+0x90>
	else if (htim == &htim4) {
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	4a0b      	ldr	r2, [pc, #44]	; (80028f4 <HAL_TIM_PeriodElapsedCallback+0xac>)
 80028c6:	4293      	cmp	r3, r2
 80028c8:	d106      	bne.n	80028d8 <HAL_TIM_PeriodElapsedCallback+0x90>
		mix_interrupt_counts++;
 80028ca:	4b0b      	ldr	r3, [pc, #44]	; (80028f8 <HAL_TIM_PeriodElapsedCallback+0xb0>)
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	3301      	adds	r3, #1
 80028d0:	4a09      	ldr	r2, [pc, #36]	; (80028f8 <HAL_TIM_PeriodElapsedCallback+0xb0>)
 80028d2:	6013      	str	r3, [r2, #0]
		PrecomputeMix();
 80028d4:	f7fe fc2a 	bl	800112c <PrecomputeMix>
}
 80028d8:	bf00      	nop
 80028da:	3708      	adds	r7, #8
 80028dc:	46bd      	mov	sp, r7
 80028de:	bd80      	pop	{r7, pc}
 80028e0:	20000dbc 	.word	0x20000dbc
 80028e4:	20000e50 	.word	0x20000e50
 80028e8:	20000a00 	.word	0x20000a00
 80028ec:	20000e54 	.word	0x20000e54
 80028f0:	20000ea8 	.word	0x20000ea8
 80028f4:	20000e04 	.word	0x20000e04
 80028f8:	20000e60 	.word	0x20000e60

080028fc <HAL_GPIO_EXTI_Callback>:

uint16_t btn_callbacks = 0;
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80028fc:	b580      	push	{r7, lr}
 80028fe:	b084      	sub	sp, #16
 8002900:	af00      	add	r7, sp, #0
 8002902:	4603      	mov	r3, r0
 8002904:	80fb      	strh	r3, [r7, #6]
	int keyPressed = ButtonPadCallback(GPIO_Pin);
 8002906:	88fb      	ldrh	r3, [r7, #6]
 8002908:	4618      	mov	r0, r3
 800290a:	f7fe fceb 	bl	80012e4 <ButtonPadCallback>
 800290e:	60f8      	str	r0, [r7, #12]
	ButtonPad_DrumCalibration(keyPressed);
 8002910:	68f8      	ldr	r0, [r7, #12]
 8002912:	f7ff fb39 	bl	8001f88 <ButtonPad_DrumCalibration>


}
 8002916:	bf00      	nop
 8002918:	3710      	adds	r7, #16
 800291a:	46bd      	mov	sp, r7
 800291c:	bd80      	pop	{r7, pc}
	...

08002920 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002920:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002924:	b090      	sub	sp, #64	; 0x40
 8002926:	af08      	add	r7, sp, #32
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002928:	f001 f848 	bl	80039bc <HAL_Init>

  /* USER CODE BEGIN Init */
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800292c:	f000 f908 	bl	8002b40 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002930:	f000 fbac 	bl	800308c <MX_GPIO_Init>
  MX_DMA_Init();
 8002934:	f000 fb70 	bl	8003018 <MX_DMA_Init>
  MX_SPI2_Init();
 8002938:	f000 fa4e 	bl	8002dd8 <MX_SPI2_Init>
  MX_TIM3_Init();
 800293c:	f000 face 	bl	8002edc <MX_TIM3_Init>
  MX_ADC1_Init();
 8002940:	f000 f95e 	bl	8002c00 <MX_ADC1_Init>
  MX_USB_DEVICE_Init();
 8002944:	f00e fec0 	bl	80116c8 <MX_USB_DEVICE_Init>
  MX_SDIO_SD_Init();
 8002948:	f000 fa26 	bl	8002d98 <MX_SDIO_SD_Init>
  MX_FATFS_Init();
 800294c:	f00a febe 	bl	800d6cc <MX_FATFS_Init>
  MX_DAC_Init();
 8002950:	f000 f9c0 	bl	8002cd4 <MX_DAC_Init>
  MX_I2C1_Init();
 8002954:	f000 f9f2 	bl	8002d3c <MX_I2C1_Init>
  MX_TIM2_Init();
 8002958:	f000 fa74 	bl	8002e44 <MX_TIM2_Init>
  MX_TIM4_Init();
 800295c:	f000 fb0c 	bl	8002f78 <MX_TIM4_Init>
  /* USER CODE BEGIN 2 */

  HAL_ADCEx_Calibration_Start(&hadc1);
 8002960:	4864      	ldr	r0, [pc, #400]	; (8002af4 <main+0x1d4>)
 8002962:	f001 fb2f 	bl	8003fc4 <HAL_ADCEx_Calibration_Start>

	ButtonPadInit();
 8002966:	f7fe fc9f 	bl	80012a8 <ButtonPadInit>

	ILI9341_Init();
 800296a:	f7ff fbbd 	bl	80020e8 <ILI9341_Init>
	ILI9341_Set_Rotation(2);
 800296e:	2002      	movs	r0, #2
 8002970:	f7ff fd40 	bl	80023f4 <ILI9341_Set_Rotation>
	LCD_FillScreen(PINK);
 8002974:	f64f 001f 	movw	r0, #63519	; 0xf81f
 8002978:	f7ff fe92 	bl	80026a0 <LCD_FillScreen>


  	// Setting the clock divider somehow helps :D
  	FRESULT fresult = f_mount(&fs, "/", 1);
 800297c:	2201      	movs	r2, #1
 800297e:	495e      	ldr	r1, [pc, #376]	; (8002af8 <main+0x1d8>)
 8002980:	485e      	ldr	r0, [pc, #376]	; (8002afc <main+0x1dc>)
 8002982:	f00e f809 	bl	8010998 <f_mount>
 8002986:	4603      	mov	r3, r0
 8002988:	76fb      	strb	r3, [r7, #27]
  	if (fresult != FR_OK) {
 800298a:	7efb      	ldrb	r3, [r7, #27]
 800298c:	2b00      	cmp	r3, #0
 800298e:	d006      	beq.n	800299e <main+0x7e>
  		LCD_Print(0, 19, "Error: f_mount (%d)", fresult); while (1);
 8002990:	7efb      	ldrb	r3, [r7, #27]
 8002992:	4a5b      	ldr	r2, [pc, #364]	; (8002b00 <main+0x1e0>)
 8002994:	2113      	movs	r1, #19
 8002996:	2000      	movs	r0, #0
 8002998:	f7ff ff2c 	bl	80027f4 <LCD_Print>
 800299c:	e7fe      	b.n	800299c <main+0x7c>
  	}

	DrumInit();
 800299e:	f7fe fe17 	bl	80015d0 <DrumInit>

	HAL_DAC_Start(&hdac, DAC_CHANNEL_1);
 80029a2:	2100      	movs	r1, #0
 80029a4:	4857      	ldr	r0, [pc, #348]	; (8002b04 <main+0x1e4>)
 80029a6:	f001 fcea 	bl	800437e <HAL_DAC_Start>

	HAL_TIM_Base_Start_IT(&htim3);
 80029aa:	4857      	ldr	r0, [pc, #348]	; (8002b08 <main+0x1e8>)
 80029ac:	f007 f8d6 	bl	8009b5c <HAL_TIM_Base_Start_IT>
  	drum_interrupt_start_tick = HAL_GetTick();
 80029b0:	f001 f85c 	bl	8003a6c <HAL_GetTick>
 80029b4:	4603      	mov	r3, r0
 80029b6:	461a      	mov	r2, r3
 80029b8:	4b54      	ldr	r3, [pc, #336]	; (8002b0c <main+0x1ec>)
 80029ba:	601a      	str	r2, [r3, #0]

	HAL_TIM_Base_Start(&htim2);
 80029bc:	4854      	ldr	r0, [pc, #336]	; (8002b10 <main+0x1f0>)
 80029be:	f007 f84f 	bl	8009a60 <HAL_TIM_Base_Start>
	__HAL_TIM_ENABLE_IT(&htim2, TIM_IT_UPDATE);
 80029c2:	4b53      	ldr	r3, [pc, #332]	; (8002b10 <main+0x1f0>)
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	68da      	ldr	r2, [r3, #12]
 80029c8:	4b51      	ldr	r3, [pc, #324]	; (8002b10 <main+0x1f0>)
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	f042 0201 	orr.w	r2, r2, #1
 80029d0:	60da      	str	r2, [r3, #12]
  	audio_interrupt_start_tick = HAL_GetTick();
 80029d2:	f001 f84b 	bl	8003a6c <HAL_GetTick>
 80029d6:	4603      	mov	r3, r0
 80029d8:	4a4e      	ldr	r2, [pc, #312]	; (8002b14 <main+0x1f4>)
 80029da:	6013      	str	r3, [r2, #0]

  	HAL_TIM_Base_Start_IT(&htim4);
 80029dc:	484e      	ldr	r0, [pc, #312]	; (8002b18 <main+0x1f8>)
 80029de:	f007 f8bd 	bl	8009b5c <HAL_TIM_Base_Start_IT>
	mix_interrupt_start_tick = HAL_GetTick();
 80029e2:	f001 f843 	bl	8003a6c <HAL_GetTick>
 80029e6:	4603      	mov	r3, r0
 80029e8:	4a4c      	ldr	r2, [pc, #304]	; (8002b1c <main+0x1fc>)
 80029ea:	6013      	str	r3, [r2, #0]
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

	long last_ticks = 0;
 80029ec:	2300      	movs	r3, #0
 80029ee:	617b      	str	r3, [r7, #20]
	long tft_last_ticks = 0;
 80029f0:	2300      	movs	r3, #0
 80029f2:	61fb      	str	r3, [r7, #28]
	long ticks = 0;
 80029f4:	2300      	movs	r3, #0
 80029f6:	613b      	str	r3, [r7, #16]
	int num_hits = 0;
 80029f8:	2300      	movs	r3, #0
 80029fa:	60fb      	str	r3, [r7, #12]
	int hit_state = 0;
 80029fc:	2300      	movs	r3, #0
 80029fe:	60bb      	str	r3, [r7, #8]
//
//		switchhid.Button = 0x00;  // shift release
//		USBD_HID_SendReport(&hUsbDeviceFS,  (uint8_t*) &switchhid, sizeof (switchhid));
//		HAL_Delay (200);

		if (HAL_GetTick() - tft_last_ticks > 10) {
 8002a00:	f001 f834 	bl	8003a6c <HAL_GetTick>
 8002a04:	4602      	mov	r2, r0
 8002a06:	69fb      	ldr	r3, [r7, #28]
 8002a08:	1ad3      	subs	r3, r2, r3
 8002a0a:	2b0a      	cmp	r3, #10
 8002a0c:	d9f8      	bls.n	8002a00 <main+0xe0>

//			AddDrum((HAL_GetTick() / 1000) % 2);
			int r = 0;
 8002a0e:	2300      	movs	r3, #0
 8002a10:	607b      	str	r3, [r7, #4]
			LCD_Print(0, r++, "%02ld:%02ld:%02ld.%03ld, %6.1f Hz, %2d",
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	1c5a      	adds	r2, r3, #1
 8002a16:	607a      	str	r2, [r7, #4]
 8002a18:	fa1f f883 	uxth.w	r8, r3
					HAL_GetTick() / (1000 * 60 * 60),
 8002a1c:	f001 f826 	bl	8003a6c <HAL_GetTick>
 8002a20:	4603      	mov	r3, r0
			LCD_Print(0, r++, "%02ld:%02ld:%02ld.%03ld, %6.1f Hz, %2d",
 8002a22:	4a3f      	ldr	r2, [pc, #252]	; (8002b20 <main+0x200>)
 8002a24:	fba2 2303 	umull	r2, r3, r2, r3
 8002a28:	ea4f 5953 	mov.w	r9, r3, lsr #21
					HAL_GetTick() / (1000 * 60) % 60,
 8002a2c:	f001 f81e 	bl	8003a6c <HAL_GetTick>
 8002a30:	4603      	mov	r3, r0
 8002a32:	4a3c      	ldr	r2, [pc, #240]	; (8002b24 <main+0x204>)
 8002a34:	fba2 2303 	umull	r2, r3, r2, r3
 8002a38:	0b9a      	lsrs	r2, r3, #14
			LCD_Print(0, r++, "%02ld:%02ld:%02ld.%03ld, %6.1f Hz, %2d",
 8002a3a:	4b3b      	ldr	r3, [pc, #236]	; (8002b28 <main+0x208>)
 8002a3c:	fba3 1302 	umull	r1, r3, r3, r2
 8002a40:	095c      	lsrs	r4, r3, #5
 8002a42:	4623      	mov	r3, r4
 8002a44:	011b      	lsls	r3, r3, #4
 8002a46:	1b1b      	subs	r3, r3, r4
 8002a48:	009b      	lsls	r3, r3, #2
 8002a4a:	1ad4      	subs	r4, r2, r3
					(HAL_GetTick() / 1000) % 60, HAL_GetTick() % 1000,
 8002a4c:	f001 f80e 	bl	8003a6c <HAL_GetTick>
 8002a50:	4603      	mov	r3, r0
 8002a52:	4a36      	ldr	r2, [pc, #216]	; (8002b2c <main+0x20c>)
 8002a54:	fba2 2303 	umull	r2, r3, r2, r3
 8002a58:	099a      	lsrs	r2, r3, #6
			LCD_Print(0, r++, "%02ld:%02ld:%02ld.%03ld, %6.1f Hz, %2d",
 8002a5a:	4b33      	ldr	r3, [pc, #204]	; (8002b28 <main+0x208>)
 8002a5c:	fba3 1302 	umull	r1, r3, r3, r2
 8002a60:	095d      	lsrs	r5, r3, #5
 8002a62:	462b      	mov	r3, r5
 8002a64:	011b      	lsls	r3, r3, #4
 8002a66:	1b5b      	subs	r3, r3, r5
 8002a68:	009b      	lsls	r3, r3, #2
 8002a6a:	1ad5      	subs	r5, r2, r3
					(HAL_GetTick() / 1000) % 60, HAL_GetTick() % 1000,
 8002a6c:	f000 fffe 	bl	8003a6c <HAL_GetTick>
 8002a70:	4603      	mov	r3, r0
			LCD_Print(0, r++, "%02ld:%02ld:%02ld.%03ld, %6.1f Hz, %2d",
 8002a72:	4a2e      	ldr	r2, [pc, #184]	; (8002b2c <main+0x20c>)
 8002a74:	fba2 1203 	umull	r1, r2, r2, r3
 8002a78:	0996      	lsrs	r6, r2, #6
 8002a7a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8002a7e:	fb06 f202 	mul.w	r2, r6, r2
 8002a82:	1a9e      	subs	r6, r3, r2
					(float) drum_interrupt_counts / (HAL_GetTick() - drum_interrupt_start_tick + 1) * 1000,
 8002a84:	4b2a      	ldr	r3, [pc, #168]	; (8002b30 <main+0x210>)
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	4618      	mov	r0, r3
 8002a8a:	f7fe f943 	bl	8000d14 <__aeabi_i2f>
 8002a8e:	4682      	mov	sl, r0
 8002a90:	f000 ffec 	bl	8003a6c <HAL_GetTick>
 8002a94:	4603      	mov	r3, r0
 8002a96:	4a1d      	ldr	r2, [pc, #116]	; (8002b0c <main+0x1ec>)
 8002a98:	6812      	ldr	r2, [r2, #0]
 8002a9a:	1a9b      	subs	r3, r3, r2
 8002a9c:	3301      	adds	r3, #1
 8002a9e:	4618      	mov	r0, r3
 8002aa0:	f7fe f934 	bl	8000d0c <__aeabi_ui2f>
 8002aa4:	4603      	mov	r3, r0
 8002aa6:	4619      	mov	r1, r3
 8002aa8:	4650      	mov	r0, sl
 8002aaa:	f7fe fa3b 	bl	8000f24 <__aeabi_fdiv>
 8002aae:	4603      	mov	r3, r0
 8002ab0:	4920      	ldr	r1, [pc, #128]	; (8002b34 <main+0x214>)
 8002ab2:	4618      	mov	r0, r3
 8002ab4:	f7fe f982 	bl	8000dbc <__aeabi_fmul>
 8002ab8:	4603      	mov	r3, r0
			LCD_Print(0, r++, "%02ld:%02ld:%02ld.%03ld, %6.1f Hz, %2d",
 8002aba:	4618      	mov	r0, r3
 8002abc:	f7fd fd20 	bl	8000500 <__aeabi_f2d>
 8002ac0:	4602      	mov	r2, r0
 8002ac2:	460b      	mov	r3, r1
 8002ac4:	491c      	ldr	r1, [pc, #112]	; (8002b38 <main+0x218>)
 8002ac6:	6809      	ldr	r1, [r1, #0]
 8002ac8:	9106      	str	r1, [sp, #24]
 8002aca:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8002ace:	9602      	str	r6, [sp, #8]
 8002ad0:	9501      	str	r5, [sp, #4]
 8002ad2:	9400      	str	r4, [sp, #0]
 8002ad4:	464b      	mov	r3, r9
 8002ad6:	4a19      	ldr	r2, [pc, #100]	; (8002b3c <main+0x21c>)
 8002ad8:	4641      	mov	r1, r8
 8002ada:	2000      	movs	r0, #0
 8002adc:	f7ff fe8a 	bl	80027f4 <LCD_Print>
					num_tracks);
			LCD_DrumCalibration(&r);
 8002ae0:	1d3b      	adds	r3, r7, #4
 8002ae2:	4618      	mov	r0, r3
 8002ae4:	f7ff f996 	bl	8001e14 <LCD_DrumCalibration>
			tft_last_ticks = HAL_GetTick();
 8002ae8:	f000 ffc0 	bl	8003a6c <HAL_GetTick>
 8002aec:	4603      	mov	r3, r0
 8002aee:	61fb      	str	r3, [r7, #28]
		if (HAL_GetTick() - tft_last_ticks > 10) {
 8002af0:	e786      	b.n	8002a00 <main+0xe0>
 8002af2:	bf00      	nop
 8002af4:	20000b34 	.word	0x20000b34
 8002af8:	08014fb4 	.word	0x08014fb4
 8002afc:	200007c0 	.word	0x200007c0
 8002b00:	08014fb8 	.word	0x08014fb8
 8002b04:	20000ba8 	.word	0x20000ba8
 8002b08:	20000dbc 	.word	0x20000dbc
 8002b0c:	20000e4c 	.word	0x20000e4c
 8002b10:	20000d74 	.word	0x20000d74
 8002b14:	20000e5c 	.word	0x20000e5c
 8002b18:	20000e04 	.word	0x20000e04
 8002b1c:	20000e64 	.word	0x20000e64
 8002b20:	95217cb1 	.word	0x95217cb1
 8002b24:	45e7b273 	.word	0x45e7b273
 8002b28:	88888889 	.word	0x88888889
 8002b2c:	10624dd3 	.word	0x10624dd3
 8002b30:	20000e50 	.word	0x20000e50
 8002b34:	447a0000 	.word	0x447a0000
 8002b38:	2000079c 	.word	0x2000079c
 8002b3c:	08014fcc 	.word	0x08014fcc

08002b40 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002b40:	b580      	push	{r7, lr}
 8002b42:	b096      	sub	sp, #88	; 0x58
 8002b44:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002b46:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8002b4a:	2228      	movs	r2, #40	; 0x28
 8002b4c:	2100      	movs	r1, #0
 8002b4e:	4618      	mov	r0, r3
 8002b50:	f00f f9ae 	bl	8011eb0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002b54:	f107 031c 	add.w	r3, r7, #28
 8002b58:	2200      	movs	r2, #0
 8002b5a:	601a      	str	r2, [r3, #0]
 8002b5c:	605a      	str	r2, [r3, #4]
 8002b5e:	609a      	str	r2, [r3, #8]
 8002b60:	60da      	str	r2, [r3, #12]
 8002b62:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002b64:	1d3b      	adds	r3, r7, #4
 8002b66:	2200      	movs	r2, #0
 8002b68:	601a      	str	r2, [r3, #0]
 8002b6a:	605a      	str	r2, [r3, #4]
 8002b6c:	609a      	str	r2, [r3, #8]
 8002b6e:	60da      	str	r2, [r3, #12]
 8002b70:	611a      	str	r2, [r3, #16]
 8002b72:	615a      	str	r2, [r3, #20]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002b74:	2301      	movs	r3, #1
 8002b76:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002b78:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002b7c:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8002b7e:	2300      	movs	r3, #0
 8002b80:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002b82:	2301      	movs	r3, #1
 8002b84:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002b86:	2302      	movs	r3, #2
 8002b88:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002b8a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002b8e:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8002b90:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8002b94:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002b96:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8002b9a:	4618      	mov	r0, r3
 8002b9c:	f004 fd7a 	bl	8007694 <HAL_RCC_OscConfig>
 8002ba0:	4603      	mov	r3, r0
 8002ba2:	2b00      	cmp	r3, #0
 8002ba4:	d001      	beq.n	8002baa <SystemClock_Config+0x6a>
  {
    Error_Handler();
 8002ba6:	f000 fb3f 	bl	8003228 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002baa:	230f      	movs	r3, #15
 8002bac:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002bae:	2302      	movs	r3, #2
 8002bb0:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002bb2:	2300      	movs	r3, #0
 8002bb4:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8002bb6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002bba:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV8;
 8002bbc:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8002bc0:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8002bc2:	f107 031c 	add.w	r3, r7, #28
 8002bc6:	2102      	movs	r1, #2
 8002bc8:	4618      	mov	r0, r3
 8002bca:	f004 ffe5 	bl	8007b98 <HAL_RCC_ClockConfig>
 8002bce:	4603      	mov	r3, r0
 8002bd0:	2b00      	cmp	r3, #0
 8002bd2:	d001      	beq.n	8002bd8 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8002bd4:	f000 fb28 	bl	8003228 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC|RCC_PERIPHCLK_USB;
 8002bd8:	2312      	movs	r3, #18
 8002bda:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV8;
 8002bdc:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8002be0:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLL_DIV1_5;
 8002be2:	2300      	movs	r3, #0
 8002be4:	61bb      	str	r3, [r7, #24]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002be6:	1d3b      	adds	r3, r7, #4
 8002be8:	4618      	mov	r0, r3
 8002bea:	f005 f963 	bl	8007eb4 <HAL_RCCEx_PeriphCLKConfig>
 8002bee:	4603      	mov	r3, r0
 8002bf0:	2b00      	cmp	r3, #0
 8002bf2:	d001      	beq.n	8002bf8 <SystemClock_Config+0xb8>
  {
    Error_Handler();
 8002bf4:	f000 fb18 	bl	8003228 <Error_Handler>
  }
}
 8002bf8:	bf00      	nop
 8002bfa:	3758      	adds	r7, #88	; 0x58
 8002bfc:	46bd      	mov	sp, r7
 8002bfe:	bd80      	pop	{r7, pc}

08002c00 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8002c00:	b580      	push	{r7, lr}
 8002c02:	b084      	sub	sp, #16
 8002c04:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8002c06:	1d3b      	adds	r3, r7, #4
 8002c08:	2200      	movs	r2, #0
 8002c0a:	601a      	str	r2, [r3, #0]
 8002c0c:	605a      	str	r2, [r3, #4]
 8002c0e:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8002c10:	4b2e      	ldr	r3, [pc, #184]	; (8002ccc <MX_ADC1_Init+0xcc>)
 8002c12:	4a2f      	ldr	r2, [pc, #188]	; (8002cd0 <MX_ADC1_Init+0xd0>)
 8002c14:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8002c16:	4b2d      	ldr	r3, [pc, #180]	; (8002ccc <MX_ADC1_Init+0xcc>)
 8002c18:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002c1c:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8002c1e:	4b2b      	ldr	r3, [pc, #172]	; (8002ccc <MX_ADC1_Init+0xcc>)
 8002c20:	2201      	movs	r2, #1
 8002c22:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8002c24:	4b29      	ldr	r3, [pc, #164]	; (8002ccc <MX_ADC1_Init+0xcc>)
 8002c26:	2200      	movs	r2, #0
 8002c28:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002c2a:	4b28      	ldr	r3, [pc, #160]	; (8002ccc <MX_ADC1_Init+0xcc>)
 8002c2c:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 8002c30:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8002c32:	4b26      	ldr	r3, [pc, #152]	; (8002ccc <MX_ADC1_Init+0xcc>)
 8002c34:	2200      	movs	r2, #0
 8002c36:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 4;
 8002c38:	4b24      	ldr	r3, [pc, #144]	; (8002ccc <MX_ADC1_Init+0xcc>)
 8002c3a:	2204      	movs	r2, #4
 8002c3c:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8002c3e:	4823      	ldr	r0, [pc, #140]	; (8002ccc <MX_ADC1_Init+0xcc>)
 8002c40:	f000 ff42 	bl	8003ac8 <HAL_ADC_Init>
 8002c44:	4603      	mov	r3, r0
 8002c46:	2b00      	cmp	r3, #0
 8002c48:	d001      	beq.n	8002c4e <MX_ADC1_Init+0x4e>
  {
    Error_Handler();
 8002c4a:	f000 faed 	bl	8003228 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8002c4e:	2300      	movs	r3, #0
 8002c50:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8002c52:	2301      	movs	r3, #1
 8002c54:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_239CYCLES_5;
 8002c56:	2307      	movs	r3, #7
 8002c58:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002c5a:	1d3b      	adds	r3, r7, #4
 8002c5c:	4619      	mov	r1, r3
 8002c5e:	481b      	ldr	r0, [pc, #108]	; (8002ccc <MX_ADC1_Init+0xcc>)
 8002c60:	f001 f81c 	bl	8003c9c <HAL_ADC_ConfigChannel>
 8002c64:	4603      	mov	r3, r0
 8002c66:	2b00      	cmp	r3, #0
 8002c68:	d001      	beq.n	8002c6e <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 8002c6a:	f000 fadd 	bl	8003228 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8002c6e:	2301      	movs	r3, #1
 8002c70:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8002c72:	2302      	movs	r3, #2
 8002c74:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002c76:	1d3b      	adds	r3, r7, #4
 8002c78:	4619      	mov	r1, r3
 8002c7a:	4814      	ldr	r0, [pc, #80]	; (8002ccc <MX_ADC1_Init+0xcc>)
 8002c7c:	f001 f80e 	bl	8003c9c <HAL_ADC_ConfigChannel>
 8002c80:	4603      	mov	r3, r0
 8002c82:	2b00      	cmp	r3, #0
 8002c84:	d001      	beq.n	8002c8a <MX_ADC1_Init+0x8a>
  {
    Error_Handler();
 8002c86:	f000 facf 	bl	8003228 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8002c8a:	2302      	movs	r3, #2
 8002c8c:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8002c8e:	2303      	movs	r3, #3
 8002c90:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002c92:	1d3b      	adds	r3, r7, #4
 8002c94:	4619      	mov	r1, r3
 8002c96:	480d      	ldr	r0, [pc, #52]	; (8002ccc <MX_ADC1_Init+0xcc>)
 8002c98:	f001 f800 	bl	8003c9c <HAL_ADC_ConfigChannel>
 8002c9c:	4603      	mov	r3, r0
 8002c9e:	2b00      	cmp	r3, #0
 8002ca0:	d001      	beq.n	8002ca6 <MX_ADC1_Init+0xa6>
  {
    Error_Handler();
 8002ca2:	f000 fac1 	bl	8003228 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8002ca6:	2303      	movs	r3, #3
 8002ca8:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 8002caa:	2304      	movs	r3, #4
 8002cac:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002cae:	1d3b      	adds	r3, r7, #4
 8002cb0:	4619      	mov	r1, r3
 8002cb2:	4806      	ldr	r0, [pc, #24]	; (8002ccc <MX_ADC1_Init+0xcc>)
 8002cb4:	f000 fff2 	bl	8003c9c <HAL_ADC_ConfigChannel>
 8002cb8:	4603      	mov	r3, r0
 8002cba:	2b00      	cmp	r3, #0
 8002cbc:	d001      	beq.n	8002cc2 <MX_ADC1_Init+0xc2>
  {
    Error_Handler();
 8002cbe:	f000 fab3 	bl	8003228 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8002cc2:	bf00      	nop
 8002cc4:	3710      	adds	r7, #16
 8002cc6:	46bd      	mov	sp, r7
 8002cc8:	bd80      	pop	{r7, pc}
 8002cca:	bf00      	nop
 8002ccc:	20000b34 	.word	0x20000b34
 8002cd0:	40012400 	.word	0x40012400

08002cd4 <MX_DAC_Init>:
  * @brief DAC Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC_Init(void)
{
 8002cd4:	b580      	push	{r7, lr}
 8002cd6:	b082      	sub	sp, #8
 8002cd8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC_Init 0 */

  /* USER CODE END DAC_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8002cda:	463b      	mov	r3, r7
 8002cdc:	2200      	movs	r2, #0
 8002cde:	601a      	str	r2, [r3, #0]
 8002ce0:	605a      	str	r2, [r3, #4]

  /* USER CODE END DAC_Init 1 */

  /** DAC Initialization
  */
  hdac.Instance = DAC;
 8002ce2:	4b14      	ldr	r3, [pc, #80]	; (8002d34 <MX_DAC_Init+0x60>)
 8002ce4:	4a14      	ldr	r2, [pc, #80]	; (8002d38 <MX_DAC_Init+0x64>)
 8002ce6:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac) != HAL_OK)
 8002ce8:	4812      	ldr	r0, [pc, #72]	; (8002d34 <MX_DAC_Init+0x60>)
 8002cea:	f001 fb26 	bl	800433a <HAL_DAC_Init>
 8002cee:	4603      	mov	r3, r0
 8002cf0:	2b00      	cmp	r3, #0
 8002cf2:	d001      	beq.n	8002cf8 <MX_DAC_Init+0x24>
  {
    Error_Handler();
 8002cf4:	f000 fa98 	bl	8003228 <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_T2_TRGO;
 8002cf8:	2324      	movs	r3, #36	; 0x24
 8002cfa:	603b      	str	r3, [r7, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8002cfc:	2300      	movs	r3, #0
 8002cfe:	607b      	str	r3, [r7, #4]
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8002d00:	463b      	mov	r3, r7
 8002d02:	2200      	movs	r2, #0
 8002d04:	4619      	mov	r1, r3
 8002d06:	480b      	ldr	r0, [pc, #44]	; (8002d34 <MX_DAC_Init+0x60>)
 8002d08:	f001 fc98 	bl	800463c <HAL_DAC_ConfigChannel>
 8002d0c:	4603      	mov	r3, r0
 8002d0e:	2b00      	cmp	r3, #0
 8002d10:	d001      	beq.n	8002d16 <MX_DAC_Init+0x42>
  {
    Error_Handler();
 8002d12:	f000 fa89 	bl	8003228 <Error_Handler>
  }

  /** DAC channel OUT2 config
  */
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 8002d16:	463b      	mov	r3, r7
 8002d18:	2210      	movs	r2, #16
 8002d1a:	4619      	mov	r1, r3
 8002d1c:	4805      	ldr	r0, [pc, #20]	; (8002d34 <MX_DAC_Init+0x60>)
 8002d1e:	f001 fc8d 	bl	800463c <HAL_DAC_ConfigChannel>
 8002d22:	4603      	mov	r3, r0
 8002d24:	2b00      	cmp	r3, #0
 8002d26:	d001      	beq.n	8002d2c <MX_DAC_Init+0x58>
  {
    Error_Handler();
 8002d28:	f000 fa7e 	bl	8003228 <Error_Handler>
  }
  /* USER CODE BEGIN DAC_Init 2 */

  /* USER CODE END DAC_Init 2 */

}
 8002d2c:	bf00      	nop
 8002d2e:	3708      	adds	r7, #8
 8002d30:	46bd      	mov	sp, r7
 8002d32:	bd80      	pop	{r7, pc}
 8002d34:	20000ba8 	.word	0x20000ba8
 8002d38:	40007400 	.word	0x40007400

08002d3c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8002d3c:	b580      	push	{r7, lr}
 8002d3e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8002d40:	4b12      	ldr	r3, [pc, #72]	; (8002d8c <MX_I2C1_Init+0x50>)
 8002d42:	4a13      	ldr	r2, [pc, #76]	; (8002d90 <MX_I2C1_Init+0x54>)
 8002d44:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8002d46:	4b11      	ldr	r3, [pc, #68]	; (8002d8c <MX_I2C1_Init+0x50>)
 8002d48:	4a12      	ldr	r2, [pc, #72]	; (8002d94 <MX_I2C1_Init+0x58>)
 8002d4a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8002d4c:	4b0f      	ldr	r3, [pc, #60]	; (8002d8c <MX_I2C1_Init+0x50>)
 8002d4e:	2200      	movs	r2, #0
 8002d50:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8002d52:	4b0e      	ldr	r3, [pc, #56]	; (8002d8c <MX_I2C1_Init+0x50>)
 8002d54:	2200      	movs	r2, #0
 8002d56:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002d58:	4b0c      	ldr	r3, [pc, #48]	; (8002d8c <MX_I2C1_Init+0x50>)
 8002d5a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8002d5e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002d60:	4b0a      	ldr	r3, [pc, #40]	; (8002d8c <MX_I2C1_Init+0x50>)
 8002d62:	2200      	movs	r2, #0
 8002d64:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8002d66:	4b09      	ldr	r3, [pc, #36]	; (8002d8c <MX_I2C1_Init+0x50>)
 8002d68:	2200      	movs	r2, #0
 8002d6a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002d6c:	4b07      	ldr	r3, [pc, #28]	; (8002d8c <MX_I2C1_Init+0x50>)
 8002d6e:	2200      	movs	r2, #0
 8002d70:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002d72:	4b06      	ldr	r3, [pc, #24]	; (8002d8c <MX_I2C1_Init+0x50>)
 8002d74:	2200      	movs	r2, #0
 8002d76:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002d78:	4804      	ldr	r0, [pc, #16]	; (8002d8c <MX_I2C1_Init+0x50>)
 8002d7a:	f002 fa97 	bl	80052ac <HAL_I2C_Init>
 8002d7e:	4603      	mov	r3, r0
 8002d80:	2b00      	cmp	r3, #0
 8002d82:	d001      	beq.n	8002d88 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8002d84:	f000 fa50 	bl	8003228 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8002d88:	bf00      	nop
 8002d8a:	bd80      	pop	{r7, pc}
 8002d8c:	20000c44 	.word	0x20000c44
 8002d90:	40005400 	.word	0x40005400
 8002d94:	000186a0 	.word	0x000186a0

08002d98 <MX_SDIO_SD_Init>:
  * @brief SDIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_SDIO_SD_Init(void)
{
 8002d98:	b480      	push	{r7}
 8002d9a:	af00      	add	r7, sp, #0
  /* USER CODE END SDIO_Init 0 */

  /* USER CODE BEGIN SDIO_Init 1 */

  /* USER CODE END SDIO_Init 1 */
  hsd.Instance = SDIO;
 8002d9c:	4b0c      	ldr	r3, [pc, #48]	; (8002dd0 <MX_SDIO_SD_Init+0x38>)
 8002d9e:	4a0d      	ldr	r2, [pc, #52]	; (8002dd4 <MX_SDIO_SD_Init+0x3c>)
 8002da0:	601a      	str	r2, [r3, #0]
  hsd.Init.ClockEdge = SDIO_CLOCK_EDGE_RISING;
 8002da2:	4b0b      	ldr	r3, [pc, #44]	; (8002dd0 <MX_SDIO_SD_Init+0x38>)
 8002da4:	2200      	movs	r2, #0
 8002da6:	605a      	str	r2, [r3, #4]
  hsd.Init.ClockBypass = SDIO_CLOCK_BYPASS_DISABLE;
 8002da8:	4b09      	ldr	r3, [pc, #36]	; (8002dd0 <MX_SDIO_SD_Init+0x38>)
 8002daa:	2200      	movs	r2, #0
 8002dac:	609a      	str	r2, [r3, #8]
  hsd.Init.ClockPowerSave = SDIO_CLOCK_POWER_SAVE_DISABLE;
 8002dae:	4b08      	ldr	r3, [pc, #32]	; (8002dd0 <MX_SDIO_SD_Init+0x38>)
 8002db0:	2200      	movs	r2, #0
 8002db2:	60da      	str	r2, [r3, #12]
  hsd.Init.BusWide = SDIO_BUS_WIDE_1B;
 8002db4:	4b06      	ldr	r3, [pc, #24]	; (8002dd0 <MX_SDIO_SD_Init+0x38>)
 8002db6:	2200      	movs	r2, #0
 8002db8:	611a      	str	r2, [r3, #16]
  hsd.Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 8002dba:	4b05      	ldr	r3, [pc, #20]	; (8002dd0 <MX_SDIO_SD_Init+0x38>)
 8002dbc:	2200      	movs	r2, #0
 8002dbe:	615a      	str	r2, [r3, #20]
  hsd.Init.ClockDiv = 100;
 8002dc0:	4b03      	ldr	r3, [pc, #12]	; (8002dd0 <MX_SDIO_SD_Init+0x38>)
 8002dc2:	2264      	movs	r2, #100	; 0x64
 8002dc4:	619a      	str	r2, [r3, #24]
  /* USER CODE BEGIN SDIO_Init 2 */

  /* USER CODE END SDIO_Init 2 */

}
 8002dc6:	bf00      	nop
 8002dc8:	46bd      	mov	sp, r7
 8002dca:	bc80      	pop	{r7}
 8002dcc:	4770      	bx	lr
 8002dce:	bf00      	nop
 8002dd0:	20000c98 	.word	0x20000c98
 8002dd4:	40018000 	.word	0x40018000

08002dd8 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8002dd8:	b580      	push	{r7, lr}
 8002dda:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8002ddc:	4b17      	ldr	r3, [pc, #92]	; (8002e3c <MX_SPI2_Init+0x64>)
 8002dde:	4a18      	ldr	r2, [pc, #96]	; (8002e40 <MX_SPI2_Init+0x68>)
 8002de0:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8002de2:	4b16      	ldr	r3, [pc, #88]	; (8002e3c <MX_SPI2_Init+0x64>)
 8002de4:	f44f 7282 	mov.w	r2, #260	; 0x104
 8002de8:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8002dea:	4b14      	ldr	r3, [pc, #80]	; (8002e3c <MX_SPI2_Init+0x64>)
 8002dec:	2200      	movs	r2, #0
 8002dee:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8002df0:	4b12      	ldr	r3, [pc, #72]	; (8002e3c <MX_SPI2_Init+0x64>)
 8002df2:	2200      	movs	r2, #0
 8002df4:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002df6:	4b11      	ldr	r3, [pc, #68]	; (8002e3c <MX_SPI2_Init+0x64>)
 8002df8:	2200      	movs	r2, #0
 8002dfa:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002dfc:	4b0f      	ldr	r3, [pc, #60]	; (8002e3c <MX_SPI2_Init+0x64>)
 8002dfe:	2200      	movs	r2, #0
 8002e00:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8002e02:	4b0e      	ldr	r3, [pc, #56]	; (8002e3c <MX_SPI2_Init+0x64>)
 8002e04:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002e08:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002e0a:	4b0c      	ldr	r3, [pc, #48]	; (8002e3c <MX_SPI2_Init+0x64>)
 8002e0c:	2200      	movs	r2, #0
 8002e0e:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002e10:	4b0a      	ldr	r3, [pc, #40]	; (8002e3c <MX_SPI2_Init+0x64>)
 8002e12:	2200      	movs	r2, #0
 8002e14:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8002e16:	4b09      	ldr	r3, [pc, #36]	; (8002e3c <MX_SPI2_Init+0x64>)
 8002e18:	2200      	movs	r2, #0
 8002e1a:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002e1c:	4b07      	ldr	r3, [pc, #28]	; (8002e3c <MX_SPI2_Init+0x64>)
 8002e1e:	2200      	movs	r2, #0
 8002e20:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 8002e22:	4b06      	ldr	r3, [pc, #24]	; (8002e3c <MX_SPI2_Init+0x64>)
 8002e24:	220a      	movs	r2, #10
 8002e26:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8002e28:	4804      	ldr	r0, [pc, #16]	; (8002e3c <MX_SPI2_Init+0x64>)
 8002e2a:	f006 fb5c 	bl	80094e6 <HAL_SPI_Init>
 8002e2e:	4603      	mov	r3, r0
 8002e30:	2b00      	cmp	r3, #0
 8002e32:	d001      	beq.n	8002e38 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8002e34:	f000 f9f8 	bl	8003228 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8002e38:	bf00      	nop
 8002e3a:	bd80      	pop	{r7, pc}
 8002e3c:	20000d1c 	.word	0x20000d1c
 8002e40:	40003800 	.word	0x40003800

08002e44 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8002e44:	b580      	push	{r7, lr}
 8002e46:	b086      	sub	sp, #24
 8002e48:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002e4a:	f107 0308 	add.w	r3, r7, #8
 8002e4e:	2200      	movs	r2, #0
 8002e50:	601a      	str	r2, [r3, #0]
 8002e52:	605a      	str	r2, [r3, #4]
 8002e54:	609a      	str	r2, [r3, #8]
 8002e56:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002e58:	463b      	mov	r3, r7
 8002e5a:	2200      	movs	r2, #0
 8002e5c:	601a      	str	r2, [r3, #0]
 8002e5e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002e60:	4b1d      	ldr	r3, [pc, #116]	; (8002ed8 <MX_TIM2_Init+0x94>)
 8002e62:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002e66:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8002e68:	4b1b      	ldr	r3, [pc, #108]	; (8002ed8 <MX_TIM2_Init+0x94>)
 8002e6a:	2200      	movs	r2, #0
 8002e6c:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002e6e:	4b1a      	ldr	r3, [pc, #104]	; (8002ed8 <MX_TIM2_Init+0x94>)
 8002e70:	2200      	movs	r2, #0
 8002e72:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1499;
 8002e74:	4b18      	ldr	r3, [pc, #96]	; (8002ed8 <MX_TIM2_Init+0x94>)
 8002e76:	f240 52db 	movw	r2, #1499	; 0x5db
 8002e7a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002e7c:	4b16      	ldr	r3, [pc, #88]	; (8002ed8 <MX_TIM2_Init+0x94>)
 8002e7e:	2200      	movs	r2, #0
 8002e80:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002e82:	4b15      	ldr	r3, [pc, #84]	; (8002ed8 <MX_TIM2_Init+0x94>)
 8002e84:	2200      	movs	r2, #0
 8002e86:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002e88:	4813      	ldr	r0, [pc, #76]	; (8002ed8 <MX_TIM2_Init+0x94>)
 8002e8a:	f006 fd99 	bl	80099c0 <HAL_TIM_Base_Init>
 8002e8e:	4603      	mov	r3, r0
 8002e90:	2b00      	cmp	r3, #0
 8002e92:	d001      	beq.n	8002e98 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8002e94:	f000 f9c8 	bl	8003228 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002e98:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002e9c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002e9e:	f107 0308 	add.w	r3, r7, #8
 8002ea2:	4619      	mov	r1, r3
 8002ea4:	480c      	ldr	r0, [pc, #48]	; (8002ed8 <MX_TIM2_Init+0x94>)
 8002ea6:	f006 ffc1 	bl	8009e2c <HAL_TIM_ConfigClockSource>
 8002eaa:	4603      	mov	r3, r0
 8002eac:	2b00      	cmp	r3, #0
 8002eae:	d001      	beq.n	8002eb4 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8002eb0:	f000 f9ba 	bl	8003228 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8002eb4:	2320      	movs	r3, #32
 8002eb6:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_ENABLE;
 8002eb8:	2380      	movs	r3, #128	; 0x80
 8002eba:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002ebc:	463b      	mov	r3, r7
 8002ebe:	4619      	mov	r1, r3
 8002ec0:	4805      	ldr	r0, [pc, #20]	; (8002ed8 <MX_TIM2_Init+0x94>)
 8002ec2:	f007 fa83 	bl	800a3cc <HAL_TIMEx_MasterConfigSynchronization>
 8002ec6:	4603      	mov	r3, r0
 8002ec8:	2b00      	cmp	r3, #0
 8002eca:	d001      	beq.n	8002ed0 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8002ecc:	f000 f9ac 	bl	8003228 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8002ed0:	bf00      	nop
 8002ed2:	3718      	adds	r7, #24
 8002ed4:	46bd      	mov	sp, r7
 8002ed6:	bd80      	pop	{r7, pc}
 8002ed8:	20000d74 	.word	0x20000d74

08002edc <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8002edc:	b580      	push	{r7, lr}
 8002ede:	b086      	sub	sp, #24
 8002ee0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002ee2:	f107 0308 	add.w	r3, r7, #8
 8002ee6:	2200      	movs	r2, #0
 8002ee8:	601a      	str	r2, [r3, #0]
 8002eea:	605a      	str	r2, [r3, #4]
 8002eec:	609a      	str	r2, [r3, #8]
 8002eee:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002ef0:	463b      	mov	r3, r7
 8002ef2:	2200      	movs	r2, #0
 8002ef4:	601a      	str	r2, [r3, #0]
 8002ef6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002ef8:	4b1d      	ldr	r3, [pc, #116]	; (8002f70 <MX_TIM3_Init+0x94>)
 8002efa:	4a1e      	ldr	r2, [pc, #120]	; (8002f74 <MX_TIM3_Init+0x98>)
 8002efc:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 719;
 8002efe:	4b1c      	ldr	r3, [pc, #112]	; (8002f70 <MX_TIM3_Init+0x94>)
 8002f00:	f240 22cf 	movw	r2, #719	; 0x2cf
 8002f04:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002f06:	4b1a      	ldr	r3, [pc, #104]	; (8002f70 <MX_TIM3_Init+0x94>)
 8002f08:	2200      	movs	r2, #0
 8002f0a:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 49;
 8002f0c:	4b18      	ldr	r3, [pc, #96]	; (8002f70 <MX_TIM3_Init+0x94>)
 8002f0e:	2231      	movs	r2, #49	; 0x31
 8002f10:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002f12:	4b17      	ldr	r3, [pc, #92]	; (8002f70 <MX_TIM3_Init+0x94>)
 8002f14:	2200      	movs	r2, #0
 8002f16:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002f18:	4b15      	ldr	r3, [pc, #84]	; (8002f70 <MX_TIM3_Init+0x94>)
 8002f1a:	2200      	movs	r2, #0
 8002f1c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8002f1e:	4814      	ldr	r0, [pc, #80]	; (8002f70 <MX_TIM3_Init+0x94>)
 8002f20:	f006 fd4e 	bl	80099c0 <HAL_TIM_Base_Init>
 8002f24:	4603      	mov	r3, r0
 8002f26:	2b00      	cmp	r3, #0
 8002f28:	d001      	beq.n	8002f2e <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 8002f2a:	f000 f97d 	bl	8003228 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002f2e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002f32:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8002f34:	f107 0308 	add.w	r3, r7, #8
 8002f38:	4619      	mov	r1, r3
 8002f3a:	480d      	ldr	r0, [pc, #52]	; (8002f70 <MX_TIM3_Init+0x94>)
 8002f3c:	f006 ff76 	bl	8009e2c <HAL_TIM_ConfigClockSource>
 8002f40:	4603      	mov	r3, r0
 8002f42:	2b00      	cmp	r3, #0
 8002f44:	d001      	beq.n	8002f4a <MX_TIM3_Init+0x6e>
  {
    Error_Handler();
 8002f46:	f000 f96f 	bl	8003228 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002f4a:	2300      	movs	r3, #0
 8002f4c:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002f4e:	2300      	movs	r3, #0
 8002f50:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002f52:	463b      	mov	r3, r7
 8002f54:	4619      	mov	r1, r3
 8002f56:	4806      	ldr	r0, [pc, #24]	; (8002f70 <MX_TIM3_Init+0x94>)
 8002f58:	f007 fa38 	bl	800a3cc <HAL_TIMEx_MasterConfigSynchronization>
 8002f5c:	4603      	mov	r3, r0
 8002f5e:	2b00      	cmp	r3, #0
 8002f60:	d001      	beq.n	8002f66 <MX_TIM3_Init+0x8a>
  {
    Error_Handler();
 8002f62:	f000 f961 	bl	8003228 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8002f66:	bf00      	nop
 8002f68:	3718      	adds	r7, #24
 8002f6a:	46bd      	mov	sp, r7
 8002f6c:	bd80      	pop	{r7, pc}
 8002f6e:	bf00      	nop
 8002f70:	20000dbc 	.word	0x20000dbc
 8002f74:	40000400 	.word	0x40000400

08002f78 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8002f78:	b580      	push	{r7, lr}
 8002f7a:	b088      	sub	sp, #32
 8002f7c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8002f7e:	f107 030c 	add.w	r3, r7, #12
 8002f82:	2200      	movs	r2, #0
 8002f84:	601a      	str	r2, [r3, #0]
 8002f86:	605a      	str	r2, [r3, #4]
 8002f88:	609a      	str	r2, [r3, #8]
 8002f8a:	60da      	str	r2, [r3, #12]
 8002f8c:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002f8e:	1d3b      	adds	r3, r7, #4
 8002f90:	2200      	movs	r2, #0
 8002f92:	601a      	str	r2, [r3, #0]
 8002f94:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8002f96:	4b1e      	ldr	r3, [pc, #120]	; (8003010 <MX_TIM4_Init+0x98>)
 8002f98:	4a1e      	ldr	r2, [pc, #120]	; (8003014 <MX_TIM4_Init+0x9c>)
 8002f9a:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8002f9c:	4b1c      	ldr	r3, [pc, #112]	; (8003010 <MX_TIM4_Init+0x98>)
 8002f9e:	2200      	movs	r2, #0
 8002fa0:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002fa2:	4b1b      	ldr	r3, [pc, #108]	; (8003010 <MX_TIM4_Init+0x98>)
 8002fa4:	2200      	movs	r2, #0
 8002fa6:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 499;
 8002fa8:	4b19      	ldr	r3, [pc, #100]	; (8003010 <MX_TIM4_Init+0x98>)
 8002faa:	f240 12f3 	movw	r2, #499	; 0x1f3
 8002fae:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002fb0:	4b17      	ldr	r3, [pc, #92]	; (8003010 <MX_TIM4_Init+0x98>)
 8002fb2:	2200      	movs	r2, #0
 8002fb4:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002fb6:	4b16      	ldr	r3, [pc, #88]	; (8003010 <MX_TIM4_Init+0x98>)
 8002fb8:	2200      	movs	r2, #0
 8002fba:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8002fbc:	4814      	ldr	r0, [pc, #80]	; (8003010 <MX_TIM4_Init+0x98>)
 8002fbe:	f006 fcff 	bl	80099c0 <HAL_TIM_Base_Init>
 8002fc2:	4603      	mov	r3, r0
 8002fc4:	2b00      	cmp	r3, #0
 8002fc6:	d001      	beq.n	8002fcc <MX_TIM4_Init+0x54>
  {
    Error_Handler();
 8002fc8:	f000 f92e 	bl	8003228 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_GATED;
 8002fcc:	2305      	movs	r3, #5
 8002fce:	60fb      	str	r3, [r7, #12]
  sSlaveConfig.InputTrigger = TIM_TS_ITR1;
 8002fd0:	2310      	movs	r3, #16
 8002fd2:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_SlaveConfigSynchro(&htim4, &sSlaveConfig) != HAL_OK)
 8002fd4:	f107 030c 	add.w	r3, r7, #12
 8002fd8:	4619      	mov	r1, r3
 8002fda:	480d      	ldr	r0, [pc, #52]	; (8003010 <MX_TIM4_Init+0x98>)
 8002fdc:	f006 ffed 	bl	8009fba <HAL_TIM_SlaveConfigSynchro>
 8002fe0:	4603      	mov	r3, r0
 8002fe2:	2b00      	cmp	r3, #0
 8002fe4:	d001      	beq.n	8002fea <MX_TIM4_Init+0x72>
  {
    Error_Handler();
 8002fe6:	f000 f91f 	bl	8003228 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002fea:	2300      	movs	r3, #0
 8002fec:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002fee:	2300      	movs	r3, #0
 8002ff0:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8002ff2:	1d3b      	adds	r3, r7, #4
 8002ff4:	4619      	mov	r1, r3
 8002ff6:	4806      	ldr	r0, [pc, #24]	; (8003010 <MX_TIM4_Init+0x98>)
 8002ff8:	f007 f9e8 	bl	800a3cc <HAL_TIMEx_MasterConfigSynchronization>
 8002ffc:	4603      	mov	r3, r0
 8002ffe:	2b00      	cmp	r3, #0
 8003000:	d001      	beq.n	8003006 <MX_TIM4_Init+0x8e>
  {
    Error_Handler();
 8003002:	f000 f911 	bl	8003228 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8003006:	bf00      	nop
 8003008:	3720      	adds	r7, #32
 800300a:	46bd      	mov	sp, r7
 800300c:	bd80      	pop	{r7, pc}
 800300e:	bf00      	nop
 8003010:	20000e04 	.word	0x20000e04
 8003014:	40000800 	.word	0x40000800

08003018 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8003018:	b580      	push	{r7, lr}
 800301a:	b082      	sub	sp, #8
 800301c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800301e:	4b1a      	ldr	r3, [pc, #104]	; (8003088 <MX_DMA_Init+0x70>)
 8003020:	695b      	ldr	r3, [r3, #20]
 8003022:	4a19      	ldr	r2, [pc, #100]	; (8003088 <MX_DMA_Init+0x70>)
 8003024:	f043 0301 	orr.w	r3, r3, #1
 8003028:	6153      	str	r3, [r2, #20]
 800302a:	4b17      	ldr	r3, [pc, #92]	; (8003088 <MX_DMA_Init+0x70>)
 800302c:	695b      	ldr	r3, [r3, #20]
 800302e:	f003 0301 	and.w	r3, r3, #1
 8003032:	607b      	str	r3, [r7, #4]
 8003034:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA2_CLK_ENABLE();
 8003036:	4b14      	ldr	r3, [pc, #80]	; (8003088 <MX_DMA_Init+0x70>)
 8003038:	695b      	ldr	r3, [r3, #20]
 800303a:	4a13      	ldr	r2, [pc, #76]	; (8003088 <MX_DMA_Init+0x70>)
 800303c:	f043 0302 	orr.w	r3, r3, #2
 8003040:	6153      	str	r3, [r2, #20]
 8003042:	4b11      	ldr	r3, [pc, #68]	; (8003088 <MX_DMA_Init+0x70>)
 8003044:	695b      	ldr	r3, [r3, #20]
 8003046:	f003 0302 	and.w	r3, r3, #2
 800304a:	603b      	str	r3, [r7, #0]
 800304c:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 800304e:	2200      	movs	r2, #0
 8003050:	2100      	movs	r1, #0
 8003052:	200b      	movs	r0, #11
 8003054:	f001 f93b 	bl	80042ce <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8003058:	200b      	movs	r0, #11
 800305a:	f001 f954 	bl	8004306 <HAL_NVIC_EnableIRQ>
  /* DMA2_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Channel3_IRQn, 0, 0);
 800305e:	2200      	movs	r2, #0
 8003060:	2100      	movs	r1, #0
 8003062:	203a      	movs	r0, #58	; 0x3a
 8003064:	f001 f933 	bl	80042ce <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel3_IRQn);
 8003068:	203a      	movs	r0, #58	; 0x3a
 800306a:	f001 f94c 	bl	8004306 <HAL_NVIC_EnableIRQ>
  /* DMA2_Channel4_5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Channel4_5_IRQn, 0, 0);
 800306e:	2200      	movs	r2, #0
 8003070:	2100      	movs	r1, #0
 8003072:	203b      	movs	r0, #59	; 0x3b
 8003074:	f001 f92b 	bl	80042ce <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel4_5_IRQn);
 8003078:	203b      	movs	r0, #59	; 0x3b
 800307a:	f001 f944 	bl	8004306 <HAL_NVIC_EnableIRQ>

}
 800307e:	bf00      	nop
 8003080:	3708      	adds	r7, #8
 8003082:	46bd      	mov	sp, r7
 8003084:	bd80      	pop	{r7, pc}
 8003086:	bf00      	nop
 8003088:	40021000 	.word	0x40021000

0800308c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800308c:	b580      	push	{r7, lr}
 800308e:	b08a      	sub	sp, #40	; 0x28
 8003090:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003092:	f107 0318 	add.w	r3, r7, #24
 8003096:	2200      	movs	r2, #0
 8003098:	601a      	str	r2, [r3, #0]
 800309a:	605a      	str	r2, [r3, #4]
 800309c:	609a      	str	r2, [r3, #8]
 800309e:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80030a0:	4b5c      	ldr	r3, [pc, #368]	; (8003214 <MX_GPIO_Init+0x188>)
 80030a2:	699b      	ldr	r3, [r3, #24]
 80030a4:	4a5b      	ldr	r2, [pc, #364]	; (8003214 <MX_GPIO_Init+0x188>)
 80030a6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80030aa:	6193      	str	r3, [r2, #24]
 80030ac:	4b59      	ldr	r3, [pc, #356]	; (8003214 <MX_GPIO_Init+0x188>)
 80030ae:	699b      	ldr	r3, [r3, #24]
 80030b0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80030b4:	617b      	str	r3, [r7, #20]
 80030b6:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80030b8:	4b56      	ldr	r3, [pc, #344]	; (8003214 <MX_GPIO_Init+0x188>)
 80030ba:	699b      	ldr	r3, [r3, #24]
 80030bc:	4a55      	ldr	r2, [pc, #340]	; (8003214 <MX_GPIO_Init+0x188>)
 80030be:	f043 0310 	orr.w	r3, r3, #16
 80030c2:	6193      	str	r3, [r2, #24]
 80030c4:	4b53      	ldr	r3, [pc, #332]	; (8003214 <MX_GPIO_Init+0x188>)
 80030c6:	699b      	ldr	r3, [r3, #24]
 80030c8:	f003 0310 	and.w	r3, r3, #16
 80030cc:	613b      	str	r3, [r7, #16]
 80030ce:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80030d0:	4b50      	ldr	r3, [pc, #320]	; (8003214 <MX_GPIO_Init+0x188>)
 80030d2:	699b      	ldr	r3, [r3, #24]
 80030d4:	4a4f      	ldr	r2, [pc, #316]	; (8003214 <MX_GPIO_Init+0x188>)
 80030d6:	f043 0304 	orr.w	r3, r3, #4
 80030da:	6193      	str	r3, [r2, #24]
 80030dc:	4b4d      	ldr	r3, [pc, #308]	; (8003214 <MX_GPIO_Init+0x188>)
 80030de:	699b      	ldr	r3, [r3, #24]
 80030e0:	f003 0304 	and.w	r3, r3, #4
 80030e4:	60fb      	str	r3, [r7, #12]
 80030e6:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80030e8:	4b4a      	ldr	r3, [pc, #296]	; (8003214 <MX_GPIO_Init+0x188>)
 80030ea:	699b      	ldr	r3, [r3, #24]
 80030ec:	4a49      	ldr	r2, [pc, #292]	; (8003214 <MX_GPIO_Init+0x188>)
 80030ee:	f043 0308 	orr.w	r3, r3, #8
 80030f2:	6193      	str	r3, [r2, #24]
 80030f4:	4b47      	ldr	r3, [pc, #284]	; (8003214 <MX_GPIO_Init+0x188>)
 80030f6:	699b      	ldr	r3, [r3, #24]
 80030f8:	f003 0308 	and.w	r3, r3, #8
 80030fc:	60bb      	str	r3, [r7, #8]
 80030fe:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8003100:	4b44      	ldr	r3, [pc, #272]	; (8003214 <MX_GPIO_Init+0x188>)
 8003102:	699b      	ldr	r3, [r3, #24]
 8003104:	4a43      	ldr	r2, [pc, #268]	; (8003214 <MX_GPIO_Init+0x188>)
 8003106:	f043 0320 	orr.w	r3, r3, #32
 800310a:	6193      	str	r3, [r2, #24]
 800310c:	4b41      	ldr	r3, [pc, #260]	; (8003214 <MX_GPIO_Init+0x188>)
 800310e:	699b      	ldr	r3, [r3, #24]
 8003110:	f003 0320 	and.w	r3, r3, #32
 8003114:	607b      	str	r3, [r7, #4]
 8003116:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|T_CLK_Pin
 8003118:	2200      	movs	r2, #0
 800311a:	f64f 0170 	movw	r1, #63600	; 0xf870
 800311e:	483e      	ldr	r0, [pc, #248]	; (8003218 <MX_GPIO_Init+0x18c>)
 8003120:	f002 f893 	bl	800524a <HAL_GPIO_WritePin>
                          |T_CS_Pin|T_DIN_Pin|T_DO_Pin|T_IRQ_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13|LED_Pin, GPIO_PIN_RESET);
 8003124:	2200      	movs	r2, #0
 8003126:	f44f 5102 	mov.w	r1, #8320	; 0x2080
 800312a:	483c      	ldr	r0, [pc, #240]	; (800321c <MX_GPIO_Init+0x190>)
 800312c:	f002 f88d 	bl	800524a <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LCD_DC_Pin|LCD_CS_Pin|LCD_RST_Pin, GPIO_PIN_RESET);
 8003130:	2200      	movs	r2, #0
 8003132:	f44f 51e0 	mov.w	r1, #7168	; 0x1c00
 8003136:	483a      	ldr	r0, [pc, #232]	; (8003220 <MX_GPIO_Init+0x194>)
 8003138:	f002 f887 	bl	800524a <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PE2 PE3 PE0 PE1 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_0|GPIO_PIN_1;
 800313c:	230f      	movs	r3, #15
 800313e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8003140:	4b38      	ldr	r3, [pc, #224]	; (8003224 <MX_GPIO_Init+0x198>)
 8003142:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8003144:	2302      	movs	r3, #2
 8003146:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003148:	f107 0318 	add.w	r3, r7, #24
 800314c:	4619      	mov	r1, r3
 800314e:	4832      	ldr	r0, [pc, #200]	; (8003218 <MX_GPIO_Init+0x18c>)
 8003150:	f001 fed0 	bl	8004ef4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PE4 PE5 PE6 T_CLK_Pin
                           T_CS_Pin T_DIN_Pin T_DO_Pin T_IRQ_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|T_CLK_Pin
 8003154:	f64f 0370 	movw	r3, #63600	; 0xf870
 8003158:	61bb      	str	r3, [r7, #24]
                          |T_CS_Pin|T_DIN_Pin|T_DO_Pin|T_IRQ_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800315a:	2301      	movs	r3, #1
 800315c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800315e:	2300      	movs	r3, #0
 8003160:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003162:	2302      	movs	r3, #2
 8003164:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003166:	f107 0318 	add.w	r3, r7, #24
 800316a:	4619      	mov	r1, r3
 800316c:	482a      	ldr	r0, [pc, #168]	; (8003218 <MX_GPIO_Init+0x18c>)
 800316e:	f001 fec1 	bl	8004ef4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8003172:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003176:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003178:	2301      	movs	r3, #1
 800317a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800317c:	2300      	movs	r3, #0
 800317e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003180:	2302      	movs	r3, #2
 8003182:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003184:	f107 0318 	add.w	r3, r7, #24
 8003188:	4619      	mov	r1, r3
 800318a:	4824      	ldr	r0, [pc, #144]	; (800321c <MX_GPIO_Init+0x190>)
 800318c:	f001 feb2 	bl	8004ef4 <HAL_GPIO_Init>

  /*Configure GPIO pins : LCD_DC_Pin LCD_CS_Pin LCD_RST_Pin */
  GPIO_InitStruct.Pin = LCD_DC_Pin|LCD_CS_Pin|LCD_RST_Pin;
 8003190:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8003194:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003196:	2301      	movs	r3, #1
 8003198:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800319a:	2300      	movs	r3, #0
 800319c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800319e:	2302      	movs	r3, #2
 80031a0:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80031a2:	f107 0318 	add.w	r3, r7, #24
 80031a6:	4619      	mov	r1, r3
 80031a8:	481d      	ldr	r0, [pc, #116]	; (8003220 <MX_GPIO_Init+0x194>)
 80031aa:	f001 fea3 	bl	8004ef4 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 80031ae:	2380      	movs	r3, #128	; 0x80
 80031b0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80031b2:	2301      	movs	r3, #1
 80031b4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80031b6:	2300      	movs	r3, #0
 80031b8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80031ba:	2303      	movs	r3, #3
 80031bc:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 80031be:	f107 0318 	add.w	r3, r7, #24
 80031c2:	4619      	mov	r1, r3
 80031c4:	4815      	ldr	r0, [pc, #84]	; (800321c <MX_GPIO_Init+0x190>)
 80031c6:	f001 fe95 	bl	8004ef4 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 80031ca:	2200      	movs	r2, #0
 80031cc:	2100      	movs	r1, #0
 80031ce:	2006      	movs	r0, #6
 80031d0:	f001 f87d 	bl	80042ce <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 80031d4:	2006      	movs	r0, #6
 80031d6:	f001 f896 	bl	8004306 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI1_IRQn, 0, 0);
 80031da:	2200      	movs	r2, #0
 80031dc:	2100      	movs	r1, #0
 80031de:	2007      	movs	r0, #7
 80031e0:	f001 f875 	bl	80042ce <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 80031e4:	2007      	movs	r0, #7
 80031e6:	f001 f88e 	bl	8004306 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI2_IRQn, 0, 0);
 80031ea:	2200      	movs	r2, #0
 80031ec:	2100      	movs	r1, #0
 80031ee:	2008      	movs	r0, #8
 80031f0:	f001 f86d 	bl	80042ce <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 80031f4:	2008      	movs	r0, #8
 80031f6:	f001 f886 	bl	8004306 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI3_IRQn, 0, 0);
 80031fa:	2200      	movs	r2, #0
 80031fc:	2100      	movs	r1, #0
 80031fe:	2009      	movs	r0, #9
 8003200:	f001 f865 	bl	80042ce <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 8003204:	2009      	movs	r0, #9
 8003206:	f001 f87e 	bl	8004306 <HAL_NVIC_EnableIRQ>

}
 800320a:	bf00      	nop
 800320c:	3728      	adds	r7, #40	; 0x28
 800320e:	46bd      	mov	sp, r7
 8003210:	bd80      	pop	{r7, pc}
 8003212:	bf00      	nop
 8003214:	40021000 	.word	0x40021000
 8003218:	40011800 	.word	0x40011800
 800321c:	40011000 	.word	0x40011000
 8003220:	40010c00 	.word	0x40010c00
 8003224:	10310000 	.word	0x10310000

08003228 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003228:	b480      	push	{r7}
 800322a:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 800322c:	b672      	cpsid	i
}
 800322e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8003230:	e7fe      	b.n	8003230 <Error_Handler+0x8>
	...

08003234 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003234:	b480      	push	{r7}
 8003236:	b083      	sub	sp, #12
 8003238:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800323a:	4b0e      	ldr	r3, [pc, #56]	; (8003274 <HAL_MspInit+0x40>)
 800323c:	699b      	ldr	r3, [r3, #24]
 800323e:	4a0d      	ldr	r2, [pc, #52]	; (8003274 <HAL_MspInit+0x40>)
 8003240:	f043 0301 	orr.w	r3, r3, #1
 8003244:	6193      	str	r3, [r2, #24]
 8003246:	4b0b      	ldr	r3, [pc, #44]	; (8003274 <HAL_MspInit+0x40>)
 8003248:	699b      	ldr	r3, [r3, #24]
 800324a:	f003 0301 	and.w	r3, r3, #1
 800324e:	607b      	str	r3, [r7, #4]
 8003250:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003252:	4b08      	ldr	r3, [pc, #32]	; (8003274 <HAL_MspInit+0x40>)
 8003254:	69db      	ldr	r3, [r3, #28]
 8003256:	4a07      	ldr	r2, [pc, #28]	; (8003274 <HAL_MspInit+0x40>)
 8003258:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800325c:	61d3      	str	r3, [r2, #28]
 800325e:	4b05      	ldr	r3, [pc, #20]	; (8003274 <HAL_MspInit+0x40>)
 8003260:	69db      	ldr	r3, [r3, #28]
 8003262:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003266:	603b      	str	r3, [r7, #0]
 8003268:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800326a:	bf00      	nop
 800326c:	370c      	adds	r7, #12
 800326e:	46bd      	mov	sp, r7
 8003270:	bc80      	pop	{r7}
 8003272:	4770      	bx	lr
 8003274:	40021000 	.word	0x40021000

08003278 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8003278:	b580      	push	{r7, lr}
 800327a:	b088      	sub	sp, #32
 800327c:	af00      	add	r7, sp, #0
 800327e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003280:	f107 0310 	add.w	r3, r7, #16
 8003284:	2200      	movs	r2, #0
 8003286:	601a      	str	r2, [r3, #0]
 8003288:	605a      	str	r2, [r3, #4]
 800328a:	609a      	str	r2, [r3, #8]
 800328c:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	4a28      	ldr	r2, [pc, #160]	; (8003334 <HAL_ADC_MspInit+0xbc>)
 8003294:	4293      	cmp	r3, r2
 8003296:	d149      	bne.n	800332c <HAL_ADC_MspInit+0xb4>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8003298:	4b27      	ldr	r3, [pc, #156]	; (8003338 <HAL_ADC_MspInit+0xc0>)
 800329a:	699b      	ldr	r3, [r3, #24]
 800329c:	4a26      	ldr	r2, [pc, #152]	; (8003338 <HAL_ADC_MspInit+0xc0>)
 800329e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80032a2:	6193      	str	r3, [r2, #24]
 80032a4:	4b24      	ldr	r3, [pc, #144]	; (8003338 <HAL_ADC_MspInit+0xc0>)
 80032a6:	699b      	ldr	r3, [r3, #24]
 80032a8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80032ac:	60fb      	str	r3, [r7, #12]
 80032ae:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80032b0:	4b21      	ldr	r3, [pc, #132]	; (8003338 <HAL_ADC_MspInit+0xc0>)
 80032b2:	699b      	ldr	r3, [r3, #24]
 80032b4:	4a20      	ldr	r2, [pc, #128]	; (8003338 <HAL_ADC_MspInit+0xc0>)
 80032b6:	f043 0304 	orr.w	r3, r3, #4
 80032ba:	6193      	str	r3, [r2, #24]
 80032bc:	4b1e      	ldr	r3, [pc, #120]	; (8003338 <HAL_ADC_MspInit+0xc0>)
 80032be:	699b      	ldr	r3, [r3, #24]
 80032c0:	f003 0304 	and.w	r3, r3, #4
 80032c4:	60bb      	str	r3, [r7, #8]
 80032c6:	68bb      	ldr	r3, [r7, #8]
    PA0-WKUP     ------> ADC1_IN0
    PA1     ------> ADC1_IN1
    PA2     ------> ADC1_IN2
    PA3     ------> ADC1_IN3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 80032c8:	230f      	movs	r3, #15
 80032ca:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80032cc:	2303      	movs	r3, #3
 80032ce:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80032d0:	f107 0310 	add.w	r3, r7, #16
 80032d4:	4619      	mov	r1, r3
 80032d6:	4819      	ldr	r0, [pc, #100]	; (800333c <HAL_ADC_MspInit+0xc4>)
 80032d8:	f001 fe0c 	bl	8004ef4 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 80032dc:	4b18      	ldr	r3, [pc, #96]	; (8003340 <HAL_ADC_MspInit+0xc8>)
 80032de:	4a19      	ldr	r2, [pc, #100]	; (8003344 <HAL_ADC_MspInit+0xcc>)
 80032e0:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80032e2:	4b17      	ldr	r3, [pc, #92]	; (8003340 <HAL_ADC_MspInit+0xc8>)
 80032e4:	2200      	movs	r2, #0
 80032e6:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80032e8:	4b15      	ldr	r3, [pc, #84]	; (8003340 <HAL_ADC_MspInit+0xc8>)
 80032ea:	2200      	movs	r2, #0
 80032ec:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80032ee:	4b14      	ldr	r3, [pc, #80]	; (8003340 <HAL_ADC_MspInit+0xc8>)
 80032f0:	2280      	movs	r2, #128	; 0x80
 80032f2:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80032f4:	4b12      	ldr	r3, [pc, #72]	; (8003340 <HAL_ADC_MspInit+0xc8>)
 80032f6:	f44f 7200 	mov.w	r2, #512	; 0x200
 80032fa:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80032fc:	4b10      	ldr	r3, [pc, #64]	; (8003340 <HAL_ADC_MspInit+0xc8>)
 80032fe:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003302:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8003304:	4b0e      	ldr	r3, [pc, #56]	; (8003340 <HAL_ADC_MspInit+0xc8>)
 8003306:	2220      	movs	r2, #32
 8003308:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 800330a:	4b0d      	ldr	r3, [pc, #52]	; (8003340 <HAL_ADC_MspInit+0xc8>)
 800330c:	2200      	movs	r2, #0
 800330e:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8003310:	480b      	ldr	r0, [pc, #44]	; (8003340 <HAL_ADC_MspInit+0xc8>)
 8003312:	f001 fa73 	bl	80047fc <HAL_DMA_Init>
 8003316:	4603      	mov	r3, r0
 8003318:	2b00      	cmp	r3, #0
 800331a:	d001      	beq.n	8003320 <HAL_ADC_MspInit+0xa8>
    {
      Error_Handler();
 800331c:	f7ff ff84 	bl	8003228 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	4a07      	ldr	r2, [pc, #28]	; (8003340 <HAL_ADC_MspInit+0xc8>)
 8003324:	621a      	str	r2, [r3, #32]
 8003326:	4a06      	ldr	r2, [pc, #24]	; (8003340 <HAL_ADC_MspInit+0xc8>)
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	6253      	str	r3, [r2, #36]	; 0x24
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 800332c:	bf00      	nop
 800332e:	3720      	adds	r7, #32
 8003330:	46bd      	mov	sp, r7
 8003332:	bd80      	pop	{r7, pc}
 8003334:	40012400 	.word	0x40012400
 8003338:	40021000 	.word	0x40021000
 800333c:	40010800 	.word	0x40010800
 8003340:	20000b64 	.word	0x20000b64
 8003344:	40020008 	.word	0x40020008

08003348 <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8003348:	b580      	push	{r7, lr}
 800334a:	b088      	sub	sp, #32
 800334c:	af00      	add	r7, sp, #0
 800334e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003350:	f107 0310 	add.w	r3, r7, #16
 8003354:	2200      	movs	r2, #0
 8003356:	601a      	str	r2, [r3, #0]
 8003358:	605a      	str	r2, [r3, #4]
 800335a:	609a      	str	r2, [r3, #8]
 800335c:	60da      	str	r2, [r3, #12]
  if(hdac->Instance==DAC)
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	4a3d      	ldr	r2, [pc, #244]	; (8003458 <HAL_DAC_MspInit+0x110>)
 8003364:	4293      	cmp	r3, r2
 8003366:	d172      	bne.n	800344e <HAL_DAC_MspInit+0x106>
  {
  /* USER CODE BEGIN DAC_MspInit 0 */

  /* USER CODE END DAC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC_CLK_ENABLE();
 8003368:	4b3c      	ldr	r3, [pc, #240]	; (800345c <HAL_DAC_MspInit+0x114>)
 800336a:	69db      	ldr	r3, [r3, #28]
 800336c:	4a3b      	ldr	r2, [pc, #236]	; (800345c <HAL_DAC_MspInit+0x114>)
 800336e:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8003372:	61d3      	str	r3, [r2, #28]
 8003374:	4b39      	ldr	r3, [pc, #228]	; (800345c <HAL_DAC_MspInit+0x114>)
 8003376:	69db      	ldr	r3, [r3, #28]
 8003378:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800337c:	60fb      	str	r3, [r7, #12]
 800337e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003380:	4b36      	ldr	r3, [pc, #216]	; (800345c <HAL_DAC_MspInit+0x114>)
 8003382:	699b      	ldr	r3, [r3, #24]
 8003384:	4a35      	ldr	r2, [pc, #212]	; (800345c <HAL_DAC_MspInit+0x114>)
 8003386:	f043 0304 	orr.w	r3, r3, #4
 800338a:	6193      	str	r3, [r2, #24]
 800338c:	4b33      	ldr	r3, [pc, #204]	; (800345c <HAL_DAC_MspInit+0x114>)
 800338e:	699b      	ldr	r3, [r3, #24]
 8003390:	f003 0304 	and.w	r3, r3, #4
 8003394:	60bb      	str	r3, [r7, #8]
 8003396:	68bb      	ldr	r3, [r7, #8]
    /**DAC GPIO Configuration
    PA4     ------> DAC_OUT1
    PA5     ------> DAC_OUT2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8003398:	2330      	movs	r3, #48	; 0x30
 800339a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800339c:	2303      	movs	r3, #3
 800339e:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80033a0:	f107 0310 	add.w	r3, r7, #16
 80033a4:	4619      	mov	r1, r3
 80033a6:	482e      	ldr	r0, [pc, #184]	; (8003460 <HAL_DAC_MspInit+0x118>)
 80033a8:	f001 fda4 	bl	8004ef4 <HAL_GPIO_Init>

    /* DAC DMA Init */
    /* DAC_CH1 Init */
    hdma_dac_ch1.Instance = DMA2_Channel3;
 80033ac:	4b2d      	ldr	r3, [pc, #180]	; (8003464 <HAL_DAC_MspInit+0x11c>)
 80033ae:	4a2e      	ldr	r2, [pc, #184]	; (8003468 <HAL_DAC_MspInit+0x120>)
 80033b0:	601a      	str	r2, [r3, #0]
    hdma_dac_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80033b2:	4b2c      	ldr	r3, [pc, #176]	; (8003464 <HAL_DAC_MspInit+0x11c>)
 80033b4:	2210      	movs	r2, #16
 80033b6:	605a      	str	r2, [r3, #4]
    hdma_dac_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 80033b8:	4b2a      	ldr	r3, [pc, #168]	; (8003464 <HAL_DAC_MspInit+0x11c>)
 80033ba:	2200      	movs	r2, #0
 80033bc:	609a      	str	r2, [r3, #8]
    hdma_dac_ch1.Init.MemInc = DMA_MINC_ENABLE;
 80033be:	4b29      	ldr	r3, [pc, #164]	; (8003464 <HAL_DAC_MspInit+0x11c>)
 80033c0:	2280      	movs	r2, #128	; 0x80
 80033c2:	60da      	str	r2, [r3, #12]
    hdma_dac_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80033c4:	4b27      	ldr	r3, [pc, #156]	; (8003464 <HAL_DAC_MspInit+0x11c>)
 80033c6:	f44f 7280 	mov.w	r2, #256	; 0x100
 80033ca:	611a      	str	r2, [r3, #16]
    hdma_dac_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80033cc:	4b25      	ldr	r3, [pc, #148]	; (8003464 <HAL_DAC_MspInit+0x11c>)
 80033ce:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80033d2:	615a      	str	r2, [r3, #20]
    hdma_dac_ch1.Init.Mode = DMA_CIRCULAR;
 80033d4:	4b23      	ldr	r3, [pc, #140]	; (8003464 <HAL_DAC_MspInit+0x11c>)
 80033d6:	2220      	movs	r2, #32
 80033d8:	619a      	str	r2, [r3, #24]
    hdma_dac_ch1.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 80033da:	4b22      	ldr	r3, [pc, #136]	; (8003464 <HAL_DAC_MspInit+0x11c>)
 80033dc:	f44f 5240 	mov.w	r2, #12288	; 0x3000
 80033e0:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_dac_ch1) != HAL_OK)
 80033e2:	4820      	ldr	r0, [pc, #128]	; (8003464 <HAL_DAC_MspInit+0x11c>)
 80033e4:	f001 fa0a 	bl	80047fc <HAL_DMA_Init>
 80033e8:	4603      	mov	r3, r0
 80033ea:	2b00      	cmp	r3, #0
 80033ec:	d001      	beq.n	80033f2 <HAL_DAC_MspInit+0xaa>
    {
      Error_Handler();
 80033ee:	f7ff ff1b 	bl	8003228 <Error_Handler>
    }

    __HAL_LINKDMA(hdac,DMA_Handle1,hdma_dac_ch1);
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	4a1b      	ldr	r2, [pc, #108]	; (8003464 <HAL_DAC_MspInit+0x11c>)
 80033f6:	609a      	str	r2, [r3, #8]
 80033f8:	4a1a      	ldr	r2, [pc, #104]	; (8003464 <HAL_DAC_MspInit+0x11c>)
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	6253      	str	r3, [r2, #36]	; 0x24

    /* DAC_CH2 Init */
    hdma_dac_ch2.Instance = DMA2_Channel4;
 80033fe:	4b1b      	ldr	r3, [pc, #108]	; (800346c <HAL_DAC_MspInit+0x124>)
 8003400:	4a1b      	ldr	r2, [pc, #108]	; (8003470 <HAL_DAC_MspInit+0x128>)
 8003402:	601a      	str	r2, [r3, #0]
    hdma_dac_ch2.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003404:	4b19      	ldr	r3, [pc, #100]	; (800346c <HAL_DAC_MspInit+0x124>)
 8003406:	2210      	movs	r2, #16
 8003408:	605a      	str	r2, [r3, #4]
    hdma_dac_ch2.Init.PeriphInc = DMA_PINC_DISABLE;
 800340a:	4b18      	ldr	r3, [pc, #96]	; (800346c <HAL_DAC_MspInit+0x124>)
 800340c:	2200      	movs	r2, #0
 800340e:	609a      	str	r2, [r3, #8]
    hdma_dac_ch2.Init.MemInc = DMA_MINC_ENABLE;
 8003410:	4b16      	ldr	r3, [pc, #88]	; (800346c <HAL_DAC_MspInit+0x124>)
 8003412:	2280      	movs	r2, #128	; 0x80
 8003414:	60da      	str	r2, [r3, #12]
    hdma_dac_ch2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8003416:	4b15      	ldr	r3, [pc, #84]	; (800346c <HAL_DAC_MspInit+0x124>)
 8003418:	f44f 7280 	mov.w	r2, #256	; 0x100
 800341c:	611a      	str	r2, [r3, #16]
    hdma_dac_ch2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800341e:	4b13      	ldr	r3, [pc, #76]	; (800346c <HAL_DAC_MspInit+0x124>)
 8003420:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003424:	615a      	str	r2, [r3, #20]
    hdma_dac_ch2.Init.Mode = DMA_CIRCULAR;
 8003426:	4b11      	ldr	r3, [pc, #68]	; (800346c <HAL_DAC_MspInit+0x124>)
 8003428:	2220      	movs	r2, #32
 800342a:	619a      	str	r2, [r3, #24]
    hdma_dac_ch2.Init.Priority = DMA_PRIORITY_LOW;
 800342c:	4b0f      	ldr	r3, [pc, #60]	; (800346c <HAL_DAC_MspInit+0x124>)
 800342e:	2200      	movs	r2, #0
 8003430:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_dac_ch2) != HAL_OK)
 8003432:	480e      	ldr	r0, [pc, #56]	; (800346c <HAL_DAC_MspInit+0x124>)
 8003434:	f001 f9e2 	bl	80047fc <HAL_DMA_Init>
 8003438:	4603      	mov	r3, r0
 800343a:	2b00      	cmp	r3, #0
 800343c:	d001      	beq.n	8003442 <HAL_DAC_MspInit+0xfa>
    {
      Error_Handler();
 800343e:	f7ff fef3 	bl	8003228 <Error_Handler>
    }

    __HAL_LINKDMA(hdac,DMA_Handle2,hdma_dac_ch2);
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	4a09      	ldr	r2, [pc, #36]	; (800346c <HAL_DAC_MspInit+0x124>)
 8003446:	60da      	str	r2, [r3, #12]
 8003448:	4a08      	ldr	r2, [pc, #32]	; (800346c <HAL_DAC_MspInit+0x124>)
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	6253      	str	r3, [r2, #36]	; 0x24
  /* USER CODE BEGIN DAC_MspInit 1 */

  /* USER CODE END DAC_MspInit 1 */
  }

}
 800344e:	bf00      	nop
 8003450:	3720      	adds	r7, #32
 8003452:	46bd      	mov	sp, r7
 8003454:	bd80      	pop	{r7, pc}
 8003456:	bf00      	nop
 8003458:	40007400 	.word	0x40007400
 800345c:	40021000 	.word	0x40021000
 8003460:	40010800 	.word	0x40010800
 8003464:	20000bbc 	.word	0x20000bbc
 8003468:	40020430 	.word	0x40020430
 800346c:	20000c00 	.word	0x20000c00
 8003470:	40020444 	.word	0x40020444

08003474 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8003474:	b580      	push	{r7, lr}
 8003476:	b088      	sub	sp, #32
 8003478:	af00      	add	r7, sp, #0
 800347a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800347c:	f107 0310 	add.w	r3, r7, #16
 8003480:	2200      	movs	r2, #0
 8003482:	601a      	str	r2, [r3, #0]
 8003484:	605a      	str	r2, [r3, #4]
 8003486:	609a      	str	r2, [r3, #8]
 8003488:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	4a15      	ldr	r2, [pc, #84]	; (80034e4 <HAL_I2C_MspInit+0x70>)
 8003490:	4293      	cmp	r3, r2
 8003492:	d123      	bne.n	80034dc <HAL_I2C_MspInit+0x68>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003494:	4b14      	ldr	r3, [pc, #80]	; (80034e8 <HAL_I2C_MspInit+0x74>)
 8003496:	699b      	ldr	r3, [r3, #24]
 8003498:	4a13      	ldr	r2, [pc, #76]	; (80034e8 <HAL_I2C_MspInit+0x74>)
 800349a:	f043 0308 	orr.w	r3, r3, #8
 800349e:	6193      	str	r3, [r2, #24]
 80034a0:	4b11      	ldr	r3, [pc, #68]	; (80034e8 <HAL_I2C_MspInit+0x74>)
 80034a2:	699b      	ldr	r3, [r3, #24]
 80034a4:	f003 0308 	and.w	r3, r3, #8
 80034a8:	60fb      	str	r3, [r7, #12]
 80034aa:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80034ac:	23c0      	movs	r3, #192	; 0xc0
 80034ae:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80034b0:	2312      	movs	r3, #18
 80034b2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80034b4:	2303      	movs	r3, #3
 80034b6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80034b8:	f107 0310 	add.w	r3, r7, #16
 80034bc:	4619      	mov	r1, r3
 80034be:	480b      	ldr	r0, [pc, #44]	; (80034ec <HAL_I2C_MspInit+0x78>)
 80034c0:	f001 fd18 	bl	8004ef4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80034c4:	4b08      	ldr	r3, [pc, #32]	; (80034e8 <HAL_I2C_MspInit+0x74>)
 80034c6:	69db      	ldr	r3, [r3, #28]
 80034c8:	4a07      	ldr	r2, [pc, #28]	; (80034e8 <HAL_I2C_MspInit+0x74>)
 80034ca:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80034ce:	61d3      	str	r3, [r2, #28]
 80034d0:	4b05      	ldr	r3, [pc, #20]	; (80034e8 <HAL_I2C_MspInit+0x74>)
 80034d2:	69db      	ldr	r3, [r3, #28]
 80034d4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80034d8:	60bb      	str	r3, [r7, #8]
 80034da:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 80034dc:	bf00      	nop
 80034de:	3720      	adds	r7, #32
 80034e0:	46bd      	mov	sp, r7
 80034e2:	bd80      	pop	{r7, pc}
 80034e4:	40005400 	.word	0x40005400
 80034e8:	40021000 	.word	0x40021000
 80034ec:	40010c00 	.word	0x40010c00

080034f0 <HAL_SD_MspInit>:
* This function configures the hardware resources used in this example
* @param hsd: SD handle pointer
* @retval None
*/
void HAL_SD_MspInit(SD_HandleTypeDef* hsd)
{
 80034f0:	b580      	push	{r7, lr}
 80034f2:	b08a      	sub	sp, #40	; 0x28
 80034f4:	af00      	add	r7, sp, #0
 80034f6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80034f8:	f107 0318 	add.w	r3, r7, #24
 80034fc:	2200      	movs	r2, #0
 80034fe:	601a      	str	r2, [r3, #0]
 8003500:	605a      	str	r2, [r3, #4]
 8003502:	609a      	str	r2, [r3, #8]
 8003504:	60da      	str	r2, [r3, #12]
  if(hsd->Instance==SDIO)
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	4a22      	ldr	r2, [pc, #136]	; (8003594 <HAL_SD_MspInit+0xa4>)
 800350c:	4293      	cmp	r3, r2
 800350e:	d13c      	bne.n	800358a <HAL_SD_MspInit+0x9a>
  {
  /* USER CODE BEGIN SDIO_MspInit 0 */

  /* USER CODE END SDIO_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SDIO_CLK_ENABLE();
 8003510:	4b21      	ldr	r3, [pc, #132]	; (8003598 <HAL_SD_MspInit+0xa8>)
 8003512:	695b      	ldr	r3, [r3, #20]
 8003514:	4a20      	ldr	r2, [pc, #128]	; (8003598 <HAL_SD_MspInit+0xa8>)
 8003516:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800351a:	6153      	str	r3, [r2, #20]
 800351c:	4b1e      	ldr	r3, [pc, #120]	; (8003598 <HAL_SD_MspInit+0xa8>)
 800351e:	695b      	ldr	r3, [r3, #20]
 8003520:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003524:	617b      	str	r3, [r7, #20]
 8003526:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003528:	4b1b      	ldr	r3, [pc, #108]	; (8003598 <HAL_SD_MspInit+0xa8>)
 800352a:	699b      	ldr	r3, [r3, #24]
 800352c:	4a1a      	ldr	r2, [pc, #104]	; (8003598 <HAL_SD_MspInit+0xa8>)
 800352e:	f043 0310 	orr.w	r3, r3, #16
 8003532:	6193      	str	r3, [r2, #24]
 8003534:	4b18      	ldr	r3, [pc, #96]	; (8003598 <HAL_SD_MspInit+0xa8>)
 8003536:	699b      	ldr	r3, [r3, #24]
 8003538:	f003 0310 	and.w	r3, r3, #16
 800353c:	613b      	str	r3, [r7, #16]
 800353e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8003540:	4b15      	ldr	r3, [pc, #84]	; (8003598 <HAL_SD_MspInit+0xa8>)
 8003542:	699b      	ldr	r3, [r3, #24]
 8003544:	4a14      	ldr	r2, [pc, #80]	; (8003598 <HAL_SD_MspInit+0xa8>)
 8003546:	f043 0320 	orr.w	r3, r3, #32
 800354a:	6193      	str	r3, [r2, #24]
 800354c:	4b12      	ldr	r3, [pc, #72]	; (8003598 <HAL_SD_MspInit+0xa8>)
 800354e:	699b      	ldr	r3, [r3, #24]
 8003550:	f003 0320 	and.w	r3, r3, #32
 8003554:	60fb      	str	r3, [r7, #12]
 8003556:	68fb      	ldr	r3, [r7, #12]
    PC10     ------> SDIO_D2
    PC11     ------> SDIO_D3
    PC12     ------> SDIO_CK
    PD2     ------> SDIO_CMD
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 8003558:	f44f 53f8 	mov.w	r3, #7936	; 0x1f00
 800355c:	61bb      	str	r3, [r7, #24]
                          |GPIO_PIN_12;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800355e:	2302      	movs	r3, #2
 8003560:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003562:	2303      	movs	r3, #3
 8003564:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003566:	f107 0318 	add.w	r3, r7, #24
 800356a:	4619      	mov	r1, r3
 800356c:	480b      	ldr	r0, [pc, #44]	; (800359c <HAL_SD_MspInit+0xac>)
 800356e:	f001 fcc1 	bl	8004ef4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8003572:	2304      	movs	r3, #4
 8003574:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003576:	2302      	movs	r3, #2
 8003578:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800357a:	2303      	movs	r3, #3
 800357c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800357e:	f107 0318 	add.w	r3, r7, #24
 8003582:	4619      	mov	r1, r3
 8003584:	4806      	ldr	r0, [pc, #24]	; (80035a0 <HAL_SD_MspInit+0xb0>)
 8003586:	f001 fcb5 	bl	8004ef4 <HAL_GPIO_Init>
  /* USER CODE BEGIN SDIO_MspInit 1 */

  /* USER CODE END SDIO_MspInit 1 */
  }

}
 800358a:	bf00      	nop
 800358c:	3728      	adds	r7, #40	; 0x28
 800358e:	46bd      	mov	sp, r7
 8003590:	bd80      	pop	{r7, pc}
 8003592:	bf00      	nop
 8003594:	40018000 	.word	0x40018000
 8003598:	40021000 	.word	0x40021000
 800359c:	40011000 	.word	0x40011000
 80035a0:	40011400 	.word	0x40011400

080035a4 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80035a4:	b580      	push	{r7, lr}
 80035a6:	b088      	sub	sp, #32
 80035a8:	af00      	add	r7, sp, #0
 80035aa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80035ac:	f107 0310 	add.w	r3, r7, #16
 80035b0:	2200      	movs	r2, #0
 80035b2:	601a      	str	r2, [r3, #0]
 80035b4:	605a      	str	r2, [r3, #4]
 80035b6:	609a      	str	r2, [r3, #8]
 80035b8:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI2)
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	4a1c      	ldr	r2, [pc, #112]	; (8003630 <HAL_SPI_MspInit+0x8c>)
 80035c0:	4293      	cmp	r3, r2
 80035c2:	d131      	bne.n	8003628 <HAL_SPI_MspInit+0x84>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 80035c4:	4b1b      	ldr	r3, [pc, #108]	; (8003634 <HAL_SPI_MspInit+0x90>)
 80035c6:	69db      	ldr	r3, [r3, #28]
 80035c8:	4a1a      	ldr	r2, [pc, #104]	; (8003634 <HAL_SPI_MspInit+0x90>)
 80035ca:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80035ce:	61d3      	str	r3, [r2, #28]
 80035d0:	4b18      	ldr	r3, [pc, #96]	; (8003634 <HAL_SPI_MspInit+0x90>)
 80035d2:	69db      	ldr	r3, [r3, #28]
 80035d4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80035d8:	60fb      	str	r3, [r7, #12]
 80035da:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80035dc:	4b15      	ldr	r3, [pc, #84]	; (8003634 <HAL_SPI_MspInit+0x90>)
 80035de:	699b      	ldr	r3, [r3, #24]
 80035e0:	4a14      	ldr	r2, [pc, #80]	; (8003634 <HAL_SPI_MspInit+0x90>)
 80035e2:	f043 0308 	orr.w	r3, r3, #8
 80035e6:	6193      	str	r3, [r2, #24]
 80035e8:	4b12      	ldr	r3, [pc, #72]	; (8003634 <HAL_SPI_MspInit+0x90>)
 80035ea:	699b      	ldr	r3, [r3, #24]
 80035ec:	f003 0308 	and.w	r3, r3, #8
 80035f0:	60bb      	str	r3, [r7, #8]
 80035f2:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_15;
 80035f4:	f44f 4320 	mov.w	r3, #40960	; 0xa000
 80035f8:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80035fa:	2302      	movs	r3, #2
 80035fc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80035fe:	2303      	movs	r3, #3
 8003600:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003602:	f107 0310 	add.w	r3, r7, #16
 8003606:	4619      	mov	r1, r3
 8003608:	480b      	ldr	r0, [pc, #44]	; (8003638 <HAL_SPI_MspInit+0x94>)
 800360a:	f001 fc73 	bl	8004ef4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_14;
 800360e:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8003612:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003614:	2300      	movs	r3, #0
 8003616:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003618:	2300      	movs	r3, #0
 800361a:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800361c:	f107 0310 	add.w	r3, r7, #16
 8003620:	4619      	mov	r1, r3
 8003622:	4805      	ldr	r0, [pc, #20]	; (8003638 <HAL_SPI_MspInit+0x94>)
 8003624:	f001 fc66 	bl	8004ef4 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8003628:	bf00      	nop
 800362a:	3720      	adds	r7, #32
 800362c:	46bd      	mov	sp, r7
 800362e:	bd80      	pop	{r7, pc}
 8003630:	40003800 	.word	0x40003800
 8003634:	40021000 	.word	0x40021000
 8003638:	40010c00 	.word	0x40010c00

0800363c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800363c:	b580      	push	{r7, lr}
 800363e:	b086      	sub	sp, #24
 8003640:	af00      	add	r7, sp, #0
 8003642:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800364c:	d10c      	bne.n	8003668 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800364e:	4b22      	ldr	r3, [pc, #136]	; (80036d8 <HAL_TIM_Base_MspInit+0x9c>)
 8003650:	69db      	ldr	r3, [r3, #28]
 8003652:	4a21      	ldr	r2, [pc, #132]	; (80036d8 <HAL_TIM_Base_MspInit+0x9c>)
 8003654:	f043 0301 	orr.w	r3, r3, #1
 8003658:	61d3      	str	r3, [r2, #28]
 800365a:	4b1f      	ldr	r3, [pc, #124]	; (80036d8 <HAL_TIM_Base_MspInit+0x9c>)
 800365c:	69db      	ldr	r3, [r3, #28]
 800365e:	f003 0301 	and.w	r3, r3, #1
 8003662:	617b      	str	r3, [r7, #20]
 8003664:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8003666:	e032      	b.n	80036ce <HAL_TIM_Base_MspInit+0x92>
  else if(htim_base->Instance==TIM3)
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	4a1b      	ldr	r2, [pc, #108]	; (80036dc <HAL_TIM_Base_MspInit+0xa0>)
 800366e:	4293      	cmp	r3, r2
 8003670:	d114      	bne.n	800369c <HAL_TIM_Base_MspInit+0x60>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8003672:	4b19      	ldr	r3, [pc, #100]	; (80036d8 <HAL_TIM_Base_MspInit+0x9c>)
 8003674:	69db      	ldr	r3, [r3, #28]
 8003676:	4a18      	ldr	r2, [pc, #96]	; (80036d8 <HAL_TIM_Base_MspInit+0x9c>)
 8003678:	f043 0302 	orr.w	r3, r3, #2
 800367c:	61d3      	str	r3, [r2, #28]
 800367e:	4b16      	ldr	r3, [pc, #88]	; (80036d8 <HAL_TIM_Base_MspInit+0x9c>)
 8003680:	69db      	ldr	r3, [r3, #28]
 8003682:	f003 0302 	and.w	r3, r3, #2
 8003686:	613b      	str	r3, [r7, #16]
 8003688:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 800368a:	2200      	movs	r2, #0
 800368c:	2100      	movs	r1, #0
 800368e:	201d      	movs	r0, #29
 8003690:	f000 fe1d 	bl	80042ce <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8003694:	201d      	movs	r0, #29
 8003696:	f000 fe36 	bl	8004306 <HAL_NVIC_EnableIRQ>
}
 800369a:	e018      	b.n	80036ce <HAL_TIM_Base_MspInit+0x92>
  else if(htim_base->Instance==TIM4)
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	4a0f      	ldr	r2, [pc, #60]	; (80036e0 <HAL_TIM_Base_MspInit+0xa4>)
 80036a2:	4293      	cmp	r3, r2
 80036a4:	d113      	bne.n	80036ce <HAL_TIM_Base_MspInit+0x92>
    __HAL_RCC_TIM4_CLK_ENABLE();
 80036a6:	4b0c      	ldr	r3, [pc, #48]	; (80036d8 <HAL_TIM_Base_MspInit+0x9c>)
 80036a8:	69db      	ldr	r3, [r3, #28]
 80036aa:	4a0b      	ldr	r2, [pc, #44]	; (80036d8 <HAL_TIM_Base_MspInit+0x9c>)
 80036ac:	f043 0304 	orr.w	r3, r3, #4
 80036b0:	61d3      	str	r3, [r2, #28]
 80036b2:	4b09      	ldr	r3, [pc, #36]	; (80036d8 <HAL_TIM_Base_MspInit+0x9c>)
 80036b4:	69db      	ldr	r3, [r3, #28]
 80036b6:	f003 0304 	and.w	r3, r3, #4
 80036ba:	60fb      	str	r3, [r7, #12]
 80036bc:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 80036be:	2200      	movs	r2, #0
 80036c0:	2100      	movs	r1, #0
 80036c2:	201e      	movs	r0, #30
 80036c4:	f000 fe03 	bl	80042ce <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 80036c8:	201e      	movs	r0, #30
 80036ca:	f000 fe1c 	bl	8004306 <HAL_NVIC_EnableIRQ>
}
 80036ce:	bf00      	nop
 80036d0:	3718      	adds	r7, #24
 80036d2:	46bd      	mov	sp, r7
 80036d4:	bd80      	pop	{r7, pc}
 80036d6:	bf00      	nop
 80036d8:	40021000 	.word	0x40021000
 80036dc:	40000400 	.word	0x40000400
 80036e0:	40000800 	.word	0x40000800

080036e4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80036e4:	b480      	push	{r7}
 80036e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80036e8:	e7fe      	b.n	80036e8 <NMI_Handler+0x4>

080036ea <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80036ea:	b480      	push	{r7}
 80036ec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80036ee:	e7fe      	b.n	80036ee <HardFault_Handler+0x4>

080036f0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80036f0:	b480      	push	{r7}
 80036f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80036f4:	e7fe      	b.n	80036f4 <MemManage_Handler+0x4>

080036f6 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80036f6:	b480      	push	{r7}
 80036f8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80036fa:	e7fe      	b.n	80036fa <BusFault_Handler+0x4>

080036fc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80036fc:	b480      	push	{r7}
 80036fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003700:	e7fe      	b.n	8003700 <UsageFault_Handler+0x4>

08003702 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003702:	b480      	push	{r7}
 8003704:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003706:	bf00      	nop
 8003708:	46bd      	mov	sp, r7
 800370a:	bc80      	pop	{r7}
 800370c:	4770      	bx	lr

0800370e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800370e:	b480      	push	{r7}
 8003710:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003712:	bf00      	nop
 8003714:	46bd      	mov	sp, r7
 8003716:	bc80      	pop	{r7}
 8003718:	4770      	bx	lr

0800371a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800371a:	b480      	push	{r7}
 800371c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800371e:	bf00      	nop
 8003720:	46bd      	mov	sp, r7
 8003722:	bc80      	pop	{r7}
 8003724:	4770      	bx	lr

08003726 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003726:	b580      	push	{r7, lr}
 8003728:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800372a:	f000 f98d 	bl	8003a48 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800372e:	bf00      	nop
 8003730:	bd80      	pop	{r7, pc}

08003732 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8003732:	b580      	push	{r7, lr}
 8003734:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 8003736:	2001      	movs	r0, #1
 8003738:	f001 fda0 	bl	800527c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 800373c:	bf00      	nop
 800373e:	bd80      	pop	{r7, pc}

08003740 <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 8003740:	b580      	push	{r7, lr}
 8003742:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_1);
 8003744:	2002      	movs	r0, #2
 8003746:	f001 fd99 	bl	800527c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 800374a:	bf00      	nop
 800374c:	bd80      	pop	{r7, pc}

0800374e <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 800374e:	b580      	push	{r7, lr}
 8003750:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_2);
 8003752:	2004      	movs	r0, #4
 8003754:	f001 fd92 	bl	800527c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 8003758:	bf00      	nop
 800375a:	bd80      	pop	{r7, pc}

0800375c <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 800375c:	b580      	push	{r7, lr}
 800375e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_3);
 8003760:	2008      	movs	r0, #8
 8003762:	f001 fd8b 	bl	800527c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 8003766:	bf00      	nop
 8003768:	bd80      	pop	{r7, pc}
	...

0800376c <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 800376c:	b580      	push	{r7, lr}
 800376e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8003770:	4802      	ldr	r0, [pc, #8]	; (800377c <DMA1_Channel1_IRQHandler+0x10>)
 8003772:	f001 f955 	bl	8004a20 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8003776:	bf00      	nop
 8003778:	bd80      	pop	{r7, pc}
 800377a:	bf00      	nop
 800377c:	20000b64 	.word	0x20000b64

08003780 <USB_LP_CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles USB low priority or CAN RX0 interrupts.
  */
void USB_LP_CAN1_RX0_IRQHandler(void)
{
 8003780:	b580      	push	{r7, lr}
 8003782:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 0 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 8003784:	4802      	ldr	r0, [pc, #8]	; (8003790 <USB_LP_CAN1_RX0_IRQHandler+0x10>)
 8003786:	f002 fb52 	bl	8005e2e <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 1 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 1 */
}
 800378a:	bf00      	nop
 800378c:	bd80      	pop	{r7, pc}
 800378e:	bf00      	nop
 8003790:	2000136c 	.word	0x2000136c

08003794 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8003794:	b580      	push	{r7, lr}
 8003796:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8003798:	4802      	ldr	r0, [pc, #8]	; (80037a4 <TIM3_IRQHandler+0x10>)
 800379a:	f006 fa3f 	bl	8009c1c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 800379e:	bf00      	nop
 80037a0:	bd80      	pop	{r7, pc}
 80037a2:	bf00      	nop
 80037a4:	20000dbc 	.word	0x20000dbc

080037a8 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 80037a8:	b580      	push	{r7, lr}
 80037aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 80037ac:	4802      	ldr	r0, [pc, #8]	; (80037b8 <TIM4_IRQHandler+0x10>)
 80037ae:	f006 fa35 	bl	8009c1c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 80037b2:	bf00      	nop
 80037b4:	bd80      	pop	{r7, pc}
 80037b6:	bf00      	nop
 80037b8:	20000e04 	.word	0x20000e04

080037bc <DMA2_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA2 channel3 global interrupt.
  */
void DMA2_Channel3_IRQHandler(void)
{
 80037bc:	b580      	push	{r7, lr}
 80037be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Channel3_IRQn 0 */

  /* USER CODE END DMA2_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac_ch1);
 80037c0:	4802      	ldr	r0, [pc, #8]	; (80037cc <DMA2_Channel3_IRQHandler+0x10>)
 80037c2:	f001 f92d 	bl	8004a20 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Channel3_IRQn 1 */

  /* USER CODE END DMA2_Channel3_IRQn 1 */
}
 80037c6:	bf00      	nop
 80037c8:	bd80      	pop	{r7, pc}
 80037ca:	bf00      	nop
 80037cc:	20000bbc 	.word	0x20000bbc

080037d0 <DMA2_Channel4_5_IRQHandler>:

/**
  * @brief This function handles DMA2 channel4 and channel5 global interrupts.
  */
void DMA2_Channel4_5_IRQHandler(void)
{
 80037d0:	b580      	push	{r7, lr}
 80037d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Channel4_5_IRQn 0 */

  /* USER CODE END DMA2_Channel4_5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac_ch2);
 80037d4:	4802      	ldr	r0, [pc, #8]	; (80037e0 <DMA2_Channel4_5_IRQHandler+0x10>)
 80037d6:	f001 f923 	bl	8004a20 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Channel4_5_IRQn 1 */

  /* USER CODE END DMA2_Channel4_5_IRQn 1 */
}
 80037da:	bf00      	nop
 80037dc:	bd80      	pop	{r7, pc}
 80037de:	bf00      	nop
 80037e0:	20000c00 	.word	0x20000c00

080037e4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80037e4:	b480      	push	{r7}
 80037e6:	af00      	add	r7, sp, #0
	return 1;
 80037e8:	2301      	movs	r3, #1
}
 80037ea:	4618      	mov	r0, r3
 80037ec:	46bd      	mov	sp, r7
 80037ee:	bc80      	pop	{r7}
 80037f0:	4770      	bx	lr

080037f2 <_kill>:

int _kill(int pid, int sig)
{
 80037f2:	b580      	push	{r7, lr}
 80037f4:	b082      	sub	sp, #8
 80037f6:	af00      	add	r7, sp, #0
 80037f8:	6078      	str	r0, [r7, #4]
 80037fa:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80037fc:	f00e fb1e 	bl	8011e3c <__errno>
 8003800:	4603      	mov	r3, r0
 8003802:	2216      	movs	r2, #22
 8003804:	601a      	str	r2, [r3, #0]
	return -1;
 8003806:	f04f 33ff 	mov.w	r3, #4294967295
}
 800380a:	4618      	mov	r0, r3
 800380c:	3708      	adds	r7, #8
 800380e:	46bd      	mov	sp, r7
 8003810:	bd80      	pop	{r7, pc}

08003812 <_exit>:

void _exit (int status)
{
 8003812:	b580      	push	{r7, lr}
 8003814:	b082      	sub	sp, #8
 8003816:	af00      	add	r7, sp, #0
 8003818:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 800381a:	f04f 31ff 	mov.w	r1, #4294967295
 800381e:	6878      	ldr	r0, [r7, #4]
 8003820:	f7ff ffe7 	bl	80037f2 <_kill>
	while (1) {}		/* Make sure we hang here */
 8003824:	e7fe      	b.n	8003824 <_exit+0x12>

08003826 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003826:	b580      	push	{r7, lr}
 8003828:	b086      	sub	sp, #24
 800382a:	af00      	add	r7, sp, #0
 800382c:	60f8      	str	r0, [r7, #12]
 800382e:	60b9      	str	r1, [r7, #8]
 8003830:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003832:	2300      	movs	r3, #0
 8003834:	617b      	str	r3, [r7, #20]
 8003836:	e00a      	b.n	800384e <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8003838:	f3af 8000 	nop.w
 800383c:	4601      	mov	r1, r0
 800383e:	68bb      	ldr	r3, [r7, #8]
 8003840:	1c5a      	adds	r2, r3, #1
 8003842:	60ba      	str	r2, [r7, #8]
 8003844:	b2ca      	uxtb	r2, r1
 8003846:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003848:	697b      	ldr	r3, [r7, #20]
 800384a:	3301      	adds	r3, #1
 800384c:	617b      	str	r3, [r7, #20]
 800384e:	697a      	ldr	r2, [r7, #20]
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	429a      	cmp	r2, r3
 8003854:	dbf0      	blt.n	8003838 <_read+0x12>
	}

return len;
 8003856:	687b      	ldr	r3, [r7, #4]
}
 8003858:	4618      	mov	r0, r3
 800385a:	3718      	adds	r7, #24
 800385c:	46bd      	mov	sp, r7
 800385e:	bd80      	pop	{r7, pc}

08003860 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003860:	b580      	push	{r7, lr}
 8003862:	b086      	sub	sp, #24
 8003864:	af00      	add	r7, sp, #0
 8003866:	60f8      	str	r0, [r7, #12]
 8003868:	60b9      	str	r1, [r7, #8]
 800386a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800386c:	2300      	movs	r3, #0
 800386e:	617b      	str	r3, [r7, #20]
 8003870:	e009      	b.n	8003886 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8003872:	68bb      	ldr	r3, [r7, #8]
 8003874:	1c5a      	adds	r2, r3, #1
 8003876:	60ba      	str	r2, [r7, #8]
 8003878:	781b      	ldrb	r3, [r3, #0]
 800387a:	4618      	mov	r0, r3
 800387c:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003880:	697b      	ldr	r3, [r7, #20]
 8003882:	3301      	adds	r3, #1
 8003884:	617b      	str	r3, [r7, #20]
 8003886:	697a      	ldr	r2, [r7, #20]
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	429a      	cmp	r2, r3
 800388c:	dbf1      	blt.n	8003872 <_write+0x12>
	}
	return len;
 800388e:	687b      	ldr	r3, [r7, #4]
}
 8003890:	4618      	mov	r0, r3
 8003892:	3718      	adds	r7, #24
 8003894:	46bd      	mov	sp, r7
 8003896:	bd80      	pop	{r7, pc}

08003898 <_close>:

int _close(int file)
{
 8003898:	b480      	push	{r7}
 800389a:	b083      	sub	sp, #12
 800389c:	af00      	add	r7, sp, #0
 800389e:	6078      	str	r0, [r7, #4]
	return -1;
 80038a0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80038a4:	4618      	mov	r0, r3
 80038a6:	370c      	adds	r7, #12
 80038a8:	46bd      	mov	sp, r7
 80038aa:	bc80      	pop	{r7}
 80038ac:	4770      	bx	lr

080038ae <_fstat>:


int _fstat(int file, struct stat *st)
{
 80038ae:	b480      	push	{r7}
 80038b0:	b083      	sub	sp, #12
 80038b2:	af00      	add	r7, sp, #0
 80038b4:	6078      	str	r0, [r7, #4]
 80038b6:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80038b8:	683b      	ldr	r3, [r7, #0]
 80038ba:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80038be:	605a      	str	r2, [r3, #4]
	return 0;
 80038c0:	2300      	movs	r3, #0
}
 80038c2:	4618      	mov	r0, r3
 80038c4:	370c      	adds	r7, #12
 80038c6:	46bd      	mov	sp, r7
 80038c8:	bc80      	pop	{r7}
 80038ca:	4770      	bx	lr

080038cc <_isatty>:

int _isatty(int file)
{
 80038cc:	b480      	push	{r7}
 80038ce:	b083      	sub	sp, #12
 80038d0:	af00      	add	r7, sp, #0
 80038d2:	6078      	str	r0, [r7, #4]
	return 1;
 80038d4:	2301      	movs	r3, #1
}
 80038d6:	4618      	mov	r0, r3
 80038d8:	370c      	adds	r7, #12
 80038da:	46bd      	mov	sp, r7
 80038dc:	bc80      	pop	{r7}
 80038de:	4770      	bx	lr

080038e0 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80038e0:	b480      	push	{r7}
 80038e2:	b085      	sub	sp, #20
 80038e4:	af00      	add	r7, sp, #0
 80038e6:	60f8      	str	r0, [r7, #12]
 80038e8:	60b9      	str	r1, [r7, #8]
 80038ea:	607a      	str	r2, [r7, #4]
	return 0;
 80038ec:	2300      	movs	r3, #0
}
 80038ee:	4618      	mov	r0, r3
 80038f0:	3714      	adds	r7, #20
 80038f2:	46bd      	mov	sp, r7
 80038f4:	bc80      	pop	{r7}
 80038f6:	4770      	bx	lr

080038f8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80038f8:	b580      	push	{r7, lr}
 80038fa:	b086      	sub	sp, #24
 80038fc:	af00      	add	r7, sp, #0
 80038fe:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003900:	4a14      	ldr	r2, [pc, #80]	; (8003954 <_sbrk+0x5c>)
 8003902:	4b15      	ldr	r3, [pc, #84]	; (8003958 <_sbrk+0x60>)
 8003904:	1ad3      	subs	r3, r2, r3
 8003906:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003908:	697b      	ldr	r3, [r7, #20]
 800390a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800390c:	4b13      	ldr	r3, [pc, #76]	; (800395c <_sbrk+0x64>)
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	2b00      	cmp	r3, #0
 8003912:	d102      	bne.n	800391a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003914:	4b11      	ldr	r3, [pc, #68]	; (800395c <_sbrk+0x64>)
 8003916:	4a12      	ldr	r2, [pc, #72]	; (8003960 <_sbrk+0x68>)
 8003918:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800391a:	4b10      	ldr	r3, [pc, #64]	; (800395c <_sbrk+0x64>)
 800391c:	681a      	ldr	r2, [r3, #0]
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	4413      	add	r3, r2
 8003922:	693a      	ldr	r2, [r7, #16]
 8003924:	429a      	cmp	r2, r3
 8003926:	d207      	bcs.n	8003938 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003928:	f00e fa88 	bl	8011e3c <__errno>
 800392c:	4603      	mov	r3, r0
 800392e:	220c      	movs	r2, #12
 8003930:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003932:	f04f 33ff 	mov.w	r3, #4294967295
 8003936:	e009      	b.n	800394c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003938:	4b08      	ldr	r3, [pc, #32]	; (800395c <_sbrk+0x64>)
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800393e:	4b07      	ldr	r3, [pc, #28]	; (800395c <_sbrk+0x64>)
 8003940:	681a      	ldr	r2, [r3, #0]
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	4413      	add	r3, r2
 8003946:	4a05      	ldr	r2, [pc, #20]	; (800395c <_sbrk+0x64>)
 8003948:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800394a:	68fb      	ldr	r3, [r7, #12]
}
 800394c:	4618      	mov	r0, r3
 800394e:	3718      	adds	r7, #24
 8003950:	46bd      	mov	sp, r7
 8003952:	bd80      	pop	{r7, pc}
 8003954:	20010000 	.word	0x20010000
 8003958:	00000400 	.word	0x00000400
 800395c:	20000e68 	.word	0x20000e68
 8003960:	20001680 	.word	0x20001680

08003964 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8003964:	b480      	push	{r7}
 8003966:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003968:	bf00      	nop
 800396a:	46bd      	mov	sp, r7
 800396c:	bc80      	pop	{r7}
 800396e:	4770      	bx	lr

08003970 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8003970:	f7ff fff8 	bl	8003964 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003974:	480b      	ldr	r0, [pc, #44]	; (80039a4 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8003976:	490c      	ldr	r1, [pc, #48]	; (80039a8 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8003978:	4a0c      	ldr	r2, [pc, #48]	; (80039ac <LoopFillZerobss+0x16>)
  movs r3, #0
 800397a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800397c:	e002      	b.n	8003984 <LoopCopyDataInit>

0800397e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800397e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003980:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003982:	3304      	adds	r3, #4

08003984 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003984:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003986:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003988:	d3f9      	bcc.n	800397e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800398a:	4a09      	ldr	r2, [pc, #36]	; (80039b0 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 800398c:	4c09      	ldr	r4, [pc, #36]	; (80039b4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800398e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003990:	e001      	b.n	8003996 <LoopFillZerobss>

08003992 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003992:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003994:	3204      	adds	r2, #4

08003996 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003996:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003998:	d3fb      	bcc.n	8003992 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800399a:	f00e fa55 	bl	8011e48 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800399e:	f7fe ffbf 	bl	8002920 <main>
  bx lr
 80039a2:	4770      	bx	lr
  ldr r0, =_sdata
 80039a4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80039a8:	20000344 	.word	0x20000344
  ldr r2, =_sidata
 80039ac:	0802e734 	.word	0x0802e734
  ldr r2, =_sbss
 80039b0:	20000348 	.word	0x20000348
  ldr r4, =_ebss
 80039b4:	20001680 	.word	0x20001680

080039b8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80039b8:	e7fe      	b.n	80039b8 <ADC1_2_IRQHandler>
	...

080039bc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80039bc:	b580      	push	{r7, lr}
 80039be:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80039c0:	4b08      	ldr	r3, [pc, #32]	; (80039e4 <HAL_Init+0x28>)
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	4a07      	ldr	r2, [pc, #28]	; (80039e4 <HAL_Init+0x28>)
 80039c6:	f043 0310 	orr.w	r3, r3, #16
 80039ca:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80039cc:	2003      	movs	r0, #3
 80039ce:	f000 fc73 	bl	80042b8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80039d2:	2000      	movs	r0, #0
 80039d4:	f000 f808 	bl	80039e8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80039d8:	f7ff fc2c 	bl	8003234 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80039dc:	2300      	movs	r3, #0
}
 80039de:	4618      	mov	r0, r3
 80039e0:	bd80      	pop	{r7, pc}
 80039e2:	bf00      	nop
 80039e4:	40022000 	.word	0x40022000

080039e8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80039e8:	b580      	push	{r7, lr}
 80039ea:	b082      	sub	sp, #8
 80039ec:	af00      	add	r7, sp, #0
 80039ee:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80039f0:	4b12      	ldr	r3, [pc, #72]	; (8003a3c <HAL_InitTick+0x54>)
 80039f2:	681a      	ldr	r2, [r3, #0]
 80039f4:	4b12      	ldr	r3, [pc, #72]	; (8003a40 <HAL_InitTick+0x58>)
 80039f6:	781b      	ldrb	r3, [r3, #0]
 80039f8:	4619      	mov	r1, r3
 80039fa:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80039fe:	fbb3 f3f1 	udiv	r3, r3, r1
 8003a02:	fbb2 f3f3 	udiv	r3, r2, r3
 8003a06:	4618      	mov	r0, r3
 8003a08:	f000 fc8b 	bl	8004322 <HAL_SYSTICK_Config>
 8003a0c:	4603      	mov	r3, r0
 8003a0e:	2b00      	cmp	r3, #0
 8003a10:	d001      	beq.n	8003a16 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003a12:	2301      	movs	r3, #1
 8003a14:	e00e      	b.n	8003a34 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	2b0f      	cmp	r3, #15
 8003a1a:	d80a      	bhi.n	8003a32 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003a1c:	2200      	movs	r2, #0
 8003a1e:	6879      	ldr	r1, [r7, #4]
 8003a20:	f04f 30ff 	mov.w	r0, #4294967295
 8003a24:	f000 fc53 	bl	80042ce <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003a28:	4a06      	ldr	r2, [pc, #24]	; (8003a44 <HAL_InitTick+0x5c>)
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003a2e:	2300      	movs	r3, #0
 8003a30:	e000      	b.n	8003a34 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003a32:	2301      	movs	r3, #1
}
 8003a34:	4618      	mov	r0, r3
 8003a36:	3708      	adds	r7, #8
 8003a38:	46bd      	mov	sp, r7
 8003a3a:	bd80      	pop	{r7, pc}
 8003a3c:	20000010 	.word	0x20000010
 8003a40:	20000018 	.word	0x20000018
 8003a44:	20000014 	.word	0x20000014

08003a48 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003a48:	b480      	push	{r7}
 8003a4a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003a4c:	4b05      	ldr	r3, [pc, #20]	; (8003a64 <HAL_IncTick+0x1c>)
 8003a4e:	781b      	ldrb	r3, [r3, #0]
 8003a50:	461a      	mov	r2, r3
 8003a52:	4b05      	ldr	r3, [pc, #20]	; (8003a68 <HAL_IncTick+0x20>)
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	4413      	add	r3, r2
 8003a58:	4a03      	ldr	r2, [pc, #12]	; (8003a68 <HAL_IncTick+0x20>)
 8003a5a:	6013      	str	r3, [r2, #0]
}
 8003a5c:	bf00      	nop
 8003a5e:	46bd      	mov	sp, r7
 8003a60:	bc80      	pop	{r7}
 8003a62:	4770      	bx	lr
 8003a64:	20000018 	.word	0x20000018
 8003a68:	20000e6c 	.word	0x20000e6c

08003a6c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003a6c:	b480      	push	{r7}
 8003a6e:	af00      	add	r7, sp, #0
  return uwTick;
 8003a70:	4b02      	ldr	r3, [pc, #8]	; (8003a7c <HAL_GetTick+0x10>)
 8003a72:	681b      	ldr	r3, [r3, #0]
}
 8003a74:	4618      	mov	r0, r3
 8003a76:	46bd      	mov	sp, r7
 8003a78:	bc80      	pop	{r7}
 8003a7a:	4770      	bx	lr
 8003a7c:	20000e6c 	.word	0x20000e6c

08003a80 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003a80:	b580      	push	{r7, lr}
 8003a82:	b084      	sub	sp, #16
 8003a84:	af00      	add	r7, sp, #0
 8003a86:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003a88:	f7ff fff0 	bl	8003a6c <HAL_GetTick>
 8003a8c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003a92:	68fb      	ldr	r3, [r7, #12]
 8003a94:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a98:	d005      	beq.n	8003aa6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003a9a:	4b0a      	ldr	r3, [pc, #40]	; (8003ac4 <HAL_Delay+0x44>)
 8003a9c:	781b      	ldrb	r3, [r3, #0]
 8003a9e:	461a      	mov	r2, r3
 8003aa0:	68fb      	ldr	r3, [r7, #12]
 8003aa2:	4413      	add	r3, r2
 8003aa4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8003aa6:	bf00      	nop
 8003aa8:	f7ff ffe0 	bl	8003a6c <HAL_GetTick>
 8003aac:	4602      	mov	r2, r0
 8003aae:	68bb      	ldr	r3, [r7, #8]
 8003ab0:	1ad3      	subs	r3, r2, r3
 8003ab2:	68fa      	ldr	r2, [r7, #12]
 8003ab4:	429a      	cmp	r2, r3
 8003ab6:	d8f7      	bhi.n	8003aa8 <HAL_Delay+0x28>
  {
  }
}
 8003ab8:	bf00      	nop
 8003aba:	bf00      	nop
 8003abc:	3710      	adds	r7, #16
 8003abe:	46bd      	mov	sp, r7
 8003ac0:	bd80      	pop	{r7, pc}
 8003ac2:	bf00      	nop
 8003ac4:	20000018 	.word	0x20000018

08003ac8 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003ac8:	b580      	push	{r7, lr}
 8003aca:	b086      	sub	sp, #24
 8003acc:	af00      	add	r7, sp, #0
 8003ace:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003ad0:	2300      	movs	r3, #0
 8003ad2:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8003ad4:	2300      	movs	r3, #0
 8003ad6:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8003ad8:	2300      	movs	r3, #0
 8003ada:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8003adc:	2300      	movs	r3, #0
 8003ade:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	2b00      	cmp	r3, #0
 8003ae4:	d101      	bne.n	8003aea <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8003ae6:	2301      	movs	r3, #1
 8003ae8:	e0ce      	b.n	8003c88 <HAL_ADC_Init+0x1c0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	689b      	ldr	r3, [r3, #8]
 8003aee:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003af4:	2b00      	cmp	r3, #0
 8003af6:	d109      	bne.n	8003b0c <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	2200      	movs	r2, #0
 8003afc:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	2200      	movs	r2, #0
 8003b02:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003b06:	6878      	ldr	r0, [r7, #4]
 8003b08:	f7ff fbb6 	bl	8003278 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8003b0c:	6878      	ldr	r0, [r7, #4]
 8003b0e:	f000 fa17 	bl	8003f40 <ADC_ConversionStop_Disable>
 8003b12:	4603      	mov	r3, r0
 8003b14:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b1a:	f003 0310 	and.w	r3, r3, #16
 8003b1e:	2b00      	cmp	r3, #0
 8003b20:	f040 80a9 	bne.w	8003c76 <HAL_ADC_Init+0x1ae>
 8003b24:	7dfb      	ldrb	r3, [r7, #23]
 8003b26:	2b00      	cmp	r3, #0
 8003b28:	f040 80a5 	bne.w	8003c76 <HAL_ADC_Init+0x1ae>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b30:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8003b34:	f023 0302 	bic.w	r3, r3, #2
 8003b38:	f043 0202 	orr.w	r2, r3, #2
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	4951      	ldr	r1, [pc, #324]	; (8003c90 <HAL_ADC_Init+0x1c8>)
 8003b4a:	428b      	cmp	r3, r1
 8003b4c:	d10a      	bne.n	8003b64 <HAL_ADC_Init+0x9c>
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	69db      	ldr	r3, [r3, #28]
 8003b52:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8003b56:	d002      	beq.n	8003b5e <HAL_ADC_Init+0x96>
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	69db      	ldr	r3, [r3, #28]
 8003b5c:	e004      	b.n	8003b68 <HAL_ADC_Init+0xa0>
 8003b5e:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8003b62:	e001      	b.n	8003b68 <HAL_ADC_Init+0xa0>
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8003b68:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	7b1b      	ldrb	r3, [r3, #12]
 8003b6e:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8003b70:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8003b72:	68ba      	ldr	r2, [r7, #8]
 8003b74:	4313      	orrs	r3, r2
 8003b76:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	689b      	ldr	r3, [r3, #8]
 8003b7c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003b80:	d003      	beq.n	8003b8a <HAL_ADC_Init+0xc2>
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	689b      	ldr	r3, [r3, #8]
 8003b86:	2b01      	cmp	r3, #1
 8003b88:	d102      	bne.n	8003b90 <HAL_ADC_Init+0xc8>
 8003b8a:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003b8e:	e000      	b.n	8003b92 <HAL_ADC_Init+0xca>
 8003b90:	2300      	movs	r3, #0
 8003b92:	693a      	ldr	r2, [r7, #16]
 8003b94:	4313      	orrs	r3, r2
 8003b96:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	7d1b      	ldrb	r3, [r3, #20]
 8003b9c:	2b01      	cmp	r3, #1
 8003b9e:	d119      	bne.n	8003bd4 <HAL_ADC_Init+0x10c>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	7b1b      	ldrb	r3, [r3, #12]
 8003ba4:	2b00      	cmp	r3, #0
 8003ba6:	d109      	bne.n	8003bbc <HAL_ADC_Init+0xf4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	699b      	ldr	r3, [r3, #24]
 8003bac:	3b01      	subs	r3, #1
 8003bae:	035a      	lsls	r2, r3, #13
 8003bb0:	693b      	ldr	r3, [r7, #16]
 8003bb2:	4313      	orrs	r3, r2
 8003bb4:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8003bb8:	613b      	str	r3, [r7, #16]
 8003bba:	e00b      	b.n	8003bd4 <HAL_ADC_Init+0x10c>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003bc0:	f043 0220 	orr.w	r2, r3, #32
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003bcc:	f043 0201 	orr.w	r2, r3, #1
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	685b      	ldr	r3, [r3, #4]
 8003bda:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	693a      	ldr	r2, [r7, #16]
 8003be4:	430a      	orrs	r2, r1
 8003be6:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	689a      	ldr	r2, [r3, #8]
 8003bee:	4b29      	ldr	r3, [pc, #164]	; (8003c94 <HAL_ADC_Init+0x1cc>)
 8003bf0:	4013      	ands	r3, r2
 8003bf2:	687a      	ldr	r2, [r7, #4]
 8003bf4:	6812      	ldr	r2, [r2, #0]
 8003bf6:	68b9      	ldr	r1, [r7, #8]
 8003bf8:	430b      	orrs	r3, r1
 8003bfa:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	689b      	ldr	r3, [r3, #8]
 8003c00:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003c04:	d003      	beq.n	8003c0e <HAL_ADC_Init+0x146>
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	689b      	ldr	r3, [r3, #8]
 8003c0a:	2b01      	cmp	r3, #1
 8003c0c:	d104      	bne.n	8003c18 <HAL_ADC_Init+0x150>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	691b      	ldr	r3, [r3, #16]
 8003c12:	3b01      	subs	r3, #1
 8003c14:	051b      	lsls	r3, r3, #20
 8003c16:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c1e:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	68fa      	ldr	r2, [r7, #12]
 8003c28:	430a      	orrs	r2, r1
 8003c2a:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	689a      	ldr	r2, [r3, #8]
 8003c32:	4b19      	ldr	r3, [pc, #100]	; (8003c98 <HAL_ADC_Init+0x1d0>)
 8003c34:	4013      	ands	r3, r2
 8003c36:	68ba      	ldr	r2, [r7, #8]
 8003c38:	429a      	cmp	r2, r3
 8003c3a:	d10b      	bne.n	8003c54 <HAL_ADC_Init+0x18c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	2200      	movs	r2, #0
 8003c40:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c46:	f023 0303 	bic.w	r3, r3, #3
 8003c4a:	f043 0201 	orr.w	r2, r3, #1
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8003c52:	e018      	b.n	8003c86 <HAL_ADC_Init+0x1be>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c58:	f023 0312 	bic.w	r3, r3, #18
 8003c5c:	f043 0210 	orr.w	r2, r3, #16
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c68:	f043 0201 	orr.w	r2, r3, #1
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8003c70:	2301      	movs	r3, #1
 8003c72:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8003c74:	e007      	b.n	8003c86 <HAL_ADC_Init+0x1be>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c7a:	f043 0210 	orr.w	r2, r3, #16
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 8003c82:	2301      	movs	r3, #1
 8003c84:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8003c86:	7dfb      	ldrb	r3, [r7, #23]
}
 8003c88:	4618      	mov	r0, r3
 8003c8a:	3718      	adds	r7, #24
 8003c8c:	46bd      	mov	sp, r7
 8003c8e:	bd80      	pop	{r7, pc}
 8003c90:	40013c00 	.word	0x40013c00
 8003c94:	ffe1f7fd 	.word	0xffe1f7fd
 8003c98:	ff1f0efe 	.word	0xff1f0efe

08003c9c <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8003c9c:	b480      	push	{r7}
 8003c9e:	b085      	sub	sp, #20
 8003ca0:	af00      	add	r7, sp, #0
 8003ca2:	6078      	str	r0, [r7, #4]
 8003ca4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003ca6:	2300      	movs	r3, #0
 8003ca8:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8003caa:	2300      	movs	r3, #0
 8003cac:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003cb4:	2b01      	cmp	r3, #1
 8003cb6:	d101      	bne.n	8003cbc <HAL_ADC_ConfigChannel+0x20>
 8003cb8:	2302      	movs	r3, #2
 8003cba:	e0dc      	b.n	8003e76 <HAL_ADC_ConfigChannel+0x1da>
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	2201      	movs	r2, #1
 8003cc0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8003cc4:	683b      	ldr	r3, [r7, #0]
 8003cc6:	685b      	ldr	r3, [r3, #4]
 8003cc8:	2b06      	cmp	r3, #6
 8003cca:	d81c      	bhi.n	8003d06 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8003cd2:	683b      	ldr	r3, [r7, #0]
 8003cd4:	685a      	ldr	r2, [r3, #4]
 8003cd6:	4613      	mov	r3, r2
 8003cd8:	009b      	lsls	r3, r3, #2
 8003cda:	4413      	add	r3, r2
 8003cdc:	3b05      	subs	r3, #5
 8003cde:	221f      	movs	r2, #31
 8003ce0:	fa02 f303 	lsl.w	r3, r2, r3
 8003ce4:	43db      	mvns	r3, r3
 8003ce6:	4019      	ands	r1, r3
 8003ce8:	683b      	ldr	r3, [r7, #0]
 8003cea:	6818      	ldr	r0, [r3, #0]
 8003cec:	683b      	ldr	r3, [r7, #0]
 8003cee:	685a      	ldr	r2, [r3, #4]
 8003cf0:	4613      	mov	r3, r2
 8003cf2:	009b      	lsls	r3, r3, #2
 8003cf4:	4413      	add	r3, r2
 8003cf6:	3b05      	subs	r3, #5
 8003cf8:	fa00 f203 	lsl.w	r2, r0, r3
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	430a      	orrs	r2, r1
 8003d02:	635a      	str	r2, [r3, #52]	; 0x34
 8003d04:	e03c      	b.n	8003d80 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8003d06:	683b      	ldr	r3, [r7, #0]
 8003d08:	685b      	ldr	r3, [r3, #4]
 8003d0a:	2b0c      	cmp	r3, #12
 8003d0c:	d81c      	bhi.n	8003d48 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003d14:	683b      	ldr	r3, [r7, #0]
 8003d16:	685a      	ldr	r2, [r3, #4]
 8003d18:	4613      	mov	r3, r2
 8003d1a:	009b      	lsls	r3, r3, #2
 8003d1c:	4413      	add	r3, r2
 8003d1e:	3b23      	subs	r3, #35	; 0x23
 8003d20:	221f      	movs	r2, #31
 8003d22:	fa02 f303 	lsl.w	r3, r2, r3
 8003d26:	43db      	mvns	r3, r3
 8003d28:	4019      	ands	r1, r3
 8003d2a:	683b      	ldr	r3, [r7, #0]
 8003d2c:	6818      	ldr	r0, [r3, #0]
 8003d2e:	683b      	ldr	r3, [r7, #0]
 8003d30:	685a      	ldr	r2, [r3, #4]
 8003d32:	4613      	mov	r3, r2
 8003d34:	009b      	lsls	r3, r3, #2
 8003d36:	4413      	add	r3, r2
 8003d38:	3b23      	subs	r3, #35	; 0x23
 8003d3a:	fa00 f203 	lsl.w	r2, r0, r3
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	430a      	orrs	r2, r1
 8003d44:	631a      	str	r2, [r3, #48]	; 0x30
 8003d46:	e01b      	b.n	8003d80 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003d4e:	683b      	ldr	r3, [r7, #0]
 8003d50:	685a      	ldr	r2, [r3, #4]
 8003d52:	4613      	mov	r3, r2
 8003d54:	009b      	lsls	r3, r3, #2
 8003d56:	4413      	add	r3, r2
 8003d58:	3b41      	subs	r3, #65	; 0x41
 8003d5a:	221f      	movs	r2, #31
 8003d5c:	fa02 f303 	lsl.w	r3, r2, r3
 8003d60:	43db      	mvns	r3, r3
 8003d62:	4019      	ands	r1, r3
 8003d64:	683b      	ldr	r3, [r7, #0]
 8003d66:	6818      	ldr	r0, [r3, #0]
 8003d68:	683b      	ldr	r3, [r7, #0]
 8003d6a:	685a      	ldr	r2, [r3, #4]
 8003d6c:	4613      	mov	r3, r2
 8003d6e:	009b      	lsls	r3, r3, #2
 8003d70:	4413      	add	r3, r2
 8003d72:	3b41      	subs	r3, #65	; 0x41
 8003d74:	fa00 f203 	lsl.w	r2, r0, r3
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	430a      	orrs	r2, r1
 8003d7e:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8003d80:	683b      	ldr	r3, [r7, #0]
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	2b09      	cmp	r3, #9
 8003d86:	d91c      	bls.n	8003dc2 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	68d9      	ldr	r1, [r3, #12]
 8003d8e:	683b      	ldr	r3, [r7, #0]
 8003d90:	681a      	ldr	r2, [r3, #0]
 8003d92:	4613      	mov	r3, r2
 8003d94:	005b      	lsls	r3, r3, #1
 8003d96:	4413      	add	r3, r2
 8003d98:	3b1e      	subs	r3, #30
 8003d9a:	2207      	movs	r2, #7
 8003d9c:	fa02 f303 	lsl.w	r3, r2, r3
 8003da0:	43db      	mvns	r3, r3
 8003da2:	4019      	ands	r1, r3
 8003da4:	683b      	ldr	r3, [r7, #0]
 8003da6:	6898      	ldr	r0, [r3, #8]
 8003da8:	683b      	ldr	r3, [r7, #0]
 8003daa:	681a      	ldr	r2, [r3, #0]
 8003dac:	4613      	mov	r3, r2
 8003dae:	005b      	lsls	r3, r3, #1
 8003db0:	4413      	add	r3, r2
 8003db2:	3b1e      	subs	r3, #30
 8003db4:	fa00 f203 	lsl.w	r2, r0, r3
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	430a      	orrs	r2, r1
 8003dbe:	60da      	str	r2, [r3, #12]
 8003dc0:	e019      	b.n	8003df6 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	6919      	ldr	r1, [r3, #16]
 8003dc8:	683b      	ldr	r3, [r7, #0]
 8003dca:	681a      	ldr	r2, [r3, #0]
 8003dcc:	4613      	mov	r3, r2
 8003dce:	005b      	lsls	r3, r3, #1
 8003dd0:	4413      	add	r3, r2
 8003dd2:	2207      	movs	r2, #7
 8003dd4:	fa02 f303 	lsl.w	r3, r2, r3
 8003dd8:	43db      	mvns	r3, r3
 8003dda:	4019      	ands	r1, r3
 8003ddc:	683b      	ldr	r3, [r7, #0]
 8003dde:	6898      	ldr	r0, [r3, #8]
 8003de0:	683b      	ldr	r3, [r7, #0]
 8003de2:	681a      	ldr	r2, [r3, #0]
 8003de4:	4613      	mov	r3, r2
 8003de6:	005b      	lsls	r3, r3, #1
 8003de8:	4413      	add	r3, r2
 8003dea:	fa00 f203 	lsl.w	r2, r0, r3
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	430a      	orrs	r2, r1
 8003df4:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8003df6:	683b      	ldr	r3, [r7, #0]
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	2b10      	cmp	r3, #16
 8003dfc:	d003      	beq.n	8003e06 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8003dfe:	683b      	ldr	r3, [r7, #0]
 8003e00:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8003e02:	2b11      	cmp	r3, #17
 8003e04:	d132      	bne.n	8003e6c <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	681b      	ldr	r3, [r3, #0]
 8003e0a:	4a1d      	ldr	r2, [pc, #116]	; (8003e80 <HAL_ADC_ConfigChannel+0x1e4>)
 8003e0c:	4293      	cmp	r3, r2
 8003e0e:	d125      	bne.n	8003e5c <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	689b      	ldr	r3, [r3, #8]
 8003e16:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003e1a:	2b00      	cmp	r3, #0
 8003e1c:	d126      	bne.n	8003e6c <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	689a      	ldr	r2, [r3, #8]
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8003e2c:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003e2e:	683b      	ldr	r3, [r7, #0]
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	2b10      	cmp	r3, #16
 8003e34:	d11a      	bne.n	8003e6c <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8003e36:	4b13      	ldr	r3, [pc, #76]	; (8003e84 <HAL_ADC_ConfigChannel+0x1e8>)
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	4a13      	ldr	r2, [pc, #76]	; (8003e88 <HAL_ADC_ConfigChannel+0x1ec>)
 8003e3c:	fba2 2303 	umull	r2, r3, r2, r3
 8003e40:	0c9a      	lsrs	r2, r3, #18
 8003e42:	4613      	mov	r3, r2
 8003e44:	009b      	lsls	r3, r3, #2
 8003e46:	4413      	add	r3, r2
 8003e48:	005b      	lsls	r3, r3, #1
 8003e4a:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8003e4c:	e002      	b.n	8003e54 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8003e4e:	68bb      	ldr	r3, [r7, #8]
 8003e50:	3b01      	subs	r3, #1
 8003e52:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8003e54:	68bb      	ldr	r3, [r7, #8]
 8003e56:	2b00      	cmp	r3, #0
 8003e58:	d1f9      	bne.n	8003e4e <HAL_ADC_ConfigChannel+0x1b2>
 8003e5a:	e007      	b.n	8003e6c <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003e60:	f043 0220 	orr.w	r2, r3, #32
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 8003e68:	2301      	movs	r3, #1
 8003e6a:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	2200      	movs	r2, #0
 8003e70:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8003e74:	7bfb      	ldrb	r3, [r7, #15]
}
 8003e76:	4618      	mov	r0, r3
 8003e78:	3714      	adds	r7, #20
 8003e7a:	46bd      	mov	sp, r7
 8003e7c:	bc80      	pop	{r7}
 8003e7e:	4770      	bx	lr
 8003e80:	40012400 	.word	0x40012400
 8003e84:	20000010 	.word	0x20000010
 8003e88:	431bde83 	.word	0x431bde83

08003e8c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8003e8c:	b580      	push	{r7, lr}
 8003e8e:	b084      	sub	sp, #16
 8003e90:	af00      	add	r7, sp, #0
 8003e92:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003e94:	2300      	movs	r3, #0
 8003e96:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8003e98:	2300      	movs	r3, #0
 8003e9a:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	689b      	ldr	r3, [r3, #8]
 8003ea2:	f003 0301 	and.w	r3, r3, #1
 8003ea6:	2b01      	cmp	r3, #1
 8003ea8:	d040      	beq.n	8003f2c <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	689a      	ldr	r2, [r3, #8]
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	f042 0201 	orr.w	r2, r2, #1
 8003eb8:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8003eba:	4b1f      	ldr	r3, [pc, #124]	; (8003f38 <ADC_Enable+0xac>)
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	4a1f      	ldr	r2, [pc, #124]	; (8003f3c <ADC_Enable+0xb0>)
 8003ec0:	fba2 2303 	umull	r2, r3, r2, r3
 8003ec4:	0c9b      	lsrs	r3, r3, #18
 8003ec6:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8003ec8:	e002      	b.n	8003ed0 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 8003eca:	68bb      	ldr	r3, [r7, #8]
 8003ecc:	3b01      	subs	r3, #1
 8003ece:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8003ed0:	68bb      	ldr	r3, [r7, #8]
 8003ed2:	2b00      	cmp	r3, #0
 8003ed4:	d1f9      	bne.n	8003eca <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8003ed6:	f7ff fdc9 	bl	8003a6c <HAL_GetTick>
 8003eda:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8003edc:	e01f      	b.n	8003f1e <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8003ede:	f7ff fdc5 	bl	8003a6c <HAL_GetTick>
 8003ee2:	4602      	mov	r2, r0
 8003ee4:	68fb      	ldr	r3, [r7, #12]
 8003ee6:	1ad3      	subs	r3, r2, r3
 8003ee8:	2b02      	cmp	r3, #2
 8003eea:	d918      	bls.n	8003f1e <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	689b      	ldr	r3, [r3, #8]
 8003ef2:	f003 0301 	and.w	r3, r3, #1
 8003ef6:	2b01      	cmp	r3, #1
 8003ef8:	d011      	beq.n	8003f1e <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003efe:	f043 0210 	orr.w	r2, r3, #16
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f0a:	f043 0201 	orr.w	r2, r3, #1
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	62da      	str	r2, [r3, #44]	; 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	2200      	movs	r2, #0
 8003f16:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 8003f1a:	2301      	movs	r3, #1
 8003f1c:	e007      	b.n	8003f2e <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	689b      	ldr	r3, [r3, #8]
 8003f24:	f003 0301 	and.w	r3, r3, #1
 8003f28:	2b01      	cmp	r3, #1
 8003f2a:	d1d8      	bne.n	8003ede <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8003f2c:	2300      	movs	r3, #0
}
 8003f2e:	4618      	mov	r0, r3
 8003f30:	3710      	adds	r7, #16
 8003f32:	46bd      	mov	sp, r7
 8003f34:	bd80      	pop	{r7, pc}
 8003f36:	bf00      	nop
 8003f38:	20000010 	.word	0x20000010
 8003f3c:	431bde83 	.word	0x431bde83

08003f40 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8003f40:	b580      	push	{r7, lr}
 8003f42:	b084      	sub	sp, #16
 8003f44:	af00      	add	r7, sp, #0
 8003f46:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003f48:	2300      	movs	r3, #0
 8003f4a:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	689b      	ldr	r3, [r3, #8]
 8003f52:	f003 0301 	and.w	r3, r3, #1
 8003f56:	2b01      	cmp	r3, #1
 8003f58:	d12e      	bne.n	8003fb8 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	681b      	ldr	r3, [r3, #0]
 8003f5e:	689a      	ldr	r2, [r3, #8]
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	f022 0201 	bic.w	r2, r2, #1
 8003f68:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8003f6a:	f7ff fd7f 	bl	8003a6c <HAL_GetTick>
 8003f6e:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8003f70:	e01b      	b.n	8003faa <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8003f72:	f7ff fd7b 	bl	8003a6c <HAL_GetTick>
 8003f76:	4602      	mov	r2, r0
 8003f78:	68fb      	ldr	r3, [r7, #12]
 8003f7a:	1ad3      	subs	r3, r2, r3
 8003f7c:	2b02      	cmp	r3, #2
 8003f7e:	d914      	bls.n	8003faa <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	689b      	ldr	r3, [r3, #8]
 8003f86:	f003 0301 	and.w	r3, r3, #1
 8003f8a:	2b01      	cmp	r3, #1
 8003f8c:	d10d      	bne.n	8003faa <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003f92:	f043 0210 	orr.w	r2, r3, #16
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f9e:	f043 0201 	orr.w	r2, r3, #1
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	62da      	str	r2, [r3, #44]	; 0x2c

          return HAL_ERROR;
 8003fa6:	2301      	movs	r3, #1
 8003fa8:	e007      	b.n	8003fba <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	689b      	ldr	r3, [r3, #8]
 8003fb0:	f003 0301 	and.w	r3, r3, #1
 8003fb4:	2b01      	cmp	r3, #1
 8003fb6:	d0dc      	beq.n	8003f72 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8003fb8:	2300      	movs	r3, #0
}
 8003fba:	4618      	mov	r0, r3
 8003fbc:	3710      	adds	r7, #16
 8003fbe:	46bd      	mov	sp, r7
 8003fc0:	bd80      	pop	{r7, pc}
	...

08003fc4 <HAL_ADCEx_Calibration_Start>:
  *         the completion of this function.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef* hadc)
{
 8003fc4:	b590      	push	{r4, r7, lr}
 8003fc6:	b087      	sub	sp, #28
 8003fc8:	af00      	add	r7, sp, #0
 8003fca:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003fcc:	2300      	movs	r3, #0
 8003fce:	75fb      	strb	r3, [r7, #23]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0U;
 8003fd0:	2300      	movs	r3, #0
 8003fd2:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003fda:	2b01      	cmp	r3, #1
 8003fdc:	d101      	bne.n	8003fe2 <HAL_ADCEx_Calibration_Start+0x1e>
 8003fde:	2302      	movs	r3, #2
 8003fe0:	e097      	b.n	8004112 <HAL_ADCEx_Calibration_Start+0x14e>
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	2201      	movs	r2, #1
 8003fe6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
   /* 1. Disable ADC peripheral                                                 */
   tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8003fea:	6878      	ldr	r0, [r7, #4]
 8003fec:	f7ff ffa8 	bl	8003f40 <ADC_ConversionStop_Disable>
 8003ff0:	4603      	mov	r3, r0
 8003ff2:	75fb      	strb	r3, [r7, #23]
  
   /* 2. Calibration prerequisite delay before starting the calibration.       */
   /*    - ADC must be enabled for at least two ADC clock cycles               */
   tmp_hal_status = ADC_Enable(hadc);
 8003ff4:	6878      	ldr	r0, [r7, #4]
 8003ff6:	f7ff ff49 	bl	8003e8c <ADC_Enable>
 8003ffa:	4603      	mov	r3, r0
 8003ffc:	75fb      	strb	r3, [r7, #23]

   /* Check if ADC is effectively enabled */
   if (tmp_hal_status == HAL_OK)
 8003ffe:	7dfb      	ldrb	r3, [r7, #23]
 8004000:	2b00      	cmp	r3, #0
 8004002:	f040 8081 	bne.w	8004108 <HAL_ADCEx_Calibration_Start+0x144>
   {
     /* Set ADC state */
     ADC_STATE_CLR_SET(hadc->State,
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800400a:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800400e:	f023 0302 	bic.w	r3, r3, #2
 8004012:	f043 0202 	orr.w	r2, r3, #2
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Hardware prerequisite: delay before starting the calibration.          */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles.  */
    /*  - Wait for the expected ADC clock cycles delay */
    wait_loop_index = ((SystemCoreClock
                        / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 800401a:	4b40      	ldr	r3, [pc, #256]	; (800411c <HAL_ADCEx_Calibration_Start+0x158>)
 800401c:	681c      	ldr	r4, [r3, #0]
 800401e:	2002      	movs	r0, #2
 8004020:	f003 fffe 	bl	8008020 <HAL_RCCEx_GetPeriphCLKFreq>
 8004024:	4603      	mov	r3, r0
 8004026:	fbb4 f3f3 	udiv	r3, r4, r3
                       * ADC_PRECALIBRATION_DELAY_ADCCLOCKCYCLES        );
 800402a:	005b      	lsls	r3, r3, #1
    wait_loop_index = ((SystemCoreClock
 800402c:	60fb      	str	r3, [r7, #12]

    while(wait_loop_index != 0U)
 800402e:	e002      	b.n	8004036 <HAL_ADCEx_Calibration_Start+0x72>
    {
      wait_loop_index--;
 8004030:	68fb      	ldr	r3, [r7, #12]
 8004032:	3b01      	subs	r3, #1
 8004034:	60fb      	str	r3, [r7, #12]
    while(wait_loop_index != 0U)
 8004036:	68fb      	ldr	r3, [r7, #12]
 8004038:	2b00      	cmp	r3, #0
 800403a:	d1f9      	bne.n	8004030 <HAL_ADCEx_Calibration_Start+0x6c>
    }

    /* 3. Resets ADC calibration registers */  
    SET_BIT(hadc->Instance->CR2, ADC_CR2_RSTCAL);
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	689a      	ldr	r2, [r3, #8]
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	f042 0208 	orr.w	r2, r2, #8
 800404a:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 800404c:	f7ff fd0e 	bl	8003a6c <HAL_GetTick>
 8004050:	6138      	str	r0, [r7, #16]

    /* Wait for calibration reset completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 8004052:	e01b      	b.n	800408c <HAL_ADCEx_Calibration_Start+0xc8>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8004054:	f7ff fd0a 	bl	8003a6c <HAL_GetTick>
 8004058:	4602      	mov	r2, r0
 800405a:	693b      	ldr	r3, [r7, #16]
 800405c:	1ad3      	subs	r3, r2, r3
 800405e:	2b0a      	cmp	r3, #10
 8004060:	d914      	bls.n	800408c <HAL_ADCEx_Calibration_Start+0xc8>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	689b      	ldr	r3, [r3, #8]
 8004068:	f003 0308 	and.w	r3, r3, #8
 800406c:	2b00      	cmp	r3, #0
 800406e:	d00d      	beq.n	800408c <HAL_ADCEx_Calibration_Start+0xc8>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004074:	f023 0312 	bic.w	r3, r3, #18
 8004078:	f043 0210 	orr.w	r2, r3, #16
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	629a      	str	r2, [r3, #40]	; 0x28
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	2200      	movs	r2, #0
 8004084:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 8004088:	2301      	movs	r3, #1
 800408a:	e042      	b.n	8004112 <HAL_ADCEx_Calibration_Start+0x14e>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	689b      	ldr	r3, [r3, #8]
 8004092:	f003 0308 	and.w	r3, r3, #8
 8004096:	2b00      	cmp	r3, #0
 8004098:	d1dc      	bne.n	8004054 <HAL_ADCEx_Calibration_Start+0x90>
        }
      }
    }
    
    /* 4. Start ADC calibration */
    SET_BIT(hadc->Instance->CR2, ADC_CR2_CAL);
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	689a      	ldr	r2, [r3, #8]
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	f042 0204 	orr.w	r2, r2, #4
 80040a8:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 80040aa:	f7ff fcdf 	bl	8003a6c <HAL_GetTick>
 80040ae:	6138      	str	r0, [r7, #16]

    /* Wait for calibration completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 80040b0:	e01b      	b.n	80040ea <HAL_ADCEx_Calibration_Start+0x126>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 80040b2:	f7ff fcdb 	bl	8003a6c <HAL_GetTick>
 80040b6:	4602      	mov	r2, r0
 80040b8:	693b      	ldr	r3, [r7, #16]
 80040ba:	1ad3      	subs	r3, r2, r3
 80040bc:	2b0a      	cmp	r3, #10
 80040be:	d914      	bls.n	80040ea <HAL_ADCEx_Calibration_Start+0x126>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	689b      	ldr	r3, [r3, #8]
 80040c6:	f003 0304 	and.w	r3, r3, #4
 80040ca:	2b00      	cmp	r3, #0
 80040cc:	d00d      	beq.n	80040ea <HAL_ADCEx_Calibration_Start+0x126>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80040d2:	f023 0312 	bic.w	r3, r3, #18
 80040d6:	f043 0210 	orr.w	r2, r3, #16
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	629a      	str	r2, [r3, #40]	; 0x28
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	2200      	movs	r2, #0
 80040e2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 80040e6:	2301      	movs	r3, #1
 80040e8:	e013      	b.n	8004112 <HAL_ADCEx_Calibration_Start+0x14e>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	689b      	ldr	r3, [r3, #8]
 80040f0:	f003 0304 	and.w	r3, r3, #4
 80040f4:	2b00      	cmp	r3, #0
 80040f6:	d1dc      	bne.n	80040b2 <HAL_ADCEx_Calibration_Start+0xee>
        }
      }
    }
    
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80040fc:	f023 0303 	bic.w	r3, r3, #3
 8004100:	f043 0201 	orr.w	r2, r3, #1
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	2200      	movs	r2, #0
 800410c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8004110:	7dfb      	ldrb	r3, [r7, #23]
}
 8004112:	4618      	mov	r0, r3
 8004114:	371c      	adds	r7, #28
 8004116:	46bd      	mov	sp, r7
 8004118:	bd90      	pop	{r4, r7, pc}
 800411a:	bf00      	nop
 800411c:	20000010 	.word	0x20000010

08004120 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004120:	b480      	push	{r7}
 8004122:	b085      	sub	sp, #20
 8004124:	af00      	add	r7, sp, #0
 8004126:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	f003 0307 	and.w	r3, r3, #7
 800412e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004130:	4b0c      	ldr	r3, [pc, #48]	; (8004164 <__NVIC_SetPriorityGrouping+0x44>)
 8004132:	68db      	ldr	r3, [r3, #12]
 8004134:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004136:	68ba      	ldr	r2, [r7, #8]
 8004138:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800413c:	4013      	ands	r3, r2
 800413e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8004140:	68fb      	ldr	r3, [r7, #12]
 8004142:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004144:	68bb      	ldr	r3, [r7, #8]
 8004146:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004148:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800414c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004150:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004152:	4a04      	ldr	r2, [pc, #16]	; (8004164 <__NVIC_SetPriorityGrouping+0x44>)
 8004154:	68bb      	ldr	r3, [r7, #8]
 8004156:	60d3      	str	r3, [r2, #12]
}
 8004158:	bf00      	nop
 800415a:	3714      	adds	r7, #20
 800415c:	46bd      	mov	sp, r7
 800415e:	bc80      	pop	{r7}
 8004160:	4770      	bx	lr
 8004162:	bf00      	nop
 8004164:	e000ed00 	.word	0xe000ed00

08004168 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004168:	b480      	push	{r7}
 800416a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800416c:	4b04      	ldr	r3, [pc, #16]	; (8004180 <__NVIC_GetPriorityGrouping+0x18>)
 800416e:	68db      	ldr	r3, [r3, #12]
 8004170:	0a1b      	lsrs	r3, r3, #8
 8004172:	f003 0307 	and.w	r3, r3, #7
}
 8004176:	4618      	mov	r0, r3
 8004178:	46bd      	mov	sp, r7
 800417a:	bc80      	pop	{r7}
 800417c:	4770      	bx	lr
 800417e:	bf00      	nop
 8004180:	e000ed00 	.word	0xe000ed00

08004184 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004184:	b480      	push	{r7}
 8004186:	b083      	sub	sp, #12
 8004188:	af00      	add	r7, sp, #0
 800418a:	4603      	mov	r3, r0
 800418c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800418e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004192:	2b00      	cmp	r3, #0
 8004194:	db0b      	blt.n	80041ae <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004196:	79fb      	ldrb	r3, [r7, #7]
 8004198:	f003 021f 	and.w	r2, r3, #31
 800419c:	4906      	ldr	r1, [pc, #24]	; (80041b8 <__NVIC_EnableIRQ+0x34>)
 800419e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80041a2:	095b      	lsrs	r3, r3, #5
 80041a4:	2001      	movs	r0, #1
 80041a6:	fa00 f202 	lsl.w	r2, r0, r2
 80041aa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80041ae:	bf00      	nop
 80041b0:	370c      	adds	r7, #12
 80041b2:	46bd      	mov	sp, r7
 80041b4:	bc80      	pop	{r7}
 80041b6:	4770      	bx	lr
 80041b8:	e000e100 	.word	0xe000e100

080041bc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80041bc:	b480      	push	{r7}
 80041be:	b083      	sub	sp, #12
 80041c0:	af00      	add	r7, sp, #0
 80041c2:	4603      	mov	r3, r0
 80041c4:	6039      	str	r1, [r7, #0]
 80041c6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80041c8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80041cc:	2b00      	cmp	r3, #0
 80041ce:	db0a      	blt.n	80041e6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80041d0:	683b      	ldr	r3, [r7, #0]
 80041d2:	b2da      	uxtb	r2, r3
 80041d4:	490c      	ldr	r1, [pc, #48]	; (8004208 <__NVIC_SetPriority+0x4c>)
 80041d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80041da:	0112      	lsls	r2, r2, #4
 80041dc:	b2d2      	uxtb	r2, r2
 80041de:	440b      	add	r3, r1
 80041e0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80041e4:	e00a      	b.n	80041fc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80041e6:	683b      	ldr	r3, [r7, #0]
 80041e8:	b2da      	uxtb	r2, r3
 80041ea:	4908      	ldr	r1, [pc, #32]	; (800420c <__NVIC_SetPriority+0x50>)
 80041ec:	79fb      	ldrb	r3, [r7, #7]
 80041ee:	f003 030f 	and.w	r3, r3, #15
 80041f2:	3b04      	subs	r3, #4
 80041f4:	0112      	lsls	r2, r2, #4
 80041f6:	b2d2      	uxtb	r2, r2
 80041f8:	440b      	add	r3, r1
 80041fa:	761a      	strb	r2, [r3, #24]
}
 80041fc:	bf00      	nop
 80041fe:	370c      	adds	r7, #12
 8004200:	46bd      	mov	sp, r7
 8004202:	bc80      	pop	{r7}
 8004204:	4770      	bx	lr
 8004206:	bf00      	nop
 8004208:	e000e100 	.word	0xe000e100
 800420c:	e000ed00 	.word	0xe000ed00

08004210 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004210:	b480      	push	{r7}
 8004212:	b089      	sub	sp, #36	; 0x24
 8004214:	af00      	add	r7, sp, #0
 8004216:	60f8      	str	r0, [r7, #12]
 8004218:	60b9      	str	r1, [r7, #8]
 800421a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800421c:	68fb      	ldr	r3, [r7, #12]
 800421e:	f003 0307 	and.w	r3, r3, #7
 8004222:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004224:	69fb      	ldr	r3, [r7, #28]
 8004226:	f1c3 0307 	rsb	r3, r3, #7
 800422a:	2b04      	cmp	r3, #4
 800422c:	bf28      	it	cs
 800422e:	2304      	movcs	r3, #4
 8004230:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004232:	69fb      	ldr	r3, [r7, #28]
 8004234:	3304      	adds	r3, #4
 8004236:	2b06      	cmp	r3, #6
 8004238:	d902      	bls.n	8004240 <NVIC_EncodePriority+0x30>
 800423a:	69fb      	ldr	r3, [r7, #28]
 800423c:	3b03      	subs	r3, #3
 800423e:	e000      	b.n	8004242 <NVIC_EncodePriority+0x32>
 8004240:	2300      	movs	r3, #0
 8004242:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004244:	f04f 32ff 	mov.w	r2, #4294967295
 8004248:	69bb      	ldr	r3, [r7, #24]
 800424a:	fa02 f303 	lsl.w	r3, r2, r3
 800424e:	43da      	mvns	r2, r3
 8004250:	68bb      	ldr	r3, [r7, #8]
 8004252:	401a      	ands	r2, r3
 8004254:	697b      	ldr	r3, [r7, #20]
 8004256:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004258:	f04f 31ff 	mov.w	r1, #4294967295
 800425c:	697b      	ldr	r3, [r7, #20]
 800425e:	fa01 f303 	lsl.w	r3, r1, r3
 8004262:	43d9      	mvns	r1, r3
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004268:	4313      	orrs	r3, r2
         );
}
 800426a:	4618      	mov	r0, r3
 800426c:	3724      	adds	r7, #36	; 0x24
 800426e:	46bd      	mov	sp, r7
 8004270:	bc80      	pop	{r7}
 8004272:	4770      	bx	lr

08004274 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004274:	b580      	push	{r7, lr}
 8004276:	b082      	sub	sp, #8
 8004278:	af00      	add	r7, sp, #0
 800427a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	3b01      	subs	r3, #1
 8004280:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004284:	d301      	bcc.n	800428a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004286:	2301      	movs	r3, #1
 8004288:	e00f      	b.n	80042aa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800428a:	4a0a      	ldr	r2, [pc, #40]	; (80042b4 <SysTick_Config+0x40>)
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	3b01      	subs	r3, #1
 8004290:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004292:	210f      	movs	r1, #15
 8004294:	f04f 30ff 	mov.w	r0, #4294967295
 8004298:	f7ff ff90 	bl	80041bc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800429c:	4b05      	ldr	r3, [pc, #20]	; (80042b4 <SysTick_Config+0x40>)
 800429e:	2200      	movs	r2, #0
 80042a0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80042a2:	4b04      	ldr	r3, [pc, #16]	; (80042b4 <SysTick_Config+0x40>)
 80042a4:	2207      	movs	r2, #7
 80042a6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80042a8:	2300      	movs	r3, #0
}
 80042aa:	4618      	mov	r0, r3
 80042ac:	3708      	adds	r7, #8
 80042ae:	46bd      	mov	sp, r7
 80042b0:	bd80      	pop	{r7, pc}
 80042b2:	bf00      	nop
 80042b4:	e000e010 	.word	0xe000e010

080042b8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80042b8:	b580      	push	{r7, lr}
 80042ba:	b082      	sub	sp, #8
 80042bc:	af00      	add	r7, sp, #0
 80042be:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80042c0:	6878      	ldr	r0, [r7, #4]
 80042c2:	f7ff ff2d 	bl	8004120 <__NVIC_SetPriorityGrouping>
}
 80042c6:	bf00      	nop
 80042c8:	3708      	adds	r7, #8
 80042ca:	46bd      	mov	sp, r7
 80042cc:	bd80      	pop	{r7, pc}

080042ce <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80042ce:	b580      	push	{r7, lr}
 80042d0:	b086      	sub	sp, #24
 80042d2:	af00      	add	r7, sp, #0
 80042d4:	4603      	mov	r3, r0
 80042d6:	60b9      	str	r1, [r7, #8]
 80042d8:	607a      	str	r2, [r7, #4]
 80042da:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80042dc:	2300      	movs	r3, #0
 80042de:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80042e0:	f7ff ff42 	bl	8004168 <__NVIC_GetPriorityGrouping>
 80042e4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80042e6:	687a      	ldr	r2, [r7, #4]
 80042e8:	68b9      	ldr	r1, [r7, #8]
 80042ea:	6978      	ldr	r0, [r7, #20]
 80042ec:	f7ff ff90 	bl	8004210 <NVIC_EncodePriority>
 80042f0:	4602      	mov	r2, r0
 80042f2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80042f6:	4611      	mov	r1, r2
 80042f8:	4618      	mov	r0, r3
 80042fa:	f7ff ff5f 	bl	80041bc <__NVIC_SetPriority>
}
 80042fe:	bf00      	nop
 8004300:	3718      	adds	r7, #24
 8004302:	46bd      	mov	sp, r7
 8004304:	bd80      	pop	{r7, pc}

08004306 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004306:	b580      	push	{r7, lr}
 8004308:	b082      	sub	sp, #8
 800430a:	af00      	add	r7, sp, #0
 800430c:	4603      	mov	r3, r0
 800430e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004310:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004314:	4618      	mov	r0, r3
 8004316:	f7ff ff35 	bl	8004184 <__NVIC_EnableIRQ>
}
 800431a:	bf00      	nop
 800431c:	3708      	adds	r7, #8
 800431e:	46bd      	mov	sp, r7
 8004320:	bd80      	pop	{r7, pc}

08004322 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004322:	b580      	push	{r7, lr}
 8004324:	b082      	sub	sp, #8
 8004326:	af00      	add	r7, sp, #0
 8004328:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800432a:	6878      	ldr	r0, [r7, #4]
 800432c:	f7ff ffa2 	bl	8004274 <SysTick_Config>
 8004330:	4603      	mov	r3, r0
}
 8004332:	4618      	mov	r0, r3
 8004334:	3708      	adds	r7, #8
 8004336:	46bd      	mov	sp, r7
 8004338:	bd80      	pop	{r7, pc}

0800433a <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 800433a:	b580      	push	{r7, lr}
 800433c:	b082      	sub	sp, #8
 800433e:	af00      	add	r7, sp, #0
 8004340:	6078      	str	r0, [r7, #4]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	2b00      	cmp	r3, #0
 8004346:	d101      	bne.n	800434c <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 8004348:	2301      	movs	r3, #1
 800434a:	e014      	b.n	8004376 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	791b      	ldrb	r3, [r3, #4]
 8004350:	b2db      	uxtb	r3, r3
 8004352:	2b00      	cmp	r3, #0
 8004354:	d105      	bne.n	8004362 <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	2200      	movs	r2, #0
 800435a:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 800435c:	6878      	ldr	r0, [r7, #4]
 800435e:	f7fe fff3 	bl	8003348 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	2202      	movs	r2, #2
 8004366:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	2200      	movs	r2, #0
 800436c:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	2201      	movs	r2, #1
 8004372:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8004374:	2300      	movs	r3, #0
}
 8004376:	4618      	mov	r0, r3
 8004378:	3708      	adds	r7, #8
 800437a:	46bd      	mov	sp, r7
 800437c:	bd80      	pop	{r7, pc}

0800437e <HAL_DAC_Start>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 800437e:	b480      	push	{r7}
 8004380:	b083      	sub	sp, #12
 8004382:	af00      	add	r7, sp, #0
 8004384:	6078      	str	r0, [r7, #4]
 8004386:	6039      	str	r1, [r7, #0]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	2b00      	cmp	r3, #0
 800438c:	d101      	bne.n	8004392 <HAL_DAC_Start+0x14>
  {
    return HAL_ERROR;
 800438e:	2301      	movs	r3, #1
 8004390:	e046      	b.n	8004420 <HAL_DAC_Start+0xa2>

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	795b      	ldrb	r3, [r3, #5]
 8004396:	2b01      	cmp	r3, #1
 8004398:	d101      	bne.n	800439e <HAL_DAC_Start+0x20>
 800439a:	2302      	movs	r3, #2
 800439c:	e040      	b.n	8004420 <HAL_DAC_Start+0xa2>
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	2201      	movs	r2, #1
 80043a2:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	2202      	movs	r2, #2
 80043a8:	711a      	strb	r2, [r3, #4]

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	6819      	ldr	r1, [r3, #0]
 80043b0:	683b      	ldr	r3, [r7, #0]
 80043b2:	f003 0310 	and.w	r3, r3, #16
 80043b6:	2201      	movs	r2, #1
 80043b8:	409a      	lsls	r2, r3
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	430a      	orrs	r2, r1
 80043c0:	601a      	str	r2, [r3, #0]

  if (Channel == DAC_CHANNEL_1)
 80043c2:	683b      	ldr	r3, [r7, #0]
 80043c4:	2b00      	cmp	r3, #0
 80043c6:	d10f      	bne.n	80043e8 <HAL_DAC_Start+0x6a>
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	f003 033c 	and.w	r3, r3, #60	; 0x3c
 80043d2:	2b3c      	cmp	r3, #60	; 0x3c
 80043d4:	d11d      	bne.n	8004412 <HAL_DAC_Start+0x94>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	685a      	ldr	r2, [r3, #4]
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	f042 0201 	orr.w	r2, r2, #1
 80043e4:	605a      	str	r2, [r3, #4]
 80043e6:	e014      	b.n	8004412 <HAL_DAC_Start+0x94>
  }

  else
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_TRIGGER_SOFTWARE << (Channel & 0x10UL)))
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80043f2:	683b      	ldr	r3, [r7, #0]
 80043f4:	f003 0310 	and.w	r3, r3, #16
 80043f8:	213c      	movs	r1, #60	; 0x3c
 80043fa:	fa01 f303 	lsl.w	r3, r1, r3
 80043fe:	429a      	cmp	r2, r3
 8004400:	d107      	bne.n	8004412 <HAL_DAC_Start+0x94>
    {
      /* Enable the selected DAC software conversion*/
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	685a      	ldr	r2, [r3, #4]
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	f042 0202 	orr.w	r2, r2, #2
 8004410:	605a      	str	r2, [r3, #4]
    }
  }


  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	2201      	movs	r2, #1
 8004416:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	2200      	movs	r2, #0
 800441c:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 800441e:	2300      	movs	r3, #0
}
 8004420:	4618      	mov	r0, r3
 8004422:	370c      	adds	r7, #12
 8004424:	46bd      	mov	sp, r7
 8004426:	bc80      	pop	{r7}
 8004428:	4770      	bx	lr
	...

0800442c <HAL_DAC_Start_DMA>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel, const uint32_t *pData, uint32_t Length,
                                    uint32_t Alignment)
{
 800442c:	b580      	push	{r7, lr}
 800442e:	b086      	sub	sp, #24
 8004430:	af00      	add	r7, sp, #0
 8004432:	60f8      	str	r0, [r7, #12]
 8004434:	60b9      	str	r1, [r7, #8]
 8004436:	607a      	str	r2, [r7, #4]
 8004438:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t tmpreg;

  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 800443a:	68fb      	ldr	r3, [r7, #12]
 800443c:	2b00      	cmp	r3, #0
 800443e:	d101      	bne.n	8004444 <HAL_DAC_Start_DMA+0x18>
  {
    return HAL_ERROR;
 8004440:	2301      	movs	r3, #1
 8004442:	e092      	b.n	800456a <HAL_DAC_Start_DMA+0x13e>
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));

  /* Process locked */
  __HAL_LOCK(hdac);
 8004444:	68fb      	ldr	r3, [r7, #12]
 8004446:	795b      	ldrb	r3, [r3, #5]
 8004448:	2b01      	cmp	r3, #1
 800444a:	d101      	bne.n	8004450 <HAL_DAC_Start_DMA+0x24>
 800444c:	2302      	movs	r3, #2
 800444e:	e08c      	b.n	800456a <HAL_DAC_Start_DMA+0x13e>
 8004450:	68fb      	ldr	r3, [r7, #12]
 8004452:	2201      	movs	r2, #1
 8004454:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8004456:	68fb      	ldr	r3, [r7, #12]
 8004458:	2202      	movs	r2, #2
 800445a:	711a      	strb	r2, [r3, #4]

  if (Channel == DAC_CHANNEL_1)
 800445c:	68bb      	ldr	r3, [r7, #8]
 800445e:	2b00      	cmp	r3, #0
 8004460:	d129      	bne.n	80044b6 <HAL_DAC_Start_DMA+0x8a>
  {
    /* Set the DMA transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 8004462:	68fb      	ldr	r3, [r7, #12]
 8004464:	689b      	ldr	r3, [r3, #8]
 8004466:	4a43      	ldr	r2, [pc, #268]	; (8004574 <HAL_DAC_Start_DMA+0x148>)
 8004468:	629a      	str	r2, [r3, #40]	; 0x28

    /* Set the DMA half transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh1;
 800446a:	68fb      	ldr	r3, [r7, #12]
 800446c:	689b      	ldr	r3, [r3, #8]
 800446e:	4a42      	ldr	r2, [pc, #264]	; (8004578 <HAL_DAC_Start_DMA+0x14c>)
 8004470:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the DMA error callback for channel1 */
    hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;
 8004472:	68fb      	ldr	r3, [r7, #12]
 8004474:	689b      	ldr	r3, [r3, #8]
 8004476:	4a41      	ldr	r2, [pc, #260]	; (800457c <HAL_DAC_Start_DMA+0x150>)
 8004478:	631a      	str	r2, [r3, #48]	; 0x30

    /* Enable the selected DAC channel1 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 800447a:	68fb      	ldr	r3, [r7, #12]
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	681a      	ldr	r2, [r3, #0]
 8004480:	68fb      	ldr	r3, [r7, #12]
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8004488:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 1 */
    switch (Alignment)
 800448a:	6a3b      	ldr	r3, [r7, #32]
 800448c:	2b00      	cmp	r3, #0
 800448e:	d003      	beq.n	8004498 <HAL_DAC_Start_DMA+0x6c>
 8004490:	6a3b      	ldr	r3, [r7, #32]
 8004492:	2b04      	cmp	r3, #4
 8004494:	d005      	beq.n	80044a2 <HAL_DAC_Start_DMA+0x76>
 8004496:	e009      	b.n	80044ac <HAL_DAC_Start_DMA+0x80>
    {
      case DAC_ALIGN_12B_R:
        /* Get DHR12R1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR12R1;
 8004498:	68fb      	ldr	r3, [r7, #12]
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	3308      	adds	r3, #8
 800449e:	613b      	str	r3, [r7, #16]
        break;
 80044a0:	e033      	b.n	800450a <HAL_DAC_Start_DMA+0xde>
      case DAC_ALIGN_12B_L:
        /* Get DHR12L1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR12L1;
 80044a2:	68fb      	ldr	r3, [r7, #12]
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	330c      	adds	r3, #12
 80044a8:	613b      	str	r3, [r7, #16]
        break;
 80044aa:	e02e      	b.n	800450a <HAL_DAC_Start_DMA+0xde>
      default: /* case DAC_ALIGN_8B_R */
        /* Get DHR8R1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
 80044ac:	68fb      	ldr	r3, [r7, #12]
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	3310      	adds	r3, #16
 80044b2:	613b      	str	r3, [r7, #16]
        break;
 80044b4:	e029      	b.n	800450a <HAL_DAC_Start_DMA+0xde>
  }

  else
  {
    /* Set the DMA transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 80044b6:	68fb      	ldr	r3, [r7, #12]
 80044b8:	68db      	ldr	r3, [r3, #12]
 80044ba:	4a31      	ldr	r2, [pc, #196]	; (8004580 <HAL_DAC_Start_DMA+0x154>)
 80044bc:	629a      	str	r2, [r3, #40]	; 0x28

    /* Set the DMA half transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh2;
 80044be:	68fb      	ldr	r3, [r7, #12]
 80044c0:	68db      	ldr	r3, [r3, #12]
 80044c2:	4a30      	ldr	r2, [pc, #192]	; (8004584 <HAL_DAC_Start_DMA+0x158>)
 80044c4:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the DMA error callback for channel2 */
    hdac->DMA_Handle2->XferErrorCallback = DAC_DMAErrorCh2;
 80044c6:	68fb      	ldr	r3, [r7, #12]
 80044c8:	68db      	ldr	r3, [r3, #12]
 80044ca:	4a2f      	ldr	r2, [pc, #188]	; (8004588 <HAL_DAC_Start_DMA+0x15c>)
 80044cc:	631a      	str	r2, [r3, #48]	; 0x30

    /* Enable the selected DAC channel2 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 80044ce:	68fb      	ldr	r3, [r7, #12]
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	681a      	ldr	r2, [r3, #0]
 80044d4:	68fb      	ldr	r3, [r7, #12]
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80044dc:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 2 */
    switch (Alignment)
 80044de:	6a3b      	ldr	r3, [r7, #32]
 80044e0:	2b00      	cmp	r3, #0
 80044e2:	d003      	beq.n	80044ec <HAL_DAC_Start_DMA+0xc0>
 80044e4:	6a3b      	ldr	r3, [r7, #32]
 80044e6:	2b04      	cmp	r3, #4
 80044e8:	d005      	beq.n	80044f6 <HAL_DAC_Start_DMA+0xca>
 80044ea:	e009      	b.n	8004500 <HAL_DAC_Start_DMA+0xd4>
    {
      case DAC_ALIGN_12B_R:
        /* Get DHR12R2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR12R2;
 80044ec:	68fb      	ldr	r3, [r7, #12]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	3314      	adds	r3, #20
 80044f2:	613b      	str	r3, [r7, #16]
        break;
 80044f4:	e009      	b.n	800450a <HAL_DAC_Start_DMA+0xde>
      case DAC_ALIGN_12B_L:
        /* Get DHR12L2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR12L2;
 80044f6:	68fb      	ldr	r3, [r7, #12]
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	3318      	adds	r3, #24
 80044fc:	613b      	str	r3, [r7, #16]
        break;
 80044fe:	e004      	b.n	800450a <HAL_DAC_Start_DMA+0xde>
      default: /* case DAC_ALIGN_8B_R */
        /* Get DHR8R2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
 8004500:	68fb      	ldr	r3, [r7, #12]
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	331c      	adds	r3, #28
 8004506:	613b      	str	r3, [r7, #16]
        break;
 8004508:	bf00      	nop
    }
  }

  if (Channel == DAC_CHANNEL_1)
 800450a:	68bb      	ldr	r3, [r7, #8]
 800450c:	2b00      	cmp	r3, #0
 800450e:	d109      	bne.n	8004524 <HAL_DAC_Start_DMA+0xf8>
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR1);
#endif /* DAC_CR_DMAUDRIE1 */

    /* Enable the DMA Stream */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle1, (uint32_t)pData, tmpreg, Length);
 8004510:	68fb      	ldr	r3, [r7, #12]
 8004512:	6898      	ldr	r0, [r3, #8]
 8004514:	6879      	ldr	r1, [r7, #4]
 8004516:	683b      	ldr	r3, [r7, #0]
 8004518:	693a      	ldr	r2, [r7, #16]
 800451a:	f000 f9e5 	bl	80048e8 <HAL_DMA_Start_IT>
 800451e:	4603      	mov	r3, r0
 8004520:	75fb      	strb	r3, [r7, #23]
 8004522:	e008      	b.n	8004536 <HAL_DAC_Start_DMA+0x10a>
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
#endif /* DAC_CR_DMAUDRIE2 */

    /* Enable the DMA Stream */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
 8004524:	68fb      	ldr	r3, [r7, #12]
 8004526:	68d8      	ldr	r0, [r3, #12]
 8004528:	6879      	ldr	r1, [r7, #4]
 800452a:	683b      	ldr	r3, [r7, #0]
 800452c:	693a      	ldr	r2, [r7, #16]
 800452e:	f000 f9db 	bl	80048e8 <HAL_DMA_Start_IT>
 8004532:	4603      	mov	r3, r0
 8004534:	75fb      	strb	r3, [r7, #23]
  }


  /* Process Unlocked */
  __HAL_UNLOCK(hdac);
 8004536:	68fb      	ldr	r3, [r7, #12]
 8004538:	2200      	movs	r2, #0
 800453a:	715a      	strb	r2, [r3, #5]

  if (status == HAL_OK)
 800453c:	7dfb      	ldrb	r3, [r7, #23]
 800453e:	2b00      	cmp	r3, #0
 8004540:	d10c      	bne.n	800455c <HAL_DAC_Start_DMA+0x130>
  {
    /* Enable the Peripheral */
    __HAL_DAC_ENABLE(hdac, Channel);
 8004542:	68fb      	ldr	r3, [r7, #12]
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	6819      	ldr	r1, [r3, #0]
 8004548:	68bb      	ldr	r3, [r7, #8]
 800454a:	f003 0310 	and.w	r3, r3, #16
 800454e:	2201      	movs	r2, #1
 8004550:	409a      	lsls	r2, r3
 8004552:	68fb      	ldr	r3, [r7, #12]
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	430a      	orrs	r2, r1
 8004558:	601a      	str	r2, [r3, #0]
 800455a:	e005      	b.n	8004568 <HAL_DAC_Start_DMA+0x13c>
  }
  else
  {
    hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 800455c:	68fb      	ldr	r3, [r7, #12]
 800455e:	691b      	ldr	r3, [r3, #16]
 8004560:	f043 0204 	orr.w	r2, r3, #4
 8004564:	68fb      	ldr	r3, [r7, #12]
 8004566:	611a      	str	r2, [r3, #16]
  }

  /* Return function status */
  return status;
 8004568:	7dfb      	ldrb	r3, [r7, #23]
}
 800456a:	4618      	mov	r0, r3
 800456c:	3718      	adds	r7, #24
 800456e:	46bd      	mov	sp, r7
 8004570:	bd80      	pop	{r7, pc}
 8004572:	bf00      	nop
 8004574:	080046ed 	.word	0x080046ed
 8004578:	0800470f 	.word	0x0800470f
 800457c:	0800472b 	.word	0x0800472b
 8004580:	0800478f 	.word	0x0800478f
 8004584:	080047b1 	.word	0x080047b1
 8004588:	080047cd 	.word	0x080047cd

0800458c <HAL_DAC_Stop_DMA>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Stop_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 800458c:	b580      	push	{r7, lr}
 800458e:	b082      	sub	sp, #8
 8004590:	af00      	add	r7, sp, #0
 8004592:	6078      	str	r0, [r7, #4]
 8004594:	6039      	str	r1, [r7, #0]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	2b00      	cmp	r3, #0
 800459a:	d101      	bne.n	80045a0 <HAL_DAC_Stop_DMA+0x14>
  {
    return HAL_ERROR;
 800459c:	2301      	movs	r3, #1
 800459e:	e02e      	b.n	80045fe <HAL_DAC_Stop_DMA+0x72>

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Disable the selected DAC channel DMA request */
  hdac->Instance->CR &= ~(DAC_CR_DMAEN1 << (Channel & 0x10UL));
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	6819      	ldr	r1, [r3, #0]
 80045a6:	683b      	ldr	r3, [r7, #0]
 80045a8:	f003 0310 	and.w	r3, r3, #16
 80045ac:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80045b0:	fa02 f303 	lsl.w	r3, r2, r3
 80045b4:	43da      	mvns	r2, r3
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	400a      	ands	r2, r1
 80045bc:	601a      	str	r2, [r3, #0]

  /* Disable the Peripheral */
  __HAL_DAC_DISABLE(hdac, Channel);
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	6819      	ldr	r1, [r3, #0]
 80045c4:	683b      	ldr	r3, [r7, #0]
 80045c6:	f003 0310 	and.w	r3, r3, #16
 80045ca:	2201      	movs	r2, #1
 80045cc:	fa02 f303 	lsl.w	r3, r2, r3
 80045d0:	43da      	mvns	r2, r3
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	400a      	ands	r2, r1
 80045d8:	601a      	str	r2, [r3, #0]

  /* Disable the DMA Stream */

  /* Channel1 is used */
  if (Channel == DAC_CHANNEL_1)
 80045da:	683b      	ldr	r3, [r7, #0]
 80045dc:	2b00      	cmp	r3, #0
 80045de:	d105      	bne.n	80045ec <HAL_DAC_Stop_DMA+0x60>
  {
    /* Disable the DMA Stream */
    (void)HAL_DMA_Abort(hdac->DMA_Handle1);
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	689b      	ldr	r3, [r3, #8]
 80045e4:	4618      	mov	r0, r3
 80045e6:	f000 f9df 	bl	80049a8 <HAL_DMA_Abort>
 80045ea:	e004      	b.n	80045f6 <HAL_DAC_Stop_DMA+0x6a>
  }

  else /* Channel2 is used for */
  {
    /* Disable the DMA Stream */
    (void)HAL_DMA_Abort(hdac->DMA_Handle2);
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	68db      	ldr	r3, [r3, #12]
 80045f0:	4618      	mov	r0, r3
 80045f2:	f000 f9d9 	bl	80049a8 <HAL_DMA_Abort>
#endif /* DAC_CR_DMAUDRIE2 */
  }


  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	2201      	movs	r2, #1
 80045fa:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 80045fc:	2300      	movs	r3, #0
}
 80045fe:	4618      	mov	r0, r3
 8004600:	3708      	adds	r7, #8
 8004602:	46bd      	mov	sp, r7
 8004604:	bd80      	pop	{r7, pc}

08004606 <HAL_DAC_ConvCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8004606:	b480      	push	{r7}
 8004608:	b083      	sub	sp, #12
 800460a:	af00      	add	r7, sp, #0
 800460c:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ConvCpltCallbackCh1 could be implemented in the user file
   */
}
 800460e:	bf00      	nop
 8004610:	370c      	adds	r7, #12
 8004612:	46bd      	mov	sp, r7
 8004614:	bc80      	pop	{r7}
 8004616:	4770      	bx	lr

08004618 <HAL_DAC_ConvHalfCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvHalfCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8004618:	b480      	push	{r7}
 800461a:	b083      	sub	sp, #12
 800461c:	af00      	add	r7, sp, #0
 800461e:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ConvHalfCpltCallbackCh1 could be implemented in the user file
   */
}
 8004620:	bf00      	nop
 8004622:	370c      	adds	r7, #12
 8004624:	46bd      	mov	sp, r7
 8004626:	bc80      	pop	{r7}
 8004628:	4770      	bx	lr

0800462a <HAL_DAC_ErrorCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ErrorCallbackCh1(DAC_HandleTypeDef *hdac)
{
 800462a:	b480      	push	{r7}
 800462c:	b083      	sub	sp, #12
 800462e:	af00      	add	r7, sp, #0
 8004630:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ErrorCallbackCh1 could be implemented in the user file
   */
}
 8004632:	bf00      	nop
 8004634:	370c      	adds	r7, #12
 8004636:	46bd      	mov	sp, r7
 8004638:	bc80      	pop	{r7}
 800463a:	4770      	bx	lr

0800463c <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac,
                                        const DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 800463c:	b480      	push	{r7}
 800463e:	b089      	sub	sp, #36	; 0x24
 8004640:	af00      	add	r7, sp, #0
 8004642:	60f8      	str	r0, [r7, #12]
 8004644:	60b9      	str	r1, [r7, #8]
 8004646:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004648:	2300      	movs	r3, #0
 800464a:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpreg1;
  uint32_t tmpreg2;

  /* Check the DAC peripheral handle and channel configuration struct */
  if ((hdac == NULL) || (sConfig == NULL))
 800464c:	68fb      	ldr	r3, [r7, #12]
 800464e:	2b00      	cmp	r3, #0
 8004650:	d002      	beq.n	8004658 <HAL_DAC_ConfigChannel+0x1c>
 8004652:	68bb      	ldr	r3, [r7, #8]
 8004654:	2b00      	cmp	r3, #0
 8004656:	d101      	bne.n	800465c <HAL_DAC_ConfigChannel+0x20>
  {
    return HAL_ERROR;
 8004658:	2301      	movs	r3, #1
 800465a:	e042      	b.n	80046e2 <HAL_DAC_ConfigChannel+0xa6>
  assert_param(IS_DAC_TRIGGER(sConfig->DAC_Trigger));
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 800465c:	68fb      	ldr	r3, [r7, #12]
 800465e:	795b      	ldrb	r3, [r3, #5]
 8004660:	2b01      	cmp	r3, #1
 8004662:	d101      	bne.n	8004668 <HAL_DAC_ConfigChannel+0x2c>
 8004664:	2302      	movs	r3, #2
 8004666:	e03c      	b.n	80046e2 <HAL_DAC_ConfigChannel+0xa6>
 8004668:	68fb      	ldr	r3, [r7, #12]
 800466a:	2201      	movs	r2, #1
 800466c:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 800466e:	68fb      	ldr	r3, [r7, #12]
 8004670:	2202      	movs	r2, #2
 8004672:	711a      	strb	r2, [r3, #4]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8004674:	68fb      	ldr	r3, [r7, #12]
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	61bb      	str	r3, [r7, #24]
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1))
               << (Channel & 0x10UL));
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	f003 0310 	and.w	r3, r3, #16
 8004682:	f640 72fe 	movw	r2, #4094	; 0xffe
 8004686:	fa02 f303 	lsl.w	r3, r2, r3
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1))
 800468a:	43db      	mvns	r3, r3
 800468c:	69ba      	ldr	r2, [r7, #24]
 800468e:	4013      	ands	r3, r2
 8004690:	61bb      	str	r3, [r7, #24]
  /* Configure for the selected DAC channel: buffer output, trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set BOFFx bit according to DAC_OutputBuffer value */
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 8004692:	68bb      	ldr	r3, [r7, #8]
 8004694:	681a      	ldr	r2, [r3, #0]
 8004696:	68bb      	ldr	r3, [r7, #8]
 8004698:	685b      	ldr	r3, [r3, #4]
 800469a:	4313      	orrs	r3, r2
 800469c:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	f003 0310 	and.w	r3, r3, #16
 80046a4:	697a      	ldr	r2, [r7, #20]
 80046a6:	fa02 f303 	lsl.w	r3, r2, r3
 80046aa:	69ba      	ldr	r2, [r7, #24]
 80046ac:	4313      	orrs	r3, r2
 80046ae:	61bb      	str	r3, [r7, #24]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 80046b0:	68fb      	ldr	r3, [r7, #12]
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	69ba      	ldr	r2, [r7, #24]
 80046b6:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 80046b8:	68fb      	ldr	r3, [r7, #12]
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	6819      	ldr	r1, [r3, #0]
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	f003 0310 	and.w	r3, r3, #16
 80046c4:	22c0      	movs	r2, #192	; 0xc0
 80046c6:	fa02 f303 	lsl.w	r3, r2, r3
 80046ca:	43da      	mvns	r2, r3
 80046cc:	68fb      	ldr	r3, [r7, #12]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	400a      	ands	r2, r1
 80046d2:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 80046d4:	68fb      	ldr	r3, [r7, #12]
 80046d6:	2201      	movs	r2, #1
 80046d8:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 80046da:	68fb      	ldr	r3, [r7, #12]
 80046dc:	2200      	movs	r2, #0
 80046de:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return status;
 80046e0:	7ffb      	ldrb	r3, [r7, #31]
}
 80046e2:	4618      	mov	r0, r3
 80046e4:	3724      	adds	r7, #36	; 0x24
 80046e6:	46bd      	mov	sp, r7
 80046e8:	bc80      	pop	{r7}
 80046ea:	4770      	bx	lr

080046ec <DAC_DMAConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 80046ec:	b580      	push	{r7, lr}
 80046ee:	b084      	sub	sp, #16
 80046f0:	af00      	add	r7, sp, #0
 80046f2:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046f8:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvCpltCallbackCh1(hdac);
 80046fa:	68f8      	ldr	r0, [r7, #12]
 80046fc:	f7ff ff83 	bl	8004606 <HAL_DAC_ConvCpltCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8004700:	68fb      	ldr	r3, [r7, #12]
 8004702:	2201      	movs	r2, #1
 8004704:	711a      	strb	r2, [r3, #4]
}
 8004706:	bf00      	nop
 8004708:	3710      	adds	r7, #16
 800470a:	46bd      	mov	sp, r7
 800470c:	bd80      	pop	{r7, pc}

0800470e <DAC_DMAHalfConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 800470e:	b580      	push	{r7, lr}
 8004710:	b084      	sub	sp, #16
 8004712:	af00      	add	r7, sp, #0
 8004714:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800471a:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvHalfCpltCallbackCh1(hdac);
 800471c:	68f8      	ldr	r0, [r7, #12]
 800471e:	f7ff ff7b 	bl	8004618 <HAL_DAC_ConvHalfCpltCallbackCh1>
#endif  /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 8004722:	bf00      	nop
 8004724:	3710      	adds	r7, #16
 8004726:	46bd      	mov	sp, r7
 8004728:	bd80      	pop	{r7, pc}

0800472a <DAC_DMAErrorCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh1(DMA_HandleTypeDef *hdma)
{
 800472a:	b580      	push	{r7, lr}
 800472c:	b084      	sub	sp, #16
 800472e:	af00      	add	r7, sp, #0
 8004730:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004736:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8004738:	68fb      	ldr	r3, [r7, #12]
 800473a:	691b      	ldr	r3, [r3, #16]
 800473c:	f043 0204 	orr.w	r2, r3, #4
 8004740:	68fb      	ldr	r3, [r7, #12]
 8004742:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh1(hdac);
#else
  HAL_DAC_ErrorCallbackCh1(hdac);
 8004744:	68f8      	ldr	r0, [r7, #12]
 8004746:	f7ff ff70 	bl	800462a <HAL_DAC_ErrorCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 800474a:	68fb      	ldr	r3, [r7, #12]
 800474c:	2201      	movs	r2, #1
 800474e:	711a      	strb	r2, [r3, #4]
}
 8004750:	bf00      	nop
 8004752:	3710      	adds	r7, #16
 8004754:	46bd      	mov	sp, r7
 8004756:	bd80      	pop	{r7, pc}

08004758 <HAL_DACEx_ConvCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8004758:	b480      	push	{r7}
 800475a:	b083      	sub	sp, #12
 800475c:	af00      	add	r7, sp, #0
 800475e:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvCpltCallbackCh2 could be implemented in the user file
   */
}
 8004760:	bf00      	nop
 8004762:	370c      	adds	r7, #12
 8004764:	46bd      	mov	sp, r7
 8004766:	bc80      	pop	{r7}
 8004768:	4770      	bx	lr

0800476a <HAL_DACEx_ConvHalfCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvHalfCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 800476a:	b480      	push	{r7}
 800476c:	b083      	sub	sp, #12
 800476e:	af00      	add	r7, sp, #0
 8004770:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvHalfCpltCallbackCh2 could be implemented in the user file
   */
}
 8004772:	bf00      	nop
 8004774:	370c      	adds	r7, #12
 8004776:	46bd      	mov	sp, r7
 8004778:	bc80      	pop	{r7}
 800477a:	4770      	bx	lr

0800477c <HAL_DACEx_ErrorCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ErrorCallbackCh2(DAC_HandleTypeDef *hdac)
{
 800477c:	b480      	push	{r7}
 800477e:	b083      	sub	sp, #12
 8004780:	af00      	add	r7, sp, #0
 8004782:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ErrorCallbackCh2 could be implemented in the user file
   */
}
 8004784:	bf00      	nop
 8004786:	370c      	adds	r7, #12
 8004788:	46bd      	mov	sp, r7
 800478a:	bc80      	pop	{r7}
 800478c:	4770      	bx	lr

0800478e <DAC_DMAConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 800478e:	b580      	push	{r7, lr}
 8004790:	b084      	sub	sp, #16
 8004792:	af00      	add	r7, sp, #0
 8004794:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800479a:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvCpltCallbackCh2(hdac);
 800479c:	68f8      	ldr	r0, [r7, #12]
 800479e:	f7ff ffdb 	bl	8004758 <HAL_DACEx_ConvCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 80047a2:	68fb      	ldr	r3, [r7, #12]
 80047a4:	2201      	movs	r2, #1
 80047a6:	711a      	strb	r2, [r3, #4]
}
 80047a8:	bf00      	nop
 80047aa:	3710      	adds	r7, #16
 80047ac:	46bd      	mov	sp, r7
 80047ae:	bd80      	pop	{r7, pc}

080047b0 <DAC_DMAHalfConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 80047b0:	b580      	push	{r7, lr}
 80047b2:	b084      	sub	sp, #16
 80047b4:	af00      	add	r7, sp, #0
 80047b6:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047bc:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvHalfCpltCallbackCh2(hdac);
 80047be:	68f8      	ldr	r0, [r7, #12]
 80047c0:	f7ff ffd3 	bl	800476a <HAL_DACEx_ConvHalfCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 80047c4:	bf00      	nop
 80047c6:	3710      	adds	r7, #16
 80047c8:	46bd      	mov	sp, r7
 80047ca:	bd80      	pop	{r7, pc}

080047cc <DAC_DMAErrorCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh2(DMA_HandleTypeDef *hdma)
{
 80047cc:	b580      	push	{r7, lr}
 80047ce:	b084      	sub	sp, #16
 80047d0:	af00      	add	r7, sp, #0
 80047d2:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047d8:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 80047da:	68fb      	ldr	r3, [r7, #12]
 80047dc:	691b      	ldr	r3, [r3, #16]
 80047de:	f043 0204 	orr.w	r2, r3, #4
 80047e2:	68fb      	ldr	r3, [r7, #12]
 80047e4:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh2(hdac);
#else
  HAL_DACEx_ErrorCallbackCh2(hdac);
 80047e6:	68f8      	ldr	r0, [r7, #12]
 80047e8:	f7ff ffc8 	bl	800477c <HAL_DACEx_ErrorCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 80047ec:	68fb      	ldr	r3, [r7, #12]
 80047ee:	2201      	movs	r2, #1
 80047f0:	711a      	strb	r2, [r3, #4]
}
 80047f2:	bf00      	nop
 80047f4:	3710      	adds	r7, #16
 80047f6:	46bd      	mov	sp, r7
 80047f8:	bd80      	pop	{r7, pc}
	...

080047fc <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80047fc:	b480      	push	{r7}
 80047fe:	b085      	sub	sp, #20
 8004800:	af00      	add	r7, sp, #0
 8004802:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8004804:	2300      	movs	r3, #0
 8004806:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	2b00      	cmp	r3, #0
 800480c:	d101      	bne.n	8004812 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 800480e:	2301      	movs	r3, #1
 8004810:	e059      	b.n	80048c6 <HAL_DMA_Init+0xca>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

#if defined (DMA2)
  /* calculation of the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	461a      	mov	r2, r3
 8004818:	4b2d      	ldr	r3, [pc, #180]	; (80048d0 <HAL_DMA_Init+0xd4>)
 800481a:	429a      	cmp	r2, r3
 800481c:	d80f      	bhi.n	800483e <HAL_DMA_Init+0x42>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	461a      	mov	r2, r3
 8004824:	4b2b      	ldr	r3, [pc, #172]	; (80048d4 <HAL_DMA_Init+0xd8>)
 8004826:	4413      	add	r3, r2
 8004828:	4a2b      	ldr	r2, [pc, #172]	; (80048d8 <HAL_DMA_Init+0xdc>)
 800482a:	fba2 2303 	umull	r2, r3, r2, r3
 800482e:	091b      	lsrs	r3, r3, #4
 8004830:	009a      	lsls	r2, r3, #2
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA1;
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	4a28      	ldr	r2, [pc, #160]	; (80048dc <HAL_DMA_Init+0xe0>)
 800483a:	63da      	str	r2, [r3, #60]	; 0x3c
 800483c:	e00e      	b.n	800485c <HAL_DMA_Init+0x60>
  }
  else 
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	461a      	mov	r2, r3
 8004844:	4b26      	ldr	r3, [pc, #152]	; (80048e0 <HAL_DMA_Init+0xe4>)
 8004846:	4413      	add	r3, r2
 8004848:	4a23      	ldr	r2, [pc, #140]	; (80048d8 <HAL_DMA_Init+0xdc>)
 800484a:	fba2 2303 	umull	r2, r3, r2, r3
 800484e:	091b      	lsrs	r3, r3, #4
 8004850:	009a      	lsls	r2, r3, #2
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA2;
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	4a22      	ldr	r2, [pc, #136]	; (80048e4 <HAL_DMA_Init+0xe8>)
 800485a:	63da      	str	r2, [r3, #60]	; 0x3c
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
  hdma->DmaBaseAddress = DMA1;
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	2202      	movs	r2, #2
 8004860:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 800486c:	68fb      	ldr	r3, [r7, #12]
 800486e:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8004872:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8004876:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8004880:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	68db      	ldr	r3, [r3, #12]
 8004886:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800488c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	695b      	ldr	r3, [r3, #20]
 8004892:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004898:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	69db      	ldr	r3, [r3, #28]
 800489e:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80048a0:	68fa      	ldr	r2, [r7, #12]
 80048a2:	4313      	orrs	r3, r2
 80048a4:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	68fa      	ldr	r2, [r7, #12]
 80048ac:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	2200      	movs	r2, #0
 80048b2:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	2201      	movs	r2, #1
 80048b8:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	2200      	movs	r2, #0
 80048c0:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 80048c4:	2300      	movs	r3, #0
}
 80048c6:	4618      	mov	r0, r3
 80048c8:	3714      	adds	r7, #20
 80048ca:	46bd      	mov	sp, r7
 80048cc:	bc80      	pop	{r7}
 80048ce:	4770      	bx	lr
 80048d0:	40020407 	.word	0x40020407
 80048d4:	bffdfff8 	.word	0xbffdfff8
 80048d8:	cccccccd 	.word	0xcccccccd
 80048dc:	40020000 	.word	0x40020000
 80048e0:	bffdfbf8 	.word	0xbffdfbf8
 80048e4:	40020400 	.word	0x40020400

080048e8 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80048e8:	b580      	push	{r7, lr}
 80048ea:	b086      	sub	sp, #24
 80048ec:	af00      	add	r7, sp, #0
 80048ee:	60f8      	str	r0, [r7, #12]
 80048f0:	60b9      	str	r1, [r7, #8]
 80048f2:	607a      	str	r2, [r7, #4]
 80048f4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80048f6:	2300      	movs	r3, #0
 80048f8:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80048fa:	68fb      	ldr	r3, [r7, #12]
 80048fc:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004900:	2b01      	cmp	r3, #1
 8004902:	d101      	bne.n	8004908 <HAL_DMA_Start_IT+0x20>
 8004904:	2302      	movs	r3, #2
 8004906:	e04b      	b.n	80049a0 <HAL_DMA_Start_IT+0xb8>
 8004908:	68fb      	ldr	r3, [r7, #12]
 800490a:	2201      	movs	r2, #1
 800490c:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8004910:	68fb      	ldr	r3, [r7, #12]
 8004912:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8004916:	b2db      	uxtb	r3, r3
 8004918:	2b01      	cmp	r3, #1
 800491a:	d13a      	bne.n	8004992 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800491c:	68fb      	ldr	r3, [r7, #12]
 800491e:	2202      	movs	r2, #2
 8004920:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004924:	68fb      	ldr	r3, [r7, #12]
 8004926:	2200      	movs	r2, #0
 8004928:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800492a:	68fb      	ldr	r3, [r7, #12]
 800492c:	681b      	ldr	r3, [r3, #0]
 800492e:	681a      	ldr	r2, [r3, #0]
 8004930:	68fb      	ldr	r3, [r7, #12]
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	f022 0201 	bic.w	r2, r2, #1
 8004938:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800493a:	683b      	ldr	r3, [r7, #0]
 800493c:	687a      	ldr	r2, [r7, #4]
 800493e:	68b9      	ldr	r1, [r7, #8]
 8004940:	68f8      	ldr	r0, [r7, #12]
 8004942:	f000 faa9 	bl	8004e98 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 8004946:	68fb      	ldr	r3, [r7, #12]
 8004948:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800494a:	2b00      	cmp	r3, #0
 800494c:	d008      	beq.n	8004960 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800494e:	68fb      	ldr	r3, [r7, #12]
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	681a      	ldr	r2, [r3, #0]
 8004954:	68fb      	ldr	r3, [r7, #12]
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	f042 020e 	orr.w	r2, r2, #14
 800495c:	601a      	str	r2, [r3, #0]
 800495e:	e00f      	b.n	8004980 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004960:	68fb      	ldr	r3, [r7, #12]
 8004962:	681b      	ldr	r3, [r3, #0]
 8004964:	681a      	ldr	r2, [r3, #0]
 8004966:	68fb      	ldr	r3, [r7, #12]
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	f022 0204 	bic.w	r2, r2, #4
 800496e:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8004970:	68fb      	ldr	r3, [r7, #12]
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	681a      	ldr	r2, [r3, #0]
 8004976:	68fb      	ldr	r3, [r7, #12]
 8004978:	681b      	ldr	r3, [r3, #0]
 800497a:	f042 020a 	orr.w	r2, r2, #10
 800497e:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8004980:	68fb      	ldr	r3, [r7, #12]
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	681a      	ldr	r2, [r3, #0]
 8004986:	68fb      	ldr	r3, [r7, #12]
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	f042 0201 	orr.w	r2, r2, #1
 800498e:	601a      	str	r2, [r3, #0]
 8004990:	e005      	b.n	800499e <HAL_DMA_Start_IT+0xb6>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8004992:	68fb      	ldr	r3, [r7, #12]
 8004994:	2200      	movs	r2, #0
 8004996:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 800499a:	2302      	movs	r3, #2
 800499c:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 800499e:	7dfb      	ldrb	r3, [r7, #23]
}
 80049a0:	4618      	mov	r0, r3
 80049a2:	3718      	adds	r7, #24
 80049a4:	46bd      	mov	sp, r7
 80049a6:	bd80      	pop	{r7, pc}

080049a8 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80049a8:	b480      	push	{r7}
 80049aa:	b085      	sub	sp, #20
 80049ac:	af00      	add	r7, sp, #0
 80049ae:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80049b0:	2300      	movs	r3, #0
 80049b2:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80049ba:	b2db      	uxtb	r3, r3
 80049bc:	2b02      	cmp	r3, #2
 80049be:	d008      	beq.n	80049d2 <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	2204      	movs	r2, #4
 80049c4:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	2200      	movs	r2, #0
 80049ca:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 80049ce:	2301      	movs	r3, #1
 80049d0:	e020      	b.n	8004a14 <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	681a      	ldr	r2, [r3, #0]
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	f022 020e 	bic.w	r2, r2, #14
 80049e0:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	681a      	ldr	r2, [r3, #0]
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	f022 0201 	bic.w	r2, r2, #1
 80049f0:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80049fa:	2101      	movs	r1, #1
 80049fc:	fa01 f202 	lsl.w	r2, r1, r2
 8004a00:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	2201      	movs	r2, #1
 8004a06:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	2200      	movs	r2, #0
 8004a0e:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8004a12:	7bfb      	ldrb	r3, [r7, #15]
}
 8004a14:	4618      	mov	r0, r3
 8004a16:	3714      	adds	r7, #20
 8004a18:	46bd      	mov	sp, r7
 8004a1a:	bc80      	pop	{r7}
 8004a1c:	4770      	bx	lr
	...

08004a20 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004a20:	b580      	push	{r7, lr}
 8004a22:	b084      	sub	sp, #16
 8004a24:	af00      	add	r7, sp, #0
 8004a26:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	681b      	ldr	r3, [r3, #0]
 8004a36:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a3c:	2204      	movs	r2, #4
 8004a3e:	409a      	lsls	r2, r3
 8004a40:	68fb      	ldr	r3, [r7, #12]
 8004a42:	4013      	ands	r3, r2
 8004a44:	2b00      	cmp	r3, #0
 8004a46:	f000 80f1 	beq.w	8004c2c <HAL_DMA_IRQHandler+0x20c>
 8004a4a:	68bb      	ldr	r3, [r7, #8]
 8004a4c:	f003 0304 	and.w	r3, r3, #4
 8004a50:	2b00      	cmp	r3, #0
 8004a52:	f000 80eb 	beq.w	8004c2c <HAL_DMA_IRQHandler+0x20c>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	681b      	ldr	r3, [r3, #0]
 8004a5c:	f003 0320 	and.w	r3, r3, #32
 8004a60:	2b00      	cmp	r3, #0
 8004a62:	d107      	bne.n	8004a74 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	681a      	ldr	r2, [r3, #0]
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	681b      	ldr	r3, [r3, #0]
 8004a6e:	f022 0204 	bic.w	r2, r2, #4
 8004a72:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	461a      	mov	r2, r3
 8004a7a:	4b5f      	ldr	r3, [pc, #380]	; (8004bf8 <HAL_DMA_IRQHandler+0x1d8>)
 8004a7c:	429a      	cmp	r2, r3
 8004a7e:	d958      	bls.n	8004b32 <HAL_DMA_IRQHandler+0x112>
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	4a5d      	ldr	r2, [pc, #372]	; (8004bfc <HAL_DMA_IRQHandler+0x1dc>)
 8004a86:	4293      	cmp	r3, r2
 8004a88:	d04f      	beq.n	8004b2a <HAL_DMA_IRQHandler+0x10a>
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	4a5c      	ldr	r2, [pc, #368]	; (8004c00 <HAL_DMA_IRQHandler+0x1e0>)
 8004a90:	4293      	cmp	r3, r2
 8004a92:	d048      	beq.n	8004b26 <HAL_DMA_IRQHandler+0x106>
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	4a5a      	ldr	r2, [pc, #360]	; (8004c04 <HAL_DMA_IRQHandler+0x1e4>)
 8004a9a:	4293      	cmp	r3, r2
 8004a9c:	d040      	beq.n	8004b20 <HAL_DMA_IRQHandler+0x100>
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	4a59      	ldr	r2, [pc, #356]	; (8004c08 <HAL_DMA_IRQHandler+0x1e8>)
 8004aa4:	4293      	cmp	r3, r2
 8004aa6:	d038      	beq.n	8004b1a <HAL_DMA_IRQHandler+0xfa>
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	4a57      	ldr	r2, [pc, #348]	; (8004c0c <HAL_DMA_IRQHandler+0x1ec>)
 8004aae:	4293      	cmp	r3, r2
 8004ab0:	d030      	beq.n	8004b14 <HAL_DMA_IRQHandler+0xf4>
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	681b      	ldr	r3, [r3, #0]
 8004ab6:	4a56      	ldr	r2, [pc, #344]	; (8004c10 <HAL_DMA_IRQHandler+0x1f0>)
 8004ab8:	4293      	cmp	r3, r2
 8004aba:	d028      	beq.n	8004b0e <HAL_DMA_IRQHandler+0xee>
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	4a4d      	ldr	r2, [pc, #308]	; (8004bf8 <HAL_DMA_IRQHandler+0x1d8>)
 8004ac2:	4293      	cmp	r3, r2
 8004ac4:	d020      	beq.n	8004b08 <HAL_DMA_IRQHandler+0xe8>
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	681b      	ldr	r3, [r3, #0]
 8004aca:	4a52      	ldr	r2, [pc, #328]	; (8004c14 <HAL_DMA_IRQHandler+0x1f4>)
 8004acc:	4293      	cmp	r3, r2
 8004ace:	d019      	beq.n	8004b04 <HAL_DMA_IRQHandler+0xe4>
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	4a50      	ldr	r2, [pc, #320]	; (8004c18 <HAL_DMA_IRQHandler+0x1f8>)
 8004ad6:	4293      	cmp	r3, r2
 8004ad8:	d012      	beq.n	8004b00 <HAL_DMA_IRQHandler+0xe0>
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	4a4f      	ldr	r2, [pc, #316]	; (8004c1c <HAL_DMA_IRQHandler+0x1fc>)
 8004ae0:	4293      	cmp	r3, r2
 8004ae2:	d00a      	beq.n	8004afa <HAL_DMA_IRQHandler+0xda>
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	4a4d      	ldr	r2, [pc, #308]	; (8004c20 <HAL_DMA_IRQHandler+0x200>)
 8004aea:	4293      	cmp	r3, r2
 8004aec:	d102      	bne.n	8004af4 <HAL_DMA_IRQHandler+0xd4>
 8004aee:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8004af2:	e01b      	b.n	8004b2c <HAL_DMA_IRQHandler+0x10c>
 8004af4:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8004af8:	e018      	b.n	8004b2c <HAL_DMA_IRQHandler+0x10c>
 8004afa:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004afe:	e015      	b.n	8004b2c <HAL_DMA_IRQHandler+0x10c>
 8004b00:	2340      	movs	r3, #64	; 0x40
 8004b02:	e013      	b.n	8004b2c <HAL_DMA_IRQHandler+0x10c>
 8004b04:	2304      	movs	r3, #4
 8004b06:	e011      	b.n	8004b2c <HAL_DMA_IRQHandler+0x10c>
 8004b08:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8004b0c:	e00e      	b.n	8004b2c <HAL_DMA_IRQHandler+0x10c>
 8004b0e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8004b12:	e00b      	b.n	8004b2c <HAL_DMA_IRQHandler+0x10c>
 8004b14:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8004b18:	e008      	b.n	8004b2c <HAL_DMA_IRQHandler+0x10c>
 8004b1a:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8004b1e:	e005      	b.n	8004b2c <HAL_DMA_IRQHandler+0x10c>
 8004b20:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004b24:	e002      	b.n	8004b2c <HAL_DMA_IRQHandler+0x10c>
 8004b26:	2340      	movs	r3, #64	; 0x40
 8004b28:	e000      	b.n	8004b2c <HAL_DMA_IRQHandler+0x10c>
 8004b2a:	2304      	movs	r3, #4
 8004b2c:	4a3d      	ldr	r2, [pc, #244]	; (8004c24 <HAL_DMA_IRQHandler+0x204>)
 8004b2e:	6053      	str	r3, [r2, #4]
 8004b30:	e057      	b.n	8004be2 <HAL_DMA_IRQHandler+0x1c2>
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	681b      	ldr	r3, [r3, #0]
 8004b36:	4a31      	ldr	r2, [pc, #196]	; (8004bfc <HAL_DMA_IRQHandler+0x1dc>)
 8004b38:	4293      	cmp	r3, r2
 8004b3a:	d04f      	beq.n	8004bdc <HAL_DMA_IRQHandler+0x1bc>
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	4a2f      	ldr	r2, [pc, #188]	; (8004c00 <HAL_DMA_IRQHandler+0x1e0>)
 8004b42:	4293      	cmp	r3, r2
 8004b44:	d048      	beq.n	8004bd8 <HAL_DMA_IRQHandler+0x1b8>
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	4a2e      	ldr	r2, [pc, #184]	; (8004c04 <HAL_DMA_IRQHandler+0x1e4>)
 8004b4c:	4293      	cmp	r3, r2
 8004b4e:	d040      	beq.n	8004bd2 <HAL_DMA_IRQHandler+0x1b2>
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	4a2c      	ldr	r2, [pc, #176]	; (8004c08 <HAL_DMA_IRQHandler+0x1e8>)
 8004b56:	4293      	cmp	r3, r2
 8004b58:	d038      	beq.n	8004bcc <HAL_DMA_IRQHandler+0x1ac>
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	681b      	ldr	r3, [r3, #0]
 8004b5e:	4a2b      	ldr	r2, [pc, #172]	; (8004c0c <HAL_DMA_IRQHandler+0x1ec>)
 8004b60:	4293      	cmp	r3, r2
 8004b62:	d030      	beq.n	8004bc6 <HAL_DMA_IRQHandler+0x1a6>
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	4a29      	ldr	r2, [pc, #164]	; (8004c10 <HAL_DMA_IRQHandler+0x1f0>)
 8004b6a:	4293      	cmp	r3, r2
 8004b6c:	d028      	beq.n	8004bc0 <HAL_DMA_IRQHandler+0x1a0>
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	4a21      	ldr	r2, [pc, #132]	; (8004bf8 <HAL_DMA_IRQHandler+0x1d8>)
 8004b74:	4293      	cmp	r3, r2
 8004b76:	d020      	beq.n	8004bba <HAL_DMA_IRQHandler+0x19a>
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	4a25      	ldr	r2, [pc, #148]	; (8004c14 <HAL_DMA_IRQHandler+0x1f4>)
 8004b7e:	4293      	cmp	r3, r2
 8004b80:	d019      	beq.n	8004bb6 <HAL_DMA_IRQHandler+0x196>
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	4a24      	ldr	r2, [pc, #144]	; (8004c18 <HAL_DMA_IRQHandler+0x1f8>)
 8004b88:	4293      	cmp	r3, r2
 8004b8a:	d012      	beq.n	8004bb2 <HAL_DMA_IRQHandler+0x192>
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	4a22      	ldr	r2, [pc, #136]	; (8004c1c <HAL_DMA_IRQHandler+0x1fc>)
 8004b92:	4293      	cmp	r3, r2
 8004b94:	d00a      	beq.n	8004bac <HAL_DMA_IRQHandler+0x18c>
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	4a21      	ldr	r2, [pc, #132]	; (8004c20 <HAL_DMA_IRQHandler+0x200>)
 8004b9c:	4293      	cmp	r3, r2
 8004b9e:	d102      	bne.n	8004ba6 <HAL_DMA_IRQHandler+0x186>
 8004ba0:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8004ba4:	e01b      	b.n	8004bde <HAL_DMA_IRQHandler+0x1be>
 8004ba6:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8004baa:	e018      	b.n	8004bde <HAL_DMA_IRQHandler+0x1be>
 8004bac:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004bb0:	e015      	b.n	8004bde <HAL_DMA_IRQHandler+0x1be>
 8004bb2:	2340      	movs	r3, #64	; 0x40
 8004bb4:	e013      	b.n	8004bde <HAL_DMA_IRQHandler+0x1be>
 8004bb6:	2304      	movs	r3, #4
 8004bb8:	e011      	b.n	8004bde <HAL_DMA_IRQHandler+0x1be>
 8004bba:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8004bbe:	e00e      	b.n	8004bde <HAL_DMA_IRQHandler+0x1be>
 8004bc0:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8004bc4:	e00b      	b.n	8004bde <HAL_DMA_IRQHandler+0x1be>
 8004bc6:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8004bca:	e008      	b.n	8004bde <HAL_DMA_IRQHandler+0x1be>
 8004bcc:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8004bd0:	e005      	b.n	8004bde <HAL_DMA_IRQHandler+0x1be>
 8004bd2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004bd6:	e002      	b.n	8004bde <HAL_DMA_IRQHandler+0x1be>
 8004bd8:	2340      	movs	r3, #64	; 0x40
 8004bda:	e000      	b.n	8004bde <HAL_DMA_IRQHandler+0x1be>
 8004bdc:	2304      	movs	r3, #4
 8004bde:	4a12      	ldr	r2, [pc, #72]	; (8004c28 <HAL_DMA_IRQHandler+0x208>)
 8004be0:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004be6:	2b00      	cmp	r3, #0
 8004be8:	f000 8136 	beq.w	8004e58 <HAL_DMA_IRQHandler+0x438>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004bf0:	6878      	ldr	r0, [r7, #4]
 8004bf2:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8004bf4:	e130      	b.n	8004e58 <HAL_DMA_IRQHandler+0x438>
 8004bf6:	bf00      	nop
 8004bf8:	40020080 	.word	0x40020080
 8004bfc:	40020008 	.word	0x40020008
 8004c00:	4002001c 	.word	0x4002001c
 8004c04:	40020030 	.word	0x40020030
 8004c08:	40020044 	.word	0x40020044
 8004c0c:	40020058 	.word	0x40020058
 8004c10:	4002006c 	.word	0x4002006c
 8004c14:	40020408 	.word	0x40020408
 8004c18:	4002041c 	.word	0x4002041c
 8004c1c:	40020430 	.word	0x40020430
 8004c20:	40020444 	.word	0x40020444
 8004c24:	40020400 	.word	0x40020400
 8004c28:	40020000 	.word	0x40020000
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c30:	2202      	movs	r2, #2
 8004c32:	409a      	lsls	r2, r3
 8004c34:	68fb      	ldr	r3, [r7, #12]
 8004c36:	4013      	ands	r3, r2
 8004c38:	2b00      	cmp	r3, #0
 8004c3a:	f000 80dd 	beq.w	8004df8 <HAL_DMA_IRQHandler+0x3d8>
 8004c3e:	68bb      	ldr	r3, [r7, #8]
 8004c40:	f003 0302 	and.w	r3, r3, #2
 8004c44:	2b00      	cmp	r3, #0
 8004c46:	f000 80d7 	beq.w	8004df8 <HAL_DMA_IRQHandler+0x3d8>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	681b      	ldr	r3, [r3, #0]
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	f003 0320 	and.w	r3, r3, #32
 8004c54:	2b00      	cmp	r3, #0
 8004c56:	d10b      	bne.n	8004c70 <HAL_DMA_IRQHandler+0x250>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	681a      	ldr	r2, [r3, #0]
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	f022 020a 	bic.w	r2, r2, #10
 8004c66:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	2201      	movs	r2, #1
 8004c6c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	461a      	mov	r2, r3
 8004c76:	4b7b      	ldr	r3, [pc, #492]	; (8004e64 <HAL_DMA_IRQHandler+0x444>)
 8004c78:	429a      	cmp	r2, r3
 8004c7a:	d958      	bls.n	8004d2e <HAL_DMA_IRQHandler+0x30e>
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	4a79      	ldr	r2, [pc, #484]	; (8004e68 <HAL_DMA_IRQHandler+0x448>)
 8004c82:	4293      	cmp	r3, r2
 8004c84:	d04f      	beq.n	8004d26 <HAL_DMA_IRQHandler+0x306>
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	4a78      	ldr	r2, [pc, #480]	; (8004e6c <HAL_DMA_IRQHandler+0x44c>)
 8004c8c:	4293      	cmp	r3, r2
 8004c8e:	d048      	beq.n	8004d22 <HAL_DMA_IRQHandler+0x302>
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	4a76      	ldr	r2, [pc, #472]	; (8004e70 <HAL_DMA_IRQHandler+0x450>)
 8004c96:	4293      	cmp	r3, r2
 8004c98:	d040      	beq.n	8004d1c <HAL_DMA_IRQHandler+0x2fc>
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	681b      	ldr	r3, [r3, #0]
 8004c9e:	4a75      	ldr	r2, [pc, #468]	; (8004e74 <HAL_DMA_IRQHandler+0x454>)
 8004ca0:	4293      	cmp	r3, r2
 8004ca2:	d038      	beq.n	8004d16 <HAL_DMA_IRQHandler+0x2f6>
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	4a73      	ldr	r2, [pc, #460]	; (8004e78 <HAL_DMA_IRQHandler+0x458>)
 8004caa:	4293      	cmp	r3, r2
 8004cac:	d030      	beq.n	8004d10 <HAL_DMA_IRQHandler+0x2f0>
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	681b      	ldr	r3, [r3, #0]
 8004cb2:	4a72      	ldr	r2, [pc, #456]	; (8004e7c <HAL_DMA_IRQHandler+0x45c>)
 8004cb4:	4293      	cmp	r3, r2
 8004cb6:	d028      	beq.n	8004d0a <HAL_DMA_IRQHandler+0x2ea>
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	4a69      	ldr	r2, [pc, #420]	; (8004e64 <HAL_DMA_IRQHandler+0x444>)
 8004cbe:	4293      	cmp	r3, r2
 8004cc0:	d020      	beq.n	8004d04 <HAL_DMA_IRQHandler+0x2e4>
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	681b      	ldr	r3, [r3, #0]
 8004cc6:	4a6e      	ldr	r2, [pc, #440]	; (8004e80 <HAL_DMA_IRQHandler+0x460>)
 8004cc8:	4293      	cmp	r3, r2
 8004cca:	d019      	beq.n	8004d00 <HAL_DMA_IRQHandler+0x2e0>
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	4a6c      	ldr	r2, [pc, #432]	; (8004e84 <HAL_DMA_IRQHandler+0x464>)
 8004cd2:	4293      	cmp	r3, r2
 8004cd4:	d012      	beq.n	8004cfc <HAL_DMA_IRQHandler+0x2dc>
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	4a6b      	ldr	r2, [pc, #428]	; (8004e88 <HAL_DMA_IRQHandler+0x468>)
 8004cdc:	4293      	cmp	r3, r2
 8004cde:	d00a      	beq.n	8004cf6 <HAL_DMA_IRQHandler+0x2d6>
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	4a69      	ldr	r2, [pc, #420]	; (8004e8c <HAL_DMA_IRQHandler+0x46c>)
 8004ce6:	4293      	cmp	r3, r2
 8004ce8:	d102      	bne.n	8004cf0 <HAL_DMA_IRQHandler+0x2d0>
 8004cea:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8004cee:	e01b      	b.n	8004d28 <HAL_DMA_IRQHandler+0x308>
 8004cf0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004cf4:	e018      	b.n	8004d28 <HAL_DMA_IRQHandler+0x308>
 8004cf6:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004cfa:	e015      	b.n	8004d28 <HAL_DMA_IRQHandler+0x308>
 8004cfc:	2320      	movs	r3, #32
 8004cfe:	e013      	b.n	8004d28 <HAL_DMA_IRQHandler+0x308>
 8004d00:	2302      	movs	r3, #2
 8004d02:	e011      	b.n	8004d28 <HAL_DMA_IRQHandler+0x308>
 8004d04:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004d08:	e00e      	b.n	8004d28 <HAL_DMA_IRQHandler+0x308>
 8004d0a:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8004d0e:	e00b      	b.n	8004d28 <HAL_DMA_IRQHandler+0x308>
 8004d10:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004d14:	e008      	b.n	8004d28 <HAL_DMA_IRQHandler+0x308>
 8004d16:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8004d1a:	e005      	b.n	8004d28 <HAL_DMA_IRQHandler+0x308>
 8004d1c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004d20:	e002      	b.n	8004d28 <HAL_DMA_IRQHandler+0x308>
 8004d22:	2320      	movs	r3, #32
 8004d24:	e000      	b.n	8004d28 <HAL_DMA_IRQHandler+0x308>
 8004d26:	2302      	movs	r3, #2
 8004d28:	4a59      	ldr	r2, [pc, #356]	; (8004e90 <HAL_DMA_IRQHandler+0x470>)
 8004d2a:	6053      	str	r3, [r2, #4]
 8004d2c:	e057      	b.n	8004dde <HAL_DMA_IRQHandler+0x3be>
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	4a4d      	ldr	r2, [pc, #308]	; (8004e68 <HAL_DMA_IRQHandler+0x448>)
 8004d34:	4293      	cmp	r3, r2
 8004d36:	d04f      	beq.n	8004dd8 <HAL_DMA_IRQHandler+0x3b8>
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	4a4b      	ldr	r2, [pc, #300]	; (8004e6c <HAL_DMA_IRQHandler+0x44c>)
 8004d3e:	4293      	cmp	r3, r2
 8004d40:	d048      	beq.n	8004dd4 <HAL_DMA_IRQHandler+0x3b4>
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	681b      	ldr	r3, [r3, #0]
 8004d46:	4a4a      	ldr	r2, [pc, #296]	; (8004e70 <HAL_DMA_IRQHandler+0x450>)
 8004d48:	4293      	cmp	r3, r2
 8004d4a:	d040      	beq.n	8004dce <HAL_DMA_IRQHandler+0x3ae>
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	4a48      	ldr	r2, [pc, #288]	; (8004e74 <HAL_DMA_IRQHandler+0x454>)
 8004d52:	4293      	cmp	r3, r2
 8004d54:	d038      	beq.n	8004dc8 <HAL_DMA_IRQHandler+0x3a8>
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	4a47      	ldr	r2, [pc, #284]	; (8004e78 <HAL_DMA_IRQHandler+0x458>)
 8004d5c:	4293      	cmp	r3, r2
 8004d5e:	d030      	beq.n	8004dc2 <HAL_DMA_IRQHandler+0x3a2>
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	4a45      	ldr	r2, [pc, #276]	; (8004e7c <HAL_DMA_IRQHandler+0x45c>)
 8004d66:	4293      	cmp	r3, r2
 8004d68:	d028      	beq.n	8004dbc <HAL_DMA_IRQHandler+0x39c>
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	4a3d      	ldr	r2, [pc, #244]	; (8004e64 <HAL_DMA_IRQHandler+0x444>)
 8004d70:	4293      	cmp	r3, r2
 8004d72:	d020      	beq.n	8004db6 <HAL_DMA_IRQHandler+0x396>
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	4a41      	ldr	r2, [pc, #260]	; (8004e80 <HAL_DMA_IRQHandler+0x460>)
 8004d7a:	4293      	cmp	r3, r2
 8004d7c:	d019      	beq.n	8004db2 <HAL_DMA_IRQHandler+0x392>
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	4a40      	ldr	r2, [pc, #256]	; (8004e84 <HAL_DMA_IRQHandler+0x464>)
 8004d84:	4293      	cmp	r3, r2
 8004d86:	d012      	beq.n	8004dae <HAL_DMA_IRQHandler+0x38e>
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	4a3e      	ldr	r2, [pc, #248]	; (8004e88 <HAL_DMA_IRQHandler+0x468>)
 8004d8e:	4293      	cmp	r3, r2
 8004d90:	d00a      	beq.n	8004da8 <HAL_DMA_IRQHandler+0x388>
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	681b      	ldr	r3, [r3, #0]
 8004d96:	4a3d      	ldr	r2, [pc, #244]	; (8004e8c <HAL_DMA_IRQHandler+0x46c>)
 8004d98:	4293      	cmp	r3, r2
 8004d9a:	d102      	bne.n	8004da2 <HAL_DMA_IRQHandler+0x382>
 8004d9c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8004da0:	e01b      	b.n	8004dda <HAL_DMA_IRQHandler+0x3ba>
 8004da2:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004da6:	e018      	b.n	8004dda <HAL_DMA_IRQHandler+0x3ba>
 8004da8:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004dac:	e015      	b.n	8004dda <HAL_DMA_IRQHandler+0x3ba>
 8004dae:	2320      	movs	r3, #32
 8004db0:	e013      	b.n	8004dda <HAL_DMA_IRQHandler+0x3ba>
 8004db2:	2302      	movs	r3, #2
 8004db4:	e011      	b.n	8004dda <HAL_DMA_IRQHandler+0x3ba>
 8004db6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004dba:	e00e      	b.n	8004dda <HAL_DMA_IRQHandler+0x3ba>
 8004dbc:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8004dc0:	e00b      	b.n	8004dda <HAL_DMA_IRQHandler+0x3ba>
 8004dc2:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004dc6:	e008      	b.n	8004dda <HAL_DMA_IRQHandler+0x3ba>
 8004dc8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8004dcc:	e005      	b.n	8004dda <HAL_DMA_IRQHandler+0x3ba>
 8004dce:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004dd2:	e002      	b.n	8004dda <HAL_DMA_IRQHandler+0x3ba>
 8004dd4:	2320      	movs	r3, #32
 8004dd6:	e000      	b.n	8004dda <HAL_DMA_IRQHandler+0x3ba>
 8004dd8:	2302      	movs	r3, #2
 8004dda:	4a2e      	ldr	r2, [pc, #184]	; (8004e94 <HAL_DMA_IRQHandler+0x474>)
 8004ddc:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	2200      	movs	r2, #0
 8004de2:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004dea:	2b00      	cmp	r3, #0
 8004dec:	d034      	beq.n	8004e58 <HAL_DMA_IRQHandler+0x438>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004df2:	6878      	ldr	r0, [r7, #4]
 8004df4:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8004df6:	e02f      	b.n	8004e58 <HAL_DMA_IRQHandler+0x438>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004dfc:	2208      	movs	r2, #8
 8004dfe:	409a      	lsls	r2, r3
 8004e00:	68fb      	ldr	r3, [r7, #12]
 8004e02:	4013      	ands	r3, r2
 8004e04:	2b00      	cmp	r3, #0
 8004e06:	d028      	beq.n	8004e5a <HAL_DMA_IRQHandler+0x43a>
 8004e08:	68bb      	ldr	r3, [r7, #8]
 8004e0a:	f003 0308 	and.w	r3, r3, #8
 8004e0e:	2b00      	cmp	r3, #0
 8004e10:	d023      	beq.n	8004e5a <HAL_DMA_IRQHandler+0x43a>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	681a      	ldr	r2, [r3, #0]
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	f022 020e 	bic.w	r2, r2, #14
 8004e20:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004e2a:	2101      	movs	r1, #1
 8004e2c:	fa01 f202 	lsl.w	r2, r1, r2
 8004e30:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	2201      	movs	r2, #1
 8004e36:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	2201      	movs	r2, #1
 8004e3c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	2200      	movs	r2, #0
 8004e44:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e4c:	2b00      	cmp	r3, #0
 8004e4e:	d004      	beq.n	8004e5a <HAL_DMA_IRQHandler+0x43a>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e54:	6878      	ldr	r0, [r7, #4]
 8004e56:	4798      	blx	r3
    }
  }
  return;
 8004e58:	bf00      	nop
 8004e5a:	bf00      	nop
}
 8004e5c:	3710      	adds	r7, #16
 8004e5e:	46bd      	mov	sp, r7
 8004e60:	bd80      	pop	{r7, pc}
 8004e62:	bf00      	nop
 8004e64:	40020080 	.word	0x40020080
 8004e68:	40020008 	.word	0x40020008
 8004e6c:	4002001c 	.word	0x4002001c
 8004e70:	40020030 	.word	0x40020030
 8004e74:	40020044 	.word	0x40020044
 8004e78:	40020058 	.word	0x40020058
 8004e7c:	4002006c 	.word	0x4002006c
 8004e80:	40020408 	.word	0x40020408
 8004e84:	4002041c 	.word	0x4002041c
 8004e88:	40020430 	.word	0x40020430
 8004e8c:	40020444 	.word	0x40020444
 8004e90:	40020400 	.word	0x40020400
 8004e94:	40020000 	.word	0x40020000

08004e98 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004e98:	b480      	push	{r7}
 8004e9a:	b085      	sub	sp, #20
 8004e9c:	af00      	add	r7, sp, #0
 8004e9e:	60f8      	str	r0, [r7, #12]
 8004ea0:	60b9      	str	r1, [r7, #8]
 8004ea2:	607a      	str	r2, [r7, #4]
 8004ea4:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8004ea6:	68fb      	ldr	r3, [r7, #12]
 8004ea8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004eaa:	68fb      	ldr	r3, [r7, #12]
 8004eac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004eae:	2101      	movs	r1, #1
 8004eb0:	fa01 f202 	lsl.w	r2, r1, r2
 8004eb4:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8004eb6:	68fb      	ldr	r3, [r7, #12]
 8004eb8:	681b      	ldr	r3, [r3, #0]
 8004eba:	683a      	ldr	r2, [r7, #0]
 8004ebc:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004ebe:	68fb      	ldr	r3, [r7, #12]
 8004ec0:	685b      	ldr	r3, [r3, #4]
 8004ec2:	2b10      	cmp	r3, #16
 8004ec4:	d108      	bne.n	8004ed8 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8004ec6:	68fb      	ldr	r3, [r7, #12]
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	687a      	ldr	r2, [r7, #4]
 8004ecc:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8004ece:	68fb      	ldr	r3, [r7, #12]
 8004ed0:	681b      	ldr	r3, [r3, #0]
 8004ed2:	68ba      	ldr	r2, [r7, #8]
 8004ed4:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8004ed6:	e007      	b.n	8004ee8 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8004ed8:	68fb      	ldr	r3, [r7, #12]
 8004eda:	681b      	ldr	r3, [r3, #0]
 8004edc:	68ba      	ldr	r2, [r7, #8]
 8004ede:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8004ee0:	68fb      	ldr	r3, [r7, #12]
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	687a      	ldr	r2, [r7, #4]
 8004ee6:	60da      	str	r2, [r3, #12]
}
 8004ee8:	bf00      	nop
 8004eea:	3714      	adds	r7, #20
 8004eec:	46bd      	mov	sp, r7
 8004eee:	bc80      	pop	{r7}
 8004ef0:	4770      	bx	lr
	...

08004ef4 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004ef4:	b480      	push	{r7}
 8004ef6:	b08b      	sub	sp, #44	; 0x2c
 8004ef8:	af00      	add	r7, sp, #0
 8004efa:	6078      	str	r0, [r7, #4]
 8004efc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8004efe:	2300      	movs	r3, #0
 8004f00:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8004f02:	2300      	movs	r3, #0
 8004f04:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004f06:	e179      	b.n	80051fc <HAL_GPIO_Init+0x308>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8004f08:	2201      	movs	r2, #1
 8004f0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f0c:	fa02 f303 	lsl.w	r3, r2, r3
 8004f10:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004f12:	683b      	ldr	r3, [r7, #0]
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	69fa      	ldr	r2, [r7, #28]
 8004f18:	4013      	ands	r3, r2
 8004f1a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8004f1c:	69ba      	ldr	r2, [r7, #24]
 8004f1e:	69fb      	ldr	r3, [r7, #28]
 8004f20:	429a      	cmp	r2, r3
 8004f22:	f040 8168 	bne.w	80051f6 <HAL_GPIO_Init+0x302>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8004f26:	683b      	ldr	r3, [r7, #0]
 8004f28:	685b      	ldr	r3, [r3, #4]
 8004f2a:	4a96      	ldr	r2, [pc, #600]	; (8005184 <HAL_GPIO_Init+0x290>)
 8004f2c:	4293      	cmp	r3, r2
 8004f2e:	d05e      	beq.n	8004fee <HAL_GPIO_Init+0xfa>
 8004f30:	4a94      	ldr	r2, [pc, #592]	; (8005184 <HAL_GPIO_Init+0x290>)
 8004f32:	4293      	cmp	r3, r2
 8004f34:	d875      	bhi.n	8005022 <HAL_GPIO_Init+0x12e>
 8004f36:	4a94      	ldr	r2, [pc, #592]	; (8005188 <HAL_GPIO_Init+0x294>)
 8004f38:	4293      	cmp	r3, r2
 8004f3a:	d058      	beq.n	8004fee <HAL_GPIO_Init+0xfa>
 8004f3c:	4a92      	ldr	r2, [pc, #584]	; (8005188 <HAL_GPIO_Init+0x294>)
 8004f3e:	4293      	cmp	r3, r2
 8004f40:	d86f      	bhi.n	8005022 <HAL_GPIO_Init+0x12e>
 8004f42:	4a92      	ldr	r2, [pc, #584]	; (800518c <HAL_GPIO_Init+0x298>)
 8004f44:	4293      	cmp	r3, r2
 8004f46:	d052      	beq.n	8004fee <HAL_GPIO_Init+0xfa>
 8004f48:	4a90      	ldr	r2, [pc, #576]	; (800518c <HAL_GPIO_Init+0x298>)
 8004f4a:	4293      	cmp	r3, r2
 8004f4c:	d869      	bhi.n	8005022 <HAL_GPIO_Init+0x12e>
 8004f4e:	4a90      	ldr	r2, [pc, #576]	; (8005190 <HAL_GPIO_Init+0x29c>)
 8004f50:	4293      	cmp	r3, r2
 8004f52:	d04c      	beq.n	8004fee <HAL_GPIO_Init+0xfa>
 8004f54:	4a8e      	ldr	r2, [pc, #568]	; (8005190 <HAL_GPIO_Init+0x29c>)
 8004f56:	4293      	cmp	r3, r2
 8004f58:	d863      	bhi.n	8005022 <HAL_GPIO_Init+0x12e>
 8004f5a:	4a8e      	ldr	r2, [pc, #568]	; (8005194 <HAL_GPIO_Init+0x2a0>)
 8004f5c:	4293      	cmp	r3, r2
 8004f5e:	d046      	beq.n	8004fee <HAL_GPIO_Init+0xfa>
 8004f60:	4a8c      	ldr	r2, [pc, #560]	; (8005194 <HAL_GPIO_Init+0x2a0>)
 8004f62:	4293      	cmp	r3, r2
 8004f64:	d85d      	bhi.n	8005022 <HAL_GPIO_Init+0x12e>
 8004f66:	2b12      	cmp	r3, #18
 8004f68:	d82a      	bhi.n	8004fc0 <HAL_GPIO_Init+0xcc>
 8004f6a:	2b12      	cmp	r3, #18
 8004f6c:	d859      	bhi.n	8005022 <HAL_GPIO_Init+0x12e>
 8004f6e:	a201      	add	r2, pc, #4	; (adr r2, 8004f74 <HAL_GPIO_Init+0x80>)
 8004f70:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004f74:	08004fef 	.word	0x08004fef
 8004f78:	08004fc9 	.word	0x08004fc9
 8004f7c:	08004fdb 	.word	0x08004fdb
 8004f80:	0800501d 	.word	0x0800501d
 8004f84:	08005023 	.word	0x08005023
 8004f88:	08005023 	.word	0x08005023
 8004f8c:	08005023 	.word	0x08005023
 8004f90:	08005023 	.word	0x08005023
 8004f94:	08005023 	.word	0x08005023
 8004f98:	08005023 	.word	0x08005023
 8004f9c:	08005023 	.word	0x08005023
 8004fa0:	08005023 	.word	0x08005023
 8004fa4:	08005023 	.word	0x08005023
 8004fa8:	08005023 	.word	0x08005023
 8004fac:	08005023 	.word	0x08005023
 8004fb0:	08005023 	.word	0x08005023
 8004fb4:	08005023 	.word	0x08005023
 8004fb8:	08004fd1 	.word	0x08004fd1
 8004fbc:	08004fe5 	.word	0x08004fe5
 8004fc0:	4a75      	ldr	r2, [pc, #468]	; (8005198 <HAL_GPIO_Init+0x2a4>)
 8004fc2:	4293      	cmp	r3, r2
 8004fc4:	d013      	beq.n	8004fee <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8004fc6:	e02c      	b.n	8005022 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8004fc8:	683b      	ldr	r3, [r7, #0]
 8004fca:	68db      	ldr	r3, [r3, #12]
 8004fcc:	623b      	str	r3, [r7, #32]
          break;
 8004fce:	e029      	b.n	8005024 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8004fd0:	683b      	ldr	r3, [r7, #0]
 8004fd2:	68db      	ldr	r3, [r3, #12]
 8004fd4:	3304      	adds	r3, #4
 8004fd6:	623b      	str	r3, [r7, #32]
          break;
 8004fd8:	e024      	b.n	8005024 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8004fda:	683b      	ldr	r3, [r7, #0]
 8004fdc:	68db      	ldr	r3, [r3, #12]
 8004fde:	3308      	adds	r3, #8
 8004fe0:	623b      	str	r3, [r7, #32]
          break;
 8004fe2:	e01f      	b.n	8005024 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8004fe4:	683b      	ldr	r3, [r7, #0]
 8004fe6:	68db      	ldr	r3, [r3, #12]
 8004fe8:	330c      	adds	r3, #12
 8004fea:	623b      	str	r3, [r7, #32]
          break;
 8004fec:	e01a      	b.n	8005024 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8004fee:	683b      	ldr	r3, [r7, #0]
 8004ff0:	689b      	ldr	r3, [r3, #8]
 8004ff2:	2b00      	cmp	r3, #0
 8004ff4:	d102      	bne.n	8004ffc <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8004ff6:	2304      	movs	r3, #4
 8004ff8:	623b      	str	r3, [r7, #32]
          break;
 8004ffa:	e013      	b.n	8005024 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8004ffc:	683b      	ldr	r3, [r7, #0]
 8004ffe:	689b      	ldr	r3, [r3, #8]
 8005000:	2b01      	cmp	r3, #1
 8005002:	d105      	bne.n	8005010 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8005004:	2308      	movs	r3, #8
 8005006:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	69fa      	ldr	r2, [r7, #28]
 800500c:	611a      	str	r2, [r3, #16]
          break;
 800500e:	e009      	b.n	8005024 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8005010:	2308      	movs	r3, #8
 8005012:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	69fa      	ldr	r2, [r7, #28]
 8005018:	615a      	str	r2, [r3, #20]
          break;
 800501a:	e003      	b.n	8005024 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 800501c:	2300      	movs	r3, #0
 800501e:	623b      	str	r3, [r7, #32]
          break;
 8005020:	e000      	b.n	8005024 <HAL_GPIO_Init+0x130>
          break;
 8005022:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8005024:	69bb      	ldr	r3, [r7, #24]
 8005026:	2bff      	cmp	r3, #255	; 0xff
 8005028:	d801      	bhi.n	800502e <HAL_GPIO_Init+0x13a>
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	e001      	b.n	8005032 <HAL_GPIO_Init+0x13e>
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	3304      	adds	r3, #4
 8005032:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8005034:	69bb      	ldr	r3, [r7, #24]
 8005036:	2bff      	cmp	r3, #255	; 0xff
 8005038:	d802      	bhi.n	8005040 <HAL_GPIO_Init+0x14c>
 800503a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800503c:	009b      	lsls	r3, r3, #2
 800503e:	e002      	b.n	8005046 <HAL_GPIO_Init+0x152>
 8005040:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005042:	3b08      	subs	r3, #8
 8005044:	009b      	lsls	r3, r3, #2
 8005046:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8005048:	697b      	ldr	r3, [r7, #20]
 800504a:	681a      	ldr	r2, [r3, #0]
 800504c:	210f      	movs	r1, #15
 800504e:	693b      	ldr	r3, [r7, #16]
 8005050:	fa01 f303 	lsl.w	r3, r1, r3
 8005054:	43db      	mvns	r3, r3
 8005056:	401a      	ands	r2, r3
 8005058:	6a39      	ldr	r1, [r7, #32]
 800505a:	693b      	ldr	r3, [r7, #16]
 800505c:	fa01 f303 	lsl.w	r3, r1, r3
 8005060:	431a      	orrs	r2, r3
 8005062:	697b      	ldr	r3, [r7, #20]
 8005064:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8005066:	683b      	ldr	r3, [r7, #0]
 8005068:	685b      	ldr	r3, [r3, #4]
 800506a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800506e:	2b00      	cmp	r3, #0
 8005070:	f000 80c1 	beq.w	80051f6 <HAL_GPIO_Init+0x302>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8005074:	4b49      	ldr	r3, [pc, #292]	; (800519c <HAL_GPIO_Init+0x2a8>)
 8005076:	699b      	ldr	r3, [r3, #24]
 8005078:	4a48      	ldr	r2, [pc, #288]	; (800519c <HAL_GPIO_Init+0x2a8>)
 800507a:	f043 0301 	orr.w	r3, r3, #1
 800507e:	6193      	str	r3, [r2, #24]
 8005080:	4b46      	ldr	r3, [pc, #280]	; (800519c <HAL_GPIO_Init+0x2a8>)
 8005082:	699b      	ldr	r3, [r3, #24]
 8005084:	f003 0301 	and.w	r3, r3, #1
 8005088:	60bb      	str	r3, [r7, #8]
 800508a:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 800508c:	4a44      	ldr	r2, [pc, #272]	; (80051a0 <HAL_GPIO_Init+0x2ac>)
 800508e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005090:	089b      	lsrs	r3, r3, #2
 8005092:	3302      	adds	r3, #2
 8005094:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005098:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800509a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800509c:	f003 0303 	and.w	r3, r3, #3
 80050a0:	009b      	lsls	r3, r3, #2
 80050a2:	220f      	movs	r2, #15
 80050a4:	fa02 f303 	lsl.w	r3, r2, r3
 80050a8:	43db      	mvns	r3, r3
 80050aa:	68fa      	ldr	r2, [r7, #12]
 80050ac:	4013      	ands	r3, r2
 80050ae:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	4a3c      	ldr	r2, [pc, #240]	; (80051a4 <HAL_GPIO_Init+0x2b0>)
 80050b4:	4293      	cmp	r3, r2
 80050b6:	d01f      	beq.n	80050f8 <HAL_GPIO_Init+0x204>
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	4a3b      	ldr	r2, [pc, #236]	; (80051a8 <HAL_GPIO_Init+0x2b4>)
 80050bc:	4293      	cmp	r3, r2
 80050be:	d019      	beq.n	80050f4 <HAL_GPIO_Init+0x200>
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	4a3a      	ldr	r2, [pc, #232]	; (80051ac <HAL_GPIO_Init+0x2b8>)
 80050c4:	4293      	cmp	r3, r2
 80050c6:	d013      	beq.n	80050f0 <HAL_GPIO_Init+0x1fc>
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	4a39      	ldr	r2, [pc, #228]	; (80051b0 <HAL_GPIO_Init+0x2bc>)
 80050cc:	4293      	cmp	r3, r2
 80050ce:	d00d      	beq.n	80050ec <HAL_GPIO_Init+0x1f8>
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	4a38      	ldr	r2, [pc, #224]	; (80051b4 <HAL_GPIO_Init+0x2c0>)
 80050d4:	4293      	cmp	r3, r2
 80050d6:	d007      	beq.n	80050e8 <HAL_GPIO_Init+0x1f4>
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	4a37      	ldr	r2, [pc, #220]	; (80051b8 <HAL_GPIO_Init+0x2c4>)
 80050dc:	4293      	cmp	r3, r2
 80050de:	d101      	bne.n	80050e4 <HAL_GPIO_Init+0x1f0>
 80050e0:	2305      	movs	r3, #5
 80050e2:	e00a      	b.n	80050fa <HAL_GPIO_Init+0x206>
 80050e4:	2306      	movs	r3, #6
 80050e6:	e008      	b.n	80050fa <HAL_GPIO_Init+0x206>
 80050e8:	2304      	movs	r3, #4
 80050ea:	e006      	b.n	80050fa <HAL_GPIO_Init+0x206>
 80050ec:	2303      	movs	r3, #3
 80050ee:	e004      	b.n	80050fa <HAL_GPIO_Init+0x206>
 80050f0:	2302      	movs	r3, #2
 80050f2:	e002      	b.n	80050fa <HAL_GPIO_Init+0x206>
 80050f4:	2301      	movs	r3, #1
 80050f6:	e000      	b.n	80050fa <HAL_GPIO_Init+0x206>
 80050f8:	2300      	movs	r3, #0
 80050fa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80050fc:	f002 0203 	and.w	r2, r2, #3
 8005100:	0092      	lsls	r2, r2, #2
 8005102:	4093      	lsls	r3, r2
 8005104:	68fa      	ldr	r2, [r7, #12]
 8005106:	4313      	orrs	r3, r2
 8005108:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800510a:	4925      	ldr	r1, [pc, #148]	; (80051a0 <HAL_GPIO_Init+0x2ac>)
 800510c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800510e:	089b      	lsrs	r3, r3, #2
 8005110:	3302      	adds	r3, #2
 8005112:	68fa      	ldr	r2, [r7, #12]
 8005114:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8005118:	683b      	ldr	r3, [r7, #0]
 800511a:	685b      	ldr	r3, [r3, #4]
 800511c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005120:	2b00      	cmp	r3, #0
 8005122:	d006      	beq.n	8005132 <HAL_GPIO_Init+0x23e>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8005124:	4b25      	ldr	r3, [pc, #148]	; (80051bc <HAL_GPIO_Init+0x2c8>)
 8005126:	689a      	ldr	r2, [r3, #8]
 8005128:	4924      	ldr	r1, [pc, #144]	; (80051bc <HAL_GPIO_Init+0x2c8>)
 800512a:	69bb      	ldr	r3, [r7, #24]
 800512c:	4313      	orrs	r3, r2
 800512e:	608b      	str	r3, [r1, #8]
 8005130:	e006      	b.n	8005140 <HAL_GPIO_Init+0x24c>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8005132:	4b22      	ldr	r3, [pc, #136]	; (80051bc <HAL_GPIO_Init+0x2c8>)
 8005134:	689a      	ldr	r2, [r3, #8]
 8005136:	69bb      	ldr	r3, [r7, #24]
 8005138:	43db      	mvns	r3, r3
 800513a:	4920      	ldr	r1, [pc, #128]	; (80051bc <HAL_GPIO_Init+0x2c8>)
 800513c:	4013      	ands	r3, r2
 800513e:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8005140:	683b      	ldr	r3, [r7, #0]
 8005142:	685b      	ldr	r3, [r3, #4]
 8005144:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005148:	2b00      	cmp	r3, #0
 800514a:	d006      	beq.n	800515a <HAL_GPIO_Init+0x266>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 800514c:	4b1b      	ldr	r3, [pc, #108]	; (80051bc <HAL_GPIO_Init+0x2c8>)
 800514e:	68da      	ldr	r2, [r3, #12]
 8005150:	491a      	ldr	r1, [pc, #104]	; (80051bc <HAL_GPIO_Init+0x2c8>)
 8005152:	69bb      	ldr	r3, [r7, #24]
 8005154:	4313      	orrs	r3, r2
 8005156:	60cb      	str	r3, [r1, #12]
 8005158:	e006      	b.n	8005168 <HAL_GPIO_Init+0x274>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800515a:	4b18      	ldr	r3, [pc, #96]	; (80051bc <HAL_GPIO_Init+0x2c8>)
 800515c:	68da      	ldr	r2, [r3, #12]
 800515e:	69bb      	ldr	r3, [r7, #24]
 8005160:	43db      	mvns	r3, r3
 8005162:	4916      	ldr	r1, [pc, #88]	; (80051bc <HAL_GPIO_Init+0x2c8>)
 8005164:	4013      	ands	r3, r2
 8005166:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8005168:	683b      	ldr	r3, [r7, #0]
 800516a:	685b      	ldr	r3, [r3, #4]
 800516c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005170:	2b00      	cmp	r3, #0
 8005172:	d025      	beq.n	80051c0 <HAL_GPIO_Init+0x2cc>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8005174:	4b11      	ldr	r3, [pc, #68]	; (80051bc <HAL_GPIO_Init+0x2c8>)
 8005176:	685a      	ldr	r2, [r3, #4]
 8005178:	4910      	ldr	r1, [pc, #64]	; (80051bc <HAL_GPIO_Init+0x2c8>)
 800517a:	69bb      	ldr	r3, [r7, #24]
 800517c:	4313      	orrs	r3, r2
 800517e:	604b      	str	r3, [r1, #4]
 8005180:	e025      	b.n	80051ce <HAL_GPIO_Init+0x2da>
 8005182:	bf00      	nop
 8005184:	10320000 	.word	0x10320000
 8005188:	10310000 	.word	0x10310000
 800518c:	10220000 	.word	0x10220000
 8005190:	10210000 	.word	0x10210000
 8005194:	10120000 	.word	0x10120000
 8005198:	10110000 	.word	0x10110000
 800519c:	40021000 	.word	0x40021000
 80051a0:	40010000 	.word	0x40010000
 80051a4:	40010800 	.word	0x40010800
 80051a8:	40010c00 	.word	0x40010c00
 80051ac:	40011000 	.word	0x40011000
 80051b0:	40011400 	.word	0x40011400
 80051b4:	40011800 	.word	0x40011800
 80051b8:	40011c00 	.word	0x40011c00
 80051bc:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80051c0:	4b15      	ldr	r3, [pc, #84]	; (8005218 <HAL_GPIO_Init+0x324>)
 80051c2:	685a      	ldr	r2, [r3, #4]
 80051c4:	69bb      	ldr	r3, [r7, #24]
 80051c6:	43db      	mvns	r3, r3
 80051c8:	4913      	ldr	r1, [pc, #76]	; (8005218 <HAL_GPIO_Init+0x324>)
 80051ca:	4013      	ands	r3, r2
 80051cc:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80051ce:	683b      	ldr	r3, [r7, #0]
 80051d0:	685b      	ldr	r3, [r3, #4]
 80051d2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80051d6:	2b00      	cmp	r3, #0
 80051d8:	d006      	beq.n	80051e8 <HAL_GPIO_Init+0x2f4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80051da:	4b0f      	ldr	r3, [pc, #60]	; (8005218 <HAL_GPIO_Init+0x324>)
 80051dc:	681a      	ldr	r2, [r3, #0]
 80051de:	490e      	ldr	r1, [pc, #56]	; (8005218 <HAL_GPIO_Init+0x324>)
 80051e0:	69bb      	ldr	r3, [r7, #24]
 80051e2:	4313      	orrs	r3, r2
 80051e4:	600b      	str	r3, [r1, #0]
 80051e6:	e006      	b.n	80051f6 <HAL_GPIO_Init+0x302>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80051e8:	4b0b      	ldr	r3, [pc, #44]	; (8005218 <HAL_GPIO_Init+0x324>)
 80051ea:	681a      	ldr	r2, [r3, #0]
 80051ec:	69bb      	ldr	r3, [r7, #24]
 80051ee:	43db      	mvns	r3, r3
 80051f0:	4909      	ldr	r1, [pc, #36]	; (8005218 <HAL_GPIO_Init+0x324>)
 80051f2:	4013      	ands	r3, r2
 80051f4:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 80051f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80051f8:	3301      	adds	r3, #1
 80051fa:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80051fc:	683b      	ldr	r3, [r7, #0]
 80051fe:	681a      	ldr	r2, [r3, #0]
 8005200:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005202:	fa22 f303 	lsr.w	r3, r2, r3
 8005206:	2b00      	cmp	r3, #0
 8005208:	f47f ae7e 	bne.w	8004f08 <HAL_GPIO_Init+0x14>
  }
}
 800520c:	bf00      	nop
 800520e:	bf00      	nop
 8005210:	372c      	adds	r7, #44	; 0x2c
 8005212:	46bd      	mov	sp, r7
 8005214:	bc80      	pop	{r7}
 8005216:	4770      	bx	lr
 8005218:	40010400 	.word	0x40010400

0800521c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800521c:	b480      	push	{r7}
 800521e:	b085      	sub	sp, #20
 8005220:	af00      	add	r7, sp, #0
 8005222:	6078      	str	r0, [r7, #4]
 8005224:	460b      	mov	r3, r1
 8005226:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	689a      	ldr	r2, [r3, #8]
 800522c:	887b      	ldrh	r3, [r7, #2]
 800522e:	4013      	ands	r3, r2
 8005230:	2b00      	cmp	r3, #0
 8005232:	d002      	beq.n	800523a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8005234:	2301      	movs	r3, #1
 8005236:	73fb      	strb	r3, [r7, #15]
 8005238:	e001      	b.n	800523e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800523a:	2300      	movs	r3, #0
 800523c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800523e:	7bfb      	ldrb	r3, [r7, #15]
}
 8005240:	4618      	mov	r0, r3
 8005242:	3714      	adds	r7, #20
 8005244:	46bd      	mov	sp, r7
 8005246:	bc80      	pop	{r7}
 8005248:	4770      	bx	lr

0800524a <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800524a:	b480      	push	{r7}
 800524c:	b083      	sub	sp, #12
 800524e:	af00      	add	r7, sp, #0
 8005250:	6078      	str	r0, [r7, #4]
 8005252:	460b      	mov	r3, r1
 8005254:	807b      	strh	r3, [r7, #2]
 8005256:	4613      	mov	r3, r2
 8005258:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800525a:	787b      	ldrb	r3, [r7, #1]
 800525c:	2b00      	cmp	r3, #0
 800525e:	d003      	beq.n	8005268 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8005260:	887a      	ldrh	r2, [r7, #2]
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8005266:	e003      	b.n	8005270 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8005268:	887b      	ldrh	r3, [r7, #2]
 800526a:	041a      	lsls	r2, r3, #16
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	611a      	str	r2, [r3, #16]
}
 8005270:	bf00      	nop
 8005272:	370c      	adds	r7, #12
 8005274:	46bd      	mov	sp, r7
 8005276:	bc80      	pop	{r7}
 8005278:	4770      	bx	lr
	...

0800527c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800527c:	b580      	push	{r7, lr}
 800527e:	b082      	sub	sp, #8
 8005280:	af00      	add	r7, sp, #0
 8005282:	4603      	mov	r3, r0
 8005284:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8005286:	4b08      	ldr	r3, [pc, #32]	; (80052a8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005288:	695a      	ldr	r2, [r3, #20]
 800528a:	88fb      	ldrh	r3, [r7, #6]
 800528c:	4013      	ands	r3, r2
 800528e:	2b00      	cmp	r3, #0
 8005290:	d006      	beq.n	80052a0 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8005292:	4a05      	ldr	r2, [pc, #20]	; (80052a8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005294:	88fb      	ldrh	r3, [r7, #6]
 8005296:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8005298:	88fb      	ldrh	r3, [r7, #6]
 800529a:	4618      	mov	r0, r3
 800529c:	f7fd fb2e 	bl	80028fc <HAL_GPIO_EXTI_Callback>
  }
}
 80052a0:	bf00      	nop
 80052a2:	3708      	adds	r7, #8
 80052a4:	46bd      	mov	sp, r7
 80052a6:	bd80      	pop	{r7, pc}
 80052a8:	40010400 	.word	0x40010400

080052ac <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80052ac:	b580      	push	{r7, lr}
 80052ae:	b084      	sub	sp, #16
 80052b0:	af00      	add	r7, sp, #0
 80052b2:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	2b00      	cmp	r3, #0
 80052b8:	d101      	bne.n	80052be <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80052ba:	2301      	movs	r3, #1
 80052bc:	e12b      	b.n	8005516 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80052c4:	b2db      	uxtb	r3, r3
 80052c6:	2b00      	cmp	r3, #0
 80052c8:	d106      	bne.n	80052d8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	2200      	movs	r2, #0
 80052ce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80052d2:	6878      	ldr	r0, [r7, #4]
 80052d4:	f7fe f8ce 	bl	8003474 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	2224      	movs	r2, #36	; 0x24
 80052dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	681b      	ldr	r3, [r3, #0]
 80052e4:	681a      	ldr	r2, [r3, #0]
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	681b      	ldr	r3, [r3, #0]
 80052ea:	f022 0201 	bic.w	r2, r2, #1
 80052ee:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	681a      	ldr	r2, [r3, #0]
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80052fe:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	681b      	ldr	r3, [r3, #0]
 8005304:	681a      	ldr	r2, [r3, #0]
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800530e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8005310:	f002 fd8a 	bl	8007e28 <HAL_RCC_GetPCLK1Freq>
 8005314:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	685b      	ldr	r3, [r3, #4]
 800531a:	4a81      	ldr	r2, [pc, #516]	; (8005520 <HAL_I2C_Init+0x274>)
 800531c:	4293      	cmp	r3, r2
 800531e:	d807      	bhi.n	8005330 <HAL_I2C_Init+0x84>
 8005320:	68fb      	ldr	r3, [r7, #12]
 8005322:	4a80      	ldr	r2, [pc, #512]	; (8005524 <HAL_I2C_Init+0x278>)
 8005324:	4293      	cmp	r3, r2
 8005326:	bf94      	ite	ls
 8005328:	2301      	movls	r3, #1
 800532a:	2300      	movhi	r3, #0
 800532c:	b2db      	uxtb	r3, r3
 800532e:	e006      	b.n	800533e <HAL_I2C_Init+0x92>
 8005330:	68fb      	ldr	r3, [r7, #12]
 8005332:	4a7d      	ldr	r2, [pc, #500]	; (8005528 <HAL_I2C_Init+0x27c>)
 8005334:	4293      	cmp	r3, r2
 8005336:	bf94      	ite	ls
 8005338:	2301      	movls	r3, #1
 800533a:	2300      	movhi	r3, #0
 800533c:	b2db      	uxtb	r3, r3
 800533e:	2b00      	cmp	r3, #0
 8005340:	d001      	beq.n	8005346 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8005342:	2301      	movs	r3, #1
 8005344:	e0e7      	b.n	8005516 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8005346:	68fb      	ldr	r3, [r7, #12]
 8005348:	4a78      	ldr	r2, [pc, #480]	; (800552c <HAL_I2C_Init+0x280>)
 800534a:	fba2 2303 	umull	r2, r3, r2, r3
 800534e:	0c9b      	lsrs	r3, r3, #18
 8005350:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	685b      	ldr	r3, [r3, #4]
 8005358:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	681b      	ldr	r3, [r3, #0]
 8005360:	68ba      	ldr	r2, [r7, #8]
 8005362:	430a      	orrs	r2, r1
 8005364:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	681b      	ldr	r3, [r3, #0]
 800536a:	6a1b      	ldr	r3, [r3, #32]
 800536c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	685b      	ldr	r3, [r3, #4]
 8005374:	4a6a      	ldr	r2, [pc, #424]	; (8005520 <HAL_I2C_Init+0x274>)
 8005376:	4293      	cmp	r3, r2
 8005378:	d802      	bhi.n	8005380 <HAL_I2C_Init+0xd4>
 800537a:	68bb      	ldr	r3, [r7, #8]
 800537c:	3301      	adds	r3, #1
 800537e:	e009      	b.n	8005394 <HAL_I2C_Init+0xe8>
 8005380:	68bb      	ldr	r3, [r7, #8]
 8005382:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8005386:	fb02 f303 	mul.w	r3, r2, r3
 800538a:	4a69      	ldr	r2, [pc, #420]	; (8005530 <HAL_I2C_Init+0x284>)
 800538c:	fba2 2303 	umull	r2, r3, r2, r3
 8005390:	099b      	lsrs	r3, r3, #6
 8005392:	3301      	adds	r3, #1
 8005394:	687a      	ldr	r2, [r7, #4]
 8005396:	6812      	ldr	r2, [r2, #0]
 8005398:	430b      	orrs	r3, r1
 800539a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	69db      	ldr	r3, [r3, #28]
 80053a2:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80053a6:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	685b      	ldr	r3, [r3, #4]
 80053ae:	495c      	ldr	r1, [pc, #368]	; (8005520 <HAL_I2C_Init+0x274>)
 80053b0:	428b      	cmp	r3, r1
 80053b2:	d819      	bhi.n	80053e8 <HAL_I2C_Init+0x13c>
 80053b4:	68fb      	ldr	r3, [r7, #12]
 80053b6:	1e59      	subs	r1, r3, #1
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	685b      	ldr	r3, [r3, #4]
 80053bc:	005b      	lsls	r3, r3, #1
 80053be:	fbb1 f3f3 	udiv	r3, r1, r3
 80053c2:	1c59      	adds	r1, r3, #1
 80053c4:	f640 73fc 	movw	r3, #4092	; 0xffc
 80053c8:	400b      	ands	r3, r1
 80053ca:	2b00      	cmp	r3, #0
 80053cc:	d00a      	beq.n	80053e4 <HAL_I2C_Init+0x138>
 80053ce:	68fb      	ldr	r3, [r7, #12]
 80053d0:	1e59      	subs	r1, r3, #1
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	685b      	ldr	r3, [r3, #4]
 80053d6:	005b      	lsls	r3, r3, #1
 80053d8:	fbb1 f3f3 	udiv	r3, r1, r3
 80053dc:	3301      	adds	r3, #1
 80053de:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80053e2:	e051      	b.n	8005488 <HAL_I2C_Init+0x1dc>
 80053e4:	2304      	movs	r3, #4
 80053e6:	e04f      	b.n	8005488 <HAL_I2C_Init+0x1dc>
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	689b      	ldr	r3, [r3, #8]
 80053ec:	2b00      	cmp	r3, #0
 80053ee:	d111      	bne.n	8005414 <HAL_I2C_Init+0x168>
 80053f0:	68fb      	ldr	r3, [r7, #12]
 80053f2:	1e58      	subs	r0, r3, #1
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	6859      	ldr	r1, [r3, #4]
 80053f8:	460b      	mov	r3, r1
 80053fa:	005b      	lsls	r3, r3, #1
 80053fc:	440b      	add	r3, r1
 80053fe:	fbb0 f3f3 	udiv	r3, r0, r3
 8005402:	3301      	adds	r3, #1
 8005404:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005408:	2b00      	cmp	r3, #0
 800540a:	bf0c      	ite	eq
 800540c:	2301      	moveq	r3, #1
 800540e:	2300      	movne	r3, #0
 8005410:	b2db      	uxtb	r3, r3
 8005412:	e012      	b.n	800543a <HAL_I2C_Init+0x18e>
 8005414:	68fb      	ldr	r3, [r7, #12]
 8005416:	1e58      	subs	r0, r3, #1
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	6859      	ldr	r1, [r3, #4]
 800541c:	460b      	mov	r3, r1
 800541e:	009b      	lsls	r3, r3, #2
 8005420:	440b      	add	r3, r1
 8005422:	0099      	lsls	r1, r3, #2
 8005424:	440b      	add	r3, r1
 8005426:	fbb0 f3f3 	udiv	r3, r0, r3
 800542a:	3301      	adds	r3, #1
 800542c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005430:	2b00      	cmp	r3, #0
 8005432:	bf0c      	ite	eq
 8005434:	2301      	moveq	r3, #1
 8005436:	2300      	movne	r3, #0
 8005438:	b2db      	uxtb	r3, r3
 800543a:	2b00      	cmp	r3, #0
 800543c:	d001      	beq.n	8005442 <HAL_I2C_Init+0x196>
 800543e:	2301      	movs	r3, #1
 8005440:	e022      	b.n	8005488 <HAL_I2C_Init+0x1dc>
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	689b      	ldr	r3, [r3, #8]
 8005446:	2b00      	cmp	r3, #0
 8005448:	d10e      	bne.n	8005468 <HAL_I2C_Init+0x1bc>
 800544a:	68fb      	ldr	r3, [r7, #12]
 800544c:	1e58      	subs	r0, r3, #1
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	6859      	ldr	r1, [r3, #4]
 8005452:	460b      	mov	r3, r1
 8005454:	005b      	lsls	r3, r3, #1
 8005456:	440b      	add	r3, r1
 8005458:	fbb0 f3f3 	udiv	r3, r0, r3
 800545c:	3301      	adds	r3, #1
 800545e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005462:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005466:	e00f      	b.n	8005488 <HAL_I2C_Init+0x1dc>
 8005468:	68fb      	ldr	r3, [r7, #12]
 800546a:	1e58      	subs	r0, r3, #1
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	6859      	ldr	r1, [r3, #4]
 8005470:	460b      	mov	r3, r1
 8005472:	009b      	lsls	r3, r3, #2
 8005474:	440b      	add	r3, r1
 8005476:	0099      	lsls	r1, r3, #2
 8005478:	440b      	add	r3, r1
 800547a:	fbb0 f3f3 	udiv	r3, r0, r3
 800547e:	3301      	adds	r3, #1
 8005480:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005484:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8005488:	6879      	ldr	r1, [r7, #4]
 800548a:	6809      	ldr	r1, [r1, #0]
 800548c:	4313      	orrs	r3, r2
 800548e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	681b      	ldr	r3, [r3, #0]
 8005494:	681b      	ldr	r3, [r3, #0]
 8005496:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	69da      	ldr	r2, [r3, #28]
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	6a1b      	ldr	r3, [r3, #32]
 80054a2:	431a      	orrs	r2, r3
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	681b      	ldr	r3, [r3, #0]
 80054a8:	430a      	orrs	r2, r1
 80054aa:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	681b      	ldr	r3, [r3, #0]
 80054b0:	689b      	ldr	r3, [r3, #8]
 80054b2:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80054b6:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80054ba:	687a      	ldr	r2, [r7, #4]
 80054bc:	6911      	ldr	r1, [r2, #16]
 80054be:	687a      	ldr	r2, [r7, #4]
 80054c0:	68d2      	ldr	r2, [r2, #12]
 80054c2:	4311      	orrs	r1, r2
 80054c4:	687a      	ldr	r2, [r7, #4]
 80054c6:	6812      	ldr	r2, [r2, #0]
 80054c8:	430b      	orrs	r3, r1
 80054ca:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	681b      	ldr	r3, [r3, #0]
 80054d0:	68db      	ldr	r3, [r3, #12]
 80054d2:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	695a      	ldr	r2, [r3, #20]
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	699b      	ldr	r3, [r3, #24]
 80054de:	431a      	orrs	r2, r3
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	681b      	ldr	r3, [r3, #0]
 80054e4:	430a      	orrs	r2, r1
 80054e6:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	681a      	ldr	r2, [r3, #0]
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	681b      	ldr	r3, [r3, #0]
 80054f2:	f042 0201 	orr.w	r2, r2, #1
 80054f6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	2200      	movs	r2, #0
 80054fc:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	2220      	movs	r2, #32
 8005502:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	2200      	movs	r2, #0
 800550a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	2200      	movs	r2, #0
 8005510:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8005514:	2300      	movs	r3, #0
}
 8005516:	4618      	mov	r0, r3
 8005518:	3710      	adds	r7, #16
 800551a:	46bd      	mov	sp, r7
 800551c:	bd80      	pop	{r7, pc}
 800551e:	bf00      	nop
 8005520:	000186a0 	.word	0x000186a0
 8005524:	001e847f 	.word	0x001e847f
 8005528:	003d08ff 	.word	0x003d08ff
 800552c:	431bde83 	.word	0x431bde83
 8005530:	10624dd3 	.word	0x10624dd3

08005534 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005534:	b580      	push	{r7, lr}
 8005536:	b088      	sub	sp, #32
 8005538:	af02      	add	r7, sp, #8
 800553a:	60f8      	str	r0, [r7, #12]
 800553c:	607a      	str	r2, [r7, #4]
 800553e:	461a      	mov	r2, r3
 8005540:	460b      	mov	r3, r1
 8005542:	817b      	strh	r3, [r7, #10]
 8005544:	4613      	mov	r3, r2
 8005546:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8005548:	f7fe fa90 	bl	8003a6c <HAL_GetTick>
 800554c:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 800554e:	68fb      	ldr	r3, [r7, #12]
 8005550:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005554:	b2db      	uxtb	r3, r3
 8005556:	2b20      	cmp	r3, #32
 8005558:	f040 80e0 	bne.w	800571c <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800555c:	697b      	ldr	r3, [r7, #20]
 800555e:	9300      	str	r3, [sp, #0]
 8005560:	2319      	movs	r3, #25
 8005562:	2201      	movs	r2, #1
 8005564:	4970      	ldr	r1, [pc, #448]	; (8005728 <HAL_I2C_Master_Transmit+0x1f4>)
 8005566:	68f8      	ldr	r0, [r7, #12]
 8005568:	f000 f964 	bl	8005834 <I2C_WaitOnFlagUntilTimeout>
 800556c:	4603      	mov	r3, r0
 800556e:	2b00      	cmp	r3, #0
 8005570:	d001      	beq.n	8005576 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8005572:	2302      	movs	r3, #2
 8005574:	e0d3      	b.n	800571e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005576:	68fb      	ldr	r3, [r7, #12]
 8005578:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800557c:	2b01      	cmp	r3, #1
 800557e:	d101      	bne.n	8005584 <HAL_I2C_Master_Transmit+0x50>
 8005580:	2302      	movs	r3, #2
 8005582:	e0cc      	b.n	800571e <HAL_I2C_Master_Transmit+0x1ea>
 8005584:	68fb      	ldr	r3, [r7, #12]
 8005586:	2201      	movs	r2, #1
 8005588:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800558c:	68fb      	ldr	r3, [r7, #12]
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	681b      	ldr	r3, [r3, #0]
 8005592:	f003 0301 	and.w	r3, r3, #1
 8005596:	2b01      	cmp	r3, #1
 8005598:	d007      	beq.n	80055aa <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800559a:	68fb      	ldr	r3, [r7, #12]
 800559c:	681b      	ldr	r3, [r3, #0]
 800559e:	681a      	ldr	r2, [r3, #0]
 80055a0:	68fb      	ldr	r3, [r7, #12]
 80055a2:	681b      	ldr	r3, [r3, #0]
 80055a4:	f042 0201 	orr.w	r2, r2, #1
 80055a8:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80055aa:	68fb      	ldr	r3, [r7, #12]
 80055ac:	681b      	ldr	r3, [r3, #0]
 80055ae:	681a      	ldr	r2, [r3, #0]
 80055b0:	68fb      	ldr	r3, [r7, #12]
 80055b2:	681b      	ldr	r3, [r3, #0]
 80055b4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80055b8:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 80055ba:	68fb      	ldr	r3, [r7, #12]
 80055bc:	2221      	movs	r2, #33	; 0x21
 80055be:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80055c2:	68fb      	ldr	r3, [r7, #12]
 80055c4:	2210      	movs	r2, #16
 80055c6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80055ca:	68fb      	ldr	r3, [r7, #12]
 80055cc:	2200      	movs	r2, #0
 80055ce:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80055d0:	68fb      	ldr	r3, [r7, #12]
 80055d2:	687a      	ldr	r2, [r7, #4]
 80055d4:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80055d6:	68fb      	ldr	r3, [r7, #12]
 80055d8:	893a      	ldrh	r2, [r7, #8]
 80055da:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80055dc:	68fb      	ldr	r3, [r7, #12]
 80055de:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80055e0:	b29a      	uxth	r2, r3
 80055e2:	68fb      	ldr	r3, [r7, #12]
 80055e4:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80055e6:	68fb      	ldr	r3, [r7, #12]
 80055e8:	4a50      	ldr	r2, [pc, #320]	; (800572c <HAL_I2C_Master_Transmit+0x1f8>)
 80055ea:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80055ec:	8979      	ldrh	r1, [r7, #10]
 80055ee:	697b      	ldr	r3, [r7, #20]
 80055f0:	6a3a      	ldr	r2, [r7, #32]
 80055f2:	68f8      	ldr	r0, [r7, #12]
 80055f4:	f000 f89c 	bl	8005730 <I2C_MasterRequestWrite>
 80055f8:	4603      	mov	r3, r0
 80055fa:	2b00      	cmp	r3, #0
 80055fc:	d001      	beq.n	8005602 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 80055fe:	2301      	movs	r3, #1
 8005600:	e08d      	b.n	800571e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005602:	2300      	movs	r3, #0
 8005604:	613b      	str	r3, [r7, #16]
 8005606:	68fb      	ldr	r3, [r7, #12]
 8005608:	681b      	ldr	r3, [r3, #0]
 800560a:	695b      	ldr	r3, [r3, #20]
 800560c:	613b      	str	r3, [r7, #16]
 800560e:	68fb      	ldr	r3, [r7, #12]
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	699b      	ldr	r3, [r3, #24]
 8005614:	613b      	str	r3, [r7, #16]
 8005616:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8005618:	e066      	b.n	80056e8 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800561a:	697a      	ldr	r2, [r7, #20]
 800561c:	6a39      	ldr	r1, [r7, #32]
 800561e:	68f8      	ldr	r0, [r7, #12]
 8005620:	f000 fa22 	bl	8005a68 <I2C_WaitOnTXEFlagUntilTimeout>
 8005624:	4603      	mov	r3, r0
 8005626:	2b00      	cmp	r3, #0
 8005628:	d00d      	beq.n	8005646 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800562a:	68fb      	ldr	r3, [r7, #12]
 800562c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800562e:	2b04      	cmp	r3, #4
 8005630:	d107      	bne.n	8005642 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005632:	68fb      	ldr	r3, [r7, #12]
 8005634:	681b      	ldr	r3, [r3, #0]
 8005636:	681a      	ldr	r2, [r3, #0]
 8005638:	68fb      	ldr	r3, [r7, #12]
 800563a:	681b      	ldr	r3, [r3, #0]
 800563c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005640:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8005642:	2301      	movs	r3, #1
 8005644:	e06b      	b.n	800571e <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005646:	68fb      	ldr	r3, [r7, #12]
 8005648:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800564a:	781a      	ldrb	r2, [r3, #0]
 800564c:	68fb      	ldr	r3, [r7, #12]
 800564e:	681b      	ldr	r3, [r3, #0]
 8005650:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005652:	68fb      	ldr	r3, [r7, #12]
 8005654:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005656:	1c5a      	adds	r2, r3, #1
 8005658:	68fb      	ldr	r3, [r7, #12]
 800565a:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 800565c:	68fb      	ldr	r3, [r7, #12]
 800565e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005660:	b29b      	uxth	r3, r3
 8005662:	3b01      	subs	r3, #1
 8005664:	b29a      	uxth	r2, r3
 8005666:	68fb      	ldr	r3, [r7, #12]
 8005668:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 800566a:	68fb      	ldr	r3, [r7, #12]
 800566c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800566e:	3b01      	subs	r3, #1
 8005670:	b29a      	uxth	r2, r3
 8005672:	68fb      	ldr	r3, [r7, #12]
 8005674:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8005676:	68fb      	ldr	r3, [r7, #12]
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	695b      	ldr	r3, [r3, #20]
 800567c:	f003 0304 	and.w	r3, r3, #4
 8005680:	2b04      	cmp	r3, #4
 8005682:	d11b      	bne.n	80056bc <HAL_I2C_Master_Transmit+0x188>
 8005684:	68fb      	ldr	r3, [r7, #12]
 8005686:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005688:	2b00      	cmp	r3, #0
 800568a:	d017      	beq.n	80056bc <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 800568c:	68fb      	ldr	r3, [r7, #12]
 800568e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005690:	781a      	ldrb	r2, [r3, #0]
 8005692:	68fb      	ldr	r3, [r7, #12]
 8005694:	681b      	ldr	r3, [r3, #0]
 8005696:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8005698:	68fb      	ldr	r3, [r7, #12]
 800569a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800569c:	1c5a      	adds	r2, r3, #1
 800569e:	68fb      	ldr	r3, [r7, #12]
 80056a0:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 80056a2:	68fb      	ldr	r3, [r7, #12]
 80056a4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80056a6:	b29b      	uxth	r3, r3
 80056a8:	3b01      	subs	r3, #1
 80056aa:	b29a      	uxth	r2, r3
 80056ac:	68fb      	ldr	r3, [r7, #12]
 80056ae:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 80056b0:	68fb      	ldr	r3, [r7, #12]
 80056b2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80056b4:	3b01      	subs	r3, #1
 80056b6:	b29a      	uxth	r2, r3
 80056b8:	68fb      	ldr	r3, [r7, #12]
 80056ba:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80056bc:	697a      	ldr	r2, [r7, #20]
 80056be:	6a39      	ldr	r1, [r7, #32]
 80056c0:	68f8      	ldr	r0, [r7, #12]
 80056c2:	f000 fa19 	bl	8005af8 <I2C_WaitOnBTFFlagUntilTimeout>
 80056c6:	4603      	mov	r3, r0
 80056c8:	2b00      	cmp	r3, #0
 80056ca:	d00d      	beq.n	80056e8 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80056cc:	68fb      	ldr	r3, [r7, #12]
 80056ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80056d0:	2b04      	cmp	r3, #4
 80056d2:	d107      	bne.n	80056e4 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80056d4:	68fb      	ldr	r3, [r7, #12]
 80056d6:	681b      	ldr	r3, [r3, #0]
 80056d8:	681a      	ldr	r2, [r3, #0]
 80056da:	68fb      	ldr	r3, [r7, #12]
 80056dc:	681b      	ldr	r3, [r3, #0]
 80056de:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80056e2:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80056e4:	2301      	movs	r3, #1
 80056e6:	e01a      	b.n	800571e <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 80056e8:	68fb      	ldr	r3, [r7, #12]
 80056ea:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80056ec:	2b00      	cmp	r3, #0
 80056ee:	d194      	bne.n	800561a <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80056f0:	68fb      	ldr	r3, [r7, #12]
 80056f2:	681b      	ldr	r3, [r3, #0]
 80056f4:	681a      	ldr	r2, [r3, #0]
 80056f6:	68fb      	ldr	r3, [r7, #12]
 80056f8:	681b      	ldr	r3, [r3, #0]
 80056fa:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80056fe:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005700:	68fb      	ldr	r3, [r7, #12]
 8005702:	2220      	movs	r2, #32
 8005704:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005708:	68fb      	ldr	r3, [r7, #12]
 800570a:	2200      	movs	r2, #0
 800570c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005710:	68fb      	ldr	r3, [r7, #12]
 8005712:	2200      	movs	r2, #0
 8005714:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8005718:	2300      	movs	r3, #0
 800571a:	e000      	b.n	800571e <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 800571c:	2302      	movs	r3, #2
  }
}
 800571e:	4618      	mov	r0, r3
 8005720:	3718      	adds	r7, #24
 8005722:	46bd      	mov	sp, r7
 8005724:	bd80      	pop	{r7, pc}
 8005726:	bf00      	nop
 8005728:	00100002 	.word	0x00100002
 800572c:	ffff0000 	.word	0xffff0000

08005730 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8005730:	b580      	push	{r7, lr}
 8005732:	b088      	sub	sp, #32
 8005734:	af02      	add	r7, sp, #8
 8005736:	60f8      	str	r0, [r7, #12]
 8005738:	607a      	str	r2, [r7, #4]
 800573a:	603b      	str	r3, [r7, #0]
 800573c:	460b      	mov	r3, r1
 800573e:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8005740:	68fb      	ldr	r3, [r7, #12]
 8005742:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005744:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8005746:	697b      	ldr	r3, [r7, #20]
 8005748:	2b08      	cmp	r3, #8
 800574a:	d006      	beq.n	800575a <I2C_MasterRequestWrite+0x2a>
 800574c:	697b      	ldr	r3, [r7, #20]
 800574e:	2b01      	cmp	r3, #1
 8005750:	d003      	beq.n	800575a <I2C_MasterRequestWrite+0x2a>
 8005752:	697b      	ldr	r3, [r7, #20]
 8005754:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8005758:	d108      	bne.n	800576c <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800575a:	68fb      	ldr	r3, [r7, #12]
 800575c:	681b      	ldr	r3, [r3, #0]
 800575e:	681a      	ldr	r2, [r3, #0]
 8005760:	68fb      	ldr	r3, [r7, #12]
 8005762:	681b      	ldr	r3, [r3, #0]
 8005764:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005768:	601a      	str	r2, [r3, #0]
 800576a:	e00b      	b.n	8005784 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 800576c:	68fb      	ldr	r3, [r7, #12]
 800576e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005770:	2b12      	cmp	r3, #18
 8005772:	d107      	bne.n	8005784 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005774:	68fb      	ldr	r3, [r7, #12]
 8005776:	681b      	ldr	r3, [r3, #0]
 8005778:	681a      	ldr	r2, [r3, #0]
 800577a:	68fb      	ldr	r3, [r7, #12]
 800577c:	681b      	ldr	r3, [r3, #0]
 800577e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005782:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005784:	683b      	ldr	r3, [r7, #0]
 8005786:	9300      	str	r3, [sp, #0]
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	2200      	movs	r2, #0
 800578c:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8005790:	68f8      	ldr	r0, [r7, #12]
 8005792:	f000 f84f 	bl	8005834 <I2C_WaitOnFlagUntilTimeout>
 8005796:	4603      	mov	r3, r0
 8005798:	2b00      	cmp	r3, #0
 800579a:	d00d      	beq.n	80057b8 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800579c:	68fb      	ldr	r3, [r7, #12]
 800579e:	681b      	ldr	r3, [r3, #0]
 80057a0:	681b      	ldr	r3, [r3, #0]
 80057a2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80057a6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80057aa:	d103      	bne.n	80057b4 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80057ac:	68fb      	ldr	r3, [r7, #12]
 80057ae:	f44f 7200 	mov.w	r2, #512	; 0x200
 80057b2:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80057b4:	2303      	movs	r3, #3
 80057b6:	e035      	b.n	8005824 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80057b8:	68fb      	ldr	r3, [r7, #12]
 80057ba:	691b      	ldr	r3, [r3, #16]
 80057bc:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80057c0:	d108      	bne.n	80057d4 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80057c2:	897b      	ldrh	r3, [r7, #10]
 80057c4:	b2db      	uxtb	r3, r3
 80057c6:	461a      	mov	r2, r3
 80057c8:	68fb      	ldr	r3, [r7, #12]
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80057d0:	611a      	str	r2, [r3, #16]
 80057d2:	e01b      	b.n	800580c <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80057d4:	897b      	ldrh	r3, [r7, #10]
 80057d6:	11db      	asrs	r3, r3, #7
 80057d8:	b2db      	uxtb	r3, r3
 80057da:	f003 0306 	and.w	r3, r3, #6
 80057de:	b2db      	uxtb	r3, r3
 80057e0:	f063 030f 	orn	r3, r3, #15
 80057e4:	b2da      	uxtb	r2, r3
 80057e6:	68fb      	ldr	r3, [r7, #12]
 80057e8:	681b      	ldr	r3, [r3, #0]
 80057ea:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80057ec:	683b      	ldr	r3, [r7, #0]
 80057ee:	687a      	ldr	r2, [r7, #4]
 80057f0:	490e      	ldr	r1, [pc, #56]	; (800582c <I2C_MasterRequestWrite+0xfc>)
 80057f2:	68f8      	ldr	r0, [r7, #12]
 80057f4:	f000 f898 	bl	8005928 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80057f8:	4603      	mov	r3, r0
 80057fa:	2b00      	cmp	r3, #0
 80057fc:	d001      	beq.n	8005802 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 80057fe:	2301      	movs	r3, #1
 8005800:	e010      	b.n	8005824 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8005802:	897b      	ldrh	r3, [r7, #10]
 8005804:	b2da      	uxtb	r2, r3
 8005806:	68fb      	ldr	r3, [r7, #12]
 8005808:	681b      	ldr	r3, [r3, #0]
 800580a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800580c:	683b      	ldr	r3, [r7, #0]
 800580e:	687a      	ldr	r2, [r7, #4]
 8005810:	4907      	ldr	r1, [pc, #28]	; (8005830 <I2C_MasterRequestWrite+0x100>)
 8005812:	68f8      	ldr	r0, [r7, #12]
 8005814:	f000 f888 	bl	8005928 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005818:	4603      	mov	r3, r0
 800581a:	2b00      	cmp	r3, #0
 800581c:	d001      	beq.n	8005822 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 800581e:	2301      	movs	r3, #1
 8005820:	e000      	b.n	8005824 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8005822:	2300      	movs	r3, #0
}
 8005824:	4618      	mov	r0, r3
 8005826:	3718      	adds	r7, #24
 8005828:	46bd      	mov	sp, r7
 800582a:	bd80      	pop	{r7, pc}
 800582c:	00010008 	.word	0x00010008
 8005830:	00010002 	.word	0x00010002

08005834 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8005834:	b580      	push	{r7, lr}
 8005836:	b084      	sub	sp, #16
 8005838:	af00      	add	r7, sp, #0
 800583a:	60f8      	str	r0, [r7, #12]
 800583c:	60b9      	str	r1, [r7, #8]
 800583e:	603b      	str	r3, [r7, #0]
 8005840:	4613      	mov	r3, r2
 8005842:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005844:	e048      	b.n	80058d8 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005846:	683b      	ldr	r3, [r7, #0]
 8005848:	f1b3 3fff 	cmp.w	r3, #4294967295
 800584c:	d044      	beq.n	80058d8 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800584e:	f7fe f90d 	bl	8003a6c <HAL_GetTick>
 8005852:	4602      	mov	r2, r0
 8005854:	69bb      	ldr	r3, [r7, #24]
 8005856:	1ad3      	subs	r3, r2, r3
 8005858:	683a      	ldr	r2, [r7, #0]
 800585a:	429a      	cmp	r2, r3
 800585c:	d302      	bcc.n	8005864 <I2C_WaitOnFlagUntilTimeout+0x30>
 800585e:	683b      	ldr	r3, [r7, #0]
 8005860:	2b00      	cmp	r3, #0
 8005862:	d139      	bne.n	80058d8 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8005864:	68bb      	ldr	r3, [r7, #8]
 8005866:	0c1b      	lsrs	r3, r3, #16
 8005868:	b2db      	uxtb	r3, r3
 800586a:	2b01      	cmp	r3, #1
 800586c:	d10d      	bne.n	800588a <I2C_WaitOnFlagUntilTimeout+0x56>
 800586e:	68fb      	ldr	r3, [r7, #12]
 8005870:	681b      	ldr	r3, [r3, #0]
 8005872:	695b      	ldr	r3, [r3, #20]
 8005874:	43da      	mvns	r2, r3
 8005876:	68bb      	ldr	r3, [r7, #8]
 8005878:	4013      	ands	r3, r2
 800587a:	b29b      	uxth	r3, r3
 800587c:	2b00      	cmp	r3, #0
 800587e:	bf0c      	ite	eq
 8005880:	2301      	moveq	r3, #1
 8005882:	2300      	movne	r3, #0
 8005884:	b2db      	uxtb	r3, r3
 8005886:	461a      	mov	r2, r3
 8005888:	e00c      	b.n	80058a4 <I2C_WaitOnFlagUntilTimeout+0x70>
 800588a:	68fb      	ldr	r3, [r7, #12]
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	699b      	ldr	r3, [r3, #24]
 8005890:	43da      	mvns	r2, r3
 8005892:	68bb      	ldr	r3, [r7, #8]
 8005894:	4013      	ands	r3, r2
 8005896:	b29b      	uxth	r3, r3
 8005898:	2b00      	cmp	r3, #0
 800589a:	bf0c      	ite	eq
 800589c:	2301      	moveq	r3, #1
 800589e:	2300      	movne	r3, #0
 80058a0:	b2db      	uxtb	r3, r3
 80058a2:	461a      	mov	r2, r3
 80058a4:	79fb      	ldrb	r3, [r7, #7]
 80058a6:	429a      	cmp	r2, r3
 80058a8:	d116      	bne.n	80058d8 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 80058aa:	68fb      	ldr	r3, [r7, #12]
 80058ac:	2200      	movs	r2, #0
 80058ae:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 80058b0:	68fb      	ldr	r3, [r7, #12]
 80058b2:	2220      	movs	r2, #32
 80058b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 80058b8:	68fb      	ldr	r3, [r7, #12]
 80058ba:	2200      	movs	r2, #0
 80058bc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80058c0:	68fb      	ldr	r3, [r7, #12]
 80058c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80058c4:	f043 0220 	orr.w	r2, r3, #32
 80058c8:	68fb      	ldr	r3, [r7, #12]
 80058ca:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80058cc:	68fb      	ldr	r3, [r7, #12]
 80058ce:	2200      	movs	r2, #0
 80058d0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 80058d4:	2301      	movs	r3, #1
 80058d6:	e023      	b.n	8005920 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80058d8:	68bb      	ldr	r3, [r7, #8]
 80058da:	0c1b      	lsrs	r3, r3, #16
 80058dc:	b2db      	uxtb	r3, r3
 80058de:	2b01      	cmp	r3, #1
 80058e0:	d10d      	bne.n	80058fe <I2C_WaitOnFlagUntilTimeout+0xca>
 80058e2:	68fb      	ldr	r3, [r7, #12]
 80058e4:	681b      	ldr	r3, [r3, #0]
 80058e6:	695b      	ldr	r3, [r3, #20]
 80058e8:	43da      	mvns	r2, r3
 80058ea:	68bb      	ldr	r3, [r7, #8]
 80058ec:	4013      	ands	r3, r2
 80058ee:	b29b      	uxth	r3, r3
 80058f0:	2b00      	cmp	r3, #0
 80058f2:	bf0c      	ite	eq
 80058f4:	2301      	moveq	r3, #1
 80058f6:	2300      	movne	r3, #0
 80058f8:	b2db      	uxtb	r3, r3
 80058fa:	461a      	mov	r2, r3
 80058fc:	e00c      	b.n	8005918 <I2C_WaitOnFlagUntilTimeout+0xe4>
 80058fe:	68fb      	ldr	r3, [r7, #12]
 8005900:	681b      	ldr	r3, [r3, #0]
 8005902:	699b      	ldr	r3, [r3, #24]
 8005904:	43da      	mvns	r2, r3
 8005906:	68bb      	ldr	r3, [r7, #8]
 8005908:	4013      	ands	r3, r2
 800590a:	b29b      	uxth	r3, r3
 800590c:	2b00      	cmp	r3, #0
 800590e:	bf0c      	ite	eq
 8005910:	2301      	moveq	r3, #1
 8005912:	2300      	movne	r3, #0
 8005914:	b2db      	uxtb	r3, r3
 8005916:	461a      	mov	r2, r3
 8005918:	79fb      	ldrb	r3, [r7, #7]
 800591a:	429a      	cmp	r2, r3
 800591c:	d093      	beq.n	8005846 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800591e:	2300      	movs	r3, #0
}
 8005920:	4618      	mov	r0, r3
 8005922:	3710      	adds	r7, #16
 8005924:	46bd      	mov	sp, r7
 8005926:	bd80      	pop	{r7, pc}

08005928 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8005928:	b580      	push	{r7, lr}
 800592a:	b084      	sub	sp, #16
 800592c:	af00      	add	r7, sp, #0
 800592e:	60f8      	str	r0, [r7, #12]
 8005930:	60b9      	str	r1, [r7, #8]
 8005932:	607a      	str	r2, [r7, #4]
 8005934:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005936:	e071      	b.n	8005a1c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005938:	68fb      	ldr	r3, [r7, #12]
 800593a:	681b      	ldr	r3, [r3, #0]
 800593c:	695b      	ldr	r3, [r3, #20]
 800593e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005942:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005946:	d123      	bne.n	8005990 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005948:	68fb      	ldr	r3, [r7, #12]
 800594a:	681b      	ldr	r3, [r3, #0]
 800594c:	681a      	ldr	r2, [r3, #0]
 800594e:	68fb      	ldr	r3, [r7, #12]
 8005950:	681b      	ldr	r3, [r3, #0]
 8005952:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005956:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005958:	68fb      	ldr	r3, [r7, #12]
 800595a:	681b      	ldr	r3, [r3, #0]
 800595c:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8005960:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8005962:	68fb      	ldr	r3, [r7, #12]
 8005964:	2200      	movs	r2, #0
 8005966:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005968:	68fb      	ldr	r3, [r7, #12]
 800596a:	2220      	movs	r2, #32
 800596c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005970:	68fb      	ldr	r3, [r7, #12]
 8005972:	2200      	movs	r2, #0
 8005974:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005978:	68fb      	ldr	r3, [r7, #12]
 800597a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800597c:	f043 0204 	orr.w	r2, r3, #4
 8005980:	68fb      	ldr	r3, [r7, #12]
 8005982:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005984:	68fb      	ldr	r3, [r7, #12]
 8005986:	2200      	movs	r2, #0
 8005988:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800598c:	2301      	movs	r3, #1
 800598e:	e067      	b.n	8005a60 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005996:	d041      	beq.n	8005a1c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005998:	f7fe f868 	bl	8003a6c <HAL_GetTick>
 800599c:	4602      	mov	r2, r0
 800599e:	683b      	ldr	r3, [r7, #0]
 80059a0:	1ad3      	subs	r3, r2, r3
 80059a2:	687a      	ldr	r2, [r7, #4]
 80059a4:	429a      	cmp	r2, r3
 80059a6:	d302      	bcc.n	80059ae <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	2b00      	cmp	r3, #0
 80059ac:	d136      	bne.n	8005a1c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 80059ae:	68bb      	ldr	r3, [r7, #8]
 80059b0:	0c1b      	lsrs	r3, r3, #16
 80059b2:	b2db      	uxtb	r3, r3
 80059b4:	2b01      	cmp	r3, #1
 80059b6:	d10c      	bne.n	80059d2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 80059b8:	68fb      	ldr	r3, [r7, #12]
 80059ba:	681b      	ldr	r3, [r3, #0]
 80059bc:	695b      	ldr	r3, [r3, #20]
 80059be:	43da      	mvns	r2, r3
 80059c0:	68bb      	ldr	r3, [r7, #8]
 80059c2:	4013      	ands	r3, r2
 80059c4:	b29b      	uxth	r3, r3
 80059c6:	2b00      	cmp	r3, #0
 80059c8:	bf14      	ite	ne
 80059ca:	2301      	movne	r3, #1
 80059cc:	2300      	moveq	r3, #0
 80059ce:	b2db      	uxtb	r3, r3
 80059d0:	e00b      	b.n	80059ea <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 80059d2:	68fb      	ldr	r3, [r7, #12]
 80059d4:	681b      	ldr	r3, [r3, #0]
 80059d6:	699b      	ldr	r3, [r3, #24]
 80059d8:	43da      	mvns	r2, r3
 80059da:	68bb      	ldr	r3, [r7, #8]
 80059dc:	4013      	ands	r3, r2
 80059de:	b29b      	uxth	r3, r3
 80059e0:	2b00      	cmp	r3, #0
 80059e2:	bf14      	ite	ne
 80059e4:	2301      	movne	r3, #1
 80059e6:	2300      	moveq	r3, #0
 80059e8:	b2db      	uxtb	r3, r3
 80059ea:	2b00      	cmp	r3, #0
 80059ec:	d016      	beq.n	8005a1c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80059ee:	68fb      	ldr	r3, [r7, #12]
 80059f0:	2200      	movs	r2, #0
 80059f2:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80059f4:	68fb      	ldr	r3, [r7, #12]
 80059f6:	2220      	movs	r2, #32
 80059f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80059fc:	68fb      	ldr	r3, [r7, #12]
 80059fe:	2200      	movs	r2, #0
 8005a00:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005a04:	68fb      	ldr	r3, [r7, #12]
 8005a06:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a08:	f043 0220 	orr.w	r2, r3, #32
 8005a0c:	68fb      	ldr	r3, [r7, #12]
 8005a0e:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005a10:	68fb      	ldr	r3, [r7, #12]
 8005a12:	2200      	movs	r2, #0
 8005a14:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8005a18:	2301      	movs	r3, #1
 8005a1a:	e021      	b.n	8005a60 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005a1c:	68bb      	ldr	r3, [r7, #8]
 8005a1e:	0c1b      	lsrs	r3, r3, #16
 8005a20:	b2db      	uxtb	r3, r3
 8005a22:	2b01      	cmp	r3, #1
 8005a24:	d10c      	bne.n	8005a40 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8005a26:	68fb      	ldr	r3, [r7, #12]
 8005a28:	681b      	ldr	r3, [r3, #0]
 8005a2a:	695b      	ldr	r3, [r3, #20]
 8005a2c:	43da      	mvns	r2, r3
 8005a2e:	68bb      	ldr	r3, [r7, #8]
 8005a30:	4013      	ands	r3, r2
 8005a32:	b29b      	uxth	r3, r3
 8005a34:	2b00      	cmp	r3, #0
 8005a36:	bf14      	ite	ne
 8005a38:	2301      	movne	r3, #1
 8005a3a:	2300      	moveq	r3, #0
 8005a3c:	b2db      	uxtb	r3, r3
 8005a3e:	e00b      	b.n	8005a58 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8005a40:	68fb      	ldr	r3, [r7, #12]
 8005a42:	681b      	ldr	r3, [r3, #0]
 8005a44:	699b      	ldr	r3, [r3, #24]
 8005a46:	43da      	mvns	r2, r3
 8005a48:	68bb      	ldr	r3, [r7, #8]
 8005a4a:	4013      	ands	r3, r2
 8005a4c:	b29b      	uxth	r3, r3
 8005a4e:	2b00      	cmp	r3, #0
 8005a50:	bf14      	ite	ne
 8005a52:	2301      	movne	r3, #1
 8005a54:	2300      	moveq	r3, #0
 8005a56:	b2db      	uxtb	r3, r3
 8005a58:	2b00      	cmp	r3, #0
 8005a5a:	f47f af6d 	bne.w	8005938 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8005a5e:	2300      	movs	r3, #0
}
 8005a60:	4618      	mov	r0, r3
 8005a62:	3710      	adds	r7, #16
 8005a64:	46bd      	mov	sp, r7
 8005a66:	bd80      	pop	{r7, pc}

08005a68 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005a68:	b580      	push	{r7, lr}
 8005a6a:	b084      	sub	sp, #16
 8005a6c:	af00      	add	r7, sp, #0
 8005a6e:	60f8      	str	r0, [r7, #12]
 8005a70:	60b9      	str	r1, [r7, #8]
 8005a72:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005a74:	e034      	b.n	8005ae0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005a76:	68f8      	ldr	r0, [r7, #12]
 8005a78:	f000 f886 	bl	8005b88 <I2C_IsAcknowledgeFailed>
 8005a7c:	4603      	mov	r3, r0
 8005a7e:	2b00      	cmp	r3, #0
 8005a80:	d001      	beq.n	8005a86 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005a82:	2301      	movs	r3, #1
 8005a84:	e034      	b.n	8005af0 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005a86:	68bb      	ldr	r3, [r7, #8]
 8005a88:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a8c:	d028      	beq.n	8005ae0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005a8e:	f7fd ffed 	bl	8003a6c <HAL_GetTick>
 8005a92:	4602      	mov	r2, r0
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	1ad3      	subs	r3, r2, r3
 8005a98:	68ba      	ldr	r2, [r7, #8]
 8005a9a:	429a      	cmp	r2, r3
 8005a9c:	d302      	bcc.n	8005aa4 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8005a9e:	68bb      	ldr	r3, [r7, #8]
 8005aa0:	2b00      	cmp	r3, #0
 8005aa2:	d11d      	bne.n	8005ae0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8005aa4:	68fb      	ldr	r3, [r7, #12]
 8005aa6:	681b      	ldr	r3, [r3, #0]
 8005aa8:	695b      	ldr	r3, [r3, #20]
 8005aaa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005aae:	2b80      	cmp	r3, #128	; 0x80
 8005ab0:	d016      	beq.n	8005ae0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8005ab2:	68fb      	ldr	r3, [r7, #12]
 8005ab4:	2200      	movs	r2, #0
 8005ab6:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8005ab8:	68fb      	ldr	r3, [r7, #12]
 8005aba:	2220      	movs	r2, #32
 8005abc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005ac0:	68fb      	ldr	r3, [r7, #12]
 8005ac2:	2200      	movs	r2, #0
 8005ac4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005ac8:	68fb      	ldr	r3, [r7, #12]
 8005aca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005acc:	f043 0220 	orr.w	r2, r3, #32
 8005ad0:	68fb      	ldr	r3, [r7, #12]
 8005ad2:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005ad4:	68fb      	ldr	r3, [r7, #12]
 8005ad6:	2200      	movs	r2, #0
 8005ad8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8005adc:	2301      	movs	r3, #1
 8005ade:	e007      	b.n	8005af0 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005ae0:	68fb      	ldr	r3, [r7, #12]
 8005ae2:	681b      	ldr	r3, [r3, #0]
 8005ae4:	695b      	ldr	r3, [r3, #20]
 8005ae6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005aea:	2b80      	cmp	r3, #128	; 0x80
 8005aec:	d1c3      	bne.n	8005a76 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8005aee:	2300      	movs	r3, #0
}
 8005af0:	4618      	mov	r0, r3
 8005af2:	3710      	adds	r7, #16
 8005af4:	46bd      	mov	sp, r7
 8005af6:	bd80      	pop	{r7, pc}

08005af8 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005af8:	b580      	push	{r7, lr}
 8005afa:	b084      	sub	sp, #16
 8005afc:	af00      	add	r7, sp, #0
 8005afe:	60f8      	str	r0, [r7, #12]
 8005b00:	60b9      	str	r1, [r7, #8]
 8005b02:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005b04:	e034      	b.n	8005b70 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005b06:	68f8      	ldr	r0, [r7, #12]
 8005b08:	f000 f83e 	bl	8005b88 <I2C_IsAcknowledgeFailed>
 8005b0c:	4603      	mov	r3, r0
 8005b0e:	2b00      	cmp	r3, #0
 8005b10:	d001      	beq.n	8005b16 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005b12:	2301      	movs	r3, #1
 8005b14:	e034      	b.n	8005b80 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005b16:	68bb      	ldr	r3, [r7, #8]
 8005b18:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005b1c:	d028      	beq.n	8005b70 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005b1e:	f7fd ffa5 	bl	8003a6c <HAL_GetTick>
 8005b22:	4602      	mov	r2, r0
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	1ad3      	subs	r3, r2, r3
 8005b28:	68ba      	ldr	r2, [r7, #8]
 8005b2a:	429a      	cmp	r2, r3
 8005b2c:	d302      	bcc.n	8005b34 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8005b2e:	68bb      	ldr	r3, [r7, #8]
 8005b30:	2b00      	cmp	r3, #0
 8005b32:	d11d      	bne.n	8005b70 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8005b34:	68fb      	ldr	r3, [r7, #12]
 8005b36:	681b      	ldr	r3, [r3, #0]
 8005b38:	695b      	ldr	r3, [r3, #20]
 8005b3a:	f003 0304 	and.w	r3, r3, #4
 8005b3e:	2b04      	cmp	r3, #4
 8005b40:	d016      	beq.n	8005b70 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8005b42:	68fb      	ldr	r3, [r7, #12]
 8005b44:	2200      	movs	r2, #0
 8005b46:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8005b48:	68fb      	ldr	r3, [r7, #12]
 8005b4a:	2220      	movs	r2, #32
 8005b4c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005b50:	68fb      	ldr	r3, [r7, #12]
 8005b52:	2200      	movs	r2, #0
 8005b54:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005b58:	68fb      	ldr	r3, [r7, #12]
 8005b5a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b5c:	f043 0220 	orr.w	r2, r3, #32
 8005b60:	68fb      	ldr	r3, [r7, #12]
 8005b62:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005b64:	68fb      	ldr	r3, [r7, #12]
 8005b66:	2200      	movs	r2, #0
 8005b68:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8005b6c:	2301      	movs	r3, #1
 8005b6e:	e007      	b.n	8005b80 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005b70:	68fb      	ldr	r3, [r7, #12]
 8005b72:	681b      	ldr	r3, [r3, #0]
 8005b74:	695b      	ldr	r3, [r3, #20]
 8005b76:	f003 0304 	and.w	r3, r3, #4
 8005b7a:	2b04      	cmp	r3, #4
 8005b7c:	d1c3      	bne.n	8005b06 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8005b7e:	2300      	movs	r3, #0
}
 8005b80:	4618      	mov	r0, r3
 8005b82:	3710      	adds	r7, #16
 8005b84:	46bd      	mov	sp, r7
 8005b86:	bd80      	pop	{r7, pc}

08005b88 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8005b88:	b480      	push	{r7}
 8005b8a:	b083      	sub	sp, #12
 8005b8c:	af00      	add	r7, sp, #0
 8005b8e:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	681b      	ldr	r3, [r3, #0]
 8005b94:	695b      	ldr	r3, [r3, #20]
 8005b96:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005b9a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005b9e:	d11b      	bne.n	8005bd8 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	681b      	ldr	r3, [r3, #0]
 8005ba4:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8005ba8:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	2200      	movs	r2, #0
 8005bae:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	2220      	movs	r2, #32
 8005bb4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	2200      	movs	r2, #0
 8005bbc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005bc4:	f043 0204 	orr.w	r2, r3, #4
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	2200      	movs	r2, #0
 8005bd0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8005bd4:	2301      	movs	r3, #1
 8005bd6:	e000      	b.n	8005bda <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8005bd8:	2300      	movs	r3, #0
}
 8005bda:	4618      	mov	r0, r3
 8005bdc:	370c      	adds	r7, #12
 8005bde:	46bd      	mov	sp, r7
 8005be0:	bc80      	pop	{r7}
 8005be2:	4770      	bx	lr

08005be4 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8005be4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005be6:	b08b      	sub	sp, #44	; 0x2c
 8005be8:	af06      	add	r7, sp, #24
 8005bea:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	2b00      	cmp	r3, #0
 8005bf0:	d101      	bne.n	8005bf6 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8005bf2:	2301      	movs	r3, #1
 8005bf4:	e0f1      	b.n	8005dda <HAL_PCD_Init+0x1f6>

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	f893 32a9 	ldrb.w	r3, [r3, #681]	; 0x2a9
 8005bfc:	b2db      	uxtb	r3, r3
 8005bfe:	2b00      	cmp	r3, #0
 8005c00:	d106      	bne.n	8005c10 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	2200      	movs	r2, #0
 8005c06:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8005c0a:	6878      	ldr	r0, [r7, #4]
 8005c0c:	f00b fe90 	bl	8011930 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	2203      	movs	r2, #3
 8005c14:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
    hpcd->Init.dma_enable = 0U;
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	681b      	ldr	r3, [r3, #0]
 8005c1c:	4618      	mov	r0, r3
 8005c1e:	f005 f9df 	bl	800afe0 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	681b      	ldr	r3, [r3, #0]
 8005c26:	603b      	str	r3, [r7, #0]
 8005c28:	687e      	ldr	r6, [r7, #4]
 8005c2a:	466d      	mov	r5, sp
 8005c2c:	f106 0410 	add.w	r4, r6, #16
 8005c30:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8005c32:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8005c34:	6823      	ldr	r3, [r4, #0]
 8005c36:	602b      	str	r3, [r5, #0]
 8005c38:	1d33      	adds	r3, r6, #4
 8005c3a:	cb0e      	ldmia	r3, {r1, r2, r3}
 8005c3c:	6838      	ldr	r0, [r7, #0]
 8005c3e:	f005 f9a9 	bl	800af94 <USB_CoreInit>
 8005c42:	4603      	mov	r3, r0
 8005c44:	2b00      	cmp	r3, #0
 8005c46:	d005      	beq.n	8005c54 <HAL_PCD_Init+0x70>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	2202      	movs	r2, #2
 8005c4c:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
    return HAL_ERROR;
 8005c50:	2301      	movs	r3, #1
 8005c52:	e0c2      	b.n	8005dda <HAL_PCD_Init+0x1f6>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	681b      	ldr	r3, [r3, #0]
 8005c58:	2100      	movs	r1, #0
 8005c5a:	4618      	mov	r0, r3
 8005c5c:	f005 f9da 	bl	800b014 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005c60:	2300      	movs	r3, #0
 8005c62:	73fb      	strb	r3, [r7, #15]
 8005c64:	e040      	b.n	8005ce8 <HAL_PCD_Init+0x104>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8005c66:	7bfb      	ldrb	r3, [r7, #15]
 8005c68:	6879      	ldr	r1, [r7, #4]
 8005c6a:	1c5a      	adds	r2, r3, #1
 8005c6c:	4613      	mov	r3, r2
 8005c6e:	009b      	lsls	r3, r3, #2
 8005c70:	4413      	add	r3, r2
 8005c72:	00db      	lsls	r3, r3, #3
 8005c74:	440b      	add	r3, r1
 8005c76:	3301      	adds	r3, #1
 8005c78:	2201      	movs	r2, #1
 8005c7a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8005c7c:	7bfb      	ldrb	r3, [r7, #15]
 8005c7e:	6879      	ldr	r1, [r7, #4]
 8005c80:	1c5a      	adds	r2, r3, #1
 8005c82:	4613      	mov	r3, r2
 8005c84:	009b      	lsls	r3, r3, #2
 8005c86:	4413      	add	r3, r2
 8005c88:	00db      	lsls	r3, r3, #3
 8005c8a:	440b      	add	r3, r1
 8005c8c:	7bfa      	ldrb	r2, [r7, #15]
 8005c8e:	701a      	strb	r2, [r3, #0]
#if defined (USB_OTG_FS)
    hpcd->IN_ep[i].tx_fifo_num = i;
#endif /* defined (USB_OTG_FS) */
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8005c90:	7bfb      	ldrb	r3, [r7, #15]
 8005c92:	6879      	ldr	r1, [r7, #4]
 8005c94:	1c5a      	adds	r2, r3, #1
 8005c96:	4613      	mov	r3, r2
 8005c98:	009b      	lsls	r3, r3, #2
 8005c9a:	4413      	add	r3, r2
 8005c9c:	00db      	lsls	r3, r3, #3
 8005c9e:	440b      	add	r3, r1
 8005ca0:	3303      	adds	r3, #3
 8005ca2:	2200      	movs	r2, #0
 8005ca4:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8005ca6:	7bfa      	ldrb	r2, [r7, #15]
 8005ca8:	6879      	ldr	r1, [r7, #4]
 8005caa:	4613      	mov	r3, r2
 8005cac:	009b      	lsls	r3, r3, #2
 8005cae:	4413      	add	r3, r2
 8005cb0:	00db      	lsls	r3, r3, #3
 8005cb2:	440b      	add	r3, r1
 8005cb4:	3338      	adds	r3, #56	; 0x38
 8005cb6:	2200      	movs	r2, #0
 8005cb8:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8005cba:	7bfa      	ldrb	r2, [r7, #15]
 8005cbc:	6879      	ldr	r1, [r7, #4]
 8005cbe:	4613      	mov	r3, r2
 8005cc0:	009b      	lsls	r3, r3, #2
 8005cc2:	4413      	add	r3, r2
 8005cc4:	00db      	lsls	r3, r3, #3
 8005cc6:	440b      	add	r3, r1
 8005cc8:	333c      	adds	r3, #60	; 0x3c
 8005cca:	2200      	movs	r2, #0
 8005ccc:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8005cce:	7bfa      	ldrb	r2, [r7, #15]
 8005cd0:	6879      	ldr	r1, [r7, #4]
 8005cd2:	4613      	mov	r3, r2
 8005cd4:	009b      	lsls	r3, r3, #2
 8005cd6:	4413      	add	r3, r2
 8005cd8:	00db      	lsls	r3, r3, #3
 8005cda:	440b      	add	r3, r1
 8005cdc:	3340      	adds	r3, #64	; 0x40
 8005cde:	2200      	movs	r2, #0
 8005ce0:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005ce2:	7bfb      	ldrb	r3, [r7, #15]
 8005ce4:	3301      	adds	r3, #1
 8005ce6:	73fb      	strb	r3, [r7, #15]
 8005ce8:	7bfa      	ldrb	r2, [r7, #15]
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	685b      	ldr	r3, [r3, #4]
 8005cee:	429a      	cmp	r2, r3
 8005cf0:	d3b9      	bcc.n	8005c66 <HAL_PCD_Init+0x82>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005cf2:	2300      	movs	r3, #0
 8005cf4:	73fb      	strb	r3, [r7, #15]
 8005cf6:	e044      	b.n	8005d82 <HAL_PCD_Init+0x19e>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8005cf8:	7bfa      	ldrb	r2, [r7, #15]
 8005cfa:	6879      	ldr	r1, [r7, #4]
 8005cfc:	4613      	mov	r3, r2
 8005cfe:	009b      	lsls	r3, r3, #2
 8005d00:	4413      	add	r3, r2
 8005d02:	00db      	lsls	r3, r3, #3
 8005d04:	440b      	add	r3, r1
 8005d06:	f203 1369 	addw	r3, r3, #361	; 0x169
 8005d0a:	2200      	movs	r2, #0
 8005d0c:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8005d0e:	7bfa      	ldrb	r2, [r7, #15]
 8005d10:	6879      	ldr	r1, [r7, #4]
 8005d12:	4613      	mov	r3, r2
 8005d14:	009b      	lsls	r3, r3, #2
 8005d16:	4413      	add	r3, r2
 8005d18:	00db      	lsls	r3, r3, #3
 8005d1a:	440b      	add	r3, r1
 8005d1c:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8005d20:	7bfa      	ldrb	r2, [r7, #15]
 8005d22:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8005d24:	7bfa      	ldrb	r2, [r7, #15]
 8005d26:	6879      	ldr	r1, [r7, #4]
 8005d28:	4613      	mov	r3, r2
 8005d2a:	009b      	lsls	r3, r3, #2
 8005d2c:	4413      	add	r3, r2
 8005d2e:	00db      	lsls	r3, r3, #3
 8005d30:	440b      	add	r3, r1
 8005d32:	f203 136b 	addw	r3, r3, #363	; 0x16b
 8005d36:	2200      	movs	r2, #0
 8005d38:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8005d3a:	7bfa      	ldrb	r2, [r7, #15]
 8005d3c:	6879      	ldr	r1, [r7, #4]
 8005d3e:	4613      	mov	r3, r2
 8005d40:	009b      	lsls	r3, r3, #2
 8005d42:	4413      	add	r3, r2
 8005d44:	00db      	lsls	r3, r3, #3
 8005d46:	440b      	add	r3, r1
 8005d48:	f503 73bc 	add.w	r3, r3, #376	; 0x178
 8005d4c:	2200      	movs	r2, #0
 8005d4e:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8005d50:	7bfa      	ldrb	r2, [r7, #15]
 8005d52:	6879      	ldr	r1, [r7, #4]
 8005d54:	4613      	mov	r3, r2
 8005d56:	009b      	lsls	r3, r3, #2
 8005d58:	4413      	add	r3, r2
 8005d5a:	00db      	lsls	r3, r3, #3
 8005d5c:	440b      	add	r3, r1
 8005d5e:	f503 73be 	add.w	r3, r3, #380	; 0x17c
 8005d62:	2200      	movs	r2, #0
 8005d64:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8005d66:	7bfa      	ldrb	r2, [r7, #15]
 8005d68:	6879      	ldr	r1, [r7, #4]
 8005d6a:	4613      	mov	r3, r2
 8005d6c:	009b      	lsls	r3, r3, #2
 8005d6e:	4413      	add	r3, r2
 8005d70:	00db      	lsls	r3, r3, #3
 8005d72:	440b      	add	r3, r1
 8005d74:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 8005d78:	2200      	movs	r2, #0
 8005d7a:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005d7c:	7bfb      	ldrb	r3, [r7, #15]
 8005d7e:	3301      	adds	r3, #1
 8005d80:	73fb      	strb	r3, [r7, #15]
 8005d82:	7bfa      	ldrb	r2, [r7, #15]
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	685b      	ldr	r3, [r3, #4]
 8005d88:	429a      	cmp	r2, r3
 8005d8a:	d3b5      	bcc.n	8005cf8 <HAL_PCD_Init+0x114>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	681b      	ldr	r3, [r3, #0]
 8005d90:	603b      	str	r3, [r7, #0]
 8005d92:	687e      	ldr	r6, [r7, #4]
 8005d94:	466d      	mov	r5, sp
 8005d96:	f106 0410 	add.w	r4, r6, #16
 8005d9a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8005d9c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8005d9e:	6823      	ldr	r3, [r4, #0]
 8005da0:	602b      	str	r3, [r5, #0]
 8005da2:	1d33      	adds	r3, r6, #4
 8005da4:	cb0e      	ldmia	r3, {r1, r2, r3}
 8005da6:	6838      	ldr	r0, [r7, #0]
 8005da8:	f005 f940 	bl	800b02c <USB_DevInit>
 8005dac:	4603      	mov	r3, r0
 8005dae:	2b00      	cmp	r3, #0
 8005db0:	d005      	beq.n	8005dbe <HAL_PCD_Init+0x1da>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	2202      	movs	r2, #2
 8005db6:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
    return HAL_ERROR;
 8005dba:	2301      	movs	r3, #1
 8005dbc:	e00d      	b.n	8005dda <HAL_PCD_Init+0x1f6>
  }

  hpcd->USB_Address = 0U;
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	2200      	movs	r2, #0
 8005dc2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hpcd->State = HAL_PCD_STATE_READY;
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	2201      	movs	r2, #1
 8005dca:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
  (void)USB_DevDisconnect(hpcd->Instance);
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	681b      	ldr	r3, [r3, #0]
 8005dd2:	4618      	mov	r0, r3
 8005dd4:	f007 fbc1 	bl	800d55a <USB_DevDisconnect>

  return HAL_OK;
 8005dd8:	2300      	movs	r3, #0
}
 8005dda:	4618      	mov	r0, r3
 8005ddc:	3714      	adds	r7, #20
 8005dde:	46bd      	mov	sp, r7
 8005de0:	bdf0      	pop	{r4, r5, r6, r7, pc}

08005de2 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8005de2:	b580      	push	{r7, lr}
 8005de4:	b082      	sub	sp, #8
 8005de6:	af00      	add	r7, sp, #0
 8005de8:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8005df0:	2b01      	cmp	r3, #1
 8005df2:	d101      	bne.n	8005df8 <HAL_PCD_Start+0x16>
 8005df4:	2302      	movs	r3, #2
 8005df6:	e016      	b.n	8005e26 <HAL_PCD_Start+0x44>
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	2201      	movs	r2, #1
 8005dfc:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  __HAL_PCD_ENABLE(hpcd);
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	681b      	ldr	r3, [r3, #0]
 8005e04:	4618      	mov	r0, r3
 8005e06:	f005 f8d5 	bl	800afb4 <USB_EnableGlobalInt>

#if defined (USB)
  HAL_PCDEx_SetConnectionState(hpcd, 1U);
 8005e0a:	2101      	movs	r1, #1
 8005e0c:	6878      	ldr	r0, [r7, #4]
 8005e0e:	f00b ffde 	bl	8011dce <HAL_PCDEx_SetConnectionState>
#endif /* defined (USB) */

  (void)USB_DevConnect(hpcd->Instance);
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	681b      	ldr	r3, [r3, #0]
 8005e16:	4618      	mov	r0, r3
 8005e18:	f007 fb95 	bl	800d546 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	2200      	movs	r2, #0
 8005e20:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 8005e24:	2300      	movs	r3, #0
}
 8005e26:	4618      	mov	r0, r3
 8005e28:	3708      	adds	r7, #8
 8005e2a:	46bd      	mov	sp, r7
 8005e2c:	bd80      	pop	{r7, pc}

08005e2e <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8005e2e:	b580      	push	{r7, lr}
 8005e30:	b088      	sub	sp, #32
 8005e32:	af00      	add	r7, sp, #0
 8005e34:	6078      	str	r0, [r7, #4]
  uint32_t wIstr = USB_ReadInterrupts(hpcd->Instance);
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	681b      	ldr	r3, [r3, #0]
 8005e3a:	4618      	mov	r0, r3
 8005e3c:	f007 fb97 	bl	800d56e <USB_ReadInterrupts>
 8005e40:	61b8      	str	r0, [r7, #24]
  uint16_t store_ep[8];
  uint8_t i;

  if ((wIstr & USB_ISTR_CTR) == USB_ISTR_CTR)
 8005e42:	69bb      	ldr	r3, [r7, #24]
 8005e44:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005e48:	2b00      	cmp	r3, #0
 8005e4a:	d003      	beq.n	8005e54 <HAL_PCD_IRQHandler+0x26>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 8005e4c:	6878      	ldr	r0, [r7, #4]
 8005e4e:	f000 fb04 	bl	800645a <PCD_EP_ISR_Handler>

    return;
 8005e52:	e119      	b.n	8006088 <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_RESET) == USB_ISTR_RESET)
 8005e54:	69bb      	ldr	r3, [r7, #24]
 8005e56:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005e5a:	2b00      	cmp	r3, #0
 8005e5c:	d013      	beq.n	8005e86 <HAL_PCD_IRQHandler+0x58>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	681b      	ldr	r3, [r3, #0]
 8005e62:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8005e66:	b29a      	uxth	r2, r3
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	681b      	ldr	r3, [r3, #0]
 8005e6c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005e70:	b292      	uxth	r2, r2
 8005e72:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 8005e76:	6878      	ldr	r0, [r7, #4]
 8005e78:	f00b fdd5 	bl	8011a26 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 8005e7c:	2100      	movs	r1, #0
 8005e7e:	6878      	ldr	r0, [r7, #4]
 8005e80:	f000 f905 	bl	800608e <HAL_PCD_SetAddress>

    return;
 8005e84:	e100      	b.n	8006088 <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_PMAOVR) == USB_ISTR_PMAOVR)
 8005e86:	69bb      	ldr	r3, [r7, #24]
 8005e88:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005e8c:	2b00      	cmp	r3, #0
 8005e8e:	d00c      	beq.n	8005eaa <HAL_PCD_IRQHandler+0x7c>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	681b      	ldr	r3, [r3, #0]
 8005e94:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8005e98:	b29a      	uxth	r2, r3
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	681b      	ldr	r3, [r3, #0]
 8005e9e:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8005ea2:	b292      	uxth	r2, r2
 8005ea4:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    return;
 8005ea8:	e0ee      	b.n	8006088 <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_ERR) == USB_ISTR_ERR)
 8005eaa:	69bb      	ldr	r3, [r7, #24]
 8005eac:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005eb0:	2b00      	cmp	r3, #0
 8005eb2:	d00c      	beq.n	8005ece <HAL_PCD_IRQHandler+0xa0>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	681b      	ldr	r3, [r3, #0]
 8005eb8:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8005ebc:	b29a      	uxth	r2, r3
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	681b      	ldr	r3, [r3, #0]
 8005ec2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005ec6:	b292      	uxth	r2, r2
 8005ec8:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    return;
 8005ecc:	e0dc      	b.n	8006088 <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_WKUP) == USB_ISTR_WKUP)
 8005ece:	69bb      	ldr	r3, [r7, #24]
 8005ed0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005ed4:	2b00      	cmp	r3, #0
 8005ed6:	d027      	beq.n	8005f28 <HAL_PCD_IRQHandler+0xfa>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LP_MODE);
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	681b      	ldr	r3, [r3, #0]
 8005edc:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8005ee0:	b29a      	uxth	r2, r3
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	681b      	ldr	r3, [r3, #0]
 8005ee6:	f022 0204 	bic.w	r2, r2, #4
 8005eea:	b292      	uxth	r2, r2
 8005eec:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	681b      	ldr	r3, [r3, #0]
 8005ef4:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8005ef8:	b29a      	uxth	r2, r3
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	681b      	ldr	r3, [r3, #0]
 8005efe:	f022 0208 	bic.w	r2, r2, #8
 8005f02:	b292      	uxth	r2, r2
 8005f04:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 8005f08:	6878      	ldr	r0, [r7, #4]
 8005f0a:	f00b fdc5 	bl	8011a98 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	681b      	ldr	r3, [r3, #0]
 8005f12:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8005f16:	b29a      	uxth	r2, r3
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	681b      	ldr	r3, [r3, #0]
 8005f1c:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8005f20:	b292      	uxth	r2, r2
 8005f22:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    return;
 8005f26:	e0af      	b.n	8006088 <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_SUSP) == USB_ISTR_SUSP)
 8005f28:	69bb      	ldr	r3, [r7, #24]
 8005f2a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005f2e:	2b00      	cmp	r3, #0
 8005f30:	f000 8083 	beq.w	800603a <HAL_PCD_IRQHandler+0x20c>
  {
    /* WA: To Clear Wakeup flag if raised with suspend signal */

    /* Store Endpoint registers */
    for (i = 0U; i < 8U; i++)
 8005f34:	2300      	movs	r3, #0
 8005f36:	77fb      	strb	r3, [r7, #31]
 8005f38:	e010      	b.n	8005f5c <HAL_PCD_IRQHandler+0x12e>
    {
      store_ep[i] = PCD_GET_ENDPOINT(hpcd->Instance, i);
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	681b      	ldr	r3, [r3, #0]
 8005f3e:	461a      	mov	r2, r3
 8005f40:	7ffb      	ldrb	r3, [r7, #31]
 8005f42:	009b      	lsls	r3, r3, #2
 8005f44:	441a      	add	r2, r3
 8005f46:	7ffb      	ldrb	r3, [r7, #31]
 8005f48:	8812      	ldrh	r2, [r2, #0]
 8005f4a:	b292      	uxth	r2, r2
 8005f4c:	005b      	lsls	r3, r3, #1
 8005f4e:	3320      	adds	r3, #32
 8005f50:	443b      	add	r3, r7
 8005f52:	f823 2c18 	strh.w	r2, [r3, #-24]
    for (i = 0U; i < 8U; i++)
 8005f56:	7ffb      	ldrb	r3, [r7, #31]
 8005f58:	3301      	adds	r3, #1
 8005f5a:	77fb      	strb	r3, [r7, #31]
 8005f5c:	7ffb      	ldrb	r3, [r7, #31]
 8005f5e:	2b07      	cmp	r3, #7
 8005f60:	d9eb      	bls.n	8005f3a <HAL_PCD_IRQHandler+0x10c>
    }

    /* FORCE RESET */
    hpcd->Instance->CNTR |= (uint16_t)(USB_CNTR_FRES);
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	681b      	ldr	r3, [r3, #0]
 8005f66:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8005f6a:	b29a      	uxth	r2, r3
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	681b      	ldr	r3, [r3, #0]
 8005f70:	f042 0201 	orr.w	r2, r2, #1
 8005f74:	b292      	uxth	r2, r2
 8005f76:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    /* CLEAR RESET */
    hpcd->Instance->CNTR &= (uint16_t)(~USB_CNTR_FRES);
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	681b      	ldr	r3, [r3, #0]
 8005f7e:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8005f82:	b29a      	uxth	r2, r3
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	681b      	ldr	r3, [r3, #0]
 8005f88:	f022 0201 	bic.w	r2, r2, #1
 8005f8c:	b292      	uxth	r2, r2
 8005f8e:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    /* wait for reset flag in ISTR */
    while ((hpcd->Instance->ISTR & USB_ISTR_RESET) == 0U)
 8005f92:	bf00      	nop
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	681b      	ldr	r3, [r3, #0]
 8005f98:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8005f9c:	b29b      	uxth	r3, r3
 8005f9e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005fa2:	2b00      	cmp	r3, #0
 8005fa4:	d0f6      	beq.n	8005f94 <HAL_PCD_IRQHandler+0x166>
    {
    }

    /* Clear Reset Flag */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	681b      	ldr	r3, [r3, #0]
 8005faa:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8005fae:	b29a      	uxth	r2, r3
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	681b      	ldr	r3, [r3, #0]
 8005fb4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005fb8:	b292      	uxth	r2, r2
 8005fba:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    /* Restore Registre */
    for (i = 0U; i < 8U; i++)
 8005fbe:	2300      	movs	r3, #0
 8005fc0:	77fb      	strb	r3, [r7, #31]
 8005fc2:	e00f      	b.n	8005fe4 <HAL_PCD_IRQHandler+0x1b6>
    {
      PCD_SET_ENDPOINT(hpcd->Instance, i, store_ep[i]);
 8005fc4:	7ffb      	ldrb	r3, [r7, #31]
 8005fc6:	687a      	ldr	r2, [r7, #4]
 8005fc8:	6812      	ldr	r2, [r2, #0]
 8005fca:	4611      	mov	r1, r2
 8005fcc:	7ffa      	ldrb	r2, [r7, #31]
 8005fce:	0092      	lsls	r2, r2, #2
 8005fd0:	440a      	add	r2, r1
 8005fd2:	005b      	lsls	r3, r3, #1
 8005fd4:	3320      	adds	r3, #32
 8005fd6:	443b      	add	r3, r7
 8005fd8:	f833 3c18 	ldrh.w	r3, [r3, #-24]
 8005fdc:	8013      	strh	r3, [r2, #0]
    for (i = 0U; i < 8U; i++)
 8005fde:	7ffb      	ldrb	r3, [r7, #31]
 8005fe0:	3301      	adds	r3, #1
 8005fe2:	77fb      	strb	r3, [r7, #31]
 8005fe4:	7ffb      	ldrb	r3, [r7, #31]
 8005fe6:	2b07      	cmp	r3, #7
 8005fe8:	d9ec      	bls.n	8005fc4 <HAL_PCD_IRQHandler+0x196>
    }

    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	681b      	ldr	r3, [r3, #0]
 8005fee:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8005ff2:	b29a      	uxth	r2, r3
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	681b      	ldr	r3, [r3, #0]
 8005ff8:	f042 0208 	orr.w	r2, r2, #8
 8005ffc:	b292      	uxth	r2, r2
 8005ffe:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	681b      	ldr	r3, [r3, #0]
 8006006:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800600a:	b29a      	uxth	r2, r3
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	681b      	ldr	r3, [r3, #0]
 8006010:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006014:	b292      	uxth	r2, r2
 8006016:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LP_MODE;
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	681b      	ldr	r3, [r3, #0]
 800601e:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8006022:	b29a      	uxth	r2, r3
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	681b      	ldr	r3, [r3, #0]
 8006028:	f042 0204 	orr.w	r2, r2, #4
 800602c:	b292      	uxth	r2, r2
 800602e:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 8006032:	6878      	ldr	r0, [r7, #4]
 8006034:	f00b fd16 	bl	8011a64 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 8006038:	e026      	b.n	8006088 <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_SOF) == USB_ISTR_SOF)
 800603a:	69bb      	ldr	r3, [r7, #24]
 800603c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006040:	2b00      	cmp	r3, #0
 8006042:	d00f      	beq.n	8006064 <HAL_PCD_IRQHandler+0x236>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	681b      	ldr	r3, [r3, #0]
 8006048:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800604c:	b29a      	uxth	r2, r3
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	681b      	ldr	r3, [r3, #0]
 8006052:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8006056:	b292      	uxth	r2, r2
 8006058:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 800605c:	6878      	ldr	r0, [r7, #4]
 800605e:	f00b fcd4 	bl	8011a0a <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 8006062:	e011      	b.n	8006088 <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_ESOF) == USB_ISTR_ESOF)
 8006064:	69bb      	ldr	r3, [r7, #24]
 8006066:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800606a:	2b00      	cmp	r3, #0
 800606c:	d00c      	beq.n	8006088 <HAL_PCD_IRQHandler+0x25a>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	681b      	ldr	r3, [r3, #0]
 8006072:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8006076:	b29a      	uxth	r2, r3
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	681b      	ldr	r3, [r3, #0]
 800607c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006080:	b292      	uxth	r2, r2
 8006082:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    return;
 8006086:	bf00      	nop
  }
}
 8006088:	3720      	adds	r7, #32
 800608a:	46bd      	mov	sp, r7
 800608c:	bd80      	pop	{r7, pc}

0800608e <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 800608e:	b580      	push	{r7, lr}
 8006090:	b082      	sub	sp, #8
 8006092:	af00      	add	r7, sp, #0
 8006094:	6078      	str	r0, [r7, #4]
 8006096:	460b      	mov	r3, r1
 8006098:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 80060a0:	2b01      	cmp	r3, #1
 80060a2:	d101      	bne.n	80060a8 <HAL_PCD_SetAddress+0x1a>
 80060a4:	2302      	movs	r3, #2
 80060a6:	e013      	b.n	80060d0 <HAL_PCD_SetAddress+0x42>
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	2201      	movs	r2, #1
 80060ac:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  hpcd->USB_Address = address;
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	78fa      	ldrb	r2, [r7, #3]
 80060b4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  (void)USB_SetDevAddress(hpcd->Instance, address);
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	681b      	ldr	r3, [r3, #0]
 80060bc:	78fa      	ldrb	r2, [r7, #3]
 80060be:	4611      	mov	r1, r2
 80060c0:	4618      	mov	r0, r3
 80060c2:	f007 fa2d 	bl	800d520 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	2200      	movs	r2, #0
 80060ca:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 80060ce:	2300      	movs	r3, #0
}
 80060d0:	4618      	mov	r0, r3
 80060d2:	3708      	adds	r7, #8
 80060d4:	46bd      	mov	sp, r7
 80060d6:	bd80      	pop	{r7, pc}

080060d8 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 80060d8:	b580      	push	{r7, lr}
 80060da:	b084      	sub	sp, #16
 80060dc:	af00      	add	r7, sp, #0
 80060de:	6078      	str	r0, [r7, #4]
 80060e0:	4608      	mov	r0, r1
 80060e2:	4611      	mov	r1, r2
 80060e4:	461a      	mov	r2, r3
 80060e6:	4603      	mov	r3, r0
 80060e8:	70fb      	strb	r3, [r7, #3]
 80060ea:	460b      	mov	r3, r1
 80060ec:	803b      	strh	r3, [r7, #0]
 80060ee:	4613      	mov	r3, r2
 80060f0:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 80060f2:	2300      	movs	r3, #0
 80060f4:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80060f6:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80060fa:	2b00      	cmp	r3, #0
 80060fc:	da0e      	bge.n	800611c <HAL_PCD_EP_Open+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80060fe:	78fb      	ldrb	r3, [r7, #3]
 8006100:	f003 0307 	and.w	r3, r3, #7
 8006104:	1c5a      	adds	r2, r3, #1
 8006106:	4613      	mov	r3, r2
 8006108:	009b      	lsls	r3, r3, #2
 800610a:	4413      	add	r3, r2
 800610c:	00db      	lsls	r3, r3, #3
 800610e:	687a      	ldr	r2, [r7, #4]
 8006110:	4413      	add	r3, r2
 8006112:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8006114:	68fb      	ldr	r3, [r7, #12]
 8006116:	2201      	movs	r2, #1
 8006118:	705a      	strb	r2, [r3, #1]
 800611a:	e00e      	b.n	800613a <HAL_PCD_EP_Open+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800611c:	78fb      	ldrb	r3, [r7, #3]
 800611e:	f003 0207 	and.w	r2, r3, #7
 8006122:	4613      	mov	r3, r2
 8006124:	009b      	lsls	r3, r3, #2
 8006126:	4413      	add	r3, r2
 8006128:	00db      	lsls	r3, r3, #3
 800612a:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 800612e:	687a      	ldr	r2, [r7, #4]
 8006130:	4413      	add	r3, r2
 8006132:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8006134:	68fb      	ldr	r3, [r7, #12]
 8006136:	2200      	movs	r2, #0
 8006138:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 800613a:	78fb      	ldrb	r3, [r7, #3]
 800613c:	f003 0307 	and.w	r3, r3, #7
 8006140:	b2da      	uxtb	r2, r3
 8006142:	68fb      	ldr	r3, [r7, #12]
 8006144:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8006146:	883a      	ldrh	r2, [r7, #0]
 8006148:	68fb      	ldr	r3, [r7, #12]
 800614a:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 800614c:	68fb      	ldr	r3, [r7, #12]
 800614e:	78ba      	ldrb	r2, [r7, #2]
 8006150:	70da      	strb	r2, [r3, #3]
    ep->tx_fifo_num = ep->num;
  }
#endif /* defined (USB_OTG_FS) */

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8006152:	78bb      	ldrb	r3, [r7, #2]
 8006154:	2b02      	cmp	r3, #2
 8006156:	d102      	bne.n	800615e <HAL_PCD_EP_Open+0x86>
  {
    ep->data_pid_start = 0U;
 8006158:	68fb      	ldr	r3, [r7, #12]
 800615a:	2200      	movs	r2, #0
 800615c:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8006164:	2b01      	cmp	r3, #1
 8006166:	d101      	bne.n	800616c <HAL_PCD_EP_Open+0x94>
 8006168:	2302      	movs	r3, #2
 800616a:	e00e      	b.n	800618a <HAL_PCD_EP_Open+0xb2>
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	2201      	movs	r2, #1
 8006170:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	681b      	ldr	r3, [r3, #0]
 8006178:	68f9      	ldr	r1, [r7, #12]
 800617a:	4618      	mov	r0, r3
 800617c:	f004 ff76 	bl	800b06c <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	2200      	movs	r2, #0
 8006184:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return ret;
 8006188:	7afb      	ldrb	r3, [r7, #11]
}
 800618a:	4618      	mov	r0, r3
 800618c:	3710      	adds	r7, #16
 800618e:	46bd      	mov	sp, r7
 8006190:	bd80      	pop	{r7, pc}

08006192 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8006192:	b580      	push	{r7, lr}
 8006194:	b084      	sub	sp, #16
 8006196:	af00      	add	r7, sp, #0
 8006198:	6078      	str	r0, [r7, #4]
 800619a:	460b      	mov	r3, r1
 800619c:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800619e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80061a2:	2b00      	cmp	r3, #0
 80061a4:	da0e      	bge.n	80061c4 <HAL_PCD_EP_Close+0x32>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80061a6:	78fb      	ldrb	r3, [r7, #3]
 80061a8:	f003 0307 	and.w	r3, r3, #7
 80061ac:	1c5a      	adds	r2, r3, #1
 80061ae:	4613      	mov	r3, r2
 80061b0:	009b      	lsls	r3, r3, #2
 80061b2:	4413      	add	r3, r2
 80061b4:	00db      	lsls	r3, r3, #3
 80061b6:	687a      	ldr	r2, [r7, #4]
 80061b8:	4413      	add	r3, r2
 80061ba:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80061bc:	68fb      	ldr	r3, [r7, #12]
 80061be:	2201      	movs	r2, #1
 80061c0:	705a      	strb	r2, [r3, #1]
 80061c2:	e00e      	b.n	80061e2 <HAL_PCD_EP_Close+0x50>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80061c4:	78fb      	ldrb	r3, [r7, #3]
 80061c6:	f003 0207 	and.w	r2, r3, #7
 80061ca:	4613      	mov	r3, r2
 80061cc:	009b      	lsls	r3, r3, #2
 80061ce:	4413      	add	r3, r2
 80061d0:	00db      	lsls	r3, r3, #3
 80061d2:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 80061d6:	687a      	ldr	r2, [r7, #4]
 80061d8:	4413      	add	r3, r2
 80061da:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80061dc:	68fb      	ldr	r3, [r7, #12]
 80061de:	2200      	movs	r2, #0
 80061e0:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 80061e2:	78fb      	ldrb	r3, [r7, #3]
 80061e4:	f003 0307 	and.w	r3, r3, #7
 80061e8:	b2da      	uxtb	r2, r3
 80061ea:	68fb      	ldr	r3, [r7, #12]
 80061ec:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 80061f4:	2b01      	cmp	r3, #1
 80061f6:	d101      	bne.n	80061fc <HAL_PCD_EP_Close+0x6a>
 80061f8:	2302      	movs	r3, #2
 80061fa:	e00e      	b.n	800621a <HAL_PCD_EP_Close+0x88>
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	2201      	movs	r2, #1
 8006200:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	681b      	ldr	r3, [r3, #0]
 8006208:	68f9      	ldr	r1, [r7, #12]
 800620a:	4618      	mov	r0, r3
 800620c:	f005 faee 	bl	800b7ec <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	2200      	movs	r2, #0
 8006214:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  return HAL_OK;
 8006218:	2300      	movs	r3, #0
}
 800621a:	4618      	mov	r0, r3
 800621c:	3710      	adds	r7, #16
 800621e:	46bd      	mov	sp, r7
 8006220:	bd80      	pop	{r7, pc}

08006222 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8006222:	b580      	push	{r7, lr}
 8006224:	b086      	sub	sp, #24
 8006226:	af00      	add	r7, sp, #0
 8006228:	60f8      	str	r0, [r7, #12]
 800622a:	607a      	str	r2, [r7, #4]
 800622c:	603b      	str	r3, [r7, #0]
 800622e:	460b      	mov	r3, r1
 8006230:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8006232:	7afb      	ldrb	r3, [r7, #11]
 8006234:	f003 0207 	and.w	r2, r3, #7
 8006238:	4613      	mov	r3, r2
 800623a:	009b      	lsls	r3, r3, #2
 800623c:	4413      	add	r3, r2
 800623e:	00db      	lsls	r3, r3, #3
 8006240:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8006244:	68fa      	ldr	r2, [r7, #12]
 8006246:	4413      	add	r3, r2
 8006248:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800624a:	697b      	ldr	r3, [r7, #20]
 800624c:	687a      	ldr	r2, [r7, #4]
 800624e:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8006250:	697b      	ldr	r3, [r7, #20]
 8006252:	683a      	ldr	r2, [r7, #0]
 8006254:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8006256:	697b      	ldr	r3, [r7, #20]
 8006258:	2200      	movs	r2, #0
 800625a:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 800625c:	697b      	ldr	r3, [r7, #20]
 800625e:	2200      	movs	r2, #0
 8006260:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8006262:	7afb      	ldrb	r3, [r7, #11]
 8006264:	f003 0307 	and.w	r3, r3, #7
 8006268:	b2da      	uxtb	r2, r3
 800626a:	697b      	ldr	r3, [r7, #20]
 800626c:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 800626e:	68fb      	ldr	r3, [r7, #12]
 8006270:	681b      	ldr	r3, [r3, #0]
 8006272:	6979      	ldr	r1, [r7, #20]
 8006274:	4618      	mov	r0, r3
 8006276:	f005 fca5 	bl	800bbc4 <USB_EPStartXfer>

  return HAL_OK;
 800627a:	2300      	movs	r3, #0
}
 800627c:	4618      	mov	r0, r3
 800627e:	3718      	adds	r7, #24
 8006280:	46bd      	mov	sp, r7
 8006282:	bd80      	pop	{r7, pc}

08006284 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8006284:	b580      	push	{r7, lr}
 8006286:	b086      	sub	sp, #24
 8006288:	af00      	add	r7, sp, #0
 800628a:	60f8      	str	r0, [r7, #12]
 800628c:	607a      	str	r2, [r7, #4]
 800628e:	603b      	str	r3, [r7, #0]
 8006290:	460b      	mov	r3, r1
 8006292:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8006294:	7afb      	ldrb	r3, [r7, #11]
 8006296:	f003 0307 	and.w	r3, r3, #7
 800629a:	1c5a      	adds	r2, r3, #1
 800629c:	4613      	mov	r3, r2
 800629e:	009b      	lsls	r3, r3, #2
 80062a0:	4413      	add	r3, r2
 80062a2:	00db      	lsls	r3, r3, #3
 80062a4:	68fa      	ldr	r2, [r7, #12]
 80062a6:	4413      	add	r3, r2
 80062a8:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80062aa:	697b      	ldr	r3, [r7, #20]
 80062ac:	687a      	ldr	r2, [r7, #4]
 80062ae:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 80062b0:	697b      	ldr	r3, [r7, #20]
 80062b2:	683a      	ldr	r2, [r7, #0]
 80062b4:	619a      	str	r2, [r3, #24]
#if defined (USB)
  ep->xfer_fill_db = 1U;
 80062b6:	697b      	ldr	r3, [r7, #20]
 80062b8:	2201      	movs	r2, #1
 80062ba:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  ep->xfer_len_db = len;
 80062be:	697b      	ldr	r3, [r7, #20]
 80062c0:	683a      	ldr	r2, [r7, #0]
 80062c2:	621a      	str	r2, [r3, #32]
#endif /* defined (USB) */
  ep->xfer_count = 0U;
 80062c4:	697b      	ldr	r3, [r7, #20]
 80062c6:	2200      	movs	r2, #0
 80062c8:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 80062ca:	697b      	ldr	r3, [r7, #20]
 80062cc:	2201      	movs	r2, #1
 80062ce:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80062d0:	7afb      	ldrb	r3, [r7, #11]
 80062d2:	f003 0307 	and.w	r3, r3, #7
 80062d6:	b2da      	uxtb	r2, r3
 80062d8:	697b      	ldr	r3, [r7, #20]
 80062da:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 80062dc:	68fb      	ldr	r3, [r7, #12]
 80062de:	681b      	ldr	r3, [r3, #0]
 80062e0:	6979      	ldr	r1, [r7, #20]
 80062e2:	4618      	mov	r0, r3
 80062e4:	f005 fc6e 	bl	800bbc4 <USB_EPStartXfer>

  return HAL_OK;
 80062e8:	2300      	movs	r3, #0
}
 80062ea:	4618      	mov	r0, r3
 80062ec:	3718      	adds	r7, #24
 80062ee:	46bd      	mov	sp, r7
 80062f0:	bd80      	pop	{r7, pc}

080062f2 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80062f2:	b580      	push	{r7, lr}
 80062f4:	b084      	sub	sp, #16
 80062f6:	af00      	add	r7, sp, #0
 80062f8:	6078      	str	r0, [r7, #4]
 80062fa:	460b      	mov	r3, r1
 80062fc:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 80062fe:	78fb      	ldrb	r3, [r7, #3]
 8006300:	f003 0207 	and.w	r2, r3, #7
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	685b      	ldr	r3, [r3, #4]
 8006308:	429a      	cmp	r2, r3
 800630a:	d901      	bls.n	8006310 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 800630c:	2301      	movs	r3, #1
 800630e:	e04c      	b.n	80063aa <HAL_PCD_EP_SetStall+0xb8>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8006310:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8006314:	2b00      	cmp	r3, #0
 8006316:	da0e      	bge.n	8006336 <HAL_PCD_EP_SetStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8006318:	78fb      	ldrb	r3, [r7, #3]
 800631a:	f003 0307 	and.w	r3, r3, #7
 800631e:	1c5a      	adds	r2, r3, #1
 8006320:	4613      	mov	r3, r2
 8006322:	009b      	lsls	r3, r3, #2
 8006324:	4413      	add	r3, r2
 8006326:	00db      	lsls	r3, r3, #3
 8006328:	687a      	ldr	r2, [r7, #4]
 800632a:	4413      	add	r3, r2
 800632c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800632e:	68fb      	ldr	r3, [r7, #12]
 8006330:	2201      	movs	r2, #1
 8006332:	705a      	strb	r2, [r3, #1]
 8006334:	e00c      	b.n	8006350 <HAL_PCD_EP_SetStall+0x5e>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8006336:	78fa      	ldrb	r2, [r7, #3]
 8006338:	4613      	mov	r3, r2
 800633a:	009b      	lsls	r3, r3, #2
 800633c:	4413      	add	r3, r2
 800633e:	00db      	lsls	r3, r3, #3
 8006340:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8006344:	687a      	ldr	r2, [r7, #4]
 8006346:	4413      	add	r3, r2
 8006348:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800634a:	68fb      	ldr	r3, [r7, #12]
 800634c:	2200      	movs	r2, #0
 800634e:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8006350:	68fb      	ldr	r3, [r7, #12]
 8006352:	2201      	movs	r2, #1
 8006354:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8006356:	78fb      	ldrb	r3, [r7, #3]
 8006358:	f003 0307 	and.w	r3, r3, #7
 800635c:	b2da      	uxtb	r2, r3
 800635e:	68fb      	ldr	r3, [r7, #12]
 8006360:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8006368:	2b01      	cmp	r3, #1
 800636a:	d101      	bne.n	8006370 <HAL_PCD_EP_SetStall+0x7e>
 800636c:	2302      	movs	r3, #2
 800636e:	e01c      	b.n	80063aa <HAL_PCD_EP_SetStall+0xb8>
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	2201      	movs	r2, #1
 8006374:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	681b      	ldr	r3, [r3, #0]
 800637c:	68f9      	ldr	r1, [r7, #12]
 800637e:	4618      	mov	r0, r3
 8006380:	f006 ffd1 	bl	800d326 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8006384:	78fb      	ldrb	r3, [r7, #3]
 8006386:	f003 0307 	and.w	r3, r3, #7
 800638a:	2b00      	cmp	r3, #0
 800638c:	d108      	bne.n	80063a0 <HAL_PCD_EP_SetStall+0xae>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	681a      	ldr	r2, [r3, #0]
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	f503 732c 	add.w	r3, r3, #688	; 0x2b0
 8006398:	4619      	mov	r1, r3
 800639a:	4610      	mov	r0, r2
 800639c:	f007 f8f6 	bl	800d58c <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	2200      	movs	r2, #0
 80063a4:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 80063a8:	2300      	movs	r3, #0
}
 80063aa:	4618      	mov	r0, r3
 80063ac:	3710      	adds	r7, #16
 80063ae:	46bd      	mov	sp, r7
 80063b0:	bd80      	pop	{r7, pc}

080063b2 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80063b2:	b580      	push	{r7, lr}
 80063b4:	b084      	sub	sp, #16
 80063b6:	af00      	add	r7, sp, #0
 80063b8:	6078      	str	r0, [r7, #4]
 80063ba:	460b      	mov	r3, r1
 80063bc:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 80063be:	78fb      	ldrb	r3, [r7, #3]
 80063c0:	f003 020f 	and.w	r2, r3, #15
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	685b      	ldr	r3, [r3, #4]
 80063c8:	429a      	cmp	r2, r3
 80063ca:	d901      	bls.n	80063d0 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 80063cc:	2301      	movs	r3, #1
 80063ce:	e040      	b.n	8006452 <HAL_PCD_EP_ClrStall+0xa0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80063d0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80063d4:	2b00      	cmp	r3, #0
 80063d6:	da0e      	bge.n	80063f6 <HAL_PCD_EP_ClrStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80063d8:	78fb      	ldrb	r3, [r7, #3]
 80063da:	f003 0307 	and.w	r3, r3, #7
 80063de:	1c5a      	adds	r2, r3, #1
 80063e0:	4613      	mov	r3, r2
 80063e2:	009b      	lsls	r3, r3, #2
 80063e4:	4413      	add	r3, r2
 80063e6:	00db      	lsls	r3, r3, #3
 80063e8:	687a      	ldr	r2, [r7, #4]
 80063ea:	4413      	add	r3, r2
 80063ec:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80063ee:	68fb      	ldr	r3, [r7, #12]
 80063f0:	2201      	movs	r2, #1
 80063f2:	705a      	strb	r2, [r3, #1]
 80063f4:	e00e      	b.n	8006414 <HAL_PCD_EP_ClrStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80063f6:	78fb      	ldrb	r3, [r7, #3]
 80063f8:	f003 0207 	and.w	r2, r3, #7
 80063fc:	4613      	mov	r3, r2
 80063fe:	009b      	lsls	r3, r3, #2
 8006400:	4413      	add	r3, r2
 8006402:	00db      	lsls	r3, r3, #3
 8006404:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8006408:	687a      	ldr	r2, [r7, #4]
 800640a:	4413      	add	r3, r2
 800640c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800640e:	68fb      	ldr	r3, [r7, #12]
 8006410:	2200      	movs	r2, #0
 8006412:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8006414:	68fb      	ldr	r3, [r7, #12]
 8006416:	2200      	movs	r2, #0
 8006418:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800641a:	78fb      	ldrb	r3, [r7, #3]
 800641c:	f003 0307 	and.w	r3, r3, #7
 8006420:	b2da      	uxtb	r2, r3
 8006422:	68fb      	ldr	r3, [r7, #12]
 8006424:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 800642c:	2b01      	cmp	r3, #1
 800642e:	d101      	bne.n	8006434 <HAL_PCD_EP_ClrStall+0x82>
 8006430:	2302      	movs	r3, #2
 8006432:	e00e      	b.n	8006452 <HAL_PCD_EP_ClrStall+0xa0>
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	2201      	movs	r2, #1
 8006438:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  (void)USB_EPClearStall(hpcd->Instance, ep);
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	681b      	ldr	r3, [r3, #0]
 8006440:	68f9      	ldr	r1, [r7, #12]
 8006442:	4618      	mov	r0, r3
 8006444:	f006 ffbf 	bl	800d3c6 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	2200      	movs	r2, #0
 800644c:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 8006450:	2300      	movs	r3, #0
}
 8006452:	4618      	mov	r0, r3
 8006454:	3710      	adds	r7, #16
 8006456:	46bd      	mov	sp, r7
 8006458:	bd80      	pop	{r7, pc}

0800645a <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 800645a:	b580      	push	{r7, lr}
 800645c:	b096      	sub	sp, #88	; 0x58
 800645e:	af00      	add	r7, sp, #0
 8006460:	6078      	str	r0, [r7, #4]
#if (USE_USB_DOUBLE_BUFFER != 1U)
  count = 0U;
#endif /* USE_USB_DOUBLE_BUFFER */

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8006462:	e3bf      	b.n	8006be4 <PCD_EP_ISR_Handler+0x78a>
  {
    wIstr = hpcd->Instance->ISTR;
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	681b      	ldr	r3, [r3, #0]
 8006468:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800646c:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 8006470:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8006474:	b2db      	uxtb	r3, r3
 8006476:	f003 030f 	and.w	r3, r3, #15
 800647a:	f887 304d 	strb.w	r3, [r7, #77]	; 0x4d

    if (epindex == 0U)
 800647e:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 8006482:	2b00      	cmp	r3, #0
 8006484:	f040 8179 	bne.w	800677a <PCD_EP_ISR_Handler+0x320>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 8006488:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 800648c:	f003 0310 	and.w	r3, r3, #16
 8006490:	2b00      	cmp	r3, #0
 8006492:	d152      	bne.n	800653a <PCD_EP_ISR_Handler+0xe0>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	681b      	ldr	r3, [r3, #0]
 8006498:	881b      	ldrh	r3, [r3, #0]
 800649a:	b29b      	uxth	r3, r3
 800649c:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 80064a0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80064a4:	81fb      	strh	r3, [r7, #14]
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	681a      	ldr	r2, [r3, #0]
 80064aa:	89fb      	ldrh	r3, [r7, #14]
 80064ac:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80064b0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80064b4:	b29b      	uxth	r3, r3
 80064b6:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	3328      	adds	r3, #40	; 0x28
 80064bc:	657b      	str	r3, [r7, #84]	; 0x54

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	681b      	ldr	r3, [r3, #0]
 80064c2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80064c6:	b29b      	uxth	r3, r3
 80064c8:	461a      	mov	r2, r3
 80064ca:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80064cc:	781b      	ldrb	r3, [r3, #0]
 80064ce:	00db      	lsls	r3, r3, #3
 80064d0:	4413      	add	r3, r2
 80064d2:	3302      	adds	r3, #2
 80064d4:	005b      	lsls	r3, r3, #1
 80064d6:	687a      	ldr	r2, [r7, #4]
 80064d8:	6812      	ldr	r2, [r2, #0]
 80064da:	4413      	add	r3, r2
 80064dc:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80064e0:	881b      	ldrh	r3, [r3, #0]
 80064e2:	f3c3 0209 	ubfx	r2, r3, #0, #10
 80064e6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80064e8:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 80064ea:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80064ec:	695a      	ldr	r2, [r3, #20]
 80064ee:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80064f0:	69db      	ldr	r3, [r3, #28]
 80064f2:	441a      	add	r2, r3
 80064f4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80064f6:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 80064f8:	2100      	movs	r1, #0
 80064fa:	6878      	ldr	r0, [r7, #4]
 80064fc:	f00b fa6b 	bl	80119d6 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8006506:	b2db      	uxtb	r3, r3
 8006508:	2b00      	cmp	r3, #0
 800650a:	f000 836b 	beq.w	8006be4 <PCD_EP_ISR_Handler+0x78a>
 800650e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006510:	699b      	ldr	r3, [r3, #24]
 8006512:	2b00      	cmp	r3, #0
 8006514:	f040 8366 	bne.w	8006be4 <PCD_EP_ISR_Handler+0x78a>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800651e:	b2db      	uxtb	r3, r3
 8006520:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8006524:	b2da      	uxtb	r2, r3
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	681b      	ldr	r3, [r3, #0]
 800652a:	b292      	uxth	r2, r2
 800652c:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
          hpcd->USB_Address = 0U;
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	2200      	movs	r2, #0
 8006534:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 8006538:	e354      	b.n	8006be4 <PCD_EP_ISR_Handler+0x78a>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8006540:	657b      	str	r3, [r7, #84]	; 0x54
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	681b      	ldr	r3, [r3, #0]
 8006546:	881b      	ldrh	r3, [r3, #0]
 8006548:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a

        if ((wEPVal & USB_EP_SETUP) != 0U)
 800654c:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 8006550:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006554:	2b00      	cmp	r3, #0
 8006556:	d034      	beq.n	80065c2 <PCD_EP_ISR_Handler+0x168>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	681b      	ldr	r3, [r3, #0]
 800655c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006560:	b29b      	uxth	r3, r3
 8006562:	461a      	mov	r2, r3
 8006564:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006566:	781b      	ldrb	r3, [r3, #0]
 8006568:	00db      	lsls	r3, r3, #3
 800656a:	4413      	add	r3, r2
 800656c:	3306      	adds	r3, #6
 800656e:	005b      	lsls	r3, r3, #1
 8006570:	687a      	ldr	r2, [r7, #4]
 8006572:	6812      	ldr	r2, [r2, #0]
 8006574:	4413      	add	r3, r2
 8006576:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800657a:	881b      	ldrh	r3, [r3, #0]
 800657c:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8006580:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006582:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	6818      	ldr	r0, [r3, #0]
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	f503 712c 	add.w	r1, r3, #688	; 0x2b0
 800658e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006590:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 8006592:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006594:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8006596:	b29b      	uxth	r3, r3
 8006598:	f007 f848 	bl	800d62c <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	681b      	ldr	r3, [r3, #0]
 80065a0:	881b      	ldrh	r3, [r3, #0]
 80065a2:	b29a      	uxth	r2, r3
 80065a4:	f640 738f 	movw	r3, #3983	; 0xf8f
 80065a8:	4013      	ands	r3, r2
 80065aa:	823b      	strh	r3, [r7, #16]
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	681b      	ldr	r3, [r3, #0]
 80065b0:	8a3a      	ldrh	r2, [r7, #16]
 80065b2:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80065b6:	b292      	uxth	r2, r2
 80065b8:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 80065ba:	6878      	ldr	r0, [r7, #4]
 80065bc:	f00b f9de 	bl	801197c <HAL_PCD_SetupStageCallback>
 80065c0:	e310      	b.n	8006be4 <PCD_EP_ISR_Handler+0x78a>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 80065c2:	f9b7 304a 	ldrsh.w	r3, [r7, #74]	; 0x4a
 80065c6:	2b00      	cmp	r3, #0
 80065c8:	f280 830c 	bge.w	8006be4 <PCD_EP_ISR_Handler+0x78a>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	681b      	ldr	r3, [r3, #0]
 80065d0:	881b      	ldrh	r3, [r3, #0]
 80065d2:	b29a      	uxth	r2, r3
 80065d4:	f640 738f 	movw	r3, #3983	; 0xf8f
 80065d8:	4013      	ands	r3, r2
 80065da:	83fb      	strh	r3, [r7, #30]
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	681b      	ldr	r3, [r3, #0]
 80065e0:	8bfa      	ldrh	r2, [r7, #30]
 80065e2:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80065e6:	b292      	uxth	r2, r2
 80065e8:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	681b      	ldr	r3, [r3, #0]
 80065ee:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80065f2:	b29b      	uxth	r3, r3
 80065f4:	461a      	mov	r2, r3
 80065f6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80065f8:	781b      	ldrb	r3, [r3, #0]
 80065fa:	00db      	lsls	r3, r3, #3
 80065fc:	4413      	add	r3, r2
 80065fe:	3306      	adds	r3, #6
 8006600:	005b      	lsls	r3, r3, #1
 8006602:	687a      	ldr	r2, [r7, #4]
 8006604:	6812      	ldr	r2, [r2, #0]
 8006606:	4413      	add	r3, r2
 8006608:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800660c:	881b      	ldrh	r3, [r3, #0]
 800660e:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8006612:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006614:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 8006616:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006618:	69db      	ldr	r3, [r3, #28]
 800661a:	2b00      	cmp	r3, #0
 800661c:	d019      	beq.n	8006652 <PCD_EP_ISR_Handler+0x1f8>
 800661e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006620:	695b      	ldr	r3, [r3, #20]
 8006622:	2b00      	cmp	r3, #0
 8006624:	d015      	beq.n	8006652 <PCD_EP_ISR_Handler+0x1f8>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	6818      	ldr	r0, [r3, #0]
 800662a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800662c:	6959      	ldr	r1, [r3, #20]
 800662e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006630:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 8006632:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006634:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8006636:	b29b      	uxth	r3, r3
 8006638:	f006 fff8 	bl	800d62c <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 800663c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800663e:	695a      	ldr	r2, [r3, #20]
 8006640:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006642:	69db      	ldr	r3, [r3, #28]
 8006644:	441a      	add	r2, r3
 8006646:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006648:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 800664a:	2100      	movs	r1, #0
 800664c:	6878      	ldr	r0, [r7, #4]
 800664e:	f00b f9a7 	bl	80119a0 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          wEPVal = (uint16_t)PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	681b      	ldr	r3, [r3, #0]
 8006656:	881b      	ldrh	r3, [r3, #0]
 8006658:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a

          if (((wEPVal & USB_EP_SETUP) == 0U) && ((wEPVal & USB_EP_RX_STRX) != USB_EP_RX_VALID))
 800665c:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 8006660:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006664:	2b00      	cmp	r3, #0
 8006666:	f040 82bd 	bne.w	8006be4 <PCD_EP_ISR_Handler+0x78a>
 800666a:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 800666e:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8006672:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8006676:	f000 82b5 	beq.w	8006be4 <PCD_EP_ISR_Handler+0x78a>
          {
            PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	681b      	ldr	r3, [r3, #0]
 800667e:	61bb      	str	r3, [r7, #24]
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	681b      	ldr	r3, [r3, #0]
 8006684:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006688:	b29b      	uxth	r3, r3
 800668a:	461a      	mov	r2, r3
 800668c:	69bb      	ldr	r3, [r7, #24]
 800668e:	4413      	add	r3, r2
 8006690:	61bb      	str	r3, [r7, #24]
 8006692:	69bb      	ldr	r3, [r7, #24]
 8006694:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8006698:	617b      	str	r3, [r7, #20]
 800669a:	697b      	ldr	r3, [r7, #20]
 800669c:	881b      	ldrh	r3, [r3, #0]
 800669e:	b29b      	uxth	r3, r3
 80066a0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80066a4:	b29a      	uxth	r2, r3
 80066a6:	697b      	ldr	r3, [r7, #20]
 80066a8:	801a      	strh	r2, [r3, #0]
 80066aa:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80066ac:	691b      	ldr	r3, [r3, #16]
 80066ae:	2b3e      	cmp	r3, #62	; 0x3e
 80066b0:	d91d      	bls.n	80066ee <PCD_EP_ISR_Handler+0x294>
 80066b2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80066b4:	691b      	ldr	r3, [r3, #16]
 80066b6:	095b      	lsrs	r3, r3, #5
 80066b8:	647b      	str	r3, [r7, #68]	; 0x44
 80066ba:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80066bc:	691b      	ldr	r3, [r3, #16]
 80066be:	f003 031f 	and.w	r3, r3, #31
 80066c2:	2b00      	cmp	r3, #0
 80066c4:	d102      	bne.n	80066cc <PCD_EP_ISR_Handler+0x272>
 80066c6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80066c8:	3b01      	subs	r3, #1
 80066ca:	647b      	str	r3, [r7, #68]	; 0x44
 80066cc:	697b      	ldr	r3, [r7, #20]
 80066ce:	881b      	ldrh	r3, [r3, #0]
 80066d0:	b29a      	uxth	r2, r3
 80066d2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80066d4:	b29b      	uxth	r3, r3
 80066d6:	029b      	lsls	r3, r3, #10
 80066d8:	b29b      	uxth	r3, r3
 80066da:	4313      	orrs	r3, r2
 80066dc:	b29b      	uxth	r3, r3
 80066de:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80066e2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80066e6:	b29a      	uxth	r2, r3
 80066e8:	697b      	ldr	r3, [r7, #20]
 80066ea:	801a      	strh	r2, [r3, #0]
 80066ec:	e026      	b.n	800673c <PCD_EP_ISR_Handler+0x2e2>
 80066ee:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80066f0:	691b      	ldr	r3, [r3, #16]
 80066f2:	2b00      	cmp	r3, #0
 80066f4:	d10a      	bne.n	800670c <PCD_EP_ISR_Handler+0x2b2>
 80066f6:	697b      	ldr	r3, [r7, #20]
 80066f8:	881b      	ldrh	r3, [r3, #0]
 80066fa:	b29b      	uxth	r3, r3
 80066fc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006700:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006704:	b29a      	uxth	r2, r3
 8006706:	697b      	ldr	r3, [r7, #20]
 8006708:	801a      	strh	r2, [r3, #0]
 800670a:	e017      	b.n	800673c <PCD_EP_ISR_Handler+0x2e2>
 800670c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800670e:	691b      	ldr	r3, [r3, #16]
 8006710:	085b      	lsrs	r3, r3, #1
 8006712:	647b      	str	r3, [r7, #68]	; 0x44
 8006714:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006716:	691b      	ldr	r3, [r3, #16]
 8006718:	f003 0301 	and.w	r3, r3, #1
 800671c:	2b00      	cmp	r3, #0
 800671e:	d002      	beq.n	8006726 <PCD_EP_ISR_Handler+0x2cc>
 8006720:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006722:	3301      	adds	r3, #1
 8006724:	647b      	str	r3, [r7, #68]	; 0x44
 8006726:	697b      	ldr	r3, [r7, #20]
 8006728:	881b      	ldrh	r3, [r3, #0]
 800672a:	b29a      	uxth	r2, r3
 800672c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800672e:	b29b      	uxth	r3, r3
 8006730:	029b      	lsls	r3, r3, #10
 8006732:	b29b      	uxth	r3, r3
 8006734:	4313      	orrs	r3, r2
 8006736:	b29a      	uxth	r2, r3
 8006738:	697b      	ldr	r3, [r7, #20]
 800673a:	801a      	strh	r2, [r3, #0]
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	681b      	ldr	r3, [r3, #0]
 8006740:	881b      	ldrh	r3, [r3, #0]
 8006742:	b29b      	uxth	r3, r3
 8006744:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006748:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800674c:	827b      	strh	r3, [r7, #18]
 800674e:	8a7b      	ldrh	r3, [r7, #18]
 8006750:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8006754:	827b      	strh	r3, [r7, #18]
 8006756:	8a7b      	ldrh	r3, [r7, #18]
 8006758:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 800675c:	827b      	strh	r3, [r7, #18]
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	681a      	ldr	r2, [r3, #0]
 8006762:	8a7b      	ldrh	r3, [r7, #18]
 8006764:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006768:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800676c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006770:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006774:	b29b      	uxth	r3, r3
 8006776:	8013      	strh	r3, [r2, #0]
 8006778:	e234      	b.n	8006be4 <PCD_EP_ISR_Handler+0x78a>
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	681b      	ldr	r3, [r3, #0]
 800677e:	461a      	mov	r2, r3
 8006780:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 8006784:	009b      	lsls	r3, r3, #2
 8006786:	4413      	add	r3, r2
 8006788:	881b      	ldrh	r3, [r3, #0]
 800678a:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a

      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 800678e:	f9b7 304a 	ldrsh.w	r3, [r7, #74]	; 0x4a
 8006792:	2b00      	cmp	r3, #0
 8006794:	f280 80fc 	bge.w	8006990 <PCD_EP_ISR_Handler+0x536>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	681b      	ldr	r3, [r3, #0]
 800679c:	461a      	mov	r2, r3
 800679e:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 80067a2:	009b      	lsls	r3, r3, #2
 80067a4:	4413      	add	r3, r2
 80067a6:	881b      	ldrh	r3, [r3, #0]
 80067a8:	b29a      	uxth	r2, r3
 80067aa:	f640 738f 	movw	r3, #3983	; 0xf8f
 80067ae:	4013      	ands	r3, r2
 80067b0:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	681b      	ldr	r3, [r3, #0]
 80067b8:	461a      	mov	r2, r3
 80067ba:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 80067be:	009b      	lsls	r3, r3, #2
 80067c0:	4413      	add	r3, r2
 80067c2:	f8b7 2048 	ldrh.w	r2, [r7, #72]	; 0x48
 80067c6:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80067ca:	b292      	uxth	r2, r2
 80067cc:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 80067ce:	f897 204d 	ldrb.w	r2, [r7, #77]	; 0x4d
 80067d2:	4613      	mov	r3, r2
 80067d4:	009b      	lsls	r3, r3, #2
 80067d6:	4413      	add	r3, r2
 80067d8:	00db      	lsls	r3, r3, #3
 80067da:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 80067de:	687a      	ldr	r2, [r7, #4]
 80067e0:	4413      	add	r3, r2
 80067e2:	657b      	str	r3, [r7, #84]	; 0x54

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 80067e4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80067e6:	7b1b      	ldrb	r3, [r3, #12]
 80067e8:	2b00      	cmp	r3, #0
 80067ea:	d125      	bne.n	8006838 <PCD_EP_ISR_Handler+0x3de>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	681b      	ldr	r3, [r3, #0]
 80067f0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80067f4:	b29b      	uxth	r3, r3
 80067f6:	461a      	mov	r2, r3
 80067f8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80067fa:	781b      	ldrb	r3, [r3, #0]
 80067fc:	00db      	lsls	r3, r3, #3
 80067fe:	4413      	add	r3, r2
 8006800:	3306      	adds	r3, #6
 8006802:	005b      	lsls	r3, r3, #1
 8006804:	687a      	ldr	r2, [r7, #4]
 8006806:	6812      	ldr	r2, [r2, #0]
 8006808:	4413      	add	r3, r2
 800680a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800680e:	881b      	ldrh	r3, [r3, #0]
 8006810:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006814:	f8a7 3050 	strh.w	r3, [r7, #80]	; 0x50

          if (count != 0U)
 8006818:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 800681c:	2b00      	cmp	r3, #0
 800681e:	f000 8092 	beq.w	8006946 <PCD_EP_ISR_Handler+0x4ec>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	6818      	ldr	r0, [r3, #0]
 8006826:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006828:	6959      	ldr	r1, [r3, #20]
 800682a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800682c:	88da      	ldrh	r2, [r3, #6]
 800682e:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 8006832:	f006 fefb 	bl	800d62c <USB_ReadPMA>
 8006836:	e086      	b.n	8006946 <PCD_EP_ISR_Handler+0x4ec>
        }
#if (USE_USB_DOUBLE_BUFFER == 1U)
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 8006838:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800683a:	78db      	ldrb	r3, [r3, #3]
 800683c:	2b02      	cmp	r3, #2
 800683e:	d10a      	bne.n	8006856 <PCD_EP_ISR_Handler+0x3fc>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 8006840:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 8006844:	461a      	mov	r2, r3
 8006846:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8006848:	6878      	ldr	r0, [r7, #4]
 800684a:	f000 f9d9 	bl	8006c00 <HAL_PCD_EP_DB_Receive>
 800684e:	4603      	mov	r3, r0
 8006850:	f8a7 3050 	strh.w	r3, [r7, #80]	; 0x50
 8006854:	e077      	b.n	8006946 <PCD_EP_ISR_Handler+0x4ec>
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	681b      	ldr	r3, [r3, #0]
 800685a:	461a      	mov	r2, r3
 800685c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800685e:	781b      	ldrb	r3, [r3, #0]
 8006860:	009b      	lsls	r3, r3, #2
 8006862:	4413      	add	r3, r2
 8006864:	881b      	ldrh	r3, [r3, #0]
 8006866:	b29b      	uxth	r3, r3
 8006868:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800686c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006870:	f8a7 3052 	strh.w	r3, [r7, #82]	; 0x52
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	681b      	ldr	r3, [r3, #0]
 8006878:	461a      	mov	r2, r3
 800687a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800687c:	781b      	ldrb	r3, [r3, #0]
 800687e:	009b      	lsls	r3, r3, #2
 8006880:	441a      	add	r2, r3
 8006882:	f8b7 3052 	ldrh.w	r3, [r7, #82]	; 0x52
 8006886:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800688a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800688e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006892:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8006896:	b29b      	uxth	r3, r3
 8006898:	8013      	strh	r3, [r2, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	681b      	ldr	r3, [r3, #0]
 800689e:	461a      	mov	r2, r3
 80068a0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80068a2:	781b      	ldrb	r3, [r3, #0]
 80068a4:	009b      	lsls	r3, r3, #2
 80068a6:	4413      	add	r3, r2
 80068a8:	881b      	ldrh	r3, [r3, #0]
 80068aa:	b29b      	uxth	r3, r3
 80068ac:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80068b0:	2b00      	cmp	r3, #0
 80068b2:	d024      	beq.n	80068fe <PCD_EP_ISR_Handler+0x4a4>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	681b      	ldr	r3, [r3, #0]
 80068b8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80068bc:	b29b      	uxth	r3, r3
 80068be:	461a      	mov	r2, r3
 80068c0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80068c2:	781b      	ldrb	r3, [r3, #0]
 80068c4:	00db      	lsls	r3, r3, #3
 80068c6:	4413      	add	r3, r2
 80068c8:	3302      	adds	r3, #2
 80068ca:	005b      	lsls	r3, r3, #1
 80068cc:	687a      	ldr	r2, [r7, #4]
 80068ce:	6812      	ldr	r2, [r2, #0]
 80068d0:	4413      	add	r3, r2
 80068d2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80068d6:	881b      	ldrh	r3, [r3, #0]
 80068d8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80068dc:	f8a7 3050 	strh.w	r3, [r7, #80]	; 0x50

              if (count != 0U)
 80068e0:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 80068e4:	2b00      	cmp	r3, #0
 80068e6:	d02e      	beq.n	8006946 <PCD_EP_ISR_Handler+0x4ec>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	6818      	ldr	r0, [r3, #0]
 80068ec:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80068ee:	6959      	ldr	r1, [r3, #20]
 80068f0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80068f2:	891a      	ldrh	r2, [r3, #8]
 80068f4:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 80068f8:	f006 fe98 	bl	800d62c <USB_ReadPMA>
 80068fc:	e023      	b.n	8006946 <PCD_EP_ISR_Handler+0x4ec>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	681b      	ldr	r3, [r3, #0]
 8006902:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006906:	b29b      	uxth	r3, r3
 8006908:	461a      	mov	r2, r3
 800690a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800690c:	781b      	ldrb	r3, [r3, #0]
 800690e:	00db      	lsls	r3, r3, #3
 8006910:	4413      	add	r3, r2
 8006912:	3306      	adds	r3, #6
 8006914:	005b      	lsls	r3, r3, #1
 8006916:	687a      	ldr	r2, [r7, #4]
 8006918:	6812      	ldr	r2, [r2, #0]
 800691a:	4413      	add	r3, r2
 800691c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006920:	881b      	ldrh	r3, [r3, #0]
 8006922:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006926:	f8a7 3050 	strh.w	r3, [r7, #80]	; 0x50

              if (count != 0U)
 800692a:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 800692e:	2b00      	cmp	r3, #0
 8006930:	d009      	beq.n	8006946 <PCD_EP_ISR_Handler+0x4ec>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	6818      	ldr	r0, [r3, #0]
 8006936:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006938:	6959      	ldr	r1, [r3, #20]
 800693a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800693c:	895a      	ldrh	r2, [r3, #10]
 800693e:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 8006942:	f006 fe73 	bl	800d62c <USB_ReadPMA>
          }
        }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 8006946:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006948:	69da      	ldr	r2, [r3, #28]
 800694a:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 800694e:	441a      	add	r2, r3
 8006950:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006952:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 8006954:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006956:	695a      	ldr	r2, [r3, #20]
 8006958:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 800695c:	441a      	add	r2, r3
 800695e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006960:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 8006962:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006964:	699b      	ldr	r3, [r3, #24]
 8006966:	2b00      	cmp	r3, #0
 8006968:	d005      	beq.n	8006976 <PCD_EP_ISR_Handler+0x51c>
 800696a:	f8b7 2050 	ldrh.w	r2, [r7, #80]	; 0x50
 800696e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006970:	691b      	ldr	r3, [r3, #16]
 8006972:	429a      	cmp	r2, r3
 8006974:	d206      	bcs.n	8006984 <PCD_EP_ISR_Handler+0x52a>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 8006976:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006978:	781b      	ldrb	r3, [r3, #0]
 800697a:	4619      	mov	r1, r3
 800697c:	6878      	ldr	r0, [r7, #4]
 800697e:	f00b f80f 	bl	80119a0 <HAL_PCD_DataOutStageCallback>
 8006982:	e005      	b.n	8006990 <PCD_EP_ISR_Handler+0x536>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)USB_EPStartXfer(hpcd->Instance, ep);
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	681b      	ldr	r3, [r3, #0]
 8006988:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800698a:	4618      	mov	r0, r3
 800698c:	f005 f91a 	bl	800bbc4 <USB_EPStartXfer>
        }
      }

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 8006990:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 8006994:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006998:	2b00      	cmp	r3, #0
 800699a:	f000 8123 	beq.w	8006be4 <PCD_EP_ISR_Handler+0x78a>
      {
        ep = &hpcd->IN_ep[epindex];
 800699e:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 80069a2:	1c5a      	adds	r2, r3, #1
 80069a4:	4613      	mov	r3, r2
 80069a6:	009b      	lsls	r3, r3, #2
 80069a8:	4413      	add	r3, r2
 80069aa:	00db      	lsls	r3, r3, #3
 80069ac:	687a      	ldr	r2, [r7, #4]
 80069ae:	4413      	add	r3, r2
 80069b0:	657b      	str	r3, [r7, #84]	; 0x54

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	681b      	ldr	r3, [r3, #0]
 80069b6:	461a      	mov	r2, r3
 80069b8:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 80069bc:	009b      	lsls	r3, r3, #2
 80069be:	4413      	add	r3, r2
 80069c0:	881b      	ldrh	r3, [r3, #0]
 80069c2:	b29b      	uxth	r3, r3
 80069c4:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 80069c8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80069cc:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	681b      	ldr	r3, [r3, #0]
 80069d4:	461a      	mov	r2, r3
 80069d6:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 80069da:	009b      	lsls	r3, r3, #2
 80069dc:	441a      	add	r2, r3
 80069de:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 80069e2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80069e6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80069ea:	b29b      	uxth	r3, r3
 80069ec:	8013      	strh	r3, [r2, #0]

        if (ep->type == EP_TYPE_ISOC)
 80069ee:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80069f0:	78db      	ldrb	r3, [r3, #3]
 80069f2:	2b01      	cmp	r3, #1
 80069f4:	f040 80a2 	bne.w	8006b3c <PCD_EP_ISR_Handler+0x6e2>
        {
          ep->xfer_len = 0U;
 80069f8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80069fa:	2200      	movs	r2, #0
 80069fc:	619a      	str	r2, [r3, #24]

#if (USE_USB_DOUBLE_BUFFER == 1U)
          if (ep->doublebuffer != 0U)
 80069fe:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006a00:	7b1b      	ldrb	r3, [r3, #12]
 8006a02:	2b00      	cmp	r3, #0
 8006a04:	f000 8093 	beq.w	8006b2e <PCD_EP_ISR_Handler+0x6d4>
          {
            if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8006a08:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 8006a0c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006a10:	2b00      	cmp	r3, #0
 8006a12:	d046      	beq.n	8006aa2 <PCD_EP_ISR_Handler+0x648>
            {
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8006a14:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006a16:	785b      	ldrb	r3, [r3, #1]
 8006a18:	2b00      	cmp	r3, #0
 8006a1a:	d126      	bne.n	8006a6a <PCD_EP_ISR_Handler+0x610>
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	681b      	ldr	r3, [r3, #0]
 8006a20:	627b      	str	r3, [r7, #36]	; 0x24
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	681b      	ldr	r3, [r3, #0]
 8006a26:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006a2a:	b29b      	uxth	r3, r3
 8006a2c:	461a      	mov	r2, r3
 8006a2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a30:	4413      	add	r3, r2
 8006a32:	627b      	str	r3, [r7, #36]	; 0x24
 8006a34:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006a36:	781b      	ldrb	r3, [r3, #0]
 8006a38:	011a      	lsls	r2, r3, #4
 8006a3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a3c:	4413      	add	r3, r2
 8006a3e:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8006a42:	623b      	str	r3, [r7, #32]
 8006a44:	6a3b      	ldr	r3, [r7, #32]
 8006a46:	881b      	ldrh	r3, [r3, #0]
 8006a48:	b29b      	uxth	r3, r3
 8006a4a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006a4e:	b29a      	uxth	r2, r3
 8006a50:	6a3b      	ldr	r3, [r7, #32]
 8006a52:	801a      	strh	r2, [r3, #0]
 8006a54:	6a3b      	ldr	r3, [r7, #32]
 8006a56:	881b      	ldrh	r3, [r3, #0]
 8006a58:	b29b      	uxth	r3, r3
 8006a5a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006a5e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006a62:	b29a      	uxth	r2, r3
 8006a64:	6a3b      	ldr	r3, [r7, #32]
 8006a66:	801a      	strh	r2, [r3, #0]
 8006a68:	e061      	b.n	8006b2e <PCD_EP_ISR_Handler+0x6d4>
 8006a6a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006a6c:	785b      	ldrb	r3, [r3, #1]
 8006a6e:	2b01      	cmp	r3, #1
 8006a70:	d15d      	bne.n	8006b2e <PCD_EP_ISR_Handler+0x6d4>
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	681b      	ldr	r3, [r3, #0]
 8006a76:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	681b      	ldr	r3, [r3, #0]
 8006a7c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006a80:	b29b      	uxth	r3, r3
 8006a82:	461a      	mov	r2, r3
 8006a84:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006a86:	4413      	add	r3, r2
 8006a88:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006a8a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006a8c:	781b      	ldrb	r3, [r3, #0]
 8006a8e:	011a      	lsls	r2, r3, #4
 8006a90:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006a92:	4413      	add	r3, r2
 8006a94:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8006a98:	62bb      	str	r3, [r7, #40]	; 0x28
 8006a9a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006a9c:	2200      	movs	r2, #0
 8006a9e:	801a      	strh	r2, [r3, #0]
 8006aa0:	e045      	b.n	8006b2e <PCD_EP_ISR_Handler+0x6d4>
            }
            else
            {
              PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	681b      	ldr	r3, [r3, #0]
 8006aa6:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006aa8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006aaa:	785b      	ldrb	r3, [r3, #1]
 8006aac:	2b00      	cmp	r3, #0
 8006aae:	d126      	bne.n	8006afe <PCD_EP_ISR_Handler+0x6a4>
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	681b      	ldr	r3, [r3, #0]
 8006ab4:	637b      	str	r3, [r7, #52]	; 0x34
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	681b      	ldr	r3, [r3, #0]
 8006aba:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006abe:	b29b      	uxth	r3, r3
 8006ac0:	461a      	mov	r2, r3
 8006ac2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006ac4:	4413      	add	r3, r2
 8006ac6:	637b      	str	r3, [r7, #52]	; 0x34
 8006ac8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006aca:	781b      	ldrb	r3, [r3, #0]
 8006acc:	011a      	lsls	r2, r3, #4
 8006ace:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006ad0:	4413      	add	r3, r2
 8006ad2:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8006ad6:	633b      	str	r3, [r7, #48]	; 0x30
 8006ad8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006ada:	881b      	ldrh	r3, [r3, #0]
 8006adc:	b29b      	uxth	r3, r3
 8006ade:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006ae2:	b29a      	uxth	r2, r3
 8006ae4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006ae6:	801a      	strh	r2, [r3, #0]
 8006ae8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006aea:	881b      	ldrh	r3, [r3, #0]
 8006aec:	b29b      	uxth	r3, r3
 8006aee:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006af2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006af6:	b29a      	uxth	r2, r3
 8006af8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006afa:	801a      	strh	r2, [r3, #0]
 8006afc:	e017      	b.n	8006b2e <PCD_EP_ISR_Handler+0x6d4>
 8006afe:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006b00:	785b      	ldrb	r3, [r3, #1]
 8006b02:	2b01      	cmp	r3, #1
 8006b04:	d113      	bne.n	8006b2e <PCD_EP_ISR_Handler+0x6d4>
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	681b      	ldr	r3, [r3, #0]
 8006b0a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006b0e:	b29b      	uxth	r3, r3
 8006b10:	461a      	mov	r2, r3
 8006b12:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006b14:	4413      	add	r3, r2
 8006b16:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006b18:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006b1a:	781b      	ldrb	r3, [r3, #0]
 8006b1c:	011a      	lsls	r2, r3, #4
 8006b1e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006b20:	4413      	add	r3, r2
 8006b22:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8006b26:	63bb      	str	r3, [r7, #56]	; 0x38
 8006b28:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006b2a:	2200      	movs	r2, #0
 8006b2c:	801a      	strh	r2, [r3, #0]

          /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataInStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8006b2e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006b30:	781b      	ldrb	r3, [r3, #0]
 8006b32:	4619      	mov	r1, r3
 8006b34:	6878      	ldr	r0, [r7, #4]
 8006b36:	f00a ff4e 	bl	80119d6 <HAL_PCD_DataInStageCallback>
 8006b3a:	e053      	b.n	8006be4 <PCD_EP_ISR_Handler+0x78a>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          /* Manage Single Buffer Transaction */
          if ((wEPVal & USB_EP_KIND) == 0U)
 8006b3c:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 8006b40:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006b44:	2b00      	cmp	r3, #0
 8006b46:	d146      	bne.n	8006bd6 <PCD_EP_ISR_Handler+0x77c>
          {
            /* multi-packet on the NON control IN endpoint */
            TxPctSize = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	681b      	ldr	r3, [r3, #0]
 8006b4c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006b50:	b29b      	uxth	r3, r3
 8006b52:	461a      	mov	r2, r3
 8006b54:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006b56:	781b      	ldrb	r3, [r3, #0]
 8006b58:	00db      	lsls	r3, r3, #3
 8006b5a:	4413      	add	r3, r2
 8006b5c:	3302      	adds	r3, #2
 8006b5e:	005b      	lsls	r3, r3, #1
 8006b60:	687a      	ldr	r2, [r7, #4]
 8006b62:	6812      	ldr	r2, [r2, #0]
 8006b64:	4413      	add	r3, r2
 8006b66:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006b6a:	881b      	ldrh	r3, [r3, #0]
 8006b6c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006b70:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40

            if (ep->xfer_len > TxPctSize)
 8006b74:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006b76:	699a      	ldr	r2, [r3, #24]
 8006b78:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8006b7c:	429a      	cmp	r2, r3
 8006b7e:	d907      	bls.n	8006b90 <PCD_EP_ISR_Handler+0x736>
            {
              ep->xfer_len -= TxPctSize;
 8006b80:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006b82:	699a      	ldr	r2, [r3, #24]
 8006b84:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8006b88:	1ad2      	subs	r2, r2, r3
 8006b8a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006b8c:	619a      	str	r2, [r3, #24]
 8006b8e:	e002      	b.n	8006b96 <PCD_EP_ISR_Handler+0x73c>
            }
            else
            {
              ep->xfer_len = 0U;
 8006b90:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006b92:	2200      	movs	r2, #0
 8006b94:	619a      	str	r2, [r3, #24]
            }

            /* Zero Length Packet? */
            if (ep->xfer_len == 0U)
 8006b96:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006b98:	699b      	ldr	r3, [r3, #24]
 8006b9a:	2b00      	cmp	r3, #0
 8006b9c:	d106      	bne.n	8006bac <PCD_EP_ISR_Handler+0x752>
            {
              /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->DataInStageCallback(hpcd, ep->num);
#else
              HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8006b9e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006ba0:	781b      	ldrb	r3, [r3, #0]
 8006ba2:	4619      	mov	r1, r3
 8006ba4:	6878      	ldr	r0, [r7, #4]
 8006ba6:	f00a ff16 	bl	80119d6 <HAL_PCD_DataInStageCallback>
 8006baa:	e01b      	b.n	8006be4 <PCD_EP_ISR_Handler+0x78a>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }
            else
            {
              /* Transfer is not yet Done */
              ep->xfer_buff += TxPctSize;
 8006bac:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006bae:	695a      	ldr	r2, [r3, #20]
 8006bb0:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8006bb4:	441a      	add	r2, r3
 8006bb6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006bb8:	615a      	str	r2, [r3, #20]
              ep->xfer_count += TxPctSize;
 8006bba:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006bbc:	69da      	ldr	r2, [r3, #28]
 8006bbe:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8006bc2:	441a      	add	r2, r3
 8006bc4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006bc6:	61da      	str	r2, [r3, #28]
              (void)USB_EPStartXfer(hpcd->Instance, ep);
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	681b      	ldr	r3, [r3, #0]
 8006bcc:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8006bce:	4618      	mov	r0, r3
 8006bd0:	f004 fff8 	bl	800bbc4 <USB_EPStartXfer>
 8006bd4:	e006      	b.n	8006be4 <PCD_EP_ISR_Handler+0x78a>
          }
#if (USE_USB_DOUBLE_BUFFER == 1U)
          /* Double Buffer bulk IN (bulk transfer Len > Ep_Mps) */
          else
          {
            (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 8006bd6:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 8006bda:	461a      	mov	r2, r3
 8006bdc:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8006bde:	6878      	ldr	r0, [r7, #4]
 8006be0:	f000 f91b 	bl	8006e1a <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	681b      	ldr	r3, [r3, #0]
 8006be8:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8006bec:	b29b      	uxth	r3, r3
 8006bee:	b21b      	sxth	r3, r3
 8006bf0:	2b00      	cmp	r3, #0
 8006bf2:	f6ff ac37 	blt.w	8006464 <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }

  return HAL_OK;
 8006bf6:	2300      	movs	r3, #0
}
 8006bf8:	4618      	mov	r0, r3
 8006bfa:	3758      	adds	r7, #88	; 0x58
 8006bfc:	46bd      	mov	sp, r7
 8006bfe:	bd80      	pop	{r7, pc}

08006c00 <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8006c00:	b580      	push	{r7, lr}
 8006c02:	b088      	sub	sp, #32
 8006c04:	af00      	add	r7, sp, #0
 8006c06:	60f8      	str	r0, [r7, #12]
 8006c08:	60b9      	str	r1, [r7, #8]
 8006c0a:	4613      	mov	r3, r2
 8006c0c:	80fb      	strh	r3, [r7, #6]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8006c0e:	88fb      	ldrh	r3, [r7, #6]
 8006c10:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006c14:	2b00      	cmp	r3, #0
 8006c16:	d07e      	beq.n	8006d16 <HAL_PCD_EP_DB_Receive+0x116>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8006c18:	68fb      	ldr	r3, [r7, #12]
 8006c1a:	681b      	ldr	r3, [r3, #0]
 8006c1c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006c20:	b29b      	uxth	r3, r3
 8006c22:	461a      	mov	r2, r3
 8006c24:	68bb      	ldr	r3, [r7, #8]
 8006c26:	781b      	ldrb	r3, [r3, #0]
 8006c28:	00db      	lsls	r3, r3, #3
 8006c2a:	4413      	add	r3, r2
 8006c2c:	3302      	adds	r3, #2
 8006c2e:	005b      	lsls	r3, r3, #1
 8006c30:	68fa      	ldr	r2, [r7, #12]
 8006c32:	6812      	ldr	r2, [r2, #0]
 8006c34:	4413      	add	r3, r2
 8006c36:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006c3a:	881b      	ldrh	r3, [r3, #0]
 8006c3c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006c40:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 8006c42:	68bb      	ldr	r3, [r7, #8]
 8006c44:	699a      	ldr	r2, [r3, #24]
 8006c46:	8b7b      	ldrh	r3, [r7, #26]
 8006c48:	429a      	cmp	r2, r3
 8006c4a:	d306      	bcc.n	8006c5a <HAL_PCD_EP_DB_Receive+0x5a>
    {
      ep->xfer_len -= count;
 8006c4c:	68bb      	ldr	r3, [r7, #8]
 8006c4e:	699a      	ldr	r2, [r3, #24]
 8006c50:	8b7b      	ldrh	r3, [r7, #26]
 8006c52:	1ad2      	subs	r2, r2, r3
 8006c54:	68bb      	ldr	r3, [r7, #8]
 8006c56:	619a      	str	r2, [r3, #24]
 8006c58:	e002      	b.n	8006c60 <HAL_PCD_EP_DB_Receive+0x60>
    }
    else
    {
      ep->xfer_len = 0U;
 8006c5a:	68bb      	ldr	r3, [r7, #8]
 8006c5c:	2200      	movs	r2, #0
 8006c5e:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8006c60:	68bb      	ldr	r3, [r7, #8]
 8006c62:	699b      	ldr	r3, [r3, #24]
 8006c64:	2b00      	cmp	r3, #0
 8006c66:	d123      	bne.n	8006cb0 <HAL_PCD_EP_DB_Receive+0xb0>
    {
      /* set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8006c68:	68fb      	ldr	r3, [r7, #12]
 8006c6a:	681b      	ldr	r3, [r3, #0]
 8006c6c:	461a      	mov	r2, r3
 8006c6e:	68bb      	ldr	r3, [r7, #8]
 8006c70:	781b      	ldrb	r3, [r3, #0]
 8006c72:	009b      	lsls	r3, r3, #2
 8006c74:	4413      	add	r3, r2
 8006c76:	881b      	ldrh	r3, [r3, #0]
 8006c78:	b29b      	uxth	r3, r3
 8006c7a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006c7e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006c82:	833b      	strh	r3, [r7, #24]
 8006c84:	8b3b      	ldrh	r3, [r7, #24]
 8006c86:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8006c8a:	833b      	strh	r3, [r7, #24]
 8006c8c:	68fb      	ldr	r3, [r7, #12]
 8006c8e:	681b      	ldr	r3, [r3, #0]
 8006c90:	461a      	mov	r2, r3
 8006c92:	68bb      	ldr	r3, [r7, #8]
 8006c94:	781b      	ldrb	r3, [r3, #0]
 8006c96:	009b      	lsls	r3, r3, #2
 8006c98:	441a      	add	r2, r3
 8006c9a:	8b3b      	ldrh	r3, [r7, #24]
 8006c9c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006ca0:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006ca4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006ca8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006cac:	b29b      	uxth	r3, r3
 8006cae:	8013      	strh	r3, [r2, #0]
    }

    /* Check if Buffer1 is in blocked state which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8006cb0:	88fb      	ldrh	r3, [r7, #6]
 8006cb2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006cb6:	2b00      	cmp	r3, #0
 8006cb8:	d01f      	beq.n	8006cfa <HAL_PCD_EP_DB_Receive+0xfa>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8006cba:	68fb      	ldr	r3, [r7, #12]
 8006cbc:	681b      	ldr	r3, [r3, #0]
 8006cbe:	461a      	mov	r2, r3
 8006cc0:	68bb      	ldr	r3, [r7, #8]
 8006cc2:	781b      	ldrb	r3, [r3, #0]
 8006cc4:	009b      	lsls	r3, r3, #2
 8006cc6:	4413      	add	r3, r2
 8006cc8:	881b      	ldrh	r3, [r3, #0]
 8006cca:	b29b      	uxth	r3, r3
 8006ccc:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006cd0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006cd4:	82fb      	strh	r3, [r7, #22]
 8006cd6:	68fb      	ldr	r3, [r7, #12]
 8006cd8:	681b      	ldr	r3, [r3, #0]
 8006cda:	461a      	mov	r2, r3
 8006cdc:	68bb      	ldr	r3, [r7, #8]
 8006cde:	781b      	ldrb	r3, [r3, #0]
 8006ce0:	009b      	lsls	r3, r3, #2
 8006ce2:	441a      	add	r2, r3
 8006ce4:	8afb      	ldrh	r3, [r7, #22]
 8006ce6:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006cea:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006cee:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006cf2:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8006cf6:	b29b      	uxth	r3, r3
 8006cf8:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8006cfa:	8b7b      	ldrh	r3, [r7, #26]
 8006cfc:	2b00      	cmp	r3, #0
 8006cfe:	f000 8087 	beq.w	8006e10 <HAL_PCD_EP_DB_Receive+0x210>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8006d02:	68fb      	ldr	r3, [r7, #12]
 8006d04:	6818      	ldr	r0, [r3, #0]
 8006d06:	68bb      	ldr	r3, [r7, #8]
 8006d08:	6959      	ldr	r1, [r3, #20]
 8006d0a:	68bb      	ldr	r3, [r7, #8]
 8006d0c:	891a      	ldrh	r2, [r3, #8]
 8006d0e:	8b7b      	ldrh	r3, [r7, #26]
 8006d10:	f006 fc8c 	bl	800d62c <USB_ReadPMA>
 8006d14:	e07c      	b.n	8006e10 <HAL_PCD_EP_DB_Receive+0x210>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8006d16:	68fb      	ldr	r3, [r7, #12]
 8006d18:	681b      	ldr	r3, [r3, #0]
 8006d1a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006d1e:	b29b      	uxth	r3, r3
 8006d20:	461a      	mov	r2, r3
 8006d22:	68bb      	ldr	r3, [r7, #8]
 8006d24:	781b      	ldrb	r3, [r3, #0]
 8006d26:	00db      	lsls	r3, r3, #3
 8006d28:	4413      	add	r3, r2
 8006d2a:	3306      	adds	r3, #6
 8006d2c:	005b      	lsls	r3, r3, #1
 8006d2e:	68fa      	ldr	r2, [r7, #12]
 8006d30:	6812      	ldr	r2, [r2, #0]
 8006d32:	4413      	add	r3, r2
 8006d34:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006d38:	881b      	ldrh	r3, [r3, #0]
 8006d3a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006d3e:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 8006d40:	68bb      	ldr	r3, [r7, #8]
 8006d42:	699a      	ldr	r2, [r3, #24]
 8006d44:	8b7b      	ldrh	r3, [r7, #26]
 8006d46:	429a      	cmp	r2, r3
 8006d48:	d306      	bcc.n	8006d58 <HAL_PCD_EP_DB_Receive+0x158>
    {
      ep->xfer_len -= count;
 8006d4a:	68bb      	ldr	r3, [r7, #8]
 8006d4c:	699a      	ldr	r2, [r3, #24]
 8006d4e:	8b7b      	ldrh	r3, [r7, #26]
 8006d50:	1ad2      	subs	r2, r2, r3
 8006d52:	68bb      	ldr	r3, [r7, #8]
 8006d54:	619a      	str	r2, [r3, #24]
 8006d56:	e002      	b.n	8006d5e <HAL_PCD_EP_DB_Receive+0x15e>
    }
    else
    {
      ep->xfer_len = 0U;
 8006d58:	68bb      	ldr	r3, [r7, #8]
 8006d5a:	2200      	movs	r2, #0
 8006d5c:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8006d5e:	68bb      	ldr	r3, [r7, #8]
 8006d60:	699b      	ldr	r3, [r3, #24]
 8006d62:	2b00      	cmp	r3, #0
 8006d64:	d123      	bne.n	8006dae <HAL_PCD_EP_DB_Receive+0x1ae>
    {
      /* set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8006d66:	68fb      	ldr	r3, [r7, #12]
 8006d68:	681b      	ldr	r3, [r3, #0]
 8006d6a:	461a      	mov	r2, r3
 8006d6c:	68bb      	ldr	r3, [r7, #8]
 8006d6e:	781b      	ldrb	r3, [r3, #0]
 8006d70:	009b      	lsls	r3, r3, #2
 8006d72:	4413      	add	r3, r2
 8006d74:	881b      	ldrh	r3, [r3, #0]
 8006d76:	b29b      	uxth	r3, r3
 8006d78:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006d7c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006d80:	83fb      	strh	r3, [r7, #30]
 8006d82:	8bfb      	ldrh	r3, [r7, #30]
 8006d84:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8006d88:	83fb      	strh	r3, [r7, #30]
 8006d8a:	68fb      	ldr	r3, [r7, #12]
 8006d8c:	681b      	ldr	r3, [r3, #0]
 8006d8e:	461a      	mov	r2, r3
 8006d90:	68bb      	ldr	r3, [r7, #8]
 8006d92:	781b      	ldrb	r3, [r3, #0]
 8006d94:	009b      	lsls	r3, r3, #2
 8006d96:	441a      	add	r2, r3
 8006d98:	8bfb      	ldrh	r3, [r7, #30]
 8006d9a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006d9e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006da2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006da6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006daa:	b29b      	uxth	r3, r3
 8006dac:	8013      	strh	r3, [r2, #0]
    }

    /*Need to FreeUser Buffer*/
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 8006dae:	88fb      	ldrh	r3, [r7, #6]
 8006db0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006db4:	2b00      	cmp	r3, #0
 8006db6:	d11f      	bne.n	8006df8 <HAL_PCD_EP_DB_Receive+0x1f8>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8006db8:	68fb      	ldr	r3, [r7, #12]
 8006dba:	681b      	ldr	r3, [r3, #0]
 8006dbc:	461a      	mov	r2, r3
 8006dbe:	68bb      	ldr	r3, [r7, #8]
 8006dc0:	781b      	ldrb	r3, [r3, #0]
 8006dc2:	009b      	lsls	r3, r3, #2
 8006dc4:	4413      	add	r3, r2
 8006dc6:	881b      	ldrh	r3, [r3, #0]
 8006dc8:	b29b      	uxth	r3, r3
 8006dca:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006dce:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006dd2:	83bb      	strh	r3, [r7, #28]
 8006dd4:	68fb      	ldr	r3, [r7, #12]
 8006dd6:	681b      	ldr	r3, [r3, #0]
 8006dd8:	461a      	mov	r2, r3
 8006dda:	68bb      	ldr	r3, [r7, #8]
 8006ddc:	781b      	ldrb	r3, [r3, #0]
 8006dde:	009b      	lsls	r3, r3, #2
 8006de0:	441a      	add	r2, r3
 8006de2:	8bbb      	ldrh	r3, [r7, #28]
 8006de4:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006de8:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006dec:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006df0:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8006df4:	b29b      	uxth	r3, r3
 8006df6:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8006df8:	8b7b      	ldrh	r3, [r7, #26]
 8006dfa:	2b00      	cmp	r3, #0
 8006dfc:	d008      	beq.n	8006e10 <HAL_PCD_EP_DB_Receive+0x210>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8006dfe:	68fb      	ldr	r3, [r7, #12]
 8006e00:	6818      	ldr	r0, [r3, #0]
 8006e02:	68bb      	ldr	r3, [r7, #8]
 8006e04:	6959      	ldr	r1, [r3, #20]
 8006e06:	68bb      	ldr	r3, [r7, #8]
 8006e08:	895a      	ldrh	r2, [r3, #10]
 8006e0a:	8b7b      	ldrh	r3, [r7, #26]
 8006e0c:	f006 fc0e 	bl	800d62c <USB_ReadPMA>
    }
  }

  return count;
 8006e10:	8b7b      	ldrh	r3, [r7, #26]
}
 8006e12:	4618      	mov	r0, r3
 8006e14:	3720      	adds	r7, #32
 8006e16:	46bd      	mov	sp, r7
 8006e18:	bd80      	pop	{r7, pc}

08006e1a <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8006e1a:	b580      	push	{r7, lr}
 8006e1c:	b0a4      	sub	sp, #144	; 0x90
 8006e1e:	af00      	add	r7, sp, #0
 8006e20:	60f8      	str	r0, [r7, #12]
 8006e22:	60b9      	str	r1, [r7, #8]
 8006e24:	4613      	mov	r3, r2
 8006e26:	80fb      	strh	r3, [r7, #6]
  uint32_t len;
  uint16_t TxPctSize;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8006e28:	88fb      	ldrh	r3, [r7, #6]
 8006e2a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006e2e:	2b00      	cmp	r3, #0
 8006e30:	f000 81dd 	beq.w	80071ee <HAL_PCD_EP_DB_Transmit+0x3d4>
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8006e34:	68fb      	ldr	r3, [r7, #12]
 8006e36:	681b      	ldr	r3, [r3, #0]
 8006e38:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006e3c:	b29b      	uxth	r3, r3
 8006e3e:	461a      	mov	r2, r3
 8006e40:	68bb      	ldr	r3, [r7, #8]
 8006e42:	781b      	ldrb	r3, [r3, #0]
 8006e44:	00db      	lsls	r3, r3, #3
 8006e46:	4413      	add	r3, r2
 8006e48:	3302      	adds	r3, #2
 8006e4a:	005b      	lsls	r3, r3, #1
 8006e4c:	68fa      	ldr	r2, [r7, #12]
 8006e4e:	6812      	ldr	r2, [r2, #0]
 8006e50:	4413      	add	r3, r2
 8006e52:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006e56:	881b      	ldrh	r3, [r3, #0]
 8006e58:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006e5c:	f8a7 3086 	strh.w	r3, [r7, #134]	; 0x86

    if (ep->xfer_len > TxPctSize)
 8006e60:	68bb      	ldr	r3, [r7, #8]
 8006e62:	699a      	ldr	r2, [r3, #24]
 8006e64:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 8006e68:	429a      	cmp	r2, r3
 8006e6a:	d907      	bls.n	8006e7c <HAL_PCD_EP_DB_Transmit+0x62>
    {
      ep->xfer_len -= TxPctSize;
 8006e6c:	68bb      	ldr	r3, [r7, #8]
 8006e6e:	699a      	ldr	r2, [r3, #24]
 8006e70:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 8006e74:	1ad2      	subs	r2, r2, r3
 8006e76:	68bb      	ldr	r3, [r7, #8]
 8006e78:	619a      	str	r2, [r3, #24]
 8006e7a:	e002      	b.n	8006e82 <HAL_PCD_EP_DB_Transmit+0x68>
    }
    else
    {
      ep->xfer_len = 0U;
 8006e7c:	68bb      	ldr	r3, [r7, #8]
 8006e7e:	2200      	movs	r2, #0
 8006e80:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8006e82:	68bb      	ldr	r3, [r7, #8]
 8006e84:	699b      	ldr	r3, [r3, #24]
 8006e86:	2b00      	cmp	r3, #0
 8006e88:	f040 80b9 	bne.w	8006ffe <HAL_PCD_EP_DB_Transmit+0x1e4>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8006e8c:	68bb      	ldr	r3, [r7, #8]
 8006e8e:	785b      	ldrb	r3, [r3, #1]
 8006e90:	2b00      	cmp	r3, #0
 8006e92:	d126      	bne.n	8006ee2 <HAL_PCD_EP_DB_Transmit+0xc8>
 8006e94:	68fb      	ldr	r3, [r7, #12]
 8006e96:	681b      	ldr	r3, [r3, #0]
 8006e98:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006e9a:	68fb      	ldr	r3, [r7, #12]
 8006e9c:	681b      	ldr	r3, [r3, #0]
 8006e9e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006ea2:	b29b      	uxth	r3, r3
 8006ea4:	461a      	mov	r2, r3
 8006ea6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006ea8:	4413      	add	r3, r2
 8006eaa:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006eac:	68bb      	ldr	r3, [r7, #8]
 8006eae:	781b      	ldrb	r3, [r3, #0]
 8006eb0:	011a      	lsls	r2, r3, #4
 8006eb2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006eb4:	4413      	add	r3, r2
 8006eb6:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8006eba:	62bb      	str	r3, [r7, #40]	; 0x28
 8006ebc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006ebe:	881b      	ldrh	r3, [r3, #0]
 8006ec0:	b29b      	uxth	r3, r3
 8006ec2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006ec6:	b29a      	uxth	r2, r3
 8006ec8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006eca:	801a      	strh	r2, [r3, #0]
 8006ecc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006ece:	881b      	ldrh	r3, [r3, #0]
 8006ed0:	b29b      	uxth	r3, r3
 8006ed2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006ed6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006eda:	b29a      	uxth	r2, r3
 8006edc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006ede:	801a      	strh	r2, [r3, #0]
 8006ee0:	e01a      	b.n	8006f18 <HAL_PCD_EP_DB_Transmit+0xfe>
 8006ee2:	68bb      	ldr	r3, [r7, #8]
 8006ee4:	785b      	ldrb	r3, [r3, #1]
 8006ee6:	2b01      	cmp	r3, #1
 8006ee8:	d116      	bne.n	8006f18 <HAL_PCD_EP_DB_Transmit+0xfe>
 8006eea:	68fb      	ldr	r3, [r7, #12]
 8006eec:	681b      	ldr	r3, [r3, #0]
 8006eee:	637b      	str	r3, [r7, #52]	; 0x34
 8006ef0:	68fb      	ldr	r3, [r7, #12]
 8006ef2:	681b      	ldr	r3, [r3, #0]
 8006ef4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006ef8:	b29b      	uxth	r3, r3
 8006efa:	461a      	mov	r2, r3
 8006efc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006efe:	4413      	add	r3, r2
 8006f00:	637b      	str	r3, [r7, #52]	; 0x34
 8006f02:	68bb      	ldr	r3, [r7, #8]
 8006f04:	781b      	ldrb	r3, [r3, #0]
 8006f06:	011a      	lsls	r2, r3, #4
 8006f08:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006f0a:	4413      	add	r3, r2
 8006f0c:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8006f10:	633b      	str	r3, [r7, #48]	; 0x30
 8006f12:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006f14:	2200      	movs	r2, #0
 8006f16:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8006f18:	68fb      	ldr	r3, [r7, #12]
 8006f1a:	681b      	ldr	r3, [r3, #0]
 8006f1c:	627b      	str	r3, [r7, #36]	; 0x24
 8006f1e:	68bb      	ldr	r3, [r7, #8]
 8006f20:	785b      	ldrb	r3, [r3, #1]
 8006f22:	2b00      	cmp	r3, #0
 8006f24:	d126      	bne.n	8006f74 <HAL_PCD_EP_DB_Transmit+0x15a>
 8006f26:	68fb      	ldr	r3, [r7, #12]
 8006f28:	681b      	ldr	r3, [r3, #0]
 8006f2a:	61fb      	str	r3, [r7, #28]
 8006f2c:	68fb      	ldr	r3, [r7, #12]
 8006f2e:	681b      	ldr	r3, [r3, #0]
 8006f30:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006f34:	b29b      	uxth	r3, r3
 8006f36:	461a      	mov	r2, r3
 8006f38:	69fb      	ldr	r3, [r7, #28]
 8006f3a:	4413      	add	r3, r2
 8006f3c:	61fb      	str	r3, [r7, #28]
 8006f3e:	68bb      	ldr	r3, [r7, #8]
 8006f40:	781b      	ldrb	r3, [r3, #0]
 8006f42:	011a      	lsls	r2, r3, #4
 8006f44:	69fb      	ldr	r3, [r7, #28]
 8006f46:	4413      	add	r3, r2
 8006f48:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8006f4c:	61bb      	str	r3, [r7, #24]
 8006f4e:	69bb      	ldr	r3, [r7, #24]
 8006f50:	881b      	ldrh	r3, [r3, #0]
 8006f52:	b29b      	uxth	r3, r3
 8006f54:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006f58:	b29a      	uxth	r2, r3
 8006f5a:	69bb      	ldr	r3, [r7, #24]
 8006f5c:	801a      	strh	r2, [r3, #0]
 8006f5e:	69bb      	ldr	r3, [r7, #24]
 8006f60:	881b      	ldrh	r3, [r3, #0]
 8006f62:	b29b      	uxth	r3, r3
 8006f64:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006f68:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006f6c:	b29a      	uxth	r2, r3
 8006f6e:	69bb      	ldr	r3, [r7, #24]
 8006f70:	801a      	strh	r2, [r3, #0]
 8006f72:	e017      	b.n	8006fa4 <HAL_PCD_EP_DB_Transmit+0x18a>
 8006f74:	68bb      	ldr	r3, [r7, #8]
 8006f76:	785b      	ldrb	r3, [r3, #1]
 8006f78:	2b01      	cmp	r3, #1
 8006f7a:	d113      	bne.n	8006fa4 <HAL_PCD_EP_DB_Transmit+0x18a>
 8006f7c:	68fb      	ldr	r3, [r7, #12]
 8006f7e:	681b      	ldr	r3, [r3, #0]
 8006f80:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006f84:	b29b      	uxth	r3, r3
 8006f86:	461a      	mov	r2, r3
 8006f88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006f8a:	4413      	add	r3, r2
 8006f8c:	627b      	str	r3, [r7, #36]	; 0x24
 8006f8e:	68bb      	ldr	r3, [r7, #8]
 8006f90:	781b      	ldrb	r3, [r3, #0]
 8006f92:	011a      	lsls	r2, r3, #4
 8006f94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006f96:	4413      	add	r3, r2
 8006f98:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8006f9c:	623b      	str	r3, [r7, #32]
 8006f9e:	6a3b      	ldr	r3, [r7, #32]
 8006fa0:	2200      	movs	r2, #0
 8006fa2:	801a      	strh	r2, [r3, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8006fa4:	68bb      	ldr	r3, [r7, #8]
 8006fa6:	781b      	ldrb	r3, [r3, #0]
 8006fa8:	4619      	mov	r1, r3
 8006faa:	68f8      	ldr	r0, [r7, #12]
 8006fac:	f00a fd13 	bl	80119d6 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8006fb0:	88fb      	ldrh	r3, [r7, #6]
 8006fb2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006fb6:	2b00      	cmp	r3, #0
 8006fb8:	f000 82fc 	beq.w	80075b4 <HAL_PCD_EP_DB_Transmit+0x79a>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8006fbc:	68fb      	ldr	r3, [r7, #12]
 8006fbe:	681b      	ldr	r3, [r3, #0]
 8006fc0:	461a      	mov	r2, r3
 8006fc2:	68bb      	ldr	r3, [r7, #8]
 8006fc4:	781b      	ldrb	r3, [r3, #0]
 8006fc6:	009b      	lsls	r3, r3, #2
 8006fc8:	4413      	add	r3, r2
 8006fca:	881b      	ldrh	r3, [r3, #0]
 8006fcc:	b29b      	uxth	r3, r3
 8006fce:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006fd2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006fd6:	82fb      	strh	r3, [r7, #22]
 8006fd8:	68fb      	ldr	r3, [r7, #12]
 8006fda:	681b      	ldr	r3, [r3, #0]
 8006fdc:	461a      	mov	r2, r3
 8006fde:	68bb      	ldr	r3, [r7, #8]
 8006fe0:	781b      	ldrb	r3, [r3, #0]
 8006fe2:	009b      	lsls	r3, r3, #2
 8006fe4:	441a      	add	r2, r3
 8006fe6:	8afb      	ldrh	r3, [r7, #22]
 8006fe8:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006fec:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006ff0:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8006ff4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006ff8:	b29b      	uxth	r3, r3
 8006ffa:	8013      	strh	r3, [r2, #0]
 8006ffc:	e2da      	b.n	80075b4 <HAL_PCD_EP_DB_Transmit+0x79a>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8006ffe:	88fb      	ldrh	r3, [r7, #6]
 8007000:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007004:	2b00      	cmp	r3, #0
 8007006:	d021      	beq.n	800704c <HAL_PCD_EP_DB_Transmit+0x232>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8007008:	68fb      	ldr	r3, [r7, #12]
 800700a:	681b      	ldr	r3, [r3, #0]
 800700c:	461a      	mov	r2, r3
 800700e:	68bb      	ldr	r3, [r7, #8]
 8007010:	781b      	ldrb	r3, [r3, #0]
 8007012:	009b      	lsls	r3, r3, #2
 8007014:	4413      	add	r3, r2
 8007016:	881b      	ldrh	r3, [r3, #0]
 8007018:	b29b      	uxth	r3, r3
 800701a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800701e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007022:	f8a7 308a 	strh.w	r3, [r7, #138]	; 0x8a
 8007026:	68fb      	ldr	r3, [r7, #12]
 8007028:	681b      	ldr	r3, [r3, #0]
 800702a:	461a      	mov	r2, r3
 800702c:	68bb      	ldr	r3, [r7, #8]
 800702e:	781b      	ldrb	r3, [r3, #0]
 8007030:	009b      	lsls	r3, r3, #2
 8007032:	441a      	add	r2, r3
 8007034:	f8b7 308a 	ldrh.w	r3, [r7, #138]	; 0x8a
 8007038:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800703c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007040:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8007044:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007048:	b29b      	uxth	r3, r3
 800704a:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 800704c:	68bb      	ldr	r3, [r7, #8]
 800704e:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8007052:	2b01      	cmp	r3, #1
 8007054:	f040 82ae 	bne.w	80075b4 <HAL_PCD_EP_DB_Transmit+0x79a>
      {
        ep->xfer_buff += TxPctSize;
 8007058:	68bb      	ldr	r3, [r7, #8]
 800705a:	695a      	ldr	r2, [r3, #20]
 800705c:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 8007060:	441a      	add	r2, r3
 8007062:	68bb      	ldr	r3, [r7, #8]
 8007064:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 8007066:	68bb      	ldr	r3, [r7, #8]
 8007068:	69da      	ldr	r2, [r3, #28]
 800706a:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 800706e:	441a      	add	r2, r3
 8007070:	68bb      	ldr	r3, [r7, #8]
 8007072:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8007074:	68bb      	ldr	r3, [r7, #8]
 8007076:	6a1a      	ldr	r2, [r3, #32]
 8007078:	68bb      	ldr	r3, [r7, #8]
 800707a:	691b      	ldr	r3, [r3, #16]
 800707c:	429a      	cmp	r2, r3
 800707e:	d30b      	bcc.n	8007098 <HAL_PCD_EP_DB_Transmit+0x27e>
        {
          len = ep->maxpacket;
 8007080:	68bb      	ldr	r3, [r7, #8]
 8007082:	691b      	ldr	r3, [r3, #16]
 8007084:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
          ep->xfer_len_db -= len;
 8007088:	68bb      	ldr	r3, [r7, #8]
 800708a:	6a1a      	ldr	r2, [r3, #32]
 800708c:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8007090:	1ad2      	subs	r2, r2, r3
 8007092:	68bb      	ldr	r3, [r7, #8]
 8007094:	621a      	str	r2, [r3, #32]
 8007096:	e017      	b.n	80070c8 <HAL_PCD_EP_DB_Transmit+0x2ae>
        }
        else if (ep->xfer_len_db == 0U)
 8007098:	68bb      	ldr	r3, [r7, #8]
 800709a:	6a1b      	ldr	r3, [r3, #32]
 800709c:	2b00      	cmp	r3, #0
 800709e:	d108      	bne.n	80070b2 <HAL_PCD_EP_DB_Transmit+0x298>
        {
          len = TxPctSize;
 80070a0:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 80070a4:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
          ep->xfer_fill_db = 0U;
 80070a8:	68bb      	ldr	r3, [r7, #8]
 80070aa:	2200      	movs	r2, #0
 80070ac:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 80070b0:	e00a      	b.n	80070c8 <HAL_PCD_EP_DB_Transmit+0x2ae>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 80070b2:	68bb      	ldr	r3, [r7, #8]
 80070b4:	2200      	movs	r2, #0
 80070b6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
          len = ep->xfer_len_db;
 80070ba:	68bb      	ldr	r3, [r7, #8]
 80070bc:	6a1b      	ldr	r3, [r3, #32]
 80070be:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
          ep->xfer_len_db = 0U;
 80070c2:	68bb      	ldr	r3, [r7, #8]
 80070c4:	2200      	movs	r2, #0
 80070c6:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 80070c8:	68bb      	ldr	r3, [r7, #8]
 80070ca:	785b      	ldrb	r3, [r3, #1]
 80070cc:	2b00      	cmp	r3, #0
 80070ce:	d165      	bne.n	800719c <HAL_PCD_EP_DB_Transmit+0x382>
 80070d0:	68fb      	ldr	r3, [r7, #12]
 80070d2:	681b      	ldr	r3, [r3, #0]
 80070d4:	63fb      	str	r3, [r7, #60]	; 0x3c
 80070d6:	68fb      	ldr	r3, [r7, #12]
 80070d8:	681b      	ldr	r3, [r3, #0]
 80070da:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80070de:	b29b      	uxth	r3, r3
 80070e0:	461a      	mov	r2, r3
 80070e2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80070e4:	4413      	add	r3, r2
 80070e6:	63fb      	str	r3, [r7, #60]	; 0x3c
 80070e8:	68bb      	ldr	r3, [r7, #8]
 80070ea:	781b      	ldrb	r3, [r3, #0]
 80070ec:	011a      	lsls	r2, r3, #4
 80070ee:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80070f0:	4413      	add	r3, r2
 80070f2:	f203 4304 	addw	r3, r3, #1028	; 0x404
 80070f6:	63bb      	str	r3, [r7, #56]	; 0x38
 80070f8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80070fa:	881b      	ldrh	r3, [r3, #0]
 80070fc:	b29b      	uxth	r3, r3
 80070fe:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007102:	b29a      	uxth	r2, r3
 8007104:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007106:	801a      	strh	r2, [r3, #0]
 8007108:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800710c:	2b3e      	cmp	r3, #62	; 0x3e
 800710e:	d91d      	bls.n	800714c <HAL_PCD_EP_DB_Transmit+0x332>
 8007110:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8007114:	095b      	lsrs	r3, r3, #5
 8007116:	64bb      	str	r3, [r7, #72]	; 0x48
 8007118:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800711c:	f003 031f 	and.w	r3, r3, #31
 8007120:	2b00      	cmp	r3, #0
 8007122:	d102      	bne.n	800712a <HAL_PCD_EP_DB_Transmit+0x310>
 8007124:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007126:	3b01      	subs	r3, #1
 8007128:	64bb      	str	r3, [r7, #72]	; 0x48
 800712a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800712c:	881b      	ldrh	r3, [r3, #0]
 800712e:	b29a      	uxth	r2, r3
 8007130:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007132:	b29b      	uxth	r3, r3
 8007134:	029b      	lsls	r3, r3, #10
 8007136:	b29b      	uxth	r3, r3
 8007138:	4313      	orrs	r3, r2
 800713a:	b29b      	uxth	r3, r3
 800713c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007140:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007144:	b29a      	uxth	r2, r3
 8007146:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007148:	801a      	strh	r2, [r3, #0]
 800714a:	e044      	b.n	80071d6 <HAL_PCD_EP_DB_Transmit+0x3bc>
 800714c:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8007150:	2b00      	cmp	r3, #0
 8007152:	d10a      	bne.n	800716a <HAL_PCD_EP_DB_Transmit+0x350>
 8007154:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007156:	881b      	ldrh	r3, [r3, #0]
 8007158:	b29b      	uxth	r3, r3
 800715a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800715e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007162:	b29a      	uxth	r2, r3
 8007164:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007166:	801a      	strh	r2, [r3, #0]
 8007168:	e035      	b.n	80071d6 <HAL_PCD_EP_DB_Transmit+0x3bc>
 800716a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800716e:	085b      	lsrs	r3, r3, #1
 8007170:	64bb      	str	r3, [r7, #72]	; 0x48
 8007172:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8007176:	f003 0301 	and.w	r3, r3, #1
 800717a:	2b00      	cmp	r3, #0
 800717c:	d002      	beq.n	8007184 <HAL_PCD_EP_DB_Transmit+0x36a>
 800717e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007180:	3301      	adds	r3, #1
 8007182:	64bb      	str	r3, [r7, #72]	; 0x48
 8007184:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007186:	881b      	ldrh	r3, [r3, #0]
 8007188:	b29a      	uxth	r2, r3
 800718a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800718c:	b29b      	uxth	r3, r3
 800718e:	029b      	lsls	r3, r3, #10
 8007190:	b29b      	uxth	r3, r3
 8007192:	4313      	orrs	r3, r2
 8007194:	b29a      	uxth	r2, r3
 8007196:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007198:	801a      	strh	r2, [r3, #0]
 800719a:	e01c      	b.n	80071d6 <HAL_PCD_EP_DB_Transmit+0x3bc>
 800719c:	68bb      	ldr	r3, [r7, #8]
 800719e:	785b      	ldrb	r3, [r3, #1]
 80071a0:	2b01      	cmp	r3, #1
 80071a2:	d118      	bne.n	80071d6 <HAL_PCD_EP_DB_Transmit+0x3bc>
 80071a4:	68fb      	ldr	r3, [r7, #12]
 80071a6:	681b      	ldr	r3, [r3, #0]
 80071a8:	647b      	str	r3, [r7, #68]	; 0x44
 80071aa:	68fb      	ldr	r3, [r7, #12]
 80071ac:	681b      	ldr	r3, [r3, #0]
 80071ae:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80071b2:	b29b      	uxth	r3, r3
 80071b4:	461a      	mov	r2, r3
 80071b6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80071b8:	4413      	add	r3, r2
 80071ba:	647b      	str	r3, [r7, #68]	; 0x44
 80071bc:	68bb      	ldr	r3, [r7, #8]
 80071be:	781b      	ldrb	r3, [r3, #0]
 80071c0:	011a      	lsls	r2, r3, #4
 80071c2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80071c4:	4413      	add	r3, r2
 80071c6:	f203 4304 	addw	r3, r3, #1028	; 0x404
 80071ca:	643b      	str	r3, [r7, #64]	; 0x40
 80071cc:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80071d0:	b29a      	uxth	r2, r3
 80071d2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80071d4:	801a      	strh	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 80071d6:	68fb      	ldr	r3, [r7, #12]
 80071d8:	6818      	ldr	r0, [r3, #0]
 80071da:	68bb      	ldr	r3, [r7, #8]
 80071dc:	6959      	ldr	r1, [r3, #20]
 80071de:	68bb      	ldr	r3, [r7, #8]
 80071e0:	891a      	ldrh	r2, [r3, #8]
 80071e2:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80071e6:	b29b      	uxth	r3, r3
 80071e8:	f006 f9db 	bl	800d5a2 <USB_WritePMA>
 80071ec:	e1e2      	b.n	80075b4 <HAL_PCD_EP_DB_Transmit+0x79a>
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 80071ee:	68fb      	ldr	r3, [r7, #12]
 80071f0:	681b      	ldr	r3, [r3, #0]
 80071f2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80071f6:	b29b      	uxth	r3, r3
 80071f8:	461a      	mov	r2, r3
 80071fa:	68bb      	ldr	r3, [r7, #8]
 80071fc:	781b      	ldrb	r3, [r3, #0]
 80071fe:	00db      	lsls	r3, r3, #3
 8007200:	4413      	add	r3, r2
 8007202:	3306      	adds	r3, #6
 8007204:	005b      	lsls	r3, r3, #1
 8007206:	68fa      	ldr	r2, [r7, #12]
 8007208:	6812      	ldr	r2, [r2, #0]
 800720a:	4413      	add	r3, r2
 800720c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8007210:	881b      	ldrh	r3, [r3, #0]
 8007212:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007216:	f8a7 3086 	strh.w	r3, [r7, #134]	; 0x86

    if (ep->xfer_len >= TxPctSize)
 800721a:	68bb      	ldr	r3, [r7, #8]
 800721c:	699a      	ldr	r2, [r3, #24]
 800721e:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 8007222:	429a      	cmp	r2, r3
 8007224:	d307      	bcc.n	8007236 <HAL_PCD_EP_DB_Transmit+0x41c>
    {
      ep->xfer_len -= TxPctSize;
 8007226:	68bb      	ldr	r3, [r7, #8]
 8007228:	699a      	ldr	r2, [r3, #24]
 800722a:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 800722e:	1ad2      	subs	r2, r2, r3
 8007230:	68bb      	ldr	r3, [r7, #8]
 8007232:	619a      	str	r2, [r3, #24]
 8007234:	e002      	b.n	800723c <HAL_PCD_EP_DB_Transmit+0x422>
    }
    else
    {
      ep->xfer_len = 0U;
 8007236:	68bb      	ldr	r3, [r7, #8]
 8007238:	2200      	movs	r2, #0
 800723a:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 800723c:	68bb      	ldr	r3, [r7, #8]
 800723e:	699b      	ldr	r3, [r3, #24]
 8007240:	2b00      	cmp	r3, #0
 8007242:	f040 80c0 	bne.w	80073c6 <HAL_PCD_EP_DB_Transmit+0x5ac>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8007246:	68bb      	ldr	r3, [r7, #8]
 8007248:	785b      	ldrb	r3, [r3, #1]
 800724a:	2b00      	cmp	r3, #0
 800724c:	d126      	bne.n	800729c <HAL_PCD_EP_DB_Transmit+0x482>
 800724e:	68fb      	ldr	r3, [r7, #12]
 8007250:	681b      	ldr	r3, [r3, #0]
 8007252:	67fb      	str	r3, [r7, #124]	; 0x7c
 8007254:	68fb      	ldr	r3, [r7, #12]
 8007256:	681b      	ldr	r3, [r3, #0]
 8007258:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800725c:	b29b      	uxth	r3, r3
 800725e:	461a      	mov	r2, r3
 8007260:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8007262:	4413      	add	r3, r2
 8007264:	67fb      	str	r3, [r7, #124]	; 0x7c
 8007266:	68bb      	ldr	r3, [r7, #8]
 8007268:	781b      	ldrb	r3, [r3, #0]
 800726a:	011a      	lsls	r2, r3, #4
 800726c:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800726e:	4413      	add	r3, r2
 8007270:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8007274:	67bb      	str	r3, [r7, #120]	; 0x78
 8007276:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007278:	881b      	ldrh	r3, [r3, #0]
 800727a:	b29b      	uxth	r3, r3
 800727c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007280:	b29a      	uxth	r2, r3
 8007282:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007284:	801a      	strh	r2, [r3, #0]
 8007286:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007288:	881b      	ldrh	r3, [r3, #0]
 800728a:	b29b      	uxth	r3, r3
 800728c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007290:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007294:	b29a      	uxth	r2, r3
 8007296:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007298:	801a      	strh	r2, [r3, #0]
 800729a:	e01a      	b.n	80072d2 <HAL_PCD_EP_DB_Transmit+0x4b8>
 800729c:	68bb      	ldr	r3, [r7, #8]
 800729e:	785b      	ldrb	r3, [r3, #1]
 80072a0:	2b01      	cmp	r3, #1
 80072a2:	d116      	bne.n	80072d2 <HAL_PCD_EP_DB_Transmit+0x4b8>
 80072a4:	68fb      	ldr	r3, [r7, #12]
 80072a6:	681b      	ldr	r3, [r3, #0]
 80072a8:	667b      	str	r3, [r7, #100]	; 0x64
 80072aa:	68fb      	ldr	r3, [r7, #12]
 80072ac:	681b      	ldr	r3, [r3, #0]
 80072ae:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80072b2:	b29b      	uxth	r3, r3
 80072b4:	461a      	mov	r2, r3
 80072b6:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80072b8:	4413      	add	r3, r2
 80072ba:	667b      	str	r3, [r7, #100]	; 0x64
 80072bc:	68bb      	ldr	r3, [r7, #8]
 80072be:	781b      	ldrb	r3, [r3, #0]
 80072c0:	011a      	lsls	r2, r3, #4
 80072c2:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80072c4:	4413      	add	r3, r2
 80072c6:	f203 4304 	addw	r3, r3, #1028	; 0x404
 80072ca:	663b      	str	r3, [r7, #96]	; 0x60
 80072cc:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80072ce:	2200      	movs	r2, #0
 80072d0:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80072d2:	68fb      	ldr	r3, [r7, #12]
 80072d4:	681b      	ldr	r3, [r3, #0]
 80072d6:	677b      	str	r3, [r7, #116]	; 0x74
 80072d8:	68bb      	ldr	r3, [r7, #8]
 80072da:	785b      	ldrb	r3, [r3, #1]
 80072dc:	2b00      	cmp	r3, #0
 80072de:	d12b      	bne.n	8007338 <HAL_PCD_EP_DB_Transmit+0x51e>
 80072e0:	68fb      	ldr	r3, [r7, #12]
 80072e2:	681b      	ldr	r3, [r3, #0]
 80072e4:	66fb      	str	r3, [r7, #108]	; 0x6c
 80072e6:	68fb      	ldr	r3, [r7, #12]
 80072e8:	681b      	ldr	r3, [r3, #0]
 80072ea:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80072ee:	b29b      	uxth	r3, r3
 80072f0:	461a      	mov	r2, r3
 80072f2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80072f4:	4413      	add	r3, r2
 80072f6:	66fb      	str	r3, [r7, #108]	; 0x6c
 80072f8:	68bb      	ldr	r3, [r7, #8]
 80072fa:	781b      	ldrb	r3, [r3, #0]
 80072fc:	011a      	lsls	r2, r3, #4
 80072fe:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007300:	4413      	add	r3, r2
 8007302:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8007306:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800730a:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800730e:	881b      	ldrh	r3, [r3, #0]
 8007310:	b29b      	uxth	r3, r3
 8007312:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007316:	b29a      	uxth	r2, r3
 8007318:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800731c:	801a      	strh	r2, [r3, #0]
 800731e:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8007322:	881b      	ldrh	r3, [r3, #0]
 8007324:	b29b      	uxth	r3, r3
 8007326:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800732a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800732e:	b29a      	uxth	r2, r3
 8007330:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8007334:	801a      	strh	r2, [r3, #0]
 8007336:	e017      	b.n	8007368 <HAL_PCD_EP_DB_Transmit+0x54e>
 8007338:	68bb      	ldr	r3, [r7, #8]
 800733a:	785b      	ldrb	r3, [r3, #1]
 800733c:	2b01      	cmp	r3, #1
 800733e:	d113      	bne.n	8007368 <HAL_PCD_EP_DB_Transmit+0x54e>
 8007340:	68fb      	ldr	r3, [r7, #12]
 8007342:	681b      	ldr	r3, [r3, #0]
 8007344:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007348:	b29b      	uxth	r3, r3
 800734a:	461a      	mov	r2, r3
 800734c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800734e:	4413      	add	r3, r2
 8007350:	677b      	str	r3, [r7, #116]	; 0x74
 8007352:	68bb      	ldr	r3, [r7, #8]
 8007354:	781b      	ldrb	r3, [r3, #0]
 8007356:	011a      	lsls	r2, r3, #4
 8007358:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800735a:	4413      	add	r3, r2
 800735c:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8007360:	673b      	str	r3, [r7, #112]	; 0x70
 8007362:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8007364:	2200      	movs	r2, #0
 8007366:	801a      	strh	r2, [r3, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8007368:	68bb      	ldr	r3, [r7, #8]
 800736a:	781b      	ldrb	r3, [r3, #0]
 800736c:	4619      	mov	r1, r3
 800736e:	68f8      	ldr	r0, [r7, #12]
 8007370:	f00a fb31 	bl	80119d6 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8007374:	88fb      	ldrh	r3, [r7, #6]
 8007376:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800737a:	2b00      	cmp	r3, #0
 800737c:	f040 811a 	bne.w	80075b4 <HAL_PCD_EP_DB_Transmit+0x79a>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8007380:	68fb      	ldr	r3, [r7, #12]
 8007382:	681b      	ldr	r3, [r3, #0]
 8007384:	461a      	mov	r2, r3
 8007386:	68bb      	ldr	r3, [r7, #8]
 8007388:	781b      	ldrb	r3, [r3, #0]
 800738a:	009b      	lsls	r3, r3, #2
 800738c:	4413      	add	r3, r2
 800738e:	881b      	ldrh	r3, [r3, #0]
 8007390:	b29b      	uxth	r3, r3
 8007392:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007396:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800739a:	f8a7 3088 	strh.w	r3, [r7, #136]	; 0x88
 800739e:	68fb      	ldr	r3, [r7, #12]
 80073a0:	681b      	ldr	r3, [r3, #0]
 80073a2:	461a      	mov	r2, r3
 80073a4:	68bb      	ldr	r3, [r7, #8]
 80073a6:	781b      	ldrb	r3, [r3, #0]
 80073a8:	009b      	lsls	r3, r3, #2
 80073aa:	441a      	add	r2, r3
 80073ac:	f8b7 3088 	ldrh.w	r3, [r7, #136]	; 0x88
 80073b0:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80073b4:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80073b8:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80073bc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80073c0:	b29b      	uxth	r3, r3
 80073c2:	8013      	strh	r3, [r2, #0]
 80073c4:	e0f6      	b.n	80075b4 <HAL_PCD_EP_DB_Transmit+0x79a>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 80073c6:	88fb      	ldrh	r3, [r7, #6]
 80073c8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80073cc:	2b00      	cmp	r3, #0
 80073ce:	d121      	bne.n	8007414 <HAL_PCD_EP_DB_Transmit+0x5fa>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 80073d0:	68fb      	ldr	r3, [r7, #12]
 80073d2:	681b      	ldr	r3, [r3, #0]
 80073d4:	461a      	mov	r2, r3
 80073d6:	68bb      	ldr	r3, [r7, #8]
 80073d8:	781b      	ldrb	r3, [r3, #0]
 80073da:	009b      	lsls	r3, r3, #2
 80073dc:	4413      	add	r3, r2
 80073de:	881b      	ldrh	r3, [r3, #0]
 80073e0:	b29b      	uxth	r3, r3
 80073e2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80073e6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80073ea:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
 80073ee:	68fb      	ldr	r3, [r7, #12]
 80073f0:	681b      	ldr	r3, [r3, #0]
 80073f2:	461a      	mov	r2, r3
 80073f4:	68bb      	ldr	r3, [r7, #8]
 80073f6:	781b      	ldrb	r3, [r3, #0]
 80073f8:	009b      	lsls	r3, r3, #2
 80073fa:	441a      	add	r2, r3
 80073fc:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8007400:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007404:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007408:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800740c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007410:	b29b      	uxth	r3, r3
 8007412:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8007414:	68bb      	ldr	r3, [r7, #8]
 8007416:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800741a:	2b01      	cmp	r3, #1
 800741c:	f040 80ca 	bne.w	80075b4 <HAL_PCD_EP_DB_Transmit+0x79a>
      {
        ep->xfer_buff += TxPctSize;
 8007420:	68bb      	ldr	r3, [r7, #8]
 8007422:	695a      	ldr	r2, [r3, #20]
 8007424:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 8007428:	441a      	add	r2, r3
 800742a:	68bb      	ldr	r3, [r7, #8]
 800742c:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 800742e:	68bb      	ldr	r3, [r7, #8]
 8007430:	69da      	ldr	r2, [r3, #28]
 8007432:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 8007436:	441a      	add	r2, r3
 8007438:	68bb      	ldr	r3, [r7, #8]
 800743a:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 800743c:	68bb      	ldr	r3, [r7, #8]
 800743e:	6a1a      	ldr	r2, [r3, #32]
 8007440:	68bb      	ldr	r3, [r7, #8]
 8007442:	691b      	ldr	r3, [r3, #16]
 8007444:	429a      	cmp	r2, r3
 8007446:	d30b      	bcc.n	8007460 <HAL_PCD_EP_DB_Transmit+0x646>
        {
          len = ep->maxpacket;
 8007448:	68bb      	ldr	r3, [r7, #8]
 800744a:	691b      	ldr	r3, [r3, #16]
 800744c:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
          ep->xfer_len_db -= len;
 8007450:	68bb      	ldr	r3, [r7, #8]
 8007452:	6a1a      	ldr	r2, [r3, #32]
 8007454:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8007458:	1ad2      	subs	r2, r2, r3
 800745a:	68bb      	ldr	r3, [r7, #8]
 800745c:	621a      	str	r2, [r3, #32]
 800745e:	e017      	b.n	8007490 <HAL_PCD_EP_DB_Transmit+0x676>
        }
        else if (ep->xfer_len_db == 0U)
 8007460:	68bb      	ldr	r3, [r7, #8]
 8007462:	6a1b      	ldr	r3, [r3, #32]
 8007464:	2b00      	cmp	r3, #0
 8007466:	d108      	bne.n	800747a <HAL_PCD_EP_DB_Transmit+0x660>
        {
          len = TxPctSize;
 8007468:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 800746c:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
          ep->xfer_fill_db = 0U;
 8007470:	68bb      	ldr	r3, [r7, #8]
 8007472:	2200      	movs	r2, #0
 8007474:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 8007478:	e00a      	b.n	8007490 <HAL_PCD_EP_DB_Transmit+0x676>
        }
        else
        {
          len = ep->xfer_len_db;
 800747a:	68bb      	ldr	r3, [r7, #8]
 800747c:	6a1b      	ldr	r3, [r3, #32]
 800747e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
          ep->xfer_len_db = 0U;
 8007482:	68bb      	ldr	r3, [r7, #8]
 8007484:	2200      	movs	r2, #0
 8007486:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 8007488:	68bb      	ldr	r3, [r7, #8]
 800748a:	2200      	movs	r2, #0
 800748c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
        }

        /* Set the Double buffer counter for pmabuffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8007490:	68fb      	ldr	r3, [r7, #12]
 8007492:	681b      	ldr	r3, [r3, #0]
 8007494:	657b      	str	r3, [r7, #84]	; 0x54
 8007496:	68bb      	ldr	r3, [r7, #8]
 8007498:	785b      	ldrb	r3, [r3, #1]
 800749a:	2b00      	cmp	r3, #0
 800749c:	d165      	bne.n	800756a <HAL_PCD_EP_DB_Transmit+0x750>
 800749e:	68fb      	ldr	r3, [r7, #12]
 80074a0:	681b      	ldr	r3, [r3, #0]
 80074a2:	65fb      	str	r3, [r7, #92]	; 0x5c
 80074a4:	68fb      	ldr	r3, [r7, #12]
 80074a6:	681b      	ldr	r3, [r3, #0]
 80074a8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80074ac:	b29b      	uxth	r3, r3
 80074ae:	461a      	mov	r2, r3
 80074b0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80074b2:	4413      	add	r3, r2
 80074b4:	65fb      	str	r3, [r7, #92]	; 0x5c
 80074b6:	68bb      	ldr	r3, [r7, #8]
 80074b8:	781b      	ldrb	r3, [r3, #0]
 80074ba:	011a      	lsls	r2, r3, #4
 80074bc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80074be:	4413      	add	r3, r2
 80074c0:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 80074c4:	65bb      	str	r3, [r7, #88]	; 0x58
 80074c6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80074c8:	881b      	ldrh	r3, [r3, #0]
 80074ca:	b29b      	uxth	r3, r3
 80074cc:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80074d0:	b29a      	uxth	r2, r3
 80074d2:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80074d4:	801a      	strh	r2, [r3, #0]
 80074d6:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80074da:	2b3e      	cmp	r3, #62	; 0x3e
 80074dc:	d91d      	bls.n	800751a <HAL_PCD_EP_DB_Transmit+0x700>
 80074de:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80074e2:	095b      	lsrs	r3, r3, #5
 80074e4:	66bb      	str	r3, [r7, #104]	; 0x68
 80074e6:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80074ea:	f003 031f 	and.w	r3, r3, #31
 80074ee:	2b00      	cmp	r3, #0
 80074f0:	d102      	bne.n	80074f8 <HAL_PCD_EP_DB_Transmit+0x6de>
 80074f2:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80074f4:	3b01      	subs	r3, #1
 80074f6:	66bb      	str	r3, [r7, #104]	; 0x68
 80074f8:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80074fa:	881b      	ldrh	r3, [r3, #0]
 80074fc:	b29a      	uxth	r2, r3
 80074fe:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8007500:	b29b      	uxth	r3, r3
 8007502:	029b      	lsls	r3, r3, #10
 8007504:	b29b      	uxth	r3, r3
 8007506:	4313      	orrs	r3, r2
 8007508:	b29b      	uxth	r3, r3
 800750a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800750e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007512:	b29a      	uxth	r2, r3
 8007514:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8007516:	801a      	strh	r2, [r3, #0]
 8007518:	e041      	b.n	800759e <HAL_PCD_EP_DB_Transmit+0x784>
 800751a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800751e:	2b00      	cmp	r3, #0
 8007520:	d10a      	bne.n	8007538 <HAL_PCD_EP_DB_Transmit+0x71e>
 8007522:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8007524:	881b      	ldrh	r3, [r3, #0]
 8007526:	b29b      	uxth	r3, r3
 8007528:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800752c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007530:	b29a      	uxth	r2, r3
 8007532:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8007534:	801a      	strh	r2, [r3, #0]
 8007536:	e032      	b.n	800759e <HAL_PCD_EP_DB_Transmit+0x784>
 8007538:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800753c:	085b      	lsrs	r3, r3, #1
 800753e:	66bb      	str	r3, [r7, #104]	; 0x68
 8007540:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8007544:	f003 0301 	and.w	r3, r3, #1
 8007548:	2b00      	cmp	r3, #0
 800754a:	d002      	beq.n	8007552 <HAL_PCD_EP_DB_Transmit+0x738>
 800754c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800754e:	3301      	adds	r3, #1
 8007550:	66bb      	str	r3, [r7, #104]	; 0x68
 8007552:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8007554:	881b      	ldrh	r3, [r3, #0]
 8007556:	b29a      	uxth	r2, r3
 8007558:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800755a:	b29b      	uxth	r3, r3
 800755c:	029b      	lsls	r3, r3, #10
 800755e:	b29b      	uxth	r3, r3
 8007560:	4313      	orrs	r3, r2
 8007562:	b29a      	uxth	r2, r3
 8007564:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8007566:	801a      	strh	r2, [r3, #0]
 8007568:	e019      	b.n	800759e <HAL_PCD_EP_DB_Transmit+0x784>
 800756a:	68bb      	ldr	r3, [r7, #8]
 800756c:	785b      	ldrb	r3, [r3, #1]
 800756e:	2b01      	cmp	r3, #1
 8007570:	d115      	bne.n	800759e <HAL_PCD_EP_DB_Transmit+0x784>
 8007572:	68fb      	ldr	r3, [r7, #12]
 8007574:	681b      	ldr	r3, [r3, #0]
 8007576:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800757a:	b29b      	uxth	r3, r3
 800757c:	461a      	mov	r2, r3
 800757e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007580:	4413      	add	r3, r2
 8007582:	657b      	str	r3, [r7, #84]	; 0x54
 8007584:	68bb      	ldr	r3, [r7, #8]
 8007586:	781b      	ldrb	r3, [r3, #0]
 8007588:	011a      	lsls	r2, r3, #4
 800758a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800758c:	4413      	add	r3, r2
 800758e:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8007592:	653b      	str	r3, [r7, #80]	; 0x50
 8007594:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8007598:	b29a      	uxth	r2, r3
 800759a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800759c:	801a      	strh	r2, [r3, #0]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 800759e:	68fb      	ldr	r3, [r7, #12]
 80075a0:	6818      	ldr	r0, [r3, #0]
 80075a2:	68bb      	ldr	r3, [r7, #8]
 80075a4:	6959      	ldr	r1, [r3, #20]
 80075a6:	68bb      	ldr	r3, [r7, #8]
 80075a8:	895a      	ldrh	r2, [r3, #10]
 80075aa:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80075ae:	b29b      	uxth	r3, r3
 80075b0:	f005 fff7 	bl	800d5a2 <USB_WritePMA>
      }
    }
  }

  /*enable endpoint IN*/
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 80075b4:	68fb      	ldr	r3, [r7, #12]
 80075b6:	681b      	ldr	r3, [r3, #0]
 80075b8:	461a      	mov	r2, r3
 80075ba:	68bb      	ldr	r3, [r7, #8]
 80075bc:	781b      	ldrb	r3, [r3, #0]
 80075be:	009b      	lsls	r3, r3, #2
 80075c0:	4413      	add	r3, r2
 80075c2:	881b      	ldrh	r3, [r3, #0]
 80075c4:	b29b      	uxth	r3, r3
 80075c6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80075ca:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80075ce:	82bb      	strh	r3, [r7, #20]
 80075d0:	8abb      	ldrh	r3, [r7, #20]
 80075d2:	f083 0310 	eor.w	r3, r3, #16
 80075d6:	82bb      	strh	r3, [r7, #20]
 80075d8:	8abb      	ldrh	r3, [r7, #20]
 80075da:	f083 0320 	eor.w	r3, r3, #32
 80075de:	82bb      	strh	r3, [r7, #20]
 80075e0:	68fb      	ldr	r3, [r7, #12]
 80075e2:	681b      	ldr	r3, [r3, #0]
 80075e4:	461a      	mov	r2, r3
 80075e6:	68bb      	ldr	r3, [r7, #8]
 80075e8:	781b      	ldrb	r3, [r3, #0]
 80075ea:	009b      	lsls	r3, r3, #2
 80075ec:	441a      	add	r2, r3
 80075ee:	8abb      	ldrh	r3, [r7, #20]
 80075f0:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80075f4:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80075f8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80075fc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007600:	b29b      	uxth	r3, r3
 8007602:	8013      	strh	r3, [r2, #0]

  return HAL_OK;
 8007604:	2300      	movs	r3, #0
}
 8007606:	4618      	mov	r0, r3
 8007608:	3790      	adds	r7, #144	; 0x90
 800760a:	46bd      	mov	sp, r7
 800760c:	bd80      	pop	{r7, pc}

0800760e <HAL_PCDEx_PMAConfig>:
  * @retval HAL status
  */

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, uint16_t ep_addr,
                                       uint16_t ep_kind, uint32_t pmaadress)
{
 800760e:	b480      	push	{r7}
 8007610:	b087      	sub	sp, #28
 8007612:	af00      	add	r7, sp, #0
 8007614:	60f8      	str	r0, [r7, #12]
 8007616:	607b      	str	r3, [r7, #4]
 8007618:	460b      	mov	r3, r1
 800761a:	817b      	strh	r3, [r7, #10]
 800761c:	4613      	mov	r3, r2
 800761e:	813b      	strh	r3, [r7, #8]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 8007620:	897b      	ldrh	r3, [r7, #10]
 8007622:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007626:	b29b      	uxth	r3, r3
 8007628:	2b00      	cmp	r3, #0
 800762a:	d00b      	beq.n	8007644 <HAL_PCDEx_PMAConfig+0x36>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800762c:	897b      	ldrh	r3, [r7, #10]
 800762e:	f003 0307 	and.w	r3, r3, #7
 8007632:	1c5a      	adds	r2, r3, #1
 8007634:	4613      	mov	r3, r2
 8007636:	009b      	lsls	r3, r3, #2
 8007638:	4413      	add	r3, r2
 800763a:	00db      	lsls	r3, r3, #3
 800763c:	68fa      	ldr	r2, [r7, #12]
 800763e:	4413      	add	r3, r2
 8007640:	617b      	str	r3, [r7, #20]
 8007642:	e009      	b.n	8007658 <HAL_PCDEx_PMAConfig+0x4a>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8007644:	897a      	ldrh	r2, [r7, #10]
 8007646:	4613      	mov	r3, r2
 8007648:	009b      	lsls	r3, r3, #2
 800764a:	4413      	add	r3, r2
 800764c:	00db      	lsls	r3, r3, #3
 800764e:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8007652:	68fa      	ldr	r2, [r7, #12]
 8007654:	4413      	add	r3, r2
 8007656:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 8007658:	893b      	ldrh	r3, [r7, #8]
 800765a:	2b00      	cmp	r3, #0
 800765c:	d107      	bne.n	800766e <HAL_PCDEx_PMAConfig+0x60>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 800765e:	697b      	ldr	r3, [r7, #20]
 8007660:	2200      	movs	r2, #0
 8007662:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 8007664:	687b      	ldr	r3, [r7, #4]
 8007666:	b29a      	uxth	r2, r3
 8007668:	697b      	ldr	r3, [r7, #20]
 800766a:	80da      	strh	r2, [r3, #6]
 800766c:	e00b      	b.n	8007686 <HAL_PCDEx_PMAConfig+0x78>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 800766e:	697b      	ldr	r3, [r7, #20]
 8007670:	2201      	movs	r2, #1
 8007672:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 8007674:	687b      	ldr	r3, [r7, #4]
 8007676:	b29a      	uxth	r2, r3
 8007678:	697b      	ldr	r3, [r7, #20]
 800767a:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 800767c:	687b      	ldr	r3, [r7, #4]
 800767e:	0c1b      	lsrs	r3, r3, #16
 8007680:	b29a      	uxth	r2, r3
 8007682:	697b      	ldr	r3, [r7, #20]
 8007684:	815a      	strh	r2, [r3, #10]
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 8007686:	2300      	movs	r3, #0
}
 8007688:	4618      	mov	r0, r3
 800768a:	371c      	adds	r7, #28
 800768c:	46bd      	mov	sp, r7
 800768e:	bc80      	pop	{r7}
 8007690:	4770      	bx	lr
	...

08007694 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8007694:	b580      	push	{r7, lr}
 8007696:	b086      	sub	sp, #24
 8007698:	af00      	add	r7, sp, #0
 800769a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800769c:	687b      	ldr	r3, [r7, #4]
 800769e:	2b00      	cmp	r3, #0
 80076a0:	d101      	bne.n	80076a6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80076a2:	2301      	movs	r3, #1
 80076a4:	e272      	b.n	8007b8c <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80076a6:	687b      	ldr	r3, [r7, #4]
 80076a8:	681b      	ldr	r3, [r3, #0]
 80076aa:	f003 0301 	and.w	r3, r3, #1
 80076ae:	2b00      	cmp	r3, #0
 80076b0:	f000 8087 	beq.w	80077c2 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80076b4:	4b92      	ldr	r3, [pc, #584]	; (8007900 <HAL_RCC_OscConfig+0x26c>)
 80076b6:	685b      	ldr	r3, [r3, #4]
 80076b8:	f003 030c 	and.w	r3, r3, #12
 80076bc:	2b04      	cmp	r3, #4
 80076be:	d00c      	beq.n	80076da <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80076c0:	4b8f      	ldr	r3, [pc, #572]	; (8007900 <HAL_RCC_OscConfig+0x26c>)
 80076c2:	685b      	ldr	r3, [r3, #4]
 80076c4:	f003 030c 	and.w	r3, r3, #12
 80076c8:	2b08      	cmp	r3, #8
 80076ca:	d112      	bne.n	80076f2 <HAL_RCC_OscConfig+0x5e>
 80076cc:	4b8c      	ldr	r3, [pc, #560]	; (8007900 <HAL_RCC_OscConfig+0x26c>)
 80076ce:	685b      	ldr	r3, [r3, #4]
 80076d0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80076d4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80076d8:	d10b      	bne.n	80076f2 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80076da:	4b89      	ldr	r3, [pc, #548]	; (8007900 <HAL_RCC_OscConfig+0x26c>)
 80076dc:	681b      	ldr	r3, [r3, #0]
 80076de:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80076e2:	2b00      	cmp	r3, #0
 80076e4:	d06c      	beq.n	80077c0 <HAL_RCC_OscConfig+0x12c>
 80076e6:	687b      	ldr	r3, [r7, #4]
 80076e8:	685b      	ldr	r3, [r3, #4]
 80076ea:	2b00      	cmp	r3, #0
 80076ec:	d168      	bne.n	80077c0 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80076ee:	2301      	movs	r3, #1
 80076f0:	e24c      	b.n	8007b8c <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80076f2:	687b      	ldr	r3, [r7, #4]
 80076f4:	685b      	ldr	r3, [r3, #4]
 80076f6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80076fa:	d106      	bne.n	800770a <HAL_RCC_OscConfig+0x76>
 80076fc:	4b80      	ldr	r3, [pc, #512]	; (8007900 <HAL_RCC_OscConfig+0x26c>)
 80076fe:	681b      	ldr	r3, [r3, #0]
 8007700:	4a7f      	ldr	r2, [pc, #508]	; (8007900 <HAL_RCC_OscConfig+0x26c>)
 8007702:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007706:	6013      	str	r3, [r2, #0]
 8007708:	e02e      	b.n	8007768 <HAL_RCC_OscConfig+0xd4>
 800770a:	687b      	ldr	r3, [r7, #4]
 800770c:	685b      	ldr	r3, [r3, #4]
 800770e:	2b00      	cmp	r3, #0
 8007710:	d10c      	bne.n	800772c <HAL_RCC_OscConfig+0x98>
 8007712:	4b7b      	ldr	r3, [pc, #492]	; (8007900 <HAL_RCC_OscConfig+0x26c>)
 8007714:	681b      	ldr	r3, [r3, #0]
 8007716:	4a7a      	ldr	r2, [pc, #488]	; (8007900 <HAL_RCC_OscConfig+0x26c>)
 8007718:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800771c:	6013      	str	r3, [r2, #0]
 800771e:	4b78      	ldr	r3, [pc, #480]	; (8007900 <HAL_RCC_OscConfig+0x26c>)
 8007720:	681b      	ldr	r3, [r3, #0]
 8007722:	4a77      	ldr	r2, [pc, #476]	; (8007900 <HAL_RCC_OscConfig+0x26c>)
 8007724:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8007728:	6013      	str	r3, [r2, #0]
 800772a:	e01d      	b.n	8007768 <HAL_RCC_OscConfig+0xd4>
 800772c:	687b      	ldr	r3, [r7, #4]
 800772e:	685b      	ldr	r3, [r3, #4]
 8007730:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8007734:	d10c      	bne.n	8007750 <HAL_RCC_OscConfig+0xbc>
 8007736:	4b72      	ldr	r3, [pc, #456]	; (8007900 <HAL_RCC_OscConfig+0x26c>)
 8007738:	681b      	ldr	r3, [r3, #0]
 800773a:	4a71      	ldr	r2, [pc, #452]	; (8007900 <HAL_RCC_OscConfig+0x26c>)
 800773c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8007740:	6013      	str	r3, [r2, #0]
 8007742:	4b6f      	ldr	r3, [pc, #444]	; (8007900 <HAL_RCC_OscConfig+0x26c>)
 8007744:	681b      	ldr	r3, [r3, #0]
 8007746:	4a6e      	ldr	r2, [pc, #440]	; (8007900 <HAL_RCC_OscConfig+0x26c>)
 8007748:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800774c:	6013      	str	r3, [r2, #0]
 800774e:	e00b      	b.n	8007768 <HAL_RCC_OscConfig+0xd4>
 8007750:	4b6b      	ldr	r3, [pc, #428]	; (8007900 <HAL_RCC_OscConfig+0x26c>)
 8007752:	681b      	ldr	r3, [r3, #0]
 8007754:	4a6a      	ldr	r2, [pc, #424]	; (8007900 <HAL_RCC_OscConfig+0x26c>)
 8007756:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800775a:	6013      	str	r3, [r2, #0]
 800775c:	4b68      	ldr	r3, [pc, #416]	; (8007900 <HAL_RCC_OscConfig+0x26c>)
 800775e:	681b      	ldr	r3, [r3, #0]
 8007760:	4a67      	ldr	r2, [pc, #412]	; (8007900 <HAL_RCC_OscConfig+0x26c>)
 8007762:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8007766:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8007768:	687b      	ldr	r3, [r7, #4]
 800776a:	685b      	ldr	r3, [r3, #4]
 800776c:	2b00      	cmp	r3, #0
 800776e:	d013      	beq.n	8007798 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007770:	f7fc f97c 	bl	8003a6c <HAL_GetTick>
 8007774:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007776:	e008      	b.n	800778a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007778:	f7fc f978 	bl	8003a6c <HAL_GetTick>
 800777c:	4602      	mov	r2, r0
 800777e:	693b      	ldr	r3, [r7, #16]
 8007780:	1ad3      	subs	r3, r2, r3
 8007782:	2b64      	cmp	r3, #100	; 0x64
 8007784:	d901      	bls.n	800778a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8007786:	2303      	movs	r3, #3
 8007788:	e200      	b.n	8007b8c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800778a:	4b5d      	ldr	r3, [pc, #372]	; (8007900 <HAL_RCC_OscConfig+0x26c>)
 800778c:	681b      	ldr	r3, [r3, #0]
 800778e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007792:	2b00      	cmp	r3, #0
 8007794:	d0f0      	beq.n	8007778 <HAL_RCC_OscConfig+0xe4>
 8007796:	e014      	b.n	80077c2 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007798:	f7fc f968 	bl	8003a6c <HAL_GetTick>
 800779c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800779e:	e008      	b.n	80077b2 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80077a0:	f7fc f964 	bl	8003a6c <HAL_GetTick>
 80077a4:	4602      	mov	r2, r0
 80077a6:	693b      	ldr	r3, [r7, #16]
 80077a8:	1ad3      	subs	r3, r2, r3
 80077aa:	2b64      	cmp	r3, #100	; 0x64
 80077ac:	d901      	bls.n	80077b2 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80077ae:	2303      	movs	r3, #3
 80077b0:	e1ec      	b.n	8007b8c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80077b2:	4b53      	ldr	r3, [pc, #332]	; (8007900 <HAL_RCC_OscConfig+0x26c>)
 80077b4:	681b      	ldr	r3, [r3, #0]
 80077b6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80077ba:	2b00      	cmp	r3, #0
 80077bc:	d1f0      	bne.n	80077a0 <HAL_RCC_OscConfig+0x10c>
 80077be:	e000      	b.n	80077c2 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80077c0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80077c2:	687b      	ldr	r3, [r7, #4]
 80077c4:	681b      	ldr	r3, [r3, #0]
 80077c6:	f003 0302 	and.w	r3, r3, #2
 80077ca:	2b00      	cmp	r3, #0
 80077cc:	d063      	beq.n	8007896 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80077ce:	4b4c      	ldr	r3, [pc, #304]	; (8007900 <HAL_RCC_OscConfig+0x26c>)
 80077d0:	685b      	ldr	r3, [r3, #4]
 80077d2:	f003 030c 	and.w	r3, r3, #12
 80077d6:	2b00      	cmp	r3, #0
 80077d8:	d00b      	beq.n	80077f2 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80077da:	4b49      	ldr	r3, [pc, #292]	; (8007900 <HAL_RCC_OscConfig+0x26c>)
 80077dc:	685b      	ldr	r3, [r3, #4]
 80077de:	f003 030c 	and.w	r3, r3, #12
 80077e2:	2b08      	cmp	r3, #8
 80077e4:	d11c      	bne.n	8007820 <HAL_RCC_OscConfig+0x18c>
 80077e6:	4b46      	ldr	r3, [pc, #280]	; (8007900 <HAL_RCC_OscConfig+0x26c>)
 80077e8:	685b      	ldr	r3, [r3, #4]
 80077ea:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80077ee:	2b00      	cmp	r3, #0
 80077f0:	d116      	bne.n	8007820 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80077f2:	4b43      	ldr	r3, [pc, #268]	; (8007900 <HAL_RCC_OscConfig+0x26c>)
 80077f4:	681b      	ldr	r3, [r3, #0]
 80077f6:	f003 0302 	and.w	r3, r3, #2
 80077fa:	2b00      	cmp	r3, #0
 80077fc:	d005      	beq.n	800780a <HAL_RCC_OscConfig+0x176>
 80077fe:	687b      	ldr	r3, [r7, #4]
 8007800:	691b      	ldr	r3, [r3, #16]
 8007802:	2b01      	cmp	r3, #1
 8007804:	d001      	beq.n	800780a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8007806:	2301      	movs	r3, #1
 8007808:	e1c0      	b.n	8007b8c <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800780a:	4b3d      	ldr	r3, [pc, #244]	; (8007900 <HAL_RCC_OscConfig+0x26c>)
 800780c:	681b      	ldr	r3, [r3, #0]
 800780e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8007812:	687b      	ldr	r3, [r7, #4]
 8007814:	695b      	ldr	r3, [r3, #20]
 8007816:	00db      	lsls	r3, r3, #3
 8007818:	4939      	ldr	r1, [pc, #228]	; (8007900 <HAL_RCC_OscConfig+0x26c>)
 800781a:	4313      	orrs	r3, r2
 800781c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800781e:	e03a      	b.n	8007896 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8007820:	687b      	ldr	r3, [r7, #4]
 8007822:	691b      	ldr	r3, [r3, #16]
 8007824:	2b00      	cmp	r3, #0
 8007826:	d020      	beq.n	800786a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8007828:	4b36      	ldr	r3, [pc, #216]	; (8007904 <HAL_RCC_OscConfig+0x270>)
 800782a:	2201      	movs	r2, #1
 800782c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800782e:	f7fc f91d 	bl	8003a6c <HAL_GetTick>
 8007832:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007834:	e008      	b.n	8007848 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007836:	f7fc f919 	bl	8003a6c <HAL_GetTick>
 800783a:	4602      	mov	r2, r0
 800783c:	693b      	ldr	r3, [r7, #16]
 800783e:	1ad3      	subs	r3, r2, r3
 8007840:	2b02      	cmp	r3, #2
 8007842:	d901      	bls.n	8007848 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8007844:	2303      	movs	r3, #3
 8007846:	e1a1      	b.n	8007b8c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007848:	4b2d      	ldr	r3, [pc, #180]	; (8007900 <HAL_RCC_OscConfig+0x26c>)
 800784a:	681b      	ldr	r3, [r3, #0]
 800784c:	f003 0302 	and.w	r3, r3, #2
 8007850:	2b00      	cmp	r3, #0
 8007852:	d0f0      	beq.n	8007836 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007854:	4b2a      	ldr	r3, [pc, #168]	; (8007900 <HAL_RCC_OscConfig+0x26c>)
 8007856:	681b      	ldr	r3, [r3, #0]
 8007858:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800785c:	687b      	ldr	r3, [r7, #4]
 800785e:	695b      	ldr	r3, [r3, #20]
 8007860:	00db      	lsls	r3, r3, #3
 8007862:	4927      	ldr	r1, [pc, #156]	; (8007900 <HAL_RCC_OscConfig+0x26c>)
 8007864:	4313      	orrs	r3, r2
 8007866:	600b      	str	r3, [r1, #0]
 8007868:	e015      	b.n	8007896 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800786a:	4b26      	ldr	r3, [pc, #152]	; (8007904 <HAL_RCC_OscConfig+0x270>)
 800786c:	2200      	movs	r2, #0
 800786e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007870:	f7fc f8fc 	bl	8003a6c <HAL_GetTick>
 8007874:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007876:	e008      	b.n	800788a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007878:	f7fc f8f8 	bl	8003a6c <HAL_GetTick>
 800787c:	4602      	mov	r2, r0
 800787e:	693b      	ldr	r3, [r7, #16]
 8007880:	1ad3      	subs	r3, r2, r3
 8007882:	2b02      	cmp	r3, #2
 8007884:	d901      	bls.n	800788a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8007886:	2303      	movs	r3, #3
 8007888:	e180      	b.n	8007b8c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800788a:	4b1d      	ldr	r3, [pc, #116]	; (8007900 <HAL_RCC_OscConfig+0x26c>)
 800788c:	681b      	ldr	r3, [r3, #0]
 800788e:	f003 0302 	and.w	r3, r3, #2
 8007892:	2b00      	cmp	r3, #0
 8007894:	d1f0      	bne.n	8007878 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8007896:	687b      	ldr	r3, [r7, #4]
 8007898:	681b      	ldr	r3, [r3, #0]
 800789a:	f003 0308 	and.w	r3, r3, #8
 800789e:	2b00      	cmp	r3, #0
 80078a0:	d03a      	beq.n	8007918 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80078a2:	687b      	ldr	r3, [r7, #4]
 80078a4:	699b      	ldr	r3, [r3, #24]
 80078a6:	2b00      	cmp	r3, #0
 80078a8:	d019      	beq.n	80078de <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80078aa:	4b17      	ldr	r3, [pc, #92]	; (8007908 <HAL_RCC_OscConfig+0x274>)
 80078ac:	2201      	movs	r2, #1
 80078ae:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80078b0:	f7fc f8dc 	bl	8003a6c <HAL_GetTick>
 80078b4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80078b6:	e008      	b.n	80078ca <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80078b8:	f7fc f8d8 	bl	8003a6c <HAL_GetTick>
 80078bc:	4602      	mov	r2, r0
 80078be:	693b      	ldr	r3, [r7, #16]
 80078c0:	1ad3      	subs	r3, r2, r3
 80078c2:	2b02      	cmp	r3, #2
 80078c4:	d901      	bls.n	80078ca <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80078c6:	2303      	movs	r3, #3
 80078c8:	e160      	b.n	8007b8c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80078ca:	4b0d      	ldr	r3, [pc, #52]	; (8007900 <HAL_RCC_OscConfig+0x26c>)
 80078cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80078ce:	f003 0302 	and.w	r3, r3, #2
 80078d2:	2b00      	cmp	r3, #0
 80078d4:	d0f0      	beq.n	80078b8 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80078d6:	2001      	movs	r0, #1
 80078d8:	f000 face 	bl	8007e78 <RCC_Delay>
 80078dc:	e01c      	b.n	8007918 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80078de:	4b0a      	ldr	r3, [pc, #40]	; (8007908 <HAL_RCC_OscConfig+0x274>)
 80078e0:	2200      	movs	r2, #0
 80078e2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80078e4:	f7fc f8c2 	bl	8003a6c <HAL_GetTick>
 80078e8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80078ea:	e00f      	b.n	800790c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80078ec:	f7fc f8be 	bl	8003a6c <HAL_GetTick>
 80078f0:	4602      	mov	r2, r0
 80078f2:	693b      	ldr	r3, [r7, #16]
 80078f4:	1ad3      	subs	r3, r2, r3
 80078f6:	2b02      	cmp	r3, #2
 80078f8:	d908      	bls.n	800790c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80078fa:	2303      	movs	r3, #3
 80078fc:	e146      	b.n	8007b8c <HAL_RCC_OscConfig+0x4f8>
 80078fe:	bf00      	nop
 8007900:	40021000 	.word	0x40021000
 8007904:	42420000 	.word	0x42420000
 8007908:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800790c:	4b92      	ldr	r3, [pc, #584]	; (8007b58 <HAL_RCC_OscConfig+0x4c4>)
 800790e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007910:	f003 0302 	and.w	r3, r3, #2
 8007914:	2b00      	cmp	r3, #0
 8007916:	d1e9      	bne.n	80078ec <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8007918:	687b      	ldr	r3, [r7, #4]
 800791a:	681b      	ldr	r3, [r3, #0]
 800791c:	f003 0304 	and.w	r3, r3, #4
 8007920:	2b00      	cmp	r3, #0
 8007922:	f000 80a6 	beq.w	8007a72 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8007926:	2300      	movs	r3, #0
 8007928:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800792a:	4b8b      	ldr	r3, [pc, #556]	; (8007b58 <HAL_RCC_OscConfig+0x4c4>)
 800792c:	69db      	ldr	r3, [r3, #28]
 800792e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007932:	2b00      	cmp	r3, #0
 8007934:	d10d      	bne.n	8007952 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007936:	4b88      	ldr	r3, [pc, #544]	; (8007b58 <HAL_RCC_OscConfig+0x4c4>)
 8007938:	69db      	ldr	r3, [r3, #28]
 800793a:	4a87      	ldr	r2, [pc, #540]	; (8007b58 <HAL_RCC_OscConfig+0x4c4>)
 800793c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007940:	61d3      	str	r3, [r2, #28]
 8007942:	4b85      	ldr	r3, [pc, #532]	; (8007b58 <HAL_RCC_OscConfig+0x4c4>)
 8007944:	69db      	ldr	r3, [r3, #28]
 8007946:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800794a:	60bb      	str	r3, [r7, #8]
 800794c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800794e:	2301      	movs	r3, #1
 8007950:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007952:	4b82      	ldr	r3, [pc, #520]	; (8007b5c <HAL_RCC_OscConfig+0x4c8>)
 8007954:	681b      	ldr	r3, [r3, #0]
 8007956:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800795a:	2b00      	cmp	r3, #0
 800795c:	d118      	bne.n	8007990 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800795e:	4b7f      	ldr	r3, [pc, #508]	; (8007b5c <HAL_RCC_OscConfig+0x4c8>)
 8007960:	681b      	ldr	r3, [r3, #0]
 8007962:	4a7e      	ldr	r2, [pc, #504]	; (8007b5c <HAL_RCC_OscConfig+0x4c8>)
 8007964:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007968:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800796a:	f7fc f87f 	bl	8003a6c <HAL_GetTick>
 800796e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007970:	e008      	b.n	8007984 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007972:	f7fc f87b 	bl	8003a6c <HAL_GetTick>
 8007976:	4602      	mov	r2, r0
 8007978:	693b      	ldr	r3, [r7, #16]
 800797a:	1ad3      	subs	r3, r2, r3
 800797c:	2b64      	cmp	r3, #100	; 0x64
 800797e:	d901      	bls.n	8007984 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8007980:	2303      	movs	r3, #3
 8007982:	e103      	b.n	8007b8c <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007984:	4b75      	ldr	r3, [pc, #468]	; (8007b5c <HAL_RCC_OscConfig+0x4c8>)
 8007986:	681b      	ldr	r3, [r3, #0]
 8007988:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800798c:	2b00      	cmp	r3, #0
 800798e:	d0f0      	beq.n	8007972 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007990:	687b      	ldr	r3, [r7, #4]
 8007992:	68db      	ldr	r3, [r3, #12]
 8007994:	2b01      	cmp	r3, #1
 8007996:	d106      	bne.n	80079a6 <HAL_RCC_OscConfig+0x312>
 8007998:	4b6f      	ldr	r3, [pc, #444]	; (8007b58 <HAL_RCC_OscConfig+0x4c4>)
 800799a:	6a1b      	ldr	r3, [r3, #32]
 800799c:	4a6e      	ldr	r2, [pc, #440]	; (8007b58 <HAL_RCC_OscConfig+0x4c4>)
 800799e:	f043 0301 	orr.w	r3, r3, #1
 80079a2:	6213      	str	r3, [r2, #32]
 80079a4:	e02d      	b.n	8007a02 <HAL_RCC_OscConfig+0x36e>
 80079a6:	687b      	ldr	r3, [r7, #4]
 80079a8:	68db      	ldr	r3, [r3, #12]
 80079aa:	2b00      	cmp	r3, #0
 80079ac:	d10c      	bne.n	80079c8 <HAL_RCC_OscConfig+0x334>
 80079ae:	4b6a      	ldr	r3, [pc, #424]	; (8007b58 <HAL_RCC_OscConfig+0x4c4>)
 80079b0:	6a1b      	ldr	r3, [r3, #32]
 80079b2:	4a69      	ldr	r2, [pc, #420]	; (8007b58 <HAL_RCC_OscConfig+0x4c4>)
 80079b4:	f023 0301 	bic.w	r3, r3, #1
 80079b8:	6213      	str	r3, [r2, #32]
 80079ba:	4b67      	ldr	r3, [pc, #412]	; (8007b58 <HAL_RCC_OscConfig+0x4c4>)
 80079bc:	6a1b      	ldr	r3, [r3, #32]
 80079be:	4a66      	ldr	r2, [pc, #408]	; (8007b58 <HAL_RCC_OscConfig+0x4c4>)
 80079c0:	f023 0304 	bic.w	r3, r3, #4
 80079c4:	6213      	str	r3, [r2, #32]
 80079c6:	e01c      	b.n	8007a02 <HAL_RCC_OscConfig+0x36e>
 80079c8:	687b      	ldr	r3, [r7, #4]
 80079ca:	68db      	ldr	r3, [r3, #12]
 80079cc:	2b05      	cmp	r3, #5
 80079ce:	d10c      	bne.n	80079ea <HAL_RCC_OscConfig+0x356>
 80079d0:	4b61      	ldr	r3, [pc, #388]	; (8007b58 <HAL_RCC_OscConfig+0x4c4>)
 80079d2:	6a1b      	ldr	r3, [r3, #32]
 80079d4:	4a60      	ldr	r2, [pc, #384]	; (8007b58 <HAL_RCC_OscConfig+0x4c4>)
 80079d6:	f043 0304 	orr.w	r3, r3, #4
 80079da:	6213      	str	r3, [r2, #32]
 80079dc:	4b5e      	ldr	r3, [pc, #376]	; (8007b58 <HAL_RCC_OscConfig+0x4c4>)
 80079de:	6a1b      	ldr	r3, [r3, #32]
 80079e0:	4a5d      	ldr	r2, [pc, #372]	; (8007b58 <HAL_RCC_OscConfig+0x4c4>)
 80079e2:	f043 0301 	orr.w	r3, r3, #1
 80079e6:	6213      	str	r3, [r2, #32]
 80079e8:	e00b      	b.n	8007a02 <HAL_RCC_OscConfig+0x36e>
 80079ea:	4b5b      	ldr	r3, [pc, #364]	; (8007b58 <HAL_RCC_OscConfig+0x4c4>)
 80079ec:	6a1b      	ldr	r3, [r3, #32]
 80079ee:	4a5a      	ldr	r2, [pc, #360]	; (8007b58 <HAL_RCC_OscConfig+0x4c4>)
 80079f0:	f023 0301 	bic.w	r3, r3, #1
 80079f4:	6213      	str	r3, [r2, #32]
 80079f6:	4b58      	ldr	r3, [pc, #352]	; (8007b58 <HAL_RCC_OscConfig+0x4c4>)
 80079f8:	6a1b      	ldr	r3, [r3, #32]
 80079fa:	4a57      	ldr	r2, [pc, #348]	; (8007b58 <HAL_RCC_OscConfig+0x4c4>)
 80079fc:	f023 0304 	bic.w	r3, r3, #4
 8007a00:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8007a02:	687b      	ldr	r3, [r7, #4]
 8007a04:	68db      	ldr	r3, [r3, #12]
 8007a06:	2b00      	cmp	r3, #0
 8007a08:	d015      	beq.n	8007a36 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007a0a:	f7fc f82f 	bl	8003a6c <HAL_GetTick>
 8007a0e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007a10:	e00a      	b.n	8007a28 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007a12:	f7fc f82b 	bl	8003a6c <HAL_GetTick>
 8007a16:	4602      	mov	r2, r0
 8007a18:	693b      	ldr	r3, [r7, #16]
 8007a1a:	1ad3      	subs	r3, r2, r3
 8007a1c:	f241 3288 	movw	r2, #5000	; 0x1388
 8007a20:	4293      	cmp	r3, r2
 8007a22:	d901      	bls.n	8007a28 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8007a24:	2303      	movs	r3, #3
 8007a26:	e0b1      	b.n	8007b8c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007a28:	4b4b      	ldr	r3, [pc, #300]	; (8007b58 <HAL_RCC_OscConfig+0x4c4>)
 8007a2a:	6a1b      	ldr	r3, [r3, #32]
 8007a2c:	f003 0302 	and.w	r3, r3, #2
 8007a30:	2b00      	cmp	r3, #0
 8007a32:	d0ee      	beq.n	8007a12 <HAL_RCC_OscConfig+0x37e>
 8007a34:	e014      	b.n	8007a60 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007a36:	f7fc f819 	bl	8003a6c <HAL_GetTick>
 8007a3a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007a3c:	e00a      	b.n	8007a54 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007a3e:	f7fc f815 	bl	8003a6c <HAL_GetTick>
 8007a42:	4602      	mov	r2, r0
 8007a44:	693b      	ldr	r3, [r7, #16]
 8007a46:	1ad3      	subs	r3, r2, r3
 8007a48:	f241 3288 	movw	r2, #5000	; 0x1388
 8007a4c:	4293      	cmp	r3, r2
 8007a4e:	d901      	bls.n	8007a54 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8007a50:	2303      	movs	r3, #3
 8007a52:	e09b      	b.n	8007b8c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007a54:	4b40      	ldr	r3, [pc, #256]	; (8007b58 <HAL_RCC_OscConfig+0x4c4>)
 8007a56:	6a1b      	ldr	r3, [r3, #32]
 8007a58:	f003 0302 	and.w	r3, r3, #2
 8007a5c:	2b00      	cmp	r3, #0
 8007a5e:	d1ee      	bne.n	8007a3e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8007a60:	7dfb      	ldrb	r3, [r7, #23]
 8007a62:	2b01      	cmp	r3, #1
 8007a64:	d105      	bne.n	8007a72 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007a66:	4b3c      	ldr	r3, [pc, #240]	; (8007b58 <HAL_RCC_OscConfig+0x4c4>)
 8007a68:	69db      	ldr	r3, [r3, #28]
 8007a6a:	4a3b      	ldr	r2, [pc, #236]	; (8007b58 <HAL_RCC_OscConfig+0x4c4>)
 8007a6c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007a70:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8007a72:	687b      	ldr	r3, [r7, #4]
 8007a74:	69db      	ldr	r3, [r3, #28]
 8007a76:	2b00      	cmp	r3, #0
 8007a78:	f000 8087 	beq.w	8007b8a <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8007a7c:	4b36      	ldr	r3, [pc, #216]	; (8007b58 <HAL_RCC_OscConfig+0x4c4>)
 8007a7e:	685b      	ldr	r3, [r3, #4]
 8007a80:	f003 030c 	and.w	r3, r3, #12
 8007a84:	2b08      	cmp	r3, #8
 8007a86:	d061      	beq.n	8007b4c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8007a88:	687b      	ldr	r3, [r7, #4]
 8007a8a:	69db      	ldr	r3, [r3, #28]
 8007a8c:	2b02      	cmp	r3, #2
 8007a8e:	d146      	bne.n	8007b1e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007a90:	4b33      	ldr	r3, [pc, #204]	; (8007b60 <HAL_RCC_OscConfig+0x4cc>)
 8007a92:	2200      	movs	r2, #0
 8007a94:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007a96:	f7fb ffe9 	bl	8003a6c <HAL_GetTick>
 8007a9a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8007a9c:	e008      	b.n	8007ab0 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007a9e:	f7fb ffe5 	bl	8003a6c <HAL_GetTick>
 8007aa2:	4602      	mov	r2, r0
 8007aa4:	693b      	ldr	r3, [r7, #16]
 8007aa6:	1ad3      	subs	r3, r2, r3
 8007aa8:	2b02      	cmp	r3, #2
 8007aaa:	d901      	bls.n	8007ab0 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8007aac:	2303      	movs	r3, #3
 8007aae:	e06d      	b.n	8007b8c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8007ab0:	4b29      	ldr	r3, [pc, #164]	; (8007b58 <HAL_RCC_OscConfig+0x4c4>)
 8007ab2:	681b      	ldr	r3, [r3, #0]
 8007ab4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007ab8:	2b00      	cmp	r3, #0
 8007aba:	d1f0      	bne.n	8007a9e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8007abc:	687b      	ldr	r3, [r7, #4]
 8007abe:	6a1b      	ldr	r3, [r3, #32]
 8007ac0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007ac4:	d108      	bne.n	8007ad8 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8007ac6:	4b24      	ldr	r3, [pc, #144]	; (8007b58 <HAL_RCC_OscConfig+0x4c4>)
 8007ac8:	685b      	ldr	r3, [r3, #4]
 8007aca:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8007ace:	687b      	ldr	r3, [r7, #4]
 8007ad0:	689b      	ldr	r3, [r3, #8]
 8007ad2:	4921      	ldr	r1, [pc, #132]	; (8007b58 <HAL_RCC_OscConfig+0x4c4>)
 8007ad4:	4313      	orrs	r3, r2
 8007ad6:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8007ad8:	4b1f      	ldr	r3, [pc, #124]	; (8007b58 <HAL_RCC_OscConfig+0x4c4>)
 8007ada:	685b      	ldr	r3, [r3, #4]
 8007adc:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8007ae0:	687b      	ldr	r3, [r7, #4]
 8007ae2:	6a19      	ldr	r1, [r3, #32]
 8007ae4:	687b      	ldr	r3, [r7, #4]
 8007ae6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007ae8:	430b      	orrs	r3, r1
 8007aea:	491b      	ldr	r1, [pc, #108]	; (8007b58 <HAL_RCC_OscConfig+0x4c4>)
 8007aec:	4313      	orrs	r3, r2
 8007aee:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8007af0:	4b1b      	ldr	r3, [pc, #108]	; (8007b60 <HAL_RCC_OscConfig+0x4cc>)
 8007af2:	2201      	movs	r2, #1
 8007af4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007af6:	f7fb ffb9 	bl	8003a6c <HAL_GetTick>
 8007afa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8007afc:	e008      	b.n	8007b10 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007afe:	f7fb ffb5 	bl	8003a6c <HAL_GetTick>
 8007b02:	4602      	mov	r2, r0
 8007b04:	693b      	ldr	r3, [r7, #16]
 8007b06:	1ad3      	subs	r3, r2, r3
 8007b08:	2b02      	cmp	r3, #2
 8007b0a:	d901      	bls.n	8007b10 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8007b0c:	2303      	movs	r3, #3
 8007b0e:	e03d      	b.n	8007b8c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8007b10:	4b11      	ldr	r3, [pc, #68]	; (8007b58 <HAL_RCC_OscConfig+0x4c4>)
 8007b12:	681b      	ldr	r3, [r3, #0]
 8007b14:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007b18:	2b00      	cmp	r3, #0
 8007b1a:	d0f0      	beq.n	8007afe <HAL_RCC_OscConfig+0x46a>
 8007b1c:	e035      	b.n	8007b8a <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007b1e:	4b10      	ldr	r3, [pc, #64]	; (8007b60 <HAL_RCC_OscConfig+0x4cc>)
 8007b20:	2200      	movs	r2, #0
 8007b22:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007b24:	f7fb ffa2 	bl	8003a6c <HAL_GetTick>
 8007b28:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8007b2a:	e008      	b.n	8007b3e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007b2c:	f7fb ff9e 	bl	8003a6c <HAL_GetTick>
 8007b30:	4602      	mov	r2, r0
 8007b32:	693b      	ldr	r3, [r7, #16]
 8007b34:	1ad3      	subs	r3, r2, r3
 8007b36:	2b02      	cmp	r3, #2
 8007b38:	d901      	bls.n	8007b3e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8007b3a:	2303      	movs	r3, #3
 8007b3c:	e026      	b.n	8007b8c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8007b3e:	4b06      	ldr	r3, [pc, #24]	; (8007b58 <HAL_RCC_OscConfig+0x4c4>)
 8007b40:	681b      	ldr	r3, [r3, #0]
 8007b42:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007b46:	2b00      	cmp	r3, #0
 8007b48:	d1f0      	bne.n	8007b2c <HAL_RCC_OscConfig+0x498>
 8007b4a:	e01e      	b.n	8007b8a <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8007b4c:	687b      	ldr	r3, [r7, #4]
 8007b4e:	69db      	ldr	r3, [r3, #28]
 8007b50:	2b01      	cmp	r3, #1
 8007b52:	d107      	bne.n	8007b64 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8007b54:	2301      	movs	r3, #1
 8007b56:	e019      	b.n	8007b8c <HAL_RCC_OscConfig+0x4f8>
 8007b58:	40021000 	.word	0x40021000
 8007b5c:	40007000 	.word	0x40007000
 8007b60:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8007b64:	4b0b      	ldr	r3, [pc, #44]	; (8007b94 <HAL_RCC_OscConfig+0x500>)
 8007b66:	685b      	ldr	r3, [r3, #4]
 8007b68:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007b6a:	68fb      	ldr	r3, [r7, #12]
 8007b6c:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8007b70:	687b      	ldr	r3, [r7, #4]
 8007b72:	6a1b      	ldr	r3, [r3, #32]
 8007b74:	429a      	cmp	r2, r3
 8007b76:	d106      	bne.n	8007b86 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8007b78:	68fb      	ldr	r3, [r7, #12]
 8007b7a:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8007b7e:	687b      	ldr	r3, [r7, #4]
 8007b80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007b82:	429a      	cmp	r2, r3
 8007b84:	d001      	beq.n	8007b8a <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8007b86:	2301      	movs	r3, #1
 8007b88:	e000      	b.n	8007b8c <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8007b8a:	2300      	movs	r3, #0
}
 8007b8c:	4618      	mov	r0, r3
 8007b8e:	3718      	adds	r7, #24
 8007b90:	46bd      	mov	sp, r7
 8007b92:	bd80      	pop	{r7, pc}
 8007b94:	40021000 	.word	0x40021000

08007b98 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007b98:	b580      	push	{r7, lr}
 8007b9a:	b084      	sub	sp, #16
 8007b9c:	af00      	add	r7, sp, #0
 8007b9e:	6078      	str	r0, [r7, #4]
 8007ba0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8007ba2:	687b      	ldr	r3, [r7, #4]
 8007ba4:	2b00      	cmp	r3, #0
 8007ba6:	d101      	bne.n	8007bac <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8007ba8:	2301      	movs	r3, #1
 8007baa:	e0d0      	b.n	8007d4e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8007bac:	4b6a      	ldr	r3, [pc, #424]	; (8007d58 <HAL_RCC_ClockConfig+0x1c0>)
 8007bae:	681b      	ldr	r3, [r3, #0]
 8007bb0:	f003 0307 	and.w	r3, r3, #7
 8007bb4:	683a      	ldr	r2, [r7, #0]
 8007bb6:	429a      	cmp	r2, r3
 8007bb8:	d910      	bls.n	8007bdc <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007bba:	4b67      	ldr	r3, [pc, #412]	; (8007d58 <HAL_RCC_ClockConfig+0x1c0>)
 8007bbc:	681b      	ldr	r3, [r3, #0]
 8007bbe:	f023 0207 	bic.w	r2, r3, #7
 8007bc2:	4965      	ldr	r1, [pc, #404]	; (8007d58 <HAL_RCC_ClockConfig+0x1c0>)
 8007bc4:	683b      	ldr	r3, [r7, #0]
 8007bc6:	4313      	orrs	r3, r2
 8007bc8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007bca:	4b63      	ldr	r3, [pc, #396]	; (8007d58 <HAL_RCC_ClockConfig+0x1c0>)
 8007bcc:	681b      	ldr	r3, [r3, #0]
 8007bce:	f003 0307 	and.w	r3, r3, #7
 8007bd2:	683a      	ldr	r2, [r7, #0]
 8007bd4:	429a      	cmp	r2, r3
 8007bd6:	d001      	beq.n	8007bdc <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8007bd8:	2301      	movs	r3, #1
 8007bda:	e0b8      	b.n	8007d4e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007bdc:	687b      	ldr	r3, [r7, #4]
 8007bde:	681b      	ldr	r3, [r3, #0]
 8007be0:	f003 0302 	and.w	r3, r3, #2
 8007be4:	2b00      	cmp	r3, #0
 8007be6:	d020      	beq.n	8007c2a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007be8:	687b      	ldr	r3, [r7, #4]
 8007bea:	681b      	ldr	r3, [r3, #0]
 8007bec:	f003 0304 	and.w	r3, r3, #4
 8007bf0:	2b00      	cmp	r3, #0
 8007bf2:	d005      	beq.n	8007c00 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8007bf4:	4b59      	ldr	r3, [pc, #356]	; (8007d5c <HAL_RCC_ClockConfig+0x1c4>)
 8007bf6:	685b      	ldr	r3, [r3, #4]
 8007bf8:	4a58      	ldr	r2, [pc, #352]	; (8007d5c <HAL_RCC_ClockConfig+0x1c4>)
 8007bfa:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8007bfe:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007c00:	687b      	ldr	r3, [r7, #4]
 8007c02:	681b      	ldr	r3, [r3, #0]
 8007c04:	f003 0308 	and.w	r3, r3, #8
 8007c08:	2b00      	cmp	r3, #0
 8007c0a:	d005      	beq.n	8007c18 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8007c0c:	4b53      	ldr	r3, [pc, #332]	; (8007d5c <HAL_RCC_ClockConfig+0x1c4>)
 8007c0e:	685b      	ldr	r3, [r3, #4]
 8007c10:	4a52      	ldr	r2, [pc, #328]	; (8007d5c <HAL_RCC_ClockConfig+0x1c4>)
 8007c12:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8007c16:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007c18:	4b50      	ldr	r3, [pc, #320]	; (8007d5c <HAL_RCC_ClockConfig+0x1c4>)
 8007c1a:	685b      	ldr	r3, [r3, #4]
 8007c1c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8007c20:	687b      	ldr	r3, [r7, #4]
 8007c22:	689b      	ldr	r3, [r3, #8]
 8007c24:	494d      	ldr	r1, [pc, #308]	; (8007d5c <HAL_RCC_ClockConfig+0x1c4>)
 8007c26:	4313      	orrs	r3, r2
 8007c28:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007c2a:	687b      	ldr	r3, [r7, #4]
 8007c2c:	681b      	ldr	r3, [r3, #0]
 8007c2e:	f003 0301 	and.w	r3, r3, #1
 8007c32:	2b00      	cmp	r3, #0
 8007c34:	d040      	beq.n	8007cb8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007c36:	687b      	ldr	r3, [r7, #4]
 8007c38:	685b      	ldr	r3, [r3, #4]
 8007c3a:	2b01      	cmp	r3, #1
 8007c3c:	d107      	bne.n	8007c4e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007c3e:	4b47      	ldr	r3, [pc, #284]	; (8007d5c <HAL_RCC_ClockConfig+0x1c4>)
 8007c40:	681b      	ldr	r3, [r3, #0]
 8007c42:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007c46:	2b00      	cmp	r3, #0
 8007c48:	d115      	bne.n	8007c76 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007c4a:	2301      	movs	r3, #1
 8007c4c:	e07f      	b.n	8007d4e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8007c4e:	687b      	ldr	r3, [r7, #4]
 8007c50:	685b      	ldr	r3, [r3, #4]
 8007c52:	2b02      	cmp	r3, #2
 8007c54:	d107      	bne.n	8007c66 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007c56:	4b41      	ldr	r3, [pc, #260]	; (8007d5c <HAL_RCC_ClockConfig+0x1c4>)
 8007c58:	681b      	ldr	r3, [r3, #0]
 8007c5a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007c5e:	2b00      	cmp	r3, #0
 8007c60:	d109      	bne.n	8007c76 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007c62:	2301      	movs	r3, #1
 8007c64:	e073      	b.n	8007d4e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007c66:	4b3d      	ldr	r3, [pc, #244]	; (8007d5c <HAL_RCC_ClockConfig+0x1c4>)
 8007c68:	681b      	ldr	r3, [r3, #0]
 8007c6a:	f003 0302 	and.w	r3, r3, #2
 8007c6e:	2b00      	cmp	r3, #0
 8007c70:	d101      	bne.n	8007c76 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007c72:	2301      	movs	r3, #1
 8007c74:	e06b      	b.n	8007d4e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8007c76:	4b39      	ldr	r3, [pc, #228]	; (8007d5c <HAL_RCC_ClockConfig+0x1c4>)
 8007c78:	685b      	ldr	r3, [r3, #4]
 8007c7a:	f023 0203 	bic.w	r2, r3, #3
 8007c7e:	687b      	ldr	r3, [r7, #4]
 8007c80:	685b      	ldr	r3, [r3, #4]
 8007c82:	4936      	ldr	r1, [pc, #216]	; (8007d5c <HAL_RCC_ClockConfig+0x1c4>)
 8007c84:	4313      	orrs	r3, r2
 8007c86:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8007c88:	f7fb fef0 	bl	8003a6c <HAL_GetTick>
 8007c8c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007c8e:	e00a      	b.n	8007ca6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007c90:	f7fb feec 	bl	8003a6c <HAL_GetTick>
 8007c94:	4602      	mov	r2, r0
 8007c96:	68fb      	ldr	r3, [r7, #12]
 8007c98:	1ad3      	subs	r3, r2, r3
 8007c9a:	f241 3288 	movw	r2, #5000	; 0x1388
 8007c9e:	4293      	cmp	r3, r2
 8007ca0:	d901      	bls.n	8007ca6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8007ca2:	2303      	movs	r3, #3
 8007ca4:	e053      	b.n	8007d4e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007ca6:	4b2d      	ldr	r3, [pc, #180]	; (8007d5c <HAL_RCC_ClockConfig+0x1c4>)
 8007ca8:	685b      	ldr	r3, [r3, #4]
 8007caa:	f003 020c 	and.w	r2, r3, #12
 8007cae:	687b      	ldr	r3, [r7, #4]
 8007cb0:	685b      	ldr	r3, [r3, #4]
 8007cb2:	009b      	lsls	r3, r3, #2
 8007cb4:	429a      	cmp	r2, r3
 8007cb6:	d1eb      	bne.n	8007c90 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8007cb8:	4b27      	ldr	r3, [pc, #156]	; (8007d58 <HAL_RCC_ClockConfig+0x1c0>)
 8007cba:	681b      	ldr	r3, [r3, #0]
 8007cbc:	f003 0307 	and.w	r3, r3, #7
 8007cc0:	683a      	ldr	r2, [r7, #0]
 8007cc2:	429a      	cmp	r2, r3
 8007cc4:	d210      	bcs.n	8007ce8 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007cc6:	4b24      	ldr	r3, [pc, #144]	; (8007d58 <HAL_RCC_ClockConfig+0x1c0>)
 8007cc8:	681b      	ldr	r3, [r3, #0]
 8007cca:	f023 0207 	bic.w	r2, r3, #7
 8007cce:	4922      	ldr	r1, [pc, #136]	; (8007d58 <HAL_RCC_ClockConfig+0x1c0>)
 8007cd0:	683b      	ldr	r3, [r7, #0]
 8007cd2:	4313      	orrs	r3, r2
 8007cd4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007cd6:	4b20      	ldr	r3, [pc, #128]	; (8007d58 <HAL_RCC_ClockConfig+0x1c0>)
 8007cd8:	681b      	ldr	r3, [r3, #0]
 8007cda:	f003 0307 	and.w	r3, r3, #7
 8007cde:	683a      	ldr	r2, [r7, #0]
 8007ce0:	429a      	cmp	r2, r3
 8007ce2:	d001      	beq.n	8007ce8 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8007ce4:	2301      	movs	r3, #1
 8007ce6:	e032      	b.n	8007d4e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007ce8:	687b      	ldr	r3, [r7, #4]
 8007cea:	681b      	ldr	r3, [r3, #0]
 8007cec:	f003 0304 	and.w	r3, r3, #4
 8007cf0:	2b00      	cmp	r3, #0
 8007cf2:	d008      	beq.n	8007d06 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007cf4:	4b19      	ldr	r3, [pc, #100]	; (8007d5c <HAL_RCC_ClockConfig+0x1c4>)
 8007cf6:	685b      	ldr	r3, [r3, #4]
 8007cf8:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8007cfc:	687b      	ldr	r3, [r7, #4]
 8007cfe:	68db      	ldr	r3, [r3, #12]
 8007d00:	4916      	ldr	r1, [pc, #88]	; (8007d5c <HAL_RCC_ClockConfig+0x1c4>)
 8007d02:	4313      	orrs	r3, r2
 8007d04:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007d06:	687b      	ldr	r3, [r7, #4]
 8007d08:	681b      	ldr	r3, [r3, #0]
 8007d0a:	f003 0308 	and.w	r3, r3, #8
 8007d0e:	2b00      	cmp	r3, #0
 8007d10:	d009      	beq.n	8007d26 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8007d12:	4b12      	ldr	r3, [pc, #72]	; (8007d5c <HAL_RCC_ClockConfig+0x1c4>)
 8007d14:	685b      	ldr	r3, [r3, #4]
 8007d16:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8007d1a:	687b      	ldr	r3, [r7, #4]
 8007d1c:	691b      	ldr	r3, [r3, #16]
 8007d1e:	00db      	lsls	r3, r3, #3
 8007d20:	490e      	ldr	r1, [pc, #56]	; (8007d5c <HAL_RCC_ClockConfig+0x1c4>)
 8007d22:	4313      	orrs	r3, r2
 8007d24:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8007d26:	f000 f821 	bl	8007d6c <HAL_RCC_GetSysClockFreq>
 8007d2a:	4602      	mov	r2, r0
 8007d2c:	4b0b      	ldr	r3, [pc, #44]	; (8007d5c <HAL_RCC_ClockConfig+0x1c4>)
 8007d2e:	685b      	ldr	r3, [r3, #4]
 8007d30:	091b      	lsrs	r3, r3, #4
 8007d32:	f003 030f 	and.w	r3, r3, #15
 8007d36:	490a      	ldr	r1, [pc, #40]	; (8007d60 <HAL_RCC_ClockConfig+0x1c8>)
 8007d38:	5ccb      	ldrb	r3, [r1, r3]
 8007d3a:	fa22 f303 	lsr.w	r3, r2, r3
 8007d3e:	4a09      	ldr	r2, [pc, #36]	; (8007d64 <HAL_RCC_ClockConfig+0x1cc>)
 8007d40:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8007d42:	4b09      	ldr	r3, [pc, #36]	; (8007d68 <HAL_RCC_ClockConfig+0x1d0>)
 8007d44:	681b      	ldr	r3, [r3, #0]
 8007d46:	4618      	mov	r0, r3
 8007d48:	f7fb fe4e 	bl	80039e8 <HAL_InitTick>

  return HAL_OK;
 8007d4c:	2300      	movs	r3, #0
}
 8007d4e:	4618      	mov	r0, r3
 8007d50:	3710      	adds	r7, #16
 8007d52:	46bd      	mov	sp, r7
 8007d54:	bd80      	pop	{r7, pc}
 8007d56:	bf00      	nop
 8007d58:	40022000 	.word	0x40022000
 8007d5c:	40021000 	.word	0x40021000
 8007d60:	0802e280 	.word	0x0802e280
 8007d64:	20000010 	.word	0x20000010
 8007d68:	20000014 	.word	0x20000014

08007d6c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007d6c:	b480      	push	{r7}
 8007d6e:	b087      	sub	sp, #28
 8007d70:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8007d72:	2300      	movs	r3, #0
 8007d74:	60fb      	str	r3, [r7, #12]
 8007d76:	2300      	movs	r3, #0
 8007d78:	60bb      	str	r3, [r7, #8]
 8007d7a:	2300      	movs	r3, #0
 8007d7c:	617b      	str	r3, [r7, #20]
 8007d7e:	2300      	movs	r3, #0
 8007d80:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8007d82:	2300      	movs	r3, #0
 8007d84:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8007d86:	4b1e      	ldr	r3, [pc, #120]	; (8007e00 <HAL_RCC_GetSysClockFreq+0x94>)
 8007d88:	685b      	ldr	r3, [r3, #4]
 8007d8a:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8007d8c:	68fb      	ldr	r3, [r7, #12]
 8007d8e:	f003 030c 	and.w	r3, r3, #12
 8007d92:	2b04      	cmp	r3, #4
 8007d94:	d002      	beq.n	8007d9c <HAL_RCC_GetSysClockFreq+0x30>
 8007d96:	2b08      	cmp	r3, #8
 8007d98:	d003      	beq.n	8007da2 <HAL_RCC_GetSysClockFreq+0x36>
 8007d9a:	e027      	b.n	8007dec <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8007d9c:	4b19      	ldr	r3, [pc, #100]	; (8007e04 <HAL_RCC_GetSysClockFreq+0x98>)
 8007d9e:	613b      	str	r3, [r7, #16]
      break;
 8007da0:	e027      	b.n	8007df2 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8007da2:	68fb      	ldr	r3, [r7, #12]
 8007da4:	0c9b      	lsrs	r3, r3, #18
 8007da6:	f003 030f 	and.w	r3, r3, #15
 8007daa:	4a17      	ldr	r2, [pc, #92]	; (8007e08 <HAL_RCC_GetSysClockFreq+0x9c>)
 8007dac:	5cd3      	ldrb	r3, [r2, r3]
 8007dae:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8007db0:	68fb      	ldr	r3, [r7, #12]
 8007db2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007db6:	2b00      	cmp	r3, #0
 8007db8:	d010      	beq.n	8007ddc <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8007dba:	4b11      	ldr	r3, [pc, #68]	; (8007e00 <HAL_RCC_GetSysClockFreq+0x94>)
 8007dbc:	685b      	ldr	r3, [r3, #4]
 8007dbe:	0c5b      	lsrs	r3, r3, #17
 8007dc0:	f003 0301 	and.w	r3, r3, #1
 8007dc4:	4a11      	ldr	r2, [pc, #68]	; (8007e0c <HAL_RCC_GetSysClockFreq+0xa0>)
 8007dc6:	5cd3      	ldrb	r3, [r2, r3]
 8007dc8:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8007dca:	687b      	ldr	r3, [r7, #4]
 8007dcc:	4a0d      	ldr	r2, [pc, #52]	; (8007e04 <HAL_RCC_GetSysClockFreq+0x98>)
 8007dce:	fb03 f202 	mul.w	r2, r3, r2
 8007dd2:	68bb      	ldr	r3, [r7, #8]
 8007dd4:	fbb2 f3f3 	udiv	r3, r2, r3
 8007dd8:	617b      	str	r3, [r7, #20]
 8007dda:	e004      	b.n	8007de6 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8007ddc:	687b      	ldr	r3, [r7, #4]
 8007dde:	4a0c      	ldr	r2, [pc, #48]	; (8007e10 <HAL_RCC_GetSysClockFreq+0xa4>)
 8007de0:	fb02 f303 	mul.w	r3, r2, r3
 8007de4:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8007de6:	697b      	ldr	r3, [r7, #20]
 8007de8:	613b      	str	r3, [r7, #16]
      break;
 8007dea:	e002      	b.n	8007df2 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8007dec:	4b05      	ldr	r3, [pc, #20]	; (8007e04 <HAL_RCC_GetSysClockFreq+0x98>)
 8007dee:	613b      	str	r3, [r7, #16]
      break;
 8007df0:	bf00      	nop
    }
  }
  return sysclockfreq;
 8007df2:	693b      	ldr	r3, [r7, #16]
}
 8007df4:	4618      	mov	r0, r3
 8007df6:	371c      	adds	r7, #28
 8007df8:	46bd      	mov	sp, r7
 8007dfa:	bc80      	pop	{r7}
 8007dfc:	4770      	bx	lr
 8007dfe:	bf00      	nop
 8007e00:	40021000 	.word	0x40021000
 8007e04:	007a1200 	.word	0x007a1200
 8007e08:	0802e298 	.word	0x0802e298
 8007e0c:	0802e2a8 	.word	0x0802e2a8
 8007e10:	003d0900 	.word	0x003d0900

08007e14 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007e14:	b480      	push	{r7}
 8007e16:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007e18:	4b02      	ldr	r3, [pc, #8]	; (8007e24 <HAL_RCC_GetHCLKFreq+0x10>)
 8007e1a:	681b      	ldr	r3, [r3, #0]
}
 8007e1c:	4618      	mov	r0, r3
 8007e1e:	46bd      	mov	sp, r7
 8007e20:	bc80      	pop	{r7}
 8007e22:	4770      	bx	lr
 8007e24:	20000010 	.word	0x20000010

08007e28 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007e28:	b580      	push	{r7, lr}
 8007e2a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8007e2c:	f7ff fff2 	bl	8007e14 <HAL_RCC_GetHCLKFreq>
 8007e30:	4602      	mov	r2, r0
 8007e32:	4b05      	ldr	r3, [pc, #20]	; (8007e48 <HAL_RCC_GetPCLK1Freq+0x20>)
 8007e34:	685b      	ldr	r3, [r3, #4]
 8007e36:	0a1b      	lsrs	r3, r3, #8
 8007e38:	f003 0307 	and.w	r3, r3, #7
 8007e3c:	4903      	ldr	r1, [pc, #12]	; (8007e4c <HAL_RCC_GetPCLK1Freq+0x24>)
 8007e3e:	5ccb      	ldrb	r3, [r1, r3]
 8007e40:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007e44:	4618      	mov	r0, r3
 8007e46:	bd80      	pop	{r7, pc}
 8007e48:	40021000 	.word	0x40021000
 8007e4c:	0802e290 	.word	0x0802e290

08007e50 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007e50:	b580      	push	{r7, lr}
 8007e52:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8007e54:	f7ff ffde 	bl	8007e14 <HAL_RCC_GetHCLKFreq>
 8007e58:	4602      	mov	r2, r0
 8007e5a:	4b05      	ldr	r3, [pc, #20]	; (8007e70 <HAL_RCC_GetPCLK2Freq+0x20>)
 8007e5c:	685b      	ldr	r3, [r3, #4]
 8007e5e:	0adb      	lsrs	r3, r3, #11
 8007e60:	f003 0307 	and.w	r3, r3, #7
 8007e64:	4903      	ldr	r1, [pc, #12]	; (8007e74 <HAL_RCC_GetPCLK2Freq+0x24>)
 8007e66:	5ccb      	ldrb	r3, [r1, r3]
 8007e68:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007e6c:	4618      	mov	r0, r3
 8007e6e:	bd80      	pop	{r7, pc}
 8007e70:	40021000 	.word	0x40021000
 8007e74:	0802e290 	.word	0x0802e290

08007e78 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8007e78:	b480      	push	{r7}
 8007e7a:	b085      	sub	sp, #20
 8007e7c:	af00      	add	r7, sp, #0
 8007e7e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8007e80:	4b0a      	ldr	r3, [pc, #40]	; (8007eac <RCC_Delay+0x34>)
 8007e82:	681b      	ldr	r3, [r3, #0]
 8007e84:	4a0a      	ldr	r2, [pc, #40]	; (8007eb0 <RCC_Delay+0x38>)
 8007e86:	fba2 2303 	umull	r2, r3, r2, r3
 8007e8a:	0a5b      	lsrs	r3, r3, #9
 8007e8c:	687a      	ldr	r2, [r7, #4]
 8007e8e:	fb02 f303 	mul.w	r3, r2, r3
 8007e92:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8007e94:	bf00      	nop
  }
  while (Delay --);
 8007e96:	68fb      	ldr	r3, [r7, #12]
 8007e98:	1e5a      	subs	r2, r3, #1
 8007e9a:	60fa      	str	r2, [r7, #12]
 8007e9c:	2b00      	cmp	r3, #0
 8007e9e:	d1f9      	bne.n	8007e94 <RCC_Delay+0x1c>
}
 8007ea0:	bf00      	nop
 8007ea2:	bf00      	nop
 8007ea4:	3714      	adds	r7, #20
 8007ea6:	46bd      	mov	sp, r7
 8007ea8:	bc80      	pop	{r7}
 8007eaa:	4770      	bx	lr
 8007eac:	20000010 	.word	0x20000010
 8007eb0:	10624dd3 	.word	0x10624dd3

08007eb4 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8007eb4:	b580      	push	{r7, lr}
 8007eb6:	b086      	sub	sp, #24
 8007eb8:	af00      	add	r7, sp, #0
 8007eba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8007ebc:	2300      	movs	r3, #0
 8007ebe:	613b      	str	r3, [r7, #16]
 8007ec0:	2300      	movs	r3, #0
 8007ec2:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8007ec4:	687b      	ldr	r3, [r7, #4]
 8007ec6:	681b      	ldr	r3, [r3, #0]
 8007ec8:	f003 0301 	and.w	r3, r3, #1
 8007ecc:	2b00      	cmp	r3, #0
 8007ece:	d07d      	beq.n	8007fcc <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8007ed0:	2300      	movs	r3, #0
 8007ed2:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8007ed4:	4b4f      	ldr	r3, [pc, #316]	; (8008014 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007ed6:	69db      	ldr	r3, [r3, #28]
 8007ed8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007edc:	2b00      	cmp	r3, #0
 8007ede:	d10d      	bne.n	8007efc <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007ee0:	4b4c      	ldr	r3, [pc, #304]	; (8008014 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007ee2:	69db      	ldr	r3, [r3, #28]
 8007ee4:	4a4b      	ldr	r2, [pc, #300]	; (8008014 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007ee6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007eea:	61d3      	str	r3, [r2, #28]
 8007eec:	4b49      	ldr	r3, [pc, #292]	; (8008014 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007eee:	69db      	ldr	r3, [r3, #28]
 8007ef0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007ef4:	60bb      	str	r3, [r7, #8]
 8007ef6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8007ef8:	2301      	movs	r3, #1
 8007efa:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007efc:	4b46      	ldr	r3, [pc, #280]	; (8008018 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8007efe:	681b      	ldr	r3, [r3, #0]
 8007f00:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007f04:	2b00      	cmp	r3, #0
 8007f06:	d118      	bne.n	8007f3a <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8007f08:	4b43      	ldr	r3, [pc, #268]	; (8008018 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8007f0a:	681b      	ldr	r3, [r3, #0]
 8007f0c:	4a42      	ldr	r2, [pc, #264]	; (8008018 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8007f0e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007f12:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8007f14:	f7fb fdaa 	bl	8003a6c <HAL_GetTick>
 8007f18:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007f1a:	e008      	b.n	8007f2e <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007f1c:	f7fb fda6 	bl	8003a6c <HAL_GetTick>
 8007f20:	4602      	mov	r2, r0
 8007f22:	693b      	ldr	r3, [r7, #16]
 8007f24:	1ad3      	subs	r3, r2, r3
 8007f26:	2b64      	cmp	r3, #100	; 0x64
 8007f28:	d901      	bls.n	8007f2e <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8007f2a:	2303      	movs	r3, #3
 8007f2c:	e06d      	b.n	800800a <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007f2e:	4b3a      	ldr	r3, [pc, #232]	; (8008018 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8007f30:	681b      	ldr	r3, [r3, #0]
 8007f32:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007f36:	2b00      	cmp	r3, #0
 8007f38:	d0f0      	beq.n	8007f1c <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8007f3a:	4b36      	ldr	r3, [pc, #216]	; (8008014 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007f3c:	6a1b      	ldr	r3, [r3, #32]
 8007f3e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007f42:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8007f44:	68fb      	ldr	r3, [r7, #12]
 8007f46:	2b00      	cmp	r3, #0
 8007f48:	d02e      	beq.n	8007fa8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8007f4a:	687b      	ldr	r3, [r7, #4]
 8007f4c:	685b      	ldr	r3, [r3, #4]
 8007f4e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007f52:	68fa      	ldr	r2, [r7, #12]
 8007f54:	429a      	cmp	r2, r3
 8007f56:	d027      	beq.n	8007fa8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8007f58:	4b2e      	ldr	r3, [pc, #184]	; (8008014 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007f5a:	6a1b      	ldr	r3, [r3, #32]
 8007f5c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007f60:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8007f62:	4b2e      	ldr	r3, [pc, #184]	; (800801c <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8007f64:	2201      	movs	r2, #1
 8007f66:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8007f68:	4b2c      	ldr	r3, [pc, #176]	; (800801c <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8007f6a:	2200      	movs	r2, #0
 8007f6c:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8007f6e:	4a29      	ldr	r2, [pc, #164]	; (8008014 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007f70:	68fb      	ldr	r3, [r7, #12]
 8007f72:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8007f74:	68fb      	ldr	r3, [r7, #12]
 8007f76:	f003 0301 	and.w	r3, r3, #1
 8007f7a:	2b00      	cmp	r3, #0
 8007f7c:	d014      	beq.n	8007fa8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007f7e:	f7fb fd75 	bl	8003a6c <HAL_GetTick>
 8007f82:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007f84:	e00a      	b.n	8007f9c <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007f86:	f7fb fd71 	bl	8003a6c <HAL_GetTick>
 8007f8a:	4602      	mov	r2, r0
 8007f8c:	693b      	ldr	r3, [r7, #16]
 8007f8e:	1ad3      	subs	r3, r2, r3
 8007f90:	f241 3288 	movw	r2, #5000	; 0x1388
 8007f94:	4293      	cmp	r3, r2
 8007f96:	d901      	bls.n	8007f9c <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8007f98:	2303      	movs	r3, #3
 8007f9a:	e036      	b.n	800800a <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007f9c:	4b1d      	ldr	r3, [pc, #116]	; (8008014 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007f9e:	6a1b      	ldr	r3, [r3, #32]
 8007fa0:	f003 0302 	and.w	r3, r3, #2
 8007fa4:	2b00      	cmp	r3, #0
 8007fa6:	d0ee      	beq.n	8007f86 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8007fa8:	4b1a      	ldr	r3, [pc, #104]	; (8008014 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007faa:	6a1b      	ldr	r3, [r3, #32]
 8007fac:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8007fb0:	687b      	ldr	r3, [r7, #4]
 8007fb2:	685b      	ldr	r3, [r3, #4]
 8007fb4:	4917      	ldr	r1, [pc, #92]	; (8008014 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007fb6:	4313      	orrs	r3, r2
 8007fb8:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8007fba:	7dfb      	ldrb	r3, [r7, #23]
 8007fbc:	2b01      	cmp	r3, #1
 8007fbe:	d105      	bne.n	8007fcc <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007fc0:	4b14      	ldr	r3, [pc, #80]	; (8008014 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007fc2:	69db      	ldr	r3, [r3, #28]
 8007fc4:	4a13      	ldr	r2, [pc, #76]	; (8008014 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007fc6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007fca:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8007fcc:	687b      	ldr	r3, [r7, #4]
 8007fce:	681b      	ldr	r3, [r3, #0]
 8007fd0:	f003 0302 	and.w	r3, r3, #2
 8007fd4:	2b00      	cmp	r3, #0
 8007fd6:	d008      	beq.n	8007fea <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8007fd8:	4b0e      	ldr	r3, [pc, #56]	; (8008014 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007fda:	685b      	ldr	r3, [r3, #4]
 8007fdc:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8007fe0:	687b      	ldr	r3, [r7, #4]
 8007fe2:	689b      	ldr	r3, [r3, #8]
 8007fe4:	490b      	ldr	r1, [pc, #44]	; (8008014 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007fe6:	4313      	orrs	r3, r2
 8007fe8:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8007fea:	687b      	ldr	r3, [r7, #4]
 8007fec:	681b      	ldr	r3, [r3, #0]
 8007fee:	f003 0310 	and.w	r3, r3, #16
 8007ff2:	2b00      	cmp	r3, #0
 8007ff4:	d008      	beq.n	8008008 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8007ff6:	4b07      	ldr	r3, [pc, #28]	; (8008014 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007ff8:	685b      	ldr	r3, [r3, #4]
 8007ffa:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8007ffe:	687b      	ldr	r3, [r7, #4]
 8008000:	695b      	ldr	r3, [r3, #20]
 8008002:	4904      	ldr	r1, [pc, #16]	; (8008014 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8008004:	4313      	orrs	r3, r2
 8008006:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8008008:	2300      	movs	r3, #0
}
 800800a:	4618      	mov	r0, r3
 800800c:	3718      	adds	r7, #24
 800800e:	46bd      	mov	sp, r7
 8008010:	bd80      	pop	{r7, pc}
 8008012:	bf00      	nop
 8008014:	40021000 	.word	0x40021000
 8008018:	40007000 	.word	0x40007000
 800801c:	42420440 	.word	0x42420440

08008020 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8008020:	b580      	push	{r7, lr}
 8008022:	b088      	sub	sp, #32
 8008024:	af00      	add	r7, sp, #0
 8008026:	6078      	str	r0, [r7, #4]
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  static const uint8_t aPLLMULFactorTable[16U] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
  static const uint8_t aPredivFactorTable[2U] = {1, 2};

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 8008028:	2300      	movs	r3, #0
 800802a:	617b      	str	r3, [r7, #20]
 800802c:	2300      	movs	r3, #0
 800802e:	61fb      	str	r3, [r7, #28]
 8008030:	2300      	movs	r3, #0
 8008032:	613b      	str	r3, [r7, #16]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 8008034:	2300      	movs	r3, #0
 8008036:	60fb      	str	r3, [r7, #12]
 8008038:	2300      	movs	r3, #0
 800803a:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 800803c:	687b      	ldr	r3, [r7, #4]
 800803e:	3b01      	subs	r3, #1
 8008040:	2b0f      	cmp	r3, #15
 8008042:	f200 80af 	bhi.w	80081a4 <HAL_RCCEx_GetPeriphCLKFreq+0x184>
 8008046:	a201      	add	r2, pc, #4	; (adr r2, 800804c <HAL_RCCEx_GetPeriphCLKFreq+0x2c>)
 8008048:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800804c:	08008123 	.word	0x08008123
 8008050:	08008189 	.word	0x08008189
 8008054:	080081a5 	.word	0x080081a5
 8008058:	08008113 	.word	0x08008113
 800805c:	080081a5 	.word	0x080081a5
 8008060:	080081a5 	.word	0x080081a5
 8008064:	080081a5 	.word	0x080081a5
 8008068:	0800811b 	.word	0x0800811b
 800806c:	080081a5 	.word	0x080081a5
 8008070:	080081a5 	.word	0x080081a5
 8008074:	080081a5 	.word	0x080081a5
 8008078:	080081a5 	.word	0x080081a5
 800807c:	080081a5 	.word	0x080081a5
 8008080:	080081a5 	.word	0x080081a5
 8008084:	080081a5 	.word	0x080081a5
 8008088:	0800808d 	.word	0x0800808d
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
    case RCC_PERIPHCLK_USB:
    {
      /* Get RCC configuration ------------------------------------------------------*/
      temp_reg = RCC->CFGR;
 800808c:	4b4a      	ldr	r3, [pc, #296]	; (80081b8 <HAL_RCCEx_GetPeriphCLKFreq+0x198>)
 800808e:	685b      	ldr	r3, [r3, #4]
 8008090:	60fb      	str	r3, [r7, #12]

      /* Check if PLL is enabled */
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 8008092:	4b49      	ldr	r3, [pc, #292]	; (80081b8 <HAL_RCCEx_GetPeriphCLKFreq+0x198>)
 8008094:	681b      	ldr	r3, [r3, #0]
 8008096:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800809a:	2b00      	cmp	r3, #0
 800809c:	f000 8084 	beq.w	80081a8 <HAL_RCCEx_GetPeriphCLKFreq+0x188>
      {
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80080a0:	68fb      	ldr	r3, [r7, #12]
 80080a2:	0c9b      	lsrs	r3, r3, #18
 80080a4:	f003 030f 	and.w	r3, r3, #15
 80080a8:	4a44      	ldr	r2, [pc, #272]	; (80081bc <HAL_RCCEx_GetPeriphCLKFreq+0x19c>)
 80080aa:	5cd3      	ldrb	r3, [r2, r3]
 80080ac:	613b      	str	r3, [r7, #16]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80080ae:	68fb      	ldr	r3, [r7, #12]
 80080b0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80080b4:	2b00      	cmp	r3, #0
 80080b6:	d015      	beq.n	80080e4 <HAL_RCCEx_GetPeriphCLKFreq+0xc4>
        {
#if defined(STM32F105xC) || defined(STM32F107xC) || defined(STM32F100xB)\
 || defined(STM32F100xE)
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80080b8:	4b3f      	ldr	r3, [pc, #252]	; (80081b8 <HAL_RCCEx_GetPeriphCLKFreq+0x198>)
 80080ba:	685b      	ldr	r3, [r3, #4]
 80080bc:	0c5b      	lsrs	r3, r3, #17
 80080be:	f003 0301 	and.w	r3, r3, #1
 80080c2:	4a3f      	ldr	r2, [pc, #252]	; (80081c0 <HAL_RCCEx_GetPeriphCLKFreq+0x1a0>)
 80080c4:	5cd3      	ldrb	r3, [r2, r3]
 80080c6:	617b      	str	r3, [r7, #20]
          if (pllmul == aPLLMULFactorTable[(uint32_t)(RCC_CFGR_PLLMULL6_5) >> RCC_CFGR_PLLMULL_Pos])
          {
            pllclk = pllclk / 2;
          }
#else
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80080c8:	68fb      	ldr	r3, [r7, #12]
 80080ca:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80080ce:	2b00      	cmp	r3, #0
 80080d0:	d00d      	beq.n	80080ee <HAL_RCCEx_GetPeriphCLKFreq+0xce>
          {
            /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 80080d2:	4a3c      	ldr	r2, [pc, #240]	; (80081c4 <HAL_RCCEx_GetPeriphCLKFreq+0x1a4>)
 80080d4:	697b      	ldr	r3, [r7, #20]
 80080d6:	fbb2 f2f3 	udiv	r2, r2, r3
 80080da:	693b      	ldr	r3, [r7, #16]
 80080dc:	fb02 f303 	mul.w	r3, r2, r3
 80080e0:	61fb      	str	r3, [r7, #28]
 80080e2:	e004      	b.n	80080ee <HAL_RCCEx_GetPeriphCLKFreq+0xce>
#endif /* STM32F105xC || STM32F107xC */
        }
        else
        {
          /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80080e4:	693b      	ldr	r3, [r7, #16]
 80080e6:	4a38      	ldr	r2, [pc, #224]	; (80081c8 <HAL_RCCEx_GetPeriphCLKFreq+0x1a8>)
 80080e8:	fb02 f303 	mul.w	r3, r2, r3
 80080ec:	61fb      	str	r3, [r7, #28]
          /* Prescaler of 3 selected for USB */
          frequency = (2 * pllclk) / 3;
        }
#else
        /* USBCLK = PLLCLK / USB prescaler */
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 80080ee:	4b32      	ldr	r3, [pc, #200]	; (80081b8 <HAL_RCCEx_GetPeriphCLKFreq+0x198>)
 80080f0:	685b      	ldr	r3, [r3, #4]
 80080f2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80080f6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80080fa:	d102      	bne.n	8008102 <HAL_RCCEx_GetPeriphCLKFreq+0xe2>
        {
          /* No prescaler selected for USB */
          frequency = pllclk;
 80080fc:	69fb      	ldr	r3, [r7, #28]
 80080fe:	61bb      	str	r3, [r7, #24]
          /* Prescaler of 1.5 selected for USB */
          frequency = (pllclk * 2) / 3;
        }
#endif
      }
      break;
 8008100:	e052      	b.n	80081a8 <HAL_RCCEx_GetPeriphCLKFreq+0x188>
          frequency = (pllclk * 2) / 3;
 8008102:	69fb      	ldr	r3, [r7, #28]
 8008104:	005b      	lsls	r3, r3, #1
 8008106:	4a31      	ldr	r2, [pc, #196]	; (80081cc <HAL_RCCEx_GetPeriphCLKFreq+0x1ac>)
 8008108:	fba2 2303 	umull	r2, r3, r2, r3
 800810c:	085b      	lsrs	r3, r3, #1
 800810e:	61bb      	str	r3, [r7, #24]
      break;
 8008110:	e04a      	b.n	80081a8 <HAL_RCCEx_GetPeriphCLKFreq+0x188>
#if defined(STM32F103xE) || defined(STM32F103xG) || defined(STM32F105xC) || defined(STM32F107xC)
    case RCC_PERIPHCLK_I2S2:
    {
#if defined(STM32F103xE) || defined(STM32F103xG)
      /* SYSCLK used as source clock for I2S2 */
      frequency = HAL_RCC_GetSysClockFreq();
 8008112:	f7ff fe2b 	bl	8007d6c <HAL_RCC_GetSysClockFreq>
 8008116:	61b8      	str	r0, [r7, #24]
          pll3mul = ((RCC->CFGR2 & RCC_CFGR2_PLL3MUL) >> RCC_CFGR2_PLL3MUL_Pos) + 2;
          frequency = (uint32_t)(2 * ((HSE_VALUE / prediv2) * pll3mul));
        }
      }
#endif /* STM32F103xE || STM32F103xG */
      break;
 8008118:	e049      	b.n	80081ae <HAL_RCCEx_GetPeriphCLKFreq+0x18e>
    }
    case RCC_PERIPHCLK_I2S3:
    {
#if defined(STM32F103xE) || defined(STM32F103xG)
      /* SYSCLK used as source clock for I2S3 */
      frequency = HAL_RCC_GetSysClockFreq();
 800811a:	f7ff fe27 	bl	8007d6c <HAL_RCC_GetSysClockFreq>
 800811e:	61b8      	str	r0, [r7, #24]
          pll3mul = ((RCC->CFGR2 & RCC_CFGR2_PLL3MUL) >> RCC_CFGR2_PLL3MUL_Pos) + 2;
          frequency = (uint32_t)(2 * ((HSE_VALUE / prediv2) * pll3mul));
        }
      }
#endif /* STM32F103xE || STM32F103xG */
      break;
 8008120:	e045      	b.n	80081ae <HAL_RCCEx_GetPeriphCLKFreq+0x18e>
    }
#endif /* STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */
    case RCC_PERIPHCLK_RTC:
    {
      /* Get RCC BDCR configuration ------------------------------------------------------*/
      temp_reg = RCC->BDCR;
 8008122:	4b25      	ldr	r3, [pc, #148]	; (80081b8 <HAL_RCCEx_GetPeriphCLKFreq+0x198>)
 8008124:	6a1b      	ldr	r3, [r3, #32]
 8008126:	60fb      	str	r3, [r7, #12]

      /* Check if LSE is ready if RTC clock selection is LSE */
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 8008128:	68fb      	ldr	r3, [r7, #12]
 800812a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800812e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008132:	d108      	bne.n	8008146 <HAL_RCCEx_GetPeriphCLKFreq+0x126>
 8008134:	68fb      	ldr	r3, [r7, #12]
 8008136:	f003 0302 	and.w	r3, r3, #2
 800813a:	2b00      	cmp	r3, #0
 800813c:	d003      	beq.n	8008146 <HAL_RCCEx_GetPeriphCLKFreq+0x126>
      {
        frequency = LSE_VALUE;
 800813e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8008142:	61bb      	str	r3, [r7, #24]
 8008144:	e01f      	b.n	8008186 <HAL_RCCEx_GetPeriphCLKFreq+0x166>
      }
      /* Check if LSI is ready if RTC clock selection is LSI */
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8008146:	68fb      	ldr	r3, [r7, #12]
 8008148:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800814c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008150:	d109      	bne.n	8008166 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 8008152:	4b19      	ldr	r3, [pc, #100]	; (80081b8 <HAL_RCCEx_GetPeriphCLKFreq+0x198>)
 8008154:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008156:	f003 0302 	and.w	r3, r3, #2
 800815a:	2b00      	cmp	r3, #0
 800815c:	d003      	beq.n	8008166 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
      {
        frequency = LSI_VALUE;
 800815e:	f649 4340 	movw	r3, #40000	; 0x9c40
 8008162:	61bb      	str	r3, [r7, #24]
 8008164:	e00f      	b.n	8008186 <HAL_RCCEx_GetPeriphCLKFreq+0x166>
      }
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8008166:	68fb      	ldr	r3, [r7, #12]
 8008168:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800816c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8008170:	d11c      	bne.n	80081ac <HAL_RCCEx_GetPeriphCLKFreq+0x18c>
 8008172:	4b11      	ldr	r3, [pc, #68]	; (80081b8 <HAL_RCCEx_GetPeriphCLKFreq+0x198>)
 8008174:	681b      	ldr	r3, [r3, #0]
 8008176:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800817a:	2b00      	cmp	r3, #0
 800817c:	d016      	beq.n	80081ac <HAL_RCCEx_GetPeriphCLKFreq+0x18c>
      {
        frequency = HSE_VALUE / 128U;
 800817e:	f24f 4324 	movw	r3, #62500	; 0xf424
 8008182:	61bb      	str	r3, [r7, #24]
      /* Clock not enabled for RTC*/
      else
      {
        /* nothing to do: frequency already initialized to 0U */
      }
      break;
 8008184:	e012      	b.n	80081ac <HAL_RCCEx_GetPeriphCLKFreq+0x18c>
 8008186:	e011      	b.n	80081ac <HAL_RCCEx_GetPeriphCLKFreq+0x18c>
    }
    case RCC_PERIPHCLK_ADC:
    {
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 8008188:	f7ff fe62 	bl	8007e50 <HAL_RCC_GetPCLK2Freq>
 800818c:	4602      	mov	r2, r0
 800818e:	4b0a      	ldr	r3, [pc, #40]	; (80081b8 <HAL_RCCEx_GetPeriphCLKFreq+0x198>)
 8008190:	685b      	ldr	r3, [r3, #4]
 8008192:	0b9b      	lsrs	r3, r3, #14
 8008194:	f003 0303 	and.w	r3, r3, #3
 8008198:	3301      	adds	r3, #1
 800819a:	005b      	lsls	r3, r3, #1
 800819c:	fbb2 f3f3 	udiv	r3, r2, r3
 80081a0:	61bb      	str	r3, [r7, #24]
      break;
 80081a2:	e004      	b.n	80081ae <HAL_RCCEx_GetPeriphCLKFreq+0x18e>
    }
    default:
    {
      break;
 80081a4:	bf00      	nop
 80081a6:	e002      	b.n	80081ae <HAL_RCCEx_GetPeriphCLKFreq+0x18e>
      break;
 80081a8:	bf00      	nop
 80081aa:	e000      	b.n	80081ae <HAL_RCCEx_GetPeriphCLKFreq+0x18e>
      break;
 80081ac:	bf00      	nop
    }
  }
  return (frequency);
 80081ae:	69bb      	ldr	r3, [r7, #24]
}
 80081b0:	4618      	mov	r0, r3
 80081b2:	3720      	adds	r7, #32
 80081b4:	46bd      	mov	sp, r7
 80081b6:	bd80      	pop	{r7, pc}
 80081b8:	40021000 	.word	0x40021000
 80081bc:	0802e2ac 	.word	0x0802e2ac
 80081c0:	0802e2bc 	.word	0x0802e2bc
 80081c4:	007a1200 	.word	0x007a1200
 80081c8:	003d0900 	.word	0x003d0900
 80081cc:	aaaaaaab 	.word	0xaaaaaaab

080081d0 <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd: Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 80081d0:	b580      	push	{r7, lr}
 80081d2:	b082      	sub	sp, #8
 80081d4:	af00      	add	r7, sp, #0
 80081d6:	6078      	str	r0, [r7, #4]
  /* Check the SD handle allocation */
  if(hsd == NULL)
 80081d8:	687b      	ldr	r3, [r7, #4]
 80081da:	2b00      	cmp	r3, #0
 80081dc:	d101      	bne.n	80081e2 <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 80081de:	2301      	movs	r3, #1
 80081e0:	e022      	b.n	8008228 <HAL_SD_Init+0x58>
  assert_param(IS_SDIO_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDIO_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(hsd->Init.ClockDiv));

  if(hsd->State == HAL_SD_STATE_RESET)
 80081e2:	687b      	ldr	r3, [r7, #4]
 80081e4:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80081e8:	b2db      	uxtb	r3, r3
 80081ea:	2b00      	cmp	r3, #0
 80081ec:	d105      	bne.n	80081fa <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 80081ee:	687b      	ldr	r3, [r7, #4]
 80081f0:	2200      	movs	r2, #0
 80081f2:	771a      	strb	r2, [r3, #28]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 80081f4:	6878      	ldr	r0, [r7, #4]
 80081f6:	f7fb f97b 	bl	80034f0 <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_BUSY;
 80081fa:	687b      	ldr	r3, [r7, #4]
 80081fc:	2203      	movs	r2, #3
 80081fe:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 8008202:	6878      	ldr	r0, [r7, #4]
 8008204:	f000 f814 	bl	8008230 <HAL_SD_InitCard>
 8008208:	4603      	mov	r3, r0
 800820a:	2b00      	cmp	r3, #0
 800820c:	d001      	beq.n	8008212 <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 800820e:	2301      	movs	r3, #1
 8008210:	e00a      	b.n	8008228 <HAL_SD_Init+0x58>
  }

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8008212:	687b      	ldr	r3, [r7, #4]
 8008214:	2200      	movs	r2, #0
 8008216:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 8008218:	687b      	ldr	r3, [r7, #4]
 800821a:	2200      	movs	r2, #0
 800821c:	631a      	str	r2, [r3, #48]	; 0x30

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 800821e:	687b      	ldr	r3, [r7, #4]
 8008220:	2201      	movs	r2, #1
 8008222:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8008226:	2300      	movs	r3, #0
}
 8008228:	4618      	mov	r0, r3
 800822a:	3708      	adds	r7, #8
 800822c:	46bd      	mov	sp, r7
 800822e:	bd80      	pop	{r7, pc}

08008230 <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 8008230:	b5b0      	push	{r4, r5, r7, lr}
 8008232:	b08e      	sub	sp, #56	; 0x38
 8008234:	af04      	add	r7, sp, #16
 8008236:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  HAL_StatusTypeDef status;
  SD_InitTypeDef Init;
  
  /* Default SDIO peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDIO_CLOCK_EDGE_RISING;
 8008238:	2300      	movs	r3, #0
 800823a:	60bb      	str	r3, [r7, #8]
  Init.ClockBypass         = SDIO_CLOCK_BYPASS_DISABLE;
 800823c:	2300      	movs	r3, #0
 800823e:	60fb      	str	r3, [r7, #12]
  Init.ClockPowerSave      = SDIO_CLOCK_POWER_SAVE_DISABLE;
 8008240:	2300      	movs	r3, #0
 8008242:	613b      	str	r3, [r7, #16]
  Init.BusWide             = SDIO_BUS_WIDE_1B;
 8008244:	2300      	movs	r3, #0
 8008246:	617b      	str	r3, [r7, #20]
  Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 8008248:	2300      	movs	r3, #0
 800824a:	61bb      	str	r3, [r7, #24]
  Init.ClockDiv            = SDIO_INIT_CLK_DIV;
 800824c:	2376      	movs	r3, #118	; 0x76
 800824e:	61fb      	str	r3, [r7, #28]

  /* Initialize SDIO peripheral interface with default configuration */
  status = SDIO_Init(hsd->Instance, Init);
 8008250:	687b      	ldr	r3, [r7, #4]
 8008252:	681d      	ldr	r5, [r3, #0]
 8008254:	466c      	mov	r4, sp
 8008256:	f107 0314 	add.w	r3, r7, #20
 800825a:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800825e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8008262:	f107 0308 	add.w	r3, r7, #8
 8008266:	cb0e      	ldmia	r3, {r1, r2, r3}
 8008268:	4628      	mov	r0, r5
 800826a:	f002 f92d 	bl	800a4c8 <SDIO_Init>
 800826e:	4603      	mov	r3, r0
 8008270:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  if(status != HAL_OK)
 8008274:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8008278:	2b00      	cmp	r3, #0
 800827a:	d001      	beq.n	8008280 <HAL_SD_InitCard+0x50>
  {
    return HAL_ERROR;
 800827c:	2301      	movs	r3, #1
 800827e:	e04f      	b.n	8008320 <HAL_SD_InitCard+0xf0>
  }

  /* Disable SDIO Clock */
  __HAL_SD_DISABLE(hsd);
 8008280:	4b29      	ldr	r3, [pc, #164]	; (8008328 <HAL_SD_InitCard+0xf8>)
 8008282:	2200      	movs	r2, #0
 8008284:	601a      	str	r2, [r3, #0]

  /* Set Power State to ON */
  (void)SDIO_PowerState_ON(hsd->Instance);
 8008286:	687b      	ldr	r3, [r7, #4]
 8008288:	681b      	ldr	r3, [r3, #0]
 800828a:	4618      	mov	r0, r3
 800828c:	f002 f962 	bl	800a554 <SDIO_PowerState_ON>

  /* Enable SDIO Clock */
  __HAL_SD_ENABLE(hsd);
 8008290:	4b25      	ldr	r3, [pc, #148]	; (8008328 <HAL_SD_InitCard+0xf8>)
 8008292:	2201      	movs	r2, #1
 8008294:	601a      	str	r2, [r3, #0]

  /* Required power up waiting time before starting the SD initialization  sequence */
  HAL_Delay(2);
 8008296:	2002      	movs	r0, #2
 8008298:	f7fb fbf2 	bl	8003a80 <HAL_Delay>

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 800829c:	6878      	ldr	r0, [r7, #4]
 800829e:	f000 ff03 	bl	80090a8 <SD_PowerON>
 80082a2:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 80082a4:	6a3b      	ldr	r3, [r7, #32]
 80082a6:	2b00      	cmp	r3, #0
 80082a8:	d00b      	beq.n	80082c2 <HAL_SD_InitCard+0x92>
  {
    hsd->State = HAL_SD_STATE_READY;
 80082aa:	687b      	ldr	r3, [r7, #4]
 80082ac:	2201      	movs	r2, #1
 80082ae:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 80082b2:	687b      	ldr	r3, [r7, #4]
 80082b4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80082b6:	6a3b      	ldr	r3, [r7, #32]
 80082b8:	431a      	orrs	r2, r3
 80082ba:	687b      	ldr	r3, [r7, #4]
 80082bc:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 80082be:	2301      	movs	r3, #1
 80082c0:	e02e      	b.n	8008320 <HAL_SD_InitCard+0xf0>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 80082c2:	6878      	ldr	r0, [r7, #4]
 80082c4:	f000 fe22 	bl	8008f0c <SD_InitCard>
 80082c8:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 80082ca:	6a3b      	ldr	r3, [r7, #32]
 80082cc:	2b00      	cmp	r3, #0
 80082ce:	d00b      	beq.n	80082e8 <HAL_SD_InitCard+0xb8>
  {
    hsd->State = HAL_SD_STATE_READY;
 80082d0:	687b      	ldr	r3, [r7, #4]
 80082d2:	2201      	movs	r2, #1
 80082d4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 80082d8:	687b      	ldr	r3, [r7, #4]
 80082da:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80082dc:	6a3b      	ldr	r3, [r7, #32]
 80082de:	431a      	orrs	r2, r3
 80082e0:	687b      	ldr	r3, [r7, #4]
 80082e2:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 80082e4:	2301      	movs	r3, #1
 80082e6:	e01b      	b.n	8008320 <HAL_SD_InitCard+0xf0>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 80082e8:	687b      	ldr	r3, [r7, #4]
 80082ea:	681b      	ldr	r3, [r3, #0]
 80082ec:	f44f 7100 	mov.w	r1, #512	; 0x200
 80082f0:	4618      	mov	r0, r3
 80082f2:	f002 f9bb 	bl	800a66c <SDMMC_CmdBlockLength>
 80082f6:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 80082f8:	6a3b      	ldr	r3, [r7, #32]
 80082fa:	2b00      	cmp	r3, #0
 80082fc:	d00f      	beq.n	800831e <HAL_SD_InitCard+0xee>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80082fe:	687b      	ldr	r3, [r7, #4]
 8008300:	681b      	ldr	r3, [r3, #0]
 8008302:	4a0a      	ldr	r2, [pc, #40]	; (800832c <HAL_SD_InitCard+0xfc>)
 8008304:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= errorstate;
 8008306:	687b      	ldr	r3, [r7, #4]
 8008308:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800830a:	6a3b      	ldr	r3, [r7, #32]
 800830c:	431a      	orrs	r2, r3
 800830e:	687b      	ldr	r3, [r7, #4]
 8008310:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 8008312:	687b      	ldr	r3, [r7, #4]
 8008314:	2201      	movs	r2, #1
 8008316:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 800831a:	2301      	movs	r3, #1
 800831c:	e000      	b.n	8008320 <HAL_SD_InitCard+0xf0>
  }

  return HAL_OK;
 800831e:	2300      	movs	r3, #0
}
 8008320:	4618      	mov	r0, r3
 8008322:	3728      	adds	r7, #40	; 0x28
 8008324:	46bd      	mov	sp, r7
 8008326:	bdb0      	pop	{r4, r5, r7, pc}
 8008328:	423000a0 	.word	0x423000a0
 800832c:	004005ff 	.word	0x004005ff

08008330 <HAL_SD_ReadBlocks>:
  * @param  NumberOfBlocks: Number of SD blocks to read
  * @param  Timeout: Specify timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ReadBlocks(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks, uint32_t Timeout)
{
 8008330:	b580      	push	{r7, lr}
 8008332:	b092      	sub	sp, #72	; 0x48
 8008334:	af00      	add	r7, sp, #0
 8008336:	60f8      	str	r0, [r7, #12]
 8008338:	60b9      	str	r1, [r7, #8]
 800833a:	607a      	str	r2, [r7, #4]
 800833c:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 800833e:	f7fb fb95 	bl	8003a6c <HAL_GetTick>
 8008342:	6338      	str	r0, [r7, #48]	; 0x30
  uint32_t count, data, dataremaining;
  uint32_t add = BlockAdd;
 8008344:	687b      	ldr	r3, [r7, #4]
 8008346:	63bb      	str	r3, [r7, #56]	; 0x38
  uint8_t *tempbuff = pData;
 8008348:	68bb      	ldr	r3, [r7, #8]
 800834a:	637b      	str	r3, [r7, #52]	; 0x34

  if(NULL == pData)
 800834c:	68bb      	ldr	r3, [r7, #8]
 800834e:	2b00      	cmp	r3, #0
 8008350:	d107      	bne.n	8008362 <HAL_SD_ReadBlocks+0x32>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8008352:	68fb      	ldr	r3, [r7, #12]
 8008354:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008356:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 800835a:	68fb      	ldr	r3, [r7, #12]
 800835c:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 800835e:	2301      	movs	r3, #1
 8008360:	e1bd      	b.n	80086de <HAL_SD_ReadBlocks+0x3ae>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 8008362:	68fb      	ldr	r3, [r7, #12]
 8008364:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8008368:	b2db      	uxtb	r3, r3
 800836a:	2b01      	cmp	r3, #1
 800836c:	f040 81b0 	bne.w	80086d0 <HAL_SD_ReadBlocks+0x3a0>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8008370:	68fb      	ldr	r3, [r7, #12]
 8008372:	2200      	movs	r2, #0
 8008374:	639a      	str	r2, [r3, #56]	; 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8008376:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8008378:	683b      	ldr	r3, [r7, #0]
 800837a:	441a      	add	r2, r3
 800837c:	68fb      	ldr	r3, [r7, #12]
 800837e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008380:	429a      	cmp	r2, r3
 8008382:	d907      	bls.n	8008394 <HAL_SD_ReadBlocks+0x64>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8008384:	68fb      	ldr	r3, [r7, #12]
 8008386:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008388:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 800838c:	68fb      	ldr	r3, [r7, #12]
 800838e:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 8008390:	2301      	movs	r3, #1
 8008392:	e1a4      	b.n	80086de <HAL_SD_ReadBlocks+0x3ae>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 8008394:	68fb      	ldr	r3, [r7, #12]
 8008396:	2203      	movs	r2, #3
 8008398:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 800839c:	68fb      	ldr	r3, [r7, #12]
 800839e:	681b      	ldr	r3, [r3, #0]
 80083a0:	2200      	movs	r2, #0
 80083a2:	62da      	str	r2, [r3, #44]	; 0x2c

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 80083a4:	68fb      	ldr	r3, [r7, #12]
 80083a6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80083a8:	2b01      	cmp	r3, #1
 80083aa:	d002      	beq.n	80083b2 <HAL_SD_ReadBlocks+0x82>
    {
      add *= 512U;
 80083ac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80083ae:	025b      	lsls	r3, r3, #9
 80083b0:	63bb      	str	r3, [r7, #56]	; 0x38
    }

    /* Configure the SD DPSM (Data Path State Machine) */
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 80083b2:	f04f 33ff 	mov.w	r3, #4294967295
 80083b6:	617b      	str	r3, [r7, #20]
    config.DataLength    = NumberOfBlocks * BLOCKSIZE;
 80083b8:	683b      	ldr	r3, [r7, #0]
 80083ba:	025b      	lsls	r3, r3, #9
 80083bc:	61bb      	str	r3, [r7, #24]
    config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 80083be:	2390      	movs	r3, #144	; 0x90
 80083c0:	61fb      	str	r3, [r7, #28]
    config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 80083c2:	2302      	movs	r3, #2
 80083c4:	623b      	str	r3, [r7, #32]
    config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 80083c6:	2300      	movs	r3, #0
 80083c8:	627b      	str	r3, [r7, #36]	; 0x24
    config.DPSM          = SDIO_DPSM_ENABLE;
 80083ca:	2301      	movs	r3, #1
 80083cc:	62bb      	str	r3, [r7, #40]	; 0x28
    (void)SDIO_ConfigData(hsd->Instance, &config);
 80083ce:	68fb      	ldr	r3, [r7, #12]
 80083d0:	681b      	ldr	r3, [r3, #0]
 80083d2:	f107 0214 	add.w	r2, r7, #20
 80083d6:	4611      	mov	r1, r2
 80083d8:	4618      	mov	r0, r3
 80083da:	f002 f91c 	bl	800a616 <SDIO_ConfigData>

    /* Read block(s) in polling mode */
    if(NumberOfBlocks > 1U)
 80083de:	683b      	ldr	r3, [r7, #0]
 80083e0:	2b01      	cmp	r3, #1
 80083e2:	d90a      	bls.n	80083fa <HAL_SD_ReadBlocks+0xca>
    {
      hsd->Context = SD_CONTEXT_READ_MULTIPLE_BLOCK;
 80083e4:	68fb      	ldr	r3, [r7, #12]
 80083e6:	2202      	movs	r2, #2
 80083e8:	631a      	str	r2, [r3, #48]	; 0x30

      /* Read Multi Block command */
      errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 80083ea:	68fb      	ldr	r3, [r7, #12]
 80083ec:	681b      	ldr	r3, [r3, #0]
 80083ee:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80083f0:	4618      	mov	r0, r3
 80083f2:	f002 f97f 	bl	800a6f4 <SDMMC_CmdReadMultiBlock>
 80083f6:	6478      	str	r0, [r7, #68]	; 0x44
 80083f8:	e009      	b.n	800840e <HAL_SD_ReadBlocks+0xde>
    }
    else
    {
      hsd->Context = SD_CONTEXT_READ_SINGLE_BLOCK;
 80083fa:	68fb      	ldr	r3, [r7, #12]
 80083fc:	2201      	movs	r2, #1
 80083fe:	631a      	str	r2, [r3, #48]	; 0x30

      /* Read Single Block command */
      errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 8008400:	68fb      	ldr	r3, [r7, #12]
 8008402:	681b      	ldr	r3, [r3, #0]
 8008404:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8008406:	4618      	mov	r0, r3
 8008408:	f002 f952 	bl	800a6b0 <SDMMC_CmdReadSingleBlock>
 800840c:	6478      	str	r0, [r7, #68]	; 0x44
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 800840e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008410:	2b00      	cmp	r3, #0
 8008412:	d012      	beq.n	800843a <HAL_SD_ReadBlocks+0x10a>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8008414:	68fb      	ldr	r3, [r7, #12]
 8008416:	681b      	ldr	r3, [r3, #0]
 8008418:	4a7a      	ldr	r2, [pc, #488]	; (8008604 <HAL_SD_ReadBlocks+0x2d4>)
 800841a:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 800841c:	68fb      	ldr	r3, [r7, #12]
 800841e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008420:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008422:	431a      	orrs	r2, r3
 8008424:	68fb      	ldr	r3, [r7, #12]
 8008426:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8008428:	68fb      	ldr	r3, [r7, #12]
 800842a:	2201      	movs	r2, #1
 800842c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8008430:	68fb      	ldr	r3, [r7, #12]
 8008432:	2200      	movs	r2, #0
 8008434:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8008436:	2301      	movs	r3, #1
 8008438:	e151      	b.n	80086de <HAL_SD_ReadBlocks+0x3ae>
    }

    /* Poll on SDIO flags */
    dataremaining = config.DataLength;
 800843a:	69bb      	ldr	r3, [r7, #24]
 800843c:	63fb      	str	r3, [r7, #60]	; 0x3c
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND | SDIO_FLAG_STBITERR))
 800843e:	e061      	b.n	8008504 <HAL_SD_ReadBlocks+0x1d4>
    {
      if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXFIFOHF) && (dataremaining > 0U))
 8008440:	68fb      	ldr	r3, [r7, #12]
 8008442:	681b      	ldr	r3, [r3, #0]
 8008444:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008446:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800844a:	2b00      	cmp	r3, #0
 800844c:	d03c      	beq.n	80084c8 <HAL_SD_ReadBlocks+0x198>
 800844e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008450:	2b00      	cmp	r3, #0
 8008452:	d039      	beq.n	80084c8 <HAL_SD_ReadBlocks+0x198>
      {
        /* Read data from SDIO Rx FIFO */
        for(count = 0U; count < 8U; count++)
 8008454:	2300      	movs	r3, #0
 8008456:	643b      	str	r3, [r7, #64]	; 0x40
 8008458:	e033      	b.n	80084c2 <HAL_SD_ReadBlocks+0x192>
        {
          data = SDIO_ReadFIFO(hsd->Instance);
 800845a:	68fb      	ldr	r3, [r7, #12]
 800845c:	681b      	ldr	r3, [r3, #0]
 800845e:	4618      	mov	r0, r3
 8008460:	f002 f85c 	bl	800a51c <SDIO_ReadFIFO>
 8008464:	62f8      	str	r0, [r7, #44]	; 0x2c
          *tempbuff = (uint8_t)(data & 0xFFU);
 8008466:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008468:	b2da      	uxtb	r2, r3
 800846a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800846c:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 800846e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008470:	3301      	adds	r3, #1
 8008472:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 8008474:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008476:	3b01      	subs	r3, #1
 8008478:	63fb      	str	r3, [r7, #60]	; 0x3c
          *tempbuff = (uint8_t)((data >> 8U) & 0xFFU);
 800847a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800847c:	0a1b      	lsrs	r3, r3, #8
 800847e:	b2da      	uxtb	r2, r3
 8008480:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008482:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 8008484:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008486:	3301      	adds	r3, #1
 8008488:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 800848a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800848c:	3b01      	subs	r3, #1
 800848e:	63fb      	str	r3, [r7, #60]	; 0x3c
          *tempbuff = (uint8_t)((data >> 16U) & 0xFFU);
 8008490:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008492:	0c1b      	lsrs	r3, r3, #16
 8008494:	b2da      	uxtb	r2, r3
 8008496:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008498:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 800849a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800849c:	3301      	adds	r3, #1
 800849e:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 80084a0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80084a2:	3b01      	subs	r3, #1
 80084a4:	63fb      	str	r3, [r7, #60]	; 0x3c
          *tempbuff = (uint8_t)((data >> 24U) & 0xFFU);
 80084a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80084a8:	0e1b      	lsrs	r3, r3, #24
 80084aa:	b2da      	uxtb	r2, r3
 80084ac:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80084ae:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 80084b0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80084b2:	3301      	adds	r3, #1
 80084b4:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 80084b6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80084b8:	3b01      	subs	r3, #1
 80084ba:	63fb      	str	r3, [r7, #60]	; 0x3c
        for(count = 0U; count < 8U; count++)
 80084bc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80084be:	3301      	adds	r3, #1
 80084c0:	643b      	str	r3, [r7, #64]	; 0x40
 80084c2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80084c4:	2b07      	cmp	r3, #7
 80084c6:	d9c8      	bls.n	800845a <HAL_SD_ReadBlocks+0x12a>
        }
      }

      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 80084c8:	f7fb fad0 	bl	8003a6c <HAL_GetTick>
 80084cc:	4602      	mov	r2, r0
 80084ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80084d0:	1ad3      	subs	r3, r2, r3
 80084d2:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80084d4:	429a      	cmp	r2, r3
 80084d6:	d902      	bls.n	80084de <HAL_SD_ReadBlocks+0x1ae>
 80084d8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80084da:	2b00      	cmp	r3, #0
 80084dc:	d112      	bne.n	8008504 <HAL_SD_ReadBlocks+0x1d4>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80084de:	68fb      	ldr	r3, [r7, #12]
 80084e0:	681b      	ldr	r3, [r3, #0]
 80084e2:	4a48      	ldr	r2, [pc, #288]	; (8008604 <HAL_SD_ReadBlocks+0x2d4>)
 80084e4:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= HAL_SD_ERROR_TIMEOUT;
 80084e6:	68fb      	ldr	r3, [r7, #12]
 80084e8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80084ea:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 80084ee:	68fb      	ldr	r3, [r7, #12]
 80084f0:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State= HAL_SD_STATE_READY;
 80084f2:	68fb      	ldr	r3, [r7, #12]
 80084f4:	2201      	movs	r2, #1
 80084f6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 80084fa:	68fb      	ldr	r3, [r7, #12]
 80084fc:	2200      	movs	r2, #0
 80084fe:	631a      	str	r2, [r3, #48]	; 0x30
        return HAL_TIMEOUT;
 8008500:	2303      	movs	r3, #3
 8008502:	e0ec      	b.n	80086de <HAL_SD_ReadBlocks+0x3ae>
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND | SDIO_FLAG_STBITERR))
 8008504:	68fb      	ldr	r3, [r7, #12]
 8008506:	681b      	ldr	r3, [r3, #0]
 8008508:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800850a:	f240 332a 	movw	r3, #810	; 0x32a
 800850e:	4013      	ands	r3, r2
 8008510:	2b00      	cmp	r3, #0
 8008512:	d095      	beq.n	8008440 <HAL_SD_ReadBlocks+0x110>
      }
    }
    
    /* Send stop transmission command in case of multiblock read */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) && (NumberOfBlocks > 1U))
 8008514:	68fb      	ldr	r3, [r7, #12]
 8008516:	681b      	ldr	r3, [r3, #0]
 8008518:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800851a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800851e:	2b00      	cmp	r3, #0
 8008520:	d022      	beq.n	8008568 <HAL_SD_ReadBlocks+0x238>
 8008522:	683b      	ldr	r3, [r7, #0]
 8008524:	2b01      	cmp	r3, #1
 8008526:	d91f      	bls.n	8008568 <HAL_SD_ReadBlocks+0x238>
    {
      if(hsd->SdCard.CardType != CARD_SECURED)
 8008528:	68fb      	ldr	r3, [r7, #12]
 800852a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800852c:	2b03      	cmp	r3, #3
 800852e:	d01b      	beq.n	8008568 <HAL_SD_ReadBlocks+0x238>
      {
        /* Send stop transmission command */
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8008530:	68fb      	ldr	r3, [r7, #12]
 8008532:	681b      	ldr	r3, [r3, #0]
 8008534:	4618      	mov	r0, r3
 8008536:	f002 f943 	bl	800a7c0 <SDMMC_CmdStopTransfer>
 800853a:	6478      	str	r0, [r7, #68]	; 0x44
        if(errorstate != HAL_SD_ERROR_NONE)
 800853c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800853e:	2b00      	cmp	r3, #0
 8008540:	d012      	beq.n	8008568 <HAL_SD_ReadBlocks+0x238>
        {
          /* Clear all the static flags */
          __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8008542:	68fb      	ldr	r3, [r7, #12]
 8008544:	681b      	ldr	r3, [r3, #0]
 8008546:	4a2f      	ldr	r2, [pc, #188]	; (8008604 <HAL_SD_ReadBlocks+0x2d4>)
 8008548:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->ErrorCode |= errorstate;
 800854a:	68fb      	ldr	r3, [r7, #12]
 800854c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800854e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008550:	431a      	orrs	r2, r3
 8008552:	68fb      	ldr	r3, [r7, #12]
 8008554:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->State = HAL_SD_STATE_READY;
 8008556:	68fb      	ldr	r3, [r7, #12]
 8008558:	2201      	movs	r2, #1
 800855a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
          hsd->Context = SD_CONTEXT_NONE;
 800855e:	68fb      	ldr	r3, [r7, #12]
 8008560:	2200      	movs	r2, #0
 8008562:	631a      	str	r2, [r3, #48]	; 0x30
          return HAL_ERROR;
 8008564:	2301      	movs	r3, #1
 8008566:	e0ba      	b.n	80086de <HAL_SD_ReadBlocks+0x3ae>
        }
      }
    }

    /* Get error state */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
 8008568:	68fb      	ldr	r3, [r7, #12]
 800856a:	681b      	ldr	r3, [r3, #0]
 800856c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800856e:	f003 0308 	and.w	r3, r3, #8
 8008572:	2b00      	cmp	r3, #0
 8008574:	d012      	beq.n	800859c <HAL_SD_ReadBlocks+0x26c>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8008576:	68fb      	ldr	r3, [r7, #12]
 8008578:	681b      	ldr	r3, [r3, #0]
 800857a:	4a22      	ldr	r2, [pc, #136]	; (8008604 <HAL_SD_ReadBlocks+0x2d4>)
 800857c:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 800857e:	68fb      	ldr	r3, [r7, #12]
 8008580:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008582:	f043 0208 	orr.w	r2, r3, #8
 8008586:	68fb      	ldr	r3, [r7, #12]
 8008588:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800858a:	68fb      	ldr	r3, [r7, #12]
 800858c:	2201      	movs	r2, #1
 800858e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8008592:	68fb      	ldr	r3, [r7, #12]
 8008594:	2200      	movs	r2, #0
 8008596:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8008598:	2301      	movs	r3, #1
 800859a:	e0a0      	b.n	80086de <HAL_SD_ReadBlocks+0x3ae>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 800859c:	68fb      	ldr	r3, [r7, #12]
 800859e:	681b      	ldr	r3, [r3, #0]
 80085a0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80085a2:	f003 0302 	and.w	r3, r3, #2
 80085a6:	2b00      	cmp	r3, #0
 80085a8:	d012      	beq.n	80085d0 <HAL_SD_ReadBlocks+0x2a0>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80085aa:	68fb      	ldr	r3, [r7, #12]
 80085ac:	681b      	ldr	r3, [r3, #0]
 80085ae:	4a15      	ldr	r2, [pc, #84]	; (8008604 <HAL_SD_ReadBlocks+0x2d4>)
 80085b0:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 80085b2:	68fb      	ldr	r3, [r7, #12]
 80085b4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80085b6:	f043 0202 	orr.w	r2, r3, #2
 80085ba:	68fb      	ldr	r3, [r7, #12]
 80085bc:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 80085be:	68fb      	ldr	r3, [r7, #12]
 80085c0:	2201      	movs	r2, #1
 80085c2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80085c6:	68fb      	ldr	r3, [r7, #12]
 80085c8:	2200      	movs	r2, #0
 80085ca:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 80085cc:	2301      	movs	r3, #1
 80085ce:	e086      	b.n	80086de <HAL_SD_ReadBlocks+0x3ae>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR))
 80085d0:	68fb      	ldr	r3, [r7, #12]
 80085d2:	681b      	ldr	r3, [r3, #0]
 80085d4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80085d6:	f003 0320 	and.w	r3, r3, #32
 80085da:	2b00      	cmp	r3, #0
 80085dc:	d063      	beq.n	80086a6 <HAL_SD_ReadBlocks+0x376>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80085de:	68fb      	ldr	r3, [r7, #12]
 80085e0:	681b      	ldr	r3, [r3, #0]
 80085e2:	4a08      	ldr	r2, [pc, #32]	; (8008604 <HAL_SD_ReadBlocks+0x2d4>)
 80085e4:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 80085e6:	68fb      	ldr	r3, [r7, #12]
 80085e8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80085ea:	f043 0220 	orr.w	r2, r3, #32
 80085ee:	68fb      	ldr	r3, [r7, #12]
 80085f0:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 80085f2:	68fb      	ldr	r3, [r7, #12]
 80085f4:	2201      	movs	r2, #1
 80085f6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80085fa:	68fb      	ldr	r3, [r7, #12]
 80085fc:	2200      	movs	r2, #0
 80085fe:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8008600:	2301      	movs	r3, #1
 8008602:	e06c      	b.n	80086de <HAL_SD_ReadBlocks+0x3ae>
 8008604:	004005ff 	.word	0x004005ff
    }

    /* Empty FIFO if there is still any data */
    while ((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL)) && (dataremaining > 0U))
    {
      data = SDIO_ReadFIFO(hsd->Instance);
 8008608:	68fb      	ldr	r3, [r7, #12]
 800860a:	681b      	ldr	r3, [r3, #0]
 800860c:	4618      	mov	r0, r3
 800860e:	f001 ff85 	bl	800a51c <SDIO_ReadFIFO>
 8008612:	62f8      	str	r0, [r7, #44]	; 0x2c
      *tempbuff = (uint8_t)(data & 0xFFU);
 8008614:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008616:	b2da      	uxtb	r2, r3
 8008618:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800861a:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 800861c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800861e:	3301      	adds	r3, #1
 8008620:	637b      	str	r3, [r7, #52]	; 0x34
      dataremaining--;
 8008622:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008624:	3b01      	subs	r3, #1
 8008626:	63fb      	str	r3, [r7, #60]	; 0x3c
      *tempbuff = (uint8_t)((data >> 8U) & 0xFFU);
 8008628:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800862a:	0a1b      	lsrs	r3, r3, #8
 800862c:	b2da      	uxtb	r2, r3
 800862e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008630:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 8008632:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008634:	3301      	adds	r3, #1
 8008636:	637b      	str	r3, [r7, #52]	; 0x34
      dataremaining--;
 8008638:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800863a:	3b01      	subs	r3, #1
 800863c:	63fb      	str	r3, [r7, #60]	; 0x3c
      *tempbuff = (uint8_t)((data >> 16U) & 0xFFU);
 800863e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008640:	0c1b      	lsrs	r3, r3, #16
 8008642:	b2da      	uxtb	r2, r3
 8008644:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008646:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 8008648:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800864a:	3301      	adds	r3, #1
 800864c:	637b      	str	r3, [r7, #52]	; 0x34
      dataremaining--;
 800864e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008650:	3b01      	subs	r3, #1
 8008652:	63fb      	str	r3, [r7, #60]	; 0x3c
      *tempbuff = (uint8_t)((data >> 24U) & 0xFFU);
 8008654:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008656:	0e1b      	lsrs	r3, r3, #24
 8008658:	b2da      	uxtb	r2, r3
 800865a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800865c:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 800865e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008660:	3301      	adds	r3, #1
 8008662:	637b      	str	r3, [r7, #52]	; 0x34
      dataremaining--;
 8008664:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008666:	3b01      	subs	r3, #1
 8008668:	63fb      	str	r3, [r7, #60]	; 0x3c

      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 800866a:	f7fb f9ff 	bl	8003a6c <HAL_GetTick>
 800866e:	4602      	mov	r2, r0
 8008670:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008672:	1ad3      	subs	r3, r2, r3
 8008674:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8008676:	429a      	cmp	r2, r3
 8008678:	d902      	bls.n	8008680 <HAL_SD_ReadBlocks+0x350>
 800867a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800867c:	2b00      	cmp	r3, #0
 800867e:	d112      	bne.n	80086a6 <HAL_SD_ReadBlocks+0x376>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8008680:	68fb      	ldr	r3, [r7, #12]
 8008682:	681b      	ldr	r3, [r3, #0]
 8008684:	4a18      	ldr	r2, [pc, #96]	; (80086e8 <HAL_SD_ReadBlocks+0x3b8>)
 8008686:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= HAL_SD_ERROR_TIMEOUT;
 8008688:	68fb      	ldr	r3, [r7, #12]
 800868a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800868c:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8008690:	68fb      	ldr	r3, [r7, #12]
 8008692:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State= HAL_SD_STATE_READY;
 8008694:	68fb      	ldr	r3, [r7, #12]
 8008696:	2201      	movs	r2, #1
 8008698:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 800869c:	68fb      	ldr	r3, [r7, #12]
 800869e:	2200      	movs	r2, #0
 80086a0:	631a      	str	r2, [r3, #48]	; 0x30
        return HAL_ERROR;
 80086a2:	2301      	movs	r3, #1
 80086a4:	e01b      	b.n	80086de <HAL_SD_ReadBlocks+0x3ae>
    while ((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL)) && (dataremaining > 0U))
 80086a6:	68fb      	ldr	r3, [r7, #12]
 80086a8:	681b      	ldr	r3, [r3, #0]
 80086aa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80086ac:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80086b0:	2b00      	cmp	r3, #0
 80086b2:	d002      	beq.n	80086ba <HAL_SD_ReadBlocks+0x38a>
 80086b4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80086b6:	2b00      	cmp	r3, #0
 80086b8:	d1a6      	bne.n	8008608 <HAL_SD_ReadBlocks+0x2d8>
      }
    }

    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 80086ba:	68fb      	ldr	r3, [r7, #12]
 80086bc:	681b      	ldr	r3, [r3, #0]
 80086be:	f240 523a 	movw	r2, #1338	; 0x53a
 80086c2:	639a      	str	r2, [r3, #56]	; 0x38

    hsd->State = HAL_SD_STATE_READY;
 80086c4:	68fb      	ldr	r3, [r7, #12]
 80086c6:	2201      	movs	r2, #1
 80086c8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    return HAL_OK;
 80086cc:	2300      	movs	r3, #0
 80086ce:	e006      	b.n	80086de <HAL_SD_ReadBlocks+0x3ae>
  }
  else
  {
    hsd->ErrorCode |= HAL_SD_ERROR_BUSY;
 80086d0:	68fb      	ldr	r3, [r7, #12]
 80086d2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80086d4:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 80086d8:	68fb      	ldr	r3, [r7, #12]
 80086da:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 80086dc:	2301      	movs	r3, #1
  }
}
 80086de:	4618      	mov	r0, r3
 80086e0:	3748      	adds	r7, #72	; 0x48
 80086e2:	46bd      	mov	sp, r7
 80086e4:	bd80      	pop	{r7, pc}
 80086e6:	bf00      	nop
 80086e8:	004005ff 	.word	0x004005ff

080086ec <HAL_SD_WriteBlocks>:
  * @param  NumberOfBlocks: Number of SD blocks to write
  * @param  Timeout: Specify timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks, uint32_t Timeout)
{
 80086ec:	b580      	push	{r7, lr}
 80086ee:	b092      	sub	sp, #72	; 0x48
 80086f0:	af00      	add	r7, sp, #0
 80086f2:	60f8      	str	r0, [r7, #12]
 80086f4:	60b9      	str	r1, [r7, #8]
 80086f6:	607a      	str	r2, [r7, #4]
 80086f8:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 80086fa:	f7fb f9b7 	bl	8003a6c <HAL_GetTick>
 80086fe:	6338      	str	r0, [r7, #48]	; 0x30
  uint32_t count, data, dataremaining;
  uint32_t add = BlockAdd;
 8008700:	687b      	ldr	r3, [r7, #4]
 8008702:	63bb      	str	r3, [r7, #56]	; 0x38
  uint8_t *tempbuff = pData;
 8008704:	68bb      	ldr	r3, [r7, #8]
 8008706:	637b      	str	r3, [r7, #52]	; 0x34

  if(NULL == pData)
 8008708:	68bb      	ldr	r3, [r7, #8]
 800870a:	2b00      	cmp	r3, #0
 800870c:	d107      	bne.n	800871e <HAL_SD_WriteBlocks+0x32>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800870e:	68fb      	ldr	r3, [r7, #12]
 8008710:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008712:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8008716:	68fb      	ldr	r3, [r7, #12]
 8008718:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 800871a:	2301      	movs	r3, #1
 800871c:	e166      	b.n	80089ec <HAL_SD_WriteBlocks+0x300>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 800871e:	68fb      	ldr	r3, [r7, #12]
 8008720:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8008724:	b2db      	uxtb	r3, r3
 8008726:	2b01      	cmp	r3, #1
 8008728:	f040 8159 	bne.w	80089de <HAL_SD_WriteBlocks+0x2f2>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800872c:	68fb      	ldr	r3, [r7, #12]
 800872e:	2200      	movs	r2, #0
 8008730:	639a      	str	r2, [r3, #56]	; 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8008732:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8008734:	683b      	ldr	r3, [r7, #0]
 8008736:	441a      	add	r2, r3
 8008738:	68fb      	ldr	r3, [r7, #12]
 800873a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800873c:	429a      	cmp	r2, r3
 800873e:	d907      	bls.n	8008750 <HAL_SD_WriteBlocks+0x64>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8008740:	68fb      	ldr	r3, [r7, #12]
 8008742:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008744:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 8008748:	68fb      	ldr	r3, [r7, #12]
 800874a:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 800874c:	2301      	movs	r3, #1
 800874e:	e14d      	b.n	80089ec <HAL_SD_WriteBlocks+0x300>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 8008750:	68fb      	ldr	r3, [r7, #12]
 8008752:	2203      	movs	r2, #3
 8008754:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 8008758:	68fb      	ldr	r3, [r7, #12]
 800875a:	681b      	ldr	r3, [r3, #0]
 800875c:	2200      	movs	r2, #0
 800875e:	62da      	str	r2, [r3, #44]	; 0x2c

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8008760:	68fb      	ldr	r3, [r7, #12]
 8008762:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008764:	2b01      	cmp	r3, #1
 8008766:	d002      	beq.n	800876e <HAL_SD_WriteBlocks+0x82>
    {
      add *= 512U;
 8008768:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800876a:	025b      	lsls	r3, r3, #9
 800876c:	63bb      	str	r3, [r7, #56]	; 0x38
    }

    /* Configure the SD DPSM (Data Path State Machine) */
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800876e:	f04f 33ff 	mov.w	r3, #4294967295
 8008772:	61bb      	str	r3, [r7, #24]
    config.DataLength    = NumberOfBlocks * BLOCKSIZE;
 8008774:	683b      	ldr	r3, [r7, #0]
 8008776:	025b      	lsls	r3, r3, #9
 8008778:	61fb      	str	r3, [r7, #28]
    config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 800877a:	2390      	movs	r3, #144	; 0x90
 800877c:	623b      	str	r3, [r7, #32]
    config.TransferDir   = SDIO_TRANSFER_DIR_TO_CARD;
 800877e:	2300      	movs	r3, #0
 8008780:	627b      	str	r3, [r7, #36]	; 0x24
    config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 8008782:	2300      	movs	r3, #0
 8008784:	62bb      	str	r3, [r7, #40]	; 0x28
    config.DPSM          = SDIO_DPSM_ENABLE;
 8008786:	2301      	movs	r3, #1
 8008788:	62fb      	str	r3, [r7, #44]	; 0x2c
    (void)SDIO_ConfigData(hsd->Instance, &config);
 800878a:	68fb      	ldr	r3, [r7, #12]
 800878c:	681b      	ldr	r3, [r3, #0]
 800878e:	f107 0218 	add.w	r2, r7, #24
 8008792:	4611      	mov	r1, r2
 8008794:	4618      	mov	r0, r3
 8008796:	f001 ff3e 	bl	800a616 <SDIO_ConfigData>

    /* Write Blocks in Polling mode */
    if(NumberOfBlocks > 1U)
 800879a:	683b      	ldr	r3, [r7, #0]
 800879c:	2b01      	cmp	r3, #1
 800879e:	d90a      	bls.n	80087b6 <HAL_SD_WriteBlocks+0xca>
    {
      hsd->Context = SD_CONTEXT_WRITE_MULTIPLE_BLOCK;
 80087a0:	68fb      	ldr	r3, [r7, #12]
 80087a2:	2220      	movs	r2, #32
 80087a4:	631a      	str	r2, [r3, #48]	; 0x30

      /* Write Multi Block command */
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 80087a6:	68fb      	ldr	r3, [r7, #12]
 80087a8:	681b      	ldr	r3, [r3, #0]
 80087aa:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80087ac:	4618      	mov	r0, r3
 80087ae:	f001 ffe5 	bl	800a77c <SDMMC_CmdWriteMultiBlock>
 80087b2:	6478      	str	r0, [r7, #68]	; 0x44
 80087b4:	e009      	b.n	80087ca <HAL_SD_WriteBlocks+0xde>
    }
    else
    {
      hsd->Context = SD_CONTEXT_WRITE_SINGLE_BLOCK;
 80087b6:	68fb      	ldr	r3, [r7, #12]
 80087b8:	2210      	movs	r2, #16
 80087ba:	631a      	str	r2, [r3, #48]	; 0x30

      /* Write Single Block command */
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 80087bc:	68fb      	ldr	r3, [r7, #12]
 80087be:	681b      	ldr	r3, [r3, #0]
 80087c0:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80087c2:	4618      	mov	r0, r3
 80087c4:	f001 ffb8 	bl	800a738 <SDMMC_CmdWriteSingleBlock>
 80087c8:	6478      	str	r0, [r7, #68]	; 0x44
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 80087ca:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80087cc:	2b00      	cmp	r3, #0
 80087ce:	d012      	beq.n	80087f6 <HAL_SD_WriteBlocks+0x10a>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80087d0:	68fb      	ldr	r3, [r7, #12]
 80087d2:	681b      	ldr	r3, [r3, #0]
 80087d4:	4a87      	ldr	r2, [pc, #540]	; (80089f4 <HAL_SD_WriteBlocks+0x308>)
 80087d6:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 80087d8:	68fb      	ldr	r3, [r7, #12]
 80087da:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80087dc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80087de:	431a      	orrs	r2, r3
 80087e0:	68fb      	ldr	r3, [r7, #12]
 80087e2:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 80087e4:	68fb      	ldr	r3, [r7, #12]
 80087e6:	2201      	movs	r2, #1
 80087e8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80087ec:	68fb      	ldr	r3, [r7, #12]
 80087ee:	2200      	movs	r2, #0
 80087f0:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 80087f2:	2301      	movs	r3, #1
 80087f4:	e0fa      	b.n	80089ec <HAL_SD_WriteBlocks+0x300>
    }

    /* Write block(s) in polling mode */
    dataremaining = config.DataLength;
 80087f6:	69fb      	ldr	r3, [r7, #28]
 80087f8:	63fb      	str	r3, [r7, #60]	; 0x3c
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND | SDIO_FLAG_STBITERR))
 80087fa:	e065      	b.n	80088c8 <HAL_SD_WriteBlocks+0x1dc>
    {
      if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXFIFOHE) && (dataremaining > 0U))
 80087fc:	68fb      	ldr	r3, [r7, #12]
 80087fe:	681b      	ldr	r3, [r3, #0]
 8008800:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008802:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8008806:	2b00      	cmp	r3, #0
 8008808:	d040      	beq.n	800888c <HAL_SD_WriteBlocks+0x1a0>
 800880a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800880c:	2b00      	cmp	r3, #0
 800880e:	d03d      	beq.n	800888c <HAL_SD_WriteBlocks+0x1a0>
      {
        /* Write data to SDIO Tx FIFO */
        for(count = 0U; count < 8U; count++)
 8008810:	2300      	movs	r3, #0
 8008812:	643b      	str	r3, [r7, #64]	; 0x40
 8008814:	e037      	b.n	8008886 <HAL_SD_WriteBlocks+0x19a>
        {
          data = (uint32_t)(*tempbuff);
 8008816:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008818:	781b      	ldrb	r3, [r3, #0]
 800881a:	617b      	str	r3, [r7, #20]
          tempbuff++;
 800881c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800881e:	3301      	adds	r3, #1
 8008820:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 8008822:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008824:	3b01      	subs	r3, #1
 8008826:	63fb      	str	r3, [r7, #60]	; 0x3c
          data |= ((uint32_t)(*tempbuff) << 8U);
 8008828:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800882a:	781b      	ldrb	r3, [r3, #0]
 800882c:	021a      	lsls	r2, r3, #8
 800882e:	697b      	ldr	r3, [r7, #20]
 8008830:	4313      	orrs	r3, r2
 8008832:	617b      	str	r3, [r7, #20]
          tempbuff++;
 8008834:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008836:	3301      	adds	r3, #1
 8008838:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 800883a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800883c:	3b01      	subs	r3, #1
 800883e:	63fb      	str	r3, [r7, #60]	; 0x3c
          data |= ((uint32_t)(*tempbuff) << 16U);
 8008840:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008842:	781b      	ldrb	r3, [r3, #0]
 8008844:	041a      	lsls	r2, r3, #16
 8008846:	697b      	ldr	r3, [r7, #20]
 8008848:	4313      	orrs	r3, r2
 800884a:	617b      	str	r3, [r7, #20]
          tempbuff++;
 800884c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800884e:	3301      	adds	r3, #1
 8008850:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 8008852:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008854:	3b01      	subs	r3, #1
 8008856:	63fb      	str	r3, [r7, #60]	; 0x3c
          data |= ((uint32_t)(*tempbuff) << 24U);
 8008858:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800885a:	781b      	ldrb	r3, [r3, #0]
 800885c:	061a      	lsls	r2, r3, #24
 800885e:	697b      	ldr	r3, [r7, #20]
 8008860:	4313      	orrs	r3, r2
 8008862:	617b      	str	r3, [r7, #20]
          tempbuff++;
 8008864:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008866:	3301      	adds	r3, #1
 8008868:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 800886a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800886c:	3b01      	subs	r3, #1
 800886e:	63fb      	str	r3, [r7, #60]	; 0x3c
          (void)SDIO_WriteFIFO(hsd->Instance, &data);
 8008870:	68fb      	ldr	r3, [r7, #12]
 8008872:	681b      	ldr	r3, [r3, #0]
 8008874:	f107 0214 	add.w	r2, r7, #20
 8008878:	4611      	mov	r1, r2
 800887a:	4618      	mov	r0, r3
 800887c:	f001 fe5a 	bl	800a534 <SDIO_WriteFIFO>
        for(count = 0U; count < 8U; count++)
 8008880:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008882:	3301      	adds	r3, #1
 8008884:	643b      	str	r3, [r7, #64]	; 0x40
 8008886:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008888:	2b07      	cmp	r3, #7
 800888a:	d9c4      	bls.n	8008816 <HAL_SD_WriteBlocks+0x12a>
        }
      }

      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 800888c:	f7fb f8ee 	bl	8003a6c <HAL_GetTick>
 8008890:	4602      	mov	r2, r0
 8008892:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008894:	1ad3      	subs	r3, r2, r3
 8008896:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8008898:	429a      	cmp	r2, r3
 800889a:	d902      	bls.n	80088a2 <HAL_SD_WriteBlocks+0x1b6>
 800889c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800889e:	2b00      	cmp	r3, #0
 80088a0:	d112      	bne.n	80088c8 <HAL_SD_WriteBlocks+0x1dc>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80088a2:	68fb      	ldr	r3, [r7, #12]
 80088a4:	681b      	ldr	r3, [r3, #0]
 80088a6:	4a53      	ldr	r2, [pc, #332]	; (80089f4 <HAL_SD_WriteBlocks+0x308>)
 80088a8:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= errorstate;
 80088aa:	68fb      	ldr	r3, [r7, #12]
 80088ac:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80088ae:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80088b0:	431a      	orrs	r2, r3
 80088b2:	68fb      	ldr	r3, [r7, #12]
 80088b4:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 80088b6:	68fb      	ldr	r3, [r7, #12]
 80088b8:	2201      	movs	r2, #1
 80088ba:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 80088be:	68fb      	ldr	r3, [r7, #12]
 80088c0:	2200      	movs	r2, #0
 80088c2:	631a      	str	r2, [r3, #48]	; 0x30
        return HAL_TIMEOUT;
 80088c4:	2303      	movs	r3, #3
 80088c6:	e091      	b.n	80089ec <HAL_SD_WriteBlocks+0x300>
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND | SDIO_FLAG_STBITERR))
 80088c8:	68fb      	ldr	r3, [r7, #12]
 80088ca:	681b      	ldr	r3, [r3, #0]
 80088cc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80088ce:	f240 331a 	movw	r3, #794	; 0x31a
 80088d2:	4013      	ands	r3, r2
 80088d4:	2b00      	cmp	r3, #0
 80088d6:	d091      	beq.n	80087fc <HAL_SD_WriteBlocks+0x110>
      }
    }

    /* Send stop transmission command in case of multiblock write */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) && (NumberOfBlocks > 1U))
 80088d8:	68fb      	ldr	r3, [r7, #12]
 80088da:	681b      	ldr	r3, [r3, #0]
 80088dc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80088de:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80088e2:	2b00      	cmp	r3, #0
 80088e4:	d022      	beq.n	800892c <HAL_SD_WriteBlocks+0x240>
 80088e6:	683b      	ldr	r3, [r7, #0]
 80088e8:	2b01      	cmp	r3, #1
 80088ea:	d91f      	bls.n	800892c <HAL_SD_WriteBlocks+0x240>
    {
      if(hsd->SdCard.CardType != CARD_SECURED)
 80088ec:	68fb      	ldr	r3, [r7, #12]
 80088ee:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80088f0:	2b03      	cmp	r3, #3
 80088f2:	d01b      	beq.n	800892c <HAL_SD_WriteBlocks+0x240>
      {
        /* Send stop transmission command */
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 80088f4:	68fb      	ldr	r3, [r7, #12]
 80088f6:	681b      	ldr	r3, [r3, #0]
 80088f8:	4618      	mov	r0, r3
 80088fa:	f001 ff61 	bl	800a7c0 <SDMMC_CmdStopTransfer>
 80088fe:	6478      	str	r0, [r7, #68]	; 0x44
        if(errorstate != HAL_SD_ERROR_NONE)
 8008900:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008902:	2b00      	cmp	r3, #0
 8008904:	d012      	beq.n	800892c <HAL_SD_WriteBlocks+0x240>
        {
          /* Clear all the static flags */
          __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8008906:	68fb      	ldr	r3, [r7, #12]
 8008908:	681b      	ldr	r3, [r3, #0]
 800890a:	4a3a      	ldr	r2, [pc, #232]	; (80089f4 <HAL_SD_WriteBlocks+0x308>)
 800890c:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->ErrorCode |= errorstate;
 800890e:	68fb      	ldr	r3, [r7, #12]
 8008910:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008912:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008914:	431a      	orrs	r2, r3
 8008916:	68fb      	ldr	r3, [r7, #12]
 8008918:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->State = HAL_SD_STATE_READY;
 800891a:	68fb      	ldr	r3, [r7, #12]
 800891c:	2201      	movs	r2, #1
 800891e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
          hsd->Context = SD_CONTEXT_NONE;
 8008922:	68fb      	ldr	r3, [r7, #12]
 8008924:	2200      	movs	r2, #0
 8008926:	631a      	str	r2, [r3, #48]	; 0x30
          return HAL_ERROR;
 8008928:	2301      	movs	r3, #1
 800892a:	e05f      	b.n	80089ec <HAL_SD_WriteBlocks+0x300>
        }
      }
    }

    /* Get error state */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
 800892c:	68fb      	ldr	r3, [r7, #12]
 800892e:	681b      	ldr	r3, [r3, #0]
 8008930:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008932:	f003 0308 	and.w	r3, r3, #8
 8008936:	2b00      	cmp	r3, #0
 8008938:	d012      	beq.n	8008960 <HAL_SD_WriteBlocks+0x274>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800893a:	68fb      	ldr	r3, [r7, #12]
 800893c:	681b      	ldr	r3, [r3, #0]
 800893e:	4a2d      	ldr	r2, [pc, #180]	; (80089f4 <HAL_SD_WriteBlocks+0x308>)
 8008940:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 8008942:	68fb      	ldr	r3, [r7, #12]
 8008944:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008946:	f043 0208 	orr.w	r2, r3, #8
 800894a:	68fb      	ldr	r3, [r7, #12]
 800894c:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800894e:	68fb      	ldr	r3, [r7, #12]
 8008950:	2201      	movs	r2, #1
 8008952:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8008956:	68fb      	ldr	r3, [r7, #12]
 8008958:	2200      	movs	r2, #0
 800895a:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 800895c:	2301      	movs	r3, #1
 800895e:	e045      	b.n	80089ec <HAL_SD_WriteBlocks+0x300>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 8008960:	68fb      	ldr	r3, [r7, #12]
 8008962:	681b      	ldr	r3, [r3, #0]
 8008964:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008966:	f003 0302 	and.w	r3, r3, #2
 800896a:	2b00      	cmp	r3, #0
 800896c:	d012      	beq.n	8008994 <HAL_SD_WriteBlocks+0x2a8>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800896e:	68fb      	ldr	r3, [r7, #12]
 8008970:	681b      	ldr	r3, [r3, #0]
 8008972:	4a20      	ldr	r2, [pc, #128]	; (80089f4 <HAL_SD_WriteBlocks+0x308>)
 8008974:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 8008976:	68fb      	ldr	r3, [r7, #12]
 8008978:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800897a:	f043 0202 	orr.w	r2, r3, #2
 800897e:	68fb      	ldr	r3, [r7, #12]
 8008980:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8008982:	68fb      	ldr	r3, [r7, #12]
 8008984:	2201      	movs	r2, #1
 8008986:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800898a:	68fb      	ldr	r3, [r7, #12]
 800898c:	2200      	movs	r2, #0
 800898e:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8008990:	2301      	movs	r3, #1
 8008992:	e02b      	b.n	80089ec <HAL_SD_WriteBlocks+0x300>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR))
 8008994:	68fb      	ldr	r3, [r7, #12]
 8008996:	681b      	ldr	r3, [r3, #0]
 8008998:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800899a:	f003 0310 	and.w	r3, r3, #16
 800899e:	2b00      	cmp	r3, #0
 80089a0:	d012      	beq.n	80089c8 <HAL_SD_WriteBlocks+0x2dc>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80089a2:	68fb      	ldr	r3, [r7, #12]
 80089a4:	681b      	ldr	r3, [r3, #0]
 80089a6:	4a13      	ldr	r2, [pc, #76]	; (80089f4 <HAL_SD_WriteBlocks+0x308>)
 80089a8:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 80089aa:	68fb      	ldr	r3, [r7, #12]
 80089ac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80089ae:	f043 0210 	orr.w	r2, r3, #16
 80089b2:	68fb      	ldr	r3, [r7, #12]
 80089b4:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 80089b6:	68fb      	ldr	r3, [r7, #12]
 80089b8:	2201      	movs	r2, #1
 80089ba:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80089be:	68fb      	ldr	r3, [r7, #12]
 80089c0:	2200      	movs	r2, #0
 80089c2:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 80089c4:	2301      	movs	r3, #1
 80089c6:	e011      	b.n	80089ec <HAL_SD_WriteBlocks+0x300>
    {
      /* Nothing to do */
    }

    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 80089c8:	68fb      	ldr	r3, [r7, #12]
 80089ca:	681b      	ldr	r3, [r3, #0]
 80089cc:	f240 523a 	movw	r2, #1338	; 0x53a
 80089d0:	639a      	str	r2, [r3, #56]	; 0x38

    hsd->State = HAL_SD_STATE_READY;
 80089d2:	68fb      	ldr	r3, [r7, #12]
 80089d4:	2201      	movs	r2, #1
 80089d6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    return HAL_OK;
 80089da:	2300      	movs	r3, #0
 80089dc:	e006      	b.n	80089ec <HAL_SD_WriteBlocks+0x300>
  }
  else
  {
    hsd->ErrorCode |= HAL_SD_ERROR_BUSY;
 80089de:	68fb      	ldr	r3, [r7, #12]
 80089e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80089e2:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 80089e6:	68fb      	ldr	r3, [r7, #12]
 80089e8:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 80089ea:	2301      	movs	r3, #1
  }
}
 80089ec:	4618      	mov	r0, r3
 80089ee:	3748      	adds	r7, #72	; 0x48
 80089f0:	46bd      	mov	sp, r7
 80089f2:	bd80      	pop	{r7, pc}
 80089f4:	004005ff 	.word	0x004005ff

080089f8 <HAL_SD_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_SD_CardCSDTypeDef structure that  
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 80089f8:	b480      	push	{r7}
 80089fa:	b083      	sub	sp, #12
 80089fc:	af00      	add	r7, sp, #0
 80089fe:	6078      	str	r0, [r7, #4]
 8008a00:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 8008a02:	687b      	ldr	r3, [r7, #4]
 8008a04:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008a06:	0f9b      	lsrs	r3, r3, #30
 8008a08:	b2da      	uxtb	r2, r3
 8008a0a:	683b      	ldr	r3, [r7, #0]
 8008a0c:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 8008a0e:	687b      	ldr	r3, [r7, #4]
 8008a10:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008a12:	0e9b      	lsrs	r3, r3, #26
 8008a14:	b2db      	uxtb	r3, r3
 8008a16:	f003 030f 	and.w	r3, r3, #15
 8008a1a:	b2da      	uxtb	r2, r3
 8008a1c:	683b      	ldr	r3, [r7, #0]
 8008a1e:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 8008a20:	687b      	ldr	r3, [r7, #4]
 8008a22:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008a24:	0e1b      	lsrs	r3, r3, #24
 8008a26:	b2db      	uxtb	r3, r3
 8008a28:	f003 0303 	and.w	r3, r3, #3
 8008a2c:	b2da      	uxtb	r2, r3
 8008a2e:	683b      	ldr	r3, [r7, #0]
 8008a30:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 8008a32:	687b      	ldr	r3, [r7, #4]
 8008a34:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008a36:	0c1b      	lsrs	r3, r3, #16
 8008a38:	b2da      	uxtb	r2, r3
 8008a3a:	683b      	ldr	r3, [r7, #0]
 8008a3c:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 8008a3e:	687b      	ldr	r3, [r7, #4]
 8008a40:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008a42:	0a1b      	lsrs	r3, r3, #8
 8008a44:	b2da      	uxtb	r2, r3
 8008a46:	683b      	ldr	r3, [r7, #0]
 8008a48:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 8008a4a:	687b      	ldr	r3, [r7, #4]
 8008a4c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008a4e:	b2da      	uxtb	r2, r3
 8008a50:	683b      	ldr	r3, [r7, #0]
 8008a52:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 8008a54:	687b      	ldr	r3, [r7, #4]
 8008a56:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8008a58:	0d1b      	lsrs	r3, r3, #20
 8008a5a:	b29a      	uxth	r2, r3
 8008a5c:	683b      	ldr	r3, [r7, #0]
 8008a5e:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 8008a60:	687b      	ldr	r3, [r7, #4]
 8008a62:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8008a64:	0c1b      	lsrs	r3, r3, #16
 8008a66:	b2db      	uxtb	r3, r3
 8008a68:	f003 030f 	and.w	r3, r3, #15
 8008a6c:	b2da      	uxtb	r2, r3
 8008a6e:	683b      	ldr	r3, [r7, #0]
 8008a70:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 8008a72:	687b      	ldr	r3, [r7, #4]
 8008a74:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8008a76:	0bdb      	lsrs	r3, r3, #15
 8008a78:	b2db      	uxtb	r3, r3
 8008a7a:	f003 0301 	and.w	r3, r3, #1
 8008a7e:	b2da      	uxtb	r2, r3
 8008a80:	683b      	ldr	r3, [r7, #0]
 8008a82:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 8008a84:	687b      	ldr	r3, [r7, #4]
 8008a86:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8008a88:	0b9b      	lsrs	r3, r3, #14
 8008a8a:	b2db      	uxtb	r3, r3
 8008a8c:	f003 0301 	and.w	r3, r3, #1
 8008a90:	b2da      	uxtb	r2, r3
 8008a92:	683b      	ldr	r3, [r7, #0]
 8008a94:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 8008a96:	687b      	ldr	r3, [r7, #4]
 8008a98:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8008a9a:	0b5b      	lsrs	r3, r3, #13
 8008a9c:	b2db      	uxtb	r3, r3
 8008a9e:	f003 0301 	and.w	r3, r3, #1
 8008aa2:	b2da      	uxtb	r2, r3
 8008aa4:	683b      	ldr	r3, [r7, #0]
 8008aa6:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 8008aa8:	687b      	ldr	r3, [r7, #4]
 8008aaa:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8008aac:	0b1b      	lsrs	r3, r3, #12
 8008aae:	b2db      	uxtb	r3, r3
 8008ab0:	f003 0301 	and.w	r3, r3, #1
 8008ab4:	b2da      	uxtb	r2, r3
 8008ab6:	683b      	ldr	r3, [r7, #0]
 8008ab8:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 8008aba:	683b      	ldr	r3, [r7, #0]
 8008abc:	2200      	movs	r2, #0
 8008abe:	735a      	strb	r2, [r3, #13]

  if(hsd->SdCard.CardType == CARD_SDSC)
 8008ac0:	687b      	ldr	r3, [r7, #4]
 8008ac2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008ac4:	2b00      	cmp	r3, #0
 8008ac6:	d163      	bne.n	8008b90 <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 8008ac8:	687b      	ldr	r3, [r7, #4]
 8008aca:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8008acc:	009a      	lsls	r2, r3, #2
 8008ace:	f640 73fc 	movw	r3, #4092	; 0xffc
 8008ad2:	4013      	ands	r3, r2
 8008ad4:	687a      	ldr	r2, [r7, #4]
 8008ad6:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 8008ad8:	0f92      	lsrs	r2, r2, #30
 8008ada:	431a      	orrs	r2, r3
 8008adc:	683b      	ldr	r3, [r7, #0]
 8008ade:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 8008ae0:	687b      	ldr	r3, [r7, #4]
 8008ae2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008ae4:	0edb      	lsrs	r3, r3, #27
 8008ae6:	b2db      	uxtb	r3, r3
 8008ae8:	f003 0307 	and.w	r3, r3, #7
 8008aec:	b2da      	uxtb	r2, r3
 8008aee:	683b      	ldr	r3, [r7, #0]
 8008af0:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 8008af2:	687b      	ldr	r3, [r7, #4]
 8008af4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008af6:	0e1b      	lsrs	r3, r3, #24
 8008af8:	b2db      	uxtb	r3, r3
 8008afa:	f003 0307 	and.w	r3, r3, #7
 8008afe:	b2da      	uxtb	r2, r3
 8008b00:	683b      	ldr	r3, [r7, #0]
 8008b02:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 8008b04:	687b      	ldr	r3, [r7, #4]
 8008b06:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008b08:	0d5b      	lsrs	r3, r3, #21
 8008b0a:	b2db      	uxtb	r3, r3
 8008b0c:	f003 0307 	and.w	r3, r3, #7
 8008b10:	b2da      	uxtb	r2, r3
 8008b12:	683b      	ldr	r3, [r7, #0]
 8008b14:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 8008b16:	687b      	ldr	r3, [r7, #4]
 8008b18:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008b1a:	0c9b      	lsrs	r3, r3, #18
 8008b1c:	b2db      	uxtb	r3, r3
 8008b1e:	f003 0307 	and.w	r3, r3, #7
 8008b22:	b2da      	uxtb	r2, r3
 8008b24:	683b      	ldr	r3, [r7, #0]
 8008b26:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 8008b28:	687b      	ldr	r3, [r7, #4]
 8008b2a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008b2c:	0bdb      	lsrs	r3, r3, #15
 8008b2e:	b2db      	uxtb	r3, r3
 8008b30:	f003 0307 	and.w	r3, r3, #7
 8008b34:	b2da      	uxtb	r2, r3
 8008b36:	683b      	ldr	r3, [r7, #0]
 8008b38:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 8008b3a:	683b      	ldr	r3, [r7, #0]
 8008b3c:	691b      	ldr	r3, [r3, #16]
 8008b3e:	1c5a      	adds	r2, r3, #1
 8008b40:	687b      	ldr	r3, [r7, #4]
 8008b42:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 8008b44:	683b      	ldr	r3, [r7, #0]
 8008b46:	7e1b      	ldrb	r3, [r3, #24]
 8008b48:	b2db      	uxtb	r3, r3
 8008b4a:	f003 0307 	and.w	r3, r3, #7
 8008b4e:	3302      	adds	r3, #2
 8008b50:	2201      	movs	r2, #1
 8008b52:	fa02 f303 	lsl.w	r3, r2, r3
 8008b56:	687a      	ldr	r2, [r7, #4]
 8008b58:	6d52      	ldr	r2, [r2, #84]	; 0x54
 8008b5a:	fb03 f202 	mul.w	r2, r3, r2
 8008b5e:	687b      	ldr	r3, [r7, #4]
 8008b60:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 8008b62:	683b      	ldr	r3, [r7, #0]
 8008b64:	7a1b      	ldrb	r3, [r3, #8]
 8008b66:	b2db      	uxtb	r3, r3
 8008b68:	f003 030f 	and.w	r3, r3, #15
 8008b6c:	2201      	movs	r2, #1
 8008b6e:	409a      	lsls	r2, r3
 8008b70:	687b      	ldr	r3, [r7, #4]
 8008b72:	659a      	str	r2, [r3, #88]	; 0x58

    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 8008b74:	687b      	ldr	r3, [r7, #4]
 8008b76:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008b78:	687a      	ldr	r2, [r7, #4]
 8008b7a:	6d92      	ldr	r2, [r2, #88]	; 0x58
 8008b7c:	0a52      	lsrs	r2, r2, #9
 8008b7e:	fb03 f202 	mul.w	r2, r3, r2
 8008b82:	687b      	ldr	r3, [r7, #4]
 8008b84:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.LogBlockSize = 512U;
 8008b86:	687b      	ldr	r3, [r7, #4]
 8008b88:	f44f 7200 	mov.w	r2, #512	; 0x200
 8008b8c:	661a      	str	r2, [r3, #96]	; 0x60
 8008b8e:	e031      	b.n	8008bf4 <HAL_SD_GetCardCSD+0x1fc>
  }
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 8008b90:	687b      	ldr	r3, [r7, #4]
 8008b92:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008b94:	2b01      	cmp	r3, #1
 8008b96:	d11d      	bne.n	8008bd4 <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 8008b98:	687b      	ldr	r3, [r7, #4]
 8008b9a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8008b9c:	041b      	lsls	r3, r3, #16
 8008b9e:	f403 127c 	and.w	r2, r3, #4128768	; 0x3f0000
 8008ba2:	687b      	ldr	r3, [r7, #4]
 8008ba4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008ba6:	0c1b      	lsrs	r3, r3, #16
 8008ba8:	431a      	orrs	r2, r3
 8008baa:	683b      	ldr	r3, [r7, #0]
 8008bac:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 8008bae:	683b      	ldr	r3, [r7, #0]
 8008bb0:	691b      	ldr	r3, [r3, #16]
 8008bb2:	3301      	adds	r3, #1
 8008bb4:	029a      	lsls	r2, r3, #10
 8008bb6:	687b      	ldr	r3, [r7, #4]
 8008bb8:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 8008bba:	687b      	ldr	r3, [r7, #4]
 8008bbc:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8008bbe:	687b      	ldr	r3, [r7, #4]
 8008bc0:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.BlockSize = 512U;
 8008bc2:	687b      	ldr	r3, [r7, #4]
 8008bc4:	f44f 7200 	mov.w	r2, #512	; 0x200
 8008bc8:	659a      	str	r2, [r3, #88]	; 0x58
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 8008bca:	687b      	ldr	r3, [r7, #4]
 8008bcc:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8008bce:	687b      	ldr	r3, [r7, #4]
 8008bd0:	661a      	str	r2, [r3, #96]	; 0x60
 8008bd2:	e00f      	b.n	8008bf4 <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8008bd4:	687b      	ldr	r3, [r7, #4]
 8008bd6:	681b      	ldr	r3, [r3, #0]
 8008bd8:	4a58      	ldr	r2, [pc, #352]	; (8008d3c <HAL_SD_GetCardCSD+0x344>)
 8008bda:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8008bdc:	687b      	ldr	r3, [r7, #4]
 8008bde:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008be0:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8008be4:	687b      	ldr	r3, [r7, #4]
 8008be6:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 8008be8:	687b      	ldr	r3, [r7, #4]
 8008bea:	2201      	movs	r2, #1
 8008bec:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 8008bf0:	2301      	movs	r3, #1
 8008bf2:	e09d      	b.n	8008d30 <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 8008bf4:	687b      	ldr	r3, [r7, #4]
 8008bf6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008bf8:	0b9b      	lsrs	r3, r3, #14
 8008bfa:	b2db      	uxtb	r3, r3
 8008bfc:	f003 0301 	and.w	r3, r3, #1
 8008c00:	b2da      	uxtb	r2, r3
 8008c02:	683b      	ldr	r3, [r7, #0]
 8008c04:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 8008c06:	687b      	ldr	r3, [r7, #4]
 8008c08:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008c0a:	09db      	lsrs	r3, r3, #7
 8008c0c:	b2db      	uxtb	r3, r3
 8008c0e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008c12:	b2da      	uxtb	r2, r3
 8008c14:	683b      	ldr	r3, [r7, #0]
 8008c16:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 8008c18:	687b      	ldr	r3, [r7, #4]
 8008c1a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008c1c:	b2db      	uxtb	r3, r3
 8008c1e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008c22:	b2da      	uxtb	r2, r3
 8008c24:	683b      	ldr	r3, [r7, #0]
 8008c26:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 8008c28:	687b      	ldr	r3, [r7, #4]
 8008c2a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008c2c:	0fdb      	lsrs	r3, r3, #31
 8008c2e:	b2da      	uxtb	r2, r3
 8008c30:	683b      	ldr	r3, [r7, #0]
 8008c32:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 8008c34:	687b      	ldr	r3, [r7, #4]
 8008c36:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008c38:	0f5b      	lsrs	r3, r3, #29
 8008c3a:	b2db      	uxtb	r3, r3
 8008c3c:	f003 0303 	and.w	r3, r3, #3
 8008c40:	b2da      	uxtb	r2, r3
 8008c42:	683b      	ldr	r3, [r7, #0]
 8008c44:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 8008c46:	687b      	ldr	r3, [r7, #4]
 8008c48:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008c4a:	0e9b      	lsrs	r3, r3, #26
 8008c4c:	b2db      	uxtb	r3, r3
 8008c4e:	f003 0307 	and.w	r3, r3, #7
 8008c52:	b2da      	uxtb	r2, r3
 8008c54:	683b      	ldr	r3, [r7, #0]
 8008c56:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen= (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 8008c58:	687b      	ldr	r3, [r7, #4]
 8008c5a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008c5c:	0d9b      	lsrs	r3, r3, #22
 8008c5e:	b2db      	uxtb	r3, r3
 8008c60:	f003 030f 	and.w	r3, r3, #15
 8008c64:	b2da      	uxtb	r2, r3
 8008c66:	683b      	ldr	r3, [r7, #0]
 8008c68:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 8008c6a:	687b      	ldr	r3, [r7, #4]
 8008c6c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008c6e:	0d5b      	lsrs	r3, r3, #21
 8008c70:	b2db      	uxtb	r3, r3
 8008c72:	f003 0301 	and.w	r3, r3, #1
 8008c76:	b2da      	uxtb	r2, r3
 8008c78:	683b      	ldr	r3, [r7, #0]
 8008c7a:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 8008c7e:	683b      	ldr	r3, [r7, #0]
 8008c80:	2200      	movs	r2, #0
 8008c82:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 8008c86:	687b      	ldr	r3, [r7, #4]
 8008c88:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008c8a:	0c1b      	lsrs	r3, r3, #16
 8008c8c:	b2db      	uxtb	r3, r3
 8008c8e:	f003 0301 	and.w	r3, r3, #1
 8008c92:	b2da      	uxtb	r2, r3
 8008c94:	683b      	ldr	r3, [r7, #0]
 8008c96:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 8008c9a:	687b      	ldr	r3, [r7, #4]
 8008c9c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008c9e:	0bdb      	lsrs	r3, r3, #15
 8008ca0:	b2db      	uxtb	r3, r3
 8008ca2:	f003 0301 	and.w	r3, r3, #1
 8008ca6:	b2da      	uxtb	r2, r3
 8008ca8:	683b      	ldr	r3, [r7, #0]
 8008caa:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 8008cae:	687b      	ldr	r3, [r7, #4]
 8008cb0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008cb2:	0b9b      	lsrs	r3, r3, #14
 8008cb4:	b2db      	uxtb	r3, r3
 8008cb6:	f003 0301 	and.w	r3, r3, #1
 8008cba:	b2da      	uxtb	r2, r3
 8008cbc:	683b      	ldr	r3, [r7, #0]
 8008cbe:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 8008cc2:	687b      	ldr	r3, [r7, #4]
 8008cc4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008cc6:	0b5b      	lsrs	r3, r3, #13
 8008cc8:	b2db      	uxtb	r3, r3
 8008cca:	f003 0301 	and.w	r3, r3, #1
 8008cce:	b2da      	uxtb	r2, r3
 8008cd0:	683b      	ldr	r3, [r7, #0]
 8008cd2:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 8008cd6:	687b      	ldr	r3, [r7, #4]
 8008cd8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008cda:	0b1b      	lsrs	r3, r3, #12
 8008cdc:	b2db      	uxtb	r3, r3
 8008cde:	f003 0301 	and.w	r3, r3, #1
 8008ce2:	b2da      	uxtb	r2, r3
 8008ce4:	683b      	ldr	r3, [r7, #0]
 8008ce6:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 8008cea:	687b      	ldr	r3, [r7, #4]
 8008cec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008cee:	0a9b      	lsrs	r3, r3, #10
 8008cf0:	b2db      	uxtb	r3, r3
 8008cf2:	f003 0303 	and.w	r3, r3, #3
 8008cf6:	b2da      	uxtb	r2, r3
 8008cf8:	683b      	ldr	r3, [r7, #0]
 8008cfa:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27

  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 8008cfe:	687b      	ldr	r3, [r7, #4]
 8008d00:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008d02:	0a1b      	lsrs	r3, r3, #8
 8008d04:	b2db      	uxtb	r3, r3
 8008d06:	f003 0303 	and.w	r3, r3, #3
 8008d0a:	b2da      	uxtb	r2, r3
 8008d0c:	683b      	ldr	r3, [r7, #0]
 8008d0e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 8008d12:	687b      	ldr	r3, [r7, #4]
 8008d14:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008d16:	085b      	lsrs	r3, r3, #1
 8008d18:	b2db      	uxtb	r3, r3
 8008d1a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008d1e:	b2da      	uxtb	r2, r3
 8008d20:	683b      	ldr	r3, [r7, #0]
 8008d22:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29

  pCSD->Reserved4 = 1;
 8008d26:	683b      	ldr	r3, [r7, #0]
 8008d28:	2201      	movs	r2, #1
 8008d2a:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a

  return HAL_OK;
 8008d2e:	2300      	movs	r3, #0
}
 8008d30:	4618      	mov	r0, r3
 8008d32:	370c      	adds	r7, #12
 8008d34:	46bd      	mov	sp, r7
 8008d36:	bc80      	pop	{r7}
 8008d38:	4770      	bx	lr
 8008d3a:	bf00      	nop
 8008d3c:	004005ff 	.word	0x004005ff

08008d40 <HAL_SD_GetCardInfo>:
  * @param  pCardInfo: Pointer to the HAL_SD_CardInfoTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardInfo(SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypeDef *pCardInfo)
{
 8008d40:	b480      	push	{r7}
 8008d42:	b083      	sub	sp, #12
 8008d44:	af00      	add	r7, sp, #0
 8008d46:	6078      	str	r0, [r7, #4]
 8008d48:	6039      	str	r1, [r7, #0]
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 8008d4a:	687b      	ldr	r3, [r7, #4]
 8008d4c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8008d4e:	683b      	ldr	r3, [r7, #0]
 8008d50:	601a      	str	r2, [r3, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 8008d52:	687b      	ldr	r3, [r7, #4]
 8008d54:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8008d56:	683b      	ldr	r3, [r7, #0]
 8008d58:	605a      	str	r2, [r3, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 8008d5a:	687b      	ldr	r3, [r7, #4]
 8008d5c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8008d5e:	683b      	ldr	r3, [r7, #0]
 8008d60:	609a      	str	r2, [r3, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 8008d62:	687b      	ldr	r3, [r7, #4]
 8008d64:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8008d66:	683b      	ldr	r3, [r7, #0]
 8008d68:	60da      	str	r2, [r3, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 8008d6a:	687b      	ldr	r3, [r7, #4]
 8008d6c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8008d6e:	683b      	ldr	r3, [r7, #0]
 8008d70:	611a      	str	r2, [r3, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 8008d72:	687b      	ldr	r3, [r7, #4]
 8008d74:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8008d76:	683b      	ldr	r3, [r7, #0]
 8008d78:	615a      	str	r2, [r3, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 8008d7a:	687b      	ldr	r3, [r7, #4]
 8008d7c:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8008d7e:	683b      	ldr	r3, [r7, #0]
 8008d80:	619a      	str	r2, [r3, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 8008d82:	687b      	ldr	r3, [r7, #4]
 8008d84:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8008d86:	683b      	ldr	r3, [r7, #0]
 8008d88:	61da      	str	r2, [r3, #28]

  return HAL_OK;
 8008d8a:	2300      	movs	r3, #0
}
 8008d8c:	4618      	mov	r0, r3
 8008d8e:	370c      	adds	r7, #12
 8008d90:	46bd      	mov	sp, r7
 8008d92:	bc80      	pop	{r7}
 8008d94:	4770      	bx	lr
	...

08008d98 <HAL_SD_ConfigWideBusOperation>:
  *            @arg SDIO_BUS_WIDE_4B: 4-bit data transfer
  *            @arg SDIO_BUS_WIDE_1B: 1-bit data transfer
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ConfigWideBusOperation(SD_HandleTypeDef *hsd, uint32_t WideMode)
{
 8008d98:	b5b0      	push	{r4, r5, r7, lr}
 8008d9a:	b08e      	sub	sp, #56	; 0x38
 8008d9c:	af04      	add	r7, sp, #16
 8008d9e:	6078      	str	r0, [r7, #4]
 8008da0:	6039      	str	r1, [r7, #0]
  SDIO_InitTypeDef Init;
  uint32_t errorstate;
  HAL_StatusTypeDef status = HAL_OK;
 8008da2:	2300      	movs	r3, #0
 8008da4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

  /* Check the parameters */
  assert_param(IS_SDIO_BUS_WIDE(WideMode));

  /* Change State */
  hsd->State = HAL_SD_STATE_BUSY;
 8008da8:	687b      	ldr	r3, [r7, #4]
 8008daa:	2203      	movs	r2, #3
 8008dac:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  if(hsd->SdCard.CardType != CARD_SECURED)
 8008db0:	687b      	ldr	r3, [r7, #4]
 8008db2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008db4:	2b03      	cmp	r3, #3
 8008db6:	d02e      	beq.n	8008e16 <HAL_SD_ConfigWideBusOperation+0x7e>
  {
    if(WideMode == SDIO_BUS_WIDE_8B)
 8008db8:	683b      	ldr	r3, [r7, #0]
 8008dba:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008dbe:	d106      	bne.n	8008dce <HAL_SD_ConfigWideBusOperation+0x36>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8008dc0:	687b      	ldr	r3, [r7, #4]
 8008dc2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008dc4:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8008dc8:	687b      	ldr	r3, [r7, #4]
 8008dca:	639a      	str	r2, [r3, #56]	; 0x38
 8008dcc:	e029      	b.n	8008e22 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if(WideMode == SDIO_BUS_WIDE_4B)
 8008dce:	683b      	ldr	r3, [r7, #0]
 8008dd0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008dd4:	d10a      	bne.n	8008dec <HAL_SD_ConfigWideBusOperation+0x54>
    {
      errorstate = SD_WideBus_Enable(hsd);
 8008dd6:	6878      	ldr	r0, [r7, #4]
 8008dd8:	f000 fa1c 	bl	8009214 <SD_WideBus_Enable>
 8008ddc:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 8008dde:	687b      	ldr	r3, [r7, #4]
 8008de0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008de2:	6a3b      	ldr	r3, [r7, #32]
 8008de4:	431a      	orrs	r2, r3
 8008de6:	687b      	ldr	r3, [r7, #4]
 8008de8:	639a      	str	r2, [r3, #56]	; 0x38
 8008dea:	e01a      	b.n	8008e22 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if(WideMode == SDIO_BUS_WIDE_1B)
 8008dec:	683b      	ldr	r3, [r7, #0]
 8008dee:	2b00      	cmp	r3, #0
 8008df0:	d10a      	bne.n	8008e08 <HAL_SD_ConfigWideBusOperation+0x70>
    {
      errorstate = SD_WideBus_Disable(hsd);
 8008df2:	6878      	ldr	r0, [r7, #4]
 8008df4:	f000 fa59 	bl	80092aa <SD_WideBus_Disable>
 8008df8:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 8008dfa:	687b      	ldr	r3, [r7, #4]
 8008dfc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008dfe:	6a3b      	ldr	r3, [r7, #32]
 8008e00:	431a      	orrs	r2, r3
 8008e02:	687b      	ldr	r3, [r7, #4]
 8008e04:	639a      	str	r2, [r3, #56]	; 0x38
 8008e06:	e00c      	b.n	8008e22 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else
    {
      /* WideMode is not a valid argument*/
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8008e08:	687b      	ldr	r3, [r7, #4]
 8008e0a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008e0c:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8008e10:	687b      	ldr	r3, [r7, #4]
 8008e12:	639a      	str	r2, [r3, #56]	; 0x38
 8008e14:	e005      	b.n	8008e22 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
  }
  else
  {
    /* MMC Card does not support this feature */
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8008e16:	687b      	ldr	r3, [r7, #4]
 8008e18:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008e1a:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8008e1e:	687b      	ldr	r3, [r7, #4]
 8008e20:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode != HAL_SD_ERROR_NONE)
 8008e22:	687b      	ldr	r3, [r7, #4]
 8008e24:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008e26:	2b00      	cmp	r3, #0
 8008e28:	d00b      	beq.n	8008e42 <HAL_SD_ConfigWideBusOperation+0xaa>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8008e2a:	687b      	ldr	r3, [r7, #4]
 8008e2c:	681b      	ldr	r3, [r3, #0]
 8008e2e:	4a26      	ldr	r2, [pc, #152]	; (8008ec8 <HAL_SD_ConfigWideBusOperation+0x130>)
 8008e30:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 8008e32:	687b      	ldr	r3, [r7, #4]
 8008e34:	2201      	movs	r2, #1
 8008e36:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    status = HAL_ERROR;
 8008e3a:	2301      	movs	r3, #1
 8008e3c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8008e40:	e01f      	b.n	8008e82 <HAL_SD_ConfigWideBusOperation+0xea>
  }
  else
  {
    /* Configure the SDIO peripheral */
    Init.ClockEdge           = hsd->Init.ClockEdge;
 8008e42:	687b      	ldr	r3, [r7, #4]
 8008e44:	685b      	ldr	r3, [r3, #4]
 8008e46:	60bb      	str	r3, [r7, #8]
    Init.ClockBypass         = hsd->Init.ClockBypass;
 8008e48:	687b      	ldr	r3, [r7, #4]
 8008e4a:	689b      	ldr	r3, [r3, #8]
 8008e4c:	60fb      	str	r3, [r7, #12]
    Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 8008e4e:	687b      	ldr	r3, [r7, #4]
 8008e50:	68db      	ldr	r3, [r3, #12]
 8008e52:	613b      	str	r3, [r7, #16]
    Init.BusWide             = WideMode;
 8008e54:	683b      	ldr	r3, [r7, #0]
 8008e56:	617b      	str	r3, [r7, #20]
    Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 8008e58:	687b      	ldr	r3, [r7, #4]
 8008e5a:	695b      	ldr	r3, [r3, #20]
 8008e5c:	61bb      	str	r3, [r7, #24]
    Init.ClockDiv            = hsd->Init.ClockDiv;
 8008e5e:	687b      	ldr	r3, [r7, #4]
 8008e60:	699b      	ldr	r3, [r3, #24]
 8008e62:	61fb      	str	r3, [r7, #28]
    (void)SDIO_Init(hsd->Instance, Init);
 8008e64:	687b      	ldr	r3, [r7, #4]
 8008e66:	681d      	ldr	r5, [r3, #0]
 8008e68:	466c      	mov	r4, sp
 8008e6a:	f107 0314 	add.w	r3, r7, #20
 8008e6e:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8008e72:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8008e76:	f107 0308 	add.w	r3, r7, #8
 8008e7a:	cb0e      	ldmia	r3, {r1, r2, r3}
 8008e7c:	4628      	mov	r0, r5
 8008e7e:	f001 fb23 	bl	800a4c8 <SDIO_Init>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8008e82:	687b      	ldr	r3, [r7, #4]
 8008e84:	681b      	ldr	r3, [r3, #0]
 8008e86:	f44f 7100 	mov.w	r1, #512	; 0x200
 8008e8a:	4618      	mov	r0, r3
 8008e8c:	f001 fbee 	bl	800a66c <SDMMC_CmdBlockLength>
 8008e90:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8008e92:	6a3b      	ldr	r3, [r7, #32]
 8008e94:	2b00      	cmp	r3, #0
 8008e96:	d00c      	beq.n	8008eb2 <HAL_SD_ConfigWideBusOperation+0x11a>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8008e98:	687b      	ldr	r3, [r7, #4]
 8008e9a:	681b      	ldr	r3, [r3, #0]
 8008e9c:	4a0a      	ldr	r2, [pc, #40]	; (8008ec8 <HAL_SD_ConfigWideBusOperation+0x130>)
 8008e9e:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= errorstate;
 8008ea0:	687b      	ldr	r3, [r7, #4]
 8008ea2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008ea4:	6a3b      	ldr	r3, [r7, #32]
 8008ea6:	431a      	orrs	r2, r3
 8008ea8:	687b      	ldr	r3, [r7, #4]
 8008eaa:	639a      	str	r2, [r3, #56]	; 0x38
    status = HAL_ERROR;
 8008eac:	2301      	movs	r3, #1
 8008eae:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Change State */
  hsd->State = HAL_SD_STATE_READY;
 8008eb2:	687b      	ldr	r3, [r7, #4]
 8008eb4:	2201      	movs	r2, #1
 8008eb6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return status;
 8008eba:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8008ebe:	4618      	mov	r0, r3
 8008ec0:	3728      	adds	r7, #40	; 0x28
 8008ec2:	46bd      	mov	sp, r7
 8008ec4:	bdb0      	pop	{r4, r5, r7, pc}
 8008ec6:	bf00      	nop
 8008ec8:	004005ff 	.word	0x004005ff

08008ecc <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd: pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 8008ecc:	b580      	push	{r7, lr}
 8008ece:	b086      	sub	sp, #24
 8008ed0:	af00      	add	r7, sp, #0
 8008ed2:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0;
 8008ed4:	2300      	movs	r3, #0
 8008ed6:	60fb      	str	r3, [r7, #12]

  errorstate = SD_SendStatus(hsd, &resp1);
 8008ed8:	f107 030c 	add.w	r3, r7, #12
 8008edc:	4619      	mov	r1, r3
 8008ede:	6878      	ldr	r0, [r7, #4]
 8008ee0:	f000 f970 	bl	80091c4 <SD_SendStatus>
 8008ee4:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 8008ee6:	697b      	ldr	r3, [r7, #20]
 8008ee8:	2b00      	cmp	r3, #0
 8008eea:	d005      	beq.n	8008ef8 <HAL_SD_GetCardState+0x2c>
  {
    hsd->ErrorCode |= errorstate;
 8008eec:	687b      	ldr	r3, [r7, #4]
 8008eee:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008ef0:	697b      	ldr	r3, [r7, #20]
 8008ef2:	431a      	orrs	r2, r3
 8008ef4:	687b      	ldr	r3, [r7, #4]
 8008ef6:	639a      	str	r2, [r3, #56]	; 0x38
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
 8008ef8:	68fb      	ldr	r3, [r7, #12]
 8008efa:	0a5b      	lsrs	r3, r3, #9
 8008efc:	f003 030f 	and.w	r3, r3, #15
 8008f00:	613b      	str	r3, [r7, #16]

  return (HAL_SD_CardStateTypeDef)cardstate;
 8008f02:	693b      	ldr	r3, [r7, #16]
}
 8008f04:	4618      	mov	r0, r3
 8008f06:	3718      	adds	r7, #24
 8008f08:	46bd      	mov	sp, r7
 8008f0a:	bd80      	pop	{r7, pc}

08008f0c <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd: Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 8008f0c:	b5b0      	push	{r4, r5, r7, lr}
 8008f0e:	b094      	sub	sp, #80	; 0x50
 8008f10:	af04      	add	r7, sp, #16
 8008f12:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 1U;
 8008f14:	2301      	movs	r3, #1
 8008f16:	81fb      	strh	r3, [r7, #14]

  /* Check the power State */
  if(SDIO_GetPowerState(hsd->Instance) == 0U)
 8008f18:	687b      	ldr	r3, [r7, #4]
 8008f1a:	681b      	ldr	r3, [r3, #0]
 8008f1c:	4618      	mov	r0, r3
 8008f1e:	f001 fb26 	bl	800a56e <SDIO_GetPowerState>
 8008f22:	4603      	mov	r3, r0
 8008f24:	2b00      	cmp	r3, #0
 8008f26:	d102      	bne.n	8008f2e <SD_InitCard+0x22>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8008f28:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8008f2c:	e0b8      	b.n	80090a0 <SD_InitCard+0x194>
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 8008f2e:	687b      	ldr	r3, [r7, #4]
 8008f30:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008f32:	2b03      	cmp	r3, #3
 8008f34:	d02f      	beq.n	8008f96 <SD_InitCard+0x8a>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 8008f36:	687b      	ldr	r3, [r7, #4]
 8008f38:	681b      	ldr	r3, [r3, #0]
 8008f3a:	4618      	mov	r0, r3
 8008f3c:	f001 fd4a 	bl	800a9d4 <SDMMC_CmdSendCID>
 8008f40:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8008f42:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008f44:	2b00      	cmp	r3, #0
 8008f46:	d001      	beq.n	8008f4c <SD_InitCard+0x40>
    {
      return errorstate;
 8008f48:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008f4a:	e0a9      	b.n	80090a0 <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8008f4c:	687b      	ldr	r3, [r7, #4]
 8008f4e:	681b      	ldr	r3, [r3, #0]
 8008f50:	2100      	movs	r1, #0
 8008f52:	4618      	mov	r0, r3
 8008f54:	f001 fb4d 	bl	800a5f2 <SDIO_GetResponse>
 8008f58:	4602      	mov	r2, r0
 8008f5a:	687b      	ldr	r3, [r7, #4]
 8008f5c:	675a      	str	r2, [r3, #116]	; 0x74
      hsd->CID[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 8008f5e:	687b      	ldr	r3, [r7, #4]
 8008f60:	681b      	ldr	r3, [r3, #0]
 8008f62:	2104      	movs	r1, #4
 8008f64:	4618      	mov	r0, r3
 8008f66:	f001 fb44 	bl	800a5f2 <SDIO_GetResponse>
 8008f6a:	4602      	mov	r2, r0
 8008f6c:	687b      	ldr	r3, [r7, #4]
 8008f6e:	679a      	str	r2, [r3, #120]	; 0x78
      hsd->CID[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 8008f70:	687b      	ldr	r3, [r7, #4]
 8008f72:	681b      	ldr	r3, [r3, #0]
 8008f74:	2108      	movs	r1, #8
 8008f76:	4618      	mov	r0, r3
 8008f78:	f001 fb3b 	bl	800a5f2 <SDIO_GetResponse>
 8008f7c:	4602      	mov	r2, r0
 8008f7e:	687b      	ldr	r3, [r7, #4]
 8008f80:	67da      	str	r2, [r3, #124]	; 0x7c
      hsd->CID[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 8008f82:	687b      	ldr	r3, [r7, #4]
 8008f84:	681b      	ldr	r3, [r3, #0]
 8008f86:	210c      	movs	r1, #12
 8008f88:	4618      	mov	r0, r3
 8008f8a:	f001 fb32 	bl	800a5f2 <SDIO_GetResponse>
 8008f8e:	4602      	mov	r2, r0
 8008f90:	687b      	ldr	r3, [r7, #4]
 8008f92:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 8008f96:	687b      	ldr	r3, [r7, #4]
 8008f98:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008f9a:	2b03      	cmp	r3, #3
 8008f9c:	d00d      	beq.n	8008fba <SD_InitCard+0xae>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 8008f9e:	687b      	ldr	r3, [r7, #4]
 8008fa0:	681b      	ldr	r3, [r3, #0]
 8008fa2:	f107 020e 	add.w	r2, r7, #14
 8008fa6:	4611      	mov	r1, r2
 8008fa8:	4618      	mov	r0, r3
 8008faa:	f001 fd50 	bl	800aa4e <SDMMC_CmdSetRelAdd>
 8008fae:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8008fb0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008fb2:	2b00      	cmp	r3, #0
 8008fb4:	d001      	beq.n	8008fba <SD_InitCard+0xae>
    {
      return errorstate;
 8008fb6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008fb8:	e072      	b.n	80090a0 <SD_InitCard+0x194>
    }
  }
  if(hsd->SdCard.CardType != CARD_SECURED)
 8008fba:	687b      	ldr	r3, [r7, #4]
 8008fbc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008fbe:	2b03      	cmp	r3, #3
 8008fc0:	d036      	beq.n	8009030 <SD_InitCard+0x124>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 8008fc2:	89fb      	ldrh	r3, [r7, #14]
 8008fc4:	461a      	mov	r2, r3
 8008fc6:	687b      	ldr	r3, [r7, #4]
 8008fc8:	651a      	str	r2, [r3, #80]	; 0x50

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8008fca:	687b      	ldr	r3, [r7, #4]
 8008fcc:	681a      	ldr	r2, [r3, #0]
 8008fce:	687b      	ldr	r3, [r7, #4]
 8008fd0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008fd2:	041b      	lsls	r3, r3, #16
 8008fd4:	4619      	mov	r1, r3
 8008fd6:	4610      	mov	r0, r2
 8008fd8:	f001 fd1a 	bl	800aa10 <SDMMC_CmdSendCSD>
 8008fdc:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8008fde:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008fe0:	2b00      	cmp	r3, #0
 8008fe2:	d001      	beq.n	8008fe8 <SD_InitCard+0xdc>
    {
      return errorstate;
 8008fe4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008fe6:	e05b      	b.n	80090a0 <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8008fe8:	687b      	ldr	r3, [r7, #4]
 8008fea:	681b      	ldr	r3, [r3, #0]
 8008fec:	2100      	movs	r1, #0
 8008fee:	4618      	mov	r0, r3
 8008ff0:	f001 faff 	bl	800a5f2 <SDIO_GetResponse>
 8008ff4:	4602      	mov	r2, r0
 8008ff6:	687b      	ldr	r3, [r7, #4]
 8008ff8:	665a      	str	r2, [r3, #100]	; 0x64
      hsd->CSD[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 8008ffa:	687b      	ldr	r3, [r7, #4]
 8008ffc:	681b      	ldr	r3, [r3, #0]
 8008ffe:	2104      	movs	r1, #4
 8009000:	4618      	mov	r0, r3
 8009002:	f001 faf6 	bl	800a5f2 <SDIO_GetResponse>
 8009006:	4602      	mov	r2, r0
 8009008:	687b      	ldr	r3, [r7, #4]
 800900a:	669a      	str	r2, [r3, #104]	; 0x68
      hsd->CSD[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 800900c:	687b      	ldr	r3, [r7, #4]
 800900e:	681b      	ldr	r3, [r3, #0]
 8009010:	2108      	movs	r1, #8
 8009012:	4618      	mov	r0, r3
 8009014:	f001 faed 	bl	800a5f2 <SDIO_GetResponse>
 8009018:	4602      	mov	r2, r0
 800901a:	687b      	ldr	r3, [r7, #4]
 800901c:	66da      	str	r2, [r3, #108]	; 0x6c
      hsd->CSD[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 800901e:	687b      	ldr	r3, [r7, #4]
 8009020:	681b      	ldr	r3, [r3, #0]
 8009022:	210c      	movs	r1, #12
 8009024:	4618      	mov	r0, r3
 8009026:	f001 fae4 	bl	800a5f2 <SDIO_GetResponse>
 800902a:	4602      	mov	r2, r0
 800902c:	687b      	ldr	r3, [r7, #4]
 800902e:	671a      	str	r2, [r3, #112]	; 0x70
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDIO_GetResponse(hsd->Instance, SDIO_RESP2) >> 20U);
 8009030:	687b      	ldr	r3, [r7, #4]
 8009032:	681b      	ldr	r3, [r3, #0]
 8009034:	2104      	movs	r1, #4
 8009036:	4618      	mov	r0, r3
 8009038:	f001 fadb 	bl	800a5f2 <SDIO_GetResponse>
 800903c:	4603      	mov	r3, r0
 800903e:	0d1a      	lsrs	r2, r3, #20
 8009040:	687b      	ldr	r3, [r7, #4]
 8009042:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 8009044:	f107 0310 	add.w	r3, r7, #16
 8009048:	4619      	mov	r1, r3
 800904a:	6878      	ldr	r0, [r7, #4]
 800904c:	f7ff fcd4 	bl	80089f8 <HAL_SD_GetCardCSD>
 8009050:	4603      	mov	r3, r0
 8009052:	2b00      	cmp	r3, #0
 8009054:	d002      	beq.n	800905c <SD_InitCard+0x150>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8009056:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800905a:	e021      	b.n	80090a0 <SD_InitCard+0x194>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 800905c:	687b      	ldr	r3, [r7, #4]
 800905e:	6819      	ldr	r1, [r3, #0]
 8009060:	687b      	ldr	r3, [r7, #4]
 8009062:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009064:	041b      	lsls	r3, r3, #16
 8009066:	2200      	movs	r2, #0
 8009068:	461c      	mov	r4, r3
 800906a:	4615      	mov	r5, r2
 800906c:	4622      	mov	r2, r4
 800906e:	462b      	mov	r3, r5
 8009070:	4608      	mov	r0, r1
 8009072:	f001 fbc7 	bl	800a804 <SDMMC_CmdSelDesel>
 8009076:	63f8      	str	r0, [r7, #60]	; 0x3c
  if(errorstate != HAL_SD_ERROR_NONE)
 8009078:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800907a:	2b00      	cmp	r3, #0
 800907c:	d001      	beq.n	8009082 <SD_InitCard+0x176>
  {
    return errorstate;
 800907e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009080:	e00e      	b.n	80090a0 <SD_InitCard+0x194>
  }

  /* Configure SDIO peripheral interface */
  (void)SDIO_Init(hsd->Instance, hsd->Init);
 8009082:	687b      	ldr	r3, [r7, #4]
 8009084:	681d      	ldr	r5, [r3, #0]
 8009086:	687b      	ldr	r3, [r7, #4]
 8009088:	466c      	mov	r4, sp
 800908a:	f103 0210 	add.w	r2, r3, #16
 800908e:	ca07      	ldmia	r2, {r0, r1, r2}
 8009090:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8009094:	3304      	adds	r3, #4
 8009096:	cb0e      	ldmia	r3, {r1, r2, r3}
 8009098:	4628      	mov	r0, r5
 800909a:	f001 fa15 	bl	800a4c8 <SDIO_Init>

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 800909e:	2300      	movs	r3, #0
}
 80090a0:	4618      	mov	r0, r3
 80090a2:	3740      	adds	r7, #64	; 0x40
 80090a4:	46bd      	mov	sp, r7
 80090a6:	bdb0      	pop	{r4, r5, r7, pc}

080090a8 <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 80090a8:	b580      	push	{r7, lr}
 80090aa:	b086      	sub	sp, #24
 80090ac:	af00      	add	r7, sp, #0
 80090ae:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80090b0:	2300      	movs	r3, #0
 80090b2:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U, validvoltage = 0U;
 80090b4:	2300      	movs	r3, #0
 80090b6:	617b      	str	r3, [r7, #20]
 80090b8:	2300      	movs	r3, #0
 80090ba:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 80090bc:	687b      	ldr	r3, [r7, #4]
 80090be:	681b      	ldr	r3, [r3, #0]
 80090c0:	4618      	mov	r0, r3
 80090c2:	f001 fbc2 	bl	800a84a <SDMMC_CmdGoIdleState>
 80090c6:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 80090c8:	68fb      	ldr	r3, [r7, #12]
 80090ca:	2b00      	cmp	r3, #0
 80090cc:	d001      	beq.n	80090d2 <SD_PowerON+0x2a>
  {
    return errorstate;
 80090ce:	68fb      	ldr	r3, [r7, #12]
 80090d0:	e072      	b.n	80091b8 <SD_PowerON+0x110>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 80090d2:	687b      	ldr	r3, [r7, #4]
 80090d4:	681b      	ldr	r3, [r3, #0]
 80090d6:	4618      	mov	r0, r3
 80090d8:	f001 fbd5 	bl	800a886 <SDMMC_CmdOperCond>
 80090dc:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 80090de:	68fb      	ldr	r3, [r7, #12]
 80090e0:	2b00      	cmp	r3, #0
 80090e2:	d00d      	beq.n	8009100 <SD_PowerON+0x58>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 80090e4:	687b      	ldr	r3, [r7, #4]
 80090e6:	2200      	movs	r2, #0
 80090e8:	649a      	str	r2, [r3, #72]	; 0x48
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 80090ea:	687b      	ldr	r3, [r7, #4]
 80090ec:	681b      	ldr	r3, [r3, #0]
 80090ee:	4618      	mov	r0, r3
 80090f0:	f001 fbab 	bl	800a84a <SDMMC_CmdGoIdleState>
 80090f4:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 80090f6:	68fb      	ldr	r3, [r7, #12]
 80090f8:	2b00      	cmp	r3, #0
 80090fa:	d004      	beq.n	8009106 <SD_PowerON+0x5e>
    {
      return errorstate;
 80090fc:	68fb      	ldr	r3, [r7, #12]
 80090fe:	e05b      	b.n	80091b8 <SD_PowerON+0x110>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 8009100:	687b      	ldr	r3, [r7, #4]
 8009102:	2201      	movs	r2, #1
 8009104:	649a      	str	r2, [r3, #72]	; 0x48
  }

  if( hsd->SdCard.CardVersion == CARD_V2_X)
 8009106:	687b      	ldr	r3, [r7, #4]
 8009108:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800910a:	2b01      	cmp	r3, #1
 800910c:	d137      	bne.n	800917e <SD_PowerON+0xd6>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 800910e:	687b      	ldr	r3, [r7, #4]
 8009110:	681b      	ldr	r3, [r3, #0]
 8009112:	2100      	movs	r1, #0
 8009114:	4618      	mov	r0, r3
 8009116:	f001 fbd5 	bl	800a8c4 <SDMMC_CmdAppCommand>
 800911a:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800911c:	68fb      	ldr	r3, [r7, #12]
 800911e:	2b00      	cmp	r3, #0
 8009120:	d02d      	beq.n	800917e <SD_PowerON+0xd6>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8009122:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8009126:	e047      	b.n	80091b8 <SD_PowerON+0x110>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8009128:	687b      	ldr	r3, [r7, #4]
 800912a:	681b      	ldr	r3, [r3, #0]
 800912c:	2100      	movs	r1, #0
 800912e:	4618      	mov	r0, r3
 8009130:	f001 fbc8 	bl	800a8c4 <SDMMC_CmdAppCommand>
 8009134:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8009136:	68fb      	ldr	r3, [r7, #12]
 8009138:	2b00      	cmp	r3, #0
 800913a:	d001      	beq.n	8009140 <SD_PowerON+0x98>
    {
      return errorstate;
 800913c:	68fb      	ldr	r3, [r7, #12]
 800913e:	e03b      	b.n	80091b8 <SD_PowerON+0x110>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY | SD_SWITCH_1_8V_CAPACITY);
 8009140:	687b      	ldr	r3, [r7, #4]
 8009142:	681b      	ldr	r3, [r3, #0]
 8009144:	491e      	ldr	r1, [pc, #120]	; (80091c0 <SD_PowerON+0x118>)
 8009146:	4618      	mov	r0, r3
 8009148:	f001 fbde 	bl	800a908 <SDMMC_CmdAppOperCommand>
 800914c:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800914e:	68fb      	ldr	r3, [r7, #12]
 8009150:	2b00      	cmp	r3, #0
 8009152:	d002      	beq.n	800915a <SD_PowerON+0xb2>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8009154:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8009158:	e02e      	b.n	80091b8 <SD_PowerON+0x110>
    }

    /* Get command response */
    response = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 800915a:	687b      	ldr	r3, [r7, #4]
 800915c:	681b      	ldr	r3, [r3, #0]
 800915e:	2100      	movs	r1, #0
 8009160:	4618      	mov	r0, r3
 8009162:	f001 fa46 	bl	800a5f2 <SDIO_GetResponse>
 8009166:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 8009168:	697b      	ldr	r3, [r7, #20]
 800916a:	0fdb      	lsrs	r3, r3, #31
 800916c:	2b01      	cmp	r3, #1
 800916e:	d101      	bne.n	8009174 <SD_PowerON+0xcc>
 8009170:	2301      	movs	r3, #1
 8009172:	e000      	b.n	8009176 <SD_PowerON+0xce>
 8009174:	2300      	movs	r3, #0
 8009176:	613b      	str	r3, [r7, #16]

    count++;
 8009178:	68bb      	ldr	r3, [r7, #8]
 800917a:	3301      	adds	r3, #1
 800917c:	60bb      	str	r3, [r7, #8]
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 800917e:	68bb      	ldr	r3, [r7, #8]
 8009180:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8009184:	4293      	cmp	r3, r2
 8009186:	d802      	bhi.n	800918e <SD_PowerON+0xe6>
 8009188:	693b      	ldr	r3, [r7, #16]
 800918a:	2b00      	cmp	r3, #0
 800918c:	d0cc      	beq.n	8009128 <SD_PowerON+0x80>
  }

  if(count >= SDMMC_MAX_VOLT_TRIAL)
 800918e:	68bb      	ldr	r3, [r7, #8]
 8009190:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8009194:	4293      	cmp	r3, r2
 8009196:	d902      	bls.n	800919e <SD_PowerON+0xf6>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 8009198:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800919c:	e00c      	b.n	80091b8 <SD_PowerON+0x110>
  }

  if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 800919e:	697b      	ldr	r3, [r7, #20]
 80091a0:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80091a4:	2b00      	cmp	r3, #0
 80091a6:	d003      	beq.n	80091b0 <SD_PowerON+0x108>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 80091a8:	687b      	ldr	r3, [r7, #4]
 80091aa:	2201      	movs	r2, #1
 80091ac:	645a      	str	r2, [r3, #68]	; 0x44
 80091ae:	e002      	b.n	80091b6 <SD_PowerON+0x10e>
  }
  else
  {
    hsd->SdCard.CardType = CARD_SDSC;
 80091b0:	687b      	ldr	r3, [r7, #4]
 80091b2:	2200      	movs	r2, #0
 80091b4:	645a      	str	r2, [r3, #68]	; 0x44
  }


  return HAL_SD_ERROR_NONE;
 80091b6:	2300      	movs	r3, #0
}
 80091b8:	4618      	mov	r0, r3
 80091ba:	3718      	adds	r7, #24
 80091bc:	46bd      	mov	sp, r7
 80091be:	bd80      	pop	{r7, pc}
 80091c0:	c1100000 	.word	0xc1100000

080091c4 <SD_SendStatus>:
  * @param  pCardStatus: pointer to the buffer that will contain the SD card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 80091c4:	b580      	push	{r7, lr}
 80091c6:	b084      	sub	sp, #16
 80091c8:	af00      	add	r7, sp, #0
 80091ca:	6078      	str	r0, [r7, #4]
 80091cc:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if(pCardStatus == NULL)
 80091ce:	683b      	ldr	r3, [r7, #0]
 80091d0:	2b00      	cmp	r3, #0
 80091d2:	d102      	bne.n	80091da <SD_SendStatus+0x16>
  {
    return HAL_SD_ERROR_PARAM;
 80091d4:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80091d8:	e018      	b.n	800920c <SD_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 80091da:	687b      	ldr	r3, [r7, #4]
 80091dc:	681a      	ldr	r2, [r3, #0]
 80091de:	687b      	ldr	r3, [r7, #4]
 80091e0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80091e2:	041b      	lsls	r3, r3, #16
 80091e4:	4619      	mov	r1, r3
 80091e6:	4610      	mov	r0, r2
 80091e8:	f001 fc52 	bl	800aa90 <SDMMC_CmdSendStatus>
 80091ec:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 80091ee:	68fb      	ldr	r3, [r7, #12]
 80091f0:	2b00      	cmp	r3, #0
 80091f2:	d001      	beq.n	80091f8 <SD_SendStatus+0x34>
  {
    return errorstate;
 80091f4:	68fb      	ldr	r3, [r7, #12]
 80091f6:	e009      	b.n	800920c <SD_SendStatus+0x48>
  }

  /* Get SD card status */
  *pCardStatus = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 80091f8:	687b      	ldr	r3, [r7, #4]
 80091fa:	681b      	ldr	r3, [r3, #0]
 80091fc:	2100      	movs	r1, #0
 80091fe:	4618      	mov	r0, r3
 8009200:	f001 f9f7 	bl	800a5f2 <SDIO_GetResponse>
 8009204:	4602      	mov	r2, r0
 8009206:	683b      	ldr	r3, [r7, #0]
 8009208:	601a      	str	r2, [r3, #0]

  return HAL_SD_ERROR_NONE;
 800920a:	2300      	movs	r3, #0
}
 800920c:	4618      	mov	r0, r3
 800920e:	3710      	adds	r7, #16
 8009210:	46bd      	mov	sp, r7
 8009212:	bd80      	pop	{r7, pc}

08009214 <SD_WideBus_Enable>:
  * @brief  Enables the SDIO wide bus mode.
  * @param  hsd: pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Enable(SD_HandleTypeDef *hsd)
{
 8009214:	b580      	push	{r7, lr}
 8009216:	b086      	sub	sp, #24
 8009218:	af00      	add	r7, sp, #0
 800921a:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 800921c:	2300      	movs	r3, #0
 800921e:	60fb      	str	r3, [r7, #12]
 8009220:	2300      	movs	r3, #0
 8009222:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 8009224:	687b      	ldr	r3, [r7, #4]
 8009226:	681b      	ldr	r3, [r3, #0]
 8009228:	2100      	movs	r1, #0
 800922a:	4618      	mov	r0, r3
 800922c:	f001 f9e1 	bl	800a5f2 <SDIO_GetResponse>
 8009230:	4603      	mov	r3, r0
 8009232:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009236:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800923a:	d102      	bne.n	8009242 <SD_WideBus_Enable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 800923c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8009240:	e02f      	b.n	80092a2 <SD_WideBus_Enable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 8009242:	f107 030c 	add.w	r3, r7, #12
 8009246:	4619      	mov	r1, r3
 8009248:	6878      	ldr	r0, [r7, #4]
 800924a:	f000 f879 	bl	8009340 <SD_FindSCR>
 800924e:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 8009250:	697b      	ldr	r3, [r7, #20]
 8009252:	2b00      	cmp	r3, #0
 8009254:	d001      	beq.n	800925a <SD_WideBus_Enable+0x46>
  {
    return errorstate;
 8009256:	697b      	ldr	r3, [r7, #20]
 8009258:	e023      	b.n	80092a2 <SD_WideBus_Enable+0x8e>
  }

  /* If requested card supports wide bus operation */
  if((scr[1U] & SDMMC_WIDE_BUS_SUPPORT) != SDMMC_ALLZERO)
 800925a:	693b      	ldr	r3, [r7, #16]
 800925c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8009260:	2b00      	cmp	r3, #0
 8009262:	d01c      	beq.n	800929e <SD_WideBus_Enable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA.*/
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8009264:	687b      	ldr	r3, [r7, #4]
 8009266:	681a      	ldr	r2, [r3, #0]
 8009268:	687b      	ldr	r3, [r7, #4]
 800926a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800926c:	041b      	lsls	r3, r3, #16
 800926e:	4619      	mov	r1, r3
 8009270:	4610      	mov	r0, r2
 8009272:	f001 fb27 	bl	800a8c4 <SDMMC_CmdAppCommand>
 8009276:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8009278:	697b      	ldr	r3, [r7, #20]
 800927a:	2b00      	cmp	r3, #0
 800927c:	d001      	beq.n	8009282 <SD_WideBus_Enable+0x6e>
    {
      return errorstate;
 800927e:	697b      	ldr	r3, [r7, #20]
 8009280:	e00f      	b.n	80092a2 <SD_WideBus_Enable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 2 for wide bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 2U);
 8009282:	687b      	ldr	r3, [r7, #4]
 8009284:	681b      	ldr	r3, [r3, #0]
 8009286:	2102      	movs	r1, #2
 8009288:	4618      	mov	r0, r3
 800928a:	f001 fb60 	bl	800a94e <SDMMC_CmdBusWidth>
 800928e:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8009290:	697b      	ldr	r3, [r7, #20]
 8009292:	2b00      	cmp	r3, #0
 8009294:	d001      	beq.n	800929a <SD_WideBus_Enable+0x86>
    {
      return errorstate;
 8009296:	697b      	ldr	r3, [r7, #20]
 8009298:	e003      	b.n	80092a2 <SD_WideBus_Enable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 800929a:	2300      	movs	r3, #0
 800929c:	e001      	b.n	80092a2 <SD_WideBus_Enable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800929e:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 80092a2:	4618      	mov	r0, r3
 80092a4:	3718      	adds	r7, #24
 80092a6:	46bd      	mov	sp, r7
 80092a8:	bd80      	pop	{r7, pc}

080092aa <SD_WideBus_Disable>:
  * @brief  Disables the SDIO wide bus mode.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Disable(SD_HandleTypeDef *hsd)
{
 80092aa:	b580      	push	{r7, lr}
 80092ac:	b086      	sub	sp, #24
 80092ae:	af00      	add	r7, sp, #0
 80092b0:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 80092b2:	2300      	movs	r3, #0
 80092b4:	60fb      	str	r3, [r7, #12]
 80092b6:	2300      	movs	r3, #0
 80092b8:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 80092ba:	687b      	ldr	r3, [r7, #4]
 80092bc:	681b      	ldr	r3, [r3, #0]
 80092be:	2100      	movs	r1, #0
 80092c0:	4618      	mov	r0, r3
 80092c2:	f001 f996 	bl	800a5f2 <SDIO_GetResponse>
 80092c6:	4603      	mov	r3, r0
 80092c8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80092cc:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80092d0:	d102      	bne.n	80092d8 <SD_WideBus_Disable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 80092d2:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80092d6:	e02f      	b.n	8009338 <SD_WideBus_Disable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 80092d8:	f107 030c 	add.w	r3, r7, #12
 80092dc:	4619      	mov	r1, r3
 80092de:	6878      	ldr	r0, [r7, #4]
 80092e0:	f000 f82e 	bl	8009340 <SD_FindSCR>
 80092e4:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 80092e6:	697b      	ldr	r3, [r7, #20]
 80092e8:	2b00      	cmp	r3, #0
 80092ea:	d001      	beq.n	80092f0 <SD_WideBus_Disable+0x46>
  {
    return errorstate;
 80092ec:	697b      	ldr	r3, [r7, #20]
 80092ee:	e023      	b.n	8009338 <SD_WideBus_Disable+0x8e>
  }

  /* If requested card supports 1 bit mode operation */
  if((scr[1U] & SDMMC_SINGLE_BUS_SUPPORT) != SDMMC_ALLZERO)
 80092f0:	693b      	ldr	r3, [r7, #16]
 80092f2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80092f6:	2b00      	cmp	r3, #0
 80092f8:	d01c      	beq.n	8009334 <SD_WideBus_Disable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 80092fa:	687b      	ldr	r3, [r7, #4]
 80092fc:	681a      	ldr	r2, [r3, #0]
 80092fe:	687b      	ldr	r3, [r7, #4]
 8009300:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009302:	041b      	lsls	r3, r3, #16
 8009304:	4619      	mov	r1, r3
 8009306:	4610      	mov	r0, r2
 8009308:	f001 fadc 	bl	800a8c4 <SDMMC_CmdAppCommand>
 800930c:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800930e:	697b      	ldr	r3, [r7, #20]
 8009310:	2b00      	cmp	r3, #0
 8009312:	d001      	beq.n	8009318 <SD_WideBus_Disable+0x6e>
    {
      return errorstate;
 8009314:	697b      	ldr	r3, [r7, #20]
 8009316:	e00f      	b.n	8009338 <SD_WideBus_Disable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 0 for single bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0U);
 8009318:	687b      	ldr	r3, [r7, #4]
 800931a:	681b      	ldr	r3, [r3, #0]
 800931c:	2100      	movs	r1, #0
 800931e:	4618      	mov	r0, r3
 8009320:	f001 fb15 	bl	800a94e <SDMMC_CmdBusWidth>
 8009324:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8009326:	697b      	ldr	r3, [r7, #20]
 8009328:	2b00      	cmp	r3, #0
 800932a:	d001      	beq.n	8009330 <SD_WideBus_Disable+0x86>
    {
      return errorstate;
 800932c:	697b      	ldr	r3, [r7, #20]
 800932e:	e003      	b.n	8009338 <SD_WideBus_Disable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 8009330:	2300      	movs	r3, #0
 8009332:	e001      	b.n	8009338 <SD_WideBus_Disable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8009334:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 8009338:	4618      	mov	r0, r3
 800933a:	3718      	adds	r7, #24
 800933c:	46bd      	mov	sp, r7
 800933e:	bd80      	pop	{r7, pc}

08009340 <SD_FindSCR>:
  * @param  hsd: Pointer to SD handle
  * @param  pSCR: pointer to the buffer that will contain the SCR value
  * @retval error state
  */
static uint32_t SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
{
 8009340:	b590      	push	{r4, r7, lr}
 8009342:	b08f      	sub	sp, #60	; 0x3c
 8009344:	af00      	add	r7, sp, #0
 8009346:	6078      	str	r0, [r7, #4]
 8009348:	6039      	str	r1, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 800934a:	f7fa fb8f 	bl	8003a6c <HAL_GetTick>
 800934e:	6338      	str	r0, [r7, #48]	; 0x30
  uint32_t index = 0U;
 8009350:	2300      	movs	r3, #0
 8009352:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t tempscr[2U] = {0U, 0U};
 8009354:	2300      	movs	r3, #0
 8009356:	60bb      	str	r3, [r7, #8]
 8009358:	2300      	movs	r3, #0
 800935a:	60fb      	str	r3, [r7, #12]
  uint32_t *scr = pSCR;
 800935c:	683b      	ldr	r3, [r7, #0]
 800935e:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Set Block Size To 8 Bytes */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 8009360:	687b      	ldr	r3, [r7, #4]
 8009362:	681b      	ldr	r3, [r3, #0]
 8009364:	2108      	movs	r1, #8
 8009366:	4618      	mov	r0, r3
 8009368:	f001 f980 	bl	800a66c <SDMMC_CmdBlockLength>
 800936c:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 800936e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009370:	2b00      	cmp	r3, #0
 8009372:	d001      	beq.n	8009378 <SD_FindSCR+0x38>
  {
    return errorstate;
 8009374:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009376:	e0b2      	b.n	80094de <SD_FindSCR+0x19e>
  }

  /* Send CMD55 APP_CMD with argument as card's RCA */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)((hsd->SdCard.RelCardAdd) << 16U));
 8009378:	687b      	ldr	r3, [r7, #4]
 800937a:	681a      	ldr	r2, [r3, #0]
 800937c:	687b      	ldr	r3, [r7, #4]
 800937e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009380:	041b      	lsls	r3, r3, #16
 8009382:	4619      	mov	r1, r3
 8009384:	4610      	mov	r0, r2
 8009386:	f001 fa9d 	bl	800a8c4 <SDMMC_CmdAppCommand>
 800938a:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 800938c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800938e:	2b00      	cmp	r3, #0
 8009390:	d001      	beq.n	8009396 <SD_FindSCR+0x56>
  {
    return errorstate;
 8009392:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009394:	e0a3      	b.n	80094de <SD_FindSCR+0x19e>
  }

  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8009396:	f04f 33ff 	mov.w	r3, #4294967295
 800939a:	613b      	str	r3, [r7, #16]
  config.DataLength    = 8U;
 800939c:	2308      	movs	r3, #8
 800939e:	617b      	str	r3, [r7, #20]
  config.DataBlockSize = SDIO_DATABLOCK_SIZE_8B;
 80093a0:	2330      	movs	r3, #48	; 0x30
 80093a2:	61bb      	str	r3, [r7, #24]
  config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 80093a4:	2302      	movs	r3, #2
 80093a6:	61fb      	str	r3, [r7, #28]
  config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 80093a8:	2300      	movs	r3, #0
 80093aa:	623b      	str	r3, [r7, #32]
  config.DPSM          = SDIO_DPSM_ENABLE;
 80093ac:	2301      	movs	r3, #1
 80093ae:	627b      	str	r3, [r7, #36]	; 0x24
  (void)SDIO_ConfigData(hsd->Instance, &config);
 80093b0:	687b      	ldr	r3, [r7, #4]
 80093b2:	681b      	ldr	r3, [r3, #0]
 80093b4:	f107 0210 	add.w	r2, r7, #16
 80093b8:	4611      	mov	r1, r2
 80093ba:	4618      	mov	r0, r3
 80093bc:	f001 f92b 	bl	800a616 <SDIO_ConfigData>

  /* Send ACMD51 SD_APP_SEND_SCR with argument as 0 */
  errorstate = SDMMC_CmdSendSCR(hsd->Instance);
 80093c0:	687b      	ldr	r3, [r7, #4]
 80093c2:	681b      	ldr	r3, [r3, #0]
 80093c4:	4618      	mov	r0, r3
 80093c6:	f001 fae4 	bl	800a992 <SDMMC_CmdSendSCR>
 80093ca:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 80093cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80093ce:	2b00      	cmp	r3, #0
 80093d0:	d02a      	beq.n	8009428 <SD_FindSCR+0xe8>
  {
    return errorstate;
 80093d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80093d4:	e083      	b.n	80094de <SD_FindSCR+0x19e>
  }

  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT))
  {
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL))
 80093d6:	687b      	ldr	r3, [r7, #4]
 80093d8:	681b      	ldr	r3, [r3, #0]
 80093da:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80093dc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80093e0:	2b00      	cmp	r3, #0
 80093e2:	d00f      	beq.n	8009404 <SD_FindSCR+0xc4>
    {
      *(tempscr + index) = SDIO_ReadFIFO(hsd->Instance);
 80093e4:	687b      	ldr	r3, [r7, #4]
 80093e6:	6819      	ldr	r1, [r3, #0]
 80093e8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80093ea:	009b      	lsls	r3, r3, #2
 80093ec:	f107 0208 	add.w	r2, r7, #8
 80093f0:	18d4      	adds	r4, r2, r3
 80093f2:	4608      	mov	r0, r1
 80093f4:	f001 f892 	bl	800a51c <SDIO_ReadFIFO>
 80093f8:	4603      	mov	r3, r0
 80093fa:	6023      	str	r3, [r4, #0]
      index++;
 80093fc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80093fe:	3301      	adds	r3, #1
 8009400:	637b      	str	r3, [r7, #52]	; 0x34
 8009402:	e006      	b.n	8009412 <SD_FindSCR+0xd2>
    }
    else if(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXACT))
 8009404:	687b      	ldr	r3, [r7, #4]
 8009406:	681b      	ldr	r3, [r3, #0]
 8009408:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800940a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800940e:	2b00      	cmp	r3, #0
 8009410:	d012      	beq.n	8009438 <SD_FindSCR+0xf8>
    {
      break;
    }

    if((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 8009412:	f7fa fb2b 	bl	8003a6c <HAL_GetTick>
 8009416:	4602      	mov	r2, r0
 8009418:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800941a:	1ad3      	subs	r3, r2, r3
 800941c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009420:	d102      	bne.n	8009428 <SD_FindSCR+0xe8>
    {
      return HAL_SD_ERROR_TIMEOUT;
 8009422:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8009426:	e05a      	b.n	80094de <SD_FindSCR+0x19e>
  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT))
 8009428:	687b      	ldr	r3, [r7, #4]
 800942a:	681b      	ldr	r3, [r3, #0]
 800942c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800942e:	f003 032a 	and.w	r3, r3, #42	; 0x2a
 8009432:	2b00      	cmp	r3, #0
 8009434:	d0cf      	beq.n	80093d6 <SD_FindSCR+0x96>
 8009436:	e000      	b.n	800943a <SD_FindSCR+0xfa>
      break;
 8009438:	bf00      	nop
    }
  }

  if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
 800943a:	687b      	ldr	r3, [r7, #4]
 800943c:	681b      	ldr	r3, [r3, #0]
 800943e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009440:	f003 0308 	and.w	r3, r3, #8
 8009444:	2b00      	cmp	r3, #0
 8009446:	d005      	beq.n	8009454 <SD_FindSCR+0x114>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DTIMEOUT);
 8009448:	687b      	ldr	r3, [r7, #4]
 800944a:	681b      	ldr	r3, [r3, #0]
 800944c:	2208      	movs	r2, #8
 800944e:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_DATA_TIMEOUT;
 8009450:	2308      	movs	r3, #8
 8009452:	e044      	b.n	80094de <SD_FindSCR+0x19e>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 8009454:	687b      	ldr	r3, [r7, #4]
 8009456:	681b      	ldr	r3, [r3, #0]
 8009458:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800945a:	f003 0302 	and.w	r3, r3, #2
 800945e:	2b00      	cmp	r3, #0
 8009460:	d005      	beq.n	800946e <SD_FindSCR+0x12e>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DCRCFAIL);
 8009462:	687b      	ldr	r3, [r7, #4]
 8009464:	681b      	ldr	r3, [r3, #0]
 8009466:	2202      	movs	r2, #2
 8009468:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_DATA_CRC_FAIL;
 800946a:	2302      	movs	r3, #2
 800946c:	e037      	b.n	80094de <SD_FindSCR+0x19e>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR))
 800946e:	687b      	ldr	r3, [r7, #4]
 8009470:	681b      	ldr	r3, [r3, #0]
 8009472:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009474:	f003 0320 	and.w	r3, r3, #32
 8009478:	2b00      	cmp	r3, #0
 800947a:	d005      	beq.n	8009488 <SD_FindSCR+0x148>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_RXOVERR);
 800947c:	687b      	ldr	r3, [r7, #4]
 800947e:	681b      	ldr	r3, [r3, #0]
 8009480:	2220      	movs	r2, #32
 8009482:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_RX_OVERRUN;
 8009484:	2320      	movs	r3, #32
 8009486:	e02a      	b.n	80094de <SD_FindSCR+0x19e>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8009488:	687b      	ldr	r3, [r7, #4]
 800948a:	681b      	ldr	r3, [r3, #0]
 800948c:	f240 523a 	movw	r2, #1338	; 0x53a
 8009490:	639a      	str	r2, [r3, #56]	; 0x38

    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 8009492:	68fb      	ldr	r3, [r7, #12]
 8009494:	061a      	lsls	r2, r3, #24
 8009496:	68fb      	ldr	r3, [r7, #12]
 8009498:	021b      	lsls	r3, r3, #8
 800949a:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800949e:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 80094a0:	68fb      	ldr	r3, [r7, #12]
 80094a2:	0a1b      	lsrs	r3, r3, #8
 80094a4:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 80094a8:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 80094aa:	68fb      	ldr	r3, [r7, #12]
 80094ac:	0e1b      	lsrs	r3, r3, #24
 80094ae:	431a      	orrs	r2, r3
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 80094b0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80094b2:	601a      	str	r2, [r3, #0]
    scr++;
 80094b4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80094b6:	3304      	adds	r3, #4
 80094b8:	62fb      	str	r3, [r7, #44]	; 0x2c
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 80094ba:	68bb      	ldr	r3, [r7, #8]
 80094bc:	061a      	lsls	r2, r3, #24
 80094be:	68bb      	ldr	r3, [r7, #8]
 80094c0:	021b      	lsls	r3, r3, #8
 80094c2:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 80094c6:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 80094c8:	68bb      	ldr	r3, [r7, #8]
 80094ca:	0a1b      	lsrs	r3, r3, #8
 80094cc:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 80094d0:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 80094d2:	68bb      	ldr	r3, [r7, #8]
 80094d4:	0e1b      	lsrs	r3, r3, #24
 80094d6:	431a      	orrs	r2, r3
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 80094d8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80094da:	601a      	str	r2, [r3, #0]

  }

  return HAL_SD_ERROR_NONE;
 80094dc:	2300      	movs	r3, #0
}
 80094de:	4618      	mov	r0, r3
 80094e0:	373c      	adds	r7, #60	; 0x3c
 80094e2:	46bd      	mov	sp, r7
 80094e4:	bd90      	pop	{r4, r7, pc}

080094e6 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80094e6:	b580      	push	{r7, lr}
 80094e8:	b082      	sub	sp, #8
 80094ea:	af00      	add	r7, sp, #0
 80094ec:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80094ee:	687b      	ldr	r3, [r7, #4]
 80094f0:	2b00      	cmp	r3, #0
 80094f2:	d101      	bne.n	80094f8 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80094f4:	2301      	movs	r3, #1
 80094f6:	e076      	b.n	80095e6 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80094f8:	687b      	ldr	r3, [r7, #4]
 80094fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80094fc:	2b00      	cmp	r3, #0
 80094fe:	d108      	bne.n	8009512 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8009500:	687b      	ldr	r3, [r7, #4]
 8009502:	685b      	ldr	r3, [r3, #4]
 8009504:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8009508:	d009      	beq.n	800951e <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800950a:	687b      	ldr	r3, [r7, #4]
 800950c:	2200      	movs	r2, #0
 800950e:	61da      	str	r2, [r3, #28]
 8009510:	e005      	b.n	800951e <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8009512:	687b      	ldr	r3, [r7, #4]
 8009514:	2200      	movs	r2, #0
 8009516:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8009518:	687b      	ldr	r3, [r7, #4]
 800951a:	2200      	movs	r2, #0
 800951c:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800951e:	687b      	ldr	r3, [r7, #4]
 8009520:	2200      	movs	r2, #0
 8009522:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8009524:	687b      	ldr	r3, [r7, #4]
 8009526:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800952a:	b2db      	uxtb	r3, r3
 800952c:	2b00      	cmp	r3, #0
 800952e:	d106      	bne.n	800953e <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8009530:	687b      	ldr	r3, [r7, #4]
 8009532:	2200      	movs	r2, #0
 8009534:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8009538:	6878      	ldr	r0, [r7, #4]
 800953a:	f7fa f833 	bl	80035a4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800953e:	687b      	ldr	r3, [r7, #4]
 8009540:	2202      	movs	r2, #2
 8009542:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8009546:	687b      	ldr	r3, [r7, #4]
 8009548:	681b      	ldr	r3, [r3, #0]
 800954a:	681a      	ldr	r2, [r3, #0]
 800954c:	687b      	ldr	r3, [r7, #4]
 800954e:	681b      	ldr	r3, [r3, #0]
 8009550:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009554:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8009556:	687b      	ldr	r3, [r7, #4]
 8009558:	685b      	ldr	r3, [r3, #4]
 800955a:	f403 7282 	and.w	r2, r3, #260	; 0x104
 800955e:	687b      	ldr	r3, [r7, #4]
 8009560:	689b      	ldr	r3, [r3, #8]
 8009562:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8009566:	431a      	orrs	r2, r3
 8009568:	687b      	ldr	r3, [r7, #4]
 800956a:	68db      	ldr	r3, [r3, #12]
 800956c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8009570:	431a      	orrs	r2, r3
 8009572:	687b      	ldr	r3, [r7, #4]
 8009574:	691b      	ldr	r3, [r3, #16]
 8009576:	f003 0302 	and.w	r3, r3, #2
 800957a:	431a      	orrs	r2, r3
 800957c:	687b      	ldr	r3, [r7, #4]
 800957e:	695b      	ldr	r3, [r3, #20]
 8009580:	f003 0301 	and.w	r3, r3, #1
 8009584:	431a      	orrs	r2, r3
 8009586:	687b      	ldr	r3, [r7, #4]
 8009588:	699b      	ldr	r3, [r3, #24]
 800958a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800958e:	431a      	orrs	r2, r3
 8009590:	687b      	ldr	r3, [r7, #4]
 8009592:	69db      	ldr	r3, [r3, #28]
 8009594:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8009598:	431a      	orrs	r2, r3
 800959a:	687b      	ldr	r3, [r7, #4]
 800959c:	6a1b      	ldr	r3, [r3, #32]
 800959e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80095a2:	ea42 0103 	orr.w	r1, r2, r3
 80095a6:	687b      	ldr	r3, [r7, #4]
 80095a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80095aa:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80095ae:	687b      	ldr	r3, [r7, #4]
 80095b0:	681b      	ldr	r3, [r3, #0]
 80095b2:	430a      	orrs	r2, r1
 80095b4:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 80095b6:	687b      	ldr	r3, [r7, #4]
 80095b8:	699b      	ldr	r3, [r3, #24]
 80095ba:	0c1a      	lsrs	r2, r3, #16
 80095bc:	687b      	ldr	r3, [r7, #4]
 80095be:	681b      	ldr	r3, [r3, #0]
 80095c0:	f002 0204 	and.w	r2, r2, #4
 80095c4:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80095c6:	687b      	ldr	r3, [r7, #4]
 80095c8:	681b      	ldr	r3, [r3, #0]
 80095ca:	69da      	ldr	r2, [r3, #28]
 80095cc:	687b      	ldr	r3, [r7, #4]
 80095ce:	681b      	ldr	r3, [r3, #0]
 80095d0:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80095d4:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80095d6:	687b      	ldr	r3, [r7, #4]
 80095d8:	2200      	movs	r2, #0
 80095da:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80095dc:	687b      	ldr	r3, [r7, #4]
 80095de:	2201      	movs	r2, #1
 80095e0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 80095e4:	2300      	movs	r3, #0
}
 80095e6:	4618      	mov	r0, r3
 80095e8:	3708      	adds	r7, #8
 80095ea:	46bd      	mov	sp, r7
 80095ec:	bd80      	pop	{r7, pc}

080095ee <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80095ee:	b580      	push	{r7, lr}
 80095f0:	b088      	sub	sp, #32
 80095f2:	af00      	add	r7, sp, #0
 80095f4:	60f8      	str	r0, [r7, #12]
 80095f6:	60b9      	str	r1, [r7, #8]
 80095f8:	603b      	str	r3, [r7, #0]
 80095fa:	4613      	mov	r3, r2
 80095fc:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80095fe:	2300      	movs	r3, #0
 8009600:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8009602:	68fb      	ldr	r3, [r7, #12]
 8009604:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8009608:	2b01      	cmp	r3, #1
 800960a:	d101      	bne.n	8009610 <HAL_SPI_Transmit+0x22>
 800960c:	2302      	movs	r3, #2
 800960e:	e12d      	b.n	800986c <HAL_SPI_Transmit+0x27e>
 8009610:	68fb      	ldr	r3, [r7, #12]
 8009612:	2201      	movs	r2, #1
 8009614:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8009618:	f7fa fa28 	bl	8003a6c <HAL_GetTick>
 800961c:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 800961e:	88fb      	ldrh	r3, [r7, #6]
 8009620:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8009622:	68fb      	ldr	r3, [r7, #12]
 8009624:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8009628:	b2db      	uxtb	r3, r3
 800962a:	2b01      	cmp	r3, #1
 800962c:	d002      	beq.n	8009634 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 800962e:	2302      	movs	r3, #2
 8009630:	77fb      	strb	r3, [r7, #31]
    goto error;
 8009632:	e116      	b.n	8009862 <HAL_SPI_Transmit+0x274>
  }

  if ((pData == NULL) || (Size == 0U))
 8009634:	68bb      	ldr	r3, [r7, #8]
 8009636:	2b00      	cmp	r3, #0
 8009638:	d002      	beq.n	8009640 <HAL_SPI_Transmit+0x52>
 800963a:	88fb      	ldrh	r3, [r7, #6]
 800963c:	2b00      	cmp	r3, #0
 800963e:	d102      	bne.n	8009646 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8009640:	2301      	movs	r3, #1
 8009642:	77fb      	strb	r3, [r7, #31]
    goto error;
 8009644:	e10d      	b.n	8009862 <HAL_SPI_Transmit+0x274>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8009646:	68fb      	ldr	r3, [r7, #12]
 8009648:	2203      	movs	r2, #3
 800964a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800964e:	68fb      	ldr	r3, [r7, #12]
 8009650:	2200      	movs	r2, #0
 8009652:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8009654:	68fb      	ldr	r3, [r7, #12]
 8009656:	68ba      	ldr	r2, [r7, #8]
 8009658:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 800965a:	68fb      	ldr	r3, [r7, #12]
 800965c:	88fa      	ldrh	r2, [r7, #6]
 800965e:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8009660:	68fb      	ldr	r3, [r7, #12]
 8009662:	88fa      	ldrh	r2, [r7, #6]
 8009664:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8009666:	68fb      	ldr	r3, [r7, #12]
 8009668:	2200      	movs	r2, #0
 800966a:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 800966c:	68fb      	ldr	r3, [r7, #12]
 800966e:	2200      	movs	r2, #0
 8009670:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8009672:	68fb      	ldr	r3, [r7, #12]
 8009674:	2200      	movs	r2, #0
 8009676:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8009678:	68fb      	ldr	r3, [r7, #12]
 800967a:	2200      	movs	r2, #0
 800967c:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 800967e:	68fb      	ldr	r3, [r7, #12]
 8009680:	2200      	movs	r2, #0
 8009682:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009684:	68fb      	ldr	r3, [r7, #12]
 8009686:	689b      	ldr	r3, [r3, #8]
 8009688:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800968c:	d10f      	bne.n	80096ae <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800968e:	68fb      	ldr	r3, [r7, #12]
 8009690:	681b      	ldr	r3, [r3, #0]
 8009692:	681a      	ldr	r2, [r3, #0]
 8009694:	68fb      	ldr	r3, [r7, #12]
 8009696:	681b      	ldr	r3, [r3, #0]
 8009698:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800969c:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800969e:	68fb      	ldr	r3, [r7, #12]
 80096a0:	681b      	ldr	r3, [r3, #0]
 80096a2:	681a      	ldr	r2, [r3, #0]
 80096a4:	68fb      	ldr	r3, [r7, #12]
 80096a6:	681b      	ldr	r3, [r3, #0]
 80096a8:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80096ac:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80096ae:	68fb      	ldr	r3, [r7, #12]
 80096b0:	681b      	ldr	r3, [r3, #0]
 80096b2:	681b      	ldr	r3, [r3, #0]
 80096b4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80096b8:	2b40      	cmp	r3, #64	; 0x40
 80096ba:	d007      	beq.n	80096cc <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80096bc:	68fb      	ldr	r3, [r7, #12]
 80096be:	681b      	ldr	r3, [r3, #0]
 80096c0:	681a      	ldr	r2, [r3, #0]
 80096c2:	68fb      	ldr	r3, [r7, #12]
 80096c4:	681b      	ldr	r3, [r3, #0]
 80096c6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80096ca:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80096cc:	68fb      	ldr	r3, [r7, #12]
 80096ce:	68db      	ldr	r3, [r3, #12]
 80096d0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80096d4:	d14f      	bne.n	8009776 <HAL_SPI_Transmit+0x188>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80096d6:	68fb      	ldr	r3, [r7, #12]
 80096d8:	685b      	ldr	r3, [r3, #4]
 80096da:	2b00      	cmp	r3, #0
 80096dc:	d002      	beq.n	80096e4 <HAL_SPI_Transmit+0xf6>
 80096de:	8afb      	ldrh	r3, [r7, #22]
 80096e0:	2b01      	cmp	r3, #1
 80096e2:	d142      	bne.n	800976a <HAL_SPI_Transmit+0x17c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80096e4:	68fb      	ldr	r3, [r7, #12]
 80096e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80096e8:	881a      	ldrh	r2, [r3, #0]
 80096ea:	68fb      	ldr	r3, [r7, #12]
 80096ec:	681b      	ldr	r3, [r3, #0]
 80096ee:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80096f0:	68fb      	ldr	r3, [r7, #12]
 80096f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80096f4:	1c9a      	adds	r2, r3, #2
 80096f6:	68fb      	ldr	r3, [r7, #12]
 80096f8:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80096fa:	68fb      	ldr	r3, [r7, #12]
 80096fc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80096fe:	b29b      	uxth	r3, r3
 8009700:	3b01      	subs	r3, #1
 8009702:	b29a      	uxth	r2, r3
 8009704:	68fb      	ldr	r3, [r7, #12]
 8009706:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8009708:	e02f      	b.n	800976a <HAL_SPI_Transmit+0x17c>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800970a:	68fb      	ldr	r3, [r7, #12]
 800970c:	681b      	ldr	r3, [r3, #0]
 800970e:	689b      	ldr	r3, [r3, #8]
 8009710:	f003 0302 	and.w	r3, r3, #2
 8009714:	2b02      	cmp	r3, #2
 8009716:	d112      	bne.n	800973e <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8009718:	68fb      	ldr	r3, [r7, #12]
 800971a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800971c:	881a      	ldrh	r2, [r3, #0]
 800971e:	68fb      	ldr	r3, [r7, #12]
 8009720:	681b      	ldr	r3, [r3, #0]
 8009722:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8009724:	68fb      	ldr	r3, [r7, #12]
 8009726:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009728:	1c9a      	adds	r2, r3, #2
 800972a:	68fb      	ldr	r3, [r7, #12]
 800972c:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800972e:	68fb      	ldr	r3, [r7, #12]
 8009730:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8009732:	b29b      	uxth	r3, r3
 8009734:	3b01      	subs	r3, #1
 8009736:	b29a      	uxth	r2, r3
 8009738:	68fb      	ldr	r3, [r7, #12]
 800973a:	86da      	strh	r2, [r3, #54]	; 0x36
 800973c:	e015      	b.n	800976a <HAL_SPI_Transmit+0x17c>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800973e:	f7fa f995 	bl	8003a6c <HAL_GetTick>
 8009742:	4602      	mov	r2, r0
 8009744:	69bb      	ldr	r3, [r7, #24]
 8009746:	1ad3      	subs	r3, r2, r3
 8009748:	683a      	ldr	r2, [r7, #0]
 800974a:	429a      	cmp	r2, r3
 800974c:	d803      	bhi.n	8009756 <HAL_SPI_Transmit+0x168>
 800974e:	683b      	ldr	r3, [r7, #0]
 8009750:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009754:	d102      	bne.n	800975c <HAL_SPI_Transmit+0x16e>
 8009756:	683b      	ldr	r3, [r7, #0]
 8009758:	2b00      	cmp	r3, #0
 800975a:	d106      	bne.n	800976a <HAL_SPI_Transmit+0x17c>
        {
          errorcode = HAL_TIMEOUT;
 800975c:	2303      	movs	r3, #3
 800975e:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8009760:	68fb      	ldr	r3, [r7, #12]
 8009762:	2201      	movs	r2, #1
 8009764:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          goto error;
 8009768:	e07b      	b.n	8009862 <HAL_SPI_Transmit+0x274>
    while (hspi->TxXferCount > 0U)
 800976a:	68fb      	ldr	r3, [r7, #12]
 800976c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800976e:	b29b      	uxth	r3, r3
 8009770:	2b00      	cmp	r3, #0
 8009772:	d1ca      	bne.n	800970a <HAL_SPI_Transmit+0x11c>
 8009774:	e050      	b.n	8009818 <HAL_SPI_Transmit+0x22a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8009776:	68fb      	ldr	r3, [r7, #12]
 8009778:	685b      	ldr	r3, [r3, #4]
 800977a:	2b00      	cmp	r3, #0
 800977c:	d002      	beq.n	8009784 <HAL_SPI_Transmit+0x196>
 800977e:	8afb      	ldrh	r3, [r7, #22]
 8009780:	2b01      	cmp	r3, #1
 8009782:	d144      	bne.n	800980e <HAL_SPI_Transmit+0x220>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8009784:	68fb      	ldr	r3, [r7, #12]
 8009786:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8009788:	68fb      	ldr	r3, [r7, #12]
 800978a:	681b      	ldr	r3, [r3, #0]
 800978c:	330c      	adds	r3, #12
 800978e:	7812      	ldrb	r2, [r2, #0]
 8009790:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8009792:	68fb      	ldr	r3, [r7, #12]
 8009794:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009796:	1c5a      	adds	r2, r3, #1
 8009798:	68fb      	ldr	r3, [r7, #12]
 800979a:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800979c:	68fb      	ldr	r3, [r7, #12]
 800979e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80097a0:	b29b      	uxth	r3, r3
 80097a2:	3b01      	subs	r3, #1
 80097a4:	b29a      	uxth	r2, r3
 80097a6:	68fb      	ldr	r3, [r7, #12]
 80097a8:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 80097aa:	e030      	b.n	800980e <HAL_SPI_Transmit+0x220>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80097ac:	68fb      	ldr	r3, [r7, #12]
 80097ae:	681b      	ldr	r3, [r3, #0]
 80097b0:	689b      	ldr	r3, [r3, #8]
 80097b2:	f003 0302 	and.w	r3, r3, #2
 80097b6:	2b02      	cmp	r3, #2
 80097b8:	d113      	bne.n	80097e2 <HAL_SPI_Transmit+0x1f4>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80097ba:	68fb      	ldr	r3, [r7, #12]
 80097bc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80097be:	68fb      	ldr	r3, [r7, #12]
 80097c0:	681b      	ldr	r3, [r3, #0]
 80097c2:	330c      	adds	r3, #12
 80097c4:	7812      	ldrb	r2, [r2, #0]
 80097c6:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80097c8:	68fb      	ldr	r3, [r7, #12]
 80097ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80097cc:	1c5a      	adds	r2, r3, #1
 80097ce:	68fb      	ldr	r3, [r7, #12]
 80097d0:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80097d2:	68fb      	ldr	r3, [r7, #12]
 80097d4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80097d6:	b29b      	uxth	r3, r3
 80097d8:	3b01      	subs	r3, #1
 80097da:	b29a      	uxth	r2, r3
 80097dc:	68fb      	ldr	r3, [r7, #12]
 80097de:	86da      	strh	r2, [r3, #54]	; 0x36
 80097e0:	e015      	b.n	800980e <HAL_SPI_Transmit+0x220>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80097e2:	f7fa f943 	bl	8003a6c <HAL_GetTick>
 80097e6:	4602      	mov	r2, r0
 80097e8:	69bb      	ldr	r3, [r7, #24]
 80097ea:	1ad3      	subs	r3, r2, r3
 80097ec:	683a      	ldr	r2, [r7, #0]
 80097ee:	429a      	cmp	r2, r3
 80097f0:	d803      	bhi.n	80097fa <HAL_SPI_Transmit+0x20c>
 80097f2:	683b      	ldr	r3, [r7, #0]
 80097f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80097f8:	d102      	bne.n	8009800 <HAL_SPI_Transmit+0x212>
 80097fa:	683b      	ldr	r3, [r7, #0]
 80097fc:	2b00      	cmp	r3, #0
 80097fe:	d106      	bne.n	800980e <HAL_SPI_Transmit+0x220>
        {
          errorcode = HAL_TIMEOUT;
 8009800:	2303      	movs	r3, #3
 8009802:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8009804:	68fb      	ldr	r3, [r7, #12]
 8009806:	2201      	movs	r2, #1
 8009808:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          goto error;
 800980c:	e029      	b.n	8009862 <HAL_SPI_Transmit+0x274>
    while (hspi->TxXferCount > 0U)
 800980e:	68fb      	ldr	r3, [r7, #12]
 8009810:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8009812:	b29b      	uxth	r3, r3
 8009814:	2b00      	cmp	r3, #0
 8009816:	d1c9      	bne.n	80097ac <HAL_SPI_Transmit+0x1be>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8009818:	69ba      	ldr	r2, [r7, #24]
 800981a:	6839      	ldr	r1, [r7, #0]
 800981c:	68f8      	ldr	r0, [r7, #12]
 800981e:	f000 f8b1 	bl	8009984 <SPI_EndRxTxTransaction>
 8009822:	4603      	mov	r3, r0
 8009824:	2b00      	cmp	r3, #0
 8009826:	d002      	beq.n	800982e <HAL_SPI_Transmit+0x240>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8009828:	68fb      	ldr	r3, [r7, #12]
 800982a:	2220      	movs	r2, #32
 800982c:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800982e:	68fb      	ldr	r3, [r7, #12]
 8009830:	689b      	ldr	r3, [r3, #8]
 8009832:	2b00      	cmp	r3, #0
 8009834:	d10a      	bne.n	800984c <HAL_SPI_Transmit+0x25e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8009836:	2300      	movs	r3, #0
 8009838:	613b      	str	r3, [r7, #16]
 800983a:	68fb      	ldr	r3, [r7, #12]
 800983c:	681b      	ldr	r3, [r3, #0]
 800983e:	68db      	ldr	r3, [r3, #12]
 8009840:	613b      	str	r3, [r7, #16]
 8009842:	68fb      	ldr	r3, [r7, #12]
 8009844:	681b      	ldr	r3, [r3, #0]
 8009846:	689b      	ldr	r3, [r3, #8]
 8009848:	613b      	str	r3, [r7, #16]
 800984a:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800984c:	68fb      	ldr	r3, [r7, #12]
 800984e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009850:	2b00      	cmp	r3, #0
 8009852:	d002      	beq.n	800985a <HAL_SPI_Transmit+0x26c>
  {
    errorcode = HAL_ERROR;
 8009854:	2301      	movs	r3, #1
 8009856:	77fb      	strb	r3, [r7, #31]
 8009858:	e003      	b.n	8009862 <HAL_SPI_Transmit+0x274>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 800985a:	68fb      	ldr	r3, [r7, #12]
 800985c:	2201      	movs	r2, #1
 800985e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8009862:	68fb      	ldr	r3, [r7, #12]
 8009864:	2200      	movs	r2, #0
 8009866:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800986a:	7ffb      	ldrb	r3, [r7, #31]
}
 800986c:	4618      	mov	r0, r3
 800986e:	3720      	adds	r7, #32
 8009870:	46bd      	mov	sp, r7
 8009872:	bd80      	pop	{r7, pc}

08009874 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8009874:	b580      	push	{r7, lr}
 8009876:	b088      	sub	sp, #32
 8009878:	af00      	add	r7, sp, #0
 800987a:	60f8      	str	r0, [r7, #12]
 800987c:	60b9      	str	r1, [r7, #8]
 800987e:	603b      	str	r3, [r7, #0]
 8009880:	4613      	mov	r3, r2
 8009882:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8009884:	f7fa f8f2 	bl	8003a6c <HAL_GetTick>
 8009888:	4602      	mov	r2, r0
 800988a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800988c:	1a9b      	subs	r3, r3, r2
 800988e:	683a      	ldr	r2, [r7, #0]
 8009890:	4413      	add	r3, r2
 8009892:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8009894:	f7fa f8ea 	bl	8003a6c <HAL_GetTick>
 8009898:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800989a:	4b39      	ldr	r3, [pc, #228]	; (8009980 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800989c:	681b      	ldr	r3, [r3, #0]
 800989e:	015b      	lsls	r3, r3, #5
 80098a0:	0d1b      	lsrs	r3, r3, #20
 80098a2:	69fa      	ldr	r2, [r7, #28]
 80098a4:	fb02 f303 	mul.w	r3, r2, r3
 80098a8:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80098aa:	e054      	b.n	8009956 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80098ac:	683b      	ldr	r3, [r7, #0]
 80098ae:	f1b3 3fff 	cmp.w	r3, #4294967295
 80098b2:	d050      	beq.n	8009956 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80098b4:	f7fa f8da 	bl	8003a6c <HAL_GetTick>
 80098b8:	4602      	mov	r2, r0
 80098ba:	69bb      	ldr	r3, [r7, #24]
 80098bc:	1ad3      	subs	r3, r2, r3
 80098be:	69fa      	ldr	r2, [r7, #28]
 80098c0:	429a      	cmp	r2, r3
 80098c2:	d902      	bls.n	80098ca <SPI_WaitFlagStateUntilTimeout+0x56>
 80098c4:	69fb      	ldr	r3, [r7, #28]
 80098c6:	2b00      	cmp	r3, #0
 80098c8:	d13d      	bne.n	8009946 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80098ca:	68fb      	ldr	r3, [r7, #12]
 80098cc:	681b      	ldr	r3, [r3, #0]
 80098ce:	685a      	ldr	r2, [r3, #4]
 80098d0:	68fb      	ldr	r3, [r7, #12]
 80098d2:	681b      	ldr	r3, [r3, #0]
 80098d4:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80098d8:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80098da:	68fb      	ldr	r3, [r7, #12]
 80098dc:	685b      	ldr	r3, [r3, #4]
 80098de:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80098e2:	d111      	bne.n	8009908 <SPI_WaitFlagStateUntilTimeout+0x94>
 80098e4:	68fb      	ldr	r3, [r7, #12]
 80098e6:	689b      	ldr	r3, [r3, #8]
 80098e8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80098ec:	d004      	beq.n	80098f8 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80098ee:	68fb      	ldr	r3, [r7, #12]
 80098f0:	689b      	ldr	r3, [r3, #8]
 80098f2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80098f6:	d107      	bne.n	8009908 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80098f8:	68fb      	ldr	r3, [r7, #12]
 80098fa:	681b      	ldr	r3, [r3, #0]
 80098fc:	681a      	ldr	r2, [r3, #0]
 80098fe:	68fb      	ldr	r3, [r7, #12]
 8009900:	681b      	ldr	r3, [r3, #0]
 8009902:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009906:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8009908:	68fb      	ldr	r3, [r7, #12]
 800990a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800990c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8009910:	d10f      	bne.n	8009932 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8009912:	68fb      	ldr	r3, [r7, #12]
 8009914:	681b      	ldr	r3, [r3, #0]
 8009916:	681a      	ldr	r2, [r3, #0]
 8009918:	68fb      	ldr	r3, [r7, #12]
 800991a:	681b      	ldr	r3, [r3, #0]
 800991c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8009920:	601a      	str	r2, [r3, #0]
 8009922:	68fb      	ldr	r3, [r7, #12]
 8009924:	681b      	ldr	r3, [r3, #0]
 8009926:	681a      	ldr	r2, [r3, #0]
 8009928:	68fb      	ldr	r3, [r7, #12]
 800992a:	681b      	ldr	r3, [r3, #0]
 800992c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8009930:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8009932:	68fb      	ldr	r3, [r7, #12]
 8009934:	2201      	movs	r2, #1
 8009936:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800993a:	68fb      	ldr	r3, [r7, #12]
 800993c:	2200      	movs	r2, #0
 800993e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8009942:	2303      	movs	r3, #3
 8009944:	e017      	b.n	8009976 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8009946:	697b      	ldr	r3, [r7, #20]
 8009948:	2b00      	cmp	r3, #0
 800994a:	d101      	bne.n	8009950 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800994c:	2300      	movs	r3, #0
 800994e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8009950:	697b      	ldr	r3, [r7, #20]
 8009952:	3b01      	subs	r3, #1
 8009954:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8009956:	68fb      	ldr	r3, [r7, #12]
 8009958:	681b      	ldr	r3, [r3, #0]
 800995a:	689a      	ldr	r2, [r3, #8]
 800995c:	68bb      	ldr	r3, [r7, #8]
 800995e:	4013      	ands	r3, r2
 8009960:	68ba      	ldr	r2, [r7, #8]
 8009962:	429a      	cmp	r2, r3
 8009964:	bf0c      	ite	eq
 8009966:	2301      	moveq	r3, #1
 8009968:	2300      	movne	r3, #0
 800996a:	b2db      	uxtb	r3, r3
 800996c:	461a      	mov	r2, r3
 800996e:	79fb      	ldrb	r3, [r7, #7]
 8009970:	429a      	cmp	r2, r3
 8009972:	d19b      	bne.n	80098ac <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8009974:	2300      	movs	r3, #0
}
 8009976:	4618      	mov	r0, r3
 8009978:	3720      	adds	r7, #32
 800997a:	46bd      	mov	sp, r7
 800997c:	bd80      	pop	{r7, pc}
 800997e:	bf00      	nop
 8009980:	20000010 	.word	0x20000010

08009984 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8009984:	b580      	push	{r7, lr}
 8009986:	b086      	sub	sp, #24
 8009988:	af02      	add	r7, sp, #8
 800998a:	60f8      	str	r0, [r7, #12]
 800998c:	60b9      	str	r1, [r7, #8]
 800998e:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8009990:	687b      	ldr	r3, [r7, #4]
 8009992:	9300      	str	r3, [sp, #0]
 8009994:	68bb      	ldr	r3, [r7, #8]
 8009996:	2200      	movs	r2, #0
 8009998:	2180      	movs	r1, #128	; 0x80
 800999a:	68f8      	ldr	r0, [r7, #12]
 800999c:	f7ff ff6a 	bl	8009874 <SPI_WaitFlagStateUntilTimeout>
 80099a0:	4603      	mov	r3, r0
 80099a2:	2b00      	cmp	r3, #0
 80099a4:	d007      	beq.n	80099b6 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80099a6:	68fb      	ldr	r3, [r7, #12]
 80099a8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80099aa:	f043 0220 	orr.w	r2, r3, #32
 80099ae:	68fb      	ldr	r3, [r7, #12]
 80099b0:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 80099b2:	2303      	movs	r3, #3
 80099b4:	e000      	b.n	80099b8 <SPI_EndRxTxTransaction+0x34>
  }
  return HAL_OK;
 80099b6:	2300      	movs	r3, #0
}
 80099b8:	4618      	mov	r0, r3
 80099ba:	3710      	adds	r7, #16
 80099bc:	46bd      	mov	sp, r7
 80099be:	bd80      	pop	{r7, pc}

080099c0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80099c0:	b580      	push	{r7, lr}
 80099c2:	b082      	sub	sp, #8
 80099c4:	af00      	add	r7, sp, #0
 80099c6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80099c8:	687b      	ldr	r3, [r7, #4]
 80099ca:	2b00      	cmp	r3, #0
 80099cc:	d101      	bne.n	80099d2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80099ce:	2301      	movs	r3, #1
 80099d0:	e041      	b.n	8009a56 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80099d2:	687b      	ldr	r3, [r7, #4]
 80099d4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80099d8:	b2db      	uxtb	r3, r3
 80099da:	2b00      	cmp	r3, #0
 80099dc:	d106      	bne.n	80099ec <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80099de:	687b      	ldr	r3, [r7, #4]
 80099e0:	2200      	movs	r2, #0
 80099e2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80099e6:	6878      	ldr	r0, [r7, #4]
 80099e8:	f7f9 fe28 	bl	800363c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80099ec:	687b      	ldr	r3, [r7, #4]
 80099ee:	2202      	movs	r2, #2
 80099f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80099f4:	687b      	ldr	r3, [r7, #4]
 80099f6:	681a      	ldr	r2, [r3, #0]
 80099f8:	687b      	ldr	r3, [r7, #4]
 80099fa:	3304      	adds	r3, #4
 80099fc:	4619      	mov	r1, r3
 80099fe:	4610      	mov	r0, r2
 8009a00:	f000 fb42 	bl	800a088 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009a04:	687b      	ldr	r3, [r7, #4]
 8009a06:	2201      	movs	r2, #1
 8009a08:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009a0c:	687b      	ldr	r3, [r7, #4]
 8009a0e:	2201      	movs	r2, #1
 8009a10:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8009a14:	687b      	ldr	r3, [r7, #4]
 8009a16:	2201      	movs	r2, #1
 8009a18:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8009a1c:	687b      	ldr	r3, [r7, #4]
 8009a1e:	2201      	movs	r2, #1
 8009a20:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8009a24:	687b      	ldr	r3, [r7, #4]
 8009a26:	2201      	movs	r2, #1
 8009a28:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009a2c:	687b      	ldr	r3, [r7, #4]
 8009a2e:	2201      	movs	r2, #1
 8009a30:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8009a34:	687b      	ldr	r3, [r7, #4]
 8009a36:	2201      	movs	r2, #1
 8009a38:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8009a3c:	687b      	ldr	r3, [r7, #4]
 8009a3e:	2201      	movs	r2, #1
 8009a40:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8009a44:	687b      	ldr	r3, [r7, #4]
 8009a46:	2201      	movs	r2, #1
 8009a48:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009a4c:	687b      	ldr	r3, [r7, #4]
 8009a4e:	2201      	movs	r2, #1
 8009a50:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8009a54:	2300      	movs	r3, #0
}
 8009a56:	4618      	mov	r0, r3
 8009a58:	3708      	adds	r7, #8
 8009a5a:	46bd      	mov	sp, r7
 8009a5c:	bd80      	pop	{r7, pc}
	...

08009a60 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8009a60:	b480      	push	{r7}
 8009a62:	b085      	sub	sp, #20
 8009a64:	af00      	add	r7, sp, #0
 8009a66:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8009a68:	687b      	ldr	r3, [r7, #4]
 8009a6a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009a6e:	b2db      	uxtb	r3, r3
 8009a70:	2b01      	cmp	r3, #1
 8009a72:	d001      	beq.n	8009a78 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8009a74:	2301      	movs	r3, #1
 8009a76:	e03c      	b.n	8009af2 <HAL_TIM_Base_Start+0x92>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009a78:	687b      	ldr	r3, [r7, #4]
 8009a7a:	2202      	movs	r2, #2
 8009a7c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009a80:	687b      	ldr	r3, [r7, #4]
 8009a82:	681b      	ldr	r3, [r3, #0]
 8009a84:	4a1d      	ldr	r2, [pc, #116]	; (8009afc <HAL_TIM_Base_Start+0x9c>)
 8009a86:	4293      	cmp	r3, r2
 8009a88:	d018      	beq.n	8009abc <HAL_TIM_Base_Start+0x5c>
 8009a8a:	687b      	ldr	r3, [r7, #4]
 8009a8c:	681b      	ldr	r3, [r3, #0]
 8009a8e:	4a1c      	ldr	r2, [pc, #112]	; (8009b00 <HAL_TIM_Base_Start+0xa0>)
 8009a90:	4293      	cmp	r3, r2
 8009a92:	d013      	beq.n	8009abc <HAL_TIM_Base_Start+0x5c>
 8009a94:	687b      	ldr	r3, [r7, #4]
 8009a96:	681b      	ldr	r3, [r3, #0]
 8009a98:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009a9c:	d00e      	beq.n	8009abc <HAL_TIM_Base_Start+0x5c>
 8009a9e:	687b      	ldr	r3, [r7, #4]
 8009aa0:	681b      	ldr	r3, [r3, #0]
 8009aa2:	4a18      	ldr	r2, [pc, #96]	; (8009b04 <HAL_TIM_Base_Start+0xa4>)
 8009aa4:	4293      	cmp	r3, r2
 8009aa6:	d009      	beq.n	8009abc <HAL_TIM_Base_Start+0x5c>
 8009aa8:	687b      	ldr	r3, [r7, #4]
 8009aaa:	681b      	ldr	r3, [r3, #0]
 8009aac:	4a16      	ldr	r2, [pc, #88]	; (8009b08 <HAL_TIM_Base_Start+0xa8>)
 8009aae:	4293      	cmp	r3, r2
 8009ab0:	d004      	beq.n	8009abc <HAL_TIM_Base_Start+0x5c>
 8009ab2:	687b      	ldr	r3, [r7, #4]
 8009ab4:	681b      	ldr	r3, [r3, #0]
 8009ab6:	4a15      	ldr	r2, [pc, #84]	; (8009b0c <HAL_TIM_Base_Start+0xac>)
 8009ab8:	4293      	cmp	r3, r2
 8009aba:	d111      	bne.n	8009ae0 <HAL_TIM_Base_Start+0x80>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8009abc:	687b      	ldr	r3, [r7, #4]
 8009abe:	681b      	ldr	r3, [r3, #0]
 8009ac0:	689b      	ldr	r3, [r3, #8]
 8009ac2:	f003 0307 	and.w	r3, r3, #7
 8009ac6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009ac8:	68fb      	ldr	r3, [r7, #12]
 8009aca:	2b06      	cmp	r3, #6
 8009acc:	d010      	beq.n	8009af0 <HAL_TIM_Base_Start+0x90>
    {
      __HAL_TIM_ENABLE(htim);
 8009ace:	687b      	ldr	r3, [r7, #4]
 8009ad0:	681b      	ldr	r3, [r3, #0]
 8009ad2:	681a      	ldr	r2, [r3, #0]
 8009ad4:	687b      	ldr	r3, [r7, #4]
 8009ad6:	681b      	ldr	r3, [r3, #0]
 8009ad8:	f042 0201 	orr.w	r2, r2, #1
 8009adc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009ade:	e007      	b.n	8009af0 <HAL_TIM_Base_Start+0x90>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8009ae0:	687b      	ldr	r3, [r7, #4]
 8009ae2:	681b      	ldr	r3, [r3, #0]
 8009ae4:	681a      	ldr	r2, [r3, #0]
 8009ae6:	687b      	ldr	r3, [r7, #4]
 8009ae8:	681b      	ldr	r3, [r3, #0]
 8009aea:	f042 0201 	orr.w	r2, r2, #1
 8009aee:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8009af0:	2300      	movs	r3, #0
}
 8009af2:	4618      	mov	r0, r3
 8009af4:	3714      	adds	r7, #20
 8009af6:	46bd      	mov	sp, r7
 8009af8:	bc80      	pop	{r7}
 8009afa:	4770      	bx	lr
 8009afc:	40012c00 	.word	0x40012c00
 8009b00:	40013400 	.word	0x40013400
 8009b04:	40000400 	.word	0x40000400
 8009b08:	40000800 	.word	0x40000800
 8009b0c:	40000c00 	.word	0x40000c00

08009b10 <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 8009b10:	b480      	push	{r7}
 8009b12:	b083      	sub	sp, #12
 8009b14:	af00      	add	r7, sp, #0
 8009b16:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8009b18:	687b      	ldr	r3, [r7, #4]
 8009b1a:	681b      	ldr	r3, [r3, #0]
 8009b1c:	6a1a      	ldr	r2, [r3, #32]
 8009b1e:	f241 1311 	movw	r3, #4369	; 0x1111
 8009b22:	4013      	ands	r3, r2
 8009b24:	2b00      	cmp	r3, #0
 8009b26:	d10f      	bne.n	8009b48 <HAL_TIM_Base_Stop+0x38>
 8009b28:	687b      	ldr	r3, [r7, #4]
 8009b2a:	681b      	ldr	r3, [r3, #0]
 8009b2c:	6a1a      	ldr	r2, [r3, #32]
 8009b2e:	f240 4344 	movw	r3, #1092	; 0x444
 8009b32:	4013      	ands	r3, r2
 8009b34:	2b00      	cmp	r3, #0
 8009b36:	d107      	bne.n	8009b48 <HAL_TIM_Base_Stop+0x38>
 8009b38:	687b      	ldr	r3, [r7, #4]
 8009b3a:	681b      	ldr	r3, [r3, #0]
 8009b3c:	681a      	ldr	r2, [r3, #0]
 8009b3e:	687b      	ldr	r3, [r7, #4]
 8009b40:	681b      	ldr	r3, [r3, #0]
 8009b42:	f022 0201 	bic.w	r2, r2, #1
 8009b46:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8009b48:	687b      	ldr	r3, [r7, #4]
 8009b4a:	2201      	movs	r2, #1
 8009b4c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8009b50:	2300      	movs	r3, #0
}
 8009b52:	4618      	mov	r0, r3
 8009b54:	370c      	adds	r7, #12
 8009b56:	46bd      	mov	sp, r7
 8009b58:	bc80      	pop	{r7}
 8009b5a:	4770      	bx	lr

08009b5c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8009b5c:	b480      	push	{r7}
 8009b5e:	b085      	sub	sp, #20
 8009b60:	af00      	add	r7, sp, #0
 8009b62:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8009b64:	687b      	ldr	r3, [r7, #4]
 8009b66:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009b6a:	b2db      	uxtb	r3, r3
 8009b6c:	2b01      	cmp	r3, #1
 8009b6e:	d001      	beq.n	8009b74 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8009b70:	2301      	movs	r3, #1
 8009b72:	e044      	b.n	8009bfe <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009b74:	687b      	ldr	r3, [r7, #4]
 8009b76:	2202      	movs	r2, #2
 8009b78:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8009b7c:	687b      	ldr	r3, [r7, #4]
 8009b7e:	681b      	ldr	r3, [r3, #0]
 8009b80:	68da      	ldr	r2, [r3, #12]
 8009b82:	687b      	ldr	r3, [r7, #4]
 8009b84:	681b      	ldr	r3, [r3, #0]
 8009b86:	f042 0201 	orr.w	r2, r2, #1
 8009b8a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009b8c:	687b      	ldr	r3, [r7, #4]
 8009b8e:	681b      	ldr	r3, [r3, #0]
 8009b90:	4a1d      	ldr	r2, [pc, #116]	; (8009c08 <HAL_TIM_Base_Start_IT+0xac>)
 8009b92:	4293      	cmp	r3, r2
 8009b94:	d018      	beq.n	8009bc8 <HAL_TIM_Base_Start_IT+0x6c>
 8009b96:	687b      	ldr	r3, [r7, #4]
 8009b98:	681b      	ldr	r3, [r3, #0]
 8009b9a:	4a1c      	ldr	r2, [pc, #112]	; (8009c0c <HAL_TIM_Base_Start_IT+0xb0>)
 8009b9c:	4293      	cmp	r3, r2
 8009b9e:	d013      	beq.n	8009bc8 <HAL_TIM_Base_Start_IT+0x6c>
 8009ba0:	687b      	ldr	r3, [r7, #4]
 8009ba2:	681b      	ldr	r3, [r3, #0]
 8009ba4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009ba8:	d00e      	beq.n	8009bc8 <HAL_TIM_Base_Start_IT+0x6c>
 8009baa:	687b      	ldr	r3, [r7, #4]
 8009bac:	681b      	ldr	r3, [r3, #0]
 8009bae:	4a18      	ldr	r2, [pc, #96]	; (8009c10 <HAL_TIM_Base_Start_IT+0xb4>)
 8009bb0:	4293      	cmp	r3, r2
 8009bb2:	d009      	beq.n	8009bc8 <HAL_TIM_Base_Start_IT+0x6c>
 8009bb4:	687b      	ldr	r3, [r7, #4]
 8009bb6:	681b      	ldr	r3, [r3, #0]
 8009bb8:	4a16      	ldr	r2, [pc, #88]	; (8009c14 <HAL_TIM_Base_Start_IT+0xb8>)
 8009bba:	4293      	cmp	r3, r2
 8009bbc:	d004      	beq.n	8009bc8 <HAL_TIM_Base_Start_IT+0x6c>
 8009bbe:	687b      	ldr	r3, [r7, #4]
 8009bc0:	681b      	ldr	r3, [r3, #0]
 8009bc2:	4a15      	ldr	r2, [pc, #84]	; (8009c18 <HAL_TIM_Base_Start_IT+0xbc>)
 8009bc4:	4293      	cmp	r3, r2
 8009bc6:	d111      	bne.n	8009bec <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8009bc8:	687b      	ldr	r3, [r7, #4]
 8009bca:	681b      	ldr	r3, [r3, #0]
 8009bcc:	689b      	ldr	r3, [r3, #8]
 8009bce:	f003 0307 	and.w	r3, r3, #7
 8009bd2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009bd4:	68fb      	ldr	r3, [r7, #12]
 8009bd6:	2b06      	cmp	r3, #6
 8009bd8:	d010      	beq.n	8009bfc <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8009bda:	687b      	ldr	r3, [r7, #4]
 8009bdc:	681b      	ldr	r3, [r3, #0]
 8009bde:	681a      	ldr	r2, [r3, #0]
 8009be0:	687b      	ldr	r3, [r7, #4]
 8009be2:	681b      	ldr	r3, [r3, #0]
 8009be4:	f042 0201 	orr.w	r2, r2, #1
 8009be8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009bea:	e007      	b.n	8009bfc <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8009bec:	687b      	ldr	r3, [r7, #4]
 8009bee:	681b      	ldr	r3, [r3, #0]
 8009bf0:	681a      	ldr	r2, [r3, #0]
 8009bf2:	687b      	ldr	r3, [r7, #4]
 8009bf4:	681b      	ldr	r3, [r3, #0]
 8009bf6:	f042 0201 	orr.w	r2, r2, #1
 8009bfa:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8009bfc:	2300      	movs	r3, #0
}
 8009bfe:	4618      	mov	r0, r3
 8009c00:	3714      	adds	r7, #20
 8009c02:	46bd      	mov	sp, r7
 8009c04:	bc80      	pop	{r7}
 8009c06:	4770      	bx	lr
 8009c08:	40012c00 	.word	0x40012c00
 8009c0c:	40013400 	.word	0x40013400
 8009c10:	40000400 	.word	0x40000400
 8009c14:	40000800 	.word	0x40000800
 8009c18:	40000c00 	.word	0x40000c00

08009c1c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8009c1c:	b580      	push	{r7, lr}
 8009c1e:	b082      	sub	sp, #8
 8009c20:	af00      	add	r7, sp, #0
 8009c22:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8009c24:	687b      	ldr	r3, [r7, #4]
 8009c26:	681b      	ldr	r3, [r3, #0]
 8009c28:	691b      	ldr	r3, [r3, #16]
 8009c2a:	f003 0302 	and.w	r3, r3, #2
 8009c2e:	2b02      	cmp	r3, #2
 8009c30:	d122      	bne.n	8009c78 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8009c32:	687b      	ldr	r3, [r7, #4]
 8009c34:	681b      	ldr	r3, [r3, #0]
 8009c36:	68db      	ldr	r3, [r3, #12]
 8009c38:	f003 0302 	and.w	r3, r3, #2
 8009c3c:	2b02      	cmp	r3, #2
 8009c3e:	d11b      	bne.n	8009c78 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8009c40:	687b      	ldr	r3, [r7, #4]
 8009c42:	681b      	ldr	r3, [r3, #0]
 8009c44:	f06f 0202 	mvn.w	r2, #2
 8009c48:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8009c4a:	687b      	ldr	r3, [r7, #4]
 8009c4c:	2201      	movs	r2, #1
 8009c4e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8009c50:	687b      	ldr	r3, [r7, #4]
 8009c52:	681b      	ldr	r3, [r3, #0]
 8009c54:	699b      	ldr	r3, [r3, #24]
 8009c56:	f003 0303 	and.w	r3, r3, #3
 8009c5a:	2b00      	cmp	r3, #0
 8009c5c:	d003      	beq.n	8009c66 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8009c5e:	6878      	ldr	r0, [r7, #4]
 8009c60:	f000 f9f6 	bl	800a050 <HAL_TIM_IC_CaptureCallback>
 8009c64:	e005      	b.n	8009c72 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8009c66:	6878      	ldr	r0, [r7, #4]
 8009c68:	f000 f9e9 	bl	800a03e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009c6c:	6878      	ldr	r0, [r7, #4]
 8009c6e:	f000 f9f8 	bl	800a062 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009c72:	687b      	ldr	r3, [r7, #4]
 8009c74:	2200      	movs	r2, #0
 8009c76:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8009c78:	687b      	ldr	r3, [r7, #4]
 8009c7a:	681b      	ldr	r3, [r3, #0]
 8009c7c:	691b      	ldr	r3, [r3, #16]
 8009c7e:	f003 0304 	and.w	r3, r3, #4
 8009c82:	2b04      	cmp	r3, #4
 8009c84:	d122      	bne.n	8009ccc <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8009c86:	687b      	ldr	r3, [r7, #4]
 8009c88:	681b      	ldr	r3, [r3, #0]
 8009c8a:	68db      	ldr	r3, [r3, #12]
 8009c8c:	f003 0304 	and.w	r3, r3, #4
 8009c90:	2b04      	cmp	r3, #4
 8009c92:	d11b      	bne.n	8009ccc <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8009c94:	687b      	ldr	r3, [r7, #4]
 8009c96:	681b      	ldr	r3, [r3, #0]
 8009c98:	f06f 0204 	mvn.w	r2, #4
 8009c9c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8009c9e:	687b      	ldr	r3, [r7, #4]
 8009ca0:	2202      	movs	r2, #2
 8009ca2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8009ca4:	687b      	ldr	r3, [r7, #4]
 8009ca6:	681b      	ldr	r3, [r3, #0]
 8009ca8:	699b      	ldr	r3, [r3, #24]
 8009caa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009cae:	2b00      	cmp	r3, #0
 8009cb0:	d003      	beq.n	8009cba <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009cb2:	6878      	ldr	r0, [r7, #4]
 8009cb4:	f000 f9cc 	bl	800a050 <HAL_TIM_IC_CaptureCallback>
 8009cb8:	e005      	b.n	8009cc6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009cba:	6878      	ldr	r0, [r7, #4]
 8009cbc:	f000 f9bf 	bl	800a03e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009cc0:	6878      	ldr	r0, [r7, #4]
 8009cc2:	f000 f9ce 	bl	800a062 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009cc6:	687b      	ldr	r3, [r7, #4]
 8009cc8:	2200      	movs	r2, #0
 8009cca:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8009ccc:	687b      	ldr	r3, [r7, #4]
 8009cce:	681b      	ldr	r3, [r3, #0]
 8009cd0:	691b      	ldr	r3, [r3, #16]
 8009cd2:	f003 0308 	and.w	r3, r3, #8
 8009cd6:	2b08      	cmp	r3, #8
 8009cd8:	d122      	bne.n	8009d20 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8009cda:	687b      	ldr	r3, [r7, #4]
 8009cdc:	681b      	ldr	r3, [r3, #0]
 8009cde:	68db      	ldr	r3, [r3, #12]
 8009ce0:	f003 0308 	and.w	r3, r3, #8
 8009ce4:	2b08      	cmp	r3, #8
 8009ce6:	d11b      	bne.n	8009d20 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8009ce8:	687b      	ldr	r3, [r7, #4]
 8009cea:	681b      	ldr	r3, [r3, #0]
 8009cec:	f06f 0208 	mvn.w	r2, #8
 8009cf0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8009cf2:	687b      	ldr	r3, [r7, #4]
 8009cf4:	2204      	movs	r2, #4
 8009cf6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8009cf8:	687b      	ldr	r3, [r7, #4]
 8009cfa:	681b      	ldr	r3, [r3, #0]
 8009cfc:	69db      	ldr	r3, [r3, #28]
 8009cfe:	f003 0303 	and.w	r3, r3, #3
 8009d02:	2b00      	cmp	r3, #0
 8009d04:	d003      	beq.n	8009d0e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009d06:	6878      	ldr	r0, [r7, #4]
 8009d08:	f000 f9a2 	bl	800a050 <HAL_TIM_IC_CaptureCallback>
 8009d0c:	e005      	b.n	8009d1a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009d0e:	6878      	ldr	r0, [r7, #4]
 8009d10:	f000 f995 	bl	800a03e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009d14:	6878      	ldr	r0, [r7, #4]
 8009d16:	f000 f9a4 	bl	800a062 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009d1a:	687b      	ldr	r3, [r7, #4]
 8009d1c:	2200      	movs	r2, #0
 8009d1e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8009d20:	687b      	ldr	r3, [r7, #4]
 8009d22:	681b      	ldr	r3, [r3, #0]
 8009d24:	691b      	ldr	r3, [r3, #16]
 8009d26:	f003 0310 	and.w	r3, r3, #16
 8009d2a:	2b10      	cmp	r3, #16
 8009d2c:	d122      	bne.n	8009d74 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8009d2e:	687b      	ldr	r3, [r7, #4]
 8009d30:	681b      	ldr	r3, [r3, #0]
 8009d32:	68db      	ldr	r3, [r3, #12]
 8009d34:	f003 0310 	and.w	r3, r3, #16
 8009d38:	2b10      	cmp	r3, #16
 8009d3a:	d11b      	bne.n	8009d74 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8009d3c:	687b      	ldr	r3, [r7, #4]
 8009d3e:	681b      	ldr	r3, [r3, #0]
 8009d40:	f06f 0210 	mvn.w	r2, #16
 8009d44:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8009d46:	687b      	ldr	r3, [r7, #4]
 8009d48:	2208      	movs	r2, #8
 8009d4a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8009d4c:	687b      	ldr	r3, [r7, #4]
 8009d4e:	681b      	ldr	r3, [r3, #0]
 8009d50:	69db      	ldr	r3, [r3, #28]
 8009d52:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009d56:	2b00      	cmp	r3, #0
 8009d58:	d003      	beq.n	8009d62 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009d5a:	6878      	ldr	r0, [r7, #4]
 8009d5c:	f000 f978 	bl	800a050 <HAL_TIM_IC_CaptureCallback>
 8009d60:	e005      	b.n	8009d6e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009d62:	6878      	ldr	r0, [r7, #4]
 8009d64:	f000 f96b 	bl	800a03e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009d68:	6878      	ldr	r0, [r7, #4]
 8009d6a:	f000 f97a 	bl	800a062 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009d6e:	687b      	ldr	r3, [r7, #4]
 8009d70:	2200      	movs	r2, #0
 8009d72:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8009d74:	687b      	ldr	r3, [r7, #4]
 8009d76:	681b      	ldr	r3, [r3, #0]
 8009d78:	691b      	ldr	r3, [r3, #16]
 8009d7a:	f003 0301 	and.w	r3, r3, #1
 8009d7e:	2b01      	cmp	r3, #1
 8009d80:	d10e      	bne.n	8009da0 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8009d82:	687b      	ldr	r3, [r7, #4]
 8009d84:	681b      	ldr	r3, [r3, #0]
 8009d86:	68db      	ldr	r3, [r3, #12]
 8009d88:	f003 0301 	and.w	r3, r3, #1
 8009d8c:	2b01      	cmp	r3, #1
 8009d8e:	d107      	bne.n	8009da0 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8009d90:	687b      	ldr	r3, [r7, #4]
 8009d92:	681b      	ldr	r3, [r3, #0]
 8009d94:	f06f 0201 	mvn.w	r2, #1
 8009d98:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8009d9a:	6878      	ldr	r0, [r7, #4]
 8009d9c:	f7f8 fd54 	bl	8002848 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8009da0:	687b      	ldr	r3, [r7, #4]
 8009da2:	681b      	ldr	r3, [r3, #0]
 8009da4:	691b      	ldr	r3, [r3, #16]
 8009da6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009daa:	2b80      	cmp	r3, #128	; 0x80
 8009dac:	d10e      	bne.n	8009dcc <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8009dae:	687b      	ldr	r3, [r7, #4]
 8009db0:	681b      	ldr	r3, [r3, #0]
 8009db2:	68db      	ldr	r3, [r3, #12]
 8009db4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009db8:	2b80      	cmp	r3, #128	; 0x80
 8009dba:	d107      	bne.n	8009dcc <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8009dbc:	687b      	ldr	r3, [r7, #4]
 8009dbe:	681b      	ldr	r3, [r3, #0]
 8009dc0:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8009dc4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8009dc6:	6878      	ldr	r0, [r7, #4]
 8009dc8:	f000 fb75 	bl	800a4b6 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8009dcc:	687b      	ldr	r3, [r7, #4]
 8009dce:	681b      	ldr	r3, [r3, #0]
 8009dd0:	691b      	ldr	r3, [r3, #16]
 8009dd2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009dd6:	2b40      	cmp	r3, #64	; 0x40
 8009dd8:	d10e      	bne.n	8009df8 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8009dda:	687b      	ldr	r3, [r7, #4]
 8009ddc:	681b      	ldr	r3, [r3, #0]
 8009dde:	68db      	ldr	r3, [r3, #12]
 8009de0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009de4:	2b40      	cmp	r3, #64	; 0x40
 8009de6:	d107      	bne.n	8009df8 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8009de8:	687b      	ldr	r3, [r7, #4]
 8009dea:	681b      	ldr	r3, [r3, #0]
 8009dec:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8009df0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8009df2:	6878      	ldr	r0, [r7, #4]
 8009df4:	f000 f93e 	bl	800a074 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8009df8:	687b      	ldr	r3, [r7, #4]
 8009dfa:	681b      	ldr	r3, [r3, #0]
 8009dfc:	691b      	ldr	r3, [r3, #16]
 8009dfe:	f003 0320 	and.w	r3, r3, #32
 8009e02:	2b20      	cmp	r3, #32
 8009e04:	d10e      	bne.n	8009e24 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8009e06:	687b      	ldr	r3, [r7, #4]
 8009e08:	681b      	ldr	r3, [r3, #0]
 8009e0a:	68db      	ldr	r3, [r3, #12]
 8009e0c:	f003 0320 	and.w	r3, r3, #32
 8009e10:	2b20      	cmp	r3, #32
 8009e12:	d107      	bne.n	8009e24 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8009e14:	687b      	ldr	r3, [r7, #4]
 8009e16:	681b      	ldr	r3, [r3, #0]
 8009e18:	f06f 0220 	mvn.w	r2, #32
 8009e1c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8009e1e:	6878      	ldr	r0, [r7, #4]
 8009e20:	f000 fb40 	bl	800a4a4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8009e24:	bf00      	nop
 8009e26:	3708      	adds	r7, #8
 8009e28:	46bd      	mov	sp, r7
 8009e2a:	bd80      	pop	{r7, pc}

08009e2c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8009e2c:	b580      	push	{r7, lr}
 8009e2e:	b084      	sub	sp, #16
 8009e30:	af00      	add	r7, sp, #0
 8009e32:	6078      	str	r0, [r7, #4]
 8009e34:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8009e36:	2300      	movs	r3, #0
 8009e38:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8009e3a:	687b      	ldr	r3, [r7, #4]
 8009e3c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009e40:	2b01      	cmp	r3, #1
 8009e42:	d101      	bne.n	8009e48 <HAL_TIM_ConfigClockSource+0x1c>
 8009e44:	2302      	movs	r3, #2
 8009e46:	e0b4      	b.n	8009fb2 <HAL_TIM_ConfigClockSource+0x186>
 8009e48:	687b      	ldr	r3, [r7, #4]
 8009e4a:	2201      	movs	r2, #1
 8009e4c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8009e50:	687b      	ldr	r3, [r7, #4]
 8009e52:	2202      	movs	r2, #2
 8009e54:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8009e58:	687b      	ldr	r3, [r7, #4]
 8009e5a:	681b      	ldr	r3, [r3, #0]
 8009e5c:	689b      	ldr	r3, [r3, #8]
 8009e5e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8009e60:	68bb      	ldr	r3, [r7, #8]
 8009e62:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8009e66:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8009e68:	68bb      	ldr	r3, [r7, #8]
 8009e6a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8009e6e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8009e70:	687b      	ldr	r3, [r7, #4]
 8009e72:	681b      	ldr	r3, [r3, #0]
 8009e74:	68ba      	ldr	r2, [r7, #8]
 8009e76:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8009e78:	683b      	ldr	r3, [r7, #0]
 8009e7a:	681b      	ldr	r3, [r3, #0]
 8009e7c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8009e80:	d03e      	beq.n	8009f00 <HAL_TIM_ConfigClockSource+0xd4>
 8009e82:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8009e86:	f200 8087 	bhi.w	8009f98 <HAL_TIM_ConfigClockSource+0x16c>
 8009e8a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009e8e:	f000 8086 	beq.w	8009f9e <HAL_TIM_ConfigClockSource+0x172>
 8009e92:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009e96:	d87f      	bhi.n	8009f98 <HAL_TIM_ConfigClockSource+0x16c>
 8009e98:	2b70      	cmp	r3, #112	; 0x70
 8009e9a:	d01a      	beq.n	8009ed2 <HAL_TIM_ConfigClockSource+0xa6>
 8009e9c:	2b70      	cmp	r3, #112	; 0x70
 8009e9e:	d87b      	bhi.n	8009f98 <HAL_TIM_ConfigClockSource+0x16c>
 8009ea0:	2b60      	cmp	r3, #96	; 0x60
 8009ea2:	d050      	beq.n	8009f46 <HAL_TIM_ConfigClockSource+0x11a>
 8009ea4:	2b60      	cmp	r3, #96	; 0x60
 8009ea6:	d877      	bhi.n	8009f98 <HAL_TIM_ConfigClockSource+0x16c>
 8009ea8:	2b50      	cmp	r3, #80	; 0x50
 8009eaa:	d03c      	beq.n	8009f26 <HAL_TIM_ConfigClockSource+0xfa>
 8009eac:	2b50      	cmp	r3, #80	; 0x50
 8009eae:	d873      	bhi.n	8009f98 <HAL_TIM_ConfigClockSource+0x16c>
 8009eb0:	2b40      	cmp	r3, #64	; 0x40
 8009eb2:	d058      	beq.n	8009f66 <HAL_TIM_ConfigClockSource+0x13a>
 8009eb4:	2b40      	cmp	r3, #64	; 0x40
 8009eb6:	d86f      	bhi.n	8009f98 <HAL_TIM_ConfigClockSource+0x16c>
 8009eb8:	2b30      	cmp	r3, #48	; 0x30
 8009eba:	d064      	beq.n	8009f86 <HAL_TIM_ConfigClockSource+0x15a>
 8009ebc:	2b30      	cmp	r3, #48	; 0x30
 8009ebe:	d86b      	bhi.n	8009f98 <HAL_TIM_ConfigClockSource+0x16c>
 8009ec0:	2b20      	cmp	r3, #32
 8009ec2:	d060      	beq.n	8009f86 <HAL_TIM_ConfigClockSource+0x15a>
 8009ec4:	2b20      	cmp	r3, #32
 8009ec6:	d867      	bhi.n	8009f98 <HAL_TIM_ConfigClockSource+0x16c>
 8009ec8:	2b00      	cmp	r3, #0
 8009eca:	d05c      	beq.n	8009f86 <HAL_TIM_ConfigClockSource+0x15a>
 8009ecc:	2b10      	cmp	r3, #16
 8009ece:	d05a      	beq.n	8009f86 <HAL_TIM_ConfigClockSource+0x15a>
 8009ed0:	e062      	b.n	8009f98 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8009ed2:	687b      	ldr	r3, [r7, #4]
 8009ed4:	6818      	ldr	r0, [r3, #0]
 8009ed6:	683b      	ldr	r3, [r7, #0]
 8009ed8:	6899      	ldr	r1, [r3, #8]
 8009eda:	683b      	ldr	r3, [r7, #0]
 8009edc:	685a      	ldr	r2, [r3, #4]
 8009ede:	683b      	ldr	r3, [r7, #0]
 8009ee0:	68db      	ldr	r3, [r3, #12]
 8009ee2:	f000 fa53 	bl	800a38c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8009ee6:	687b      	ldr	r3, [r7, #4]
 8009ee8:	681b      	ldr	r3, [r3, #0]
 8009eea:	689b      	ldr	r3, [r3, #8]
 8009eec:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8009eee:	68bb      	ldr	r3, [r7, #8]
 8009ef0:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8009ef4:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8009ef6:	687b      	ldr	r3, [r7, #4]
 8009ef8:	681b      	ldr	r3, [r3, #0]
 8009efa:	68ba      	ldr	r2, [r7, #8]
 8009efc:	609a      	str	r2, [r3, #8]
      break;
 8009efe:	e04f      	b.n	8009fa0 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8009f00:	687b      	ldr	r3, [r7, #4]
 8009f02:	6818      	ldr	r0, [r3, #0]
 8009f04:	683b      	ldr	r3, [r7, #0]
 8009f06:	6899      	ldr	r1, [r3, #8]
 8009f08:	683b      	ldr	r3, [r7, #0]
 8009f0a:	685a      	ldr	r2, [r3, #4]
 8009f0c:	683b      	ldr	r3, [r7, #0]
 8009f0e:	68db      	ldr	r3, [r3, #12]
 8009f10:	f000 fa3c 	bl	800a38c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8009f14:	687b      	ldr	r3, [r7, #4]
 8009f16:	681b      	ldr	r3, [r3, #0]
 8009f18:	689a      	ldr	r2, [r3, #8]
 8009f1a:	687b      	ldr	r3, [r7, #4]
 8009f1c:	681b      	ldr	r3, [r3, #0]
 8009f1e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8009f22:	609a      	str	r2, [r3, #8]
      break;
 8009f24:	e03c      	b.n	8009fa0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8009f26:	687b      	ldr	r3, [r7, #4]
 8009f28:	6818      	ldr	r0, [r3, #0]
 8009f2a:	683b      	ldr	r3, [r7, #0]
 8009f2c:	6859      	ldr	r1, [r3, #4]
 8009f2e:	683b      	ldr	r3, [r7, #0]
 8009f30:	68db      	ldr	r3, [r3, #12]
 8009f32:	461a      	mov	r2, r3
 8009f34:	f000 f9b3 	bl	800a29e <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8009f38:	687b      	ldr	r3, [r7, #4]
 8009f3a:	681b      	ldr	r3, [r3, #0]
 8009f3c:	2150      	movs	r1, #80	; 0x50
 8009f3e:	4618      	mov	r0, r3
 8009f40:	f000 fa0a 	bl	800a358 <TIM_ITRx_SetConfig>
      break;
 8009f44:	e02c      	b.n	8009fa0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8009f46:	687b      	ldr	r3, [r7, #4]
 8009f48:	6818      	ldr	r0, [r3, #0]
 8009f4a:	683b      	ldr	r3, [r7, #0]
 8009f4c:	6859      	ldr	r1, [r3, #4]
 8009f4e:	683b      	ldr	r3, [r7, #0]
 8009f50:	68db      	ldr	r3, [r3, #12]
 8009f52:	461a      	mov	r2, r3
 8009f54:	f000 f9d1 	bl	800a2fa <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8009f58:	687b      	ldr	r3, [r7, #4]
 8009f5a:	681b      	ldr	r3, [r3, #0]
 8009f5c:	2160      	movs	r1, #96	; 0x60
 8009f5e:	4618      	mov	r0, r3
 8009f60:	f000 f9fa 	bl	800a358 <TIM_ITRx_SetConfig>
      break;
 8009f64:	e01c      	b.n	8009fa0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8009f66:	687b      	ldr	r3, [r7, #4]
 8009f68:	6818      	ldr	r0, [r3, #0]
 8009f6a:	683b      	ldr	r3, [r7, #0]
 8009f6c:	6859      	ldr	r1, [r3, #4]
 8009f6e:	683b      	ldr	r3, [r7, #0]
 8009f70:	68db      	ldr	r3, [r3, #12]
 8009f72:	461a      	mov	r2, r3
 8009f74:	f000 f993 	bl	800a29e <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8009f78:	687b      	ldr	r3, [r7, #4]
 8009f7a:	681b      	ldr	r3, [r3, #0]
 8009f7c:	2140      	movs	r1, #64	; 0x40
 8009f7e:	4618      	mov	r0, r3
 8009f80:	f000 f9ea 	bl	800a358 <TIM_ITRx_SetConfig>
      break;
 8009f84:	e00c      	b.n	8009fa0 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8009f86:	687b      	ldr	r3, [r7, #4]
 8009f88:	681a      	ldr	r2, [r3, #0]
 8009f8a:	683b      	ldr	r3, [r7, #0]
 8009f8c:	681b      	ldr	r3, [r3, #0]
 8009f8e:	4619      	mov	r1, r3
 8009f90:	4610      	mov	r0, r2
 8009f92:	f000 f9e1 	bl	800a358 <TIM_ITRx_SetConfig>
      break;
 8009f96:	e003      	b.n	8009fa0 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8009f98:	2301      	movs	r3, #1
 8009f9a:	73fb      	strb	r3, [r7, #15]
      break;
 8009f9c:	e000      	b.n	8009fa0 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8009f9e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8009fa0:	687b      	ldr	r3, [r7, #4]
 8009fa2:	2201      	movs	r2, #1
 8009fa4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8009fa8:	687b      	ldr	r3, [r7, #4]
 8009faa:	2200      	movs	r2, #0
 8009fac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8009fb0:	7bfb      	ldrb	r3, [r7, #15]
}
 8009fb2:	4618      	mov	r0, r3
 8009fb4:	3710      	adds	r7, #16
 8009fb6:	46bd      	mov	sp, r7
 8009fb8:	bd80      	pop	{r7, pc}

08009fba <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8009fba:	b580      	push	{r7, lr}
 8009fbc:	b082      	sub	sp, #8
 8009fbe:	af00      	add	r7, sp, #0
 8009fc0:	6078      	str	r0, [r7, #4]
 8009fc2:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 8009fc4:	687b      	ldr	r3, [r7, #4]
 8009fc6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009fca:	2b01      	cmp	r3, #1
 8009fcc:	d101      	bne.n	8009fd2 <HAL_TIM_SlaveConfigSynchro+0x18>
 8009fce:	2302      	movs	r3, #2
 8009fd0:	e031      	b.n	800a036 <HAL_TIM_SlaveConfigSynchro+0x7c>
 8009fd2:	687b      	ldr	r3, [r7, #4]
 8009fd4:	2201      	movs	r2, #1
 8009fd6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8009fda:	687b      	ldr	r3, [r7, #4]
 8009fdc:	2202      	movs	r2, #2
 8009fde:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 8009fe2:	6839      	ldr	r1, [r7, #0]
 8009fe4:	6878      	ldr	r0, [r7, #4]
 8009fe6:	f000 f8c9 	bl	800a17c <TIM_SlaveTimer_SetConfig>
 8009fea:	4603      	mov	r3, r0
 8009fec:	2b00      	cmp	r3, #0
 8009fee:	d009      	beq.n	800a004 <HAL_TIM_SlaveConfigSynchro+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 8009ff0:	687b      	ldr	r3, [r7, #4]
 8009ff2:	2201      	movs	r2, #1
 8009ff4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    __HAL_UNLOCK(htim);
 8009ff8:	687b      	ldr	r3, [r7, #4]
 8009ffa:	2200      	movs	r2, #0
 8009ffc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    return HAL_ERROR;
 800a000:	2301      	movs	r3, #1
 800a002:	e018      	b.n	800a036 <HAL_TIM_SlaveConfigSynchro+0x7c>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 800a004:	687b      	ldr	r3, [r7, #4]
 800a006:	681b      	ldr	r3, [r3, #0]
 800a008:	68da      	ldr	r2, [r3, #12]
 800a00a:	687b      	ldr	r3, [r7, #4]
 800a00c:	681b      	ldr	r3, [r3, #0]
 800a00e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800a012:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 800a014:	687b      	ldr	r3, [r7, #4]
 800a016:	681b      	ldr	r3, [r3, #0]
 800a018:	68da      	ldr	r2, [r3, #12]
 800a01a:	687b      	ldr	r3, [r7, #4]
 800a01c:	681b      	ldr	r3, [r3, #0]
 800a01e:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800a022:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 800a024:	687b      	ldr	r3, [r7, #4]
 800a026:	2201      	movs	r2, #1
 800a028:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800a02c:	687b      	ldr	r3, [r7, #4]
 800a02e:	2200      	movs	r2, #0
 800a030:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800a034:	2300      	movs	r3, #0
}
 800a036:	4618      	mov	r0, r3
 800a038:	3708      	adds	r7, #8
 800a03a:	46bd      	mov	sp, r7
 800a03c:	bd80      	pop	{r7, pc}

0800a03e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800a03e:	b480      	push	{r7}
 800a040:	b083      	sub	sp, #12
 800a042:	af00      	add	r7, sp, #0
 800a044:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800a046:	bf00      	nop
 800a048:	370c      	adds	r7, #12
 800a04a:	46bd      	mov	sp, r7
 800a04c:	bc80      	pop	{r7}
 800a04e:	4770      	bx	lr

0800a050 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800a050:	b480      	push	{r7}
 800a052:	b083      	sub	sp, #12
 800a054:	af00      	add	r7, sp, #0
 800a056:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800a058:	bf00      	nop
 800a05a:	370c      	adds	r7, #12
 800a05c:	46bd      	mov	sp, r7
 800a05e:	bc80      	pop	{r7}
 800a060:	4770      	bx	lr

0800a062 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800a062:	b480      	push	{r7}
 800a064:	b083      	sub	sp, #12
 800a066:	af00      	add	r7, sp, #0
 800a068:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800a06a:	bf00      	nop
 800a06c:	370c      	adds	r7, #12
 800a06e:	46bd      	mov	sp, r7
 800a070:	bc80      	pop	{r7}
 800a072:	4770      	bx	lr

0800a074 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800a074:	b480      	push	{r7}
 800a076:	b083      	sub	sp, #12
 800a078:	af00      	add	r7, sp, #0
 800a07a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800a07c:	bf00      	nop
 800a07e:	370c      	adds	r7, #12
 800a080:	46bd      	mov	sp, r7
 800a082:	bc80      	pop	{r7}
 800a084:	4770      	bx	lr
	...

0800a088 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800a088:	b480      	push	{r7}
 800a08a:	b085      	sub	sp, #20
 800a08c:	af00      	add	r7, sp, #0
 800a08e:	6078      	str	r0, [r7, #4]
 800a090:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800a092:	687b      	ldr	r3, [r7, #4]
 800a094:	681b      	ldr	r3, [r3, #0]
 800a096:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800a098:	687b      	ldr	r3, [r7, #4]
 800a09a:	4a33      	ldr	r2, [pc, #204]	; (800a168 <TIM_Base_SetConfig+0xe0>)
 800a09c:	4293      	cmp	r3, r2
 800a09e:	d013      	beq.n	800a0c8 <TIM_Base_SetConfig+0x40>
 800a0a0:	687b      	ldr	r3, [r7, #4]
 800a0a2:	4a32      	ldr	r2, [pc, #200]	; (800a16c <TIM_Base_SetConfig+0xe4>)
 800a0a4:	4293      	cmp	r3, r2
 800a0a6:	d00f      	beq.n	800a0c8 <TIM_Base_SetConfig+0x40>
 800a0a8:	687b      	ldr	r3, [r7, #4]
 800a0aa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a0ae:	d00b      	beq.n	800a0c8 <TIM_Base_SetConfig+0x40>
 800a0b0:	687b      	ldr	r3, [r7, #4]
 800a0b2:	4a2f      	ldr	r2, [pc, #188]	; (800a170 <TIM_Base_SetConfig+0xe8>)
 800a0b4:	4293      	cmp	r3, r2
 800a0b6:	d007      	beq.n	800a0c8 <TIM_Base_SetConfig+0x40>
 800a0b8:	687b      	ldr	r3, [r7, #4]
 800a0ba:	4a2e      	ldr	r2, [pc, #184]	; (800a174 <TIM_Base_SetConfig+0xec>)
 800a0bc:	4293      	cmp	r3, r2
 800a0be:	d003      	beq.n	800a0c8 <TIM_Base_SetConfig+0x40>
 800a0c0:	687b      	ldr	r3, [r7, #4]
 800a0c2:	4a2d      	ldr	r2, [pc, #180]	; (800a178 <TIM_Base_SetConfig+0xf0>)
 800a0c4:	4293      	cmp	r3, r2
 800a0c6:	d108      	bne.n	800a0da <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800a0c8:	68fb      	ldr	r3, [r7, #12]
 800a0ca:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a0ce:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800a0d0:	683b      	ldr	r3, [r7, #0]
 800a0d2:	685b      	ldr	r3, [r3, #4]
 800a0d4:	68fa      	ldr	r2, [r7, #12]
 800a0d6:	4313      	orrs	r3, r2
 800a0d8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800a0da:	687b      	ldr	r3, [r7, #4]
 800a0dc:	4a22      	ldr	r2, [pc, #136]	; (800a168 <TIM_Base_SetConfig+0xe0>)
 800a0de:	4293      	cmp	r3, r2
 800a0e0:	d013      	beq.n	800a10a <TIM_Base_SetConfig+0x82>
 800a0e2:	687b      	ldr	r3, [r7, #4]
 800a0e4:	4a21      	ldr	r2, [pc, #132]	; (800a16c <TIM_Base_SetConfig+0xe4>)
 800a0e6:	4293      	cmp	r3, r2
 800a0e8:	d00f      	beq.n	800a10a <TIM_Base_SetConfig+0x82>
 800a0ea:	687b      	ldr	r3, [r7, #4]
 800a0ec:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a0f0:	d00b      	beq.n	800a10a <TIM_Base_SetConfig+0x82>
 800a0f2:	687b      	ldr	r3, [r7, #4]
 800a0f4:	4a1e      	ldr	r2, [pc, #120]	; (800a170 <TIM_Base_SetConfig+0xe8>)
 800a0f6:	4293      	cmp	r3, r2
 800a0f8:	d007      	beq.n	800a10a <TIM_Base_SetConfig+0x82>
 800a0fa:	687b      	ldr	r3, [r7, #4]
 800a0fc:	4a1d      	ldr	r2, [pc, #116]	; (800a174 <TIM_Base_SetConfig+0xec>)
 800a0fe:	4293      	cmp	r3, r2
 800a100:	d003      	beq.n	800a10a <TIM_Base_SetConfig+0x82>
 800a102:	687b      	ldr	r3, [r7, #4]
 800a104:	4a1c      	ldr	r2, [pc, #112]	; (800a178 <TIM_Base_SetConfig+0xf0>)
 800a106:	4293      	cmp	r3, r2
 800a108:	d108      	bne.n	800a11c <TIM_Base_SetConfig+0x94>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800a10a:	68fb      	ldr	r3, [r7, #12]
 800a10c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a110:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800a112:	683b      	ldr	r3, [r7, #0]
 800a114:	68db      	ldr	r3, [r3, #12]
 800a116:	68fa      	ldr	r2, [r7, #12]
 800a118:	4313      	orrs	r3, r2
 800a11a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800a11c:	68fb      	ldr	r3, [r7, #12]
 800a11e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800a122:	683b      	ldr	r3, [r7, #0]
 800a124:	695b      	ldr	r3, [r3, #20]
 800a126:	4313      	orrs	r3, r2
 800a128:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800a12a:	687b      	ldr	r3, [r7, #4]
 800a12c:	68fa      	ldr	r2, [r7, #12]
 800a12e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800a130:	683b      	ldr	r3, [r7, #0]
 800a132:	689a      	ldr	r2, [r3, #8]
 800a134:	687b      	ldr	r3, [r7, #4]
 800a136:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800a138:	683b      	ldr	r3, [r7, #0]
 800a13a:	681a      	ldr	r2, [r3, #0]
 800a13c:	687b      	ldr	r3, [r7, #4]
 800a13e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800a140:	687b      	ldr	r3, [r7, #4]
 800a142:	4a09      	ldr	r2, [pc, #36]	; (800a168 <TIM_Base_SetConfig+0xe0>)
 800a144:	4293      	cmp	r3, r2
 800a146:	d003      	beq.n	800a150 <TIM_Base_SetConfig+0xc8>
 800a148:	687b      	ldr	r3, [r7, #4]
 800a14a:	4a08      	ldr	r2, [pc, #32]	; (800a16c <TIM_Base_SetConfig+0xe4>)
 800a14c:	4293      	cmp	r3, r2
 800a14e:	d103      	bne.n	800a158 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800a150:	683b      	ldr	r3, [r7, #0]
 800a152:	691a      	ldr	r2, [r3, #16]
 800a154:	687b      	ldr	r3, [r7, #4]
 800a156:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800a158:	687b      	ldr	r3, [r7, #4]
 800a15a:	2201      	movs	r2, #1
 800a15c:	615a      	str	r2, [r3, #20]
}
 800a15e:	bf00      	nop
 800a160:	3714      	adds	r7, #20
 800a162:	46bd      	mov	sp, r7
 800a164:	bc80      	pop	{r7}
 800a166:	4770      	bx	lr
 800a168:	40012c00 	.word	0x40012c00
 800a16c:	40013400 	.word	0x40013400
 800a170:	40000400 	.word	0x40000400
 800a174:	40000800 	.word	0x40000800
 800a178:	40000c00 	.word	0x40000c00

0800a17c <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 800a17c:	b580      	push	{r7, lr}
 800a17e:	b086      	sub	sp, #24
 800a180:	af00      	add	r7, sp, #0
 800a182:	6078      	str	r0, [r7, #4]
 800a184:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800a186:	2300      	movs	r3, #0
 800a188:	75fb      	strb	r3, [r7, #23]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800a18a:	687b      	ldr	r3, [r7, #4]
 800a18c:	681b      	ldr	r3, [r3, #0]
 800a18e:	689b      	ldr	r3, [r3, #8]
 800a190:	613b      	str	r3, [r7, #16]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800a192:	693b      	ldr	r3, [r7, #16]
 800a194:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a198:	613b      	str	r3, [r7, #16]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 800a19a:	683b      	ldr	r3, [r7, #0]
 800a19c:	685b      	ldr	r3, [r3, #4]
 800a19e:	693a      	ldr	r2, [r7, #16]
 800a1a0:	4313      	orrs	r3, r2
 800a1a2:	613b      	str	r3, [r7, #16]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 800a1a4:	693b      	ldr	r3, [r7, #16]
 800a1a6:	f023 0307 	bic.w	r3, r3, #7
 800a1aa:	613b      	str	r3, [r7, #16]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 800a1ac:	683b      	ldr	r3, [r7, #0]
 800a1ae:	681b      	ldr	r3, [r3, #0]
 800a1b0:	693a      	ldr	r2, [r7, #16]
 800a1b2:	4313      	orrs	r3, r2
 800a1b4:	613b      	str	r3, [r7, #16]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800a1b6:	687b      	ldr	r3, [r7, #4]
 800a1b8:	681b      	ldr	r3, [r3, #0]
 800a1ba:	693a      	ldr	r2, [r7, #16]
 800a1bc:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 800a1be:	683b      	ldr	r3, [r7, #0]
 800a1c0:	685b      	ldr	r3, [r3, #4]
 800a1c2:	2b70      	cmp	r3, #112	; 0x70
 800a1c4:	d01a      	beq.n	800a1fc <TIM_SlaveTimer_SetConfig+0x80>
 800a1c6:	2b70      	cmp	r3, #112	; 0x70
 800a1c8:	d860      	bhi.n	800a28c <TIM_SlaveTimer_SetConfig+0x110>
 800a1ca:	2b60      	cmp	r3, #96	; 0x60
 800a1cc:	d054      	beq.n	800a278 <TIM_SlaveTimer_SetConfig+0xfc>
 800a1ce:	2b60      	cmp	r3, #96	; 0x60
 800a1d0:	d85c      	bhi.n	800a28c <TIM_SlaveTimer_SetConfig+0x110>
 800a1d2:	2b50      	cmp	r3, #80	; 0x50
 800a1d4:	d046      	beq.n	800a264 <TIM_SlaveTimer_SetConfig+0xe8>
 800a1d6:	2b50      	cmp	r3, #80	; 0x50
 800a1d8:	d858      	bhi.n	800a28c <TIM_SlaveTimer_SetConfig+0x110>
 800a1da:	2b40      	cmp	r3, #64	; 0x40
 800a1dc:	d019      	beq.n	800a212 <TIM_SlaveTimer_SetConfig+0x96>
 800a1de:	2b40      	cmp	r3, #64	; 0x40
 800a1e0:	d854      	bhi.n	800a28c <TIM_SlaveTimer_SetConfig+0x110>
 800a1e2:	2b30      	cmp	r3, #48	; 0x30
 800a1e4:	d055      	beq.n	800a292 <TIM_SlaveTimer_SetConfig+0x116>
 800a1e6:	2b30      	cmp	r3, #48	; 0x30
 800a1e8:	d850      	bhi.n	800a28c <TIM_SlaveTimer_SetConfig+0x110>
 800a1ea:	2b20      	cmp	r3, #32
 800a1ec:	d051      	beq.n	800a292 <TIM_SlaveTimer_SetConfig+0x116>
 800a1ee:	2b20      	cmp	r3, #32
 800a1f0:	d84c      	bhi.n	800a28c <TIM_SlaveTimer_SetConfig+0x110>
 800a1f2:	2b00      	cmp	r3, #0
 800a1f4:	d04d      	beq.n	800a292 <TIM_SlaveTimer_SetConfig+0x116>
 800a1f6:	2b10      	cmp	r3, #16
 800a1f8:	d04b      	beq.n	800a292 <TIM_SlaveTimer_SetConfig+0x116>
 800a1fa:	e047      	b.n	800a28c <TIM_SlaveTimer_SetConfig+0x110>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPRESCALER(sSlaveConfig->TriggerPrescaler));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
      /* Configure the ETR Trigger source */
      TIM_ETR_SetConfig(htim->Instance,
 800a1fc:	687b      	ldr	r3, [r7, #4]
 800a1fe:	6818      	ldr	r0, [r3, #0]
 800a200:	683b      	ldr	r3, [r7, #0]
 800a202:	68d9      	ldr	r1, [r3, #12]
 800a204:	683b      	ldr	r3, [r7, #0]
 800a206:	689a      	ldr	r2, [r3, #8]
 800a208:	683b      	ldr	r3, [r7, #0]
 800a20a:	691b      	ldr	r3, [r3, #16]
 800a20c:	f000 f8be 	bl	800a38c <TIM_ETR_SetConfig>
                        sSlaveConfig->TriggerPrescaler,
                        sSlaveConfig->TriggerPolarity,
                        sSlaveConfig->TriggerFilter);
      break;
 800a210:	e040      	b.n	800a294 <TIM_SlaveTimer_SetConfig+0x118>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      if (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 800a212:	683b      	ldr	r3, [r7, #0]
 800a214:	681b      	ldr	r3, [r3, #0]
 800a216:	2b05      	cmp	r3, #5
 800a218:	d101      	bne.n	800a21e <TIM_SlaveTimer_SetConfig+0xa2>
      {
        return HAL_ERROR;
 800a21a:	2301      	movs	r3, #1
 800a21c:	e03b      	b.n	800a296 <TIM_SlaveTimer_SetConfig+0x11a>
      }

      /* Disable the Channel 1: Reset the CC1E Bit */
      tmpccer = htim->Instance->CCER;
 800a21e:	687b      	ldr	r3, [r7, #4]
 800a220:	681b      	ldr	r3, [r3, #0]
 800a222:	6a1b      	ldr	r3, [r3, #32]
 800a224:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 800a226:	687b      	ldr	r3, [r7, #4]
 800a228:	681b      	ldr	r3, [r3, #0]
 800a22a:	6a1a      	ldr	r2, [r3, #32]
 800a22c:	687b      	ldr	r3, [r7, #4]
 800a22e:	681b      	ldr	r3, [r3, #0]
 800a230:	f022 0201 	bic.w	r2, r2, #1
 800a234:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 800a236:	687b      	ldr	r3, [r7, #4]
 800a238:	681b      	ldr	r3, [r3, #0]
 800a23a:	699b      	ldr	r3, [r3, #24]
 800a23c:	60bb      	str	r3, [r7, #8]

      /* Set the filter */
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800a23e:	68bb      	ldr	r3, [r7, #8]
 800a240:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800a244:	60bb      	str	r3, [r7, #8]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 800a246:	683b      	ldr	r3, [r7, #0]
 800a248:	691b      	ldr	r3, [r3, #16]
 800a24a:	011b      	lsls	r3, r3, #4
 800a24c:	68ba      	ldr	r2, [r7, #8]
 800a24e:	4313      	orrs	r3, r2
 800a250:	60bb      	str	r3, [r7, #8]

      /* Write to TIMx CCMR1 and CCER registers */
      htim->Instance->CCMR1 = tmpccmr1;
 800a252:	687b      	ldr	r3, [r7, #4]
 800a254:	681b      	ldr	r3, [r3, #0]
 800a256:	68ba      	ldr	r2, [r7, #8]
 800a258:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 800a25a:	687b      	ldr	r3, [r7, #4]
 800a25c:	681b      	ldr	r3, [r3, #0]
 800a25e:	68fa      	ldr	r2, [r7, #12]
 800a260:	621a      	str	r2, [r3, #32]
      break;
 800a262:	e017      	b.n	800a294 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI1 Filter and Polarity */
      TIM_TI1_ConfigInputStage(htim->Instance,
 800a264:	687b      	ldr	r3, [r7, #4]
 800a266:	6818      	ldr	r0, [r3, #0]
 800a268:	683b      	ldr	r3, [r7, #0]
 800a26a:	6899      	ldr	r1, [r3, #8]
 800a26c:	683b      	ldr	r3, [r7, #0]
 800a26e:	691b      	ldr	r3, [r3, #16]
 800a270:	461a      	mov	r2, r3
 800a272:	f000 f814 	bl	800a29e <TIM_TI1_ConfigInputStage>
                               sSlaveConfig->TriggerPolarity,
                               sSlaveConfig->TriggerFilter);
      break;
 800a276:	e00d      	b.n	800a294 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI2 Filter and Polarity */
      TIM_TI2_ConfigInputStage(htim->Instance,
 800a278:	687b      	ldr	r3, [r7, #4]
 800a27a:	6818      	ldr	r0, [r3, #0]
 800a27c:	683b      	ldr	r3, [r7, #0]
 800a27e:	6899      	ldr	r1, [r3, #8]
 800a280:	683b      	ldr	r3, [r7, #0]
 800a282:	691b      	ldr	r3, [r3, #16]
 800a284:	461a      	mov	r2, r3
 800a286:	f000 f838 	bl	800a2fa <TIM_TI2_ConfigInputStage>
                               sSlaveConfig->TriggerPolarity,
                               sSlaveConfig->TriggerFilter);
      break;
 800a28a:	e003      	b.n	800a294 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      break;
    }

    default:
      status = HAL_ERROR;
 800a28c:	2301      	movs	r3, #1
 800a28e:	75fb      	strb	r3, [r7, #23]
      break;
 800a290:	e000      	b.n	800a294 <TIM_SlaveTimer_SetConfig+0x118>
      break;
 800a292:	bf00      	nop
  }

  return status;
 800a294:	7dfb      	ldrb	r3, [r7, #23]
}
 800a296:	4618      	mov	r0, r3
 800a298:	3718      	adds	r7, #24
 800a29a:	46bd      	mov	sp, r7
 800a29c:	bd80      	pop	{r7, pc}

0800a29e <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800a29e:	b480      	push	{r7}
 800a2a0:	b087      	sub	sp, #28
 800a2a2:	af00      	add	r7, sp, #0
 800a2a4:	60f8      	str	r0, [r7, #12]
 800a2a6:	60b9      	str	r1, [r7, #8]
 800a2a8:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800a2aa:	68fb      	ldr	r3, [r7, #12]
 800a2ac:	6a1b      	ldr	r3, [r3, #32]
 800a2ae:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800a2b0:	68fb      	ldr	r3, [r7, #12]
 800a2b2:	6a1b      	ldr	r3, [r3, #32]
 800a2b4:	f023 0201 	bic.w	r2, r3, #1
 800a2b8:	68fb      	ldr	r3, [r7, #12]
 800a2ba:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800a2bc:	68fb      	ldr	r3, [r7, #12]
 800a2be:	699b      	ldr	r3, [r3, #24]
 800a2c0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800a2c2:	693b      	ldr	r3, [r7, #16]
 800a2c4:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800a2c8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800a2ca:	687b      	ldr	r3, [r7, #4]
 800a2cc:	011b      	lsls	r3, r3, #4
 800a2ce:	693a      	ldr	r2, [r7, #16]
 800a2d0:	4313      	orrs	r3, r2
 800a2d2:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800a2d4:	697b      	ldr	r3, [r7, #20]
 800a2d6:	f023 030a 	bic.w	r3, r3, #10
 800a2da:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800a2dc:	697a      	ldr	r2, [r7, #20]
 800a2de:	68bb      	ldr	r3, [r7, #8]
 800a2e0:	4313      	orrs	r3, r2
 800a2e2:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800a2e4:	68fb      	ldr	r3, [r7, #12]
 800a2e6:	693a      	ldr	r2, [r7, #16]
 800a2e8:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800a2ea:	68fb      	ldr	r3, [r7, #12]
 800a2ec:	697a      	ldr	r2, [r7, #20]
 800a2ee:	621a      	str	r2, [r3, #32]
}
 800a2f0:	bf00      	nop
 800a2f2:	371c      	adds	r7, #28
 800a2f4:	46bd      	mov	sp, r7
 800a2f6:	bc80      	pop	{r7}
 800a2f8:	4770      	bx	lr

0800a2fa <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800a2fa:	b480      	push	{r7}
 800a2fc:	b087      	sub	sp, #28
 800a2fe:	af00      	add	r7, sp, #0
 800a300:	60f8      	str	r0, [r7, #12]
 800a302:	60b9      	str	r1, [r7, #8]
 800a304:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800a306:	68fb      	ldr	r3, [r7, #12]
 800a308:	6a1b      	ldr	r3, [r3, #32]
 800a30a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800a30c:	68fb      	ldr	r3, [r7, #12]
 800a30e:	6a1b      	ldr	r3, [r3, #32]
 800a310:	f023 0210 	bic.w	r2, r3, #16
 800a314:	68fb      	ldr	r3, [r7, #12]
 800a316:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800a318:	68fb      	ldr	r3, [r7, #12]
 800a31a:	699b      	ldr	r3, [r3, #24]
 800a31c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800a31e:	693b      	ldr	r3, [r7, #16]
 800a320:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800a324:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800a326:	687b      	ldr	r3, [r7, #4]
 800a328:	031b      	lsls	r3, r3, #12
 800a32a:	693a      	ldr	r2, [r7, #16]
 800a32c:	4313      	orrs	r3, r2
 800a32e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800a330:	697b      	ldr	r3, [r7, #20]
 800a332:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800a336:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800a338:	68bb      	ldr	r3, [r7, #8]
 800a33a:	011b      	lsls	r3, r3, #4
 800a33c:	697a      	ldr	r2, [r7, #20]
 800a33e:	4313      	orrs	r3, r2
 800a340:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800a342:	68fb      	ldr	r3, [r7, #12]
 800a344:	693a      	ldr	r2, [r7, #16]
 800a346:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800a348:	68fb      	ldr	r3, [r7, #12]
 800a34a:	697a      	ldr	r2, [r7, #20]
 800a34c:	621a      	str	r2, [r3, #32]
}
 800a34e:	bf00      	nop
 800a350:	371c      	adds	r7, #28
 800a352:	46bd      	mov	sp, r7
 800a354:	bc80      	pop	{r7}
 800a356:	4770      	bx	lr

0800a358 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800a358:	b480      	push	{r7}
 800a35a:	b085      	sub	sp, #20
 800a35c:	af00      	add	r7, sp, #0
 800a35e:	6078      	str	r0, [r7, #4]
 800a360:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800a362:	687b      	ldr	r3, [r7, #4]
 800a364:	689b      	ldr	r3, [r3, #8]
 800a366:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800a368:	68fb      	ldr	r3, [r7, #12]
 800a36a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a36e:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800a370:	683a      	ldr	r2, [r7, #0]
 800a372:	68fb      	ldr	r3, [r7, #12]
 800a374:	4313      	orrs	r3, r2
 800a376:	f043 0307 	orr.w	r3, r3, #7
 800a37a:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800a37c:	687b      	ldr	r3, [r7, #4]
 800a37e:	68fa      	ldr	r2, [r7, #12]
 800a380:	609a      	str	r2, [r3, #8]
}
 800a382:	bf00      	nop
 800a384:	3714      	adds	r7, #20
 800a386:	46bd      	mov	sp, r7
 800a388:	bc80      	pop	{r7}
 800a38a:	4770      	bx	lr

0800a38c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800a38c:	b480      	push	{r7}
 800a38e:	b087      	sub	sp, #28
 800a390:	af00      	add	r7, sp, #0
 800a392:	60f8      	str	r0, [r7, #12]
 800a394:	60b9      	str	r1, [r7, #8]
 800a396:	607a      	str	r2, [r7, #4]
 800a398:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800a39a:	68fb      	ldr	r3, [r7, #12]
 800a39c:	689b      	ldr	r3, [r3, #8]
 800a39e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800a3a0:	697b      	ldr	r3, [r7, #20]
 800a3a2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800a3a6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800a3a8:	683b      	ldr	r3, [r7, #0]
 800a3aa:	021a      	lsls	r2, r3, #8
 800a3ac:	687b      	ldr	r3, [r7, #4]
 800a3ae:	431a      	orrs	r2, r3
 800a3b0:	68bb      	ldr	r3, [r7, #8]
 800a3b2:	4313      	orrs	r3, r2
 800a3b4:	697a      	ldr	r2, [r7, #20]
 800a3b6:	4313      	orrs	r3, r2
 800a3b8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800a3ba:	68fb      	ldr	r3, [r7, #12]
 800a3bc:	697a      	ldr	r2, [r7, #20]
 800a3be:	609a      	str	r2, [r3, #8]
}
 800a3c0:	bf00      	nop
 800a3c2:	371c      	adds	r7, #28
 800a3c4:	46bd      	mov	sp, r7
 800a3c6:	bc80      	pop	{r7}
 800a3c8:	4770      	bx	lr
	...

0800a3cc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800a3cc:	b480      	push	{r7}
 800a3ce:	b085      	sub	sp, #20
 800a3d0:	af00      	add	r7, sp, #0
 800a3d2:	6078      	str	r0, [r7, #4]
 800a3d4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800a3d6:	687b      	ldr	r3, [r7, #4]
 800a3d8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800a3dc:	2b01      	cmp	r3, #1
 800a3de:	d101      	bne.n	800a3e4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800a3e0:	2302      	movs	r3, #2
 800a3e2:	e050      	b.n	800a486 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 800a3e4:	687b      	ldr	r3, [r7, #4]
 800a3e6:	2201      	movs	r2, #1
 800a3e8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a3ec:	687b      	ldr	r3, [r7, #4]
 800a3ee:	2202      	movs	r2, #2
 800a3f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800a3f4:	687b      	ldr	r3, [r7, #4]
 800a3f6:	681b      	ldr	r3, [r3, #0]
 800a3f8:	685b      	ldr	r3, [r3, #4]
 800a3fa:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800a3fc:	687b      	ldr	r3, [r7, #4]
 800a3fe:	681b      	ldr	r3, [r3, #0]
 800a400:	689b      	ldr	r3, [r3, #8]
 800a402:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800a404:	68fb      	ldr	r3, [r7, #12]
 800a406:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a40a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800a40c:	683b      	ldr	r3, [r7, #0]
 800a40e:	681b      	ldr	r3, [r3, #0]
 800a410:	68fa      	ldr	r2, [r7, #12]
 800a412:	4313      	orrs	r3, r2
 800a414:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800a416:	687b      	ldr	r3, [r7, #4]
 800a418:	681b      	ldr	r3, [r3, #0]
 800a41a:	68fa      	ldr	r2, [r7, #12]
 800a41c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a41e:	687b      	ldr	r3, [r7, #4]
 800a420:	681b      	ldr	r3, [r3, #0]
 800a422:	4a1b      	ldr	r2, [pc, #108]	; (800a490 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 800a424:	4293      	cmp	r3, r2
 800a426:	d018      	beq.n	800a45a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800a428:	687b      	ldr	r3, [r7, #4]
 800a42a:	681b      	ldr	r3, [r3, #0]
 800a42c:	4a19      	ldr	r2, [pc, #100]	; (800a494 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 800a42e:	4293      	cmp	r3, r2
 800a430:	d013      	beq.n	800a45a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800a432:	687b      	ldr	r3, [r7, #4]
 800a434:	681b      	ldr	r3, [r3, #0]
 800a436:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a43a:	d00e      	beq.n	800a45a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800a43c:	687b      	ldr	r3, [r7, #4]
 800a43e:	681b      	ldr	r3, [r3, #0]
 800a440:	4a15      	ldr	r2, [pc, #84]	; (800a498 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 800a442:	4293      	cmp	r3, r2
 800a444:	d009      	beq.n	800a45a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800a446:	687b      	ldr	r3, [r7, #4]
 800a448:	681b      	ldr	r3, [r3, #0]
 800a44a:	4a14      	ldr	r2, [pc, #80]	; (800a49c <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 800a44c:	4293      	cmp	r3, r2
 800a44e:	d004      	beq.n	800a45a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800a450:	687b      	ldr	r3, [r7, #4]
 800a452:	681b      	ldr	r3, [r3, #0]
 800a454:	4a12      	ldr	r2, [pc, #72]	; (800a4a0 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 800a456:	4293      	cmp	r3, r2
 800a458:	d10c      	bne.n	800a474 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800a45a:	68bb      	ldr	r3, [r7, #8]
 800a45c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800a460:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800a462:	683b      	ldr	r3, [r7, #0]
 800a464:	685b      	ldr	r3, [r3, #4]
 800a466:	68ba      	ldr	r2, [r7, #8]
 800a468:	4313      	orrs	r3, r2
 800a46a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800a46c:	687b      	ldr	r3, [r7, #4]
 800a46e:	681b      	ldr	r3, [r3, #0]
 800a470:	68ba      	ldr	r2, [r7, #8]
 800a472:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800a474:	687b      	ldr	r3, [r7, #4]
 800a476:	2201      	movs	r2, #1
 800a478:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800a47c:	687b      	ldr	r3, [r7, #4]
 800a47e:	2200      	movs	r2, #0
 800a480:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800a484:	2300      	movs	r3, #0
}
 800a486:	4618      	mov	r0, r3
 800a488:	3714      	adds	r7, #20
 800a48a:	46bd      	mov	sp, r7
 800a48c:	bc80      	pop	{r7}
 800a48e:	4770      	bx	lr
 800a490:	40012c00 	.word	0x40012c00
 800a494:	40013400 	.word	0x40013400
 800a498:	40000400 	.word	0x40000400
 800a49c:	40000800 	.word	0x40000800
 800a4a0:	40000c00 	.word	0x40000c00

0800a4a4 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800a4a4:	b480      	push	{r7}
 800a4a6:	b083      	sub	sp, #12
 800a4a8:	af00      	add	r7, sp, #0
 800a4aa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800a4ac:	bf00      	nop
 800a4ae:	370c      	adds	r7, #12
 800a4b0:	46bd      	mov	sp, r7
 800a4b2:	bc80      	pop	{r7}
 800a4b4:	4770      	bx	lr

0800a4b6 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800a4b6:	b480      	push	{r7}
 800a4b8:	b083      	sub	sp, #12
 800a4ba:	af00      	add	r7, sp, #0
 800a4bc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800a4be:	bf00      	nop
 800a4c0:	370c      	adds	r7, #12
 800a4c2:	46bd      	mov	sp, r7
 800a4c4:	bc80      	pop	{r7}
 800a4c6:	4770      	bx	lr

0800a4c8 <SDIO_Init>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_Init(SDIO_TypeDef *SDIOx, SDIO_InitTypeDef Init)
{
 800a4c8:	b084      	sub	sp, #16
 800a4ca:	b480      	push	{r7}
 800a4cc:	b085      	sub	sp, #20
 800a4ce:	af00      	add	r7, sp, #0
 800a4d0:	6078      	str	r0, [r7, #4]
 800a4d2:	f107 001c 	add.w	r0, r7, #28
 800a4d6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 800a4da:	2300      	movs	r3, #0
 800a4dc:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(Init.ClockDiv));
  
  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           |\
 800a4de:	69fa      	ldr	r2, [r7, #28]
             Init.ClockBypass         |\
 800a4e0:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           |\
 800a4e2:	431a      	orrs	r2, r3
             Init.ClockPowerSave      |\
 800a4e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
             Init.ClockBypass         |\
 800a4e6:	431a      	orrs	r2, r3
             Init.BusWide             |\
 800a4e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
             Init.ClockPowerSave      |\
 800a4ea:	431a      	orrs	r2, r3
             Init.HardwareFlowControl |\
 800a4ec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
             Init.BusWide             |\
 800a4ee:	431a      	orrs	r2, r3
             Init.ClockDiv
 800a4f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
             Init.HardwareFlowControl |\
 800a4f2:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           |\
 800a4f4:	68fa      	ldr	r2, [r7, #12]
 800a4f6:	4313      	orrs	r3, r2
 800a4f8:	60fb      	str	r3, [r7, #12]
             ); 
  
  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDIOx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 800a4fa:	687b      	ldr	r3, [r7, #4]
 800a4fc:	685b      	ldr	r3, [r3, #4]
 800a4fe:	f423 43fd 	bic.w	r3, r3, #32384	; 0x7e80
 800a502:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800a506:	68fa      	ldr	r2, [r7, #12]
 800a508:	431a      	orrs	r2, r3
 800a50a:	687b      	ldr	r3, [r7, #4]
 800a50c:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 800a50e:	2300      	movs	r3, #0
}
 800a510:	4618      	mov	r0, r3
 800a512:	3714      	adds	r7, #20
 800a514:	46bd      	mov	sp, r7
 800a516:	bc80      	pop	{r7}
 800a518:	b004      	add	sp, #16
 800a51a:	4770      	bx	lr

0800a51c <SDIO_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling) 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDIO_ReadFIFO(SDIO_TypeDef *SDIOx)
{
 800a51c:	b480      	push	{r7}
 800a51e:	b083      	sub	sp, #12
 800a520:	af00      	add	r7, sp, #0
 800a522:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */ 
  return (SDIOx->FIFO);
 800a524:	687b      	ldr	r3, [r7, #4]
 800a526:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
}
 800a52a:	4618      	mov	r0, r3
 800a52c:	370c      	adds	r7, #12
 800a52e:	46bd      	mov	sp, r7
 800a530:	bc80      	pop	{r7}
 800a532:	4770      	bx	lr

0800a534 <SDIO_WriteFIFO>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  pWriteData: pointer to data to write
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_WriteFIFO(SDIO_TypeDef *SDIOx, uint32_t *pWriteData)
{ 
 800a534:	b480      	push	{r7}
 800a536:	b083      	sub	sp, #12
 800a538:	af00      	add	r7, sp, #0
 800a53a:	6078      	str	r0, [r7, #4]
 800a53c:	6039      	str	r1, [r7, #0]
  /* Write data to FIFO */ 
  SDIOx->FIFO = *pWriteData;
 800a53e:	683b      	ldr	r3, [r7, #0]
 800a540:	681a      	ldr	r2, [r3, #0]
 800a542:	687b      	ldr	r3, [r7, #4]
 800a544:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800a548:	2300      	movs	r3, #0
}
 800a54a:	4618      	mov	r0, r3
 800a54c:	370c      	adds	r7, #12
 800a54e:	46bd      	mov	sp, r7
 800a550:	bc80      	pop	{r7}
 800a552:	4770      	bx	lr

0800a554 <SDIO_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON. 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_PowerState_ON(SDIO_TypeDef *SDIOx)
{  
 800a554:	b480      	push	{r7}
 800a556:	b083      	sub	sp, #12
 800a558:	af00      	add	r7, sp, #0
 800a55a:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */ 
  SDIOx->POWER = SDIO_POWER_PWRCTRL;
 800a55c:	687b      	ldr	r3, [r7, #4]
 800a55e:	2203      	movs	r2, #3
 800a560:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 800a562:	2300      	movs	r3, #0
}
 800a564:	4618      	mov	r0, r3
 800a566:	370c      	adds	r7, #12
 800a568:	46bd      	mov	sp, r7
 800a56a:	bc80      	pop	{r7}
 800a56c:	4770      	bx	lr

0800a56e <SDIO_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON 
  */
uint32_t SDIO_GetPowerState(SDIO_TypeDef *SDIOx)  
{
 800a56e:	b480      	push	{r7}
 800a570:	b083      	sub	sp, #12
 800a572:	af00      	add	r7, sp, #0
 800a574:	6078      	str	r0, [r7, #4]
  return (SDIOx->POWER & SDIO_POWER_PWRCTRL);
 800a576:	687b      	ldr	r3, [r7, #4]
 800a578:	681b      	ldr	r3, [r3, #0]
 800a57a:	f003 0303 	and.w	r3, r3, #3
}
 800a57e:	4618      	mov	r0, r3
 800a580:	370c      	adds	r7, #12
 800a582:	46bd      	mov	sp, r7
 800a584:	bc80      	pop	{r7}
 800a586:	4770      	bx	lr

0800a588 <SDIO_SendCommand>:
  * @param  Command: pointer to a SDIO_CmdInitTypeDef structure that contains 
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_SendCommand(SDIO_TypeDef *SDIOx, SDIO_CmdInitTypeDef *Command)
{
 800a588:	b480      	push	{r7}
 800a58a:	b085      	sub	sp, #20
 800a58c:	af00      	add	r7, sp, #0
 800a58e:	6078      	str	r0, [r7, #4]
 800a590:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800a592:	2300      	movs	r3, #0
 800a594:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_RESPONSE(Command->Response));
  assert_param(IS_SDIO_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDIO_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDIOx->ARG = Command->Argument;
 800a596:	683b      	ldr	r3, [r7, #0]
 800a598:	681a      	ldr	r2, [r3, #0]
 800a59a:	687b      	ldr	r3, [r7, #4]
 800a59c:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800a59e:	683b      	ldr	r3, [r7, #0]
 800a5a0:	685a      	ldr	r2, [r3, #4]
                       Command->Response         |\
 800a5a2:	683b      	ldr	r3, [r7, #0]
 800a5a4:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800a5a6:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt |\
 800a5a8:	683b      	ldr	r3, [r7, #0]
 800a5aa:	68db      	ldr	r3, [r3, #12]
                       Command->Response         |\
 800a5ac:	431a      	orrs	r2, r3
                       Command->CPSM);
 800a5ae:	683b      	ldr	r3, [r7, #0]
 800a5b0:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt |\
 800a5b2:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800a5b4:	68fa      	ldr	r2, [r7, #12]
 800a5b6:	4313      	orrs	r3, r2
 800a5b8:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC CMD register */
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 800a5ba:	687b      	ldr	r3, [r7, #4]
 800a5bc:	68db      	ldr	r3, [r3, #12]
 800a5be:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 800a5c2:	f023 030f 	bic.w	r3, r3, #15
 800a5c6:	68fa      	ldr	r2, [r7, #12]
 800a5c8:	431a      	orrs	r2, r3
 800a5ca:	687b      	ldr	r3, [r7, #4]
 800a5cc:	60da      	str	r2, [r3, #12]
  
  return HAL_OK;  
 800a5ce:	2300      	movs	r3, #0
}
 800a5d0:	4618      	mov	r0, r3
 800a5d2:	3714      	adds	r7, #20
 800a5d4:	46bd      	mov	sp, r7
 800a5d6:	bc80      	pop	{r7}
 800a5d8:	4770      	bx	lr

0800a5da <SDIO_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDIO_GetCommandResponse(SDIO_TypeDef *SDIOx)
{
 800a5da:	b480      	push	{r7}
 800a5dc:	b083      	sub	sp, #12
 800a5de:	af00      	add	r7, sp, #0
 800a5e0:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDIOx->RESPCMD);
 800a5e2:	687b      	ldr	r3, [r7, #4]
 800a5e4:	691b      	ldr	r3, [r3, #16]
 800a5e6:	b2db      	uxtb	r3, r3
}
 800a5e8:	4618      	mov	r0, r3
 800a5ea:	370c      	adds	r7, #12
 800a5ec:	46bd      	mov	sp, r7
 800a5ee:	bc80      	pop	{r7}
 800a5f0:	4770      	bx	lr

0800a5f2 <SDIO_GetResponse>:
  *            @arg SDIO_RESP3: Response Register 3
  *            @arg SDIO_RESP4: Response Register 4  
  * @retval The Corresponding response register value
  */
uint32_t SDIO_GetResponse(SDIO_TypeDef *SDIOx, uint32_t Response)
{
 800a5f2:	b480      	push	{r7}
 800a5f4:	b085      	sub	sp, #20
 800a5f6:	af00      	add	r7, sp, #0
 800a5f8:	6078      	str	r0, [r7, #4]
 800a5fa:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDIO_RESP(Response));
  
  /* Get the response */
  tmp = (uint32_t)(&(SDIOx->RESP1)) + Response;
 800a5fc:	687b      	ldr	r3, [r7, #4]
 800a5fe:	3314      	adds	r3, #20
 800a600:	461a      	mov	r2, r3
 800a602:	683b      	ldr	r3, [r7, #0]
 800a604:	4413      	add	r3, r2
 800a606:	60fb      	str	r3, [r7, #12]
  
  return (*(__IO uint32_t *) tmp);
 800a608:	68fb      	ldr	r3, [r7, #12]
 800a60a:	681b      	ldr	r3, [r3, #0]
}  
 800a60c:	4618      	mov	r0, r3
 800a60e:	3714      	adds	r7, #20
 800a610:	46bd      	mov	sp, r7
 800a612:	bc80      	pop	{r7}
 800a614:	4770      	bx	lr

0800a616 <SDIO_ConfigData>:
  * @param  Data : pointer to a SDIO_DataInitTypeDef structure 
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_ConfigData(SDIO_TypeDef *SDIOx, SDIO_DataInitTypeDef* Data)
{
 800a616:	b480      	push	{r7}
 800a618:	b085      	sub	sp, #20
 800a61a:	af00      	add	r7, sp, #0
 800a61c:	6078      	str	r0, [r7, #4]
 800a61e:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800a620:	2300      	movs	r3, #0
 800a622:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDIO_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDIO_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDIOx->DTIMER = Data->DataTimeOut;
 800a624:	683b      	ldr	r3, [r7, #0]
 800a626:	681a      	ldr	r2, [r3, #0]
 800a628:	687b      	ldr	r3, [r7, #4]
 800a62a:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set the SDMMC DataLength value */
  SDIOx->DLEN = Data->DataLength;
 800a62c:	683b      	ldr	r3, [r7, #0]
 800a62e:	685a      	ldr	r2, [r3, #4]
 800a630:	687b      	ldr	r3, [r7, #4]
 800a632:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800a634:	683b      	ldr	r3, [r7, #0]
 800a636:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   |\
 800a638:	683b      	ldr	r3, [r7, #0]
 800a63a:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800a63c:	431a      	orrs	r2, r3
                       Data->TransferMode  |\
 800a63e:	683b      	ldr	r3, [r7, #0]
 800a640:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   |\
 800a642:	431a      	orrs	r2, r3
                       Data->DPSM);
 800a644:	683b      	ldr	r3, [r7, #0]
 800a646:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  |\
 800a648:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800a64a:	68fa      	ldr	r2, [r7, #12]
 800a64c:	4313      	orrs	r3, r2
 800a64e:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDIOx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 800a650:	687b      	ldr	r3, [r7, #4]
 800a652:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a654:	f023 02f7 	bic.w	r2, r3, #247	; 0xf7
 800a658:	68fb      	ldr	r3, [r7, #12]
 800a65a:	431a      	orrs	r2, r3
 800a65c:	687b      	ldr	r3, [r7, #4]
 800a65e:	62da      	str	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 800a660:	2300      	movs	r3, #0

}
 800a662:	4618      	mov	r0, r3
 800a664:	3714      	adds	r7, #20
 800a666:	46bd      	mov	sp, r7
 800a668:	bc80      	pop	{r7}
 800a66a:	4770      	bx	lr

0800a66c <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Length command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDIO_TypeDef *SDIOx, uint32_t BlockSize)
{
 800a66c:	b580      	push	{r7, lr}
 800a66e:	b088      	sub	sp, #32
 800a670:	af00      	add	r7, sp, #0
 800a672:	6078      	str	r0, [r7, #4]
 800a674:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 800a676:	683b      	ldr	r3, [r7, #0]
 800a678:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 800a67a:	2310      	movs	r3, #16
 800a67c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800a67e:	2340      	movs	r3, #64	; 0x40
 800a680:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800a682:	2300      	movs	r3, #0
 800a684:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800a686:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a68a:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800a68c:	f107 0308 	add.w	r3, r7, #8
 800a690:	4619      	mov	r1, r3
 800a692:	6878      	ldr	r0, [r7, #4]
 800a694:	f7ff ff78 	bl	800a588 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SET_BLOCKLEN, SDIO_CMDTIMEOUT);
 800a698:	f241 3288 	movw	r2, #5000	; 0x1388
 800a69c:	2110      	movs	r1, #16
 800a69e:	6878      	ldr	r0, [r7, #4]
 800a6a0:	f000 fa18 	bl	800aad4 <SDMMC_GetCmdResp1>
 800a6a4:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800a6a6:	69fb      	ldr	r3, [r7, #28]
}
 800a6a8:	4618      	mov	r0, r3
 800a6aa:	3720      	adds	r7, #32
 800a6ac:	46bd      	mov	sp, r7
 800a6ae:	bd80      	pop	{r7, pc}

0800a6b0 <SDMMC_CmdReadSingleBlock>:
  * @brief  Send the Read Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadSingleBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 800a6b0:	b580      	push	{r7, lr}
 800a6b2:	b088      	sub	sp, #32
 800a6b4:	af00      	add	r7, sp, #0
 800a6b6:	6078      	str	r0, [r7, #4]
 800a6b8:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 800a6ba:	683b      	ldr	r3, [r7, #0]
 800a6bc:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 800a6be:	2311      	movs	r3, #17
 800a6c0:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800a6c2:	2340      	movs	r3, #64	; 0x40
 800a6c4:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800a6c6:	2300      	movs	r3, #0
 800a6c8:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800a6ca:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a6ce:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800a6d0:	f107 0308 	add.w	r3, r7, #8
 800a6d4:	4619      	mov	r1, r3
 800a6d6:	6878      	ldr	r0, [r7, #4]
 800a6d8:	f7ff ff56 	bl	800a588 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 800a6dc:	f241 3288 	movw	r2, #5000	; 0x1388
 800a6e0:	2111      	movs	r1, #17
 800a6e2:	6878      	ldr	r0, [r7, #4]
 800a6e4:	f000 f9f6 	bl	800aad4 <SDMMC_GetCmdResp1>
 800a6e8:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800a6ea:	69fb      	ldr	r3, [r7, #28]
}
 800a6ec:	4618      	mov	r0, r3
 800a6ee:	3720      	adds	r7, #32
 800a6f0:	46bd      	mov	sp, r7
 800a6f2:	bd80      	pop	{r7, pc}

0800a6f4 <SDMMC_CmdReadMultiBlock>:
  * @brief  Send the Read Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadMultiBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 800a6f4:	b580      	push	{r7, lr}
 800a6f6:	b088      	sub	sp, #32
 800a6f8:	af00      	add	r7, sp, #0
 800a6fa:	6078      	str	r0, [r7, #4]
 800a6fc:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 800a6fe:	683b      	ldr	r3, [r7, #0]
 800a700:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 800a702:	2312      	movs	r3, #18
 800a704:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800a706:	2340      	movs	r3, #64	; 0x40
 800a708:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800a70a:	2300      	movs	r3, #0
 800a70c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800a70e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a712:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800a714:	f107 0308 	add.w	r3, r7, #8
 800a718:	4619      	mov	r1, r3
 800a71a:	6878      	ldr	r0, [r7, #4]
 800a71c:	f7ff ff34 	bl	800a588 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_MULT_BLOCK, SDIO_CMDTIMEOUT);
 800a720:	f241 3288 	movw	r2, #5000	; 0x1388
 800a724:	2112      	movs	r1, #18
 800a726:	6878      	ldr	r0, [r7, #4]
 800a728:	f000 f9d4 	bl	800aad4 <SDMMC_GetCmdResp1>
 800a72c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800a72e:	69fb      	ldr	r3, [r7, #28]
}
 800a730:	4618      	mov	r0, r3
 800a732:	3720      	adds	r7, #32
 800a734:	46bd      	mov	sp, r7
 800a736:	bd80      	pop	{r7, pc}

0800a738 <SDMMC_CmdWriteSingleBlock>:
  * @brief  Send the Write Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteSingleBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 800a738:	b580      	push	{r7, lr}
 800a73a:	b088      	sub	sp, #32
 800a73c:	af00      	add	r7, sp, #0
 800a73e:	6078      	str	r0, [r7, #4]
 800a740:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 800a742:	683b      	ldr	r3, [r7, #0]
 800a744:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 800a746:	2318      	movs	r3, #24
 800a748:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800a74a:	2340      	movs	r3, #64	; 0x40
 800a74c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800a74e:	2300      	movs	r3, #0
 800a750:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800a752:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a756:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800a758:	f107 0308 	add.w	r3, r7, #8
 800a75c:	4619      	mov	r1, r3
 800a75e:	6878      	ldr	r0, [r7, #4]
 800a760:	f7ff ff12 	bl	800a588 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 800a764:	f241 3288 	movw	r2, #5000	; 0x1388
 800a768:	2118      	movs	r1, #24
 800a76a:	6878      	ldr	r0, [r7, #4]
 800a76c:	f000 f9b2 	bl	800aad4 <SDMMC_GetCmdResp1>
 800a770:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800a772:	69fb      	ldr	r3, [r7, #28]
}
 800a774:	4618      	mov	r0, r3
 800a776:	3720      	adds	r7, #32
 800a778:	46bd      	mov	sp, r7
 800a77a:	bd80      	pop	{r7, pc}

0800a77c <SDMMC_CmdWriteMultiBlock>:
  * @brief  Send the Write Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteMultiBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 800a77c:	b580      	push	{r7, lr}
 800a77e:	b088      	sub	sp, #32
 800a780:	af00      	add	r7, sp, #0
 800a782:	6078      	str	r0, [r7, #4]
 800a784:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 800a786:	683b      	ldr	r3, [r7, #0]
 800a788:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 800a78a:	2319      	movs	r3, #25
 800a78c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800a78e:	2340      	movs	r3, #64	; 0x40
 800a790:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800a792:	2300      	movs	r3, #0
 800a794:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800a796:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a79a:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800a79c:	f107 0308 	add.w	r3, r7, #8
 800a7a0:	4619      	mov	r1, r3
 800a7a2:	6878      	ldr	r0, [r7, #4]
 800a7a4:	f7ff fef0 	bl	800a588 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_MULT_BLOCK, SDIO_CMDTIMEOUT);
 800a7a8:	f241 3288 	movw	r2, #5000	; 0x1388
 800a7ac:	2119      	movs	r1, #25
 800a7ae:	6878      	ldr	r0, [r7, #4]
 800a7b0:	f000 f990 	bl	800aad4 <SDMMC_GetCmdResp1>
 800a7b4:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800a7b6:	69fb      	ldr	r3, [r7, #28]
}
 800a7b8:	4618      	mov	r0, r3
 800a7ba:	3720      	adds	r7, #32
 800a7bc:	46bd      	mov	sp, r7
 800a7be:	bd80      	pop	{r7, pc}

0800a7c0 <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDIO_TypeDef *SDIOx)
{
 800a7c0:	b580      	push	{r7, lr}
 800a7c2:	b088      	sub	sp, #32
 800a7c4:	af00      	add	r7, sp, #0
 800a7c6:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 800a7c8:	2300      	movs	r3, #0
 800a7ca:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 800a7cc:	230c      	movs	r3, #12
 800a7ce:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800a7d0:	2340      	movs	r3, #64	; 0x40
 800a7d2:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800a7d4:	2300      	movs	r3, #0
 800a7d6:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800a7d8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a7dc:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800a7de:	f107 0308 	add.w	r3, r7, #8
 800a7e2:	4619      	mov	r1, r3
 800a7e4:	6878      	ldr	r0, [r7, #4]
 800a7e6:	f7ff fecf 	bl	800a588 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_STOP_TRANSMISSION, SDIO_STOPTRANSFERTIMEOUT);
 800a7ea:	4a05      	ldr	r2, [pc, #20]	; (800a800 <SDMMC_CmdStopTransfer+0x40>)
 800a7ec:	210c      	movs	r1, #12
 800a7ee:	6878      	ldr	r0, [r7, #4]
 800a7f0:	f000 f970 	bl	800aad4 <SDMMC_GetCmdResp1>
 800a7f4:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800a7f6:	69fb      	ldr	r3, [r7, #28]
}
 800a7f8:	4618      	mov	r0, r3
 800a7fa:	3720      	adds	r7, #32
 800a7fc:	46bd      	mov	sp, r7
 800a7fe:	bd80      	pop	{r7, pc}
 800a800:	05f5e100 	.word	0x05f5e100

0800a804 <SDMMC_CmdSelDesel>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  addr: Address of the card to be selected  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDIO_TypeDef *SDIOx, uint64_t Addr)
{
 800a804:	b580      	push	{r7, lr}
 800a806:	b08a      	sub	sp, #40	; 0x28
 800a808:	af00      	add	r7, sp, #0
 800a80a:	60f8      	str	r0, [r7, #12]
 800a80c:	e9c7 2300 	strd	r2, r3, [r7]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 800a810:	683b      	ldr	r3, [r7, #0]
 800a812:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 800a814:	2307      	movs	r3, #7
 800a816:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800a818:	2340      	movs	r3, #64	; 0x40
 800a81a:	61bb      	str	r3, [r7, #24]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800a81c:	2300      	movs	r3, #0
 800a81e:	61fb      	str	r3, [r7, #28]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800a820:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a824:	623b      	str	r3, [r7, #32]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800a826:	f107 0310 	add.w	r3, r7, #16
 800a82a:	4619      	mov	r1, r3
 800a82c:	68f8      	ldr	r0, [r7, #12]
 800a82e:	f7ff feab 	bl	800a588 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEL_DESEL_CARD, SDIO_CMDTIMEOUT);
 800a832:	f241 3288 	movw	r2, #5000	; 0x1388
 800a836:	2107      	movs	r1, #7
 800a838:	68f8      	ldr	r0, [r7, #12]
 800a83a:	f000 f94b 	bl	800aad4 <SDMMC_GetCmdResp1>
 800a83e:	6278      	str	r0, [r7, #36]	; 0x24

  return errorstate;
 800a840:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800a842:	4618      	mov	r0, r3
 800a844:	3728      	adds	r7, #40	; 0x28
 800a846:	46bd      	mov	sp, r7
 800a848:	bd80      	pop	{r7, pc}

0800a84a <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDIO_TypeDef *SDIOx)
{
 800a84a:	b580      	push	{r7, lr}
 800a84c:	b088      	sub	sp, #32
 800a84e:	af00      	add	r7, sp, #0
 800a850:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = 0U;
 800a852:	2300      	movs	r3, #0
 800a854:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 800a856:	2300      	movs	r3, #0
 800a858:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_NO;
 800a85a:	2300      	movs	r3, #0
 800a85c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800a85e:	2300      	movs	r3, #0
 800a860:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800a862:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a866:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800a868:	f107 0308 	add.w	r3, r7, #8
 800a86c:	4619      	mov	r1, r3
 800a86e:	6878      	ldr	r0, [r7, #4]
 800a870:	f7ff fe8a 	bl	800a588 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDIOx);
 800a874:	6878      	ldr	r0, [r7, #4]
 800a876:	f000 fb63 	bl	800af40 <SDMMC_GetCmdError>
 800a87a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800a87c:	69fb      	ldr	r3, [r7, #28]
}
 800a87e:	4618      	mov	r0, r3
 800a880:	3720      	adds	r7, #32
 800a882:	46bd      	mov	sp, r7
 800a884:	bd80      	pop	{r7, pc}

0800a886 <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDIO_TypeDef *SDIOx)
{
 800a886:	b580      	push	{r7, lr}
 800a888:	b088      	sub	sp, #32
 800a88a:	af00      	add	r7, sp, #0
 800a88c:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 800a88e:	f44f 73d5 	mov.w	r3, #426	; 0x1aa
 800a892:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 800a894:	2308      	movs	r3, #8
 800a896:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800a898:	2340      	movs	r3, #64	; 0x40
 800a89a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800a89c:	2300      	movs	r3, #0
 800a89e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800a8a0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a8a4:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800a8a6:	f107 0308 	add.w	r3, r7, #8
 800a8aa:	4619      	mov	r1, r3
 800a8ac:	6878      	ldr	r0, [r7, #4]
 800a8ae:	f7ff fe6b 	bl	800a588 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDIOx);
 800a8b2:	6878      	ldr	r0, [r7, #4]
 800a8b4:	f000 faf6 	bl	800aea4 <SDMMC_GetCmdResp7>
 800a8b8:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800a8ba:	69fb      	ldr	r3, [r7, #28]
}
 800a8bc:	4618      	mov	r0, r3
 800a8be:	3720      	adds	r7, #32
 800a8c0:	46bd      	mov	sp, r7
 800a8c2:	bd80      	pop	{r7, pc}

0800a8c4 <SDMMC_CmdAppCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument 
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800a8c4:	b580      	push	{r7, lr}
 800a8c6:	b088      	sub	sp, #32
 800a8c8:	af00      	add	r7, sp, #0
 800a8ca:	6078      	str	r0, [r7, #4]
 800a8cc:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 800a8ce:	683b      	ldr	r3, [r7, #0]
 800a8d0:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 800a8d2:	2337      	movs	r3, #55	; 0x37
 800a8d4:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800a8d6:	2340      	movs	r3, #64	; 0x40
 800a8d8:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800a8da:	2300      	movs	r3, #0
 800a8dc:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800a8de:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a8e2:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800a8e4:	f107 0308 	add.w	r3, r7, #8
 800a8e8:	4619      	mov	r1, r3
 800a8ea:	6878      	ldr	r0, [r7, #4]
 800a8ec:	f7ff fe4c 	bl	800a588 <SDIO_SendCommand>
  
  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_CMD, SDIO_CMDTIMEOUT);
 800a8f0:	f241 3288 	movw	r2, #5000	; 0x1388
 800a8f4:	2137      	movs	r1, #55	; 0x37
 800a8f6:	6878      	ldr	r0, [r7, #4]
 800a8f8:	f000 f8ec 	bl	800aad4 <SDMMC_GetCmdResp1>
 800a8fc:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800a8fe:	69fb      	ldr	r3, [r7, #28]
}
 800a900:	4618      	mov	r0, r3
 800a902:	3720      	adds	r7, #32
 800a904:	46bd      	mov	sp, r7
 800a906:	bd80      	pop	{r7, pc}

0800a908 <SDMMC_CmdAppOperCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800a908:	b580      	push	{r7, lr}
 800a90a:	b088      	sub	sp, #32
 800a90c:	af00      	add	r7, sp, #0
 800a90e:	6078      	str	r0, [r7, #4]
 800a910:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
 800a912:	683b      	ldr	r3, [r7, #0]
 800a914:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800a918:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800a91c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 800a91e:	2329      	movs	r3, #41	; 0x29
 800a920:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800a922:	2340      	movs	r3, #64	; 0x40
 800a924:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800a926:	2300      	movs	r3, #0
 800a928:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800a92a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a92e:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800a930:	f107 0308 	add.w	r3, r7, #8
 800a934:	4619      	mov	r1, r3
 800a936:	6878      	ldr	r0, [r7, #4]
 800a938:	f7ff fe26 	bl	800a588 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDIOx);
 800a93c:	6878      	ldr	r0, [r7, #4]
 800a93e:	f000 f9ff 	bl	800ad40 <SDMMC_GetCmdResp3>
 800a942:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800a944:	69fb      	ldr	r3, [r7, #28]
}
 800a946:	4618      	mov	r0, r3
 800a948:	3720      	adds	r7, #32
 800a94a:	46bd      	mov	sp, r7
 800a94c:	bd80      	pop	{r7, pc}

0800a94e <SDMMC_CmdBusWidth>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  BusWidth: BusWidth
  * @retval HAL status
  */
uint32_t SDMMC_CmdBusWidth(SDIO_TypeDef *SDIOx, uint32_t BusWidth)
{
 800a94e:	b580      	push	{r7, lr}
 800a950:	b088      	sub	sp, #32
 800a952:	af00      	add	r7, sp, #0
 800a954:	6078      	str	r0, [r7, #4]
 800a956:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)BusWidth;
 800a958:	683b      	ldr	r3, [r7, #0]
 800a95a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_SD_SET_BUSWIDTH;
 800a95c:	2306      	movs	r3, #6
 800a95e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800a960:	2340      	movs	r3, #64	; 0x40
 800a962:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800a964:	2300      	movs	r3, #0
 800a966:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800a968:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a96c:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800a96e:	f107 0308 	add.w	r3, r7, #8
 800a972:	4619      	mov	r1, r3
 800a974:	6878      	ldr	r0, [r7, #4]
 800a976:	f7ff fe07 	bl	800a588 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_SD_SET_BUSWIDTH, SDIO_CMDTIMEOUT);
 800a97a:	f241 3288 	movw	r2, #5000	; 0x1388
 800a97e:	2106      	movs	r1, #6
 800a980:	6878      	ldr	r0, [r7, #4]
 800a982:	f000 f8a7 	bl	800aad4 <SDMMC_GetCmdResp1>
 800a986:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800a988:	69fb      	ldr	r3, [r7, #28]
}
 800a98a:	4618      	mov	r0, r3
 800a98c:	3720      	adds	r7, #32
 800a98e:	46bd      	mov	sp, r7
 800a990:	bd80      	pop	{r7, pc}

0800a992 <SDMMC_CmdSendSCR>:
  * @brief  Send the Send SCR command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendSCR(SDIO_TypeDef *SDIOx)
{
 800a992:	b580      	push	{r7, lr}
 800a994:	b088      	sub	sp, #32
 800a996:	af00      	add	r7, sp, #0
 800a998:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD51 SD_APP_SEND_SCR */
  sdmmc_cmdinit.Argument         = 0U;
 800a99a:	2300      	movs	r3, #0
 800a99c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 800a99e:	2333      	movs	r3, #51	; 0x33
 800a9a0:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800a9a2:	2340      	movs	r3, #64	; 0x40
 800a9a4:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800a9a6:	2300      	movs	r3, #0
 800a9a8:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800a9aa:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a9ae:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800a9b0:	f107 0308 	add.w	r3, r7, #8
 800a9b4:	4619      	mov	r1, r3
 800a9b6:	6878      	ldr	r0, [r7, #4]
 800a9b8:	f7ff fde6 	bl	800a588 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SD_APP_SEND_SCR, SDIO_CMDTIMEOUT);
 800a9bc:	f241 3288 	movw	r2, #5000	; 0x1388
 800a9c0:	2133      	movs	r1, #51	; 0x33
 800a9c2:	6878      	ldr	r0, [r7, #4]
 800a9c4:	f000 f886 	bl	800aad4 <SDMMC_GetCmdResp1>
 800a9c8:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800a9ca:	69fb      	ldr	r3, [r7, #28]
}
 800a9cc:	4618      	mov	r0, r3
 800a9ce:	3720      	adds	r7, #32
 800a9d0:	46bd      	mov	sp, r7
 800a9d2:	bd80      	pop	{r7, pc}

0800a9d4 <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDIO_TypeDef *SDIOx)
{
 800a9d4:	b580      	push	{r7, lr}
 800a9d6:	b088      	sub	sp, #32
 800a9d8:	af00      	add	r7, sp, #0
 800a9da:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 800a9dc:	2300      	movs	r3, #0
 800a9de:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 800a9e0:	2302      	movs	r3, #2
 800a9e2:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 800a9e4:	23c0      	movs	r3, #192	; 0xc0
 800a9e6:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800a9e8:	2300      	movs	r3, #0
 800a9ea:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800a9ec:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a9f0:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800a9f2:	f107 0308 	add.w	r3, r7, #8
 800a9f6:	4619      	mov	r1, r3
 800a9f8:	6878      	ldr	r0, [r7, #4]
 800a9fa:	f7ff fdc5 	bl	800a588 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 800a9fe:	6878      	ldr	r0, [r7, #4]
 800aa00:	f000 f956 	bl	800acb0 <SDMMC_GetCmdResp2>
 800aa04:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800aa06:	69fb      	ldr	r3, [r7, #28]
}
 800aa08:	4618      	mov	r0, r3
 800aa0a:	3720      	adds	r7, #32
 800aa0c:	46bd      	mov	sp, r7
 800aa0e:	bd80      	pop	{r7, pc}

0800aa10 <SDMMC_CmdSendCSD>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800aa10:	b580      	push	{r7, lr}
 800aa12:	b088      	sub	sp, #32
 800aa14:	af00      	add	r7, sp, #0
 800aa16:	6078      	str	r0, [r7, #4]
 800aa18:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 800aa1a:	683b      	ldr	r3, [r7, #0]
 800aa1c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 800aa1e:	2309      	movs	r3, #9
 800aa20:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 800aa22:	23c0      	movs	r3, #192	; 0xc0
 800aa24:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800aa26:	2300      	movs	r3, #0
 800aa28:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800aa2a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800aa2e:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800aa30:	f107 0308 	add.w	r3, r7, #8
 800aa34:	4619      	mov	r1, r3
 800aa36:	6878      	ldr	r0, [r7, #4]
 800aa38:	f7ff fda6 	bl	800a588 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 800aa3c:	6878      	ldr	r0, [r7, #4]
 800aa3e:	f000 f937 	bl	800acb0 <SDMMC_GetCmdResp2>
 800aa42:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800aa44:	69fb      	ldr	r3, [r7, #28]
}
 800aa46:	4618      	mov	r0, r3
 800aa48:	3720      	adds	r7, #32
 800aa4a:	46bd      	mov	sp, r7
 800aa4c:	bd80      	pop	{r7, pc}

0800aa4e <SDMMC_CmdSetRelAdd>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  pRCA: Card RCA  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDIO_TypeDef *SDIOx, uint16_t *pRCA)
{
 800aa4e:	b580      	push	{r7, lr}
 800aa50:	b088      	sub	sp, #32
 800aa52:	af00      	add	r7, sp, #0
 800aa54:	6078      	str	r0, [r7, #4]
 800aa56:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 800aa58:	2300      	movs	r3, #0
 800aa5a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 800aa5c:	2303      	movs	r3, #3
 800aa5e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800aa60:	2340      	movs	r3, #64	; 0x40
 800aa62:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800aa64:	2300      	movs	r3, #0
 800aa66:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800aa68:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800aa6c:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800aa6e:	f107 0308 	add.w	r3, r7, #8
 800aa72:	4619      	mov	r1, r3
 800aa74:	6878      	ldr	r0, [r7, #4]
 800aa76:	f7ff fd87 	bl	800a588 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDIOx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 800aa7a:	683a      	ldr	r2, [r7, #0]
 800aa7c:	2103      	movs	r1, #3
 800aa7e:	6878      	ldr	r0, [r7, #4]
 800aa80:	f000 f99a 	bl	800adb8 <SDMMC_GetCmdResp6>
 800aa84:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800aa86:	69fb      	ldr	r3, [r7, #28]
}
 800aa88:	4618      	mov	r0, r3
 800aa8a:	3720      	adds	r7, #32
 800aa8c:	46bd      	mov	sp, r7
 800aa8e:	bd80      	pop	{r7, pc}

0800aa90 <SDMMC_CmdSendStatus>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800aa90:	b580      	push	{r7, lr}
 800aa92:	b088      	sub	sp, #32
 800aa94:	af00      	add	r7, sp, #0
 800aa96:	6078      	str	r0, [r7, #4]
 800aa98:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = Argument;
 800aa9a:	683b      	ldr	r3, [r7, #0]
 800aa9c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 800aa9e:	230d      	movs	r3, #13
 800aaa0:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800aaa2:	2340      	movs	r3, #64	; 0x40
 800aaa4:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800aaa6:	2300      	movs	r3, #0
 800aaa8:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800aaaa:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800aaae:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800aab0:	f107 0308 	add.w	r3, r7, #8
 800aab4:	4619      	mov	r1, r3
 800aab6:	6878      	ldr	r0, [r7, #4]
 800aab8:	f7ff fd66 	bl	800a588 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEND_STATUS, SDIO_CMDTIMEOUT);
 800aabc:	f241 3288 	movw	r2, #5000	; 0x1388
 800aac0:	210d      	movs	r1, #13
 800aac2:	6878      	ldr	r0, [r7, #4]
 800aac4:	f000 f806 	bl	800aad4 <SDMMC_GetCmdResp1>
 800aac8:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800aaca:	69fb      	ldr	r3, [r7, #28]
}
 800aacc:	4618      	mov	r0, r3
 800aace:	3720      	adds	r7, #32
 800aad0:	46bd      	mov	sp, r7
 800aad2:	bd80      	pop	{r7, pc}

0800aad4 <SDMMC_GetCmdResp1>:
  * @param  SDIOx Pointer to SDMMC register base
  * @param  SD_CMD: The sent command index  
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp1(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint32_t Timeout)
{
 800aad4:	b580      	push	{r7, lr}
 800aad6:	b088      	sub	sp, #32
 800aad8:	af00      	add	r7, sp, #0
 800aada:	60f8      	str	r0, [r7, #12]
 800aadc:	460b      	mov	r3, r1
 800aade:	607a      	str	r2, [r7, #4]
 800aae0:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;
  
  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 800aae2:	4b70      	ldr	r3, [pc, #448]	; (800aca4 <SDMMC_GetCmdResp1+0x1d0>)
 800aae4:	681b      	ldr	r3, [r3, #0]
 800aae6:	4a70      	ldr	r2, [pc, #448]	; (800aca8 <SDMMC_GetCmdResp1+0x1d4>)
 800aae8:	fba2 2303 	umull	r2, r3, r2, r3
 800aaec:	0a5a      	lsrs	r2, r3, #9
 800aaee:	687b      	ldr	r3, [r7, #4]
 800aaf0:	fb02 f303 	mul.w	r3, r2, r3
 800aaf4:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 800aaf6:	69fb      	ldr	r3, [r7, #28]
 800aaf8:	1e5a      	subs	r2, r3, #1
 800aafa:	61fa      	str	r2, [r7, #28]
 800aafc:	2b00      	cmp	r3, #0
 800aafe:	d102      	bne.n	800ab06 <SDMMC_GetCmdResp1+0x32>
    {
      return SDMMC_ERROR_TIMEOUT;
 800ab00:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800ab04:	e0c9      	b.n	800ac9a <SDMMC_GetCmdResp1+0x1c6>
    }
    sta_reg = SDIOx->STA;
 800ab06:	68fb      	ldr	r3, [r7, #12]
 800ab08:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ab0a:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800ab0c:	69bb      	ldr	r3, [r7, #24]
 800ab0e:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800ab12:	2b00      	cmp	r3, #0
 800ab14:	d0ef      	beq.n	800aaf6 <SDMMC_GetCmdResp1+0x22>
 800ab16:	69bb      	ldr	r3, [r7, #24]
 800ab18:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800ab1c:	2b00      	cmp	r3, #0
 800ab1e:	d1ea      	bne.n	800aaf6 <SDMMC_GetCmdResp1+0x22>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800ab20:	68fb      	ldr	r3, [r7, #12]
 800ab22:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ab24:	f003 0304 	and.w	r3, r3, #4
 800ab28:	2b00      	cmp	r3, #0
 800ab2a:	d004      	beq.n	800ab36 <SDMMC_GetCmdResp1+0x62>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800ab2c:	68fb      	ldr	r3, [r7, #12]
 800ab2e:	2204      	movs	r2, #4
 800ab30:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800ab32:	2304      	movs	r3, #4
 800ab34:	e0b1      	b.n	800ac9a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800ab36:	68fb      	ldr	r3, [r7, #12]
 800ab38:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ab3a:	f003 0301 	and.w	r3, r3, #1
 800ab3e:	2b00      	cmp	r3, #0
 800ab40:	d004      	beq.n	800ab4c <SDMMC_GetCmdResp1+0x78>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800ab42:	68fb      	ldr	r3, [r7, #12]
 800ab44:	2201      	movs	r2, #1
 800ab46:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800ab48:	2301      	movs	r3, #1
 800ab4a:	e0a6      	b.n	800ac9a <SDMMC_GetCmdResp1+0x1c6>
  {
    /* Nothing to do */
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800ab4c:	68fb      	ldr	r3, [r7, #12]
 800ab4e:	22c5      	movs	r2, #197	; 0xc5
 800ab50:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 800ab52:	68f8      	ldr	r0, [r7, #12]
 800ab54:	f7ff fd41 	bl	800a5da <SDIO_GetCommandResponse>
 800ab58:	4603      	mov	r3, r0
 800ab5a:	461a      	mov	r2, r3
 800ab5c:	7afb      	ldrb	r3, [r7, #11]
 800ab5e:	4293      	cmp	r3, r2
 800ab60:	d001      	beq.n	800ab66 <SDMMC_GetCmdResp1+0x92>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800ab62:	2301      	movs	r3, #1
 800ab64:	e099      	b.n	800ac9a <SDMMC_GetCmdResp1+0x1c6>
  }
  
  /* We have received response, retrieve it for analysis  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 800ab66:	2100      	movs	r1, #0
 800ab68:	68f8      	ldr	r0, [r7, #12]
 800ab6a:	f7ff fd42 	bl	800a5f2 <SDIO_GetResponse>
 800ab6e:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 800ab70:	697a      	ldr	r2, [r7, #20]
 800ab72:	4b4e      	ldr	r3, [pc, #312]	; (800acac <SDMMC_GetCmdResp1+0x1d8>)
 800ab74:	4013      	ands	r3, r2
 800ab76:	2b00      	cmp	r3, #0
 800ab78:	d101      	bne.n	800ab7e <SDMMC_GetCmdResp1+0xaa>
  {
    return SDMMC_ERROR_NONE;
 800ab7a:	2300      	movs	r3, #0
 800ab7c:	e08d      	b.n	800ac9a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 800ab7e:	697b      	ldr	r3, [r7, #20]
 800ab80:	2b00      	cmp	r3, #0
 800ab82:	da02      	bge.n	800ab8a <SDMMC_GetCmdResp1+0xb6>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 800ab84:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800ab88:	e087      	b.n	800ac9a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 800ab8a:	697b      	ldr	r3, [r7, #20]
 800ab8c:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800ab90:	2b00      	cmp	r3, #0
 800ab92:	d001      	beq.n	800ab98 <SDMMC_GetCmdResp1+0xc4>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 800ab94:	2340      	movs	r3, #64	; 0x40
 800ab96:	e080      	b.n	800ac9a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 800ab98:	697b      	ldr	r3, [r7, #20]
 800ab9a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800ab9e:	2b00      	cmp	r3, #0
 800aba0:	d001      	beq.n	800aba6 <SDMMC_GetCmdResp1+0xd2>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 800aba2:	2380      	movs	r3, #128	; 0x80
 800aba4:	e079      	b.n	800ac9a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 800aba6:	697b      	ldr	r3, [r7, #20]
 800aba8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800abac:	2b00      	cmp	r3, #0
 800abae:	d002      	beq.n	800abb6 <SDMMC_GetCmdResp1+0xe2>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 800abb0:	f44f 7380 	mov.w	r3, #256	; 0x100
 800abb4:	e071      	b.n	800ac9a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 800abb6:	697b      	ldr	r3, [r7, #20]
 800abb8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800abbc:	2b00      	cmp	r3, #0
 800abbe:	d002      	beq.n	800abc6 <SDMMC_GetCmdResp1+0xf2>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 800abc0:	f44f 7300 	mov.w	r3, #512	; 0x200
 800abc4:	e069      	b.n	800ac9a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 800abc6:	697b      	ldr	r3, [r7, #20]
 800abc8:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800abcc:	2b00      	cmp	r3, #0
 800abce:	d002      	beq.n	800abd6 <SDMMC_GetCmdResp1+0x102>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 800abd0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800abd4:	e061      	b.n	800ac9a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 800abd6:	697b      	ldr	r3, [r7, #20]
 800abd8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800abdc:	2b00      	cmp	r3, #0
 800abde:	d002      	beq.n	800abe6 <SDMMC_GetCmdResp1+0x112>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 800abe0:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800abe4:	e059      	b.n	800ac9a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 800abe6:	697b      	ldr	r3, [r7, #20]
 800abe8:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800abec:	2b00      	cmp	r3, #0
 800abee:	d002      	beq.n	800abf6 <SDMMC_GetCmdResp1+0x122>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 800abf0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800abf4:	e051      	b.n	800ac9a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 800abf6:	697b      	ldr	r3, [r7, #20]
 800abf8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800abfc:	2b00      	cmp	r3, #0
 800abfe:	d002      	beq.n	800ac06 <SDMMC_GetCmdResp1+0x132>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 800ac00:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800ac04:	e049      	b.n	800ac9a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 800ac06:	697b      	ldr	r3, [r7, #20]
 800ac08:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800ac0c:	2b00      	cmp	r3, #0
 800ac0e:	d002      	beq.n	800ac16 <SDMMC_GetCmdResp1+0x142>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 800ac10:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800ac14:	e041      	b.n	800ac9a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 800ac16:	697b      	ldr	r3, [r7, #20]
 800ac18:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800ac1c:	2b00      	cmp	r3, #0
 800ac1e:	d002      	beq.n	800ac26 <SDMMC_GetCmdResp1+0x152>
  {
    return SDMMC_ERROR_CC_ERR;
 800ac20:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800ac24:	e039      	b.n	800ac9a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 800ac26:	697b      	ldr	r3, [r7, #20]
 800ac28:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800ac2c:	2b00      	cmp	r3, #0
 800ac2e:	d002      	beq.n	800ac36 <SDMMC_GetCmdResp1+0x162>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 800ac30:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800ac34:	e031      	b.n	800ac9a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 800ac36:	697b      	ldr	r3, [r7, #20]
 800ac38:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800ac3c:	2b00      	cmp	r3, #0
 800ac3e:	d002      	beq.n	800ac46 <SDMMC_GetCmdResp1+0x172>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 800ac40:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800ac44:	e029      	b.n	800ac9a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 800ac46:	697b      	ldr	r3, [r7, #20]
 800ac48:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800ac4c:	2b00      	cmp	r3, #0
 800ac4e:	d002      	beq.n	800ac56 <SDMMC_GetCmdResp1+0x182>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 800ac50:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800ac54:	e021      	b.n	800ac9a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 800ac56:	697b      	ldr	r3, [r7, #20]
 800ac58:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800ac5c:	2b00      	cmp	r3, #0
 800ac5e:	d002      	beq.n	800ac66 <SDMMC_GetCmdResp1+0x192>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 800ac60:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800ac64:	e019      	b.n	800ac9a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 800ac66:	697b      	ldr	r3, [r7, #20]
 800ac68:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800ac6c:	2b00      	cmp	r3, #0
 800ac6e:	d002      	beq.n	800ac76 <SDMMC_GetCmdResp1+0x1a2>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 800ac70:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800ac74:	e011      	b.n	800ac9a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 800ac76:	697b      	ldr	r3, [r7, #20]
 800ac78:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800ac7c:	2b00      	cmp	r3, #0
 800ac7e:	d002      	beq.n	800ac86 <SDMMC_GetCmdResp1+0x1b2>
  {
    return SDMMC_ERROR_ERASE_RESET;
 800ac80:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800ac84:	e009      	b.n	800ac9a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 800ac86:	697b      	ldr	r3, [r7, #20]
 800ac88:	f003 0308 	and.w	r3, r3, #8
 800ac8c:	2b00      	cmp	r3, #0
 800ac8e:	d002      	beq.n	800ac96 <SDMMC_GetCmdResp1+0x1c2>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 800ac90:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 800ac94:	e001      	b.n	800ac9a <SDMMC_GetCmdResp1+0x1c6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800ac96:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 800ac9a:	4618      	mov	r0, r3
 800ac9c:	3720      	adds	r7, #32
 800ac9e:	46bd      	mov	sp, r7
 800aca0:	bd80      	pop	{r7, pc}
 800aca2:	bf00      	nop
 800aca4:	20000010 	.word	0x20000010
 800aca8:	10624dd3 	.word	0x10624dd3
 800acac:	fdffe008 	.word	0xfdffe008

0800acb0 <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp2(SDIO_TypeDef *SDIOx)
{
 800acb0:	b480      	push	{r7}
 800acb2:	b085      	sub	sp, #20
 800acb4:	af00      	add	r7, sp, #0
 800acb6:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800acb8:	4b1f      	ldr	r3, [pc, #124]	; (800ad38 <SDMMC_GetCmdResp2+0x88>)
 800acba:	681b      	ldr	r3, [r3, #0]
 800acbc:	4a1f      	ldr	r2, [pc, #124]	; (800ad3c <SDMMC_GetCmdResp2+0x8c>)
 800acbe:	fba2 2303 	umull	r2, r3, r2, r3
 800acc2:	0a5b      	lsrs	r3, r3, #9
 800acc4:	f241 3288 	movw	r2, #5000	; 0x1388
 800acc8:	fb02 f303 	mul.w	r3, r2, r3
 800accc:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 800acce:	68fb      	ldr	r3, [r7, #12]
 800acd0:	1e5a      	subs	r2, r3, #1
 800acd2:	60fa      	str	r2, [r7, #12]
 800acd4:	2b00      	cmp	r3, #0
 800acd6:	d102      	bne.n	800acde <SDMMC_GetCmdResp2+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800acd8:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800acdc:	e026      	b.n	800ad2c <SDMMC_GetCmdResp2+0x7c>
    }
    sta_reg = SDIOx->STA;
 800acde:	687b      	ldr	r3, [r7, #4]
 800ace0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ace2:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800ace4:	68bb      	ldr	r3, [r7, #8]
 800ace6:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800acea:	2b00      	cmp	r3, #0
 800acec:	d0ef      	beq.n	800acce <SDMMC_GetCmdResp2+0x1e>
 800acee:	68bb      	ldr	r3, [r7, #8]
 800acf0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800acf4:	2b00      	cmp	r3, #0
 800acf6:	d1ea      	bne.n	800acce <SDMMC_GetCmdResp2+0x1e>
    
  if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800acf8:	687b      	ldr	r3, [r7, #4]
 800acfa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800acfc:	f003 0304 	and.w	r3, r3, #4
 800ad00:	2b00      	cmp	r3, #0
 800ad02:	d004      	beq.n	800ad0e <SDMMC_GetCmdResp2+0x5e>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800ad04:	687b      	ldr	r3, [r7, #4]
 800ad06:	2204      	movs	r2, #4
 800ad08:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800ad0a:	2304      	movs	r3, #4
 800ad0c:	e00e      	b.n	800ad2c <SDMMC_GetCmdResp2+0x7c>
  }
  else if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800ad0e:	687b      	ldr	r3, [r7, #4]
 800ad10:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ad12:	f003 0301 	and.w	r3, r3, #1
 800ad16:	2b00      	cmp	r3, #0
 800ad18:	d004      	beq.n	800ad24 <SDMMC_GetCmdResp2+0x74>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800ad1a:	687b      	ldr	r3, [r7, #4]
 800ad1c:	2201      	movs	r2, #1
 800ad1e:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800ad20:	2301      	movs	r3, #1
 800ad22:	e003      	b.n	800ad2c <SDMMC_GetCmdResp2+0x7c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800ad24:	687b      	ldr	r3, [r7, #4]
 800ad26:	22c5      	movs	r2, #197	; 0xc5
 800ad28:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return SDMMC_ERROR_NONE;
 800ad2a:	2300      	movs	r3, #0
}
 800ad2c:	4618      	mov	r0, r3
 800ad2e:	3714      	adds	r7, #20
 800ad30:	46bd      	mov	sp, r7
 800ad32:	bc80      	pop	{r7}
 800ad34:	4770      	bx	lr
 800ad36:	bf00      	nop
 800ad38:	20000010 	.word	0x20000010
 800ad3c:	10624dd3 	.word	0x10624dd3

0800ad40 <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp3(SDIO_TypeDef *SDIOx)
{
 800ad40:	b480      	push	{r7}
 800ad42:	b085      	sub	sp, #20
 800ad44:	af00      	add	r7, sp, #0
 800ad46:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800ad48:	4b19      	ldr	r3, [pc, #100]	; (800adb0 <SDMMC_GetCmdResp3+0x70>)
 800ad4a:	681b      	ldr	r3, [r3, #0]
 800ad4c:	4a19      	ldr	r2, [pc, #100]	; (800adb4 <SDMMC_GetCmdResp3+0x74>)
 800ad4e:	fba2 2303 	umull	r2, r3, r2, r3
 800ad52:	0a5b      	lsrs	r3, r3, #9
 800ad54:	f241 3288 	movw	r2, #5000	; 0x1388
 800ad58:	fb02 f303 	mul.w	r3, r2, r3
 800ad5c:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 800ad5e:	68fb      	ldr	r3, [r7, #12]
 800ad60:	1e5a      	subs	r2, r3, #1
 800ad62:	60fa      	str	r2, [r7, #12]
 800ad64:	2b00      	cmp	r3, #0
 800ad66:	d102      	bne.n	800ad6e <SDMMC_GetCmdResp3+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800ad68:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800ad6c:	e01b      	b.n	800ada6 <SDMMC_GetCmdResp3+0x66>
    }
    sta_reg = SDIOx->STA;
 800ad6e:	687b      	ldr	r3, [r7, #4]
 800ad70:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ad72:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800ad74:	68bb      	ldr	r3, [r7, #8]
 800ad76:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800ad7a:	2b00      	cmp	r3, #0
 800ad7c:	d0ef      	beq.n	800ad5e <SDMMC_GetCmdResp3+0x1e>
 800ad7e:	68bb      	ldr	r3, [r7, #8]
 800ad80:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800ad84:	2b00      	cmp	r3, #0
 800ad86:	d1ea      	bne.n	800ad5e <SDMMC_GetCmdResp3+0x1e>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800ad88:	687b      	ldr	r3, [r7, #4]
 800ad8a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ad8c:	f003 0304 	and.w	r3, r3, #4
 800ad90:	2b00      	cmp	r3, #0
 800ad92:	d004      	beq.n	800ad9e <SDMMC_GetCmdResp3+0x5e>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800ad94:	687b      	ldr	r3, [r7, #4]
 800ad96:	2204      	movs	r2, #4
 800ad98:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800ad9a:	2304      	movs	r3, #4
 800ad9c:	e003      	b.n	800ada6 <SDMMC_GetCmdResp3+0x66>
  }
  else
  {  
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800ad9e:	687b      	ldr	r3, [r7, #4]
 800ada0:	22c5      	movs	r2, #197	; 0xc5
 800ada2:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 800ada4:	2300      	movs	r3, #0
}
 800ada6:	4618      	mov	r0, r3
 800ada8:	3714      	adds	r7, #20
 800adaa:	46bd      	mov	sp, r7
 800adac:	bc80      	pop	{r7}
 800adae:	4770      	bx	lr
 800adb0:	20000010 	.word	0x20000010
 800adb4:	10624dd3 	.word	0x10624dd3

0800adb8 <SDMMC_GetCmdResp6>:
  * @param  pRCA: Pointer to the variable that will contain the SD card relative 
  *         address RCA   
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp6(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint16_t *pRCA)
{
 800adb8:	b580      	push	{r7, lr}
 800adba:	b088      	sub	sp, #32
 800adbc:	af00      	add	r7, sp, #0
 800adbe:	60f8      	str	r0, [r7, #12]
 800adc0:	460b      	mov	r3, r1
 800adc2:	607a      	str	r2, [r7, #4]
 800adc4:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800adc6:	4b35      	ldr	r3, [pc, #212]	; (800ae9c <SDMMC_GetCmdResp6+0xe4>)
 800adc8:	681b      	ldr	r3, [r3, #0]
 800adca:	4a35      	ldr	r2, [pc, #212]	; (800aea0 <SDMMC_GetCmdResp6+0xe8>)
 800adcc:	fba2 2303 	umull	r2, r3, r2, r3
 800add0:	0a5b      	lsrs	r3, r3, #9
 800add2:	f241 3288 	movw	r2, #5000	; 0x1388
 800add6:	fb02 f303 	mul.w	r3, r2, r3
 800adda:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 800addc:	69fb      	ldr	r3, [r7, #28]
 800adde:	1e5a      	subs	r2, r3, #1
 800ade0:	61fa      	str	r2, [r7, #28]
 800ade2:	2b00      	cmp	r3, #0
 800ade4:	d102      	bne.n	800adec <SDMMC_GetCmdResp6+0x34>
    {
      return SDMMC_ERROR_TIMEOUT;
 800ade6:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800adea:	e052      	b.n	800ae92 <SDMMC_GetCmdResp6+0xda>
    }
    sta_reg = SDIOx->STA;
 800adec:	68fb      	ldr	r3, [r7, #12]
 800adee:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800adf0:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800adf2:	69bb      	ldr	r3, [r7, #24]
 800adf4:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800adf8:	2b00      	cmp	r3, #0
 800adfa:	d0ef      	beq.n	800addc <SDMMC_GetCmdResp6+0x24>
 800adfc:	69bb      	ldr	r3, [r7, #24]
 800adfe:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800ae02:	2b00      	cmp	r3, #0
 800ae04:	d1ea      	bne.n	800addc <SDMMC_GetCmdResp6+0x24>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800ae06:	68fb      	ldr	r3, [r7, #12]
 800ae08:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ae0a:	f003 0304 	and.w	r3, r3, #4
 800ae0e:	2b00      	cmp	r3, #0
 800ae10:	d004      	beq.n	800ae1c <SDMMC_GetCmdResp6+0x64>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800ae12:	68fb      	ldr	r3, [r7, #12]
 800ae14:	2204      	movs	r2, #4
 800ae16:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800ae18:	2304      	movs	r3, #4
 800ae1a:	e03a      	b.n	800ae92 <SDMMC_GetCmdResp6+0xda>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800ae1c:	68fb      	ldr	r3, [r7, #12]
 800ae1e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ae20:	f003 0301 	and.w	r3, r3, #1
 800ae24:	2b00      	cmp	r3, #0
 800ae26:	d004      	beq.n	800ae32 <SDMMC_GetCmdResp6+0x7a>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800ae28:	68fb      	ldr	r3, [r7, #12]
 800ae2a:	2201      	movs	r2, #1
 800ae2c:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800ae2e:	2301      	movs	r3, #1
 800ae30:	e02f      	b.n	800ae92 <SDMMC_GetCmdResp6+0xda>
  {
    /* Nothing to do */
  }
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 800ae32:	68f8      	ldr	r0, [r7, #12]
 800ae34:	f7ff fbd1 	bl	800a5da <SDIO_GetCommandResponse>
 800ae38:	4603      	mov	r3, r0
 800ae3a:	461a      	mov	r2, r3
 800ae3c:	7afb      	ldrb	r3, [r7, #11]
 800ae3e:	4293      	cmp	r3, r2
 800ae40:	d001      	beq.n	800ae46 <SDMMC_GetCmdResp6+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800ae42:	2301      	movs	r3, #1
 800ae44:	e025      	b.n	800ae92 <SDMMC_GetCmdResp6+0xda>
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800ae46:	68fb      	ldr	r3, [r7, #12]
 800ae48:	22c5      	movs	r2, #197	; 0xc5
 800ae4a:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* We have received response, retrieve it.  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 800ae4c:	2100      	movs	r1, #0
 800ae4e:	68f8      	ldr	r0, [r7, #12]
 800ae50:	f7ff fbcf 	bl	800a5f2 <SDIO_GetResponse>
 800ae54:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 800ae56:	697b      	ldr	r3, [r7, #20]
 800ae58:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 800ae5c:	2b00      	cmp	r3, #0
 800ae5e:	d106      	bne.n	800ae6e <SDMMC_GetCmdResp6+0xb6>
  {
    *pRCA = (uint16_t) (response_r1 >> 16);
 800ae60:	697b      	ldr	r3, [r7, #20]
 800ae62:	0c1b      	lsrs	r3, r3, #16
 800ae64:	b29a      	uxth	r2, r3
 800ae66:	687b      	ldr	r3, [r7, #4]
 800ae68:	801a      	strh	r2, [r3, #0]
    
    return SDMMC_ERROR_NONE;
 800ae6a:	2300      	movs	r3, #0
 800ae6c:	e011      	b.n	800ae92 <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 800ae6e:	697b      	ldr	r3, [r7, #20]
 800ae70:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800ae74:	2b00      	cmp	r3, #0
 800ae76:	d002      	beq.n	800ae7e <SDMMC_GetCmdResp6+0xc6>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 800ae78:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800ae7c:	e009      	b.n	800ae92 <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 800ae7e:	697b      	ldr	r3, [r7, #20]
 800ae80:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800ae84:	2b00      	cmp	r3, #0
 800ae86:	d002      	beq.n	800ae8e <SDMMC_GetCmdResp6+0xd6>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 800ae88:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800ae8c:	e001      	b.n	800ae92 <SDMMC_GetCmdResp6+0xda>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800ae8e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 800ae92:	4618      	mov	r0, r3
 800ae94:	3720      	adds	r7, #32
 800ae96:	46bd      	mov	sp, r7
 800ae98:	bd80      	pop	{r7, pc}
 800ae9a:	bf00      	nop
 800ae9c:	20000010 	.word	0x20000010
 800aea0:	10624dd3 	.word	0x10624dd3

0800aea4 <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp7(SDIO_TypeDef *SDIOx)
{
 800aea4:	b480      	push	{r7}
 800aea6:	b085      	sub	sp, #20
 800aea8:	af00      	add	r7, sp, #0
 800aeaa:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800aeac:	4b22      	ldr	r3, [pc, #136]	; (800af38 <SDMMC_GetCmdResp7+0x94>)
 800aeae:	681b      	ldr	r3, [r3, #0]
 800aeb0:	4a22      	ldr	r2, [pc, #136]	; (800af3c <SDMMC_GetCmdResp7+0x98>)
 800aeb2:	fba2 2303 	umull	r2, r3, r2, r3
 800aeb6:	0a5b      	lsrs	r3, r3, #9
 800aeb8:	f241 3288 	movw	r2, #5000	; 0x1388
 800aebc:	fb02 f303 	mul.w	r3, r2, r3
 800aec0:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 800aec2:	68fb      	ldr	r3, [r7, #12]
 800aec4:	1e5a      	subs	r2, r3, #1
 800aec6:	60fa      	str	r2, [r7, #12]
 800aec8:	2b00      	cmp	r3, #0
 800aeca:	d102      	bne.n	800aed2 <SDMMC_GetCmdResp7+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800aecc:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800aed0:	e02c      	b.n	800af2c <SDMMC_GetCmdResp7+0x88>
    }
    sta_reg = SDIOx->STA;
 800aed2:	687b      	ldr	r3, [r7, #4]
 800aed4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800aed6:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800aed8:	68bb      	ldr	r3, [r7, #8]
 800aeda:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800aede:	2b00      	cmp	r3, #0
 800aee0:	d0ef      	beq.n	800aec2 <SDMMC_GetCmdResp7+0x1e>
 800aee2:	68bb      	ldr	r3, [r7, #8]
 800aee4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800aee8:	2b00      	cmp	r3, #0
 800aeea:	d1ea      	bne.n	800aec2 <SDMMC_GetCmdResp7+0x1e>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800aeec:	687b      	ldr	r3, [r7, #4]
 800aeee:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800aef0:	f003 0304 	and.w	r3, r3, #4
 800aef4:	2b00      	cmp	r3, #0
 800aef6:	d004      	beq.n	800af02 <SDMMC_GetCmdResp7+0x5e>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800aef8:	687b      	ldr	r3, [r7, #4]
 800aefa:	2204      	movs	r2, #4
 800aefc:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800aefe:	2304      	movs	r3, #4
 800af00:	e014      	b.n	800af2c <SDMMC_GetCmdResp7+0x88>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800af02:	687b      	ldr	r3, [r7, #4]
 800af04:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800af06:	f003 0301 	and.w	r3, r3, #1
 800af0a:	2b00      	cmp	r3, #0
 800af0c:	d004      	beq.n	800af18 <SDMMC_GetCmdResp7+0x74>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800af0e:	687b      	ldr	r3, [r7, #4]
 800af10:	2201      	movs	r2, #1
 800af12:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800af14:	2301      	movs	r3, #1
 800af16:	e009      	b.n	800af2c <SDMMC_GetCmdResp7+0x88>
  else
  {
    /* Nothing to do */
  }
  
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDREND))
 800af18:	687b      	ldr	r3, [r7, #4]
 800af1a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800af1c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800af20:	2b00      	cmp	r3, #0
 800af22:	d002      	beq.n	800af2a <SDMMC_GetCmdResp7+0x86>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CMDREND);
 800af24:	687b      	ldr	r3, [r7, #4]
 800af26:	2240      	movs	r2, #64	; 0x40
 800af28:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 800af2a:	2300      	movs	r3, #0
  
}
 800af2c:	4618      	mov	r0, r3
 800af2e:	3714      	adds	r7, #20
 800af30:	46bd      	mov	sp, r7
 800af32:	bc80      	pop	{r7}
 800af34:	4770      	bx	lr
 800af36:	bf00      	nop
 800af38:	20000010 	.word	0x20000010
 800af3c:	10624dd3 	.word	0x10624dd3

0800af40 <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDIO_TypeDef *SDIOx)
{
 800af40:	b480      	push	{r7}
 800af42:	b085      	sub	sp, #20
 800af44:	af00      	add	r7, sp, #0
 800af46:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800af48:	4b10      	ldr	r3, [pc, #64]	; (800af8c <SDMMC_GetCmdError+0x4c>)
 800af4a:	681b      	ldr	r3, [r3, #0]
 800af4c:	4a10      	ldr	r2, [pc, #64]	; (800af90 <SDMMC_GetCmdError+0x50>)
 800af4e:	fba2 2303 	umull	r2, r3, r2, r3
 800af52:	0a5b      	lsrs	r3, r3, #9
 800af54:	f241 3288 	movw	r2, #5000	; 0x1388
 800af58:	fb02 f303 	mul.w	r3, r2, r3
 800af5c:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 800af5e:	68fb      	ldr	r3, [r7, #12]
 800af60:	1e5a      	subs	r2, r3, #1
 800af62:	60fa      	str	r2, [r7, #12]
 800af64:	2b00      	cmp	r3, #0
 800af66:	d102      	bne.n	800af6e <SDMMC_GetCmdError+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800af68:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800af6c:	e009      	b.n	800af82 <SDMMC_GetCmdError+0x42>
    }
    
  }while(!__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDSENT));
 800af6e:	687b      	ldr	r3, [r7, #4]
 800af70:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800af72:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800af76:	2b00      	cmp	r3, #0
 800af78:	d0f1      	beq.n	800af5e <SDMMC_GetCmdError+0x1e>
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800af7a:	687b      	ldr	r3, [r7, #4]
 800af7c:	22c5      	movs	r2, #197	; 0xc5
 800af7e:	639a      	str	r2, [r3, #56]	; 0x38
  
  return SDMMC_ERROR_NONE;
 800af80:	2300      	movs	r3, #0
}
 800af82:	4618      	mov	r0, r3
 800af84:	3714      	adds	r7, #20
 800af86:	46bd      	mov	sp, r7
 800af88:	bc80      	pop	{r7}
 800af8a:	4770      	bx	lr
 800af8c:	20000010 	.word	0x20000010
 800af90:	10624dd3 	.word	0x10624dd3

0800af94 <USB_CoreInit>:
  * @param  cfg pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 800af94:	b084      	sub	sp, #16
 800af96:	b480      	push	{r7}
 800af98:	b083      	sub	sp, #12
 800af9a:	af00      	add	r7, sp, #0
 800af9c:	6078      	str	r0, [r7, #4]
 800af9e:	f107 0014 	add.w	r0, r7, #20
 800afa2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 800afa6:	2300      	movs	r3, #0
}
 800afa8:	4618      	mov	r0, r3
 800afaa:	370c      	adds	r7, #12
 800afac:	46bd      	mov	sp, r7
 800afae:	bc80      	pop	{r7}
 800afb0:	b004      	add	sp, #16
 800afb2:	4770      	bx	lr

0800afb4 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 800afb4:	b480      	push	{r7}
 800afb6:	b085      	sub	sp, #20
 800afb8:	af00      	add	r7, sp, #0
 800afba:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 800afbc:	687b      	ldr	r3, [r7, #4]
 800afbe:	2200      	movs	r2, #0
 800afc0:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 800afc4:	f44f 433f 	mov.w	r3, #48896	; 0xbf00
 800afc8:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Set interrupt mask */
  USBx->CNTR = (uint16_t)winterruptmask;
 800afca:	68fb      	ldr	r3, [r7, #12]
 800afcc:	b29a      	uxth	r2, r3
 800afce:	687b      	ldr	r3, [r7, #4]
 800afd0:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 800afd4:	2300      	movs	r3, #0
}
 800afd6:	4618      	mov	r0, r3
 800afd8:	3714      	adds	r7, #20
 800afda:	46bd      	mov	sp, r7
 800afdc:	bc80      	pop	{r7}
 800afde:	4770      	bx	lr

0800afe0 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 800afe0:	b480      	push	{r7}
 800afe2:	b085      	sub	sp, #20
 800afe4:	af00      	add	r7, sp, #0
 800afe6:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 800afe8:	f44f 433f 	mov.w	r3, #48896	; 0xbf00
 800afec:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 800afee:	687b      	ldr	r3, [r7, #4]
 800aff0:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 800aff4:	b29a      	uxth	r2, r3
 800aff6:	68fb      	ldr	r3, [r7, #12]
 800aff8:	b29b      	uxth	r3, r3
 800affa:	43db      	mvns	r3, r3
 800affc:	b29b      	uxth	r3, r3
 800affe:	4013      	ands	r3, r2
 800b000:	b29a      	uxth	r2, r3
 800b002:	687b      	ldr	r3, [r7, #4]
 800b004:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 800b008:	2300      	movs	r3, #0
}
 800b00a:	4618      	mov	r0, r3
 800b00c:	3714      	adds	r7, #20
 800b00e:	46bd      	mov	sp, r7
 800b010:	bc80      	pop	{r7}
 800b012:	4770      	bx	lr

0800b014 <USB_SetCurrentMode>:
  *          This parameter can be one of the these values:
  *            @arg USB_DEVICE_MODE Peripheral mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_TypeDef *USBx, USB_ModeTypeDef mode)
{
 800b014:	b480      	push	{r7}
 800b016:	b083      	sub	sp, #12
 800b018:	af00      	add	r7, sp, #0
 800b01a:	6078      	str	r0, [r7, #4]
 800b01c:	460b      	mov	r3, r1
 800b01e:	70fb      	strb	r3, [r7, #3]

  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 800b020:	2300      	movs	r3, #0
}
 800b022:	4618      	mov	r0, r3
 800b024:	370c      	adds	r7, #12
 800b026:	46bd      	mov	sp, r7
 800b028:	bc80      	pop	{r7}
 800b02a:	4770      	bx	lr

0800b02c <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 800b02c:	b084      	sub	sp, #16
 800b02e:	b480      	push	{r7}
 800b030:	b083      	sub	sp, #12
 800b032:	af00      	add	r7, sp, #0
 800b034:	6078      	str	r0, [r7, #4]
 800b036:	f107 0014 	add.w	r0, r7, #20
 800b03a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 800b03e:	687b      	ldr	r3, [r7, #4]
 800b040:	2201      	movs	r2, #1
 800b042:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 800b046:	687b      	ldr	r3, [r7, #4]
 800b048:	2200      	movs	r2, #0
 800b04a:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 800b04e:	687b      	ldr	r3, [r7, #4]
 800b050:	2200      	movs	r2, #0
 800b052:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 800b056:	687b      	ldr	r3, [r7, #4]
 800b058:	2200      	movs	r2, #0
 800b05a:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50

  return HAL_OK;
 800b05e:	2300      	movs	r3, #0
}
 800b060:	4618      	mov	r0, r3
 800b062:	370c      	adds	r7, #12
 800b064:	46bd      	mov	sp, r7
 800b066:	bc80      	pop	{r7}
 800b068:	b004      	add	sp, #16
 800b06a:	4770      	bx	lr

0800b06c <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800b06c:	b480      	push	{r7}
 800b06e:	b09d      	sub	sp, #116	; 0x74
 800b070:	af00      	add	r7, sp, #0
 800b072:	6078      	str	r0, [r7, #4]
 800b074:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 800b076:	2300      	movs	r3, #0
 800b078:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 800b07c:	687a      	ldr	r2, [r7, #4]
 800b07e:	683b      	ldr	r3, [r7, #0]
 800b080:	781b      	ldrb	r3, [r3, #0]
 800b082:	009b      	lsls	r3, r3, #2
 800b084:	4413      	add	r3, r2
 800b086:	881b      	ldrh	r3, [r3, #0]
 800b088:	b29b      	uxth	r3, r3
 800b08a:	f423 43ec 	bic.w	r3, r3, #30208	; 0x7600
 800b08e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b092:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c

  /* initialize Endpoint */
  switch (ep->type)
 800b096:	683b      	ldr	r3, [r7, #0]
 800b098:	78db      	ldrb	r3, [r3, #3]
 800b09a:	2b03      	cmp	r3, #3
 800b09c:	d81f      	bhi.n	800b0de <USB_ActivateEndpoint+0x72>
 800b09e:	a201      	add	r2, pc, #4	; (adr r2, 800b0a4 <USB_ActivateEndpoint+0x38>)
 800b0a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b0a4:	0800b0b5 	.word	0x0800b0b5
 800b0a8:	0800b0d1 	.word	0x0800b0d1
 800b0ac:	0800b0e7 	.word	0x0800b0e7
 800b0b0:	0800b0c3 	.word	0x0800b0c3
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 800b0b4:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 800b0b8:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800b0bc:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
      break;
 800b0c0:	e012      	b.n	800b0e8 <USB_ActivateEndpoint+0x7c>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 800b0c2:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 800b0c6:	f443 63c0 	orr.w	r3, r3, #1536	; 0x600
 800b0ca:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
      break;
 800b0ce:	e00b      	b.n	800b0e8 <USB_ActivateEndpoint+0x7c>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 800b0d0:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 800b0d4:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800b0d8:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
      break;
 800b0dc:	e004      	b.n	800b0e8 <USB_ActivateEndpoint+0x7c>

    default:
      ret = HAL_ERROR;
 800b0de:	2301      	movs	r3, #1
 800b0e0:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
      break;
 800b0e4:	e000      	b.n	800b0e8 <USB_ActivateEndpoint+0x7c>
      break;
 800b0e6:	bf00      	nop
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 800b0e8:	687a      	ldr	r2, [r7, #4]
 800b0ea:	683b      	ldr	r3, [r7, #0]
 800b0ec:	781b      	ldrb	r3, [r3, #0]
 800b0ee:	009b      	lsls	r3, r3, #2
 800b0f0:	441a      	add	r2, r3
 800b0f2:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 800b0f6:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800b0fa:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800b0fe:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800b102:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b106:	b29b      	uxth	r3, r3
 800b108:	8013      	strh	r3, [r2, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 800b10a:	687a      	ldr	r2, [r7, #4]
 800b10c:	683b      	ldr	r3, [r7, #0]
 800b10e:	781b      	ldrb	r3, [r3, #0]
 800b110:	009b      	lsls	r3, r3, #2
 800b112:	4413      	add	r3, r2
 800b114:	881b      	ldrh	r3, [r3, #0]
 800b116:	b29b      	uxth	r3, r3
 800b118:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800b11c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b120:	b29a      	uxth	r2, r3
 800b122:	683b      	ldr	r3, [r7, #0]
 800b124:	781b      	ldrb	r3, [r3, #0]
 800b126:	b29b      	uxth	r3, r3
 800b128:	4313      	orrs	r3, r2
 800b12a:	f8a7 3066 	strh.w	r3, [r7, #102]	; 0x66
 800b12e:	687a      	ldr	r2, [r7, #4]
 800b130:	683b      	ldr	r3, [r7, #0]
 800b132:	781b      	ldrb	r3, [r3, #0]
 800b134:	009b      	lsls	r3, r3, #2
 800b136:	441a      	add	r2, r3
 800b138:	f8b7 3066 	ldrh.w	r3, [r7, #102]	; 0x66
 800b13c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800b140:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800b144:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800b148:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b14c:	b29b      	uxth	r3, r3
 800b14e:	8013      	strh	r3, [r2, #0]

  if (ep->doublebuffer == 0U)
 800b150:	683b      	ldr	r3, [r7, #0]
 800b152:	7b1b      	ldrb	r3, [r3, #12]
 800b154:	2b00      	cmp	r3, #0
 800b156:	f040 8178 	bne.w	800b44a <USB_ActivateEndpoint+0x3de>
  {
    if (ep->is_in != 0U)
 800b15a:	683b      	ldr	r3, [r7, #0]
 800b15c:	785b      	ldrb	r3, [r3, #1]
 800b15e:	2b00      	cmp	r3, #0
 800b160:	f000 8084 	beq.w	800b26c <USB_ActivateEndpoint+0x200>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 800b164:	687b      	ldr	r3, [r7, #4]
 800b166:	61bb      	str	r3, [r7, #24]
 800b168:	687b      	ldr	r3, [r7, #4]
 800b16a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800b16e:	b29b      	uxth	r3, r3
 800b170:	461a      	mov	r2, r3
 800b172:	69bb      	ldr	r3, [r7, #24]
 800b174:	4413      	add	r3, r2
 800b176:	61bb      	str	r3, [r7, #24]
 800b178:	683b      	ldr	r3, [r7, #0]
 800b17a:	781b      	ldrb	r3, [r3, #0]
 800b17c:	011a      	lsls	r2, r3, #4
 800b17e:	69bb      	ldr	r3, [r7, #24]
 800b180:	4413      	add	r3, r2
 800b182:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800b186:	617b      	str	r3, [r7, #20]
 800b188:	683b      	ldr	r3, [r7, #0]
 800b18a:	88db      	ldrh	r3, [r3, #6]
 800b18c:	085b      	lsrs	r3, r3, #1
 800b18e:	b29b      	uxth	r3, r3
 800b190:	005b      	lsls	r3, r3, #1
 800b192:	b29a      	uxth	r2, r3
 800b194:	697b      	ldr	r3, [r7, #20]
 800b196:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800b198:	687a      	ldr	r2, [r7, #4]
 800b19a:	683b      	ldr	r3, [r7, #0]
 800b19c:	781b      	ldrb	r3, [r3, #0]
 800b19e:	009b      	lsls	r3, r3, #2
 800b1a0:	4413      	add	r3, r2
 800b1a2:	881b      	ldrh	r3, [r3, #0]
 800b1a4:	827b      	strh	r3, [r7, #18]
 800b1a6:	8a7b      	ldrh	r3, [r7, #18]
 800b1a8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b1ac:	2b00      	cmp	r3, #0
 800b1ae:	d01b      	beq.n	800b1e8 <USB_ActivateEndpoint+0x17c>
 800b1b0:	687a      	ldr	r2, [r7, #4]
 800b1b2:	683b      	ldr	r3, [r7, #0]
 800b1b4:	781b      	ldrb	r3, [r3, #0]
 800b1b6:	009b      	lsls	r3, r3, #2
 800b1b8:	4413      	add	r3, r2
 800b1ba:	881b      	ldrh	r3, [r3, #0]
 800b1bc:	b29b      	uxth	r3, r3
 800b1be:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800b1c2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b1c6:	823b      	strh	r3, [r7, #16]
 800b1c8:	687a      	ldr	r2, [r7, #4]
 800b1ca:	683b      	ldr	r3, [r7, #0]
 800b1cc:	781b      	ldrb	r3, [r3, #0]
 800b1ce:	009b      	lsls	r3, r3, #2
 800b1d0:	441a      	add	r2, r3
 800b1d2:	8a3b      	ldrh	r3, [r7, #16]
 800b1d4:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800b1d8:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800b1dc:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800b1e0:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800b1e4:	b29b      	uxth	r3, r3
 800b1e6:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800b1e8:	683b      	ldr	r3, [r7, #0]
 800b1ea:	78db      	ldrb	r3, [r3, #3]
 800b1ec:	2b01      	cmp	r3, #1
 800b1ee:	d020      	beq.n	800b232 <USB_ActivateEndpoint+0x1c6>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800b1f0:	687a      	ldr	r2, [r7, #4]
 800b1f2:	683b      	ldr	r3, [r7, #0]
 800b1f4:	781b      	ldrb	r3, [r3, #0]
 800b1f6:	009b      	lsls	r3, r3, #2
 800b1f8:	4413      	add	r3, r2
 800b1fa:	881b      	ldrh	r3, [r3, #0]
 800b1fc:	b29b      	uxth	r3, r3
 800b1fe:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800b202:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800b206:	81bb      	strh	r3, [r7, #12]
 800b208:	89bb      	ldrh	r3, [r7, #12]
 800b20a:	f083 0320 	eor.w	r3, r3, #32
 800b20e:	81bb      	strh	r3, [r7, #12]
 800b210:	687a      	ldr	r2, [r7, #4]
 800b212:	683b      	ldr	r3, [r7, #0]
 800b214:	781b      	ldrb	r3, [r3, #0]
 800b216:	009b      	lsls	r3, r3, #2
 800b218:	441a      	add	r2, r3
 800b21a:	89bb      	ldrh	r3, [r7, #12]
 800b21c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800b220:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800b224:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800b228:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b22c:	b29b      	uxth	r3, r3
 800b22e:	8013      	strh	r3, [r2, #0]
 800b230:	e2d5      	b.n	800b7de <USB_ActivateEndpoint+0x772>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800b232:	687a      	ldr	r2, [r7, #4]
 800b234:	683b      	ldr	r3, [r7, #0]
 800b236:	781b      	ldrb	r3, [r3, #0]
 800b238:	009b      	lsls	r3, r3, #2
 800b23a:	4413      	add	r3, r2
 800b23c:	881b      	ldrh	r3, [r3, #0]
 800b23e:	b29b      	uxth	r3, r3
 800b240:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800b244:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800b248:	81fb      	strh	r3, [r7, #14]
 800b24a:	687a      	ldr	r2, [r7, #4]
 800b24c:	683b      	ldr	r3, [r7, #0]
 800b24e:	781b      	ldrb	r3, [r3, #0]
 800b250:	009b      	lsls	r3, r3, #2
 800b252:	441a      	add	r2, r3
 800b254:	89fb      	ldrh	r3, [r7, #14]
 800b256:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800b25a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800b25e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800b262:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b266:	b29b      	uxth	r3, r3
 800b268:	8013      	strh	r3, [r2, #0]
 800b26a:	e2b8      	b.n	800b7de <USB_ActivateEndpoint+0x772>
      }
    }
    else
    {
      /* Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 800b26c:	687b      	ldr	r3, [r7, #4]
 800b26e:	633b      	str	r3, [r7, #48]	; 0x30
 800b270:	687b      	ldr	r3, [r7, #4]
 800b272:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800b276:	b29b      	uxth	r3, r3
 800b278:	461a      	mov	r2, r3
 800b27a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b27c:	4413      	add	r3, r2
 800b27e:	633b      	str	r3, [r7, #48]	; 0x30
 800b280:	683b      	ldr	r3, [r7, #0]
 800b282:	781b      	ldrb	r3, [r3, #0]
 800b284:	011a      	lsls	r2, r3, #4
 800b286:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b288:	4413      	add	r3, r2
 800b28a:	f503 6381 	add.w	r3, r3, #1032	; 0x408
 800b28e:	62fb      	str	r3, [r7, #44]	; 0x2c
 800b290:	683b      	ldr	r3, [r7, #0]
 800b292:	88db      	ldrh	r3, [r3, #6]
 800b294:	085b      	lsrs	r3, r3, #1
 800b296:	b29b      	uxth	r3, r3
 800b298:	005b      	lsls	r3, r3, #1
 800b29a:	b29a      	uxth	r2, r3
 800b29c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b29e:	801a      	strh	r2, [r3, #0]

      /* Set the endpoint Receive buffer counter */
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 800b2a0:	687b      	ldr	r3, [r7, #4]
 800b2a2:	62bb      	str	r3, [r7, #40]	; 0x28
 800b2a4:	687b      	ldr	r3, [r7, #4]
 800b2a6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800b2aa:	b29b      	uxth	r3, r3
 800b2ac:	461a      	mov	r2, r3
 800b2ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b2b0:	4413      	add	r3, r2
 800b2b2:	62bb      	str	r3, [r7, #40]	; 0x28
 800b2b4:	683b      	ldr	r3, [r7, #0]
 800b2b6:	781b      	ldrb	r3, [r3, #0]
 800b2b8:	011a      	lsls	r2, r3, #4
 800b2ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b2bc:	4413      	add	r3, r2
 800b2be:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800b2c2:	627b      	str	r3, [r7, #36]	; 0x24
 800b2c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b2c6:	881b      	ldrh	r3, [r3, #0]
 800b2c8:	b29b      	uxth	r3, r3
 800b2ca:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800b2ce:	b29a      	uxth	r2, r3
 800b2d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b2d2:	801a      	strh	r2, [r3, #0]
 800b2d4:	683b      	ldr	r3, [r7, #0]
 800b2d6:	691b      	ldr	r3, [r3, #16]
 800b2d8:	2b3e      	cmp	r3, #62	; 0x3e
 800b2da:	d91d      	bls.n	800b318 <USB_ActivateEndpoint+0x2ac>
 800b2dc:	683b      	ldr	r3, [r7, #0]
 800b2de:	691b      	ldr	r3, [r3, #16]
 800b2e0:	095b      	lsrs	r3, r3, #5
 800b2e2:	66bb      	str	r3, [r7, #104]	; 0x68
 800b2e4:	683b      	ldr	r3, [r7, #0]
 800b2e6:	691b      	ldr	r3, [r3, #16]
 800b2e8:	f003 031f 	and.w	r3, r3, #31
 800b2ec:	2b00      	cmp	r3, #0
 800b2ee:	d102      	bne.n	800b2f6 <USB_ActivateEndpoint+0x28a>
 800b2f0:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800b2f2:	3b01      	subs	r3, #1
 800b2f4:	66bb      	str	r3, [r7, #104]	; 0x68
 800b2f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b2f8:	881b      	ldrh	r3, [r3, #0]
 800b2fa:	b29a      	uxth	r2, r3
 800b2fc:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800b2fe:	b29b      	uxth	r3, r3
 800b300:	029b      	lsls	r3, r3, #10
 800b302:	b29b      	uxth	r3, r3
 800b304:	4313      	orrs	r3, r2
 800b306:	b29b      	uxth	r3, r3
 800b308:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b30c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b310:	b29a      	uxth	r2, r3
 800b312:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b314:	801a      	strh	r2, [r3, #0]
 800b316:	e026      	b.n	800b366 <USB_ActivateEndpoint+0x2fa>
 800b318:	683b      	ldr	r3, [r7, #0]
 800b31a:	691b      	ldr	r3, [r3, #16]
 800b31c:	2b00      	cmp	r3, #0
 800b31e:	d10a      	bne.n	800b336 <USB_ActivateEndpoint+0x2ca>
 800b320:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b322:	881b      	ldrh	r3, [r3, #0]
 800b324:	b29b      	uxth	r3, r3
 800b326:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b32a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b32e:	b29a      	uxth	r2, r3
 800b330:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b332:	801a      	strh	r2, [r3, #0]
 800b334:	e017      	b.n	800b366 <USB_ActivateEndpoint+0x2fa>
 800b336:	683b      	ldr	r3, [r7, #0]
 800b338:	691b      	ldr	r3, [r3, #16]
 800b33a:	085b      	lsrs	r3, r3, #1
 800b33c:	66bb      	str	r3, [r7, #104]	; 0x68
 800b33e:	683b      	ldr	r3, [r7, #0]
 800b340:	691b      	ldr	r3, [r3, #16]
 800b342:	f003 0301 	and.w	r3, r3, #1
 800b346:	2b00      	cmp	r3, #0
 800b348:	d002      	beq.n	800b350 <USB_ActivateEndpoint+0x2e4>
 800b34a:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800b34c:	3301      	adds	r3, #1
 800b34e:	66bb      	str	r3, [r7, #104]	; 0x68
 800b350:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b352:	881b      	ldrh	r3, [r3, #0]
 800b354:	b29a      	uxth	r2, r3
 800b356:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800b358:	b29b      	uxth	r3, r3
 800b35a:	029b      	lsls	r3, r3, #10
 800b35c:	b29b      	uxth	r3, r3
 800b35e:	4313      	orrs	r3, r2
 800b360:	b29a      	uxth	r2, r3
 800b362:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b364:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800b366:	687a      	ldr	r2, [r7, #4]
 800b368:	683b      	ldr	r3, [r7, #0]
 800b36a:	781b      	ldrb	r3, [r3, #0]
 800b36c:	009b      	lsls	r3, r3, #2
 800b36e:	4413      	add	r3, r2
 800b370:	881b      	ldrh	r3, [r3, #0]
 800b372:	847b      	strh	r3, [r7, #34]	; 0x22
 800b374:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800b376:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800b37a:	2b00      	cmp	r3, #0
 800b37c:	d01b      	beq.n	800b3b6 <USB_ActivateEndpoint+0x34a>
 800b37e:	687a      	ldr	r2, [r7, #4]
 800b380:	683b      	ldr	r3, [r7, #0]
 800b382:	781b      	ldrb	r3, [r3, #0]
 800b384:	009b      	lsls	r3, r3, #2
 800b386:	4413      	add	r3, r2
 800b388:	881b      	ldrh	r3, [r3, #0]
 800b38a:	b29b      	uxth	r3, r3
 800b38c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800b390:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b394:	843b      	strh	r3, [r7, #32]
 800b396:	687a      	ldr	r2, [r7, #4]
 800b398:	683b      	ldr	r3, [r7, #0]
 800b39a:	781b      	ldrb	r3, [r3, #0]
 800b39c:	009b      	lsls	r3, r3, #2
 800b39e:	441a      	add	r2, r3
 800b3a0:	8c3b      	ldrh	r3, [r7, #32]
 800b3a2:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800b3a6:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800b3aa:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800b3ae:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b3b2:	b29b      	uxth	r3, r3
 800b3b4:	8013      	strh	r3, [r2, #0]

      if (ep->num == 0U)
 800b3b6:	683b      	ldr	r3, [r7, #0]
 800b3b8:	781b      	ldrb	r3, [r3, #0]
 800b3ba:	2b00      	cmp	r3, #0
 800b3bc:	d124      	bne.n	800b408 <USB_ActivateEndpoint+0x39c>
      {
        /* Configure VALID status for EP0 */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800b3be:	687a      	ldr	r2, [r7, #4]
 800b3c0:	683b      	ldr	r3, [r7, #0]
 800b3c2:	781b      	ldrb	r3, [r3, #0]
 800b3c4:	009b      	lsls	r3, r3, #2
 800b3c6:	4413      	add	r3, r2
 800b3c8:	881b      	ldrh	r3, [r3, #0]
 800b3ca:	b29b      	uxth	r3, r3
 800b3cc:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800b3d0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b3d4:	83bb      	strh	r3, [r7, #28]
 800b3d6:	8bbb      	ldrh	r3, [r7, #28]
 800b3d8:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 800b3dc:	83bb      	strh	r3, [r7, #28]
 800b3de:	8bbb      	ldrh	r3, [r7, #28]
 800b3e0:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 800b3e4:	83bb      	strh	r3, [r7, #28]
 800b3e6:	687a      	ldr	r2, [r7, #4]
 800b3e8:	683b      	ldr	r3, [r7, #0]
 800b3ea:	781b      	ldrb	r3, [r3, #0]
 800b3ec:	009b      	lsls	r3, r3, #2
 800b3ee:	441a      	add	r2, r3
 800b3f0:	8bbb      	ldrh	r3, [r7, #28]
 800b3f2:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800b3f6:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800b3fa:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800b3fe:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b402:	b29b      	uxth	r3, r3
 800b404:	8013      	strh	r3, [r2, #0]
 800b406:	e1ea      	b.n	800b7de <USB_ActivateEndpoint+0x772>
      }
      else
      {
        /* Configure NAK status for OUT Endpoint */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_NAK);
 800b408:	687a      	ldr	r2, [r7, #4]
 800b40a:	683b      	ldr	r3, [r7, #0]
 800b40c:	781b      	ldrb	r3, [r3, #0]
 800b40e:	009b      	lsls	r3, r3, #2
 800b410:	4413      	add	r3, r2
 800b412:	881b      	ldrh	r3, [r3, #0]
 800b414:	b29b      	uxth	r3, r3
 800b416:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800b41a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b41e:	83fb      	strh	r3, [r7, #30]
 800b420:	8bfb      	ldrh	r3, [r7, #30]
 800b422:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 800b426:	83fb      	strh	r3, [r7, #30]
 800b428:	687a      	ldr	r2, [r7, #4]
 800b42a:	683b      	ldr	r3, [r7, #0]
 800b42c:	781b      	ldrb	r3, [r3, #0]
 800b42e:	009b      	lsls	r3, r3, #2
 800b430:	441a      	add	r2, r3
 800b432:	8bfb      	ldrh	r3, [r7, #30]
 800b434:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800b438:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800b43c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800b440:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b444:	b29b      	uxth	r3, r3
 800b446:	8013      	strh	r3, [r2, #0]
 800b448:	e1c9      	b.n	800b7de <USB_ActivateEndpoint+0x772>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->type == EP_TYPE_BULK)
 800b44a:	683b      	ldr	r3, [r7, #0]
 800b44c:	78db      	ldrb	r3, [r3, #3]
 800b44e:	2b02      	cmp	r3, #2
 800b450:	d11e      	bne.n	800b490 <USB_ActivateEndpoint+0x424>
    {
      /* Set bulk endpoint as double buffered */
      PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 800b452:	687a      	ldr	r2, [r7, #4]
 800b454:	683b      	ldr	r3, [r7, #0]
 800b456:	781b      	ldrb	r3, [r3, #0]
 800b458:	009b      	lsls	r3, r3, #2
 800b45a:	4413      	add	r3, r2
 800b45c:	881b      	ldrh	r3, [r3, #0]
 800b45e:	b29b      	uxth	r3, r3
 800b460:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800b464:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b468:	f8a7 3062 	strh.w	r3, [r7, #98]	; 0x62
 800b46c:	687a      	ldr	r2, [r7, #4]
 800b46e:	683b      	ldr	r3, [r7, #0]
 800b470:	781b      	ldrb	r3, [r3, #0]
 800b472:	009b      	lsls	r3, r3, #2
 800b474:	441a      	add	r2, r3
 800b476:	f8b7 3062 	ldrh.w	r3, [r7, #98]	; 0x62
 800b47a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800b47e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800b482:	f443 4301 	orr.w	r3, r3, #33024	; 0x8100
 800b486:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b48a:	b29b      	uxth	r3, r3
 800b48c:	8013      	strh	r3, [r2, #0]
 800b48e:	e01d      	b.n	800b4cc <USB_ActivateEndpoint+0x460>
    }
    else
    {
      /* Set the ISOC endpoint in double buffer mode */
      PCD_CLEAR_EP_KIND(USBx, ep->num);
 800b490:	687a      	ldr	r2, [r7, #4]
 800b492:	683b      	ldr	r3, [r7, #0]
 800b494:	781b      	ldrb	r3, [r3, #0]
 800b496:	009b      	lsls	r3, r3, #2
 800b498:	4413      	add	r3, r2
 800b49a:	881b      	ldrh	r3, [r3, #0]
 800b49c:	b29b      	uxth	r3, r3
 800b49e:	f423 43e2 	bic.w	r3, r3, #28928	; 0x7100
 800b4a2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b4a6:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64
 800b4aa:	687a      	ldr	r2, [r7, #4]
 800b4ac:	683b      	ldr	r3, [r7, #0]
 800b4ae:	781b      	ldrb	r3, [r3, #0]
 800b4b0:	009b      	lsls	r3, r3, #2
 800b4b2:	441a      	add	r2, r3
 800b4b4:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 800b4b8:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800b4bc:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800b4c0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800b4c4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b4c8:	b29b      	uxth	r3, r3
 800b4ca:	8013      	strh	r3, [r2, #0]
    }

    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 800b4cc:	687b      	ldr	r3, [r7, #4]
 800b4ce:	65fb      	str	r3, [r7, #92]	; 0x5c
 800b4d0:	687b      	ldr	r3, [r7, #4]
 800b4d2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800b4d6:	b29b      	uxth	r3, r3
 800b4d8:	461a      	mov	r2, r3
 800b4da:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800b4dc:	4413      	add	r3, r2
 800b4de:	65fb      	str	r3, [r7, #92]	; 0x5c
 800b4e0:	683b      	ldr	r3, [r7, #0]
 800b4e2:	781b      	ldrb	r3, [r3, #0]
 800b4e4:	011a      	lsls	r2, r3, #4
 800b4e6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800b4e8:	4413      	add	r3, r2
 800b4ea:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800b4ee:	65bb      	str	r3, [r7, #88]	; 0x58
 800b4f0:	683b      	ldr	r3, [r7, #0]
 800b4f2:	891b      	ldrh	r3, [r3, #8]
 800b4f4:	085b      	lsrs	r3, r3, #1
 800b4f6:	b29b      	uxth	r3, r3
 800b4f8:	005b      	lsls	r3, r3, #1
 800b4fa:	b29a      	uxth	r2, r3
 800b4fc:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800b4fe:	801a      	strh	r2, [r3, #0]
 800b500:	687b      	ldr	r3, [r7, #4]
 800b502:	657b      	str	r3, [r7, #84]	; 0x54
 800b504:	687b      	ldr	r3, [r7, #4]
 800b506:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800b50a:	b29b      	uxth	r3, r3
 800b50c:	461a      	mov	r2, r3
 800b50e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800b510:	4413      	add	r3, r2
 800b512:	657b      	str	r3, [r7, #84]	; 0x54
 800b514:	683b      	ldr	r3, [r7, #0]
 800b516:	781b      	ldrb	r3, [r3, #0]
 800b518:	011a      	lsls	r2, r3, #4
 800b51a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800b51c:	4413      	add	r3, r2
 800b51e:	f503 6381 	add.w	r3, r3, #1032	; 0x408
 800b522:	653b      	str	r3, [r7, #80]	; 0x50
 800b524:	683b      	ldr	r3, [r7, #0]
 800b526:	895b      	ldrh	r3, [r3, #10]
 800b528:	085b      	lsrs	r3, r3, #1
 800b52a:	b29b      	uxth	r3, r3
 800b52c:	005b      	lsls	r3, r3, #1
 800b52e:	b29a      	uxth	r2, r3
 800b530:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800b532:	801a      	strh	r2, [r3, #0]

    if (ep->is_in == 0U)
 800b534:	683b      	ldr	r3, [r7, #0]
 800b536:	785b      	ldrb	r3, [r3, #1]
 800b538:	2b00      	cmp	r3, #0
 800b53a:	f040 8093 	bne.w	800b664 <USB_ActivateEndpoint+0x5f8>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800b53e:	687a      	ldr	r2, [r7, #4]
 800b540:	683b      	ldr	r3, [r7, #0]
 800b542:	781b      	ldrb	r3, [r3, #0]
 800b544:	009b      	lsls	r3, r3, #2
 800b546:	4413      	add	r3, r2
 800b548:	881b      	ldrh	r3, [r3, #0]
 800b54a:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
 800b54e:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 800b552:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800b556:	2b00      	cmp	r3, #0
 800b558:	d01b      	beq.n	800b592 <USB_ActivateEndpoint+0x526>
 800b55a:	687a      	ldr	r2, [r7, #4]
 800b55c:	683b      	ldr	r3, [r7, #0]
 800b55e:	781b      	ldrb	r3, [r3, #0]
 800b560:	009b      	lsls	r3, r3, #2
 800b562:	4413      	add	r3, r2
 800b564:	881b      	ldrh	r3, [r3, #0]
 800b566:	b29b      	uxth	r3, r3
 800b568:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800b56c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b570:	87fb      	strh	r3, [r7, #62]	; 0x3e
 800b572:	687a      	ldr	r2, [r7, #4]
 800b574:	683b      	ldr	r3, [r7, #0]
 800b576:	781b      	ldrb	r3, [r3, #0]
 800b578:	009b      	lsls	r3, r3, #2
 800b57a:	441a      	add	r2, r3
 800b57c:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 800b57e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800b582:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800b586:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800b58a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b58e:	b29b      	uxth	r3, r3
 800b590:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800b592:	687a      	ldr	r2, [r7, #4]
 800b594:	683b      	ldr	r3, [r7, #0]
 800b596:	781b      	ldrb	r3, [r3, #0]
 800b598:	009b      	lsls	r3, r3, #2
 800b59a:	4413      	add	r3, r2
 800b59c:	881b      	ldrh	r3, [r3, #0]
 800b59e:	87bb      	strh	r3, [r7, #60]	; 0x3c
 800b5a0:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 800b5a2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b5a6:	2b00      	cmp	r3, #0
 800b5a8:	d01b      	beq.n	800b5e2 <USB_ActivateEndpoint+0x576>
 800b5aa:	687a      	ldr	r2, [r7, #4]
 800b5ac:	683b      	ldr	r3, [r7, #0]
 800b5ae:	781b      	ldrb	r3, [r3, #0]
 800b5b0:	009b      	lsls	r3, r3, #2
 800b5b2:	4413      	add	r3, r2
 800b5b4:	881b      	ldrh	r3, [r3, #0]
 800b5b6:	b29b      	uxth	r3, r3
 800b5b8:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800b5bc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b5c0:	877b      	strh	r3, [r7, #58]	; 0x3a
 800b5c2:	687a      	ldr	r2, [r7, #4]
 800b5c4:	683b      	ldr	r3, [r7, #0]
 800b5c6:	781b      	ldrb	r3, [r3, #0]
 800b5c8:	009b      	lsls	r3, r3, #2
 800b5ca:	441a      	add	r2, r3
 800b5cc:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 800b5ce:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800b5d2:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800b5d6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800b5da:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800b5de:	b29b      	uxth	r3, r3
 800b5e0:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800b5e2:	687a      	ldr	r2, [r7, #4]
 800b5e4:	683b      	ldr	r3, [r7, #0]
 800b5e6:	781b      	ldrb	r3, [r3, #0]
 800b5e8:	009b      	lsls	r3, r3, #2
 800b5ea:	4413      	add	r3, r2
 800b5ec:	881b      	ldrh	r3, [r3, #0]
 800b5ee:	b29b      	uxth	r3, r3
 800b5f0:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800b5f4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b5f8:	873b      	strh	r3, [r7, #56]	; 0x38
 800b5fa:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 800b5fc:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 800b600:	873b      	strh	r3, [r7, #56]	; 0x38
 800b602:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 800b604:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 800b608:	873b      	strh	r3, [r7, #56]	; 0x38
 800b60a:	687a      	ldr	r2, [r7, #4]
 800b60c:	683b      	ldr	r3, [r7, #0]
 800b60e:	781b      	ldrb	r3, [r3, #0]
 800b610:	009b      	lsls	r3, r3, #2
 800b612:	441a      	add	r2, r3
 800b614:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 800b616:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800b61a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800b61e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800b622:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b626:	b29b      	uxth	r3, r3
 800b628:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800b62a:	687a      	ldr	r2, [r7, #4]
 800b62c:	683b      	ldr	r3, [r7, #0]
 800b62e:	781b      	ldrb	r3, [r3, #0]
 800b630:	009b      	lsls	r3, r3, #2
 800b632:	4413      	add	r3, r2
 800b634:	881b      	ldrh	r3, [r3, #0]
 800b636:	b29b      	uxth	r3, r3
 800b638:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800b63c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800b640:	86fb      	strh	r3, [r7, #54]	; 0x36
 800b642:	687a      	ldr	r2, [r7, #4]
 800b644:	683b      	ldr	r3, [r7, #0]
 800b646:	781b      	ldrb	r3, [r3, #0]
 800b648:	009b      	lsls	r3, r3, #2
 800b64a:	441a      	add	r2, r3
 800b64c:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800b64e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800b652:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800b656:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800b65a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b65e:	b29b      	uxth	r3, r3
 800b660:	8013      	strh	r3, [r2, #0]
 800b662:	e0bc      	b.n	800b7de <USB_ActivateEndpoint+0x772>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800b664:	687a      	ldr	r2, [r7, #4]
 800b666:	683b      	ldr	r3, [r7, #0]
 800b668:	781b      	ldrb	r3, [r3, #0]
 800b66a:	009b      	lsls	r3, r3, #2
 800b66c:	4413      	add	r3, r2
 800b66e:	881b      	ldrh	r3, [r3, #0]
 800b670:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
 800b674:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 800b678:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800b67c:	2b00      	cmp	r3, #0
 800b67e:	d01d      	beq.n	800b6bc <USB_ActivateEndpoint+0x650>
 800b680:	687a      	ldr	r2, [r7, #4]
 800b682:	683b      	ldr	r3, [r7, #0]
 800b684:	781b      	ldrb	r3, [r3, #0]
 800b686:	009b      	lsls	r3, r3, #2
 800b688:	4413      	add	r3, r2
 800b68a:	881b      	ldrh	r3, [r3, #0]
 800b68c:	b29b      	uxth	r3, r3
 800b68e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800b692:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b696:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
 800b69a:	687a      	ldr	r2, [r7, #4]
 800b69c:	683b      	ldr	r3, [r7, #0]
 800b69e:	781b      	ldrb	r3, [r3, #0]
 800b6a0:	009b      	lsls	r3, r3, #2
 800b6a2:	441a      	add	r2, r3
 800b6a4:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 800b6a8:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800b6ac:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800b6b0:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800b6b4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b6b8:	b29b      	uxth	r3, r3
 800b6ba:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800b6bc:	687a      	ldr	r2, [r7, #4]
 800b6be:	683b      	ldr	r3, [r7, #0]
 800b6c0:	781b      	ldrb	r3, [r3, #0]
 800b6c2:	009b      	lsls	r3, r3, #2
 800b6c4:	4413      	add	r3, r2
 800b6c6:	881b      	ldrh	r3, [r3, #0]
 800b6c8:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
 800b6cc:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 800b6d0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b6d4:	2b00      	cmp	r3, #0
 800b6d6:	d01d      	beq.n	800b714 <USB_ActivateEndpoint+0x6a8>
 800b6d8:	687a      	ldr	r2, [r7, #4]
 800b6da:	683b      	ldr	r3, [r7, #0]
 800b6dc:	781b      	ldrb	r3, [r3, #0]
 800b6de:	009b      	lsls	r3, r3, #2
 800b6e0:	4413      	add	r3, r2
 800b6e2:	881b      	ldrh	r3, [r3, #0]
 800b6e4:	b29b      	uxth	r3, r3
 800b6e6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800b6ea:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b6ee:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
 800b6f2:	687a      	ldr	r2, [r7, #4]
 800b6f4:	683b      	ldr	r3, [r7, #0]
 800b6f6:	781b      	ldrb	r3, [r3, #0]
 800b6f8:	009b      	lsls	r3, r3, #2
 800b6fa:	441a      	add	r2, r3
 800b6fc:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 800b700:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800b704:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800b708:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800b70c:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800b710:	b29b      	uxth	r3, r3
 800b712:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800b714:	683b      	ldr	r3, [r7, #0]
 800b716:	78db      	ldrb	r3, [r3, #3]
 800b718:	2b01      	cmp	r3, #1
 800b71a:	d024      	beq.n	800b766 <USB_ActivateEndpoint+0x6fa>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800b71c:	687a      	ldr	r2, [r7, #4]
 800b71e:	683b      	ldr	r3, [r7, #0]
 800b720:	781b      	ldrb	r3, [r3, #0]
 800b722:	009b      	lsls	r3, r3, #2
 800b724:	4413      	add	r3, r2
 800b726:	881b      	ldrh	r3, [r3, #0]
 800b728:	b29b      	uxth	r3, r3
 800b72a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800b72e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800b732:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
 800b736:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 800b73a:	f083 0320 	eor.w	r3, r3, #32
 800b73e:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
 800b742:	687a      	ldr	r2, [r7, #4]
 800b744:	683b      	ldr	r3, [r7, #0]
 800b746:	781b      	ldrb	r3, [r3, #0]
 800b748:	009b      	lsls	r3, r3, #2
 800b74a:	441a      	add	r2, r3
 800b74c:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 800b750:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800b754:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800b758:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800b75c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b760:	b29b      	uxth	r3, r3
 800b762:	8013      	strh	r3, [r2, #0]
 800b764:	e01d      	b.n	800b7a2 <USB_ActivateEndpoint+0x736>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800b766:	687a      	ldr	r2, [r7, #4]
 800b768:	683b      	ldr	r3, [r7, #0]
 800b76a:	781b      	ldrb	r3, [r3, #0]
 800b76c:	009b      	lsls	r3, r3, #2
 800b76e:	4413      	add	r3, r2
 800b770:	881b      	ldrh	r3, [r3, #0]
 800b772:	b29b      	uxth	r3, r3
 800b774:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800b778:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800b77c:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
 800b780:	687a      	ldr	r2, [r7, #4]
 800b782:	683b      	ldr	r3, [r7, #0]
 800b784:	781b      	ldrb	r3, [r3, #0]
 800b786:	009b      	lsls	r3, r3, #2
 800b788:	441a      	add	r2, r3
 800b78a:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 800b78e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800b792:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800b796:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800b79a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b79e:	b29b      	uxth	r3, r3
 800b7a0:	8013      	strh	r3, [r2, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800b7a2:	687a      	ldr	r2, [r7, #4]
 800b7a4:	683b      	ldr	r3, [r7, #0]
 800b7a6:	781b      	ldrb	r3, [r3, #0]
 800b7a8:	009b      	lsls	r3, r3, #2
 800b7aa:	4413      	add	r3, r2
 800b7ac:	881b      	ldrh	r3, [r3, #0]
 800b7ae:	b29b      	uxth	r3, r3
 800b7b0:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800b7b4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b7b8:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
 800b7bc:	687a      	ldr	r2, [r7, #4]
 800b7be:	683b      	ldr	r3, [r7, #0]
 800b7c0:	781b      	ldrb	r3, [r3, #0]
 800b7c2:	009b      	lsls	r3, r3, #2
 800b7c4:	441a      	add	r2, r3
 800b7c6:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 800b7ca:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800b7ce:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800b7d2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800b7d6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b7da:	b29b      	uxth	r3, r3
 800b7dc:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return ret;
 800b7de:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
}
 800b7e2:	4618      	mov	r0, r3
 800b7e4:	3774      	adds	r7, #116	; 0x74
 800b7e6:	46bd      	mov	sp, r7
 800b7e8:	bc80      	pop	{r7}
 800b7ea:	4770      	bx	lr

0800b7ec <USB_DeactivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800b7ec:	b480      	push	{r7}
 800b7ee:	b08d      	sub	sp, #52	; 0x34
 800b7f0:	af00      	add	r7, sp, #0
 800b7f2:	6078      	str	r0, [r7, #4]
 800b7f4:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 800b7f6:	683b      	ldr	r3, [r7, #0]
 800b7f8:	7b1b      	ldrb	r3, [r3, #12]
 800b7fa:	2b00      	cmp	r3, #0
 800b7fc:	f040 808e 	bne.w	800b91c <USB_DeactivateEndpoint+0x130>
  {
    if (ep->is_in != 0U)
 800b800:	683b      	ldr	r3, [r7, #0]
 800b802:	785b      	ldrb	r3, [r3, #1]
 800b804:	2b00      	cmp	r3, #0
 800b806:	d044      	beq.n	800b892 <USB_DeactivateEndpoint+0xa6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800b808:	687a      	ldr	r2, [r7, #4]
 800b80a:	683b      	ldr	r3, [r7, #0]
 800b80c:	781b      	ldrb	r3, [r3, #0]
 800b80e:	009b      	lsls	r3, r3, #2
 800b810:	4413      	add	r3, r2
 800b812:	881b      	ldrh	r3, [r3, #0]
 800b814:	81bb      	strh	r3, [r7, #12]
 800b816:	89bb      	ldrh	r3, [r7, #12]
 800b818:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b81c:	2b00      	cmp	r3, #0
 800b81e:	d01b      	beq.n	800b858 <USB_DeactivateEndpoint+0x6c>
 800b820:	687a      	ldr	r2, [r7, #4]
 800b822:	683b      	ldr	r3, [r7, #0]
 800b824:	781b      	ldrb	r3, [r3, #0]
 800b826:	009b      	lsls	r3, r3, #2
 800b828:	4413      	add	r3, r2
 800b82a:	881b      	ldrh	r3, [r3, #0]
 800b82c:	b29b      	uxth	r3, r3
 800b82e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800b832:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b836:	817b      	strh	r3, [r7, #10]
 800b838:	687a      	ldr	r2, [r7, #4]
 800b83a:	683b      	ldr	r3, [r7, #0]
 800b83c:	781b      	ldrb	r3, [r3, #0]
 800b83e:	009b      	lsls	r3, r3, #2
 800b840:	441a      	add	r2, r3
 800b842:	897b      	ldrh	r3, [r7, #10]
 800b844:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800b848:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800b84c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800b850:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800b854:	b29b      	uxth	r3, r3
 800b856:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800b858:	687a      	ldr	r2, [r7, #4]
 800b85a:	683b      	ldr	r3, [r7, #0]
 800b85c:	781b      	ldrb	r3, [r3, #0]
 800b85e:	009b      	lsls	r3, r3, #2
 800b860:	4413      	add	r3, r2
 800b862:	881b      	ldrh	r3, [r3, #0]
 800b864:	b29b      	uxth	r3, r3
 800b866:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800b86a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800b86e:	813b      	strh	r3, [r7, #8]
 800b870:	687a      	ldr	r2, [r7, #4]
 800b872:	683b      	ldr	r3, [r7, #0]
 800b874:	781b      	ldrb	r3, [r3, #0]
 800b876:	009b      	lsls	r3, r3, #2
 800b878:	441a      	add	r2, r3
 800b87a:	893b      	ldrh	r3, [r7, #8]
 800b87c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800b880:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800b884:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800b888:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b88c:	b29b      	uxth	r3, r3
 800b88e:	8013      	strh	r3, [r2, #0]
 800b890:	e192      	b.n	800bbb8 <USB_DeactivateEndpoint+0x3cc>
    }

    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800b892:	687a      	ldr	r2, [r7, #4]
 800b894:	683b      	ldr	r3, [r7, #0]
 800b896:	781b      	ldrb	r3, [r3, #0]
 800b898:	009b      	lsls	r3, r3, #2
 800b89a:	4413      	add	r3, r2
 800b89c:	881b      	ldrh	r3, [r3, #0]
 800b89e:	827b      	strh	r3, [r7, #18]
 800b8a0:	8a7b      	ldrh	r3, [r7, #18]
 800b8a2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800b8a6:	2b00      	cmp	r3, #0
 800b8a8:	d01b      	beq.n	800b8e2 <USB_DeactivateEndpoint+0xf6>
 800b8aa:	687a      	ldr	r2, [r7, #4]
 800b8ac:	683b      	ldr	r3, [r7, #0]
 800b8ae:	781b      	ldrb	r3, [r3, #0]
 800b8b0:	009b      	lsls	r3, r3, #2
 800b8b2:	4413      	add	r3, r2
 800b8b4:	881b      	ldrh	r3, [r3, #0]
 800b8b6:	b29b      	uxth	r3, r3
 800b8b8:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800b8bc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b8c0:	823b      	strh	r3, [r7, #16]
 800b8c2:	687a      	ldr	r2, [r7, #4]
 800b8c4:	683b      	ldr	r3, [r7, #0]
 800b8c6:	781b      	ldrb	r3, [r3, #0]
 800b8c8:	009b      	lsls	r3, r3, #2
 800b8ca:	441a      	add	r2, r3
 800b8cc:	8a3b      	ldrh	r3, [r7, #16]
 800b8ce:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800b8d2:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800b8d6:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800b8da:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b8de:	b29b      	uxth	r3, r3
 800b8e0:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800b8e2:	687a      	ldr	r2, [r7, #4]
 800b8e4:	683b      	ldr	r3, [r7, #0]
 800b8e6:	781b      	ldrb	r3, [r3, #0]
 800b8e8:	009b      	lsls	r3, r3, #2
 800b8ea:	4413      	add	r3, r2
 800b8ec:	881b      	ldrh	r3, [r3, #0]
 800b8ee:	b29b      	uxth	r3, r3
 800b8f0:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800b8f4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b8f8:	81fb      	strh	r3, [r7, #14]
 800b8fa:	687a      	ldr	r2, [r7, #4]
 800b8fc:	683b      	ldr	r3, [r7, #0]
 800b8fe:	781b      	ldrb	r3, [r3, #0]
 800b900:	009b      	lsls	r3, r3, #2
 800b902:	441a      	add	r2, r3
 800b904:	89fb      	ldrh	r3, [r7, #14]
 800b906:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800b90a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800b90e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800b912:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b916:	b29b      	uxth	r3, r3
 800b918:	8013      	strh	r3, [r2, #0]
 800b91a:	e14d      	b.n	800bbb8 <USB_DeactivateEndpoint+0x3cc>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->is_in == 0U)
 800b91c:	683b      	ldr	r3, [r7, #0]
 800b91e:	785b      	ldrb	r3, [r3, #1]
 800b920:	2b00      	cmp	r3, #0
 800b922:	f040 80a5 	bne.w	800ba70 <USB_DeactivateEndpoint+0x284>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800b926:	687a      	ldr	r2, [r7, #4]
 800b928:	683b      	ldr	r3, [r7, #0]
 800b92a:	781b      	ldrb	r3, [r3, #0]
 800b92c:	009b      	lsls	r3, r3, #2
 800b92e:	4413      	add	r3, r2
 800b930:	881b      	ldrh	r3, [r3, #0]
 800b932:	843b      	strh	r3, [r7, #32]
 800b934:	8c3b      	ldrh	r3, [r7, #32]
 800b936:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800b93a:	2b00      	cmp	r3, #0
 800b93c:	d01b      	beq.n	800b976 <USB_DeactivateEndpoint+0x18a>
 800b93e:	687a      	ldr	r2, [r7, #4]
 800b940:	683b      	ldr	r3, [r7, #0]
 800b942:	781b      	ldrb	r3, [r3, #0]
 800b944:	009b      	lsls	r3, r3, #2
 800b946:	4413      	add	r3, r2
 800b948:	881b      	ldrh	r3, [r3, #0]
 800b94a:	b29b      	uxth	r3, r3
 800b94c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800b950:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b954:	83fb      	strh	r3, [r7, #30]
 800b956:	687a      	ldr	r2, [r7, #4]
 800b958:	683b      	ldr	r3, [r7, #0]
 800b95a:	781b      	ldrb	r3, [r3, #0]
 800b95c:	009b      	lsls	r3, r3, #2
 800b95e:	441a      	add	r2, r3
 800b960:	8bfb      	ldrh	r3, [r7, #30]
 800b962:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800b966:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800b96a:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800b96e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b972:	b29b      	uxth	r3, r3
 800b974:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800b976:	687a      	ldr	r2, [r7, #4]
 800b978:	683b      	ldr	r3, [r7, #0]
 800b97a:	781b      	ldrb	r3, [r3, #0]
 800b97c:	009b      	lsls	r3, r3, #2
 800b97e:	4413      	add	r3, r2
 800b980:	881b      	ldrh	r3, [r3, #0]
 800b982:	83bb      	strh	r3, [r7, #28]
 800b984:	8bbb      	ldrh	r3, [r7, #28]
 800b986:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b98a:	2b00      	cmp	r3, #0
 800b98c:	d01b      	beq.n	800b9c6 <USB_DeactivateEndpoint+0x1da>
 800b98e:	687a      	ldr	r2, [r7, #4]
 800b990:	683b      	ldr	r3, [r7, #0]
 800b992:	781b      	ldrb	r3, [r3, #0]
 800b994:	009b      	lsls	r3, r3, #2
 800b996:	4413      	add	r3, r2
 800b998:	881b      	ldrh	r3, [r3, #0]
 800b99a:	b29b      	uxth	r3, r3
 800b99c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800b9a0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b9a4:	837b      	strh	r3, [r7, #26]
 800b9a6:	687a      	ldr	r2, [r7, #4]
 800b9a8:	683b      	ldr	r3, [r7, #0]
 800b9aa:	781b      	ldrb	r3, [r3, #0]
 800b9ac:	009b      	lsls	r3, r3, #2
 800b9ae:	441a      	add	r2, r3
 800b9b0:	8b7b      	ldrh	r3, [r7, #26]
 800b9b2:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800b9b6:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800b9ba:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800b9be:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800b9c2:	b29b      	uxth	r3, r3
 800b9c4:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 800b9c6:	687a      	ldr	r2, [r7, #4]
 800b9c8:	683b      	ldr	r3, [r7, #0]
 800b9ca:	781b      	ldrb	r3, [r3, #0]
 800b9cc:	009b      	lsls	r3, r3, #2
 800b9ce:	4413      	add	r3, r2
 800b9d0:	881b      	ldrh	r3, [r3, #0]
 800b9d2:	b29b      	uxth	r3, r3
 800b9d4:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800b9d8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b9dc:	833b      	strh	r3, [r7, #24]
 800b9de:	687a      	ldr	r2, [r7, #4]
 800b9e0:	683b      	ldr	r3, [r7, #0]
 800b9e2:	781b      	ldrb	r3, [r3, #0]
 800b9e4:	009b      	lsls	r3, r3, #2
 800b9e6:	441a      	add	r2, r3
 800b9e8:	8b3b      	ldrh	r3, [r7, #24]
 800b9ea:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800b9ee:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800b9f2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800b9f6:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800b9fa:	b29b      	uxth	r3, r3
 800b9fc:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800b9fe:	687a      	ldr	r2, [r7, #4]
 800ba00:	683b      	ldr	r3, [r7, #0]
 800ba02:	781b      	ldrb	r3, [r3, #0]
 800ba04:	009b      	lsls	r3, r3, #2
 800ba06:	4413      	add	r3, r2
 800ba08:	881b      	ldrh	r3, [r3, #0]
 800ba0a:	b29b      	uxth	r3, r3
 800ba0c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800ba10:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800ba14:	82fb      	strh	r3, [r7, #22]
 800ba16:	687a      	ldr	r2, [r7, #4]
 800ba18:	683b      	ldr	r3, [r7, #0]
 800ba1a:	781b      	ldrb	r3, [r3, #0]
 800ba1c:	009b      	lsls	r3, r3, #2
 800ba1e:	441a      	add	r2, r3
 800ba20:	8afb      	ldrh	r3, [r7, #22]
 800ba22:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800ba26:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800ba2a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800ba2e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ba32:	b29b      	uxth	r3, r3
 800ba34:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800ba36:	687a      	ldr	r2, [r7, #4]
 800ba38:	683b      	ldr	r3, [r7, #0]
 800ba3a:	781b      	ldrb	r3, [r3, #0]
 800ba3c:	009b      	lsls	r3, r3, #2
 800ba3e:	4413      	add	r3, r2
 800ba40:	881b      	ldrh	r3, [r3, #0]
 800ba42:	b29b      	uxth	r3, r3
 800ba44:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800ba48:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800ba4c:	82bb      	strh	r3, [r7, #20]
 800ba4e:	687a      	ldr	r2, [r7, #4]
 800ba50:	683b      	ldr	r3, [r7, #0]
 800ba52:	781b      	ldrb	r3, [r3, #0]
 800ba54:	009b      	lsls	r3, r3, #2
 800ba56:	441a      	add	r2, r3
 800ba58:	8abb      	ldrh	r3, [r7, #20]
 800ba5a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800ba5e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800ba62:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800ba66:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ba6a:	b29b      	uxth	r3, r3
 800ba6c:	8013      	strh	r3, [r2, #0]
 800ba6e:	e0a3      	b.n	800bbb8 <USB_DeactivateEndpoint+0x3cc>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800ba70:	687a      	ldr	r2, [r7, #4]
 800ba72:	683b      	ldr	r3, [r7, #0]
 800ba74:	781b      	ldrb	r3, [r3, #0]
 800ba76:	009b      	lsls	r3, r3, #2
 800ba78:	4413      	add	r3, r2
 800ba7a:	881b      	ldrh	r3, [r3, #0]
 800ba7c:	85fb      	strh	r3, [r7, #46]	; 0x2e
 800ba7e:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800ba80:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800ba84:	2b00      	cmp	r3, #0
 800ba86:	d01b      	beq.n	800bac0 <USB_DeactivateEndpoint+0x2d4>
 800ba88:	687a      	ldr	r2, [r7, #4]
 800ba8a:	683b      	ldr	r3, [r7, #0]
 800ba8c:	781b      	ldrb	r3, [r3, #0]
 800ba8e:	009b      	lsls	r3, r3, #2
 800ba90:	4413      	add	r3, r2
 800ba92:	881b      	ldrh	r3, [r3, #0]
 800ba94:	b29b      	uxth	r3, r3
 800ba96:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800ba9a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800ba9e:	85bb      	strh	r3, [r7, #44]	; 0x2c
 800baa0:	687a      	ldr	r2, [r7, #4]
 800baa2:	683b      	ldr	r3, [r7, #0]
 800baa4:	781b      	ldrb	r3, [r3, #0]
 800baa6:	009b      	lsls	r3, r3, #2
 800baa8:	441a      	add	r2, r3
 800baaa:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 800baac:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800bab0:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800bab4:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800bab8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800babc:	b29b      	uxth	r3, r3
 800babe:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800bac0:	687a      	ldr	r2, [r7, #4]
 800bac2:	683b      	ldr	r3, [r7, #0]
 800bac4:	781b      	ldrb	r3, [r3, #0]
 800bac6:	009b      	lsls	r3, r3, #2
 800bac8:	4413      	add	r3, r2
 800baca:	881b      	ldrh	r3, [r3, #0]
 800bacc:	857b      	strh	r3, [r7, #42]	; 0x2a
 800bace:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 800bad0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800bad4:	2b00      	cmp	r3, #0
 800bad6:	d01b      	beq.n	800bb10 <USB_DeactivateEndpoint+0x324>
 800bad8:	687a      	ldr	r2, [r7, #4]
 800bada:	683b      	ldr	r3, [r7, #0]
 800badc:	781b      	ldrb	r3, [r3, #0]
 800bade:	009b      	lsls	r3, r3, #2
 800bae0:	4413      	add	r3, r2
 800bae2:	881b      	ldrh	r3, [r3, #0]
 800bae4:	b29b      	uxth	r3, r3
 800bae6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800baea:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800baee:	853b      	strh	r3, [r7, #40]	; 0x28
 800baf0:	687a      	ldr	r2, [r7, #4]
 800baf2:	683b      	ldr	r3, [r7, #0]
 800baf4:	781b      	ldrb	r3, [r3, #0]
 800baf6:	009b      	lsls	r3, r3, #2
 800baf8:	441a      	add	r2, r3
 800bafa:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800bafc:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800bb00:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800bb04:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800bb08:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800bb0c:	b29b      	uxth	r3, r3
 800bb0e:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 800bb10:	687a      	ldr	r2, [r7, #4]
 800bb12:	683b      	ldr	r3, [r7, #0]
 800bb14:	781b      	ldrb	r3, [r3, #0]
 800bb16:	009b      	lsls	r3, r3, #2
 800bb18:	4413      	add	r3, r2
 800bb1a:	881b      	ldrh	r3, [r3, #0]
 800bb1c:	b29b      	uxth	r3, r3
 800bb1e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800bb22:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800bb26:	84fb      	strh	r3, [r7, #38]	; 0x26
 800bb28:	687a      	ldr	r2, [r7, #4]
 800bb2a:	683b      	ldr	r3, [r7, #0]
 800bb2c:	781b      	ldrb	r3, [r3, #0]
 800bb2e:	009b      	lsls	r3, r3, #2
 800bb30:	441a      	add	r2, r3
 800bb32:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800bb34:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800bb38:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800bb3c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800bb40:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800bb44:	b29b      	uxth	r3, r3
 800bb46:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800bb48:	687a      	ldr	r2, [r7, #4]
 800bb4a:	683b      	ldr	r3, [r7, #0]
 800bb4c:	781b      	ldrb	r3, [r3, #0]
 800bb4e:	009b      	lsls	r3, r3, #2
 800bb50:	4413      	add	r3, r2
 800bb52:	881b      	ldrh	r3, [r3, #0]
 800bb54:	b29b      	uxth	r3, r3
 800bb56:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800bb5a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800bb5e:	84bb      	strh	r3, [r7, #36]	; 0x24
 800bb60:	687a      	ldr	r2, [r7, #4]
 800bb62:	683b      	ldr	r3, [r7, #0]
 800bb64:	781b      	ldrb	r3, [r3, #0]
 800bb66:	009b      	lsls	r3, r3, #2
 800bb68:	441a      	add	r2, r3
 800bb6a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800bb6c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800bb70:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800bb74:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800bb78:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800bb7c:	b29b      	uxth	r3, r3
 800bb7e:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800bb80:	687a      	ldr	r2, [r7, #4]
 800bb82:	683b      	ldr	r3, [r7, #0]
 800bb84:	781b      	ldrb	r3, [r3, #0]
 800bb86:	009b      	lsls	r3, r3, #2
 800bb88:	4413      	add	r3, r2
 800bb8a:	881b      	ldrh	r3, [r3, #0]
 800bb8c:	b29b      	uxth	r3, r3
 800bb8e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800bb92:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800bb96:	847b      	strh	r3, [r7, #34]	; 0x22
 800bb98:	687a      	ldr	r2, [r7, #4]
 800bb9a:	683b      	ldr	r3, [r7, #0]
 800bb9c:	781b      	ldrb	r3, [r3, #0]
 800bb9e:	009b      	lsls	r3, r3, #2
 800bba0:	441a      	add	r2, r3
 800bba2:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800bba4:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800bba8:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800bbac:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800bbb0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800bbb4:	b29b      	uxth	r3, r3
 800bbb6:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 800bbb8:	2300      	movs	r3, #0
}
 800bbba:	4618      	mov	r0, r3
 800bbbc:	3734      	adds	r7, #52	; 0x34
 800bbbe:	46bd      	mov	sp, r7
 800bbc0:	bc80      	pop	{r7}
 800bbc2:	4770      	bx	lr

0800bbc4 <USB_EPStartXfer>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800bbc4:	b580      	push	{r7, lr}
 800bbc6:	b0c2      	sub	sp, #264	; 0x108
 800bbc8:	af00      	add	r7, sp, #0
 800bbca:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800bbce:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800bbd2:	6018      	str	r0, [r3, #0]
 800bbd4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800bbd8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800bbdc:	6019      	str	r1, [r3, #0]
  uint16_t pmabuffer;
  uint16_t wEPVal;
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  /* IN endpoint */
  if (ep->is_in == 1U)
 800bbde:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800bbe2:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800bbe6:	681b      	ldr	r3, [r3, #0]
 800bbe8:	785b      	ldrb	r3, [r3, #1]
 800bbea:	2b01      	cmp	r3, #1
 800bbec:	f040 86b7 	bne.w	800c95e <USB_EPStartXfer+0xd9a>
  {
    /*Multi packet transfer*/
    if (ep->xfer_len > ep->maxpacket)
 800bbf0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800bbf4:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800bbf8:	681b      	ldr	r3, [r3, #0]
 800bbfa:	699a      	ldr	r2, [r3, #24]
 800bbfc:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800bc00:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800bc04:	681b      	ldr	r3, [r3, #0]
 800bc06:	691b      	ldr	r3, [r3, #16]
 800bc08:	429a      	cmp	r2, r3
 800bc0a:	d908      	bls.n	800bc1e <USB_EPStartXfer+0x5a>
    {
      len = ep->maxpacket;
 800bc0c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800bc10:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800bc14:	681b      	ldr	r3, [r3, #0]
 800bc16:	691b      	ldr	r3, [r3, #16]
 800bc18:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 800bc1c:	e007      	b.n	800bc2e <USB_EPStartXfer+0x6a>
    }
    else
    {
      len = ep->xfer_len;
 800bc1e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800bc22:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800bc26:	681b      	ldr	r3, [r3, #0]
 800bc28:	699b      	ldr	r3, [r3, #24]
 800bc2a:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 800bc2e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800bc32:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800bc36:	681b      	ldr	r3, [r3, #0]
 800bc38:	7b1b      	ldrb	r3, [r3, #12]
 800bc3a:	2b00      	cmp	r3, #0
 800bc3c:	d13a      	bne.n	800bcb4 <USB_EPStartXfer+0xf0>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 800bc3e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800bc42:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800bc46:	681b      	ldr	r3, [r3, #0]
 800bc48:	6959      	ldr	r1, [r3, #20]
 800bc4a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800bc4e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800bc52:	681b      	ldr	r3, [r3, #0]
 800bc54:	88da      	ldrh	r2, [r3, #6]
 800bc56:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800bc5a:	b29b      	uxth	r3, r3
 800bc5c:	f507 7084 	add.w	r0, r7, #264	; 0x108
 800bc60:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 800bc64:	6800      	ldr	r0, [r0, #0]
 800bc66:	f001 fc9c 	bl	800d5a2 <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 800bc6a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800bc6e:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800bc72:	681b      	ldr	r3, [r3, #0]
 800bc74:	613b      	str	r3, [r7, #16]
 800bc76:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800bc7a:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800bc7e:	681b      	ldr	r3, [r3, #0]
 800bc80:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800bc84:	b29b      	uxth	r3, r3
 800bc86:	461a      	mov	r2, r3
 800bc88:	693b      	ldr	r3, [r7, #16]
 800bc8a:	4413      	add	r3, r2
 800bc8c:	613b      	str	r3, [r7, #16]
 800bc8e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800bc92:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800bc96:	681b      	ldr	r3, [r3, #0]
 800bc98:	781b      	ldrb	r3, [r3, #0]
 800bc9a:	011a      	lsls	r2, r3, #4
 800bc9c:	693b      	ldr	r3, [r7, #16]
 800bc9e:	4413      	add	r3, r2
 800bca0:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800bca4:	60fb      	str	r3, [r7, #12]
 800bca6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800bcaa:	b29a      	uxth	r2, r3
 800bcac:	68fb      	ldr	r3, [r7, #12]
 800bcae:	801a      	strh	r2, [r3, #0]
 800bcb0:	f000 be1f 	b.w	800c8f2 <USB_EPStartXfer+0xd2e>
    }
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 800bcb4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800bcb8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800bcbc:	681b      	ldr	r3, [r3, #0]
 800bcbe:	78db      	ldrb	r3, [r3, #3]
 800bcc0:	2b02      	cmp	r3, #2
 800bcc2:	f040 8462 	bne.w	800c58a <USB_EPStartXfer+0x9c6>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 800bcc6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800bcca:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800bcce:	681b      	ldr	r3, [r3, #0]
 800bcd0:	6a1a      	ldr	r2, [r3, #32]
 800bcd2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800bcd6:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800bcda:	681b      	ldr	r3, [r3, #0]
 800bcdc:	691b      	ldr	r3, [r3, #16]
 800bcde:	429a      	cmp	r2, r3
 800bce0:	f240 83df 	bls.w	800c4a2 <USB_EPStartXfer+0x8de>
        {
          /* enable double buffer */
          PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 800bce4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800bce8:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800bcec:	681a      	ldr	r2, [r3, #0]
 800bcee:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800bcf2:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800bcf6:	681b      	ldr	r3, [r3, #0]
 800bcf8:	781b      	ldrb	r3, [r3, #0]
 800bcfa:	009b      	lsls	r3, r3, #2
 800bcfc:	4413      	add	r3, r2
 800bcfe:	881b      	ldrh	r3, [r3, #0]
 800bd00:	b29b      	uxth	r3, r3
 800bd02:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800bd06:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800bd0a:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
 800bd0e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800bd12:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800bd16:	681a      	ldr	r2, [r3, #0]
 800bd18:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800bd1c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800bd20:	681b      	ldr	r3, [r3, #0]
 800bd22:	781b      	ldrb	r3, [r3, #0]
 800bd24:	009b      	lsls	r3, r3, #2
 800bd26:	441a      	add	r2, r3
 800bd28:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 800bd2c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800bd30:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800bd34:	f443 4301 	orr.w	r3, r3, #33024	; 0x8100
 800bd38:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800bd3c:	b29b      	uxth	r3, r3
 800bd3e:	8013      	strh	r3, [r2, #0]

          /* each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 800bd40:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800bd44:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800bd48:	681b      	ldr	r3, [r3, #0]
 800bd4a:	6a1a      	ldr	r2, [r3, #32]
 800bd4c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800bd50:	1ad2      	subs	r2, r2, r3
 800bd52:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800bd56:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800bd5a:	681b      	ldr	r3, [r3, #0]
 800bd5c:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1 */
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 800bd5e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800bd62:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800bd66:	681a      	ldr	r2, [r3, #0]
 800bd68:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800bd6c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800bd70:	681b      	ldr	r3, [r3, #0]
 800bd72:	781b      	ldrb	r3, [r3, #0]
 800bd74:	009b      	lsls	r3, r3, #2
 800bd76:	4413      	add	r3, r2
 800bd78:	881b      	ldrh	r3, [r3, #0]
 800bd7a:	b29b      	uxth	r3, r3
 800bd7c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800bd80:	2b00      	cmp	r3, #0
 800bd82:	f000 81c7 	beq.w	800c114 <USB_EPStartXfer+0x550>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800bd86:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800bd8a:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800bd8e:	681b      	ldr	r3, [r3, #0]
 800bd90:	633b      	str	r3, [r7, #48]	; 0x30
 800bd92:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800bd96:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800bd9a:	681b      	ldr	r3, [r3, #0]
 800bd9c:	785b      	ldrb	r3, [r3, #1]
 800bd9e:	2b00      	cmp	r3, #0
 800bda0:	d177      	bne.n	800be92 <USB_EPStartXfer+0x2ce>
 800bda2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800bda6:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800bdaa:	681b      	ldr	r3, [r3, #0]
 800bdac:	62bb      	str	r3, [r7, #40]	; 0x28
 800bdae:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800bdb2:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800bdb6:	681b      	ldr	r3, [r3, #0]
 800bdb8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800bdbc:	b29b      	uxth	r3, r3
 800bdbe:	461a      	mov	r2, r3
 800bdc0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bdc2:	4413      	add	r3, r2
 800bdc4:	62bb      	str	r3, [r7, #40]	; 0x28
 800bdc6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800bdca:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800bdce:	681b      	ldr	r3, [r3, #0]
 800bdd0:	781b      	ldrb	r3, [r3, #0]
 800bdd2:	011a      	lsls	r2, r3, #4
 800bdd4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bdd6:	4413      	add	r3, r2
 800bdd8:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800bddc:	627b      	str	r3, [r7, #36]	; 0x24
 800bdde:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bde0:	881b      	ldrh	r3, [r3, #0]
 800bde2:	b29b      	uxth	r3, r3
 800bde4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800bde8:	b29a      	uxth	r2, r3
 800bdea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bdec:	801a      	strh	r2, [r3, #0]
 800bdee:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800bdf2:	2b3e      	cmp	r3, #62	; 0x3e
 800bdf4:	d921      	bls.n	800be3a <USB_EPStartXfer+0x276>
 800bdf6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800bdfa:	095b      	lsrs	r3, r3, #5
 800bdfc:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 800be00:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800be04:	f003 031f 	and.w	r3, r3, #31
 800be08:	2b00      	cmp	r3, #0
 800be0a:	d104      	bne.n	800be16 <USB_EPStartXfer+0x252>
 800be0c:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 800be10:	3b01      	subs	r3, #1
 800be12:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 800be16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800be18:	881b      	ldrh	r3, [r3, #0]
 800be1a:	b29a      	uxth	r2, r3
 800be1c:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 800be20:	b29b      	uxth	r3, r3
 800be22:	029b      	lsls	r3, r3, #10
 800be24:	b29b      	uxth	r3, r3
 800be26:	4313      	orrs	r3, r2
 800be28:	b29b      	uxth	r3, r3
 800be2a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800be2e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800be32:	b29a      	uxth	r2, r3
 800be34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800be36:	801a      	strh	r2, [r3, #0]
 800be38:	e050      	b.n	800bedc <USB_EPStartXfer+0x318>
 800be3a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800be3e:	2b00      	cmp	r3, #0
 800be40:	d10a      	bne.n	800be58 <USB_EPStartXfer+0x294>
 800be42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800be44:	881b      	ldrh	r3, [r3, #0]
 800be46:	b29b      	uxth	r3, r3
 800be48:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800be4c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800be50:	b29a      	uxth	r2, r3
 800be52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800be54:	801a      	strh	r2, [r3, #0]
 800be56:	e041      	b.n	800bedc <USB_EPStartXfer+0x318>
 800be58:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800be5c:	085b      	lsrs	r3, r3, #1
 800be5e:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 800be62:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800be66:	f003 0301 	and.w	r3, r3, #1
 800be6a:	2b00      	cmp	r3, #0
 800be6c:	d004      	beq.n	800be78 <USB_EPStartXfer+0x2b4>
 800be6e:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 800be72:	3301      	adds	r3, #1
 800be74:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 800be78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800be7a:	881b      	ldrh	r3, [r3, #0]
 800be7c:	b29a      	uxth	r2, r3
 800be7e:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 800be82:	b29b      	uxth	r3, r3
 800be84:	029b      	lsls	r3, r3, #10
 800be86:	b29b      	uxth	r3, r3
 800be88:	4313      	orrs	r3, r2
 800be8a:	b29a      	uxth	r2, r3
 800be8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800be8e:	801a      	strh	r2, [r3, #0]
 800be90:	e024      	b.n	800bedc <USB_EPStartXfer+0x318>
 800be92:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800be96:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800be9a:	681b      	ldr	r3, [r3, #0]
 800be9c:	785b      	ldrb	r3, [r3, #1]
 800be9e:	2b01      	cmp	r3, #1
 800bea0:	d11c      	bne.n	800bedc <USB_EPStartXfer+0x318>
 800bea2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800bea6:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800beaa:	681b      	ldr	r3, [r3, #0]
 800beac:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800beb0:	b29b      	uxth	r3, r3
 800beb2:	461a      	mov	r2, r3
 800beb4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800beb6:	4413      	add	r3, r2
 800beb8:	633b      	str	r3, [r7, #48]	; 0x30
 800beba:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800bebe:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800bec2:	681b      	ldr	r3, [r3, #0]
 800bec4:	781b      	ldrb	r3, [r3, #0]
 800bec6:	011a      	lsls	r2, r3, #4
 800bec8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800beca:	4413      	add	r3, r2
 800becc:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800bed0:	62fb      	str	r3, [r7, #44]	; 0x2c
 800bed2:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800bed6:	b29a      	uxth	r2, r3
 800bed8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800beda:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 800bedc:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800bee0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800bee4:	681b      	ldr	r3, [r3, #0]
 800bee6:	895b      	ldrh	r3, [r3, #10]
 800bee8:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800beec:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800bef0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800bef4:	681b      	ldr	r3, [r3, #0]
 800bef6:	6959      	ldr	r1, [r3, #20]
 800bef8:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800befc:	b29b      	uxth	r3, r3
 800befe:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 800bf02:	f507 7084 	add.w	r0, r7, #264	; 0x108
 800bf06:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 800bf0a:	6800      	ldr	r0, [r0, #0]
 800bf0c:	f001 fb49 	bl	800d5a2 <USB_WritePMA>
            ep->xfer_buff += len;
 800bf10:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800bf14:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800bf18:	681b      	ldr	r3, [r3, #0]
 800bf1a:	695a      	ldr	r2, [r3, #20]
 800bf1c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800bf20:	441a      	add	r2, r3
 800bf22:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800bf26:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800bf2a:	681b      	ldr	r3, [r3, #0]
 800bf2c:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 800bf2e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800bf32:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800bf36:	681b      	ldr	r3, [r3, #0]
 800bf38:	6a1a      	ldr	r2, [r3, #32]
 800bf3a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800bf3e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800bf42:	681b      	ldr	r3, [r3, #0]
 800bf44:	691b      	ldr	r3, [r3, #16]
 800bf46:	429a      	cmp	r2, r3
 800bf48:	d90f      	bls.n	800bf6a <USB_EPStartXfer+0x3a6>
            {
              ep->xfer_len_db -= len;
 800bf4a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800bf4e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800bf52:	681b      	ldr	r3, [r3, #0]
 800bf54:	6a1a      	ldr	r2, [r3, #32]
 800bf56:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800bf5a:	1ad2      	subs	r2, r2, r3
 800bf5c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800bf60:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800bf64:	681b      	ldr	r3, [r3, #0]
 800bf66:	621a      	str	r2, [r3, #32]
 800bf68:	e00e      	b.n	800bf88 <USB_EPStartXfer+0x3c4>
            }
            else
            {
              len = ep->xfer_len_db;
 800bf6a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800bf6e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800bf72:	681b      	ldr	r3, [r3, #0]
 800bf74:	6a1b      	ldr	r3, [r3, #32]
 800bf76:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
              ep->xfer_len_db = 0U;
 800bf7a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800bf7e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800bf82:	681b      	ldr	r3, [r3, #0]
 800bf84:	2200      	movs	r2, #0
 800bf86:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800bf88:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800bf8c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800bf90:	681b      	ldr	r3, [r3, #0]
 800bf92:	785b      	ldrb	r3, [r3, #1]
 800bf94:	2b00      	cmp	r3, #0
 800bf96:	d177      	bne.n	800c088 <USB_EPStartXfer+0x4c4>
 800bf98:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800bf9c:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800bfa0:	681b      	ldr	r3, [r3, #0]
 800bfa2:	61bb      	str	r3, [r7, #24]
 800bfa4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800bfa8:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800bfac:	681b      	ldr	r3, [r3, #0]
 800bfae:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800bfb2:	b29b      	uxth	r3, r3
 800bfb4:	461a      	mov	r2, r3
 800bfb6:	69bb      	ldr	r3, [r7, #24]
 800bfb8:	4413      	add	r3, r2
 800bfba:	61bb      	str	r3, [r7, #24]
 800bfbc:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800bfc0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800bfc4:	681b      	ldr	r3, [r3, #0]
 800bfc6:	781b      	ldrb	r3, [r3, #0]
 800bfc8:	011a      	lsls	r2, r3, #4
 800bfca:	69bb      	ldr	r3, [r7, #24]
 800bfcc:	4413      	add	r3, r2
 800bfce:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800bfd2:	617b      	str	r3, [r7, #20]
 800bfd4:	697b      	ldr	r3, [r7, #20]
 800bfd6:	881b      	ldrh	r3, [r3, #0]
 800bfd8:	b29b      	uxth	r3, r3
 800bfda:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800bfde:	b29a      	uxth	r2, r3
 800bfe0:	697b      	ldr	r3, [r7, #20]
 800bfe2:	801a      	strh	r2, [r3, #0]
 800bfe4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800bfe8:	2b3e      	cmp	r3, #62	; 0x3e
 800bfea:	d921      	bls.n	800c030 <USB_EPStartXfer+0x46c>
 800bfec:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800bff0:	095b      	lsrs	r3, r3, #5
 800bff2:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 800bff6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800bffa:	f003 031f 	and.w	r3, r3, #31
 800bffe:	2b00      	cmp	r3, #0
 800c000:	d104      	bne.n	800c00c <USB_EPStartXfer+0x448>
 800c002:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800c006:	3b01      	subs	r3, #1
 800c008:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 800c00c:	697b      	ldr	r3, [r7, #20]
 800c00e:	881b      	ldrh	r3, [r3, #0]
 800c010:	b29a      	uxth	r2, r3
 800c012:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800c016:	b29b      	uxth	r3, r3
 800c018:	029b      	lsls	r3, r3, #10
 800c01a:	b29b      	uxth	r3, r3
 800c01c:	4313      	orrs	r3, r2
 800c01e:	b29b      	uxth	r3, r3
 800c020:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800c024:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800c028:	b29a      	uxth	r2, r3
 800c02a:	697b      	ldr	r3, [r7, #20]
 800c02c:	801a      	strh	r2, [r3, #0]
 800c02e:	e056      	b.n	800c0de <USB_EPStartXfer+0x51a>
 800c030:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c034:	2b00      	cmp	r3, #0
 800c036:	d10a      	bne.n	800c04e <USB_EPStartXfer+0x48a>
 800c038:	697b      	ldr	r3, [r7, #20]
 800c03a:	881b      	ldrh	r3, [r3, #0]
 800c03c:	b29b      	uxth	r3, r3
 800c03e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800c042:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800c046:	b29a      	uxth	r2, r3
 800c048:	697b      	ldr	r3, [r7, #20]
 800c04a:	801a      	strh	r2, [r3, #0]
 800c04c:	e047      	b.n	800c0de <USB_EPStartXfer+0x51a>
 800c04e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c052:	085b      	lsrs	r3, r3, #1
 800c054:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 800c058:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c05c:	f003 0301 	and.w	r3, r3, #1
 800c060:	2b00      	cmp	r3, #0
 800c062:	d004      	beq.n	800c06e <USB_EPStartXfer+0x4aa>
 800c064:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800c068:	3301      	adds	r3, #1
 800c06a:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 800c06e:	697b      	ldr	r3, [r7, #20]
 800c070:	881b      	ldrh	r3, [r3, #0]
 800c072:	b29a      	uxth	r2, r3
 800c074:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800c078:	b29b      	uxth	r3, r3
 800c07a:	029b      	lsls	r3, r3, #10
 800c07c:	b29b      	uxth	r3, r3
 800c07e:	4313      	orrs	r3, r2
 800c080:	b29a      	uxth	r2, r3
 800c082:	697b      	ldr	r3, [r7, #20]
 800c084:	801a      	strh	r2, [r3, #0]
 800c086:	e02a      	b.n	800c0de <USB_EPStartXfer+0x51a>
 800c088:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c08c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c090:	681b      	ldr	r3, [r3, #0]
 800c092:	785b      	ldrb	r3, [r3, #1]
 800c094:	2b01      	cmp	r3, #1
 800c096:	d122      	bne.n	800c0de <USB_EPStartXfer+0x51a>
 800c098:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c09c:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800c0a0:	681b      	ldr	r3, [r3, #0]
 800c0a2:	623b      	str	r3, [r7, #32]
 800c0a4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c0a8:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800c0ac:	681b      	ldr	r3, [r3, #0]
 800c0ae:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800c0b2:	b29b      	uxth	r3, r3
 800c0b4:	461a      	mov	r2, r3
 800c0b6:	6a3b      	ldr	r3, [r7, #32]
 800c0b8:	4413      	add	r3, r2
 800c0ba:	623b      	str	r3, [r7, #32]
 800c0bc:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c0c0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c0c4:	681b      	ldr	r3, [r3, #0]
 800c0c6:	781b      	ldrb	r3, [r3, #0]
 800c0c8:	011a      	lsls	r2, r3, #4
 800c0ca:	6a3b      	ldr	r3, [r7, #32]
 800c0cc:	4413      	add	r3, r2
 800c0ce:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800c0d2:	61fb      	str	r3, [r7, #28]
 800c0d4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c0d8:	b29a      	uxth	r2, r3
 800c0da:	69fb      	ldr	r3, [r7, #28]
 800c0dc:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 800c0de:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c0e2:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c0e6:	681b      	ldr	r3, [r3, #0]
 800c0e8:	891b      	ldrh	r3, [r3, #8]
 800c0ea:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800c0ee:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c0f2:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c0f6:	681b      	ldr	r3, [r3, #0]
 800c0f8:	6959      	ldr	r1, [r3, #20]
 800c0fa:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c0fe:	b29b      	uxth	r3, r3
 800c100:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 800c104:	f507 7084 	add.w	r0, r7, #264	; 0x108
 800c108:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 800c10c:	6800      	ldr	r0, [r0, #0]
 800c10e:	f001 fa48 	bl	800d5a2 <USB_WritePMA>
 800c112:	e3ee      	b.n	800c8f2 <USB_EPStartXfer+0xd2e>
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800c114:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c118:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c11c:	681b      	ldr	r3, [r3, #0]
 800c11e:	785b      	ldrb	r3, [r3, #1]
 800c120:	2b00      	cmp	r3, #0
 800c122:	d177      	bne.n	800c214 <USB_EPStartXfer+0x650>
 800c124:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c128:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800c12c:	681b      	ldr	r3, [r3, #0]
 800c12e:	64bb      	str	r3, [r7, #72]	; 0x48
 800c130:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c134:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800c138:	681b      	ldr	r3, [r3, #0]
 800c13a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800c13e:	b29b      	uxth	r3, r3
 800c140:	461a      	mov	r2, r3
 800c142:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800c144:	4413      	add	r3, r2
 800c146:	64bb      	str	r3, [r7, #72]	; 0x48
 800c148:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c14c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c150:	681b      	ldr	r3, [r3, #0]
 800c152:	781b      	ldrb	r3, [r3, #0]
 800c154:	011a      	lsls	r2, r3, #4
 800c156:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800c158:	4413      	add	r3, r2
 800c15a:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800c15e:	647b      	str	r3, [r7, #68]	; 0x44
 800c160:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800c162:	881b      	ldrh	r3, [r3, #0]
 800c164:	b29b      	uxth	r3, r3
 800c166:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800c16a:	b29a      	uxth	r2, r3
 800c16c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800c16e:	801a      	strh	r2, [r3, #0]
 800c170:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c174:	2b3e      	cmp	r3, #62	; 0x3e
 800c176:	d921      	bls.n	800c1bc <USB_EPStartXfer+0x5f8>
 800c178:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c17c:	095b      	lsrs	r3, r3, #5
 800c17e:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 800c182:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c186:	f003 031f 	and.w	r3, r3, #31
 800c18a:	2b00      	cmp	r3, #0
 800c18c:	d104      	bne.n	800c198 <USB_EPStartXfer+0x5d4>
 800c18e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800c192:	3b01      	subs	r3, #1
 800c194:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 800c198:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800c19a:	881b      	ldrh	r3, [r3, #0]
 800c19c:	b29a      	uxth	r2, r3
 800c19e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800c1a2:	b29b      	uxth	r3, r3
 800c1a4:	029b      	lsls	r3, r3, #10
 800c1a6:	b29b      	uxth	r3, r3
 800c1a8:	4313      	orrs	r3, r2
 800c1aa:	b29b      	uxth	r3, r3
 800c1ac:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800c1b0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800c1b4:	b29a      	uxth	r2, r3
 800c1b6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800c1b8:	801a      	strh	r2, [r3, #0]
 800c1ba:	e056      	b.n	800c26a <USB_EPStartXfer+0x6a6>
 800c1bc:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c1c0:	2b00      	cmp	r3, #0
 800c1c2:	d10a      	bne.n	800c1da <USB_EPStartXfer+0x616>
 800c1c4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800c1c6:	881b      	ldrh	r3, [r3, #0]
 800c1c8:	b29b      	uxth	r3, r3
 800c1ca:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800c1ce:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800c1d2:	b29a      	uxth	r2, r3
 800c1d4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800c1d6:	801a      	strh	r2, [r3, #0]
 800c1d8:	e047      	b.n	800c26a <USB_EPStartXfer+0x6a6>
 800c1da:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c1de:	085b      	lsrs	r3, r3, #1
 800c1e0:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 800c1e4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c1e8:	f003 0301 	and.w	r3, r3, #1
 800c1ec:	2b00      	cmp	r3, #0
 800c1ee:	d004      	beq.n	800c1fa <USB_EPStartXfer+0x636>
 800c1f0:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800c1f4:	3301      	adds	r3, #1
 800c1f6:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 800c1fa:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800c1fc:	881b      	ldrh	r3, [r3, #0]
 800c1fe:	b29a      	uxth	r2, r3
 800c200:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800c204:	b29b      	uxth	r3, r3
 800c206:	029b      	lsls	r3, r3, #10
 800c208:	b29b      	uxth	r3, r3
 800c20a:	4313      	orrs	r3, r2
 800c20c:	b29a      	uxth	r2, r3
 800c20e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800c210:	801a      	strh	r2, [r3, #0]
 800c212:	e02a      	b.n	800c26a <USB_EPStartXfer+0x6a6>
 800c214:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c218:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c21c:	681b      	ldr	r3, [r3, #0]
 800c21e:	785b      	ldrb	r3, [r3, #1]
 800c220:	2b01      	cmp	r3, #1
 800c222:	d122      	bne.n	800c26a <USB_EPStartXfer+0x6a6>
 800c224:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c228:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800c22c:	681b      	ldr	r3, [r3, #0]
 800c22e:	653b      	str	r3, [r7, #80]	; 0x50
 800c230:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c234:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800c238:	681b      	ldr	r3, [r3, #0]
 800c23a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800c23e:	b29b      	uxth	r3, r3
 800c240:	461a      	mov	r2, r3
 800c242:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800c244:	4413      	add	r3, r2
 800c246:	653b      	str	r3, [r7, #80]	; 0x50
 800c248:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c24c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c250:	681b      	ldr	r3, [r3, #0]
 800c252:	781b      	ldrb	r3, [r3, #0]
 800c254:	011a      	lsls	r2, r3, #4
 800c256:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800c258:	4413      	add	r3, r2
 800c25a:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800c25e:	64fb      	str	r3, [r7, #76]	; 0x4c
 800c260:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c264:	b29a      	uxth	r2, r3
 800c266:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800c268:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 800c26a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c26e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c272:	681b      	ldr	r3, [r3, #0]
 800c274:	891b      	ldrh	r3, [r3, #8]
 800c276:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800c27a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c27e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c282:	681b      	ldr	r3, [r3, #0]
 800c284:	6959      	ldr	r1, [r3, #20]
 800c286:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c28a:	b29b      	uxth	r3, r3
 800c28c:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 800c290:	f507 7084 	add.w	r0, r7, #264	; 0x108
 800c294:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 800c298:	6800      	ldr	r0, [r0, #0]
 800c29a:	f001 f982 	bl	800d5a2 <USB_WritePMA>
            ep->xfer_buff += len;
 800c29e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c2a2:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c2a6:	681b      	ldr	r3, [r3, #0]
 800c2a8:	695a      	ldr	r2, [r3, #20]
 800c2aa:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c2ae:	441a      	add	r2, r3
 800c2b0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c2b4:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c2b8:	681b      	ldr	r3, [r3, #0]
 800c2ba:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 800c2bc:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c2c0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c2c4:	681b      	ldr	r3, [r3, #0]
 800c2c6:	6a1a      	ldr	r2, [r3, #32]
 800c2c8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c2cc:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c2d0:	681b      	ldr	r3, [r3, #0]
 800c2d2:	691b      	ldr	r3, [r3, #16]
 800c2d4:	429a      	cmp	r2, r3
 800c2d6:	d90f      	bls.n	800c2f8 <USB_EPStartXfer+0x734>
            {
              ep->xfer_len_db -= len;
 800c2d8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c2dc:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c2e0:	681b      	ldr	r3, [r3, #0]
 800c2e2:	6a1a      	ldr	r2, [r3, #32]
 800c2e4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c2e8:	1ad2      	subs	r2, r2, r3
 800c2ea:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c2ee:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c2f2:	681b      	ldr	r3, [r3, #0]
 800c2f4:	621a      	str	r2, [r3, #32]
 800c2f6:	e00e      	b.n	800c316 <USB_EPStartXfer+0x752>
            }
            else
            {
              len = ep->xfer_len_db;
 800c2f8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c2fc:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c300:	681b      	ldr	r3, [r3, #0]
 800c302:	6a1b      	ldr	r3, [r3, #32]
 800c304:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
              ep->xfer_len_db = 0U;
 800c308:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c30c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c310:	681b      	ldr	r3, [r3, #0]
 800c312:	2200      	movs	r2, #0
 800c314:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800c316:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c31a:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800c31e:	681b      	ldr	r3, [r3, #0]
 800c320:	643b      	str	r3, [r7, #64]	; 0x40
 800c322:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c326:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c32a:	681b      	ldr	r3, [r3, #0]
 800c32c:	785b      	ldrb	r3, [r3, #1]
 800c32e:	2b00      	cmp	r3, #0
 800c330:	d177      	bne.n	800c422 <USB_EPStartXfer+0x85e>
 800c332:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c336:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800c33a:	681b      	ldr	r3, [r3, #0]
 800c33c:	63bb      	str	r3, [r7, #56]	; 0x38
 800c33e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c342:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800c346:	681b      	ldr	r3, [r3, #0]
 800c348:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800c34c:	b29b      	uxth	r3, r3
 800c34e:	461a      	mov	r2, r3
 800c350:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c352:	4413      	add	r3, r2
 800c354:	63bb      	str	r3, [r7, #56]	; 0x38
 800c356:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c35a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c35e:	681b      	ldr	r3, [r3, #0]
 800c360:	781b      	ldrb	r3, [r3, #0]
 800c362:	011a      	lsls	r2, r3, #4
 800c364:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c366:	4413      	add	r3, r2
 800c368:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800c36c:	637b      	str	r3, [r7, #52]	; 0x34
 800c36e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c370:	881b      	ldrh	r3, [r3, #0]
 800c372:	b29b      	uxth	r3, r3
 800c374:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800c378:	b29a      	uxth	r2, r3
 800c37a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c37c:	801a      	strh	r2, [r3, #0]
 800c37e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c382:	2b3e      	cmp	r3, #62	; 0x3e
 800c384:	d921      	bls.n	800c3ca <USB_EPStartXfer+0x806>
 800c386:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c38a:	095b      	lsrs	r3, r3, #5
 800c38c:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 800c390:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c394:	f003 031f 	and.w	r3, r3, #31
 800c398:	2b00      	cmp	r3, #0
 800c39a:	d104      	bne.n	800c3a6 <USB_EPStartXfer+0x7e2>
 800c39c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800c3a0:	3b01      	subs	r3, #1
 800c3a2:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 800c3a6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c3a8:	881b      	ldrh	r3, [r3, #0]
 800c3aa:	b29a      	uxth	r2, r3
 800c3ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800c3b0:	b29b      	uxth	r3, r3
 800c3b2:	029b      	lsls	r3, r3, #10
 800c3b4:	b29b      	uxth	r3, r3
 800c3b6:	4313      	orrs	r3, r2
 800c3b8:	b29b      	uxth	r3, r3
 800c3ba:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800c3be:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800c3c2:	b29a      	uxth	r2, r3
 800c3c4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c3c6:	801a      	strh	r2, [r3, #0]
 800c3c8:	e050      	b.n	800c46c <USB_EPStartXfer+0x8a8>
 800c3ca:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c3ce:	2b00      	cmp	r3, #0
 800c3d0:	d10a      	bne.n	800c3e8 <USB_EPStartXfer+0x824>
 800c3d2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c3d4:	881b      	ldrh	r3, [r3, #0]
 800c3d6:	b29b      	uxth	r3, r3
 800c3d8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800c3dc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800c3e0:	b29a      	uxth	r2, r3
 800c3e2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c3e4:	801a      	strh	r2, [r3, #0]
 800c3e6:	e041      	b.n	800c46c <USB_EPStartXfer+0x8a8>
 800c3e8:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c3ec:	085b      	lsrs	r3, r3, #1
 800c3ee:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 800c3f2:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c3f6:	f003 0301 	and.w	r3, r3, #1
 800c3fa:	2b00      	cmp	r3, #0
 800c3fc:	d004      	beq.n	800c408 <USB_EPStartXfer+0x844>
 800c3fe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800c402:	3301      	adds	r3, #1
 800c404:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 800c408:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c40a:	881b      	ldrh	r3, [r3, #0]
 800c40c:	b29a      	uxth	r2, r3
 800c40e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800c412:	b29b      	uxth	r3, r3
 800c414:	029b      	lsls	r3, r3, #10
 800c416:	b29b      	uxth	r3, r3
 800c418:	4313      	orrs	r3, r2
 800c41a:	b29a      	uxth	r2, r3
 800c41c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c41e:	801a      	strh	r2, [r3, #0]
 800c420:	e024      	b.n	800c46c <USB_EPStartXfer+0x8a8>
 800c422:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c426:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c42a:	681b      	ldr	r3, [r3, #0]
 800c42c:	785b      	ldrb	r3, [r3, #1]
 800c42e:	2b01      	cmp	r3, #1
 800c430:	d11c      	bne.n	800c46c <USB_EPStartXfer+0x8a8>
 800c432:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c436:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800c43a:	681b      	ldr	r3, [r3, #0]
 800c43c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800c440:	b29b      	uxth	r3, r3
 800c442:	461a      	mov	r2, r3
 800c444:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800c446:	4413      	add	r3, r2
 800c448:	643b      	str	r3, [r7, #64]	; 0x40
 800c44a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c44e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c452:	681b      	ldr	r3, [r3, #0]
 800c454:	781b      	ldrb	r3, [r3, #0]
 800c456:	011a      	lsls	r2, r3, #4
 800c458:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800c45a:	4413      	add	r3, r2
 800c45c:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800c460:	63fb      	str	r3, [r7, #60]	; 0x3c
 800c462:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c466:	b29a      	uxth	r2, r3
 800c468:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c46a:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 800c46c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c470:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c474:	681b      	ldr	r3, [r3, #0]
 800c476:	895b      	ldrh	r3, [r3, #10]
 800c478:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800c47c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c480:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c484:	681b      	ldr	r3, [r3, #0]
 800c486:	6959      	ldr	r1, [r3, #20]
 800c488:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c48c:	b29b      	uxth	r3, r3
 800c48e:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 800c492:	f507 7084 	add.w	r0, r7, #264	; 0x108
 800c496:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 800c49a:	6800      	ldr	r0, [r0, #0]
 800c49c:	f001 f881 	bl	800d5a2 <USB_WritePMA>
 800c4a0:	e227      	b.n	800c8f2 <USB_EPStartXfer+0xd2e>
          }
        }
        /* auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer */
        else
        {
          len = ep->xfer_len_db;
 800c4a2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c4a6:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c4aa:	681b      	ldr	r3, [r3, #0]
 800c4ac:	6a1b      	ldr	r3, [r3, #32]
 800c4ae:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104

          /* disable double buffer mode for Bulk endpoint */
          PCD_CLEAR_BULK_EP_DBUF(USBx, ep->num);
 800c4b2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c4b6:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800c4ba:	681a      	ldr	r2, [r3, #0]
 800c4bc:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c4c0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c4c4:	681b      	ldr	r3, [r3, #0]
 800c4c6:	781b      	ldrb	r3, [r3, #0]
 800c4c8:	009b      	lsls	r3, r3, #2
 800c4ca:	4413      	add	r3, r2
 800c4cc:	881b      	ldrh	r3, [r3, #0]
 800c4ce:	b29b      	uxth	r3, r3
 800c4d0:	f423 43e2 	bic.w	r3, r3, #28928	; 0x7100
 800c4d4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800c4d8:	f8a7 3062 	strh.w	r3, [r7, #98]	; 0x62
 800c4dc:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c4e0:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800c4e4:	681a      	ldr	r2, [r3, #0]
 800c4e6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c4ea:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c4ee:	681b      	ldr	r3, [r3, #0]
 800c4f0:	781b      	ldrb	r3, [r3, #0]
 800c4f2:	009b      	lsls	r3, r3, #2
 800c4f4:	441a      	add	r2, r3
 800c4f6:	f8b7 3062 	ldrh.w	r3, [r7, #98]	; 0x62
 800c4fa:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800c4fe:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800c502:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800c506:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c50a:	b29b      	uxth	r3, r3
 800c50c:	8013      	strh	r3, [r2, #0]

          /* Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 800c50e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c512:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800c516:	681b      	ldr	r3, [r3, #0]
 800c518:	65fb      	str	r3, [r7, #92]	; 0x5c
 800c51a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c51e:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800c522:	681b      	ldr	r3, [r3, #0]
 800c524:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800c528:	b29b      	uxth	r3, r3
 800c52a:	461a      	mov	r2, r3
 800c52c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800c52e:	4413      	add	r3, r2
 800c530:	65fb      	str	r3, [r7, #92]	; 0x5c
 800c532:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c536:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c53a:	681b      	ldr	r3, [r3, #0]
 800c53c:	781b      	ldrb	r3, [r3, #0]
 800c53e:	011a      	lsls	r2, r3, #4
 800c540:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800c542:	4413      	add	r3, r2
 800c544:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800c548:	65bb      	str	r3, [r7, #88]	; 0x58
 800c54a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c54e:	b29a      	uxth	r2, r3
 800c550:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800c552:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 800c554:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c558:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c55c:	681b      	ldr	r3, [r3, #0]
 800c55e:	891b      	ldrh	r3, [r3, #8]
 800c560:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800c564:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c568:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c56c:	681b      	ldr	r3, [r3, #0]
 800c56e:	6959      	ldr	r1, [r3, #20]
 800c570:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c574:	b29b      	uxth	r3, r3
 800c576:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 800c57a:	f507 7084 	add.w	r0, r7, #264	; 0x108
 800c57e:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 800c582:	6800      	ldr	r0, [r0, #0]
 800c584:	f001 f80d 	bl	800d5a2 <USB_WritePMA>
 800c588:	e1b3      	b.n	800c8f2 <USB_EPStartXfer+0xd2e>
        }
      }
      else /* manage isochronous double buffer IN mode */
      {
        /* each Time to write in PMA xfer_len_db will */
        ep->xfer_len_db -= len;
 800c58a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c58e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c592:	681b      	ldr	r3, [r3, #0]
 800c594:	6a1a      	ldr	r2, [r3, #32]
 800c596:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c59a:	1ad2      	subs	r2, r2, r3
 800c59c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c5a0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c5a4:	681b      	ldr	r3, [r3, #0]
 800c5a6:	621a      	str	r2, [r3, #32]

        /* Fill the data buffer */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 800c5a8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c5ac:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800c5b0:	681a      	ldr	r2, [r3, #0]
 800c5b2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c5b6:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c5ba:	681b      	ldr	r3, [r3, #0]
 800c5bc:	781b      	ldrb	r3, [r3, #0]
 800c5be:	009b      	lsls	r3, r3, #2
 800c5c0:	4413      	add	r3, r2
 800c5c2:	881b      	ldrh	r3, [r3, #0]
 800c5c4:	b29b      	uxth	r3, r3
 800c5c6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c5ca:	2b00      	cmp	r3, #0
 800c5cc:	f000 80c6 	beq.w	800c75c <USB_EPStartXfer+0xb98>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800c5d0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c5d4:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800c5d8:	681b      	ldr	r3, [r3, #0]
 800c5da:	673b      	str	r3, [r7, #112]	; 0x70
 800c5dc:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c5e0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c5e4:	681b      	ldr	r3, [r3, #0]
 800c5e6:	785b      	ldrb	r3, [r3, #1]
 800c5e8:	2b00      	cmp	r3, #0
 800c5ea:	d177      	bne.n	800c6dc <USB_EPStartXfer+0xb18>
 800c5ec:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c5f0:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800c5f4:	681b      	ldr	r3, [r3, #0]
 800c5f6:	66bb      	str	r3, [r7, #104]	; 0x68
 800c5f8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c5fc:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800c600:	681b      	ldr	r3, [r3, #0]
 800c602:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800c606:	b29b      	uxth	r3, r3
 800c608:	461a      	mov	r2, r3
 800c60a:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800c60c:	4413      	add	r3, r2
 800c60e:	66bb      	str	r3, [r7, #104]	; 0x68
 800c610:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c614:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c618:	681b      	ldr	r3, [r3, #0]
 800c61a:	781b      	ldrb	r3, [r3, #0]
 800c61c:	011a      	lsls	r2, r3, #4
 800c61e:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800c620:	4413      	add	r3, r2
 800c622:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800c626:	667b      	str	r3, [r7, #100]	; 0x64
 800c628:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800c62a:	881b      	ldrh	r3, [r3, #0]
 800c62c:	b29b      	uxth	r3, r3
 800c62e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800c632:	b29a      	uxth	r2, r3
 800c634:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800c636:	801a      	strh	r2, [r3, #0]
 800c638:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c63c:	2b3e      	cmp	r3, #62	; 0x3e
 800c63e:	d921      	bls.n	800c684 <USB_EPStartXfer+0xac0>
 800c640:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c644:	095b      	lsrs	r3, r3, #5
 800c646:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 800c64a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c64e:	f003 031f 	and.w	r3, r3, #31
 800c652:	2b00      	cmp	r3, #0
 800c654:	d104      	bne.n	800c660 <USB_EPStartXfer+0xa9c>
 800c656:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 800c65a:	3b01      	subs	r3, #1
 800c65c:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 800c660:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800c662:	881b      	ldrh	r3, [r3, #0]
 800c664:	b29a      	uxth	r2, r3
 800c666:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 800c66a:	b29b      	uxth	r3, r3
 800c66c:	029b      	lsls	r3, r3, #10
 800c66e:	b29b      	uxth	r3, r3
 800c670:	4313      	orrs	r3, r2
 800c672:	b29b      	uxth	r3, r3
 800c674:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800c678:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800c67c:	b29a      	uxth	r2, r3
 800c67e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800c680:	801a      	strh	r2, [r3, #0]
 800c682:	e050      	b.n	800c726 <USB_EPStartXfer+0xb62>
 800c684:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c688:	2b00      	cmp	r3, #0
 800c68a:	d10a      	bne.n	800c6a2 <USB_EPStartXfer+0xade>
 800c68c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800c68e:	881b      	ldrh	r3, [r3, #0]
 800c690:	b29b      	uxth	r3, r3
 800c692:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800c696:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800c69a:	b29a      	uxth	r2, r3
 800c69c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800c69e:	801a      	strh	r2, [r3, #0]
 800c6a0:	e041      	b.n	800c726 <USB_EPStartXfer+0xb62>
 800c6a2:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c6a6:	085b      	lsrs	r3, r3, #1
 800c6a8:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 800c6ac:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c6b0:	f003 0301 	and.w	r3, r3, #1
 800c6b4:	2b00      	cmp	r3, #0
 800c6b6:	d004      	beq.n	800c6c2 <USB_EPStartXfer+0xafe>
 800c6b8:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 800c6bc:	3301      	adds	r3, #1
 800c6be:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 800c6c2:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800c6c4:	881b      	ldrh	r3, [r3, #0]
 800c6c6:	b29a      	uxth	r2, r3
 800c6c8:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 800c6cc:	b29b      	uxth	r3, r3
 800c6ce:	029b      	lsls	r3, r3, #10
 800c6d0:	b29b      	uxth	r3, r3
 800c6d2:	4313      	orrs	r3, r2
 800c6d4:	b29a      	uxth	r2, r3
 800c6d6:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800c6d8:	801a      	strh	r2, [r3, #0]
 800c6da:	e024      	b.n	800c726 <USB_EPStartXfer+0xb62>
 800c6dc:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c6e0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c6e4:	681b      	ldr	r3, [r3, #0]
 800c6e6:	785b      	ldrb	r3, [r3, #1]
 800c6e8:	2b01      	cmp	r3, #1
 800c6ea:	d11c      	bne.n	800c726 <USB_EPStartXfer+0xb62>
 800c6ec:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c6f0:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800c6f4:	681b      	ldr	r3, [r3, #0]
 800c6f6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800c6fa:	b29b      	uxth	r3, r3
 800c6fc:	461a      	mov	r2, r3
 800c6fe:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800c700:	4413      	add	r3, r2
 800c702:	673b      	str	r3, [r7, #112]	; 0x70
 800c704:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c708:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c70c:	681b      	ldr	r3, [r3, #0]
 800c70e:	781b      	ldrb	r3, [r3, #0]
 800c710:	011a      	lsls	r2, r3, #4
 800c712:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800c714:	4413      	add	r3, r2
 800c716:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800c71a:	66fb      	str	r3, [r7, #108]	; 0x6c
 800c71c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c720:	b29a      	uxth	r2, r3
 800c722:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800c724:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr1;
 800c726:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c72a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c72e:	681b      	ldr	r3, [r3, #0]
 800c730:	895b      	ldrh	r3, [r3, #10]
 800c732:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800c736:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c73a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c73e:	681b      	ldr	r3, [r3, #0]
 800c740:	6959      	ldr	r1, [r3, #20]
 800c742:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c746:	b29b      	uxth	r3, r3
 800c748:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 800c74c:	f507 7084 	add.w	r0, r7, #264	; 0x108
 800c750:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 800c754:	6800      	ldr	r0, [r0, #0]
 800c756:	f000 ff24 	bl	800d5a2 <USB_WritePMA>
 800c75a:	e0ca      	b.n	800c8f2 <USB_EPStartXfer+0xd2e>
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800c75c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c760:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c764:	681b      	ldr	r3, [r3, #0]
 800c766:	785b      	ldrb	r3, [r3, #1]
 800c768:	2b00      	cmp	r3, #0
 800c76a:	d177      	bne.n	800c85c <USB_EPStartXfer+0xc98>
 800c76c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c770:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800c774:	681b      	ldr	r3, [r3, #0]
 800c776:	67fb      	str	r3, [r7, #124]	; 0x7c
 800c778:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c77c:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800c780:	681b      	ldr	r3, [r3, #0]
 800c782:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800c786:	b29b      	uxth	r3, r3
 800c788:	461a      	mov	r2, r3
 800c78a:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800c78c:	4413      	add	r3, r2
 800c78e:	67fb      	str	r3, [r7, #124]	; 0x7c
 800c790:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c794:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c798:	681b      	ldr	r3, [r3, #0]
 800c79a:	781b      	ldrb	r3, [r3, #0]
 800c79c:	011a      	lsls	r2, r3, #4
 800c79e:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800c7a0:	4413      	add	r3, r2
 800c7a2:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800c7a6:	67bb      	str	r3, [r7, #120]	; 0x78
 800c7a8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800c7aa:	881b      	ldrh	r3, [r3, #0]
 800c7ac:	b29b      	uxth	r3, r3
 800c7ae:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800c7b2:	b29a      	uxth	r2, r3
 800c7b4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800c7b6:	801a      	strh	r2, [r3, #0]
 800c7b8:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c7bc:	2b3e      	cmp	r3, #62	; 0x3e
 800c7be:	d921      	bls.n	800c804 <USB_EPStartXfer+0xc40>
 800c7c0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c7c4:	095b      	lsrs	r3, r3, #5
 800c7c6:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 800c7ca:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c7ce:	f003 031f 	and.w	r3, r3, #31
 800c7d2:	2b00      	cmp	r3, #0
 800c7d4:	d104      	bne.n	800c7e0 <USB_EPStartXfer+0xc1c>
 800c7d6:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 800c7da:	3b01      	subs	r3, #1
 800c7dc:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 800c7e0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800c7e2:	881b      	ldrh	r3, [r3, #0]
 800c7e4:	b29a      	uxth	r2, r3
 800c7e6:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 800c7ea:	b29b      	uxth	r3, r3
 800c7ec:	029b      	lsls	r3, r3, #10
 800c7ee:	b29b      	uxth	r3, r3
 800c7f0:	4313      	orrs	r3, r2
 800c7f2:	b29b      	uxth	r3, r3
 800c7f4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800c7f8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800c7fc:	b29a      	uxth	r2, r3
 800c7fe:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800c800:	801a      	strh	r2, [r3, #0]
 800c802:	e05c      	b.n	800c8be <USB_EPStartXfer+0xcfa>
 800c804:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c808:	2b00      	cmp	r3, #0
 800c80a:	d10a      	bne.n	800c822 <USB_EPStartXfer+0xc5e>
 800c80c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800c80e:	881b      	ldrh	r3, [r3, #0]
 800c810:	b29b      	uxth	r3, r3
 800c812:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800c816:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800c81a:	b29a      	uxth	r2, r3
 800c81c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800c81e:	801a      	strh	r2, [r3, #0]
 800c820:	e04d      	b.n	800c8be <USB_EPStartXfer+0xcfa>
 800c822:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c826:	085b      	lsrs	r3, r3, #1
 800c828:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 800c82c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c830:	f003 0301 	and.w	r3, r3, #1
 800c834:	2b00      	cmp	r3, #0
 800c836:	d004      	beq.n	800c842 <USB_EPStartXfer+0xc7e>
 800c838:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 800c83c:	3301      	adds	r3, #1
 800c83e:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 800c842:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800c844:	881b      	ldrh	r3, [r3, #0]
 800c846:	b29a      	uxth	r2, r3
 800c848:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 800c84c:	b29b      	uxth	r3, r3
 800c84e:	029b      	lsls	r3, r3, #10
 800c850:	b29b      	uxth	r3, r3
 800c852:	4313      	orrs	r3, r2
 800c854:	b29a      	uxth	r2, r3
 800c856:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800c858:	801a      	strh	r2, [r3, #0]
 800c85a:	e030      	b.n	800c8be <USB_EPStartXfer+0xcfa>
 800c85c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c860:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c864:	681b      	ldr	r3, [r3, #0]
 800c866:	785b      	ldrb	r3, [r3, #1]
 800c868:	2b01      	cmp	r3, #1
 800c86a:	d128      	bne.n	800c8be <USB_EPStartXfer+0xcfa>
 800c86c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c870:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800c874:	681b      	ldr	r3, [r3, #0]
 800c876:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800c87a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c87e:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800c882:	681b      	ldr	r3, [r3, #0]
 800c884:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800c888:	b29b      	uxth	r3, r3
 800c88a:	461a      	mov	r2, r3
 800c88c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800c890:	4413      	add	r3, r2
 800c892:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800c896:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c89a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c89e:	681b      	ldr	r3, [r3, #0]
 800c8a0:	781b      	ldrb	r3, [r3, #0]
 800c8a2:	011a      	lsls	r2, r3, #4
 800c8a4:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800c8a8:	4413      	add	r3, r2
 800c8aa:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800c8ae:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800c8b2:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c8b6:	b29a      	uxth	r2, r3
 800c8b8:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800c8bc:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 800c8be:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c8c2:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c8c6:	681b      	ldr	r3, [r3, #0]
 800c8c8:	891b      	ldrh	r3, [r3, #8]
 800c8ca:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800c8ce:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c8d2:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c8d6:	681b      	ldr	r3, [r3, #0]
 800c8d8:	6959      	ldr	r1, [r3, #20]
 800c8da:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c8de:	b29b      	uxth	r3, r3
 800c8e0:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 800c8e4:	f507 7084 	add.w	r0, r7, #264	; 0x108
 800c8e8:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 800c8ec:	6800      	ldr	r0, [r0, #0]
 800c8ee:	f000 fe58 	bl	800d5a2 <USB_WritePMA>
        }
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 800c8f2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c8f6:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800c8fa:	681a      	ldr	r2, [r3, #0]
 800c8fc:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c900:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c904:	681b      	ldr	r3, [r3, #0]
 800c906:	781b      	ldrb	r3, [r3, #0]
 800c908:	009b      	lsls	r3, r3, #2
 800c90a:	4413      	add	r3, r2
 800c90c:	881b      	ldrh	r3, [r3, #0]
 800c90e:	b29b      	uxth	r3, r3
 800c910:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800c914:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800c918:	817b      	strh	r3, [r7, #10]
 800c91a:	897b      	ldrh	r3, [r7, #10]
 800c91c:	f083 0310 	eor.w	r3, r3, #16
 800c920:	817b      	strh	r3, [r7, #10]
 800c922:	897b      	ldrh	r3, [r7, #10]
 800c924:	f083 0320 	eor.w	r3, r3, #32
 800c928:	817b      	strh	r3, [r7, #10]
 800c92a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c92e:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800c932:	681a      	ldr	r2, [r3, #0]
 800c934:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c938:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c93c:	681b      	ldr	r3, [r3, #0]
 800c93e:	781b      	ldrb	r3, [r3, #0]
 800c940:	009b      	lsls	r3, r3, #2
 800c942:	441a      	add	r2, r3
 800c944:	897b      	ldrh	r3, [r7, #10]
 800c946:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800c94a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800c94e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800c952:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c956:	b29b      	uxth	r3, r3
 800c958:	8013      	strh	r3, [r2, #0]
 800c95a:	f000 bcde 	b.w	800d31a <USB_EPStartXfer+0x1756>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 800c95e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c962:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c966:	681b      	ldr	r3, [r3, #0]
 800c968:	7b1b      	ldrb	r3, [r3, #12]
 800c96a:	2b00      	cmp	r3, #0
 800c96c:	f040 80bb 	bne.w	800cae6 <USB_EPStartXfer+0xf22>
    {
      /* Multi packet transfer */
      if (ep->xfer_len > ep->maxpacket)
 800c970:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c974:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c978:	681b      	ldr	r3, [r3, #0]
 800c97a:	699a      	ldr	r2, [r3, #24]
 800c97c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c980:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c984:	681b      	ldr	r3, [r3, #0]
 800c986:	691b      	ldr	r3, [r3, #16]
 800c988:	429a      	cmp	r2, r3
 800c98a:	d917      	bls.n	800c9bc <USB_EPStartXfer+0xdf8>
      {
        len = ep->maxpacket;
 800c98c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c990:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c994:	681b      	ldr	r3, [r3, #0]
 800c996:	691b      	ldr	r3, [r3, #16]
 800c998:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
        ep->xfer_len -= len;
 800c99c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c9a0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c9a4:	681b      	ldr	r3, [r3, #0]
 800c9a6:	699a      	ldr	r2, [r3, #24]
 800c9a8:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c9ac:	1ad2      	subs	r2, r2, r3
 800c9ae:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c9b2:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c9b6:	681b      	ldr	r3, [r3, #0]
 800c9b8:	619a      	str	r2, [r3, #24]
 800c9ba:	e00e      	b.n	800c9da <USB_EPStartXfer+0xe16>
      }
      else
      {
        len = ep->xfer_len;
 800c9bc:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c9c0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c9c4:	681b      	ldr	r3, [r3, #0]
 800c9c6:	699b      	ldr	r3, [r3, #24]
 800c9c8:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
        ep->xfer_len = 0U;
 800c9cc:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c9d0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c9d4:	681b      	ldr	r3, [r3, #0]
 800c9d6:	2200      	movs	r2, #0
 800c9d8:	619a      	str	r2, [r3, #24]
      }
      /* configure and validate Rx endpoint */
      PCD_SET_EP_RX_CNT(USBx, ep->num, len);
 800c9da:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c9de:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800c9e2:	681b      	ldr	r3, [r3, #0]
 800c9e4:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800c9e8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c9ec:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800c9f0:	681b      	ldr	r3, [r3, #0]
 800c9f2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800c9f6:	b29b      	uxth	r3, r3
 800c9f8:	461a      	mov	r2, r3
 800c9fa:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800c9fe:	4413      	add	r3, r2
 800ca00:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800ca04:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ca08:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800ca0c:	681b      	ldr	r3, [r3, #0]
 800ca0e:	781b      	ldrb	r3, [r3, #0]
 800ca10:	011a      	lsls	r2, r3, #4
 800ca12:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800ca16:	4413      	add	r3, r2
 800ca18:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800ca1c:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 800ca20:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800ca24:	881b      	ldrh	r3, [r3, #0]
 800ca26:	b29b      	uxth	r3, r3
 800ca28:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800ca2c:	b29a      	uxth	r2, r3
 800ca2e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800ca32:	801a      	strh	r2, [r3, #0]
 800ca34:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ca38:	2b3e      	cmp	r3, #62	; 0x3e
 800ca3a:	d924      	bls.n	800ca86 <USB_EPStartXfer+0xec2>
 800ca3c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ca40:	095b      	lsrs	r3, r3, #5
 800ca42:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800ca46:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ca4a:	f003 031f 	and.w	r3, r3, #31
 800ca4e:	2b00      	cmp	r3, #0
 800ca50:	d104      	bne.n	800ca5c <USB_EPStartXfer+0xe98>
 800ca52:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800ca56:	3b01      	subs	r3, #1
 800ca58:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800ca5c:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800ca60:	881b      	ldrh	r3, [r3, #0]
 800ca62:	b29a      	uxth	r2, r3
 800ca64:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800ca68:	b29b      	uxth	r3, r3
 800ca6a:	029b      	lsls	r3, r3, #10
 800ca6c:	b29b      	uxth	r3, r3
 800ca6e:	4313      	orrs	r3, r2
 800ca70:	b29b      	uxth	r3, r3
 800ca72:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800ca76:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800ca7a:	b29a      	uxth	r2, r3
 800ca7c:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800ca80:	801a      	strh	r2, [r3, #0]
 800ca82:	f000 bc10 	b.w	800d2a6 <USB_EPStartXfer+0x16e2>
 800ca86:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ca8a:	2b00      	cmp	r3, #0
 800ca8c:	d10c      	bne.n	800caa8 <USB_EPStartXfer+0xee4>
 800ca8e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800ca92:	881b      	ldrh	r3, [r3, #0]
 800ca94:	b29b      	uxth	r3, r3
 800ca96:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800ca9a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800ca9e:	b29a      	uxth	r2, r3
 800caa0:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800caa4:	801a      	strh	r2, [r3, #0]
 800caa6:	e3fe      	b.n	800d2a6 <USB_EPStartXfer+0x16e2>
 800caa8:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800caac:	085b      	lsrs	r3, r3, #1
 800caae:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800cab2:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800cab6:	f003 0301 	and.w	r3, r3, #1
 800caba:	2b00      	cmp	r3, #0
 800cabc:	d004      	beq.n	800cac8 <USB_EPStartXfer+0xf04>
 800cabe:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800cac2:	3301      	adds	r3, #1
 800cac4:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800cac8:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800cacc:	881b      	ldrh	r3, [r3, #0]
 800cace:	b29a      	uxth	r2, r3
 800cad0:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800cad4:	b29b      	uxth	r3, r3
 800cad6:	029b      	lsls	r3, r3, #10
 800cad8:	b29b      	uxth	r3, r3
 800cada:	4313      	orrs	r3, r2
 800cadc:	b29a      	uxth	r2, r3
 800cade:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800cae2:	801a      	strh	r2, [r3, #0]
 800cae4:	e3df      	b.n	800d2a6 <USB_EPStartXfer+0x16e2>
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
      /* Set the Double buffer counter */
      if (ep->type == EP_TYPE_BULK)
 800cae6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800caea:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800caee:	681b      	ldr	r3, [r3, #0]
 800caf0:	78db      	ldrb	r3, [r3, #3]
 800caf2:	2b02      	cmp	r3, #2
 800caf4:	f040 8218 	bne.w	800cf28 <USB_EPStartXfer+0x1364>
      {
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 800caf8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800cafc:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800cb00:	681b      	ldr	r3, [r3, #0]
 800cb02:	785b      	ldrb	r3, [r3, #1]
 800cb04:	2b00      	cmp	r3, #0
 800cb06:	f040 809d 	bne.w	800cc44 <USB_EPStartXfer+0x1080>
 800cb0a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800cb0e:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800cb12:	681b      	ldr	r3, [r3, #0]
 800cb14:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800cb18:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800cb1c:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800cb20:	681b      	ldr	r3, [r3, #0]
 800cb22:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800cb26:	b29b      	uxth	r3, r3
 800cb28:	461a      	mov	r2, r3
 800cb2a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800cb2e:	4413      	add	r3, r2
 800cb30:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800cb34:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800cb38:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800cb3c:	681b      	ldr	r3, [r3, #0]
 800cb3e:	781b      	ldrb	r3, [r3, #0]
 800cb40:	011a      	lsls	r2, r3, #4
 800cb42:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800cb46:	4413      	add	r3, r2
 800cb48:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800cb4c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 800cb50:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800cb54:	881b      	ldrh	r3, [r3, #0]
 800cb56:	b29b      	uxth	r3, r3
 800cb58:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800cb5c:	b29a      	uxth	r2, r3
 800cb5e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800cb62:	801a      	strh	r2, [r3, #0]
 800cb64:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800cb68:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800cb6c:	681b      	ldr	r3, [r3, #0]
 800cb6e:	691b      	ldr	r3, [r3, #16]
 800cb70:	2b3e      	cmp	r3, #62	; 0x3e
 800cb72:	d92b      	bls.n	800cbcc <USB_EPStartXfer+0x1008>
 800cb74:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800cb78:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800cb7c:	681b      	ldr	r3, [r3, #0]
 800cb7e:	691b      	ldr	r3, [r3, #16]
 800cb80:	095b      	lsrs	r3, r3, #5
 800cb82:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800cb86:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800cb8a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800cb8e:	681b      	ldr	r3, [r3, #0]
 800cb90:	691b      	ldr	r3, [r3, #16]
 800cb92:	f003 031f 	and.w	r3, r3, #31
 800cb96:	2b00      	cmp	r3, #0
 800cb98:	d104      	bne.n	800cba4 <USB_EPStartXfer+0xfe0>
 800cb9a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800cb9e:	3b01      	subs	r3, #1
 800cba0:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800cba4:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800cba8:	881b      	ldrh	r3, [r3, #0]
 800cbaa:	b29a      	uxth	r2, r3
 800cbac:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800cbb0:	b29b      	uxth	r3, r3
 800cbb2:	029b      	lsls	r3, r3, #10
 800cbb4:	b29b      	uxth	r3, r3
 800cbb6:	4313      	orrs	r3, r2
 800cbb8:	b29b      	uxth	r3, r3
 800cbba:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800cbbe:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800cbc2:	b29a      	uxth	r2, r3
 800cbc4:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800cbc8:	801a      	strh	r2, [r3, #0]
 800cbca:	e070      	b.n	800ccae <USB_EPStartXfer+0x10ea>
 800cbcc:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800cbd0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800cbd4:	681b      	ldr	r3, [r3, #0]
 800cbd6:	691b      	ldr	r3, [r3, #16]
 800cbd8:	2b00      	cmp	r3, #0
 800cbda:	d10c      	bne.n	800cbf6 <USB_EPStartXfer+0x1032>
 800cbdc:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800cbe0:	881b      	ldrh	r3, [r3, #0]
 800cbe2:	b29b      	uxth	r3, r3
 800cbe4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800cbe8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800cbec:	b29a      	uxth	r2, r3
 800cbee:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800cbf2:	801a      	strh	r2, [r3, #0]
 800cbf4:	e05b      	b.n	800ccae <USB_EPStartXfer+0x10ea>
 800cbf6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800cbfa:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800cbfe:	681b      	ldr	r3, [r3, #0]
 800cc00:	691b      	ldr	r3, [r3, #16]
 800cc02:	085b      	lsrs	r3, r3, #1
 800cc04:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800cc08:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800cc0c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800cc10:	681b      	ldr	r3, [r3, #0]
 800cc12:	691b      	ldr	r3, [r3, #16]
 800cc14:	f003 0301 	and.w	r3, r3, #1
 800cc18:	2b00      	cmp	r3, #0
 800cc1a:	d004      	beq.n	800cc26 <USB_EPStartXfer+0x1062>
 800cc1c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800cc20:	3301      	adds	r3, #1
 800cc22:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800cc26:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800cc2a:	881b      	ldrh	r3, [r3, #0]
 800cc2c:	b29a      	uxth	r2, r3
 800cc2e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800cc32:	b29b      	uxth	r3, r3
 800cc34:	029b      	lsls	r3, r3, #10
 800cc36:	b29b      	uxth	r3, r3
 800cc38:	4313      	orrs	r3, r2
 800cc3a:	b29a      	uxth	r2, r3
 800cc3c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800cc40:	801a      	strh	r2, [r3, #0]
 800cc42:	e034      	b.n	800ccae <USB_EPStartXfer+0x10ea>
 800cc44:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800cc48:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800cc4c:	681b      	ldr	r3, [r3, #0]
 800cc4e:	785b      	ldrb	r3, [r3, #1]
 800cc50:	2b01      	cmp	r3, #1
 800cc52:	d12c      	bne.n	800ccae <USB_EPStartXfer+0x10ea>
 800cc54:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800cc58:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800cc5c:	681b      	ldr	r3, [r3, #0]
 800cc5e:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800cc62:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800cc66:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800cc6a:	681b      	ldr	r3, [r3, #0]
 800cc6c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800cc70:	b29b      	uxth	r3, r3
 800cc72:	461a      	mov	r2, r3
 800cc74:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 800cc78:	4413      	add	r3, r2
 800cc7a:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800cc7e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800cc82:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800cc86:	681b      	ldr	r3, [r3, #0]
 800cc88:	781b      	ldrb	r3, [r3, #0]
 800cc8a:	011a      	lsls	r2, r3, #4
 800cc8c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 800cc90:	4413      	add	r3, r2
 800cc92:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800cc96:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800cc9a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800cc9e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800cca2:	681b      	ldr	r3, [r3, #0]
 800cca4:	691b      	ldr	r3, [r3, #16]
 800cca6:	b29a      	uxth	r2, r3
 800cca8:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 800ccac:	801a      	strh	r2, [r3, #0]
 800ccae:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ccb2:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800ccb6:	681b      	ldr	r3, [r3, #0]
 800ccb8:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 800ccbc:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ccc0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800ccc4:	681b      	ldr	r3, [r3, #0]
 800ccc6:	785b      	ldrb	r3, [r3, #1]
 800ccc8:	2b00      	cmp	r3, #0
 800ccca:	f040 809d 	bne.w	800ce08 <USB_EPStartXfer+0x1244>
 800ccce:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ccd2:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800ccd6:	681b      	ldr	r3, [r3, #0]
 800ccd8:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800ccdc:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800cce0:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800cce4:	681b      	ldr	r3, [r3, #0]
 800cce6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800ccea:	b29b      	uxth	r3, r3
 800ccec:	461a      	mov	r2, r3
 800ccee:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800ccf2:	4413      	add	r3, r2
 800ccf4:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800ccf8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ccfc:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800cd00:	681b      	ldr	r3, [r3, #0]
 800cd02:	781b      	ldrb	r3, [r3, #0]
 800cd04:	011a      	lsls	r2, r3, #4
 800cd06:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800cd0a:	4413      	add	r3, r2
 800cd0c:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800cd10:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 800cd14:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800cd18:	881b      	ldrh	r3, [r3, #0]
 800cd1a:	b29b      	uxth	r3, r3
 800cd1c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800cd20:	b29a      	uxth	r2, r3
 800cd22:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800cd26:	801a      	strh	r2, [r3, #0]
 800cd28:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800cd2c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800cd30:	681b      	ldr	r3, [r3, #0]
 800cd32:	691b      	ldr	r3, [r3, #16]
 800cd34:	2b3e      	cmp	r3, #62	; 0x3e
 800cd36:	d92b      	bls.n	800cd90 <USB_EPStartXfer+0x11cc>
 800cd38:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800cd3c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800cd40:	681b      	ldr	r3, [r3, #0]
 800cd42:	691b      	ldr	r3, [r3, #16]
 800cd44:	095b      	lsrs	r3, r3, #5
 800cd46:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800cd4a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800cd4e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800cd52:	681b      	ldr	r3, [r3, #0]
 800cd54:	691b      	ldr	r3, [r3, #16]
 800cd56:	f003 031f 	and.w	r3, r3, #31
 800cd5a:	2b00      	cmp	r3, #0
 800cd5c:	d104      	bne.n	800cd68 <USB_EPStartXfer+0x11a4>
 800cd5e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800cd62:	3b01      	subs	r3, #1
 800cd64:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800cd68:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800cd6c:	881b      	ldrh	r3, [r3, #0]
 800cd6e:	b29a      	uxth	r2, r3
 800cd70:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800cd74:	b29b      	uxth	r3, r3
 800cd76:	029b      	lsls	r3, r3, #10
 800cd78:	b29b      	uxth	r3, r3
 800cd7a:	4313      	orrs	r3, r2
 800cd7c:	b29b      	uxth	r3, r3
 800cd7e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800cd82:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800cd86:	b29a      	uxth	r2, r3
 800cd88:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800cd8c:	801a      	strh	r2, [r3, #0]
 800cd8e:	e069      	b.n	800ce64 <USB_EPStartXfer+0x12a0>
 800cd90:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800cd94:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800cd98:	681b      	ldr	r3, [r3, #0]
 800cd9a:	691b      	ldr	r3, [r3, #16]
 800cd9c:	2b00      	cmp	r3, #0
 800cd9e:	d10c      	bne.n	800cdba <USB_EPStartXfer+0x11f6>
 800cda0:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800cda4:	881b      	ldrh	r3, [r3, #0]
 800cda6:	b29b      	uxth	r3, r3
 800cda8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800cdac:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800cdb0:	b29a      	uxth	r2, r3
 800cdb2:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800cdb6:	801a      	strh	r2, [r3, #0]
 800cdb8:	e054      	b.n	800ce64 <USB_EPStartXfer+0x12a0>
 800cdba:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800cdbe:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800cdc2:	681b      	ldr	r3, [r3, #0]
 800cdc4:	691b      	ldr	r3, [r3, #16]
 800cdc6:	085b      	lsrs	r3, r3, #1
 800cdc8:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800cdcc:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800cdd0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800cdd4:	681b      	ldr	r3, [r3, #0]
 800cdd6:	691b      	ldr	r3, [r3, #16]
 800cdd8:	f003 0301 	and.w	r3, r3, #1
 800cddc:	2b00      	cmp	r3, #0
 800cdde:	d004      	beq.n	800cdea <USB_EPStartXfer+0x1226>
 800cde0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800cde4:	3301      	adds	r3, #1
 800cde6:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800cdea:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800cdee:	881b      	ldrh	r3, [r3, #0]
 800cdf0:	b29a      	uxth	r2, r3
 800cdf2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800cdf6:	b29b      	uxth	r3, r3
 800cdf8:	029b      	lsls	r3, r3, #10
 800cdfa:	b29b      	uxth	r3, r3
 800cdfc:	4313      	orrs	r3, r2
 800cdfe:	b29a      	uxth	r2, r3
 800ce00:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800ce04:	801a      	strh	r2, [r3, #0]
 800ce06:	e02d      	b.n	800ce64 <USB_EPStartXfer+0x12a0>
 800ce08:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ce0c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800ce10:	681b      	ldr	r3, [r3, #0]
 800ce12:	785b      	ldrb	r3, [r3, #1]
 800ce14:	2b01      	cmp	r3, #1
 800ce16:	d125      	bne.n	800ce64 <USB_EPStartXfer+0x12a0>
 800ce18:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ce1c:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800ce20:	681b      	ldr	r3, [r3, #0]
 800ce22:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800ce26:	b29b      	uxth	r3, r3
 800ce28:	461a      	mov	r2, r3
 800ce2a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800ce2e:	4413      	add	r3, r2
 800ce30:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 800ce34:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ce38:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800ce3c:	681b      	ldr	r3, [r3, #0]
 800ce3e:	781b      	ldrb	r3, [r3, #0]
 800ce40:	011a      	lsls	r2, r3, #4
 800ce42:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800ce46:	4413      	add	r3, r2
 800ce48:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800ce4c:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800ce50:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ce54:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800ce58:	681b      	ldr	r3, [r3, #0]
 800ce5a:	691b      	ldr	r3, [r3, #16]
 800ce5c:	b29a      	uxth	r2, r3
 800ce5e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800ce62:	801a      	strh	r2, [r3, #0]

        /* Coming from ISR */
        if (ep->xfer_count != 0U)
 800ce64:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ce68:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800ce6c:	681b      	ldr	r3, [r3, #0]
 800ce6e:	69db      	ldr	r3, [r3, #28]
 800ce70:	2b00      	cmp	r3, #0
 800ce72:	f000 8218 	beq.w	800d2a6 <USB_EPStartXfer+0x16e2>
        {
          /* update last value to check if there is blocking state */
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 800ce76:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ce7a:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800ce7e:	681a      	ldr	r2, [r3, #0]
 800ce80:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ce84:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800ce88:	681b      	ldr	r3, [r3, #0]
 800ce8a:	781b      	ldrb	r3, [r3, #0]
 800ce8c:	009b      	lsls	r3, r3, #2
 800ce8e:	4413      	add	r3, r2
 800ce90:	881b      	ldrh	r3, [r3, #0]
 800ce92:	f8a7 3096 	strh.w	r3, [r7, #150]	; 0x96

          /*Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 800ce96:	f8b7 3096 	ldrh.w	r3, [r7, #150]	; 0x96
 800ce9a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800ce9e:	2b00      	cmp	r3, #0
 800cea0:	d005      	beq.n	800ceae <USB_EPStartXfer+0x12ea>
 800cea2:	f8b7 3096 	ldrh.w	r3, [r7, #150]	; 0x96
 800cea6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ceaa:	2b00      	cmp	r3, #0
 800ceac:	d10d      	bne.n	800ceca <USB_EPStartXfer+0x1306>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 800ceae:	f8b7 3096 	ldrh.w	r3, [r7, #150]	; 0x96
 800ceb2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 800ceb6:	2b00      	cmp	r3, #0
 800ceb8:	f040 81f5 	bne.w	800d2a6 <USB_EPStartXfer+0x16e2>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 800cebc:	f8b7 3096 	ldrh.w	r3, [r7, #150]	; 0x96
 800cec0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800cec4:	2b00      	cmp	r3, #0
 800cec6:	f040 81ee 	bne.w	800d2a6 <USB_EPStartXfer+0x16e2>
          {
            PCD_FREE_USER_BUFFER(USBx, ep->num, 0U);
 800ceca:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800cece:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800ced2:	681a      	ldr	r2, [r3, #0]
 800ced4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ced8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800cedc:	681b      	ldr	r3, [r3, #0]
 800cede:	781b      	ldrb	r3, [r3, #0]
 800cee0:	009b      	lsls	r3, r3, #2
 800cee2:	4413      	add	r3, r2
 800cee4:	881b      	ldrh	r3, [r3, #0]
 800cee6:	b29b      	uxth	r3, r3
 800cee8:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800ceec:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800cef0:	f8a7 3094 	strh.w	r3, [r7, #148]	; 0x94
 800cef4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800cef8:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800cefc:	681a      	ldr	r2, [r3, #0]
 800cefe:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800cf02:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800cf06:	681b      	ldr	r3, [r3, #0]
 800cf08:	781b      	ldrb	r3, [r3, #0]
 800cf0a:	009b      	lsls	r3, r3, #2
 800cf0c:	441a      	add	r2, r3
 800cf0e:	f8b7 3094 	ldrh.w	r3, [r7, #148]	; 0x94
 800cf12:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800cf16:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800cf1a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800cf1e:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800cf22:	b29b      	uxth	r3, r3
 800cf24:	8013      	strh	r3, [r2, #0]
 800cf26:	e1be      	b.n	800d2a6 <USB_EPStartXfer+0x16e2>
          }
        }
      }
      /* iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 800cf28:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800cf2c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800cf30:	681b      	ldr	r3, [r3, #0]
 800cf32:	78db      	ldrb	r3, [r3, #3]
 800cf34:	2b01      	cmp	r3, #1
 800cf36:	f040 81b4 	bne.w	800d2a2 <USB_EPStartXfer+0x16de>
      {
        /* Multi packet transfer */
        if (ep->xfer_len > ep->maxpacket)
 800cf3a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800cf3e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800cf42:	681b      	ldr	r3, [r3, #0]
 800cf44:	699a      	ldr	r2, [r3, #24]
 800cf46:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800cf4a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800cf4e:	681b      	ldr	r3, [r3, #0]
 800cf50:	691b      	ldr	r3, [r3, #16]
 800cf52:	429a      	cmp	r2, r3
 800cf54:	d917      	bls.n	800cf86 <USB_EPStartXfer+0x13c2>
        {
          len = ep->maxpacket;
 800cf56:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800cf5a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800cf5e:	681b      	ldr	r3, [r3, #0]
 800cf60:	691b      	ldr	r3, [r3, #16]
 800cf62:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
          ep->xfer_len -= len;
 800cf66:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800cf6a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800cf6e:	681b      	ldr	r3, [r3, #0]
 800cf70:	699a      	ldr	r2, [r3, #24]
 800cf72:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800cf76:	1ad2      	subs	r2, r2, r3
 800cf78:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800cf7c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800cf80:	681b      	ldr	r3, [r3, #0]
 800cf82:	619a      	str	r2, [r3, #24]
 800cf84:	e00e      	b.n	800cfa4 <USB_EPStartXfer+0x13e0>
        }
        else
        {
          len = ep->xfer_len;
 800cf86:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800cf8a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800cf8e:	681b      	ldr	r3, [r3, #0]
 800cf90:	699b      	ldr	r3, [r3, #24]
 800cf92:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
          ep->xfer_len = 0U;
 800cf96:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800cf9a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800cf9e:	681b      	ldr	r3, [r3, #0]
 800cfa0:	2200      	movs	r2, #0
 800cfa2:	619a      	str	r2, [r3, #24]
        }
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, len);
 800cfa4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800cfa8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800cfac:	681b      	ldr	r3, [r3, #0]
 800cfae:	785b      	ldrb	r3, [r3, #1]
 800cfb0:	2b00      	cmp	r3, #0
 800cfb2:	f040 8085 	bne.w	800d0c0 <USB_EPStartXfer+0x14fc>
 800cfb6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800cfba:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800cfbe:	681b      	ldr	r3, [r3, #0]
 800cfc0:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800cfc4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800cfc8:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800cfcc:	681b      	ldr	r3, [r3, #0]
 800cfce:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800cfd2:	b29b      	uxth	r3, r3
 800cfd4:	461a      	mov	r2, r3
 800cfd6:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 800cfda:	4413      	add	r3, r2
 800cfdc:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800cfe0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800cfe4:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800cfe8:	681b      	ldr	r3, [r3, #0]
 800cfea:	781b      	ldrb	r3, [r3, #0]
 800cfec:	011a      	lsls	r2, r3, #4
 800cfee:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 800cff2:	4413      	add	r3, r2
 800cff4:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800cff8:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800cffc:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800d000:	881b      	ldrh	r3, [r3, #0]
 800d002:	b29b      	uxth	r3, r3
 800d004:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800d008:	b29a      	uxth	r2, r3
 800d00a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800d00e:	801a      	strh	r2, [r3, #0]
 800d010:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800d014:	2b3e      	cmp	r3, #62	; 0x3e
 800d016:	d923      	bls.n	800d060 <USB_EPStartXfer+0x149c>
 800d018:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800d01c:	095b      	lsrs	r3, r3, #5
 800d01e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 800d022:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800d026:	f003 031f 	and.w	r3, r3, #31
 800d02a:	2b00      	cmp	r3, #0
 800d02c:	d104      	bne.n	800d038 <USB_EPStartXfer+0x1474>
 800d02e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800d032:	3b01      	subs	r3, #1
 800d034:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 800d038:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800d03c:	881b      	ldrh	r3, [r3, #0]
 800d03e:	b29a      	uxth	r2, r3
 800d040:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800d044:	b29b      	uxth	r3, r3
 800d046:	029b      	lsls	r3, r3, #10
 800d048:	b29b      	uxth	r3, r3
 800d04a:	4313      	orrs	r3, r2
 800d04c:	b29b      	uxth	r3, r3
 800d04e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800d052:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800d056:	b29a      	uxth	r2, r3
 800d058:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800d05c:	801a      	strh	r2, [r3, #0]
 800d05e:	e060      	b.n	800d122 <USB_EPStartXfer+0x155e>
 800d060:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800d064:	2b00      	cmp	r3, #0
 800d066:	d10c      	bne.n	800d082 <USB_EPStartXfer+0x14be>
 800d068:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800d06c:	881b      	ldrh	r3, [r3, #0]
 800d06e:	b29b      	uxth	r3, r3
 800d070:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800d074:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800d078:	b29a      	uxth	r2, r3
 800d07a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800d07e:	801a      	strh	r2, [r3, #0]
 800d080:	e04f      	b.n	800d122 <USB_EPStartXfer+0x155e>
 800d082:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800d086:	085b      	lsrs	r3, r3, #1
 800d088:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 800d08c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800d090:	f003 0301 	and.w	r3, r3, #1
 800d094:	2b00      	cmp	r3, #0
 800d096:	d004      	beq.n	800d0a2 <USB_EPStartXfer+0x14de>
 800d098:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800d09c:	3301      	adds	r3, #1
 800d09e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 800d0a2:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800d0a6:	881b      	ldrh	r3, [r3, #0]
 800d0a8:	b29a      	uxth	r2, r3
 800d0aa:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800d0ae:	b29b      	uxth	r3, r3
 800d0b0:	029b      	lsls	r3, r3, #10
 800d0b2:	b29b      	uxth	r3, r3
 800d0b4:	4313      	orrs	r3, r2
 800d0b6:	b29a      	uxth	r2, r3
 800d0b8:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800d0bc:	801a      	strh	r2, [r3, #0]
 800d0be:	e030      	b.n	800d122 <USB_EPStartXfer+0x155e>
 800d0c0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800d0c4:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800d0c8:	681b      	ldr	r3, [r3, #0]
 800d0ca:	785b      	ldrb	r3, [r3, #1]
 800d0cc:	2b01      	cmp	r3, #1
 800d0ce:	d128      	bne.n	800d122 <USB_EPStartXfer+0x155e>
 800d0d0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800d0d4:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800d0d8:	681b      	ldr	r3, [r3, #0]
 800d0da:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 800d0de:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800d0e2:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800d0e6:	681b      	ldr	r3, [r3, #0]
 800d0e8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800d0ec:	b29b      	uxth	r3, r3
 800d0ee:	461a      	mov	r2, r3
 800d0f0:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800d0f4:	4413      	add	r3, r2
 800d0f6:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 800d0fa:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800d0fe:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800d102:	681b      	ldr	r3, [r3, #0]
 800d104:	781b      	ldrb	r3, [r3, #0]
 800d106:	011a      	lsls	r2, r3, #4
 800d108:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800d10c:	4413      	add	r3, r2
 800d10e:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800d112:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800d116:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800d11a:	b29a      	uxth	r2, r3
 800d11c:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 800d120:	801a      	strh	r2, [r3, #0]
 800d122:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800d126:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800d12a:	681b      	ldr	r3, [r3, #0]
 800d12c:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800d130:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800d134:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800d138:	681b      	ldr	r3, [r3, #0]
 800d13a:	785b      	ldrb	r3, [r3, #1]
 800d13c:	2b00      	cmp	r3, #0
 800d13e:	f040 8085 	bne.w	800d24c <USB_EPStartXfer+0x1688>
 800d142:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800d146:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800d14a:	681b      	ldr	r3, [r3, #0]
 800d14c:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 800d150:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800d154:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800d158:	681b      	ldr	r3, [r3, #0]
 800d15a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800d15e:	b29b      	uxth	r3, r3
 800d160:	461a      	mov	r2, r3
 800d162:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800d166:	4413      	add	r3, r2
 800d168:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 800d16c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800d170:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800d174:	681b      	ldr	r3, [r3, #0]
 800d176:	781b      	ldrb	r3, [r3, #0]
 800d178:	011a      	lsls	r2, r3, #4
 800d17a:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800d17e:	4413      	add	r3, r2
 800d180:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800d184:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800d188:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800d18c:	881b      	ldrh	r3, [r3, #0]
 800d18e:	b29b      	uxth	r3, r3
 800d190:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800d194:	b29a      	uxth	r2, r3
 800d196:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800d19a:	801a      	strh	r2, [r3, #0]
 800d19c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800d1a0:	2b3e      	cmp	r3, #62	; 0x3e
 800d1a2:	d923      	bls.n	800d1ec <USB_EPStartXfer+0x1628>
 800d1a4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800d1a8:	095b      	lsrs	r3, r3, #5
 800d1aa:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800d1ae:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800d1b2:	f003 031f 	and.w	r3, r3, #31
 800d1b6:	2b00      	cmp	r3, #0
 800d1b8:	d104      	bne.n	800d1c4 <USB_EPStartXfer+0x1600>
 800d1ba:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800d1be:	3b01      	subs	r3, #1
 800d1c0:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800d1c4:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800d1c8:	881b      	ldrh	r3, [r3, #0]
 800d1ca:	b29a      	uxth	r2, r3
 800d1cc:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800d1d0:	b29b      	uxth	r3, r3
 800d1d2:	029b      	lsls	r3, r3, #10
 800d1d4:	b29b      	uxth	r3, r3
 800d1d6:	4313      	orrs	r3, r2
 800d1d8:	b29b      	uxth	r3, r3
 800d1da:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800d1de:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800d1e2:	b29a      	uxth	r2, r3
 800d1e4:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800d1e8:	801a      	strh	r2, [r3, #0]
 800d1ea:	e05c      	b.n	800d2a6 <USB_EPStartXfer+0x16e2>
 800d1ec:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800d1f0:	2b00      	cmp	r3, #0
 800d1f2:	d10c      	bne.n	800d20e <USB_EPStartXfer+0x164a>
 800d1f4:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800d1f8:	881b      	ldrh	r3, [r3, #0]
 800d1fa:	b29b      	uxth	r3, r3
 800d1fc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800d200:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800d204:	b29a      	uxth	r2, r3
 800d206:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800d20a:	801a      	strh	r2, [r3, #0]
 800d20c:	e04b      	b.n	800d2a6 <USB_EPStartXfer+0x16e2>
 800d20e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800d212:	085b      	lsrs	r3, r3, #1
 800d214:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800d218:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800d21c:	f003 0301 	and.w	r3, r3, #1
 800d220:	2b00      	cmp	r3, #0
 800d222:	d004      	beq.n	800d22e <USB_EPStartXfer+0x166a>
 800d224:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800d228:	3301      	adds	r3, #1
 800d22a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800d22e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800d232:	881b      	ldrh	r3, [r3, #0]
 800d234:	b29a      	uxth	r2, r3
 800d236:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800d23a:	b29b      	uxth	r3, r3
 800d23c:	029b      	lsls	r3, r3, #10
 800d23e:	b29b      	uxth	r3, r3
 800d240:	4313      	orrs	r3, r2
 800d242:	b29a      	uxth	r2, r3
 800d244:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800d248:	801a      	strh	r2, [r3, #0]
 800d24a:	e02c      	b.n	800d2a6 <USB_EPStartXfer+0x16e2>
 800d24c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800d250:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800d254:	681b      	ldr	r3, [r3, #0]
 800d256:	785b      	ldrb	r3, [r3, #1]
 800d258:	2b01      	cmp	r3, #1
 800d25a:	d124      	bne.n	800d2a6 <USB_EPStartXfer+0x16e2>
 800d25c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800d260:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800d264:	681b      	ldr	r3, [r3, #0]
 800d266:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800d26a:	b29b      	uxth	r3, r3
 800d26c:	461a      	mov	r2, r3
 800d26e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800d272:	4413      	add	r3, r2
 800d274:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800d278:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800d27c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800d280:	681b      	ldr	r3, [r3, #0]
 800d282:	781b      	ldrb	r3, [r3, #0]
 800d284:	011a      	lsls	r2, r3, #4
 800d286:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800d28a:	4413      	add	r3, r2
 800d28c:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800d290:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800d294:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800d298:	b29a      	uxth	r2, r3
 800d29a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800d29e:	801a      	strh	r2, [r3, #0]
 800d2a0:	e001      	b.n	800d2a6 <USB_EPStartXfer+0x16e2>
      }
      else
      {
        return HAL_ERROR;
 800d2a2:	2301      	movs	r3, #1
 800d2a4:	e03a      	b.n	800d31c <USB_EPStartXfer+0x1758>
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800d2a6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800d2aa:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800d2ae:	681a      	ldr	r2, [r3, #0]
 800d2b0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800d2b4:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800d2b8:	681b      	ldr	r3, [r3, #0]
 800d2ba:	781b      	ldrb	r3, [r3, #0]
 800d2bc:	009b      	lsls	r3, r3, #2
 800d2be:	4413      	add	r3, r2
 800d2c0:	881b      	ldrh	r3, [r3, #0]
 800d2c2:	b29b      	uxth	r3, r3
 800d2c4:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800d2c8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800d2cc:	f8a7 308a 	strh.w	r3, [r7, #138]	; 0x8a
 800d2d0:	f8b7 308a 	ldrh.w	r3, [r7, #138]	; 0x8a
 800d2d4:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 800d2d8:	f8a7 308a 	strh.w	r3, [r7, #138]	; 0x8a
 800d2dc:	f8b7 308a 	ldrh.w	r3, [r7, #138]	; 0x8a
 800d2e0:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 800d2e4:	f8a7 308a 	strh.w	r3, [r7, #138]	; 0x8a
 800d2e8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800d2ec:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800d2f0:	681a      	ldr	r2, [r3, #0]
 800d2f2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800d2f6:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800d2fa:	681b      	ldr	r3, [r3, #0]
 800d2fc:	781b      	ldrb	r3, [r3, #0]
 800d2fe:	009b      	lsls	r3, r3, #2
 800d300:	441a      	add	r2, r3
 800d302:	f8b7 308a 	ldrh.w	r3, [r7, #138]	; 0x8a
 800d306:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800d30a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800d30e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800d312:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800d316:	b29b      	uxth	r3, r3
 800d318:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 800d31a:	2300      	movs	r3, #0
}
 800d31c:	4618      	mov	r0, r3
 800d31e:	f507 7784 	add.w	r7, r7, #264	; 0x108
 800d322:	46bd      	mov	sp, r7
 800d324:	bd80      	pop	{r7, pc}

0800d326 <USB_EPSetStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800d326:	b480      	push	{r7}
 800d328:	b085      	sub	sp, #20
 800d32a:	af00      	add	r7, sp, #0
 800d32c:	6078      	str	r0, [r7, #4]
 800d32e:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 800d330:	683b      	ldr	r3, [r7, #0]
 800d332:	785b      	ldrb	r3, [r3, #1]
 800d334:	2b00      	cmp	r3, #0
 800d336:	d020      	beq.n	800d37a <USB_EPSetStall+0x54>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 800d338:	687a      	ldr	r2, [r7, #4]
 800d33a:	683b      	ldr	r3, [r7, #0]
 800d33c:	781b      	ldrb	r3, [r3, #0]
 800d33e:	009b      	lsls	r3, r3, #2
 800d340:	4413      	add	r3, r2
 800d342:	881b      	ldrh	r3, [r3, #0]
 800d344:	b29b      	uxth	r3, r3
 800d346:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800d34a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800d34e:	81bb      	strh	r3, [r7, #12]
 800d350:	89bb      	ldrh	r3, [r7, #12]
 800d352:	f083 0310 	eor.w	r3, r3, #16
 800d356:	81bb      	strh	r3, [r7, #12]
 800d358:	687a      	ldr	r2, [r7, #4]
 800d35a:	683b      	ldr	r3, [r7, #0]
 800d35c:	781b      	ldrb	r3, [r3, #0]
 800d35e:	009b      	lsls	r3, r3, #2
 800d360:	441a      	add	r2, r3
 800d362:	89bb      	ldrh	r3, [r7, #12]
 800d364:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800d368:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800d36c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800d370:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800d374:	b29b      	uxth	r3, r3
 800d376:	8013      	strh	r3, [r2, #0]
 800d378:	e01f      	b.n	800d3ba <USB_EPSetStall+0x94>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 800d37a:	687a      	ldr	r2, [r7, #4]
 800d37c:	683b      	ldr	r3, [r7, #0]
 800d37e:	781b      	ldrb	r3, [r3, #0]
 800d380:	009b      	lsls	r3, r3, #2
 800d382:	4413      	add	r3, r2
 800d384:	881b      	ldrh	r3, [r3, #0]
 800d386:	b29b      	uxth	r3, r3
 800d388:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800d38c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800d390:	81fb      	strh	r3, [r7, #14]
 800d392:	89fb      	ldrh	r3, [r7, #14]
 800d394:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 800d398:	81fb      	strh	r3, [r7, #14]
 800d39a:	687a      	ldr	r2, [r7, #4]
 800d39c:	683b      	ldr	r3, [r7, #0]
 800d39e:	781b      	ldrb	r3, [r3, #0]
 800d3a0:	009b      	lsls	r3, r3, #2
 800d3a2:	441a      	add	r2, r3
 800d3a4:	89fb      	ldrh	r3, [r7, #14]
 800d3a6:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800d3aa:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800d3ae:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800d3b2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800d3b6:	b29b      	uxth	r3, r3
 800d3b8:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 800d3ba:	2300      	movs	r3, #0
}
 800d3bc:	4618      	mov	r0, r3
 800d3be:	3714      	adds	r7, #20
 800d3c0:	46bd      	mov	sp, r7
 800d3c2:	bc80      	pop	{r7}
 800d3c4:	4770      	bx	lr

0800d3c6 <USB_EPClearStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800d3c6:	b480      	push	{r7}
 800d3c8:	b087      	sub	sp, #28
 800d3ca:	af00      	add	r7, sp, #0
 800d3cc:	6078      	str	r0, [r7, #4]
 800d3ce:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 800d3d0:	683b      	ldr	r3, [r7, #0]
 800d3d2:	7b1b      	ldrb	r3, [r3, #12]
 800d3d4:	2b00      	cmp	r3, #0
 800d3d6:	f040 809d 	bne.w	800d514 <USB_EPClearStall+0x14e>
  {
    if (ep->is_in != 0U)
 800d3da:	683b      	ldr	r3, [r7, #0]
 800d3dc:	785b      	ldrb	r3, [r3, #1]
 800d3de:	2b00      	cmp	r3, #0
 800d3e0:	d04c      	beq.n	800d47c <USB_EPClearStall+0xb6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800d3e2:	687a      	ldr	r2, [r7, #4]
 800d3e4:	683b      	ldr	r3, [r7, #0]
 800d3e6:	781b      	ldrb	r3, [r3, #0]
 800d3e8:	009b      	lsls	r3, r3, #2
 800d3ea:	4413      	add	r3, r2
 800d3ec:	881b      	ldrh	r3, [r3, #0]
 800d3ee:	823b      	strh	r3, [r7, #16]
 800d3f0:	8a3b      	ldrh	r3, [r7, #16]
 800d3f2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d3f6:	2b00      	cmp	r3, #0
 800d3f8:	d01b      	beq.n	800d432 <USB_EPClearStall+0x6c>
 800d3fa:	687a      	ldr	r2, [r7, #4]
 800d3fc:	683b      	ldr	r3, [r7, #0]
 800d3fe:	781b      	ldrb	r3, [r3, #0]
 800d400:	009b      	lsls	r3, r3, #2
 800d402:	4413      	add	r3, r2
 800d404:	881b      	ldrh	r3, [r3, #0]
 800d406:	b29b      	uxth	r3, r3
 800d408:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800d40c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800d410:	81fb      	strh	r3, [r7, #14]
 800d412:	687a      	ldr	r2, [r7, #4]
 800d414:	683b      	ldr	r3, [r7, #0]
 800d416:	781b      	ldrb	r3, [r3, #0]
 800d418:	009b      	lsls	r3, r3, #2
 800d41a:	441a      	add	r2, r3
 800d41c:	89fb      	ldrh	r3, [r7, #14]
 800d41e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800d422:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800d426:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800d42a:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800d42e:	b29b      	uxth	r3, r3
 800d430:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800d432:	683b      	ldr	r3, [r7, #0]
 800d434:	78db      	ldrb	r3, [r3, #3]
 800d436:	2b01      	cmp	r3, #1
 800d438:	d06c      	beq.n	800d514 <USB_EPClearStall+0x14e>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800d43a:	687a      	ldr	r2, [r7, #4]
 800d43c:	683b      	ldr	r3, [r7, #0]
 800d43e:	781b      	ldrb	r3, [r3, #0]
 800d440:	009b      	lsls	r3, r3, #2
 800d442:	4413      	add	r3, r2
 800d444:	881b      	ldrh	r3, [r3, #0]
 800d446:	b29b      	uxth	r3, r3
 800d448:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800d44c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800d450:	81bb      	strh	r3, [r7, #12]
 800d452:	89bb      	ldrh	r3, [r7, #12]
 800d454:	f083 0320 	eor.w	r3, r3, #32
 800d458:	81bb      	strh	r3, [r7, #12]
 800d45a:	687a      	ldr	r2, [r7, #4]
 800d45c:	683b      	ldr	r3, [r7, #0]
 800d45e:	781b      	ldrb	r3, [r3, #0]
 800d460:	009b      	lsls	r3, r3, #2
 800d462:	441a      	add	r2, r3
 800d464:	89bb      	ldrh	r3, [r7, #12]
 800d466:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800d46a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800d46e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800d472:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800d476:	b29b      	uxth	r3, r3
 800d478:	8013      	strh	r3, [r2, #0]
 800d47a:	e04b      	b.n	800d514 <USB_EPClearStall+0x14e>
      }
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800d47c:	687a      	ldr	r2, [r7, #4]
 800d47e:	683b      	ldr	r3, [r7, #0]
 800d480:	781b      	ldrb	r3, [r3, #0]
 800d482:	009b      	lsls	r3, r3, #2
 800d484:	4413      	add	r3, r2
 800d486:	881b      	ldrh	r3, [r3, #0]
 800d488:	82fb      	strh	r3, [r7, #22]
 800d48a:	8afb      	ldrh	r3, [r7, #22]
 800d48c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800d490:	2b00      	cmp	r3, #0
 800d492:	d01b      	beq.n	800d4cc <USB_EPClearStall+0x106>
 800d494:	687a      	ldr	r2, [r7, #4]
 800d496:	683b      	ldr	r3, [r7, #0]
 800d498:	781b      	ldrb	r3, [r3, #0]
 800d49a:	009b      	lsls	r3, r3, #2
 800d49c:	4413      	add	r3, r2
 800d49e:	881b      	ldrh	r3, [r3, #0]
 800d4a0:	b29b      	uxth	r3, r3
 800d4a2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800d4a6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800d4aa:	82bb      	strh	r3, [r7, #20]
 800d4ac:	687a      	ldr	r2, [r7, #4]
 800d4ae:	683b      	ldr	r3, [r7, #0]
 800d4b0:	781b      	ldrb	r3, [r3, #0]
 800d4b2:	009b      	lsls	r3, r3, #2
 800d4b4:	441a      	add	r2, r3
 800d4b6:	8abb      	ldrh	r3, [r7, #20]
 800d4b8:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800d4bc:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800d4c0:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800d4c4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800d4c8:	b29b      	uxth	r3, r3
 800d4ca:	8013      	strh	r3, [r2, #0]

      /* Configure VALID status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800d4cc:	687a      	ldr	r2, [r7, #4]
 800d4ce:	683b      	ldr	r3, [r7, #0]
 800d4d0:	781b      	ldrb	r3, [r3, #0]
 800d4d2:	009b      	lsls	r3, r3, #2
 800d4d4:	4413      	add	r3, r2
 800d4d6:	881b      	ldrh	r3, [r3, #0]
 800d4d8:	b29b      	uxth	r3, r3
 800d4da:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800d4de:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800d4e2:	827b      	strh	r3, [r7, #18]
 800d4e4:	8a7b      	ldrh	r3, [r7, #18]
 800d4e6:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 800d4ea:	827b      	strh	r3, [r7, #18]
 800d4ec:	8a7b      	ldrh	r3, [r7, #18]
 800d4ee:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 800d4f2:	827b      	strh	r3, [r7, #18]
 800d4f4:	687a      	ldr	r2, [r7, #4]
 800d4f6:	683b      	ldr	r3, [r7, #0]
 800d4f8:	781b      	ldrb	r3, [r3, #0]
 800d4fa:	009b      	lsls	r3, r3, #2
 800d4fc:	441a      	add	r2, r3
 800d4fe:	8a7b      	ldrh	r3, [r7, #18]
 800d500:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800d504:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800d508:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800d50c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800d510:	b29b      	uxth	r3, r3
 800d512:	8013      	strh	r3, [r2, #0]
    }
  }

  return HAL_OK;
 800d514:	2300      	movs	r3, #0
}
 800d516:	4618      	mov	r0, r3
 800d518:	371c      	adds	r7, #28
 800d51a:	46bd      	mov	sp, r7
 800d51c:	bc80      	pop	{r7}
 800d51e:	4770      	bx	lr

0800d520 <USB_SetDevAddress>:
  * @param  address new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 800d520:	b480      	push	{r7}
 800d522:	b083      	sub	sp, #12
 800d524:	af00      	add	r7, sp, #0
 800d526:	6078      	str	r0, [r7, #4]
 800d528:	460b      	mov	r3, r1
 800d52a:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 800d52c:	78fb      	ldrb	r3, [r7, #3]
 800d52e:	2b00      	cmp	r3, #0
 800d530:	d103      	bne.n	800d53a <USB_SetDevAddress+0x1a>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 800d532:	687b      	ldr	r3, [r7, #4]
 800d534:	2280      	movs	r2, #128	; 0x80
 800d536:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
  }

  return HAL_OK;
 800d53a:	2300      	movs	r3, #0
}
 800d53c:	4618      	mov	r0, r3
 800d53e:	370c      	adds	r7, #12
 800d540:	46bd      	mov	sp, r7
 800d542:	bc80      	pop	{r7}
 800d544:	4770      	bx	lr

0800d546 <USB_DevConnect>:
  * @brief  USB_DevConnect Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
 800d546:	b480      	push	{r7}
 800d548:	b083      	sub	sp, #12
 800d54a:	af00      	add	r7, sp, #0
 800d54c:	6078      	str	r0, [r7, #4]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 800d54e:	2300      	movs	r3, #0
}
 800d550:	4618      	mov	r0, r3
 800d552:	370c      	adds	r7, #12
 800d554:	46bd      	mov	sp, r7
 800d556:	bc80      	pop	{r7}
 800d558:	4770      	bx	lr

0800d55a <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect Disconnect the USB device by disabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_TypeDef *USBx)
{
 800d55a:	b480      	push	{r7}
 800d55c:	b083      	sub	sp, #12
 800d55e:	af00      	add	r7, sp, #0
 800d560:	6078      	str	r0, [r7, #4]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 800d562:	2300      	movs	r3, #0
}
 800d564:	4618      	mov	r0, r3
 800d566:	370c      	adds	r7, #12
 800d568:	46bd      	mov	sp, r7
 800d56a:	bc80      	pop	{r7}
 800d56c:	4770      	bx	lr

0800d56e <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts return the global USB interrupt status
  * @param  USBx Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_TypeDef const *USBx)
{
 800d56e:	b480      	push	{r7}
 800d570:	b085      	sub	sp, #20
 800d572:	af00      	add	r7, sp, #0
 800d574:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 800d576:	687b      	ldr	r3, [r7, #4]
 800d578:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800d57c:	b29b      	uxth	r3, r3
 800d57e:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 800d580:	68fb      	ldr	r3, [r7, #12]
}
 800d582:	4618      	mov	r0, r3
 800d584:	3714      	adds	r7, #20
 800d586:	46bd      	mov	sp, r7
 800d588:	bc80      	pop	{r7}
 800d58a:	4770      	bx	lr

0800d58c <USB_EP0_OutStart>:
  * @param  USBx Selected device
  * @param  psetup pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_TypeDef *USBx, uint8_t *psetup)
{
 800d58c:	b480      	push	{r7}
 800d58e:	b083      	sub	sp, #12
 800d590:	af00      	add	r7, sp, #0
 800d592:	6078      	str	r0, [r7, #4]
 800d594:	6039      	str	r1, [r7, #0]
  UNUSED(psetup);
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 800d596:	2300      	movs	r3, #0
}
 800d598:	4618      	mov	r0, r3
 800d59a:	370c      	adds	r7, #12
 800d59c:	46bd      	mov	sp, r7
 800d59e:	bc80      	pop	{r7}
 800d5a0:	4770      	bx	lr

0800d5a2 <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800d5a2:	b480      	push	{r7}
 800d5a4:	b08b      	sub	sp, #44	; 0x2c
 800d5a6:	af00      	add	r7, sp, #0
 800d5a8:	60f8      	str	r0, [r7, #12]
 800d5aa:	60b9      	str	r1, [r7, #8]
 800d5ac:	4611      	mov	r1, r2
 800d5ae:	461a      	mov	r2, r3
 800d5b0:	460b      	mov	r3, r1
 800d5b2:	80fb      	strh	r3, [r7, #6]
 800d5b4:	4613      	mov	r3, r2
 800d5b6:	80bb      	strh	r3, [r7, #4]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 800d5b8:	88bb      	ldrh	r3, [r7, #4]
 800d5ba:	3301      	adds	r3, #1
 800d5bc:	085b      	lsrs	r3, r3, #1
 800d5be:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 800d5c0:	68fb      	ldr	r3, [r7, #12]
 800d5c2:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint16_t WrVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 800d5c4:	68bb      	ldr	r3, [r7, #8]
 800d5c6:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 800d5c8:	88fb      	ldrh	r3, [r7, #6]
 800d5ca:	005a      	lsls	r2, r3, #1
 800d5cc:	697b      	ldr	r3, [r7, #20]
 800d5ce:	4413      	add	r3, r2
 800d5d0:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800d5d4:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 800d5d6:	69bb      	ldr	r3, [r7, #24]
 800d5d8:	627b      	str	r3, [r7, #36]	; 0x24
 800d5da:	e01e      	b.n	800d61a <USB_WritePMA+0x78>
  {
    WrVal = pBuf[0];
 800d5dc:	69fb      	ldr	r3, [r7, #28]
 800d5de:	781b      	ldrb	r3, [r3, #0]
 800d5e0:	827b      	strh	r3, [r7, #18]
    WrVal |= (uint16_t)pBuf[1] << 8;
 800d5e2:	69fb      	ldr	r3, [r7, #28]
 800d5e4:	3301      	adds	r3, #1
 800d5e6:	781b      	ldrb	r3, [r3, #0]
 800d5e8:	021b      	lsls	r3, r3, #8
 800d5ea:	b21a      	sxth	r2, r3
 800d5ec:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800d5f0:	4313      	orrs	r3, r2
 800d5f2:	b21b      	sxth	r3, r3
 800d5f4:	827b      	strh	r3, [r7, #18]
    *pdwVal = (WrVal & 0xFFFFU);
 800d5f6:	6a3b      	ldr	r3, [r7, #32]
 800d5f8:	8a7a      	ldrh	r2, [r7, #18]
 800d5fa:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 800d5fc:	6a3b      	ldr	r3, [r7, #32]
 800d5fe:	3302      	adds	r3, #2
 800d600:	623b      	str	r3, [r7, #32]

#if PMA_ACCESS > 1U
    pdwVal++;
 800d602:	6a3b      	ldr	r3, [r7, #32]
 800d604:	3302      	adds	r3, #2
 800d606:	623b      	str	r3, [r7, #32]
#endif /* PMA_ACCESS */

    pBuf++;
 800d608:	69fb      	ldr	r3, [r7, #28]
 800d60a:	3301      	adds	r3, #1
 800d60c:	61fb      	str	r3, [r7, #28]
    pBuf++;
 800d60e:	69fb      	ldr	r3, [r7, #28]
 800d610:	3301      	adds	r3, #1
 800d612:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 800d614:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d616:	3b01      	subs	r3, #1
 800d618:	627b      	str	r3, [r7, #36]	; 0x24
 800d61a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d61c:	2b00      	cmp	r3, #0
 800d61e:	d1dd      	bne.n	800d5dc <USB_WritePMA+0x3a>
  }
}
 800d620:	bf00      	nop
 800d622:	bf00      	nop
 800d624:	372c      	adds	r7, #44	; 0x2c
 800d626:	46bd      	mov	sp, r7
 800d628:	bc80      	pop	{r7}
 800d62a:	4770      	bx	lr

0800d62c <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800d62c:	b480      	push	{r7}
 800d62e:	b08b      	sub	sp, #44	; 0x2c
 800d630:	af00      	add	r7, sp, #0
 800d632:	60f8      	str	r0, [r7, #12]
 800d634:	60b9      	str	r1, [r7, #8]
 800d636:	4611      	mov	r1, r2
 800d638:	461a      	mov	r2, r3
 800d63a:	460b      	mov	r3, r1
 800d63c:	80fb      	strh	r3, [r7, #6]
 800d63e:	4613      	mov	r3, r2
 800d640:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1;
 800d642:	88bb      	ldrh	r3, [r7, #4]
 800d644:	085b      	lsrs	r3, r3, #1
 800d646:	b29b      	uxth	r3, r3
 800d648:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 800d64a:	68fb      	ldr	r3, [r7, #12]
 800d64c:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint32_t RdVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 800d64e:	68bb      	ldr	r3, [r7, #8]
 800d650:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 800d652:	88fb      	ldrh	r3, [r7, #6]
 800d654:	005a      	lsls	r2, r3, #1
 800d656:	697b      	ldr	r3, [r7, #20]
 800d658:	4413      	add	r3, r2
 800d65a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800d65e:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 800d660:	69bb      	ldr	r3, [r7, #24]
 800d662:	627b      	str	r3, [r7, #36]	; 0x24
 800d664:	e01b      	b.n	800d69e <USB_ReadPMA+0x72>
  {
    RdVal = *(__IO uint16_t *)pdwVal;
 800d666:	6a3b      	ldr	r3, [r7, #32]
 800d668:	881b      	ldrh	r3, [r3, #0]
 800d66a:	b29b      	uxth	r3, r3
 800d66c:	613b      	str	r3, [r7, #16]
    pdwVal++;
 800d66e:	6a3b      	ldr	r3, [r7, #32]
 800d670:	3302      	adds	r3, #2
 800d672:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 800d674:	693b      	ldr	r3, [r7, #16]
 800d676:	b2da      	uxtb	r2, r3
 800d678:	69fb      	ldr	r3, [r7, #28]
 800d67a:	701a      	strb	r2, [r3, #0]
    pBuf++;
 800d67c:	69fb      	ldr	r3, [r7, #28]
 800d67e:	3301      	adds	r3, #1
 800d680:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((RdVal >> 8) & 0xFFU);
 800d682:	693b      	ldr	r3, [r7, #16]
 800d684:	0a1b      	lsrs	r3, r3, #8
 800d686:	b2da      	uxtb	r2, r3
 800d688:	69fb      	ldr	r3, [r7, #28]
 800d68a:	701a      	strb	r2, [r3, #0]
    pBuf++;
 800d68c:	69fb      	ldr	r3, [r7, #28]
 800d68e:	3301      	adds	r3, #1
 800d690:	61fb      	str	r3, [r7, #28]

#if PMA_ACCESS > 1U
    pdwVal++;
 800d692:	6a3b      	ldr	r3, [r7, #32]
 800d694:	3302      	adds	r3, #2
 800d696:	623b      	str	r3, [r7, #32]
  for (count = n; count != 0U; count--)
 800d698:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d69a:	3b01      	subs	r3, #1
 800d69c:	627b      	str	r3, [r7, #36]	; 0x24
 800d69e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d6a0:	2b00      	cmp	r3, #0
 800d6a2:	d1e0      	bne.n	800d666 <USB_ReadPMA+0x3a>
#endif /* PMA_ACCESS */
  }

  if ((wNBytes % 2U) != 0U)
 800d6a4:	88bb      	ldrh	r3, [r7, #4]
 800d6a6:	f003 0301 	and.w	r3, r3, #1
 800d6aa:	b29b      	uxth	r3, r3
 800d6ac:	2b00      	cmp	r3, #0
 800d6ae:	d007      	beq.n	800d6c0 <USB_ReadPMA+0x94>
  {
    RdVal = *pdwVal;
 800d6b0:	6a3b      	ldr	r3, [r7, #32]
 800d6b2:	881b      	ldrh	r3, [r3, #0]
 800d6b4:	b29b      	uxth	r3, r3
 800d6b6:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 800d6b8:	693b      	ldr	r3, [r7, #16]
 800d6ba:	b2da      	uxtb	r2, r3
 800d6bc:	69fb      	ldr	r3, [r7, #28]
 800d6be:	701a      	strb	r2, [r3, #0]
  }
}
 800d6c0:	bf00      	nop
 800d6c2:	372c      	adds	r7, #44	; 0x2c
 800d6c4:	46bd      	mov	sp, r7
 800d6c6:	bc80      	pop	{r7}
 800d6c8:	4770      	bx	lr
	...

0800d6cc <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 800d6cc:	b580      	push	{r7, lr}
 800d6ce:	af00      	add	r7, sp, #0
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver(&SD_Driver, SDPath);
 800d6d0:	4904      	ldr	r1, [pc, #16]	; (800d6e4 <MX_FATFS_Init+0x18>)
 800d6d2:	4805      	ldr	r0, [pc, #20]	; (800d6e8 <MX_FATFS_Init+0x1c>)
 800d6d4:	f003 fefa 	bl	80114cc <FATFS_LinkDriver>
 800d6d8:	4603      	mov	r3, r0
 800d6da:	461a      	mov	r2, r3
 800d6dc:	4b03      	ldr	r3, [pc, #12]	; (800d6ec <MX_FATFS_Init+0x20>)
 800d6de:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 800d6e0:	bf00      	nop
 800d6e2:	bd80      	pop	{r7, pc}
 800d6e4:	20000e74 	.word	0x20000e74
 800d6e8:	0802e340 	.word	0x0802e340
 800d6ec:	20000e70 	.word	0x20000e70

0800d6f0 <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 800d6f0:	b480      	push	{r7}
 800d6f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 800d6f4:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 800d6f6:	4618      	mov	r0, r3
 800d6f8:	46bd      	mov	sp, r7
 800d6fa:	bc80      	pop	{r7}
 800d6fc:	4770      	bx	lr
	...

0800d700 <BSP_SD_Init>:
/**
  * @brief  Initializes the SD card device.
  * @retval SD status
  */
__weak uint8_t BSP_SD_Init(void)
{
 800d700:	b580      	push	{r7, lr}
 800d702:	b082      	sub	sp, #8
 800d704:	af00      	add	r7, sp, #0
  uint8_t sd_state = MSD_OK;
 800d706:	2300      	movs	r3, #0
 800d708:	71fb      	strb	r3, [r7, #7]
  /* Check if the SD card is plugged in the slot */
  if (BSP_SD_IsDetected() != SD_PRESENT)
 800d70a:	f000 f879 	bl	800d800 <BSP_SD_IsDetected>
 800d70e:	4603      	mov	r3, r0
 800d710:	2b01      	cmp	r3, #1
 800d712:	d001      	beq.n	800d718 <BSP_SD_Init+0x18>
  {
    return MSD_ERROR;
 800d714:	2301      	movs	r3, #1
 800d716:	e012      	b.n	800d73e <BSP_SD_Init+0x3e>
  }
  /* HAL SD initialization */
  sd_state = HAL_SD_Init(&hsd);
 800d718:	480b      	ldr	r0, [pc, #44]	; (800d748 <BSP_SD_Init+0x48>)
 800d71a:	f7fa fd59 	bl	80081d0 <HAL_SD_Init>
 800d71e:	4603      	mov	r3, r0
 800d720:	71fb      	strb	r3, [r7, #7]
  /* Configure SD Bus width (4 bits mode selected) */
  if (sd_state == MSD_OK)
 800d722:	79fb      	ldrb	r3, [r7, #7]
 800d724:	2b00      	cmp	r3, #0
 800d726:	d109      	bne.n	800d73c <BSP_SD_Init+0x3c>
  {
    /* Enable wide operation */
    if (HAL_SD_ConfigWideBusOperation(&hsd, SDIO_BUS_WIDE_4B) != HAL_OK)
 800d728:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800d72c:	4806      	ldr	r0, [pc, #24]	; (800d748 <BSP_SD_Init+0x48>)
 800d72e:	f7fb fb33 	bl	8008d98 <HAL_SD_ConfigWideBusOperation>
 800d732:	4603      	mov	r3, r0
 800d734:	2b00      	cmp	r3, #0
 800d736:	d001      	beq.n	800d73c <BSP_SD_Init+0x3c>
    {
      sd_state = MSD_ERROR;
 800d738:	2301      	movs	r3, #1
 800d73a:	71fb      	strb	r3, [r7, #7]
    }
  }

  return sd_state;
 800d73c:	79fb      	ldrb	r3, [r7, #7]
}
 800d73e:	4618      	mov	r0, r3
 800d740:	3708      	adds	r7, #8
 800d742:	46bd      	mov	sp, r7
 800d744:	bd80      	pop	{r7, pc}
 800d746:	bf00      	nop
 800d748:	20000c98 	.word	0x20000c98

0800d74c <BSP_SD_ReadBlocks>:
  * @param  NumOfBlocks: Number of SD blocks to read
  * @param  Timeout: Timeout for read operation
  * @retval SD status
  */
__weak uint8_t BSP_SD_ReadBlocks(uint32_t *pData, uint32_t ReadAddr, uint32_t NumOfBlocks, uint32_t Timeout)
{
 800d74c:	b580      	push	{r7, lr}
 800d74e:	b088      	sub	sp, #32
 800d750:	af02      	add	r7, sp, #8
 800d752:	60f8      	str	r0, [r7, #12]
 800d754:	60b9      	str	r1, [r7, #8]
 800d756:	607a      	str	r2, [r7, #4]
 800d758:	603b      	str	r3, [r7, #0]
  uint8_t sd_state = MSD_OK;
 800d75a:	2300      	movs	r3, #0
 800d75c:	75fb      	strb	r3, [r7, #23]

  if (HAL_SD_ReadBlocks(&hsd, (uint8_t *)pData, ReadAddr, NumOfBlocks, Timeout) != HAL_OK)
 800d75e:	683b      	ldr	r3, [r7, #0]
 800d760:	9300      	str	r3, [sp, #0]
 800d762:	687b      	ldr	r3, [r7, #4]
 800d764:	68ba      	ldr	r2, [r7, #8]
 800d766:	68f9      	ldr	r1, [r7, #12]
 800d768:	4806      	ldr	r0, [pc, #24]	; (800d784 <BSP_SD_ReadBlocks+0x38>)
 800d76a:	f7fa fde1 	bl	8008330 <HAL_SD_ReadBlocks>
 800d76e:	4603      	mov	r3, r0
 800d770:	2b00      	cmp	r3, #0
 800d772:	d001      	beq.n	800d778 <BSP_SD_ReadBlocks+0x2c>
  {
    sd_state = MSD_ERROR;
 800d774:	2301      	movs	r3, #1
 800d776:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 800d778:	7dfb      	ldrb	r3, [r7, #23]
}
 800d77a:	4618      	mov	r0, r3
 800d77c:	3718      	adds	r7, #24
 800d77e:	46bd      	mov	sp, r7
 800d780:	bd80      	pop	{r7, pc}
 800d782:	bf00      	nop
 800d784:	20000c98 	.word	0x20000c98

0800d788 <BSP_SD_WriteBlocks>:
  * @param  NumOfBlocks: Number of SD blocks to write
  * @param  Timeout: Timeout for write operation
  * @retval SD status
  */
__weak uint8_t BSP_SD_WriteBlocks(uint32_t *pData, uint32_t WriteAddr, uint32_t NumOfBlocks, uint32_t Timeout)
{
 800d788:	b580      	push	{r7, lr}
 800d78a:	b088      	sub	sp, #32
 800d78c:	af02      	add	r7, sp, #8
 800d78e:	60f8      	str	r0, [r7, #12]
 800d790:	60b9      	str	r1, [r7, #8]
 800d792:	607a      	str	r2, [r7, #4]
 800d794:	603b      	str	r3, [r7, #0]
  uint8_t sd_state = MSD_OK;
 800d796:	2300      	movs	r3, #0
 800d798:	75fb      	strb	r3, [r7, #23]

  if (HAL_SD_WriteBlocks(&hsd, (uint8_t *)pData, WriteAddr, NumOfBlocks, Timeout) != HAL_OK)
 800d79a:	683b      	ldr	r3, [r7, #0]
 800d79c:	9300      	str	r3, [sp, #0]
 800d79e:	687b      	ldr	r3, [r7, #4]
 800d7a0:	68ba      	ldr	r2, [r7, #8]
 800d7a2:	68f9      	ldr	r1, [r7, #12]
 800d7a4:	4806      	ldr	r0, [pc, #24]	; (800d7c0 <BSP_SD_WriteBlocks+0x38>)
 800d7a6:	f7fa ffa1 	bl	80086ec <HAL_SD_WriteBlocks>
 800d7aa:	4603      	mov	r3, r0
 800d7ac:	2b00      	cmp	r3, #0
 800d7ae:	d001      	beq.n	800d7b4 <BSP_SD_WriteBlocks+0x2c>
  {
    sd_state = MSD_ERROR;
 800d7b0:	2301      	movs	r3, #1
 800d7b2:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 800d7b4:	7dfb      	ldrb	r3, [r7, #23]
}
 800d7b6:	4618      	mov	r0, r3
 800d7b8:	3718      	adds	r7, #24
 800d7ba:	46bd      	mov	sp, r7
 800d7bc:	bd80      	pop	{r7, pc}
 800d7be:	bf00      	nop
 800d7c0:	20000c98 	.word	0x20000c98

0800d7c4 <BSP_SD_GetCardState>:
  *          This value can be one of the following values:
  *            @arg  SD_TRANSFER_OK: No data transfer is acting
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  */
__weak uint8_t BSP_SD_GetCardState(void)
{
 800d7c4:	b580      	push	{r7, lr}
 800d7c6:	af00      	add	r7, sp, #0
  return ((HAL_SD_GetCardState(&hsd) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 800d7c8:	4805      	ldr	r0, [pc, #20]	; (800d7e0 <BSP_SD_GetCardState+0x1c>)
 800d7ca:	f7fb fb7f 	bl	8008ecc <HAL_SD_GetCardState>
 800d7ce:	4603      	mov	r3, r0
 800d7d0:	2b04      	cmp	r3, #4
 800d7d2:	bf14      	ite	ne
 800d7d4:	2301      	movne	r3, #1
 800d7d6:	2300      	moveq	r3, #0
 800d7d8:	b2db      	uxtb	r3, r3
}
 800d7da:	4618      	mov	r0, r3
 800d7dc:	bd80      	pop	{r7, pc}
 800d7de:	bf00      	nop
 800d7e0:	20000c98 	.word	0x20000c98

0800d7e4 <BSP_SD_GetCardInfo>:
  * @brief  Get SD information about specific SD card.
  * @param  CardInfo: Pointer to HAL_SD_CardInfoTypedef structure
  * @retval None
  */
__weak void BSP_SD_GetCardInfo(HAL_SD_CardInfoTypeDef *CardInfo)
{
 800d7e4:	b580      	push	{r7, lr}
 800d7e6:	b082      	sub	sp, #8
 800d7e8:	af00      	add	r7, sp, #0
 800d7ea:	6078      	str	r0, [r7, #4]
  /* Get SD card Information */
  HAL_SD_GetCardInfo(&hsd, CardInfo);
 800d7ec:	6879      	ldr	r1, [r7, #4]
 800d7ee:	4803      	ldr	r0, [pc, #12]	; (800d7fc <BSP_SD_GetCardInfo+0x18>)
 800d7f0:	f7fb faa6 	bl	8008d40 <HAL_SD_GetCardInfo>
}
 800d7f4:	bf00      	nop
 800d7f6:	3708      	adds	r7, #8
 800d7f8:	46bd      	mov	sp, r7
 800d7fa:	bd80      	pop	{r7, pc}
 800d7fc:	20000c98 	.word	0x20000c98

0800d800 <BSP_SD_IsDetected>:
 * @brief  Detects if SD card is correctly plugged in the memory slot or not.
 * @param  None
 * @retval Returns if SD is detected or not
 */
__weak uint8_t BSP_SD_IsDetected(void)
{
 800d800:	b480      	push	{r7}
 800d802:	b083      	sub	sp, #12
 800d804:	af00      	add	r7, sp, #0
  __IO uint8_t status = SD_PRESENT;
 800d806:	2301      	movs	r3, #1
 800d808:	71fb      	strb	r3, [r7, #7]

  /* USER CODE BEGIN 1 */
  /* user code can be inserted here */
  /* USER CODE END 1 */

  return status;
 800d80a:	79fb      	ldrb	r3, [r7, #7]
 800d80c:	b2db      	uxtb	r3, r3
}
 800d80e:	4618      	mov	r0, r3
 800d810:	370c      	adds	r7, #12
 800d812:	46bd      	mov	sp, r7
 800d814:	bc80      	pop	{r7}
 800d816:	4770      	bx	lr

0800d818 <USBD_HID_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_HID_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800d818:	b580      	push	{r7, lr}
 800d81a:	b082      	sub	sp, #8
 800d81c:	af00      	add	r7, sp, #0
 800d81e:	6078      	str	r0, [r7, #4]
 800d820:	460b      	mov	r3, r1
 800d822:	70fb      	strb	r3, [r7, #3]
  /* Open EP IN */
  USBD_LL_OpenEP(pdev, HID_EPIN_ADDR, USBD_EP_TYPE_INTR, HID_EPIN_SIZE);
 800d824:	2304      	movs	r3, #4
 800d826:	2203      	movs	r2, #3
 800d828:	2181      	movs	r1, #129	; 0x81
 800d82a:	6878      	ldr	r0, [r7, #4]
 800d82c:	f004 f9a5 	bl	8011b7a <USBD_LL_OpenEP>
  pdev->ep_in[HID_EPIN_ADDR & 0xFU].is_used = 1U;
 800d830:	687b      	ldr	r3, [r7, #4]
 800d832:	2201      	movs	r2, #1
 800d834:	62da      	str	r2, [r3, #44]	; 0x2c

  pdev->pClassData = USBD_malloc(sizeof(USBD_HID_HandleTypeDef));
 800d836:	2010      	movs	r0, #16
 800d838:	f004 fab4 	bl	8011da4 <USBD_static_malloc>
 800d83c:	4602      	mov	r2, r0
 800d83e:	687b      	ldr	r3, [r7, #4]
 800d840:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8

  if (pdev->pClassData == NULL)
 800d844:	687b      	ldr	r3, [r7, #4]
 800d846:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d84a:	2b00      	cmp	r3, #0
 800d84c:	d101      	bne.n	800d852 <USBD_HID_Init+0x3a>
  {
    return USBD_FAIL;
 800d84e:	2302      	movs	r3, #2
 800d850:	e005      	b.n	800d85e <USBD_HID_Init+0x46>
  }

  ((USBD_HID_HandleTypeDef *)pdev->pClassData)->state = HID_IDLE;
 800d852:	687b      	ldr	r3, [r7, #4]
 800d854:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d858:	2200      	movs	r2, #0
 800d85a:	731a      	strb	r2, [r3, #12]

  return USBD_OK;
 800d85c:	2300      	movs	r3, #0
}
 800d85e:	4618      	mov	r0, r3
 800d860:	3708      	adds	r7, #8
 800d862:	46bd      	mov	sp, r7
 800d864:	bd80      	pop	{r7, pc}

0800d866 <USBD_HID_DeInit>:
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_HID_DeInit(USBD_HandleTypeDef *pdev,
                                uint8_t cfgidx)
{
 800d866:	b580      	push	{r7, lr}
 800d868:	b082      	sub	sp, #8
 800d86a:	af00      	add	r7, sp, #0
 800d86c:	6078      	str	r0, [r7, #4]
 800d86e:	460b      	mov	r3, r1
 800d870:	70fb      	strb	r3, [r7, #3]
  /* Close HID EPs */
  USBD_LL_CloseEP(pdev, HID_EPIN_ADDR);
 800d872:	2181      	movs	r1, #129	; 0x81
 800d874:	6878      	ldr	r0, [r7, #4]
 800d876:	f004 f9a6 	bl	8011bc6 <USBD_LL_CloseEP>
  pdev->ep_in[HID_EPIN_ADDR & 0xFU].is_used = 0U;
 800d87a:	687b      	ldr	r3, [r7, #4]
 800d87c:	2200      	movs	r2, #0
 800d87e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* FRee allocated memory */
  if (pdev->pClassData != NULL)
 800d880:	687b      	ldr	r3, [r7, #4]
 800d882:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d886:	2b00      	cmp	r3, #0
 800d888:	d009      	beq.n	800d89e <USBD_HID_DeInit+0x38>
  {
    USBD_free(pdev->pClassData);
 800d88a:	687b      	ldr	r3, [r7, #4]
 800d88c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d890:	4618      	mov	r0, r3
 800d892:	f004 fa93 	bl	8011dbc <USBD_static_free>
    pdev->pClassData = NULL;
 800d896:	687b      	ldr	r3, [r7, #4]
 800d898:	2200      	movs	r2, #0
 800d89a:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  }

  return USBD_OK;
 800d89e:	2300      	movs	r3, #0
}
 800d8a0:	4618      	mov	r0, r3
 800d8a2:	3708      	adds	r7, #8
 800d8a4:	46bd      	mov	sp, r7
 800d8a6:	bd80      	pop	{r7, pc}

0800d8a8 <USBD_HID_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t  USBD_HID_Setup(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 800d8a8:	b580      	push	{r7, lr}
 800d8aa:	b088      	sub	sp, #32
 800d8ac:	af00      	add	r7, sp, #0
 800d8ae:	6078      	str	r0, [r7, #4]
 800d8b0:	6039      	str	r1, [r7, #0]
  USBD_HID_HandleTypeDef *hhid = (USBD_HID_HandleTypeDef *) pdev->pClassData;
 800d8b2:	687b      	ldr	r3, [r7, #4]
 800d8b4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d8b8:	613b      	str	r3, [r7, #16]
  uint16_t len = 0U;
 800d8ba:	2300      	movs	r3, #0
 800d8bc:	83fb      	strh	r3, [r7, #30]
  uint8_t *pbuf = NULL;
 800d8be:	2300      	movs	r3, #0
 800d8c0:	61bb      	str	r3, [r7, #24]
  uint16_t status_info = 0U;
 800d8c2:	2300      	movs	r3, #0
 800d8c4:	81fb      	strh	r3, [r7, #14]
  USBD_StatusTypeDef ret = USBD_OK;
 800d8c6:	2300      	movs	r3, #0
 800d8c8:	75fb      	strb	r3, [r7, #23]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800d8ca:	683b      	ldr	r3, [r7, #0]
 800d8cc:	781b      	ldrb	r3, [r3, #0]
 800d8ce:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800d8d2:	2b00      	cmp	r3, #0
 800d8d4:	d045      	beq.n	800d962 <USBD_HID_Setup+0xba>
 800d8d6:	2b20      	cmp	r3, #32
 800d8d8:	f040 80d3 	bne.w	800da82 <USBD_HID_Setup+0x1da>
  {
    case USB_REQ_TYPE_CLASS :
      switch (req->bRequest)
 800d8dc:	683b      	ldr	r3, [r7, #0]
 800d8de:	785b      	ldrb	r3, [r3, #1]
 800d8e0:	3b02      	subs	r3, #2
 800d8e2:	2b09      	cmp	r3, #9
 800d8e4:	d835      	bhi.n	800d952 <USBD_HID_Setup+0xaa>
 800d8e6:	a201      	add	r2, pc, #4	; (adr r2, 800d8ec <USBD_HID_Setup+0x44>)
 800d8e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d8ec:	0800d943 	.word	0x0800d943
 800d8f0:	0800d923 	.word	0x0800d923
 800d8f4:	0800d953 	.word	0x0800d953
 800d8f8:	0800d953 	.word	0x0800d953
 800d8fc:	0800d953 	.word	0x0800d953
 800d900:	0800d953 	.word	0x0800d953
 800d904:	0800d953 	.word	0x0800d953
 800d908:	0800d953 	.word	0x0800d953
 800d90c:	0800d931 	.word	0x0800d931
 800d910:	0800d915 	.word	0x0800d915
      {
        case HID_REQ_SET_PROTOCOL:
          hhid->Protocol = (uint8_t)(req->wValue);
 800d914:	683b      	ldr	r3, [r7, #0]
 800d916:	885b      	ldrh	r3, [r3, #2]
 800d918:	b2db      	uxtb	r3, r3
 800d91a:	461a      	mov	r2, r3
 800d91c:	693b      	ldr	r3, [r7, #16]
 800d91e:	601a      	str	r2, [r3, #0]
          break;
 800d920:	e01e      	b.n	800d960 <USBD_HID_Setup+0xb8>

        case HID_REQ_GET_PROTOCOL:
          USBD_CtlSendData(pdev, (uint8_t *)(void *)&hhid->Protocol, 1U);
 800d922:	693b      	ldr	r3, [r7, #16]
 800d924:	2201      	movs	r2, #1
 800d926:	4619      	mov	r1, r3
 800d928:	6878      	ldr	r0, [r7, #4]
 800d92a:	f001 f944 	bl	800ebb6 <USBD_CtlSendData>
          break;
 800d92e:	e017      	b.n	800d960 <USBD_HID_Setup+0xb8>

        case HID_REQ_SET_IDLE:
          hhid->IdleState = (uint8_t)(req->wValue >> 8);
 800d930:	683b      	ldr	r3, [r7, #0]
 800d932:	885b      	ldrh	r3, [r3, #2]
 800d934:	0a1b      	lsrs	r3, r3, #8
 800d936:	b29b      	uxth	r3, r3
 800d938:	b2db      	uxtb	r3, r3
 800d93a:	461a      	mov	r2, r3
 800d93c:	693b      	ldr	r3, [r7, #16]
 800d93e:	605a      	str	r2, [r3, #4]
          break;
 800d940:	e00e      	b.n	800d960 <USBD_HID_Setup+0xb8>

        case HID_REQ_GET_IDLE:
          USBD_CtlSendData(pdev, (uint8_t *)(void *)&hhid->IdleState, 1U);
 800d942:	693b      	ldr	r3, [r7, #16]
 800d944:	3304      	adds	r3, #4
 800d946:	2201      	movs	r2, #1
 800d948:	4619      	mov	r1, r3
 800d94a:	6878      	ldr	r0, [r7, #4]
 800d94c:	f001 f933 	bl	800ebb6 <USBD_CtlSendData>
          break;
 800d950:	e006      	b.n	800d960 <USBD_HID_Setup+0xb8>

        default:
          USBD_CtlError(pdev, req);
 800d952:	6839      	ldr	r1, [r7, #0]
 800d954:	6878      	ldr	r0, [r7, #4]
 800d956:	f001 f8c4 	bl	800eae2 <USBD_CtlError>
          ret = USBD_FAIL;
 800d95a:	2302      	movs	r3, #2
 800d95c:	75fb      	strb	r3, [r7, #23]
          break;
 800d95e:	bf00      	nop
      }
      break;
 800d960:	e096      	b.n	800da90 <USBD_HID_Setup+0x1e8>
    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800d962:	683b      	ldr	r3, [r7, #0]
 800d964:	785b      	ldrb	r3, [r3, #1]
 800d966:	2b0b      	cmp	r3, #11
 800d968:	f200 8083 	bhi.w	800da72 <USBD_HID_Setup+0x1ca>
 800d96c:	a201      	add	r2, pc, #4	; (adr r2, 800d974 <USBD_HID_Setup+0xcc>)
 800d96e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d972:	bf00      	nop
 800d974:	0800d9a5 	.word	0x0800d9a5
 800d978:	0800da73 	.word	0x0800da73
 800d97c:	0800da73 	.word	0x0800da73
 800d980:	0800da73 	.word	0x0800da73
 800d984:	0800da73 	.word	0x0800da73
 800d988:	0800da73 	.word	0x0800da73
 800d98c:	0800d9cd 	.word	0x0800d9cd
 800d990:	0800da73 	.word	0x0800da73
 800d994:	0800da73 	.word	0x0800da73
 800d998:	0800da73 	.word	0x0800da73
 800d99c:	0800da25 	.word	0x0800da25
 800d9a0:	0800da4d 	.word	0x0800da4d
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d9a4:	687b      	ldr	r3, [r7, #4]
 800d9a6:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800d9aa:	2b03      	cmp	r3, #3
 800d9ac:	d107      	bne.n	800d9be <USBD_HID_Setup+0x116>
          {
            USBD_CtlSendData(pdev, (uint8_t *)(void *)&status_info, 2U);
 800d9ae:	f107 030e 	add.w	r3, r7, #14
 800d9b2:	2202      	movs	r2, #2
 800d9b4:	4619      	mov	r1, r3
 800d9b6:	6878      	ldr	r0, [r7, #4]
 800d9b8:	f001 f8fd 	bl	800ebb6 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800d9bc:	e060      	b.n	800da80 <USBD_HID_Setup+0x1d8>
            USBD_CtlError(pdev, req);
 800d9be:	6839      	ldr	r1, [r7, #0]
 800d9c0:	6878      	ldr	r0, [r7, #4]
 800d9c2:	f001 f88e 	bl	800eae2 <USBD_CtlError>
            ret = USBD_FAIL;
 800d9c6:	2302      	movs	r3, #2
 800d9c8:	75fb      	strb	r3, [r7, #23]
          break;
 800d9ca:	e059      	b.n	800da80 <USBD_HID_Setup+0x1d8>

        case USB_REQ_GET_DESCRIPTOR:
          if (req->wValue >> 8 == HID_REPORT_DESC)
 800d9cc:	683b      	ldr	r3, [r7, #0]
 800d9ce:	885b      	ldrh	r3, [r3, #2]
 800d9d0:	0a1b      	lsrs	r3, r3, #8
 800d9d2:	b29b      	uxth	r3, r3
 800d9d4:	2b22      	cmp	r3, #34	; 0x22
 800d9d6:	d108      	bne.n	800d9ea <USBD_HID_Setup+0x142>
          {
            len = MIN(HID_MOUSE_REPORT_DESC_SIZE, req->wLength);
 800d9d8:	683b      	ldr	r3, [r7, #0]
 800d9da:	88db      	ldrh	r3, [r3, #6]
 800d9dc:	2b4a      	cmp	r3, #74	; 0x4a
 800d9de:	bf28      	it	cs
 800d9e0:	234a      	movcs	r3, #74	; 0x4a
 800d9e2:	83fb      	strh	r3, [r7, #30]
            pbuf = HID_MOUSE_ReportDesc;
 800d9e4:	4b2d      	ldr	r3, [pc, #180]	; (800da9c <USBD_HID_Setup+0x1f4>)
 800d9e6:	61bb      	str	r3, [r7, #24]
 800d9e8:	e015      	b.n	800da16 <USBD_HID_Setup+0x16e>
          }
          else if (req->wValue >> 8 == HID_DESCRIPTOR_TYPE)
 800d9ea:	683b      	ldr	r3, [r7, #0]
 800d9ec:	885b      	ldrh	r3, [r3, #2]
 800d9ee:	0a1b      	lsrs	r3, r3, #8
 800d9f0:	b29b      	uxth	r3, r3
 800d9f2:	2b21      	cmp	r3, #33	; 0x21
 800d9f4:	d108      	bne.n	800da08 <USBD_HID_Setup+0x160>
          {
            pbuf = USBD_HID_Desc;
 800d9f6:	4b2a      	ldr	r3, [pc, #168]	; (800daa0 <USBD_HID_Setup+0x1f8>)
 800d9f8:	61bb      	str	r3, [r7, #24]
            len = MIN(USB_HID_DESC_SIZ, req->wLength);
 800d9fa:	683b      	ldr	r3, [r7, #0]
 800d9fc:	88db      	ldrh	r3, [r3, #6]
 800d9fe:	2b09      	cmp	r3, #9
 800da00:	bf28      	it	cs
 800da02:	2309      	movcs	r3, #9
 800da04:	83fb      	strh	r3, [r7, #30]
 800da06:	e006      	b.n	800da16 <USBD_HID_Setup+0x16e>
          }
          else
          {
            USBD_CtlError(pdev, req);
 800da08:	6839      	ldr	r1, [r7, #0]
 800da0a:	6878      	ldr	r0, [r7, #4]
 800da0c:	f001 f869 	bl	800eae2 <USBD_CtlError>
            ret = USBD_FAIL;
 800da10:	2302      	movs	r3, #2
 800da12:	75fb      	strb	r3, [r7, #23]
            break;
 800da14:	e034      	b.n	800da80 <USBD_HID_Setup+0x1d8>
          }
          USBD_CtlSendData(pdev, pbuf, len);
 800da16:	8bfb      	ldrh	r3, [r7, #30]
 800da18:	461a      	mov	r2, r3
 800da1a:	69b9      	ldr	r1, [r7, #24]
 800da1c:	6878      	ldr	r0, [r7, #4]
 800da1e:	f001 f8ca 	bl	800ebb6 <USBD_CtlSendData>
          break;
 800da22:	e02d      	b.n	800da80 <USBD_HID_Setup+0x1d8>

        case USB_REQ_GET_INTERFACE :
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800da24:	687b      	ldr	r3, [r7, #4]
 800da26:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800da2a:	2b03      	cmp	r3, #3
 800da2c:	d107      	bne.n	800da3e <USBD_HID_Setup+0x196>
          {
            USBD_CtlSendData(pdev, (uint8_t *)(void *)&hhid->AltSetting, 1U);
 800da2e:	693b      	ldr	r3, [r7, #16]
 800da30:	3308      	adds	r3, #8
 800da32:	2201      	movs	r2, #1
 800da34:	4619      	mov	r1, r3
 800da36:	6878      	ldr	r0, [r7, #4]
 800da38:	f001 f8bd 	bl	800ebb6 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800da3c:	e020      	b.n	800da80 <USBD_HID_Setup+0x1d8>
            USBD_CtlError(pdev, req);
 800da3e:	6839      	ldr	r1, [r7, #0]
 800da40:	6878      	ldr	r0, [r7, #4]
 800da42:	f001 f84e 	bl	800eae2 <USBD_CtlError>
            ret = USBD_FAIL;
 800da46:	2302      	movs	r3, #2
 800da48:	75fb      	strb	r3, [r7, #23]
          break;
 800da4a:	e019      	b.n	800da80 <USBD_HID_Setup+0x1d8>

        case USB_REQ_SET_INTERFACE :
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800da4c:	687b      	ldr	r3, [r7, #4]
 800da4e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800da52:	2b03      	cmp	r3, #3
 800da54:	d106      	bne.n	800da64 <USBD_HID_Setup+0x1bc>
          {
            hhid->AltSetting = (uint8_t)(req->wValue);
 800da56:	683b      	ldr	r3, [r7, #0]
 800da58:	885b      	ldrh	r3, [r3, #2]
 800da5a:	b2db      	uxtb	r3, r3
 800da5c:	461a      	mov	r2, r3
 800da5e:	693b      	ldr	r3, [r7, #16]
 800da60:	609a      	str	r2, [r3, #8]
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800da62:	e00d      	b.n	800da80 <USBD_HID_Setup+0x1d8>
            USBD_CtlError(pdev, req);
 800da64:	6839      	ldr	r1, [r7, #0]
 800da66:	6878      	ldr	r0, [r7, #4]
 800da68:	f001 f83b 	bl	800eae2 <USBD_CtlError>
            ret = USBD_FAIL;
 800da6c:	2302      	movs	r3, #2
 800da6e:	75fb      	strb	r3, [r7, #23]
          break;
 800da70:	e006      	b.n	800da80 <USBD_HID_Setup+0x1d8>

        default:
          USBD_CtlError(pdev, req);
 800da72:	6839      	ldr	r1, [r7, #0]
 800da74:	6878      	ldr	r0, [r7, #4]
 800da76:	f001 f834 	bl	800eae2 <USBD_CtlError>
          ret = USBD_FAIL;
 800da7a:	2302      	movs	r3, #2
 800da7c:	75fb      	strb	r3, [r7, #23]
          break;
 800da7e:	bf00      	nop
      }
      break;
 800da80:	e006      	b.n	800da90 <USBD_HID_Setup+0x1e8>

    default:
      USBD_CtlError(pdev, req);
 800da82:	6839      	ldr	r1, [r7, #0]
 800da84:	6878      	ldr	r0, [r7, #4]
 800da86:	f001 f82c 	bl	800eae2 <USBD_CtlError>
      ret = USBD_FAIL;
 800da8a:	2302      	movs	r3, #2
 800da8c:	75fb      	strb	r3, [r7, #23]
      break;
 800da8e:	bf00      	nop
  }

  return ret;
 800da90:	7dfb      	ldrb	r3, [r7, #23]
}
 800da92:	4618      	mov	r0, r3
 800da94:	3720      	adds	r7, #32
 800da96:	46bd      	mov	sp, r7
 800da98:	bd80      	pop	{r7, pc}
 800da9a:	bf00      	nop
 800da9c:	200000d8 	.word	0x200000d8
 800daa0:	200000c0 	.word	0x200000c0

0800daa4 <USBD_HID_SendReport>:
  * @retval status
  */
uint8_t USBD_HID_SendReport(USBD_HandleTypeDef  *pdev,
                            uint8_t *report,
                            uint16_t len)
{
 800daa4:	b580      	push	{r7, lr}
 800daa6:	b086      	sub	sp, #24
 800daa8:	af00      	add	r7, sp, #0
 800daaa:	60f8      	str	r0, [r7, #12]
 800daac:	60b9      	str	r1, [r7, #8]
 800daae:	4613      	mov	r3, r2
 800dab0:	80fb      	strh	r3, [r7, #6]
  USBD_HID_HandleTypeDef     *hhid = (USBD_HID_HandleTypeDef *)pdev->pClassData;
 800dab2:	68fb      	ldr	r3, [r7, #12]
 800dab4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800dab8:	617b      	str	r3, [r7, #20]

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800daba:	68fb      	ldr	r3, [r7, #12]
 800dabc:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800dac0:	2b03      	cmp	r3, #3
 800dac2:	d10c      	bne.n	800dade <USBD_HID_SendReport+0x3a>
  {
    if (hhid->state == HID_IDLE)
 800dac4:	697b      	ldr	r3, [r7, #20]
 800dac6:	7b1b      	ldrb	r3, [r3, #12]
 800dac8:	2b00      	cmp	r3, #0
 800daca:	d108      	bne.n	800dade <USBD_HID_SendReport+0x3a>
    {
      hhid->state = HID_BUSY;
 800dacc:	697b      	ldr	r3, [r7, #20]
 800dace:	2201      	movs	r2, #1
 800dad0:	731a      	strb	r2, [r3, #12]
      USBD_LL_Transmit(pdev,
 800dad2:	88fb      	ldrh	r3, [r7, #6]
 800dad4:	68ba      	ldr	r2, [r7, #8]
 800dad6:	2181      	movs	r1, #129	; 0x81
 800dad8:	68f8      	ldr	r0, [r7, #12]
 800dada:	f004 f91c 	bl	8011d16 <USBD_LL_Transmit>
                       HID_EPIN_ADDR,
                       report,
                       len);
    }
  }
  return USBD_OK;
 800dade:	2300      	movs	r3, #0
}
 800dae0:	4618      	mov	r0, r3
 800dae2:	3718      	adds	r7, #24
 800dae4:	46bd      	mov	sp, r7
 800dae6:	bd80      	pop	{r7, pc}

0800dae8 <USBD_HID_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_HID_GetFSCfgDesc(uint16_t *length)
{
 800dae8:	b480      	push	{r7}
 800daea:	b083      	sub	sp, #12
 800daec:	af00      	add	r7, sp, #0
 800daee:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_HID_CfgFSDesc);
 800daf0:	687b      	ldr	r3, [r7, #4]
 800daf2:	2222      	movs	r2, #34	; 0x22
 800daf4:	801a      	strh	r2, [r3, #0]
  return USBD_HID_CfgFSDesc;
 800daf6:	4b03      	ldr	r3, [pc, #12]	; (800db04 <USBD_HID_GetFSCfgDesc+0x1c>)
}
 800daf8:	4618      	mov	r0, r3
 800dafa:	370c      	adds	r7, #12
 800dafc:	46bd      	mov	sp, r7
 800dafe:	bc80      	pop	{r7}
 800db00:	4770      	bx	lr
 800db02:	bf00      	nop
 800db04:	20000054 	.word	0x20000054

0800db08 <USBD_HID_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_HID_GetHSCfgDesc(uint16_t *length)
{
 800db08:	b480      	push	{r7}
 800db0a:	b083      	sub	sp, #12
 800db0c:	af00      	add	r7, sp, #0
 800db0e:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_HID_CfgHSDesc);
 800db10:	687b      	ldr	r3, [r7, #4]
 800db12:	2222      	movs	r2, #34	; 0x22
 800db14:	801a      	strh	r2, [r3, #0]
  return USBD_HID_CfgHSDesc;
 800db16:	4b03      	ldr	r3, [pc, #12]	; (800db24 <USBD_HID_GetHSCfgDesc+0x1c>)
}
 800db18:	4618      	mov	r0, r3
 800db1a:	370c      	adds	r7, #12
 800db1c:	46bd      	mov	sp, r7
 800db1e:	bc80      	pop	{r7}
 800db20:	4770      	bx	lr
 800db22:	bf00      	nop
 800db24:	20000078 	.word	0x20000078

0800db28 <USBD_HID_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_HID_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800db28:	b480      	push	{r7}
 800db2a:	b083      	sub	sp, #12
 800db2c:	af00      	add	r7, sp, #0
 800db2e:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_HID_OtherSpeedCfgDesc);
 800db30:	687b      	ldr	r3, [r7, #4]
 800db32:	2222      	movs	r2, #34	; 0x22
 800db34:	801a      	strh	r2, [r3, #0]
  return USBD_HID_OtherSpeedCfgDesc;
 800db36:	4b03      	ldr	r3, [pc, #12]	; (800db44 <USBD_HID_GetOtherSpeedCfgDesc+0x1c>)
}
 800db38:	4618      	mov	r0, r3
 800db3a:	370c      	adds	r7, #12
 800db3c:	46bd      	mov	sp, r7
 800db3e:	bc80      	pop	{r7}
 800db40:	4770      	bx	lr
 800db42:	bf00      	nop
 800db44:	2000009c 	.word	0x2000009c

0800db48 <USBD_HID_DataIn>:
  * @param  epnum: endpoint index
  * @retval status
  */
static uint8_t  USBD_HID_DataIn(USBD_HandleTypeDef *pdev,
                                uint8_t epnum)
{
 800db48:	b480      	push	{r7}
 800db4a:	b083      	sub	sp, #12
 800db4c:	af00      	add	r7, sp, #0
 800db4e:	6078      	str	r0, [r7, #4]
 800db50:	460b      	mov	r3, r1
 800db52:	70fb      	strb	r3, [r7, #3]

  /* Ensure that the FIFO is empty before a new transfer, this condition could
  be caused by  a new transfer before the end of the previous transfer */
  ((USBD_HID_HandleTypeDef *)pdev->pClassData)->state = HID_IDLE;
 800db54:	687b      	ldr	r3, [r7, #4]
 800db56:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800db5a:	2200      	movs	r2, #0
 800db5c:	731a      	strb	r2, [r3, #12]
  return USBD_OK;
 800db5e:	2300      	movs	r3, #0
}
 800db60:	4618      	mov	r0, r3
 800db62:	370c      	adds	r7, #12
 800db64:	46bd      	mov	sp, r7
 800db66:	bc80      	pop	{r7}
 800db68:	4770      	bx	lr
	...

0800db6c <USBD_HID_GetDeviceQualifierDesc>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
static uint8_t  *USBD_HID_GetDeviceQualifierDesc(uint16_t *length)
{
 800db6c:	b480      	push	{r7}
 800db6e:	b083      	sub	sp, #12
 800db70:	af00      	add	r7, sp, #0
 800db72:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_HID_DeviceQualifierDesc);
 800db74:	687b      	ldr	r3, [r7, #4]
 800db76:	220a      	movs	r2, #10
 800db78:	801a      	strh	r2, [r3, #0]
  return USBD_HID_DeviceQualifierDesc;
 800db7a:	4b03      	ldr	r3, [pc, #12]	; (800db88 <USBD_HID_GetDeviceQualifierDesc+0x1c>)
}
 800db7c:	4618      	mov	r0, r3
 800db7e:	370c      	adds	r7, #12
 800db80:	46bd      	mov	sp, r7
 800db82:	bc80      	pop	{r7}
 800db84:	4770      	bx	lr
 800db86:	bf00      	nop
 800db88:	200000cc 	.word	0x200000cc

0800db8c <USBD_Init>:
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800db8c:	b580      	push	{r7, lr}
 800db8e:	b084      	sub	sp, #16
 800db90:	af00      	add	r7, sp, #0
 800db92:	60f8      	str	r0, [r7, #12]
 800db94:	60b9      	str	r1, [r7, #8]
 800db96:	4613      	mov	r3, r2
 800db98:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800db9a:	68fb      	ldr	r3, [r7, #12]
 800db9c:	2b00      	cmp	r3, #0
 800db9e:	d101      	bne.n	800dba4 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 800dba0:	2302      	movs	r3, #2
 800dba2:	e01a      	b.n	800dbda <USBD_Init+0x4e>
  }

  /* Unlink previous class*/
  if (pdev->pClass != NULL)
 800dba4:	68fb      	ldr	r3, [r7, #12]
 800dba6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800dbaa:	2b00      	cmp	r3, #0
 800dbac:	d003      	beq.n	800dbb6 <USBD_Init+0x2a>
  {
    pdev->pClass = NULL;
 800dbae:	68fb      	ldr	r3, [r7, #12]
 800dbb0:	2200      	movs	r2, #0
 800dbb2:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800dbb6:	68bb      	ldr	r3, [r7, #8]
 800dbb8:	2b00      	cmp	r3, #0
 800dbba:	d003      	beq.n	800dbc4 <USBD_Init+0x38>
  {
    pdev->pDesc = pdesc;
 800dbbc:	68fb      	ldr	r3, [r7, #12]
 800dbbe:	68ba      	ldr	r2, [r7, #8]
 800dbc0:	f8c3 22b0 	str.w	r2, [r3, #688]	; 0x2b0
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800dbc4:	68fb      	ldr	r3, [r7, #12]
 800dbc6:	2201      	movs	r2, #1
 800dbc8:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 800dbcc:	68fb      	ldr	r3, [r7, #12]
 800dbce:	79fa      	ldrb	r2, [r7, #7]
 800dbd0:	701a      	strb	r2, [r3, #0]
  /* Initialize low level driver */
  USBD_LL_Init(pdev);
 800dbd2:	68f8      	ldr	r0, [r7, #12]
 800dbd4:	f003 ff6e 	bl	8011ab4 <USBD_LL_Init>

  return USBD_OK;
 800dbd8:	2300      	movs	r3, #0
}
 800dbda:	4618      	mov	r0, r3
 800dbdc:	3710      	adds	r7, #16
 800dbde:	46bd      	mov	sp, r7
 800dbe0:	bd80      	pop	{r7, pc}

0800dbe2 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800dbe2:	b480      	push	{r7}
 800dbe4:	b085      	sub	sp, #20
 800dbe6:	af00      	add	r7, sp, #0
 800dbe8:	6078      	str	r0, [r7, #4]
 800dbea:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef status = USBD_OK;
 800dbec:	2300      	movs	r3, #0
 800dbee:	73fb      	strb	r3, [r7, #15]
  if (pclass != NULL)
 800dbf0:	683b      	ldr	r3, [r7, #0]
 800dbf2:	2b00      	cmp	r3, #0
 800dbf4:	d006      	beq.n	800dc04 <USBD_RegisterClass+0x22>
  {
    /* link the class to the USB Device handle */
    pdev->pClass = pclass;
 800dbf6:	687b      	ldr	r3, [r7, #4]
 800dbf8:	683a      	ldr	r2, [r7, #0]
 800dbfa:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
    status = USBD_OK;
 800dbfe:	2300      	movs	r3, #0
 800dc00:	73fb      	strb	r3, [r7, #15]
 800dc02:	e001      	b.n	800dc08 <USBD_RegisterClass+0x26>
  else
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    status = USBD_FAIL;
 800dc04:	2302      	movs	r3, #2
 800dc06:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800dc08:	7bfb      	ldrb	r3, [r7, #15]
}
 800dc0a:	4618      	mov	r0, r3
 800dc0c:	3714      	adds	r7, #20
 800dc0e:	46bd      	mov	sp, r7
 800dc10:	bc80      	pop	{r7}
 800dc12:	4770      	bx	lr

0800dc14 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_Start(USBD_HandleTypeDef *pdev)
{
 800dc14:	b580      	push	{r7, lr}
 800dc16:	b082      	sub	sp, #8
 800dc18:	af00      	add	r7, sp, #0
 800dc1a:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBD_LL_Start(pdev);
 800dc1c:	6878      	ldr	r0, [r7, #4]
 800dc1e:	f003 ff91 	bl	8011b44 <USBD_LL_Start>

  return USBD_OK;
 800dc22:	2300      	movs	r3, #0
}
 800dc24:	4618      	mov	r0, r3
 800dc26:	3708      	adds	r7, #8
 800dc28:	46bd      	mov	sp, r7
 800dc2a:	bd80      	pop	{r7, pc}

0800dc2c <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 800dc2c:	b480      	push	{r7}
 800dc2e:	b083      	sub	sp, #12
 800dc30:	af00      	add	r7, sp, #0
 800dc32:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800dc34:	2300      	movs	r3, #0
}
 800dc36:	4618      	mov	r0, r3
 800dc38:	370c      	adds	r7, #12
 800dc3a:	46bd      	mov	sp, r7
 800dc3c:	bc80      	pop	{r7}
 800dc3e:	4770      	bx	lr

0800dc40 <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 800dc40:	b580      	push	{r7, lr}
 800dc42:	b084      	sub	sp, #16
 800dc44:	af00      	add	r7, sp, #0
 800dc46:	6078      	str	r0, [r7, #4]
 800dc48:	460b      	mov	r3, r1
 800dc4a:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 800dc4c:	2302      	movs	r3, #2
 800dc4e:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 800dc50:	687b      	ldr	r3, [r7, #4]
 800dc52:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800dc56:	2b00      	cmp	r3, #0
 800dc58:	d00c      	beq.n	800dc74 <USBD_SetClassConfig+0x34>
  {
    /* Set configuration  and Start the Class*/
    if (pdev->pClass->Init(pdev, cfgidx) == 0U)
 800dc5a:	687b      	ldr	r3, [r7, #4]
 800dc5c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800dc60:	681b      	ldr	r3, [r3, #0]
 800dc62:	78fa      	ldrb	r2, [r7, #3]
 800dc64:	4611      	mov	r1, r2
 800dc66:	6878      	ldr	r0, [r7, #4]
 800dc68:	4798      	blx	r3
 800dc6a:	4603      	mov	r3, r0
 800dc6c:	2b00      	cmp	r3, #0
 800dc6e:	d101      	bne.n	800dc74 <USBD_SetClassConfig+0x34>
    {
      ret = USBD_OK;
 800dc70:	2300      	movs	r3, #0
 800dc72:	73fb      	strb	r3, [r7, #15]
    }
  }

  return ret;
 800dc74:	7bfb      	ldrb	r3, [r7, #15]
}
 800dc76:	4618      	mov	r0, r3
 800dc78:	3710      	adds	r7, #16
 800dc7a:	46bd      	mov	sp, r7
 800dc7c:	bd80      	pop	{r7, pc}

0800dc7e <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 800dc7e:	b580      	push	{r7, lr}
 800dc80:	b082      	sub	sp, #8
 800dc82:	af00      	add	r7, sp, #0
 800dc84:	6078      	str	r0, [r7, #4]
 800dc86:	460b      	mov	r3, r1
 800dc88:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration  and De-initialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);
 800dc8a:	687b      	ldr	r3, [r7, #4]
 800dc8c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800dc90:	685b      	ldr	r3, [r3, #4]
 800dc92:	78fa      	ldrb	r2, [r7, #3]
 800dc94:	4611      	mov	r1, r2
 800dc96:	6878      	ldr	r0, [r7, #4]
 800dc98:	4798      	blx	r3

  return USBD_OK;
 800dc9a:	2300      	movs	r3, #0
}
 800dc9c:	4618      	mov	r0, r3
 800dc9e:	3708      	adds	r7, #8
 800dca0:	46bd      	mov	sp, r7
 800dca2:	bd80      	pop	{r7, pc}

0800dca4 <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800dca4:	b580      	push	{r7, lr}
 800dca6:	b082      	sub	sp, #8
 800dca8:	af00      	add	r7, sp, #0
 800dcaa:	6078      	str	r0, [r7, #4]
 800dcac:	6039      	str	r1, [r7, #0]
  USBD_ParseSetupRequest(&pdev->request, psetup);
 800dcae:	687b      	ldr	r3, [r7, #4]
 800dcb0:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 800dcb4:	6839      	ldr	r1, [r7, #0]
 800dcb6:	4618      	mov	r0, r3
 800dcb8:	f000 fed7 	bl	800ea6a <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800dcbc:	687b      	ldr	r3, [r7, #4]
 800dcbe:	2201      	movs	r2, #1
 800dcc0:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800dcc4:	687b      	ldr	r3, [r7, #4]
 800dcc6:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 800dcca:	461a      	mov	r2, r3
 800dccc:	687b      	ldr	r3, [r7, #4]
 800dcce:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800dcd2:	687b      	ldr	r3, [r7, #4]
 800dcd4:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 800dcd8:	f003 031f 	and.w	r3, r3, #31
 800dcdc:	2b02      	cmp	r3, #2
 800dcde:	d016      	beq.n	800dd0e <USBD_LL_SetupStage+0x6a>
 800dce0:	2b02      	cmp	r3, #2
 800dce2:	d81c      	bhi.n	800dd1e <USBD_LL_SetupStage+0x7a>
 800dce4:	2b00      	cmp	r3, #0
 800dce6:	d002      	beq.n	800dcee <USBD_LL_SetupStage+0x4a>
 800dce8:	2b01      	cmp	r3, #1
 800dcea:	d008      	beq.n	800dcfe <USBD_LL_SetupStage+0x5a>
 800dcec:	e017      	b.n	800dd1e <USBD_LL_SetupStage+0x7a>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      USBD_StdDevReq(pdev, &pdev->request);
 800dcee:	687b      	ldr	r3, [r7, #4]
 800dcf0:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 800dcf4:	4619      	mov	r1, r3
 800dcf6:	6878      	ldr	r0, [r7, #4]
 800dcf8:	f000 f9ca 	bl	800e090 <USBD_StdDevReq>
      break;
 800dcfc:	e01a      	b.n	800dd34 <USBD_LL_SetupStage+0x90>

    case USB_REQ_RECIPIENT_INTERFACE:
      USBD_StdItfReq(pdev, &pdev->request);
 800dcfe:	687b      	ldr	r3, [r7, #4]
 800dd00:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 800dd04:	4619      	mov	r1, r3
 800dd06:	6878      	ldr	r0, [r7, #4]
 800dd08:	f000 fa2c 	bl	800e164 <USBD_StdItfReq>
      break;
 800dd0c:	e012      	b.n	800dd34 <USBD_LL_SetupStage+0x90>

    case USB_REQ_RECIPIENT_ENDPOINT:
      USBD_StdEPReq(pdev, &pdev->request);
 800dd0e:	687b      	ldr	r3, [r7, #4]
 800dd10:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 800dd14:	4619      	mov	r1, r3
 800dd16:	6878      	ldr	r0, [r7, #4]
 800dd18:	f000 fa6c 	bl	800e1f4 <USBD_StdEPReq>
      break;
 800dd1c:	e00a      	b.n	800dd34 <USBD_LL_SetupStage+0x90>

    default:
      USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800dd1e:	687b      	ldr	r3, [r7, #4]
 800dd20:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 800dd24:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800dd28:	b2db      	uxtb	r3, r3
 800dd2a:	4619      	mov	r1, r3
 800dd2c:	6878      	ldr	r0, [r7, #4]
 800dd2e:	f003 ff69 	bl	8011c04 <USBD_LL_StallEP>
      break;
 800dd32:	bf00      	nop
  }

  return USBD_OK;
 800dd34:	2300      	movs	r3, #0
}
 800dd36:	4618      	mov	r0, r3
 800dd38:	3708      	adds	r7, #8
 800dd3a:	46bd      	mov	sp, r7
 800dd3c:	bd80      	pop	{r7, pc}

0800dd3e <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800dd3e:	b580      	push	{r7, lr}
 800dd40:	b086      	sub	sp, #24
 800dd42:	af00      	add	r7, sp, #0
 800dd44:	60f8      	str	r0, [r7, #12]
 800dd46:	460b      	mov	r3, r1
 800dd48:	607a      	str	r2, [r7, #4]
 800dd4a:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 800dd4c:	7afb      	ldrb	r3, [r7, #11]
 800dd4e:	2b00      	cmp	r3, #0
 800dd50:	d14b      	bne.n	800ddea <USBD_LL_DataOutStage+0xac>
  {
    pep = &pdev->ep_out[0];
 800dd52:	68fb      	ldr	r3, [r7, #12]
 800dd54:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 800dd58:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800dd5a:	68fb      	ldr	r3, [r7, #12]
 800dd5c:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800dd60:	2b03      	cmp	r3, #3
 800dd62:	d134      	bne.n	800ddce <USBD_LL_DataOutStage+0x90>
    {
      if (pep->rem_length > pep->maxpacket)
 800dd64:	697b      	ldr	r3, [r7, #20]
 800dd66:	68da      	ldr	r2, [r3, #12]
 800dd68:	697b      	ldr	r3, [r7, #20]
 800dd6a:	691b      	ldr	r3, [r3, #16]
 800dd6c:	429a      	cmp	r2, r3
 800dd6e:	d919      	bls.n	800dda4 <USBD_LL_DataOutStage+0x66>
      {
        pep->rem_length -= pep->maxpacket;
 800dd70:	697b      	ldr	r3, [r7, #20]
 800dd72:	68da      	ldr	r2, [r3, #12]
 800dd74:	697b      	ldr	r3, [r7, #20]
 800dd76:	691b      	ldr	r3, [r3, #16]
 800dd78:	1ad2      	subs	r2, r2, r3
 800dd7a:	697b      	ldr	r3, [r7, #20]
 800dd7c:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueRx(pdev, pdata,
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 800dd7e:	697b      	ldr	r3, [r7, #20]
 800dd80:	68da      	ldr	r2, [r3, #12]
 800dd82:	697b      	ldr	r3, [r7, #20]
 800dd84:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 800dd86:	429a      	cmp	r2, r3
 800dd88:	d203      	bcs.n	800dd92 <USBD_LL_DataOutStage+0x54>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 800dd8a:	697b      	ldr	r3, [r7, #20]
 800dd8c:	68db      	ldr	r3, [r3, #12]
        USBD_CtlContinueRx(pdev, pdata,
 800dd8e:	b29b      	uxth	r3, r3
 800dd90:	e002      	b.n	800dd98 <USBD_LL_DataOutStage+0x5a>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 800dd92:	697b      	ldr	r3, [r7, #20]
 800dd94:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 800dd96:	b29b      	uxth	r3, r3
 800dd98:	461a      	mov	r2, r3
 800dd9a:	6879      	ldr	r1, [r7, #4]
 800dd9c:	68f8      	ldr	r0, [r7, #12]
 800dd9e:	f000 ff38 	bl	800ec12 <USBD_CtlContinueRx>
 800dda2:	e038      	b.n	800de16 <USBD_LL_DataOutStage+0xd8>
      }
      else
      {
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 800dda4:	68fb      	ldr	r3, [r7, #12]
 800dda6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800ddaa:	691b      	ldr	r3, [r3, #16]
 800ddac:	2b00      	cmp	r3, #0
 800ddae:	d00a      	beq.n	800ddc6 <USBD_LL_DataOutStage+0x88>
            (pdev->dev_state == USBD_STATE_CONFIGURED))
 800ddb0:	68fb      	ldr	r3, [r7, #12]
 800ddb2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 800ddb6:	2b03      	cmp	r3, #3
 800ddb8:	d105      	bne.n	800ddc6 <USBD_LL_DataOutStage+0x88>
        {
          pdev->pClass->EP0_RxReady(pdev);
 800ddba:	68fb      	ldr	r3, [r7, #12]
 800ddbc:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800ddc0:	691b      	ldr	r3, [r3, #16]
 800ddc2:	68f8      	ldr	r0, [r7, #12]
 800ddc4:	4798      	blx	r3
        }
        USBD_CtlSendStatus(pdev);
 800ddc6:	68f8      	ldr	r0, [r7, #12]
 800ddc8:	f000 ff35 	bl	800ec36 <USBD_CtlSendStatus>
 800ddcc:	e023      	b.n	800de16 <USBD_LL_DataOutStage+0xd8>
      }
    }
    else
    {
      if (pdev->ep0_state == USBD_EP0_STATUS_OUT)
 800ddce:	68fb      	ldr	r3, [r7, #12]
 800ddd0:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800ddd4:	2b05      	cmp	r3, #5
 800ddd6:	d11e      	bne.n	800de16 <USBD_LL_DataOutStage+0xd8>
      {
        /*
         * STATUS PHASE completed, update ep0_state to idle
         */
        pdev->ep0_state = USBD_EP0_IDLE;
 800ddd8:	68fb      	ldr	r3, [r7, #12]
 800ddda:	2200      	movs	r2, #0
 800dddc:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
        USBD_LL_StallEP(pdev, 0U);
 800dde0:	2100      	movs	r1, #0
 800dde2:	68f8      	ldr	r0, [r7, #12]
 800dde4:	f003 ff0e 	bl	8011c04 <USBD_LL_StallEP>
 800dde8:	e015      	b.n	800de16 <USBD_LL_DataOutStage+0xd8>
      }
    }
  }
  else if ((pdev->pClass->DataOut != NULL) &&
 800ddea:	68fb      	ldr	r3, [r7, #12]
 800ddec:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800ddf0:	699b      	ldr	r3, [r3, #24]
 800ddf2:	2b00      	cmp	r3, #0
 800ddf4:	d00d      	beq.n	800de12 <USBD_LL_DataOutStage+0xd4>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 800ddf6:	68fb      	ldr	r3, [r7, #12]
 800ddf8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataOut != NULL) &&
 800ddfc:	2b03      	cmp	r3, #3
 800ddfe:	d108      	bne.n	800de12 <USBD_LL_DataOutStage+0xd4>
  {
    pdev->pClass->DataOut(pdev, epnum);
 800de00:	68fb      	ldr	r3, [r7, #12]
 800de02:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800de06:	699b      	ldr	r3, [r3, #24]
 800de08:	7afa      	ldrb	r2, [r7, #11]
 800de0a:	4611      	mov	r1, r2
 800de0c:	68f8      	ldr	r0, [r7, #12]
 800de0e:	4798      	blx	r3
 800de10:	e001      	b.n	800de16 <USBD_LL_DataOutStage+0xd8>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 800de12:	2302      	movs	r3, #2
 800de14:	e000      	b.n	800de18 <USBD_LL_DataOutStage+0xda>
  }

  return USBD_OK;
 800de16:	2300      	movs	r3, #0
}
 800de18:	4618      	mov	r0, r3
 800de1a:	3718      	adds	r7, #24
 800de1c:	46bd      	mov	sp, r7
 800de1e:	bd80      	pop	{r7, pc}

0800de20 <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800de20:	b580      	push	{r7, lr}
 800de22:	b086      	sub	sp, #24
 800de24:	af00      	add	r7, sp, #0
 800de26:	60f8      	str	r0, [r7, #12]
 800de28:	460b      	mov	r3, r1
 800de2a:	607a      	str	r2, [r7, #4]
 800de2c:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 800de2e:	7afb      	ldrb	r3, [r7, #11]
 800de30:	2b00      	cmp	r3, #0
 800de32:	d17f      	bne.n	800df34 <USBD_LL_DataInStage+0x114>
  {
    pep = &pdev->ep_in[0];
 800de34:	68fb      	ldr	r3, [r7, #12]
 800de36:	3314      	adds	r3, #20
 800de38:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800de3a:	68fb      	ldr	r3, [r7, #12]
 800de3c:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800de40:	2b02      	cmp	r3, #2
 800de42:	d15c      	bne.n	800defe <USBD_LL_DataInStage+0xde>
    {
      if (pep->rem_length > pep->maxpacket)
 800de44:	697b      	ldr	r3, [r7, #20]
 800de46:	68da      	ldr	r2, [r3, #12]
 800de48:	697b      	ldr	r3, [r7, #20]
 800de4a:	691b      	ldr	r3, [r3, #16]
 800de4c:	429a      	cmp	r2, r3
 800de4e:	d915      	bls.n	800de7c <USBD_LL_DataInStage+0x5c>
      {
        pep->rem_length -= pep->maxpacket;
 800de50:	697b      	ldr	r3, [r7, #20]
 800de52:	68da      	ldr	r2, [r3, #12]
 800de54:	697b      	ldr	r3, [r7, #20]
 800de56:	691b      	ldr	r3, [r3, #16]
 800de58:	1ad2      	subs	r2, r2, r3
 800de5a:	697b      	ldr	r3, [r7, #20]
 800de5c:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueSendData(pdev, pdata, (uint16_t)pep->rem_length);
 800de5e:	697b      	ldr	r3, [r7, #20]
 800de60:	68db      	ldr	r3, [r3, #12]
 800de62:	b29b      	uxth	r3, r3
 800de64:	461a      	mov	r2, r3
 800de66:	6879      	ldr	r1, [r7, #4]
 800de68:	68f8      	ldr	r0, [r7, #12]
 800de6a:	f000 fec0 	bl	800ebee <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800de6e:	2300      	movs	r3, #0
 800de70:	2200      	movs	r2, #0
 800de72:	2100      	movs	r1, #0
 800de74:	68f8      	ldr	r0, [r7, #12]
 800de76:	f003 ff71 	bl	8011d5c <USBD_LL_PrepareReceive>
 800de7a:	e04e      	b.n	800df1a <USBD_LL_DataInStage+0xfa>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->total_length % pep->maxpacket == 0U) &&
 800de7c:	697b      	ldr	r3, [r7, #20]
 800de7e:	689b      	ldr	r3, [r3, #8]
 800de80:	697a      	ldr	r2, [r7, #20]
 800de82:	6912      	ldr	r2, [r2, #16]
 800de84:	fbb3 f1f2 	udiv	r1, r3, r2
 800de88:	fb01 f202 	mul.w	r2, r1, r2
 800de8c:	1a9b      	subs	r3, r3, r2
 800de8e:	2b00      	cmp	r3, #0
 800de90:	d11c      	bne.n	800decc <USBD_LL_DataInStage+0xac>
            (pep->total_length >= pep->maxpacket) &&
 800de92:	697b      	ldr	r3, [r7, #20]
 800de94:	689a      	ldr	r2, [r3, #8]
 800de96:	697b      	ldr	r3, [r7, #20]
 800de98:	691b      	ldr	r3, [r3, #16]
        if ((pep->total_length % pep->maxpacket == 0U) &&
 800de9a:	429a      	cmp	r2, r3
 800de9c:	d316      	bcc.n	800decc <USBD_LL_DataInStage+0xac>
            (pep->total_length < pdev->ep0_data_len))
 800de9e:	697b      	ldr	r3, [r7, #20]
 800dea0:	689a      	ldr	r2, [r3, #8]
 800dea2:	68fb      	ldr	r3, [r7, #12]
 800dea4:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 800dea8:	429a      	cmp	r2, r3
 800deaa:	d20f      	bcs.n	800decc <USBD_LL_DataInStage+0xac>
        {
          USBD_CtlContinueSendData(pdev, NULL, 0U);
 800deac:	2200      	movs	r2, #0
 800deae:	2100      	movs	r1, #0
 800deb0:	68f8      	ldr	r0, [r7, #12]
 800deb2:	f000 fe9c 	bl	800ebee <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800deb6:	68fb      	ldr	r3, [r7, #12]
 800deb8:	2200      	movs	r2, #0
 800deba:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800debe:	2300      	movs	r3, #0
 800dec0:	2200      	movs	r2, #0
 800dec2:	2100      	movs	r1, #0
 800dec4:	68f8      	ldr	r0, [r7, #12]
 800dec6:	f003 ff49 	bl	8011d5c <USBD_LL_PrepareReceive>
 800deca:	e026      	b.n	800df1a <USBD_LL_DataInStage+0xfa>
        }
        else
        {
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 800decc:	68fb      	ldr	r3, [r7, #12]
 800dece:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800ded2:	68db      	ldr	r3, [r3, #12]
 800ded4:	2b00      	cmp	r3, #0
 800ded6:	d00a      	beq.n	800deee <USBD_LL_DataInStage+0xce>
              (pdev->dev_state == USBD_STATE_CONFIGURED))
 800ded8:	68fb      	ldr	r3, [r7, #12]
 800deda:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 800dede:	2b03      	cmp	r3, #3
 800dee0:	d105      	bne.n	800deee <USBD_LL_DataInStage+0xce>
          {
            pdev->pClass->EP0_TxSent(pdev);
 800dee2:	68fb      	ldr	r3, [r7, #12]
 800dee4:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800dee8:	68db      	ldr	r3, [r3, #12]
 800deea:	68f8      	ldr	r0, [r7, #12]
 800deec:	4798      	blx	r3
          }
          USBD_LL_StallEP(pdev, 0x80U);
 800deee:	2180      	movs	r1, #128	; 0x80
 800def0:	68f8      	ldr	r0, [r7, #12]
 800def2:	f003 fe87 	bl	8011c04 <USBD_LL_StallEP>
          USBD_CtlReceiveStatus(pdev);
 800def6:	68f8      	ldr	r0, [r7, #12]
 800def8:	f000 feb0 	bl	800ec5c <USBD_CtlReceiveStatus>
 800defc:	e00d      	b.n	800df1a <USBD_LL_DataInStage+0xfa>
        }
      }
    }
    else
    {
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 800defe:	68fb      	ldr	r3, [r7, #12]
 800df00:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800df04:	2b04      	cmp	r3, #4
 800df06:	d004      	beq.n	800df12 <USBD_LL_DataInStage+0xf2>
          (pdev->ep0_state == USBD_EP0_IDLE))
 800df08:	68fb      	ldr	r3, [r7, #12]
 800df0a:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 800df0e:	2b00      	cmp	r3, #0
 800df10:	d103      	bne.n	800df1a <USBD_LL_DataInStage+0xfa>
      {
        USBD_LL_StallEP(pdev, 0x80U);
 800df12:	2180      	movs	r1, #128	; 0x80
 800df14:	68f8      	ldr	r0, [r7, #12]
 800df16:	f003 fe75 	bl	8011c04 <USBD_LL_StallEP>
      }
    }

    if (pdev->dev_test_mode == 1U)
 800df1a:	68fb      	ldr	r3, [r7, #12]
 800df1c:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 800df20:	2b01      	cmp	r3, #1
 800df22:	d11d      	bne.n	800df60 <USBD_LL_DataInStage+0x140>
    {
      USBD_RunTestMode(pdev);
 800df24:	68f8      	ldr	r0, [r7, #12]
 800df26:	f7ff fe81 	bl	800dc2c <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800df2a:	68fb      	ldr	r3, [r7, #12]
 800df2c:	2200      	movs	r2, #0
 800df2e:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 800df32:	e015      	b.n	800df60 <USBD_LL_DataInStage+0x140>
    }
  }
  else if ((pdev->pClass->DataIn != NULL) &&
 800df34:	68fb      	ldr	r3, [r7, #12]
 800df36:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800df3a:	695b      	ldr	r3, [r3, #20]
 800df3c:	2b00      	cmp	r3, #0
 800df3e:	d00d      	beq.n	800df5c <USBD_LL_DataInStage+0x13c>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 800df40:	68fb      	ldr	r3, [r7, #12]
 800df42:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataIn != NULL) &&
 800df46:	2b03      	cmp	r3, #3
 800df48:	d108      	bne.n	800df5c <USBD_LL_DataInStage+0x13c>
  {
    pdev->pClass->DataIn(pdev, epnum);
 800df4a:	68fb      	ldr	r3, [r7, #12]
 800df4c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800df50:	695b      	ldr	r3, [r3, #20]
 800df52:	7afa      	ldrb	r2, [r7, #11]
 800df54:	4611      	mov	r1, r2
 800df56:	68f8      	ldr	r0, [r7, #12]
 800df58:	4798      	blx	r3
 800df5a:	e001      	b.n	800df60 <USBD_LL_DataInStage+0x140>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 800df5c:	2302      	movs	r3, #2
 800df5e:	e000      	b.n	800df62 <USBD_LL_DataInStage+0x142>
  }

  return USBD_OK;
 800df60:	2300      	movs	r3, #0
}
 800df62:	4618      	mov	r0, r3
 800df64:	3718      	adds	r7, #24
 800df66:	46bd      	mov	sp, r7
 800df68:	bd80      	pop	{r7, pc}

0800df6a <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800df6a:	b580      	push	{r7, lr}
 800df6c:	b082      	sub	sp, #8
 800df6e:	af00      	add	r7, sp, #0
 800df70:	6078      	str	r0, [r7, #4]
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800df72:	2340      	movs	r3, #64	; 0x40
 800df74:	2200      	movs	r2, #0
 800df76:	2100      	movs	r1, #0
 800df78:	6878      	ldr	r0, [r7, #4]
 800df7a:	f003 fdfe 	bl	8011b7a <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800df7e:	687b      	ldr	r3, [r7, #4]
 800df80:	2201      	movs	r2, #1
 800df82:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800df86:	687b      	ldr	r3, [r7, #4]
 800df88:	2240      	movs	r2, #64	; 0x40
 800df8a:	f8c3 2164 	str.w	r2, [r3, #356]	; 0x164

  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800df8e:	2340      	movs	r3, #64	; 0x40
 800df90:	2200      	movs	r2, #0
 800df92:	2180      	movs	r1, #128	; 0x80
 800df94:	6878      	ldr	r0, [r7, #4]
 800df96:	f003 fdf0 	bl	8011b7a <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800df9a:	687b      	ldr	r3, [r7, #4]
 800df9c:	2201      	movs	r2, #1
 800df9e:	619a      	str	r2, [r3, #24]

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800dfa0:	687b      	ldr	r3, [r7, #4]
 800dfa2:	2240      	movs	r2, #64	; 0x40
 800dfa4:	625a      	str	r2, [r3, #36]	; 0x24

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800dfa6:	687b      	ldr	r3, [r7, #4]
 800dfa8:	2201      	movs	r2, #1
 800dfaa:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800dfae:	687b      	ldr	r3, [r7, #4]
 800dfb0:	2200      	movs	r2, #0
 800dfb2:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 800dfb6:	687b      	ldr	r3, [r7, #4]
 800dfb8:	2200      	movs	r2, #0
 800dfba:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800dfbc:	687b      	ldr	r3, [r7, #4]
 800dfbe:	2200      	movs	r2, #0
 800dfc0:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4

  if (pdev->pClassData)
 800dfc4:	687b      	ldr	r3, [r7, #4]
 800dfc6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800dfca:	2b00      	cmp	r3, #0
 800dfcc:	d009      	beq.n	800dfe2 <USBD_LL_Reset+0x78>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800dfce:	687b      	ldr	r3, [r7, #4]
 800dfd0:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800dfd4:	685b      	ldr	r3, [r3, #4]
 800dfd6:	687a      	ldr	r2, [r7, #4]
 800dfd8:	6852      	ldr	r2, [r2, #4]
 800dfda:	b2d2      	uxtb	r2, r2
 800dfdc:	4611      	mov	r1, r2
 800dfde:	6878      	ldr	r0, [r7, #4]
 800dfe0:	4798      	blx	r3
  }

  return USBD_OK;
 800dfe2:	2300      	movs	r3, #0
}
 800dfe4:	4618      	mov	r0, r3
 800dfe6:	3708      	adds	r7, #8
 800dfe8:	46bd      	mov	sp, r7
 800dfea:	bd80      	pop	{r7, pc}

0800dfec <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800dfec:	b480      	push	{r7}
 800dfee:	b083      	sub	sp, #12
 800dff0:	af00      	add	r7, sp, #0
 800dff2:	6078      	str	r0, [r7, #4]
 800dff4:	460b      	mov	r3, r1
 800dff6:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800dff8:	687b      	ldr	r3, [r7, #4]
 800dffa:	78fa      	ldrb	r2, [r7, #3]
 800dffc:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800dffe:	2300      	movs	r3, #0
}
 800e000:	4618      	mov	r0, r3
 800e002:	370c      	adds	r7, #12
 800e004:	46bd      	mov	sp, r7
 800e006:	bc80      	pop	{r7}
 800e008:	4770      	bx	lr

0800e00a <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800e00a:	b480      	push	{r7}
 800e00c:	b083      	sub	sp, #12
 800e00e:	af00      	add	r7, sp, #0
 800e010:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state =  pdev->dev_state;
 800e012:	687b      	ldr	r3, [r7, #4]
 800e014:	f893 229c 	ldrb.w	r2, [r3, #668]	; 0x29c
 800e018:	687b      	ldr	r3, [r7, #4]
 800e01a:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 800e01e:	687b      	ldr	r3, [r7, #4]
 800e020:	2204      	movs	r2, #4
 800e022:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 800e026:	2300      	movs	r3, #0
}
 800e028:	4618      	mov	r0, r3
 800e02a:	370c      	adds	r7, #12
 800e02c:	46bd      	mov	sp, r7
 800e02e:	bc80      	pop	{r7}
 800e030:	4770      	bx	lr

0800e032 <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800e032:	b480      	push	{r7}
 800e034:	b083      	sub	sp, #12
 800e036:	af00      	add	r7, sp, #0
 800e038:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800e03a:	687b      	ldr	r3, [r7, #4]
 800e03c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800e040:	2b04      	cmp	r3, #4
 800e042:	d105      	bne.n	800e050 <USBD_LL_Resume+0x1e>
  {
    pdev->dev_state = pdev->dev_old_state;
 800e044:	687b      	ldr	r3, [r7, #4]
 800e046:	f893 229d 	ldrb.w	r2, [r3, #669]	; 0x29d
 800e04a:	687b      	ldr	r3, [r7, #4]
 800e04c:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 800e050:	2300      	movs	r3, #0
}
 800e052:	4618      	mov	r0, r3
 800e054:	370c      	adds	r7, #12
 800e056:	46bd      	mov	sp, r7
 800e058:	bc80      	pop	{r7}
 800e05a:	4770      	bx	lr

0800e05c <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800e05c:	b580      	push	{r7, lr}
 800e05e:	b082      	sub	sp, #8
 800e060:	af00      	add	r7, sp, #0
 800e062:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e064:	687b      	ldr	r3, [r7, #4]
 800e066:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800e06a:	2b03      	cmp	r3, #3
 800e06c:	d10b      	bne.n	800e086 <USBD_LL_SOF+0x2a>
  {
    if (pdev->pClass->SOF != NULL)
 800e06e:	687b      	ldr	r3, [r7, #4]
 800e070:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800e074:	69db      	ldr	r3, [r3, #28]
 800e076:	2b00      	cmp	r3, #0
 800e078:	d005      	beq.n	800e086 <USBD_LL_SOF+0x2a>
    {
      pdev->pClass->SOF(pdev);
 800e07a:	687b      	ldr	r3, [r7, #4]
 800e07c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800e080:	69db      	ldr	r3, [r3, #28]
 800e082:	6878      	ldr	r0, [r7, #4]
 800e084:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800e086:	2300      	movs	r3, #0
}
 800e088:	4618      	mov	r0, r3
 800e08a:	3708      	adds	r7, #8
 800e08c:	46bd      	mov	sp, r7
 800e08e:	bd80      	pop	{r7, pc}

0800e090 <USBD_StdDevReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdDevReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef *req)
{
 800e090:	b580      	push	{r7, lr}
 800e092:	b084      	sub	sp, #16
 800e094:	af00      	add	r7, sp, #0
 800e096:	6078      	str	r0, [r7, #4]
 800e098:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800e09a:	2300      	movs	r3, #0
 800e09c:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800e09e:	683b      	ldr	r3, [r7, #0]
 800e0a0:	781b      	ldrb	r3, [r3, #0]
 800e0a2:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800e0a6:	2b40      	cmp	r3, #64	; 0x40
 800e0a8:	d005      	beq.n	800e0b6 <USBD_StdDevReq+0x26>
 800e0aa:	2b40      	cmp	r3, #64	; 0x40
 800e0ac:	d84f      	bhi.n	800e14e <USBD_StdDevReq+0xbe>
 800e0ae:	2b00      	cmp	r3, #0
 800e0b0:	d009      	beq.n	800e0c6 <USBD_StdDevReq+0x36>
 800e0b2:	2b20      	cmp	r3, #32
 800e0b4:	d14b      	bne.n	800e14e <USBD_StdDevReq+0xbe>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 800e0b6:	687b      	ldr	r3, [r7, #4]
 800e0b8:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800e0bc:	689b      	ldr	r3, [r3, #8]
 800e0be:	6839      	ldr	r1, [r7, #0]
 800e0c0:	6878      	ldr	r0, [r7, #4]
 800e0c2:	4798      	blx	r3
      break;
 800e0c4:	e048      	b.n	800e158 <USBD_StdDevReq+0xc8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800e0c6:	683b      	ldr	r3, [r7, #0]
 800e0c8:	785b      	ldrb	r3, [r3, #1]
 800e0ca:	2b09      	cmp	r3, #9
 800e0cc:	d839      	bhi.n	800e142 <USBD_StdDevReq+0xb2>
 800e0ce:	a201      	add	r2, pc, #4	; (adr r2, 800e0d4 <USBD_StdDevReq+0x44>)
 800e0d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e0d4:	0800e125 	.word	0x0800e125
 800e0d8:	0800e139 	.word	0x0800e139
 800e0dc:	0800e143 	.word	0x0800e143
 800e0e0:	0800e12f 	.word	0x0800e12f
 800e0e4:	0800e143 	.word	0x0800e143
 800e0e8:	0800e107 	.word	0x0800e107
 800e0ec:	0800e0fd 	.word	0x0800e0fd
 800e0f0:	0800e143 	.word	0x0800e143
 800e0f4:	0800e11b 	.word	0x0800e11b
 800e0f8:	0800e111 	.word	0x0800e111
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800e0fc:	6839      	ldr	r1, [r7, #0]
 800e0fe:	6878      	ldr	r0, [r7, #4]
 800e100:	f000 f9dc 	bl	800e4bc <USBD_GetDescriptor>
          break;
 800e104:	e022      	b.n	800e14c <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800e106:	6839      	ldr	r1, [r7, #0]
 800e108:	6878      	ldr	r0, [r7, #4]
 800e10a:	f000 fb3f 	bl	800e78c <USBD_SetAddress>
          break;
 800e10e:	e01d      	b.n	800e14c <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_CONFIGURATION:
          USBD_SetConfig(pdev, req);
 800e110:	6839      	ldr	r1, [r7, #0]
 800e112:	6878      	ldr	r0, [r7, #4]
 800e114:	f000 fb7e 	bl	800e814 <USBD_SetConfig>
          break;
 800e118:	e018      	b.n	800e14c <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800e11a:	6839      	ldr	r1, [r7, #0]
 800e11c:	6878      	ldr	r0, [r7, #4]
 800e11e:	f000 fc07 	bl	800e930 <USBD_GetConfig>
          break;
 800e122:	e013      	b.n	800e14c <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800e124:	6839      	ldr	r1, [r7, #0]
 800e126:	6878      	ldr	r0, [r7, #4]
 800e128:	f000 fc37 	bl	800e99a <USBD_GetStatus>
          break;
 800e12c:	e00e      	b.n	800e14c <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800e12e:	6839      	ldr	r1, [r7, #0]
 800e130:	6878      	ldr	r0, [r7, #4]
 800e132:	f000 fc65 	bl	800ea00 <USBD_SetFeature>
          break;
 800e136:	e009      	b.n	800e14c <USBD_StdDevReq+0xbc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800e138:	6839      	ldr	r1, [r7, #0]
 800e13a:	6878      	ldr	r0, [r7, #4]
 800e13c:	f000 fc74 	bl	800ea28 <USBD_ClrFeature>
          break;
 800e140:	e004      	b.n	800e14c <USBD_StdDevReq+0xbc>

        default:
          USBD_CtlError(pdev, req);
 800e142:	6839      	ldr	r1, [r7, #0]
 800e144:	6878      	ldr	r0, [r7, #4]
 800e146:	f000 fccc 	bl	800eae2 <USBD_CtlError>
          break;
 800e14a:	bf00      	nop
      }
      break;
 800e14c:	e004      	b.n	800e158 <USBD_StdDevReq+0xc8>

    default:
      USBD_CtlError(pdev, req);
 800e14e:	6839      	ldr	r1, [r7, #0]
 800e150:	6878      	ldr	r0, [r7, #4]
 800e152:	f000 fcc6 	bl	800eae2 <USBD_CtlError>
      break;
 800e156:	bf00      	nop
  }

  return ret;
 800e158:	7bfb      	ldrb	r3, [r7, #15]
}
 800e15a:	4618      	mov	r0, r3
 800e15c:	3710      	adds	r7, #16
 800e15e:	46bd      	mov	sp, r7
 800e160:	bd80      	pop	{r7, pc}
 800e162:	bf00      	nop

0800e164 <USBD_StdItfReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdItfReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef  *req)
{
 800e164:	b580      	push	{r7, lr}
 800e166:	b084      	sub	sp, #16
 800e168:	af00      	add	r7, sp, #0
 800e16a:	6078      	str	r0, [r7, #4]
 800e16c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800e16e:	2300      	movs	r3, #0
 800e170:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800e172:	683b      	ldr	r3, [r7, #0]
 800e174:	781b      	ldrb	r3, [r3, #0]
 800e176:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800e17a:	2b40      	cmp	r3, #64	; 0x40
 800e17c:	d005      	beq.n	800e18a <USBD_StdItfReq+0x26>
 800e17e:	2b40      	cmp	r3, #64	; 0x40
 800e180:	d82e      	bhi.n	800e1e0 <USBD_StdItfReq+0x7c>
 800e182:	2b00      	cmp	r3, #0
 800e184:	d001      	beq.n	800e18a <USBD_StdItfReq+0x26>
 800e186:	2b20      	cmp	r3, #32
 800e188:	d12a      	bne.n	800e1e0 <USBD_StdItfReq+0x7c>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800e18a:	687b      	ldr	r3, [r7, #4]
 800e18c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800e190:	3b01      	subs	r3, #1
 800e192:	2b02      	cmp	r3, #2
 800e194:	d81d      	bhi.n	800e1d2 <USBD_StdItfReq+0x6e>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800e196:	683b      	ldr	r3, [r7, #0]
 800e198:	889b      	ldrh	r3, [r3, #4]
 800e19a:	b2db      	uxtb	r3, r3
 800e19c:	2b01      	cmp	r3, #1
 800e19e:	d813      	bhi.n	800e1c8 <USBD_StdItfReq+0x64>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800e1a0:	687b      	ldr	r3, [r7, #4]
 800e1a2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800e1a6:	689b      	ldr	r3, [r3, #8]
 800e1a8:	6839      	ldr	r1, [r7, #0]
 800e1aa:	6878      	ldr	r0, [r7, #4]
 800e1ac:	4798      	blx	r3
 800e1ae:	4603      	mov	r3, r0
 800e1b0:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800e1b2:	683b      	ldr	r3, [r7, #0]
 800e1b4:	88db      	ldrh	r3, [r3, #6]
 800e1b6:	2b00      	cmp	r3, #0
 800e1b8:	d110      	bne.n	800e1dc <USBD_StdItfReq+0x78>
 800e1ba:	7bfb      	ldrb	r3, [r7, #15]
 800e1bc:	2b00      	cmp	r3, #0
 800e1be:	d10d      	bne.n	800e1dc <USBD_StdItfReq+0x78>
            {
              USBD_CtlSendStatus(pdev);
 800e1c0:	6878      	ldr	r0, [r7, #4]
 800e1c2:	f000 fd38 	bl	800ec36 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800e1c6:	e009      	b.n	800e1dc <USBD_StdItfReq+0x78>
            USBD_CtlError(pdev, req);
 800e1c8:	6839      	ldr	r1, [r7, #0]
 800e1ca:	6878      	ldr	r0, [r7, #4]
 800e1cc:	f000 fc89 	bl	800eae2 <USBD_CtlError>
          break;
 800e1d0:	e004      	b.n	800e1dc <USBD_StdItfReq+0x78>

        default:
          USBD_CtlError(pdev, req);
 800e1d2:	6839      	ldr	r1, [r7, #0]
 800e1d4:	6878      	ldr	r0, [r7, #4]
 800e1d6:	f000 fc84 	bl	800eae2 <USBD_CtlError>
          break;
 800e1da:	e000      	b.n	800e1de <USBD_StdItfReq+0x7a>
          break;
 800e1dc:	bf00      	nop
      }
      break;
 800e1de:	e004      	b.n	800e1ea <USBD_StdItfReq+0x86>

    default:
      USBD_CtlError(pdev, req);
 800e1e0:	6839      	ldr	r1, [r7, #0]
 800e1e2:	6878      	ldr	r0, [r7, #4]
 800e1e4:	f000 fc7d 	bl	800eae2 <USBD_CtlError>
      break;
 800e1e8:	bf00      	nop
  }

  return USBD_OK;
 800e1ea:	2300      	movs	r3, #0
}
 800e1ec:	4618      	mov	r0, r3
 800e1ee:	3710      	adds	r7, #16
 800e1f0:	46bd      	mov	sp, r7
 800e1f2:	bd80      	pop	{r7, pc}

0800e1f4 <USBD_StdEPReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdEPReq(USBD_HandleTypeDef *pdev,
                                  USBD_SetupReqTypedef  *req)
{
 800e1f4:	b580      	push	{r7, lr}
 800e1f6:	b084      	sub	sp, #16
 800e1f8:	af00      	add	r7, sp, #0
 800e1fa:	6078      	str	r0, [r7, #4]
 800e1fc:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t   ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 800e1fe:	2300      	movs	r3, #0
 800e200:	73fb      	strb	r3, [r7, #15]
  ep_addr  = LOBYTE(req->wIndex);
 800e202:	683b      	ldr	r3, [r7, #0]
 800e204:	889b      	ldrh	r3, [r3, #4]
 800e206:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800e208:	683b      	ldr	r3, [r7, #0]
 800e20a:	781b      	ldrb	r3, [r3, #0]
 800e20c:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800e210:	2b40      	cmp	r3, #64	; 0x40
 800e212:	d007      	beq.n	800e224 <USBD_StdEPReq+0x30>
 800e214:	2b40      	cmp	r3, #64	; 0x40
 800e216:	f200 8146 	bhi.w	800e4a6 <USBD_StdEPReq+0x2b2>
 800e21a:	2b00      	cmp	r3, #0
 800e21c:	d00a      	beq.n	800e234 <USBD_StdEPReq+0x40>
 800e21e:	2b20      	cmp	r3, #32
 800e220:	f040 8141 	bne.w	800e4a6 <USBD_StdEPReq+0x2b2>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 800e224:	687b      	ldr	r3, [r7, #4]
 800e226:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800e22a:	689b      	ldr	r3, [r3, #8]
 800e22c:	6839      	ldr	r1, [r7, #0]
 800e22e:	6878      	ldr	r0, [r7, #4]
 800e230:	4798      	blx	r3
      break;
 800e232:	e13d      	b.n	800e4b0 <USBD_StdEPReq+0x2bc>

    case USB_REQ_TYPE_STANDARD:
      /* Check if it is a class request */
      if ((req->bmRequest & 0x60U) == 0x20U)
 800e234:	683b      	ldr	r3, [r7, #0]
 800e236:	781b      	ldrb	r3, [r3, #0]
 800e238:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800e23c:	2b20      	cmp	r3, #32
 800e23e:	d10a      	bne.n	800e256 <USBD_StdEPReq+0x62>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800e240:	687b      	ldr	r3, [r7, #4]
 800e242:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800e246:	689b      	ldr	r3, [r3, #8]
 800e248:	6839      	ldr	r1, [r7, #0]
 800e24a:	6878      	ldr	r0, [r7, #4]
 800e24c:	4798      	blx	r3
 800e24e:	4603      	mov	r3, r0
 800e250:	73fb      	strb	r3, [r7, #15]

        return ret;
 800e252:	7bfb      	ldrb	r3, [r7, #15]
 800e254:	e12d      	b.n	800e4b2 <USBD_StdEPReq+0x2be>
      }

      switch (req->bRequest)
 800e256:	683b      	ldr	r3, [r7, #0]
 800e258:	785b      	ldrb	r3, [r3, #1]
 800e25a:	2b03      	cmp	r3, #3
 800e25c:	d007      	beq.n	800e26e <USBD_StdEPReq+0x7a>
 800e25e:	2b03      	cmp	r3, #3
 800e260:	f300 811b 	bgt.w	800e49a <USBD_StdEPReq+0x2a6>
 800e264:	2b00      	cmp	r3, #0
 800e266:	d072      	beq.n	800e34e <USBD_StdEPReq+0x15a>
 800e268:	2b01      	cmp	r3, #1
 800e26a:	d03a      	beq.n	800e2e2 <USBD_StdEPReq+0xee>
 800e26c:	e115      	b.n	800e49a <USBD_StdEPReq+0x2a6>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800e26e:	687b      	ldr	r3, [r7, #4]
 800e270:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800e274:	2b02      	cmp	r3, #2
 800e276:	d002      	beq.n	800e27e <USBD_StdEPReq+0x8a>
 800e278:	2b03      	cmp	r3, #3
 800e27a:	d015      	beq.n	800e2a8 <USBD_StdEPReq+0xb4>
 800e27c:	e02b      	b.n	800e2d6 <USBD_StdEPReq+0xe2>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800e27e:	7bbb      	ldrb	r3, [r7, #14]
 800e280:	2b00      	cmp	r3, #0
 800e282:	d00c      	beq.n	800e29e <USBD_StdEPReq+0xaa>
 800e284:	7bbb      	ldrb	r3, [r7, #14]
 800e286:	2b80      	cmp	r3, #128	; 0x80
 800e288:	d009      	beq.n	800e29e <USBD_StdEPReq+0xaa>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 800e28a:	7bbb      	ldrb	r3, [r7, #14]
 800e28c:	4619      	mov	r1, r3
 800e28e:	6878      	ldr	r0, [r7, #4]
 800e290:	f003 fcb8 	bl	8011c04 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 800e294:	2180      	movs	r1, #128	; 0x80
 800e296:	6878      	ldr	r0, [r7, #4]
 800e298:	f003 fcb4 	bl	8011c04 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800e29c:	e020      	b.n	800e2e0 <USBD_StdEPReq+0xec>
                USBD_CtlError(pdev, req);
 800e29e:	6839      	ldr	r1, [r7, #0]
 800e2a0:	6878      	ldr	r0, [r7, #4]
 800e2a2:	f000 fc1e 	bl	800eae2 <USBD_CtlError>
              break;
 800e2a6:	e01b      	b.n	800e2e0 <USBD_StdEPReq+0xec>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800e2a8:	683b      	ldr	r3, [r7, #0]
 800e2aa:	885b      	ldrh	r3, [r3, #2]
 800e2ac:	2b00      	cmp	r3, #0
 800e2ae:	d10e      	bne.n	800e2ce <USBD_StdEPReq+0xda>
              {
                if ((ep_addr != 0x00U) &&
 800e2b0:	7bbb      	ldrb	r3, [r7, #14]
 800e2b2:	2b00      	cmp	r3, #0
 800e2b4:	d00b      	beq.n	800e2ce <USBD_StdEPReq+0xda>
 800e2b6:	7bbb      	ldrb	r3, [r7, #14]
 800e2b8:	2b80      	cmp	r3, #128	; 0x80
 800e2ba:	d008      	beq.n	800e2ce <USBD_StdEPReq+0xda>
                    (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800e2bc:	683b      	ldr	r3, [r7, #0]
 800e2be:	88db      	ldrh	r3, [r3, #6]
 800e2c0:	2b00      	cmp	r3, #0
 800e2c2:	d104      	bne.n	800e2ce <USBD_StdEPReq+0xda>
                {
                  USBD_LL_StallEP(pdev, ep_addr);
 800e2c4:	7bbb      	ldrb	r3, [r7, #14]
 800e2c6:	4619      	mov	r1, r3
 800e2c8:	6878      	ldr	r0, [r7, #4]
 800e2ca:	f003 fc9b 	bl	8011c04 <USBD_LL_StallEP>
                }
              }
              USBD_CtlSendStatus(pdev);
 800e2ce:	6878      	ldr	r0, [r7, #4]
 800e2d0:	f000 fcb1 	bl	800ec36 <USBD_CtlSendStatus>

              break;
 800e2d4:	e004      	b.n	800e2e0 <USBD_StdEPReq+0xec>

            default:
              USBD_CtlError(pdev, req);
 800e2d6:	6839      	ldr	r1, [r7, #0]
 800e2d8:	6878      	ldr	r0, [r7, #4]
 800e2da:	f000 fc02 	bl	800eae2 <USBD_CtlError>
              break;
 800e2de:	bf00      	nop
          }
          break;
 800e2e0:	e0e0      	b.n	800e4a4 <USBD_StdEPReq+0x2b0>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800e2e2:	687b      	ldr	r3, [r7, #4]
 800e2e4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800e2e8:	2b02      	cmp	r3, #2
 800e2ea:	d002      	beq.n	800e2f2 <USBD_StdEPReq+0xfe>
 800e2ec:	2b03      	cmp	r3, #3
 800e2ee:	d015      	beq.n	800e31c <USBD_StdEPReq+0x128>
 800e2f0:	e026      	b.n	800e340 <USBD_StdEPReq+0x14c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800e2f2:	7bbb      	ldrb	r3, [r7, #14]
 800e2f4:	2b00      	cmp	r3, #0
 800e2f6:	d00c      	beq.n	800e312 <USBD_StdEPReq+0x11e>
 800e2f8:	7bbb      	ldrb	r3, [r7, #14]
 800e2fa:	2b80      	cmp	r3, #128	; 0x80
 800e2fc:	d009      	beq.n	800e312 <USBD_StdEPReq+0x11e>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 800e2fe:	7bbb      	ldrb	r3, [r7, #14]
 800e300:	4619      	mov	r1, r3
 800e302:	6878      	ldr	r0, [r7, #4]
 800e304:	f003 fc7e 	bl	8011c04 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 800e308:	2180      	movs	r1, #128	; 0x80
 800e30a:	6878      	ldr	r0, [r7, #4]
 800e30c:	f003 fc7a 	bl	8011c04 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800e310:	e01c      	b.n	800e34c <USBD_StdEPReq+0x158>
                USBD_CtlError(pdev, req);
 800e312:	6839      	ldr	r1, [r7, #0]
 800e314:	6878      	ldr	r0, [r7, #4]
 800e316:	f000 fbe4 	bl	800eae2 <USBD_CtlError>
              break;
 800e31a:	e017      	b.n	800e34c <USBD_StdEPReq+0x158>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800e31c:	683b      	ldr	r3, [r7, #0]
 800e31e:	885b      	ldrh	r3, [r3, #2]
 800e320:	2b00      	cmp	r3, #0
 800e322:	d112      	bne.n	800e34a <USBD_StdEPReq+0x156>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800e324:	7bbb      	ldrb	r3, [r7, #14]
 800e326:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800e32a:	2b00      	cmp	r3, #0
 800e32c:	d004      	beq.n	800e338 <USBD_StdEPReq+0x144>
                {
                  USBD_LL_ClearStallEP(pdev, ep_addr);
 800e32e:	7bbb      	ldrb	r3, [r7, #14]
 800e330:	4619      	mov	r1, r3
 800e332:	6878      	ldr	r0, [r7, #4]
 800e334:	f003 fc85 	bl	8011c42 <USBD_LL_ClearStallEP>
                }
                USBD_CtlSendStatus(pdev);
 800e338:	6878      	ldr	r0, [r7, #4]
 800e33a:	f000 fc7c 	bl	800ec36 <USBD_CtlSendStatus>
              }
              break;
 800e33e:	e004      	b.n	800e34a <USBD_StdEPReq+0x156>

            default:
              USBD_CtlError(pdev, req);
 800e340:	6839      	ldr	r1, [r7, #0]
 800e342:	6878      	ldr	r0, [r7, #4]
 800e344:	f000 fbcd 	bl	800eae2 <USBD_CtlError>
              break;
 800e348:	e000      	b.n	800e34c <USBD_StdEPReq+0x158>
              break;
 800e34a:	bf00      	nop
          }
          break;
 800e34c:	e0aa      	b.n	800e4a4 <USBD_StdEPReq+0x2b0>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800e34e:	687b      	ldr	r3, [r7, #4]
 800e350:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800e354:	2b02      	cmp	r3, #2
 800e356:	d002      	beq.n	800e35e <USBD_StdEPReq+0x16a>
 800e358:	2b03      	cmp	r3, #3
 800e35a:	d032      	beq.n	800e3c2 <USBD_StdEPReq+0x1ce>
 800e35c:	e097      	b.n	800e48e <USBD_StdEPReq+0x29a>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800e35e:	7bbb      	ldrb	r3, [r7, #14]
 800e360:	2b00      	cmp	r3, #0
 800e362:	d007      	beq.n	800e374 <USBD_StdEPReq+0x180>
 800e364:	7bbb      	ldrb	r3, [r7, #14]
 800e366:	2b80      	cmp	r3, #128	; 0x80
 800e368:	d004      	beq.n	800e374 <USBD_StdEPReq+0x180>
              {
                USBD_CtlError(pdev, req);
 800e36a:	6839      	ldr	r1, [r7, #0]
 800e36c:	6878      	ldr	r0, [r7, #4]
 800e36e:	f000 fbb8 	bl	800eae2 <USBD_CtlError>
                break;
 800e372:	e091      	b.n	800e498 <USBD_StdEPReq+0x2a4>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800e374:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800e378:	2b00      	cmp	r3, #0
 800e37a:	da0b      	bge.n	800e394 <USBD_StdEPReq+0x1a0>
 800e37c:	7bbb      	ldrb	r3, [r7, #14]
 800e37e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800e382:	4613      	mov	r3, r2
 800e384:	009b      	lsls	r3, r3, #2
 800e386:	4413      	add	r3, r2
 800e388:	009b      	lsls	r3, r3, #2
 800e38a:	3310      	adds	r3, #16
 800e38c:	687a      	ldr	r2, [r7, #4]
 800e38e:	4413      	add	r3, r2
 800e390:	3304      	adds	r3, #4
 800e392:	e00b      	b.n	800e3ac <USBD_StdEPReq+0x1b8>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800e394:	7bbb      	ldrb	r3, [r7, #14]
 800e396:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800e39a:	4613      	mov	r3, r2
 800e39c:	009b      	lsls	r3, r3, #2
 800e39e:	4413      	add	r3, r2
 800e3a0:	009b      	lsls	r3, r3, #2
 800e3a2:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800e3a6:	687a      	ldr	r2, [r7, #4]
 800e3a8:	4413      	add	r3, r2
 800e3aa:	3304      	adds	r3, #4
 800e3ac:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800e3ae:	68bb      	ldr	r3, [r7, #8]
 800e3b0:	2200      	movs	r2, #0
 800e3b2:	601a      	str	r2, [r3, #0]

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 800e3b4:	68bb      	ldr	r3, [r7, #8]
 800e3b6:	2202      	movs	r2, #2
 800e3b8:	4619      	mov	r1, r3
 800e3ba:	6878      	ldr	r0, [r7, #4]
 800e3bc:	f000 fbfb 	bl	800ebb6 <USBD_CtlSendData>
              break;
 800e3c0:	e06a      	b.n	800e498 <USBD_StdEPReq+0x2a4>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800e3c2:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800e3c6:	2b00      	cmp	r3, #0
 800e3c8:	da11      	bge.n	800e3ee <USBD_StdEPReq+0x1fa>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800e3ca:	7bbb      	ldrb	r3, [r7, #14]
 800e3cc:	f003 020f 	and.w	r2, r3, #15
 800e3d0:	6879      	ldr	r1, [r7, #4]
 800e3d2:	4613      	mov	r3, r2
 800e3d4:	009b      	lsls	r3, r3, #2
 800e3d6:	4413      	add	r3, r2
 800e3d8:	009b      	lsls	r3, r3, #2
 800e3da:	440b      	add	r3, r1
 800e3dc:	3318      	adds	r3, #24
 800e3de:	681b      	ldr	r3, [r3, #0]
 800e3e0:	2b00      	cmp	r3, #0
 800e3e2:	d117      	bne.n	800e414 <USBD_StdEPReq+0x220>
                {
                  USBD_CtlError(pdev, req);
 800e3e4:	6839      	ldr	r1, [r7, #0]
 800e3e6:	6878      	ldr	r0, [r7, #4]
 800e3e8:	f000 fb7b 	bl	800eae2 <USBD_CtlError>
                  break;
 800e3ec:	e054      	b.n	800e498 <USBD_StdEPReq+0x2a4>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800e3ee:	7bbb      	ldrb	r3, [r7, #14]
 800e3f0:	f003 020f 	and.w	r2, r3, #15
 800e3f4:	6879      	ldr	r1, [r7, #4]
 800e3f6:	4613      	mov	r3, r2
 800e3f8:	009b      	lsls	r3, r3, #2
 800e3fa:	4413      	add	r3, r2
 800e3fc:	009b      	lsls	r3, r3, #2
 800e3fe:	440b      	add	r3, r1
 800e400:	f503 73ac 	add.w	r3, r3, #344	; 0x158
 800e404:	681b      	ldr	r3, [r3, #0]
 800e406:	2b00      	cmp	r3, #0
 800e408:	d104      	bne.n	800e414 <USBD_StdEPReq+0x220>
                {
                  USBD_CtlError(pdev, req);
 800e40a:	6839      	ldr	r1, [r7, #0]
 800e40c:	6878      	ldr	r0, [r7, #4]
 800e40e:	f000 fb68 	bl	800eae2 <USBD_CtlError>
                  break;
 800e412:	e041      	b.n	800e498 <USBD_StdEPReq+0x2a4>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800e414:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800e418:	2b00      	cmp	r3, #0
 800e41a:	da0b      	bge.n	800e434 <USBD_StdEPReq+0x240>
 800e41c:	7bbb      	ldrb	r3, [r7, #14]
 800e41e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800e422:	4613      	mov	r3, r2
 800e424:	009b      	lsls	r3, r3, #2
 800e426:	4413      	add	r3, r2
 800e428:	009b      	lsls	r3, r3, #2
 800e42a:	3310      	adds	r3, #16
 800e42c:	687a      	ldr	r2, [r7, #4]
 800e42e:	4413      	add	r3, r2
 800e430:	3304      	adds	r3, #4
 800e432:	e00b      	b.n	800e44c <USBD_StdEPReq+0x258>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800e434:	7bbb      	ldrb	r3, [r7, #14]
 800e436:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800e43a:	4613      	mov	r3, r2
 800e43c:	009b      	lsls	r3, r3, #2
 800e43e:	4413      	add	r3, r2
 800e440:	009b      	lsls	r3, r3, #2
 800e442:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800e446:	687a      	ldr	r2, [r7, #4]
 800e448:	4413      	add	r3, r2
 800e44a:	3304      	adds	r3, #4
 800e44c:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800e44e:	7bbb      	ldrb	r3, [r7, #14]
 800e450:	2b00      	cmp	r3, #0
 800e452:	d002      	beq.n	800e45a <USBD_StdEPReq+0x266>
 800e454:	7bbb      	ldrb	r3, [r7, #14]
 800e456:	2b80      	cmp	r3, #128	; 0x80
 800e458:	d103      	bne.n	800e462 <USBD_StdEPReq+0x26e>
              {
                pep->status = 0x0000U;
 800e45a:	68bb      	ldr	r3, [r7, #8]
 800e45c:	2200      	movs	r2, #0
 800e45e:	601a      	str	r2, [r3, #0]
 800e460:	e00e      	b.n	800e480 <USBD_StdEPReq+0x28c>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr))
 800e462:	7bbb      	ldrb	r3, [r7, #14]
 800e464:	4619      	mov	r1, r3
 800e466:	6878      	ldr	r0, [r7, #4]
 800e468:	f003 fc0a 	bl	8011c80 <USBD_LL_IsStallEP>
 800e46c:	4603      	mov	r3, r0
 800e46e:	2b00      	cmp	r3, #0
 800e470:	d003      	beq.n	800e47a <USBD_StdEPReq+0x286>
              {
                pep->status = 0x0001U;
 800e472:	68bb      	ldr	r3, [r7, #8]
 800e474:	2201      	movs	r2, #1
 800e476:	601a      	str	r2, [r3, #0]
 800e478:	e002      	b.n	800e480 <USBD_StdEPReq+0x28c>
              }
              else
              {
                pep->status = 0x0000U;
 800e47a:	68bb      	ldr	r3, [r7, #8]
 800e47c:	2200      	movs	r2, #0
 800e47e:	601a      	str	r2, [r3, #0]
              }

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 800e480:	68bb      	ldr	r3, [r7, #8]
 800e482:	2202      	movs	r2, #2
 800e484:	4619      	mov	r1, r3
 800e486:	6878      	ldr	r0, [r7, #4]
 800e488:	f000 fb95 	bl	800ebb6 <USBD_CtlSendData>
              break;
 800e48c:	e004      	b.n	800e498 <USBD_StdEPReq+0x2a4>

            default:
              USBD_CtlError(pdev, req);
 800e48e:	6839      	ldr	r1, [r7, #0]
 800e490:	6878      	ldr	r0, [r7, #4]
 800e492:	f000 fb26 	bl	800eae2 <USBD_CtlError>
              break;
 800e496:	bf00      	nop
          }
          break;
 800e498:	e004      	b.n	800e4a4 <USBD_StdEPReq+0x2b0>

        default:
          USBD_CtlError(pdev, req);
 800e49a:	6839      	ldr	r1, [r7, #0]
 800e49c:	6878      	ldr	r0, [r7, #4]
 800e49e:	f000 fb20 	bl	800eae2 <USBD_CtlError>
          break;
 800e4a2:	bf00      	nop
      }
      break;
 800e4a4:	e004      	b.n	800e4b0 <USBD_StdEPReq+0x2bc>

    default:
      USBD_CtlError(pdev, req);
 800e4a6:	6839      	ldr	r1, [r7, #0]
 800e4a8:	6878      	ldr	r0, [r7, #4]
 800e4aa:	f000 fb1a 	bl	800eae2 <USBD_CtlError>
      break;
 800e4ae:	bf00      	nop
  }

  return ret;
 800e4b0:	7bfb      	ldrb	r3, [r7, #15]
}
 800e4b2:	4618      	mov	r0, r3
 800e4b4:	3710      	adds	r7, #16
 800e4b6:	46bd      	mov	sp, r7
 800e4b8:	bd80      	pop	{r7, pc}
	...

0800e4bc <USBD_GetDescriptor>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 800e4bc:	b580      	push	{r7, lr}
 800e4be:	b084      	sub	sp, #16
 800e4c0:	af00      	add	r7, sp, #0
 800e4c2:	6078      	str	r0, [r7, #4]
 800e4c4:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800e4c6:	2300      	movs	r3, #0
 800e4c8:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800e4ca:	2300      	movs	r3, #0
 800e4cc:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800e4ce:	2300      	movs	r3, #0
 800e4d0:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800e4d2:	683b      	ldr	r3, [r7, #0]
 800e4d4:	885b      	ldrh	r3, [r3, #2]
 800e4d6:	0a1b      	lsrs	r3, r3, #8
 800e4d8:	b29b      	uxth	r3, r3
 800e4da:	3b01      	subs	r3, #1
 800e4dc:	2b06      	cmp	r3, #6
 800e4de:	f200 8128 	bhi.w	800e732 <USBD_GetDescriptor+0x276>
 800e4e2:	a201      	add	r2, pc, #4	; (adr r2, 800e4e8 <USBD_GetDescriptor+0x2c>)
 800e4e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e4e8:	0800e505 	.word	0x0800e505
 800e4ec:	0800e51d 	.word	0x0800e51d
 800e4f0:	0800e55d 	.word	0x0800e55d
 800e4f4:	0800e733 	.word	0x0800e733
 800e4f8:	0800e733 	.word	0x0800e733
 800e4fc:	0800e6d3 	.word	0x0800e6d3
 800e500:	0800e6ff 	.word	0x0800e6ff
        err++;
      }
      break;
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800e504:	687b      	ldr	r3, [r7, #4]
 800e506:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800e50a:	681b      	ldr	r3, [r3, #0]
 800e50c:	687a      	ldr	r2, [r7, #4]
 800e50e:	7c12      	ldrb	r2, [r2, #16]
 800e510:	f107 0108 	add.w	r1, r7, #8
 800e514:	4610      	mov	r0, r2
 800e516:	4798      	blx	r3
 800e518:	60f8      	str	r0, [r7, #12]
      break;
 800e51a:	e112      	b.n	800e742 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800e51c:	687b      	ldr	r3, [r7, #4]
 800e51e:	7c1b      	ldrb	r3, [r3, #16]
 800e520:	2b00      	cmp	r3, #0
 800e522:	d10d      	bne.n	800e540 <USBD_GetDescriptor+0x84>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 800e524:	687b      	ldr	r3, [r7, #4]
 800e526:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800e52a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e52c:	f107 0208 	add.w	r2, r7, #8
 800e530:	4610      	mov	r0, r2
 800e532:	4798      	blx	r3
 800e534:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800e536:	68fb      	ldr	r3, [r7, #12]
 800e538:	3301      	adds	r3, #1
 800e53a:	2202      	movs	r2, #2
 800e53c:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800e53e:	e100      	b.n	800e742 <USBD_GetDescriptor+0x286>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 800e540:	687b      	ldr	r3, [r7, #4]
 800e542:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800e546:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e548:	f107 0208 	add.w	r2, r7, #8
 800e54c:	4610      	mov	r0, r2
 800e54e:	4798      	blx	r3
 800e550:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800e552:	68fb      	ldr	r3, [r7, #12]
 800e554:	3301      	adds	r3, #1
 800e556:	2202      	movs	r2, #2
 800e558:	701a      	strb	r2, [r3, #0]
      break;
 800e55a:	e0f2      	b.n	800e742 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800e55c:	683b      	ldr	r3, [r7, #0]
 800e55e:	885b      	ldrh	r3, [r3, #2]
 800e560:	b2db      	uxtb	r3, r3
 800e562:	2b05      	cmp	r3, #5
 800e564:	f200 80ac 	bhi.w	800e6c0 <USBD_GetDescriptor+0x204>
 800e568:	a201      	add	r2, pc, #4	; (adr r2, 800e570 <USBD_GetDescriptor+0xb4>)
 800e56a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e56e:	bf00      	nop
 800e570:	0800e589 	.word	0x0800e589
 800e574:	0800e5bd 	.word	0x0800e5bd
 800e578:	0800e5f1 	.word	0x0800e5f1
 800e57c:	0800e625 	.word	0x0800e625
 800e580:	0800e659 	.word	0x0800e659
 800e584:	0800e68d 	.word	0x0800e68d
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800e588:	687b      	ldr	r3, [r7, #4]
 800e58a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800e58e:	685b      	ldr	r3, [r3, #4]
 800e590:	2b00      	cmp	r3, #0
 800e592:	d00b      	beq.n	800e5ac <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800e594:	687b      	ldr	r3, [r7, #4]
 800e596:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800e59a:	685b      	ldr	r3, [r3, #4]
 800e59c:	687a      	ldr	r2, [r7, #4]
 800e59e:	7c12      	ldrb	r2, [r2, #16]
 800e5a0:	f107 0108 	add.w	r1, r7, #8
 800e5a4:	4610      	mov	r0, r2
 800e5a6:	4798      	blx	r3
 800e5a8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800e5aa:	e091      	b.n	800e6d0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800e5ac:	6839      	ldr	r1, [r7, #0]
 800e5ae:	6878      	ldr	r0, [r7, #4]
 800e5b0:	f000 fa97 	bl	800eae2 <USBD_CtlError>
            err++;
 800e5b4:	7afb      	ldrb	r3, [r7, #11]
 800e5b6:	3301      	adds	r3, #1
 800e5b8:	72fb      	strb	r3, [r7, #11]
          break;
 800e5ba:	e089      	b.n	800e6d0 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800e5bc:	687b      	ldr	r3, [r7, #4]
 800e5be:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800e5c2:	689b      	ldr	r3, [r3, #8]
 800e5c4:	2b00      	cmp	r3, #0
 800e5c6:	d00b      	beq.n	800e5e0 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800e5c8:	687b      	ldr	r3, [r7, #4]
 800e5ca:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800e5ce:	689b      	ldr	r3, [r3, #8]
 800e5d0:	687a      	ldr	r2, [r7, #4]
 800e5d2:	7c12      	ldrb	r2, [r2, #16]
 800e5d4:	f107 0108 	add.w	r1, r7, #8
 800e5d8:	4610      	mov	r0, r2
 800e5da:	4798      	blx	r3
 800e5dc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800e5de:	e077      	b.n	800e6d0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800e5e0:	6839      	ldr	r1, [r7, #0]
 800e5e2:	6878      	ldr	r0, [r7, #4]
 800e5e4:	f000 fa7d 	bl	800eae2 <USBD_CtlError>
            err++;
 800e5e8:	7afb      	ldrb	r3, [r7, #11]
 800e5ea:	3301      	adds	r3, #1
 800e5ec:	72fb      	strb	r3, [r7, #11]
          break;
 800e5ee:	e06f      	b.n	800e6d0 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800e5f0:	687b      	ldr	r3, [r7, #4]
 800e5f2:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800e5f6:	68db      	ldr	r3, [r3, #12]
 800e5f8:	2b00      	cmp	r3, #0
 800e5fa:	d00b      	beq.n	800e614 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800e5fc:	687b      	ldr	r3, [r7, #4]
 800e5fe:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800e602:	68db      	ldr	r3, [r3, #12]
 800e604:	687a      	ldr	r2, [r7, #4]
 800e606:	7c12      	ldrb	r2, [r2, #16]
 800e608:	f107 0108 	add.w	r1, r7, #8
 800e60c:	4610      	mov	r0, r2
 800e60e:	4798      	blx	r3
 800e610:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800e612:	e05d      	b.n	800e6d0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800e614:	6839      	ldr	r1, [r7, #0]
 800e616:	6878      	ldr	r0, [r7, #4]
 800e618:	f000 fa63 	bl	800eae2 <USBD_CtlError>
            err++;
 800e61c:	7afb      	ldrb	r3, [r7, #11]
 800e61e:	3301      	adds	r3, #1
 800e620:	72fb      	strb	r3, [r7, #11]
          break;
 800e622:	e055      	b.n	800e6d0 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800e624:	687b      	ldr	r3, [r7, #4]
 800e626:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800e62a:	691b      	ldr	r3, [r3, #16]
 800e62c:	2b00      	cmp	r3, #0
 800e62e:	d00b      	beq.n	800e648 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800e630:	687b      	ldr	r3, [r7, #4]
 800e632:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800e636:	691b      	ldr	r3, [r3, #16]
 800e638:	687a      	ldr	r2, [r7, #4]
 800e63a:	7c12      	ldrb	r2, [r2, #16]
 800e63c:	f107 0108 	add.w	r1, r7, #8
 800e640:	4610      	mov	r0, r2
 800e642:	4798      	blx	r3
 800e644:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800e646:	e043      	b.n	800e6d0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800e648:	6839      	ldr	r1, [r7, #0]
 800e64a:	6878      	ldr	r0, [r7, #4]
 800e64c:	f000 fa49 	bl	800eae2 <USBD_CtlError>
            err++;
 800e650:	7afb      	ldrb	r3, [r7, #11]
 800e652:	3301      	adds	r3, #1
 800e654:	72fb      	strb	r3, [r7, #11]
          break;
 800e656:	e03b      	b.n	800e6d0 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800e658:	687b      	ldr	r3, [r7, #4]
 800e65a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800e65e:	695b      	ldr	r3, [r3, #20]
 800e660:	2b00      	cmp	r3, #0
 800e662:	d00b      	beq.n	800e67c <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800e664:	687b      	ldr	r3, [r7, #4]
 800e666:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800e66a:	695b      	ldr	r3, [r3, #20]
 800e66c:	687a      	ldr	r2, [r7, #4]
 800e66e:	7c12      	ldrb	r2, [r2, #16]
 800e670:	f107 0108 	add.w	r1, r7, #8
 800e674:	4610      	mov	r0, r2
 800e676:	4798      	blx	r3
 800e678:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800e67a:	e029      	b.n	800e6d0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800e67c:	6839      	ldr	r1, [r7, #0]
 800e67e:	6878      	ldr	r0, [r7, #4]
 800e680:	f000 fa2f 	bl	800eae2 <USBD_CtlError>
            err++;
 800e684:	7afb      	ldrb	r3, [r7, #11]
 800e686:	3301      	adds	r3, #1
 800e688:	72fb      	strb	r3, [r7, #11]
          break;
 800e68a:	e021      	b.n	800e6d0 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800e68c:	687b      	ldr	r3, [r7, #4]
 800e68e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800e692:	699b      	ldr	r3, [r3, #24]
 800e694:	2b00      	cmp	r3, #0
 800e696:	d00b      	beq.n	800e6b0 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800e698:	687b      	ldr	r3, [r7, #4]
 800e69a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800e69e:	699b      	ldr	r3, [r3, #24]
 800e6a0:	687a      	ldr	r2, [r7, #4]
 800e6a2:	7c12      	ldrb	r2, [r2, #16]
 800e6a4:	f107 0108 	add.w	r1, r7, #8
 800e6a8:	4610      	mov	r0, r2
 800e6aa:	4798      	blx	r3
 800e6ac:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800e6ae:	e00f      	b.n	800e6d0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800e6b0:	6839      	ldr	r1, [r7, #0]
 800e6b2:	6878      	ldr	r0, [r7, #4]
 800e6b4:	f000 fa15 	bl	800eae2 <USBD_CtlError>
            err++;
 800e6b8:	7afb      	ldrb	r3, [r7, #11]
 800e6ba:	3301      	adds	r3, #1
 800e6bc:	72fb      	strb	r3, [r7, #11]
          break;
 800e6be:	e007      	b.n	800e6d0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
#else
          USBD_CtlError(pdev, req);
 800e6c0:	6839      	ldr	r1, [r7, #0]
 800e6c2:	6878      	ldr	r0, [r7, #4]
 800e6c4:	f000 fa0d 	bl	800eae2 <USBD_CtlError>
          err++;
 800e6c8:	7afb      	ldrb	r3, [r7, #11]
 800e6ca:	3301      	adds	r3, #1
 800e6cc:	72fb      	strb	r3, [r7, #11]
#endif
      }
      break;
 800e6ce:	e038      	b.n	800e742 <USBD_GetDescriptor+0x286>
 800e6d0:	e037      	b.n	800e742 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800e6d2:	687b      	ldr	r3, [r7, #4]
 800e6d4:	7c1b      	ldrb	r3, [r3, #16]
 800e6d6:	2b00      	cmp	r3, #0
 800e6d8:	d109      	bne.n	800e6ee <USBD_GetDescriptor+0x232>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 800e6da:	687b      	ldr	r3, [r7, #4]
 800e6dc:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800e6e0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e6e2:	f107 0208 	add.w	r2, r7, #8
 800e6e6:	4610      	mov	r0, r2
 800e6e8:	4798      	blx	r3
 800e6ea:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800e6ec:	e029      	b.n	800e742 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800e6ee:	6839      	ldr	r1, [r7, #0]
 800e6f0:	6878      	ldr	r0, [r7, #4]
 800e6f2:	f000 f9f6 	bl	800eae2 <USBD_CtlError>
        err++;
 800e6f6:	7afb      	ldrb	r3, [r7, #11]
 800e6f8:	3301      	adds	r3, #1
 800e6fa:	72fb      	strb	r3, [r7, #11]
      break;
 800e6fc:	e021      	b.n	800e742 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800e6fe:	687b      	ldr	r3, [r7, #4]
 800e700:	7c1b      	ldrb	r3, [r3, #16]
 800e702:	2b00      	cmp	r3, #0
 800e704:	d10d      	bne.n	800e722 <USBD_GetDescriptor+0x266>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 800e706:	687b      	ldr	r3, [r7, #4]
 800e708:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800e70c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e70e:	f107 0208 	add.w	r2, r7, #8
 800e712:	4610      	mov	r0, r2
 800e714:	4798      	blx	r3
 800e716:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800e718:	68fb      	ldr	r3, [r7, #12]
 800e71a:	3301      	adds	r3, #1
 800e71c:	2207      	movs	r2, #7
 800e71e:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800e720:	e00f      	b.n	800e742 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800e722:	6839      	ldr	r1, [r7, #0]
 800e724:	6878      	ldr	r0, [r7, #4]
 800e726:	f000 f9dc 	bl	800eae2 <USBD_CtlError>
        err++;
 800e72a:	7afb      	ldrb	r3, [r7, #11]
 800e72c:	3301      	adds	r3, #1
 800e72e:	72fb      	strb	r3, [r7, #11]
      break;
 800e730:	e007      	b.n	800e742 <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 800e732:	6839      	ldr	r1, [r7, #0]
 800e734:	6878      	ldr	r0, [r7, #4]
 800e736:	f000 f9d4 	bl	800eae2 <USBD_CtlError>
      err++;
 800e73a:	7afb      	ldrb	r3, [r7, #11]
 800e73c:	3301      	adds	r3, #1
 800e73e:	72fb      	strb	r3, [r7, #11]
      break;
 800e740:	bf00      	nop
  }

  if (err != 0U)
 800e742:	7afb      	ldrb	r3, [r7, #11]
 800e744:	2b00      	cmp	r3, #0
 800e746:	d11c      	bne.n	800e782 <USBD_GetDescriptor+0x2c6>
  {
    return;
  }
  else
  {
    if ((len != 0U) && (req->wLength != 0U))
 800e748:	893b      	ldrh	r3, [r7, #8]
 800e74a:	2b00      	cmp	r3, #0
 800e74c:	d011      	beq.n	800e772 <USBD_GetDescriptor+0x2b6>
 800e74e:	683b      	ldr	r3, [r7, #0]
 800e750:	88db      	ldrh	r3, [r3, #6]
 800e752:	2b00      	cmp	r3, #0
 800e754:	d00d      	beq.n	800e772 <USBD_GetDescriptor+0x2b6>
    {
      len = MIN(len, req->wLength);
 800e756:	683b      	ldr	r3, [r7, #0]
 800e758:	88da      	ldrh	r2, [r3, #6]
 800e75a:	893b      	ldrh	r3, [r7, #8]
 800e75c:	4293      	cmp	r3, r2
 800e75e:	bf28      	it	cs
 800e760:	4613      	movcs	r3, r2
 800e762:	b29b      	uxth	r3, r3
 800e764:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800e766:	893b      	ldrh	r3, [r7, #8]
 800e768:	461a      	mov	r2, r3
 800e76a:	68f9      	ldr	r1, [r7, #12]
 800e76c:	6878      	ldr	r0, [r7, #4]
 800e76e:	f000 fa22 	bl	800ebb6 <USBD_CtlSendData>
    }

    if (req->wLength == 0U)
 800e772:	683b      	ldr	r3, [r7, #0]
 800e774:	88db      	ldrh	r3, [r3, #6]
 800e776:	2b00      	cmp	r3, #0
 800e778:	d104      	bne.n	800e784 <USBD_GetDescriptor+0x2c8>
    {
      (void)USBD_CtlSendStatus(pdev);
 800e77a:	6878      	ldr	r0, [r7, #4]
 800e77c:	f000 fa5b 	bl	800ec36 <USBD_CtlSendStatus>
 800e780:	e000      	b.n	800e784 <USBD_GetDescriptor+0x2c8>
    return;
 800e782:	bf00      	nop
    }
  }
}
 800e784:	3710      	adds	r7, #16
 800e786:	46bd      	mov	sp, r7
 800e788:	bd80      	pop	{r7, pc}
 800e78a:	bf00      	nop

0800e78c <USBD_SetAddress>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800e78c:	b580      	push	{r7, lr}
 800e78e:	b084      	sub	sp, #16
 800e790:	af00      	add	r7, sp, #0
 800e792:	6078      	str	r0, [r7, #4]
 800e794:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800e796:	683b      	ldr	r3, [r7, #0]
 800e798:	889b      	ldrh	r3, [r3, #4]
 800e79a:	2b00      	cmp	r3, #0
 800e79c:	d130      	bne.n	800e800 <USBD_SetAddress+0x74>
 800e79e:	683b      	ldr	r3, [r7, #0]
 800e7a0:	88db      	ldrh	r3, [r3, #6]
 800e7a2:	2b00      	cmp	r3, #0
 800e7a4:	d12c      	bne.n	800e800 <USBD_SetAddress+0x74>
 800e7a6:	683b      	ldr	r3, [r7, #0]
 800e7a8:	885b      	ldrh	r3, [r3, #2]
 800e7aa:	2b7f      	cmp	r3, #127	; 0x7f
 800e7ac:	d828      	bhi.n	800e800 <USBD_SetAddress+0x74>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800e7ae:	683b      	ldr	r3, [r7, #0]
 800e7b0:	885b      	ldrh	r3, [r3, #2]
 800e7b2:	b2db      	uxtb	r3, r3
 800e7b4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800e7b8:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e7ba:	687b      	ldr	r3, [r7, #4]
 800e7bc:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800e7c0:	2b03      	cmp	r3, #3
 800e7c2:	d104      	bne.n	800e7ce <USBD_SetAddress+0x42>
    {
      USBD_CtlError(pdev, req);
 800e7c4:	6839      	ldr	r1, [r7, #0]
 800e7c6:	6878      	ldr	r0, [r7, #4]
 800e7c8:	f000 f98b 	bl	800eae2 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e7cc:	e01d      	b.n	800e80a <USBD_SetAddress+0x7e>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800e7ce:	687b      	ldr	r3, [r7, #4]
 800e7d0:	7bfa      	ldrb	r2, [r7, #15]
 800e7d2:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      USBD_LL_SetUSBAddress(pdev, dev_addr);
 800e7d6:	7bfb      	ldrb	r3, [r7, #15]
 800e7d8:	4619      	mov	r1, r3
 800e7da:	6878      	ldr	r0, [r7, #4]
 800e7dc:	f003 fa7c 	bl	8011cd8 <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);
 800e7e0:	6878      	ldr	r0, [r7, #4]
 800e7e2:	f000 fa28 	bl	800ec36 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800e7e6:	7bfb      	ldrb	r3, [r7, #15]
 800e7e8:	2b00      	cmp	r3, #0
 800e7ea:	d004      	beq.n	800e7f6 <USBD_SetAddress+0x6a>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800e7ec:	687b      	ldr	r3, [r7, #4]
 800e7ee:	2202      	movs	r2, #2
 800e7f0:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e7f4:	e009      	b.n	800e80a <USBD_SetAddress+0x7e>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800e7f6:	687b      	ldr	r3, [r7, #4]
 800e7f8:	2201      	movs	r2, #1
 800e7fa:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e7fe:	e004      	b.n	800e80a <USBD_SetAddress+0x7e>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800e800:	6839      	ldr	r1, [r7, #0]
 800e802:	6878      	ldr	r0, [r7, #4]
 800e804:	f000 f96d 	bl	800eae2 <USBD_CtlError>
  }
}
 800e808:	bf00      	nop
 800e80a:	bf00      	nop
 800e80c:	3710      	adds	r7, #16
 800e80e:	46bd      	mov	sp, r7
 800e810:	bd80      	pop	{r7, pc}
	...

0800e814 <USBD_SetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800e814:	b580      	push	{r7, lr}
 800e816:	b082      	sub	sp, #8
 800e818:	af00      	add	r7, sp, #0
 800e81a:	6078      	str	r0, [r7, #4]
 800e81c:	6039      	str	r1, [r7, #0]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800e81e:	683b      	ldr	r3, [r7, #0]
 800e820:	885b      	ldrh	r3, [r3, #2]
 800e822:	b2da      	uxtb	r2, r3
 800e824:	4b41      	ldr	r3, [pc, #260]	; (800e92c <USBD_SetConfig+0x118>)
 800e826:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800e828:	4b40      	ldr	r3, [pc, #256]	; (800e92c <USBD_SetConfig+0x118>)
 800e82a:	781b      	ldrb	r3, [r3, #0]
 800e82c:	2b01      	cmp	r3, #1
 800e82e:	d904      	bls.n	800e83a <USBD_SetConfig+0x26>
  {
    USBD_CtlError(pdev, req);
 800e830:	6839      	ldr	r1, [r7, #0]
 800e832:	6878      	ldr	r0, [r7, #4]
 800e834:	f000 f955 	bl	800eae2 <USBD_CtlError>
 800e838:	e075      	b.n	800e926 <USBD_SetConfig+0x112>
  }
  else
  {
    switch (pdev->dev_state)
 800e83a:	687b      	ldr	r3, [r7, #4]
 800e83c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800e840:	2b02      	cmp	r3, #2
 800e842:	d002      	beq.n	800e84a <USBD_SetConfig+0x36>
 800e844:	2b03      	cmp	r3, #3
 800e846:	d023      	beq.n	800e890 <USBD_SetConfig+0x7c>
 800e848:	e062      	b.n	800e910 <USBD_SetConfig+0xfc>
    {
      case USBD_STATE_ADDRESSED:
        if (cfgidx)
 800e84a:	4b38      	ldr	r3, [pc, #224]	; (800e92c <USBD_SetConfig+0x118>)
 800e84c:	781b      	ldrb	r3, [r3, #0]
 800e84e:	2b00      	cmp	r3, #0
 800e850:	d01a      	beq.n	800e888 <USBD_SetConfig+0x74>
        {
          pdev->dev_config = cfgidx;
 800e852:	4b36      	ldr	r3, [pc, #216]	; (800e92c <USBD_SetConfig+0x118>)
 800e854:	781b      	ldrb	r3, [r3, #0]
 800e856:	461a      	mov	r2, r3
 800e858:	687b      	ldr	r3, [r7, #4]
 800e85a:	605a      	str	r2, [r3, #4]
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800e85c:	687b      	ldr	r3, [r7, #4]
 800e85e:	2203      	movs	r2, #3
 800e860:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 800e864:	4b31      	ldr	r3, [pc, #196]	; (800e92c <USBD_SetConfig+0x118>)
 800e866:	781b      	ldrb	r3, [r3, #0]
 800e868:	4619      	mov	r1, r3
 800e86a:	6878      	ldr	r0, [r7, #4]
 800e86c:	f7ff f9e8 	bl	800dc40 <USBD_SetClassConfig>
 800e870:	4603      	mov	r3, r0
 800e872:	2b02      	cmp	r3, #2
 800e874:	d104      	bne.n	800e880 <USBD_SetConfig+0x6c>
          {
            USBD_CtlError(pdev, req);
 800e876:	6839      	ldr	r1, [r7, #0]
 800e878:	6878      	ldr	r0, [r7, #4]
 800e87a:	f000 f932 	bl	800eae2 <USBD_CtlError>
            return;
 800e87e:	e052      	b.n	800e926 <USBD_SetConfig+0x112>
          }
          USBD_CtlSendStatus(pdev);
 800e880:	6878      	ldr	r0, [r7, #4]
 800e882:	f000 f9d8 	bl	800ec36 <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 800e886:	e04e      	b.n	800e926 <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 800e888:	6878      	ldr	r0, [r7, #4]
 800e88a:	f000 f9d4 	bl	800ec36 <USBD_CtlSendStatus>
        break;
 800e88e:	e04a      	b.n	800e926 <USBD_SetConfig+0x112>

      case USBD_STATE_CONFIGURED:
        if (cfgidx == 0U)
 800e890:	4b26      	ldr	r3, [pc, #152]	; (800e92c <USBD_SetConfig+0x118>)
 800e892:	781b      	ldrb	r3, [r3, #0]
 800e894:	2b00      	cmp	r3, #0
 800e896:	d112      	bne.n	800e8be <USBD_SetConfig+0xaa>
        {
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800e898:	687b      	ldr	r3, [r7, #4]
 800e89a:	2202      	movs	r2, #2
 800e89c:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
          pdev->dev_config = cfgidx;
 800e8a0:	4b22      	ldr	r3, [pc, #136]	; (800e92c <USBD_SetConfig+0x118>)
 800e8a2:	781b      	ldrb	r3, [r3, #0]
 800e8a4:	461a      	mov	r2, r3
 800e8a6:	687b      	ldr	r3, [r7, #4]
 800e8a8:	605a      	str	r2, [r3, #4]
          USBD_ClrClassConfig(pdev, cfgidx);
 800e8aa:	4b20      	ldr	r3, [pc, #128]	; (800e92c <USBD_SetConfig+0x118>)
 800e8ac:	781b      	ldrb	r3, [r3, #0]
 800e8ae:	4619      	mov	r1, r3
 800e8b0:	6878      	ldr	r0, [r7, #4]
 800e8b2:	f7ff f9e4 	bl	800dc7e <USBD_ClrClassConfig>
          USBD_CtlSendStatus(pdev);
 800e8b6:	6878      	ldr	r0, [r7, #4]
 800e8b8:	f000 f9bd 	bl	800ec36 <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 800e8bc:	e033      	b.n	800e926 <USBD_SetConfig+0x112>
        else if (cfgidx != pdev->dev_config)
 800e8be:	4b1b      	ldr	r3, [pc, #108]	; (800e92c <USBD_SetConfig+0x118>)
 800e8c0:	781b      	ldrb	r3, [r3, #0]
 800e8c2:	461a      	mov	r2, r3
 800e8c4:	687b      	ldr	r3, [r7, #4]
 800e8c6:	685b      	ldr	r3, [r3, #4]
 800e8c8:	429a      	cmp	r2, r3
 800e8ca:	d01d      	beq.n	800e908 <USBD_SetConfig+0xf4>
          USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800e8cc:	687b      	ldr	r3, [r7, #4]
 800e8ce:	685b      	ldr	r3, [r3, #4]
 800e8d0:	b2db      	uxtb	r3, r3
 800e8d2:	4619      	mov	r1, r3
 800e8d4:	6878      	ldr	r0, [r7, #4]
 800e8d6:	f7ff f9d2 	bl	800dc7e <USBD_ClrClassConfig>
          pdev->dev_config = cfgidx;
 800e8da:	4b14      	ldr	r3, [pc, #80]	; (800e92c <USBD_SetConfig+0x118>)
 800e8dc:	781b      	ldrb	r3, [r3, #0]
 800e8de:	461a      	mov	r2, r3
 800e8e0:	687b      	ldr	r3, [r7, #4]
 800e8e2:	605a      	str	r2, [r3, #4]
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 800e8e4:	4b11      	ldr	r3, [pc, #68]	; (800e92c <USBD_SetConfig+0x118>)
 800e8e6:	781b      	ldrb	r3, [r3, #0]
 800e8e8:	4619      	mov	r1, r3
 800e8ea:	6878      	ldr	r0, [r7, #4]
 800e8ec:	f7ff f9a8 	bl	800dc40 <USBD_SetClassConfig>
 800e8f0:	4603      	mov	r3, r0
 800e8f2:	2b02      	cmp	r3, #2
 800e8f4:	d104      	bne.n	800e900 <USBD_SetConfig+0xec>
            USBD_CtlError(pdev, req);
 800e8f6:	6839      	ldr	r1, [r7, #0]
 800e8f8:	6878      	ldr	r0, [r7, #4]
 800e8fa:	f000 f8f2 	bl	800eae2 <USBD_CtlError>
            return;
 800e8fe:	e012      	b.n	800e926 <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 800e900:	6878      	ldr	r0, [r7, #4]
 800e902:	f000 f998 	bl	800ec36 <USBD_CtlSendStatus>
        break;
 800e906:	e00e      	b.n	800e926 <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 800e908:	6878      	ldr	r0, [r7, #4]
 800e90a:	f000 f994 	bl	800ec36 <USBD_CtlSendStatus>
        break;
 800e90e:	e00a      	b.n	800e926 <USBD_SetConfig+0x112>

      default:
        USBD_CtlError(pdev, req);
 800e910:	6839      	ldr	r1, [r7, #0]
 800e912:	6878      	ldr	r0, [r7, #4]
 800e914:	f000 f8e5 	bl	800eae2 <USBD_CtlError>
        USBD_ClrClassConfig(pdev, cfgidx);
 800e918:	4b04      	ldr	r3, [pc, #16]	; (800e92c <USBD_SetConfig+0x118>)
 800e91a:	781b      	ldrb	r3, [r3, #0]
 800e91c:	4619      	mov	r1, r3
 800e91e:	6878      	ldr	r0, [r7, #4]
 800e920:	f7ff f9ad 	bl	800dc7e <USBD_ClrClassConfig>
        break;
 800e924:	bf00      	nop
    }
  }
}
 800e926:	3708      	adds	r7, #8
 800e928:	46bd      	mov	sp, r7
 800e92a:	bd80      	pop	{r7, pc}
 800e92c:	20000e78 	.word	0x20000e78

0800e930 <USBD_GetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800e930:	b580      	push	{r7, lr}
 800e932:	b082      	sub	sp, #8
 800e934:	af00      	add	r7, sp, #0
 800e936:	6078      	str	r0, [r7, #4]
 800e938:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800e93a:	683b      	ldr	r3, [r7, #0]
 800e93c:	88db      	ldrh	r3, [r3, #6]
 800e93e:	2b01      	cmp	r3, #1
 800e940:	d004      	beq.n	800e94c <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800e942:	6839      	ldr	r1, [r7, #0]
 800e944:	6878      	ldr	r0, [r7, #4]
 800e946:	f000 f8cc 	bl	800eae2 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800e94a:	e022      	b.n	800e992 <USBD_GetConfig+0x62>
    switch (pdev->dev_state)
 800e94c:	687b      	ldr	r3, [r7, #4]
 800e94e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800e952:	2b02      	cmp	r3, #2
 800e954:	dc02      	bgt.n	800e95c <USBD_GetConfig+0x2c>
 800e956:	2b00      	cmp	r3, #0
 800e958:	dc03      	bgt.n	800e962 <USBD_GetConfig+0x32>
 800e95a:	e015      	b.n	800e988 <USBD_GetConfig+0x58>
 800e95c:	2b03      	cmp	r3, #3
 800e95e:	d00b      	beq.n	800e978 <USBD_GetConfig+0x48>
 800e960:	e012      	b.n	800e988 <USBD_GetConfig+0x58>
        pdev->dev_default_config = 0U;
 800e962:	687b      	ldr	r3, [r7, #4]
 800e964:	2200      	movs	r2, #0
 800e966:	609a      	str	r2, [r3, #8]
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_default_config, 1U);
 800e968:	687b      	ldr	r3, [r7, #4]
 800e96a:	3308      	adds	r3, #8
 800e96c:	2201      	movs	r2, #1
 800e96e:	4619      	mov	r1, r3
 800e970:	6878      	ldr	r0, [r7, #4]
 800e972:	f000 f920 	bl	800ebb6 <USBD_CtlSendData>
        break;
 800e976:	e00c      	b.n	800e992 <USBD_GetConfig+0x62>
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config, 1U);
 800e978:	687b      	ldr	r3, [r7, #4]
 800e97a:	3304      	adds	r3, #4
 800e97c:	2201      	movs	r2, #1
 800e97e:	4619      	mov	r1, r3
 800e980:	6878      	ldr	r0, [r7, #4]
 800e982:	f000 f918 	bl	800ebb6 <USBD_CtlSendData>
        break;
 800e986:	e004      	b.n	800e992 <USBD_GetConfig+0x62>
        USBD_CtlError(pdev, req);
 800e988:	6839      	ldr	r1, [r7, #0]
 800e98a:	6878      	ldr	r0, [r7, #4]
 800e98c:	f000 f8a9 	bl	800eae2 <USBD_CtlError>
        break;
 800e990:	bf00      	nop
}
 800e992:	bf00      	nop
 800e994:	3708      	adds	r7, #8
 800e996:	46bd      	mov	sp, r7
 800e998:	bd80      	pop	{r7, pc}

0800e99a <USBD_GetStatus>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800e99a:	b580      	push	{r7, lr}
 800e99c:	b082      	sub	sp, #8
 800e99e:	af00      	add	r7, sp, #0
 800e9a0:	6078      	str	r0, [r7, #4]
 800e9a2:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800e9a4:	687b      	ldr	r3, [r7, #4]
 800e9a6:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800e9aa:	3b01      	subs	r3, #1
 800e9ac:	2b02      	cmp	r3, #2
 800e9ae:	d81e      	bhi.n	800e9ee <USBD_GetStatus+0x54>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800e9b0:	683b      	ldr	r3, [r7, #0]
 800e9b2:	88db      	ldrh	r3, [r3, #6]
 800e9b4:	2b02      	cmp	r3, #2
 800e9b6:	d004      	beq.n	800e9c2 <USBD_GetStatus+0x28>
      {
        USBD_CtlError(pdev, req);
 800e9b8:	6839      	ldr	r1, [r7, #0]
 800e9ba:	6878      	ldr	r0, [r7, #4]
 800e9bc:	f000 f891 	bl	800eae2 <USBD_CtlError>
        break;
 800e9c0:	e01a      	b.n	800e9f8 <USBD_GetStatus+0x5e>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800e9c2:	687b      	ldr	r3, [r7, #4]
 800e9c4:	2201      	movs	r2, #1
 800e9c6:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup)
 800e9c8:	687b      	ldr	r3, [r7, #4]
 800e9ca:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 800e9ce:	2b00      	cmp	r3, #0
 800e9d0:	d005      	beq.n	800e9de <USBD_GetStatus+0x44>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800e9d2:	687b      	ldr	r3, [r7, #4]
 800e9d4:	68db      	ldr	r3, [r3, #12]
 800e9d6:	f043 0202 	orr.w	r2, r3, #2
 800e9da:	687b      	ldr	r3, [r7, #4]
 800e9dc:	60da      	str	r2, [r3, #12]
      }

      USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config_status, 2U);
 800e9de:	687b      	ldr	r3, [r7, #4]
 800e9e0:	330c      	adds	r3, #12
 800e9e2:	2202      	movs	r2, #2
 800e9e4:	4619      	mov	r1, r3
 800e9e6:	6878      	ldr	r0, [r7, #4]
 800e9e8:	f000 f8e5 	bl	800ebb6 <USBD_CtlSendData>
      break;
 800e9ec:	e004      	b.n	800e9f8 <USBD_GetStatus+0x5e>

    default:
      USBD_CtlError(pdev, req);
 800e9ee:	6839      	ldr	r1, [r7, #0]
 800e9f0:	6878      	ldr	r0, [r7, #4]
 800e9f2:	f000 f876 	bl	800eae2 <USBD_CtlError>
      break;
 800e9f6:	bf00      	nop
  }
}
 800e9f8:	bf00      	nop
 800e9fa:	3708      	adds	r7, #8
 800e9fc:	46bd      	mov	sp, r7
 800e9fe:	bd80      	pop	{r7, pc}

0800ea00 <USBD_SetFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800ea00:	b580      	push	{r7, lr}
 800ea02:	b082      	sub	sp, #8
 800ea04:	af00      	add	r7, sp, #0
 800ea06:	6078      	str	r0, [r7, #4]
 800ea08:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800ea0a:	683b      	ldr	r3, [r7, #0]
 800ea0c:	885b      	ldrh	r3, [r3, #2]
 800ea0e:	2b01      	cmp	r3, #1
 800ea10:	d106      	bne.n	800ea20 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 800ea12:	687b      	ldr	r3, [r7, #4]
 800ea14:	2201      	movs	r2, #1
 800ea16:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    USBD_CtlSendStatus(pdev);
 800ea1a:	6878      	ldr	r0, [r7, #4]
 800ea1c:	f000 f90b 	bl	800ec36 <USBD_CtlSendStatus>
  }
}
 800ea20:	bf00      	nop
 800ea22:	3708      	adds	r7, #8
 800ea24:	46bd      	mov	sp, r7
 800ea26:	bd80      	pop	{r7, pc}

0800ea28 <USBD_ClrFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800ea28:	b580      	push	{r7, lr}
 800ea2a:	b082      	sub	sp, #8
 800ea2c:	af00      	add	r7, sp, #0
 800ea2e:	6078      	str	r0, [r7, #4]
 800ea30:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800ea32:	687b      	ldr	r3, [r7, #4]
 800ea34:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800ea38:	3b01      	subs	r3, #1
 800ea3a:	2b02      	cmp	r3, #2
 800ea3c:	d80b      	bhi.n	800ea56 <USBD_ClrFeature+0x2e>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800ea3e:	683b      	ldr	r3, [r7, #0]
 800ea40:	885b      	ldrh	r3, [r3, #2]
 800ea42:	2b01      	cmp	r3, #1
 800ea44:	d10c      	bne.n	800ea60 <USBD_ClrFeature+0x38>
      {
        pdev->dev_remote_wakeup = 0U;
 800ea46:	687b      	ldr	r3, [r7, #4]
 800ea48:	2200      	movs	r2, #0
 800ea4a:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        USBD_CtlSendStatus(pdev);
 800ea4e:	6878      	ldr	r0, [r7, #4]
 800ea50:	f000 f8f1 	bl	800ec36 <USBD_CtlSendStatus>
      }
      break;
 800ea54:	e004      	b.n	800ea60 <USBD_ClrFeature+0x38>

    default:
      USBD_CtlError(pdev, req);
 800ea56:	6839      	ldr	r1, [r7, #0]
 800ea58:	6878      	ldr	r0, [r7, #4]
 800ea5a:	f000 f842 	bl	800eae2 <USBD_CtlError>
      break;
 800ea5e:	e000      	b.n	800ea62 <USBD_ClrFeature+0x3a>
      break;
 800ea60:	bf00      	nop
  }
}
 800ea62:	bf00      	nop
 800ea64:	3708      	adds	r7, #8
 800ea66:	46bd      	mov	sp, r7
 800ea68:	bd80      	pop	{r7, pc}

0800ea6a <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800ea6a:	b480      	push	{r7}
 800ea6c:	b083      	sub	sp, #12
 800ea6e:	af00      	add	r7, sp, #0
 800ea70:	6078      	str	r0, [r7, #4]
 800ea72:	6039      	str	r1, [r7, #0]
  req->bmRequest = *(uint8_t *)(pdata);
 800ea74:	683b      	ldr	r3, [r7, #0]
 800ea76:	781a      	ldrb	r2, [r3, #0]
 800ea78:	687b      	ldr	r3, [r7, #4]
 800ea7a:	701a      	strb	r2, [r3, #0]
  req->bRequest = *(uint8_t *)(pdata + 1U);
 800ea7c:	683b      	ldr	r3, [r7, #0]
 800ea7e:	785a      	ldrb	r2, [r3, #1]
 800ea80:	687b      	ldr	r3, [r7, #4]
 800ea82:	705a      	strb	r2, [r3, #1]
  req->wValue = SWAPBYTE(pdata + 2U);
 800ea84:	683b      	ldr	r3, [r7, #0]
 800ea86:	3302      	adds	r3, #2
 800ea88:	781b      	ldrb	r3, [r3, #0]
 800ea8a:	b29a      	uxth	r2, r3
 800ea8c:	683b      	ldr	r3, [r7, #0]
 800ea8e:	3303      	adds	r3, #3
 800ea90:	781b      	ldrb	r3, [r3, #0]
 800ea92:	b29b      	uxth	r3, r3
 800ea94:	021b      	lsls	r3, r3, #8
 800ea96:	b29b      	uxth	r3, r3
 800ea98:	4413      	add	r3, r2
 800ea9a:	b29a      	uxth	r2, r3
 800ea9c:	687b      	ldr	r3, [r7, #4]
 800ea9e:	805a      	strh	r2, [r3, #2]
  req->wIndex = SWAPBYTE(pdata + 4U);
 800eaa0:	683b      	ldr	r3, [r7, #0]
 800eaa2:	3304      	adds	r3, #4
 800eaa4:	781b      	ldrb	r3, [r3, #0]
 800eaa6:	b29a      	uxth	r2, r3
 800eaa8:	683b      	ldr	r3, [r7, #0]
 800eaaa:	3305      	adds	r3, #5
 800eaac:	781b      	ldrb	r3, [r3, #0]
 800eaae:	b29b      	uxth	r3, r3
 800eab0:	021b      	lsls	r3, r3, #8
 800eab2:	b29b      	uxth	r3, r3
 800eab4:	4413      	add	r3, r2
 800eab6:	b29a      	uxth	r2, r3
 800eab8:	687b      	ldr	r3, [r7, #4]
 800eaba:	809a      	strh	r2, [r3, #4]
  req->wLength = SWAPBYTE(pdata + 6U);
 800eabc:	683b      	ldr	r3, [r7, #0]
 800eabe:	3306      	adds	r3, #6
 800eac0:	781b      	ldrb	r3, [r3, #0]
 800eac2:	b29a      	uxth	r2, r3
 800eac4:	683b      	ldr	r3, [r7, #0]
 800eac6:	3307      	adds	r3, #7
 800eac8:	781b      	ldrb	r3, [r3, #0]
 800eaca:	b29b      	uxth	r3, r3
 800eacc:	021b      	lsls	r3, r3, #8
 800eace:	b29b      	uxth	r3, r3
 800ead0:	4413      	add	r3, r2
 800ead2:	b29a      	uxth	r2, r3
 800ead4:	687b      	ldr	r3, [r7, #4]
 800ead6:	80da      	strh	r2, [r3, #6]

}
 800ead8:	bf00      	nop
 800eada:	370c      	adds	r7, #12
 800eadc:	46bd      	mov	sp, r7
 800eade:	bc80      	pop	{r7}
 800eae0:	4770      	bx	lr

0800eae2 <USBD_CtlError>:
* @retval None
*/

void USBD_CtlError(USBD_HandleTypeDef *pdev,
                   USBD_SetupReqTypedef *req)
{
 800eae2:	b580      	push	{r7, lr}
 800eae4:	b082      	sub	sp, #8
 800eae6:	af00      	add	r7, sp, #0
 800eae8:	6078      	str	r0, [r7, #4]
 800eaea:	6039      	str	r1, [r7, #0]
  USBD_LL_StallEP(pdev, 0x80U);
 800eaec:	2180      	movs	r1, #128	; 0x80
 800eaee:	6878      	ldr	r0, [r7, #4]
 800eaf0:	f003 f888 	bl	8011c04 <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev, 0U);
 800eaf4:	2100      	movs	r1, #0
 800eaf6:	6878      	ldr	r0, [r7, #4]
 800eaf8:	f003 f884 	bl	8011c04 <USBD_LL_StallEP>
}
 800eafc:	bf00      	nop
 800eafe:	3708      	adds	r7, #8
 800eb00:	46bd      	mov	sp, r7
 800eb02:	bd80      	pop	{r7, pc}

0800eb04 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800eb04:	b580      	push	{r7, lr}
 800eb06:	b086      	sub	sp, #24
 800eb08:	af00      	add	r7, sp, #0
 800eb0a:	60f8      	str	r0, [r7, #12]
 800eb0c:	60b9      	str	r1, [r7, #8]
 800eb0e:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800eb10:	2300      	movs	r3, #0
 800eb12:	75fb      	strb	r3, [r7, #23]

  if (desc != NULL)
 800eb14:	68fb      	ldr	r3, [r7, #12]
 800eb16:	2b00      	cmp	r3, #0
 800eb18:	d032      	beq.n	800eb80 <USBD_GetString+0x7c>
  {
    *len = (uint16_t)USBD_GetLen(desc) * 2U + 2U;
 800eb1a:	68f8      	ldr	r0, [r7, #12]
 800eb1c:	f000 f834 	bl	800eb88 <USBD_GetLen>
 800eb20:	4603      	mov	r3, r0
 800eb22:	3301      	adds	r3, #1
 800eb24:	b29b      	uxth	r3, r3
 800eb26:	005b      	lsls	r3, r3, #1
 800eb28:	b29a      	uxth	r2, r3
 800eb2a:	687b      	ldr	r3, [r7, #4]
 800eb2c:	801a      	strh	r2, [r3, #0]
    unicode[idx++] = *(uint8_t *)(void *)len;
 800eb2e:	7dfb      	ldrb	r3, [r7, #23]
 800eb30:	1c5a      	adds	r2, r3, #1
 800eb32:	75fa      	strb	r2, [r7, #23]
 800eb34:	461a      	mov	r2, r3
 800eb36:	68bb      	ldr	r3, [r7, #8]
 800eb38:	4413      	add	r3, r2
 800eb3a:	687a      	ldr	r2, [r7, #4]
 800eb3c:	7812      	ldrb	r2, [r2, #0]
 800eb3e:	701a      	strb	r2, [r3, #0]
    unicode[idx++] = USB_DESC_TYPE_STRING;
 800eb40:	7dfb      	ldrb	r3, [r7, #23]
 800eb42:	1c5a      	adds	r2, r3, #1
 800eb44:	75fa      	strb	r2, [r7, #23]
 800eb46:	461a      	mov	r2, r3
 800eb48:	68bb      	ldr	r3, [r7, #8]
 800eb4a:	4413      	add	r3, r2
 800eb4c:	2203      	movs	r2, #3
 800eb4e:	701a      	strb	r2, [r3, #0]

    while (*desc != '\0')
 800eb50:	e012      	b.n	800eb78 <USBD_GetString+0x74>
    {
      unicode[idx++] = *desc++;
 800eb52:	68fb      	ldr	r3, [r7, #12]
 800eb54:	1c5a      	adds	r2, r3, #1
 800eb56:	60fa      	str	r2, [r7, #12]
 800eb58:	7dfa      	ldrb	r2, [r7, #23]
 800eb5a:	1c51      	adds	r1, r2, #1
 800eb5c:	75f9      	strb	r1, [r7, #23]
 800eb5e:	4611      	mov	r1, r2
 800eb60:	68ba      	ldr	r2, [r7, #8]
 800eb62:	440a      	add	r2, r1
 800eb64:	781b      	ldrb	r3, [r3, #0]
 800eb66:	7013      	strb	r3, [r2, #0]
      unicode[idx++] =  0U;
 800eb68:	7dfb      	ldrb	r3, [r7, #23]
 800eb6a:	1c5a      	adds	r2, r3, #1
 800eb6c:	75fa      	strb	r2, [r7, #23]
 800eb6e:	461a      	mov	r2, r3
 800eb70:	68bb      	ldr	r3, [r7, #8]
 800eb72:	4413      	add	r3, r2
 800eb74:	2200      	movs	r2, #0
 800eb76:	701a      	strb	r2, [r3, #0]
    while (*desc != '\0')
 800eb78:	68fb      	ldr	r3, [r7, #12]
 800eb7a:	781b      	ldrb	r3, [r3, #0]
 800eb7c:	2b00      	cmp	r3, #0
 800eb7e:	d1e8      	bne.n	800eb52 <USBD_GetString+0x4e>
    }
  }
}
 800eb80:	bf00      	nop
 800eb82:	3718      	adds	r7, #24
 800eb84:	46bd      	mov	sp, r7
 800eb86:	bd80      	pop	{r7, pc}

0800eb88 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800eb88:	b480      	push	{r7}
 800eb8a:	b085      	sub	sp, #20
 800eb8c:	af00      	add	r7, sp, #0
 800eb8e:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800eb90:	2300      	movs	r3, #0
 800eb92:	73fb      	strb	r3, [r7, #15]

  while (*buf != '\0')
 800eb94:	e005      	b.n	800eba2 <USBD_GetLen+0x1a>
  {
    len++;
 800eb96:	7bfb      	ldrb	r3, [r7, #15]
 800eb98:	3301      	adds	r3, #1
 800eb9a:	73fb      	strb	r3, [r7, #15]
    buf++;
 800eb9c:	687b      	ldr	r3, [r7, #4]
 800eb9e:	3301      	adds	r3, #1
 800eba0:	607b      	str	r3, [r7, #4]
  while (*buf != '\0')
 800eba2:	687b      	ldr	r3, [r7, #4]
 800eba4:	781b      	ldrb	r3, [r3, #0]
 800eba6:	2b00      	cmp	r3, #0
 800eba8:	d1f5      	bne.n	800eb96 <USBD_GetLen+0xe>
  }

  return len;
 800ebaa:	7bfb      	ldrb	r3, [r7, #15]
}
 800ebac:	4618      	mov	r0, r3
 800ebae:	3714      	adds	r7, #20
 800ebb0:	46bd      	mov	sp, r7
 800ebb2:	bc80      	pop	{r7}
 800ebb4:	4770      	bx	lr

0800ebb6 <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint16_t len)
{
 800ebb6:	b580      	push	{r7, lr}
 800ebb8:	b084      	sub	sp, #16
 800ebba:	af00      	add	r7, sp, #0
 800ebbc:	60f8      	str	r0, [r7, #12]
 800ebbe:	60b9      	str	r1, [r7, #8]
 800ebc0:	4613      	mov	r3, r2
 800ebc2:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800ebc4:	68fb      	ldr	r3, [r7, #12]
 800ebc6:	2202      	movs	r2, #2
 800ebc8:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 800ebcc:	88fa      	ldrh	r2, [r7, #6]
 800ebce:	68fb      	ldr	r3, [r7, #12]
 800ebd0:	61da      	str	r2, [r3, #28]
  pdev->ep_in[0].rem_length   = len;
 800ebd2:	88fa      	ldrh	r2, [r7, #6]
 800ebd4:	68fb      	ldr	r3, [r7, #12]
 800ebd6:	621a      	str	r2, [r3, #32]

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800ebd8:	88fb      	ldrh	r3, [r7, #6]
 800ebda:	68ba      	ldr	r2, [r7, #8]
 800ebdc:	2100      	movs	r1, #0
 800ebde:	68f8      	ldr	r0, [r7, #12]
 800ebe0:	f003 f899 	bl	8011d16 <USBD_LL_Transmit>

  return USBD_OK;
 800ebe4:	2300      	movs	r3, #0
}
 800ebe6:	4618      	mov	r0, r3
 800ebe8:	3710      	adds	r7, #16
 800ebea:	46bd      	mov	sp, r7
 800ebec:	bd80      	pop	{r7, pc}

0800ebee <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint16_t len)
{
 800ebee:	b580      	push	{r7, lr}
 800ebf0:	b084      	sub	sp, #16
 800ebf2:	af00      	add	r7, sp, #0
 800ebf4:	60f8      	str	r0, [r7, #12]
 800ebf6:	60b9      	str	r1, [r7, #8]
 800ebf8:	4613      	mov	r3, r2
 800ebfa:	80fb      	strh	r3, [r7, #6]
  /* Start the next transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800ebfc:	88fb      	ldrh	r3, [r7, #6]
 800ebfe:	68ba      	ldr	r2, [r7, #8]
 800ec00:	2100      	movs	r1, #0
 800ec02:	68f8      	ldr	r0, [r7, #12]
 800ec04:	f003 f887 	bl	8011d16 <USBD_LL_Transmit>

  return USBD_OK;
 800ec08:	2300      	movs	r3, #0
}
 800ec0a:	4618      	mov	r0, r3
 800ec0c:	3710      	adds	r7, #16
 800ec0e:	46bd      	mov	sp, r7
 800ec10:	bd80      	pop	{r7, pc}

0800ec12 <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint16_t len)
{
 800ec12:	b580      	push	{r7, lr}
 800ec14:	b084      	sub	sp, #16
 800ec16:	af00      	add	r7, sp, #0
 800ec18:	60f8      	str	r0, [r7, #12]
 800ec1a:	60b9      	str	r1, [r7, #8]
 800ec1c:	4613      	mov	r3, r2
 800ec1e:	80fb      	strh	r3, [r7, #6]
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800ec20:	88fb      	ldrh	r3, [r7, #6]
 800ec22:	68ba      	ldr	r2, [r7, #8]
 800ec24:	2100      	movs	r1, #0
 800ec26:	68f8      	ldr	r0, [r7, #12]
 800ec28:	f003 f898 	bl	8011d5c <USBD_LL_PrepareReceive>

  return USBD_OK;
 800ec2c:	2300      	movs	r3, #0
}
 800ec2e:	4618      	mov	r0, r3
 800ec30:	3710      	adds	r7, #16
 800ec32:	46bd      	mov	sp, r7
 800ec34:	bd80      	pop	{r7, pc}

0800ec36 <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800ec36:	b580      	push	{r7, lr}
 800ec38:	b082      	sub	sp, #8
 800ec3a:	af00      	add	r7, sp, #0
 800ec3c:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800ec3e:	687b      	ldr	r3, [r7, #4]
 800ec40:	2204      	movs	r2, #4
 800ec42:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800ec46:	2300      	movs	r3, #0
 800ec48:	2200      	movs	r2, #0
 800ec4a:	2100      	movs	r1, #0
 800ec4c:	6878      	ldr	r0, [r7, #4]
 800ec4e:	f003 f862 	bl	8011d16 <USBD_LL_Transmit>

  return USBD_OK;
 800ec52:	2300      	movs	r3, #0
}
 800ec54:	4618      	mov	r0, r3
 800ec56:	3708      	adds	r7, #8
 800ec58:	46bd      	mov	sp, r7
 800ec5a:	bd80      	pop	{r7, pc}

0800ec5c <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800ec5c:	b580      	push	{r7, lr}
 800ec5e:	b082      	sub	sp, #8
 800ec60:	af00      	add	r7, sp, #0
 800ec62:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800ec64:	687b      	ldr	r3, [r7, #4]
 800ec66:	2205      	movs	r2, #5
 800ec68:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800ec6c:	2300      	movs	r3, #0
 800ec6e:	2200      	movs	r2, #0
 800ec70:	2100      	movs	r1, #0
 800ec72:	6878      	ldr	r0, [r7, #4]
 800ec74:	f003 f872 	bl	8011d5c <USBD_LL_PrepareReceive>

  return USBD_OK;
 800ec78:	2300      	movs	r3, #0
}
 800ec7a:	4618      	mov	r0, r3
 800ec7c:	3708      	adds	r7, #8
 800ec7e:	46bd      	mov	sp, r7
 800ec80:	bd80      	pop	{r7, pc}
	...

0800ec84 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive nmuber to identify the drive */
)
{
 800ec84:	b580      	push	{r7, lr}
 800ec86:	b084      	sub	sp, #16
 800ec88:	af00      	add	r7, sp, #0
 800ec8a:	4603      	mov	r3, r0
 800ec8c:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;
  
  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 800ec8e:	79fb      	ldrb	r3, [r7, #7]
 800ec90:	4a08      	ldr	r2, [pc, #32]	; (800ecb4 <disk_status+0x30>)
 800ec92:	009b      	lsls	r3, r3, #2
 800ec94:	4413      	add	r3, r2
 800ec96:	685b      	ldr	r3, [r3, #4]
 800ec98:	685b      	ldr	r3, [r3, #4]
 800ec9a:	79fa      	ldrb	r2, [r7, #7]
 800ec9c:	4905      	ldr	r1, [pc, #20]	; (800ecb4 <disk_status+0x30>)
 800ec9e:	440a      	add	r2, r1
 800eca0:	7a12      	ldrb	r2, [r2, #8]
 800eca2:	4610      	mov	r0, r2
 800eca4:	4798      	blx	r3
 800eca6:	4603      	mov	r3, r0
 800eca8:	73fb      	strb	r3, [r7, #15]
  return stat;
 800ecaa:	7bfb      	ldrb	r3, [r7, #15]
}
 800ecac:	4618      	mov	r0, r3
 800ecae:	3710      	adds	r7, #16
 800ecb0:	46bd      	mov	sp, r7
 800ecb2:	bd80      	pop	{r7, pc}
 800ecb4:	20000e9c 	.word	0x20000e9c

0800ecb8 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 800ecb8:	b580      	push	{r7, lr}
 800ecba:	b084      	sub	sp, #16
 800ecbc:	af00      	add	r7, sp, #0
 800ecbe:	4603      	mov	r3, r0
 800ecc0:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 800ecc2:	2300      	movs	r3, #0
 800ecc4:	73fb      	strb	r3, [r7, #15]
  
  if(disk.is_initialized[pdrv] == 0)
 800ecc6:	79fb      	ldrb	r3, [r7, #7]
 800ecc8:	4a0d      	ldr	r2, [pc, #52]	; (800ed00 <disk_initialize+0x48>)
 800ecca:	5cd3      	ldrb	r3, [r2, r3]
 800eccc:	2b00      	cmp	r3, #0
 800ecce:	d111      	bne.n	800ecf4 <disk_initialize+0x3c>
  { 
    disk.is_initialized[pdrv] = 1;
 800ecd0:	79fb      	ldrb	r3, [r7, #7]
 800ecd2:	4a0b      	ldr	r2, [pc, #44]	; (800ed00 <disk_initialize+0x48>)
 800ecd4:	2101      	movs	r1, #1
 800ecd6:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 800ecd8:	79fb      	ldrb	r3, [r7, #7]
 800ecda:	4a09      	ldr	r2, [pc, #36]	; (800ed00 <disk_initialize+0x48>)
 800ecdc:	009b      	lsls	r3, r3, #2
 800ecde:	4413      	add	r3, r2
 800ece0:	685b      	ldr	r3, [r3, #4]
 800ece2:	681b      	ldr	r3, [r3, #0]
 800ece4:	79fa      	ldrb	r2, [r7, #7]
 800ece6:	4906      	ldr	r1, [pc, #24]	; (800ed00 <disk_initialize+0x48>)
 800ece8:	440a      	add	r2, r1
 800ecea:	7a12      	ldrb	r2, [r2, #8]
 800ecec:	4610      	mov	r0, r2
 800ecee:	4798      	blx	r3
 800ecf0:	4603      	mov	r3, r0
 800ecf2:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 800ecf4:	7bfb      	ldrb	r3, [r7, #15]
}
 800ecf6:	4618      	mov	r0, r3
 800ecf8:	3710      	adds	r7, #16
 800ecfa:	46bd      	mov	sp, r7
 800ecfc:	bd80      	pop	{r7, pc}
 800ecfe:	bf00      	nop
 800ed00:	20000e9c 	.word	0x20000e9c

0800ed04 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 800ed04:	b590      	push	{r4, r7, lr}
 800ed06:	b087      	sub	sp, #28
 800ed08:	af00      	add	r7, sp, #0
 800ed0a:	60b9      	str	r1, [r7, #8]
 800ed0c:	607a      	str	r2, [r7, #4]
 800ed0e:	603b      	str	r3, [r7, #0]
 800ed10:	4603      	mov	r3, r0
 800ed12:	73fb      	strb	r3, [r7, #15]
  DRESULT res;
 
  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 800ed14:	7bfb      	ldrb	r3, [r7, #15]
 800ed16:	4a0a      	ldr	r2, [pc, #40]	; (800ed40 <disk_read+0x3c>)
 800ed18:	009b      	lsls	r3, r3, #2
 800ed1a:	4413      	add	r3, r2
 800ed1c:	685b      	ldr	r3, [r3, #4]
 800ed1e:	689c      	ldr	r4, [r3, #8]
 800ed20:	7bfb      	ldrb	r3, [r7, #15]
 800ed22:	4a07      	ldr	r2, [pc, #28]	; (800ed40 <disk_read+0x3c>)
 800ed24:	4413      	add	r3, r2
 800ed26:	7a18      	ldrb	r0, [r3, #8]
 800ed28:	683b      	ldr	r3, [r7, #0]
 800ed2a:	687a      	ldr	r2, [r7, #4]
 800ed2c:	68b9      	ldr	r1, [r7, #8]
 800ed2e:	47a0      	blx	r4
 800ed30:	4603      	mov	r3, r0
 800ed32:	75fb      	strb	r3, [r7, #23]
  return res;
 800ed34:	7dfb      	ldrb	r3, [r7, #23]
}
 800ed36:	4618      	mov	r0, r3
 800ed38:	371c      	adds	r7, #28
 800ed3a:	46bd      	mov	sp, r7
 800ed3c:	bd90      	pop	{r4, r7, pc}
 800ed3e:	bf00      	nop
 800ed40:	20000e9c 	.word	0x20000e9c

0800ed44 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 800ed44:	b590      	push	{r4, r7, lr}
 800ed46:	b087      	sub	sp, #28
 800ed48:	af00      	add	r7, sp, #0
 800ed4a:	60b9      	str	r1, [r7, #8]
 800ed4c:	607a      	str	r2, [r7, #4]
 800ed4e:	603b      	str	r3, [r7, #0]
 800ed50:	4603      	mov	r3, r0
 800ed52:	73fb      	strb	r3, [r7, #15]
  DRESULT res;
  
  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 800ed54:	7bfb      	ldrb	r3, [r7, #15]
 800ed56:	4a0a      	ldr	r2, [pc, #40]	; (800ed80 <disk_write+0x3c>)
 800ed58:	009b      	lsls	r3, r3, #2
 800ed5a:	4413      	add	r3, r2
 800ed5c:	685b      	ldr	r3, [r3, #4]
 800ed5e:	68dc      	ldr	r4, [r3, #12]
 800ed60:	7bfb      	ldrb	r3, [r7, #15]
 800ed62:	4a07      	ldr	r2, [pc, #28]	; (800ed80 <disk_write+0x3c>)
 800ed64:	4413      	add	r3, r2
 800ed66:	7a18      	ldrb	r0, [r3, #8]
 800ed68:	683b      	ldr	r3, [r7, #0]
 800ed6a:	687a      	ldr	r2, [r7, #4]
 800ed6c:	68b9      	ldr	r1, [r7, #8]
 800ed6e:	47a0      	blx	r4
 800ed70:	4603      	mov	r3, r0
 800ed72:	75fb      	strb	r3, [r7, #23]
  return res;
 800ed74:	7dfb      	ldrb	r3, [r7, #23]
}
 800ed76:	4618      	mov	r0, r3
 800ed78:	371c      	adds	r7, #28
 800ed7a:	46bd      	mov	sp, r7
 800ed7c:	bd90      	pop	{r4, r7, pc}
 800ed7e:	bf00      	nop
 800ed80:	20000e9c 	.word	0x20000e9c

0800ed84 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 800ed84:	b580      	push	{r7, lr}
 800ed86:	b084      	sub	sp, #16
 800ed88:	af00      	add	r7, sp, #0
 800ed8a:	4603      	mov	r3, r0
 800ed8c:	603a      	str	r2, [r7, #0]
 800ed8e:	71fb      	strb	r3, [r7, #7]
 800ed90:	460b      	mov	r3, r1
 800ed92:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 800ed94:	79fb      	ldrb	r3, [r7, #7]
 800ed96:	4a09      	ldr	r2, [pc, #36]	; (800edbc <disk_ioctl+0x38>)
 800ed98:	009b      	lsls	r3, r3, #2
 800ed9a:	4413      	add	r3, r2
 800ed9c:	685b      	ldr	r3, [r3, #4]
 800ed9e:	691b      	ldr	r3, [r3, #16]
 800eda0:	79fa      	ldrb	r2, [r7, #7]
 800eda2:	4906      	ldr	r1, [pc, #24]	; (800edbc <disk_ioctl+0x38>)
 800eda4:	440a      	add	r2, r1
 800eda6:	7a10      	ldrb	r0, [r2, #8]
 800eda8:	79b9      	ldrb	r1, [r7, #6]
 800edaa:	683a      	ldr	r2, [r7, #0]
 800edac:	4798      	blx	r3
 800edae:	4603      	mov	r3, r0
 800edb0:	73fb      	strb	r3, [r7, #15]
  return res;
 800edb2:	7bfb      	ldrb	r3, [r7, #15]
}
 800edb4:	4618      	mov	r0, r3
 800edb6:	3710      	adds	r7, #16
 800edb8:	46bd      	mov	sp, r7
 800edba:	bd80      	pop	{r7, pc}
 800edbc:	20000e9c 	.word	0x20000e9c

0800edc0 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 800edc0:	b480      	push	{r7}
 800edc2:	b087      	sub	sp, #28
 800edc4:	af00      	add	r7, sp, #0
 800edc6:	60f8      	str	r0, [r7, #12]
 800edc8:	60b9      	str	r1, [r7, #8]
 800edca:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800edcc:	68fb      	ldr	r3, [r7, #12]
 800edce:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 800edd0:	68bb      	ldr	r3, [r7, #8]
 800edd2:	613b      	str	r3, [r7, #16]
		*(int*)d = *(int*)s;
		d += sizeof (int); s += sizeof (int);
		cnt -= sizeof (int);
	}
#endif
	while (cnt--)
 800edd4:	e007      	b.n	800ede6 <mem_cpy+0x26>
		*d++ = *s++;
 800edd6:	693a      	ldr	r2, [r7, #16]
 800edd8:	1c53      	adds	r3, r2, #1
 800edda:	613b      	str	r3, [r7, #16]
 800eddc:	697b      	ldr	r3, [r7, #20]
 800edde:	1c59      	adds	r1, r3, #1
 800ede0:	6179      	str	r1, [r7, #20]
 800ede2:	7812      	ldrb	r2, [r2, #0]
 800ede4:	701a      	strb	r2, [r3, #0]
	while (cnt--)
 800ede6:	687b      	ldr	r3, [r7, #4]
 800ede8:	1e5a      	subs	r2, r3, #1
 800edea:	607a      	str	r2, [r7, #4]
 800edec:	2b00      	cmp	r3, #0
 800edee:	d1f2      	bne.n	800edd6 <mem_cpy+0x16>
}
 800edf0:	bf00      	nop
 800edf2:	bf00      	nop
 800edf4:	371c      	adds	r7, #28
 800edf6:	46bd      	mov	sp, r7
 800edf8:	bc80      	pop	{r7}
 800edfa:	4770      	bx	lr

0800edfc <mem_set>:

/* Fill memory */
static
void mem_set (void* dst, int val, UINT cnt) {
 800edfc:	b480      	push	{r7}
 800edfe:	b087      	sub	sp, #28
 800ee00:	af00      	add	r7, sp, #0
 800ee02:	60f8      	str	r0, [r7, #12]
 800ee04:	60b9      	str	r1, [r7, #8]
 800ee06:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800ee08:	68fb      	ldr	r3, [r7, #12]
 800ee0a:	617b      	str	r3, [r7, #20]

	while (cnt--)
 800ee0c:	e005      	b.n	800ee1a <mem_set+0x1e>
		*d++ = (BYTE)val;
 800ee0e:	697b      	ldr	r3, [r7, #20]
 800ee10:	1c5a      	adds	r2, r3, #1
 800ee12:	617a      	str	r2, [r7, #20]
 800ee14:	68ba      	ldr	r2, [r7, #8]
 800ee16:	b2d2      	uxtb	r2, r2
 800ee18:	701a      	strb	r2, [r3, #0]
	while (cnt--)
 800ee1a:	687b      	ldr	r3, [r7, #4]
 800ee1c:	1e5a      	subs	r2, r3, #1
 800ee1e:	607a      	str	r2, [r7, #4]
 800ee20:	2b00      	cmp	r3, #0
 800ee22:	d1f4      	bne.n	800ee0e <mem_set+0x12>
}
 800ee24:	bf00      	nop
 800ee26:	bf00      	nop
 800ee28:	371c      	adds	r7, #28
 800ee2a:	46bd      	mov	sp, r7
 800ee2c:	bc80      	pop	{r7}
 800ee2e:	4770      	bx	lr

0800ee30 <mem_cmp>:

/* Compare memory to memory */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {
 800ee30:	b480      	push	{r7}
 800ee32:	b089      	sub	sp, #36	; 0x24
 800ee34:	af00      	add	r7, sp, #0
 800ee36:	60f8      	str	r0, [r7, #12]
 800ee38:	60b9      	str	r1, [r7, #8]
 800ee3a:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 800ee3c:	68fb      	ldr	r3, [r7, #12]
 800ee3e:	61fb      	str	r3, [r7, #28]
 800ee40:	68bb      	ldr	r3, [r7, #8]
 800ee42:	61bb      	str	r3, [r7, #24]
	int r = 0;
 800ee44:	2300      	movs	r3, #0
 800ee46:	617b      	str	r3, [r7, #20]

	while (cnt-- && (r = *d++ - *s++) == 0) ;
 800ee48:	bf00      	nop
 800ee4a:	687b      	ldr	r3, [r7, #4]
 800ee4c:	1e5a      	subs	r2, r3, #1
 800ee4e:	607a      	str	r2, [r7, #4]
 800ee50:	2b00      	cmp	r3, #0
 800ee52:	d00d      	beq.n	800ee70 <mem_cmp+0x40>
 800ee54:	69fb      	ldr	r3, [r7, #28]
 800ee56:	1c5a      	adds	r2, r3, #1
 800ee58:	61fa      	str	r2, [r7, #28]
 800ee5a:	781b      	ldrb	r3, [r3, #0]
 800ee5c:	4619      	mov	r1, r3
 800ee5e:	69bb      	ldr	r3, [r7, #24]
 800ee60:	1c5a      	adds	r2, r3, #1
 800ee62:	61ba      	str	r2, [r7, #24]
 800ee64:	781b      	ldrb	r3, [r3, #0]
 800ee66:	1acb      	subs	r3, r1, r3
 800ee68:	617b      	str	r3, [r7, #20]
 800ee6a:	697b      	ldr	r3, [r7, #20]
 800ee6c:	2b00      	cmp	r3, #0
 800ee6e:	d0ec      	beq.n	800ee4a <mem_cmp+0x1a>
	return r;
 800ee70:	697b      	ldr	r3, [r7, #20]
}
 800ee72:	4618      	mov	r0, r3
 800ee74:	3724      	adds	r7, #36	; 0x24
 800ee76:	46bd      	mov	sp, r7
 800ee78:	bc80      	pop	{r7}
 800ee7a:	4770      	bx	lr

0800ee7c <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {
 800ee7c:	b480      	push	{r7}
 800ee7e:	b083      	sub	sp, #12
 800ee80:	af00      	add	r7, sp, #0
 800ee82:	6078      	str	r0, [r7, #4]
 800ee84:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 800ee86:	e002      	b.n	800ee8e <chk_chr+0x12>
 800ee88:	687b      	ldr	r3, [r7, #4]
 800ee8a:	3301      	adds	r3, #1
 800ee8c:	607b      	str	r3, [r7, #4]
 800ee8e:	687b      	ldr	r3, [r7, #4]
 800ee90:	781b      	ldrb	r3, [r3, #0]
 800ee92:	2b00      	cmp	r3, #0
 800ee94:	d005      	beq.n	800eea2 <chk_chr+0x26>
 800ee96:	687b      	ldr	r3, [r7, #4]
 800ee98:	781b      	ldrb	r3, [r3, #0]
 800ee9a:	461a      	mov	r2, r3
 800ee9c:	683b      	ldr	r3, [r7, #0]
 800ee9e:	4293      	cmp	r3, r2
 800eea0:	d1f2      	bne.n	800ee88 <chk_chr+0xc>
	return *str;
 800eea2:	687b      	ldr	r3, [r7, #4]
 800eea4:	781b      	ldrb	r3, [r3, #0]
}
 800eea6:	4618      	mov	r0, r3
 800eea8:	370c      	adds	r7, #12
 800eeaa:	46bd      	mov	sp, r7
 800eeac:	bc80      	pop	{r7}
 800eeae:	4770      	bx	lr

0800eeb0 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800eeb0:	b480      	push	{r7}
 800eeb2:	b085      	sub	sp, #20
 800eeb4:	af00      	add	r7, sp, #0
 800eeb6:	6078      	str	r0, [r7, #4]
 800eeb8:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 800eeba:	2300      	movs	r3, #0
 800eebc:	60bb      	str	r3, [r7, #8]
 800eebe:	68bb      	ldr	r3, [r7, #8]
 800eec0:	60fb      	str	r3, [r7, #12]
 800eec2:	e038      	b.n	800ef36 <chk_lock+0x86>
		if (Files[i].fs) {	/* Existing entry */
 800eec4:	492f      	ldr	r1, [pc, #188]	; (800ef84 <chk_lock+0xd4>)
 800eec6:	68fa      	ldr	r2, [r7, #12]
 800eec8:	4613      	mov	r3, r2
 800eeca:	005b      	lsls	r3, r3, #1
 800eecc:	4413      	add	r3, r2
 800eece:	009b      	lsls	r3, r3, #2
 800eed0:	440b      	add	r3, r1
 800eed2:	681b      	ldr	r3, [r3, #0]
 800eed4:	2b00      	cmp	r3, #0
 800eed6:	d029      	beq.n	800ef2c <chk_lock+0x7c>
			if (Files[i].fs == dp->fs &&	 	/* Check if the object matched with an open object */
 800eed8:	492a      	ldr	r1, [pc, #168]	; (800ef84 <chk_lock+0xd4>)
 800eeda:	68fa      	ldr	r2, [r7, #12]
 800eedc:	4613      	mov	r3, r2
 800eede:	005b      	lsls	r3, r3, #1
 800eee0:	4413      	add	r3, r2
 800eee2:	009b      	lsls	r3, r3, #2
 800eee4:	440b      	add	r3, r1
 800eee6:	681a      	ldr	r2, [r3, #0]
 800eee8:	687b      	ldr	r3, [r7, #4]
 800eeea:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800eeee:	429a      	cmp	r2, r3
 800eef0:	d11e      	bne.n	800ef30 <chk_lock+0x80>
				Files[i].clu == dp->sclust &&
 800eef2:	4924      	ldr	r1, [pc, #144]	; (800ef84 <chk_lock+0xd4>)
 800eef4:	68fa      	ldr	r2, [r7, #12]
 800eef6:	4613      	mov	r3, r2
 800eef8:	005b      	lsls	r3, r3, #1
 800eefa:	4413      	add	r3, r2
 800eefc:	009b      	lsls	r3, r3, #2
 800eefe:	440b      	add	r3, r1
 800ef00:	3304      	adds	r3, #4
 800ef02:	681a      	ldr	r2, [r3, #0]
 800ef04:	687b      	ldr	r3, [r7, #4]
 800ef06:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
			if (Files[i].fs == dp->fs &&	 	/* Check if the object matched with an open object */
 800ef0a:	429a      	cmp	r2, r3
 800ef0c:	d110      	bne.n	800ef30 <chk_lock+0x80>
				Files[i].idx == dp->index) break;
 800ef0e:	491d      	ldr	r1, [pc, #116]	; (800ef84 <chk_lock+0xd4>)
 800ef10:	68fa      	ldr	r2, [r7, #12]
 800ef12:	4613      	mov	r3, r2
 800ef14:	005b      	lsls	r3, r3, #1
 800ef16:	4413      	add	r3, r2
 800ef18:	009b      	lsls	r3, r3, #2
 800ef1a:	440b      	add	r3, r1
 800ef1c:	3308      	adds	r3, #8
 800ef1e:	881a      	ldrh	r2, [r3, #0]
 800ef20:	687b      	ldr	r3, [r7, #4]
 800ef22:	f8b3 3206 	ldrh.w	r3, [r3, #518]	; 0x206
				Files[i].clu == dp->sclust &&
 800ef26:	429a      	cmp	r2, r3
 800ef28:	d102      	bne.n	800ef30 <chk_lock+0x80>
				Files[i].idx == dp->index) break;
 800ef2a:	e007      	b.n	800ef3c <chk_lock+0x8c>
		} else {			/* Blank entry */
			be = 1;
 800ef2c:	2301      	movs	r3, #1
 800ef2e:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 800ef30:	68fb      	ldr	r3, [r7, #12]
 800ef32:	3301      	adds	r3, #1
 800ef34:	60fb      	str	r3, [r7, #12]
 800ef36:	68fb      	ldr	r3, [r7, #12]
 800ef38:	2b01      	cmp	r3, #1
 800ef3a:	d9c3      	bls.n	800eec4 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK)	/* The object is not opened */
 800ef3c:	68fb      	ldr	r3, [r7, #12]
 800ef3e:	2b02      	cmp	r3, #2
 800ef40:	d109      	bne.n	800ef56 <chk_lock+0xa6>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 800ef42:	68bb      	ldr	r3, [r7, #8]
 800ef44:	2b00      	cmp	r3, #0
 800ef46:	d102      	bne.n	800ef4e <chk_lock+0x9e>
 800ef48:	683b      	ldr	r3, [r7, #0]
 800ef4a:	2b02      	cmp	r3, #2
 800ef4c:	d101      	bne.n	800ef52 <chk_lock+0xa2>
 800ef4e:	2300      	movs	r3, #0
 800ef50:	e013      	b.n	800ef7a <chk_lock+0xca>
 800ef52:	2312      	movs	r3, #18
 800ef54:	e011      	b.n	800ef7a <chk_lock+0xca>

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 800ef56:	683b      	ldr	r3, [r7, #0]
 800ef58:	2b00      	cmp	r3, #0
 800ef5a:	d10b      	bne.n	800ef74 <chk_lock+0xc4>
 800ef5c:	4909      	ldr	r1, [pc, #36]	; (800ef84 <chk_lock+0xd4>)
 800ef5e:	68fa      	ldr	r2, [r7, #12]
 800ef60:	4613      	mov	r3, r2
 800ef62:	005b      	lsls	r3, r3, #1
 800ef64:	4413      	add	r3, r2
 800ef66:	009b      	lsls	r3, r3, #2
 800ef68:	440b      	add	r3, r1
 800ef6a:	330a      	adds	r3, #10
 800ef6c:	881b      	ldrh	r3, [r3, #0]
 800ef6e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800ef72:	d101      	bne.n	800ef78 <chk_lock+0xc8>
 800ef74:	2310      	movs	r3, #16
 800ef76:	e000      	b.n	800ef7a <chk_lock+0xca>
 800ef78:	2300      	movs	r3, #0
}
 800ef7a:	4618      	mov	r0, r3
 800ef7c:	3714      	adds	r7, #20
 800ef7e:	46bd      	mov	sp, r7
 800ef80:	bc80      	pop	{r7}
 800ef82:	4770      	bx	lr
 800ef84:	20000e84 	.word	0x20000e84

0800ef88 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 800ef88:	b480      	push	{r7}
 800ef8a:	b083      	sub	sp, #12
 800ef8c:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800ef8e:	2300      	movs	r3, #0
 800ef90:	607b      	str	r3, [r7, #4]
 800ef92:	e002      	b.n	800ef9a <enq_lock+0x12>
 800ef94:	687b      	ldr	r3, [r7, #4]
 800ef96:	3301      	adds	r3, #1
 800ef98:	607b      	str	r3, [r7, #4]
 800ef9a:	687b      	ldr	r3, [r7, #4]
 800ef9c:	2b01      	cmp	r3, #1
 800ef9e:	d809      	bhi.n	800efb4 <enq_lock+0x2c>
 800efa0:	490a      	ldr	r1, [pc, #40]	; (800efcc <enq_lock+0x44>)
 800efa2:	687a      	ldr	r2, [r7, #4]
 800efa4:	4613      	mov	r3, r2
 800efa6:	005b      	lsls	r3, r3, #1
 800efa8:	4413      	add	r3, r2
 800efaa:	009b      	lsls	r3, r3, #2
 800efac:	440b      	add	r3, r1
 800efae:	681b      	ldr	r3, [r3, #0]
 800efb0:	2b00      	cmp	r3, #0
 800efb2:	d1ef      	bne.n	800ef94 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 800efb4:	687b      	ldr	r3, [r7, #4]
 800efb6:	2b02      	cmp	r3, #2
 800efb8:	bf14      	ite	ne
 800efba:	2301      	movne	r3, #1
 800efbc:	2300      	moveq	r3, #0
 800efbe:	b2db      	uxtb	r3, r3
}
 800efc0:	4618      	mov	r0, r3
 800efc2:	370c      	adds	r7, #12
 800efc4:	46bd      	mov	sp, r7
 800efc6:	bc80      	pop	{r7}
 800efc8:	4770      	bx	lr
 800efca:	bf00      	nop
 800efcc:	20000e84 	.word	0x20000e84

0800efd0 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800efd0:	b480      	push	{r7}
 800efd2:	b085      	sub	sp, #20
 800efd4:	af00      	add	r7, sp, #0
 800efd6:	6078      	str	r0, [r7, #4]
 800efd8:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800efda:	2300      	movs	r3, #0
 800efdc:	60fb      	str	r3, [r7, #12]
 800efde:	e02b      	b.n	800f038 <inc_lock+0x68>
		if (Files[i].fs == dp->fs &&
 800efe0:	4955      	ldr	r1, [pc, #340]	; (800f138 <inc_lock+0x168>)
 800efe2:	68fa      	ldr	r2, [r7, #12]
 800efe4:	4613      	mov	r3, r2
 800efe6:	005b      	lsls	r3, r3, #1
 800efe8:	4413      	add	r3, r2
 800efea:	009b      	lsls	r3, r3, #2
 800efec:	440b      	add	r3, r1
 800efee:	681a      	ldr	r2, [r3, #0]
 800eff0:	687b      	ldr	r3, [r7, #4]
 800eff2:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800eff6:	429a      	cmp	r2, r3
 800eff8:	d11b      	bne.n	800f032 <inc_lock+0x62>
			Files[i].clu == dp->sclust &&
 800effa:	494f      	ldr	r1, [pc, #316]	; (800f138 <inc_lock+0x168>)
 800effc:	68fa      	ldr	r2, [r7, #12]
 800effe:	4613      	mov	r3, r2
 800f000:	005b      	lsls	r3, r3, #1
 800f002:	4413      	add	r3, r2
 800f004:	009b      	lsls	r3, r3, #2
 800f006:	440b      	add	r3, r1
 800f008:	3304      	adds	r3, #4
 800f00a:	681a      	ldr	r2, [r3, #0]
 800f00c:	687b      	ldr	r3, [r7, #4]
 800f00e:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
		if (Files[i].fs == dp->fs &&
 800f012:	429a      	cmp	r2, r3
 800f014:	d10d      	bne.n	800f032 <inc_lock+0x62>
			Files[i].idx == dp->index) break;
 800f016:	4948      	ldr	r1, [pc, #288]	; (800f138 <inc_lock+0x168>)
 800f018:	68fa      	ldr	r2, [r7, #12]
 800f01a:	4613      	mov	r3, r2
 800f01c:	005b      	lsls	r3, r3, #1
 800f01e:	4413      	add	r3, r2
 800f020:	009b      	lsls	r3, r3, #2
 800f022:	440b      	add	r3, r1
 800f024:	3308      	adds	r3, #8
 800f026:	881a      	ldrh	r2, [r3, #0]
 800f028:	687b      	ldr	r3, [r7, #4]
 800f02a:	f8b3 3206 	ldrh.w	r3, [r3, #518]	; 0x206
			Files[i].clu == dp->sclust &&
 800f02e:	429a      	cmp	r2, r3
 800f030:	d006      	beq.n	800f040 <inc_lock+0x70>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800f032:	68fb      	ldr	r3, [r7, #12]
 800f034:	3301      	adds	r3, #1
 800f036:	60fb      	str	r3, [r7, #12]
 800f038:	68fb      	ldr	r3, [r7, #12]
 800f03a:	2b01      	cmp	r3, #1
 800f03c:	d9d0      	bls.n	800efe0 <inc_lock+0x10>
 800f03e:	e000      	b.n	800f042 <inc_lock+0x72>
			Files[i].idx == dp->index) break;
 800f040:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 800f042:	68fb      	ldr	r3, [r7, #12]
 800f044:	2b02      	cmp	r3, #2
 800f046:	d145      	bne.n	800f0d4 <inc_lock+0x104>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800f048:	2300      	movs	r3, #0
 800f04a:	60fb      	str	r3, [r7, #12]
 800f04c:	e002      	b.n	800f054 <inc_lock+0x84>
 800f04e:	68fb      	ldr	r3, [r7, #12]
 800f050:	3301      	adds	r3, #1
 800f052:	60fb      	str	r3, [r7, #12]
 800f054:	68fb      	ldr	r3, [r7, #12]
 800f056:	2b01      	cmp	r3, #1
 800f058:	d809      	bhi.n	800f06e <inc_lock+0x9e>
 800f05a:	4937      	ldr	r1, [pc, #220]	; (800f138 <inc_lock+0x168>)
 800f05c:	68fa      	ldr	r2, [r7, #12]
 800f05e:	4613      	mov	r3, r2
 800f060:	005b      	lsls	r3, r3, #1
 800f062:	4413      	add	r3, r2
 800f064:	009b      	lsls	r3, r3, #2
 800f066:	440b      	add	r3, r1
 800f068:	681b      	ldr	r3, [r3, #0]
 800f06a:	2b00      	cmp	r3, #0
 800f06c:	d1ef      	bne.n	800f04e <inc_lock+0x7e>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 800f06e:	68fb      	ldr	r3, [r7, #12]
 800f070:	2b02      	cmp	r3, #2
 800f072:	d101      	bne.n	800f078 <inc_lock+0xa8>
 800f074:	2300      	movs	r3, #0
 800f076:	e05a      	b.n	800f12e <inc_lock+0x15e>
		Files[i].fs = dp->fs;
 800f078:	687b      	ldr	r3, [r7, #4]
 800f07a:	f8d3 1200 	ldr.w	r1, [r3, #512]	; 0x200
 800f07e:	482e      	ldr	r0, [pc, #184]	; (800f138 <inc_lock+0x168>)
 800f080:	68fa      	ldr	r2, [r7, #12]
 800f082:	4613      	mov	r3, r2
 800f084:	005b      	lsls	r3, r3, #1
 800f086:	4413      	add	r3, r2
 800f088:	009b      	lsls	r3, r3, #2
 800f08a:	4403      	add	r3, r0
 800f08c:	6019      	str	r1, [r3, #0]
		Files[i].clu = dp->sclust;
 800f08e:	687b      	ldr	r3, [r7, #4]
 800f090:	f8d3 1208 	ldr.w	r1, [r3, #520]	; 0x208
 800f094:	4828      	ldr	r0, [pc, #160]	; (800f138 <inc_lock+0x168>)
 800f096:	68fa      	ldr	r2, [r7, #12]
 800f098:	4613      	mov	r3, r2
 800f09a:	005b      	lsls	r3, r3, #1
 800f09c:	4413      	add	r3, r2
 800f09e:	009b      	lsls	r3, r3, #2
 800f0a0:	4403      	add	r3, r0
 800f0a2:	3304      	adds	r3, #4
 800f0a4:	6019      	str	r1, [r3, #0]
		Files[i].idx = dp->index;
 800f0a6:	687b      	ldr	r3, [r7, #4]
 800f0a8:	f8b3 0206 	ldrh.w	r0, [r3, #518]	; 0x206
 800f0ac:	4922      	ldr	r1, [pc, #136]	; (800f138 <inc_lock+0x168>)
 800f0ae:	68fa      	ldr	r2, [r7, #12]
 800f0b0:	4613      	mov	r3, r2
 800f0b2:	005b      	lsls	r3, r3, #1
 800f0b4:	4413      	add	r3, r2
 800f0b6:	009b      	lsls	r3, r3, #2
 800f0b8:	440b      	add	r3, r1
 800f0ba:	3308      	adds	r3, #8
 800f0bc:	4602      	mov	r2, r0
 800f0be:	801a      	strh	r2, [r3, #0]
		Files[i].ctr = 0;
 800f0c0:	491d      	ldr	r1, [pc, #116]	; (800f138 <inc_lock+0x168>)
 800f0c2:	68fa      	ldr	r2, [r7, #12]
 800f0c4:	4613      	mov	r3, r2
 800f0c6:	005b      	lsls	r3, r3, #1
 800f0c8:	4413      	add	r3, r2
 800f0ca:	009b      	lsls	r3, r3, #2
 800f0cc:	440b      	add	r3, r1
 800f0ce:	330a      	adds	r3, #10
 800f0d0:	2200      	movs	r2, #0
 800f0d2:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 800f0d4:	683b      	ldr	r3, [r7, #0]
 800f0d6:	2b00      	cmp	r3, #0
 800f0d8:	d00c      	beq.n	800f0f4 <inc_lock+0x124>
 800f0da:	4917      	ldr	r1, [pc, #92]	; (800f138 <inc_lock+0x168>)
 800f0dc:	68fa      	ldr	r2, [r7, #12]
 800f0de:	4613      	mov	r3, r2
 800f0e0:	005b      	lsls	r3, r3, #1
 800f0e2:	4413      	add	r3, r2
 800f0e4:	009b      	lsls	r3, r3, #2
 800f0e6:	440b      	add	r3, r1
 800f0e8:	330a      	adds	r3, #10
 800f0ea:	881b      	ldrh	r3, [r3, #0]
 800f0ec:	2b00      	cmp	r3, #0
 800f0ee:	d001      	beq.n	800f0f4 <inc_lock+0x124>
 800f0f0:	2300      	movs	r3, #0
 800f0f2:	e01c      	b.n	800f12e <inc_lock+0x15e>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 800f0f4:	683b      	ldr	r3, [r7, #0]
 800f0f6:	2b00      	cmp	r3, #0
 800f0f8:	d10b      	bne.n	800f112 <inc_lock+0x142>
 800f0fa:	490f      	ldr	r1, [pc, #60]	; (800f138 <inc_lock+0x168>)
 800f0fc:	68fa      	ldr	r2, [r7, #12]
 800f0fe:	4613      	mov	r3, r2
 800f100:	005b      	lsls	r3, r3, #1
 800f102:	4413      	add	r3, r2
 800f104:	009b      	lsls	r3, r3, #2
 800f106:	440b      	add	r3, r1
 800f108:	330a      	adds	r3, #10
 800f10a:	881b      	ldrh	r3, [r3, #0]
 800f10c:	3301      	adds	r3, #1
 800f10e:	b299      	uxth	r1, r3
 800f110:	e001      	b.n	800f116 <inc_lock+0x146>
 800f112:	f44f 7180 	mov.w	r1, #256	; 0x100
 800f116:	4808      	ldr	r0, [pc, #32]	; (800f138 <inc_lock+0x168>)
 800f118:	68fa      	ldr	r2, [r7, #12]
 800f11a:	4613      	mov	r3, r2
 800f11c:	005b      	lsls	r3, r3, #1
 800f11e:	4413      	add	r3, r2
 800f120:	009b      	lsls	r3, r3, #2
 800f122:	4403      	add	r3, r0
 800f124:	330a      	adds	r3, #10
 800f126:	460a      	mov	r2, r1
 800f128:	801a      	strh	r2, [r3, #0]

	return i + 1;
 800f12a:	68fb      	ldr	r3, [r7, #12]
 800f12c:	3301      	adds	r3, #1
}
 800f12e:	4618      	mov	r0, r3
 800f130:	3714      	adds	r7, #20
 800f132:	46bd      	mov	sp, r7
 800f134:	bc80      	pop	{r7}
 800f136:	4770      	bx	lr
 800f138:	20000e84 	.word	0x20000e84

0800f13c <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 800f13c:	b480      	push	{r7}
 800f13e:	b085      	sub	sp, #20
 800f140:	af00      	add	r7, sp, #0
 800f142:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 800f144:	687b      	ldr	r3, [r7, #4]
 800f146:	3b01      	subs	r3, #1
 800f148:	607b      	str	r3, [r7, #4]
 800f14a:	687b      	ldr	r3, [r7, #4]
 800f14c:	2b01      	cmp	r3, #1
 800f14e:	d82e      	bhi.n	800f1ae <dec_lock+0x72>
		n = Files[i].ctr;
 800f150:	491b      	ldr	r1, [pc, #108]	; (800f1c0 <dec_lock+0x84>)
 800f152:	687a      	ldr	r2, [r7, #4]
 800f154:	4613      	mov	r3, r2
 800f156:	005b      	lsls	r3, r3, #1
 800f158:	4413      	add	r3, r2
 800f15a:	009b      	lsls	r3, r3, #2
 800f15c:	440b      	add	r3, r1
 800f15e:	330a      	adds	r3, #10
 800f160:	881b      	ldrh	r3, [r3, #0]
 800f162:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 800f164:	89fb      	ldrh	r3, [r7, #14]
 800f166:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800f16a:	d101      	bne.n	800f170 <dec_lock+0x34>
 800f16c:	2300      	movs	r3, #0
 800f16e:	81fb      	strh	r3, [r7, #14]
		if (n) n--;					/* Decrement read mode open count */
 800f170:	89fb      	ldrh	r3, [r7, #14]
 800f172:	2b00      	cmp	r3, #0
 800f174:	d002      	beq.n	800f17c <dec_lock+0x40>
 800f176:	89fb      	ldrh	r3, [r7, #14]
 800f178:	3b01      	subs	r3, #1
 800f17a:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 800f17c:	4910      	ldr	r1, [pc, #64]	; (800f1c0 <dec_lock+0x84>)
 800f17e:	687a      	ldr	r2, [r7, #4]
 800f180:	4613      	mov	r3, r2
 800f182:	005b      	lsls	r3, r3, #1
 800f184:	4413      	add	r3, r2
 800f186:	009b      	lsls	r3, r3, #2
 800f188:	440b      	add	r3, r1
 800f18a:	330a      	adds	r3, #10
 800f18c:	89fa      	ldrh	r2, [r7, #14]
 800f18e:	801a      	strh	r2, [r3, #0]
		if (!n) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 800f190:	89fb      	ldrh	r3, [r7, #14]
 800f192:	2b00      	cmp	r3, #0
 800f194:	d108      	bne.n	800f1a8 <dec_lock+0x6c>
 800f196:	490a      	ldr	r1, [pc, #40]	; (800f1c0 <dec_lock+0x84>)
 800f198:	687a      	ldr	r2, [r7, #4]
 800f19a:	4613      	mov	r3, r2
 800f19c:	005b      	lsls	r3, r3, #1
 800f19e:	4413      	add	r3, r2
 800f1a0:	009b      	lsls	r3, r3, #2
 800f1a2:	440b      	add	r3, r1
 800f1a4:	2200      	movs	r2, #0
 800f1a6:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 800f1a8:	2300      	movs	r3, #0
 800f1aa:	737b      	strb	r3, [r7, #13]
 800f1ac:	e001      	b.n	800f1b2 <dec_lock+0x76>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 800f1ae:	2302      	movs	r3, #2
 800f1b0:	737b      	strb	r3, [r7, #13]
	}
	return res;
 800f1b2:	7b7b      	ldrb	r3, [r7, #13]
}
 800f1b4:	4618      	mov	r0, r3
 800f1b6:	3714      	adds	r7, #20
 800f1b8:	46bd      	mov	sp, r7
 800f1ba:	bc80      	pop	{r7}
 800f1bc:	4770      	bx	lr
 800f1be:	bf00      	nop
 800f1c0:	20000e84 	.word	0x20000e84

0800f1c4 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 800f1c4:	b480      	push	{r7}
 800f1c6:	b085      	sub	sp, #20
 800f1c8:	af00      	add	r7, sp, #0
 800f1ca:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 800f1cc:	2300      	movs	r3, #0
 800f1ce:	60fb      	str	r3, [r7, #12]
 800f1d0:	e016      	b.n	800f200 <clear_lock+0x3c>
		if (Files[i].fs == fs) Files[i].fs = 0;
 800f1d2:	4910      	ldr	r1, [pc, #64]	; (800f214 <clear_lock+0x50>)
 800f1d4:	68fa      	ldr	r2, [r7, #12]
 800f1d6:	4613      	mov	r3, r2
 800f1d8:	005b      	lsls	r3, r3, #1
 800f1da:	4413      	add	r3, r2
 800f1dc:	009b      	lsls	r3, r3, #2
 800f1de:	440b      	add	r3, r1
 800f1e0:	681b      	ldr	r3, [r3, #0]
 800f1e2:	687a      	ldr	r2, [r7, #4]
 800f1e4:	429a      	cmp	r2, r3
 800f1e6:	d108      	bne.n	800f1fa <clear_lock+0x36>
 800f1e8:	490a      	ldr	r1, [pc, #40]	; (800f214 <clear_lock+0x50>)
 800f1ea:	68fa      	ldr	r2, [r7, #12]
 800f1ec:	4613      	mov	r3, r2
 800f1ee:	005b      	lsls	r3, r3, #1
 800f1f0:	4413      	add	r3, r2
 800f1f2:	009b      	lsls	r3, r3, #2
 800f1f4:	440b      	add	r3, r1
 800f1f6:	2200      	movs	r2, #0
 800f1f8:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 800f1fa:	68fb      	ldr	r3, [r7, #12]
 800f1fc:	3301      	adds	r3, #1
 800f1fe:	60fb      	str	r3, [r7, #12]
 800f200:	68fb      	ldr	r3, [r7, #12]
 800f202:	2b01      	cmp	r3, #1
 800f204:	d9e5      	bls.n	800f1d2 <clear_lock+0xe>
	}
}
 800f206:	bf00      	nop
 800f208:	bf00      	nop
 800f20a:	3714      	adds	r7, #20
 800f20c:	46bd      	mov	sp, r7
 800f20e:	bc80      	pop	{r7}
 800f210:	4770      	bx	lr
 800f212:	bf00      	nop
 800f214:	20000e84 	.word	0x20000e84

0800f218 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (
	FATFS* fs		/* File system object */
)
{
 800f218:	b580      	push	{r7, lr}
 800f21a:	b086      	sub	sp, #24
 800f21c:	af00      	add	r7, sp, #0
 800f21e:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 800f220:	2300      	movs	r3, #0
 800f222:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 800f224:	687b      	ldr	r3, [r7, #4]
 800f226:	f893 3204 	ldrb.w	r3, [r3, #516]	; 0x204
 800f22a:	2b00      	cmp	r3, #0
 800f22c:	d038      	beq.n	800f2a0 <sync_window+0x88>
		wsect = fs->winsect;	/* Current sector number */
 800f22e:	687b      	ldr	r3, [r7, #4]
 800f230:	f8d3 322c 	ldr.w	r3, [r3, #556]	; 0x22c
 800f234:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win.d8, wsect, 1) != RES_OK) {
 800f236:	687b      	ldr	r3, [r7, #4]
 800f238:	f893 0201 	ldrb.w	r0, [r3, #513]	; 0x201
 800f23c:	6879      	ldr	r1, [r7, #4]
 800f23e:	2301      	movs	r3, #1
 800f240:	697a      	ldr	r2, [r7, #20]
 800f242:	f7ff fd7f 	bl	800ed44 <disk_write>
 800f246:	4603      	mov	r3, r0
 800f248:	2b00      	cmp	r3, #0
 800f24a:	d002      	beq.n	800f252 <sync_window+0x3a>
			res = FR_DISK_ERR;
 800f24c:	2301      	movs	r3, #1
 800f24e:	73fb      	strb	r3, [r7, #15]
 800f250:	e026      	b.n	800f2a0 <sync_window+0x88>
		} else {
			fs->wflag = 0;
 800f252:	687b      	ldr	r3, [r7, #4]
 800f254:	2200      	movs	r2, #0
 800f256:	f883 2204 	strb.w	r2, [r3, #516]	; 0x204
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 800f25a:	687b      	ldr	r3, [r7, #4]
 800f25c:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 800f260:	697a      	ldr	r2, [r7, #20]
 800f262:	1ad2      	subs	r2, r2, r3
 800f264:	687b      	ldr	r3, [r7, #4]
 800f266:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 800f26a:	429a      	cmp	r2, r3
 800f26c:	d218      	bcs.n	800f2a0 <sync_window+0x88>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800f26e:	687b      	ldr	r3, [r7, #4]
 800f270:	f893 3203 	ldrb.w	r3, [r3, #515]	; 0x203
 800f274:	613b      	str	r3, [r7, #16]
 800f276:	e010      	b.n	800f29a <sync_window+0x82>
					wsect += fs->fsize;
 800f278:	687b      	ldr	r3, [r7, #4]
 800f27a:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 800f27e:	697a      	ldr	r2, [r7, #20]
 800f280:	4413      	add	r3, r2
 800f282:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win.d8, wsect, 1);
 800f284:	687b      	ldr	r3, [r7, #4]
 800f286:	f893 0201 	ldrb.w	r0, [r3, #513]	; 0x201
 800f28a:	6879      	ldr	r1, [r7, #4]
 800f28c:	2301      	movs	r3, #1
 800f28e:	697a      	ldr	r2, [r7, #20]
 800f290:	f7ff fd58 	bl	800ed44 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800f294:	693b      	ldr	r3, [r7, #16]
 800f296:	3b01      	subs	r3, #1
 800f298:	613b      	str	r3, [r7, #16]
 800f29a:	693b      	ldr	r3, [r7, #16]
 800f29c:	2b01      	cmp	r3, #1
 800f29e:	d8eb      	bhi.n	800f278 <sync_window+0x60>
				}
			}
		}
	}
	return res;
 800f2a0:	7bfb      	ldrb	r3, [r7, #15]
}
 800f2a2:	4618      	mov	r0, r3
 800f2a4:	3718      	adds	r7, #24
 800f2a6:	46bd      	mov	sp, r7
 800f2a8:	bd80      	pop	{r7, pc}

0800f2aa <move_window>:
static
FRESULT move_window (
	FATFS* fs,		/* File system object */
	DWORD sector	/* Sector number to make appearance in the fs->win[].d8 */
)
{
 800f2aa:	b580      	push	{r7, lr}
 800f2ac:	b084      	sub	sp, #16
 800f2ae:	af00      	add	r7, sp, #0
 800f2b0:	6078      	str	r0, [r7, #4]
 800f2b2:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 800f2b4:	2300      	movs	r3, #0
 800f2b6:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 800f2b8:	687b      	ldr	r3, [r7, #4]
 800f2ba:	f8d3 322c 	ldr.w	r3, [r3, #556]	; 0x22c
 800f2be:	683a      	ldr	r2, [r7, #0]
 800f2c0:	429a      	cmp	r2, r3
 800f2c2:	d01b      	beq.n	800f2fc <move_window+0x52>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 800f2c4:	6878      	ldr	r0, [r7, #4]
 800f2c6:	f7ff ffa7 	bl	800f218 <sync_window>
 800f2ca:	4603      	mov	r3, r0
 800f2cc:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 800f2ce:	7bfb      	ldrb	r3, [r7, #15]
 800f2d0:	2b00      	cmp	r3, #0
 800f2d2:	d113      	bne.n	800f2fc <move_window+0x52>
			if (disk_read(fs->drv, fs->win.d8, sector, 1) != RES_OK) {
 800f2d4:	687b      	ldr	r3, [r7, #4]
 800f2d6:	f893 0201 	ldrb.w	r0, [r3, #513]	; 0x201
 800f2da:	6879      	ldr	r1, [r7, #4]
 800f2dc:	2301      	movs	r3, #1
 800f2de:	683a      	ldr	r2, [r7, #0]
 800f2e0:	f7ff fd10 	bl	800ed04 <disk_read>
 800f2e4:	4603      	mov	r3, r0
 800f2e6:	2b00      	cmp	r3, #0
 800f2e8:	d004      	beq.n	800f2f4 <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 800f2ea:	f04f 33ff 	mov.w	r3, #4294967295
 800f2ee:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 800f2f0:	2301      	movs	r3, #1
 800f2f2:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 800f2f4:	687b      	ldr	r3, [r7, #4]
 800f2f6:	683a      	ldr	r2, [r7, #0]
 800f2f8:	f8c3 222c 	str.w	r2, [r3, #556]	; 0x22c
		}
	}
	return res;
 800f2fc:	7bfb      	ldrb	r3, [r7, #15]
}
 800f2fe:	4618      	mov	r0, r3
 800f300:	3710      	adds	r7, #16
 800f302:	46bd      	mov	sp, r7
 800f304:	bd80      	pop	{r7, pc}

0800f306 <sync_fs>:
#if !_FS_READONLY
static
FRESULT sync_fs (	/* FR_OK: successful, FR_DISK_ERR: failed */
	FATFS* fs		/* File system object */
)
{
 800f306:	b580      	push	{r7, lr}
 800f308:	b084      	sub	sp, #16
 800f30a:	af00      	add	r7, sp, #0
 800f30c:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 800f30e:	6878      	ldr	r0, [r7, #4]
 800f310:	f7ff ff82 	bl	800f218 <sync_window>
 800f314:	4603      	mov	r3, r0
 800f316:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 800f318:	7bfb      	ldrb	r3, [r7, #15]
 800f31a:	2b00      	cmp	r3, #0
 800f31c:	f040 809b 	bne.w	800f456 <sync_fs+0x150>
		/* Update FSINFO sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 800f320:	687b      	ldr	r3, [r7, #4]
 800f322:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 800f326:	2b03      	cmp	r3, #3
 800f328:	f040 8088 	bne.w	800f43c <sync_fs+0x136>
 800f32c:	687b      	ldr	r3, [r7, #4]
 800f32e:	f893 3205 	ldrb.w	r3, [r3, #517]	; 0x205
 800f332:	2b01      	cmp	r3, #1
 800f334:	f040 8082 	bne.w	800f43c <sync_fs+0x136>
			/* Create FSINFO structure */
			mem_set(fs->win.d8, 0, SS(fs));
 800f338:	687b      	ldr	r3, [r7, #4]
 800f33a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800f33e:	2100      	movs	r1, #0
 800f340:	4618      	mov	r0, r3
 800f342:	f7ff fd5b 	bl	800edfc <mem_set>
			ST_WORD(fs->win.d8 + BS_55AA, 0xAA55);
 800f346:	687b      	ldr	r3, [r7, #4]
 800f348:	2255      	movs	r2, #85	; 0x55
 800f34a:	f883 21fe 	strb.w	r2, [r3, #510]	; 0x1fe
 800f34e:	687b      	ldr	r3, [r7, #4]
 800f350:	22aa      	movs	r2, #170	; 0xaa
 800f352:	f883 21ff 	strb.w	r2, [r3, #511]	; 0x1ff
			ST_DWORD(fs->win.d8 + FSI_LeadSig, 0x41615252);
 800f356:	687b      	ldr	r3, [r7, #4]
 800f358:	2252      	movs	r2, #82	; 0x52
 800f35a:	701a      	strb	r2, [r3, #0]
 800f35c:	687b      	ldr	r3, [r7, #4]
 800f35e:	2252      	movs	r2, #82	; 0x52
 800f360:	705a      	strb	r2, [r3, #1]
 800f362:	687b      	ldr	r3, [r7, #4]
 800f364:	2261      	movs	r2, #97	; 0x61
 800f366:	709a      	strb	r2, [r3, #2]
 800f368:	687b      	ldr	r3, [r7, #4]
 800f36a:	2241      	movs	r2, #65	; 0x41
 800f36c:	70da      	strb	r2, [r3, #3]
			ST_DWORD(fs->win.d8 + FSI_StrucSig, 0x61417272);
 800f36e:	687b      	ldr	r3, [r7, #4]
 800f370:	2272      	movs	r2, #114	; 0x72
 800f372:	f883 21e4 	strb.w	r2, [r3, #484]	; 0x1e4
 800f376:	687b      	ldr	r3, [r7, #4]
 800f378:	2272      	movs	r2, #114	; 0x72
 800f37a:	f883 21e5 	strb.w	r2, [r3, #485]	; 0x1e5
 800f37e:	687b      	ldr	r3, [r7, #4]
 800f380:	2241      	movs	r2, #65	; 0x41
 800f382:	f883 21e6 	strb.w	r2, [r3, #486]	; 0x1e6
 800f386:	687b      	ldr	r3, [r7, #4]
 800f388:	2261      	movs	r2, #97	; 0x61
 800f38a:	f883 21e7 	strb.w	r2, [r3, #487]	; 0x1e7
			ST_DWORD(fs->win.d8 + FSI_Free_Count, fs->free_clust);
 800f38e:	687b      	ldr	r3, [r7, #4]
 800f390:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 800f394:	b2da      	uxtb	r2, r3
 800f396:	687b      	ldr	r3, [r7, #4]
 800f398:	f883 21e8 	strb.w	r2, [r3, #488]	; 0x1e8
 800f39c:	687b      	ldr	r3, [r7, #4]
 800f39e:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 800f3a2:	b29b      	uxth	r3, r3
 800f3a4:	0a1b      	lsrs	r3, r3, #8
 800f3a6:	b29b      	uxth	r3, r3
 800f3a8:	b2da      	uxtb	r2, r3
 800f3aa:	687b      	ldr	r3, [r7, #4]
 800f3ac:	f883 21e9 	strb.w	r2, [r3, #489]	; 0x1e9
 800f3b0:	687b      	ldr	r3, [r7, #4]
 800f3b2:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 800f3b6:	0c1b      	lsrs	r3, r3, #16
 800f3b8:	b2da      	uxtb	r2, r3
 800f3ba:	687b      	ldr	r3, [r7, #4]
 800f3bc:	f883 21ea 	strb.w	r2, [r3, #490]	; 0x1ea
 800f3c0:	687b      	ldr	r3, [r7, #4]
 800f3c2:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 800f3c6:	0e1b      	lsrs	r3, r3, #24
 800f3c8:	b2da      	uxtb	r2, r3
 800f3ca:	687b      	ldr	r3, [r7, #4]
 800f3cc:	f883 21eb 	strb.w	r2, [r3, #491]	; 0x1eb
			ST_DWORD(fs->win.d8 + FSI_Nxt_Free, fs->last_clust);
 800f3d0:	687b      	ldr	r3, [r7, #4]
 800f3d2:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 800f3d6:	b2da      	uxtb	r2, r3
 800f3d8:	687b      	ldr	r3, [r7, #4]
 800f3da:	f883 21ec 	strb.w	r2, [r3, #492]	; 0x1ec
 800f3de:	687b      	ldr	r3, [r7, #4]
 800f3e0:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 800f3e4:	b29b      	uxth	r3, r3
 800f3e6:	0a1b      	lsrs	r3, r3, #8
 800f3e8:	b29b      	uxth	r3, r3
 800f3ea:	b2da      	uxtb	r2, r3
 800f3ec:	687b      	ldr	r3, [r7, #4]
 800f3ee:	f883 21ed 	strb.w	r2, [r3, #493]	; 0x1ed
 800f3f2:	687b      	ldr	r3, [r7, #4]
 800f3f4:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 800f3f8:	0c1b      	lsrs	r3, r3, #16
 800f3fa:	b2da      	uxtb	r2, r3
 800f3fc:	687b      	ldr	r3, [r7, #4]
 800f3fe:	f883 21ee 	strb.w	r2, [r3, #494]	; 0x1ee
 800f402:	687b      	ldr	r3, [r7, #4]
 800f404:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 800f408:	0e1b      	lsrs	r3, r3, #24
 800f40a:	b2da      	uxtb	r2, r3
 800f40c:	687b      	ldr	r3, [r7, #4]
 800f40e:	f883 21ef 	strb.w	r2, [r3, #495]	; 0x1ef
			/* Write it into the FSINFO sector */
			fs->winsect = fs->volbase + 1;
 800f412:	687b      	ldr	r3, [r7, #4]
 800f414:	f8d3 321c 	ldr.w	r3, [r3, #540]	; 0x21c
 800f418:	1c5a      	adds	r2, r3, #1
 800f41a:	687b      	ldr	r3, [r7, #4]
 800f41c:	f8c3 222c 	str.w	r2, [r3, #556]	; 0x22c
			disk_write(fs->drv, fs->win.d8, fs->winsect, 1);
 800f420:	687b      	ldr	r3, [r7, #4]
 800f422:	f893 0201 	ldrb.w	r0, [r3, #513]	; 0x201
 800f426:	6879      	ldr	r1, [r7, #4]
 800f428:	687b      	ldr	r3, [r7, #4]
 800f42a:	f8d3 222c 	ldr.w	r2, [r3, #556]	; 0x22c
 800f42e:	2301      	movs	r3, #1
 800f430:	f7ff fc88 	bl	800ed44 <disk_write>
			fs->fsi_flag = 0;
 800f434:	687b      	ldr	r3, [r7, #4]
 800f436:	2200      	movs	r2, #0
 800f438:	f883 2205 	strb.w	r2, [r3, #517]	; 0x205
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK)
 800f43c:	687b      	ldr	r3, [r7, #4]
 800f43e:	f893 3201 	ldrb.w	r3, [r3, #513]	; 0x201
 800f442:	2200      	movs	r2, #0
 800f444:	2100      	movs	r1, #0
 800f446:	4618      	mov	r0, r3
 800f448:	f7ff fc9c 	bl	800ed84 <disk_ioctl>
 800f44c:	4603      	mov	r3, r0
 800f44e:	2b00      	cmp	r3, #0
 800f450:	d001      	beq.n	800f456 <sync_fs+0x150>
			res = FR_DISK_ERR;
 800f452:	2301      	movs	r3, #1
 800f454:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 800f456:	7bfb      	ldrb	r3, [r7, #15]
}
 800f458:	4618      	mov	r0, r3
 800f45a:	3710      	adds	r7, #16
 800f45c:	46bd      	mov	sp, r7
 800f45e:	bd80      	pop	{r7, pc}

0800f460 <clust2sect>:

DWORD clust2sect (	/* !=0: Sector number, 0: Failed - invalid cluster# */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 800f460:	b480      	push	{r7}
 800f462:	b083      	sub	sp, #12
 800f464:	af00      	add	r7, sp, #0
 800f466:	6078      	str	r0, [r7, #4]
 800f468:	6039      	str	r1, [r7, #0]
	clst -= 2;
 800f46a:	683b      	ldr	r3, [r7, #0]
 800f46c:	3b02      	subs	r3, #2
 800f46e:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 800f470:	687b      	ldr	r3, [r7, #4]
 800f472:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800f476:	3b02      	subs	r3, #2
 800f478:	683a      	ldr	r2, [r7, #0]
 800f47a:	429a      	cmp	r2, r3
 800f47c:	d301      	bcc.n	800f482 <clust2sect+0x22>
 800f47e:	2300      	movs	r3, #0
 800f480:	e00a      	b.n	800f498 <clust2sect+0x38>
	return clst * fs->csize + fs->database;
 800f482:	687b      	ldr	r3, [r7, #4]
 800f484:	f893 3202 	ldrb.w	r3, [r3, #514]	; 0x202
 800f488:	461a      	mov	r2, r3
 800f48a:	683b      	ldr	r3, [r7, #0]
 800f48c:	fb03 f202 	mul.w	r2, r3, r2
 800f490:	687b      	ldr	r3, [r7, #4]
 800f492:	f8d3 3228 	ldr.w	r3, [r3, #552]	; 0x228
 800f496:	4413      	add	r3, r2
}
 800f498:	4618      	mov	r0, r3
 800f49a:	370c      	adds	r7, #12
 800f49c:	46bd      	mov	sp, r7
 800f49e:	bc80      	pop	{r7}
 800f4a0:	4770      	bx	lr

0800f4a2 <get_fat>:

DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x0FFFFFFF:Cluster status */
	FATFS* fs,	/* File system object */
	DWORD clst	/* FAT index number (cluster number) to get the value */
)
{
 800f4a2:	b580      	push	{r7, lr}
 800f4a4:	b086      	sub	sp, #24
 800f4a6:	af00      	add	r7, sp, #0
 800f4a8:	6078      	str	r0, [r7, #4]
 800f4aa:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	BYTE *p;
	DWORD val;


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check range */
 800f4ac:	683b      	ldr	r3, [r7, #0]
 800f4ae:	2b01      	cmp	r3, #1
 800f4b0:	d905      	bls.n	800f4be <get_fat+0x1c>
 800f4b2:	687b      	ldr	r3, [r7, #4]
 800f4b4:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800f4b8:	683a      	ldr	r2, [r7, #0]
 800f4ba:	429a      	cmp	r2, r3
 800f4bc:	d302      	bcc.n	800f4c4 <get_fat+0x22>
		val = 1;	/* Internal error */
 800f4be:	2301      	movs	r3, #1
 800f4c0:	617b      	str	r3, [r7, #20]
 800f4c2:	e0a3      	b.n	800f60c <get_fat+0x16a>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 800f4c4:	f04f 33ff 	mov.w	r3, #4294967295
 800f4c8:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 800f4ca:	687b      	ldr	r3, [r7, #4]
 800f4cc:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 800f4d0:	2b03      	cmp	r3, #3
 800f4d2:	d068      	beq.n	800f5a6 <get_fat+0x104>
 800f4d4:	2b03      	cmp	r3, #3
 800f4d6:	f300 808f 	bgt.w	800f5f8 <get_fat+0x156>
 800f4da:	2b01      	cmp	r3, #1
 800f4dc:	d002      	beq.n	800f4e4 <get_fat+0x42>
 800f4de:	2b02      	cmp	r3, #2
 800f4e0:	d040      	beq.n	800f564 <get_fat+0xc2>
 800f4e2:	e089      	b.n	800f5f8 <get_fat+0x156>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 800f4e4:	683b      	ldr	r3, [r7, #0]
 800f4e6:	60fb      	str	r3, [r7, #12]
 800f4e8:	68fb      	ldr	r3, [r7, #12]
 800f4ea:	085b      	lsrs	r3, r3, #1
 800f4ec:	68fa      	ldr	r2, [r7, #12]
 800f4ee:	4413      	add	r3, r2
 800f4f0:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800f4f2:	687b      	ldr	r3, [r7, #4]
 800f4f4:	f8d3 2220 	ldr.w	r2, [r3, #544]	; 0x220
 800f4f8:	68fb      	ldr	r3, [r7, #12]
 800f4fa:	0a5b      	lsrs	r3, r3, #9
 800f4fc:	4413      	add	r3, r2
 800f4fe:	4619      	mov	r1, r3
 800f500:	6878      	ldr	r0, [r7, #4]
 800f502:	f7ff fed2 	bl	800f2aa <move_window>
 800f506:	4603      	mov	r3, r0
 800f508:	2b00      	cmp	r3, #0
 800f50a:	d178      	bne.n	800f5fe <get_fat+0x15c>
			wc = fs->win.d8[bc++ % SS(fs)];
 800f50c:	68fb      	ldr	r3, [r7, #12]
 800f50e:	1c5a      	adds	r2, r3, #1
 800f510:	60fa      	str	r2, [r7, #12]
 800f512:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800f516:	687a      	ldr	r2, [r7, #4]
 800f518:	5cd3      	ldrb	r3, [r2, r3]
 800f51a:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800f51c:	687b      	ldr	r3, [r7, #4]
 800f51e:	f8d3 2220 	ldr.w	r2, [r3, #544]	; 0x220
 800f522:	68fb      	ldr	r3, [r7, #12]
 800f524:	0a5b      	lsrs	r3, r3, #9
 800f526:	4413      	add	r3, r2
 800f528:	4619      	mov	r1, r3
 800f52a:	6878      	ldr	r0, [r7, #4]
 800f52c:	f7ff febd 	bl	800f2aa <move_window>
 800f530:	4603      	mov	r3, r0
 800f532:	2b00      	cmp	r3, #0
 800f534:	d165      	bne.n	800f602 <get_fat+0x160>
			wc |= fs->win.d8[bc % SS(fs)] << 8;
 800f536:	68fb      	ldr	r3, [r7, #12]
 800f538:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800f53c:	687a      	ldr	r2, [r7, #4]
 800f53e:	5cd3      	ldrb	r3, [r2, r3]
 800f540:	021b      	lsls	r3, r3, #8
 800f542:	461a      	mov	r2, r3
 800f544:	68bb      	ldr	r3, [r7, #8]
 800f546:	4313      	orrs	r3, r2
 800f548:	60bb      	str	r3, [r7, #8]
			val = clst & 1 ? wc >> 4 : (wc & 0xFFF);
 800f54a:	683b      	ldr	r3, [r7, #0]
 800f54c:	f003 0301 	and.w	r3, r3, #1
 800f550:	2b00      	cmp	r3, #0
 800f552:	d002      	beq.n	800f55a <get_fat+0xb8>
 800f554:	68bb      	ldr	r3, [r7, #8]
 800f556:	091b      	lsrs	r3, r3, #4
 800f558:	e002      	b.n	800f560 <get_fat+0xbe>
 800f55a:	68bb      	ldr	r3, [r7, #8]
 800f55c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800f560:	617b      	str	r3, [r7, #20]
			break;
 800f562:	e053      	b.n	800f60c <get_fat+0x16a>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800f564:	687b      	ldr	r3, [r7, #4]
 800f566:	f8d3 2220 	ldr.w	r2, [r3, #544]	; 0x220
 800f56a:	683b      	ldr	r3, [r7, #0]
 800f56c:	0a1b      	lsrs	r3, r3, #8
 800f56e:	4413      	add	r3, r2
 800f570:	4619      	mov	r1, r3
 800f572:	6878      	ldr	r0, [r7, #4]
 800f574:	f7ff fe99 	bl	800f2aa <move_window>
 800f578:	4603      	mov	r3, r0
 800f57a:	2b00      	cmp	r3, #0
 800f57c:	d143      	bne.n	800f606 <get_fat+0x164>
			p = &fs->win.d8[clst * 2 % SS(fs)];
 800f57e:	683b      	ldr	r3, [r7, #0]
 800f580:	005b      	lsls	r3, r3, #1
 800f582:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 800f586:	687a      	ldr	r2, [r7, #4]
 800f588:	4413      	add	r3, r2
 800f58a:	613b      	str	r3, [r7, #16]
			val = LD_WORD(p);
 800f58c:	693b      	ldr	r3, [r7, #16]
 800f58e:	3301      	adds	r3, #1
 800f590:	781b      	ldrb	r3, [r3, #0]
 800f592:	021b      	lsls	r3, r3, #8
 800f594:	b21a      	sxth	r2, r3
 800f596:	693b      	ldr	r3, [r7, #16]
 800f598:	781b      	ldrb	r3, [r3, #0]
 800f59a:	b21b      	sxth	r3, r3
 800f59c:	4313      	orrs	r3, r2
 800f59e:	b21b      	sxth	r3, r3
 800f5a0:	b29b      	uxth	r3, r3
 800f5a2:	617b      	str	r3, [r7, #20]
			break;
 800f5a4:	e032      	b.n	800f60c <get_fat+0x16a>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800f5a6:	687b      	ldr	r3, [r7, #4]
 800f5a8:	f8d3 2220 	ldr.w	r2, [r3, #544]	; 0x220
 800f5ac:	683b      	ldr	r3, [r7, #0]
 800f5ae:	09db      	lsrs	r3, r3, #7
 800f5b0:	4413      	add	r3, r2
 800f5b2:	4619      	mov	r1, r3
 800f5b4:	6878      	ldr	r0, [r7, #4]
 800f5b6:	f7ff fe78 	bl	800f2aa <move_window>
 800f5ba:	4603      	mov	r3, r0
 800f5bc:	2b00      	cmp	r3, #0
 800f5be:	d124      	bne.n	800f60a <get_fat+0x168>
			p = &fs->win.d8[clst * 4 % SS(fs)];
 800f5c0:	683b      	ldr	r3, [r7, #0]
 800f5c2:	009b      	lsls	r3, r3, #2
 800f5c4:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 800f5c8:	687a      	ldr	r2, [r7, #4]
 800f5ca:	4413      	add	r3, r2
 800f5cc:	613b      	str	r3, [r7, #16]
			val = LD_DWORD(p) & 0x0FFFFFFF;
 800f5ce:	693b      	ldr	r3, [r7, #16]
 800f5d0:	3303      	adds	r3, #3
 800f5d2:	781b      	ldrb	r3, [r3, #0]
 800f5d4:	061a      	lsls	r2, r3, #24
 800f5d6:	693b      	ldr	r3, [r7, #16]
 800f5d8:	3302      	adds	r3, #2
 800f5da:	781b      	ldrb	r3, [r3, #0]
 800f5dc:	041b      	lsls	r3, r3, #16
 800f5de:	4313      	orrs	r3, r2
 800f5e0:	693a      	ldr	r2, [r7, #16]
 800f5e2:	3201      	adds	r2, #1
 800f5e4:	7812      	ldrb	r2, [r2, #0]
 800f5e6:	0212      	lsls	r2, r2, #8
 800f5e8:	4313      	orrs	r3, r2
 800f5ea:	693a      	ldr	r2, [r7, #16]
 800f5ec:	7812      	ldrb	r2, [r2, #0]
 800f5ee:	4313      	orrs	r3, r2
 800f5f0:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 800f5f4:	617b      	str	r3, [r7, #20]
			break;
 800f5f6:	e009      	b.n	800f60c <get_fat+0x16a>

		default:
			val = 1;	/* Internal error */
 800f5f8:	2301      	movs	r3, #1
 800f5fa:	617b      	str	r3, [r7, #20]
 800f5fc:	e006      	b.n	800f60c <get_fat+0x16a>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800f5fe:	bf00      	nop
 800f600:	e004      	b.n	800f60c <get_fat+0x16a>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800f602:	bf00      	nop
 800f604:	e002      	b.n	800f60c <get_fat+0x16a>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800f606:	bf00      	nop
 800f608:	e000      	b.n	800f60c <get_fat+0x16a>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800f60a:	bf00      	nop
		}
	}

	return val;
 800f60c:	697b      	ldr	r3, [r7, #20]
}
 800f60e:	4618      	mov	r0, r3
 800f610:	3718      	adds	r7, #24
 800f612:	46bd      	mov	sp, r7
 800f614:	bd80      	pop	{r7, pc}

0800f616 <put_fat>:
FRESULT put_fat (
	FATFS* fs,	/* File system object */
	DWORD clst,	/* FAT index number (cluster number) to be changed */
	DWORD val	/* New value to be set to the entry */
)
{
 800f616:	b580      	push	{r7, lr}
 800f618:	b088      	sub	sp, #32
 800f61a:	af00      	add	r7, sp, #0
 800f61c:	60f8      	str	r0, [r7, #12]
 800f61e:	60b9      	str	r1, [r7, #8]
 800f620:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res;


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check range */
 800f622:	68bb      	ldr	r3, [r7, #8]
 800f624:	2b01      	cmp	r3, #1
 800f626:	d905      	bls.n	800f634 <put_fat+0x1e>
 800f628:	68fb      	ldr	r3, [r7, #12]
 800f62a:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800f62e:	68ba      	ldr	r2, [r7, #8]
 800f630:	429a      	cmp	r2, r3
 800f632:	d302      	bcc.n	800f63a <put_fat+0x24>
		res = FR_INT_ERR;
 800f634:	2302      	movs	r3, #2
 800f636:	77fb      	strb	r3, [r7, #31]
 800f638:	e0f6      	b.n	800f828 <put_fat+0x212>

	} else {
		switch (fs->fs_type) {
 800f63a:	68fb      	ldr	r3, [r7, #12]
 800f63c:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 800f640:	2b03      	cmp	r3, #3
 800f642:	f000 809e 	beq.w	800f782 <put_fat+0x16c>
 800f646:	2b03      	cmp	r3, #3
 800f648:	f300 80e4 	bgt.w	800f814 <put_fat+0x1fe>
 800f64c:	2b01      	cmp	r3, #1
 800f64e:	d002      	beq.n	800f656 <put_fat+0x40>
 800f650:	2b02      	cmp	r3, #2
 800f652:	d06f      	beq.n	800f734 <put_fat+0x11e>
 800f654:	e0de      	b.n	800f814 <put_fat+0x1fe>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 800f656:	68bb      	ldr	r3, [r7, #8]
 800f658:	617b      	str	r3, [r7, #20]
 800f65a:	697b      	ldr	r3, [r7, #20]
 800f65c:	085b      	lsrs	r3, r3, #1
 800f65e:	697a      	ldr	r2, [r7, #20]
 800f660:	4413      	add	r3, r2
 800f662:	617b      	str	r3, [r7, #20]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800f664:	68fb      	ldr	r3, [r7, #12]
 800f666:	f8d3 2220 	ldr.w	r2, [r3, #544]	; 0x220
 800f66a:	697b      	ldr	r3, [r7, #20]
 800f66c:	0a5b      	lsrs	r3, r3, #9
 800f66e:	4413      	add	r3, r2
 800f670:	4619      	mov	r1, r3
 800f672:	68f8      	ldr	r0, [r7, #12]
 800f674:	f7ff fe19 	bl	800f2aa <move_window>
 800f678:	4603      	mov	r3, r0
 800f67a:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800f67c:	7ffb      	ldrb	r3, [r7, #31]
 800f67e:	2b00      	cmp	r3, #0
 800f680:	f040 80cb 	bne.w	800f81a <put_fat+0x204>
			p = &fs->win.d8[bc++ % SS(fs)];
 800f684:	697b      	ldr	r3, [r7, #20]
 800f686:	1c5a      	adds	r2, r3, #1
 800f688:	617a      	str	r2, [r7, #20]
 800f68a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800f68e:	68fa      	ldr	r2, [r7, #12]
 800f690:	4413      	add	r3, r2
 800f692:	61bb      	str	r3, [r7, #24]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 800f694:	68bb      	ldr	r3, [r7, #8]
 800f696:	f003 0301 	and.w	r3, r3, #1
 800f69a:	2b00      	cmp	r3, #0
 800f69c:	d00d      	beq.n	800f6ba <put_fat+0xa4>
 800f69e:	69bb      	ldr	r3, [r7, #24]
 800f6a0:	781b      	ldrb	r3, [r3, #0]
 800f6a2:	b25b      	sxtb	r3, r3
 800f6a4:	f003 030f 	and.w	r3, r3, #15
 800f6a8:	b25a      	sxtb	r2, r3
 800f6aa:	687b      	ldr	r3, [r7, #4]
 800f6ac:	b2db      	uxtb	r3, r3
 800f6ae:	011b      	lsls	r3, r3, #4
 800f6b0:	b25b      	sxtb	r3, r3
 800f6b2:	4313      	orrs	r3, r2
 800f6b4:	b25b      	sxtb	r3, r3
 800f6b6:	b2db      	uxtb	r3, r3
 800f6b8:	e001      	b.n	800f6be <put_fat+0xa8>
 800f6ba:	687b      	ldr	r3, [r7, #4]
 800f6bc:	b2db      	uxtb	r3, r3
 800f6be:	69ba      	ldr	r2, [r7, #24]
 800f6c0:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800f6c2:	68fb      	ldr	r3, [r7, #12]
 800f6c4:	2201      	movs	r2, #1
 800f6c6:	f883 2204 	strb.w	r2, [r3, #516]	; 0x204
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800f6ca:	68fb      	ldr	r3, [r7, #12]
 800f6cc:	f8d3 2220 	ldr.w	r2, [r3, #544]	; 0x220
 800f6d0:	697b      	ldr	r3, [r7, #20]
 800f6d2:	0a5b      	lsrs	r3, r3, #9
 800f6d4:	4413      	add	r3, r2
 800f6d6:	4619      	mov	r1, r3
 800f6d8:	68f8      	ldr	r0, [r7, #12]
 800f6da:	f7ff fde6 	bl	800f2aa <move_window>
 800f6de:	4603      	mov	r3, r0
 800f6e0:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800f6e2:	7ffb      	ldrb	r3, [r7, #31]
 800f6e4:	2b00      	cmp	r3, #0
 800f6e6:	f040 809a 	bne.w	800f81e <put_fat+0x208>
			p = &fs->win.d8[bc % SS(fs)];
 800f6ea:	697b      	ldr	r3, [r7, #20]
 800f6ec:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800f6f0:	68fa      	ldr	r2, [r7, #12]
 800f6f2:	4413      	add	r3, r2
 800f6f4:	61bb      	str	r3, [r7, #24]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 800f6f6:	68bb      	ldr	r3, [r7, #8]
 800f6f8:	f003 0301 	and.w	r3, r3, #1
 800f6fc:	2b00      	cmp	r3, #0
 800f6fe:	d003      	beq.n	800f708 <put_fat+0xf2>
 800f700:	687b      	ldr	r3, [r7, #4]
 800f702:	091b      	lsrs	r3, r3, #4
 800f704:	b2db      	uxtb	r3, r3
 800f706:	e00e      	b.n	800f726 <put_fat+0x110>
 800f708:	69bb      	ldr	r3, [r7, #24]
 800f70a:	781b      	ldrb	r3, [r3, #0]
 800f70c:	b25b      	sxtb	r3, r3
 800f70e:	f023 030f 	bic.w	r3, r3, #15
 800f712:	b25a      	sxtb	r2, r3
 800f714:	687b      	ldr	r3, [r7, #4]
 800f716:	0a1b      	lsrs	r3, r3, #8
 800f718:	b25b      	sxtb	r3, r3
 800f71a:	f003 030f 	and.w	r3, r3, #15
 800f71e:	b25b      	sxtb	r3, r3
 800f720:	4313      	orrs	r3, r2
 800f722:	b25b      	sxtb	r3, r3
 800f724:	b2db      	uxtb	r3, r3
 800f726:	69ba      	ldr	r2, [r7, #24]
 800f728:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800f72a:	68fb      	ldr	r3, [r7, #12]
 800f72c:	2201      	movs	r2, #1
 800f72e:	f883 2204 	strb.w	r2, [r3, #516]	; 0x204
			break;
 800f732:	e079      	b.n	800f828 <put_fat+0x212>

		case FS_FAT16 :
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 800f734:	68fb      	ldr	r3, [r7, #12]
 800f736:	f8d3 2220 	ldr.w	r2, [r3, #544]	; 0x220
 800f73a:	68bb      	ldr	r3, [r7, #8]
 800f73c:	0a1b      	lsrs	r3, r3, #8
 800f73e:	4413      	add	r3, r2
 800f740:	4619      	mov	r1, r3
 800f742:	68f8      	ldr	r0, [r7, #12]
 800f744:	f7ff fdb1 	bl	800f2aa <move_window>
 800f748:	4603      	mov	r3, r0
 800f74a:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800f74c:	7ffb      	ldrb	r3, [r7, #31]
 800f74e:	2b00      	cmp	r3, #0
 800f750:	d167      	bne.n	800f822 <put_fat+0x20c>
			p = &fs->win.d8[clst * 2 % SS(fs)];
 800f752:	68bb      	ldr	r3, [r7, #8]
 800f754:	005b      	lsls	r3, r3, #1
 800f756:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 800f75a:	68fa      	ldr	r2, [r7, #12]
 800f75c:	4413      	add	r3, r2
 800f75e:	61bb      	str	r3, [r7, #24]
			ST_WORD(p, (WORD)val);
 800f760:	687b      	ldr	r3, [r7, #4]
 800f762:	b2da      	uxtb	r2, r3
 800f764:	69bb      	ldr	r3, [r7, #24]
 800f766:	701a      	strb	r2, [r3, #0]
 800f768:	687b      	ldr	r3, [r7, #4]
 800f76a:	b29b      	uxth	r3, r3
 800f76c:	0a1b      	lsrs	r3, r3, #8
 800f76e:	b29a      	uxth	r2, r3
 800f770:	69bb      	ldr	r3, [r7, #24]
 800f772:	3301      	adds	r3, #1
 800f774:	b2d2      	uxtb	r2, r2
 800f776:	701a      	strb	r2, [r3, #0]
			fs->wflag = 1;
 800f778:	68fb      	ldr	r3, [r7, #12]
 800f77a:	2201      	movs	r2, #1
 800f77c:	f883 2204 	strb.w	r2, [r3, #516]	; 0x204
			break;
 800f780:	e052      	b.n	800f828 <put_fat+0x212>

		case FS_FAT32 :
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 800f782:	68fb      	ldr	r3, [r7, #12]
 800f784:	f8d3 2220 	ldr.w	r2, [r3, #544]	; 0x220
 800f788:	68bb      	ldr	r3, [r7, #8]
 800f78a:	09db      	lsrs	r3, r3, #7
 800f78c:	4413      	add	r3, r2
 800f78e:	4619      	mov	r1, r3
 800f790:	68f8      	ldr	r0, [r7, #12]
 800f792:	f7ff fd8a 	bl	800f2aa <move_window>
 800f796:	4603      	mov	r3, r0
 800f798:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800f79a:	7ffb      	ldrb	r3, [r7, #31]
 800f79c:	2b00      	cmp	r3, #0
 800f79e:	d142      	bne.n	800f826 <put_fat+0x210>
			p = &fs->win.d8[clst * 4 % SS(fs)];
 800f7a0:	68bb      	ldr	r3, [r7, #8]
 800f7a2:	009b      	lsls	r3, r3, #2
 800f7a4:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 800f7a8:	68fa      	ldr	r2, [r7, #12]
 800f7aa:	4413      	add	r3, r2
 800f7ac:	61bb      	str	r3, [r7, #24]
			val |= LD_DWORD(p) & 0xF0000000;
 800f7ae:	69bb      	ldr	r3, [r7, #24]
 800f7b0:	3303      	adds	r3, #3
 800f7b2:	781b      	ldrb	r3, [r3, #0]
 800f7b4:	061a      	lsls	r2, r3, #24
 800f7b6:	69bb      	ldr	r3, [r7, #24]
 800f7b8:	3302      	adds	r3, #2
 800f7ba:	781b      	ldrb	r3, [r3, #0]
 800f7bc:	041b      	lsls	r3, r3, #16
 800f7be:	4313      	orrs	r3, r2
 800f7c0:	69ba      	ldr	r2, [r7, #24]
 800f7c2:	3201      	adds	r2, #1
 800f7c4:	7812      	ldrb	r2, [r2, #0]
 800f7c6:	0212      	lsls	r2, r2, #8
 800f7c8:	4313      	orrs	r3, r2
 800f7ca:	69ba      	ldr	r2, [r7, #24]
 800f7cc:	7812      	ldrb	r2, [r2, #0]
 800f7ce:	4313      	orrs	r3, r2
 800f7d0:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 800f7d4:	687a      	ldr	r2, [r7, #4]
 800f7d6:	4313      	orrs	r3, r2
 800f7d8:	607b      	str	r3, [r7, #4]
			ST_DWORD(p, val);
 800f7da:	687b      	ldr	r3, [r7, #4]
 800f7dc:	b2da      	uxtb	r2, r3
 800f7de:	69bb      	ldr	r3, [r7, #24]
 800f7e0:	701a      	strb	r2, [r3, #0]
 800f7e2:	687b      	ldr	r3, [r7, #4]
 800f7e4:	b29b      	uxth	r3, r3
 800f7e6:	0a1b      	lsrs	r3, r3, #8
 800f7e8:	b29a      	uxth	r2, r3
 800f7ea:	69bb      	ldr	r3, [r7, #24]
 800f7ec:	3301      	adds	r3, #1
 800f7ee:	b2d2      	uxtb	r2, r2
 800f7f0:	701a      	strb	r2, [r3, #0]
 800f7f2:	687b      	ldr	r3, [r7, #4]
 800f7f4:	0c1a      	lsrs	r2, r3, #16
 800f7f6:	69bb      	ldr	r3, [r7, #24]
 800f7f8:	3302      	adds	r3, #2
 800f7fa:	b2d2      	uxtb	r2, r2
 800f7fc:	701a      	strb	r2, [r3, #0]
 800f7fe:	687b      	ldr	r3, [r7, #4]
 800f800:	0e1a      	lsrs	r2, r3, #24
 800f802:	69bb      	ldr	r3, [r7, #24]
 800f804:	3303      	adds	r3, #3
 800f806:	b2d2      	uxtb	r2, r2
 800f808:	701a      	strb	r2, [r3, #0]
			fs->wflag = 1;
 800f80a:	68fb      	ldr	r3, [r7, #12]
 800f80c:	2201      	movs	r2, #1
 800f80e:	f883 2204 	strb.w	r2, [r3, #516]	; 0x204
			break;
 800f812:	e009      	b.n	800f828 <put_fat+0x212>

		default :
			res = FR_INT_ERR;
 800f814:	2302      	movs	r3, #2
 800f816:	77fb      	strb	r3, [r7, #31]
 800f818:	e006      	b.n	800f828 <put_fat+0x212>
			if (res != FR_OK) break;
 800f81a:	bf00      	nop
 800f81c:	e004      	b.n	800f828 <put_fat+0x212>
			if (res != FR_OK) break;
 800f81e:	bf00      	nop
 800f820:	e002      	b.n	800f828 <put_fat+0x212>
			if (res != FR_OK) break;
 800f822:	bf00      	nop
 800f824:	e000      	b.n	800f828 <put_fat+0x212>
			if (res != FR_OK) break;
 800f826:	bf00      	nop
		}
	}

	return res;
 800f828:	7ffb      	ldrb	r3, [r7, #31]
}
 800f82a:	4618      	mov	r0, r3
 800f82c:	3720      	adds	r7, #32
 800f82e:	46bd      	mov	sp, r7
 800f830:	bd80      	pop	{r7, pc}

0800f832 <remove_chain>:
static
FRESULT remove_chain (
	FATFS* fs,			/* File system object */
	DWORD clst			/* Cluster# to remove a chain from */
)
{
 800f832:	b580      	push	{r7, lr}
 800f834:	b084      	sub	sp, #16
 800f836:	af00      	add	r7, sp, #0
 800f838:	6078      	str	r0, [r7, #4]
 800f83a:	6039      	str	r1, [r7, #0]
	DWORD nxt;
#if _USE_TRIM
	DWORD scl = clst, ecl = clst, rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) {	/* Check range */
 800f83c:	683b      	ldr	r3, [r7, #0]
 800f83e:	2b01      	cmp	r3, #1
 800f840:	d905      	bls.n	800f84e <remove_chain+0x1c>
 800f842:	687b      	ldr	r3, [r7, #4]
 800f844:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800f848:	683a      	ldr	r2, [r7, #0]
 800f84a:	429a      	cmp	r2, r3
 800f84c:	d302      	bcc.n	800f854 <remove_chain+0x22>
		res = FR_INT_ERR;
 800f84e:	2302      	movs	r3, #2
 800f850:	73fb      	strb	r3, [r7, #15]
 800f852:	e043      	b.n	800f8dc <remove_chain+0xaa>

	} else {
		res = FR_OK;
 800f854:	2300      	movs	r3, #0
 800f856:	73fb      	strb	r3, [r7, #15]
		while (clst < fs->n_fatent) {			/* Not a last link? */
 800f858:	e036      	b.n	800f8c8 <remove_chain+0x96>
			nxt = get_fat(fs, clst);			/* Get cluster status */
 800f85a:	6839      	ldr	r1, [r7, #0]
 800f85c:	6878      	ldr	r0, [r7, #4]
 800f85e:	f7ff fe20 	bl	800f4a2 <get_fat>
 800f862:	60b8      	str	r0, [r7, #8]
			if (nxt == 0) break;				/* Empty cluster? */
 800f864:	68bb      	ldr	r3, [r7, #8]
 800f866:	2b00      	cmp	r3, #0
 800f868:	d035      	beq.n	800f8d6 <remove_chain+0xa4>
			if (nxt == 1) { res = FR_INT_ERR; break; }	/* Internal error? */
 800f86a:	68bb      	ldr	r3, [r7, #8]
 800f86c:	2b01      	cmp	r3, #1
 800f86e:	d102      	bne.n	800f876 <remove_chain+0x44>
 800f870:	2302      	movs	r3, #2
 800f872:	73fb      	strb	r3, [r7, #15]
 800f874:	e032      	b.n	800f8dc <remove_chain+0xaa>
			if (nxt == 0xFFFFFFFF) { res = FR_DISK_ERR; break; }	/* Disk error? */
 800f876:	68bb      	ldr	r3, [r7, #8]
 800f878:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f87c:	d102      	bne.n	800f884 <remove_chain+0x52>
 800f87e:	2301      	movs	r3, #1
 800f880:	73fb      	strb	r3, [r7, #15]
 800f882:	e02b      	b.n	800f8dc <remove_chain+0xaa>
			res = put_fat(fs, clst, 0);			/* Mark the cluster "empty" */
 800f884:	2200      	movs	r2, #0
 800f886:	6839      	ldr	r1, [r7, #0]
 800f888:	6878      	ldr	r0, [r7, #4]
 800f88a:	f7ff fec4 	bl	800f616 <put_fat>
 800f88e:	4603      	mov	r3, r0
 800f890:	73fb      	strb	r3, [r7, #15]
			if (res != FR_OK) break;
 800f892:	7bfb      	ldrb	r3, [r7, #15]
 800f894:	2b00      	cmp	r3, #0
 800f896:	d120      	bne.n	800f8da <remove_chain+0xa8>
			if (fs->free_clust != 0xFFFFFFFF) {	/* Update FSINFO */
 800f898:	687b      	ldr	r3, [r7, #4]
 800f89a:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 800f89e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f8a2:	d00f      	beq.n	800f8c4 <remove_chain+0x92>
				fs->free_clust++;
 800f8a4:	687b      	ldr	r3, [r7, #4]
 800f8a6:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 800f8aa:	1c5a      	adds	r2, r3, #1
 800f8ac:	687b      	ldr	r3, [r7, #4]
 800f8ae:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
				fs->fsi_flag |= 1;
 800f8b2:	687b      	ldr	r3, [r7, #4]
 800f8b4:	f893 3205 	ldrb.w	r3, [r3, #517]	; 0x205
 800f8b8:	f043 0301 	orr.w	r3, r3, #1
 800f8bc:	b2da      	uxtb	r2, r3
 800f8be:	687b      	ldr	r3, [r7, #4]
 800f8c0:	f883 2205 	strb.w	r2, [r3, #517]	; 0x205
				rt[1] = clust2sect(fs, ecl) + fs->csize - 1;	/* End sector */
				disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Erase the block */
				scl = ecl = nxt;
			}
#endif
			clst = nxt;	/* Next cluster */
 800f8c4:	68bb      	ldr	r3, [r7, #8]
 800f8c6:	603b      	str	r3, [r7, #0]
		while (clst < fs->n_fatent) {			/* Not a last link? */
 800f8c8:	687b      	ldr	r3, [r7, #4]
 800f8ca:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800f8ce:	683a      	ldr	r2, [r7, #0]
 800f8d0:	429a      	cmp	r2, r3
 800f8d2:	d3c2      	bcc.n	800f85a <remove_chain+0x28>
 800f8d4:	e002      	b.n	800f8dc <remove_chain+0xaa>
			if (nxt == 0) break;				/* Empty cluster? */
 800f8d6:	bf00      	nop
 800f8d8:	e000      	b.n	800f8dc <remove_chain+0xaa>
			if (res != FR_OK) break;
 800f8da:	bf00      	nop
		}
	}

	return res;
 800f8dc:	7bfb      	ldrb	r3, [r7, #15]
}
 800f8de:	4618      	mov	r0, r3
 800f8e0:	3710      	adds	r7, #16
 800f8e2:	46bd      	mov	sp, r7
 800f8e4:	bd80      	pop	{r7, pc}

0800f8e6 <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	FATFS* fs,			/* File system object */
	DWORD clst			/* Cluster# to stretch. 0 means create a new chain. */
)
{
 800f8e6:	b580      	push	{r7, lr}
 800f8e8:	b086      	sub	sp, #24
 800f8ea:	af00      	add	r7, sp, #0
 800f8ec:	6078      	str	r0, [r7, #4]
 800f8ee:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;


	if (clst == 0) {		/* Create a new chain */
 800f8f0:	683b      	ldr	r3, [r7, #0]
 800f8f2:	2b00      	cmp	r3, #0
 800f8f4:	d10f      	bne.n	800f916 <create_chain+0x30>
		scl = fs->last_clust;			/* Get suggested start point */
 800f8f6:	687b      	ldr	r3, [r7, #4]
 800f8f8:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 800f8fc:	613b      	str	r3, [r7, #16]
		if (!scl || scl >= fs->n_fatent) scl = 1;
 800f8fe:	693b      	ldr	r3, [r7, #16]
 800f900:	2b00      	cmp	r3, #0
 800f902:	d005      	beq.n	800f910 <create_chain+0x2a>
 800f904:	687b      	ldr	r3, [r7, #4]
 800f906:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800f90a:	693a      	ldr	r2, [r7, #16]
 800f90c:	429a      	cmp	r2, r3
 800f90e:	d31c      	bcc.n	800f94a <create_chain+0x64>
 800f910:	2301      	movs	r3, #1
 800f912:	613b      	str	r3, [r7, #16]
 800f914:	e019      	b.n	800f94a <create_chain+0x64>
	}
	else {					/* Stretch the current chain */
		cs = get_fat(fs, clst);			/* Check the cluster status */
 800f916:	6839      	ldr	r1, [r7, #0]
 800f918:	6878      	ldr	r0, [r7, #4]
 800f91a:	f7ff fdc2 	bl	800f4a2 <get_fat>
 800f91e:	60b8      	str	r0, [r7, #8]
		if (cs < 2) return 1;			/* Invalid value */
 800f920:	68bb      	ldr	r3, [r7, #8]
 800f922:	2b01      	cmp	r3, #1
 800f924:	d801      	bhi.n	800f92a <create_chain+0x44>
 800f926:	2301      	movs	r3, #1
 800f928:	e076      	b.n	800fa18 <create_chain+0x132>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 800f92a:	68bb      	ldr	r3, [r7, #8]
 800f92c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f930:	d101      	bne.n	800f936 <create_chain+0x50>
 800f932:	68bb      	ldr	r3, [r7, #8]
 800f934:	e070      	b.n	800fa18 <create_chain+0x132>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 800f936:	687b      	ldr	r3, [r7, #4]
 800f938:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800f93c:	68ba      	ldr	r2, [r7, #8]
 800f93e:	429a      	cmp	r2, r3
 800f940:	d201      	bcs.n	800f946 <create_chain+0x60>
 800f942:	68bb      	ldr	r3, [r7, #8]
 800f944:	e068      	b.n	800fa18 <create_chain+0x132>
		scl = clst;
 800f946:	683b      	ldr	r3, [r7, #0]
 800f948:	613b      	str	r3, [r7, #16]
	}

	ncl = scl;				/* Start cluster */
 800f94a:	693b      	ldr	r3, [r7, #16]
 800f94c:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl++;							/* Next cluster */
 800f94e:	697b      	ldr	r3, [r7, #20]
 800f950:	3301      	adds	r3, #1
 800f952:	617b      	str	r3, [r7, #20]
		if (ncl >= fs->n_fatent) {		/* Check wrap around */
 800f954:	687b      	ldr	r3, [r7, #4]
 800f956:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800f95a:	697a      	ldr	r2, [r7, #20]
 800f95c:	429a      	cmp	r2, r3
 800f95e:	d307      	bcc.n	800f970 <create_chain+0x8a>
			ncl = 2;
 800f960:	2302      	movs	r3, #2
 800f962:	617b      	str	r3, [r7, #20]
			if (ncl > scl) return 0;	/* No free cluster */
 800f964:	697a      	ldr	r2, [r7, #20]
 800f966:	693b      	ldr	r3, [r7, #16]
 800f968:	429a      	cmp	r2, r3
 800f96a:	d901      	bls.n	800f970 <create_chain+0x8a>
 800f96c:	2300      	movs	r3, #0
 800f96e:	e053      	b.n	800fa18 <create_chain+0x132>
		}
		cs = get_fat(fs, ncl);			/* Get the cluster status */
 800f970:	6979      	ldr	r1, [r7, #20]
 800f972:	6878      	ldr	r0, [r7, #4]
 800f974:	f7ff fd95 	bl	800f4a2 <get_fat>
 800f978:	60b8      	str	r0, [r7, #8]
		if (cs == 0) break;				/* Found a free cluster */
 800f97a:	68bb      	ldr	r3, [r7, #8]
 800f97c:	2b00      	cmp	r3, #0
 800f97e:	d00e      	beq.n	800f99e <create_chain+0xb8>
		if (cs == 0xFFFFFFFF || cs == 1)/* An error occurred */
 800f980:	68bb      	ldr	r3, [r7, #8]
 800f982:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f986:	d002      	beq.n	800f98e <create_chain+0xa8>
 800f988:	68bb      	ldr	r3, [r7, #8]
 800f98a:	2b01      	cmp	r3, #1
 800f98c:	d101      	bne.n	800f992 <create_chain+0xac>
			return cs;
 800f98e:	68bb      	ldr	r3, [r7, #8]
 800f990:	e042      	b.n	800fa18 <create_chain+0x132>
		if (ncl == scl) return 0;		/* No free cluster */
 800f992:	697a      	ldr	r2, [r7, #20]
 800f994:	693b      	ldr	r3, [r7, #16]
 800f996:	429a      	cmp	r2, r3
 800f998:	d1d9      	bne.n	800f94e <create_chain+0x68>
 800f99a:	2300      	movs	r3, #0
 800f99c:	e03c      	b.n	800fa18 <create_chain+0x132>
		if (cs == 0) break;				/* Found a free cluster */
 800f99e:	bf00      	nop
	}

	res = put_fat(fs, ncl, 0x0FFFFFFF);	/* Mark the new cluster "last link" */
 800f9a0:	f06f 4270 	mvn.w	r2, #4026531840	; 0xf0000000
 800f9a4:	6979      	ldr	r1, [r7, #20]
 800f9a6:	6878      	ldr	r0, [r7, #4]
 800f9a8:	f7ff fe35 	bl	800f616 <put_fat>
 800f9ac:	4603      	mov	r3, r0
 800f9ae:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK && clst != 0) {
 800f9b0:	7bfb      	ldrb	r3, [r7, #15]
 800f9b2:	2b00      	cmp	r3, #0
 800f9b4:	d109      	bne.n	800f9ca <create_chain+0xe4>
 800f9b6:	683b      	ldr	r3, [r7, #0]
 800f9b8:	2b00      	cmp	r3, #0
 800f9ba:	d006      	beq.n	800f9ca <create_chain+0xe4>
		res = put_fat(fs, clst, ncl);	/* Link it to the previous one if needed */
 800f9bc:	697a      	ldr	r2, [r7, #20]
 800f9be:	6839      	ldr	r1, [r7, #0]
 800f9c0:	6878      	ldr	r0, [r7, #4]
 800f9c2:	f7ff fe28 	bl	800f616 <put_fat>
 800f9c6:	4603      	mov	r3, r0
 800f9c8:	73fb      	strb	r3, [r7, #15]
	}
	if (res == FR_OK) {
 800f9ca:	7bfb      	ldrb	r3, [r7, #15]
 800f9cc:	2b00      	cmp	r3, #0
 800f9ce:	d11a      	bne.n	800fa06 <create_chain+0x120>
		fs->last_clust = ncl;			/* Update FSINFO */
 800f9d0:	687b      	ldr	r3, [r7, #4]
 800f9d2:	697a      	ldr	r2, [r7, #20]
 800f9d4:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c
		if (fs->free_clust != 0xFFFFFFFF) {
 800f9d8:	687b      	ldr	r3, [r7, #4]
 800f9da:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 800f9de:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f9e2:	d018      	beq.n	800fa16 <create_chain+0x130>
			fs->free_clust--;
 800f9e4:	687b      	ldr	r3, [r7, #4]
 800f9e6:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 800f9ea:	1e5a      	subs	r2, r3, #1
 800f9ec:	687b      	ldr	r3, [r7, #4]
 800f9ee:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
			fs->fsi_flag |= 1;
 800f9f2:	687b      	ldr	r3, [r7, #4]
 800f9f4:	f893 3205 	ldrb.w	r3, [r3, #517]	; 0x205
 800f9f8:	f043 0301 	orr.w	r3, r3, #1
 800f9fc:	b2da      	uxtb	r2, r3
 800f9fe:	687b      	ldr	r3, [r7, #4]
 800fa00:	f883 2205 	strb.w	r2, [r3, #517]	; 0x205
 800fa04:	e007      	b.n	800fa16 <create_chain+0x130>
		}
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;
 800fa06:	7bfb      	ldrb	r3, [r7, #15]
 800fa08:	2b01      	cmp	r3, #1
 800fa0a:	d102      	bne.n	800fa12 <create_chain+0x12c>
 800fa0c:	f04f 33ff 	mov.w	r3, #4294967295
 800fa10:	e000      	b.n	800fa14 <create_chain+0x12e>
 800fa12:	2301      	movs	r3, #1
 800fa14:	617b      	str	r3, [r7, #20]
	}

	return ncl;		/* Return new cluster number or error code */
 800fa16:	697b      	ldr	r3, [r7, #20]
}
 800fa18:	4618      	mov	r0, r3
 800fa1a:	3718      	adds	r7, #24
 800fa1c:	46bd      	mov	sp, r7
 800fa1e:	bd80      	pop	{r7, pc}

0800fa20 <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	DWORD ofs		/* File offset to be converted to cluster# */
)
{
 800fa20:	b480      	push	{r7}
 800fa22:	b087      	sub	sp, #28
 800fa24:	af00      	add	r7, sp, #0
 800fa26:	6078      	str	r0, [r7, #4]
 800fa28:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 800fa2a:	687b      	ldr	r3, [r7, #4]
 800fa2c:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 800fa30:	3304      	adds	r3, #4
 800fa32:	613b      	str	r3, [r7, #16]
	cl = ofs / SS(fp->fs) / fp->fs->csize;	/* Cluster order from top of the file */
 800fa34:	683b      	ldr	r3, [r7, #0]
 800fa36:	0a5b      	lsrs	r3, r3, #9
 800fa38:	687a      	ldr	r2, [r7, #4]
 800fa3a:	f8d2 2200 	ldr.w	r2, [r2, #512]	; 0x200
 800fa3e:	f892 2202 	ldrb.w	r2, [r2, #514]	; 0x202
 800fa42:	fbb3 f3f2 	udiv	r3, r3, r2
 800fa46:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800fa48:	693b      	ldr	r3, [r7, #16]
 800fa4a:	1d1a      	adds	r2, r3, #4
 800fa4c:	613a      	str	r2, [r7, #16]
 800fa4e:	681b      	ldr	r3, [r3, #0]
 800fa50:	60fb      	str	r3, [r7, #12]
		if (!ncl) return 0;		/* End of table? (error) */
 800fa52:	68fb      	ldr	r3, [r7, #12]
 800fa54:	2b00      	cmp	r3, #0
 800fa56:	d101      	bne.n	800fa5c <clmt_clust+0x3c>
 800fa58:	2300      	movs	r3, #0
 800fa5a:	e010      	b.n	800fa7e <clmt_clust+0x5e>
		if (cl < ncl) break;	/* In this fragment? */
 800fa5c:	697a      	ldr	r2, [r7, #20]
 800fa5e:	68fb      	ldr	r3, [r7, #12]
 800fa60:	429a      	cmp	r2, r3
 800fa62:	d307      	bcc.n	800fa74 <clmt_clust+0x54>
		cl -= ncl; tbl++;		/* Next fragment */
 800fa64:	697a      	ldr	r2, [r7, #20]
 800fa66:	68fb      	ldr	r3, [r7, #12]
 800fa68:	1ad3      	subs	r3, r2, r3
 800fa6a:	617b      	str	r3, [r7, #20]
 800fa6c:	693b      	ldr	r3, [r7, #16]
 800fa6e:	3304      	adds	r3, #4
 800fa70:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800fa72:	e7e9      	b.n	800fa48 <clmt_clust+0x28>
		if (cl < ncl) break;	/* In this fragment? */
 800fa74:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 800fa76:	693b      	ldr	r3, [r7, #16]
 800fa78:	681a      	ldr	r2, [r3, #0]
 800fa7a:	697b      	ldr	r3, [r7, #20]
 800fa7c:	4413      	add	r3, r2
}
 800fa7e:	4618      	mov	r0, r3
 800fa80:	371c      	adds	r7, #28
 800fa82:	46bd      	mov	sp, r7
 800fa84:	bc80      	pop	{r7}
 800fa86:	4770      	bx	lr

0800fa88 <dir_sdi>:
static
FRESULT dir_sdi (
	DIR* dp,		/* Pointer to directory object */
	UINT idx		/* Index of directory table */
)
{
 800fa88:	b580      	push	{r7, lr}
 800fa8a:	b086      	sub	sp, #24
 800fa8c:	af00      	add	r7, sp, #0
 800fa8e:	6078      	str	r0, [r7, #4]
 800fa90:	6039      	str	r1, [r7, #0]
	DWORD clst, sect;
	UINT ic;


	dp->index = (WORD)idx;	/* Current index */
 800fa92:	683b      	ldr	r3, [r7, #0]
 800fa94:	b29a      	uxth	r2, r3
 800fa96:	687b      	ldr	r3, [r7, #4]
 800fa98:	f8a3 2206 	strh.w	r2, [r3, #518]	; 0x206
	clst = dp->sclust;		/* Table start cluster (0:root) */
 800fa9c:	687b      	ldr	r3, [r7, #4]
 800fa9e:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
 800faa2:	617b      	str	r3, [r7, #20]
	if (clst == 1 || clst >= dp->fs->n_fatent)	/* Check start cluster range */
 800faa4:	697b      	ldr	r3, [r7, #20]
 800faa6:	2b01      	cmp	r3, #1
 800faa8:	d007      	beq.n	800faba <dir_sdi+0x32>
 800faaa:	687b      	ldr	r3, [r7, #4]
 800faac:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800fab0:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800fab4:	697a      	ldr	r2, [r7, #20]
 800fab6:	429a      	cmp	r2, r3
 800fab8:	d301      	bcc.n	800fabe <dir_sdi+0x36>
		return FR_INT_ERR;
 800faba:	2302      	movs	r3, #2
 800fabc:	e074      	b.n	800fba8 <dir_sdi+0x120>
	if (!clst && dp->fs->fs_type == FS_FAT32)	/* Replace cluster# 0 with root cluster# if in FAT32 */
 800fabe:	697b      	ldr	r3, [r7, #20]
 800fac0:	2b00      	cmp	r3, #0
 800fac2:	d10c      	bne.n	800fade <dir_sdi+0x56>
 800fac4:	687b      	ldr	r3, [r7, #4]
 800fac6:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800faca:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 800face:	2b03      	cmp	r3, #3
 800fad0:	d105      	bne.n	800fade <dir_sdi+0x56>
		clst = dp->fs->dirbase;
 800fad2:	687b      	ldr	r3, [r7, #4]
 800fad4:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800fad8:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 800fadc:	617b      	str	r3, [r7, #20]

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 800fade:	697b      	ldr	r3, [r7, #20]
 800fae0:	2b00      	cmp	r3, #0
 800fae2:	d111      	bne.n	800fb08 <dir_sdi+0x80>
		if (idx >= dp->fs->n_rootdir)	/* Is index out of range? */
 800fae4:	687b      	ldr	r3, [r7, #4]
 800fae6:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800faea:	f8b3 3208 	ldrh.w	r3, [r3, #520]	; 0x208
 800faee:	461a      	mov	r2, r3
 800faf0:	683b      	ldr	r3, [r7, #0]
 800faf2:	4293      	cmp	r3, r2
 800faf4:	d301      	bcc.n	800fafa <dir_sdi+0x72>
			return FR_INT_ERR;
 800faf6:	2302      	movs	r3, #2
 800faf8:	e056      	b.n	800fba8 <dir_sdi+0x120>
		sect = dp->fs->dirbase;
 800fafa:	687b      	ldr	r3, [r7, #4]
 800fafc:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800fb00:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 800fb04:	613b      	str	r3, [r7, #16]
 800fb06:	e032      	b.n	800fb6e <dir_sdi+0xe6>
	}
	else {				/* Dynamic table (root-directory in FAT32 or sub-directory) */
		ic = SS(dp->fs) / SZ_DIRE * dp->fs->csize;	/* Entries per cluster */
 800fb08:	687b      	ldr	r3, [r7, #4]
 800fb0a:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800fb0e:	f893 3202 	ldrb.w	r3, [r3, #514]	; 0x202
 800fb12:	011b      	lsls	r3, r3, #4
 800fb14:	60fb      	str	r3, [r7, #12]
		while (idx >= ic) {	/* Follow cluster chain */
 800fb16:	e01e      	b.n	800fb56 <dir_sdi+0xce>
			clst = get_fat(dp->fs, clst);				/* Get next cluster */
 800fb18:	687b      	ldr	r3, [r7, #4]
 800fb1a:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800fb1e:	6979      	ldr	r1, [r7, #20]
 800fb20:	4618      	mov	r0, r3
 800fb22:	f7ff fcbe 	bl	800f4a2 <get_fat>
 800fb26:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800fb28:	697b      	ldr	r3, [r7, #20]
 800fb2a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fb2e:	d101      	bne.n	800fb34 <dir_sdi+0xac>
 800fb30:	2301      	movs	r3, #1
 800fb32:	e039      	b.n	800fba8 <dir_sdi+0x120>
			if (clst < 2 || clst >= dp->fs->n_fatent)	/* Reached to end of table or internal error */
 800fb34:	697b      	ldr	r3, [r7, #20]
 800fb36:	2b01      	cmp	r3, #1
 800fb38:	d907      	bls.n	800fb4a <dir_sdi+0xc2>
 800fb3a:	687b      	ldr	r3, [r7, #4]
 800fb3c:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800fb40:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800fb44:	697a      	ldr	r2, [r7, #20]
 800fb46:	429a      	cmp	r2, r3
 800fb48:	d301      	bcc.n	800fb4e <dir_sdi+0xc6>
				return FR_INT_ERR;
 800fb4a:	2302      	movs	r3, #2
 800fb4c:	e02c      	b.n	800fba8 <dir_sdi+0x120>
			idx -= ic;
 800fb4e:	683a      	ldr	r2, [r7, #0]
 800fb50:	68fb      	ldr	r3, [r7, #12]
 800fb52:	1ad3      	subs	r3, r2, r3
 800fb54:	603b      	str	r3, [r7, #0]
		while (idx >= ic) {	/* Follow cluster chain */
 800fb56:	683a      	ldr	r2, [r7, #0]
 800fb58:	68fb      	ldr	r3, [r7, #12]
 800fb5a:	429a      	cmp	r2, r3
 800fb5c:	d2dc      	bcs.n	800fb18 <dir_sdi+0x90>
		}
		sect = clust2sect(dp->fs, clst);
 800fb5e:	687b      	ldr	r3, [r7, #4]
 800fb60:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800fb64:	6979      	ldr	r1, [r7, #20]
 800fb66:	4618      	mov	r0, r3
 800fb68:	f7ff fc7a 	bl	800f460 <clust2sect>
 800fb6c:	6138      	str	r0, [r7, #16]
	}
	dp->clust = clst;	/* Current cluster# */
 800fb6e:	687b      	ldr	r3, [r7, #4]
 800fb70:	697a      	ldr	r2, [r7, #20]
 800fb72:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c
	if (!sect) return FR_INT_ERR;
 800fb76:	693b      	ldr	r3, [r7, #16]
 800fb78:	2b00      	cmp	r3, #0
 800fb7a:	d101      	bne.n	800fb80 <dir_sdi+0xf8>
 800fb7c:	2302      	movs	r3, #2
 800fb7e:	e013      	b.n	800fba8 <dir_sdi+0x120>
	dp->sect = sect + idx / (SS(dp->fs) / SZ_DIRE);					/* Sector# of the directory entry */
 800fb80:	683b      	ldr	r3, [r7, #0]
 800fb82:	091a      	lsrs	r2, r3, #4
 800fb84:	693b      	ldr	r3, [r7, #16]
 800fb86:	441a      	add	r2, r3
 800fb88:	687b      	ldr	r3, [r7, #4]
 800fb8a:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
	dp->dir = dp->fs->win.d8 + (idx % (SS(dp->fs) / SZ_DIRE)) * SZ_DIRE;	/* Ptr to the entry in the sector */
 800fb8e:	687b      	ldr	r3, [r7, #4]
 800fb90:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800fb94:	461a      	mov	r2, r3
 800fb96:	683b      	ldr	r3, [r7, #0]
 800fb98:	f003 030f 	and.w	r3, r3, #15
 800fb9c:	015b      	lsls	r3, r3, #5
 800fb9e:	441a      	add	r2, r3
 800fba0:	687b      	ldr	r3, [r7, #4]
 800fba2:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

	return FR_OK;
 800fba6:	2300      	movs	r3, #0
}
 800fba8:	4618      	mov	r0, r3
 800fbaa:	3718      	adds	r7, #24
 800fbac:	46bd      	mov	sp, r7
 800fbae:	bd80      	pop	{r7, pc}

0800fbb0 <dir_next>:
static
FRESULT dir_next (	/* FR_OK:Succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 800fbb0:	b590      	push	{r4, r7, lr}
 800fbb2:	b087      	sub	sp, #28
 800fbb4:	af00      	add	r7, sp, #0
 800fbb6:	6078      	str	r0, [r7, #4]
 800fbb8:	6039      	str	r1, [r7, #0]
#if !_FS_READONLY
	UINT c;
#endif


	i = dp->index + 1;
 800fbba:	687b      	ldr	r3, [r7, #4]
 800fbbc:	f8b3 3206 	ldrh.w	r3, [r3, #518]	; 0x206
 800fbc0:	3301      	adds	r3, #1
 800fbc2:	60fb      	str	r3, [r7, #12]
	if (!(i & 0xFFFF) || !dp->sect)	/* Report EOT when index has reached 65535 */
 800fbc4:	68fb      	ldr	r3, [r7, #12]
 800fbc6:	b29b      	uxth	r3, r3
 800fbc8:	2b00      	cmp	r3, #0
 800fbca:	d004      	beq.n	800fbd6 <dir_next+0x26>
 800fbcc:	687b      	ldr	r3, [r7, #4]
 800fbce:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 800fbd2:	2b00      	cmp	r3, #0
 800fbd4:	d101      	bne.n	800fbda <dir_next+0x2a>
		return FR_NO_FILE;
 800fbd6:	2304      	movs	r3, #4
 800fbd8:	e0dd      	b.n	800fd96 <dir_next+0x1e6>

	if (!(i % (SS(dp->fs) / SZ_DIRE))) {	/* Sector changed? */
 800fbda:	68fb      	ldr	r3, [r7, #12]
 800fbdc:	f003 030f 	and.w	r3, r3, #15
 800fbe0:	2b00      	cmp	r3, #0
 800fbe2:	f040 80c6 	bne.w	800fd72 <dir_next+0x1c2>
		dp->sect++;					/* Next sector */
 800fbe6:	687b      	ldr	r3, [r7, #4]
 800fbe8:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 800fbec:	1c5a      	adds	r2, r3, #1
 800fbee:	687b      	ldr	r3, [r7, #4]
 800fbf0:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

		if (!dp->clust) {		/* Static table */
 800fbf4:	687b      	ldr	r3, [r7, #4]
 800fbf6:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 800fbfa:	2b00      	cmp	r3, #0
 800fbfc:	d10b      	bne.n	800fc16 <dir_next+0x66>
			if (i >= dp->fs->n_rootdir)	/* Report EOT if it reached end of static table */
 800fbfe:	687b      	ldr	r3, [r7, #4]
 800fc00:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800fc04:	f8b3 3208 	ldrh.w	r3, [r3, #520]	; 0x208
 800fc08:	461a      	mov	r2, r3
 800fc0a:	68fb      	ldr	r3, [r7, #12]
 800fc0c:	4293      	cmp	r3, r2
 800fc0e:	f0c0 80b0 	bcc.w	800fd72 <dir_next+0x1c2>
				return FR_NO_FILE;
 800fc12:	2304      	movs	r3, #4
 800fc14:	e0bf      	b.n	800fd96 <dir_next+0x1e6>
		}
		else {					/* Dynamic table */
			if (((i / (SS(dp->fs) / SZ_DIRE)) & (dp->fs->csize - 1)) == 0) {	/* Cluster changed? */
 800fc16:	68fb      	ldr	r3, [r7, #12]
 800fc18:	091b      	lsrs	r3, r3, #4
 800fc1a:	687a      	ldr	r2, [r7, #4]
 800fc1c:	f8d2 2200 	ldr.w	r2, [r2, #512]	; 0x200
 800fc20:	f892 2202 	ldrb.w	r2, [r2, #514]	; 0x202
 800fc24:	3a01      	subs	r2, #1
 800fc26:	4013      	ands	r3, r2
 800fc28:	2b00      	cmp	r3, #0
 800fc2a:	f040 80a2 	bne.w	800fd72 <dir_next+0x1c2>
				clst = get_fat(dp->fs, dp->clust);				/* Get next cluster */
 800fc2e:	687b      	ldr	r3, [r7, #4]
 800fc30:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 800fc34:	687b      	ldr	r3, [r7, #4]
 800fc36:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 800fc3a:	4619      	mov	r1, r3
 800fc3c:	4610      	mov	r0, r2
 800fc3e:	f7ff fc30 	bl	800f4a2 <get_fat>
 800fc42:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;
 800fc44:	697b      	ldr	r3, [r7, #20]
 800fc46:	2b01      	cmp	r3, #1
 800fc48:	d801      	bhi.n	800fc4e <dir_next+0x9e>
 800fc4a:	2302      	movs	r3, #2
 800fc4c:	e0a3      	b.n	800fd96 <dir_next+0x1e6>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;
 800fc4e:	697b      	ldr	r3, [r7, #20]
 800fc50:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fc54:	d101      	bne.n	800fc5a <dir_next+0xaa>
 800fc56:	2301      	movs	r3, #1
 800fc58:	e09d      	b.n	800fd96 <dir_next+0x1e6>
				if (clst >= dp->fs->n_fatent) {					/* If it reached end of dynamic table, */
 800fc5a:	687b      	ldr	r3, [r7, #4]
 800fc5c:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800fc60:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800fc64:	697a      	ldr	r2, [r7, #20]
 800fc66:	429a      	cmp	r2, r3
 800fc68:	d374      	bcc.n	800fd54 <dir_next+0x1a4>
#if !_FS_READONLY
					if (!stretch) return FR_NO_FILE;			/* If do not stretch, report EOT */
 800fc6a:	683b      	ldr	r3, [r7, #0]
 800fc6c:	2b00      	cmp	r3, #0
 800fc6e:	d101      	bne.n	800fc74 <dir_next+0xc4>
 800fc70:	2304      	movs	r3, #4
 800fc72:	e090      	b.n	800fd96 <dir_next+0x1e6>
					clst = create_chain(dp->fs, dp->clust);		/* Stretch cluster chain */
 800fc74:	687b      	ldr	r3, [r7, #4]
 800fc76:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 800fc7a:	687b      	ldr	r3, [r7, #4]
 800fc7c:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 800fc80:	4619      	mov	r1, r3
 800fc82:	4610      	mov	r0, r2
 800fc84:	f7ff fe2f 	bl	800f8e6 <create_chain>
 800fc88:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 800fc8a:	697b      	ldr	r3, [r7, #20]
 800fc8c:	2b00      	cmp	r3, #0
 800fc8e:	d101      	bne.n	800fc94 <dir_next+0xe4>
 800fc90:	2307      	movs	r3, #7
 800fc92:	e080      	b.n	800fd96 <dir_next+0x1e6>
					if (clst == 1) return FR_INT_ERR;
 800fc94:	697b      	ldr	r3, [r7, #20]
 800fc96:	2b01      	cmp	r3, #1
 800fc98:	d101      	bne.n	800fc9e <dir_next+0xee>
 800fc9a:	2302      	movs	r3, #2
 800fc9c:	e07b      	b.n	800fd96 <dir_next+0x1e6>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;
 800fc9e:	697b      	ldr	r3, [r7, #20]
 800fca0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fca4:	d101      	bne.n	800fcaa <dir_next+0xfa>
 800fca6:	2301      	movs	r3, #1
 800fca8:	e075      	b.n	800fd96 <dir_next+0x1e6>
					/* Clean-up stretched table */
					if (sync_window(dp->fs)) return FR_DISK_ERR;/* Flush disk access window */
 800fcaa:	687b      	ldr	r3, [r7, #4]
 800fcac:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800fcb0:	4618      	mov	r0, r3
 800fcb2:	f7ff fab1 	bl	800f218 <sync_window>
 800fcb6:	4603      	mov	r3, r0
 800fcb8:	2b00      	cmp	r3, #0
 800fcba:	d001      	beq.n	800fcc0 <dir_next+0x110>
 800fcbc:	2301      	movs	r3, #1
 800fcbe:	e06a      	b.n	800fd96 <dir_next+0x1e6>
					mem_set(dp->fs->win.d8, 0, SS(dp->fs));		/* Clear window buffer */
 800fcc0:	687b      	ldr	r3, [r7, #4]
 800fcc2:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800fcc6:	f44f 7200 	mov.w	r2, #512	; 0x200
 800fcca:	2100      	movs	r1, #0
 800fccc:	4618      	mov	r0, r3
 800fcce:	f7ff f895 	bl	800edfc <mem_set>
					dp->fs->winsect = clust2sect(dp->fs, clst);	/* Cluster start sector */
 800fcd2:	687b      	ldr	r3, [r7, #4]
 800fcd4:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 800fcd8:	687b      	ldr	r3, [r7, #4]
 800fcda:	f8d3 4200 	ldr.w	r4, [r3, #512]	; 0x200
 800fcde:	6979      	ldr	r1, [r7, #20]
 800fce0:	4610      	mov	r0, r2
 800fce2:	f7ff fbbd 	bl	800f460 <clust2sect>
 800fce6:	4603      	mov	r3, r0
 800fce8:	f8c4 322c 	str.w	r3, [r4, #556]	; 0x22c
					for (c = 0; c < dp->fs->csize; c++) {		/* Fill the new cluster with 0 */
 800fcec:	2300      	movs	r3, #0
 800fcee:	613b      	str	r3, [r7, #16]
 800fcf0:	e01b      	b.n	800fd2a <dir_next+0x17a>
						dp->fs->wflag = 1;
 800fcf2:	687b      	ldr	r3, [r7, #4]
 800fcf4:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800fcf8:	2201      	movs	r2, #1
 800fcfa:	f883 2204 	strb.w	r2, [r3, #516]	; 0x204
						if (sync_window(dp->fs)) return FR_DISK_ERR;
 800fcfe:	687b      	ldr	r3, [r7, #4]
 800fd00:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800fd04:	4618      	mov	r0, r3
 800fd06:	f7ff fa87 	bl	800f218 <sync_window>
 800fd0a:	4603      	mov	r3, r0
 800fd0c:	2b00      	cmp	r3, #0
 800fd0e:	d001      	beq.n	800fd14 <dir_next+0x164>
 800fd10:	2301      	movs	r3, #1
 800fd12:	e040      	b.n	800fd96 <dir_next+0x1e6>
						dp->fs->winsect++;
 800fd14:	687b      	ldr	r3, [r7, #4]
 800fd16:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800fd1a:	f8d3 222c 	ldr.w	r2, [r3, #556]	; 0x22c
 800fd1e:	3201      	adds	r2, #1
 800fd20:	f8c3 222c 	str.w	r2, [r3, #556]	; 0x22c
					for (c = 0; c < dp->fs->csize; c++) {		/* Fill the new cluster with 0 */
 800fd24:	693b      	ldr	r3, [r7, #16]
 800fd26:	3301      	adds	r3, #1
 800fd28:	613b      	str	r3, [r7, #16]
 800fd2a:	687b      	ldr	r3, [r7, #4]
 800fd2c:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800fd30:	f893 3202 	ldrb.w	r3, [r3, #514]	; 0x202
 800fd34:	461a      	mov	r2, r3
 800fd36:	693b      	ldr	r3, [r7, #16]
 800fd38:	4293      	cmp	r3, r2
 800fd3a:	d3da      	bcc.n	800fcf2 <dir_next+0x142>
					}
					dp->fs->winsect -= c;						/* Rewind window offset */
 800fd3c:	687b      	ldr	r3, [r7, #4]
 800fd3e:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800fd42:	f8d3 122c 	ldr.w	r1, [r3, #556]	; 0x22c
 800fd46:	687b      	ldr	r3, [r7, #4]
 800fd48:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800fd4c:	693a      	ldr	r2, [r7, #16]
 800fd4e:	1a8a      	subs	r2, r1, r2
 800fd50:	f8c3 222c 	str.w	r2, [r3, #556]	; 0x22c
#else
					if (!stretch) return FR_NO_FILE;			/* If do not stretch, report EOT (this is to suppress warning) */
					return FR_NO_FILE;							/* Report EOT */
#endif
				}
				dp->clust = clst;				/* Initialize data for new cluster */
 800fd54:	687b      	ldr	r3, [r7, #4]
 800fd56:	697a      	ldr	r2, [r7, #20]
 800fd58:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c
				dp->sect = clust2sect(dp->fs, clst);
 800fd5c:	687b      	ldr	r3, [r7, #4]
 800fd5e:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800fd62:	6979      	ldr	r1, [r7, #20]
 800fd64:	4618      	mov	r0, r3
 800fd66:	f7ff fb7b 	bl	800f460 <clust2sect>
 800fd6a:	4602      	mov	r2, r0
 800fd6c:	687b      	ldr	r3, [r7, #4]
 800fd6e:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
			}
		}
	}

	dp->index = (WORD)i;	/* Current index */
 800fd72:	68fb      	ldr	r3, [r7, #12]
 800fd74:	b29a      	uxth	r2, r3
 800fd76:	687b      	ldr	r3, [r7, #4]
 800fd78:	f8a3 2206 	strh.w	r2, [r3, #518]	; 0x206
	dp->dir = dp->fs->win.d8 + (i % (SS(dp->fs) / SZ_DIRE)) * SZ_DIRE;	/* Current entry in the window */
 800fd7c:	687b      	ldr	r3, [r7, #4]
 800fd7e:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800fd82:	461a      	mov	r2, r3
 800fd84:	68fb      	ldr	r3, [r7, #12]
 800fd86:	f003 030f 	and.w	r3, r3, #15
 800fd8a:	015b      	lsls	r3, r3, #5
 800fd8c:	441a      	add	r2, r3
 800fd8e:	687b      	ldr	r3, [r7, #4]
 800fd90:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

	return FR_OK;
 800fd94:	2300      	movs	r3, #0
}
 800fd96:	4618      	mov	r0, r3
 800fd98:	371c      	adds	r7, #28
 800fd9a:	46bd      	mov	sp, r7
 800fd9c:	bd90      	pop	{r4, r7, pc}

0800fd9e <dir_alloc>:
static
FRESULT dir_alloc (
	DIR* dp,	/* Pointer to the directory object */
	UINT nent	/* Number of contiguous entries to allocate (1-21) */
)
{
 800fd9e:	b580      	push	{r7, lr}
 800fda0:	b084      	sub	sp, #16
 800fda2:	af00      	add	r7, sp, #0
 800fda4:	6078      	str	r0, [r7, #4]
 800fda6:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;


	res = dir_sdi(dp, 0);
 800fda8:	2100      	movs	r1, #0
 800fdaa:	6878      	ldr	r0, [r7, #4]
 800fdac:	f7ff fe6c 	bl	800fa88 <dir_sdi>
 800fdb0:	4603      	mov	r3, r0
 800fdb2:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 800fdb4:	7bfb      	ldrb	r3, [r7, #15]
 800fdb6:	2b00      	cmp	r3, #0
 800fdb8:	d131      	bne.n	800fe1e <dir_alloc+0x80>
		n = 0;
 800fdba:	2300      	movs	r3, #0
 800fdbc:	60bb      	str	r3, [r7, #8]
		do {
			res = move_window(dp->fs, dp->sect);
 800fdbe:	687b      	ldr	r3, [r7, #4]
 800fdc0:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 800fdc4:	687b      	ldr	r3, [r7, #4]
 800fdc6:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 800fdca:	4619      	mov	r1, r3
 800fdcc:	4610      	mov	r0, r2
 800fdce:	f7ff fa6c 	bl	800f2aa <move_window>
 800fdd2:	4603      	mov	r3, r0
 800fdd4:	73fb      	strb	r3, [r7, #15]
			if (res != FR_OK) break;
 800fdd6:	7bfb      	ldrb	r3, [r7, #15]
 800fdd8:	2b00      	cmp	r3, #0
 800fdda:	d11f      	bne.n	800fe1c <dir_alloc+0x7e>
			if (dp->dir[0] == DDEM || dp->dir[0] == 0) {	/* Is it a free entry? */
 800fddc:	687b      	ldr	r3, [r7, #4]
 800fdde:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800fde2:	781b      	ldrb	r3, [r3, #0]
 800fde4:	2be5      	cmp	r3, #229	; 0xe5
 800fde6:	d005      	beq.n	800fdf4 <dir_alloc+0x56>
 800fde8:	687b      	ldr	r3, [r7, #4]
 800fdea:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800fdee:	781b      	ldrb	r3, [r3, #0]
 800fdf0:	2b00      	cmp	r3, #0
 800fdf2:	d107      	bne.n	800fe04 <dir_alloc+0x66>
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 800fdf4:	68bb      	ldr	r3, [r7, #8]
 800fdf6:	3301      	adds	r3, #1
 800fdf8:	60bb      	str	r3, [r7, #8]
 800fdfa:	68ba      	ldr	r2, [r7, #8]
 800fdfc:	683b      	ldr	r3, [r7, #0]
 800fdfe:	429a      	cmp	r2, r3
 800fe00:	d102      	bne.n	800fe08 <dir_alloc+0x6a>
 800fe02:	e00c      	b.n	800fe1e <dir_alloc+0x80>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 800fe04:	2300      	movs	r3, #0
 800fe06:	60bb      	str	r3, [r7, #8]
			}
			res = dir_next(dp, 1);		/* Next entry with table stretch enabled */
 800fe08:	2101      	movs	r1, #1
 800fe0a:	6878      	ldr	r0, [r7, #4]
 800fe0c:	f7ff fed0 	bl	800fbb0 <dir_next>
 800fe10:	4603      	mov	r3, r0
 800fe12:	73fb      	strb	r3, [r7, #15]
		} while (res == FR_OK);
 800fe14:	7bfb      	ldrb	r3, [r7, #15]
 800fe16:	2b00      	cmp	r3, #0
 800fe18:	d0d1      	beq.n	800fdbe <dir_alloc+0x20>
 800fe1a:	e000      	b.n	800fe1e <dir_alloc+0x80>
			if (res != FR_OK) break;
 800fe1c:	bf00      	nop
	}
	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 800fe1e:	7bfb      	ldrb	r3, [r7, #15]
 800fe20:	2b04      	cmp	r3, #4
 800fe22:	d101      	bne.n	800fe28 <dir_alloc+0x8a>
 800fe24:	2307      	movs	r3, #7
 800fe26:	73fb      	strb	r3, [r7, #15]
	return res;
 800fe28:	7bfb      	ldrb	r3, [r7, #15]
}
 800fe2a:	4618      	mov	r0, r3
 800fe2c:	3710      	adds	r7, #16
 800fe2e:	46bd      	mov	sp, r7
 800fe30:	bd80      	pop	{r7, pc}

0800fe32 <ld_clust>:
static
DWORD ld_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir	/* Pointer to the directory entry */
)
{
 800fe32:	b480      	push	{r7}
 800fe34:	b085      	sub	sp, #20
 800fe36:	af00      	add	r7, sp, #0
 800fe38:	6078      	str	r0, [r7, #4]
 800fe3a:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = LD_WORD(dir + DIR_FstClusLO);
 800fe3c:	683b      	ldr	r3, [r7, #0]
 800fe3e:	331b      	adds	r3, #27
 800fe40:	781b      	ldrb	r3, [r3, #0]
 800fe42:	021b      	lsls	r3, r3, #8
 800fe44:	b21a      	sxth	r2, r3
 800fe46:	683b      	ldr	r3, [r7, #0]
 800fe48:	331a      	adds	r3, #26
 800fe4a:	781b      	ldrb	r3, [r3, #0]
 800fe4c:	b21b      	sxth	r3, r3
 800fe4e:	4313      	orrs	r3, r2
 800fe50:	b21b      	sxth	r3, r3
 800fe52:	b29b      	uxth	r3, r3
 800fe54:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32)
 800fe56:	687b      	ldr	r3, [r7, #4]
 800fe58:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 800fe5c:	2b03      	cmp	r3, #3
 800fe5e:	d10f      	bne.n	800fe80 <ld_clust+0x4e>
		cl |= (DWORD)LD_WORD(dir + DIR_FstClusHI) << 16;
 800fe60:	683b      	ldr	r3, [r7, #0]
 800fe62:	3315      	adds	r3, #21
 800fe64:	781b      	ldrb	r3, [r3, #0]
 800fe66:	021b      	lsls	r3, r3, #8
 800fe68:	b21a      	sxth	r2, r3
 800fe6a:	683b      	ldr	r3, [r7, #0]
 800fe6c:	3314      	adds	r3, #20
 800fe6e:	781b      	ldrb	r3, [r3, #0]
 800fe70:	b21b      	sxth	r3, r3
 800fe72:	4313      	orrs	r3, r2
 800fe74:	b21b      	sxth	r3, r3
 800fe76:	b29b      	uxth	r3, r3
 800fe78:	041b      	lsls	r3, r3, #16
 800fe7a:	68fa      	ldr	r2, [r7, #12]
 800fe7c:	4313      	orrs	r3, r2
 800fe7e:	60fb      	str	r3, [r7, #12]

	return cl;
 800fe80:	68fb      	ldr	r3, [r7, #12]
}
 800fe82:	4618      	mov	r0, r3
 800fe84:	3714      	adds	r7, #20
 800fe86:	46bd      	mov	sp, r7
 800fe88:	bc80      	pop	{r7}
 800fe8a:	4770      	bx	lr

0800fe8c <st_clust>:
static
void st_clust (
	BYTE* dir,	/* Pointer to the directory entry */
	DWORD cl	/* Value to be set */
)
{
 800fe8c:	b480      	push	{r7}
 800fe8e:	b083      	sub	sp, #12
 800fe90:	af00      	add	r7, sp, #0
 800fe92:	6078      	str	r0, [r7, #4]
 800fe94:	6039      	str	r1, [r7, #0]
	ST_WORD(dir + DIR_FstClusLO, cl);
 800fe96:	687b      	ldr	r3, [r7, #4]
 800fe98:	331a      	adds	r3, #26
 800fe9a:	683a      	ldr	r2, [r7, #0]
 800fe9c:	b2d2      	uxtb	r2, r2
 800fe9e:	701a      	strb	r2, [r3, #0]
 800fea0:	683b      	ldr	r3, [r7, #0]
 800fea2:	b29b      	uxth	r3, r3
 800fea4:	0a1b      	lsrs	r3, r3, #8
 800fea6:	b29a      	uxth	r2, r3
 800fea8:	687b      	ldr	r3, [r7, #4]
 800feaa:	331b      	adds	r3, #27
 800feac:	b2d2      	uxtb	r2, r2
 800feae:	701a      	strb	r2, [r3, #0]
	ST_WORD(dir + DIR_FstClusHI, cl >> 16);
 800feb0:	683b      	ldr	r3, [r7, #0]
 800feb2:	0c1a      	lsrs	r2, r3, #16
 800feb4:	687b      	ldr	r3, [r7, #4]
 800feb6:	3314      	adds	r3, #20
 800feb8:	b2d2      	uxtb	r2, r2
 800feba:	701a      	strb	r2, [r3, #0]
 800febc:	683b      	ldr	r3, [r7, #0]
 800febe:	0c1b      	lsrs	r3, r3, #16
 800fec0:	b29b      	uxth	r3, r3
 800fec2:	0a1b      	lsrs	r3, r3, #8
 800fec4:	b29a      	uxth	r2, r3
 800fec6:	687b      	ldr	r3, [r7, #4]
 800fec8:	3315      	adds	r3, #21
 800feca:	b2d2      	uxtb	r2, r2
 800fecc:	701a      	strb	r2, [r3, #0]
}
 800fece:	bf00      	nop
 800fed0:	370c      	adds	r7, #12
 800fed2:	46bd      	mov	sp, r7
 800fed4:	bc80      	pop	{r7}
 800fed6:	4770      	bx	lr

0800fed8 <dir_find>:

static
FRESULT dir_find (
	DIR* dp			/* Pointer to the directory object linked to the file name */
)
{
 800fed8:	b580      	push	{r7, lr}
 800feda:	b086      	sub	sp, #24
 800fedc:	af00      	add	r7, sp, #0
 800fede:	6078      	str	r0, [r7, #4]
	BYTE c, *dir;
#if _USE_LFN
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 800fee0:	2100      	movs	r1, #0
 800fee2:	6878      	ldr	r0, [r7, #4]
 800fee4:	f7ff fdd0 	bl	800fa88 <dir_sdi>
 800fee8:	4603      	mov	r3, r0
 800feea:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 800feec:	7dfb      	ldrb	r3, [r7, #23]
 800feee:	2b00      	cmp	r3, #0
 800fef0:	d001      	beq.n	800fef6 <dir_find+0x1e>
 800fef2:	7dfb      	ldrb	r3, [r7, #23]
 800fef4:	e03b      	b.n	800ff6e <dir_find+0x96>

#if _USE_LFN
	ord = sum = 0xFF; dp->lfn_idx = 0xFFFF;	/* Reset LFN sequence */
#endif
	do {
		res = move_window(dp->fs, dp->sect);
 800fef6:	687b      	ldr	r3, [r7, #4]
 800fef8:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 800fefc:	687b      	ldr	r3, [r7, #4]
 800fefe:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 800ff02:	4619      	mov	r1, r3
 800ff04:	4610      	mov	r0, r2
 800ff06:	f7ff f9d0 	bl	800f2aa <move_window>
 800ff0a:	4603      	mov	r3, r0
 800ff0c:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800ff0e:	7dfb      	ldrb	r3, [r7, #23]
 800ff10:	2b00      	cmp	r3, #0
 800ff12:	d128      	bne.n	800ff66 <dir_find+0x8e>
		dir = dp->dir;					/* Ptr to the directory entry of current index */
 800ff14:	687b      	ldr	r3, [r7, #4]
 800ff16:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800ff1a:	613b      	str	r3, [r7, #16]
		c = dir[DIR_Name];
 800ff1c:	693b      	ldr	r3, [r7, #16]
 800ff1e:	781b      	ldrb	r3, [r3, #0]
 800ff20:	73fb      	strb	r3, [r7, #15]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 800ff22:	7bfb      	ldrb	r3, [r7, #15]
 800ff24:	2b00      	cmp	r3, #0
 800ff26:	d102      	bne.n	800ff2e <dir_find+0x56>
 800ff28:	2304      	movs	r3, #4
 800ff2a:	75fb      	strb	r3, [r7, #23]
 800ff2c:	e01e      	b.n	800ff6c <dir_find+0x94>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dir, dp->fn, 11)) break;	/* SFN matched? */
				ord = 0xFF; dp->lfn_idx = 0xFFFF;	/* Reset LFN sequence */
			}
		}
#else		/* Non LFN configuration */
		if (!(dir[DIR_Attr] & AM_VOL) && !mem_cmp(dir, dp->fn, 11)) /* Is it a valid entry? */
 800ff2e:	693b      	ldr	r3, [r7, #16]
 800ff30:	330b      	adds	r3, #11
 800ff32:	781b      	ldrb	r3, [r3, #0]
 800ff34:	f003 0308 	and.w	r3, r3, #8
 800ff38:	2b00      	cmp	r3, #0
 800ff3a:	d10a      	bne.n	800ff52 <dir_find+0x7a>
 800ff3c:	687b      	ldr	r3, [r7, #4]
 800ff3e:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 800ff42:	220b      	movs	r2, #11
 800ff44:	4619      	mov	r1, r3
 800ff46:	6938      	ldr	r0, [r7, #16]
 800ff48:	f7fe ff72 	bl	800ee30 <mem_cmp>
 800ff4c:	4603      	mov	r3, r0
 800ff4e:	2b00      	cmp	r3, #0
 800ff50:	d00b      	beq.n	800ff6a <dir_find+0x92>
			break;
#endif
		res = dir_next(dp, 0);		/* Next entry */
 800ff52:	2100      	movs	r1, #0
 800ff54:	6878      	ldr	r0, [r7, #4]
 800ff56:	f7ff fe2b 	bl	800fbb0 <dir_next>
 800ff5a:	4603      	mov	r3, r0
 800ff5c:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 800ff5e:	7dfb      	ldrb	r3, [r7, #23]
 800ff60:	2b00      	cmp	r3, #0
 800ff62:	d0c8      	beq.n	800fef6 <dir_find+0x1e>
 800ff64:	e002      	b.n	800ff6c <dir_find+0x94>
		if (res != FR_OK) break;
 800ff66:	bf00      	nop
 800ff68:	e000      	b.n	800ff6c <dir_find+0x94>
			break;
 800ff6a:	bf00      	nop

	return res;
 800ff6c:	7dfb      	ldrb	r3, [r7, #23]
}
 800ff6e:	4618      	mov	r0, r3
 800ff70:	3718      	adds	r7, #24
 800ff72:	46bd      	mov	sp, r7
 800ff74:	bd80      	pop	{r7, pc}

0800ff76 <dir_register>:
#if !_FS_READONLY
static
FRESULT dir_register (	/* FR_OK:Successful, FR_DENIED:No free entry or too many SFN collision, FR_DISK_ERR:Disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 800ff76:	b580      	push	{r7, lr}
 800ff78:	b084      	sub	sp, #16
 800ff7a:	af00      	add	r7, sp, #0
 800ff7c:	6078      	str	r0, [r7, #4]
				res = dir_next(dp, 0);	/* Next entry */
			} while (res == FR_OK && --nent);
		}
	}
#else	/* Non LFN configuration */
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */
 800ff7e:	2101      	movs	r1, #1
 800ff80:	6878      	ldr	r0, [r7, #4]
 800ff82:	f7ff ff0c 	bl	800fd9e <dir_alloc>
 800ff86:	4603      	mov	r3, r0
 800ff88:	73fb      	strb	r3, [r7, #15]
#endif

	if (res == FR_OK) {				/* Set SFN entry */
 800ff8a:	7bfb      	ldrb	r3, [r7, #15]
 800ff8c:	2b00      	cmp	r3, #0
 800ff8e:	d126      	bne.n	800ffde <dir_register+0x68>
		res = move_window(dp->fs, dp->sect);
 800ff90:	687b      	ldr	r3, [r7, #4]
 800ff92:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 800ff96:	687b      	ldr	r3, [r7, #4]
 800ff98:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 800ff9c:	4619      	mov	r1, r3
 800ff9e:	4610      	mov	r0, r2
 800ffa0:	f7ff f983 	bl	800f2aa <move_window>
 800ffa4:	4603      	mov	r3, r0
 800ffa6:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 800ffa8:	7bfb      	ldrb	r3, [r7, #15]
 800ffaa:	2b00      	cmp	r3, #0
 800ffac:	d117      	bne.n	800ffde <dir_register+0x68>
			mem_set(dp->dir, 0, SZ_DIRE);	/* Clean the entry */
 800ffae:	687b      	ldr	r3, [r7, #4]
 800ffb0:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800ffb4:	2220      	movs	r2, #32
 800ffb6:	2100      	movs	r1, #0
 800ffb8:	4618      	mov	r0, r3
 800ffba:	f7fe ff1f 	bl	800edfc <mem_set>
			mem_cpy(dp->dir, dp->fn, 11);	/* Put SFN */
 800ffbe:	687b      	ldr	r3, [r7, #4]
 800ffc0:	f8d3 0214 	ldr.w	r0, [r3, #532]	; 0x214
 800ffc4:	687b      	ldr	r3, [r7, #4]
 800ffc6:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 800ffca:	220b      	movs	r2, #11
 800ffcc:	4619      	mov	r1, r3
 800ffce:	f7fe fef7 	bl	800edc0 <mem_cpy>
#if _USE_LFN
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
#endif
			dp->fs->wflag = 1;
 800ffd2:	687b      	ldr	r3, [r7, #4]
 800ffd4:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800ffd8:	2201      	movs	r2, #1
 800ffda:	f883 2204 	strb.w	r2, [r3, #516]	; 0x204
		}
	}

	return res;
 800ffde:	7bfb      	ldrb	r3, [r7, #15]
}
 800ffe0:	4618      	mov	r0, r3
 800ffe2:	3710      	adds	r7, #16
 800ffe4:	46bd      	mov	sp, r7
 800ffe6:	bd80      	pop	{r7, pc}

0800ffe8 <create_name>:
static
FRESULT create_name (
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 800ffe8:	b580      	push	{r7, lr}
 800ffea:	b088      	sub	sp, #32
 800ffec:	af00      	add	r7, sp, #0
 800ffee:	6078      	str	r0, [r7, #4]
 800fff0:	6039      	str	r1, [r7, #0]
	BYTE b, c, d, *sfn;
	UINT ni, si, i;
	const char *p;

	/* Create file name in directory form */
	for (p = *path; *p == '/' || *p == '\\'; p++) ;	/* Strip duplicated separator */
 800fff2:	683b      	ldr	r3, [r7, #0]
 800fff4:	681b      	ldr	r3, [r3, #0]
 800fff6:	60fb      	str	r3, [r7, #12]
 800fff8:	e002      	b.n	8010000 <create_name+0x18>
 800fffa:	68fb      	ldr	r3, [r7, #12]
 800fffc:	3301      	adds	r3, #1
 800fffe:	60fb      	str	r3, [r7, #12]
 8010000:	68fb      	ldr	r3, [r7, #12]
 8010002:	781b      	ldrb	r3, [r3, #0]
 8010004:	2b2f      	cmp	r3, #47	; 0x2f
 8010006:	d0f8      	beq.n	800fffa <create_name+0x12>
 8010008:	68fb      	ldr	r3, [r7, #12]
 801000a:	781b      	ldrb	r3, [r3, #0]
 801000c:	2b5c      	cmp	r3, #92	; 0x5c
 801000e:	d0f4      	beq.n	800fffa <create_name+0x12>
	sfn = dp->fn;
 8010010:	687b      	ldr	r3, [r7, #4]
 8010012:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 8010016:	60bb      	str	r3, [r7, #8]
	mem_set(sfn, ' ', 11);
 8010018:	220b      	movs	r2, #11
 801001a:	2120      	movs	r1, #32
 801001c:	68b8      	ldr	r0, [r7, #8]
 801001e:	f7fe feed 	bl	800edfc <mem_set>
	si = i = b = 0; ni = 8;
 8010022:	2300      	movs	r3, #0
 8010024:	77fb      	strb	r3, [r7, #31]
 8010026:	2300      	movs	r3, #0
 8010028:	613b      	str	r3, [r7, #16]
 801002a:	693b      	ldr	r3, [r7, #16]
 801002c:	617b      	str	r3, [r7, #20]
 801002e:	2308      	movs	r3, #8
 8010030:	61bb      	str	r3, [r7, #24]
		sfn[NSFLAG] = (c <= ' ') ? NS_LAST | NS_DOT : NS_DOT;	/* Set last segment flag if end of path */
		return FR_OK;
	}
#endif
	for (;;) {
		c = (BYTE)p[si++];
 8010032:	697b      	ldr	r3, [r7, #20]
 8010034:	1c5a      	adds	r2, r3, #1
 8010036:	617a      	str	r2, [r7, #20]
 8010038:	68fa      	ldr	r2, [r7, #12]
 801003a:	4413      	add	r3, r2
 801003c:	781b      	ldrb	r3, [r3, #0]
 801003e:	77bb      	strb	r3, [r7, #30]
		if (c <= ' ' || c == '/' || c == '\\') break;	/* Break on end of segment */
 8010040:	7fbb      	ldrb	r3, [r7, #30]
 8010042:	2b20      	cmp	r3, #32
 8010044:	d953      	bls.n	80100ee <create_name+0x106>
 8010046:	7fbb      	ldrb	r3, [r7, #30]
 8010048:	2b2f      	cmp	r3, #47	; 0x2f
 801004a:	d050      	beq.n	80100ee <create_name+0x106>
 801004c:	7fbb      	ldrb	r3, [r7, #30]
 801004e:	2b5c      	cmp	r3, #92	; 0x5c
 8010050:	d04d      	beq.n	80100ee <create_name+0x106>
		if (c == '.' || i >= ni) {
 8010052:	7fbb      	ldrb	r3, [r7, #30]
 8010054:	2b2e      	cmp	r3, #46	; 0x2e
 8010056:	d003      	beq.n	8010060 <create_name+0x78>
 8010058:	693a      	ldr	r2, [r7, #16]
 801005a:	69bb      	ldr	r3, [r7, #24]
 801005c:	429a      	cmp	r2, r3
 801005e:	d30f      	bcc.n	8010080 <create_name+0x98>
			if (ni != 8 || c != '.') return FR_INVALID_NAME;
 8010060:	69bb      	ldr	r3, [r7, #24]
 8010062:	2b08      	cmp	r3, #8
 8010064:	d102      	bne.n	801006c <create_name+0x84>
 8010066:	7fbb      	ldrb	r3, [r7, #30]
 8010068:	2b2e      	cmp	r3, #46	; 0x2e
 801006a:	d001      	beq.n	8010070 <create_name+0x88>
 801006c:	2306      	movs	r3, #6
 801006e:	e073      	b.n	8010158 <create_name+0x170>
			i = 8; ni = 11;
 8010070:	2308      	movs	r3, #8
 8010072:	613b      	str	r3, [r7, #16]
 8010074:	230b      	movs	r3, #11
 8010076:	61bb      	str	r3, [r7, #24]
			b <<= 2; continue;
 8010078:	7ffb      	ldrb	r3, [r7, #31]
 801007a:	009b      	lsls	r3, r3, #2
 801007c:	77fb      	strb	r3, [r7, #31]
 801007e:	e035      	b.n	80100ec <create_name+0x104>
		}
		if (c >= 0x80) {				/* Extended character? */
 8010080:	f997 301e 	ldrsb.w	r3, [r7, #30]
 8010084:	2b00      	cmp	r3, #0
 8010086:	da08      	bge.n	801009a <create_name+0xb2>
			b |= 3;						/* Eliminate NT flag */
 8010088:	7ffb      	ldrb	r3, [r7, #31]
 801008a:	f043 0303 	orr.w	r3, r3, #3
 801008e:	77fb      	strb	r3, [r7, #31]
#ifdef _EXCVT
			c = ExCvt[c - 0x80];		/* To upper extended characters (SBCS cfg) */
 8010090:	7fbb      	ldrb	r3, [r7, #30]
 8010092:	3b80      	subs	r3, #128	; 0x80
 8010094:	4a32      	ldr	r2, [pc, #200]	; (8010160 <create_name+0x178>)
 8010096:	5cd3      	ldrb	r3, [r2, r3]
 8010098:	77bb      	strb	r3, [r7, #30]
			if (!IsDBCS2(d) || i >= ni - 1)	/* Reject invalid DBC */
				return FR_INVALID_NAME;
			sfn[i++] = c;
			sfn[i++] = d;
		} else {						/* SBC */
			if (chk_chr("\"*+,:;<=>\?[]|\x7F", c))	/* Reject illegal chrs for SFN */
 801009a:	7fbb      	ldrb	r3, [r7, #30]
 801009c:	4619      	mov	r1, r3
 801009e:	4831      	ldr	r0, [pc, #196]	; (8010164 <create_name+0x17c>)
 80100a0:	f7fe feec 	bl	800ee7c <chk_chr>
 80100a4:	4603      	mov	r3, r0
 80100a6:	2b00      	cmp	r3, #0
 80100a8:	d001      	beq.n	80100ae <create_name+0xc6>
				return FR_INVALID_NAME;
 80100aa:	2306      	movs	r3, #6
 80100ac:	e054      	b.n	8010158 <create_name+0x170>
			if (IsUpper(c)) {			/* ASCII large capital? */
 80100ae:	7fbb      	ldrb	r3, [r7, #30]
 80100b0:	2b40      	cmp	r3, #64	; 0x40
 80100b2:	d907      	bls.n	80100c4 <create_name+0xdc>
 80100b4:	7fbb      	ldrb	r3, [r7, #30]
 80100b6:	2b5a      	cmp	r3, #90	; 0x5a
 80100b8:	d804      	bhi.n	80100c4 <create_name+0xdc>
				b |= 2;
 80100ba:	7ffb      	ldrb	r3, [r7, #31]
 80100bc:	f043 0302 	orr.w	r3, r3, #2
 80100c0:	77fb      	strb	r3, [r7, #31]
 80100c2:	e00c      	b.n	80100de <create_name+0xf6>
			} else {
				if (IsLower(c)) {		/* ASCII small capital? */
 80100c4:	7fbb      	ldrb	r3, [r7, #30]
 80100c6:	2b60      	cmp	r3, #96	; 0x60
 80100c8:	d909      	bls.n	80100de <create_name+0xf6>
 80100ca:	7fbb      	ldrb	r3, [r7, #30]
 80100cc:	2b7a      	cmp	r3, #122	; 0x7a
 80100ce:	d806      	bhi.n	80100de <create_name+0xf6>
					b |= 1; c -= 0x20;
 80100d0:	7ffb      	ldrb	r3, [r7, #31]
 80100d2:	f043 0301 	orr.w	r3, r3, #1
 80100d6:	77fb      	strb	r3, [r7, #31]
 80100d8:	7fbb      	ldrb	r3, [r7, #30]
 80100da:	3b20      	subs	r3, #32
 80100dc:	77bb      	strb	r3, [r7, #30]
				}
			}
			sfn[i++] = c;
 80100de:	693b      	ldr	r3, [r7, #16]
 80100e0:	1c5a      	adds	r2, r3, #1
 80100e2:	613a      	str	r2, [r7, #16]
 80100e4:	68ba      	ldr	r2, [r7, #8]
 80100e6:	4413      	add	r3, r2
 80100e8:	7fba      	ldrb	r2, [r7, #30]
 80100ea:	701a      	strb	r2, [r3, #0]
		c = (BYTE)p[si++];
 80100ec:	e7a1      	b.n	8010032 <create_name+0x4a>
		}
	}
	*path = &p[si];						/* Return pointer to the next segment */
 80100ee:	68fa      	ldr	r2, [r7, #12]
 80100f0:	697b      	ldr	r3, [r7, #20]
 80100f2:	441a      	add	r2, r3
 80100f4:	683b      	ldr	r3, [r7, #0]
 80100f6:	601a      	str	r2, [r3, #0]
	c = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of path */
 80100f8:	7fbb      	ldrb	r3, [r7, #30]
 80100fa:	2b20      	cmp	r3, #32
 80100fc:	d801      	bhi.n	8010102 <create_name+0x11a>
 80100fe:	2304      	movs	r3, #4
 8010100:	e000      	b.n	8010104 <create_name+0x11c>
 8010102:	2300      	movs	r3, #0
 8010104:	77bb      	strb	r3, [r7, #30]

	if (!i) return FR_INVALID_NAME;		/* Reject nul string */
 8010106:	693b      	ldr	r3, [r7, #16]
 8010108:	2b00      	cmp	r3, #0
 801010a:	d101      	bne.n	8010110 <create_name+0x128>
 801010c:	2306      	movs	r3, #6
 801010e:	e023      	b.n	8010158 <create_name+0x170>
	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* When first character collides with DDEM, replace it with RDDEM */
 8010110:	68bb      	ldr	r3, [r7, #8]
 8010112:	781b      	ldrb	r3, [r3, #0]
 8010114:	2be5      	cmp	r3, #229	; 0xe5
 8010116:	d102      	bne.n	801011e <create_name+0x136>
 8010118:	68bb      	ldr	r3, [r7, #8]
 801011a:	2205      	movs	r2, #5
 801011c:	701a      	strb	r2, [r3, #0]

	if (ni == 8) b <<= 2;
 801011e:	69bb      	ldr	r3, [r7, #24]
 8010120:	2b08      	cmp	r3, #8
 8010122:	d102      	bne.n	801012a <create_name+0x142>
 8010124:	7ffb      	ldrb	r3, [r7, #31]
 8010126:	009b      	lsls	r3, r3, #2
 8010128:	77fb      	strb	r3, [r7, #31]
	if ((b & 0x03) == 0x01) c |= NS_EXT;	/* NT flag (Name extension has only small capital) */
 801012a:	7ffb      	ldrb	r3, [r7, #31]
 801012c:	f003 0303 	and.w	r3, r3, #3
 8010130:	2b01      	cmp	r3, #1
 8010132:	d103      	bne.n	801013c <create_name+0x154>
 8010134:	7fbb      	ldrb	r3, [r7, #30]
 8010136:	f043 0310 	orr.w	r3, r3, #16
 801013a:	77bb      	strb	r3, [r7, #30]
	if ((b & 0x0C) == 0x04) c |= NS_BODY;	/* NT flag (Name body has only small capital) */
 801013c:	7ffb      	ldrb	r3, [r7, #31]
 801013e:	f003 030c 	and.w	r3, r3, #12
 8010142:	2b04      	cmp	r3, #4
 8010144:	d103      	bne.n	801014e <create_name+0x166>
 8010146:	7fbb      	ldrb	r3, [r7, #30]
 8010148:	f043 0308 	orr.w	r3, r3, #8
 801014c:	77bb      	strb	r3, [r7, #30]

	sfn[NSFLAG] = c;		/* Store NT flag, File name is created */
 801014e:	68bb      	ldr	r3, [r7, #8]
 8010150:	330b      	adds	r3, #11
 8010152:	7fba      	ldrb	r2, [r7, #30]
 8010154:	701a      	strb	r2, [r3, #0]

	return FR_OK;
 8010156:	2300      	movs	r3, #0
#endif
}
 8010158:	4618      	mov	r0, r3
 801015a:	3720      	adds	r7, #32
 801015c:	46bd      	mov	sp, r7
 801015e:	bd80      	pop	{r7, pc}
 8010160:	0802e2c0 	.word	0x0802e2c0
 8010164:	08014ff4 	.word	0x08014ff4

08010168 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 8010168:	b580      	push	{r7, lr}
 801016a:	b084      	sub	sp, #16
 801016c:	af00      	add	r7, sp, #0
 801016e:	6078      	str	r0, [r7, #4]
 8010170:	6039      	str	r1, [r7, #0]
		path++;	dp->sclust = 0;				/* Strip it and start from the root directory */
	} else {								/* No heading separator */
		dp->sclust = dp->fs->cdir;			/* Start from the current directory */
	}
#else
	if (*path == '/' || *path == '\\')		/* Strip heading separator if exist */
 8010172:	683b      	ldr	r3, [r7, #0]
 8010174:	781b      	ldrb	r3, [r3, #0]
 8010176:	2b2f      	cmp	r3, #47	; 0x2f
 8010178:	d003      	beq.n	8010182 <follow_path+0x1a>
 801017a:	683b      	ldr	r3, [r7, #0]
 801017c:	781b      	ldrb	r3, [r3, #0]
 801017e:	2b5c      	cmp	r3, #92	; 0x5c
 8010180:	d102      	bne.n	8010188 <follow_path+0x20>
		path++;
 8010182:	683b      	ldr	r3, [r7, #0]
 8010184:	3301      	adds	r3, #1
 8010186:	603b      	str	r3, [r7, #0]
	dp->sclust = 0;							/* Always start from the root directory */
 8010188:	687b      	ldr	r3, [r7, #4]
 801018a:	2200      	movs	r2, #0
 801018c:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 8010190:	683b      	ldr	r3, [r7, #0]
 8010192:	781b      	ldrb	r3, [r3, #0]
 8010194:	2b1f      	cmp	r3, #31
 8010196:	d80a      	bhi.n	80101ae <follow_path+0x46>
		res = dir_sdi(dp, 0);
 8010198:	2100      	movs	r1, #0
 801019a:	6878      	ldr	r0, [r7, #4]
 801019c:	f7ff fc74 	bl	800fa88 <dir_sdi>
 80101a0:	4603      	mov	r3, r0
 80101a2:	73fb      	strb	r3, [r7, #15]
		dp->dir = 0;
 80101a4:	687b      	ldr	r3, [r7, #4]
 80101a6:	2200      	movs	r2, #0
 80101a8:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 80101ac:	e045      	b.n	801023a <follow_path+0xd2>
	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 80101ae:	463b      	mov	r3, r7
 80101b0:	4619      	mov	r1, r3
 80101b2:	6878      	ldr	r0, [r7, #4]
 80101b4:	f7ff ff18 	bl	800ffe8 <create_name>
 80101b8:	4603      	mov	r3, r0
 80101ba:	73fb      	strb	r3, [r7, #15]
			if (res != FR_OK) break;
 80101bc:	7bfb      	ldrb	r3, [r7, #15]
 80101be:	2b00      	cmp	r3, #0
 80101c0:	d136      	bne.n	8010230 <follow_path+0xc8>
			res = dir_find(dp);				/* Find an object with the sagment name */
 80101c2:	6878      	ldr	r0, [r7, #4]
 80101c4:	f7ff fe88 	bl	800fed8 <dir_find>
 80101c8:	4603      	mov	r3, r0
 80101ca:	73fb      	strb	r3, [r7, #15]
			ns = dp->fn[NSFLAG];
 80101cc:	687b      	ldr	r3, [r7, #4]
 80101ce:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 80101d2:	7adb      	ldrb	r3, [r3, #11]
 80101d4:	73bb      	strb	r3, [r7, #14]
			if (res != FR_OK) {				/* Failed to find the object */
 80101d6:	7bfb      	ldrb	r3, [r7, #15]
 80101d8:	2b00      	cmp	r3, #0
 80101da:	d00a      	beq.n	80101f2 <follow_path+0x8a>
				if (res == FR_NO_FILE) {	/* Object is not found */
 80101dc:	7bfb      	ldrb	r3, [r7, #15]
 80101de:	2b04      	cmp	r3, #4
 80101e0:	d128      	bne.n	8010234 <follow_path+0xcc>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, */
						dp->sclust = 0; dp->dir = 0;	/* it is the root directory and stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						res = FR_OK;					/* Ended at the root directroy. Function completed. */
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 80101e2:	7bbb      	ldrb	r3, [r7, #14]
 80101e4:	f003 0304 	and.w	r3, r3, #4
 80101e8:	2b00      	cmp	r3, #0
 80101ea:	d123      	bne.n	8010234 <follow_path+0xcc>
 80101ec:	2305      	movs	r3, #5
 80101ee:	73fb      	strb	r3, [r7, #15]
					}
				}
				break;
 80101f0:	e020      	b.n	8010234 <follow_path+0xcc>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 80101f2:	7bbb      	ldrb	r3, [r7, #14]
 80101f4:	f003 0304 	and.w	r3, r3, #4
 80101f8:	2b00      	cmp	r3, #0
 80101fa:	d11d      	bne.n	8010238 <follow_path+0xd0>
			dir = dp->dir;						/* Follow the sub-directory */
 80101fc:	687b      	ldr	r3, [r7, #4]
 80101fe:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8010202:	60bb      	str	r3, [r7, #8]
			if (!(dir[DIR_Attr] & AM_DIR)) {	/* It is not a sub-directory and cannot follow */
 8010204:	68bb      	ldr	r3, [r7, #8]
 8010206:	330b      	adds	r3, #11
 8010208:	781b      	ldrb	r3, [r3, #0]
 801020a:	f003 0310 	and.w	r3, r3, #16
 801020e:	2b00      	cmp	r3, #0
 8010210:	d102      	bne.n	8010218 <follow_path+0xb0>
				res = FR_NO_PATH; break;
 8010212:	2305      	movs	r3, #5
 8010214:	73fb      	strb	r3, [r7, #15]
 8010216:	e010      	b.n	801023a <follow_path+0xd2>
			}
			dp->sclust = ld_clust(dp->fs, dir);
 8010218:	687b      	ldr	r3, [r7, #4]
 801021a:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 801021e:	68b9      	ldr	r1, [r7, #8]
 8010220:	4618      	mov	r0, r3
 8010222:	f7ff fe06 	bl	800fe32 <ld_clust>
 8010226:	4602      	mov	r2, r0
 8010228:	687b      	ldr	r3, [r7, #4]
 801022a:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
			res = create_name(dp, &path);	/* Get a segment name of the path */
 801022e:	e7be      	b.n	80101ae <follow_path+0x46>
			if (res != FR_OK) break;
 8010230:	bf00      	nop
 8010232:	e002      	b.n	801023a <follow_path+0xd2>
				break;
 8010234:	bf00      	nop
 8010236:	e000      	b.n	801023a <follow_path+0xd2>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8010238:	bf00      	nop
		}
	}

	return res;
 801023a:	7bfb      	ldrb	r3, [r7, #15]
}
 801023c:	4618      	mov	r0, r3
 801023e:	3710      	adds	r7, #16
 8010240:	46bd      	mov	sp, r7
 8010242:	bd80      	pop	{r7, pc}

08010244 <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 8010244:	b480      	push	{r7}
 8010246:	b087      	sub	sp, #28
 8010248:	af00      	add	r7, sp, #0
 801024a:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 801024c:	f04f 33ff 	mov.w	r3, #4294967295
 8010250:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 8010252:	687b      	ldr	r3, [r7, #4]
 8010254:	681b      	ldr	r3, [r3, #0]
 8010256:	2b00      	cmp	r3, #0
 8010258:	d031      	beq.n	80102be <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 801025a:	687b      	ldr	r3, [r7, #4]
 801025c:	681b      	ldr	r3, [r3, #0]
 801025e:	617b      	str	r3, [r7, #20]
 8010260:	e002      	b.n	8010268 <get_ldnumber+0x24>
 8010262:	697b      	ldr	r3, [r7, #20]
 8010264:	3301      	adds	r3, #1
 8010266:	617b      	str	r3, [r7, #20]
 8010268:	697b      	ldr	r3, [r7, #20]
 801026a:	781b      	ldrb	r3, [r3, #0]
 801026c:	2b20      	cmp	r3, #32
 801026e:	d903      	bls.n	8010278 <get_ldnumber+0x34>
 8010270:	697b      	ldr	r3, [r7, #20]
 8010272:	781b      	ldrb	r3, [r3, #0]
 8010274:	2b3a      	cmp	r3, #58	; 0x3a
 8010276:	d1f4      	bne.n	8010262 <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 8010278:	697b      	ldr	r3, [r7, #20]
 801027a:	781b      	ldrb	r3, [r3, #0]
 801027c:	2b3a      	cmp	r3, #58	; 0x3a
 801027e:	d11c      	bne.n	80102ba <get_ldnumber+0x76>
			tp = *path;
 8010280:	687b      	ldr	r3, [r7, #4]
 8010282:	681b      	ldr	r3, [r3, #0]
 8010284:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0'; 
 8010286:	68fb      	ldr	r3, [r7, #12]
 8010288:	1c5a      	adds	r2, r3, #1
 801028a:	60fa      	str	r2, [r7, #12]
 801028c:	781b      	ldrb	r3, [r3, #0]
 801028e:	3b30      	subs	r3, #48	; 0x30
 8010290:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 8010292:	68bb      	ldr	r3, [r7, #8]
 8010294:	2b09      	cmp	r3, #9
 8010296:	d80e      	bhi.n	80102b6 <get_ldnumber+0x72>
 8010298:	68fa      	ldr	r2, [r7, #12]
 801029a:	697b      	ldr	r3, [r7, #20]
 801029c:	429a      	cmp	r2, r3
 801029e:	d10a      	bne.n	80102b6 <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 80102a0:	68bb      	ldr	r3, [r7, #8]
 80102a2:	2b00      	cmp	r3, #0
 80102a4:	d107      	bne.n	80102b6 <get_ldnumber+0x72>
					vol = (int)i;
 80102a6:	68bb      	ldr	r3, [r7, #8]
 80102a8:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 80102aa:	697b      	ldr	r3, [r7, #20]
 80102ac:	3301      	adds	r3, #1
 80102ae:	617b      	str	r3, [r7, #20]
 80102b0:	687b      	ldr	r3, [r7, #4]
 80102b2:	697a      	ldr	r2, [r7, #20]
 80102b4:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 80102b6:	693b      	ldr	r3, [r7, #16]
 80102b8:	e002      	b.n	80102c0 <get_ldnumber+0x7c>
		}
#if _FS_RPATH && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 80102ba:	2300      	movs	r3, #0
 80102bc:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 80102be:	693b      	ldr	r3, [r7, #16]
}
 80102c0:	4618      	mov	r0, r3
 80102c2:	371c      	adds	r7, #28
 80102c4:	46bd      	mov	sp, r7
 80102c6:	bc80      	pop	{r7}
 80102c8:	4770      	bx	lr
	...

080102cc <check_fs>:
static
BYTE check_fs (	/* 0:FAT boor sector, 1:Valid boor sector but not FAT, 2:Not a boot sector, 3:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to check if it is an FAT boot record or not */
)
{
 80102cc:	b580      	push	{r7, lr}
 80102ce:	b082      	sub	sp, #8
 80102d0:	af00      	add	r7, sp, #0
 80102d2:	6078      	str	r0, [r7, #4]
 80102d4:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;	/* Invaidate window */
 80102d6:	687b      	ldr	r3, [r7, #4]
 80102d8:	2200      	movs	r2, #0
 80102da:	f883 2204 	strb.w	r2, [r3, #516]	; 0x204
 80102de:	687b      	ldr	r3, [r7, #4]
 80102e0:	f04f 32ff 	mov.w	r2, #4294967295
 80102e4:	f8c3 222c 	str.w	r2, [r3, #556]	; 0x22c
	if (move_window(fs, sect) != FR_OK)			/* Load boot record */
 80102e8:	6839      	ldr	r1, [r7, #0]
 80102ea:	6878      	ldr	r0, [r7, #4]
 80102ec:	f7fe ffdd 	bl	800f2aa <move_window>
 80102f0:	4603      	mov	r3, r0
 80102f2:	2b00      	cmp	r3, #0
 80102f4:	d001      	beq.n	80102fa <check_fs+0x2e>
		return 3;
 80102f6:	2303      	movs	r3, #3
 80102f8:	e04a      	b.n	8010390 <check_fs+0xc4>

	if (LD_WORD(&fs->win.d8[BS_55AA]) != 0xAA55)	/* Check boot record signature (always placed at offset 510 even if the sector size is >512) */
 80102fa:	687b      	ldr	r3, [r7, #4]
 80102fc:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8010300:	3301      	adds	r3, #1
 8010302:	781b      	ldrb	r3, [r3, #0]
 8010304:	021b      	lsls	r3, r3, #8
 8010306:	b21a      	sxth	r2, r3
 8010308:	687b      	ldr	r3, [r7, #4]
 801030a:	f893 31fe 	ldrb.w	r3, [r3, #510]	; 0x1fe
 801030e:	b21b      	sxth	r3, r3
 8010310:	4313      	orrs	r3, r2
 8010312:	b21b      	sxth	r3, r3
 8010314:	4a20      	ldr	r2, [pc, #128]	; (8010398 <check_fs+0xcc>)
 8010316:	4293      	cmp	r3, r2
 8010318:	d001      	beq.n	801031e <check_fs+0x52>
		return 2;
 801031a:	2302      	movs	r3, #2
 801031c:	e038      	b.n	8010390 <check_fs+0xc4>

	if ((LD_DWORD(&fs->win.d8[BS_FilSysType]) & 0xFFFFFF) == 0x544146)		/* Check "FAT" string */
 801031e:	687b      	ldr	r3, [r7, #4]
 8010320:	3336      	adds	r3, #54	; 0x36
 8010322:	3303      	adds	r3, #3
 8010324:	781b      	ldrb	r3, [r3, #0]
 8010326:	061a      	lsls	r2, r3, #24
 8010328:	687b      	ldr	r3, [r7, #4]
 801032a:	3336      	adds	r3, #54	; 0x36
 801032c:	3302      	adds	r3, #2
 801032e:	781b      	ldrb	r3, [r3, #0]
 8010330:	041b      	lsls	r3, r3, #16
 8010332:	4313      	orrs	r3, r2
 8010334:	687a      	ldr	r2, [r7, #4]
 8010336:	3236      	adds	r2, #54	; 0x36
 8010338:	3201      	adds	r2, #1
 801033a:	7812      	ldrb	r2, [r2, #0]
 801033c:	0212      	lsls	r2, r2, #8
 801033e:	4313      	orrs	r3, r2
 8010340:	687a      	ldr	r2, [r7, #4]
 8010342:	f892 2036 	ldrb.w	r2, [r2, #54]	; 0x36
 8010346:	4313      	orrs	r3, r2
 8010348:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 801034c:	4a13      	ldr	r2, [pc, #76]	; (801039c <check_fs+0xd0>)
 801034e:	4293      	cmp	r3, r2
 8010350:	d101      	bne.n	8010356 <check_fs+0x8a>
		return 0;
 8010352:	2300      	movs	r3, #0
 8010354:	e01c      	b.n	8010390 <check_fs+0xc4>
	if ((LD_DWORD(&fs->win.d8[BS_FilSysType32]) & 0xFFFFFF) == 0x544146)	/* Check "FAT" string */
 8010356:	687b      	ldr	r3, [r7, #4]
 8010358:	3352      	adds	r3, #82	; 0x52
 801035a:	3303      	adds	r3, #3
 801035c:	781b      	ldrb	r3, [r3, #0]
 801035e:	061a      	lsls	r2, r3, #24
 8010360:	687b      	ldr	r3, [r7, #4]
 8010362:	3352      	adds	r3, #82	; 0x52
 8010364:	3302      	adds	r3, #2
 8010366:	781b      	ldrb	r3, [r3, #0]
 8010368:	041b      	lsls	r3, r3, #16
 801036a:	4313      	orrs	r3, r2
 801036c:	687a      	ldr	r2, [r7, #4]
 801036e:	3252      	adds	r2, #82	; 0x52
 8010370:	3201      	adds	r2, #1
 8010372:	7812      	ldrb	r2, [r2, #0]
 8010374:	0212      	lsls	r2, r2, #8
 8010376:	4313      	orrs	r3, r2
 8010378:	687a      	ldr	r2, [r7, #4]
 801037a:	f892 2052 	ldrb.w	r2, [r2, #82]	; 0x52
 801037e:	4313      	orrs	r3, r2
 8010380:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8010384:	4a05      	ldr	r2, [pc, #20]	; (801039c <check_fs+0xd0>)
 8010386:	4293      	cmp	r3, r2
 8010388:	d101      	bne.n	801038e <check_fs+0xc2>
		return 0;
 801038a:	2300      	movs	r3, #0
 801038c:	e000      	b.n	8010390 <check_fs+0xc4>

	return 1;
 801038e:	2301      	movs	r3, #1
}
 8010390:	4618      	mov	r0, r3
 8010392:	3708      	adds	r7, #8
 8010394:	46bd      	mov	sp, r7
 8010396:	bd80      	pop	{r7, pc}
 8010398:	ffffaa55 	.word	0xffffaa55
 801039c:	00544146 	.word	0x00544146

080103a0 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	BYTE wmode			/* !=0: Check write protection for write access */
)
{
 80103a0:	b580      	push	{r7, lr}
 80103a2:	b096      	sub	sp, #88	; 0x58
 80103a4:	af00      	add	r7, sp, #0
 80103a6:	60f8      	str	r0, [r7, #12]
 80103a8:	60b9      	str	r1, [r7, #8]
 80103aa:	4613      	mov	r3, r2
 80103ac:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number from the path name */
	*rfs = 0;
 80103ae:	68fb      	ldr	r3, [r7, #12]
 80103b0:	2200      	movs	r2, #0
 80103b2:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 80103b4:	68b8      	ldr	r0, [r7, #8]
 80103b6:	f7ff ff45 	bl	8010244 <get_ldnumber>
 80103ba:	63f8      	str	r0, [r7, #60]	; 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 80103bc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80103be:	2b00      	cmp	r3, #0
 80103c0:	da01      	bge.n	80103c6 <find_volume+0x26>
 80103c2:	230b      	movs	r3, #11
 80103c4:	e2a8      	b.n	8010918 <find_volume+0x578>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 80103c6:	4a9d      	ldr	r2, [pc, #628]	; (801063c <find_volume+0x29c>)
 80103c8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80103ca:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80103ce:	63bb      	str	r3, [r7, #56]	; 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 80103d0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80103d2:	2b00      	cmp	r3, #0
 80103d4:	d101      	bne.n	80103da <find_volume+0x3a>
 80103d6:	230c      	movs	r3, #12
 80103d8:	e29e      	b.n	8010918 <find_volume+0x578>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 80103da:	68fb      	ldr	r3, [r7, #12]
 80103dc:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80103de:	601a      	str	r2, [r3, #0]

	if (fs->fs_type) {					/* If the volume has been mounted */
 80103e0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80103e2:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 80103e6:	2b00      	cmp	r3, #0
 80103e8:	d01b      	beq.n	8010422 <find_volume+0x82>
		stat = disk_status(fs->drv);
 80103ea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80103ec:	f893 3201 	ldrb.w	r3, [r3, #513]	; 0x201
 80103f0:	4618      	mov	r0, r3
 80103f2:	f7fe fc47 	bl	800ec84 <disk_status>
 80103f6:	4603      	mov	r3, r0
 80103f8:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 80103fc:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8010400:	f003 0301 	and.w	r3, r3, #1
 8010404:	2b00      	cmp	r3, #0
 8010406:	d10c      	bne.n	8010422 <find_volume+0x82>
			if (!_FS_READONLY && wmode && (stat & STA_PROTECT))	/* Check write protection if needed */
 8010408:	79fb      	ldrb	r3, [r7, #7]
 801040a:	2b00      	cmp	r3, #0
 801040c:	d007      	beq.n	801041e <find_volume+0x7e>
 801040e:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8010412:	f003 0304 	and.w	r3, r3, #4
 8010416:	2b00      	cmp	r3, #0
 8010418:	d001      	beq.n	801041e <find_volume+0x7e>
				return FR_WRITE_PROTECTED;
 801041a:	230a      	movs	r3, #10
 801041c:	e27c      	b.n	8010918 <find_volume+0x578>
			return FR_OK;				/* The file system object is valid */
 801041e:	2300      	movs	r3, #0
 8010420:	e27a      	b.n	8010918 <find_volume+0x578>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 8010422:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010424:	2200      	movs	r2, #0
 8010426:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 801042a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801042c:	b2da      	uxtb	r2, r3
 801042e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010430:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 8010434:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010436:	f893 3201 	ldrb.w	r3, [r3, #513]	; 0x201
 801043a:	4618      	mov	r0, r3
 801043c:	f7fe fc3c 	bl	800ecb8 <disk_initialize>
 8010440:	4603      	mov	r3, r0
 8010442:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (stat & STA_NOINIT)				/* Check if the initialization succeeded */
 8010446:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 801044a:	f003 0301 	and.w	r3, r3, #1
 801044e:	2b00      	cmp	r3, #0
 8010450:	d001      	beq.n	8010456 <find_volume+0xb6>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 8010452:	2303      	movs	r3, #3
 8010454:	e260      	b.n	8010918 <find_volume+0x578>
	if (!_FS_READONLY && wmode && (stat & STA_PROTECT))	/* Check disk write protection if needed */
 8010456:	79fb      	ldrb	r3, [r7, #7]
 8010458:	2b00      	cmp	r3, #0
 801045a:	d007      	beq.n	801046c <find_volume+0xcc>
 801045c:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8010460:	f003 0304 	and.w	r3, r3, #4
 8010464:	2b00      	cmp	r3, #0
 8010466:	d001      	beq.n	801046c <find_volume+0xcc>
		return FR_WRITE_PROTECTED;
 8010468:	230a      	movs	r3, #10
 801046a:	e255      	b.n	8010918 <find_volume+0x578>
#if _MAX_SS != _MIN_SS						/* Get sector size (multiple sector size cfg only) */
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK
		|| SS(fs) < _MIN_SS || SS(fs) > _MAX_SS) return FR_DISK_ERR;
#endif
	/* Find an FAT partition on the drive. Supports only generic partitioning, FDISK and SFD. */
	bsect = 0;
 801046c:	2300      	movs	r3, #0
 801046e:	653b      	str	r3, [r7, #80]	; 0x50
	fmt = check_fs(fs, bsect);					/* Load sector 0 and check if it is an FAT boot sector as SFD */
 8010470:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8010472:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8010474:	f7ff ff2a 	bl	80102cc <check_fs>
 8010478:	4603      	mov	r3, r0
 801047a:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (fmt == 1 || (!fmt && (LD2PT(vol)))) {	/* Not an FAT boot sector or forced partition number */
 801047e:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8010482:	2b01      	cmp	r3, #1
 8010484:	d153      	bne.n	801052e <find_volume+0x18e>
		for (i = 0; i < 4; i++) {			/* Get partition offset */
 8010486:	2300      	movs	r3, #0
 8010488:	643b      	str	r3, [r7, #64]	; 0x40
 801048a:	e028      	b.n	80104de <find_volume+0x13e>
			pt = fs->win.d8 + MBR_Table + i * SZ_PTE;
 801048c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 801048e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8010490:	011b      	lsls	r3, r3, #4
 8010492:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 8010496:	4413      	add	r3, r2
 8010498:	633b      	str	r3, [r7, #48]	; 0x30
			br[i] = pt[4] ? LD_DWORD(&pt[8]) : 0;
 801049a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801049c:	3304      	adds	r3, #4
 801049e:	781b      	ldrb	r3, [r3, #0]
 80104a0:	2b00      	cmp	r3, #0
 80104a2:	d012      	beq.n	80104ca <find_volume+0x12a>
 80104a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80104a6:	330b      	adds	r3, #11
 80104a8:	781b      	ldrb	r3, [r3, #0]
 80104aa:	061a      	lsls	r2, r3, #24
 80104ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80104ae:	330a      	adds	r3, #10
 80104b0:	781b      	ldrb	r3, [r3, #0]
 80104b2:	041b      	lsls	r3, r3, #16
 80104b4:	4313      	orrs	r3, r2
 80104b6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80104b8:	3209      	adds	r2, #9
 80104ba:	7812      	ldrb	r2, [r2, #0]
 80104bc:	0212      	lsls	r2, r2, #8
 80104be:	4313      	orrs	r3, r2
 80104c0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80104c2:	3208      	adds	r2, #8
 80104c4:	7812      	ldrb	r2, [r2, #0]
 80104c6:	431a      	orrs	r2, r3
 80104c8:	e000      	b.n	80104cc <find_volume+0x12c>
 80104ca:	2200      	movs	r2, #0
 80104cc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80104ce:	009b      	lsls	r3, r3, #2
 80104d0:	3358      	adds	r3, #88	; 0x58
 80104d2:	443b      	add	r3, r7
 80104d4:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {			/* Get partition offset */
 80104d8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80104da:	3301      	adds	r3, #1
 80104dc:	643b      	str	r3, [r7, #64]	; 0x40
 80104de:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80104e0:	2b03      	cmp	r3, #3
 80104e2:	d9d3      	bls.n	801048c <find_volume+0xec>
		}
		i = LD2PT(vol);						/* Partition number: 0:auto, 1-4:forced */
 80104e4:	2300      	movs	r3, #0
 80104e6:	643b      	str	r3, [r7, #64]	; 0x40
		if (i) i--;
 80104e8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80104ea:	2b00      	cmp	r3, #0
 80104ec:	d002      	beq.n	80104f4 <find_volume+0x154>
 80104ee:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80104f0:	3b01      	subs	r3, #1
 80104f2:	643b      	str	r3, [r7, #64]	; 0x40
		do {								/* Find an FAT volume */
			bsect = br[i];
 80104f4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80104f6:	009b      	lsls	r3, r3, #2
 80104f8:	3358      	adds	r3, #88	; 0x58
 80104fa:	443b      	add	r3, r7
 80104fc:	f853 3c44 	ldr.w	r3, [r3, #-68]
 8010500:	653b      	str	r3, [r7, #80]	; 0x50
			fmt = bsect ? check_fs(fs, bsect) : 2;	/* Check the partition */
 8010502:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8010504:	2b00      	cmp	r3, #0
 8010506:	d005      	beq.n	8010514 <find_volume+0x174>
 8010508:	6d39      	ldr	r1, [r7, #80]	; 0x50
 801050a:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 801050c:	f7ff fede 	bl	80102cc <check_fs>
 8010510:	4603      	mov	r3, r0
 8010512:	e000      	b.n	8010516 <find_volume+0x176>
 8010514:	2302      	movs	r3, #2
 8010516:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		} while (!LD2PT(vol) && fmt && ++i < 4);
 801051a:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 801051e:	2b00      	cmp	r3, #0
 8010520:	d005      	beq.n	801052e <find_volume+0x18e>
 8010522:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8010524:	3301      	adds	r3, #1
 8010526:	643b      	str	r3, [r7, #64]	; 0x40
 8010528:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 801052a:	2b03      	cmp	r3, #3
 801052c:	d9e2      	bls.n	80104f4 <find_volume+0x154>
	}
	if (fmt == 3) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 801052e:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8010532:	2b03      	cmp	r3, #3
 8010534:	d101      	bne.n	801053a <find_volume+0x19a>
 8010536:	2301      	movs	r3, #1
 8010538:	e1ee      	b.n	8010918 <find_volume+0x578>
	if (fmt) return FR_NO_FILESYSTEM;		/* No FAT volume is found */
 801053a:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 801053e:	2b00      	cmp	r3, #0
 8010540:	d001      	beq.n	8010546 <find_volume+0x1a6>
 8010542:	230d      	movs	r3, #13
 8010544:	e1e8      	b.n	8010918 <find_volume+0x578>

	/* An FAT volume is found. Following code initializes the file system object */

	if (LD_WORD(fs->win.d8 + BPB_BytsPerSec) != SS(fs))	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 8010546:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010548:	7b1b      	ldrb	r3, [r3, #12]
 801054a:	021b      	lsls	r3, r3, #8
 801054c:	b21a      	sxth	r2, r3
 801054e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010550:	7adb      	ldrb	r3, [r3, #11]
 8010552:	b21b      	sxth	r3, r3
 8010554:	4313      	orrs	r3, r2
 8010556:	b21b      	sxth	r3, r3
 8010558:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 801055c:	d001      	beq.n	8010562 <find_volume+0x1c2>
		return FR_NO_FILESYSTEM;
 801055e:	230d      	movs	r3, #13
 8010560:	e1da      	b.n	8010918 <find_volume+0x578>

	fasize = LD_WORD(fs->win.d8 + BPB_FATSz16);			/* Number of sectors per FAT */
 8010562:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010564:	7ddb      	ldrb	r3, [r3, #23]
 8010566:	021b      	lsls	r3, r3, #8
 8010568:	b21a      	sxth	r2, r3
 801056a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801056c:	7d9b      	ldrb	r3, [r3, #22]
 801056e:	b21b      	sxth	r3, r3
 8010570:	4313      	orrs	r3, r2
 8010572:	b21b      	sxth	r3, r3
 8010574:	b29b      	uxth	r3, r3
 8010576:	64fb      	str	r3, [r7, #76]	; 0x4c
	if (!fasize) fasize = LD_DWORD(fs->win.d8 + BPB_FATSz32);
 8010578:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 801057a:	2b00      	cmp	r3, #0
 801057c:	d112      	bne.n	80105a4 <find_volume+0x204>
 801057e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010580:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 8010584:	061a      	lsls	r2, r3, #24
 8010586:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010588:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 801058c:	041b      	lsls	r3, r3, #16
 801058e:	4313      	orrs	r3, r2
 8010590:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8010592:	f892 2025 	ldrb.w	r2, [r2, #37]	; 0x25
 8010596:	0212      	lsls	r2, r2, #8
 8010598:	4313      	orrs	r3, r2
 801059a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 801059c:	f892 2024 	ldrb.w	r2, [r2, #36]	; 0x24
 80105a0:	4313      	orrs	r3, r2
 80105a2:	64fb      	str	r3, [r7, #76]	; 0x4c
	fs->fsize = fasize;
 80105a4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80105a6:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80105a8:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

	fs->n_fats = fs->win.d8[BPB_NumFATs];					/* Number of FAT copies */
 80105ac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80105ae:	7c1a      	ldrb	r2, [r3, #16]
 80105b0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80105b2:	f883 2203 	strb.w	r2, [r3, #515]	; 0x203
	if (fs->n_fats != 1 && fs->n_fats != 2)				/* (Must be 1 or 2) */
 80105b6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80105b8:	f893 3203 	ldrb.w	r3, [r3, #515]	; 0x203
 80105bc:	2b01      	cmp	r3, #1
 80105be:	d006      	beq.n	80105ce <find_volume+0x22e>
 80105c0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80105c2:	f893 3203 	ldrb.w	r3, [r3, #515]	; 0x203
 80105c6:	2b02      	cmp	r3, #2
 80105c8:	d001      	beq.n	80105ce <find_volume+0x22e>
		return FR_NO_FILESYSTEM;
 80105ca:	230d      	movs	r3, #13
 80105cc:	e1a4      	b.n	8010918 <find_volume+0x578>
	fasize *= fs->n_fats;								/* Number of sectors for FAT area */
 80105ce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80105d0:	f893 3203 	ldrb.w	r3, [r3, #515]	; 0x203
 80105d4:	461a      	mov	r2, r3
 80105d6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80105d8:	fb02 f303 	mul.w	r3, r2, r3
 80105dc:	64fb      	str	r3, [r7, #76]	; 0x4c

	fs->csize = fs->win.d8[BPB_SecPerClus];				/* Number of sectors per cluster */
 80105de:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80105e0:	7b5a      	ldrb	r2, [r3, #13]
 80105e2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80105e4:	f883 2202 	strb.w	r2, [r3, #514]	; 0x202
	if (!fs->csize || (fs->csize & (fs->csize - 1)))	/* (Must be power of 2) */
 80105e8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80105ea:	f893 3202 	ldrb.w	r3, [r3, #514]	; 0x202
 80105ee:	2b00      	cmp	r3, #0
 80105f0:	d00a      	beq.n	8010608 <find_volume+0x268>
 80105f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80105f4:	f893 3202 	ldrb.w	r3, [r3, #514]	; 0x202
 80105f8:	461a      	mov	r2, r3
 80105fa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80105fc:	f893 3202 	ldrb.w	r3, [r3, #514]	; 0x202
 8010600:	3b01      	subs	r3, #1
 8010602:	4013      	ands	r3, r2
 8010604:	2b00      	cmp	r3, #0
 8010606:	d001      	beq.n	801060c <find_volume+0x26c>
		return FR_NO_FILESYSTEM;
 8010608:	230d      	movs	r3, #13
 801060a:	e185      	b.n	8010918 <find_volume+0x578>

	fs->n_rootdir = LD_WORD(fs->win.d8 + BPB_RootEntCnt);	/* Number of root directory entries */
 801060c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801060e:	7c9b      	ldrb	r3, [r3, #18]
 8010610:	021b      	lsls	r3, r3, #8
 8010612:	b21a      	sxth	r2, r3
 8010614:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010616:	7c5b      	ldrb	r3, [r3, #17]
 8010618:	b21b      	sxth	r3, r3
 801061a:	4313      	orrs	r3, r2
 801061c:	b21b      	sxth	r3, r3
 801061e:	b29a      	uxth	r2, r3
 8010620:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010622:	f8a3 2208 	strh.w	r2, [r3, #520]	; 0x208
	if (fs->n_rootdir % (SS(fs) / SZ_DIRE))				/* (Must be sector aligned) */
 8010626:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010628:	f8b3 3208 	ldrh.w	r3, [r3, #520]	; 0x208
 801062c:	f003 030f 	and.w	r3, r3, #15
 8010630:	b29b      	uxth	r3, r3
 8010632:	2b00      	cmp	r3, #0
 8010634:	d004      	beq.n	8010640 <find_volume+0x2a0>
		return FR_NO_FILESYSTEM;
 8010636:	230d      	movs	r3, #13
 8010638:	e16e      	b.n	8010918 <find_volume+0x578>
 801063a:	bf00      	nop
 801063c:	20000e7c 	.word	0x20000e7c

	tsect = LD_WORD(fs->win.d8 + BPB_TotSec16);			/* Number of sectors on the volume */
 8010640:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010642:	7d1b      	ldrb	r3, [r3, #20]
 8010644:	021b      	lsls	r3, r3, #8
 8010646:	b21a      	sxth	r2, r3
 8010648:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801064a:	7cdb      	ldrb	r3, [r3, #19]
 801064c:	b21b      	sxth	r3, r3
 801064e:	4313      	orrs	r3, r2
 8010650:	b21b      	sxth	r3, r3
 8010652:	b29b      	uxth	r3, r3
 8010654:	64bb      	str	r3, [r7, #72]	; 0x48
	if (!tsect) tsect = LD_DWORD(fs->win.d8 + BPB_TotSec32);
 8010656:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8010658:	2b00      	cmp	r3, #0
 801065a:	d112      	bne.n	8010682 <find_volume+0x2e2>
 801065c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801065e:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 8010662:	061a      	lsls	r2, r3, #24
 8010664:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010666:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 801066a:	041b      	lsls	r3, r3, #16
 801066c:	4313      	orrs	r3, r2
 801066e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8010670:	f892 2021 	ldrb.w	r2, [r2, #33]	; 0x21
 8010674:	0212      	lsls	r2, r2, #8
 8010676:	4313      	orrs	r3, r2
 8010678:	6bba      	ldr	r2, [r7, #56]	; 0x38
 801067a:	f892 2020 	ldrb.w	r2, [r2, #32]
 801067e:	4313      	orrs	r3, r2
 8010680:	64bb      	str	r3, [r7, #72]	; 0x48

	nrsv = LD_WORD(fs->win.d8 + BPB_RsvdSecCnt);			/* Number of reserved sectors */
 8010682:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010684:	7bdb      	ldrb	r3, [r3, #15]
 8010686:	021b      	lsls	r3, r3, #8
 8010688:	b21a      	sxth	r2, r3
 801068a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801068c:	7b9b      	ldrb	r3, [r3, #14]
 801068e:	b21b      	sxth	r3, r3
 8010690:	4313      	orrs	r3, r2
 8010692:	b21b      	sxth	r3, r3
 8010694:	85fb      	strh	r3, [r7, #46]	; 0x2e
	if (!nrsv) return FR_NO_FILESYSTEM;					/* (Must not be 0) */
 8010696:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8010698:	2b00      	cmp	r3, #0
 801069a:	d101      	bne.n	80106a0 <find_volume+0x300>
 801069c:	230d      	movs	r3, #13
 801069e:	e13b      	b.n	8010918 <find_volume+0x578>

	/* Determine the FAT sub type */
	sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZ_DIRE);	/* RSV + FAT + DIR */
 80106a0:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 80106a2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80106a4:	4413      	add	r3, r2
 80106a6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80106a8:	f8b2 2208 	ldrh.w	r2, [r2, #520]	; 0x208
 80106ac:	0912      	lsrs	r2, r2, #4
 80106ae:	b292      	uxth	r2, r2
 80106b0:	4413      	add	r3, r2
 80106b2:	62bb      	str	r3, [r7, #40]	; 0x28
	if (tsect < sysect) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 80106b4:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80106b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80106b8:	429a      	cmp	r2, r3
 80106ba:	d201      	bcs.n	80106c0 <find_volume+0x320>
 80106bc:	230d      	movs	r3, #13
 80106be:	e12b      	b.n	8010918 <find_volume+0x578>
	nclst = (tsect - sysect) / fs->csize;				/* Number of clusters */
 80106c0:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80106c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80106c4:	1ad3      	subs	r3, r2, r3
 80106c6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80106c8:	f892 2202 	ldrb.w	r2, [r2, #514]	; 0x202
 80106cc:	fbb3 f3f2 	udiv	r3, r3, r2
 80106d0:	627b      	str	r3, [r7, #36]	; 0x24
	if (!nclst) return FR_NO_FILESYSTEM;				/* (Invalid volume size) */
 80106d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80106d4:	2b00      	cmp	r3, #0
 80106d6:	d101      	bne.n	80106dc <find_volume+0x33c>
 80106d8:	230d      	movs	r3, #13
 80106da:	e11d      	b.n	8010918 <find_volume+0x578>
	fmt = FS_FAT12;
 80106dc:	2301      	movs	r3, #1
 80106de:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (nclst >= MIN_FAT16) fmt = FS_FAT16;
 80106e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80106e4:	f640 72f5 	movw	r2, #4085	; 0xff5
 80106e8:	4293      	cmp	r3, r2
 80106ea:	d902      	bls.n	80106f2 <find_volume+0x352>
 80106ec:	2302      	movs	r3, #2
 80106ee:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (nclst >= MIN_FAT32) fmt = FS_FAT32;
 80106f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80106f4:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 80106f8:	4293      	cmp	r3, r2
 80106fa:	d902      	bls.n	8010702 <find_volume+0x362>
 80106fc:	2303      	movs	r3, #3
 80106fe:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

	/* Boundaries and Limits */
	fs->n_fatent = nclst + 2;							/* Number of FAT entries */
 8010702:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010704:	1c9a      	adds	r2, r3, #2
 8010706:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010708:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
	fs->volbase = bsect;								/* Volume start sector */
 801070c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801070e:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8010710:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
	fs->fatbase = bsect + nrsv; 						/* FAT start sector */
 8010714:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8010716:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8010718:	441a      	add	r2, r3
 801071a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801071c:	f8c3 2220 	str.w	r2, [r3, #544]	; 0x220
	fs->database = bsect + sysect;						/* Data start sector */
 8010720:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8010722:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010724:	441a      	add	r2, r3
 8010726:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010728:	f8c3 2228 	str.w	r2, [r3, #552]	; 0x228
	if (fmt == FS_FAT32) {
 801072c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8010730:	2b03      	cmp	r3, #3
 8010732:	d121      	bne.n	8010778 <find_volume+0x3d8>
		if (fs->n_rootdir) return FR_NO_FILESYSTEM;		/* (BPB_RootEntCnt must be 0) */
 8010734:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010736:	f8b3 3208 	ldrh.w	r3, [r3, #520]	; 0x208
 801073a:	2b00      	cmp	r3, #0
 801073c:	d001      	beq.n	8010742 <find_volume+0x3a2>
 801073e:	230d      	movs	r3, #13
 8010740:	e0ea      	b.n	8010918 <find_volume+0x578>
		fs->dirbase = LD_DWORD(fs->win.d8 + BPB_RootClus);	/* Root directory start cluster */
 8010742:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010744:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8010748:	061a      	lsls	r2, r3, #24
 801074a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801074c:	f893 302e 	ldrb.w	r3, [r3, #46]	; 0x2e
 8010750:	041b      	lsls	r3, r3, #16
 8010752:	4313      	orrs	r3, r2
 8010754:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8010756:	f892 202d 	ldrb.w	r2, [r2, #45]	; 0x2d
 801075a:	0212      	lsls	r2, r2, #8
 801075c:	4313      	orrs	r3, r2
 801075e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8010760:	f892 202c 	ldrb.w	r2, [r2, #44]	; 0x2c
 8010764:	431a      	orrs	r2, r3
 8010766:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010768:	f8c3 2224 	str.w	r2, [r3, #548]	; 0x224
		szbfat = fs->n_fatent * 4;						/* (Needed FAT size) */
 801076c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801076e:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8010772:	009b      	lsls	r3, r3, #2
 8010774:	647b      	str	r3, [r7, #68]	; 0x44
 8010776:	e025      	b.n	80107c4 <find_volume+0x424>
	} else {
		if (!fs->n_rootdir)	return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must not be 0) */
 8010778:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801077a:	f8b3 3208 	ldrh.w	r3, [r3, #520]	; 0x208
 801077e:	2b00      	cmp	r3, #0
 8010780:	d101      	bne.n	8010786 <find_volume+0x3e6>
 8010782:	230d      	movs	r3, #13
 8010784:	e0c8      	b.n	8010918 <find_volume+0x578>
		fs->dirbase = fs->fatbase + fasize;				/* Root directory start sector */
 8010786:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010788:	f8d3 2220 	ldr.w	r2, [r3, #544]	; 0x220
 801078c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 801078e:	441a      	add	r2, r3
 8010790:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010792:	f8c3 2224 	str.w	r2, [r3, #548]	; 0x224
		szbfat = (fmt == FS_FAT16) ?					/* (Needed FAT size) */
			fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 8010796:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 801079a:	2b02      	cmp	r3, #2
 801079c:	d104      	bne.n	80107a8 <find_volume+0x408>
 801079e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80107a0:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 80107a4:	005b      	lsls	r3, r3, #1
 80107a6:	e00c      	b.n	80107c2 <find_volume+0x422>
 80107a8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80107aa:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 80107ae:	4613      	mov	r3, r2
 80107b0:	005b      	lsls	r3, r3, #1
 80107b2:	4413      	add	r3, r2
 80107b4:	085a      	lsrs	r2, r3, #1
 80107b6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80107b8:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 80107bc:	f003 0301 	and.w	r3, r3, #1
 80107c0:	4413      	add	r3, r2
		szbfat = (fmt == FS_FAT16) ?					/* (Needed FAT size) */
 80107c2:	647b      	str	r3, [r7, #68]	; 0x44
	}
	if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs))	/* (BPB_FATSz must not be less than the size needed) */
 80107c4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80107c6:	f8d3 2218 	ldr.w	r2, [r3, #536]	; 0x218
 80107ca:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80107cc:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 80107d0:	0a5b      	lsrs	r3, r3, #9
 80107d2:	429a      	cmp	r2, r3
 80107d4:	d201      	bcs.n	80107da <find_volume+0x43a>
		return FR_NO_FILESYSTEM;
 80107d6:	230d      	movs	r3, #13
 80107d8:	e09e      	b.n	8010918 <find_volume+0x578>

#if !_FS_READONLY
	/* Initialize cluster allocation information */
	fs->last_clust = fs->free_clust = 0xFFFFFFFF;
 80107da:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80107dc:	f04f 32ff 	mov.w	r2, #4294967295
 80107e0:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
 80107e4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80107e6:	f8d3 2210 	ldr.w	r2, [r3, #528]	; 0x210
 80107ea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80107ec:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

	/* Get fsinfo if available */
	fs->fsi_flag = 0x80;
 80107f0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80107f2:	2280      	movs	r2, #128	; 0x80
 80107f4:	f883 2205 	strb.w	r2, [r3, #517]	; 0x205
#if (_FS_NOFSINFO & 3) != 3
	if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo is 1 */
 80107f8:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80107fc:	2b03      	cmp	r3, #3
 80107fe:	d177      	bne.n	80108f0 <find_volume+0x550>
		&& LD_WORD(fs->win.d8 + BPB_FSInfo) == 1
 8010800:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010802:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8010806:	021b      	lsls	r3, r3, #8
 8010808:	b21a      	sxth	r2, r3
 801080a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801080c:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8010810:	b21b      	sxth	r3, r3
 8010812:	4313      	orrs	r3, r2
 8010814:	b21b      	sxth	r3, r3
 8010816:	2b01      	cmp	r3, #1
 8010818:	d16a      	bne.n	80108f0 <find_volume+0x550>
		&& move_window(fs, bsect + 1) == FR_OK)
 801081a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801081c:	3301      	adds	r3, #1
 801081e:	4619      	mov	r1, r3
 8010820:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8010822:	f7fe fd42 	bl	800f2aa <move_window>
 8010826:	4603      	mov	r3, r0
 8010828:	2b00      	cmp	r3, #0
 801082a:	d161      	bne.n	80108f0 <find_volume+0x550>
	{
		fs->fsi_flag = 0;
 801082c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801082e:	2200      	movs	r2, #0
 8010830:	f883 2205 	strb.w	r2, [r3, #517]	; 0x205
		if (LD_WORD(fs->win.d8 + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 8010834:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010836:	f893 31ff 	ldrb.w	r3, [r3, #511]	; 0x1ff
 801083a:	021b      	lsls	r3, r3, #8
 801083c:	b21a      	sxth	r2, r3
 801083e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010840:	f893 31fe 	ldrb.w	r3, [r3, #510]	; 0x1fe
 8010844:	b21b      	sxth	r3, r3
 8010846:	4313      	orrs	r3, r2
 8010848:	b21b      	sxth	r3, r3
 801084a:	4a35      	ldr	r2, [pc, #212]	; (8010920 <find_volume+0x580>)
 801084c:	4293      	cmp	r3, r2
 801084e:	d14f      	bne.n	80108f0 <find_volume+0x550>
			&& LD_DWORD(fs->win.d8 + FSI_LeadSig) == 0x41615252
 8010850:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010852:	78db      	ldrb	r3, [r3, #3]
 8010854:	061a      	lsls	r2, r3, #24
 8010856:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010858:	789b      	ldrb	r3, [r3, #2]
 801085a:	041b      	lsls	r3, r3, #16
 801085c:	4313      	orrs	r3, r2
 801085e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8010860:	7852      	ldrb	r2, [r2, #1]
 8010862:	0212      	lsls	r2, r2, #8
 8010864:	4313      	orrs	r3, r2
 8010866:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8010868:	7812      	ldrb	r2, [r2, #0]
 801086a:	4313      	orrs	r3, r2
 801086c:	4a2d      	ldr	r2, [pc, #180]	; (8010924 <find_volume+0x584>)
 801086e:	4293      	cmp	r3, r2
 8010870:	d13e      	bne.n	80108f0 <find_volume+0x550>
			&& LD_DWORD(fs->win.d8 + FSI_StrucSig) == 0x61417272)
 8010872:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010874:	f893 31e7 	ldrb.w	r3, [r3, #487]	; 0x1e7
 8010878:	061a      	lsls	r2, r3, #24
 801087a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801087c:	f893 31e6 	ldrb.w	r3, [r3, #486]	; 0x1e6
 8010880:	041b      	lsls	r3, r3, #16
 8010882:	4313      	orrs	r3, r2
 8010884:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8010886:	f892 21e5 	ldrb.w	r2, [r2, #485]	; 0x1e5
 801088a:	0212      	lsls	r2, r2, #8
 801088c:	4313      	orrs	r3, r2
 801088e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8010890:	f892 21e4 	ldrb.w	r2, [r2, #484]	; 0x1e4
 8010894:	4313      	orrs	r3, r2
 8010896:	4a24      	ldr	r2, [pc, #144]	; (8010928 <find_volume+0x588>)
 8010898:	4293      	cmp	r3, r2
 801089a:	d129      	bne.n	80108f0 <find_volume+0x550>
		{
#if (_FS_NOFSINFO & 1) == 0
			fs->free_clust = LD_DWORD(fs->win.d8 + FSI_Free_Count);
 801089c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801089e:	f893 31eb 	ldrb.w	r3, [r3, #491]	; 0x1eb
 80108a2:	061a      	lsls	r2, r3, #24
 80108a4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80108a6:	f893 31ea 	ldrb.w	r3, [r3, #490]	; 0x1ea
 80108aa:	041b      	lsls	r3, r3, #16
 80108ac:	4313      	orrs	r3, r2
 80108ae:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80108b0:	f892 21e9 	ldrb.w	r2, [r2, #489]	; 0x1e9
 80108b4:	0212      	lsls	r2, r2, #8
 80108b6:	4313      	orrs	r3, r2
 80108b8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80108ba:	f892 21e8 	ldrb.w	r2, [r2, #488]	; 0x1e8
 80108be:	431a      	orrs	r2, r3
 80108c0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80108c2:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
#endif
#if (_FS_NOFSINFO & 2) == 0
			fs->last_clust = LD_DWORD(fs->win.d8 + FSI_Nxt_Free);
 80108c6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80108c8:	f893 31ef 	ldrb.w	r3, [r3, #495]	; 0x1ef
 80108cc:	061a      	lsls	r2, r3, #24
 80108ce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80108d0:	f893 31ee 	ldrb.w	r3, [r3, #494]	; 0x1ee
 80108d4:	041b      	lsls	r3, r3, #16
 80108d6:	4313      	orrs	r3, r2
 80108d8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80108da:	f892 21ed 	ldrb.w	r2, [r2, #493]	; 0x1ed
 80108de:	0212      	lsls	r2, r2, #8
 80108e0:	4313      	orrs	r3, r2
 80108e2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80108e4:	f892 21ec 	ldrb.w	r2, [r2, #492]	; 0x1ec
 80108e8:	431a      	orrs	r2, r3
 80108ea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80108ec:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c
#endif
		}
	}
#endif
#endif
	fs->fs_type = fmt;	/* FAT sub-type */
 80108f0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80108f2:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 80108f6:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
	fs->id = ++Fsid;	/* File system mount ID */
 80108fa:	4b0c      	ldr	r3, [pc, #48]	; (801092c <find_volume+0x58c>)
 80108fc:	881b      	ldrh	r3, [r3, #0]
 80108fe:	3301      	adds	r3, #1
 8010900:	b29a      	uxth	r2, r3
 8010902:	4b0a      	ldr	r3, [pc, #40]	; (801092c <find_volume+0x58c>)
 8010904:	801a      	strh	r2, [r3, #0]
 8010906:	4b09      	ldr	r3, [pc, #36]	; (801092c <find_volume+0x58c>)
 8010908:	881a      	ldrh	r2, [r3, #0]
 801090a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801090c:	f8a3 2206 	strh.w	r2, [r3, #518]	; 0x206
#if _FS_RPATH
	fs->cdir = 0;		/* Set current directory to root */
#endif
#if _FS_LOCK			/* Clear file lock semaphores */
	clear_lock(fs);
 8010910:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8010912:	f7fe fc57 	bl	800f1c4 <clear_lock>
#endif

	return FR_OK;
 8010916:	2300      	movs	r3, #0
}
 8010918:	4618      	mov	r0, r3
 801091a:	3758      	adds	r7, #88	; 0x58
 801091c:	46bd      	mov	sp, r7
 801091e:	bd80      	pop	{r7, pc}
 8010920:	ffffaa55 	.word	0xffffaa55
 8010924:	41615252 	.word	0x41615252
 8010928:	61417272 	.word	0x61417272
 801092c:	20000e80 	.word	0x20000e80

08010930 <validate>:

static
FRESULT validate (	/* FR_OK(0): The object is valid, !=0: Invalid */
	void* obj		/* Pointer to the object FIL/DIR to check validity */
)
{
 8010930:	b580      	push	{r7, lr}
 8010932:	b084      	sub	sp, #16
 8010934:	af00      	add	r7, sp, #0
 8010936:	6078      	str	r0, [r7, #4]
	FIL *fil = (FIL*)obj;	/* Assuming offset of .fs and .id in the FIL/DIR structure is identical */
 8010938:	687b      	ldr	r3, [r7, #4]
 801093a:	60fb      	str	r3, [r7, #12]


	if (!fil || !fil->fs || !fil->fs->fs_type || fil->fs->id != fil->id || (disk_status(fil->fs->drv) & STA_NOINIT))
 801093c:	68fb      	ldr	r3, [r7, #12]
 801093e:	2b00      	cmp	r3, #0
 8010940:	d022      	beq.n	8010988 <validate+0x58>
 8010942:	68fb      	ldr	r3, [r7, #12]
 8010944:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8010948:	2b00      	cmp	r3, #0
 801094a:	d01d      	beq.n	8010988 <validate+0x58>
 801094c:	68fb      	ldr	r3, [r7, #12]
 801094e:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8010952:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 8010956:	2b00      	cmp	r3, #0
 8010958:	d016      	beq.n	8010988 <validate+0x58>
 801095a:	68fb      	ldr	r3, [r7, #12]
 801095c:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8010960:	f8b3 2206 	ldrh.w	r2, [r3, #518]	; 0x206
 8010964:	68fb      	ldr	r3, [r7, #12]
 8010966:	f8b3 3204 	ldrh.w	r3, [r3, #516]	; 0x204
 801096a:	429a      	cmp	r2, r3
 801096c:	d10c      	bne.n	8010988 <validate+0x58>
 801096e:	68fb      	ldr	r3, [r7, #12]
 8010970:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8010974:	f893 3201 	ldrb.w	r3, [r3, #513]	; 0x201
 8010978:	4618      	mov	r0, r3
 801097a:	f7fe f983 	bl	800ec84 <disk_status>
 801097e:	4603      	mov	r3, r0
 8010980:	f003 0301 	and.w	r3, r3, #1
 8010984:	2b00      	cmp	r3, #0
 8010986:	d001      	beq.n	801098c <validate+0x5c>
		return FR_INVALID_OBJECT;
 8010988:	2309      	movs	r3, #9
 801098a:	e000      	b.n	801098e <validate+0x5e>

	ENTER_FF(fil->fs);		/* Lock file system */

	return FR_OK;
 801098c:	2300      	movs	r3, #0
}
 801098e:	4618      	mov	r0, r3
 8010990:	3710      	adds	r7, #16
 8010992:	46bd      	mov	sp, r7
 8010994:	bd80      	pop	{r7, pc}
	...

08010998 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 8010998:	b580      	push	{r7, lr}
 801099a:	b088      	sub	sp, #32
 801099c:	af00      	add	r7, sp, #0
 801099e:	60f8      	str	r0, [r7, #12]
 80109a0:	60b9      	str	r1, [r7, #8]
 80109a2:	4613      	mov	r3, r2
 80109a4:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 80109a6:	68bb      	ldr	r3, [r7, #8]
 80109a8:	613b      	str	r3, [r7, #16]


	vol = get_ldnumber(&rp);
 80109aa:	f107 0310 	add.w	r3, r7, #16
 80109ae:	4618      	mov	r0, r3
 80109b0:	f7ff fc48 	bl	8010244 <get_ldnumber>
 80109b4:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 80109b6:	69fb      	ldr	r3, [r7, #28]
 80109b8:	2b00      	cmp	r3, #0
 80109ba:	da01      	bge.n	80109c0 <f_mount+0x28>
 80109bc:	230b      	movs	r3, #11
 80109be:	e02d      	b.n	8010a1c <f_mount+0x84>
	cfs = FatFs[vol];					/* Pointer to fs object */
 80109c0:	4a18      	ldr	r2, [pc, #96]	; (8010a24 <f_mount+0x8c>)
 80109c2:	69fb      	ldr	r3, [r7, #28]
 80109c4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80109c8:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 80109ca:	69bb      	ldr	r3, [r7, #24]
 80109cc:	2b00      	cmp	r3, #0
 80109ce:	d006      	beq.n	80109de <f_mount+0x46>
#if _FS_LOCK
		clear_lock(cfs);
 80109d0:	69b8      	ldr	r0, [r7, #24]
 80109d2:	f7fe fbf7 	bl	800f1c4 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 80109d6:	69bb      	ldr	r3, [r7, #24]
 80109d8:	2200      	movs	r2, #0
 80109da:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
	}

	if (fs) {
 80109de:	68fb      	ldr	r3, [r7, #12]
 80109e0:	2b00      	cmp	r3, #0
 80109e2:	d003      	beq.n	80109ec <f_mount+0x54>
		fs->fs_type = 0;				/* Clear new fs object */
 80109e4:	68fb      	ldr	r3, [r7, #12]
 80109e6:	2200      	movs	r2, #0
 80109e8:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 80109ec:	68fa      	ldr	r2, [r7, #12]
 80109ee:	490d      	ldr	r1, [pc, #52]	; (8010a24 <f_mount+0x8c>)
 80109f0:	69fb      	ldr	r3, [r7, #28]
 80109f2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 80109f6:	68fb      	ldr	r3, [r7, #12]
 80109f8:	2b00      	cmp	r3, #0
 80109fa:	d002      	beq.n	8010a02 <f_mount+0x6a>
 80109fc:	79fb      	ldrb	r3, [r7, #7]
 80109fe:	2b01      	cmp	r3, #1
 8010a00:	d001      	beq.n	8010a06 <f_mount+0x6e>
 8010a02:	2300      	movs	r3, #0
 8010a04:	e00a      	b.n	8010a1c <f_mount+0x84>

	res = find_volume(&fs, &path, 0);	/* Force mounted the volume */
 8010a06:	f107 0108 	add.w	r1, r7, #8
 8010a0a:	f107 030c 	add.w	r3, r7, #12
 8010a0e:	2200      	movs	r2, #0
 8010a10:	4618      	mov	r0, r3
 8010a12:	f7ff fcc5 	bl	80103a0 <find_volume>
 8010a16:	4603      	mov	r3, r0
 8010a18:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 8010a1a:	7dfb      	ldrb	r3, [r7, #23]
}
 8010a1c:	4618      	mov	r0, r3
 8010a1e:	3720      	adds	r7, #32
 8010a20:	46bd      	mov	sp, r7
 8010a22:	bd80      	pop	{r7, pc}
 8010a24:	20000e7c 	.word	0x20000e7c

08010a28 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 8010a28:	b580      	push	{r7, lr}
 8010a2a:	f5ad 7d14 	sub.w	sp, sp, #592	; 0x250
 8010a2e:	af00      	add	r7, sp, #0
 8010a30:	f507 7314 	add.w	r3, r7, #592	; 0x250
 8010a34:	f5a3 7311 	sub.w	r3, r3, #580	; 0x244
 8010a38:	6018      	str	r0, [r3, #0]
 8010a3a:	f507 7314 	add.w	r3, r7, #592	; 0x250
 8010a3e:	f5a3 7312 	sub.w	r3, r3, #584	; 0x248
 8010a42:	6019      	str	r1, [r3, #0]
 8010a44:	f507 7314 	add.w	r3, r7, #592	; 0x250
 8010a48:	f2a3 2349 	subw	r3, r3, #585	; 0x249
 8010a4c:	701a      	strb	r2, [r3, #0]
#if !_FS_READONLY
	DWORD dw, cl;
#endif


	if (!fp) return FR_INVALID_OBJECT;
 8010a4e:	f507 7314 	add.w	r3, r7, #592	; 0x250
 8010a52:	f5a3 7311 	sub.w	r3, r3, #580	; 0x244
 8010a56:	681b      	ldr	r3, [r3, #0]
 8010a58:	2b00      	cmp	r3, #0
 8010a5a:	d101      	bne.n	8010a60 <f_open+0x38>
 8010a5c:	2309      	movs	r3, #9
 8010a5e:	e257      	b.n	8010f10 <f_open+0x4e8>
	fp->fs = 0;			/* Clear file object */
 8010a60:	f507 7314 	add.w	r3, r7, #592	; 0x250
 8010a64:	f5a3 7311 	sub.w	r3, r3, #580	; 0x244
 8010a68:	681b      	ldr	r3, [r3, #0]
 8010a6a:	2200      	movs	r2, #0
 8010a6c:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

	/* Get logical drive number */
#if !_FS_READONLY
	mode &= FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW;
 8010a70:	f507 7314 	add.w	r3, r7, #592	; 0x250
 8010a74:	f2a3 2349 	subw	r3, r3, #585	; 0x249
 8010a78:	f507 7214 	add.w	r2, r7, #592	; 0x250
 8010a7c:	f2a2 2249 	subw	r2, r2, #585	; 0x249
 8010a80:	7812      	ldrb	r2, [r2, #0]
 8010a82:	f002 021f 	and.w	r2, r2, #31
 8010a86:	701a      	strb	r2, [r3, #0]
	res = find_volume(&dj.fs, &path, (BYTE)(mode & ~FA_READ));
 8010a88:	f507 7314 	add.w	r3, r7, #592	; 0x250
 8010a8c:	f2a3 2349 	subw	r3, r3, #585	; 0x249
 8010a90:	781b      	ldrb	r3, [r3, #0]
 8010a92:	f023 0301 	bic.w	r3, r3, #1
 8010a96:	b2da      	uxtb	r2, r3
 8010a98:	f107 0108 	add.w	r1, r7, #8
 8010a9c:	f107 0320 	add.w	r3, r7, #32
 8010aa0:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8010aa4:	4618      	mov	r0, r3
 8010aa6:	f7ff fc7b 	bl	80103a0 <find_volume>
 8010aaa:	4603      	mov	r3, r0
 8010aac:	f887 324f 	strb.w	r3, [r7, #591]	; 0x24f
#else
	mode &= FA_READ;
	res = find_volume(&dj.fs, &path, 0);
#endif
	if (res == FR_OK) {
 8010ab0:	f897 324f 	ldrb.w	r3, [r7, #591]	; 0x24f
 8010ab4:	2b00      	cmp	r3, #0
 8010ab6:	f040 8229 	bne.w	8010f0c <f_open+0x4e4>
		INIT_BUF(dj);
 8010aba:	f507 7314 	add.w	r3, r7, #592	; 0x250
 8010abe:	f5a3 730c 	sub.w	r3, r3, #560	; 0x230
 8010ac2:	f107 0214 	add.w	r2, r7, #20
 8010ac6:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218
		res = follow_path(&dj, path);	/* Follow the file path */
 8010aca:	f507 7314 	add.w	r3, r7, #592	; 0x250
 8010ace:	f5a3 7312 	sub.w	r3, r3, #584	; 0x248
 8010ad2:	681a      	ldr	r2, [r3, #0]
 8010ad4:	f107 0320 	add.w	r3, r7, #32
 8010ad8:	4611      	mov	r1, r2
 8010ada:	4618      	mov	r0, r3
 8010adc:	f7ff fb44 	bl	8010168 <follow_path>
 8010ae0:	4603      	mov	r3, r0
 8010ae2:	f887 324f 	strb.w	r3, [r7, #591]	; 0x24f
		dir = dj.dir;
 8010ae6:	f507 7314 	add.w	r3, r7, #592	; 0x250
 8010aea:	f5a3 730c 	sub.w	r3, r3, #560	; 0x230
 8010aee:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8010af2:	f8c7 3248 	str.w	r3, [r7, #584]	; 0x248
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 8010af6:	f897 324f 	ldrb.w	r3, [r7, #591]	; 0x24f
 8010afa:	2b00      	cmp	r3, #0
 8010afc:	d11d      	bne.n	8010b3a <f_open+0x112>
			if (!dir)	/* Default directory itself */
 8010afe:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 8010b02:	2b00      	cmp	r3, #0
 8010b04:	d103      	bne.n	8010b0e <f_open+0xe6>
				res = FR_INVALID_NAME;
 8010b06:	2306      	movs	r3, #6
 8010b08:	f887 324f 	strb.w	r3, [r7, #591]	; 0x24f
 8010b0c:	e015      	b.n	8010b3a <f_open+0x112>
#if _FS_LOCK
			else
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8010b0e:	f507 7314 	add.w	r3, r7, #592	; 0x250
 8010b12:	f2a3 2349 	subw	r3, r3, #585	; 0x249
 8010b16:	781b      	ldrb	r3, [r3, #0]
 8010b18:	f023 0301 	bic.w	r3, r3, #1
 8010b1c:	2b00      	cmp	r3, #0
 8010b1e:	bf14      	ite	ne
 8010b20:	2301      	movne	r3, #1
 8010b22:	2300      	moveq	r3, #0
 8010b24:	b2db      	uxtb	r3, r3
 8010b26:	461a      	mov	r2, r3
 8010b28:	f107 0320 	add.w	r3, r7, #32
 8010b2c:	4611      	mov	r1, r2
 8010b2e:	4618      	mov	r0, r3
 8010b30:	f7fe f9be 	bl	800eeb0 <chk_lock>
 8010b34:	4603      	mov	r3, r0
 8010b36:	f887 324f 	strb.w	r3, [r7, #591]	; 0x24f
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 8010b3a:	f507 7314 	add.w	r3, r7, #592	; 0x250
 8010b3e:	f2a3 2349 	subw	r3, r3, #585	; 0x249
 8010b42:	781b      	ldrb	r3, [r3, #0]
 8010b44:	f003 031c 	and.w	r3, r3, #28
 8010b48:	2b00      	cmp	r3, #0
 8010b4a:	f000 80e6 	beq.w	8010d1a <f_open+0x2f2>
			if (res != FR_OK) {					/* No file, create new */
 8010b4e:	f897 324f 	ldrb.w	r3, [r7, #591]	; 0x24f
 8010b52:	2b00      	cmp	r3, #0
 8010b54:	d027      	beq.n	8010ba6 <f_open+0x17e>
				if (res == FR_NO_FILE)			/* There is no file to open, create a new entry */
 8010b56:	f897 324f 	ldrb.w	r3, [r7, #591]	; 0x24f
 8010b5a:	2b04      	cmp	r3, #4
 8010b5c:	d10e      	bne.n	8010b7c <f_open+0x154>
#if _FS_LOCK
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 8010b5e:	f7fe fa13 	bl	800ef88 <enq_lock>
 8010b62:	4603      	mov	r3, r0
 8010b64:	2b00      	cmp	r3, #0
 8010b66:	d006      	beq.n	8010b76 <f_open+0x14e>
 8010b68:	f107 0320 	add.w	r3, r7, #32
 8010b6c:	4618      	mov	r0, r3
 8010b6e:	f7ff fa02 	bl	800ff76 <dir_register>
 8010b72:	4603      	mov	r3, r0
 8010b74:	e000      	b.n	8010b78 <f_open+0x150>
 8010b76:	2312      	movs	r3, #18
 8010b78:	f887 324f 	strb.w	r3, [r7, #591]	; 0x24f
#else
					res = dir_register(&dj);
#endif
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 8010b7c:	f507 7314 	add.w	r3, r7, #592	; 0x250
 8010b80:	f2a3 2349 	subw	r3, r3, #585	; 0x249
 8010b84:	f507 7214 	add.w	r2, r7, #592	; 0x250
 8010b88:	f2a2 2249 	subw	r2, r2, #585	; 0x249
 8010b8c:	7812      	ldrb	r2, [r2, #0]
 8010b8e:	f042 0208 	orr.w	r2, r2, #8
 8010b92:	701a      	strb	r2, [r3, #0]
				dir = dj.dir;					/* New entry */
 8010b94:	f507 7314 	add.w	r3, r7, #592	; 0x250
 8010b98:	f5a3 730c 	sub.w	r3, r3, #560	; 0x230
 8010b9c:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8010ba0:	f8c7 3248 	str.w	r3, [r7, #584]	; 0x248
 8010ba4:	e017      	b.n	8010bd6 <f_open+0x1ae>
			}
			else {								/* Any object is already existing */
				if (dir[DIR_Attr] & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 8010ba6:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 8010baa:	330b      	adds	r3, #11
 8010bac:	781b      	ldrb	r3, [r3, #0]
 8010bae:	f003 0311 	and.w	r3, r3, #17
 8010bb2:	2b00      	cmp	r3, #0
 8010bb4:	d003      	beq.n	8010bbe <f_open+0x196>
					res = FR_DENIED;
 8010bb6:	2307      	movs	r3, #7
 8010bb8:	f887 324f 	strb.w	r3, [r7, #591]	; 0x24f
 8010bbc:	e00b      	b.n	8010bd6 <f_open+0x1ae>
				} else {
					if (mode & FA_CREATE_NEW)	/* Cannot create as new file */
 8010bbe:	f507 7314 	add.w	r3, r7, #592	; 0x250
 8010bc2:	f2a3 2349 	subw	r3, r3, #585	; 0x249
 8010bc6:	781b      	ldrb	r3, [r3, #0]
 8010bc8:	f003 0304 	and.w	r3, r3, #4
 8010bcc:	2b00      	cmp	r3, #0
 8010bce:	d002      	beq.n	8010bd6 <f_open+0x1ae>
						res = FR_EXIST;
 8010bd0:	2308      	movs	r3, #8
 8010bd2:	f887 324f 	strb.w	r3, [r7, #591]	; 0x24f
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 8010bd6:	f897 324f 	ldrb.w	r3, [r7, #591]	; 0x24f
 8010bda:	2b00      	cmp	r3, #0
 8010bdc:	f040 80c1 	bne.w	8010d62 <f_open+0x33a>
 8010be0:	f507 7314 	add.w	r3, r7, #592	; 0x250
 8010be4:	f2a3 2349 	subw	r3, r3, #585	; 0x249
 8010be8:	781b      	ldrb	r3, [r3, #0]
 8010bea:	f003 0308 	and.w	r3, r3, #8
 8010bee:	2b00      	cmp	r3, #0
 8010bf0:	f000 80b7 	beq.w	8010d62 <f_open+0x33a>
				dw = GET_FATTIME();				/* Created time */
 8010bf4:	f7fc fd7c 	bl	800d6f0 <get_fattime>
 8010bf8:	f8c7 0244 	str.w	r0, [r7, #580]	; 0x244
				ST_DWORD(dir + DIR_CrtTime, dw);
 8010bfc:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 8010c00:	330e      	adds	r3, #14
 8010c02:	f8d7 2244 	ldr.w	r2, [r7, #580]	; 0x244
 8010c06:	b2d2      	uxtb	r2, r2
 8010c08:	701a      	strb	r2, [r3, #0]
 8010c0a:	f8d7 3244 	ldr.w	r3, [r7, #580]	; 0x244
 8010c0e:	b29b      	uxth	r3, r3
 8010c10:	0a1b      	lsrs	r3, r3, #8
 8010c12:	b29a      	uxth	r2, r3
 8010c14:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 8010c18:	330f      	adds	r3, #15
 8010c1a:	b2d2      	uxtb	r2, r2
 8010c1c:	701a      	strb	r2, [r3, #0]
 8010c1e:	f8d7 3244 	ldr.w	r3, [r7, #580]	; 0x244
 8010c22:	0c1a      	lsrs	r2, r3, #16
 8010c24:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 8010c28:	3310      	adds	r3, #16
 8010c2a:	b2d2      	uxtb	r2, r2
 8010c2c:	701a      	strb	r2, [r3, #0]
 8010c2e:	f8d7 3244 	ldr.w	r3, [r7, #580]	; 0x244
 8010c32:	0e1a      	lsrs	r2, r3, #24
 8010c34:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 8010c38:	3311      	adds	r3, #17
 8010c3a:	b2d2      	uxtb	r2, r2
 8010c3c:	701a      	strb	r2, [r3, #0]
				dir[DIR_Attr] = 0;				/* Reset attribute */
 8010c3e:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 8010c42:	330b      	adds	r3, #11
 8010c44:	2200      	movs	r2, #0
 8010c46:	701a      	strb	r2, [r3, #0]
				ST_DWORD(dir + DIR_FileSize, 0);/* size = 0 */
 8010c48:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 8010c4c:	331c      	adds	r3, #28
 8010c4e:	2200      	movs	r2, #0
 8010c50:	701a      	strb	r2, [r3, #0]
 8010c52:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 8010c56:	331d      	adds	r3, #29
 8010c58:	2200      	movs	r2, #0
 8010c5a:	701a      	strb	r2, [r3, #0]
 8010c5c:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 8010c60:	331e      	adds	r3, #30
 8010c62:	2200      	movs	r2, #0
 8010c64:	701a      	strb	r2, [r3, #0]
 8010c66:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 8010c6a:	331f      	adds	r3, #31
 8010c6c:	2200      	movs	r2, #0
 8010c6e:	701a      	strb	r2, [r3, #0]
				cl = ld_clust(dj.fs, dir);		/* Get start cluster */
 8010c70:	f507 7314 	add.w	r3, r7, #592	; 0x250
 8010c74:	f5a3 730c 	sub.w	r3, r3, #560	; 0x230
 8010c78:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8010c7c:	f8d7 1248 	ldr.w	r1, [r7, #584]	; 0x248
 8010c80:	4618      	mov	r0, r3
 8010c82:	f7ff f8d6 	bl	800fe32 <ld_clust>
 8010c86:	f8c7 0240 	str.w	r0, [r7, #576]	; 0x240
				st_clust(dir, 0);				/* cluster = 0 */
 8010c8a:	2100      	movs	r1, #0
 8010c8c:	f8d7 0248 	ldr.w	r0, [r7, #584]	; 0x248
 8010c90:	f7ff f8fc 	bl	800fe8c <st_clust>
				dj.fs->wflag = 1;
 8010c94:	f507 7314 	add.w	r3, r7, #592	; 0x250
 8010c98:	f5a3 730c 	sub.w	r3, r3, #560	; 0x230
 8010c9c:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8010ca0:	2201      	movs	r2, #1
 8010ca2:	f883 2204 	strb.w	r2, [r3, #516]	; 0x204
				if (cl) {						/* Remove the cluster chain if exist */
 8010ca6:	f8d7 3240 	ldr.w	r3, [r7, #576]	; 0x240
 8010caa:	2b00      	cmp	r3, #0
 8010cac:	d059      	beq.n	8010d62 <f_open+0x33a>
					dw = dj.fs->winsect;
 8010cae:	f507 7314 	add.w	r3, r7, #592	; 0x250
 8010cb2:	f5a3 730c 	sub.w	r3, r3, #560	; 0x230
 8010cb6:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8010cba:	f8d3 322c 	ldr.w	r3, [r3, #556]	; 0x22c
 8010cbe:	f8c7 3244 	str.w	r3, [r7, #580]	; 0x244
					res = remove_chain(dj.fs, cl);
 8010cc2:	f507 7314 	add.w	r3, r7, #592	; 0x250
 8010cc6:	f5a3 730c 	sub.w	r3, r3, #560	; 0x230
 8010cca:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8010cce:	f8d7 1240 	ldr.w	r1, [r7, #576]	; 0x240
 8010cd2:	4618      	mov	r0, r3
 8010cd4:	f7fe fdad 	bl	800f832 <remove_chain>
 8010cd8:	4603      	mov	r3, r0
 8010cda:	f887 324f 	strb.w	r3, [r7, #591]	; 0x24f
					if (res == FR_OK) {
 8010cde:	f897 324f 	ldrb.w	r3, [r7, #591]	; 0x24f
 8010ce2:	2b00      	cmp	r3, #0
 8010ce4:	d13d      	bne.n	8010d62 <f_open+0x33a>
						dj.fs->last_clust = cl - 1;	/* Reuse the cluster hole */
 8010ce6:	f507 7314 	add.w	r3, r7, #592	; 0x250
 8010cea:	f5a3 730c 	sub.w	r3, r3, #560	; 0x230
 8010cee:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8010cf2:	f8d7 2240 	ldr.w	r2, [r7, #576]	; 0x240
 8010cf6:	3a01      	subs	r2, #1
 8010cf8:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c
						res = move_window(dj.fs, dw);
 8010cfc:	f507 7314 	add.w	r3, r7, #592	; 0x250
 8010d00:	f5a3 730c 	sub.w	r3, r3, #560	; 0x230
 8010d04:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8010d08:	f8d7 1244 	ldr.w	r1, [r7, #580]	; 0x244
 8010d0c:	4618      	mov	r0, r3
 8010d0e:	f7fe facc 	bl	800f2aa <move_window>
 8010d12:	4603      	mov	r3, r0
 8010d14:	f887 324f 	strb.w	r3, [r7, #591]	; 0x24f
 8010d18:	e023      	b.n	8010d62 <f_open+0x33a>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Follow succeeded */
 8010d1a:	f897 324f 	ldrb.w	r3, [r7, #591]	; 0x24f
 8010d1e:	2b00      	cmp	r3, #0
 8010d20:	d11f      	bne.n	8010d62 <f_open+0x33a>
				if (dir[DIR_Attr] & AM_DIR) {	/* It is a directory */
 8010d22:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 8010d26:	330b      	adds	r3, #11
 8010d28:	781b      	ldrb	r3, [r3, #0]
 8010d2a:	f003 0310 	and.w	r3, r3, #16
 8010d2e:	2b00      	cmp	r3, #0
 8010d30:	d003      	beq.n	8010d3a <f_open+0x312>
					res = FR_NO_FILE;
 8010d32:	2304      	movs	r3, #4
 8010d34:	f887 324f 	strb.w	r3, [r7, #591]	; 0x24f
 8010d38:	e013      	b.n	8010d62 <f_open+0x33a>
				} else {
					if ((mode & FA_WRITE) && (dir[DIR_Attr] & AM_RDO)) /* R/O violation */
 8010d3a:	f507 7314 	add.w	r3, r7, #592	; 0x250
 8010d3e:	f2a3 2349 	subw	r3, r3, #585	; 0x249
 8010d42:	781b      	ldrb	r3, [r3, #0]
 8010d44:	f003 0302 	and.w	r3, r3, #2
 8010d48:	2b00      	cmp	r3, #0
 8010d4a:	d00a      	beq.n	8010d62 <f_open+0x33a>
 8010d4c:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 8010d50:	330b      	adds	r3, #11
 8010d52:	781b      	ldrb	r3, [r3, #0]
 8010d54:	f003 0301 	and.w	r3, r3, #1
 8010d58:	2b00      	cmp	r3, #0
 8010d5a:	d002      	beq.n	8010d62 <f_open+0x33a>
						res = FR_DENIED;
 8010d5c:	2307      	movs	r3, #7
 8010d5e:	f887 324f 	strb.w	r3, [r7, #591]	; 0x24f
				}
			}
		}
		if (res == FR_OK) {
 8010d62:	f897 324f 	ldrb.w	r3, [r7, #591]	; 0x24f
 8010d66:	2b00      	cmp	r3, #0
 8010d68:	d153      	bne.n	8010e12 <f_open+0x3ea>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 8010d6a:	f507 7314 	add.w	r3, r7, #592	; 0x250
 8010d6e:	f2a3 2349 	subw	r3, r3, #585	; 0x249
 8010d72:	781b      	ldrb	r3, [r3, #0]
 8010d74:	f003 0308 	and.w	r3, r3, #8
 8010d78:	2b00      	cmp	r3, #0
 8010d7a:	d00b      	beq.n	8010d94 <f_open+0x36c>
				mode |= FA__WRITTEN;
 8010d7c:	f507 7314 	add.w	r3, r7, #592	; 0x250
 8010d80:	f2a3 2349 	subw	r3, r3, #585	; 0x249
 8010d84:	f507 7214 	add.w	r2, r7, #592	; 0x250
 8010d88:	f2a2 2249 	subw	r2, r2, #585	; 0x249
 8010d8c:	7812      	ldrb	r2, [r2, #0]
 8010d8e:	f042 0220 	orr.w	r2, r2, #32
 8010d92:	701a      	strb	r2, [r3, #0]
			fp->dir_sect = dj.fs->winsect;		/* Pointer to the directory entry */
 8010d94:	f507 7314 	add.w	r3, r7, #592	; 0x250
 8010d98:	f5a3 730c 	sub.w	r3, r3, #560	; 0x230
 8010d9c:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8010da0:	f8d3 222c 	ldr.w	r2, [r3, #556]	; 0x22c
 8010da4:	f507 7314 	add.w	r3, r7, #592	; 0x250
 8010da8:	f5a3 7311 	sub.w	r3, r3, #580	; 0x244
 8010dac:	681b      	ldr	r3, [r3, #0]
 8010dae:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
			fp->dir_ptr = dir;
 8010db2:	f507 7314 	add.w	r3, r7, #592	; 0x250
 8010db6:	f5a3 7311 	sub.w	r3, r3, #580	; 0x244
 8010dba:	681b      	ldr	r3, [r3, #0]
 8010dbc:	f8d7 2248 	ldr.w	r2, [r7, #584]	; 0x248
 8010dc0:	f8c3 2220 	str.w	r2, [r3, #544]	; 0x220
#if _FS_LOCK
			fp->lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8010dc4:	f507 7314 	add.w	r3, r7, #592	; 0x250
 8010dc8:	f2a3 2349 	subw	r3, r3, #585	; 0x249
 8010dcc:	781b      	ldrb	r3, [r3, #0]
 8010dce:	f023 0301 	bic.w	r3, r3, #1
 8010dd2:	2b00      	cmp	r3, #0
 8010dd4:	bf14      	ite	ne
 8010dd6:	2301      	movne	r3, #1
 8010dd8:	2300      	moveq	r3, #0
 8010dda:	b2db      	uxtb	r3, r3
 8010ddc:	461a      	mov	r2, r3
 8010dde:	f107 0320 	add.w	r3, r7, #32
 8010de2:	4611      	mov	r1, r2
 8010de4:	4618      	mov	r0, r3
 8010de6:	f7fe f8f3 	bl	800efd0 <inc_lock>
 8010dea:	4602      	mov	r2, r0
 8010dec:	f507 7314 	add.w	r3, r7, #592	; 0x250
 8010df0:	f5a3 7311 	sub.w	r3, r3, #580	; 0x244
 8010df4:	681b      	ldr	r3, [r3, #0]
 8010df6:	f8c3 2228 	str.w	r2, [r3, #552]	; 0x228
			if (!fp->lockid) res = FR_INT_ERR;
 8010dfa:	f507 7314 	add.w	r3, r7, #592	; 0x250
 8010dfe:	f5a3 7311 	sub.w	r3, r3, #580	; 0x244
 8010e02:	681b      	ldr	r3, [r3, #0]
 8010e04:	f8d3 3228 	ldr.w	r3, [r3, #552]	; 0x228
 8010e08:	2b00      	cmp	r3, #0
 8010e0a:	d102      	bne.n	8010e12 <f_open+0x3ea>
 8010e0c:	2302      	movs	r3, #2
 8010e0e:	f887 324f 	strb.w	r3, [r7, #591]	; 0x24f
			}
		}
#endif
		FREE_BUF();

		if (res == FR_OK) {
 8010e12:	f897 324f 	ldrb.w	r3, [r7, #591]	; 0x24f
 8010e16:	2b00      	cmp	r3, #0
 8010e18:	d178      	bne.n	8010f0c <f_open+0x4e4>
			fp->flag = mode;					/* File access mode */
 8010e1a:	f507 7314 	add.w	r3, r7, #592	; 0x250
 8010e1e:	f5a3 7311 	sub.w	r3, r3, #580	; 0x244
 8010e22:	681b      	ldr	r3, [r3, #0]
 8010e24:	f507 7214 	add.w	r2, r7, #592	; 0x250
 8010e28:	f2a2 2249 	subw	r2, r2, #585	; 0x249
 8010e2c:	7812      	ldrb	r2, [r2, #0]
 8010e2e:	f883 2206 	strb.w	r2, [r3, #518]	; 0x206
			fp->err = 0;						/* Clear error flag */
 8010e32:	f507 7314 	add.w	r3, r7, #592	; 0x250
 8010e36:	f5a3 7311 	sub.w	r3, r3, #580	; 0x244
 8010e3a:	681b      	ldr	r3, [r3, #0]
 8010e3c:	2200      	movs	r2, #0
 8010e3e:	f883 2207 	strb.w	r2, [r3, #519]	; 0x207
			fp->sclust = ld_clust(dj.fs, dir);	/* File start cluster */
 8010e42:	f507 7314 	add.w	r3, r7, #592	; 0x250
 8010e46:	f5a3 730c 	sub.w	r3, r3, #560	; 0x230
 8010e4a:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8010e4e:	f8d7 1248 	ldr.w	r1, [r7, #584]	; 0x248
 8010e52:	4618      	mov	r0, r3
 8010e54:	f7fe ffed 	bl	800fe32 <ld_clust>
 8010e58:	4602      	mov	r2, r0
 8010e5a:	f507 7314 	add.w	r3, r7, #592	; 0x250
 8010e5e:	f5a3 7311 	sub.w	r3, r3, #580	; 0x244
 8010e62:	681b      	ldr	r3, [r3, #0]
 8010e64:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
			fp->fsize = LD_DWORD(dir + DIR_FileSize);	/* File size */
 8010e68:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 8010e6c:	331f      	adds	r3, #31
 8010e6e:	781b      	ldrb	r3, [r3, #0]
 8010e70:	061a      	lsls	r2, r3, #24
 8010e72:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 8010e76:	331e      	adds	r3, #30
 8010e78:	781b      	ldrb	r3, [r3, #0]
 8010e7a:	041b      	lsls	r3, r3, #16
 8010e7c:	4313      	orrs	r3, r2
 8010e7e:	f8d7 2248 	ldr.w	r2, [r7, #584]	; 0x248
 8010e82:	321d      	adds	r2, #29
 8010e84:	7812      	ldrb	r2, [r2, #0]
 8010e86:	0212      	lsls	r2, r2, #8
 8010e88:	4313      	orrs	r3, r2
 8010e8a:	f8d7 2248 	ldr.w	r2, [r7, #584]	; 0x248
 8010e8e:	321c      	adds	r2, #28
 8010e90:	7812      	ldrb	r2, [r2, #0]
 8010e92:	431a      	orrs	r2, r3
 8010e94:	f507 7314 	add.w	r3, r7, #592	; 0x250
 8010e98:	f5a3 7311 	sub.w	r3, r3, #580	; 0x244
 8010e9c:	681b      	ldr	r3, [r3, #0]
 8010e9e:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c
			fp->fptr = 0;						/* File pointer */
 8010ea2:	f507 7314 	add.w	r3, r7, #592	; 0x250
 8010ea6:	f5a3 7311 	sub.w	r3, r3, #580	; 0x244
 8010eaa:	681b      	ldr	r3, [r3, #0]
 8010eac:	2200      	movs	r2, #0
 8010eae:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
			fp->dsect = 0;
 8010eb2:	f507 7314 	add.w	r3, r7, #592	; 0x250
 8010eb6:	f5a3 7311 	sub.w	r3, r3, #580	; 0x244
 8010eba:	681b      	ldr	r3, [r3, #0]
 8010ebc:	2200      	movs	r2, #0
 8010ebe:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218
#if _USE_FASTSEEK
			fp->cltbl = 0;						/* Normal seek mode */
 8010ec2:	f507 7314 	add.w	r3, r7, #592	; 0x250
 8010ec6:	f5a3 7311 	sub.w	r3, r3, #580	; 0x244
 8010eca:	681b      	ldr	r3, [r3, #0]
 8010ecc:	2200      	movs	r2, #0
 8010ece:	f8c3 2224 	str.w	r2, [r3, #548]	; 0x224
#endif
			fp->fs = dj.fs;	 					/* Validate file object */
 8010ed2:	f507 7314 	add.w	r3, r7, #592	; 0x250
 8010ed6:	f5a3 730c 	sub.w	r3, r3, #560	; 0x230
 8010eda:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8010ede:	f507 7314 	add.w	r3, r7, #592	; 0x250
 8010ee2:	f5a3 7311 	sub.w	r3, r3, #580	; 0x244
 8010ee6:	681b      	ldr	r3, [r3, #0]
 8010ee8:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
			fp->id = fp->fs->id;
 8010eec:	f507 7314 	add.w	r3, r7, #592	; 0x250
 8010ef0:	f5a3 7311 	sub.w	r3, r3, #580	; 0x244
 8010ef4:	681b      	ldr	r3, [r3, #0]
 8010ef6:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8010efa:	f8b3 2206 	ldrh.w	r2, [r3, #518]	; 0x206
 8010efe:	f507 7314 	add.w	r3, r7, #592	; 0x250
 8010f02:	f5a3 7311 	sub.w	r3, r3, #580	; 0x244
 8010f06:	681b      	ldr	r3, [r3, #0]
 8010f08:	f8a3 2204 	strh.w	r2, [r3, #516]	; 0x204
		}
	}

	LEAVE_FF(dj.fs, res);
 8010f0c:	f897 324f 	ldrb.w	r3, [r7, #591]	; 0x24f
}
 8010f10:	4618      	mov	r0, r3
 8010f12:	f507 7714 	add.w	r7, r7, #592	; 0x250
 8010f16:	46bd      	mov	sp, r7
 8010f18:	bd80      	pop	{r7, pc}

08010f1a <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void *buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 8010f1a:	b580      	push	{r7, lr}
 8010f1c:	b08a      	sub	sp, #40	; 0x28
 8010f1e:	af00      	add	r7, sp, #0
 8010f20:	60f8      	str	r0, [r7, #12]
 8010f22:	60b9      	str	r1, [r7, #8]
 8010f24:	607a      	str	r2, [r7, #4]
 8010f26:	603b      	str	r3, [r7, #0]
	FRESULT res;
	DWORD clst, sect;
	UINT wcnt, cc;
	const BYTE *wbuff = (const BYTE*)buff;
 8010f28:	68bb      	ldr	r3, [r7, #8]
 8010f2a:	61bb      	str	r3, [r7, #24]
	BYTE csect;


	*bw = 0;	/* Clear write byte counter */
 8010f2c:	683b      	ldr	r3, [r7, #0]
 8010f2e:	2200      	movs	r2, #0
 8010f30:	601a      	str	r2, [r3, #0]

	res = validate(fp);						/* Check validity */
 8010f32:	68f8      	ldr	r0, [r7, #12]
 8010f34:	f7ff fcfc 	bl	8010930 <validate>
 8010f38:	4603      	mov	r3, r0
 8010f3a:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) LEAVE_FF(fp->fs, res);
 8010f3c:	7dfb      	ldrb	r3, [r7, #23]
 8010f3e:	2b00      	cmp	r3, #0
 8010f40:	d001      	beq.n	8010f46 <f_write+0x2c>
 8010f42:	7dfb      	ldrb	r3, [r7, #23]
 8010f44:	e192      	b.n	801126c <f_write+0x352>
	if (fp->err)							/* Check error */
 8010f46:	68fb      	ldr	r3, [r7, #12]
 8010f48:	f893 3207 	ldrb.w	r3, [r3, #519]	; 0x207
 8010f4c:	2b00      	cmp	r3, #0
 8010f4e:	d003      	beq.n	8010f58 <f_write+0x3e>
		LEAVE_FF(fp->fs, (FRESULT)fp->err);
 8010f50:	68fb      	ldr	r3, [r7, #12]
 8010f52:	f893 3207 	ldrb.w	r3, [r3, #519]	; 0x207
 8010f56:	e189      	b.n	801126c <f_write+0x352>
	if (!(fp->flag & FA_WRITE))				/* Check access mode */
 8010f58:	68fb      	ldr	r3, [r7, #12]
 8010f5a:	f893 3206 	ldrb.w	r3, [r3, #518]	; 0x206
 8010f5e:	f003 0302 	and.w	r3, r3, #2
 8010f62:	2b00      	cmp	r3, #0
 8010f64:	d101      	bne.n	8010f6a <f_write+0x50>
		LEAVE_FF(fp->fs, FR_DENIED);
 8010f66:	2307      	movs	r3, #7
 8010f68:	e180      	b.n	801126c <f_write+0x352>
	if (fp->fptr + btw < fp->fptr) btw = 0;	/* File size cannot reach 4GB */
 8010f6a:	68fb      	ldr	r3, [r7, #12]
 8010f6c:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 8010f70:	687b      	ldr	r3, [r7, #4]
 8010f72:	441a      	add	r2, r3
 8010f74:	68fb      	ldr	r3, [r7, #12]
 8010f76:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
 8010f7a:	429a      	cmp	r2, r3
 8010f7c:	f080 8158 	bcs.w	8011230 <f_write+0x316>
 8010f80:	2300      	movs	r3, #0
 8010f82:	607b      	str	r3, [r7, #4]

	for ( ;  btw;							/* Repeat until all data written */
 8010f84:	e154      	b.n	8011230 <f_write+0x316>
		wbuff += wcnt, fp->fptr += wcnt, *bw += wcnt, btw -= wcnt) {
		if ((fp->fptr % SS(fp->fs)) == 0) {	/* On the sector boundary? */
 8010f86:	68fb      	ldr	r3, [r7, #12]
 8010f88:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
 8010f8c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8010f90:	2b00      	cmp	r3, #0
 8010f92:	f040 8114 	bne.w	80111be <f_write+0x2a4>
			csect = (BYTE)(fp->fptr / SS(fp->fs) & (fp->fs->csize - 1));	/* Sector offset in the cluster */
 8010f96:	68fb      	ldr	r3, [r7, #12]
 8010f98:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
 8010f9c:	0a5b      	lsrs	r3, r3, #9
 8010f9e:	b2da      	uxtb	r2, r3
 8010fa0:	68fb      	ldr	r3, [r7, #12]
 8010fa2:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8010fa6:	f893 3202 	ldrb.w	r3, [r3, #514]	; 0x202
 8010faa:	3b01      	subs	r3, #1
 8010fac:	b2db      	uxtb	r3, r3
 8010fae:	4013      	ands	r3, r2
 8010fb0:	75bb      	strb	r3, [r7, #22]
			if (!csect) {					/* On the cluster boundary? */
 8010fb2:	7dbb      	ldrb	r3, [r7, #22]
 8010fb4:	2b00      	cmp	r3, #0
 8010fb6:	d151      	bne.n	801105c <f_write+0x142>
				if (fp->fptr == 0) {		/* On the top of the file? */
 8010fb8:	68fb      	ldr	r3, [r7, #12]
 8010fba:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
 8010fbe:	2b00      	cmp	r3, #0
 8010fc0:	d10f      	bne.n	8010fe2 <f_write+0xc8>
					clst = fp->sclust;		/* Follow from the origin */
 8010fc2:	68fb      	ldr	r3, [r7, #12]
 8010fc4:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8010fc8:	627b      	str	r3, [r7, #36]	; 0x24
					if (clst == 0)			/* When no cluster is allocated, */
 8010fca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010fcc:	2b00      	cmp	r3, #0
 8010fce:	d121      	bne.n	8011014 <f_write+0xfa>
						clst = create_chain(fp->fs, 0);	/* Create a new cluster chain */
 8010fd0:	68fb      	ldr	r3, [r7, #12]
 8010fd2:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8010fd6:	2100      	movs	r1, #0
 8010fd8:	4618      	mov	r0, r3
 8010fda:	f7fe fc84 	bl	800f8e6 <create_chain>
 8010fde:	6278      	str	r0, [r7, #36]	; 0x24
 8010fe0:	e018      	b.n	8011014 <f_write+0xfa>
				} else {					/* Middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl)
 8010fe2:	68fb      	ldr	r3, [r7, #12]
 8010fe4:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8010fe8:	2b00      	cmp	r3, #0
 8010fea:	d008      	beq.n	8010ffe <f_write+0xe4>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 8010fec:	68fb      	ldr	r3, [r7, #12]
 8010fee:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
 8010ff2:	4619      	mov	r1, r3
 8010ff4:	68f8      	ldr	r0, [r7, #12]
 8010ff6:	f7fe fd13 	bl	800fa20 <clmt_clust>
 8010ffa:	6278      	str	r0, [r7, #36]	; 0x24
 8010ffc:	e00a      	b.n	8011014 <f_write+0xfa>
					else
#endif
						clst = create_chain(fp->fs, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 8010ffe:	68fb      	ldr	r3, [r7, #12]
 8011000:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8011004:	68fb      	ldr	r3, [r7, #12]
 8011006:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 801100a:	4619      	mov	r1, r3
 801100c:	4610      	mov	r0, r2
 801100e:	f7fe fc6a 	bl	800f8e6 <create_chain>
 8011012:	6278      	str	r0, [r7, #36]	; 0x24
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 8011014:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011016:	2b00      	cmp	r3, #0
 8011018:	f000 810f 	beq.w	801123a <f_write+0x320>
				if (clst == 1) ABORT(fp->fs, FR_INT_ERR);
 801101c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801101e:	2b01      	cmp	r3, #1
 8011020:	d105      	bne.n	801102e <f_write+0x114>
 8011022:	68fb      	ldr	r3, [r7, #12]
 8011024:	2202      	movs	r2, #2
 8011026:	f883 2207 	strb.w	r2, [r3, #519]	; 0x207
 801102a:	2302      	movs	r3, #2
 801102c:	e11e      	b.n	801126c <f_write+0x352>
				if (clst == 0xFFFFFFFF) ABORT(fp->fs, FR_DISK_ERR);
 801102e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011030:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011034:	d105      	bne.n	8011042 <f_write+0x128>
 8011036:	68fb      	ldr	r3, [r7, #12]
 8011038:	2201      	movs	r2, #1
 801103a:	f883 2207 	strb.w	r2, [r3, #519]	; 0x207
 801103e:	2301      	movs	r3, #1
 8011040:	e114      	b.n	801126c <f_write+0x352>
				fp->clust = clst;			/* Update current cluster */
 8011042:	68fb      	ldr	r3, [r7, #12]
 8011044:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8011046:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
				if (fp->sclust == 0) fp->sclust = clst;	/* Set start cluster if the first write */
 801104a:	68fb      	ldr	r3, [r7, #12]
 801104c:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8011050:	2b00      	cmp	r3, #0
 8011052:	d103      	bne.n	801105c <f_write+0x142>
 8011054:	68fb      	ldr	r3, [r7, #12]
 8011056:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8011058:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
			}
#if _FS_TINY
			if (fp->fs->winsect == fp->dsect && sync_window(fp->fs))	/* Write-back sector cache */
				ABORT(fp->fs, FR_DISK_ERR);
#else
			if (fp->flag & FA__DIRTY) {		/* Write-back sector cache */
 801105c:	68fb      	ldr	r3, [r7, #12]
 801105e:	f893 3206 	ldrb.w	r3, [r3, #518]	; 0x206
 8011062:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8011066:	2b00      	cmp	r3, #0
 8011068:	d01d      	beq.n	80110a6 <f_write+0x18c>
				if (disk_write(fp->fs->drv, fp->buf.d8, fp->dsect, 1) != RES_OK)
 801106a:	68fb      	ldr	r3, [r7, #12]
 801106c:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8011070:	f893 0201 	ldrb.w	r0, [r3, #513]	; 0x201
 8011074:	68f9      	ldr	r1, [r7, #12]
 8011076:	68fb      	ldr	r3, [r7, #12]
 8011078:	f8d3 2218 	ldr.w	r2, [r3, #536]	; 0x218
 801107c:	2301      	movs	r3, #1
 801107e:	f7fd fe61 	bl	800ed44 <disk_write>
 8011082:	4603      	mov	r3, r0
 8011084:	2b00      	cmp	r3, #0
 8011086:	d005      	beq.n	8011094 <f_write+0x17a>
					ABORT(fp->fs, FR_DISK_ERR);
 8011088:	68fb      	ldr	r3, [r7, #12]
 801108a:	2201      	movs	r2, #1
 801108c:	f883 2207 	strb.w	r2, [r3, #519]	; 0x207
 8011090:	2301      	movs	r3, #1
 8011092:	e0eb      	b.n	801126c <f_write+0x352>
				fp->flag &= ~FA__DIRTY;
 8011094:	68fb      	ldr	r3, [r7, #12]
 8011096:	f893 3206 	ldrb.w	r3, [r3, #518]	; 0x206
 801109a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 801109e:	b2da      	uxtb	r2, r3
 80110a0:	68fb      	ldr	r3, [r7, #12]
 80110a2:	f883 2206 	strb.w	r2, [r3, #518]	; 0x206
			}
#endif
			sect = clust2sect(fp->fs, fp->clust);	/* Get current sector */
 80110a6:	68fb      	ldr	r3, [r7, #12]
 80110a8:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 80110ac:	68fb      	ldr	r3, [r7, #12]
 80110ae:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 80110b2:	4619      	mov	r1, r3
 80110b4:	4610      	mov	r0, r2
 80110b6:	f7fe f9d3 	bl	800f460 <clust2sect>
 80110ba:	6138      	str	r0, [r7, #16]
			if (!sect) ABORT(fp->fs, FR_INT_ERR);
 80110bc:	693b      	ldr	r3, [r7, #16]
 80110be:	2b00      	cmp	r3, #0
 80110c0:	d105      	bne.n	80110ce <f_write+0x1b4>
 80110c2:	68fb      	ldr	r3, [r7, #12]
 80110c4:	2202      	movs	r2, #2
 80110c6:	f883 2207 	strb.w	r2, [r3, #519]	; 0x207
 80110ca:	2302      	movs	r3, #2
 80110cc:	e0ce      	b.n	801126c <f_write+0x352>
			sect += csect;
 80110ce:	7dbb      	ldrb	r3, [r7, #22]
 80110d0:	693a      	ldr	r2, [r7, #16]
 80110d2:	4413      	add	r3, r2
 80110d4:	613b      	str	r3, [r7, #16]
			cc = btw / SS(fp->fs);			/* When remaining bytes >= sector size, */
 80110d6:	687b      	ldr	r3, [r7, #4]
 80110d8:	0a5b      	lsrs	r3, r3, #9
 80110da:	61fb      	str	r3, [r7, #28]
			if (cc) {						/* Write maximum contiguous sectors directly */
 80110dc:	69fb      	ldr	r3, [r7, #28]
 80110de:	2b00      	cmp	r3, #0
 80110e0:	d048      	beq.n	8011174 <f_write+0x25a>
				if (csect + cc > fp->fs->csize)	/* Clip at cluster boundary */
 80110e2:	7dba      	ldrb	r2, [r7, #22]
 80110e4:	69fb      	ldr	r3, [r7, #28]
 80110e6:	4413      	add	r3, r2
 80110e8:	68fa      	ldr	r2, [r7, #12]
 80110ea:	f8d2 2200 	ldr.w	r2, [r2, #512]	; 0x200
 80110ee:	f892 2202 	ldrb.w	r2, [r2, #514]	; 0x202
 80110f2:	4293      	cmp	r3, r2
 80110f4:	d908      	bls.n	8011108 <f_write+0x1ee>
					cc = fp->fs->csize - csect;
 80110f6:	68fb      	ldr	r3, [r7, #12]
 80110f8:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80110fc:	f893 3202 	ldrb.w	r3, [r3, #514]	; 0x202
 8011100:	461a      	mov	r2, r3
 8011102:	7dbb      	ldrb	r3, [r7, #22]
 8011104:	1ad3      	subs	r3, r2, r3
 8011106:	61fb      	str	r3, [r7, #28]
				if (disk_write(fp->fs->drv, wbuff, sect, cc) != RES_OK)
 8011108:	68fb      	ldr	r3, [r7, #12]
 801110a:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 801110e:	f893 0201 	ldrb.w	r0, [r3, #513]	; 0x201
 8011112:	69fb      	ldr	r3, [r7, #28]
 8011114:	693a      	ldr	r2, [r7, #16]
 8011116:	69b9      	ldr	r1, [r7, #24]
 8011118:	f7fd fe14 	bl	800ed44 <disk_write>
 801111c:	4603      	mov	r3, r0
 801111e:	2b00      	cmp	r3, #0
 8011120:	d005      	beq.n	801112e <f_write+0x214>
					ABORT(fp->fs, FR_DISK_ERR);
 8011122:	68fb      	ldr	r3, [r7, #12]
 8011124:	2201      	movs	r2, #1
 8011126:	f883 2207 	strb.w	r2, [r3, #519]	; 0x207
 801112a:	2301      	movs	r3, #1
 801112c:	e09e      	b.n	801126c <f_write+0x352>
				if (fp->fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fp->fs->win.d8, wbuff + ((fp->fs->winsect - sect) * SS(fp->fs)), SS(fp->fs));
					fp->fs->wflag = 0;
				}
#else
				if (fp->dsect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 801112e:	68fb      	ldr	r3, [r7, #12]
 8011130:	f8d3 2218 	ldr.w	r2, [r3, #536]	; 0x218
 8011134:	693b      	ldr	r3, [r7, #16]
 8011136:	1ad3      	subs	r3, r2, r3
 8011138:	69fa      	ldr	r2, [r7, #28]
 801113a:	429a      	cmp	r2, r3
 801113c:	d916      	bls.n	801116c <f_write+0x252>
					mem_cpy(fp->buf.d8, wbuff + ((fp->dsect - sect) * SS(fp->fs)), SS(fp->fs));
 801113e:	68f8      	ldr	r0, [r7, #12]
 8011140:	68fb      	ldr	r3, [r7, #12]
 8011142:	f8d3 2218 	ldr.w	r2, [r3, #536]	; 0x218
 8011146:	693b      	ldr	r3, [r7, #16]
 8011148:	1ad3      	subs	r3, r2, r3
 801114a:	025b      	lsls	r3, r3, #9
 801114c:	69ba      	ldr	r2, [r7, #24]
 801114e:	4413      	add	r3, r2
 8011150:	f44f 7200 	mov.w	r2, #512	; 0x200
 8011154:	4619      	mov	r1, r3
 8011156:	f7fd fe33 	bl	800edc0 <mem_cpy>
					fp->flag &= ~FA__DIRTY;
 801115a:	68fb      	ldr	r3, [r7, #12]
 801115c:	f893 3206 	ldrb.w	r3, [r3, #518]	; 0x206
 8011160:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8011164:	b2da      	uxtb	r2, r3
 8011166:	68fb      	ldr	r3, [r7, #12]
 8011168:	f883 2206 	strb.w	r2, [r3, #518]	; 0x206
				}
#endif
#endif
				wcnt = SS(fp->fs) * cc;		/* Number of bytes transferred */
 801116c:	69fb      	ldr	r3, [r7, #28]
 801116e:	025b      	lsls	r3, r3, #9
 8011170:	623b      	str	r3, [r7, #32]
				continue;
 8011172:	e047      	b.n	8011204 <f_write+0x2ea>
			if (fp->fptr >= fp->fsize) {	/* Avoid silly cache filling at growing edge */
				if (sync_window(fp->fs)) ABORT(fp->fs, FR_DISK_ERR);
				fp->fs->winsect = sect;
			}
#else
			if (fp->dsect != sect) {		/* Fill sector cache with file data */
 8011174:	68fb      	ldr	r3, [r7, #12]
 8011176:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 801117a:	693a      	ldr	r2, [r7, #16]
 801117c:	429a      	cmp	r2, r3
 801117e:	d01a      	beq.n	80111b6 <f_write+0x29c>
				if (fp->fptr < fp->fsize &&
 8011180:	68fb      	ldr	r3, [r7, #12]
 8011182:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 8011186:	68fb      	ldr	r3, [r7, #12]
 8011188:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 801118c:	429a      	cmp	r2, r3
 801118e:	d212      	bcs.n	80111b6 <f_write+0x29c>
					disk_read(fp->fs->drv, fp->buf.d8, sect, 1) != RES_OK)
 8011190:	68fb      	ldr	r3, [r7, #12]
 8011192:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8011196:	f893 0201 	ldrb.w	r0, [r3, #513]	; 0x201
 801119a:	68f9      	ldr	r1, [r7, #12]
 801119c:	2301      	movs	r3, #1
 801119e:	693a      	ldr	r2, [r7, #16]
 80111a0:	f7fd fdb0 	bl	800ed04 <disk_read>
 80111a4:	4603      	mov	r3, r0
				if (fp->fptr < fp->fsize &&
 80111a6:	2b00      	cmp	r3, #0
 80111a8:	d005      	beq.n	80111b6 <f_write+0x29c>
						ABORT(fp->fs, FR_DISK_ERR);
 80111aa:	68fb      	ldr	r3, [r7, #12]
 80111ac:	2201      	movs	r2, #1
 80111ae:	f883 2207 	strb.w	r2, [r3, #519]	; 0x207
 80111b2:	2301      	movs	r3, #1
 80111b4:	e05a      	b.n	801126c <f_write+0x352>
			}
#endif
			fp->dsect = sect;
 80111b6:	68fb      	ldr	r3, [r7, #12]
 80111b8:	693a      	ldr	r2, [r7, #16]
 80111ba:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218
		}
		wcnt = SS(fp->fs) - ((UINT)fp->fptr % SS(fp->fs));/* Put partial sector into file I/O buffer */
 80111be:	68fb      	ldr	r3, [r7, #12]
 80111c0:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
 80111c4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80111c8:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 80111cc:	623b      	str	r3, [r7, #32]
		if (wcnt > btw) wcnt = btw;
 80111ce:	6a3a      	ldr	r2, [r7, #32]
 80111d0:	687b      	ldr	r3, [r7, #4]
 80111d2:	429a      	cmp	r2, r3
 80111d4:	d901      	bls.n	80111da <f_write+0x2c0>
 80111d6:	687b      	ldr	r3, [r7, #4]
 80111d8:	623b      	str	r3, [r7, #32]
		if (move_window(fp->fs, fp->dsect) != FR_OK)	/* Move sector window */
			ABORT(fp->fs, FR_DISK_ERR);
		mem_cpy(&fp->fs->win.d8[fp->fptr % SS(fp->fs)], wbuff, wcnt);	/* Fit partial sector */
		fp->fs->wflag = 1;
#else
		mem_cpy(&fp->buf.d8[fp->fptr % SS(fp->fs)], wbuff, wcnt);	/* Fit partial sector */
 80111da:	68fb      	ldr	r3, [r7, #12]
 80111dc:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
 80111e0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80111e4:	68fa      	ldr	r2, [r7, #12]
 80111e6:	4413      	add	r3, r2
 80111e8:	6a3a      	ldr	r2, [r7, #32]
 80111ea:	69b9      	ldr	r1, [r7, #24]
 80111ec:	4618      	mov	r0, r3
 80111ee:	f7fd fde7 	bl	800edc0 <mem_cpy>
		fp->flag |= FA__DIRTY;
 80111f2:	68fb      	ldr	r3, [r7, #12]
 80111f4:	f893 3206 	ldrb.w	r3, [r3, #518]	; 0x206
 80111f8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80111fc:	b2da      	uxtb	r2, r3
 80111fe:	68fb      	ldr	r3, [r7, #12]
 8011200:	f883 2206 	strb.w	r2, [r3, #518]	; 0x206
		wbuff += wcnt, fp->fptr += wcnt, *bw += wcnt, btw -= wcnt) {
 8011204:	69ba      	ldr	r2, [r7, #24]
 8011206:	6a3b      	ldr	r3, [r7, #32]
 8011208:	4413      	add	r3, r2
 801120a:	61bb      	str	r3, [r7, #24]
 801120c:	68fb      	ldr	r3, [r7, #12]
 801120e:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 8011212:	6a3b      	ldr	r3, [r7, #32]
 8011214:	441a      	add	r2, r3
 8011216:	68fb      	ldr	r3, [r7, #12]
 8011218:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
 801121c:	683b      	ldr	r3, [r7, #0]
 801121e:	681a      	ldr	r2, [r3, #0]
 8011220:	6a3b      	ldr	r3, [r7, #32]
 8011222:	441a      	add	r2, r3
 8011224:	683b      	ldr	r3, [r7, #0]
 8011226:	601a      	str	r2, [r3, #0]
 8011228:	687a      	ldr	r2, [r7, #4]
 801122a:	6a3b      	ldr	r3, [r7, #32]
 801122c:	1ad3      	subs	r3, r2, r3
 801122e:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 8011230:	687b      	ldr	r3, [r7, #4]
 8011232:	2b00      	cmp	r3, #0
 8011234:	f47f aea7 	bne.w	8010f86 <f_write+0x6c>
 8011238:	e000      	b.n	801123c <f_write+0x322>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 801123a:	bf00      	nop
#endif
	}

	if (fp->fptr > fp->fsize) fp->fsize = fp->fptr;	/* Update file size if needed */
 801123c:	68fb      	ldr	r3, [r7, #12]
 801123e:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 8011242:	68fb      	ldr	r3, [r7, #12]
 8011244:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 8011248:	429a      	cmp	r2, r3
 801124a:	d905      	bls.n	8011258 <f_write+0x33e>
 801124c:	68fb      	ldr	r3, [r7, #12]
 801124e:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 8011252:	68fb      	ldr	r3, [r7, #12]
 8011254:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c
	fp->flag |= FA__WRITTEN;						/* Set file change flag */
 8011258:	68fb      	ldr	r3, [r7, #12]
 801125a:	f893 3206 	ldrb.w	r3, [r3, #518]	; 0x206
 801125e:	f043 0320 	orr.w	r3, r3, #32
 8011262:	b2da      	uxtb	r2, r3
 8011264:	68fb      	ldr	r3, [r7, #12]
 8011266:	f883 2206 	strb.w	r2, [r3, #518]	; 0x206

	LEAVE_FF(fp->fs, FR_OK);
 801126a:	2300      	movs	r3, #0
}
 801126c:	4618      	mov	r0, r3
 801126e:	3728      	adds	r7, #40	; 0x28
 8011270:	46bd      	mov	sp, r7
 8011272:	bd80      	pop	{r7, pc}

08011274 <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 8011274:	b580      	push	{r7, lr}
 8011276:	b086      	sub	sp, #24
 8011278:	af00      	add	r7, sp, #0
 801127a:	6078      	str	r0, [r7, #4]
	FRESULT res;
	DWORD tm;
	BYTE *dir;


	res = validate(fp);					/* Check validity of the object */
 801127c:	6878      	ldr	r0, [r7, #4]
 801127e:	f7ff fb57 	bl	8010930 <validate>
 8011282:	4603      	mov	r3, r0
 8011284:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8011286:	7dfb      	ldrb	r3, [r7, #23]
 8011288:	2b00      	cmp	r3, #0
 801128a:	f040 80a8 	bne.w	80113de <f_sync+0x16a>
		if (fp->flag & FA__WRITTEN) {	/* Has the file been written? */
 801128e:	687b      	ldr	r3, [r7, #4]
 8011290:	f893 3206 	ldrb.w	r3, [r3, #518]	; 0x206
 8011294:	f003 0320 	and.w	r3, r3, #32
 8011298:	2b00      	cmp	r3, #0
 801129a:	f000 80a0 	beq.w	80113de <f_sync+0x16a>
			/* Write-back dirty buffer */
#if !_FS_TINY
			if (fp->flag & FA__DIRTY) {
 801129e:	687b      	ldr	r3, [r7, #4]
 80112a0:	f893 3206 	ldrb.w	r3, [r3, #518]	; 0x206
 80112a4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80112a8:	2b00      	cmp	r3, #0
 80112aa:	d019      	beq.n	80112e0 <f_sync+0x6c>
				if (disk_write(fp->fs->drv, fp->buf.d8, fp->dsect, 1) != RES_OK)
 80112ac:	687b      	ldr	r3, [r7, #4]
 80112ae:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80112b2:	f893 0201 	ldrb.w	r0, [r3, #513]	; 0x201
 80112b6:	6879      	ldr	r1, [r7, #4]
 80112b8:	687b      	ldr	r3, [r7, #4]
 80112ba:	f8d3 2218 	ldr.w	r2, [r3, #536]	; 0x218
 80112be:	2301      	movs	r3, #1
 80112c0:	f7fd fd40 	bl	800ed44 <disk_write>
 80112c4:	4603      	mov	r3, r0
 80112c6:	2b00      	cmp	r3, #0
 80112c8:	d001      	beq.n	80112ce <f_sync+0x5a>
					LEAVE_FF(fp->fs, FR_DISK_ERR);
 80112ca:	2301      	movs	r3, #1
 80112cc:	e088      	b.n	80113e0 <f_sync+0x16c>
				fp->flag &= ~FA__DIRTY;
 80112ce:	687b      	ldr	r3, [r7, #4]
 80112d0:	f893 3206 	ldrb.w	r3, [r3, #518]	; 0x206
 80112d4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80112d8:	b2da      	uxtb	r2, r3
 80112da:	687b      	ldr	r3, [r7, #4]
 80112dc:	f883 2206 	strb.w	r2, [r3, #518]	; 0x206
			}
#endif
			/* Update the directory entry */
			res = move_window(fp->fs, fp->dir_sect);
 80112e0:	687b      	ldr	r3, [r7, #4]
 80112e2:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 80112e6:	687b      	ldr	r3, [r7, #4]
 80112e8:	f8d3 321c 	ldr.w	r3, [r3, #540]	; 0x21c
 80112ec:	4619      	mov	r1, r3
 80112ee:	4610      	mov	r0, r2
 80112f0:	f7fd ffdb 	bl	800f2aa <move_window>
 80112f4:	4603      	mov	r3, r0
 80112f6:	75fb      	strb	r3, [r7, #23]
			if (res == FR_OK) {
 80112f8:	7dfb      	ldrb	r3, [r7, #23]
 80112fa:	2b00      	cmp	r3, #0
 80112fc:	d16f      	bne.n	80113de <f_sync+0x16a>
				dir = fp->dir_ptr;
 80112fe:	687b      	ldr	r3, [r7, #4]
 8011300:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8011304:	613b      	str	r3, [r7, #16]
				dir[DIR_Attr] |= AM_ARC;					/* Set archive bit */
 8011306:	693b      	ldr	r3, [r7, #16]
 8011308:	330b      	adds	r3, #11
 801130a:	781a      	ldrb	r2, [r3, #0]
 801130c:	693b      	ldr	r3, [r7, #16]
 801130e:	330b      	adds	r3, #11
 8011310:	f042 0220 	orr.w	r2, r2, #32
 8011314:	b2d2      	uxtb	r2, r2
 8011316:	701a      	strb	r2, [r3, #0]
				ST_DWORD(dir + DIR_FileSize, fp->fsize);	/* Update file size */
 8011318:	687b      	ldr	r3, [r7, #4]
 801131a:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 801131e:	693b      	ldr	r3, [r7, #16]
 8011320:	331c      	adds	r3, #28
 8011322:	b2d2      	uxtb	r2, r2
 8011324:	701a      	strb	r2, [r3, #0]
 8011326:	687b      	ldr	r3, [r7, #4]
 8011328:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 801132c:	b29b      	uxth	r3, r3
 801132e:	0a1b      	lsrs	r3, r3, #8
 8011330:	b29a      	uxth	r2, r3
 8011332:	693b      	ldr	r3, [r7, #16]
 8011334:	331d      	adds	r3, #29
 8011336:	b2d2      	uxtb	r2, r2
 8011338:	701a      	strb	r2, [r3, #0]
 801133a:	687b      	ldr	r3, [r7, #4]
 801133c:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 8011340:	0c1a      	lsrs	r2, r3, #16
 8011342:	693b      	ldr	r3, [r7, #16]
 8011344:	331e      	adds	r3, #30
 8011346:	b2d2      	uxtb	r2, r2
 8011348:	701a      	strb	r2, [r3, #0]
 801134a:	687b      	ldr	r3, [r7, #4]
 801134c:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 8011350:	0e1a      	lsrs	r2, r3, #24
 8011352:	693b      	ldr	r3, [r7, #16]
 8011354:	331f      	adds	r3, #31
 8011356:	b2d2      	uxtb	r2, r2
 8011358:	701a      	strb	r2, [r3, #0]
				st_clust(dir, fp->sclust);					/* Update start cluster */
 801135a:	687b      	ldr	r3, [r7, #4]
 801135c:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8011360:	4619      	mov	r1, r3
 8011362:	6938      	ldr	r0, [r7, #16]
 8011364:	f7fe fd92 	bl	800fe8c <st_clust>
				tm = GET_FATTIME();							/* Update updated time */
 8011368:	f7fc f9c2 	bl	800d6f0 <get_fattime>
 801136c:	60f8      	str	r0, [r7, #12]
				ST_DWORD(dir + DIR_WrtTime, tm);
 801136e:	693b      	ldr	r3, [r7, #16]
 8011370:	3316      	adds	r3, #22
 8011372:	68fa      	ldr	r2, [r7, #12]
 8011374:	b2d2      	uxtb	r2, r2
 8011376:	701a      	strb	r2, [r3, #0]
 8011378:	68fb      	ldr	r3, [r7, #12]
 801137a:	b29b      	uxth	r3, r3
 801137c:	0a1b      	lsrs	r3, r3, #8
 801137e:	b29a      	uxth	r2, r3
 8011380:	693b      	ldr	r3, [r7, #16]
 8011382:	3317      	adds	r3, #23
 8011384:	b2d2      	uxtb	r2, r2
 8011386:	701a      	strb	r2, [r3, #0]
 8011388:	68fb      	ldr	r3, [r7, #12]
 801138a:	0c1a      	lsrs	r2, r3, #16
 801138c:	693b      	ldr	r3, [r7, #16]
 801138e:	3318      	adds	r3, #24
 8011390:	b2d2      	uxtb	r2, r2
 8011392:	701a      	strb	r2, [r3, #0]
 8011394:	68fb      	ldr	r3, [r7, #12]
 8011396:	0e1a      	lsrs	r2, r3, #24
 8011398:	693b      	ldr	r3, [r7, #16]
 801139a:	3319      	adds	r3, #25
 801139c:	b2d2      	uxtb	r2, r2
 801139e:	701a      	strb	r2, [r3, #0]
				ST_WORD(dir + DIR_LstAccDate, 0);
 80113a0:	693b      	ldr	r3, [r7, #16]
 80113a2:	3312      	adds	r3, #18
 80113a4:	2200      	movs	r2, #0
 80113a6:	701a      	strb	r2, [r3, #0]
 80113a8:	693b      	ldr	r3, [r7, #16]
 80113aa:	3313      	adds	r3, #19
 80113ac:	2200      	movs	r2, #0
 80113ae:	701a      	strb	r2, [r3, #0]
				fp->flag &= ~FA__WRITTEN;
 80113b0:	687b      	ldr	r3, [r7, #4]
 80113b2:	f893 3206 	ldrb.w	r3, [r3, #518]	; 0x206
 80113b6:	f023 0320 	bic.w	r3, r3, #32
 80113ba:	b2da      	uxtb	r2, r3
 80113bc:	687b      	ldr	r3, [r7, #4]
 80113be:	f883 2206 	strb.w	r2, [r3, #518]	; 0x206
				fp->fs->wflag = 1;
 80113c2:	687b      	ldr	r3, [r7, #4]
 80113c4:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80113c8:	2201      	movs	r2, #1
 80113ca:	f883 2204 	strb.w	r2, [r3, #516]	; 0x204
				res = sync_fs(fp->fs);
 80113ce:	687b      	ldr	r3, [r7, #4]
 80113d0:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80113d4:	4618      	mov	r0, r3
 80113d6:	f7fd ff96 	bl	800f306 <sync_fs>
 80113da:	4603      	mov	r3, r0
 80113dc:	75fb      	strb	r3, [r7, #23]
			}
		}
	}

	LEAVE_FF(fp->fs, res);
 80113de:	7dfb      	ldrb	r3, [r7, #23]
}
 80113e0:	4618      	mov	r0, r3
 80113e2:	3718      	adds	r7, #24
 80113e4:	46bd      	mov	sp, r7
 80113e6:	bd80      	pop	{r7, pc}

080113e8 <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL *fp		/* Pointer to the file object to be closed */
)
{
 80113e8:	b580      	push	{r7, lr}
 80113ea:	b084      	sub	sp, #16
 80113ec:	af00      	add	r7, sp, #0
 80113ee:	6078      	str	r0, [r7, #4]
	FRESULT res;


#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 80113f0:	6878      	ldr	r0, [r7, #4]
 80113f2:	f7ff ff3f 	bl	8011274 <f_sync>
 80113f6:	4603      	mov	r3, r0
 80113f8:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 80113fa:	7bfb      	ldrb	r3, [r7, #15]
 80113fc:	2b00      	cmp	r3, #0
 80113fe:	d116      	bne.n	801142e <f_close+0x46>
#endif
	{
		res = validate(fp);				/* Lock volume */
 8011400:	6878      	ldr	r0, [r7, #4]
 8011402:	f7ff fa95 	bl	8010930 <validate>
 8011406:	4603      	mov	r3, r0
 8011408:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 801140a:	7bfb      	ldrb	r3, [r7, #15]
 801140c:	2b00      	cmp	r3, #0
 801140e:	d10e      	bne.n	801142e <f_close+0x46>
#if _FS_REENTRANT
			FATFS *fs = fp->fs;
#endif
#if _FS_LOCK
			res = dec_lock(fp->lockid);	/* Decrement file open counter */
 8011410:	687b      	ldr	r3, [r7, #4]
 8011412:	f8d3 3228 	ldr.w	r3, [r3, #552]	; 0x228
 8011416:	4618      	mov	r0, r3
 8011418:	f7fd fe90 	bl	800f13c <dec_lock>
 801141c:	4603      	mov	r3, r0
 801141e:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 8011420:	7bfb      	ldrb	r3, [r7, #15]
 8011422:	2b00      	cmp	r3, #0
 8011424:	d103      	bne.n	801142e <f_close+0x46>
#endif
				fp->fs = 0;				/* Invalidate file object */
 8011426:	687b      	ldr	r3, [r7, #4]
 8011428:	2200      	movs	r2, #0
 801142a:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 801142e:	7bfb      	ldrb	r3, [r7, #15]
}
 8011430:	4618      	mov	r0, r3
 8011432:	3710      	adds	r7, #16
 8011434:	46bd      	mov	sp, r7
 8011436:	bd80      	pop	{r7, pc}

08011438 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the paramter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 8011438:	b480      	push	{r7}
 801143a:	b087      	sub	sp, #28
 801143c:	af00      	add	r7, sp, #0
 801143e:	60f8      	str	r0, [r7, #12]
 8011440:	60b9      	str	r1, [r7, #8]
 8011442:	4613      	mov	r3, r2
 8011444:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 8011446:	2301      	movs	r3, #1
 8011448:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 801144a:	2300      	movs	r3, #0
 801144c:	75bb      	strb	r3, [r7, #22]
  
  if(disk.nbr <= _VOLUMES)
 801144e:	4b1e      	ldr	r3, [pc, #120]	; (80114c8 <FATFS_LinkDriverEx+0x90>)
 8011450:	7a5b      	ldrb	r3, [r3, #9]
 8011452:	b2db      	uxtb	r3, r3
 8011454:	2b01      	cmp	r3, #1
 8011456:	d831      	bhi.n	80114bc <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 8011458:	4b1b      	ldr	r3, [pc, #108]	; (80114c8 <FATFS_LinkDriverEx+0x90>)
 801145a:	7a5b      	ldrb	r3, [r3, #9]
 801145c:	b2db      	uxtb	r3, r3
 801145e:	461a      	mov	r2, r3
 8011460:	4b19      	ldr	r3, [pc, #100]	; (80114c8 <FATFS_LinkDriverEx+0x90>)
 8011462:	2100      	movs	r1, #0
 8011464:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;  
 8011466:	4b18      	ldr	r3, [pc, #96]	; (80114c8 <FATFS_LinkDriverEx+0x90>)
 8011468:	7a5b      	ldrb	r3, [r3, #9]
 801146a:	b2db      	uxtb	r3, r3
 801146c:	4a16      	ldr	r2, [pc, #88]	; (80114c8 <FATFS_LinkDriverEx+0x90>)
 801146e:	009b      	lsls	r3, r3, #2
 8011470:	4413      	add	r3, r2
 8011472:	68fa      	ldr	r2, [r7, #12]
 8011474:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;  
 8011476:	4b14      	ldr	r3, [pc, #80]	; (80114c8 <FATFS_LinkDriverEx+0x90>)
 8011478:	7a5b      	ldrb	r3, [r3, #9]
 801147a:	b2db      	uxtb	r3, r3
 801147c:	461a      	mov	r2, r3
 801147e:	4b12      	ldr	r3, [pc, #72]	; (80114c8 <FATFS_LinkDriverEx+0x90>)
 8011480:	4413      	add	r3, r2
 8011482:	79fa      	ldrb	r2, [r7, #7]
 8011484:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 8011486:	4b10      	ldr	r3, [pc, #64]	; (80114c8 <FATFS_LinkDriverEx+0x90>)
 8011488:	7a5b      	ldrb	r3, [r3, #9]
 801148a:	b2db      	uxtb	r3, r3
 801148c:	1c5a      	adds	r2, r3, #1
 801148e:	b2d1      	uxtb	r1, r2
 8011490:	4a0d      	ldr	r2, [pc, #52]	; (80114c8 <FATFS_LinkDriverEx+0x90>)
 8011492:	7251      	strb	r1, [r2, #9]
 8011494:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 8011496:	7dbb      	ldrb	r3, [r7, #22]
 8011498:	3330      	adds	r3, #48	; 0x30
 801149a:	b2da      	uxtb	r2, r3
 801149c:	68bb      	ldr	r3, [r7, #8]
 801149e:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 80114a0:	68bb      	ldr	r3, [r7, #8]
 80114a2:	3301      	adds	r3, #1
 80114a4:	223a      	movs	r2, #58	; 0x3a
 80114a6:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 80114a8:	68bb      	ldr	r3, [r7, #8]
 80114aa:	3302      	adds	r3, #2
 80114ac:	222f      	movs	r2, #47	; 0x2f
 80114ae:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 80114b0:	68bb      	ldr	r3, [r7, #8]
 80114b2:	3303      	adds	r3, #3
 80114b4:	2200      	movs	r2, #0
 80114b6:	701a      	strb	r2, [r3, #0]
    ret = 0;
 80114b8:	2300      	movs	r3, #0
 80114ba:	75fb      	strb	r3, [r7, #23]
  }
  
  return ret;
 80114bc:	7dfb      	ldrb	r3, [r7, #23]
}
 80114be:	4618      	mov	r0, r3
 80114c0:	371c      	adds	r7, #28
 80114c2:	46bd      	mov	sp, r7
 80114c4:	bc80      	pop	{r7}
 80114c6:	4770      	bx	lr
 80114c8:	20000e9c 	.word	0x20000e9c

080114cc <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path 
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(Diskio_drvTypeDef *drv, char *path)
{
 80114cc:	b580      	push	{r7, lr}
 80114ce:	b082      	sub	sp, #8
 80114d0:	af00      	add	r7, sp, #0
 80114d2:	6078      	str	r0, [r7, #4]
 80114d4:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 80114d6:	2200      	movs	r2, #0
 80114d8:	6839      	ldr	r1, [r7, #0]
 80114da:	6878      	ldr	r0, [r7, #4]
 80114dc:	f7ff ffac 	bl	8011438 <FATFS_LinkDriverEx>
 80114e0:	4603      	mov	r3, r0
}
 80114e2:	4618      	mov	r0, r3
 80114e4:	3708      	adds	r7, #8
 80114e6:	46bd      	mov	sp, r7
 80114e8:	bd80      	pop	{r7, pc}
	...

080114ec <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used 
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 80114ec:	b580      	push	{r7, lr}
 80114ee:	b082      	sub	sp, #8
 80114f0:	af00      	add	r7, sp, #0
 80114f2:	4603      	mov	r3, r0
 80114f4:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 80114f6:	4b0b      	ldr	r3, [pc, #44]	; (8011524 <SD_initialize+0x38>)
 80114f8:	2201      	movs	r2, #1
 80114fa:	701a      	strb	r2, [r3, #0]
  
  /* Configure the uSD device */
  if(BSP_SD_Init() == MSD_OK)
 80114fc:	f7fc f900 	bl	800d700 <BSP_SD_Init>
 8011500:	4603      	mov	r3, r0
 8011502:	2b00      	cmp	r3, #0
 8011504:	d107      	bne.n	8011516 <SD_initialize+0x2a>
  {
    Stat &= ~STA_NOINIT;
 8011506:	4b07      	ldr	r3, [pc, #28]	; (8011524 <SD_initialize+0x38>)
 8011508:	781b      	ldrb	r3, [r3, #0]
 801150a:	b2db      	uxtb	r3, r3
 801150c:	f023 0301 	bic.w	r3, r3, #1
 8011510:	b2da      	uxtb	r2, r3
 8011512:	4b04      	ldr	r3, [pc, #16]	; (8011524 <SD_initialize+0x38>)
 8011514:	701a      	strb	r2, [r3, #0]
  }

  return Stat;
 8011516:	4b03      	ldr	r3, [pc, #12]	; (8011524 <SD_initialize+0x38>)
 8011518:	781b      	ldrb	r3, [r3, #0]
 801151a:	b2db      	uxtb	r3, r3
}
 801151c:	4618      	mov	r0, r3
 801151e:	3708      	adds	r7, #8
 8011520:	46bd      	mov	sp, r7
 8011522:	bd80      	pop	{r7, pc}
 8011524:	20000122 	.word	0x20000122

08011528 <SD_status>:
  * @brief  Gets Disk Status
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
 8011528:	b580      	push	{r7, lr}
 801152a:	b082      	sub	sp, #8
 801152c:	af00      	add	r7, sp, #0
 801152e:	4603      	mov	r3, r0
 8011530:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 8011532:	4b0b      	ldr	r3, [pc, #44]	; (8011560 <SD_status+0x38>)
 8011534:	2201      	movs	r2, #1
 8011536:	701a      	strb	r2, [r3, #0]

  if(BSP_SD_GetCardState() == MSD_OK)
 8011538:	f7fc f944 	bl	800d7c4 <BSP_SD_GetCardState>
 801153c:	4603      	mov	r3, r0
 801153e:	2b00      	cmp	r3, #0
 8011540:	d107      	bne.n	8011552 <SD_status+0x2a>
  {
    Stat &= ~STA_NOINIT;
 8011542:	4b07      	ldr	r3, [pc, #28]	; (8011560 <SD_status+0x38>)
 8011544:	781b      	ldrb	r3, [r3, #0]
 8011546:	b2db      	uxtb	r3, r3
 8011548:	f023 0301 	bic.w	r3, r3, #1
 801154c:	b2da      	uxtb	r2, r3
 801154e:	4b04      	ldr	r3, [pc, #16]	; (8011560 <SD_status+0x38>)
 8011550:	701a      	strb	r2, [r3, #0]
  }
  
  return Stat;
 8011552:	4b03      	ldr	r3, [pc, #12]	; (8011560 <SD_status+0x38>)
 8011554:	781b      	ldrb	r3, [r3, #0]
 8011556:	b2db      	uxtb	r3, r3
}
 8011558:	4618      	mov	r0, r3
 801155a:	3708      	adds	r7, #8
 801155c:	46bd      	mov	sp, r7
 801155e:	bd80      	pop	{r7, pc}
 8011560:	20000122 	.word	0x20000122

08011564 <SD_read>:
  * @param  sector: Sector address (LBA)
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */
DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 8011564:	b580      	push	{r7, lr}
 8011566:	b086      	sub	sp, #24
 8011568:	af00      	add	r7, sp, #0
 801156a:	60b9      	str	r1, [r7, #8]
 801156c:	607a      	str	r2, [r7, #4]
 801156e:	603b      	str	r3, [r7, #0]
 8011570:	4603      	mov	r3, r0
 8011572:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 8011574:	2301      	movs	r3, #1
 8011576:	75fb      	strb	r3, [r7, #23]
  uint32_t timeout = 100000;
 8011578:	4b0f      	ldr	r3, [pc, #60]	; (80115b8 <SD_read+0x54>)
 801157a:	613b      	str	r3, [r7, #16]

  if(BSP_SD_ReadBlocks((uint32_t*)buff, 
 801157c:	4b0f      	ldr	r3, [pc, #60]	; (80115bc <SD_read+0x58>)
 801157e:	683a      	ldr	r2, [r7, #0]
 8011580:	6879      	ldr	r1, [r7, #4]
 8011582:	68b8      	ldr	r0, [r7, #8]
 8011584:	f7fc f8e2 	bl	800d74c <BSP_SD_ReadBlocks>
 8011588:	4603      	mov	r3, r0
 801158a:	2b00      	cmp	r3, #0
 801158c:	d10e      	bne.n	80115ac <SD_read+0x48>
                       (uint32_t) (sector), 
                       count, SD_DATATIMEOUT) == MSD_OK)
  {
    while(BSP_SD_GetCardState()!= MSD_OK)
 801158e:	e006      	b.n	801159e <SD_read+0x3a>
    {
      if (timeout-- == 0)
 8011590:	693b      	ldr	r3, [r7, #16]
 8011592:	1e5a      	subs	r2, r3, #1
 8011594:	613a      	str	r2, [r7, #16]
 8011596:	2b00      	cmp	r3, #0
 8011598:	d101      	bne.n	801159e <SD_read+0x3a>
      {
        return RES_ERROR;
 801159a:	2301      	movs	r3, #1
 801159c:	e007      	b.n	80115ae <SD_read+0x4a>
    while(BSP_SD_GetCardState()!= MSD_OK)
 801159e:	f7fc f911 	bl	800d7c4 <BSP_SD_GetCardState>
 80115a2:	4603      	mov	r3, r0
 80115a4:	2b00      	cmp	r3, #0
 80115a6:	d1f3      	bne.n	8011590 <SD_read+0x2c>
      }
    }
    res = RES_OK;
 80115a8:	2300      	movs	r3, #0
 80115aa:	75fb      	strb	r3, [r7, #23]
  }
  
  return res;
 80115ac:	7dfb      	ldrb	r3, [r7, #23]
}
 80115ae:	4618      	mov	r0, r3
 80115b0:	3718      	adds	r7, #24
 80115b2:	46bd      	mov	sp, r7
 80115b4:	bd80      	pop	{r7, pc}
 80115b6:	bf00      	nop
 80115b8:	000186a0 	.word	0x000186a0
 80115bc:	05f5e100 	.word	0x05f5e100

080115c0 <SD_write>:
  * @param  count: Number of sectors to write (1..128)
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1
DRESULT SD_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 80115c0:	b580      	push	{r7, lr}
 80115c2:	b086      	sub	sp, #24
 80115c4:	af00      	add	r7, sp, #0
 80115c6:	60b9      	str	r1, [r7, #8]
 80115c8:	607a      	str	r2, [r7, #4]
 80115ca:	603b      	str	r3, [r7, #0]
 80115cc:	4603      	mov	r3, r0
 80115ce:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 80115d0:	2301      	movs	r3, #1
 80115d2:	75fb      	strb	r3, [r7, #23]
  uint32_t timeout = 100000;
 80115d4:	4b0f      	ldr	r3, [pc, #60]	; (8011614 <SD_write+0x54>)
 80115d6:	613b      	str	r3, [r7, #16]

  if(BSP_SD_WriteBlocks((uint32_t*)buff, 
 80115d8:	4b0f      	ldr	r3, [pc, #60]	; (8011618 <SD_write+0x58>)
 80115da:	683a      	ldr	r2, [r7, #0]
 80115dc:	6879      	ldr	r1, [r7, #4]
 80115de:	68b8      	ldr	r0, [r7, #8]
 80115e0:	f7fc f8d2 	bl	800d788 <BSP_SD_WriteBlocks>
 80115e4:	4603      	mov	r3, r0
 80115e6:	2b00      	cmp	r3, #0
 80115e8:	d10e      	bne.n	8011608 <SD_write+0x48>
                        (uint32_t)(sector), 
                        count, SD_DATATIMEOUT) == MSD_OK)
  {
    while(BSP_SD_GetCardState()!= MSD_OK)
 80115ea:	e006      	b.n	80115fa <SD_write+0x3a>
    {
      if (timeout-- == 0)
 80115ec:	693b      	ldr	r3, [r7, #16]
 80115ee:	1e5a      	subs	r2, r3, #1
 80115f0:	613a      	str	r2, [r7, #16]
 80115f2:	2b00      	cmp	r3, #0
 80115f4:	d101      	bne.n	80115fa <SD_write+0x3a>
      {
        return RES_ERROR;
 80115f6:	2301      	movs	r3, #1
 80115f8:	e007      	b.n	801160a <SD_write+0x4a>
    while(BSP_SD_GetCardState()!= MSD_OK)
 80115fa:	f7fc f8e3 	bl	800d7c4 <BSP_SD_GetCardState>
 80115fe:	4603      	mov	r3, r0
 8011600:	2b00      	cmp	r3, #0
 8011602:	d1f3      	bne.n	80115ec <SD_write+0x2c>
      }
    }    
    res = RES_OK;
 8011604:	2300      	movs	r3, #0
 8011606:	75fb      	strb	r3, [r7, #23]
  }
  
  return res;
 8011608:	7dfb      	ldrb	r3, [r7, #23]
}
 801160a:	4618      	mov	r0, r3
 801160c:	3718      	adds	r7, #24
 801160e:	46bd      	mov	sp, r7
 8011610:	bd80      	pop	{r7, pc}
 8011612:	bf00      	nop
 8011614:	000186a0 	.word	0x000186a0
 8011618:	05f5e100 	.word	0x05f5e100

0801161c <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 801161c:	b580      	push	{r7, lr}
 801161e:	b08c      	sub	sp, #48	; 0x30
 8011620:	af00      	add	r7, sp, #0
 8011622:	4603      	mov	r3, r0
 8011624:	603a      	str	r2, [r7, #0]
 8011626:	71fb      	strb	r3, [r7, #7]
 8011628:	460b      	mov	r3, r1
 801162a:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 801162c:	2301      	movs	r3, #1
 801162e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  BSP_SD_CardInfo CardInfo;
  
  if (Stat & STA_NOINIT) return RES_NOTRDY;
 8011632:	4b24      	ldr	r3, [pc, #144]	; (80116c4 <SD_ioctl+0xa8>)
 8011634:	781b      	ldrb	r3, [r3, #0]
 8011636:	b2db      	uxtb	r3, r3
 8011638:	f003 0301 	and.w	r3, r3, #1
 801163c:	2b00      	cmp	r3, #0
 801163e:	d001      	beq.n	8011644 <SD_ioctl+0x28>
 8011640:	2303      	movs	r3, #3
 8011642:	e03b      	b.n	80116bc <SD_ioctl+0xa0>
  
  switch (cmd)
 8011644:	79bb      	ldrb	r3, [r7, #6]
 8011646:	2b03      	cmp	r3, #3
 8011648:	d833      	bhi.n	80116b2 <SD_ioctl+0x96>
 801164a:	a201      	add	r2, pc, #4	; (adr r2, 8011650 <SD_ioctl+0x34>)
 801164c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011650:	08011661 	.word	0x08011661
 8011654:	08011669 	.word	0x08011669
 8011658:	08011681 	.word	0x08011681
 801165c:	0801169b 	.word	0x0801169b
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC :
    res = RES_OK;
 8011660:	2300      	movs	r3, #0
 8011662:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 8011666:	e027      	b.n	80116b8 <SD_ioctl+0x9c>
  
  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    BSP_SD_GetCardInfo(&CardInfo);
 8011668:	f107 030c 	add.w	r3, r7, #12
 801166c:	4618      	mov	r0, r3
 801166e:	f7fc f8b9 	bl	800d7e4 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 8011672:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8011674:	683b      	ldr	r3, [r7, #0]
 8011676:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 8011678:	2300      	movs	r3, #0
 801167a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 801167e:	e01b      	b.n	80116b8 <SD_ioctl+0x9c>
  
  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 8011680:	f107 030c 	add.w	r3, r7, #12
 8011684:	4618      	mov	r0, r3
 8011686:	f7fc f8ad 	bl	800d7e4 <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 801168a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801168c:	b29a      	uxth	r2, r3
 801168e:	683b      	ldr	r3, [r7, #0]
 8011690:	801a      	strh	r2, [r3, #0]
    res = RES_OK;
 8011692:	2300      	movs	r3, #0
 8011694:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 8011698:	e00e      	b.n	80116b8 <SD_ioctl+0x9c>
  
  /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 801169a:	f107 030c 	add.w	r3, r7, #12
 801169e:	4618      	mov	r0, r3
 80116a0:	f7fc f8a0 	bl	800d7e4 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize;
 80116a4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80116a6:	683b      	ldr	r3, [r7, #0]
 80116a8:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 80116aa:	2300      	movs	r3, #0
 80116ac:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 80116b0:	e002      	b.n	80116b8 <SD_ioctl+0x9c>
  
  default:
    res = RES_PARERR;
 80116b2:	2304      	movs	r3, #4
 80116b4:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  }
  
  return res;
 80116b8:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 80116bc:	4618      	mov	r0, r3
 80116be:	3730      	adds	r7, #48	; 0x30
 80116c0:	46bd      	mov	sp, r7
 80116c2:	bd80      	pop	{r7, pc}
 80116c4:	20000122 	.word	0x20000122

080116c8 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 80116c8:	b580      	push	{r7, lr}
 80116ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 80116cc:	2200      	movs	r2, #0
 80116ce:	490e      	ldr	r1, [pc, #56]	; (8011708 <MX_USB_DEVICE_Init+0x40>)
 80116d0:	480e      	ldr	r0, [pc, #56]	; (801170c <MX_USB_DEVICE_Init+0x44>)
 80116d2:	f7fc fa5b 	bl	800db8c <USBD_Init>
 80116d6:	4603      	mov	r3, r0
 80116d8:	2b00      	cmp	r3, #0
 80116da:	d001      	beq.n	80116e0 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 80116dc:	f7f1 fda4 	bl	8003228 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_HID) != USBD_OK)
 80116e0:	490b      	ldr	r1, [pc, #44]	; (8011710 <MX_USB_DEVICE_Init+0x48>)
 80116e2:	480a      	ldr	r0, [pc, #40]	; (801170c <MX_USB_DEVICE_Init+0x44>)
 80116e4:	f7fc fa7d 	bl	800dbe2 <USBD_RegisterClass>
 80116e8:	4603      	mov	r3, r0
 80116ea:	2b00      	cmp	r3, #0
 80116ec:	d001      	beq.n	80116f2 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 80116ee:	f7f1 fd9b 	bl	8003228 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 80116f2:	4806      	ldr	r0, [pc, #24]	; (801170c <MX_USB_DEVICE_Init+0x44>)
 80116f4:	f7fc fa8e 	bl	800dc14 <USBD_Start>
 80116f8:	4603      	mov	r3, r0
 80116fa:	2b00      	cmp	r3, #0
 80116fc:	d001      	beq.n	8011702 <MX_USB_DEVICE_Init+0x3a>
  {
    Error_Handler();
 80116fe:	f7f1 fd93 	bl	8003228 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8011702:	bf00      	nop
 8011704:	bd80      	pop	{r7, pc}
 8011706:	bf00      	nop
 8011708:	20000124 	.word	0x20000124
 801170c:	20000ea8 	.word	0x20000ea8
 8011710:	2000001c 	.word	0x2000001c

08011714 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8011714:	b480      	push	{r7}
 8011716:	b083      	sub	sp, #12
 8011718:	af00      	add	r7, sp, #0
 801171a:	4603      	mov	r3, r0
 801171c:	6039      	str	r1, [r7, #0]
 801171e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 8011720:	683b      	ldr	r3, [r7, #0]
 8011722:	2212      	movs	r2, #18
 8011724:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 8011726:	4b03      	ldr	r3, [pc, #12]	; (8011734 <USBD_FS_DeviceDescriptor+0x20>)
}
 8011728:	4618      	mov	r0, r3
 801172a:	370c      	adds	r7, #12
 801172c:	46bd      	mov	sp, r7
 801172e:	bc80      	pop	{r7}
 8011730:	4770      	bx	lr
 8011732:	bf00      	nop
 8011734:	20000140 	.word	0x20000140

08011738 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8011738:	b480      	push	{r7}
 801173a:	b083      	sub	sp, #12
 801173c:	af00      	add	r7, sp, #0
 801173e:	4603      	mov	r3, r0
 8011740:	6039      	str	r1, [r7, #0]
 8011742:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8011744:	683b      	ldr	r3, [r7, #0]
 8011746:	2204      	movs	r2, #4
 8011748:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 801174a:	4b03      	ldr	r3, [pc, #12]	; (8011758 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 801174c:	4618      	mov	r0, r3
 801174e:	370c      	adds	r7, #12
 8011750:	46bd      	mov	sp, r7
 8011752:	bc80      	pop	{r7}
 8011754:	4770      	bx	lr
 8011756:	bf00      	nop
 8011758:	20000154 	.word	0x20000154

0801175c <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 801175c:	b580      	push	{r7, lr}
 801175e:	b082      	sub	sp, #8
 8011760:	af00      	add	r7, sp, #0
 8011762:	4603      	mov	r3, r0
 8011764:	6039      	str	r1, [r7, #0]
 8011766:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8011768:	79fb      	ldrb	r3, [r7, #7]
 801176a:	2b00      	cmp	r3, #0
 801176c:	d105      	bne.n	801177a <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 801176e:	683a      	ldr	r2, [r7, #0]
 8011770:	4907      	ldr	r1, [pc, #28]	; (8011790 <USBD_FS_ProductStrDescriptor+0x34>)
 8011772:	4808      	ldr	r0, [pc, #32]	; (8011794 <USBD_FS_ProductStrDescriptor+0x38>)
 8011774:	f7fd f9c6 	bl	800eb04 <USBD_GetString>
 8011778:	e004      	b.n	8011784 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 801177a:	683a      	ldr	r2, [r7, #0]
 801177c:	4904      	ldr	r1, [pc, #16]	; (8011790 <USBD_FS_ProductStrDescriptor+0x34>)
 801177e:	4805      	ldr	r0, [pc, #20]	; (8011794 <USBD_FS_ProductStrDescriptor+0x38>)
 8011780:	f7fd f9c0 	bl	800eb04 <USBD_GetString>
  }
  return USBD_StrDesc;
 8011784:	4b02      	ldr	r3, [pc, #8]	; (8011790 <USBD_FS_ProductStrDescriptor+0x34>)
}
 8011786:	4618      	mov	r0, r3
 8011788:	3708      	adds	r7, #8
 801178a:	46bd      	mov	sp, r7
 801178c:	bd80      	pop	{r7, pc}
 801178e:	bf00      	nop
 8011790:	2000116c 	.word	0x2000116c
 8011794:	08015038 	.word	0x08015038

08011798 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8011798:	b580      	push	{r7, lr}
 801179a:	b082      	sub	sp, #8
 801179c:	af00      	add	r7, sp, #0
 801179e:	4603      	mov	r3, r0
 80117a0:	6039      	str	r1, [r7, #0]
 80117a2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 80117a4:	683a      	ldr	r2, [r7, #0]
 80117a6:	4904      	ldr	r1, [pc, #16]	; (80117b8 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 80117a8:	4804      	ldr	r0, [pc, #16]	; (80117bc <USBD_FS_ManufacturerStrDescriptor+0x24>)
 80117aa:	f7fd f9ab 	bl	800eb04 <USBD_GetString>
  return USBD_StrDesc;
 80117ae:	4b02      	ldr	r3, [pc, #8]	; (80117b8 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 80117b0:	4618      	mov	r0, r3
 80117b2:	3708      	adds	r7, #8
 80117b4:	46bd      	mov	sp, r7
 80117b6:	bd80      	pop	{r7, pc}
 80117b8:	2000116c 	.word	0x2000116c
 80117bc:	08015050 	.word	0x08015050

080117c0 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80117c0:	b580      	push	{r7, lr}
 80117c2:	b082      	sub	sp, #8
 80117c4:	af00      	add	r7, sp, #0
 80117c6:	4603      	mov	r3, r0
 80117c8:	6039      	str	r1, [r7, #0]
 80117ca:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 80117cc:	683b      	ldr	r3, [r7, #0]
 80117ce:	221a      	movs	r2, #26
 80117d0:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 80117d2:	f000 f843 	bl	801185c <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 80117d6:	4b02      	ldr	r3, [pc, #8]	; (80117e0 <USBD_FS_SerialStrDescriptor+0x20>)
}
 80117d8:	4618      	mov	r0, r3
 80117da:	3708      	adds	r7, #8
 80117dc:	46bd      	mov	sp, r7
 80117de:	bd80      	pop	{r7, pc}
 80117e0:	20000158 	.word	0x20000158

080117e4 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80117e4:	b580      	push	{r7, lr}
 80117e6:	b082      	sub	sp, #8
 80117e8:	af00      	add	r7, sp, #0
 80117ea:	4603      	mov	r3, r0
 80117ec:	6039      	str	r1, [r7, #0]
 80117ee:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 80117f0:	79fb      	ldrb	r3, [r7, #7]
 80117f2:	2b00      	cmp	r3, #0
 80117f4:	d105      	bne.n	8011802 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 80117f6:	683a      	ldr	r2, [r7, #0]
 80117f8:	4907      	ldr	r1, [pc, #28]	; (8011818 <USBD_FS_ConfigStrDescriptor+0x34>)
 80117fa:	4808      	ldr	r0, [pc, #32]	; (801181c <USBD_FS_ConfigStrDescriptor+0x38>)
 80117fc:	f7fd f982 	bl	800eb04 <USBD_GetString>
 8011800:	e004      	b.n	801180c <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8011802:	683a      	ldr	r2, [r7, #0]
 8011804:	4904      	ldr	r1, [pc, #16]	; (8011818 <USBD_FS_ConfigStrDescriptor+0x34>)
 8011806:	4805      	ldr	r0, [pc, #20]	; (801181c <USBD_FS_ConfigStrDescriptor+0x38>)
 8011808:	f7fd f97c 	bl	800eb04 <USBD_GetString>
  }
  return USBD_StrDesc;
 801180c:	4b02      	ldr	r3, [pc, #8]	; (8011818 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 801180e:	4618      	mov	r0, r3
 8011810:	3708      	adds	r7, #8
 8011812:	46bd      	mov	sp, r7
 8011814:	bd80      	pop	{r7, pc}
 8011816:	bf00      	nop
 8011818:	2000116c 	.word	0x2000116c
 801181c:	08015064 	.word	0x08015064

08011820 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8011820:	b580      	push	{r7, lr}
 8011822:	b082      	sub	sp, #8
 8011824:	af00      	add	r7, sp, #0
 8011826:	4603      	mov	r3, r0
 8011828:	6039      	str	r1, [r7, #0]
 801182a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 801182c:	79fb      	ldrb	r3, [r7, #7]
 801182e:	2b00      	cmp	r3, #0
 8011830:	d105      	bne.n	801183e <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8011832:	683a      	ldr	r2, [r7, #0]
 8011834:	4907      	ldr	r1, [pc, #28]	; (8011854 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8011836:	4808      	ldr	r0, [pc, #32]	; (8011858 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8011838:	f7fd f964 	bl	800eb04 <USBD_GetString>
 801183c:	e004      	b.n	8011848 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 801183e:	683a      	ldr	r2, [r7, #0]
 8011840:	4904      	ldr	r1, [pc, #16]	; (8011854 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8011842:	4805      	ldr	r0, [pc, #20]	; (8011858 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8011844:	f7fd f95e 	bl	800eb04 <USBD_GetString>
  }
  return USBD_StrDesc;
 8011848:	4b02      	ldr	r3, [pc, #8]	; (8011854 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 801184a:	4618      	mov	r0, r3
 801184c:	3708      	adds	r7, #8
 801184e:	46bd      	mov	sp, r7
 8011850:	bd80      	pop	{r7, pc}
 8011852:	bf00      	nop
 8011854:	2000116c 	.word	0x2000116c
 8011858:	08015070 	.word	0x08015070

0801185c <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 801185c:	b580      	push	{r7, lr}
 801185e:	b084      	sub	sp, #16
 8011860:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8011862:	4b0f      	ldr	r3, [pc, #60]	; (80118a0 <Get_SerialNum+0x44>)
 8011864:	681b      	ldr	r3, [r3, #0]
 8011866:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8011868:	4b0e      	ldr	r3, [pc, #56]	; (80118a4 <Get_SerialNum+0x48>)
 801186a:	681b      	ldr	r3, [r3, #0]
 801186c:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 801186e:	4b0e      	ldr	r3, [pc, #56]	; (80118a8 <Get_SerialNum+0x4c>)
 8011870:	681b      	ldr	r3, [r3, #0]
 8011872:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8011874:	68fa      	ldr	r2, [r7, #12]
 8011876:	687b      	ldr	r3, [r7, #4]
 8011878:	4413      	add	r3, r2
 801187a:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 801187c:	68fb      	ldr	r3, [r7, #12]
 801187e:	2b00      	cmp	r3, #0
 8011880:	d009      	beq.n	8011896 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8011882:	2208      	movs	r2, #8
 8011884:	4909      	ldr	r1, [pc, #36]	; (80118ac <Get_SerialNum+0x50>)
 8011886:	68f8      	ldr	r0, [r7, #12]
 8011888:	f000 f814 	bl	80118b4 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 801188c:	2204      	movs	r2, #4
 801188e:	4908      	ldr	r1, [pc, #32]	; (80118b0 <Get_SerialNum+0x54>)
 8011890:	68b8      	ldr	r0, [r7, #8]
 8011892:	f000 f80f 	bl	80118b4 <IntToUnicode>
  }
}
 8011896:	bf00      	nop
 8011898:	3710      	adds	r7, #16
 801189a:	46bd      	mov	sp, r7
 801189c:	bd80      	pop	{r7, pc}
 801189e:	bf00      	nop
 80118a0:	1ffff7e8 	.word	0x1ffff7e8
 80118a4:	1ffff7ec 	.word	0x1ffff7ec
 80118a8:	1ffff7f0 	.word	0x1ffff7f0
 80118ac:	2000015a 	.word	0x2000015a
 80118b0:	2000016a 	.word	0x2000016a

080118b4 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 80118b4:	b480      	push	{r7}
 80118b6:	b087      	sub	sp, #28
 80118b8:	af00      	add	r7, sp, #0
 80118ba:	60f8      	str	r0, [r7, #12]
 80118bc:	60b9      	str	r1, [r7, #8]
 80118be:	4613      	mov	r3, r2
 80118c0:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 80118c2:	2300      	movs	r3, #0
 80118c4:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 80118c6:	2300      	movs	r3, #0
 80118c8:	75fb      	strb	r3, [r7, #23]
 80118ca:	e027      	b.n	801191c <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 80118cc:	68fb      	ldr	r3, [r7, #12]
 80118ce:	0f1b      	lsrs	r3, r3, #28
 80118d0:	2b09      	cmp	r3, #9
 80118d2:	d80b      	bhi.n	80118ec <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 80118d4:	68fb      	ldr	r3, [r7, #12]
 80118d6:	0f1b      	lsrs	r3, r3, #28
 80118d8:	b2da      	uxtb	r2, r3
 80118da:	7dfb      	ldrb	r3, [r7, #23]
 80118dc:	005b      	lsls	r3, r3, #1
 80118de:	4619      	mov	r1, r3
 80118e0:	68bb      	ldr	r3, [r7, #8]
 80118e2:	440b      	add	r3, r1
 80118e4:	3230      	adds	r2, #48	; 0x30
 80118e6:	b2d2      	uxtb	r2, r2
 80118e8:	701a      	strb	r2, [r3, #0]
 80118ea:	e00a      	b.n	8011902 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 80118ec:	68fb      	ldr	r3, [r7, #12]
 80118ee:	0f1b      	lsrs	r3, r3, #28
 80118f0:	b2da      	uxtb	r2, r3
 80118f2:	7dfb      	ldrb	r3, [r7, #23]
 80118f4:	005b      	lsls	r3, r3, #1
 80118f6:	4619      	mov	r1, r3
 80118f8:	68bb      	ldr	r3, [r7, #8]
 80118fa:	440b      	add	r3, r1
 80118fc:	3237      	adds	r2, #55	; 0x37
 80118fe:	b2d2      	uxtb	r2, r2
 8011900:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 8011902:	68fb      	ldr	r3, [r7, #12]
 8011904:	011b      	lsls	r3, r3, #4
 8011906:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8011908:	7dfb      	ldrb	r3, [r7, #23]
 801190a:	005b      	lsls	r3, r3, #1
 801190c:	3301      	adds	r3, #1
 801190e:	68ba      	ldr	r2, [r7, #8]
 8011910:	4413      	add	r3, r2
 8011912:	2200      	movs	r2, #0
 8011914:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 8011916:	7dfb      	ldrb	r3, [r7, #23]
 8011918:	3301      	adds	r3, #1
 801191a:	75fb      	strb	r3, [r7, #23]
 801191c:	7dfa      	ldrb	r2, [r7, #23]
 801191e:	79fb      	ldrb	r3, [r7, #7]
 8011920:	429a      	cmp	r2, r3
 8011922:	d3d3      	bcc.n	80118cc <IntToUnicode+0x18>
  }
}
 8011924:	bf00      	nop
 8011926:	bf00      	nop
 8011928:	371c      	adds	r7, #28
 801192a:	46bd      	mov	sp, r7
 801192c:	bc80      	pop	{r7}
 801192e:	4770      	bx	lr

08011930 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8011930:	b580      	push	{r7, lr}
 8011932:	b084      	sub	sp, #16
 8011934:	af00      	add	r7, sp, #0
 8011936:	6078      	str	r0, [r7, #4]
  if(pcdHandle->Instance==USB)
 8011938:	687b      	ldr	r3, [r7, #4]
 801193a:	681b      	ldr	r3, [r3, #0]
 801193c:	4a0d      	ldr	r2, [pc, #52]	; (8011974 <HAL_PCD_MspInit+0x44>)
 801193e:	4293      	cmp	r3, r2
 8011940:	d113      	bne.n	801196a <HAL_PCD_MspInit+0x3a>
  {
  /* USER CODE BEGIN USB_MspInit 0 */

  /* USER CODE END USB_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 8011942:	4b0d      	ldr	r3, [pc, #52]	; (8011978 <HAL_PCD_MspInit+0x48>)
 8011944:	69db      	ldr	r3, [r3, #28]
 8011946:	4a0c      	ldr	r2, [pc, #48]	; (8011978 <HAL_PCD_MspInit+0x48>)
 8011948:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 801194c:	61d3      	str	r3, [r2, #28]
 801194e:	4b0a      	ldr	r3, [pc, #40]	; (8011978 <HAL_PCD_MspInit+0x48>)
 8011950:	69db      	ldr	r3, [r3, #28]
 8011952:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8011956:	60fb      	str	r3, [r7, #12]
 8011958:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_LP_CAN1_RX0_IRQn, 0, 0);
 801195a:	2200      	movs	r2, #0
 801195c:	2100      	movs	r1, #0
 801195e:	2014      	movs	r0, #20
 8011960:	f7f2 fcb5 	bl	80042ce <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_CAN1_RX0_IRQn);
 8011964:	2014      	movs	r0, #20
 8011966:	f7f2 fcce 	bl	8004306 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 801196a:	bf00      	nop
 801196c:	3710      	adds	r7, #16
 801196e:	46bd      	mov	sp, r7
 8011970:	bd80      	pop	{r7, pc}
 8011972:	bf00      	nop
 8011974:	40005c00 	.word	0x40005c00
 8011978:	40021000 	.word	0x40021000

0801197c <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801197c:	b580      	push	{r7, lr}
 801197e:	b082      	sub	sp, #8
 8011980:	af00      	add	r7, sp, #0
 8011982:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8011984:	687b      	ldr	r3, [r7, #4]
 8011986:	f8d3 22ec 	ldr.w	r2, [r3, #748]	; 0x2ec
 801198a:	687b      	ldr	r3, [r7, #4]
 801198c:	f503 732c 	add.w	r3, r3, #688	; 0x2b0
 8011990:	4619      	mov	r1, r3
 8011992:	4610      	mov	r0, r2
 8011994:	f7fc f986 	bl	800dca4 <USBD_LL_SetupStage>
}
 8011998:	bf00      	nop
 801199a:	3708      	adds	r7, #8
 801199c:	46bd      	mov	sp, r7
 801199e:	bd80      	pop	{r7, pc}

080119a0 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80119a0:	b580      	push	{r7, lr}
 80119a2:	b082      	sub	sp, #8
 80119a4:	af00      	add	r7, sp, #0
 80119a6:	6078      	str	r0, [r7, #4]
 80119a8:	460b      	mov	r3, r1
 80119aa:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 80119ac:	687b      	ldr	r3, [r7, #4]
 80119ae:	f8d3 02ec 	ldr.w	r0, [r3, #748]	; 0x2ec
 80119b2:	78fa      	ldrb	r2, [r7, #3]
 80119b4:	6879      	ldr	r1, [r7, #4]
 80119b6:	4613      	mov	r3, r2
 80119b8:	009b      	lsls	r3, r3, #2
 80119ba:	4413      	add	r3, r2
 80119bc:	00db      	lsls	r3, r3, #3
 80119be:	440b      	add	r3, r1
 80119c0:	f503 73be 	add.w	r3, r3, #380	; 0x17c
 80119c4:	681a      	ldr	r2, [r3, #0]
 80119c6:	78fb      	ldrb	r3, [r7, #3]
 80119c8:	4619      	mov	r1, r3
 80119ca:	f7fc f9b8 	bl	800dd3e <USBD_LL_DataOutStage>
}
 80119ce:	bf00      	nop
 80119d0:	3708      	adds	r7, #8
 80119d2:	46bd      	mov	sp, r7
 80119d4:	bd80      	pop	{r7, pc}

080119d6 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80119d6:	b580      	push	{r7, lr}
 80119d8:	b082      	sub	sp, #8
 80119da:	af00      	add	r7, sp, #0
 80119dc:	6078      	str	r0, [r7, #4]
 80119de:	460b      	mov	r3, r1
 80119e0:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 80119e2:	687b      	ldr	r3, [r7, #4]
 80119e4:	f8d3 02ec 	ldr.w	r0, [r3, #748]	; 0x2ec
 80119e8:	78fa      	ldrb	r2, [r7, #3]
 80119ea:	6879      	ldr	r1, [r7, #4]
 80119ec:	4613      	mov	r3, r2
 80119ee:	009b      	lsls	r3, r3, #2
 80119f0:	4413      	add	r3, r2
 80119f2:	00db      	lsls	r3, r3, #3
 80119f4:	440b      	add	r3, r1
 80119f6:	333c      	adds	r3, #60	; 0x3c
 80119f8:	681a      	ldr	r2, [r3, #0]
 80119fa:	78fb      	ldrb	r3, [r7, #3]
 80119fc:	4619      	mov	r1, r3
 80119fe:	f7fc fa0f 	bl	800de20 <USBD_LL_DataInStage>
}
 8011a02:	bf00      	nop
 8011a04:	3708      	adds	r7, #8
 8011a06:	46bd      	mov	sp, r7
 8011a08:	bd80      	pop	{r7, pc}

08011a0a <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8011a0a:	b580      	push	{r7, lr}
 8011a0c:	b082      	sub	sp, #8
 8011a0e:	af00      	add	r7, sp, #0
 8011a10:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8011a12:	687b      	ldr	r3, [r7, #4]
 8011a14:	f8d3 32ec 	ldr.w	r3, [r3, #748]	; 0x2ec
 8011a18:	4618      	mov	r0, r3
 8011a1a:	f7fc fb1f 	bl	800e05c <USBD_LL_SOF>
}
 8011a1e:	bf00      	nop
 8011a20:	3708      	adds	r7, #8
 8011a22:	46bd      	mov	sp, r7
 8011a24:	bd80      	pop	{r7, pc}

08011a26 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8011a26:	b580      	push	{r7, lr}
 8011a28:	b084      	sub	sp, #16
 8011a2a:	af00      	add	r7, sp, #0
 8011a2c:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8011a2e:	2301      	movs	r3, #1
 8011a30:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 8011a32:	687b      	ldr	r3, [r7, #4]
 8011a34:	689b      	ldr	r3, [r3, #8]
 8011a36:	2b02      	cmp	r3, #2
 8011a38:	d001      	beq.n	8011a3e <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 8011a3a:	f7f1 fbf5 	bl	8003228 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8011a3e:	687b      	ldr	r3, [r7, #4]
 8011a40:	f8d3 32ec 	ldr.w	r3, [r3, #748]	; 0x2ec
 8011a44:	7bfa      	ldrb	r2, [r7, #15]
 8011a46:	4611      	mov	r1, r2
 8011a48:	4618      	mov	r0, r3
 8011a4a:	f7fc facf 	bl	800dfec <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8011a4e:	687b      	ldr	r3, [r7, #4]
 8011a50:	f8d3 32ec 	ldr.w	r3, [r3, #748]	; 0x2ec
 8011a54:	4618      	mov	r0, r3
 8011a56:	f7fc fa88 	bl	800df6a <USBD_LL_Reset>
}
 8011a5a:	bf00      	nop
 8011a5c:	3710      	adds	r7, #16
 8011a5e:	46bd      	mov	sp, r7
 8011a60:	bd80      	pop	{r7, pc}
	...

08011a64 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8011a64:	b580      	push	{r7, lr}
 8011a66:	b082      	sub	sp, #8
 8011a68:	af00      	add	r7, sp, #0
 8011a6a:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8011a6c:	687b      	ldr	r3, [r7, #4]
 8011a6e:	f8d3 32ec 	ldr.w	r3, [r3, #748]	; 0x2ec
 8011a72:	4618      	mov	r0, r3
 8011a74:	f7fc fac9 	bl	800e00a <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8011a78:	687b      	ldr	r3, [r7, #4]
 8011a7a:	699b      	ldr	r3, [r3, #24]
 8011a7c:	2b00      	cmp	r3, #0
 8011a7e:	d005      	beq.n	8011a8c <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8011a80:	4b04      	ldr	r3, [pc, #16]	; (8011a94 <HAL_PCD_SuspendCallback+0x30>)
 8011a82:	691b      	ldr	r3, [r3, #16]
 8011a84:	4a03      	ldr	r2, [pc, #12]	; (8011a94 <HAL_PCD_SuspendCallback+0x30>)
 8011a86:	f043 0306 	orr.w	r3, r3, #6
 8011a8a:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8011a8c:	bf00      	nop
 8011a8e:	3708      	adds	r7, #8
 8011a90:	46bd      	mov	sp, r7
 8011a92:	bd80      	pop	{r7, pc}
 8011a94:	e000ed00 	.word	0xe000ed00

08011a98 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8011a98:	b580      	push	{r7, lr}
 8011a9a:	b082      	sub	sp, #8
 8011a9c:	af00      	add	r7, sp, #0
 8011a9e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8011aa0:	687b      	ldr	r3, [r7, #4]
 8011aa2:	f8d3 32ec 	ldr.w	r3, [r3, #748]	; 0x2ec
 8011aa6:	4618      	mov	r0, r3
 8011aa8:	f7fc fac3 	bl	800e032 <USBD_LL_Resume>
}
 8011aac:	bf00      	nop
 8011aae:	3708      	adds	r7, #8
 8011ab0:	46bd      	mov	sp, r7
 8011ab2:	bd80      	pop	{r7, pc}

08011ab4 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8011ab4:	b580      	push	{r7, lr}
 8011ab6:	b082      	sub	sp, #8
 8011ab8:	af00      	add	r7, sp, #0
 8011aba:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  /* Link the driver to the stack. */
  hpcd_USB_FS.pData = pdev;
 8011abc:	4a1f      	ldr	r2, [pc, #124]	; (8011b3c <USBD_LL_Init+0x88>)
 8011abe:	687b      	ldr	r3, [r7, #4]
 8011ac0:	f8c2 32ec 	str.w	r3, [r2, #748]	; 0x2ec
  pdev->pData = &hpcd_USB_FS;
 8011ac4:	687b      	ldr	r3, [r7, #4]
 8011ac6:	4a1d      	ldr	r2, [pc, #116]	; (8011b3c <USBD_LL_Init+0x88>)
 8011ac8:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0

  hpcd_USB_FS.Instance = USB;
 8011acc:	4b1b      	ldr	r3, [pc, #108]	; (8011b3c <USBD_LL_Init+0x88>)
 8011ace:	4a1c      	ldr	r2, [pc, #112]	; (8011b40 <USBD_LL_Init+0x8c>)
 8011ad0:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 8011ad2:	4b1a      	ldr	r3, [pc, #104]	; (8011b3c <USBD_LL_Init+0x88>)
 8011ad4:	2208      	movs	r2, #8
 8011ad6:	605a      	str	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 8011ad8:	4b18      	ldr	r3, [pc, #96]	; (8011b3c <USBD_LL_Init+0x88>)
 8011ada:	2202      	movs	r2, #2
 8011adc:	609a      	str	r2, [r3, #8]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 8011ade:	4b17      	ldr	r3, [pc, #92]	; (8011b3c <USBD_LL_Init+0x88>)
 8011ae0:	2200      	movs	r2, #0
 8011ae2:	619a      	str	r2, [r3, #24]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 8011ae4:	4b15      	ldr	r3, [pc, #84]	; (8011b3c <USBD_LL_Init+0x88>)
 8011ae6:	2200      	movs	r2, #0
 8011ae8:	61da      	str	r2, [r3, #28]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 8011aea:	4b14      	ldr	r3, [pc, #80]	; (8011b3c <USBD_LL_Init+0x88>)
 8011aec:	2200      	movs	r2, #0
 8011aee:	621a      	str	r2, [r3, #32]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 8011af0:	4812      	ldr	r0, [pc, #72]	; (8011b3c <USBD_LL_Init+0x88>)
 8011af2:	f7f4 f877 	bl	8005be4 <HAL_PCD_Init>
 8011af6:	4603      	mov	r3, r0
 8011af8:	2b00      	cmp	r3, #0
 8011afa:	d001      	beq.n	8011b00 <USBD_LL_Init+0x4c>
  {
    Error_Handler( );
 8011afc:	f7f1 fb94 	bl	8003228 <Error_Handler>
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 8011b00:	687b      	ldr	r3, [r7, #4]
 8011b02:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 8011b06:	2318      	movs	r3, #24
 8011b08:	2200      	movs	r2, #0
 8011b0a:	2100      	movs	r1, #0
 8011b0c:	f7f5 fd7f 	bl	800760e <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 8011b10:	687b      	ldr	r3, [r7, #4]
 8011b12:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 8011b16:	2358      	movs	r3, #88	; 0x58
 8011b18:	2200      	movs	r2, #0
 8011b1a:	2180      	movs	r1, #128	; 0x80
 8011b1c:	f7f5 fd77 	bl	800760e <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_HID */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0x100);
 8011b20:	687b      	ldr	r3, [r7, #4]
 8011b22:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 8011b26:	f44f 7380 	mov.w	r3, #256	; 0x100
 8011b2a:	2200      	movs	r2, #0
 8011b2c:	2181      	movs	r1, #129	; 0x81
 8011b2e:	f7f5 fd6e 	bl	800760e <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_HID */
  return USBD_OK;
 8011b32:	2300      	movs	r3, #0
}
 8011b34:	4618      	mov	r0, r3
 8011b36:	3708      	adds	r7, #8
 8011b38:	46bd      	mov	sp, r7
 8011b3a:	bd80      	pop	{r7, pc}
 8011b3c:	2000136c 	.word	0x2000136c
 8011b40:	40005c00 	.word	0x40005c00

08011b44 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8011b44:	b580      	push	{r7, lr}
 8011b46:	b084      	sub	sp, #16
 8011b48:	af00      	add	r7, sp, #0
 8011b4a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8011b4c:	2300      	movs	r3, #0
 8011b4e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8011b50:	2300      	movs	r3, #0
 8011b52:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 8011b54:	687b      	ldr	r3, [r7, #4]
 8011b56:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8011b5a:	4618      	mov	r0, r3
 8011b5c:	f7f4 f941 	bl	8005de2 <HAL_PCD_Start>
 8011b60:	4603      	mov	r3, r0
 8011b62:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8011b64:	7bfb      	ldrb	r3, [r7, #15]
 8011b66:	4618      	mov	r0, r3
 8011b68:	f000 f93c 	bl	8011de4 <USBD_Get_USB_Status>
 8011b6c:	4603      	mov	r3, r0
 8011b6e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8011b70:	7bbb      	ldrb	r3, [r7, #14]
}
 8011b72:	4618      	mov	r0, r3
 8011b74:	3710      	adds	r7, #16
 8011b76:	46bd      	mov	sp, r7
 8011b78:	bd80      	pop	{r7, pc}

08011b7a <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8011b7a:	b580      	push	{r7, lr}
 8011b7c:	b084      	sub	sp, #16
 8011b7e:	af00      	add	r7, sp, #0
 8011b80:	6078      	str	r0, [r7, #4]
 8011b82:	4608      	mov	r0, r1
 8011b84:	4611      	mov	r1, r2
 8011b86:	461a      	mov	r2, r3
 8011b88:	4603      	mov	r3, r0
 8011b8a:	70fb      	strb	r3, [r7, #3]
 8011b8c:	460b      	mov	r3, r1
 8011b8e:	70bb      	strb	r3, [r7, #2]
 8011b90:	4613      	mov	r3, r2
 8011b92:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8011b94:	2300      	movs	r3, #0
 8011b96:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8011b98:	2300      	movs	r3, #0
 8011b9a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8011b9c:	687b      	ldr	r3, [r7, #4]
 8011b9e:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 8011ba2:	78bb      	ldrb	r3, [r7, #2]
 8011ba4:	883a      	ldrh	r2, [r7, #0]
 8011ba6:	78f9      	ldrb	r1, [r7, #3]
 8011ba8:	f7f4 fa96 	bl	80060d8 <HAL_PCD_EP_Open>
 8011bac:	4603      	mov	r3, r0
 8011bae:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8011bb0:	7bfb      	ldrb	r3, [r7, #15]
 8011bb2:	4618      	mov	r0, r3
 8011bb4:	f000 f916 	bl	8011de4 <USBD_Get_USB_Status>
 8011bb8:	4603      	mov	r3, r0
 8011bba:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8011bbc:	7bbb      	ldrb	r3, [r7, #14]
}
 8011bbe:	4618      	mov	r0, r3
 8011bc0:	3710      	adds	r7, #16
 8011bc2:	46bd      	mov	sp, r7
 8011bc4:	bd80      	pop	{r7, pc}

08011bc6 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8011bc6:	b580      	push	{r7, lr}
 8011bc8:	b084      	sub	sp, #16
 8011bca:	af00      	add	r7, sp, #0
 8011bcc:	6078      	str	r0, [r7, #4]
 8011bce:	460b      	mov	r3, r1
 8011bd0:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8011bd2:	2300      	movs	r3, #0
 8011bd4:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8011bd6:	2300      	movs	r3, #0
 8011bd8:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8011bda:	687b      	ldr	r3, [r7, #4]
 8011bdc:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8011be0:	78fa      	ldrb	r2, [r7, #3]
 8011be2:	4611      	mov	r1, r2
 8011be4:	4618      	mov	r0, r3
 8011be6:	f7f4 fad4 	bl	8006192 <HAL_PCD_EP_Close>
 8011bea:	4603      	mov	r3, r0
 8011bec:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8011bee:	7bfb      	ldrb	r3, [r7, #15]
 8011bf0:	4618      	mov	r0, r3
 8011bf2:	f000 f8f7 	bl	8011de4 <USBD_Get_USB_Status>
 8011bf6:	4603      	mov	r3, r0
 8011bf8:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8011bfa:	7bbb      	ldrb	r3, [r7, #14]
}
 8011bfc:	4618      	mov	r0, r3
 8011bfe:	3710      	adds	r7, #16
 8011c00:	46bd      	mov	sp, r7
 8011c02:	bd80      	pop	{r7, pc}

08011c04 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8011c04:	b580      	push	{r7, lr}
 8011c06:	b084      	sub	sp, #16
 8011c08:	af00      	add	r7, sp, #0
 8011c0a:	6078      	str	r0, [r7, #4]
 8011c0c:	460b      	mov	r3, r1
 8011c0e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8011c10:	2300      	movs	r3, #0
 8011c12:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8011c14:	2300      	movs	r3, #0
 8011c16:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8011c18:	687b      	ldr	r3, [r7, #4]
 8011c1a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8011c1e:	78fa      	ldrb	r2, [r7, #3]
 8011c20:	4611      	mov	r1, r2
 8011c22:	4618      	mov	r0, r3
 8011c24:	f7f4 fb65 	bl	80062f2 <HAL_PCD_EP_SetStall>
 8011c28:	4603      	mov	r3, r0
 8011c2a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8011c2c:	7bfb      	ldrb	r3, [r7, #15]
 8011c2e:	4618      	mov	r0, r3
 8011c30:	f000 f8d8 	bl	8011de4 <USBD_Get_USB_Status>
 8011c34:	4603      	mov	r3, r0
 8011c36:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8011c38:	7bbb      	ldrb	r3, [r7, #14]
}
 8011c3a:	4618      	mov	r0, r3
 8011c3c:	3710      	adds	r7, #16
 8011c3e:	46bd      	mov	sp, r7
 8011c40:	bd80      	pop	{r7, pc}

08011c42 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8011c42:	b580      	push	{r7, lr}
 8011c44:	b084      	sub	sp, #16
 8011c46:	af00      	add	r7, sp, #0
 8011c48:	6078      	str	r0, [r7, #4]
 8011c4a:	460b      	mov	r3, r1
 8011c4c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8011c4e:	2300      	movs	r3, #0
 8011c50:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8011c52:	2300      	movs	r3, #0
 8011c54:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8011c56:	687b      	ldr	r3, [r7, #4]
 8011c58:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8011c5c:	78fa      	ldrb	r2, [r7, #3]
 8011c5e:	4611      	mov	r1, r2
 8011c60:	4618      	mov	r0, r3
 8011c62:	f7f4 fba6 	bl	80063b2 <HAL_PCD_EP_ClrStall>
 8011c66:	4603      	mov	r3, r0
 8011c68:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8011c6a:	7bfb      	ldrb	r3, [r7, #15]
 8011c6c:	4618      	mov	r0, r3
 8011c6e:	f000 f8b9 	bl	8011de4 <USBD_Get_USB_Status>
 8011c72:	4603      	mov	r3, r0
 8011c74:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8011c76:	7bbb      	ldrb	r3, [r7, #14]
}
 8011c78:	4618      	mov	r0, r3
 8011c7a:	3710      	adds	r7, #16
 8011c7c:	46bd      	mov	sp, r7
 8011c7e:	bd80      	pop	{r7, pc}

08011c80 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8011c80:	b480      	push	{r7}
 8011c82:	b085      	sub	sp, #20
 8011c84:	af00      	add	r7, sp, #0
 8011c86:	6078      	str	r0, [r7, #4]
 8011c88:	460b      	mov	r3, r1
 8011c8a:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8011c8c:	687b      	ldr	r3, [r7, #4]
 8011c8e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8011c92:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8011c94:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8011c98:	2b00      	cmp	r3, #0
 8011c9a:	da0c      	bge.n	8011cb6 <USBD_LL_IsStallEP+0x36>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8011c9c:	78fb      	ldrb	r3, [r7, #3]
 8011c9e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8011ca2:	68f9      	ldr	r1, [r7, #12]
 8011ca4:	1c5a      	adds	r2, r3, #1
 8011ca6:	4613      	mov	r3, r2
 8011ca8:	009b      	lsls	r3, r3, #2
 8011caa:	4413      	add	r3, r2
 8011cac:	00db      	lsls	r3, r3, #3
 8011cae:	440b      	add	r3, r1
 8011cb0:	3302      	adds	r3, #2
 8011cb2:	781b      	ldrb	r3, [r3, #0]
 8011cb4:	e00b      	b.n	8011cce <USBD_LL_IsStallEP+0x4e>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8011cb6:	78fb      	ldrb	r3, [r7, #3]
 8011cb8:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8011cbc:	68f9      	ldr	r1, [r7, #12]
 8011cbe:	4613      	mov	r3, r2
 8011cc0:	009b      	lsls	r3, r3, #2
 8011cc2:	4413      	add	r3, r2
 8011cc4:	00db      	lsls	r3, r3, #3
 8011cc6:	440b      	add	r3, r1
 8011cc8:	f503 73b5 	add.w	r3, r3, #362	; 0x16a
 8011ccc:	781b      	ldrb	r3, [r3, #0]
  }
}
 8011cce:	4618      	mov	r0, r3
 8011cd0:	3714      	adds	r7, #20
 8011cd2:	46bd      	mov	sp, r7
 8011cd4:	bc80      	pop	{r7}
 8011cd6:	4770      	bx	lr

08011cd8 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8011cd8:	b580      	push	{r7, lr}
 8011cda:	b084      	sub	sp, #16
 8011cdc:	af00      	add	r7, sp, #0
 8011cde:	6078      	str	r0, [r7, #4]
 8011ce0:	460b      	mov	r3, r1
 8011ce2:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8011ce4:	2300      	movs	r3, #0
 8011ce6:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8011ce8:	2300      	movs	r3, #0
 8011cea:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8011cec:	687b      	ldr	r3, [r7, #4]
 8011cee:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8011cf2:	78fa      	ldrb	r2, [r7, #3]
 8011cf4:	4611      	mov	r1, r2
 8011cf6:	4618      	mov	r0, r3
 8011cf8:	f7f4 f9c9 	bl	800608e <HAL_PCD_SetAddress>
 8011cfc:	4603      	mov	r3, r0
 8011cfe:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8011d00:	7bfb      	ldrb	r3, [r7, #15]
 8011d02:	4618      	mov	r0, r3
 8011d04:	f000 f86e 	bl	8011de4 <USBD_Get_USB_Status>
 8011d08:	4603      	mov	r3, r0
 8011d0a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8011d0c:	7bbb      	ldrb	r3, [r7, #14]
}
 8011d0e:	4618      	mov	r0, r3
 8011d10:	3710      	adds	r7, #16
 8011d12:	46bd      	mov	sp, r7
 8011d14:	bd80      	pop	{r7, pc}

08011d16 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 8011d16:	b580      	push	{r7, lr}
 8011d18:	b086      	sub	sp, #24
 8011d1a:	af00      	add	r7, sp, #0
 8011d1c:	60f8      	str	r0, [r7, #12]
 8011d1e:	607a      	str	r2, [r7, #4]
 8011d20:	461a      	mov	r2, r3
 8011d22:	460b      	mov	r3, r1
 8011d24:	72fb      	strb	r3, [r7, #11]
 8011d26:	4613      	mov	r3, r2
 8011d28:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8011d2a:	2300      	movs	r3, #0
 8011d2c:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8011d2e:	2300      	movs	r3, #0
 8011d30:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8011d32:	68fb      	ldr	r3, [r7, #12]
 8011d34:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 8011d38:	893b      	ldrh	r3, [r7, #8]
 8011d3a:	7af9      	ldrb	r1, [r7, #11]
 8011d3c:	687a      	ldr	r2, [r7, #4]
 8011d3e:	f7f4 faa1 	bl	8006284 <HAL_PCD_EP_Transmit>
 8011d42:	4603      	mov	r3, r0
 8011d44:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8011d46:	7dfb      	ldrb	r3, [r7, #23]
 8011d48:	4618      	mov	r0, r3
 8011d4a:	f000 f84b 	bl	8011de4 <USBD_Get_USB_Status>
 8011d4e:	4603      	mov	r3, r0
 8011d50:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8011d52:	7dbb      	ldrb	r3, [r7, #22]
}
 8011d54:	4618      	mov	r0, r3
 8011d56:	3718      	adds	r7, #24
 8011d58:	46bd      	mov	sp, r7
 8011d5a:	bd80      	pop	{r7, pc}

08011d5c <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 8011d5c:	b580      	push	{r7, lr}
 8011d5e:	b086      	sub	sp, #24
 8011d60:	af00      	add	r7, sp, #0
 8011d62:	60f8      	str	r0, [r7, #12]
 8011d64:	607a      	str	r2, [r7, #4]
 8011d66:	461a      	mov	r2, r3
 8011d68:	460b      	mov	r3, r1
 8011d6a:	72fb      	strb	r3, [r7, #11]
 8011d6c:	4613      	mov	r3, r2
 8011d6e:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8011d70:	2300      	movs	r3, #0
 8011d72:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8011d74:	2300      	movs	r3, #0
 8011d76:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8011d78:	68fb      	ldr	r3, [r7, #12]
 8011d7a:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 8011d7e:	893b      	ldrh	r3, [r7, #8]
 8011d80:	7af9      	ldrb	r1, [r7, #11]
 8011d82:	687a      	ldr	r2, [r7, #4]
 8011d84:	f7f4 fa4d 	bl	8006222 <HAL_PCD_EP_Receive>
 8011d88:	4603      	mov	r3, r0
 8011d8a:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8011d8c:	7dfb      	ldrb	r3, [r7, #23]
 8011d8e:	4618      	mov	r0, r3
 8011d90:	f000 f828 	bl	8011de4 <USBD_Get_USB_Status>
 8011d94:	4603      	mov	r3, r0
 8011d96:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8011d98:	7dbb      	ldrb	r3, [r7, #22]
}
 8011d9a:	4618      	mov	r0, r3
 8011d9c:	3718      	adds	r7, #24
 8011d9e:	46bd      	mov	sp, r7
 8011da0:	bd80      	pop	{r7, pc}
	...

08011da4 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 8011da4:	b480      	push	{r7}
 8011da6:	b083      	sub	sp, #12
 8011da8:	af00      	add	r7, sp, #0
 8011daa:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_HID_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 8011dac:	4b02      	ldr	r3, [pc, #8]	; (8011db8 <USBD_static_malloc+0x14>)
}
 8011dae:	4618      	mov	r0, r3
 8011db0:	370c      	adds	r7, #12
 8011db2:	46bd      	mov	sp, r7
 8011db4:	bc80      	pop	{r7}
 8011db6:	4770      	bx	lr
 8011db8:	2000165c 	.word	0x2000165c

08011dbc <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 8011dbc:	b480      	push	{r7}
 8011dbe:	b083      	sub	sp, #12
 8011dc0:	af00      	add	r7, sp, #0
 8011dc2:	6078      	str	r0, [r7, #4]

}
 8011dc4:	bf00      	nop
 8011dc6:	370c      	adds	r7, #12
 8011dc8:	46bd      	mov	sp, r7
 8011dca:	bc80      	pop	{r7}
 8011dcc:	4770      	bx	lr

08011dce <HAL_PCDEx_SetConnectionState>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
#else
void HAL_PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8011dce:	b480      	push	{r7}
 8011dd0:	b083      	sub	sp, #12
 8011dd2:	af00      	add	r7, sp, #0
 8011dd4:	6078      	str	r0, [r7, #4]
 8011dd6:	460b      	mov	r3, r1
 8011dd8:	70fb      	strb	r3, [r7, #3]
  {
    /* Configure High connection state. */

  }
  /* USER CODE END 6 */
}
 8011dda:	bf00      	nop
 8011ddc:	370c      	adds	r7, #12
 8011dde:	46bd      	mov	sp, r7
 8011de0:	bc80      	pop	{r7}
 8011de2:	4770      	bx	lr

08011de4 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8011de4:	b480      	push	{r7}
 8011de6:	b085      	sub	sp, #20
 8011de8:	af00      	add	r7, sp, #0
 8011dea:	4603      	mov	r3, r0
 8011dec:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8011dee:	2300      	movs	r3, #0
 8011df0:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8011df2:	79fb      	ldrb	r3, [r7, #7]
 8011df4:	2b03      	cmp	r3, #3
 8011df6:	d817      	bhi.n	8011e28 <USBD_Get_USB_Status+0x44>
 8011df8:	a201      	add	r2, pc, #4	; (adr r2, 8011e00 <USBD_Get_USB_Status+0x1c>)
 8011dfa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011dfe:	bf00      	nop
 8011e00:	08011e11 	.word	0x08011e11
 8011e04:	08011e17 	.word	0x08011e17
 8011e08:	08011e1d 	.word	0x08011e1d
 8011e0c:	08011e23 	.word	0x08011e23
  {
    case HAL_OK :
      usb_status = USBD_OK;
 8011e10:	2300      	movs	r3, #0
 8011e12:	73fb      	strb	r3, [r7, #15]
    break;
 8011e14:	e00b      	b.n	8011e2e <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8011e16:	2302      	movs	r3, #2
 8011e18:	73fb      	strb	r3, [r7, #15]
    break;
 8011e1a:	e008      	b.n	8011e2e <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8011e1c:	2301      	movs	r3, #1
 8011e1e:	73fb      	strb	r3, [r7, #15]
    break;
 8011e20:	e005      	b.n	8011e2e <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8011e22:	2302      	movs	r3, #2
 8011e24:	73fb      	strb	r3, [r7, #15]
    break;
 8011e26:	e002      	b.n	8011e2e <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 8011e28:	2302      	movs	r3, #2
 8011e2a:	73fb      	strb	r3, [r7, #15]
    break;
 8011e2c:	bf00      	nop
  }
  return usb_status;
 8011e2e:	7bfb      	ldrb	r3, [r7, #15]
}
 8011e30:	4618      	mov	r0, r3
 8011e32:	3714      	adds	r7, #20
 8011e34:	46bd      	mov	sp, r7
 8011e36:	bc80      	pop	{r7}
 8011e38:	4770      	bx	lr
 8011e3a:	bf00      	nop

08011e3c <__errno>:
 8011e3c:	4b01      	ldr	r3, [pc, #4]	; (8011e44 <__errno+0x8>)
 8011e3e:	6818      	ldr	r0, [r3, #0]
 8011e40:	4770      	bx	lr
 8011e42:	bf00      	nop
 8011e44:	20000174 	.word	0x20000174

08011e48 <__libc_init_array>:
 8011e48:	b570      	push	{r4, r5, r6, lr}
 8011e4a:	2600      	movs	r6, #0
 8011e4c:	4d0c      	ldr	r5, [pc, #48]	; (8011e80 <__libc_init_array+0x38>)
 8011e4e:	4c0d      	ldr	r4, [pc, #52]	; (8011e84 <__libc_init_array+0x3c>)
 8011e50:	1b64      	subs	r4, r4, r5
 8011e52:	10a4      	asrs	r4, r4, #2
 8011e54:	42a6      	cmp	r6, r4
 8011e56:	d109      	bne.n	8011e6c <__libc_init_array+0x24>
 8011e58:	f003 f834 	bl	8014ec4 <_init>
 8011e5c:	2600      	movs	r6, #0
 8011e5e:	4d0a      	ldr	r5, [pc, #40]	; (8011e88 <__libc_init_array+0x40>)
 8011e60:	4c0a      	ldr	r4, [pc, #40]	; (8011e8c <__libc_init_array+0x44>)
 8011e62:	1b64      	subs	r4, r4, r5
 8011e64:	10a4      	asrs	r4, r4, #2
 8011e66:	42a6      	cmp	r6, r4
 8011e68:	d105      	bne.n	8011e76 <__libc_init_array+0x2e>
 8011e6a:	bd70      	pop	{r4, r5, r6, pc}
 8011e6c:	f855 3b04 	ldr.w	r3, [r5], #4
 8011e70:	4798      	blx	r3
 8011e72:	3601      	adds	r6, #1
 8011e74:	e7ee      	b.n	8011e54 <__libc_init_array+0xc>
 8011e76:	f855 3b04 	ldr.w	r3, [r5], #4
 8011e7a:	4798      	blx	r3
 8011e7c:	3601      	adds	r6, #1
 8011e7e:	e7f2      	b.n	8011e66 <__libc_init_array+0x1e>
 8011e80:	0802e72c 	.word	0x0802e72c
 8011e84:	0802e72c 	.word	0x0802e72c
 8011e88:	0802e72c 	.word	0x0802e72c
 8011e8c:	0802e730 	.word	0x0802e730

08011e90 <malloc>:
 8011e90:	4b02      	ldr	r3, [pc, #8]	; (8011e9c <malloc+0xc>)
 8011e92:	4601      	mov	r1, r0
 8011e94:	6818      	ldr	r0, [r3, #0]
 8011e96:	f000 b87b 	b.w	8011f90 <_malloc_r>
 8011e9a:	bf00      	nop
 8011e9c:	20000174 	.word	0x20000174

08011ea0 <free>:
 8011ea0:	4b02      	ldr	r3, [pc, #8]	; (8011eac <free+0xc>)
 8011ea2:	4601      	mov	r1, r0
 8011ea4:	6818      	ldr	r0, [r3, #0]
 8011ea6:	f000 b80b 	b.w	8011ec0 <_free_r>
 8011eaa:	bf00      	nop
 8011eac:	20000174 	.word	0x20000174

08011eb0 <memset>:
 8011eb0:	4603      	mov	r3, r0
 8011eb2:	4402      	add	r2, r0
 8011eb4:	4293      	cmp	r3, r2
 8011eb6:	d100      	bne.n	8011eba <memset+0xa>
 8011eb8:	4770      	bx	lr
 8011eba:	f803 1b01 	strb.w	r1, [r3], #1
 8011ebe:	e7f9      	b.n	8011eb4 <memset+0x4>

08011ec0 <_free_r>:
 8011ec0:	b538      	push	{r3, r4, r5, lr}
 8011ec2:	4605      	mov	r5, r0
 8011ec4:	2900      	cmp	r1, #0
 8011ec6:	d040      	beq.n	8011f4a <_free_r+0x8a>
 8011ec8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8011ecc:	1f0c      	subs	r4, r1, #4
 8011ece:	2b00      	cmp	r3, #0
 8011ed0:	bfb8      	it	lt
 8011ed2:	18e4      	addlt	r4, r4, r3
 8011ed4:	f001 fc16 	bl	8013704 <__malloc_lock>
 8011ed8:	4a1c      	ldr	r2, [pc, #112]	; (8011f4c <_free_r+0x8c>)
 8011eda:	6813      	ldr	r3, [r2, #0]
 8011edc:	b933      	cbnz	r3, 8011eec <_free_r+0x2c>
 8011ede:	6063      	str	r3, [r4, #4]
 8011ee0:	6014      	str	r4, [r2, #0]
 8011ee2:	4628      	mov	r0, r5
 8011ee4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8011ee8:	f001 bc12 	b.w	8013710 <__malloc_unlock>
 8011eec:	42a3      	cmp	r3, r4
 8011eee:	d908      	bls.n	8011f02 <_free_r+0x42>
 8011ef0:	6820      	ldr	r0, [r4, #0]
 8011ef2:	1821      	adds	r1, r4, r0
 8011ef4:	428b      	cmp	r3, r1
 8011ef6:	bf01      	itttt	eq
 8011ef8:	6819      	ldreq	r1, [r3, #0]
 8011efa:	685b      	ldreq	r3, [r3, #4]
 8011efc:	1809      	addeq	r1, r1, r0
 8011efe:	6021      	streq	r1, [r4, #0]
 8011f00:	e7ed      	b.n	8011ede <_free_r+0x1e>
 8011f02:	461a      	mov	r2, r3
 8011f04:	685b      	ldr	r3, [r3, #4]
 8011f06:	b10b      	cbz	r3, 8011f0c <_free_r+0x4c>
 8011f08:	42a3      	cmp	r3, r4
 8011f0a:	d9fa      	bls.n	8011f02 <_free_r+0x42>
 8011f0c:	6811      	ldr	r1, [r2, #0]
 8011f0e:	1850      	adds	r0, r2, r1
 8011f10:	42a0      	cmp	r0, r4
 8011f12:	d10b      	bne.n	8011f2c <_free_r+0x6c>
 8011f14:	6820      	ldr	r0, [r4, #0]
 8011f16:	4401      	add	r1, r0
 8011f18:	1850      	adds	r0, r2, r1
 8011f1a:	4283      	cmp	r3, r0
 8011f1c:	6011      	str	r1, [r2, #0]
 8011f1e:	d1e0      	bne.n	8011ee2 <_free_r+0x22>
 8011f20:	6818      	ldr	r0, [r3, #0]
 8011f22:	685b      	ldr	r3, [r3, #4]
 8011f24:	4401      	add	r1, r0
 8011f26:	6011      	str	r1, [r2, #0]
 8011f28:	6053      	str	r3, [r2, #4]
 8011f2a:	e7da      	b.n	8011ee2 <_free_r+0x22>
 8011f2c:	d902      	bls.n	8011f34 <_free_r+0x74>
 8011f2e:	230c      	movs	r3, #12
 8011f30:	602b      	str	r3, [r5, #0]
 8011f32:	e7d6      	b.n	8011ee2 <_free_r+0x22>
 8011f34:	6820      	ldr	r0, [r4, #0]
 8011f36:	1821      	adds	r1, r4, r0
 8011f38:	428b      	cmp	r3, r1
 8011f3a:	bf01      	itttt	eq
 8011f3c:	6819      	ldreq	r1, [r3, #0]
 8011f3e:	685b      	ldreq	r3, [r3, #4]
 8011f40:	1809      	addeq	r1, r1, r0
 8011f42:	6021      	streq	r1, [r4, #0]
 8011f44:	6063      	str	r3, [r4, #4]
 8011f46:	6054      	str	r4, [r2, #4]
 8011f48:	e7cb      	b.n	8011ee2 <_free_r+0x22>
 8011f4a:	bd38      	pop	{r3, r4, r5, pc}
 8011f4c:	20001670 	.word	0x20001670

08011f50 <sbrk_aligned>:
 8011f50:	b570      	push	{r4, r5, r6, lr}
 8011f52:	4e0e      	ldr	r6, [pc, #56]	; (8011f8c <sbrk_aligned+0x3c>)
 8011f54:	460c      	mov	r4, r1
 8011f56:	6831      	ldr	r1, [r6, #0]
 8011f58:	4605      	mov	r5, r0
 8011f5a:	b911      	cbnz	r1, 8011f62 <sbrk_aligned+0x12>
 8011f5c:	f000 fcec 	bl	8012938 <_sbrk_r>
 8011f60:	6030      	str	r0, [r6, #0]
 8011f62:	4621      	mov	r1, r4
 8011f64:	4628      	mov	r0, r5
 8011f66:	f000 fce7 	bl	8012938 <_sbrk_r>
 8011f6a:	1c43      	adds	r3, r0, #1
 8011f6c:	d00a      	beq.n	8011f84 <sbrk_aligned+0x34>
 8011f6e:	1cc4      	adds	r4, r0, #3
 8011f70:	f024 0403 	bic.w	r4, r4, #3
 8011f74:	42a0      	cmp	r0, r4
 8011f76:	d007      	beq.n	8011f88 <sbrk_aligned+0x38>
 8011f78:	1a21      	subs	r1, r4, r0
 8011f7a:	4628      	mov	r0, r5
 8011f7c:	f000 fcdc 	bl	8012938 <_sbrk_r>
 8011f80:	3001      	adds	r0, #1
 8011f82:	d101      	bne.n	8011f88 <sbrk_aligned+0x38>
 8011f84:	f04f 34ff 	mov.w	r4, #4294967295
 8011f88:	4620      	mov	r0, r4
 8011f8a:	bd70      	pop	{r4, r5, r6, pc}
 8011f8c:	20001674 	.word	0x20001674

08011f90 <_malloc_r>:
 8011f90:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011f94:	1ccd      	adds	r5, r1, #3
 8011f96:	f025 0503 	bic.w	r5, r5, #3
 8011f9a:	3508      	adds	r5, #8
 8011f9c:	2d0c      	cmp	r5, #12
 8011f9e:	bf38      	it	cc
 8011fa0:	250c      	movcc	r5, #12
 8011fa2:	2d00      	cmp	r5, #0
 8011fa4:	4607      	mov	r7, r0
 8011fa6:	db01      	blt.n	8011fac <_malloc_r+0x1c>
 8011fa8:	42a9      	cmp	r1, r5
 8011faa:	d905      	bls.n	8011fb8 <_malloc_r+0x28>
 8011fac:	230c      	movs	r3, #12
 8011fae:	2600      	movs	r6, #0
 8011fb0:	603b      	str	r3, [r7, #0]
 8011fb2:	4630      	mov	r0, r6
 8011fb4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011fb8:	4e2e      	ldr	r6, [pc, #184]	; (8012074 <_malloc_r+0xe4>)
 8011fba:	f001 fba3 	bl	8013704 <__malloc_lock>
 8011fbe:	6833      	ldr	r3, [r6, #0]
 8011fc0:	461c      	mov	r4, r3
 8011fc2:	bb34      	cbnz	r4, 8012012 <_malloc_r+0x82>
 8011fc4:	4629      	mov	r1, r5
 8011fc6:	4638      	mov	r0, r7
 8011fc8:	f7ff ffc2 	bl	8011f50 <sbrk_aligned>
 8011fcc:	1c43      	adds	r3, r0, #1
 8011fce:	4604      	mov	r4, r0
 8011fd0:	d14d      	bne.n	801206e <_malloc_r+0xde>
 8011fd2:	6834      	ldr	r4, [r6, #0]
 8011fd4:	4626      	mov	r6, r4
 8011fd6:	2e00      	cmp	r6, #0
 8011fd8:	d140      	bne.n	801205c <_malloc_r+0xcc>
 8011fda:	6823      	ldr	r3, [r4, #0]
 8011fdc:	4631      	mov	r1, r6
 8011fde:	4638      	mov	r0, r7
 8011fe0:	eb04 0803 	add.w	r8, r4, r3
 8011fe4:	f000 fca8 	bl	8012938 <_sbrk_r>
 8011fe8:	4580      	cmp	r8, r0
 8011fea:	d13a      	bne.n	8012062 <_malloc_r+0xd2>
 8011fec:	6821      	ldr	r1, [r4, #0]
 8011fee:	3503      	adds	r5, #3
 8011ff0:	1a6d      	subs	r5, r5, r1
 8011ff2:	f025 0503 	bic.w	r5, r5, #3
 8011ff6:	3508      	adds	r5, #8
 8011ff8:	2d0c      	cmp	r5, #12
 8011ffa:	bf38      	it	cc
 8011ffc:	250c      	movcc	r5, #12
 8011ffe:	4638      	mov	r0, r7
 8012000:	4629      	mov	r1, r5
 8012002:	f7ff ffa5 	bl	8011f50 <sbrk_aligned>
 8012006:	3001      	adds	r0, #1
 8012008:	d02b      	beq.n	8012062 <_malloc_r+0xd2>
 801200a:	6823      	ldr	r3, [r4, #0]
 801200c:	442b      	add	r3, r5
 801200e:	6023      	str	r3, [r4, #0]
 8012010:	e00e      	b.n	8012030 <_malloc_r+0xa0>
 8012012:	6822      	ldr	r2, [r4, #0]
 8012014:	1b52      	subs	r2, r2, r5
 8012016:	d41e      	bmi.n	8012056 <_malloc_r+0xc6>
 8012018:	2a0b      	cmp	r2, #11
 801201a:	d916      	bls.n	801204a <_malloc_r+0xba>
 801201c:	1961      	adds	r1, r4, r5
 801201e:	42a3      	cmp	r3, r4
 8012020:	6025      	str	r5, [r4, #0]
 8012022:	bf18      	it	ne
 8012024:	6059      	strne	r1, [r3, #4]
 8012026:	6863      	ldr	r3, [r4, #4]
 8012028:	bf08      	it	eq
 801202a:	6031      	streq	r1, [r6, #0]
 801202c:	5162      	str	r2, [r4, r5]
 801202e:	604b      	str	r3, [r1, #4]
 8012030:	4638      	mov	r0, r7
 8012032:	f104 060b 	add.w	r6, r4, #11
 8012036:	f001 fb6b 	bl	8013710 <__malloc_unlock>
 801203a:	f026 0607 	bic.w	r6, r6, #7
 801203e:	1d23      	adds	r3, r4, #4
 8012040:	1af2      	subs	r2, r6, r3
 8012042:	d0b6      	beq.n	8011fb2 <_malloc_r+0x22>
 8012044:	1b9b      	subs	r3, r3, r6
 8012046:	50a3      	str	r3, [r4, r2]
 8012048:	e7b3      	b.n	8011fb2 <_malloc_r+0x22>
 801204a:	6862      	ldr	r2, [r4, #4]
 801204c:	42a3      	cmp	r3, r4
 801204e:	bf0c      	ite	eq
 8012050:	6032      	streq	r2, [r6, #0]
 8012052:	605a      	strne	r2, [r3, #4]
 8012054:	e7ec      	b.n	8012030 <_malloc_r+0xa0>
 8012056:	4623      	mov	r3, r4
 8012058:	6864      	ldr	r4, [r4, #4]
 801205a:	e7b2      	b.n	8011fc2 <_malloc_r+0x32>
 801205c:	4634      	mov	r4, r6
 801205e:	6876      	ldr	r6, [r6, #4]
 8012060:	e7b9      	b.n	8011fd6 <_malloc_r+0x46>
 8012062:	230c      	movs	r3, #12
 8012064:	4638      	mov	r0, r7
 8012066:	603b      	str	r3, [r7, #0]
 8012068:	f001 fb52 	bl	8013710 <__malloc_unlock>
 801206c:	e7a1      	b.n	8011fb2 <_malloc_r+0x22>
 801206e:	6025      	str	r5, [r4, #0]
 8012070:	e7de      	b.n	8012030 <_malloc_r+0xa0>
 8012072:	bf00      	nop
 8012074:	20001670 	.word	0x20001670

08012078 <__cvt>:
 8012078:	2b00      	cmp	r3, #0
 801207a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801207e:	461f      	mov	r7, r3
 8012080:	bfbb      	ittet	lt
 8012082:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 8012086:	461f      	movlt	r7, r3
 8012088:	2300      	movge	r3, #0
 801208a:	232d      	movlt	r3, #45	; 0x2d
 801208c:	b088      	sub	sp, #32
 801208e:	4614      	mov	r4, r2
 8012090:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8012092:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8012094:	7013      	strb	r3, [r2, #0]
 8012096:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8012098:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 801209c:	f023 0820 	bic.w	r8, r3, #32
 80120a0:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80120a4:	d005      	beq.n	80120b2 <__cvt+0x3a>
 80120a6:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 80120aa:	d100      	bne.n	80120ae <__cvt+0x36>
 80120ac:	3501      	adds	r5, #1
 80120ae:	2302      	movs	r3, #2
 80120b0:	e000      	b.n	80120b4 <__cvt+0x3c>
 80120b2:	2303      	movs	r3, #3
 80120b4:	aa07      	add	r2, sp, #28
 80120b6:	9204      	str	r2, [sp, #16]
 80120b8:	aa06      	add	r2, sp, #24
 80120ba:	e9cd a202 	strd	sl, r2, [sp, #8]
 80120be:	e9cd 3500 	strd	r3, r5, [sp]
 80120c2:	4622      	mov	r2, r4
 80120c4:	463b      	mov	r3, r7
 80120c6:	f000 fd0f 	bl	8012ae8 <_dtoa_r>
 80120ca:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80120ce:	4606      	mov	r6, r0
 80120d0:	d102      	bne.n	80120d8 <__cvt+0x60>
 80120d2:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80120d4:	07db      	lsls	r3, r3, #31
 80120d6:	d522      	bpl.n	801211e <__cvt+0xa6>
 80120d8:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80120dc:	eb06 0905 	add.w	r9, r6, r5
 80120e0:	d110      	bne.n	8012104 <__cvt+0x8c>
 80120e2:	7833      	ldrb	r3, [r6, #0]
 80120e4:	2b30      	cmp	r3, #48	; 0x30
 80120e6:	d10a      	bne.n	80120fe <__cvt+0x86>
 80120e8:	2200      	movs	r2, #0
 80120ea:	2300      	movs	r3, #0
 80120ec:	4620      	mov	r0, r4
 80120ee:	4639      	mov	r1, r7
 80120f0:	f7ee fcc6 	bl	8000a80 <__aeabi_dcmpeq>
 80120f4:	b918      	cbnz	r0, 80120fe <__cvt+0x86>
 80120f6:	f1c5 0501 	rsb	r5, r5, #1
 80120fa:	f8ca 5000 	str.w	r5, [sl]
 80120fe:	f8da 3000 	ldr.w	r3, [sl]
 8012102:	4499      	add	r9, r3
 8012104:	2200      	movs	r2, #0
 8012106:	2300      	movs	r3, #0
 8012108:	4620      	mov	r0, r4
 801210a:	4639      	mov	r1, r7
 801210c:	f7ee fcb8 	bl	8000a80 <__aeabi_dcmpeq>
 8012110:	b108      	cbz	r0, 8012116 <__cvt+0x9e>
 8012112:	f8cd 901c 	str.w	r9, [sp, #28]
 8012116:	2230      	movs	r2, #48	; 0x30
 8012118:	9b07      	ldr	r3, [sp, #28]
 801211a:	454b      	cmp	r3, r9
 801211c:	d307      	bcc.n	801212e <__cvt+0xb6>
 801211e:	4630      	mov	r0, r6
 8012120:	9b07      	ldr	r3, [sp, #28]
 8012122:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8012124:	1b9b      	subs	r3, r3, r6
 8012126:	6013      	str	r3, [r2, #0]
 8012128:	b008      	add	sp, #32
 801212a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801212e:	1c59      	adds	r1, r3, #1
 8012130:	9107      	str	r1, [sp, #28]
 8012132:	701a      	strb	r2, [r3, #0]
 8012134:	e7f0      	b.n	8012118 <__cvt+0xa0>

08012136 <__exponent>:
 8012136:	4603      	mov	r3, r0
 8012138:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801213a:	2900      	cmp	r1, #0
 801213c:	f803 2b02 	strb.w	r2, [r3], #2
 8012140:	bfb6      	itet	lt
 8012142:	222d      	movlt	r2, #45	; 0x2d
 8012144:	222b      	movge	r2, #43	; 0x2b
 8012146:	4249      	neglt	r1, r1
 8012148:	2909      	cmp	r1, #9
 801214a:	7042      	strb	r2, [r0, #1]
 801214c:	dd2b      	ble.n	80121a6 <__exponent+0x70>
 801214e:	f10d 0407 	add.w	r4, sp, #7
 8012152:	46a4      	mov	ip, r4
 8012154:	270a      	movs	r7, #10
 8012156:	fb91 f6f7 	sdiv	r6, r1, r7
 801215a:	460a      	mov	r2, r1
 801215c:	46a6      	mov	lr, r4
 801215e:	fb07 1516 	mls	r5, r7, r6, r1
 8012162:	2a63      	cmp	r2, #99	; 0x63
 8012164:	f105 0530 	add.w	r5, r5, #48	; 0x30
 8012168:	4631      	mov	r1, r6
 801216a:	f104 34ff 	add.w	r4, r4, #4294967295
 801216e:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8012172:	dcf0      	bgt.n	8012156 <__exponent+0x20>
 8012174:	3130      	adds	r1, #48	; 0x30
 8012176:	f1ae 0502 	sub.w	r5, lr, #2
 801217a:	f804 1c01 	strb.w	r1, [r4, #-1]
 801217e:	4629      	mov	r1, r5
 8012180:	1c44      	adds	r4, r0, #1
 8012182:	4561      	cmp	r1, ip
 8012184:	d30a      	bcc.n	801219c <__exponent+0x66>
 8012186:	f10d 0209 	add.w	r2, sp, #9
 801218a:	eba2 020e 	sub.w	r2, r2, lr
 801218e:	4565      	cmp	r5, ip
 8012190:	bf88      	it	hi
 8012192:	2200      	movhi	r2, #0
 8012194:	4413      	add	r3, r2
 8012196:	1a18      	subs	r0, r3, r0
 8012198:	b003      	add	sp, #12
 801219a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801219c:	f811 2b01 	ldrb.w	r2, [r1], #1
 80121a0:	f804 2f01 	strb.w	r2, [r4, #1]!
 80121a4:	e7ed      	b.n	8012182 <__exponent+0x4c>
 80121a6:	2330      	movs	r3, #48	; 0x30
 80121a8:	3130      	adds	r1, #48	; 0x30
 80121aa:	7083      	strb	r3, [r0, #2]
 80121ac:	70c1      	strb	r1, [r0, #3]
 80121ae:	1d03      	adds	r3, r0, #4
 80121b0:	e7f1      	b.n	8012196 <__exponent+0x60>
	...

080121b4 <_printf_float>:
 80121b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80121b8:	b091      	sub	sp, #68	; 0x44
 80121ba:	460c      	mov	r4, r1
 80121bc:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 80121c0:	4616      	mov	r6, r2
 80121c2:	461f      	mov	r7, r3
 80121c4:	4605      	mov	r5, r0
 80121c6:	f001 fa7d 	bl	80136c4 <_localeconv_r>
 80121ca:	6803      	ldr	r3, [r0, #0]
 80121cc:	4618      	mov	r0, r3
 80121ce:	9309      	str	r3, [sp, #36]	; 0x24
 80121d0:	f7ee f82a 	bl	8000228 <strlen>
 80121d4:	2300      	movs	r3, #0
 80121d6:	930e      	str	r3, [sp, #56]	; 0x38
 80121d8:	f8d8 3000 	ldr.w	r3, [r8]
 80121dc:	900a      	str	r0, [sp, #40]	; 0x28
 80121de:	3307      	adds	r3, #7
 80121e0:	f023 0307 	bic.w	r3, r3, #7
 80121e4:	f103 0208 	add.w	r2, r3, #8
 80121e8:	f894 9018 	ldrb.w	r9, [r4, #24]
 80121ec:	f8d4 b000 	ldr.w	fp, [r4]
 80121f0:	f8c8 2000 	str.w	r2, [r8]
 80121f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80121f8:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 80121fc:	e9d4 8a12 	ldrd	r8, sl, [r4, #72]	; 0x48
 8012200:	f02a 4300 	bic.w	r3, sl, #2147483648	; 0x80000000
 8012204:	930b      	str	r3, [sp, #44]	; 0x2c
 8012206:	f04f 32ff 	mov.w	r2, #4294967295
 801220a:	4640      	mov	r0, r8
 801220c:	4b9c      	ldr	r3, [pc, #624]	; (8012480 <_printf_float+0x2cc>)
 801220e:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8012210:	f7ee fc68 	bl	8000ae4 <__aeabi_dcmpun>
 8012214:	bb70      	cbnz	r0, 8012274 <_printf_float+0xc0>
 8012216:	f04f 32ff 	mov.w	r2, #4294967295
 801221a:	4640      	mov	r0, r8
 801221c:	4b98      	ldr	r3, [pc, #608]	; (8012480 <_printf_float+0x2cc>)
 801221e:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8012220:	f7ee fc42 	bl	8000aa8 <__aeabi_dcmple>
 8012224:	bb30      	cbnz	r0, 8012274 <_printf_float+0xc0>
 8012226:	2200      	movs	r2, #0
 8012228:	2300      	movs	r3, #0
 801222a:	4640      	mov	r0, r8
 801222c:	4651      	mov	r1, sl
 801222e:	f7ee fc31 	bl	8000a94 <__aeabi_dcmplt>
 8012232:	b110      	cbz	r0, 801223a <_printf_float+0x86>
 8012234:	232d      	movs	r3, #45	; 0x2d
 8012236:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 801223a:	4b92      	ldr	r3, [pc, #584]	; (8012484 <_printf_float+0x2d0>)
 801223c:	4892      	ldr	r0, [pc, #584]	; (8012488 <_printf_float+0x2d4>)
 801223e:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 8012242:	bf94      	ite	ls
 8012244:	4698      	movls	r8, r3
 8012246:	4680      	movhi	r8, r0
 8012248:	2303      	movs	r3, #3
 801224a:	f04f 0a00 	mov.w	sl, #0
 801224e:	6123      	str	r3, [r4, #16]
 8012250:	f02b 0304 	bic.w	r3, fp, #4
 8012254:	6023      	str	r3, [r4, #0]
 8012256:	4633      	mov	r3, r6
 8012258:	4621      	mov	r1, r4
 801225a:	4628      	mov	r0, r5
 801225c:	9700      	str	r7, [sp, #0]
 801225e:	aa0f      	add	r2, sp, #60	; 0x3c
 8012260:	f000 f9d4 	bl	801260c <_printf_common>
 8012264:	3001      	adds	r0, #1
 8012266:	f040 8090 	bne.w	801238a <_printf_float+0x1d6>
 801226a:	f04f 30ff 	mov.w	r0, #4294967295
 801226e:	b011      	add	sp, #68	; 0x44
 8012270:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012274:	4642      	mov	r2, r8
 8012276:	4653      	mov	r3, sl
 8012278:	4640      	mov	r0, r8
 801227a:	4651      	mov	r1, sl
 801227c:	f7ee fc32 	bl	8000ae4 <__aeabi_dcmpun>
 8012280:	b148      	cbz	r0, 8012296 <_printf_float+0xe2>
 8012282:	f1ba 0f00 	cmp.w	sl, #0
 8012286:	bfb8      	it	lt
 8012288:	232d      	movlt	r3, #45	; 0x2d
 801228a:	4880      	ldr	r0, [pc, #512]	; (801248c <_printf_float+0x2d8>)
 801228c:	bfb8      	it	lt
 801228e:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8012292:	4b7f      	ldr	r3, [pc, #508]	; (8012490 <_printf_float+0x2dc>)
 8012294:	e7d3      	b.n	801223e <_printf_float+0x8a>
 8012296:	6863      	ldr	r3, [r4, #4]
 8012298:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 801229c:	1c5a      	adds	r2, r3, #1
 801229e:	d142      	bne.n	8012326 <_printf_float+0x172>
 80122a0:	2306      	movs	r3, #6
 80122a2:	6063      	str	r3, [r4, #4]
 80122a4:	2200      	movs	r2, #0
 80122a6:	9206      	str	r2, [sp, #24]
 80122a8:	aa0e      	add	r2, sp, #56	; 0x38
 80122aa:	e9cd 9204 	strd	r9, r2, [sp, #16]
 80122ae:	aa0d      	add	r2, sp, #52	; 0x34
 80122b0:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
 80122b4:	9203      	str	r2, [sp, #12]
 80122b6:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 80122ba:	e9cd 3201 	strd	r3, r2, [sp, #4]
 80122be:	6023      	str	r3, [r4, #0]
 80122c0:	6863      	ldr	r3, [r4, #4]
 80122c2:	4642      	mov	r2, r8
 80122c4:	9300      	str	r3, [sp, #0]
 80122c6:	4628      	mov	r0, r5
 80122c8:	4653      	mov	r3, sl
 80122ca:	910b      	str	r1, [sp, #44]	; 0x2c
 80122cc:	f7ff fed4 	bl	8012078 <__cvt>
 80122d0:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80122d2:	4680      	mov	r8, r0
 80122d4:	2947      	cmp	r1, #71	; 0x47
 80122d6:	990d      	ldr	r1, [sp, #52]	; 0x34
 80122d8:	d108      	bne.n	80122ec <_printf_float+0x138>
 80122da:	1cc8      	adds	r0, r1, #3
 80122dc:	db02      	blt.n	80122e4 <_printf_float+0x130>
 80122de:	6863      	ldr	r3, [r4, #4]
 80122e0:	4299      	cmp	r1, r3
 80122e2:	dd40      	ble.n	8012366 <_printf_float+0x1b2>
 80122e4:	f1a9 0902 	sub.w	r9, r9, #2
 80122e8:	fa5f f989 	uxtb.w	r9, r9
 80122ec:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 80122f0:	d81f      	bhi.n	8012332 <_printf_float+0x17e>
 80122f2:	464a      	mov	r2, r9
 80122f4:	3901      	subs	r1, #1
 80122f6:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80122fa:	910d      	str	r1, [sp, #52]	; 0x34
 80122fc:	f7ff ff1b 	bl	8012136 <__exponent>
 8012300:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8012302:	4682      	mov	sl, r0
 8012304:	1813      	adds	r3, r2, r0
 8012306:	2a01      	cmp	r2, #1
 8012308:	6123      	str	r3, [r4, #16]
 801230a:	dc02      	bgt.n	8012312 <_printf_float+0x15e>
 801230c:	6822      	ldr	r2, [r4, #0]
 801230e:	07d2      	lsls	r2, r2, #31
 8012310:	d501      	bpl.n	8012316 <_printf_float+0x162>
 8012312:	3301      	adds	r3, #1
 8012314:	6123      	str	r3, [r4, #16]
 8012316:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 801231a:	2b00      	cmp	r3, #0
 801231c:	d09b      	beq.n	8012256 <_printf_float+0xa2>
 801231e:	232d      	movs	r3, #45	; 0x2d
 8012320:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8012324:	e797      	b.n	8012256 <_printf_float+0xa2>
 8012326:	2947      	cmp	r1, #71	; 0x47
 8012328:	d1bc      	bne.n	80122a4 <_printf_float+0xf0>
 801232a:	2b00      	cmp	r3, #0
 801232c:	d1ba      	bne.n	80122a4 <_printf_float+0xf0>
 801232e:	2301      	movs	r3, #1
 8012330:	e7b7      	b.n	80122a2 <_printf_float+0xee>
 8012332:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 8012336:	d118      	bne.n	801236a <_printf_float+0x1b6>
 8012338:	2900      	cmp	r1, #0
 801233a:	6863      	ldr	r3, [r4, #4]
 801233c:	dd0b      	ble.n	8012356 <_printf_float+0x1a2>
 801233e:	6121      	str	r1, [r4, #16]
 8012340:	b913      	cbnz	r3, 8012348 <_printf_float+0x194>
 8012342:	6822      	ldr	r2, [r4, #0]
 8012344:	07d0      	lsls	r0, r2, #31
 8012346:	d502      	bpl.n	801234e <_printf_float+0x19a>
 8012348:	3301      	adds	r3, #1
 801234a:	440b      	add	r3, r1
 801234c:	6123      	str	r3, [r4, #16]
 801234e:	f04f 0a00 	mov.w	sl, #0
 8012352:	65a1      	str	r1, [r4, #88]	; 0x58
 8012354:	e7df      	b.n	8012316 <_printf_float+0x162>
 8012356:	b913      	cbnz	r3, 801235e <_printf_float+0x1aa>
 8012358:	6822      	ldr	r2, [r4, #0]
 801235a:	07d2      	lsls	r2, r2, #31
 801235c:	d501      	bpl.n	8012362 <_printf_float+0x1ae>
 801235e:	3302      	adds	r3, #2
 8012360:	e7f4      	b.n	801234c <_printf_float+0x198>
 8012362:	2301      	movs	r3, #1
 8012364:	e7f2      	b.n	801234c <_printf_float+0x198>
 8012366:	f04f 0967 	mov.w	r9, #103	; 0x67
 801236a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 801236c:	4299      	cmp	r1, r3
 801236e:	db05      	blt.n	801237c <_printf_float+0x1c8>
 8012370:	6823      	ldr	r3, [r4, #0]
 8012372:	6121      	str	r1, [r4, #16]
 8012374:	07d8      	lsls	r0, r3, #31
 8012376:	d5ea      	bpl.n	801234e <_printf_float+0x19a>
 8012378:	1c4b      	adds	r3, r1, #1
 801237a:	e7e7      	b.n	801234c <_printf_float+0x198>
 801237c:	2900      	cmp	r1, #0
 801237e:	bfcc      	ite	gt
 8012380:	2201      	movgt	r2, #1
 8012382:	f1c1 0202 	rsble	r2, r1, #2
 8012386:	4413      	add	r3, r2
 8012388:	e7e0      	b.n	801234c <_printf_float+0x198>
 801238a:	6823      	ldr	r3, [r4, #0]
 801238c:	055a      	lsls	r2, r3, #21
 801238e:	d407      	bmi.n	80123a0 <_printf_float+0x1ec>
 8012390:	6923      	ldr	r3, [r4, #16]
 8012392:	4642      	mov	r2, r8
 8012394:	4631      	mov	r1, r6
 8012396:	4628      	mov	r0, r5
 8012398:	47b8      	blx	r7
 801239a:	3001      	adds	r0, #1
 801239c:	d12b      	bne.n	80123f6 <_printf_float+0x242>
 801239e:	e764      	b.n	801226a <_printf_float+0xb6>
 80123a0:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 80123a4:	f240 80dd 	bls.w	8012562 <_printf_float+0x3ae>
 80123a8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80123ac:	2200      	movs	r2, #0
 80123ae:	2300      	movs	r3, #0
 80123b0:	f7ee fb66 	bl	8000a80 <__aeabi_dcmpeq>
 80123b4:	2800      	cmp	r0, #0
 80123b6:	d033      	beq.n	8012420 <_printf_float+0x26c>
 80123b8:	2301      	movs	r3, #1
 80123ba:	4631      	mov	r1, r6
 80123bc:	4628      	mov	r0, r5
 80123be:	4a35      	ldr	r2, [pc, #212]	; (8012494 <_printf_float+0x2e0>)
 80123c0:	47b8      	blx	r7
 80123c2:	3001      	adds	r0, #1
 80123c4:	f43f af51 	beq.w	801226a <_printf_float+0xb6>
 80123c8:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 80123cc:	429a      	cmp	r2, r3
 80123ce:	db02      	blt.n	80123d6 <_printf_float+0x222>
 80123d0:	6823      	ldr	r3, [r4, #0]
 80123d2:	07d8      	lsls	r0, r3, #31
 80123d4:	d50f      	bpl.n	80123f6 <_printf_float+0x242>
 80123d6:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80123da:	4631      	mov	r1, r6
 80123dc:	4628      	mov	r0, r5
 80123de:	47b8      	blx	r7
 80123e0:	3001      	adds	r0, #1
 80123e2:	f43f af42 	beq.w	801226a <_printf_float+0xb6>
 80123e6:	f04f 0800 	mov.w	r8, #0
 80123ea:	f104 091a 	add.w	r9, r4, #26
 80123ee:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80123f0:	3b01      	subs	r3, #1
 80123f2:	4543      	cmp	r3, r8
 80123f4:	dc09      	bgt.n	801240a <_printf_float+0x256>
 80123f6:	6823      	ldr	r3, [r4, #0]
 80123f8:	079b      	lsls	r3, r3, #30
 80123fa:	f100 8102 	bmi.w	8012602 <_printf_float+0x44e>
 80123fe:	68e0      	ldr	r0, [r4, #12]
 8012400:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8012402:	4298      	cmp	r0, r3
 8012404:	bfb8      	it	lt
 8012406:	4618      	movlt	r0, r3
 8012408:	e731      	b.n	801226e <_printf_float+0xba>
 801240a:	2301      	movs	r3, #1
 801240c:	464a      	mov	r2, r9
 801240e:	4631      	mov	r1, r6
 8012410:	4628      	mov	r0, r5
 8012412:	47b8      	blx	r7
 8012414:	3001      	adds	r0, #1
 8012416:	f43f af28 	beq.w	801226a <_printf_float+0xb6>
 801241a:	f108 0801 	add.w	r8, r8, #1
 801241e:	e7e6      	b.n	80123ee <_printf_float+0x23a>
 8012420:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8012422:	2b00      	cmp	r3, #0
 8012424:	dc38      	bgt.n	8012498 <_printf_float+0x2e4>
 8012426:	2301      	movs	r3, #1
 8012428:	4631      	mov	r1, r6
 801242a:	4628      	mov	r0, r5
 801242c:	4a19      	ldr	r2, [pc, #100]	; (8012494 <_printf_float+0x2e0>)
 801242e:	47b8      	blx	r7
 8012430:	3001      	adds	r0, #1
 8012432:	f43f af1a 	beq.w	801226a <_printf_float+0xb6>
 8012436:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 801243a:	4313      	orrs	r3, r2
 801243c:	d102      	bne.n	8012444 <_printf_float+0x290>
 801243e:	6823      	ldr	r3, [r4, #0]
 8012440:	07d9      	lsls	r1, r3, #31
 8012442:	d5d8      	bpl.n	80123f6 <_printf_float+0x242>
 8012444:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8012448:	4631      	mov	r1, r6
 801244a:	4628      	mov	r0, r5
 801244c:	47b8      	blx	r7
 801244e:	3001      	adds	r0, #1
 8012450:	f43f af0b 	beq.w	801226a <_printf_float+0xb6>
 8012454:	f04f 0900 	mov.w	r9, #0
 8012458:	f104 0a1a 	add.w	sl, r4, #26
 801245c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 801245e:	425b      	negs	r3, r3
 8012460:	454b      	cmp	r3, r9
 8012462:	dc01      	bgt.n	8012468 <_printf_float+0x2b4>
 8012464:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8012466:	e794      	b.n	8012392 <_printf_float+0x1de>
 8012468:	2301      	movs	r3, #1
 801246a:	4652      	mov	r2, sl
 801246c:	4631      	mov	r1, r6
 801246e:	4628      	mov	r0, r5
 8012470:	47b8      	blx	r7
 8012472:	3001      	adds	r0, #1
 8012474:	f43f aef9 	beq.w	801226a <_printf_float+0xb6>
 8012478:	f109 0901 	add.w	r9, r9, #1
 801247c:	e7ee      	b.n	801245c <_printf_float+0x2a8>
 801247e:	bf00      	nop
 8012480:	7fefffff 	.word	0x7fefffff
 8012484:	0802e358 	.word	0x0802e358
 8012488:	0802e35c 	.word	0x0802e35c
 801248c:	0802e364 	.word	0x0802e364
 8012490:	0802e360 	.word	0x0802e360
 8012494:	0802e368 	.word	0x0802e368
 8012498:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 801249a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 801249c:	429a      	cmp	r2, r3
 801249e:	bfa8      	it	ge
 80124a0:	461a      	movge	r2, r3
 80124a2:	2a00      	cmp	r2, #0
 80124a4:	4691      	mov	r9, r2
 80124a6:	dc37      	bgt.n	8012518 <_printf_float+0x364>
 80124a8:	f04f 0b00 	mov.w	fp, #0
 80124ac:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80124b0:	f104 021a 	add.w	r2, r4, #26
 80124b4:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 80124b8:	ebaa 0309 	sub.w	r3, sl, r9
 80124bc:	455b      	cmp	r3, fp
 80124be:	dc33      	bgt.n	8012528 <_printf_float+0x374>
 80124c0:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 80124c4:	429a      	cmp	r2, r3
 80124c6:	db3b      	blt.n	8012540 <_printf_float+0x38c>
 80124c8:	6823      	ldr	r3, [r4, #0]
 80124ca:	07da      	lsls	r2, r3, #31
 80124cc:	d438      	bmi.n	8012540 <_printf_float+0x38c>
 80124ce:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80124d0:	990d      	ldr	r1, [sp, #52]	; 0x34
 80124d2:	eba3 020a 	sub.w	r2, r3, sl
 80124d6:	eba3 0901 	sub.w	r9, r3, r1
 80124da:	4591      	cmp	r9, r2
 80124dc:	bfa8      	it	ge
 80124de:	4691      	movge	r9, r2
 80124e0:	f1b9 0f00 	cmp.w	r9, #0
 80124e4:	dc34      	bgt.n	8012550 <_printf_float+0x39c>
 80124e6:	f04f 0800 	mov.w	r8, #0
 80124ea:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80124ee:	f104 0a1a 	add.w	sl, r4, #26
 80124f2:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 80124f6:	1a9b      	subs	r3, r3, r2
 80124f8:	eba3 0309 	sub.w	r3, r3, r9
 80124fc:	4543      	cmp	r3, r8
 80124fe:	f77f af7a 	ble.w	80123f6 <_printf_float+0x242>
 8012502:	2301      	movs	r3, #1
 8012504:	4652      	mov	r2, sl
 8012506:	4631      	mov	r1, r6
 8012508:	4628      	mov	r0, r5
 801250a:	47b8      	blx	r7
 801250c:	3001      	adds	r0, #1
 801250e:	f43f aeac 	beq.w	801226a <_printf_float+0xb6>
 8012512:	f108 0801 	add.w	r8, r8, #1
 8012516:	e7ec      	b.n	80124f2 <_printf_float+0x33e>
 8012518:	4613      	mov	r3, r2
 801251a:	4631      	mov	r1, r6
 801251c:	4642      	mov	r2, r8
 801251e:	4628      	mov	r0, r5
 8012520:	47b8      	blx	r7
 8012522:	3001      	adds	r0, #1
 8012524:	d1c0      	bne.n	80124a8 <_printf_float+0x2f4>
 8012526:	e6a0      	b.n	801226a <_printf_float+0xb6>
 8012528:	2301      	movs	r3, #1
 801252a:	4631      	mov	r1, r6
 801252c:	4628      	mov	r0, r5
 801252e:	920b      	str	r2, [sp, #44]	; 0x2c
 8012530:	47b8      	blx	r7
 8012532:	3001      	adds	r0, #1
 8012534:	f43f ae99 	beq.w	801226a <_printf_float+0xb6>
 8012538:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 801253a:	f10b 0b01 	add.w	fp, fp, #1
 801253e:	e7b9      	b.n	80124b4 <_printf_float+0x300>
 8012540:	4631      	mov	r1, r6
 8012542:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8012546:	4628      	mov	r0, r5
 8012548:	47b8      	blx	r7
 801254a:	3001      	adds	r0, #1
 801254c:	d1bf      	bne.n	80124ce <_printf_float+0x31a>
 801254e:	e68c      	b.n	801226a <_printf_float+0xb6>
 8012550:	464b      	mov	r3, r9
 8012552:	4631      	mov	r1, r6
 8012554:	4628      	mov	r0, r5
 8012556:	eb08 020a 	add.w	r2, r8, sl
 801255a:	47b8      	blx	r7
 801255c:	3001      	adds	r0, #1
 801255e:	d1c2      	bne.n	80124e6 <_printf_float+0x332>
 8012560:	e683      	b.n	801226a <_printf_float+0xb6>
 8012562:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8012564:	2a01      	cmp	r2, #1
 8012566:	dc01      	bgt.n	801256c <_printf_float+0x3b8>
 8012568:	07db      	lsls	r3, r3, #31
 801256a:	d537      	bpl.n	80125dc <_printf_float+0x428>
 801256c:	2301      	movs	r3, #1
 801256e:	4642      	mov	r2, r8
 8012570:	4631      	mov	r1, r6
 8012572:	4628      	mov	r0, r5
 8012574:	47b8      	blx	r7
 8012576:	3001      	adds	r0, #1
 8012578:	f43f ae77 	beq.w	801226a <_printf_float+0xb6>
 801257c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8012580:	4631      	mov	r1, r6
 8012582:	4628      	mov	r0, r5
 8012584:	47b8      	blx	r7
 8012586:	3001      	adds	r0, #1
 8012588:	f43f ae6f 	beq.w	801226a <_printf_float+0xb6>
 801258c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8012590:	2200      	movs	r2, #0
 8012592:	2300      	movs	r3, #0
 8012594:	f7ee fa74 	bl	8000a80 <__aeabi_dcmpeq>
 8012598:	b9d8      	cbnz	r0, 80125d2 <_printf_float+0x41e>
 801259a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 801259c:	f108 0201 	add.w	r2, r8, #1
 80125a0:	3b01      	subs	r3, #1
 80125a2:	4631      	mov	r1, r6
 80125a4:	4628      	mov	r0, r5
 80125a6:	47b8      	blx	r7
 80125a8:	3001      	adds	r0, #1
 80125aa:	d10e      	bne.n	80125ca <_printf_float+0x416>
 80125ac:	e65d      	b.n	801226a <_printf_float+0xb6>
 80125ae:	2301      	movs	r3, #1
 80125b0:	464a      	mov	r2, r9
 80125b2:	4631      	mov	r1, r6
 80125b4:	4628      	mov	r0, r5
 80125b6:	47b8      	blx	r7
 80125b8:	3001      	adds	r0, #1
 80125ba:	f43f ae56 	beq.w	801226a <_printf_float+0xb6>
 80125be:	f108 0801 	add.w	r8, r8, #1
 80125c2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80125c4:	3b01      	subs	r3, #1
 80125c6:	4543      	cmp	r3, r8
 80125c8:	dcf1      	bgt.n	80125ae <_printf_float+0x3fa>
 80125ca:	4653      	mov	r3, sl
 80125cc:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80125d0:	e6e0      	b.n	8012394 <_printf_float+0x1e0>
 80125d2:	f04f 0800 	mov.w	r8, #0
 80125d6:	f104 091a 	add.w	r9, r4, #26
 80125da:	e7f2      	b.n	80125c2 <_printf_float+0x40e>
 80125dc:	2301      	movs	r3, #1
 80125de:	4642      	mov	r2, r8
 80125e0:	e7df      	b.n	80125a2 <_printf_float+0x3ee>
 80125e2:	2301      	movs	r3, #1
 80125e4:	464a      	mov	r2, r9
 80125e6:	4631      	mov	r1, r6
 80125e8:	4628      	mov	r0, r5
 80125ea:	47b8      	blx	r7
 80125ec:	3001      	adds	r0, #1
 80125ee:	f43f ae3c 	beq.w	801226a <_printf_float+0xb6>
 80125f2:	f108 0801 	add.w	r8, r8, #1
 80125f6:	68e3      	ldr	r3, [r4, #12]
 80125f8:	990f      	ldr	r1, [sp, #60]	; 0x3c
 80125fa:	1a5b      	subs	r3, r3, r1
 80125fc:	4543      	cmp	r3, r8
 80125fe:	dcf0      	bgt.n	80125e2 <_printf_float+0x42e>
 8012600:	e6fd      	b.n	80123fe <_printf_float+0x24a>
 8012602:	f04f 0800 	mov.w	r8, #0
 8012606:	f104 0919 	add.w	r9, r4, #25
 801260a:	e7f4      	b.n	80125f6 <_printf_float+0x442>

0801260c <_printf_common>:
 801260c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8012610:	4616      	mov	r6, r2
 8012612:	4699      	mov	r9, r3
 8012614:	688a      	ldr	r2, [r1, #8]
 8012616:	690b      	ldr	r3, [r1, #16]
 8012618:	4607      	mov	r7, r0
 801261a:	4293      	cmp	r3, r2
 801261c:	bfb8      	it	lt
 801261e:	4613      	movlt	r3, r2
 8012620:	6033      	str	r3, [r6, #0]
 8012622:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8012626:	460c      	mov	r4, r1
 8012628:	f8dd 8020 	ldr.w	r8, [sp, #32]
 801262c:	b10a      	cbz	r2, 8012632 <_printf_common+0x26>
 801262e:	3301      	adds	r3, #1
 8012630:	6033      	str	r3, [r6, #0]
 8012632:	6823      	ldr	r3, [r4, #0]
 8012634:	0699      	lsls	r1, r3, #26
 8012636:	bf42      	ittt	mi
 8012638:	6833      	ldrmi	r3, [r6, #0]
 801263a:	3302      	addmi	r3, #2
 801263c:	6033      	strmi	r3, [r6, #0]
 801263e:	6825      	ldr	r5, [r4, #0]
 8012640:	f015 0506 	ands.w	r5, r5, #6
 8012644:	d106      	bne.n	8012654 <_printf_common+0x48>
 8012646:	f104 0a19 	add.w	sl, r4, #25
 801264a:	68e3      	ldr	r3, [r4, #12]
 801264c:	6832      	ldr	r2, [r6, #0]
 801264e:	1a9b      	subs	r3, r3, r2
 8012650:	42ab      	cmp	r3, r5
 8012652:	dc28      	bgt.n	80126a6 <_printf_common+0x9a>
 8012654:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8012658:	1e13      	subs	r3, r2, #0
 801265a:	6822      	ldr	r2, [r4, #0]
 801265c:	bf18      	it	ne
 801265e:	2301      	movne	r3, #1
 8012660:	0692      	lsls	r2, r2, #26
 8012662:	d42d      	bmi.n	80126c0 <_printf_common+0xb4>
 8012664:	4649      	mov	r1, r9
 8012666:	4638      	mov	r0, r7
 8012668:	f104 0243 	add.w	r2, r4, #67	; 0x43
 801266c:	47c0      	blx	r8
 801266e:	3001      	adds	r0, #1
 8012670:	d020      	beq.n	80126b4 <_printf_common+0xa8>
 8012672:	6823      	ldr	r3, [r4, #0]
 8012674:	68e5      	ldr	r5, [r4, #12]
 8012676:	f003 0306 	and.w	r3, r3, #6
 801267a:	2b04      	cmp	r3, #4
 801267c:	bf18      	it	ne
 801267e:	2500      	movne	r5, #0
 8012680:	6832      	ldr	r2, [r6, #0]
 8012682:	f04f 0600 	mov.w	r6, #0
 8012686:	68a3      	ldr	r3, [r4, #8]
 8012688:	bf08      	it	eq
 801268a:	1aad      	subeq	r5, r5, r2
 801268c:	6922      	ldr	r2, [r4, #16]
 801268e:	bf08      	it	eq
 8012690:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8012694:	4293      	cmp	r3, r2
 8012696:	bfc4      	itt	gt
 8012698:	1a9b      	subgt	r3, r3, r2
 801269a:	18ed      	addgt	r5, r5, r3
 801269c:	341a      	adds	r4, #26
 801269e:	42b5      	cmp	r5, r6
 80126a0:	d11a      	bne.n	80126d8 <_printf_common+0xcc>
 80126a2:	2000      	movs	r0, #0
 80126a4:	e008      	b.n	80126b8 <_printf_common+0xac>
 80126a6:	2301      	movs	r3, #1
 80126a8:	4652      	mov	r2, sl
 80126aa:	4649      	mov	r1, r9
 80126ac:	4638      	mov	r0, r7
 80126ae:	47c0      	blx	r8
 80126b0:	3001      	adds	r0, #1
 80126b2:	d103      	bne.n	80126bc <_printf_common+0xb0>
 80126b4:	f04f 30ff 	mov.w	r0, #4294967295
 80126b8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80126bc:	3501      	adds	r5, #1
 80126be:	e7c4      	b.n	801264a <_printf_common+0x3e>
 80126c0:	2030      	movs	r0, #48	; 0x30
 80126c2:	18e1      	adds	r1, r4, r3
 80126c4:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80126c8:	1c5a      	adds	r2, r3, #1
 80126ca:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80126ce:	4422      	add	r2, r4
 80126d0:	3302      	adds	r3, #2
 80126d2:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80126d6:	e7c5      	b.n	8012664 <_printf_common+0x58>
 80126d8:	2301      	movs	r3, #1
 80126da:	4622      	mov	r2, r4
 80126dc:	4649      	mov	r1, r9
 80126de:	4638      	mov	r0, r7
 80126e0:	47c0      	blx	r8
 80126e2:	3001      	adds	r0, #1
 80126e4:	d0e6      	beq.n	80126b4 <_printf_common+0xa8>
 80126e6:	3601      	adds	r6, #1
 80126e8:	e7d9      	b.n	801269e <_printf_common+0x92>
	...

080126ec <_printf_i>:
 80126ec:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80126f0:	7e0f      	ldrb	r7, [r1, #24]
 80126f2:	4691      	mov	r9, r2
 80126f4:	2f78      	cmp	r7, #120	; 0x78
 80126f6:	4680      	mov	r8, r0
 80126f8:	460c      	mov	r4, r1
 80126fa:	469a      	mov	sl, r3
 80126fc:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80126fe:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8012702:	d807      	bhi.n	8012714 <_printf_i+0x28>
 8012704:	2f62      	cmp	r7, #98	; 0x62
 8012706:	d80a      	bhi.n	801271e <_printf_i+0x32>
 8012708:	2f00      	cmp	r7, #0
 801270a:	f000 80d9 	beq.w	80128c0 <_printf_i+0x1d4>
 801270e:	2f58      	cmp	r7, #88	; 0x58
 8012710:	f000 80a4 	beq.w	801285c <_printf_i+0x170>
 8012714:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8012718:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 801271c:	e03a      	b.n	8012794 <_printf_i+0xa8>
 801271e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8012722:	2b15      	cmp	r3, #21
 8012724:	d8f6      	bhi.n	8012714 <_printf_i+0x28>
 8012726:	a101      	add	r1, pc, #4	; (adr r1, 801272c <_printf_i+0x40>)
 8012728:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 801272c:	08012785 	.word	0x08012785
 8012730:	08012799 	.word	0x08012799
 8012734:	08012715 	.word	0x08012715
 8012738:	08012715 	.word	0x08012715
 801273c:	08012715 	.word	0x08012715
 8012740:	08012715 	.word	0x08012715
 8012744:	08012799 	.word	0x08012799
 8012748:	08012715 	.word	0x08012715
 801274c:	08012715 	.word	0x08012715
 8012750:	08012715 	.word	0x08012715
 8012754:	08012715 	.word	0x08012715
 8012758:	080128a7 	.word	0x080128a7
 801275c:	080127c9 	.word	0x080127c9
 8012760:	08012889 	.word	0x08012889
 8012764:	08012715 	.word	0x08012715
 8012768:	08012715 	.word	0x08012715
 801276c:	080128c9 	.word	0x080128c9
 8012770:	08012715 	.word	0x08012715
 8012774:	080127c9 	.word	0x080127c9
 8012778:	08012715 	.word	0x08012715
 801277c:	08012715 	.word	0x08012715
 8012780:	08012891 	.word	0x08012891
 8012784:	682b      	ldr	r3, [r5, #0]
 8012786:	1d1a      	adds	r2, r3, #4
 8012788:	681b      	ldr	r3, [r3, #0]
 801278a:	602a      	str	r2, [r5, #0]
 801278c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8012790:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8012794:	2301      	movs	r3, #1
 8012796:	e0a4      	b.n	80128e2 <_printf_i+0x1f6>
 8012798:	6820      	ldr	r0, [r4, #0]
 801279a:	6829      	ldr	r1, [r5, #0]
 801279c:	0606      	lsls	r6, r0, #24
 801279e:	f101 0304 	add.w	r3, r1, #4
 80127a2:	d50a      	bpl.n	80127ba <_printf_i+0xce>
 80127a4:	680e      	ldr	r6, [r1, #0]
 80127a6:	602b      	str	r3, [r5, #0]
 80127a8:	2e00      	cmp	r6, #0
 80127aa:	da03      	bge.n	80127b4 <_printf_i+0xc8>
 80127ac:	232d      	movs	r3, #45	; 0x2d
 80127ae:	4276      	negs	r6, r6
 80127b0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80127b4:	230a      	movs	r3, #10
 80127b6:	485e      	ldr	r0, [pc, #376]	; (8012930 <_printf_i+0x244>)
 80127b8:	e019      	b.n	80127ee <_printf_i+0x102>
 80127ba:	680e      	ldr	r6, [r1, #0]
 80127bc:	f010 0f40 	tst.w	r0, #64	; 0x40
 80127c0:	602b      	str	r3, [r5, #0]
 80127c2:	bf18      	it	ne
 80127c4:	b236      	sxthne	r6, r6
 80127c6:	e7ef      	b.n	80127a8 <_printf_i+0xbc>
 80127c8:	682b      	ldr	r3, [r5, #0]
 80127ca:	6820      	ldr	r0, [r4, #0]
 80127cc:	1d19      	adds	r1, r3, #4
 80127ce:	6029      	str	r1, [r5, #0]
 80127d0:	0601      	lsls	r1, r0, #24
 80127d2:	d501      	bpl.n	80127d8 <_printf_i+0xec>
 80127d4:	681e      	ldr	r6, [r3, #0]
 80127d6:	e002      	b.n	80127de <_printf_i+0xf2>
 80127d8:	0646      	lsls	r6, r0, #25
 80127da:	d5fb      	bpl.n	80127d4 <_printf_i+0xe8>
 80127dc:	881e      	ldrh	r6, [r3, #0]
 80127de:	2f6f      	cmp	r7, #111	; 0x6f
 80127e0:	bf0c      	ite	eq
 80127e2:	2308      	moveq	r3, #8
 80127e4:	230a      	movne	r3, #10
 80127e6:	4852      	ldr	r0, [pc, #328]	; (8012930 <_printf_i+0x244>)
 80127e8:	2100      	movs	r1, #0
 80127ea:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80127ee:	6865      	ldr	r5, [r4, #4]
 80127f0:	2d00      	cmp	r5, #0
 80127f2:	bfa8      	it	ge
 80127f4:	6821      	ldrge	r1, [r4, #0]
 80127f6:	60a5      	str	r5, [r4, #8]
 80127f8:	bfa4      	itt	ge
 80127fa:	f021 0104 	bicge.w	r1, r1, #4
 80127fe:	6021      	strge	r1, [r4, #0]
 8012800:	b90e      	cbnz	r6, 8012806 <_printf_i+0x11a>
 8012802:	2d00      	cmp	r5, #0
 8012804:	d04d      	beq.n	80128a2 <_printf_i+0x1b6>
 8012806:	4615      	mov	r5, r2
 8012808:	fbb6 f1f3 	udiv	r1, r6, r3
 801280c:	fb03 6711 	mls	r7, r3, r1, r6
 8012810:	5dc7      	ldrb	r7, [r0, r7]
 8012812:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8012816:	4637      	mov	r7, r6
 8012818:	42bb      	cmp	r3, r7
 801281a:	460e      	mov	r6, r1
 801281c:	d9f4      	bls.n	8012808 <_printf_i+0x11c>
 801281e:	2b08      	cmp	r3, #8
 8012820:	d10b      	bne.n	801283a <_printf_i+0x14e>
 8012822:	6823      	ldr	r3, [r4, #0]
 8012824:	07de      	lsls	r6, r3, #31
 8012826:	d508      	bpl.n	801283a <_printf_i+0x14e>
 8012828:	6923      	ldr	r3, [r4, #16]
 801282a:	6861      	ldr	r1, [r4, #4]
 801282c:	4299      	cmp	r1, r3
 801282e:	bfde      	ittt	le
 8012830:	2330      	movle	r3, #48	; 0x30
 8012832:	f805 3c01 	strble.w	r3, [r5, #-1]
 8012836:	f105 35ff 	addle.w	r5, r5, #4294967295
 801283a:	1b52      	subs	r2, r2, r5
 801283c:	6122      	str	r2, [r4, #16]
 801283e:	464b      	mov	r3, r9
 8012840:	4621      	mov	r1, r4
 8012842:	4640      	mov	r0, r8
 8012844:	f8cd a000 	str.w	sl, [sp]
 8012848:	aa03      	add	r2, sp, #12
 801284a:	f7ff fedf 	bl	801260c <_printf_common>
 801284e:	3001      	adds	r0, #1
 8012850:	d14c      	bne.n	80128ec <_printf_i+0x200>
 8012852:	f04f 30ff 	mov.w	r0, #4294967295
 8012856:	b004      	add	sp, #16
 8012858:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801285c:	4834      	ldr	r0, [pc, #208]	; (8012930 <_printf_i+0x244>)
 801285e:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8012862:	6829      	ldr	r1, [r5, #0]
 8012864:	6823      	ldr	r3, [r4, #0]
 8012866:	f851 6b04 	ldr.w	r6, [r1], #4
 801286a:	6029      	str	r1, [r5, #0]
 801286c:	061d      	lsls	r5, r3, #24
 801286e:	d514      	bpl.n	801289a <_printf_i+0x1ae>
 8012870:	07df      	lsls	r7, r3, #31
 8012872:	bf44      	itt	mi
 8012874:	f043 0320 	orrmi.w	r3, r3, #32
 8012878:	6023      	strmi	r3, [r4, #0]
 801287a:	b91e      	cbnz	r6, 8012884 <_printf_i+0x198>
 801287c:	6823      	ldr	r3, [r4, #0]
 801287e:	f023 0320 	bic.w	r3, r3, #32
 8012882:	6023      	str	r3, [r4, #0]
 8012884:	2310      	movs	r3, #16
 8012886:	e7af      	b.n	80127e8 <_printf_i+0xfc>
 8012888:	6823      	ldr	r3, [r4, #0]
 801288a:	f043 0320 	orr.w	r3, r3, #32
 801288e:	6023      	str	r3, [r4, #0]
 8012890:	2378      	movs	r3, #120	; 0x78
 8012892:	4828      	ldr	r0, [pc, #160]	; (8012934 <_printf_i+0x248>)
 8012894:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8012898:	e7e3      	b.n	8012862 <_printf_i+0x176>
 801289a:	0659      	lsls	r1, r3, #25
 801289c:	bf48      	it	mi
 801289e:	b2b6      	uxthmi	r6, r6
 80128a0:	e7e6      	b.n	8012870 <_printf_i+0x184>
 80128a2:	4615      	mov	r5, r2
 80128a4:	e7bb      	b.n	801281e <_printf_i+0x132>
 80128a6:	682b      	ldr	r3, [r5, #0]
 80128a8:	6826      	ldr	r6, [r4, #0]
 80128aa:	1d18      	adds	r0, r3, #4
 80128ac:	6961      	ldr	r1, [r4, #20]
 80128ae:	6028      	str	r0, [r5, #0]
 80128b0:	0635      	lsls	r5, r6, #24
 80128b2:	681b      	ldr	r3, [r3, #0]
 80128b4:	d501      	bpl.n	80128ba <_printf_i+0x1ce>
 80128b6:	6019      	str	r1, [r3, #0]
 80128b8:	e002      	b.n	80128c0 <_printf_i+0x1d4>
 80128ba:	0670      	lsls	r0, r6, #25
 80128bc:	d5fb      	bpl.n	80128b6 <_printf_i+0x1ca>
 80128be:	8019      	strh	r1, [r3, #0]
 80128c0:	2300      	movs	r3, #0
 80128c2:	4615      	mov	r5, r2
 80128c4:	6123      	str	r3, [r4, #16]
 80128c6:	e7ba      	b.n	801283e <_printf_i+0x152>
 80128c8:	682b      	ldr	r3, [r5, #0]
 80128ca:	2100      	movs	r1, #0
 80128cc:	1d1a      	adds	r2, r3, #4
 80128ce:	602a      	str	r2, [r5, #0]
 80128d0:	681d      	ldr	r5, [r3, #0]
 80128d2:	6862      	ldr	r2, [r4, #4]
 80128d4:	4628      	mov	r0, r5
 80128d6:	f000 fef9 	bl	80136cc <memchr>
 80128da:	b108      	cbz	r0, 80128e0 <_printf_i+0x1f4>
 80128dc:	1b40      	subs	r0, r0, r5
 80128de:	6060      	str	r0, [r4, #4]
 80128e0:	6863      	ldr	r3, [r4, #4]
 80128e2:	6123      	str	r3, [r4, #16]
 80128e4:	2300      	movs	r3, #0
 80128e6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80128ea:	e7a8      	b.n	801283e <_printf_i+0x152>
 80128ec:	462a      	mov	r2, r5
 80128ee:	4649      	mov	r1, r9
 80128f0:	4640      	mov	r0, r8
 80128f2:	6923      	ldr	r3, [r4, #16]
 80128f4:	47d0      	blx	sl
 80128f6:	3001      	adds	r0, #1
 80128f8:	d0ab      	beq.n	8012852 <_printf_i+0x166>
 80128fa:	6823      	ldr	r3, [r4, #0]
 80128fc:	079b      	lsls	r3, r3, #30
 80128fe:	d413      	bmi.n	8012928 <_printf_i+0x23c>
 8012900:	68e0      	ldr	r0, [r4, #12]
 8012902:	9b03      	ldr	r3, [sp, #12]
 8012904:	4298      	cmp	r0, r3
 8012906:	bfb8      	it	lt
 8012908:	4618      	movlt	r0, r3
 801290a:	e7a4      	b.n	8012856 <_printf_i+0x16a>
 801290c:	2301      	movs	r3, #1
 801290e:	4632      	mov	r2, r6
 8012910:	4649      	mov	r1, r9
 8012912:	4640      	mov	r0, r8
 8012914:	47d0      	blx	sl
 8012916:	3001      	adds	r0, #1
 8012918:	d09b      	beq.n	8012852 <_printf_i+0x166>
 801291a:	3501      	adds	r5, #1
 801291c:	68e3      	ldr	r3, [r4, #12]
 801291e:	9903      	ldr	r1, [sp, #12]
 8012920:	1a5b      	subs	r3, r3, r1
 8012922:	42ab      	cmp	r3, r5
 8012924:	dcf2      	bgt.n	801290c <_printf_i+0x220>
 8012926:	e7eb      	b.n	8012900 <_printf_i+0x214>
 8012928:	2500      	movs	r5, #0
 801292a:	f104 0619 	add.w	r6, r4, #25
 801292e:	e7f5      	b.n	801291c <_printf_i+0x230>
 8012930:	0802e36a 	.word	0x0802e36a
 8012934:	0802e37b 	.word	0x0802e37b

08012938 <_sbrk_r>:
 8012938:	b538      	push	{r3, r4, r5, lr}
 801293a:	2300      	movs	r3, #0
 801293c:	4d05      	ldr	r5, [pc, #20]	; (8012954 <_sbrk_r+0x1c>)
 801293e:	4604      	mov	r4, r0
 8012940:	4608      	mov	r0, r1
 8012942:	602b      	str	r3, [r5, #0]
 8012944:	f7f0 ffd8 	bl	80038f8 <_sbrk>
 8012948:	1c43      	adds	r3, r0, #1
 801294a:	d102      	bne.n	8012952 <_sbrk_r+0x1a>
 801294c:	682b      	ldr	r3, [r5, #0]
 801294e:	b103      	cbz	r3, 8012952 <_sbrk_r+0x1a>
 8012950:	6023      	str	r3, [r4, #0]
 8012952:	bd38      	pop	{r3, r4, r5, pc}
 8012954:	20001678 	.word	0x20001678

08012958 <_vsniprintf_r>:
 8012958:	b530      	push	{r4, r5, lr}
 801295a:	4614      	mov	r4, r2
 801295c:	2c00      	cmp	r4, #0
 801295e:	4605      	mov	r5, r0
 8012960:	461a      	mov	r2, r3
 8012962:	b09b      	sub	sp, #108	; 0x6c
 8012964:	da05      	bge.n	8012972 <_vsniprintf_r+0x1a>
 8012966:	238b      	movs	r3, #139	; 0x8b
 8012968:	6003      	str	r3, [r0, #0]
 801296a:	f04f 30ff 	mov.w	r0, #4294967295
 801296e:	b01b      	add	sp, #108	; 0x6c
 8012970:	bd30      	pop	{r4, r5, pc}
 8012972:	f44f 7302 	mov.w	r3, #520	; 0x208
 8012976:	f8ad 300c 	strh.w	r3, [sp, #12]
 801297a:	bf0c      	ite	eq
 801297c:	4623      	moveq	r3, r4
 801297e:	f104 33ff 	addne.w	r3, r4, #4294967295
 8012982:	9302      	str	r3, [sp, #8]
 8012984:	9305      	str	r3, [sp, #20]
 8012986:	f64f 73ff 	movw	r3, #65535	; 0xffff
 801298a:	9100      	str	r1, [sp, #0]
 801298c:	9104      	str	r1, [sp, #16]
 801298e:	f8ad 300e 	strh.w	r3, [sp, #14]
 8012992:	4669      	mov	r1, sp
 8012994:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8012996:	f001 fab3 	bl	8013f00 <_svfiprintf_r>
 801299a:	1c43      	adds	r3, r0, #1
 801299c:	bfbc      	itt	lt
 801299e:	238b      	movlt	r3, #139	; 0x8b
 80129a0:	602b      	strlt	r3, [r5, #0]
 80129a2:	2c00      	cmp	r4, #0
 80129a4:	d0e3      	beq.n	801296e <_vsniprintf_r+0x16>
 80129a6:	2200      	movs	r2, #0
 80129a8:	9b00      	ldr	r3, [sp, #0]
 80129aa:	701a      	strb	r2, [r3, #0]
 80129ac:	e7df      	b.n	801296e <_vsniprintf_r+0x16>
	...

080129b0 <vsniprintf>:
 80129b0:	b507      	push	{r0, r1, r2, lr}
 80129b2:	9300      	str	r3, [sp, #0]
 80129b4:	4613      	mov	r3, r2
 80129b6:	460a      	mov	r2, r1
 80129b8:	4601      	mov	r1, r0
 80129ba:	4803      	ldr	r0, [pc, #12]	; (80129c8 <vsniprintf+0x18>)
 80129bc:	6800      	ldr	r0, [r0, #0]
 80129be:	f7ff ffcb 	bl	8012958 <_vsniprintf_r>
 80129c2:	b003      	add	sp, #12
 80129c4:	f85d fb04 	ldr.w	pc, [sp], #4
 80129c8:	20000174 	.word	0x20000174

080129cc <quorem>:
 80129cc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80129d0:	6903      	ldr	r3, [r0, #16]
 80129d2:	690c      	ldr	r4, [r1, #16]
 80129d4:	4607      	mov	r7, r0
 80129d6:	42a3      	cmp	r3, r4
 80129d8:	f2c0 8082 	blt.w	8012ae0 <quorem+0x114>
 80129dc:	3c01      	subs	r4, #1
 80129de:	f100 0514 	add.w	r5, r0, #20
 80129e2:	f101 0814 	add.w	r8, r1, #20
 80129e6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80129ea:	9301      	str	r3, [sp, #4]
 80129ec:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80129f0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80129f4:	3301      	adds	r3, #1
 80129f6:	429a      	cmp	r2, r3
 80129f8:	fbb2 f6f3 	udiv	r6, r2, r3
 80129fc:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8012a00:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8012a04:	d331      	bcc.n	8012a6a <quorem+0x9e>
 8012a06:	f04f 0e00 	mov.w	lr, #0
 8012a0a:	4640      	mov	r0, r8
 8012a0c:	46ac      	mov	ip, r5
 8012a0e:	46f2      	mov	sl, lr
 8012a10:	f850 2b04 	ldr.w	r2, [r0], #4
 8012a14:	b293      	uxth	r3, r2
 8012a16:	fb06 e303 	mla	r3, r6, r3, lr
 8012a1a:	0c12      	lsrs	r2, r2, #16
 8012a1c:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8012a20:	b29b      	uxth	r3, r3
 8012a22:	fb06 e202 	mla	r2, r6, r2, lr
 8012a26:	ebaa 0303 	sub.w	r3, sl, r3
 8012a2a:	f8dc a000 	ldr.w	sl, [ip]
 8012a2e:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8012a32:	fa1f fa8a 	uxth.w	sl, sl
 8012a36:	4453      	add	r3, sl
 8012a38:	f8dc a000 	ldr.w	sl, [ip]
 8012a3c:	b292      	uxth	r2, r2
 8012a3e:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8012a42:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8012a46:	b29b      	uxth	r3, r3
 8012a48:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8012a4c:	4581      	cmp	r9, r0
 8012a4e:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8012a52:	f84c 3b04 	str.w	r3, [ip], #4
 8012a56:	d2db      	bcs.n	8012a10 <quorem+0x44>
 8012a58:	f855 300b 	ldr.w	r3, [r5, fp]
 8012a5c:	b92b      	cbnz	r3, 8012a6a <quorem+0x9e>
 8012a5e:	9b01      	ldr	r3, [sp, #4]
 8012a60:	3b04      	subs	r3, #4
 8012a62:	429d      	cmp	r5, r3
 8012a64:	461a      	mov	r2, r3
 8012a66:	d32f      	bcc.n	8012ac8 <quorem+0xfc>
 8012a68:	613c      	str	r4, [r7, #16]
 8012a6a:	4638      	mov	r0, r7
 8012a6c:	f001 f8d4 	bl	8013c18 <__mcmp>
 8012a70:	2800      	cmp	r0, #0
 8012a72:	db25      	blt.n	8012ac0 <quorem+0xf4>
 8012a74:	4628      	mov	r0, r5
 8012a76:	f04f 0c00 	mov.w	ip, #0
 8012a7a:	3601      	adds	r6, #1
 8012a7c:	f858 1b04 	ldr.w	r1, [r8], #4
 8012a80:	f8d0 e000 	ldr.w	lr, [r0]
 8012a84:	b28b      	uxth	r3, r1
 8012a86:	ebac 0303 	sub.w	r3, ip, r3
 8012a8a:	fa1f f28e 	uxth.w	r2, lr
 8012a8e:	4413      	add	r3, r2
 8012a90:	0c0a      	lsrs	r2, r1, #16
 8012a92:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8012a96:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8012a9a:	b29b      	uxth	r3, r3
 8012a9c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8012aa0:	45c1      	cmp	r9, r8
 8012aa2:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8012aa6:	f840 3b04 	str.w	r3, [r0], #4
 8012aaa:	d2e7      	bcs.n	8012a7c <quorem+0xb0>
 8012aac:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8012ab0:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8012ab4:	b922      	cbnz	r2, 8012ac0 <quorem+0xf4>
 8012ab6:	3b04      	subs	r3, #4
 8012ab8:	429d      	cmp	r5, r3
 8012aba:	461a      	mov	r2, r3
 8012abc:	d30a      	bcc.n	8012ad4 <quorem+0x108>
 8012abe:	613c      	str	r4, [r7, #16]
 8012ac0:	4630      	mov	r0, r6
 8012ac2:	b003      	add	sp, #12
 8012ac4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012ac8:	6812      	ldr	r2, [r2, #0]
 8012aca:	3b04      	subs	r3, #4
 8012acc:	2a00      	cmp	r2, #0
 8012ace:	d1cb      	bne.n	8012a68 <quorem+0x9c>
 8012ad0:	3c01      	subs	r4, #1
 8012ad2:	e7c6      	b.n	8012a62 <quorem+0x96>
 8012ad4:	6812      	ldr	r2, [r2, #0]
 8012ad6:	3b04      	subs	r3, #4
 8012ad8:	2a00      	cmp	r2, #0
 8012ada:	d1f0      	bne.n	8012abe <quorem+0xf2>
 8012adc:	3c01      	subs	r4, #1
 8012ade:	e7eb      	b.n	8012ab8 <quorem+0xec>
 8012ae0:	2000      	movs	r0, #0
 8012ae2:	e7ee      	b.n	8012ac2 <quorem+0xf6>
 8012ae4:	0000      	movs	r0, r0
	...

08012ae8 <_dtoa_r>:
 8012ae8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012aec:	4616      	mov	r6, r2
 8012aee:	461f      	mov	r7, r3
 8012af0:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8012af2:	b099      	sub	sp, #100	; 0x64
 8012af4:	4605      	mov	r5, r0
 8012af6:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8012afa:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
 8012afe:	b974      	cbnz	r4, 8012b1e <_dtoa_r+0x36>
 8012b00:	2010      	movs	r0, #16
 8012b02:	f7ff f9c5 	bl	8011e90 <malloc>
 8012b06:	4602      	mov	r2, r0
 8012b08:	6268      	str	r0, [r5, #36]	; 0x24
 8012b0a:	b920      	cbnz	r0, 8012b16 <_dtoa_r+0x2e>
 8012b0c:	21ea      	movs	r1, #234	; 0xea
 8012b0e:	4ba8      	ldr	r3, [pc, #672]	; (8012db0 <_dtoa_r+0x2c8>)
 8012b10:	48a8      	ldr	r0, [pc, #672]	; (8012db4 <_dtoa_r+0x2cc>)
 8012b12:	f001 faf5 	bl	8014100 <__assert_func>
 8012b16:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8012b1a:	6004      	str	r4, [r0, #0]
 8012b1c:	60c4      	str	r4, [r0, #12]
 8012b1e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8012b20:	6819      	ldr	r1, [r3, #0]
 8012b22:	b151      	cbz	r1, 8012b3a <_dtoa_r+0x52>
 8012b24:	685a      	ldr	r2, [r3, #4]
 8012b26:	2301      	movs	r3, #1
 8012b28:	4093      	lsls	r3, r2
 8012b2a:	604a      	str	r2, [r1, #4]
 8012b2c:	608b      	str	r3, [r1, #8]
 8012b2e:	4628      	mov	r0, r5
 8012b30:	f000 fe34 	bl	801379c <_Bfree>
 8012b34:	2200      	movs	r2, #0
 8012b36:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8012b38:	601a      	str	r2, [r3, #0]
 8012b3a:	1e3b      	subs	r3, r7, #0
 8012b3c:	bfaf      	iteee	ge
 8012b3e:	2300      	movge	r3, #0
 8012b40:	2201      	movlt	r2, #1
 8012b42:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8012b46:	9305      	strlt	r3, [sp, #20]
 8012b48:	bfa8      	it	ge
 8012b4a:	f8c8 3000 	strge.w	r3, [r8]
 8012b4e:	f8dd 9014 	ldr.w	r9, [sp, #20]
 8012b52:	4b99      	ldr	r3, [pc, #612]	; (8012db8 <_dtoa_r+0x2d0>)
 8012b54:	bfb8      	it	lt
 8012b56:	f8c8 2000 	strlt.w	r2, [r8]
 8012b5a:	ea33 0309 	bics.w	r3, r3, r9
 8012b5e:	d119      	bne.n	8012b94 <_dtoa_r+0xac>
 8012b60:	f242 730f 	movw	r3, #9999	; 0x270f
 8012b64:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8012b66:	6013      	str	r3, [r2, #0]
 8012b68:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8012b6c:	4333      	orrs	r3, r6
 8012b6e:	f000 857f 	beq.w	8013670 <_dtoa_r+0xb88>
 8012b72:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8012b74:	b953      	cbnz	r3, 8012b8c <_dtoa_r+0xa4>
 8012b76:	4b91      	ldr	r3, [pc, #580]	; (8012dbc <_dtoa_r+0x2d4>)
 8012b78:	e022      	b.n	8012bc0 <_dtoa_r+0xd8>
 8012b7a:	4b91      	ldr	r3, [pc, #580]	; (8012dc0 <_dtoa_r+0x2d8>)
 8012b7c:	9303      	str	r3, [sp, #12]
 8012b7e:	3308      	adds	r3, #8
 8012b80:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8012b82:	6013      	str	r3, [r2, #0]
 8012b84:	9803      	ldr	r0, [sp, #12]
 8012b86:	b019      	add	sp, #100	; 0x64
 8012b88:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012b8c:	4b8b      	ldr	r3, [pc, #556]	; (8012dbc <_dtoa_r+0x2d4>)
 8012b8e:	9303      	str	r3, [sp, #12]
 8012b90:	3303      	adds	r3, #3
 8012b92:	e7f5      	b.n	8012b80 <_dtoa_r+0x98>
 8012b94:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8012b98:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
 8012b9c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8012ba0:	2200      	movs	r2, #0
 8012ba2:	2300      	movs	r3, #0
 8012ba4:	f7ed ff6c 	bl	8000a80 <__aeabi_dcmpeq>
 8012ba8:	4680      	mov	r8, r0
 8012baa:	b158      	cbz	r0, 8012bc4 <_dtoa_r+0xdc>
 8012bac:	2301      	movs	r3, #1
 8012bae:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8012bb0:	6013      	str	r3, [r2, #0]
 8012bb2:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8012bb4:	2b00      	cmp	r3, #0
 8012bb6:	f000 8558 	beq.w	801366a <_dtoa_r+0xb82>
 8012bba:	4882      	ldr	r0, [pc, #520]	; (8012dc4 <_dtoa_r+0x2dc>)
 8012bbc:	6018      	str	r0, [r3, #0]
 8012bbe:	1e43      	subs	r3, r0, #1
 8012bc0:	9303      	str	r3, [sp, #12]
 8012bc2:	e7df      	b.n	8012b84 <_dtoa_r+0x9c>
 8012bc4:	ab16      	add	r3, sp, #88	; 0x58
 8012bc6:	9301      	str	r3, [sp, #4]
 8012bc8:	ab17      	add	r3, sp, #92	; 0x5c
 8012bca:	9300      	str	r3, [sp, #0]
 8012bcc:	4628      	mov	r0, r5
 8012bce:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8012bd2:	f001 f8c9 	bl	8013d68 <__d2b>
 8012bd6:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8012bda:	4683      	mov	fp, r0
 8012bdc:	2c00      	cmp	r4, #0
 8012bde:	d07f      	beq.n	8012ce0 <_dtoa_r+0x1f8>
 8012be0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8012be4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8012be6:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 8012bea:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8012bee:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 8012bf2:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 8012bf6:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 8012bfa:	2200      	movs	r2, #0
 8012bfc:	4b72      	ldr	r3, [pc, #456]	; (8012dc8 <_dtoa_r+0x2e0>)
 8012bfe:	f7ed fb1f 	bl	8000240 <__aeabi_dsub>
 8012c02:	a365      	add	r3, pc, #404	; (adr r3, 8012d98 <_dtoa_r+0x2b0>)
 8012c04:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012c08:	f7ed fcd2 	bl	80005b0 <__aeabi_dmul>
 8012c0c:	a364      	add	r3, pc, #400	; (adr r3, 8012da0 <_dtoa_r+0x2b8>)
 8012c0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012c12:	f7ed fb17 	bl	8000244 <__adddf3>
 8012c16:	4606      	mov	r6, r0
 8012c18:	4620      	mov	r0, r4
 8012c1a:	460f      	mov	r7, r1
 8012c1c:	f7ed fc5e 	bl	80004dc <__aeabi_i2d>
 8012c20:	a361      	add	r3, pc, #388	; (adr r3, 8012da8 <_dtoa_r+0x2c0>)
 8012c22:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012c26:	f7ed fcc3 	bl	80005b0 <__aeabi_dmul>
 8012c2a:	4602      	mov	r2, r0
 8012c2c:	460b      	mov	r3, r1
 8012c2e:	4630      	mov	r0, r6
 8012c30:	4639      	mov	r1, r7
 8012c32:	f7ed fb07 	bl	8000244 <__adddf3>
 8012c36:	4606      	mov	r6, r0
 8012c38:	460f      	mov	r7, r1
 8012c3a:	f7ed ff69 	bl	8000b10 <__aeabi_d2iz>
 8012c3e:	2200      	movs	r2, #0
 8012c40:	4682      	mov	sl, r0
 8012c42:	2300      	movs	r3, #0
 8012c44:	4630      	mov	r0, r6
 8012c46:	4639      	mov	r1, r7
 8012c48:	f7ed ff24 	bl	8000a94 <__aeabi_dcmplt>
 8012c4c:	b148      	cbz	r0, 8012c62 <_dtoa_r+0x17a>
 8012c4e:	4650      	mov	r0, sl
 8012c50:	f7ed fc44 	bl	80004dc <__aeabi_i2d>
 8012c54:	4632      	mov	r2, r6
 8012c56:	463b      	mov	r3, r7
 8012c58:	f7ed ff12 	bl	8000a80 <__aeabi_dcmpeq>
 8012c5c:	b908      	cbnz	r0, 8012c62 <_dtoa_r+0x17a>
 8012c5e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8012c62:	f1ba 0f16 	cmp.w	sl, #22
 8012c66:	d858      	bhi.n	8012d1a <_dtoa_r+0x232>
 8012c68:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8012c6c:	4b57      	ldr	r3, [pc, #348]	; (8012dcc <_dtoa_r+0x2e4>)
 8012c6e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8012c72:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012c76:	f7ed ff0d 	bl	8000a94 <__aeabi_dcmplt>
 8012c7a:	2800      	cmp	r0, #0
 8012c7c:	d04f      	beq.n	8012d1e <_dtoa_r+0x236>
 8012c7e:	2300      	movs	r3, #0
 8012c80:	f10a 3aff 	add.w	sl, sl, #4294967295
 8012c84:	930f      	str	r3, [sp, #60]	; 0x3c
 8012c86:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8012c88:	1b1c      	subs	r4, r3, r4
 8012c8a:	1e63      	subs	r3, r4, #1
 8012c8c:	9309      	str	r3, [sp, #36]	; 0x24
 8012c8e:	bf49      	itett	mi
 8012c90:	f1c4 0301 	rsbmi	r3, r4, #1
 8012c94:	2300      	movpl	r3, #0
 8012c96:	9306      	strmi	r3, [sp, #24]
 8012c98:	2300      	movmi	r3, #0
 8012c9a:	bf54      	ite	pl
 8012c9c:	9306      	strpl	r3, [sp, #24]
 8012c9e:	9309      	strmi	r3, [sp, #36]	; 0x24
 8012ca0:	f1ba 0f00 	cmp.w	sl, #0
 8012ca4:	db3d      	blt.n	8012d22 <_dtoa_r+0x23a>
 8012ca6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8012ca8:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 8012cac:	4453      	add	r3, sl
 8012cae:	9309      	str	r3, [sp, #36]	; 0x24
 8012cb0:	2300      	movs	r3, #0
 8012cb2:	930a      	str	r3, [sp, #40]	; 0x28
 8012cb4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8012cb6:	2b09      	cmp	r3, #9
 8012cb8:	f200 808c 	bhi.w	8012dd4 <_dtoa_r+0x2ec>
 8012cbc:	2b05      	cmp	r3, #5
 8012cbe:	bfc4      	itt	gt
 8012cc0:	3b04      	subgt	r3, #4
 8012cc2:	9322      	strgt	r3, [sp, #136]	; 0x88
 8012cc4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8012cc6:	bfc8      	it	gt
 8012cc8:	2400      	movgt	r4, #0
 8012cca:	f1a3 0302 	sub.w	r3, r3, #2
 8012cce:	bfd8      	it	le
 8012cd0:	2401      	movle	r4, #1
 8012cd2:	2b03      	cmp	r3, #3
 8012cd4:	f200 808a 	bhi.w	8012dec <_dtoa_r+0x304>
 8012cd8:	e8df f003 	tbb	[pc, r3]
 8012cdc:	5b4d4f2d 	.word	0x5b4d4f2d
 8012ce0:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
 8012ce4:	441c      	add	r4, r3
 8012ce6:	f204 4332 	addw	r3, r4, #1074	; 0x432
 8012cea:	2b20      	cmp	r3, #32
 8012cec:	bfc3      	ittte	gt
 8012cee:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8012cf2:	f204 4012 	addwgt	r0, r4, #1042	; 0x412
 8012cf6:	fa09 f303 	lslgt.w	r3, r9, r3
 8012cfa:	f1c3 0320 	rsble	r3, r3, #32
 8012cfe:	bfc6      	itte	gt
 8012d00:	fa26 f000 	lsrgt.w	r0, r6, r0
 8012d04:	4318      	orrgt	r0, r3
 8012d06:	fa06 f003 	lslle.w	r0, r6, r3
 8012d0a:	f7ed fbd7 	bl	80004bc <__aeabi_ui2d>
 8012d0e:	2301      	movs	r3, #1
 8012d10:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 8012d14:	3c01      	subs	r4, #1
 8012d16:	9313      	str	r3, [sp, #76]	; 0x4c
 8012d18:	e76f      	b.n	8012bfa <_dtoa_r+0x112>
 8012d1a:	2301      	movs	r3, #1
 8012d1c:	e7b2      	b.n	8012c84 <_dtoa_r+0x19c>
 8012d1e:	900f      	str	r0, [sp, #60]	; 0x3c
 8012d20:	e7b1      	b.n	8012c86 <_dtoa_r+0x19e>
 8012d22:	9b06      	ldr	r3, [sp, #24]
 8012d24:	eba3 030a 	sub.w	r3, r3, sl
 8012d28:	9306      	str	r3, [sp, #24]
 8012d2a:	f1ca 0300 	rsb	r3, sl, #0
 8012d2e:	930a      	str	r3, [sp, #40]	; 0x28
 8012d30:	2300      	movs	r3, #0
 8012d32:	930e      	str	r3, [sp, #56]	; 0x38
 8012d34:	e7be      	b.n	8012cb4 <_dtoa_r+0x1cc>
 8012d36:	2300      	movs	r3, #0
 8012d38:	930b      	str	r3, [sp, #44]	; 0x2c
 8012d3a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8012d3c:	2b00      	cmp	r3, #0
 8012d3e:	dc58      	bgt.n	8012df2 <_dtoa_r+0x30a>
 8012d40:	f04f 0901 	mov.w	r9, #1
 8012d44:	464b      	mov	r3, r9
 8012d46:	f8cd 9020 	str.w	r9, [sp, #32]
 8012d4a:	f8cd 908c 	str.w	r9, [sp, #140]	; 0x8c
 8012d4e:	2200      	movs	r2, #0
 8012d50:	6a68      	ldr	r0, [r5, #36]	; 0x24
 8012d52:	6042      	str	r2, [r0, #4]
 8012d54:	2204      	movs	r2, #4
 8012d56:	f102 0614 	add.w	r6, r2, #20
 8012d5a:	429e      	cmp	r6, r3
 8012d5c:	6841      	ldr	r1, [r0, #4]
 8012d5e:	d94e      	bls.n	8012dfe <_dtoa_r+0x316>
 8012d60:	4628      	mov	r0, r5
 8012d62:	f000 fcdb 	bl	801371c <_Balloc>
 8012d66:	9003      	str	r0, [sp, #12]
 8012d68:	2800      	cmp	r0, #0
 8012d6a:	d14c      	bne.n	8012e06 <_dtoa_r+0x31e>
 8012d6c:	4602      	mov	r2, r0
 8012d6e:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8012d72:	4b17      	ldr	r3, [pc, #92]	; (8012dd0 <_dtoa_r+0x2e8>)
 8012d74:	e6cc      	b.n	8012b10 <_dtoa_r+0x28>
 8012d76:	2301      	movs	r3, #1
 8012d78:	e7de      	b.n	8012d38 <_dtoa_r+0x250>
 8012d7a:	2300      	movs	r3, #0
 8012d7c:	930b      	str	r3, [sp, #44]	; 0x2c
 8012d7e:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8012d80:	eb0a 0903 	add.w	r9, sl, r3
 8012d84:	f109 0301 	add.w	r3, r9, #1
 8012d88:	2b01      	cmp	r3, #1
 8012d8a:	9308      	str	r3, [sp, #32]
 8012d8c:	bfb8      	it	lt
 8012d8e:	2301      	movlt	r3, #1
 8012d90:	e7dd      	b.n	8012d4e <_dtoa_r+0x266>
 8012d92:	2301      	movs	r3, #1
 8012d94:	e7f2      	b.n	8012d7c <_dtoa_r+0x294>
 8012d96:	bf00      	nop
 8012d98:	636f4361 	.word	0x636f4361
 8012d9c:	3fd287a7 	.word	0x3fd287a7
 8012da0:	8b60c8b3 	.word	0x8b60c8b3
 8012da4:	3fc68a28 	.word	0x3fc68a28
 8012da8:	509f79fb 	.word	0x509f79fb
 8012dac:	3fd34413 	.word	0x3fd34413
 8012db0:	0802e399 	.word	0x0802e399
 8012db4:	0802e3b0 	.word	0x0802e3b0
 8012db8:	7ff00000 	.word	0x7ff00000
 8012dbc:	0802e395 	.word	0x0802e395
 8012dc0:	0802e38c 	.word	0x0802e38c
 8012dc4:	0802e369 	.word	0x0802e369
 8012dc8:	3ff80000 	.word	0x3ff80000
 8012dcc:	0802e4a0 	.word	0x0802e4a0
 8012dd0:	0802e40b 	.word	0x0802e40b
 8012dd4:	2401      	movs	r4, #1
 8012dd6:	2300      	movs	r3, #0
 8012dd8:	940b      	str	r4, [sp, #44]	; 0x2c
 8012dda:	9322      	str	r3, [sp, #136]	; 0x88
 8012ddc:	f04f 39ff 	mov.w	r9, #4294967295
 8012de0:	2200      	movs	r2, #0
 8012de2:	2312      	movs	r3, #18
 8012de4:	f8cd 9020 	str.w	r9, [sp, #32]
 8012de8:	9223      	str	r2, [sp, #140]	; 0x8c
 8012dea:	e7b0      	b.n	8012d4e <_dtoa_r+0x266>
 8012dec:	2301      	movs	r3, #1
 8012dee:	930b      	str	r3, [sp, #44]	; 0x2c
 8012df0:	e7f4      	b.n	8012ddc <_dtoa_r+0x2f4>
 8012df2:	f8dd 908c 	ldr.w	r9, [sp, #140]	; 0x8c
 8012df6:	464b      	mov	r3, r9
 8012df8:	f8cd 9020 	str.w	r9, [sp, #32]
 8012dfc:	e7a7      	b.n	8012d4e <_dtoa_r+0x266>
 8012dfe:	3101      	adds	r1, #1
 8012e00:	6041      	str	r1, [r0, #4]
 8012e02:	0052      	lsls	r2, r2, #1
 8012e04:	e7a7      	b.n	8012d56 <_dtoa_r+0x26e>
 8012e06:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8012e08:	9a03      	ldr	r2, [sp, #12]
 8012e0a:	601a      	str	r2, [r3, #0]
 8012e0c:	9b08      	ldr	r3, [sp, #32]
 8012e0e:	2b0e      	cmp	r3, #14
 8012e10:	f200 80a8 	bhi.w	8012f64 <_dtoa_r+0x47c>
 8012e14:	2c00      	cmp	r4, #0
 8012e16:	f000 80a5 	beq.w	8012f64 <_dtoa_r+0x47c>
 8012e1a:	f1ba 0f00 	cmp.w	sl, #0
 8012e1e:	dd34      	ble.n	8012e8a <_dtoa_r+0x3a2>
 8012e20:	4a9a      	ldr	r2, [pc, #616]	; (801308c <_dtoa_r+0x5a4>)
 8012e22:	f00a 030f 	and.w	r3, sl, #15
 8012e26:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8012e2a:	f41a 7f80 	tst.w	sl, #256	; 0x100
 8012e2e:	e9d3 3400 	ldrd	r3, r4, [r3]
 8012e32:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8012e36:	ea4f 142a 	mov.w	r4, sl, asr #4
 8012e3a:	d016      	beq.n	8012e6a <_dtoa_r+0x382>
 8012e3c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8012e40:	4b93      	ldr	r3, [pc, #588]	; (8013090 <_dtoa_r+0x5a8>)
 8012e42:	2703      	movs	r7, #3
 8012e44:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8012e48:	f7ed fcdc 	bl	8000804 <__aeabi_ddiv>
 8012e4c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8012e50:	f004 040f 	and.w	r4, r4, #15
 8012e54:	4e8e      	ldr	r6, [pc, #568]	; (8013090 <_dtoa_r+0x5a8>)
 8012e56:	b954      	cbnz	r4, 8012e6e <_dtoa_r+0x386>
 8012e58:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8012e5c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8012e60:	f7ed fcd0 	bl	8000804 <__aeabi_ddiv>
 8012e64:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8012e68:	e029      	b.n	8012ebe <_dtoa_r+0x3d6>
 8012e6a:	2702      	movs	r7, #2
 8012e6c:	e7f2      	b.n	8012e54 <_dtoa_r+0x36c>
 8012e6e:	07e1      	lsls	r1, r4, #31
 8012e70:	d508      	bpl.n	8012e84 <_dtoa_r+0x39c>
 8012e72:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8012e76:	e9d6 2300 	ldrd	r2, r3, [r6]
 8012e7a:	f7ed fb99 	bl	80005b0 <__aeabi_dmul>
 8012e7e:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8012e82:	3701      	adds	r7, #1
 8012e84:	1064      	asrs	r4, r4, #1
 8012e86:	3608      	adds	r6, #8
 8012e88:	e7e5      	b.n	8012e56 <_dtoa_r+0x36e>
 8012e8a:	f000 80a5 	beq.w	8012fd8 <_dtoa_r+0x4f0>
 8012e8e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8012e92:	f1ca 0400 	rsb	r4, sl, #0
 8012e96:	4b7d      	ldr	r3, [pc, #500]	; (801308c <_dtoa_r+0x5a4>)
 8012e98:	f004 020f 	and.w	r2, r4, #15
 8012e9c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8012ea0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012ea4:	f7ed fb84 	bl	80005b0 <__aeabi_dmul>
 8012ea8:	2702      	movs	r7, #2
 8012eaa:	2300      	movs	r3, #0
 8012eac:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8012eb0:	4e77      	ldr	r6, [pc, #476]	; (8013090 <_dtoa_r+0x5a8>)
 8012eb2:	1124      	asrs	r4, r4, #4
 8012eb4:	2c00      	cmp	r4, #0
 8012eb6:	f040 8084 	bne.w	8012fc2 <_dtoa_r+0x4da>
 8012eba:	2b00      	cmp	r3, #0
 8012ebc:	d1d2      	bne.n	8012e64 <_dtoa_r+0x37c>
 8012ebe:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8012ec0:	2b00      	cmp	r3, #0
 8012ec2:	f000 808b 	beq.w	8012fdc <_dtoa_r+0x4f4>
 8012ec6:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8012eca:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8012ece:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8012ed2:	2200      	movs	r2, #0
 8012ed4:	4b6f      	ldr	r3, [pc, #444]	; (8013094 <_dtoa_r+0x5ac>)
 8012ed6:	f7ed fddd 	bl	8000a94 <__aeabi_dcmplt>
 8012eda:	2800      	cmp	r0, #0
 8012edc:	d07e      	beq.n	8012fdc <_dtoa_r+0x4f4>
 8012ede:	9b08      	ldr	r3, [sp, #32]
 8012ee0:	2b00      	cmp	r3, #0
 8012ee2:	d07b      	beq.n	8012fdc <_dtoa_r+0x4f4>
 8012ee4:	f1b9 0f00 	cmp.w	r9, #0
 8012ee8:	dd38      	ble.n	8012f5c <_dtoa_r+0x474>
 8012eea:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8012eee:	2200      	movs	r2, #0
 8012ef0:	4b69      	ldr	r3, [pc, #420]	; (8013098 <_dtoa_r+0x5b0>)
 8012ef2:	f7ed fb5d 	bl	80005b0 <__aeabi_dmul>
 8012ef6:	464c      	mov	r4, r9
 8012ef8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8012efc:	f10a 38ff 	add.w	r8, sl, #4294967295
 8012f00:	3701      	adds	r7, #1
 8012f02:	4638      	mov	r0, r7
 8012f04:	f7ed faea 	bl	80004dc <__aeabi_i2d>
 8012f08:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8012f0c:	f7ed fb50 	bl	80005b0 <__aeabi_dmul>
 8012f10:	2200      	movs	r2, #0
 8012f12:	4b62      	ldr	r3, [pc, #392]	; (801309c <_dtoa_r+0x5b4>)
 8012f14:	f7ed f996 	bl	8000244 <__adddf3>
 8012f18:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 8012f1c:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8012f20:	9611      	str	r6, [sp, #68]	; 0x44
 8012f22:	2c00      	cmp	r4, #0
 8012f24:	d15d      	bne.n	8012fe2 <_dtoa_r+0x4fa>
 8012f26:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8012f2a:	2200      	movs	r2, #0
 8012f2c:	4b5c      	ldr	r3, [pc, #368]	; (80130a0 <_dtoa_r+0x5b8>)
 8012f2e:	f7ed f987 	bl	8000240 <__aeabi_dsub>
 8012f32:	4602      	mov	r2, r0
 8012f34:	460b      	mov	r3, r1
 8012f36:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8012f3a:	4633      	mov	r3, r6
 8012f3c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8012f3e:	f7ed fdc7 	bl	8000ad0 <__aeabi_dcmpgt>
 8012f42:	2800      	cmp	r0, #0
 8012f44:	f040 829c 	bne.w	8013480 <_dtoa_r+0x998>
 8012f48:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8012f4c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8012f4e:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8012f52:	f7ed fd9f 	bl	8000a94 <__aeabi_dcmplt>
 8012f56:	2800      	cmp	r0, #0
 8012f58:	f040 8290 	bne.w	801347c <_dtoa_r+0x994>
 8012f5c:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
 8012f60:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8012f64:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8012f66:	2b00      	cmp	r3, #0
 8012f68:	f2c0 8152 	blt.w	8013210 <_dtoa_r+0x728>
 8012f6c:	f1ba 0f0e 	cmp.w	sl, #14
 8012f70:	f300 814e 	bgt.w	8013210 <_dtoa_r+0x728>
 8012f74:	4b45      	ldr	r3, [pc, #276]	; (801308c <_dtoa_r+0x5a4>)
 8012f76:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8012f7a:	e9d3 3400 	ldrd	r3, r4, [r3]
 8012f7e:	e9cd 3406 	strd	r3, r4, [sp, #24]
 8012f82:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8012f84:	2b00      	cmp	r3, #0
 8012f86:	f280 80db 	bge.w	8013140 <_dtoa_r+0x658>
 8012f8a:	9b08      	ldr	r3, [sp, #32]
 8012f8c:	2b00      	cmp	r3, #0
 8012f8e:	f300 80d7 	bgt.w	8013140 <_dtoa_r+0x658>
 8012f92:	f040 8272 	bne.w	801347a <_dtoa_r+0x992>
 8012f96:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8012f9a:	2200      	movs	r2, #0
 8012f9c:	4b40      	ldr	r3, [pc, #256]	; (80130a0 <_dtoa_r+0x5b8>)
 8012f9e:	f7ed fb07 	bl	80005b0 <__aeabi_dmul>
 8012fa2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8012fa6:	f7ed fd89 	bl	8000abc <__aeabi_dcmpge>
 8012faa:	9c08      	ldr	r4, [sp, #32]
 8012fac:	4626      	mov	r6, r4
 8012fae:	2800      	cmp	r0, #0
 8012fb0:	f040 8248 	bne.w	8013444 <_dtoa_r+0x95c>
 8012fb4:	2331      	movs	r3, #49	; 0x31
 8012fb6:	9f03      	ldr	r7, [sp, #12]
 8012fb8:	f10a 0a01 	add.w	sl, sl, #1
 8012fbc:	f807 3b01 	strb.w	r3, [r7], #1
 8012fc0:	e244      	b.n	801344c <_dtoa_r+0x964>
 8012fc2:	07e2      	lsls	r2, r4, #31
 8012fc4:	d505      	bpl.n	8012fd2 <_dtoa_r+0x4ea>
 8012fc6:	e9d6 2300 	ldrd	r2, r3, [r6]
 8012fca:	f7ed faf1 	bl	80005b0 <__aeabi_dmul>
 8012fce:	2301      	movs	r3, #1
 8012fd0:	3701      	adds	r7, #1
 8012fd2:	1064      	asrs	r4, r4, #1
 8012fd4:	3608      	adds	r6, #8
 8012fd6:	e76d      	b.n	8012eb4 <_dtoa_r+0x3cc>
 8012fd8:	2702      	movs	r7, #2
 8012fda:	e770      	b.n	8012ebe <_dtoa_r+0x3d6>
 8012fdc:	46d0      	mov	r8, sl
 8012fde:	9c08      	ldr	r4, [sp, #32]
 8012fe0:	e78f      	b.n	8012f02 <_dtoa_r+0x41a>
 8012fe2:	9903      	ldr	r1, [sp, #12]
 8012fe4:	4b29      	ldr	r3, [pc, #164]	; (801308c <_dtoa_r+0x5a4>)
 8012fe6:	4421      	add	r1, r4
 8012fe8:	9112      	str	r1, [sp, #72]	; 0x48
 8012fea:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8012fec:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8012ff0:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 8012ff4:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8012ff8:	2900      	cmp	r1, #0
 8012ffa:	d055      	beq.n	80130a8 <_dtoa_r+0x5c0>
 8012ffc:	2000      	movs	r0, #0
 8012ffe:	4929      	ldr	r1, [pc, #164]	; (80130a4 <_dtoa_r+0x5bc>)
 8013000:	f7ed fc00 	bl	8000804 <__aeabi_ddiv>
 8013004:	463b      	mov	r3, r7
 8013006:	4632      	mov	r2, r6
 8013008:	f7ed f91a 	bl	8000240 <__aeabi_dsub>
 801300c:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8013010:	9f03      	ldr	r7, [sp, #12]
 8013012:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8013016:	f7ed fd7b 	bl	8000b10 <__aeabi_d2iz>
 801301a:	4604      	mov	r4, r0
 801301c:	f7ed fa5e 	bl	80004dc <__aeabi_i2d>
 8013020:	4602      	mov	r2, r0
 8013022:	460b      	mov	r3, r1
 8013024:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8013028:	f7ed f90a 	bl	8000240 <__aeabi_dsub>
 801302c:	4602      	mov	r2, r0
 801302e:	460b      	mov	r3, r1
 8013030:	3430      	adds	r4, #48	; 0x30
 8013032:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8013036:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 801303a:	f807 4b01 	strb.w	r4, [r7], #1
 801303e:	f7ed fd29 	bl	8000a94 <__aeabi_dcmplt>
 8013042:	2800      	cmp	r0, #0
 8013044:	d174      	bne.n	8013130 <_dtoa_r+0x648>
 8013046:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801304a:	2000      	movs	r0, #0
 801304c:	4911      	ldr	r1, [pc, #68]	; (8013094 <_dtoa_r+0x5ac>)
 801304e:	f7ed f8f7 	bl	8000240 <__aeabi_dsub>
 8013052:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8013056:	f7ed fd1d 	bl	8000a94 <__aeabi_dcmplt>
 801305a:	2800      	cmp	r0, #0
 801305c:	f040 80b7 	bne.w	80131ce <_dtoa_r+0x6e6>
 8013060:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8013062:	429f      	cmp	r7, r3
 8013064:	f43f af7a 	beq.w	8012f5c <_dtoa_r+0x474>
 8013068:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 801306c:	2200      	movs	r2, #0
 801306e:	4b0a      	ldr	r3, [pc, #40]	; (8013098 <_dtoa_r+0x5b0>)
 8013070:	f7ed fa9e 	bl	80005b0 <__aeabi_dmul>
 8013074:	2200      	movs	r2, #0
 8013076:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 801307a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801307e:	4b06      	ldr	r3, [pc, #24]	; (8013098 <_dtoa_r+0x5b0>)
 8013080:	f7ed fa96 	bl	80005b0 <__aeabi_dmul>
 8013084:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8013088:	e7c3      	b.n	8013012 <_dtoa_r+0x52a>
 801308a:	bf00      	nop
 801308c:	0802e4a0 	.word	0x0802e4a0
 8013090:	0802e478 	.word	0x0802e478
 8013094:	3ff00000 	.word	0x3ff00000
 8013098:	40240000 	.word	0x40240000
 801309c:	401c0000 	.word	0x401c0000
 80130a0:	40140000 	.word	0x40140000
 80130a4:	3fe00000 	.word	0x3fe00000
 80130a8:	4630      	mov	r0, r6
 80130aa:	4639      	mov	r1, r7
 80130ac:	f7ed fa80 	bl	80005b0 <__aeabi_dmul>
 80130b0:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80130b2:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80130b6:	9c03      	ldr	r4, [sp, #12]
 80130b8:	9314      	str	r3, [sp, #80]	; 0x50
 80130ba:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80130be:	f7ed fd27 	bl	8000b10 <__aeabi_d2iz>
 80130c2:	9015      	str	r0, [sp, #84]	; 0x54
 80130c4:	f7ed fa0a 	bl	80004dc <__aeabi_i2d>
 80130c8:	4602      	mov	r2, r0
 80130ca:	460b      	mov	r3, r1
 80130cc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80130d0:	f7ed f8b6 	bl	8000240 <__aeabi_dsub>
 80130d4:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80130d6:	4606      	mov	r6, r0
 80130d8:	3330      	adds	r3, #48	; 0x30
 80130da:	f804 3b01 	strb.w	r3, [r4], #1
 80130de:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80130e0:	460f      	mov	r7, r1
 80130e2:	429c      	cmp	r4, r3
 80130e4:	f04f 0200 	mov.w	r2, #0
 80130e8:	d124      	bne.n	8013134 <_dtoa_r+0x64c>
 80130ea:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80130ee:	4bb0      	ldr	r3, [pc, #704]	; (80133b0 <_dtoa_r+0x8c8>)
 80130f0:	f7ed f8a8 	bl	8000244 <__adddf3>
 80130f4:	4602      	mov	r2, r0
 80130f6:	460b      	mov	r3, r1
 80130f8:	4630      	mov	r0, r6
 80130fa:	4639      	mov	r1, r7
 80130fc:	f7ed fce8 	bl	8000ad0 <__aeabi_dcmpgt>
 8013100:	2800      	cmp	r0, #0
 8013102:	d163      	bne.n	80131cc <_dtoa_r+0x6e4>
 8013104:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8013108:	2000      	movs	r0, #0
 801310a:	49a9      	ldr	r1, [pc, #676]	; (80133b0 <_dtoa_r+0x8c8>)
 801310c:	f7ed f898 	bl	8000240 <__aeabi_dsub>
 8013110:	4602      	mov	r2, r0
 8013112:	460b      	mov	r3, r1
 8013114:	4630      	mov	r0, r6
 8013116:	4639      	mov	r1, r7
 8013118:	f7ed fcbc 	bl	8000a94 <__aeabi_dcmplt>
 801311c:	2800      	cmp	r0, #0
 801311e:	f43f af1d 	beq.w	8012f5c <_dtoa_r+0x474>
 8013122:	9f14      	ldr	r7, [sp, #80]	; 0x50
 8013124:	1e7b      	subs	r3, r7, #1
 8013126:	9314      	str	r3, [sp, #80]	; 0x50
 8013128:	f817 3c01 	ldrb.w	r3, [r7, #-1]
 801312c:	2b30      	cmp	r3, #48	; 0x30
 801312e:	d0f8      	beq.n	8013122 <_dtoa_r+0x63a>
 8013130:	46c2      	mov	sl, r8
 8013132:	e03b      	b.n	80131ac <_dtoa_r+0x6c4>
 8013134:	4b9f      	ldr	r3, [pc, #636]	; (80133b4 <_dtoa_r+0x8cc>)
 8013136:	f7ed fa3b 	bl	80005b0 <__aeabi_dmul>
 801313a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801313e:	e7bc      	b.n	80130ba <_dtoa_r+0x5d2>
 8013140:	9f03      	ldr	r7, [sp, #12]
 8013142:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 8013146:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 801314a:	4640      	mov	r0, r8
 801314c:	4649      	mov	r1, r9
 801314e:	f7ed fb59 	bl	8000804 <__aeabi_ddiv>
 8013152:	f7ed fcdd 	bl	8000b10 <__aeabi_d2iz>
 8013156:	4604      	mov	r4, r0
 8013158:	f7ed f9c0 	bl	80004dc <__aeabi_i2d>
 801315c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8013160:	f7ed fa26 	bl	80005b0 <__aeabi_dmul>
 8013164:	4602      	mov	r2, r0
 8013166:	460b      	mov	r3, r1
 8013168:	4640      	mov	r0, r8
 801316a:	4649      	mov	r1, r9
 801316c:	f7ed f868 	bl	8000240 <__aeabi_dsub>
 8013170:	f104 0630 	add.w	r6, r4, #48	; 0x30
 8013174:	f807 6b01 	strb.w	r6, [r7], #1
 8013178:	9e03      	ldr	r6, [sp, #12]
 801317a:	f8dd c020 	ldr.w	ip, [sp, #32]
 801317e:	1bbe      	subs	r6, r7, r6
 8013180:	45b4      	cmp	ip, r6
 8013182:	4602      	mov	r2, r0
 8013184:	460b      	mov	r3, r1
 8013186:	d136      	bne.n	80131f6 <_dtoa_r+0x70e>
 8013188:	f7ed f85c 	bl	8000244 <__adddf3>
 801318c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8013190:	4680      	mov	r8, r0
 8013192:	4689      	mov	r9, r1
 8013194:	f7ed fc9c 	bl	8000ad0 <__aeabi_dcmpgt>
 8013198:	bb58      	cbnz	r0, 80131f2 <_dtoa_r+0x70a>
 801319a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 801319e:	4640      	mov	r0, r8
 80131a0:	4649      	mov	r1, r9
 80131a2:	f7ed fc6d 	bl	8000a80 <__aeabi_dcmpeq>
 80131a6:	b108      	cbz	r0, 80131ac <_dtoa_r+0x6c4>
 80131a8:	07e1      	lsls	r1, r4, #31
 80131aa:	d422      	bmi.n	80131f2 <_dtoa_r+0x70a>
 80131ac:	4628      	mov	r0, r5
 80131ae:	4659      	mov	r1, fp
 80131b0:	f000 faf4 	bl	801379c <_Bfree>
 80131b4:	2300      	movs	r3, #0
 80131b6:	703b      	strb	r3, [r7, #0]
 80131b8:	9b24      	ldr	r3, [sp, #144]	; 0x90
 80131ba:	f10a 0001 	add.w	r0, sl, #1
 80131be:	6018      	str	r0, [r3, #0]
 80131c0:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80131c2:	2b00      	cmp	r3, #0
 80131c4:	f43f acde 	beq.w	8012b84 <_dtoa_r+0x9c>
 80131c8:	601f      	str	r7, [r3, #0]
 80131ca:	e4db      	b.n	8012b84 <_dtoa_r+0x9c>
 80131cc:	4627      	mov	r7, r4
 80131ce:	463b      	mov	r3, r7
 80131d0:	461f      	mov	r7, r3
 80131d2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80131d6:	2a39      	cmp	r2, #57	; 0x39
 80131d8:	d107      	bne.n	80131ea <_dtoa_r+0x702>
 80131da:	9a03      	ldr	r2, [sp, #12]
 80131dc:	429a      	cmp	r2, r3
 80131de:	d1f7      	bne.n	80131d0 <_dtoa_r+0x6e8>
 80131e0:	2230      	movs	r2, #48	; 0x30
 80131e2:	9903      	ldr	r1, [sp, #12]
 80131e4:	f108 0801 	add.w	r8, r8, #1
 80131e8:	700a      	strb	r2, [r1, #0]
 80131ea:	781a      	ldrb	r2, [r3, #0]
 80131ec:	3201      	adds	r2, #1
 80131ee:	701a      	strb	r2, [r3, #0]
 80131f0:	e79e      	b.n	8013130 <_dtoa_r+0x648>
 80131f2:	46d0      	mov	r8, sl
 80131f4:	e7eb      	b.n	80131ce <_dtoa_r+0x6e6>
 80131f6:	2200      	movs	r2, #0
 80131f8:	4b6e      	ldr	r3, [pc, #440]	; (80133b4 <_dtoa_r+0x8cc>)
 80131fa:	f7ed f9d9 	bl	80005b0 <__aeabi_dmul>
 80131fe:	2200      	movs	r2, #0
 8013200:	2300      	movs	r3, #0
 8013202:	4680      	mov	r8, r0
 8013204:	4689      	mov	r9, r1
 8013206:	f7ed fc3b 	bl	8000a80 <__aeabi_dcmpeq>
 801320a:	2800      	cmp	r0, #0
 801320c:	d09b      	beq.n	8013146 <_dtoa_r+0x65e>
 801320e:	e7cd      	b.n	80131ac <_dtoa_r+0x6c4>
 8013210:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8013212:	2a00      	cmp	r2, #0
 8013214:	f000 80d0 	beq.w	80133b8 <_dtoa_r+0x8d0>
 8013218:	9a22      	ldr	r2, [sp, #136]	; 0x88
 801321a:	2a01      	cmp	r2, #1
 801321c:	f300 80ae 	bgt.w	801337c <_dtoa_r+0x894>
 8013220:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8013222:	2a00      	cmp	r2, #0
 8013224:	f000 80a6 	beq.w	8013374 <_dtoa_r+0x88c>
 8013228:	f203 4333 	addw	r3, r3, #1075	; 0x433
 801322c:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 801322e:	9f06      	ldr	r7, [sp, #24]
 8013230:	9a06      	ldr	r2, [sp, #24]
 8013232:	2101      	movs	r1, #1
 8013234:	441a      	add	r2, r3
 8013236:	9206      	str	r2, [sp, #24]
 8013238:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801323a:	4628      	mov	r0, r5
 801323c:	441a      	add	r2, r3
 801323e:	9209      	str	r2, [sp, #36]	; 0x24
 8013240:	f000 fb62 	bl	8013908 <__i2b>
 8013244:	4606      	mov	r6, r0
 8013246:	2f00      	cmp	r7, #0
 8013248:	dd0c      	ble.n	8013264 <_dtoa_r+0x77c>
 801324a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801324c:	2b00      	cmp	r3, #0
 801324e:	dd09      	ble.n	8013264 <_dtoa_r+0x77c>
 8013250:	42bb      	cmp	r3, r7
 8013252:	bfa8      	it	ge
 8013254:	463b      	movge	r3, r7
 8013256:	9a06      	ldr	r2, [sp, #24]
 8013258:	1aff      	subs	r7, r7, r3
 801325a:	1ad2      	subs	r2, r2, r3
 801325c:	9206      	str	r2, [sp, #24]
 801325e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8013260:	1ad3      	subs	r3, r2, r3
 8013262:	9309      	str	r3, [sp, #36]	; 0x24
 8013264:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8013266:	b1f3      	cbz	r3, 80132a6 <_dtoa_r+0x7be>
 8013268:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801326a:	2b00      	cmp	r3, #0
 801326c:	f000 80a8 	beq.w	80133c0 <_dtoa_r+0x8d8>
 8013270:	2c00      	cmp	r4, #0
 8013272:	dd10      	ble.n	8013296 <_dtoa_r+0x7ae>
 8013274:	4631      	mov	r1, r6
 8013276:	4622      	mov	r2, r4
 8013278:	4628      	mov	r0, r5
 801327a:	f000 fc03 	bl	8013a84 <__pow5mult>
 801327e:	465a      	mov	r2, fp
 8013280:	4601      	mov	r1, r0
 8013282:	4606      	mov	r6, r0
 8013284:	4628      	mov	r0, r5
 8013286:	f000 fb55 	bl	8013934 <__multiply>
 801328a:	4680      	mov	r8, r0
 801328c:	4659      	mov	r1, fp
 801328e:	4628      	mov	r0, r5
 8013290:	f000 fa84 	bl	801379c <_Bfree>
 8013294:	46c3      	mov	fp, r8
 8013296:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8013298:	1b1a      	subs	r2, r3, r4
 801329a:	d004      	beq.n	80132a6 <_dtoa_r+0x7be>
 801329c:	4659      	mov	r1, fp
 801329e:	4628      	mov	r0, r5
 80132a0:	f000 fbf0 	bl	8013a84 <__pow5mult>
 80132a4:	4683      	mov	fp, r0
 80132a6:	2101      	movs	r1, #1
 80132a8:	4628      	mov	r0, r5
 80132aa:	f000 fb2d 	bl	8013908 <__i2b>
 80132ae:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80132b0:	4604      	mov	r4, r0
 80132b2:	2b00      	cmp	r3, #0
 80132b4:	f340 8086 	ble.w	80133c4 <_dtoa_r+0x8dc>
 80132b8:	461a      	mov	r2, r3
 80132ba:	4601      	mov	r1, r0
 80132bc:	4628      	mov	r0, r5
 80132be:	f000 fbe1 	bl	8013a84 <__pow5mult>
 80132c2:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80132c4:	4604      	mov	r4, r0
 80132c6:	2b01      	cmp	r3, #1
 80132c8:	dd7f      	ble.n	80133ca <_dtoa_r+0x8e2>
 80132ca:	f04f 0800 	mov.w	r8, #0
 80132ce:	6923      	ldr	r3, [r4, #16]
 80132d0:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80132d4:	6918      	ldr	r0, [r3, #16]
 80132d6:	f000 fac9 	bl	801386c <__hi0bits>
 80132da:	f1c0 0020 	rsb	r0, r0, #32
 80132de:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80132e0:	4418      	add	r0, r3
 80132e2:	f010 001f 	ands.w	r0, r0, #31
 80132e6:	f000 8092 	beq.w	801340e <_dtoa_r+0x926>
 80132ea:	f1c0 0320 	rsb	r3, r0, #32
 80132ee:	2b04      	cmp	r3, #4
 80132f0:	f340 808a 	ble.w	8013408 <_dtoa_r+0x920>
 80132f4:	f1c0 001c 	rsb	r0, r0, #28
 80132f8:	9b06      	ldr	r3, [sp, #24]
 80132fa:	4407      	add	r7, r0
 80132fc:	4403      	add	r3, r0
 80132fe:	9306      	str	r3, [sp, #24]
 8013300:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8013302:	4403      	add	r3, r0
 8013304:	9309      	str	r3, [sp, #36]	; 0x24
 8013306:	9b06      	ldr	r3, [sp, #24]
 8013308:	2b00      	cmp	r3, #0
 801330a:	dd05      	ble.n	8013318 <_dtoa_r+0x830>
 801330c:	4659      	mov	r1, fp
 801330e:	461a      	mov	r2, r3
 8013310:	4628      	mov	r0, r5
 8013312:	f000 fc11 	bl	8013b38 <__lshift>
 8013316:	4683      	mov	fp, r0
 8013318:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801331a:	2b00      	cmp	r3, #0
 801331c:	dd05      	ble.n	801332a <_dtoa_r+0x842>
 801331e:	4621      	mov	r1, r4
 8013320:	461a      	mov	r2, r3
 8013322:	4628      	mov	r0, r5
 8013324:	f000 fc08 	bl	8013b38 <__lshift>
 8013328:	4604      	mov	r4, r0
 801332a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 801332c:	2b00      	cmp	r3, #0
 801332e:	d070      	beq.n	8013412 <_dtoa_r+0x92a>
 8013330:	4621      	mov	r1, r4
 8013332:	4658      	mov	r0, fp
 8013334:	f000 fc70 	bl	8013c18 <__mcmp>
 8013338:	2800      	cmp	r0, #0
 801333a:	da6a      	bge.n	8013412 <_dtoa_r+0x92a>
 801333c:	2300      	movs	r3, #0
 801333e:	4659      	mov	r1, fp
 8013340:	220a      	movs	r2, #10
 8013342:	4628      	mov	r0, r5
 8013344:	f000 fa4c 	bl	80137e0 <__multadd>
 8013348:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801334a:	4683      	mov	fp, r0
 801334c:	f10a 3aff 	add.w	sl, sl, #4294967295
 8013350:	2b00      	cmp	r3, #0
 8013352:	f000 8194 	beq.w	801367e <_dtoa_r+0xb96>
 8013356:	4631      	mov	r1, r6
 8013358:	2300      	movs	r3, #0
 801335a:	220a      	movs	r2, #10
 801335c:	4628      	mov	r0, r5
 801335e:	f000 fa3f 	bl	80137e0 <__multadd>
 8013362:	f1b9 0f00 	cmp.w	r9, #0
 8013366:	4606      	mov	r6, r0
 8013368:	f300 8093 	bgt.w	8013492 <_dtoa_r+0x9aa>
 801336c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 801336e:	2b02      	cmp	r3, #2
 8013370:	dc57      	bgt.n	8013422 <_dtoa_r+0x93a>
 8013372:	e08e      	b.n	8013492 <_dtoa_r+0x9aa>
 8013374:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8013376:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 801337a:	e757      	b.n	801322c <_dtoa_r+0x744>
 801337c:	9b08      	ldr	r3, [sp, #32]
 801337e:	1e5c      	subs	r4, r3, #1
 8013380:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8013382:	42a3      	cmp	r3, r4
 8013384:	bfb7      	itett	lt
 8013386:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8013388:	1b1c      	subge	r4, r3, r4
 801338a:	1ae2      	sublt	r2, r4, r3
 801338c:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 801338e:	bfbe      	ittt	lt
 8013390:	940a      	strlt	r4, [sp, #40]	; 0x28
 8013392:	189b      	addlt	r3, r3, r2
 8013394:	930e      	strlt	r3, [sp, #56]	; 0x38
 8013396:	9b08      	ldr	r3, [sp, #32]
 8013398:	bfb8      	it	lt
 801339a:	2400      	movlt	r4, #0
 801339c:	2b00      	cmp	r3, #0
 801339e:	bfbb      	ittet	lt
 80133a0:	9b06      	ldrlt	r3, [sp, #24]
 80133a2:	9a08      	ldrlt	r2, [sp, #32]
 80133a4:	9f06      	ldrge	r7, [sp, #24]
 80133a6:	1a9f      	sublt	r7, r3, r2
 80133a8:	bfac      	ite	ge
 80133aa:	9b08      	ldrge	r3, [sp, #32]
 80133ac:	2300      	movlt	r3, #0
 80133ae:	e73f      	b.n	8013230 <_dtoa_r+0x748>
 80133b0:	3fe00000 	.word	0x3fe00000
 80133b4:	40240000 	.word	0x40240000
 80133b8:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 80133ba:	9f06      	ldr	r7, [sp, #24]
 80133bc:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 80133be:	e742      	b.n	8013246 <_dtoa_r+0x75e>
 80133c0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80133c2:	e76b      	b.n	801329c <_dtoa_r+0x7b4>
 80133c4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80133c6:	2b01      	cmp	r3, #1
 80133c8:	dc19      	bgt.n	80133fe <_dtoa_r+0x916>
 80133ca:	9b04      	ldr	r3, [sp, #16]
 80133cc:	b9bb      	cbnz	r3, 80133fe <_dtoa_r+0x916>
 80133ce:	9b05      	ldr	r3, [sp, #20]
 80133d0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80133d4:	b99b      	cbnz	r3, 80133fe <_dtoa_r+0x916>
 80133d6:	9b05      	ldr	r3, [sp, #20]
 80133d8:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80133dc:	0d1b      	lsrs	r3, r3, #20
 80133de:	051b      	lsls	r3, r3, #20
 80133e0:	b183      	cbz	r3, 8013404 <_dtoa_r+0x91c>
 80133e2:	f04f 0801 	mov.w	r8, #1
 80133e6:	9b06      	ldr	r3, [sp, #24]
 80133e8:	3301      	adds	r3, #1
 80133ea:	9306      	str	r3, [sp, #24]
 80133ec:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80133ee:	3301      	adds	r3, #1
 80133f0:	9309      	str	r3, [sp, #36]	; 0x24
 80133f2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80133f4:	2b00      	cmp	r3, #0
 80133f6:	f47f af6a 	bne.w	80132ce <_dtoa_r+0x7e6>
 80133fa:	2001      	movs	r0, #1
 80133fc:	e76f      	b.n	80132de <_dtoa_r+0x7f6>
 80133fe:	f04f 0800 	mov.w	r8, #0
 8013402:	e7f6      	b.n	80133f2 <_dtoa_r+0x90a>
 8013404:	4698      	mov	r8, r3
 8013406:	e7f4      	b.n	80133f2 <_dtoa_r+0x90a>
 8013408:	f43f af7d 	beq.w	8013306 <_dtoa_r+0x81e>
 801340c:	4618      	mov	r0, r3
 801340e:	301c      	adds	r0, #28
 8013410:	e772      	b.n	80132f8 <_dtoa_r+0x810>
 8013412:	9b08      	ldr	r3, [sp, #32]
 8013414:	2b00      	cmp	r3, #0
 8013416:	dc36      	bgt.n	8013486 <_dtoa_r+0x99e>
 8013418:	9b22      	ldr	r3, [sp, #136]	; 0x88
 801341a:	2b02      	cmp	r3, #2
 801341c:	dd33      	ble.n	8013486 <_dtoa_r+0x99e>
 801341e:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8013422:	f1b9 0f00 	cmp.w	r9, #0
 8013426:	d10d      	bne.n	8013444 <_dtoa_r+0x95c>
 8013428:	4621      	mov	r1, r4
 801342a:	464b      	mov	r3, r9
 801342c:	2205      	movs	r2, #5
 801342e:	4628      	mov	r0, r5
 8013430:	f000 f9d6 	bl	80137e0 <__multadd>
 8013434:	4601      	mov	r1, r0
 8013436:	4604      	mov	r4, r0
 8013438:	4658      	mov	r0, fp
 801343a:	f000 fbed 	bl	8013c18 <__mcmp>
 801343e:	2800      	cmp	r0, #0
 8013440:	f73f adb8 	bgt.w	8012fb4 <_dtoa_r+0x4cc>
 8013444:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8013446:	9f03      	ldr	r7, [sp, #12]
 8013448:	ea6f 0a03 	mvn.w	sl, r3
 801344c:	f04f 0800 	mov.w	r8, #0
 8013450:	4621      	mov	r1, r4
 8013452:	4628      	mov	r0, r5
 8013454:	f000 f9a2 	bl	801379c <_Bfree>
 8013458:	2e00      	cmp	r6, #0
 801345a:	f43f aea7 	beq.w	80131ac <_dtoa_r+0x6c4>
 801345e:	f1b8 0f00 	cmp.w	r8, #0
 8013462:	d005      	beq.n	8013470 <_dtoa_r+0x988>
 8013464:	45b0      	cmp	r8, r6
 8013466:	d003      	beq.n	8013470 <_dtoa_r+0x988>
 8013468:	4641      	mov	r1, r8
 801346a:	4628      	mov	r0, r5
 801346c:	f000 f996 	bl	801379c <_Bfree>
 8013470:	4631      	mov	r1, r6
 8013472:	4628      	mov	r0, r5
 8013474:	f000 f992 	bl	801379c <_Bfree>
 8013478:	e698      	b.n	80131ac <_dtoa_r+0x6c4>
 801347a:	2400      	movs	r4, #0
 801347c:	4626      	mov	r6, r4
 801347e:	e7e1      	b.n	8013444 <_dtoa_r+0x95c>
 8013480:	46c2      	mov	sl, r8
 8013482:	4626      	mov	r6, r4
 8013484:	e596      	b.n	8012fb4 <_dtoa_r+0x4cc>
 8013486:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8013488:	f8dd 9020 	ldr.w	r9, [sp, #32]
 801348c:	2b00      	cmp	r3, #0
 801348e:	f000 80fd 	beq.w	801368c <_dtoa_r+0xba4>
 8013492:	2f00      	cmp	r7, #0
 8013494:	dd05      	ble.n	80134a2 <_dtoa_r+0x9ba>
 8013496:	4631      	mov	r1, r6
 8013498:	463a      	mov	r2, r7
 801349a:	4628      	mov	r0, r5
 801349c:	f000 fb4c 	bl	8013b38 <__lshift>
 80134a0:	4606      	mov	r6, r0
 80134a2:	f1b8 0f00 	cmp.w	r8, #0
 80134a6:	d05c      	beq.n	8013562 <_dtoa_r+0xa7a>
 80134a8:	4628      	mov	r0, r5
 80134aa:	6871      	ldr	r1, [r6, #4]
 80134ac:	f000 f936 	bl	801371c <_Balloc>
 80134b0:	4607      	mov	r7, r0
 80134b2:	b928      	cbnz	r0, 80134c0 <_dtoa_r+0x9d8>
 80134b4:	4602      	mov	r2, r0
 80134b6:	f240 21ea 	movw	r1, #746	; 0x2ea
 80134ba:	4b7f      	ldr	r3, [pc, #508]	; (80136b8 <_dtoa_r+0xbd0>)
 80134bc:	f7ff bb28 	b.w	8012b10 <_dtoa_r+0x28>
 80134c0:	6932      	ldr	r2, [r6, #16]
 80134c2:	f106 010c 	add.w	r1, r6, #12
 80134c6:	3202      	adds	r2, #2
 80134c8:	0092      	lsls	r2, r2, #2
 80134ca:	300c      	adds	r0, #12
 80134cc:	f000 f90c 	bl	80136e8 <memcpy>
 80134d0:	2201      	movs	r2, #1
 80134d2:	4639      	mov	r1, r7
 80134d4:	4628      	mov	r0, r5
 80134d6:	f000 fb2f 	bl	8013b38 <__lshift>
 80134da:	46b0      	mov	r8, r6
 80134dc:	4606      	mov	r6, r0
 80134de:	9b03      	ldr	r3, [sp, #12]
 80134e0:	3301      	adds	r3, #1
 80134e2:	9308      	str	r3, [sp, #32]
 80134e4:	9b03      	ldr	r3, [sp, #12]
 80134e6:	444b      	add	r3, r9
 80134e8:	930a      	str	r3, [sp, #40]	; 0x28
 80134ea:	9b04      	ldr	r3, [sp, #16]
 80134ec:	f003 0301 	and.w	r3, r3, #1
 80134f0:	9309      	str	r3, [sp, #36]	; 0x24
 80134f2:	9b08      	ldr	r3, [sp, #32]
 80134f4:	4621      	mov	r1, r4
 80134f6:	3b01      	subs	r3, #1
 80134f8:	4658      	mov	r0, fp
 80134fa:	9304      	str	r3, [sp, #16]
 80134fc:	f7ff fa66 	bl	80129cc <quorem>
 8013500:	4603      	mov	r3, r0
 8013502:	4641      	mov	r1, r8
 8013504:	3330      	adds	r3, #48	; 0x30
 8013506:	9006      	str	r0, [sp, #24]
 8013508:	4658      	mov	r0, fp
 801350a:	930b      	str	r3, [sp, #44]	; 0x2c
 801350c:	f000 fb84 	bl	8013c18 <__mcmp>
 8013510:	4632      	mov	r2, r6
 8013512:	4681      	mov	r9, r0
 8013514:	4621      	mov	r1, r4
 8013516:	4628      	mov	r0, r5
 8013518:	f000 fb9a 	bl	8013c50 <__mdiff>
 801351c:	68c2      	ldr	r2, [r0, #12]
 801351e:	4607      	mov	r7, r0
 8013520:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8013522:	bb02      	cbnz	r2, 8013566 <_dtoa_r+0xa7e>
 8013524:	4601      	mov	r1, r0
 8013526:	4658      	mov	r0, fp
 8013528:	f000 fb76 	bl	8013c18 <__mcmp>
 801352c:	4602      	mov	r2, r0
 801352e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8013530:	4639      	mov	r1, r7
 8013532:	4628      	mov	r0, r5
 8013534:	e9cd 320b 	strd	r3, r2, [sp, #44]	; 0x2c
 8013538:	f000 f930 	bl	801379c <_Bfree>
 801353c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 801353e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8013540:	9f08      	ldr	r7, [sp, #32]
 8013542:	ea43 0102 	orr.w	r1, r3, r2
 8013546:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8013548:	430b      	orrs	r3, r1
 801354a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801354c:	d10d      	bne.n	801356a <_dtoa_r+0xa82>
 801354e:	2b39      	cmp	r3, #57	; 0x39
 8013550:	d029      	beq.n	80135a6 <_dtoa_r+0xabe>
 8013552:	f1b9 0f00 	cmp.w	r9, #0
 8013556:	dd01      	ble.n	801355c <_dtoa_r+0xa74>
 8013558:	9b06      	ldr	r3, [sp, #24]
 801355a:	3331      	adds	r3, #49	; 0x31
 801355c:	9a04      	ldr	r2, [sp, #16]
 801355e:	7013      	strb	r3, [r2, #0]
 8013560:	e776      	b.n	8013450 <_dtoa_r+0x968>
 8013562:	4630      	mov	r0, r6
 8013564:	e7b9      	b.n	80134da <_dtoa_r+0x9f2>
 8013566:	2201      	movs	r2, #1
 8013568:	e7e2      	b.n	8013530 <_dtoa_r+0xa48>
 801356a:	f1b9 0f00 	cmp.w	r9, #0
 801356e:	db06      	blt.n	801357e <_dtoa_r+0xa96>
 8013570:	9922      	ldr	r1, [sp, #136]	; 0x88
 8013572:	ea41 0909 	orr.w	r9, r1, r9
 8013576:	9909      	ldr	r1, [sp, #36]	; 0x24
 8013578:	ea59 0101 	orrs.w	r1, r9, r1
 801357c:	d120      	bne.n	80135c0 <_dtoa_r+0xad8>
 801357e:	2a00      	cmp	r2, #0
 8013580:	ddec      	ble.n	801355c <_dtoa_r+0xa74>
 8013582:	4659      	mov	r1, fp
 8013584:	2201      	movs	r2, #1
 8013586:	4628      	mov	r0, r5
 8013588:	9308      	str	r3, [sp, #32]
 801358a:	f000 fad5 	bl	8013b38 <__lshift>
 801358e:	4621      	mov	r1, r4
 8013590:	4683      	mov	fp, r0
 8013592:	f000 fb41 	bl	8013c18 <__mcmp>
 8013596:	2800      	cmp	r0, #0
 8013598:	9b08      	ldr	r3, [sp, #32]
 801359a:	dc02      	bgt.n	80135a2 <_dtoa_r+0xaba>
 801359c:	d1de      	bne.n	801355c <_dtoa_r+0xa74>
 801359e:	07da      	lsls	r2, r3, #31
 80135a0:	d5dc      	bpl.n	801355c <_dtoa_r+0xa74>
 80135a2:	2b39      	cmp	r3, #57	; 0x39
 80135a4:	d1d8      	bne.n	8013558 <_dtoa_r+0xa70>
 80135a6:	2339      	movs	r3, #57	; 0x39
 80135a8:	9a04      	ldr	r2, [sp, #16]
 80135aa:	7013      	strb	r3, [r2, #0]
 80135ac:	463b      	mov	r3, r7
 80135ae:	461f      	mov	r7, r3
 80135b0:	f817 2c01 	ldrb.w	r2, [r7, #-1]
 80135b4:	3b01      	subs	r3, #1
 80135b6:	2a39      	cmp	r2, #57	; 0x39
 80135b8:	d050      	beq.n	801365c <_dtoa_r+0xb74>
 80135ba:	3201      	adds	r2, #1
 80135bc:	701a      	strb	r2, [r3, #0]
 80135be:	e747      	b.n	8013450 <_dtoa_r+0x968>
 80135c0:	2a00      	cmp	r2, #0
 80135c2:	dd03      	ble.n	80135cc <_dtoa_r+0xae4>
 80135c4:	2b39      	cmp	r3, #57	; 0x39
 80135c6:	d0ee      	beq.n	80135a6 <_dtoa_r+0xabe>
 80135c8:	3301      	adds	r3, #1
 80135ca:	e7c7      	b.n	801355c <_dtoa_r+0xa74>
 80135cc:	9a08      	ldr	r2, [sp, #32]
 80135ce:	990a      	ldr	r1, [sp, #40]	; 0x28
 80135d0:	f802 3c01 	strb.w	r3, [r2, #-1]
 80135d4:	428a      	cmp	r2, r1
 80135d6:	d02a      	beq.n	801362e <_dtoa_r+0xb46>
 80135d8:	4659      	mov	r1, fp
 80135da:	2300      	movs	r3, #0
 80135dc:	220a      	movs	r2, #10
 80135de:	4628      	mov	r0, r5
 80135e0:	f000 f8fe 	bl	80137e0 <__multadd>
 80135e4:	45b0      	cmp	r8, r6
 80135e6:	4683      	mov	fp, r0
 80135e8:	f04f 0300 	mov.w	r3, #0
 80135ec:	f04f 020a 	mov.w	r2, #10
 80135f0:	4641      	mov	r1, r8
 80135f2:	4628      	mov	r0, r5
 80135f4:	d107      	bne.n	8013606 <_dtoa_r+0xb1e>
 80135f6:	f000 f8f3 	bl	80137e0 <__multadd>
 80135fa:	4680      	mov	r8, r0
 80135fc:	4606      	mov	r6, r0
 80135fe:	9b08      	ldr	r3, [sp, #32]
 8013600:	3301      	adds	r3, #1
 8013602:	9308      	str	r3, [sp, #32]
 8013604:	e775      	b.n	80134f2 <_dtoa_r+0xa0a>
 8013606:	f000 f8eb 	bl	80137e0 <__multadd>
 801360a:	4631      	mov	r1, r6
 801360c:	4680      	mov	r8, r0
 801360e:	2300      	movs	r3, #0
 8013610:	220a      	movs	r2, #10
 8013612:	4628      	mov	r0, r5
 8013614:	f000 f8e4 	bl	80137e0 <__multadd>
 8013618:	4606      	mov	r6, r0
 801361a:	e7f0      	b.n	80135fe <_dtoa_r+0xb16>
 801361c:	f1b9 0f00 	cmp.w	r9, #0
 8013620:	bfcc      	ite	gt
 8013622:	464f      	movgt	r7, r9
 8013624:	2701      	movle	r7, #1
 8013626:	f04f 0800 	mov.w	r8, #0
 801362a:	9a03      	ldr	r2, [sp, #12]
 801362c:	4417      	add	r7, r2
 801362e:	4659      	mov	r1, fp
 8013630:	2201      	movs	r2, #1
 8013632:	4628      	mov	r0, r5
 8013634:	9308      	str	r3, [sp, #32]
 8013636:	f000 fa7f 	bl	8013b38 <__lshift>
 801363a:	4621      	mov	r1, r4
 801363c:	4683      	mov	fp, r0
 801363e:	f000 faeb 	bl	8013c18 <__mcmp>
 8013642:	2800      	cmp	r0, #0
 8013644:	dcb2      	bgt.n	80135ac <_dtoa_r+0xac4>
 8013646:	d102      	bne.n	801364e <_dtoa_r+0xb66>
 8013648:	9b08      	ldr	r3, [sp, #32]
 801364a:	07db      	lsls	r3, r3, #31
 801364c:	d4ae      	bmi.n	80135ac <_dtoa_r+0xac4>
 801364e:	463b      	mov	r3, r7
 8013650:	461f      	mov	r7, r3
 8013652:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8013656:	2a30      	cmp	r2, #48	; 0x30
 8013658:	d0fa      	beq.n	8013650 <_dtoa_r+0xb68>
 801365a:	e6f9      	b.n	8013450 <_dtoa_r+0x968>
 801365c:	9a03      	ldr	r2, [sp, #12]
 801365e:	429a      	cmp	r2, r3
 8013660:	d1a5      	bne.n	80135ae <_dtoa_r+0xac6>
 8013662:	2331      	movs	r3, #49	; 0x31
 8013664:	f10a 0a01 	add.w	sl, sl, #1
 8013668:	e779      	b.n	801355e <_dtoa_r+0xa76>
 801366a:	4b14      	ldr	r3, [pc, #80]	; (80136bc <_dtoa_r+0xbd4>)
 801366c:	f7ff baa8 	b.w	8012bc0 <_dtoa_r+0xd8>
 8013670:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8013672:	2b00      	cmp	r3, #0
 8013674:	f47f aa81 	bne.w	8012b7a <_dtoa_r+0x92>
 8013678:	4b11      	ldr	r3, [pc, #68]	; (80136c0 <_dtoa_r+0xbd8>)
 801367a:	f7ff baa1 	b.w	8012bc0 <_dtoa_r+0xd8>
 801367e:	f1b9 0f00 	cmp.w	r9, #0
 8013682:	dc03      	bgt.n	801368c <_dtoa_r+0xba4>
 8013684:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8013686:	2b02      	cmp	r3, #2
 8013688:	f73f aecb 	bgt.w	8013422 <_dtoa_r+0x93a>
 801368c:	9f03      	ldr	r7, [sp, #12]
 801368e:	4621      	mov	r1, r4
 8013690:	4658      	mov	r0, fp
 8013692:	f7ff f99b 	bl	80129cc <quorem>
 8013696:	9a03      	ldr	r2, [sp, #12]
 8013698:	f100 0330 	add.w	r3, r0, #48	; 0x30
 801369c:	f807 3b01 	strb.w	r3, [r7], #1
 80136a0:	1aba      	subs	r2, r7, r2
 80136a2:	4591      	cmp	r9, r2
 80136a4:	ddba      	ble.n	801361c <_dtoa_r+0xb34>
 80136a6:	4659      	mov	r1, fp
 80136a8:	2300      	movs	r3, #0
 80136aa:	220a      	movs	r2, #10
 80136ac:	4628      	mov	r0, r5
 80136ae:	f000 f897 	bl	80137e0 <__multadd>
 80136b2:	4683      	mov	fp, r0
 80136b4:	e7eb      	b.n	801368e <_dtoa_r+0xba6>
 80136b6:	bf00      	nop
 80136b8:	0802e40b 	.word	0x0802e40b
 80136bc:	0802e368 	.word	0x0802e368
 80136c0:	0802e38c 	.word	0x0802e38c

080136c4 <_localeconv_r>:
 80136c4:	4800      	ldr	r0, [pc, #0]	; (80136c8 <_localeconv_r+0x4>)
 80136c6:	4770      	bx	lr
 80136c8:	200002c8 	.word	0x200002c8

080136cc <memchr>:
 80136cc:	4603      	mov	r3, r0
 80136ce:	b510      	push	{r4, lr}
 80136d0:	b2c9      	uxtb	r1, r1
 80136d2:	4402      	add	r2, r0
 80136d4:	4293      	cmp	r3, r2
 80136d6:	4618      	mov	r0, r3
 80136d8:	d101      	bne.n	80136de <memchr+0x12>
 80136da:	2000      	movs	r0, #0
 80136dc:	e003      	b.n	80136e6 <memchr+0x1a>
 80136de:	7804      	ldrb	r4, [r0, #0]
 80136e0:	3301      	adds	r3, #1
 80136e2:	428c      	cmp	r4, r1
 80136e4:	d1f6      	bne.n	80136d4 <memchr+0x8>
 80136e6:	bd10      	pop	{r4, pc}

080136e8 <memcpy>:
 80136e8:	440a      	add	r2, r1
 80136ea:	4291      	cmp	r1, r2
 80136ec:	f100 33ff 	add.w	r3, r0, #4294967295
 80136f0:	d100      	bne.n	80136f4 <memcpy+0xc>
 80136f2:	4770      	bx	lr
 80136f4:	b510      	push	{r4, lr}
 80136f6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80136fa:	4291      	cmp	r1, r2
 80136fc:	f803 4f01 	strb.w	r4, [r3, #1]!
 8013700:	d1f9      	bne.n	80136f6 <memcpy+0xe>
 8013702:	bd10      	pop	{r4, pc}

08013704 <__malloc_lock>:
 8013704:	4801      	ldr	r0, [pc, #4]	; (801370c <__malloc_lock+0x8>)
 8013706:	f000 bd2c 	b.w	8014162 <__retarget_lock_acquire_recursive>
 801370a:	bf00      	nop
 801370c:	2000167c 	.word	0x2000167c

08013710 <__malloc_unlock>:
 8013710:	4801      	ldr	r0, [pc, #4]	; (8013718 <__malloc_unlock+0x8>)
 8013712:	f000 bd27 	b.w	8014164 <__retarget_lock_release_recursive>
 8013716:	bf00      	nop
 8013718:	2000167c 	.word	0x2000167c

0801371c <_Balloc>:
 801371c:	b570      	push	{r4, r5, r6, lr}
 801371e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8013720:	4604      	mov	r4, r0
 8013722:	460d      	mov	r5, r1
 8013724:	b976      	cbnz	r6, 8013744 <_Balloc+0x28>
 8013726:	2010      	movs	r0, #16
 8013728:	f7fe fbb2 	bl	8011e90 <malloc>
 801372c:	4602      	mov	r2, r0
 801372e:	6260      	str	r0, [r4, #36]	; 0x24
 8013730:	b920      	cbnz	r0, 801373c <_Balloc+0x20>
 8013732:	2166      	movs	r1, #102	; 0x66
 8013734:	4b17      	ldr	r3, [pc, #92]	; (8013794 <_Balloc+0x78>)
 8013736:	4818      	ldr	r0, [pc, #96]	; (8013798 <_Balloc+0x7c>)
 8013738:	f000 fce2 	bl	8014100 <__assert_func>
 801373c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8013740:	6006      	str	r6, [r0, #0]
 8013742:	60c6      	str	r6, [r0, #12]
 8013744:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8013746:	68f3      	ldr	r3, [r6, #12]
 8013748:	b183      	cbz	r3, 801376c <_Balloc+0x50>
 801374a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801374c:	68db      	ldr	r3, [r3, #12]
 801374e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8013752:	b9b8      	cbnz	r0, 8013784 <_Balloc+0x68>
 8013754:	2101      	movs	r1, #1
 8013756:	fa01 f605 	lsl.w	r6, r1, r5
 801375a:	1d72      	adds	r2, r6, #5
 801375c:	4620      	mov	r0, r4
 801375e:	0092      	lsls	r2, r2, #2
 8013760:	f000 fb5e 	bl	8013e20 <_calloc_r>
 8013764:	b160      	cbz	r0, 8013780 <_Balloc+0x64>
 8013766:	e9c0 5601 	strd	r5, r6, [r0, #4]
 801376a:	e00e      	b.n	801378a <_Balloc+0x6e>
 801376c:	2221      	movs	r2, #33	; 0x21
 801376e:	2104      	movs	r1, #4
 8013770:	4620      	mov	r0, r4
 8013772:	f000 fb55 	bl	8013e20 <_calloc_r>
 8013776:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8013778:	60f0      	str	r0, [r6, #12]
 801377a:	68db      	ldr	r3, [r3, #12]
 801377c:	2b00      	cmp	r3, #0
 801377e:	d1e4      	bne.n	801374a <_Balloc+0x2e>
 8013780:	2000      	movs	r0, #0
 8013782:	bd70      	pop	{r4, r5, r6, pc}
 8013784:	6802      	ldr	r2, [r0, #0]
 8013786:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 801378a:	2300      	movs	r3, #0
 801378c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8013790:	e7f7      	b.n	8013782 <_Balloc+0x66>
 8013792:	bf00      	nop
 8013794:	0802e399 	.word	0x0802e399
 8013798:	0802e41c 	.word	0x0802e41c

0801379c <_Bfree>:
 801379c:	b570      	push	{r4, r5, r6, lr}
 801379e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80137a0:	4605      	mov	r5, r0
 80137a2:	460c      	mov	r4, r1
 80137a4:	b976      	cbnz	r6, 80137c4 <_Bfree+0x28>
 80137a6:	2010      	movs	r0, #16
 80137a8:	f7fe fb72 	bl	8011e90 <malloc>
 80137ac:	4602      	mov	r2, r0
 80137ae:	6268      	str	r0, [r5, #36]	; 0x24
 80137b0:	b920      	cbnz	r0, 80137bc <_Bfree+0x20>
 80137b2:	218a      	movs	r1, #138	; 0x8a
 80137b4:	4b08      	ldr	r3, [pc, #32]	; (80137d8 <_Bfree+0x3c>)
 80137b6:	4809      	ldr	r0, [pc, #36]	; (80137dc <_Bfree+0x40>)
 80137b8:	f000 fca2 	bl	8014100 <__assert_func>
 80137bc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80137c0:	6006      	str	r6, [r0, #0]
 80137c2:	60c6      	str	r6, [r0, #12]
 80137c4:	b13c      	cbz	r4, 80137d6 <_Bfree+0x3a>
 80137c6:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80137c8:	6862      	ldr	r2, [r4, #4]
 80137ca:	68db      	ldr	r3, [r3, #12]
 80137cc:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80137d0:	6021      	str	r1, [r4, #0]
 80137d2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80137d6:	bd70      	pop	{r4, r5, r6, pc}
 80137d8:	0802e399 	.word	0x0802e399
 80137dc:	0802e41c 	.word	0x0802e41c

080137e0 <__multadd>:
 80137e0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80137e4:	4607      	mov	r7, r0
 80137e6:	460c      	mov	r4, r1
 80137e8:	461e      	mov	r6, r3
 80137ea:	2000      	movs	r0, #0
 80137ec:	690d      	ldr	r5, [r1, #16]
 80137ee:	f101 0c14 	add.w	ip, r1, #20
 80137f2:	f8dc 3000 	ldr.w	r3, [ip]
 80137f6:	3001      	adds	r0, #1
 80137f8:	b299      	uxth	r1, r3
 80137fa:	fb02 6101 	mla	r1, r2, r1, r6
 80137fe:	0c1e      	lsrs	r6, r3, #16
 8013800:	0c0b      	lsrs	r3, r1, #16
 8013802:	fb02 3306 	mla	r3, r2, r6, r3
 8013806:	b289      	uxth	r1, r1
 8013808:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 801380c:	4285      	cmp	r5, r0
 801380e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8013812:	f84c 1b04 	str.w	r1, [ip], #4
 8013816:	dcec      	bgt.n	80137f2 <__multadd+0x12>
 8013818:	b30e      	cbz	r6, 801385e <__multadd+0x7e>
 801381a:	68a3      	ldr	r3, [r4, #8]
 801381c:	42ab      	cmp	r3, r5
 801381e:	dc19      	bgt.n	8013854 <__multadd+0x74>
 8013820:	6861      	ldr	r1, [r4, #4]
 8013822:	4638      	mov	r0, r7
 8013824:	3101      	adds	r1, #1
 8013826:	f7ff ff79 	bl	801371c <_Balloc>
 801382a:	4680      	mov	r8, r0
 801382c:	b928      	cbnz	r0, 801383a <__multadd+0x5a>
 801382e:	4602      	mov	r2, r0
 8013830:	21b5      	movs	r1, #181	; 0xb5
 8013832:	4b0c      	ldr	r3, [pc, #48]	; (8013864 <__multadd+0x84>)
 8013834:	480c      	ldr	r0, [pc, #48]	; (8013868 <__multadd+0x88>)
 8013836:	f000 fc63 	bl	8014100 <__assert_func>
 801383a:	6922      	ldr	r2, [r4, #16]
 801383c:	f104 010c 	add.w	r1, r4, #12
 8013840:	3202      	adds	r2, #2
 8013842:	0092      	lsls	r2, r2, #2
 8013844:	300c      	adds	r0, #12
 8013846:	f7ff ff4f 	bl	80136e8 <memcpy>
 801384a:	4621      	mov	r1, r4
 801384c:	4638      	mov	r0, r7
 801384e:	f7ff ffa5 	bl	801379c <_Bfree>
 8013852:	4644      	mov	r4, r8
 8013854:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8013858:	3501      	adds	r5, #1
 801385a:	615e      	str	r6, [r3, #20]
 801385c:	6125      	str	r5, [r4, #16]
 801385e:	4620      	mov	r0, r4
 8013860:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013864:	0802e40b 	.word	0x0802e40b
 8013868:	0802e41c 	.word	0x0802e41c

0801386c <__hi0bits>:
 801386c:	0c02      	lsrs	r2, r0, #16
 801386e:	0412      	lsls	r2, r2, #16
 8013870:	4603      	mov	r3, r0
 8013872:	b9ca      	cbnz	r2, 80138a8 <__hi0bits+0x3c>
 8013874:	0403      	lsls	r3, r0, #16
 8013876:	2010      	movs	r0, #16
 8013878:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 801387c:	bf04      	itt	eq
 801387e:	021b      	lsleq	r3, r3, #8
 8013880:	3008      	addeq	r0, #8
 8013882:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8013886:	bf04      	itt	eq
 8013888:	011b      	lsleq	r3, r3, #4
 801388a:	3004      	addeq	r0, #4
 801388c:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8013890:	bf04      	itt	eq
 8013892:	009b      	lsleq	r3, r3, #2
 8013894:	3002      	addeq	r0, #2
 8013896:	2b00      	cmp	r3, #0
 8013898:	db05      	blt.n	80138a6 <__hi0bits+0x3a>
 801389a:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 801389e:	f100 0001 	add.w	r0, r0, #1
 80138a2:	bf08      	it	eq
 80138a4:	2020      	moveq	r0, #32
 80138a6:	4770      	bx	lr
 80138a8:	2000      	movs	r0, #0
 80138aa:	e7e5      	b.n	8013878 <__hi0bits+0xc>

080138ac <__lo0bits>:
 80138ac:	6803      	ldr	r3, [r0, #0]
 80138ae:	4602      	mov	r2, r0
 80138b0:	f013 0007 	ands.w	r0, r3, #7
 80138b4:	d00b      	beq.n	80138ce <__lo0bits+0x22>
 80138b6:	07d9      	lsls	r1, r3, #31
 80138b8:	d421      	bmi.n	80138fe <__lo0bits+0x52>
 80138ba:	0798      	lsls	r0, r3, #30
 80138bc:	bf49      	itett	mi
 80138be:	085b      	lsrmi	r3, r3, #1
 80138c0:	089b      	lsrpl	r3, r3, #2
 80138c2:	2001      	movmi	r0, #1
 80138c4:	6013      	strmi	r3, [r2, #0]
 80138c6:	bf5c      	itt	pl
 80138c8:	2002      	movpl	r0, #2
 80138ca:	6013      	strpl	r3, [r2, #0]
 80138cc:	4770      	bx	lr
 80138ce:	b299      	uxth	r1, r3
 80138d0:	b909      	cbnz	r1, 80138d6 <__lo0bits+0x2a>
 80138d2:	2010      	movs	r0, #16
 80138d4:	0c1b      	lsrs	r3, r3, #16
 80138d6:	b2d9      	uxtb	r1, r3
 80138d8:	b909      	cbnz	r1, 80138de <__lo0bits+0x32>
 80138da:	3008      	adds	r0, #8
 80138dc:	0a1b      	lsrs	r3, r3, #8
 80138de:	0719      	lsls	r1, r3, #28
 80138e0:	bf04      	itt	eq
 80138e2:	091b      	lsreq	r3, r3, #4
 80138e4:	3004      	addeq	r0, #4
 80138e6:	0799      	lsls	r1, r3, #30
 80138e8:	bf04      	itt	eq
 80138ea:	089b      	lsreq	r3, r3, #2
 80138ec:	3002      	addeq	r0, #2
 80138ee:	07d9      	lsls	r1, r3, #31
 80138f0:	d403      	bmi.n	80138fa <__lo0bits+0x4e>
 80138f2:	085b      	lsrs	r3, r3, #1
 80138f4:	f100 0001 	add.w	r0, r0, #1
 80138f8:	d003      	beq.n	8013902 <__lo0bits+0x56>
 80138fa:	6013      	str	r3, [r2, #0]
 80138fc:	4770      	bx	lr
 80138fe:	2000      	movs	r0, #0
 8013900:	4770      	bx	lr
 8013902:	2020      	movs	r0, #32
 8013904:	4770      	bx	lr
	...

08013908 <__i2b>:
 8013908:	b510      	push	{r4, lr}
 801390a:	460c      	mov	r4, r1
 801390c:	2101      	movs	r1, #1
 801390e:	f7ff ff05 	bl	801371c <_Balloc>
 8013912:	4602      	mov	r2, r0
 8013914:	b928      	cbnz	r0, 8013922 <__i2b+0x1a>
 8013916:	f44f 71a0 	mov.w	r1, #320	; 0x140
 801391a:	4b04      	ldr	r3, [pc, #16]	; (801392c <__i2b+0x24>)
 801391c:	4804      	ldr	r0, [pc, #16]	; (8013930 <__i2b+0x28>)
 801391e:	f000 fbef 	bl	8014100 <__assert_func>
 8013922:	2301      	movs	r3, #1
 8013924:	6144      	str	r4, [r0, #20]
 8013926:	6103      	str	r3, [r0, #16]
 8013928:	bd10      	pop	{r4, pc}
 801392a:	bf00      	nop
 801392c:	0802e40b 	.word	0x0802e40b
 8013930:	0802e41c 	.word	0x0802e41c

08013934 <__multiply>:
 8013934:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013938:	4691      	mov	r9, r2
 801393a:	690a      	ldr	r2, [r1, #16]
 801393c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8013940:	460c      	mov	r4, r1
 8013942:	429a      	cmp	r2, r3
 8013944:	bfbe      	ittt	lt
 8013946:	460b      	movlt	r3, r1
 8013948:	464c      	movlt	r4, r9
 801394a:	4699      	movlt	r9, r3
 801394c:	6927      	ldr	r7, [r4, #16]
 801394e:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8013952:	68a3      	ldr	r3, [r4, #8]
 8013954:	6861      	ldr	r1, [r4, #4]
 8013956:	eb07 060a 	add.w	r6, r7, sl
 801395a:	42b3      	cmp	r3, r6
 801395c:	b085      	sub	sp, #20
 801395e:	bfb8      	it	lt
 8013960:	3101      	addlt	r1, #1
 8013962:	f7ff fedb 	bl	801371c <_Balloc>
 8013966:	b930      	cbnz	r0, 8013976 <__multiply+0x42>
 8013968:	4602      	mov	r2, r0
 801396a:	f240 115d 	movw	r1, #349	; 0x15d
 801396e:	4b43      	ldr	r3, [pc, #268]	; (8013a7c <__multiply+0x148>)
 8013970:	4843      	ldr	r0, [pc, #268]	; (8013a80 <__multiply+0x14c>)
 8013972:	f000 fbc5 	bl	8014100 <__assert_func>
 8013976:	f100 0514 	add.w	r5, r0, #20
 801397a:	462b      	mov	r3, r5
 801397c:	2200      	movs	r2, #0
 801397e:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8013982:	4543      	cmp	r3, r8
 8013984:	d321      	bcc.n	80139ca <__multiply+0x96>
 8013986:	f104 0314 	add.w	r3, r4, #20
 801398a:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 801398e:	f109 0314 	add.w	r3, r9, #20
 8013992:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8013996:	9202      	str	r2, [sp, #8]
 8013998:	1b3a      	subs	r2, r7, r4
 801399a:	3a15      	subs	r2, #21
 801399c:	f022 0203 	bic.w	r2, r2, #3
 80139a0:	3204      	adds	r2, #4
 80139a2:	f104 0115 	add.w	r1, r4, #21
 80139a6:	428f      	cmp	r7, r1
 80139a8:	bf38      	it	cc
 80139aa:	2204      	movcc	r2, #4
 80139ac:	9201      	str	r2, [sp, #4]
 80139ae:	9a02      	ldr	r2, [sp, #8]
 80139b0:	9303      	str	r3, [sp, #12]
 80139b2:	429a      	cmp	r2, r3
 80139b4:	d80c      	bhi.n	80139d0 <__multiply+0x9c>
 80139b6:	2e00      	cmp	r6, #0
 80139b8:	dd03      	ble.n	80139c2 <__multiply+0x8e>
 80139ba:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80139be:	2b00      	cmp	r3, #0
 80139c0:	d059      	beq.n	8013a76 <__multiply+0x142>
 80139c2:	6106      	str	r6, [r0, #16]
 80139c4:	b005      	add	sp, #20
 80139c6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80139ca:	f843 2b04 	str.w	r2, [r3], #4
 80139ce:	e7d8      	b.n	8013982 <__multiply+0x4e>
 80139d0:	f8b3 a000 	ldrh.w	sl, [r3]
 80139d4:	f1ba 0f00 	cmp.w	sl, #0
 80139d8:	d023      	beq.n	8013a22 <__multiply+0xee>
 80139da:	46a9      	mov	r9, r5
 80139dc:	f04f 0c00 	mov.w	ip, #0
 80139e0:	f104 0e14 	add.w	lr, r4, #20
 80139e4:	f85e 2b04 	ldr.w	r2, [lr], #4
 80139e8:	f8d9 1000 	ldr.w	r1, [r9]
 80139ec:	fa1f fb82 	uxth.w	fp, r2
 80139f0:	b289      	uxth	r1, r1
 80139f2:	fb0a 110b 	mla	r1, sl, fp, r1
 80139f6:	4461      	add	r1, ip
 80139f8:	f8d9 c000 	ldr.w	ip, [r9]
 80139fc:	0c12      	lsrs	r2, r2, #16
 80139fe:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 8013a02:	fb0a c202 	mla	r2, sl, r2, ip
 8013a06:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8013a0a:	b289      	uxth	r1, r1
 8013a0c:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8013a10:	4577      	cmp	r7, lr
 8013a12:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8013a16:	f849 1b04 	str.w	r1, [r9], #4
 8013a1a:	d8e3      	bhi.n	80139e4 <__multiply+0xb0>
 8013a1c:	9a01      	ldr	r2, [sp, #4]
 8013a1e:	f845 c002 	str.w	ip, [r5, r2]
 8013a22:	9a03      	ldr	r2, [sp, #12]
 8013a24:	3304      	adds	r3, #4
 8013a26:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8013a2a:	f1b9 0f00 	cmp.w	r9, #0
 8013a2e:	d020      	beq.n	8013a72 <__multiply+0x13e>
 8013a30:	46ae      	mov	lr, r5
 8013a32:	f04f 0a00 	mov.w	sl, #0
 8013a36:	6829      	ldr	r1, [r5, #0]
 8013a38:	f104 0c14 	add.w	ip, r4, #20
 8013a3c:	f8bc b000 	ldrh.w	fp, [ip]
 8013a40:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8013a44:	b289      	uxth	r1, r1
 8013a46:	fb09 220b 	mla	r2, r9, fp, r2
 8013a4a:	4492      	add	sl, r2
 8013a4c:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8013a50:	f84e 1b04 	str.w	r1, [lr], #4
 8013a54:	f85c 2b04 	ldr.w	r2, [ip], #4
 8013a58:	f8be 1000 	ldrh.w	r1, [lr]
 8013a5c:	0c12      	lsrs	r2, r2, #16
 8013a5e:	fb09 1102 	mla	r1, r9, r2, r1
 8013a62:	4567      	cmp	r7, ip
 8013a64:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8013a68:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8013a6c:	d8e6      	bhi.n	8013a3c <__multiply+0x108>
 8013a6e:	9a01      	ldr	r2, [sp, #4]
 8013a70:	50a9      	str	r1, [r5, r2]
 8013a72:	3504      	adds	r5, #4
 8013a74:	e79b      	b.n	80139ae <__multiply+0x7a>
 8013a76:	3e01      	subs	r6, #1
 8013a78:	e79d      	b.n	80139b6 <__multiply+0x82>
 8013a7a:	bf00      	nop
 8013a7c:	0802e40b 	.word	0x0802e40b
 8013a80:	0802e41c 	.word	0x0802e41c

08013a84 <__pow5mult>:
 8013a84:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8013a88:	4615      	mov	r5, r2
 8013a8a:	f012 0203 	ands.w	r2, r2, #3
 8013a8e:	4606      	mov	r6, r0
 8013a90:	460f      	mov	r7, r1
 8013a92:	d007      	beq.n	8013aa4 <__pow5mult+0x20>
 8013a94:	4c25      	ldr	r4, [pc, #148]	; (8013b2c <__pow5mult+0xa8>)
 8013a96:	3a01      	subs	r2, #1
 8013a98:	2300      	movs	r3, #0
 8013a9a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8013a9e:	f7ff fe9f 	bl	80137e0 <__multadd>
 8013aa2:	4607      	mov	r7, r0
 8013aa4:	10ad      	asrs	r5, r5, #2
 8013aa6:	d03d      	beq.n	8013b24 <__pow5mult+0xa0>
 8013aa8:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8013aaa:	b97c      	cbnz	r4, 8013acc <__pow5mult+0x48>
 8013aac:	2010      	movs	r0, #16
 8013aae:	f7fe f9ef 	bl	8011e90 <malloc>
 8013ab2:	4602      	mov	r2, r0
 8013ab4:	6270      	str	r0, [r6, #36]	; 0x24
 8013ab6:	b928      	cbnz	r0, 8013ac4 <__pow5mult+0x40>
 8013ab8:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8013abc:	4b1c      	ldr	r3, [pc, #112]	; (8013b30 <__pow5mult+0xac>)
 8013abe:	481d      	ldr	r0, [pc, #116]	; (8013b34 <__pow5mult+0xb0>)
 8013ac0:	f000 fb1e 	bl	8014100 <__assert_func>
 8013ac4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8013ac8:	6004      	str	r4, [r0, #0]
 8013aca:	60c4      	str	r4, [r0, #12]
 8013acc:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8013ad0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8013ad4:	b94c      	cbnz	r4, 8013aea <__pow5mult+0x66>
 8013ad6:	f240 2171 	movw	r1, #625	; 0x271
 8013ada:	4630      	mov	r0, r6
 8013adc:	f7ff ff14 	bl	8013908 <__i2b>
 8013ae0:	2300      	movs	r3, #0
 8013ae2:	4604      	mov	r4, r0
 8013ae4:	f8c8 0008 	str.w	r0, [r8, #8]
 8013ae8:	6003      	str	r3, [r0, #0]
 8013aea:	f04f 0900 	mov.w	r9, #0
 8013aee:	07eb      	lsls	r3, r5, #31
 8013af0:	d50a      	bpl.n	8013b08 <__pow5mult+0x84>
 8013af2:	4639      	mov	r1, r7
 8013af4:	4622      	mov	r2, r4
 8013af6:	4630      	mov	r0, r6
 8013af8:	f7ff ff1c 	bl	8013934 <__multiply>
 8013afc:	4680      	mov	r8, r0
 8013afe:	4639      	mov	r1, r7
 8013b00:	4630      	mov	r0, r6
 8013b02:	f7ff fe4b 	bl	801379c <_Bfree>
 8013b06:	4647      	mov	r7, r8
 8013b08:	106d      	asrs	r5, r5, #1
 8013b0a:	d00b      	beq.n	8013b24 <__pow5mult+0xa0>
 8013b0c:	6820      	ldr	r0, [r4, #0]
 8013b0e:	b938      	cbnz	r0, 8013b20 <__pow5mult+0x9c>
 8013b10:	4622      	mov	r2, r4
 8013b12:	4621      	mov	r1, r4
 8013b14:	4630      	mov	r0, r6
 8013b16:	f7ff ff0d 	bl	8013934 <__multiply>
 8013b1a:	6020      	str	r0, [r4, #0]
 8013b1c:	f8c0 9000 	str.w	r9, [r0]
 8013b20:	4604      	mov	r4, r0
 8013b22:	e7e4      	b.n	8013aee <__pow5mult+0x6a>
 8013b24:	4638      	mov	r0, r7
 8013b26:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8013b2a:	bf00      	nop
 8013b2c:	0802e568 	.word	0x0802e568
 8013b30:	0802e399 	.word	0x0802e399
 8013b34:	0802e41c 	.word	0x0802e41c

08013b38 <__lshift>:
 8013b38:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8013b3c:	460c      	mov	r4, r1
 8013b3e:	4607      	mov	r7, r0
 8013b40:	4691      	mov	r9, r2
 8013b42:	6923      	ldr	r3, [r4, #16]
 8013b44:	6849      	ldr	r1, [r1, #4]
 8013b46:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8013b4a:	68a3      	ldr	r3, [r4, #8]
 8013b4c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8013b50:	f108 0601 	add.w	r6, r8, #1
 8013b54:	42b3      	cmp	r3, r6
 8013b56:	db0b      	blt.n	8013b70 <__lshift+0x38>
 8013b58:	4638      	mov	r0, r7
 8013b5a:	f7ff fddf 	bl	801371c <_Balloc>
 8013b5e:	4605      	mov	r5, r0
 8013b60:	b948      	cbnz	r0, 8013b76 <__lshift+0x3e>
 8013b62:	4602      	mov	r2, r0
 8013b64:	f240 11d9 	movw	r1, #473	; 0x1d9
 8013b68:	4b29      	ldr	r3, [pc, #164]	; (8013c10 <__lshift+0xd8>)
 8013b6a:	482a      	ldr	r0, [pc, #168]	; (8013c14 <__lshift+0xdc>)
 8013b6c:	f000 fac8 	bl	8014100 <__assert_func>
 8013b70:	3101      	adds	r1, #1
 8013b72:	005b      	lsls	r3, r3, #1
 8013b74:	e7ee      	b.n	8013b54 <__lshift+0x1c>
 8013b76:	2300      	movs	r3, #0
 8013b78:	f100 0114 	add.w	r1, r0, #20
 8013b7c:	f100 0210 	add.w	r2, r0, #16
 8013b80:	4618      	mov	r0, r3
 8013b82:	4553      	cmp	r3, sl
 8013b84:	db37      	blt.n	8013bf6 <__lshift+0xbe>
 8013b86:	6920      	ldr	r0, [r4, #16]
 8013b88:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8013b8c:	f104 0314 	add.w	r3, r4, #20
 8013b90:	f019 091f 	ands.w	r9, r9, #31
 8013b94:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8013b98:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8013b9c:	d02f      	beq.n	8013bfe <__lshift+0xc6>
 8013b9e:	468a      	mov	sl, r1
 8013ba0:	f04f 0c00 	mov.w	ip, #0
 8013ba4:	f1c9 0e20 	rsb	lr, r9, #32
 8013ba8:	681a      	ldr	r2, [r3, #0]
 8013baa:	fa02 f209 	lsl.w	r2, r2, r9
 8013bae:	ea42 020c 	orr.w	r2, r2, ip
 8013bb2:	f84a 2b04 	str.w	r2, [sl], #4
 8013bb6:	f853 2b04 	ldr.w	r2, [r3], #4
 8013bba:	4298      	cmp	r0, r3
 8013bbc:	fa22 fc0e 	lsr.w	ip, r2, lr
 8013bc0:	d8f2      	bhi.n	8013ba8 <__lshift+0x70>
 8013bc2:	1b03      	subs	r3, r0, r4
 8013bc4:	3b15      	subs	r3, #21
 8013bc6:	f023 0303 	bic.w	r3, r3, #3
 8013bca:	3304      	adds	r3, #4
 8013bcc:	f104 0215 	add.w	r2, r4, #21
 8013bd0:	4290      	cmp	r0, r2
 8013bd2:	bf38      	it	cc
 8013bd4:	2304      	movcc	r3, #4
 8013bd6:	f841 c003 	str.w	ip, [r1, r3]
 8013bda:	f1bc 0f00 	cmp.w	ip, #0
 8013bde:	d001      	beq.n	8013be4 <__lshift+0xac>
 8013be0:	f108 0602 	add.w	r6, r8, #2
 8013be4:	3e01      	subs	r6, #1
 8013be6:	4638      	mov	r0, r7
 8013be8:	4621      	mov	r1, r4
 8013bea:	612e      	str	r6, [r5, #16]
 8013bec:	f7ff fdd6 	bl	801379c <_Bfree>
 8013bf0:	4628      	mov	r0, r5
 8013bf2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8013bf6:	f842 0f04 	str.w	r0, [r2, #4]!
 8013bfa:	3301      	adds	r3, #1
 8013bfc:	e7c1      	b.n	8013b82 <__lshift+0x4a>
 8013bfe:	3904      	subs	r1, #4
 8013c00:	f853 2b04 	ldr.w	r2, [r3], #4
 8013c04:	4298      	cmp	r0, r3
 8013c06:	f841 2f04 	str.w	r2, [r1, #4]!
 8013c0a:	d8f9      	bhi.n	8013c00 <__lshift+0xc8>
 8013c0c:	e7ea      	b.n	8013be4 <__lshift+0xac>
 8013c0e:	bf00      	nop
 8013c10:	0802e40b 	.word	0x0802e40b
 8013c14:	0802e41c 	.word	0x0802e41c

08013c18 <__mcmp>:
 8013c18:	4603      	mov	r3, r0
 8013c1a:	690a      	ldr	r2, [r1, #16]
 8013c1c:	6900      	ldr	r0, [r0, #16]
 8013c1e:	b530      	push	{r4, r5, lr}
 8013c20:	1a80      	subs	r0, r0, r2
 8013c22:	d10d      	bne.n	8013c40 <__mcmp+0x28>
 8013c24:	3314      	adds	r3, #20
 8013c26:	3114      	adds	r1, #20
 8013c28:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8013c2c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8013c30:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8013c34:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8013c38:	4295      	cmp	r5, r2
 8013c3a:	d002      	beq.n	8013c42 <__mcmp+0x2a>
 8013c3c:	d304      	bcc.n	8013c48 <__mcmp+0x30>
 8013c3e:	2001      	movs	r0, #1
 8013c40:	bd30      	pop	{r4, r5, pc}
 8013c42:	42a3      	cmp	r3, r4
 8013c44:	d3f4      	bcc.n	8013c30 <__mcmp+0x18>
 8013c46:	e7fb      	b.n	8013c40 <__mcmp+0x28>
 8013c48:	f04f 30ff 	mov.w	r0, #4294967295
 8013c4c:	e7f8      	b.n	8013c40 <__mcmp+0x28>
	...

08013c50 <__mdiff>:
 8013c50:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013c54:	460d      	mov	r5, r1
 8013c56:	4607      	mov	r7, r0
 8013c58:	4611      	mov	r1, r2
 8013c5a:	4628      	mov	r0, r5
 8013c5c:	4614      	mov	r4, r2
 8013c5e:	f7ff ffdb 	bl	8013c18 <__mcmp>
 8013c62:	1e06      	subs	r6, r0, #0
 8013c64:	d111      	bne.n	8013c8a <__mdiff+0x3a>
 8013c66:	4631      	mov	r1, r6
 8013c68:	4638      	mov	r0, r7
 8013c6a:	f7ff fd57 	bl	801371c <_Balloc>
 8013c6e:	4602      	mov	r2, r0
 8013c70:	b928      	cbnz	r0, 8013c7e <__mdiff+0x2e>
 8013c72:	f240 2132 	movw	r1, #562	; 0x232
 8013c76:	4b3a      	ldr	r3, [pc, #232]	; (8013d60 <__mdiff+0x110>)
 8013c78:	483a      	ldr	r0, [pc, #232]	; (8013d64 <__mdiff+0x114>)
 8013c7a:	f000 fa41 	bl	8014100 <__assert_func>
 8013c7e:	2301      	movs	r3, #1
 8013c80:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8013c84:	4610      	mov	r0, r2
 8013c86:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013c8a:	bfa4      	itt	ge
 8013c8c:	4623      	movge	r3, r4
 8013c8e:	462c      	movge	r4, r5
 8013c90:	4638      	mov	r0, r7
 8013c92:	6861      	ldr	r1, [r4, #4]
 8013c94:	bfa6      	itte	ge
 8013c96:	461d      	movge	r5, r3
 8013c98:	2600      	movge	r6, #0
 8013c9a:	2601      	movlt	r6, #1
 8013c9c:	f7ff fd3e 	bl	801371c <_Balloc>
 8013ca0:	4602      	mov	r2, r0
 8013ca2:	b918      	cbnz	r0, 8013cac <__mdiff+0x5c>
 8013ca4:	f44f 7110 	mov.w	r1, #576	; 0x240
 8013ca8:	4b2d      	ldr	r3, [pc, #180]	; (8013d60 <__mdiff+0x110>)
 8013caa:	e7e5      	b.n	8013c78 <__mdiff+0x28>
 8013cac:	f102 0814 	add.w	r8, r2, #20
 8013cb0:	46c2      	mov	sl, r8
 8013cb2:	f04f 0c00 	mov.w	ip, #0
 8013cb6:	6927      	ldr	r7, [r4, #16]
 8013cb8:	60c6      	str	r6, [r0, #12]
 8013cba:	692e      	ldr	r6, [r5, #16]
 8013cbc:	f104 0014 	add.w	r0, r4, #20
 8013cc0:	f105 0914 	add.w	r9, r5, #20
 8013cc4:	eb00 0e87 	add.w	lr, r0, r7, lsl #2
 8013cc8:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8013ccc:	3410      	adds	r4, #16
 8013cce:	f854 bf04 	ldr.w	fp, [r4, #4]!
 8013cd2:	f859 3b04 	ldr.w	r3, [r9], #4
 8013cd6:	fa1f f18b 	uxth.w	r1, fp
 8013cda:	448c      	add	ip, r1
 8013cdc:	b299      	uxth	r1, r3
 8013cde:	0c1b      	lsrs	r3, r3, #16
 8013ce0:	ebac 0101 	sub.w	r1, ip, r1
 8013ce4:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8013ce8:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8013cec:	b289      	uxth	r1, r1
 8013cee:	ea4f 4c23 	mov.w	ip, r3, asr #16
 8013cf2:	454e      	cmp	r6, r9
 8013cf4:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8013cf8:	f84a 3b04 	str.w	r3, [sl], #4
 8013cfc:	d8e7      	bhi.n	8013cce <__mdiff+0x7e>
 8013cfe:	1b73      	subs	r3, r6, r5
 8013d00:	3b15      	subs	r3, #21
 8013d02:	f023 0303 	bic.w	r3, r3, #3
 8013d06:	3515      	adds	r5, #21
 8013d08:	3304      	adds	r3, #4
 8013d0a:	42ae      	cmp	r6, r5
 8013d0c:	bf38      	it	cc
 8013d0e:	2304      	movcc	r3, #4
 8013d10:	4418      	add	r0, r3
 8013d12:	4443      	add	r3, r8
 8013d14:	461e      	mov	r6, r3
 8013d16:	4605      	mov	r5, r0
 8013d18:	4575      	cmp	r5, lr
 8013d1a:	d30e      	bcc.n	8013d3a <__mdiff+0xea>
 8013d1c:	f10e 0103 	add.w	r1, lr, #3
 8013d20:	1a09      	subs	r1, r1, r0
 8013d22:	f021 0103 	bic.w	r1, r1, #3
 8013d26:	3803      	subs	r0, #3
 8013d28:	4586      	cmp	lr, r0
 8013d2a:	bf38      	it	cc
 8013d2c:	2100      	movcc	r1, #0
 8013d2e:	4419      	add	r1, r3
 8013d30:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 8013d34:	b18b      	cbz	r3, 8013d5a <__mdiff+0x10a>
 8013d36:	6117      	str	r7, [r2, #16]
 8013d38:	e7a4      	b.n	8013c84 <__mdiff+0x34>
 8013d3a:	f855 8b04 	ldr.w	r8, [r5], #4
 8013d3e:	fa1f f188 	uxth.w	r1, r8
 8013d42:	4461      	add	r1, ip
 8013d44:	140c      	asrs	r4, r1, #16
 8013d46:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8013d4a:	b289      	uxth	r1, r1
 8013d4c:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8013d50:	ea4f 4c24 	mov.w	ip, r4, asr #16
 8013d54:	f846 1b04 	str.w	r1, [r6], #4
 8013d58:	e7de      	b.n	8013d18 <__mdiff+0xc8>
 8013d5a:	3f01      	subs	r7, #1
 8013d5c:	e7e8      	b.n	8013d30 <__mdiff+0xe0>
 8013d5e:	bf00      	nop
 8013d60:	0802e40b 	.word	0x0802e40b
 8013d64:	0802e41c 	.word	0x0802e41c

08013d68 <__d2b>:
 8013d68:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8013d6c:	2101      	movs	r1, #1
 8013d6e:	e9dd 7608 	ldrd	r7, r6, [sp, #32]
 8013d72:	4690      	mov	r8, r2
 8013d74:	461d      	mov	r5, r3
 8013d76:	f7ff fcd1 	bl	801371c <_Balloc>
 8013d7a:	4604      	mov	r4, r0
 8013d7c:	b930      	cbnz	r0, 8013d8c <__d2b+0x24>
 8013d7e:	4602      	mov	r2, r0
 8013d80:	f240 310a 	movw	r1, #778	; 0x30a
 8013d84:	4b24      	ldr	r3, [pc, #144]	; (8013e18 <__d2b+0xb0>)
 8013d86:	4825      	ldr	r0, [pc, #148]	; (8013e1c <__d2b+0xb4>)
 8013d88:	f000 f9ba 	bl	8014100 <__assert_func>
 8013d8c:	f3c5 0313 	ubfx	r3, r5, #0, #20
 8013d90:	f3c5 550a 	ubfx	r5, r5, #20, #11
 8013d94:	bb2d      	cbnz	r5, 8013de2 <__d2b+0x7a>
 8013d96:	9301      	str	r3, [sp, #4]
 8013d98:	f1b8 0300 	subs.w	r3, r8, #0
 8013d9c:	d026      	beq.n	8013dec <__d2b+0x84>
 8013d9e:	4668      	mov	r0, sp
 8013da0:	9300      	str	r3, [sp, #0]
 8013da2:	f7ff fd83 	bl	80138ac <__lo0bits>
 8013da6:	9900      	ldr	r1, [sp, #0]
 8013da8:	b1f0      	cbz	r0, 8013de8 <__d2b+0x80>
 8013daa:	9a01      	ldr	r2, [sp, #4]
 8013dac:	f1c0 0320 	rsb	r3, r0, #32
 8013db0:	fa02 f303 	lsl.w	r3, r2, r3
 8013db4:	430b      	orrs	r3, r1
 8013db6:	40c2      	lsrs	r2, r0
 8013db8:	6163      	str	r3, [r4, #20]
 8013dba:	9201      	str	r2, [sp, #4]
 8013dbc:	9b01      	ldr	r3, [sp, #4]
 8013dbe:	2b00      	cmp	r3, #0
 8013dc0:	bf14      	ite	ne
 8013dc2:	2102      	movne	r1, #2
 8013dc4:	2101      	moveq	r1, #1
 8013dc6:	61a3      	str	r3, [r4, #24]
 8013dc8:	6121      	str	r1, [r4, #16]
 8013dca:	b1c5      	cbz	r5, 8013dfe <__d2b+0x96>
 8013dcc:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8013dd0:	4405      	add	r5, r0
 8013dd2:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8013dd6:	603d      	str	r5, [r7, #0]
 8013dd8:	6030      	str	r0, [r6, #0]
 8013dda:	4620      	mov	r0, r4
 8013ddc:	b002      	add	sp, #8
 8013dde:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013de2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8013de6:	e7d6      	b.n	8013d96 <__d2b+0x2e>
 8013de8:	6161      	str	r1, [r4, #20]
 8013dea:	e7e7      	b.n	8013dbc <__d2b+0x54>
 8013dec:	a801      	add	r0, sp, #4
 8013dee:	f7ff fd5d 	bl	80138ac <__lo0bits>
 8013df2:	2101      	movs	r1, #1
 8013df4:	9b01      	ldr	r3, [sp, #4]
 8013df6:	6121      	str	r1, [r4, #16]
 8013df8:	6163      	str	r3, [r4, #20]
 8013dfa:	3020      	adds	r0, #32
 8013dfc:	e7e5      	b.n	8013dca <__d2b+0x62>
 8013dfe:	eb04 0381 	add.w	r3, r4, r1, lsl #2
 8013e02:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8013e06:	6038      	str	r0, [r7, #0]
 8013e08:	6918      	ldr	r0, [r3, #16]
 8013e0a:	f7ff fd2f 	bl	801386c <__hi0bits>
 8013e0e:	ebc0 1141 	rsb	r1, r0, r1, lsl #5
 8013e12:	6031      	str	r1, [r6, #0]
 8013e14:	e7e1      	b.n	8013dda <__d2b+0x72>
 8013e16:	bf00      	nop
 8013e18:	0802e40b 	.word	0x0802e40b
 8013e1c:	0802e41c 	.word	0x0802e41c

08013e20 <_calloc_r>:
 8013e20:	b570      	push	{r4, r5, r6, lr}
 8013e22:	fba1 5402 	umull	r5, r4, r1, r2
 8013e26:	b934      	cbnz	r4, 8013e36 <_calloc_r+0x16>
 8013e28:	4629      	mov	r1, r5
 8013e2a:	f7fe f8b1 	bl	8011f90 <_malloc_r>
 8013e2e:	4606      	mov	r6, r0
 8013e30:	b928      	cbnz	r0, 8013e3e <_calloc_r+0x1e>
 8013e32:	4630      	mov	r0, r6
 8013e34:	bd70      	pop	{r4, r5, r6, pc}
 8013e36:	220c      	movs	r2, #12
 8013e38:	2600      	movs	r6, #0
 8013e3a:	6002      	str	r2, [r0, #0]
 8013e3c:	e7f9      	b.n	8013e32 <_calloc_r+0x12>
 8013e3e:	462a      	mov	r2, r5
 8013e40:	4621      	mov	r1, r4
 8013e42:	f7fe f835 	bl	8011eb0 <memset>
 8013e46:	e7f4      	b.n	8013e32 <_calloc_r+0x12>

08013e48 <__ssputs_r>:
 8013e48:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8013e4c:	688e      	ldr	r6, [r1, #8]
 8013e4e:	4682      	mov	sl, r0
 8013e50:	429e      	cmp	r6, r3
 8013e52:	460c      	mov	r4, r1
 8013e54:	4690      	mov	r8, r2
 8013e56:	461f      	mov	r7, r3
 8013e58:	d838      	bhi.n	8013ecc <__ssputs_r+0x84>
 8013e5a:	898a      	ldrh	r2, [r1, #12]
 8013e5c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8013e60:	d032      	beq.n	8013ec8 <__ssputs_r+0x80>
 8013e62:	6825      	ldr	r5, [r4, #0]
 8013e64:	6909      	ldr	r1, [r1, #16]
 8013e66:	3301      	adds	r3, #1
 8013e68:	eba5 0901 	sub.w	r9, r5, r1
 8013e6c:	6965      	ldr	r5, [r4, #20]
 8013e6e:	444b      	add	r3, r9
 8013e70:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8013e74:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8013e78:	106d      	asrs	r5, r5, #1
 8013e7a:	429d      	cmp	r5, r3
 8013e7c:	bf38      	it	cc
 8013e7e:	461d      	movcc	r5, r3
 8013e80:	0553      	lsls	r3, r2, #21
 8013e82:	d531      	bpl.n	8013ee8 <__ssputs_r+0xa0>
 8013e84:	4629      	mov	r1, r5
 8013e86:	f7fe f883 	bl	8011f90 <_malloc_r>
 8013e8a:	4606      	mov	r6, r0
 8013e8c:	b950      	cbnz	r0, 8013ea4 <__ssputs_r+0x5c>
 8013e8e:	230c      	movs	r3, #12
 8013e90:	f04f 30ff 	mov.w	r0, #4294967295
 8013e94:	f8ca 3000 	str.w	r3, [sl]
 8013e98:	89a3      	ldrh	r3, [r4, #12]
 8013e9a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8013e9e:	81a3      	strh	r3, [r4, #12]
 8013ea0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8013ea4:	464a      	mov	r2, r9
 8013ea6:	6921      	ldr	r1, [r4, #16]
 8013ea8:	f7ff fc1e 	bl	80136e8 <memcpy>
 8013eac:	89a3      	ldrh	r3, [r4, #12]
 8013eae:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8013eb2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8013eb6:	81a3      	strh	r3, [r4, #12]
 8013eb8:	6126      	str	r6, [r4, #16]
 8013eba:	444e      	add	r6, r9
 8013ebc:	6026      	str	r6, [r4, #0]
 8013ebe:	463e      	mov	r6, r7
 8013ec0:	6165      	str	r5, [r4, #20]
 8013ec2:	eba5 0509 	sub.w	r5, r5, r9
 8013ec6:	60a5      	str	r5, [r4, #8]
 8013ec8:	42be      	cmp	r6, r7
 8013eca:	d900      	bls.n	8013ece <__ssputs_r+0x86>
 8013ecc:	463e      	mov	r6, r7
 8013ece:	4632      	mov	r2, r6
 8013ed0:	4641      	mov	r1, r8
 8013ed2:	6820      	ldr	r0, [r4, #0]
 8013ed4:	f000 f959 	bl	801418a <memmove>
 8013ed8:	68a3      	ldr	r3, [r4, #8]
 8013eda:	2000      	movs	r0, #0
 8013edc:	1b9b      	subs	r3, r3, r6
 8013ede:	60a3      	str	r3, [r4, #8]
 8013ee0:	6823      	ldr	r3, [r4, #0]
 8013ee2:	4433      	add	r3, r6
 8013ee4:	6023      	str	r3, [r4, #0]
 8013ee6:	e7db      	b.n	8013ea0 <__ssputs_r+0x58>
 8013ee8:	462a      	mov	r2, r5
 8013eea:	f000 f968 	bl	80141be <_realloc_r>
 8013eee:	4606      	mov	r6, r0
 8013ef0:	2800      	cmp	r0, #0
 8013ef2:	d1e1      	bne.n	8013eb8 <__ssputs_r+0x70>
 8013ef4:	4650      	mov	r0, sl
 8013ef6:	6921      	ldr	r1, [r4, #16]
 8013ef8:	f7fd ffe2 	bl	8011ec0 <_free_r>
 8013efc:	e7c7      	b.n	8013e8e <__ssputs_r+0x46>
	...

08013f00 <_svfiprintf_r>:
 8013f00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013f04:	4698      	mov	r8, r3
 8013f06:	898b      	ldrh	r3, [r1, #12]
 8013f08:	4607      	mov	r7, r0
 8013f0a:	061b      	lsls	r3, r3, #24
 8013f0c:	460d      	mov	r5, r1
 8013f0e:	4614      	mov	r4, r2
 8013f10:	b09d      	sub	sp, #116	; 0x74
 8013f12:	d50e      	bpl.n	8013f32 <_svfiprintf_r+0x32>
 8013f14:	690b      	ldr	r3, [r1, #16]
 8013f16:	b963      	cbnz	r3, 8013f32 <_svfiprintf_r+0x32>
 8013f18:	2140      	movs	r1, #64	; 0x40
 8013f1a:	f7fe f839 	bl	8011f90 <_malloc_r>
 8013f1e:	6028      	str	r0, [r5, #0]
 8013f20:	6128      	str	r0, [r5, #16]
 8013f22:	b920      	cbnz	r0, 8013f2e <_svfiprintf_r+0x2e>
 8013f24:	230c      	movs	r3, #12
 8013f26:	603b      	str	r3, [r7, #0]
 8013f28:	f04f 30ff 	mov.w	r0, #4294967295
 8013f2c:	e0d1      	b.n	80140d2 <_svfiprintf_r+0x1d2>
 8013f2e:	2340      	movs	r3, #64	; 0x40
 8013f30:	616b      	str	r3, [r5, #20]
 8013f32:	2300      	movs	r3, #0
 8013f34:	9309      	str	r3, [sp, #36]	; 0x24
 8013f36:	2320      	movs	r3, #32
 8013f38:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8013f3c:	2330      	movs	r3, #48	; 0x30
 8013f3e:	f04f 0901 	mov.w	r9, #1
 8013f42:	f8cd 800c 	str.w	r8, [sp, #12]
 8013f46:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 80140ec <_svfiprintf_r+0x1ec>
 8013f4a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8013f4e:	4623      	mov	r3, r4
 8013f50:	469a      	mov	sl, r3
 8013f52:	f813 2b01 	ldrb.w	r2, [r3], #1
 8013f56:	b10a      	cbz	r2, 8013f5c <_svfiprintf_r+0x5c>
 8013f58:	2a25      	cmp	r2, #37	; 0x25
 8013f5a:	d1f9      	bne.n	8013f50 <_svfiprintf_r+0x50>
 8013f5c:	ebba 0b04 	subs.w	fp, sl, r4
 8013f60:	d00b      	beq.n	8013f7a <_svfiprintf_r+0x7a>
 8013f62:	465b      	mov	r3, fp
 8013f64:	4622      	mov	r2, r4
 8013f66:	4629      	mov	r1, r5
 8013f68:	4638      	mov	r0, r7
 8013f6a:	f7ff ff6d 	bl	8013e48 <__ssputs_r>
 8013f6e:	3001      	adds	r0, #1
 8013f70:	f000 80aa 	beq.w	80140c8 <_svfiprintf_r+0x1c8>
 8013f74:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8013f76:	445a      	add	r2, fp
 8013f78:	9209      	str	r2, [sp, #36]	; 0x24
 8013f7a:	f89a 3000 	ldrb.w	r3, [sl]
 8013f7e:	2b00      	cmp	r3, #0
 8013f80:	f000 80a2 	beq.w	80140c8 <_svfiprintf_r+0x1c8>
 8013f84:	2300      	movs	r3, #0
 8013f86:	f04f 32ff 	mov.w	r2, #4294967295
 8013f8a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8013f8e:	f10a 0a01 	add.w	sl, sl, #1
 8013f92:	9304      	str	r3, [sp, #16]
 8013f94:	9307      	str	r3, [sp, #28]
 8013f96:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8013f9a:	931a      	str	r3, [sp, #104]	; 0x68
 8013f9c:	4654      	mov	r4, sl
 8013f9e:	2205      	movs	r2, #5
 8013fa0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8013fa4:	4851      	ldr	r0, [pc, #324]	; (80140ec <_svfiprintf_r+0x1ec>)
 8013fa6:	f7ff fb91 	bl	80136cc <memchr>
 8013faa:	9a04      	ldr	r2, [sp, #16]
 8013fac:	b9d8      	cbnz	r0, 8013fe6 <_svfiprintf_r+0xe6>
 8013fae:	06d0      	lsls	r0, r2, #27
 8013fb0:	bf44      	itt	mi
 8013fb2:	2320      	movmi	r3, #32
 8013fb4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8013fb8:	0711      	lsls	r1, r2, #28
 8013fba:	bf44      	itt	mi
 8013fbc:	232b      	movmi	r3, #43	; 0x2b
 8013fbe:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8013fc2:	f89a 3000 	ldrb.w	r3, [sl]
 8013fc6:	2b2a      	cmp	r3, #42	; 0x2a
 8013fc8:	d015      	beq.n	8013ff6 <_svfiprintf_r+0xf6>
 8013fca:	4654      	mov	r4, sl
 8013fcc:	2000      	movs	r0, #0
 8013fce:	f04f 0c0a 	mov.w	ip, #10
 8013fd2:	9a07      	ldr	r2, [sp, #28]
 8013fd4:	4621      	mov	r1, r4
 8013fd6:	f811 3b01 	ldrb.w	r3, [r1], #1
 8013fda:	3b30      	subs	r3, #48	; 0x30
 8013fdc:	2b09      	cmp	r3, #9
 8013fde:	d94e      	bls.n	801407e <_svfiprintf_r+0x17e>
 8013fe0:	b1b0      	cbz	r0, 8014010 <_svfiprintf_r+0x110>
 8013fe2:	9207      	str	r2, [sp, #28]
 8013fe4:	e014      	b.n	8014010 <_svfiprintf_r+0x110>
 8013fe6:	eba0 0308 	sub.w	r3, r0, r8
 8013fea:	fa09 f303 	lsl.w	r3, r9, r3
 8013fee:	4313      	orrs	r3, r2
 8013ff0:	46a2      	mov	sl, r4
 8013ff2:	9304      	str	r3, [sp, #16]
 8013ff4:	e7d2      	b.n	8013f9c <_svfiprintf_r+0x9c>
 8013ff6:	9b03      	ldr	r3, [sp, #12]
 8013ff8:	1d19      	adds	r1, r3, #4
 8013ffa:	681b      	ldr	r3, [r3, #0]
 8013ffc:	9103      	str	r1, [sp, #12]
 8013ffe:	2b00      	cmp	r3, #0
 8014000:	bfbb      	ittet	lt
 8014002:	425b      	neglt	r3, r3
 8014004:	f042 0202 	orrlt.w	r2, r2, #2
 8014008:	9307      	strge	r3, [sp, #28]
 801400a:	9307      	strlt	r3, [sp, #28]
 801400c:	bfb8      	it	lt
 801400e:	9204      	strlt	r2, [sp, #16]
 8014010:	7823      	ldrb	r3, [r4, #0]
 8014012:	2b2e      	cmp	r3, #46	; 0x2e
 8014014:	d10c      	bne.n	8014030 <_svfiprintf_r+0x130>
 8014016:	7863      	ldrb	r3, [r4, #1]
 8014018:	2b2a      	cmp	r3, #42	; 0x2a
 801401a:	d135      	bne.n	8014088 <_svfiprintf_r+0x188>
 801401c:	9b03      	ldr	r3, [sp, #12]
 801401e:	3402      	adds	r4, #2
 8014020:	1d1a      	adds	r2, r3, #4
 8014022:	681b      	ldr	r3, [r3, #0]
 8014024:	9203      	str	r2, [sp, #12]
 8014026:	2b00      	cmp	r3, #0
 8014028:	bfb8      	it	lt
 801402a:	f04f 33ff 	movlt.w	r3, #4294967295
 801402e:	9305      	str	r3, [sp, #20]
 8014030:	f8df a0bc 	ldr.w	sl, [pc, #188]	; 80140f0 <_svfiprintf_r+0x1f0>
 8014034:	2203      	movs	r2, #3
 8014036:	4650      	mov	r0, sl
 8014038:	7821      	ldrb	r1, [r4, #0]
 801403a:	f7ff fb47 	bl	80136cc <memchr>
 801403e:	b140      	cbz	r0, 8014052 <_svfiprintf_r+0x152>
 8014040:	2340      	movs	r3, #64	; 0x40
 8014042:	eba0 000a 	sub.w	r0, r0, sl
 8014046:	fa03 f000 	lsl.w	r0, r3, r0
 801404a:	9b04      	ldr	r3, [sp, #16]
 801404c:	3401      	adds	r4, #1
 801404e:	4303      	orrs	r3, r0
 8014050:	9304      	str	r3, [sp, #16]
 8014052:	f814 1b01 	ldrb.w	r1, [r4], #1
 8014056:	2206      	movs	r2, #6
 8014058:	4826      	ldr	r0, [pc, #152]	; (80140f4 <_svfiprintf_r+0x1f4>)
 801405a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 801405e:	f7ff fb35 	bl	80136cc <memchr>
 8014062:	2800      	cmp	r0, #0
 8014064:	d038      	beq.n	80140d8 <_svfiprintf_r+0x1d8>
 8014066:	4b24      	ldr	r3, [pc, #144]	; (80140f8 <_svfiprintf_r+0x1f8>)
 8014068:	bb1b      	cbnz	r3, 80140b2 <_svfiprintf_r+0x1b2>
 801406a:	9b03      	ldr	r3, [sp, #12]
 801406c:	3307      	adds	r3, #7
 801406e:	f023 0307 	bic.w	r3, r3, #7
 8014072:	3308      	adds	r3, #8
 8014074:	9303      	str	r3, [sp, #12]
 8014076:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8014078:	4433      	add	r3, r6
 801407a:	9309      	str	r3, [sp, #36]	; 0x24
 801407c:	e767      	b.n	8013f4e <_svfiprintf_r+0x4e>
 801407e:	460c      	mov	r4, r1
 8014080:	2001      	movs	r0, #1
 8014082:	fb0c 3202 	mla	r2, ip, r2, r3
 8014086:	e7a5      	b.n	8013fd4 <_svfiprintf_r+0xd4>
 8014088:	2300      	movs	r3, #0
 801408a:	f04f 0c0a 	mov.w	ip, #10
 801408e:	4619      	mov	r1, r3
 8014090:	3401      	adds	r4, #1
 8014092:	9305      	str	r3, [sp, #20]
 8014094:	4620      	mov	r0, r4
 8014096:	f810 2b01 	ldrb.w	r2, [r0], #1
 801409a:	3a30      	subs	r2, #48	; 0x30
 801409c:	2a09      	cmp	r2, #9
 801409e:	d903      	bls.n	80140a8 <_svfiprintf_r+0x1a8>
 80140a0:	2b00      	cmp	r3, #0
 80140a2:	d0c5      	beq.n	8014030 <_svfiprintf_r+0x130>
 80140a4:	9105      	str	r1, [sp, #20]
 80140a6:	e7c3      	b.n	8014030 <_svfiprintf_r+0x130>
 80140a8:	4604      	mov	r4, r0
 80140aa:	2301      	movs	r3, #1
 80140ac:	fb0c 2101 	mla	r1, ip, r1, r2
 80140b0:	e7f0      	b.n	8014094 <_svfiprintf_r+0x194>
 80140b2:	ab03      	add	r3, sp, #12
 80140b4:	9300      	str	r3, [sp, #0]
 80140b6:	462a      	mov	r2, r5
 80140b8:	4638      	mov	r0, r7
 80140ba:	4b10      	ldr	r3, [pc, #64]	; (80140fc <_svfiprintf_r+0x1fc>)
 80140bc:	a904      	add	r1, sp, #16
 80140be:	f7fe f879 	bl	80121b4 <_printf_float>
 80140c2:	1c42      	adds	r2, r0, #1
 80140c4:	4606      	mov	r6, r0
 80140c6:	d1d6      	bne.n	8014076 <_svfiprintf_r+0x176>
 80140c8:	89ab      	ldrh	r3, [r5, #12]
 80140ca:	065b      	lsls	r3, r3, #25
 80140cc:	f53f af2c 	bmi.w	8013f28 <_svfiprintf_r+0x28>
 80140d0:	9809      	ldr	r0, [sp, #36]	; 0x24
 80140d2:	b01d      	add	sp, #116	; 0x74
 80140d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80140d8:	ab03      	add	r3, sp, #12
 80140da:	9300      	str	r3, [sp, #0]
 80140dc:	462a      	mov	r2, r5
 80140de:	4638      	mov	r0, r7
 80140e0:	4b06      	ldr	r3, [pc, #24]	; (80140fc <_svfiprintf_r+0x1fc>)
 80140e2:	a904      	add	r1, sp, #16
 80140e4:	f7fe fb02 	bl	80126ec <_printf_i>
 80140e8:	e7eb      	b.n	80140c2 <_svfiprintf_r+0x1c2>
 80140ea:	bf00      	nop
 80140ec:	0802e574 	.word	0x0802e574
 80140f0:	0802e57a 	.word	0x0802e57a
 80140f4:	0802e57e 	.word	0x0802e57e
 80140f8:	080121b5 	.word	0x080121b5
 80140fc:	08013e49 	.word	0x08013e49

08014100 <__assert_func>:
 8014100:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8014102:	4614      	mov	r4, r2
 8014104:	461a      	mov	r2, r3
 8014106:	4b09      	ldr	r3, [pc, #36]	; (801412c <__assert_func+0x2c>)
 8014108:	4605      	mov	r5, r0
 801410a:	681b      	ldr	r3, [r3, #0]
 801410c:	68d8      	ldr	r0, [r3, #12]
 801410e:	b14c      	cbz	r4, 8014124 <__assert_func+0x24>
 8014110:	4b07      	ldr	r3, [pc, #28]	; (8014130 <__assert_func+0x30>)
 8014112:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8014116:	9100      	str	r1, [sp, #0]
 8014118:	462b      	mov	r3, r5
 801411a:	4906      	ldr	r1, [pc, #24]	; (8014134 <__assert_func+0x34>)
 801411c:	f000 f80e 	bl	801413c <fiprintf>
 8014120:	f000 faa2 	bl	8014668 <abort>
 8014124:	4b04      	ldr	r3, [pc, #16]	; (8014138 <__assert_func+0x38>)
 8014126:	461c      	mov	r4, r3
 8014128:	e7f3      	b.n	8014112 <__assert_func+0x12>
 801412a:	bf00      	nop
 801412c:	20000174 	.word	0x20000174
 8014130:	0802e585 	.word	0x0802e585
 8014134:	0802e592 	.word	0x0802e592
 8014138:	0802e5c0 	.word	0x0802e5c0

0801413c <fiprintf>:
 801413c:	b40e      	push	{r1, r2, r3}
 801413e:	b503      	push	{r0, r1, lr}
 8014140:	4601      	mov	r1, r0
 8014142:	ab03      	add	r3, sp, #12
 8014144:	4805      	ldr	r0, [pc, #20]	; (801415c <fiprintf+0x20>)
 8014146:	f853 2b04 	ldr.w	r2, [r3], #4
 801414a:	6800      	ldr	r0, [r0, #0]
 801414c:	9301      	str	r3, [sp, #4]
 801414e:	f000 f88d 	bl	801426c <_vfiprintf_r>
 8014152:	b002      	add	sp, #8
 8014154:	f85d eb04 	ldr.w	lr, [sp], #4
 8014158:	b003      	add	sp, #12
 801415a:	4770      	bx	lr
 801415c:	20000174 	.word	0x20000174

08014160 <__retarget_lock_init_recursive>:
 8014160:	4770      	bx	lr

08014162 <__retarget_lock_acquire_recursive>:
 8014162:	4770      	bx	lr

08014164 <__retarget_lock_release_recursive>:
 8014164:	4770      	bx	lr

08014166 <__ascii_mbtowc>:
 8014166:	b082      	sub	sp, #8
 8014168:	b901      	cbnz	r1, 801416c <__ascii_mbtowc+0x6>
 801416a:	a901      	add	r1, sp, #4
 801416c:	b142      	cbz	r2, 8014180 <__ascii_mbtowc+0x1a>
 801416e:	b14b      	cbz	r3, 8014184 <__ascii_mbtowc+0x1e>
 8014170:	7813      	ldrb	r3, [r2, #0]
 8014172:	600b      	str	r3, [r1, #0]
 8014174:	7812      	ldrb	r2, [r2, #0]
 8014176:	1e10      	subs	r0, r2, #0
 8014178:	bf18      	it	ne
 801417a:	2001      	movne	r0, #1
 801417c:	b002      	add	sp, #8
 801417e:	4770      	bx	lr
 8014180:	4610      	mov	r0, r2
 8014182:	e7fb      	b.n	801417c <__ascii_mbtowc+0x16>
 8014184:	f06f 0001 	mvn.w	r0, #1
 8014188:	e7f8      	b.n	801417c <__ascii_mbtowc+0x16>

0801418a <memmove>:
 801418a:	4288      	cmp	r0, r1
 801418c:	b510      	push	{r4, lr}
 801418e:	eb01 0402 	add.w	r4, r1, r2
 8014192:	d902      	bls.n	801419a <memmove+0x10>
 8014194:	4284      	cmp	r4, r0
 8014196:	4623      	mov	r3, r4
 8014198:	d807      	bhi.n	80141aa <memmove+0x20>
 801419a:	1e43      	subs	r3, r0, #1
 801419c:	42a1      	cmp	r1, r4
 801419e:	d008      	beq.n	80141b2 <memmove+0x28>
 80141a0:	f811 2b01 	ldrb.w	r2, [r1], #1
 80141a4:	f803 2f01 	strb.w	r2, [r3, #1]!
 80141a8:	e7f8      	b.n	801419c <memmove+0x12>
 80141aa:	4601      	mov	r1, r0
 80141ac:	4402      	add	r2, r0
 80141ae:	428a      	cmp	r2, r1
 80141b0:	d100      	bne.n	80141b4 <memmove+0x2a>
 80141b2:	bd10      	pop	{r4, pc}
 80141b4:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80141b8:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80141bc:	e7f7      	b.n	80141ae <memmove+0x24>

080141be <_realloc_r>:
 80141be:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80141c2:	4680      	mov	r8, r0
 80141c4:	4614      	mov	r4, r2
 80141c6:	460e      	mov	r6, r1
 80141c8:	b921      	cbnz	r1, 80141d4 <_realloc_r+0x16>
 80141ca:	4611      	mov	r1, r2
 80141cc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80141d0:	f7fd bede 	b.w	8011f90 <_malloc_r>
 80141d4:	b92a      	cbnz	r2, 80141e2 <_realloc_r+0x24>
 80141d6:	f7fd fe73 	bl	8011ec0 <_free_r>
 80141da:	4625      	mov	r5, r4
 80141dc:	4628      	mov	r0, r5
 80141de:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80141e2:	f000 fc61 	bl	8014aa8 <_malloc_usable_size_r>
 80141e6:	4284      	cmp	r4, r0
 80141e8:	4607      	mov	r7, r0
 80141ea:	d802      	bhi.n	80141f2 <_realloc_r+0x34>
 80141ec:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80141f0:	d812      	bhi.n	8014218 <_realloc_r+0x5a>
 80141f2:	4621      	mov	r1, r4
 80141f4:	4640      	mov	r0, r8
 80141f6:	f7fd fecb 	bl	8011f90 <_malloc_r>
 80141fa:	4605      	mov	r5, r0
 80141fc:	2800      	cmp	r0, #0
 80141fe:	d0ed      	beq.n	80141dc <_realloc_r+0x1e>
 8014200:	42bc      	cmp	r4, r7
 8014202:	4622      	mov	r2, r4
 8014204:	4631      	mov	r1, r6
 8014206:	bf28      	it	cs
 8014208:	463a      	movcs	r2, r7
 801420a:	f7ff fa6d 	bl	80136e8 <memcpy>
 801420e:	4631      	mov	r1, r6
 8014210:	4640      	mov	r0, r8
 8014212:	f7fd fe55 	bl	8011ec0 <_free_r>
 8014216:	e7e1      	b.n	80141dc <_realloc_r+0x1e>
 8014218:	4635      	mov	r5, r6
 801421a:	e7df      	b.n	80141dc <_realloc_r+0x1e>

0801421c <__sfputc_r>:
 801421c:	6893      	ldr	r3, [r2, #8]
 801421e:	b410      	push	{r4}
 8014220:	3b01      	subs	r3, #1
 8014222:	2b00      	cmp	r3, #0
 8014224:	6093      	str	r3, [r2, #8]
 8014226:	da07      	bge.n	8014238 <__sfputc_r+0x1c>
 8014228:	6994      	ldr	r4, [r2, #24]
 801422a:	42a3      	cmp	r3, r4
 801422c:	db01      	blt.n	8014232 <__sfputc_r+0x16>
 801422e:	290a      	cmp	r1, #10
 8014230:	d102      	bne.n	8014238 <__sfputc_r+0x1c>
 8014232:	bc10      	pop	{r4}
 8014234:	f000 b94a 	b.w	80144cc <__swbuf_r>
 8014238:	6813      	ldr	r3, [r2, #0]
 801423a:	1c58      	adds	r0, r3, #1
 801423c:	6010      	str	r0, [r2, #0]
 801423e:	7019      	strb	r1, [r3, #0]
 8014240:	4608      	mov	r0, r1
 8014242:	bc10      	pop	{r4}
 8014244:	4770      	bx	lr

08014246 <__sfputs_r>:
 8014246:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014248:	4606      	mov	r6, r0
 801424a:	460f      	mov	r7, r1
 801424c:	4614      	mov	r4, r2
 801424e:	18d5      	adds	r5, r2, r3
 8014250:	42ac      	cmp	r4, r5
 8014252:	d101      	bne.n	8014258 <__sfputs_r+0x12>
 8014254:	2000      	movs	r0, #0
 8014256:	e007      	b.n	8014268 <__sfputs_r+0x22>
 8014258:	463a      	mov	r2, r7
 801425a:	4630      	mov	r0, r6
 801425c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8014260:	f7ff ffdc 	bl	801421c <__sfputc_r>
 8014264:	1c43      	adds	r3, r0, #1
 8014266:	d1f3      	bne.n	8014250 <__sfputs_r+0xa>
 8014268:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0801426c <_vfiprintf_r>:
 801426c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014270:	460d      	mov	r5, r1
 8014272:	4614      	mov	r4, r2
 8014274:	4698      	mov	r8, r3
 8014276:	4606      	mov	r6, r0
 8014278:	b09d      	sub	sp, #116	; 0x74
 801427a:	b118      	cbz	r0, 8014284 <_vfiprintf_r+0x18>
 801427c:	6983      	ldr	r3, [r0, #24]
 801427e:	b90b      	cbnz	r3, 8014284 <_vfiprintf_r+0x18>
 8014280:	f000 fb10 	bl	80148a4 <__sinit>
 8014284:	4b89      	ldr	r3, [pc, #548]	; (80144ac <_vfiprintf_r+0x240>)
 8014286:	429d      	cmp	r5, r3
 8014288:	d11b      	bne.n	80142c2 <_vfiprintf_r+0x56>
 801428a:	6875      	ldr	r5, [r6, #4]
 801428c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 801428e:	07d9      	lsls	r1, r3, #31
 8014290:	d405      	bmi.n	801429e <_vfiprintf_r+0x32>
 8014292:	89ab      	ldrh	r3, [r5, #12]
 8014294:	059a      	lsls	r2, r3, #22
 8014296:	d402      	bmi.n	801429e <_vfiprintf_r+0x32>
 8014298:	6da8      	ldr	r0, [r5, #88]	; 0x58
 801429a:	f7ff ff62 	bl	8014162 <__retarget_lock_acquire_recursive>
 801429e:	89ab      	ldrh	r3, [r5, #12]
 80142a0:	071b      	lsls	r3, r3, #28
 80142a2:	d501      	bpl.n	80142a8 <_vfiprintf_r+0x3c>
 80142a4:	692b      	ldr	r3, [r5, #16]
 80142a6:	b9eb      	cbnz	r3, 80142e4 <_vfiprintf_r+0x78>
 80142a8:	4629      	mov	r1, r5
 80142aa:	4630      	mov	r0, r6
 80142ac:	f000 f96e 	bl	801458c <__swsetup_r>
 80142b0:	b1c0      	cbz	r0, 80142e4 <_vfiprintf_r+0x78>
 80142b2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80142b4:	07dc      	lsls	r4, r3, #31
 80142b6:	d50e      	bpl.n	80142d6 <_vfiprintf_r+0x6a>
 80142b8:	f04f 30ff 	mov.w	r0, #4294967295
 80142bc:	b01d      	add	sp, #116	; 0x74
 80142be:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80142c2:	4b7b      	ldr	r3, [pc, #492]	; (80144b0 <_vfiprintf_r+0x244>)
 80142c4:	429d      	cmp	r5, r3
 80142c6:	d101      	bne.n	80142cc <_vfiprintf_r+0x60>
 80142c8:	68b5      	ldr	r5, [r6, #8]
 80142ca:	e7df      	b.n	801428c <_vfiprintf_r+0x20>
 80142cc:	4b79      	ldr	r3, [pc, #484]	; (80144b4 <_vfiprintf_r+0x248>)
 80142ce:	429d      	cmp	r5, r3
 80142d0:	bf08      	it	eq
 80142d2:	68f5      	ldreq	r5, [r6, #12]
 80142d4:	e7da      	b.n	801428c <_vfiprintf_r+0x20>
 80142d6:	89ab      	ldrh	r3, [r5, #12]
 80142d8:	0598      	lsls	r0, r3, #22
 80142da:	d4ed      	bmi.n	80142b8 <_vfiprintf_r+0x4c>
 80142dc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80142de:	f7ff ff41 	bl	8014164 <__retarget_lock_release_recursive>
 80142e2:	e7e9      	b.n	80142b8 <_vfiprintf_r+0x4c>
 80142e4:	2300      	movs	r3, #0
 80142e6:	9309      	str	r3, [sp, #36]	; 0x24
 80142e8:	2320      	movs	r3, #32
 80142ea:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80142ee:	2330      	movs	r3, #48	; 0x30
 80142f0:	f04f 0901 	mov.w	r9, #1
 80142f4:	f8cd 800c 	str.w	r8, [sp, #12]
 80142f8:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 80144b8 <_vfiprintf_r+0x24c>
 80142fc:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8014300:	4623      	mov	r3, r4
 8014302:	469a      	mov	sl, r3
 8014304:	f813 2b01 	ldrb.w	r2, [r3], #1
 8014308:	b10a      	cbz	r2, 801430e <_vfiprintf_r+0xa2>
 801430a:	2a25      	cmp	r2, #37	; 0x25
 801430c:	d1f9      	bne.n	8014302 <_vfiprintf_r+0x96>
 801430e:	ebba 0b04 	subs.w	fp, sl, r4
 8014312:	d00b      	beq.n	801432c <_vfiprintf_r+0xc0>
 8014314:	465b      	mov	r3, fp
 8014316:	4622      	mov	r2, r4
 8014318:	4629      	mov	r1, r5
 801431a:	4630      	mov	r0, r6
 801431c:	f7ff ff93 	bl	8014246 <__sfputs_r>
 8014320:	3001      	adds	r0, #1
 8014322:	f000 80aa 	beq.w	801447a <_vfiprintf_r+0x20e>
 8014326:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8014328:	445a      	add	r2, fp
 801432a:	9209      	str	r2, [sp, #36]	; 0x24
 801432c:	f89a 3000 	ldrb.w	r3, [sl]
 8014330:	2b00      	cmp	r3, #0
 8014332:	f000 80a2 	beq.w	801447a <_vfiprintf_r+0x20e>
 8014336:	2300      	movs	r3, #0
 8014338:	f04f 32ff 	mov.w	r2, #4294967295
 801433c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8014340:	f10a 0a01 	add.w	sl, sl, #1
 8014344:	9304      	str	r3, [sp, #16]
 8014346:	9307      	str	r3, [sp, #28]
 8014348:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 801434c:	931a      	str	r3, [sp, #104]	; 0x68
 801434e:	4654      	mov	r4, sl
 8014350:	2205      	movs	r2, #5
 8014352:	f814 1b01 	ldrb.w	r1, [r4], #1
 8014356:	4858      	ldr	r0, [pc, #352]	; (80144b8 <_vfiprintf_r+0x24c>)
 8014358:	f7ff f9b8 	bl	80136cc <memchr>
 801435c:	9a04      	ldr	r2, [sp, #16]
 801435e:	b9d8      	cbnz	r0, 8014398 <_vfiprintf_r+0x12c>
 8014360:	06d1      	lsls	r1, r2, #27
 8014362:	bf44      	itt	mi
 8014364:	2320      	movmi	r3, #32
 8014366:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801436a:	0713      	lsls	r3, r2, #28
 801436c:	bf44      	itt	mi
 801436e:	232b      	movmi	r3, #43	; 0x2b
 8014370:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8014374:	f89a 3000 	ldrb.w	r3, [sl]
 8014378:	2b2a      	cmp	r3, #42	; 0x2a
 801437a:	d015      	beq.n	80143a8 <_vfiprintf_r+0x13c>
 801437c:	4654      	mov	r4, sl
 801437e:	2000      	movs	r0, #0
 8014380:	f04f 0c0a 	mov.w	ip, #10
 8014384:	9a07      	ldr	r2, [sp, #28]
 8014386:	4621      	mov	r1, r4
 8014388:	f811 3b01 	ldrb.w	r3, [r1], #1
 801438c:	3b30      	subs	r3, #48	; 0x30
 801438e:	2b09      	cmp	r3, #9
 8014390:	d94e      	bls.n	8014430 <_vfiprintf_r+0x1c4>
 8014392:	b1b0      	cbz	r0, 80143c2 <_vfiprintf_r+0x156>
 8014394:	9207      	str	r2, [sp, #28]
 8014396:	e014      	b.n	80143c2 <_vfiprintf_r+0x156>
 8014398:	eba0 0308 	sub.w	r3, r0, r8
 801439c:	fa09 f303 	lsl.w	r3, r9, r3
 80143a0:	4313      	orrs	r3, r2
 80143a2:	46a2      	mov	sl, r4
 80143a4:	9304      	str	r3, [sp, #16]
 80143a6:	e7d2      	b.n	801434e <_vfiprintf_r+0xe2>
 80143a8:	9b03      	ldr	r3, [sp, #12]
 80143aa:	1d19      	adds	r1, r3, #4
 80143ac:	681b      	ldr	r3, [r3, #0]
 80143ae:	9103      	str	r1, [sp, #12]
 80143b0:	2b00      	cmp	r3, #0
 80143b2:	bfbb      	ittet	lt
 80143b4:	425b      	neglt	r3, r3
 80143b6:	f042 0202 	orrlt.w	r2, r2, #2
 80143ba:	9307      	strge	r3, [sp, #28]
 80143bc:	9307      	strlt	r3, [sp, #28]
 80143be:	bfb8      	it	lt
 80143c0:	9204      	strlt	r2, [sp, #16]
 80143c2:	7823      	ldrb	r3, [r4, #0]
 80143c4:	2b2e      	cmp	r3, #46	; 0x2e
 80143c6:	d10c      	bne.n	80143e2 <_vfiprintf_r+0x176>
 80143c8:	7863      	ldrb	r3, [r4, #1]
 80143ca:	2b2a      	cmp	r3, #42	; 0x2a
 80143cc:	d135      	bne.n	801443a <_vfiprintf_r+0x1ce>
 80143ce:	9b03      	ldr	r3, [sp, #12]
 80143d0:	3402      	adds	r4, #2
 80143d2:	1d1a      	adds	r2, r3, #4
 80143d4:	681b      	ldr	r3, [r3, #0]
 80143d6:	9203      	str	r2, [sp, #12]
 80143d8:	2b00      	cmp	r3, #0
 80143da:	bfb8      	it	lt
 80143dc:	f04f 33ff 	movlt.w	r3, #4294967295
 80143e0:	9305      	str	r3, [sp, #20]
 80143e2:	f8df a0d8 	ldr.w	sl, [pc, #216]	; 80144bc <_vfiprintf_r+0x250>
 80143e6:	2203      	movs	r2, #3
 80143e8:	4650      	mov	r0, sl
 80143ea:	7821      	ldrb	r1, [r4, #0]
 80143ec:	f7ff f96e 	bl	80136cc <memchr>
 80143f0:	b140      	cbz	r0, 8014404 <_vfiprintf_r+0x198>
 80143f2:	2340      	movs	r3, #64	; 0x40
 80143f4:	eba0 000a 	sub.w	r0, r0, sl
 80143f8:	fa03 f000 	lsl.w	r0, r3, r0
 80143fc:	9b04      	ldr	r3, [sp, #16]
 80143fe:	3401      	adds	r4, #1
 8014400:	4303      	orrs	r3, r0
 8014402:	9304      	str	r3, [sp, #16]
 8014404:	f814 1b01 	ldrb.w	r1, [r4], #1
 8014408:	2206      	movs	r2, #6
 801440a:	482d      	ldr	r0, [pc, #180]	; (80144c0 <_vfiprintf_r+0x254>)
 801440c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8014410:	f7ff f95c 	bl	80136cc <memchr>
 8014414:	2800      	cmp	r0, #0
 8014416:	d03f      	beq.n	8014498 <_vfiprintf_r+0x22c>
 8014418:	4b2a      	ldr	r3, [pc, #168]	; (80144c4 <_vfiprintf_r+0x258>)
 801441a:	bb1b      	cbnz	r3, 8014464 <_vfiprintf_r+0x1f8>
 801441c:	9b03      	ldr	r3, [sp, #12]
 801441e:	3307      	adds	r3, #7
 8014420:	f023 0307 	bic.w	r3, r3, #7
 8014424:	3308      	adds	r3, #8
 8014426:	9303      	str	r3, [sp, #12]
 8014428:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801442a:	443b      	add	r3, r7
 801442c:	9309      	str	r3, [sp, #36]	; 0x24
 801442e:	e767      	b.n	8014300 <_vfiprintf_r+0x94>
 8014430:	460c      	mov	r4, r1
 8014432:	2001      	movs	r0, #1
 8014434:	fb0c 3202 	mla	r2, ip, r2, r3
 8014438:	e7a5      	b.n	8014386 <_vfiprintf_r+0x11a>
 801443a:	2300      	movs	r3, #0
 801443c:	f04f 0c0a 	mov.w	ip, #10
 8014440:	4619      	mov	r1, r3
 8014442:	3401      	adds	r4, #1
 8014444:	9305      	str	r3, [sp, #20]
 8014446:	4620      	mov	r0, r4
 8014448:	f810 2b01 	ldrb.w	r2, [r0], #1
 801444c:	3a30      	subs	r2, #48	; 0x30
 801444e:	2a09      	cmp	r2, #9
 8014450:	d903      	bls.n	801445a <_vfiprintf_r+0x1ee>
 8014452:	2b00      	cmp	r3, #0
 8014454:	d0c5      	beq.n	80143e2 <_vfiprintf_r+0x176>
 8014456:	9105      	str	r1, [sp, #20]
 8014458:	e7c3      	b.n	80143e2 <_vfiprintf_r+0x176>
 801445a:	4604      	mov	r4, r0
 801445c:	2301      	movs	r3, #1
 801445e:	fb0c 2101 	mla	r1, ip, r1, r2
 8014462:	e7f0      	b.n	8014446 <_vfiprintf_r+0x1da>
 8014464:	ab03      	add	r3, sp, #12
 8014466:	9300      	str	r3, [sp, #0]
 8014468:	462a      	mov	r2, r5
 801446a:	4630      	mov	r0, r6
 801446c:	4b16      	ldr	r3, [pc, #88]	; (80144c8 <_vfiprintf_r+0x25c>)
 801446e:	a904      	add	r1, sp, #16
 8014470:	f7fd fea0 	bl	80121b4 <_printf_float>
 8014474:	4607      	mov	r7, r0
 8014476:	1c78      	adds	r0, r7, #1
 8014478:	d1d6      	bne.n	8014428 <_vfiprintf_r+0x1bc>
 801447a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 801447c:	07d9      	lsls	r1, r3, #31
 801447e:	d405      	bmi.n	801448c <_vfiprintf_r+0x220>
 8014480:	89ab      	ldrh	r3, [r5, #12]
 8014482:	059a      	lsls	r2, r3, #22
 8014484:	d402      	bmi.n	801448c <_vfiprintf_r+0x220>
 8014486:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8014488:	f7ff fe6c 	bl	8014164 <__retarget_lock_release_recursive>
 801448c:	89ab      	ldrh	r3, [r5, #12]
 801448e:	065b      	lsls	r3, r3, #25
 8014490:	f53f af12 	bmi.w	80142b8 <_vfiprintf_r+0x4c>
 8014494:	9809      	ldr	r0, [sp, #36]	; 0x24
 8014496:	e711      	b.n	80142bc <_vfiprintf_r+0x50>
 8014498:	ab03      	add	r3, sp, #12
 801449a:	9300      	str	r3, [sp, #0]
 801449c:	462a      	mov	r2, r5
 801449e:	4630      	mov	r0, r6
 80144a0:	4b09      	ldr	r3, [pc, #36]	; (80144c8 <_vfiprintf_r+0x25c>)
 80144a2:	a904      	add	r1, sp, #16
 80144a4:	f7fe f922 	bl	80126ec <_printf_i>
 80144a8:	e7e4      	b.n	8014474 <_vfiprintf_r+0x208>
 80144aa:	bf00      	nop
 80144ac:	0802e6ec 	.word	0x0802e6ec
 80144b0:	0802e70c 	.word	0x0802e70c
 80144b4:	0802e6cc 	.word	0x0802e6cc
 80144b8:	0802e574 	.word	0x0802e574
 80144bc:	0802e57a 	.word	0x0802e57a
 80144c0:	0802e57e 	.word	0x0802e57e
 80144c4:	080121b5 	.word	0x080121b5
 80144c8:	08014247 	.word	0x08014247

080144cc <__swbuf_r>:
 80144cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80144ce:	460e      	mov	r6, r1
 80144d0:	4614      	mov	r4, r2
 80144d2:	4605      	mov	r5, r0
 80144d4:	b118      	cbz	r0, 80144de <__swbuf_r+0x12>
 80144d6:	6983      	ldr	r3, [r0, #24]
 80144d8:	b90b      	cbnz	r3, 80144de <__swbuf_r+0x12>
 80144da:	f000 f9e3 	bl	80148a4 <__sinit>
 80144de:	4b21      	ldr	r3, [pc, #132]	; (8014564 <__swbuf_r+0x98>)
 80144e0:	429c      	cmp	r4, r3
 80144e2:	d12b      	bne.n	801453c <__swbuf_r+0x70>
 80144e4:	686c      	ldr	r4, [r5, #4]
 80144e6:	69a3      	ldr	r3, [r4, #24]
 80144e8:	60a3      	str	r3, [r4, #8]
 80144ea:	89a3      	ldrh	r3, [r4, #12]
 80144ec:	071a      	lsls	r2, r3, #28
 80144ee:	d52f      	bpl.n	8014550 <__swbuf_r+0x84>
 80144f0:	6923      	ldr	r3, [r4, #16]
 80144f2:	b36b      	cbz	r3, 8014550 <__swbuf_r+0x84>
 80144f4:	6923      	ldr	r3, [r4, #16]
 80144f6:	6820      	ldr	r0, [r4, #0]
 80144f8:	b2f6      	uxtb	r6, r6
 80144fa:	1ac0      	subs	r0, r0, r3
 80144fc:	6963      	ldr	r3, [r4, #20]
 80144fe:	4637      	mov	r7, r6
 8014500:	4283      	cmp	r3, r0
 8014502:	dc04      	bgt.n	801450e <__swbuf_r+0x42>
 8014504:	4621      	mov	r1, r4
 8014506:	4628      	mov	r0, r5
 8014508:	f000 f938 	bl	801477c <_fflush_r>
 801450c:	bb30      	cbnz	r0, 801455c <__swbuf_r+0x90>
 801450e:	68a3      	ldr	r3, [r4, #8]
 8014510:	3001      	adds	r0, #1
 8014512:	3b01      	subs	r3, #1
 8014514:	60a3      	str	r3, [r4, #8]
 8014516:	6823      	ldr	r3, [r4, #0]
 8014518:	1c5a      	adds	r2, r3, #1
 801451a:	6022      	str	r2, [r4, #0]
 801451c:	701e      	strb	r6, [r3, #0]
 801451e:	6963      	ldr	r3, [r4, #20]
 8014520:	4283      	cmp	r3, r0
 8014522:	d004      	beq.n	801452e <__swbuf_r+0x62>
 8014524:	89a3      	ldrh	r3, [r4, #12]
 8014526:	07db      	lsls	r3, r3, #31
 8014528:	d506      	bpl.n	8014538 <__swbuf_r+0x6c>
 801452a:	2e0a      	cmp	r6, #10
 801452c:	d104      	bne.n	8014538 <__swbuf_r+0x6c>
 801452e:	4621      	mov	r1, r4
 8014530:	4628      	mov	r0, r5
 8014532:	f000 f923 	bl	801477c <_fflush_r>
 8014536:	b988      	cbnz	r0, 801455c <__swbuf_r+0x90>
 8014538:	4638      	mov	r0, r7
 801453a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801453c:	4b0a      	ldr	r3, [pc, #40]	; (8014568 <__swbuf_r+0x9c>)
 801453e:	429c      	cmp	r4, r3
 8014540:	d101      	bne.n	8014546 <__swbuf_r+0x7a>
 8014542:	68ac      	ldr	r4, [r5, #8]
 8014544:	e7cf      	b.n	80144e6 <__swbuf_r+0x1a>
 8014546:	4b09      	ldr	r3, [pc, #36]	; (801456c <__swbuf_r+0xa0>)
 8014548:	429c      	cmp	r4, r3
 801454a:	bf08      	it	eq
 801454c:	68ec      	ldreq	r4, [r5, #12]
 801454e:	e7ca      	b.n	80144e6 <__swbuf_r+0x1a>
 8014550:	4621      	mov	r1, r4
 8014552:	4628      	mov	r0, r5
 8014554:	f000 f81a 	bl	801458c <__swsetup_r>
 8014558:	2800      	cmp	r0, #0
 801455a:	d0cb      	beq.n	80144f4 <__swbuf_r+0x28>
 801455c:	f04f 37ff 	mov.w	r7, #4294967295
 8014560:	e7ea      	b.n	8014538 <__swbuf_r+0x6c>
 8014562:	bf00      	nop
 8014564:	0802e6ec 	.word	0x0802e6ec
 8014568:	0802e70c 	.word	0x0802e70c
 801456c:	0802e6cc 	.word	0x0802e6cc

08014570 <__ascii_wctomb>:
 8014570:	4603      	mov	r3, r0
 8014572:	4608      	mov	r0, r1
 8014574:	b141      	cbz	r1, 8014588 <__ascii_wctomb+0x18>
 8014576:	2aff      	cmp	r2, #255	; 0xff
 8014578:	d904      	bls.n	8014584 <__ascii_wctomb+0x14>
 801457a:	228a      	movs	r2, #138	; 0x8a
 801457c:	f04f 30ff 	mov.w	r0, #4294967295
 8014580:	601a      	str	r2, [r3, #0]
 8014582:	4770      	bx	lr
 8014584:	2001      	movs	r0, #1
 8014586:	700a      	strb	r2, [r1, #0]
 8014588:	4770      	bx	lr
	...

0801458c <__swsetup_r>:
 801458c:	4b32      	ldr	r3, [pc, #200]	; (8014658 <__swsetup_r+0xcc>)
 801458e:	b570      	push	{r4, r5, r6, lr}
 8014590:	681d      	ldr	r5, [r3, #0]
 8014592:	4606      	mov	r6, r0
 8014594:	460c      	mov	r4, r1
 8014596:	b125      	cbz	r5, 80145a2 <__swsetup_r+0x16>
 8014598:	69ab      	ldr	r3, [r5, #24]
 801459a:	b913      	cbnz	r3, 80145a2 <__swsetup_r+0x16>
 801459c:	4628      	mov	r0, r5
 801459e:	f000 f981 	bl	80148a4 <__sinit>
 80145a2:	4b2e      	ldr	r3, [pc, #184]	; (801465c <__swsetup_r+0xd0>)
 80145a4:	429c      	cmp	r4, r3
 80145a6:	d10f      	bne.n	80145c8 <__swsetup_r+0x3c>
 80145a8:	686c      	ldr	r4, [r5, #4]
 80145aa:	89a3      	ldrh	r3, [r4, #12]
 80145ac:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80145b0:	0719      	lsls	r1, r3, #28
 80145b2:	d42c      	bmi.n	801460e <__swsetup_r+0x82>
 80145b4:	06dd      	lsls	r5, r3, #27
 80145b6:	d411      	bmi.n	80145dc <__swsetup_r+0x50>
 80145b8:	2309      	movs	r3, #9
 80145ba:	6033      	str	r3, [r6, #0]
 80145bc:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80145c0:	f04f 30ff 	mov.w	r0, #4294967295
 80145c4:	81a3      	strh	r3, [r4, #12]
 80145c6:	e03e      	b.n	8014646 <__swsetup_r+0xba>
 80145c8:	4b25      	ldr	r3, [pc, #148]	; (8014660 <__swsetup_r+0xd4>)
 80145ca:	429c      	cmp	r4, r3
 80145cc:	d101      	bne.n	80145d2 <__swsetup_r+0x46>
 80145ce:	68ac      	ldr	r4, [r5, #8]
 80145d0:	e7eb      	b.n	80145aa <__swsetup_r+0x1e>
 80145d2:	4b24      	ldr	r3, [pc, #144]	; (8014664 <__swsetup_r+0xd8>)
 80145d4:	429c      	cmp	r4, r3
 80145d6:	bf08      	it	eq
 80145d8:	68ec      	ldreq	r4, [r5, #12]
 80145da:	e7e6      	b.n	80145aa <__swsetup_r+0x1e>
 80145dc:	0758      	lsls	r0, r3, #29
 80145de:	d512      	bpl.n	8014606 <__swsetup_r+0x7a>
 80145e0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80145e2:	b141      	cbz	r1, 80145f6 <__swsetup_r+0x6a>
 80145e4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80145e8:	4299      	cmp	r1, r3
 80145ea:	d002      	beq.n	80145f2 <__swsetup_r+0x66>
 80145ec:	4630      	mov	r0, r6
 80145ee:	f7fd fc67 	bl	8011ec0 <_free_r>
 80145f2:	2300      	movs	r3, #0
 80145f4:	6363      	str	r3, [r4, #52]	; 0x34
 80145f6:	89a3      	ldrh	r3, [r4, #12]
 80145f8:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80145fc:	81a3      	strh	r3, [r4, #12]
 80145fe:	2300      	movs	r3, #0
 8014600:	6063      	str	r3, [r4, #4]
 8014602:	6923      	ldr	r3, [r4, #16]
 8014604:	6023      	str	r3, [r4, #0]
 8014606:	89a3      	ldrh	r3, [r4, #12]
 8014608:	f043 0308 	orr.w	r3, r3, #8
 801460c:	81a3      	strh	r3, [r4, #12]
 801460e:	6923      	ldr	r3, [r4, #16]
 8014610:	b94b      	cbnz	r3, 8014626 <__swsetup_r+0x9a>
 8014612:	89a3      	ldrh	r3, [r4, #12]
 8014614:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8014618:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 801461c:	d003      	beq.n	8014626 <__swsetup_r+0x9a>
 801461e:	4621      	mov	r1, r4
 8014620:	4630      	mov	r0, r6
 8014622:	f000 fa01 	bl	8014a28 <__smakebuf_r>
 8014626:	89a0      	ldrh	r0, [r4, #12]
 8014628:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 801462c:	f010 0301 	ands.w	r3, r0, #1
 8014630:	d00a      	beq.n	8014648 <__swsetup_r+0xbc>
 8014632:	2300      	movs	r3, #0
 8014634:	60a3      	str	r3, [r4, #8]
 8014636:	6963      	ldr	r3, [r4, #20]
 8014638:	425b      	negs	r3, r3
 801463a:	61a3      	str	r3, [r4, #24]
 801463c:	6923      	ldr	r3, [r4, #16]
 801463e:	b943      	cbnz	r3, 8014652 <__swsetup_r+0xc6>
 8014640:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8014644:	d1ba      	bne.n	80145bc <__swsetup_r+0x30>
 8014646:	bd70      	pop	{r4, r5, r6, pc}
 8014648:	0781      	lsls	r1, r0, #30
 801464a:	bf58      	it	pl
 801464c:	6963      	ldrpl	r3, [r4, #20]
 801464e:	60a3      	str	r3, [r4, #8]
 8014650:	e7f4      	b.n	801463c <__swsetup_r+0xb0>
 8014652:	2000      	movs	r0, #0
 8014654:	e7f7      	b.n	8014646 <__swsetup_r+0xba>
 8014656:	bf00      	nop
 8014658:	20000174 	.word	0x20000174
 801465c:	0802e6ec 	.word	0x0802e6ec
 8014660:	0802e70c 	.word	0x0802e70c
 8014664:	0802e6cc 	.word	0x0802e6cc

08014668 <abort>:
 8014668:	2006      	movs	r0, #6
 801466a:	b508      	push	{r3, lr}
 801466c:	f000 fa4c 	bl	8014b08 <raise>
 8014670:	2001      	movs	r0, #1
 8014672:	f7ef f8ce 	bl	8003812 <_exit>
	...

08014678 <__sflush_r>:
 8014678:	898a      	ldrh	r2, [r1, #12]
 801467a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801467c:	4605      	mov	r5, r0
 801467e:	0710      	lsls	r0, r2, #28
 8014680:	460c      	mov	r4, r1
 8014682:	d457      	bmi.n	8014734 <__sflush_r+0xbc>
 8014684:	684b      	ldr	r3, [r1, #4]
 8014686:	2b00      	cmp	r3, #0
 8014688:	dc04      	bgt.n	8014694 <__sflush_r+0x1c>
 801468a:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 801468c:	2b00      	cmp	r3, #0
 801468e:	dc01      	bgt.n	8014694 <__sflush_r+0x1c>
 8014690:	2000      	movs	r0, #0
 8014692:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8014694:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8014696:	2e00      	cmp	r6, #0
 8014698:	d0fa      	beq.n	8014690 <__sflush_r+0x18>
 801469a:	2300      	movs	r3, #0
 801469c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80146a0:	682f      	ldr	r7, [r5, #0]
 80146a2:	602b      	str	r3, [r5, #0]
 80146a4:	d032      	beq.n	801470c <__sflush_r+0x94>
 80146a6:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80146a8:	89a3      	ldrh	r3, [r4, #12]
 80146aa:	075a      	lsls	r2, r3, #29
 80146ac:	d505      	bpl.n	80146ba <__sflush_r+0x42>
 80146ae:	6863      	ldr	r3, [r4, #4]
 80146b0:	1ac0      	subs	r0, r0, r3
 80146b2:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80146b4:	b10b      	cbz	r3, 80146ba <__sflush_r+0x42>
 80146b6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80146b8:	1ac0      	subs	r0, r0, r3
 80146ba:	2300      	movs	r3, #0
 80146bc:	4602      	mov	r2, r0
 80146be:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80146c0:	4628      	mov	r0, r5
 80146c2:	6a21      	ldr	r1, [r4, #32]
 80146c4:	47b0      	blx	r6
 80146c6:	1c43      	adds	r3, r0, #1
 80146c8:	89a3      	ldrh	r3, [r4, #12]
 80146ca:	d106      	bne.n	80146da <__sflush_r+0x62>
 80146cc:	6829      	ldr	r1, [r5, #0]
 80146ce:	291d      	cmp	r1, #29
 80146d0:	d82c      	bhi.n	801472c <__sflush_r+0xb4>
 80146d2:	4a29      	ldr	r2, [pc, #164]	; (8014778 <__sflush_r+0x100>)
 80146d4:	40ca      	lsrs	r2, r1
 80146d6:	07d6      	lsls	r6, r2, #31
 80146d8:	d528      	bpl.n	801472c <__sflush_r+0xb4>
 80146da:	2200      	movs	r2, #0
 80146dc:	6062      	str	r2, [r4, #4]
 80146de:	6922      	ldr	r2, [r4, #16]
 80146e0:	04d9      	lsls	r1, r3, #19
 80146e2:	6022      	str	r2, [r4, #0]
 80146e4:	d504      	bpl.n	80146f0 <__sflush_r+0x78>
 80146e6:	1c42      	adds	r2, r0, #1
 80146e8:	d101      	bne.n	80146ee <__sflush_r+0x76>
 80146ea:	682b      	ldr	r3, [r5, #0]
 80146ec:	b903      	cbnz	r3, 80146f0 <__sflush_r+0x78>
 80146ee:	6560      	str	r0, [r4, #84]	; 0x54
 80146f0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80146f2:	602f      	str	r7, [r5, #0]
 80146f4:	2900      	cmp	r1, #0
 80146f6:	d0cb      	beq.n	8014690 <__sflush_r+0x18>
 80146f8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80146fc:	4299      	cmp	r1, r3
 80146fe:	d002      	beq.n	8014706 <__sflush_r+0x8e>
 8014700:	4628      	mov	r0, r5
 8014702:	f7fd fbdd 	bl	8011ec0 <_free_r>
 8014706:	2000      	movs	r0, #0
 8014708:	6360      	str	r0, [r4, #52]	; 0x34
 801470a:	e7c2      	b.n	8014692 <__sflush_r+0x1a>
 801470c:	6a21      	ldr	r1, [r4, #32]
 801470e:	2301      	movs	r3, #1
 8014710:	4628      	mov	r0, r5
 8014712:	47b0      	blx	r6
 8014714:	1c41      	adds	r1, r0, #1
 8014716:	d1c7      	bne.n	80146a8 <__sflush_r+0x30>
 8014718:	682b      	ldr	r3, [r5, #0]
 801471a:	2b00      	cmp	r3, #0
 801471c:	d0c4      	beq.n	80146a8 <__sflush_r+0x30>
 801471e:	2b1d      	cmp	r3, #29
 8014720:	d001      	beq.n	8014726 <__sflush_r+0xae>
 8014722:	2b16      	cmp	r3, #22
 8014724:	d101      	bne.n	801472a <__sflush_r+0xb2>
 8014726:	602f      	str	r7, [r5, #0]
 8014728:	e7b2      	b.n	8014690 <__sflush_r+0x18>
 801472a:	89a3      	ldrh	r3, [r4, #12]
 801472c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8014730:	81a3      	strh	r3, [r4, #12]
 8014732:	e7ae      	b.n	8014692 <__sflush_r+0x1a>
 8014734:	690f      	ldr	r7, [r1, #16]
 8014736:	2f00      	cmp	r7, #0
 8014738:	d0aa      	beq.n	8014690 <__sflush_r+0x18>
 801473a:	0793      	lsls	r3, r2, #30
 801473c:	bf18      	it	ne
 801473e:	2300      	movne	r3, #0
 8014740:	680e      	ldr	r6, [r1, #0]
 8014742:	bf08      	it	eq
 8014744:	694b      	ldreq	r3, [r1, #20]
 8014746:	1bf6      	subs	r6, r6, r7
 8014748:	600f      	str	r7, [r1, #0]
 801474a:	608b      	str	r3, [r1, #8]
 801474c:	2e00      	cmp	r6, #0
 801474e:	dd9f      	ble.n	8014690 <__sflush_r+0x18>
 8014750:	4633      	mov	r3, r6
 8014752:	463a      	mov	r2, r7
 8014754:	4628      	mov	r0, r5
 8014756:	6a21      	ldr	r1, [r4, #32]
 8014758:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 801475c:	47e0      	blx	ip
 801475e:	2800      	cmp	r0, #0
 8014760:	dc06      	bgt.n	8014770 <__sflush_r+0xf8>
 8014762:	89a3      	ldrh	r3, [r4, #12]
 8014764:	f04f 30ff 	mov.w	r0, #4294967295
 8014768:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801476c:	81a3      	strh	r3, [r4, #12]
 801476e:	e790      	b.n	8014692 <__sflush_r+0x1a>
 8014770:	4407      	add	r7, r0
 8014772:	1a36      	subs	r6, r6, r0
 8014774:	e7ea      	b.n	801474c <__sflush_r+0xd4>
 8014776:	bf00      	nop
 8014778:	20400001 	.word	0x20400001

0801477c <_fflush_r>:
 801477c:	b538      	push	{r3, r4, r5, lr}
 801477e:	690b      	ldr	r3, [r1, #16]
 8014780:	4605      	mov	r5, r0
 8014782:	460c      	mov	r4, r1
 8014784:	b913      	cbnz	r3, 801478c <_fflush_r+0x10>
 8014786:	2500      	movs	r5, #0
 8014788:	4628      	mov	r0, r5
 801478a:	bd38      	pop	{r3, r4, r5, pc}
 801478c:	b118      	cbz	r0, 8014796 <_fflush_r+0x1a>
 801478e:	6983      	ldr	r3, [r0, #24]
 8014790:	b90b      	cbnz	r3, 8014796 <_fflush_r+0x1a>
 8014792:	f000 f887 	bl	80148a4 <__sinit>
 8014796:	4b14      	ldr	r3, [pc, #80]	; (80147e8 <_fflush_r+0x6c>)
 8014798:	429c      	cmp	r4, r3
 801479a:	d11b      	bne.n	80147d4 <_fflush_r+0x58>
 801479c:	686c      	ldr	r4, [r5, #4]
 801479e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80147a2:	2b00      	cmp	r3, #0
 80147a4:	d0ef      	beq.n	8014786 <_fflush_r+0xa>
 80147a6:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80147a8:	07d0      	lsls	r0, r2, #31
 80147aa:	d404      	bmi.n	80147b6 <_fflush_r+0x3a>
 80147ac:	0599      	lsls	r1, r3, #22
 80147ae:	d402      	bmi.n	80147b6 <_fflush_r+0x3a>
 80147b0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80147b2:	f7ff fcd6 	bl	8014162 <__retarget_lock_acquire_recursive>
 80147b6:	4628      	mov	r0, r5
 80147b8:	4621      	mov	r1, r4
 80147ba:	f7ff ff5d 	bl	8014678 <__sflush_r>
 80147be:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80147c0:	4605      	mov	r5, r0
 80147c2:	07da      	lsls	r2, r3, #31
 80147c4:	d4e0      	bmi.n	8014788 <_fflush_r+0xc>
 80147c6:	89a3      	ldrh	r3, [r4, #12]
 80147c8:	059b      	lsls	r3, r3, #22
 80147ca:	d4dd      	bmi.n	8014788 <_fflush_r+0xc>
 80147cc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80147ce:	f7ff fcc9 	bl	8014164 <__retarget_lock_release_recursive>
 80147d2:	e7d9      	b.n	8014788 <_fflush_r+0xc>
 80147d4:	4b05      	ldr	r3, [pc, #20]	; (80147ec <_fflush_r+0x70>)
 80147d6:	429c      	cmp	r4, r3
 80147d8:	d101      	bne.n	80147de <_fflush_r+0x62>
 80147da:	68ac      	ldr	r4, [r5, #8]
 80147dc:	e7df      	b.n	801479e <_fflush_r+0x22>
 80147de:	4b04      	ldr	r3, [pc, #16]	; (80147f0 <_fflush_r+0x74>)
 80147e0:	429c      	cmp	r4, r3
 80147e2:	bf08      	it	eq
 80147e4:	68ec      	ldreq	r4, [r5, #12]
 80147e6:	e7da      	b.n	801479e <_fflush_r+0x22>
 80147e8:	0802e6ec 	.word	0x0802e6ec
 80147ec:	0802e70c 	.word	0x0802e70c
 80147f0:	0802e6cc 	.word	0x0802e6cc

080147f4 <std>:
 80147f4:	2300      	movs	r3, #0
 80147f6:	b510      	push	{r4, lr}
 80147f8:	4604      	mov	r4, r0
 80147fa:	e9c0 3300 	strd	r3, r3, [r0]
 80147fe:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8014802:	6083      	str	r3, [r0, #8]
 8014804:	8181      	strh	r1, [r0, #12]
 8014806:	6643      	str	r3, [r0, #100]	; 0x64
 8014808:	81c2      	strh	r2, [r0, #14]
 801480a:	6183      	str	r3, [r0, #24]
 801480c:	4619      	mov	r1, r3
 801480e:	2208      	movs	r2, #8
 8014810:	305c      	adds	r0, #92	; 0x5c
 8014812:	f7fd fb4d 	bl	8011eb0 <memset>
 8014816:	4b05      	ldr	r3, [pc, #20]	; (801482c <std+0x38>)
 8014818:	6224      	str	r4, [r4, #32]
 801481a:	6263      	str	r3, [r4, #36]	; 0x24
 801481c:	4b04      	ldr	r3, [pc, #16]	; (8014830 <std+0x3c>)
 801481e:	62a3      	str	r3, [r4, #40]	; 0x28
 8014820:	4b04      	ldr	r3, [pc, #16]	; (8014834 <std+0x40>)
 8014822:	62e3      	str	r3, [r4, #44]	; 0x2c
 8014824:	4b04      	ldr	r3, [pc, #16]	; (8014838 <std+0x44>)
 8014826:	6323      	str	r3, [r4, #48]	; 0x30
 8014828:	bd10      	pop	{r4, pc}
 801482a:	bf00      	nop
 801482c:	08014b41 	.word	0x08014b41
 8014830:	08014b63 	.word	0x08014b63
 8014834:	08014b9b 	.word	0x08014b9b
 8014838:	08014bbf 	.word	0x08014bbf

0801483c <_cleanup_r>:
 801483c:	4901      	ldr	r1, [pc, #4]	; (8014844 <_cleanup_r+0x8>)
 801483e:	f000 b8af 	b.w	80149a0 <_fwalk_reent>
 8014842:	bf00      	nop
 8014844:	0801477d 	.word	0x0801477d

08014848 <__sfmoreglue>:
 8014848:	2268      	movs	r2, #104	; 0x68
 801484a:	b570      	push	{r4, r5, r6, lr}
 801484c:	1e4d      	subs	r5, r1, #1
 801484e:	4355      	muls	r5, r2
 8014850:	460e      	mov	r6, r1
 8014852:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8014856:	f7fd fb9b 	bl	8011f90 <_malloc_r>
 801485a:	4604      	mov	r4, r0
 801485c:	b140      	cbz	r0, 8014870 <__sfmoreglue+0x28>
 801485e:	2100      	movs	r1, #0
 8014860:	e9c0 1600 	strd	r1, r6, [r0]
 8014864:	300c      	adds	r0, #12
 8014866:	60a0      	str	r0, [r4, #8]
 8014868:	f105 0268 	add.w	r2, r5, #104	; 0x68
 801486c:	f7fd fb20 	bl	8011eb0 <memset>
 8014870:	4620      	mov	r0, r4
 8014872:	bd70      	pop	{r4, r5, r6, pc}

08014874 <__sfp_lock_acquire>:
 8014874:	4801      	ldr	r0, [pc, #4]	; (801487c <__sfp_lock_acquire+0x8>)
 8014876:	f7ff bc74 	b.w	8014162 <__retarget_lock_acquire_recursive>
 801487a:	bf00      	nop
 801487c:	2000167d 	.word	0x2000167d

08014880 <__sfp_lock_release>:
 8014880:	4801      	ldr	r0, [pc, #4]	; (8014888 <__sfp_lock_release+0x8>)
 8014882:	f7ff bc6f 	b.w	8014164 <__retarget_lock_release_recursive>
 8014886:	bf00      	nop
 8014888:	2000167d 	.word	0x2000167d

0801488c <__sinit_lock_acquire>:
 801488c:	4801      	ldr	r0, [pc, #4]	; (8014894 <__sinit_lock_acquire+0x8>)
 801488e:	f7ff bc68 	b.w	8014162 <__retarget_lock_acquire_recursive>
 8014892:	bf00      	nop
 8014894:	2000167e 	.word	0x2000167e

08014898 <__sinit_lock_release>:
 8014898:	4801      	ldr	r0, [pc, #4]	; (80148a0 <__sinit_lock_release+0x8>)
 801489a:	f7ff bc63 	b.w	8014164 <__retarget_lock_release_recursive>
 801489e:	bf00      	nop
 80148a0:	2000167e 	.word	0x2000167e

080148a4 <__sinit>:
 80148a4:	b510      	push	{r4, lr}
 80148a6:	4604      	mov	r4, r0
 80148a8:	f7ff fff0 	bl	801488c <__sinit_lock_acquire>
 80148ac:	69a3      	ldr	r3, [r4, #24]
 80148ae:	b11b      	cbz	r3, 80148b8 <__sinit+0x14>
 80148b0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80148b4:	f7ff bff0 	b.w	8014898 <__sinit_lock_release>
 80148b8:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80148bc:	6523      	str	r3, [r4, #80]	; 0x50
 80148be:	4b13      	ldr	r3, [pc, #76]	; (801490c <__sinit+0x68>)
 80148c0:	4a13      	ldr	r2, [pc, #76]	; (8014910 <__sinit+0x6c>)
 80148c2:	681b      	ldr	r3, [r3, #0]
 80148c4:	62a2      	str	r2, [r4, #40]	; 0x28
 80148c6:	42a3      	cmp	r3, r4
 80148c8:	bf08      	it	eq
 80148ca:	2301      	moveq	r3, #1
 80148cc:	4620      	mov	r0, r4
 80148ce:	bf08      	it	eq
 80148d0:	61a3      	streq	r3, [r4, #24]
 80148d2:	f000 f81f 	bl	8014914 <__sfp>
 80148d6:	6060      	str	r0, [r4, #4]
 80148d8:	4620      	mov	r0, r4
 80148da:	f000 f81b 	bl	8014914 <__sfp>
 80148de:	60a0      	str	r0, [r4, #8]
 80148e0:	4620      	mov	r0, r4
 80148e2:	f000 f817 	bl	8014914 <__sfp>
 80148e6:	2200      	movs	r2, #0
 80148e8:	2104      	movs	r1, #4
 80148ea:	60e0      	str	r0, [r4, #12]
 80148ec:	6860      	ldr	r0, [r4, #4]
 80148ee:	f7ff ff81 	bl	80147f4 <std>
 80148f2:	2201      	movs	r2, #1
 80148f4:	2109      	movs	r1, #9
 80148f6:	68a0      	ldr	r0, [r4, #8]
 80148f8:	f7ff ff7c 	bl	80147f4 <std>
 80148fc:	2202      	movs	r2, #2
 80148fe:	2112      	movs	r1, #18
 8014900:	68e0      	ldr	r0, [r4, #12]
 8014902:	f7ff ff77 	bl	80147f4 <std>
 8014906:	2301      	movs	r3, #1
 8014908:	61a3      	str	r3, [r4, #24]
 801490a:	e7d1      	b.n	80148b0 <__sinit+0xc>
 801490c:	0802e354 	.word	0x0802e354
 8014910:	0801483d 	.word	0x0801483d

08014914 <__sfp>:
 8014914:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014916:	4607      	mov	r7, r0
 8014918:	f7ff ffac 	bl	8014874 <__sfp_lock_acquire>
 801491c:	4b1e      	ldr	r3, [pc, #120]	; (8014998 <__sfp+0x84>)
 801491e:	681e      	ldr	r6, [r3, #0]
 8014920:	69b3      	ldr	r3, [r6, #24]
 8014922:	b913      	cbnz	r3, 801492a <__sfp+0x16>
 8014924:	4630      	mov	r0, r6
 8014926:	f7ff ffbd 	bl	80148a4 <__sinit>
 801492a:	3648      	adds	r6, #72	; 0x48
 801492c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8014930:	3b01      	subs	r3, #1
 8014932:	d503      	bpl.n	801493c <__sfp+0x28>
 8014934:	6833      	ldr	r3, [r6, #0]
 8014936:	b30b      	cbz	r3, 801497c <__sfp+0x68>
 8014938:	6836      	ldr	r6, [r6, #0]
 801493a:	e7f7      	b.n	801492c <__sfp+0x18>
 801493c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8014940:	b9d5      	cbnz	r5, 8014978 <__sfp+0x64>
 8014942:	4b16      	ldr	r3, [pc, #88]	; (801499c <__sfp+0x88>)
 8014944:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8014948:	60e3      	str	r3, [r4, #12]
 801494a:	6665      	str	r5, [r4, #100]	; 0x64
 801494c:	f7ff fc08 	bl	8014160 <__retarget_lock_init_recursive>
 8014950:	f7ff ff96 	bl	8014880 <__sfp_lock_release>
 8014954:	2208      	movs	r2, #8
 8014956:	4629      	mov	r1, r5
 8014958:	e9c4 5501 	strd	r5, r5, [r4, #4]
 801495c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8014960:	6025      	str	r5, [r4, #0]
 8014962:	61a5      	str	r5, [r4, #24]
 8014964:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8014968:	f7fd faa2 	bl	8011eb0 <memset>
 801496c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8014970:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8014974:	4620      	mov	r0, r4
 8014976:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8014978:	3468      	adds	r4, #104	; 0x68
 801497a:	e7d9      	b.n	8014930 <__sfp+0x1c>
 801497c:	2104      	movs	r1, #4
 801497e:	4638      	mov	r0, r7
 8014980:	f7ff ff62 	bl	8014848 <__sfmoreglue>
 8014984:	4604      	mov	r4, r0
 8014986:	6030      	str	r0, [r6, #0]
 8014988:	2800      	cmp	r0, #0
 801498a:	d1d5      	bne.n	8014938 <__sfp+0x24>
 801498c:	f7ff ff78 	bl	8014880 <__sfp_lock_release>
 8014990:	230c      	movs	r3, #12
 8014992:	603b      	str	r3, [r7, #0]
 8014994:	e7ee      	b.n	8014974 <__sfp+0x60>
 8014996:	bf00      	nop
 8014998:	0802e354 	.word	0x0802e354
 801499c:	ffff0001 	.word	0xffff0001

080149a0 <_fwalk_reent>:
 80149a0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80149a4:	4606      	mov	r6, r0
 80149a6:	4688      	mov	r8, r1
 80149a8:	2700      	movs	r7, #0
 80149aa:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80149ae:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80149b2:	f1b9 0901 	subs.w	r9, r9, #1
 80149b6:	d505      	bpl.n	80149c4 <_fwalk_reent+0x24>
 80149b8:	6824      	ldr	r4, [r4, #0]
 80149ba:	2c00      	cmp	r4, #0
 80149bc:	d1f7      	bne.n	80149ae <_fwalk_reent+0xe>
 80149be:	4638      	mov	r0, r7
 80149c0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80149c4:	89ab      	ldrh	r3, [r5, #12]
 80149c6:	2b01      	cmp	r3, #1
 80149c8:	d907      	bls.n	80149da <_fwalk_reent+0x3a>
 80149ca:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80149ce:	3301      	adds	r3, #1
 80149d0:	d003      	beq.n	80149da <_fwalk_reent+0x3a>
 80149d2:	4629      	mov	r1, r5
 80149d4:	4630      	mov	r0, r6
 80149d6:	47c0      	blx	r8
 80149d8:	4307      	orrs	r7, r0
 80149da:	3568      	adds	r5, #104	; 0x68
 80149dc:	e7e9      	b.n	80149b2 <_fwalk_reent+0x12>

080149de <__swhatbuf_r>:
 80149de:	b570      	push	{r4, r5, r6, lr}
 80149e0:	460e      	mov	r6, r1
 80149e2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80149e6:	4614      	mov	r4, r2
 80149e8:	2900      	cmp	r1, #0
 80149ea:	461d      	mov	r5, r3
 80149ec:	b096      	sub	sp, #88	; 0x58
 80149ee:	da08      	bge.n	8014a02 <__swhatbuf_r+0x24>
 80149f0:	2200      	movs	r2, #0
 80149f2:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 80149f6:	602a      	str	r2, [r5, #0]
 80149f8:	061a      	lsls	r2, r3, #24
 80149fa:	d410      	bmi.n	8014a1e <__swhatbuf_r+0x40>
 80149fc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8014a00:	e00e      	b.n	8014a20 <__swhatbuf_r+0x42>
 8014a02:	466a      	mov	r2, sp
 8014a04:	f000 f902 	bl	8014c0c <_fstat_r>
 8014a08:	2800      	cmp	r0, #0
 8014a0a:	dbf1      	blt.n	80149f0 <__swhatbuf_r+0x12>
 8014a0c:	9a01      	ldr	r2, [sp, #4]
 8014a0e:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8014a12:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8014a16:	425a      	negs	r2, r3
 8014a18:	415a      	adcs	r2, r3
 8014a1a:	602a      	str	r2, [r5, #0]
 8014a1c:	e7ee      	b.n	80149fc <__swhatbuf_r+0x1e>
 8014a1e:	2340      	movs	r3, #64	; 0x40
 8014a20:	2000      	movs	r0, #0
 8014a22:	6023      	str	r3, [r4, #0]
 8014a24:	b016      	add	sp, #88	; 0x58
 8014a26:	bd70      	pop	{r4, r5, r6, pc}

08014a28 <__smakebuf_r>:
 8014a28:	898b      	ldrh	r3, [r1, #12]
 8014a2a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8014a2c:	079d      	lsls	r5, r3, #30
 8014a2e:	4606      	mov	r6, r0
 8014a30:	460c      	mov	r4, r1
 8014a32:	d507      	bpl.n	8014a44 <__smakebuf_r+0x1c>
 8014a34:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8014a38:	6023      	str	r3, [r4, #0]
 8014a3a:	6123      	str	r3, [r4, #16]
 8014a3c:	2301      	movs	r3, #1
 8014a3e:	6163      	str	r3, [r4, #20]
 8014a40:	b002      	add	sp, #8
 8014a42:	bd70      	pop	{r4, r5, r6, pc}
 8014a44:	466a      	mov	r2, sp
 8014a46:	ab01      	add	r3, sp, #4
 8014a48:	f7ff ffc9 	bl	80149de <__swhatbuf_r>
 8014a4c:	9900      	ldr	r1, [sp, #0]
 8014a4e:	4605      	mov	r5, r0
 8014a50:	4630      	mov	r0, r6
 8014a52:	f7fd fa9d 	bl	8011f90 <_malloc_r>
 8014a56:	b948      	cbnz	r0, 8014a6c <__smakebuf_r+0x44>
 8014a58:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8014a5c:	059a      	lsls	r2, r3, #22
 8014a5e:	d4ef      	bmi.n	8014a40 <__smakebuf_r+0x18>
 8014a60:	f023 0303 	bic.w	r3, r3, #3
 8014a64:	f043 0302 	orr.w	r3, r3, #2
 8014a68:	81a3      	strh	r3, [r4, #12]
 8014a6a:	e7e3      	b.n	8014a34 <__smakebuf_r+0xc>
 8014a6c:	4b0d      	ldr	r3, [pc, #52]	; (8014aa4 <__smakebuf_r+0x7c>)
 8014a6e:	62b3      	str	r3, [r6, #40]	; 0x28
 8014a70:	89a3      	ldrh	r3, [r4, #12]
 8014a72:	6020      	str	r0, [r4, #0]
 8014a74:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8014a78:	81a3      	strh	r3, [r4, #12]
 8014a7a:	9b00      	ldr	r3, [sp, #0]
 8014a7c:	6120      	str	r0, [r4, #16]
 8014a7e:	6163      	str	r3, [r4, #20]
 8014a80:	9b01      	ldr	r3, [sp, #4]
 8014a82:	b15b      	cbz	r3, 8014a9c <__smakebuf_r+0x74>
 8014a84:	4630      	mov	r0, r6
 8014a86:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8014a8a:	f000 f8d1 	bl	8014c30 <_isatty_r>
 8014a8e:	b128      	cbz	r0, 8014a9c <__smakebuf_r+0x74>
 8014a90:	89a3      	ldrh	r3, [r4, #12]
 8014a92:	f023 0303 	bic.w	r3, r3, #3
 8014a96:	f043 0301 	orr.w	r3, r3, #1
 8014a9a:	81a3      	strh	r3, [r4, #12]
 8014a9c:	89a0      	ldrh	r0, [r4, #12]
 8014a9e:	4305      	orrs	r5, r0
 8014aa0:	81a5      	strh	r5, [r4, #12]
 8014aa2:	e7cd      	b.n	8014a40 <__smakebuf_r+0x18>
 8014aa4:	0801483d 	.word	0x0801483d

08014aa8 <_malloc_usable_size_r>:
 8014aa8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8014aac:	1f18      	subs	r0, r3, #4
 8014aae:	2b00      	cmp	r3, #0
 8014ab0:	bfbc      	itt	lt
 8014ab2:	580b      	ldrlt	r3, [r1, r0]
 8014ab4:	18c0      	addlt	r0, r0, r3
 8014ab6:	4770      	bx	lr

08014ab8 <_raise_r>:
 8014ab8:	291f      	cmp	r1, #31
 8014aba:	b538      	push	{r3, r4, r5, lr}
 8014abc:	4604      	mov	r4, r0
 8014abe:	460d      	mov	r5, r1
 8014ac0:	d904      	bls.n	8014acc <_raise_r+0x14>
 8014ac2:	2316      	movs	r3, #22
 8014ac4:	6003      	str	r3, [r0, #0]
 8014ac6:	f04f 30ff 	mov.w	r0, #4294967295
 8014aca:	bd38      	pop	{r3, r4, r5, pc}
 8014acc:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8014ace:	b112      	cbz	r2, 8014ad6 <_raise_r+0x1e>
 8014ad0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8014ad4:	b94b      	cbnz	r3, 8014aea <_raise_r+0x32>
 8014ad6:	4620      	mov	r0, r4
 8014ad8:	f000 f830 	bl	8014b3c <_getpid_r>
 8014adc:	462a      	mov	r2, r5
 8014ade:	4601      	mov	r1, r0
 8014ae0:	4620      	mov	r0, r4
 8014ae2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8014ae6:	f000 b817 	b.w	8014b18 <_kill_r>
 8014aea:	2b01      	cmp	r3, #1
 8014aec:	d00a      	beq.n	8014b04 <_raise_r+0x4c>
 8014aee:	1c59      	adds	r1, r3, #1
 8014af0:	d103      	bne.n	8014afa <_raise_r+0x42>
 8014af2:	2316      	movs	r3, #22
 8014af4:	6003      	str	r3, [r0, #0]
 8014af6:	2001      	movs	r0, #1
 8014af8:	e7e7      	b.n	8014aca <_raise_r+0x12>
 8014afa:	2400      	movs	r4, #0
 8014afc:	4628      	mov	r0, r5
 8014afe:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8014b02:	4798      	blx	r3
 8014b04:	2000      	movs	r0, #0
 8014b06:	e7e0      	b.n	8014aca <_raise_r+0x12>

08014b08 <raise>:
 8014b08:	4b02      	ldr	r3, [pc, #8]	; (8014b14 <raise+0xc>)
 8014b0a:	4601      	mov	r1, r0
 8014b0c:	6818      	ldr	r0, [r3, #0]
 8014b0e:	f7ff bfd3 	b.w	8014ab8 <_raise_r>
 8014b12:	bf00      	nop
 8014b14:	20000174 	.word	0x20000174

08014b18 <_kill_r>:
 8014b18:	b538      	push	{r3, r4, r5, lr}
 8014b1a:	2300      	movs	r3, #0
 8014b1c:	4d06      	ldr	r5, [pc, #24]	; (8014b38 <_kill_r+0x20>)
 8014b1e:	4604      	mov	r4, r0
 8014b20:	4608      	mov	r0, r1
 8014b22:	4611      	mov	r1, r2
 8014b24:	602b      	str	r3, [r5, #0]
 8014b26:	f7ee fe64 	bl	80037f2 <_kill>
 8014b2a:	1c43      	adds	r3, r0, #1
 8014b2c:	d102      	bne.n	8014b34 <_kill_r+0x1c>
 8014b2e:	682b      	ldr	r3, [r5, #0]
 8014b30:	b103      	cbz	r3, 8014b34 <_kill_r+0x1c>
 8014b32:	6023      	str	r3, [r4, #0]
 8014b34:	bd38      	pop	{r3, r4, r5, pc}
 8014b36:	bf00      	nop
 8014b38:	20001678 	.word	0x20001678

08014b3c <_getpid_r>:
 8014b3c:	f7ee be52 	b.w	80037e4 <_getpid>

08014b40 <__sread>:
 8014b40:	b510      	push	{r4, lr}
 8014b42:	460c      	mov	r4, r1
 8014b44:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8014b48:	f000 f894 	bl	8014c74 <_read_r>
 8014b4c:	2800      	cmp	r0, #0
 8014b4e:	bfab      	itete	ge
 8014b50:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8014b52:	89a3      	ldrhlt	r3, [r4, #12]
 8014b54:	181b      	addge	r3, r3, r0
 8014b56:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8014b5a:	bfac      	ite	ge
 8014b5c:	6563      	strge	r3, [r4, #84]	; 0x54
 8014b5e:	81a3      	strhlt	r3, [r4, #12]
 8014b60:	bd10      	pop	{r4, pc}

08014b62 <__swrite>:
 8014b62:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8014b66:	461f      	mov	r7, r3
 8014b68:	898b      	ldrh	r3, [r1, #12]
 8014b6a:	4605      	mov	r5, r0
 8014b6c:	05db      	lsls	r3, r3, #23
 8014b6e:	460c      	mov	r4, r1
 8014b70:	4616      	mov	r6, r2
 8014b72:	d505      	bpl.n	8014b80 <__swrite+0x1e>
 8014b74:	2302      	movs	r3, #2
 8014b76:	2200      	movs	r2, #0
 8014b78:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8014b7c:	f000 f868 	bl	8014c50 <_lseek_r>
 8014b80:	89a3      	ldrh	r3, [r4, #12]
 8014b82:	4632      	mov	r2, r6
 8014b84:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8014b88:	81a3      	strh	r3, [r4, #12]
 8014b8a:	4628      	mov	r0, r5
 8014b8c:	463b      	mov	r3, r7
 8014b8e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8014b92:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8014b96:	f000 b817 	b.w	8014bc8 <_write_r>

08014b9a <__sseek>:
 8014b9a:	b510      	push	{r4, lr}
 8014b9c:	460c      	mov	r4, r1
 8014b9e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8014ba2:	f000 f855 	bl	8014c50 <_lseek_r>
 8014ba6:	1c43      	adds	r3, r0, #1
 8014ba8:	89a3      	ldrh	r3, [r4, #12]
 8014baa:	bf15      	itete	ne
 8014bac:	6560      	strne	r0, [r4, #84]	; 0x54
 8014bae:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8014bb2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8014bb6:	81a3      	strheq	r3, [r4, #12]
 8014bb8:	bf18      	it	ne
 8014bba:	81a3      	strhne	r3, [r4, #12]
 8014bbc:	bd10      	pop	{r4, pc}

08014bbe <__sclose>:
 8014bbe:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8014bc2:	f000 b813 	b.w	8014bec <_close_r>
	...

08014bc8 <_write_r>:
 8014bc8:	b538      	push	{r3, r4, r5, lr}
 8014bca:	4604      	mov	r4, r0
 8014bcc:	4608      	mov	r0, r1
 8014bce:	4611      	mov	r1, r2
 8014bd0:	2200      	movs	r2, #0
 8014bd2:	4d05      	ldr	r5, [pc, #20]	; (8014be8 <_write_r+0x20>)
 8014bd4:	602a      	str	r2, [r5, #0]
 8014bd6:	461a      	mov	r2, r3
 8014bd8:	f7ee fe42 	bl	8003860 <_write>
 8014bdc:	1c43      	adds	r3, r0, #1
 8014bde:	d102      	bne.n	8014be6 <_write_r+0x1e>
 8014be0:	682b      	ldr	r3, [r5, #0]
 8014be2:	b103      	cbz	r3, 8014be6 <_write_r+0x1e>
 8014be4:	6023      	str	r3, [r4, #0]
 8014be6:	bd38      	pop	{r3, r4, r5, pc}
 8014be8:	20001678 	.word	0x20001678

08014bec <_close_r>:
 8014bec:	b538      	push	{r3, r4, r5, lr}
 8014bee:	2300      	movs	r3, #0
 8014bf0:	4d05      	ldr	r5, [pc, #20]	; (8014c08 <_close_r+0x1c>)
 8014bf2:	4604      	mov	r4, r0
 8014bf4:	4608      	mov	r0, r1
 8014bf6:	602b      	str	r3, [r5, #0]
 8014bf8:	f7ee fe4e 	bl	8003898 <_close>
 8014bfc:	1c43      	adds	r3, r0, #1
 8014bfe:	d102      	bne.n	8014c06 <_close_r+0x1a>
 8014c00:	682b      	ldr	r3, [r5, #0]
 8014c02:	b103      	cbz	r3, 8014c06 <_close_r+0x1a>
 8014c04:	6023      	str	r3, [r4, #0]
 8014c06:	bd38      	pop	{r3, r4, r5, pc}
 8014c08:	20001678 	.word	0x20001678

08014c0c <_fstat_r>:
 8014c0c:	b538      	push	{r3, r4, r5, lr}
 8014c0e:	2300      	movs	r3, #0
 8014c10:	4d06      	ldr	r5, [pc, #24]	; (8014c2c <_fstat_r+0x20>)
 8014c12:	4604      	mov	r4, r0
 8014c14:	4608      	mov	r0, r1
 8014c16:	4611      	mov	r1, r2
 8014c18:	602b      	str	r3, [r5, #0]
 8014c1a:	f7ee fe48 	bl	80038ae <_fstat>
 8014c1e:	1c43      	adds	r3, r0, #1
 8014c20:	d102      	bne.n	8014c28 <_fstat_r+0x1c>
 8014c22:	682b      	ldr	r3, [r5, #0]
 8014c24:	b103      	cbz	r3, 8014c28 <_fstat_r+0x1c>
 8014c26:	6023      	str	r3, [r4, #0]
 8014c28:	bd38      	pop	{r3, r4, r5, pc}
 8014c2a:	bf00      	nop
 8014c2c:	20001678 	.word	0x20001678

08014c30 <_isatty_r>:
 8014c30:	b538      	push	{r3, r4, r5, lr}
 8014c32:	2300      	movs	r3, #0
 8014c34:	4d05      	ldr	r5, [pc, #20]	; (8014c4c <_isatty_r+0x1c>)
 8014c36:	4604      	mov	r4, r0
 8014c38:	4608      	mov	r0, r1
 8014c3a:	602b      	str	r3, [r5, #0]
 8014c3c:	f7ee fe46 	bl	80038cc <_isatty>
 8014c40:	1c43      	adds	r3, r0, #1
 8014c42:	d102      	bne.n	8014c4a <_isatty_r+0x1a>
 8014c44:	682b      	ldr	r3, [r5, #0]
 8014c46:	b103      	cbz	r3, 8014c4a <_isatty_r+0x1a>
 8014c48:	6023      	str	r3, [r4, #0]
 8014c4a:	bd38      	pop	{r3, r4, r5, pc}
 8014c4c:	20001678 	.word	0x20001678

08014c50 <_lseek_r>:
 8014c50:	b538      	push	{r3, r4, r5, lr}
 8014c52:	4604      	mov	r4, r0
 8014c54:	4608      	mov	r0, r1
 8014c56:	4611      	mov	r1, r2
 8014c58:	2200      	movs	r2, #0
 8014c5a:	4d05      	ldr	r5, [pc, #20]	; (8014c70 <_lseek_r+0x20>)
 8014c5c:	602a      	str	r2, [r5, #0]
 8014c5e:	461a      	mov	r2, r3
 8014c60:	f7ee fe3e 	bl	80038e0 <_lseek>
 8014c64:	1c43      	adds	r3, r0, #1
 8014c66:	d102      	bne.n	8014c6e <_lseek_r+0x1e>
 8014c68:	682b      	ldr	r3, [r5, #0]
 8014c6a:	b103      	cbz	r3, 8014c6e <_lseek_r+0x1e>
 8014c6c:	6023      	str	r3, [r4, #0]
 8014c6e:	bd38      	pop	{r3, r4, r5, pc}
 8014c70:	20001678 	.word	0x20001678

08014c74 <_read_r>:
 8014c74:	b538      	push	{r3, r4, r5, lr}
 8014c76:	4604      	mov	r4, r0
 8014c78:	4608      	mov	r0, r1
 8014c7a:	4611      	mov	r1, r2
 8014c7c:	2200      	movs	r2, #0
 8014c7e:	4d05      	ldr	r5, [pc, #20]	; (8014c94 <_read_r+0x20>)
 8014c80:	602a      	str	r2, [r5, #0]
 8014c82:	461a      	mov	r2, r3
 8014c84:	f7ee fdcf 	bl	8003826 <_read>
 8014c88:	1c43      	adds	r3, r0, #1
 8014c8a:	d102      	bne.n	8014c92 <_read_r+0x1e>
 8014c8c:	682b      	ldr	r3, [r5, #0]
 8014c8e:	b103      	cbz	r3, 8014c92 <_read_r+0x1e>
 8014c90:	6023      	str	r3, [r4, #0]
 8014c92:	bd38      	pop	{r3, r4, r5, pc}
 8014c94:	20001678 	.word	0x20001678

08014c98 <fmin>:
 8014c98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014c9a:	4604      	mov	r4, r0
 8014c9c:	460d      	mov	r5, r1
 8014c9e:	4616      	mov	r6, r2
 8014ca0:	461f      	mov	r7, r3
 8014ca2:	f000 f813 	bl	8014ccc <__fpclassifyd>
 8014ca6:	b158      	cbz	r0, 8014cc0 <fmin+0x28>
 8014ca8:	4630      	mov	r0, r6
 8014caa:	4639      	mov	r1, r7
 8014cac:	f000 f80e 	bl	8014ccc <__fpclassifyd>
 8014cb0:	b140      	cbz	r0, 8014cc4 <fmin+0x2c>
 8014cb2:	4632      	mov	r2, r6
 8014cb4:	463b      	mov	r3, r7
 8014cb6:	4620      	mov	r0, r4
 8014cb8:	4629      	mov	r1, r5
 8014cba:	f7eb feeb 	bl	8000a94 <__aeabi_dcmplt>
 8014cbe:	b908      	cbnz	r0, 8014cc4 <fmin+0x2c>
 8014cc0:	4634      	mov	r4, r6
 8014cc2:	463d      	mov	r5, r7
 8014cc4:	4620      	mov	r0, r4
 8014cc6:	4629      	mov	r1, r5
 8014cc8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08014ccc <__fpclassifyd>:
 8014ccc:	b510      	push	{r4, lr}
 8014cce:	f031 4400 	bics.w	r4, r1, #2147483648	; 0x80000000
 8014cd2:	460b      	mov	r3, r1
 8014cd4:	d019      	beq.n	8014d0a <__fpclassifyd+0x3e>
 8014cd6:	f5a1 1280 	sub.w	r2, r1, #1048576	; 0x100000
 8014cda:	490e      	ldr	r1, [pc, #56]	; (8014d14 <__fpclassifyd+0x48>)
 8014cdc:	428a      	cmp	r2, r1
 8014cde:	d90e      	bls.n	8014cfe <__fpclassifyd+0x32>
 8014ce0:	f103 42ff 	add.w	r2, r3, #2139095040	; 0x7f800000
 8014ce4:	f502 02e0 	add.w	r2, r2, #7340032	; 0x700000
 8014ce8:	428a      	cmp	r2, r1
 8014cea:	d908      	bls.n	8014cfe <__fpclassifyd+0x32>
 8014cec:	4a0a      	ldr	r2, [pc, #40]	; (8014d18 <__fpclassifyd+0x4c>)
 8014cee:	4213      	tst	r3, r2
 8014cf0:	d007      	beq.n	8014d02 <__fpclassifyd+0x36>
 8014cf2:	4294      	cmp	r4, r2
 8014cf4:	d107      	bne.n	8014d06 <__fpclassifyd+0x3a>
 8014cf6:	fab0 f080 	clz	r0, r0
 8014cfa:	0940      	lsrs	r0, r0, #5
 8014cfc:	bd10      	pop	{r4, pc}
 8014cfe:	2004      	movs	r0, #4
 8014d00:	e7fc      	b.n	8014cfc <__fpclassifyd+0x30>
 8014d02:	2003      	movs	r0, #3
 8014d04:	e7fa      	b.n	8014cfc <__fpclassifyd+0x30>
 8014d06:	2000      	movs	r0, #0
 8014d08:	e7f8      	b.n	8014cfc <__fpclassifyd+0x30>
 8014d0a:	2800      	cmp	r0, #0
 8014d0c:	d1ee      	bne.n	8014cec <__fpclassifyd+0x20>
 8014d0e:	2002      	movs	r0, #2
 8014d10:	e7f4      	b.n	8014cfc <__fpclassifyd+0x30>
 8014d12:	bf00      	nop
 8014d14:	7fdfffff 	.word	0x7fdfffff
 8014d18:	7ff00000 	.word	0x7ff00000

08014d1c <sqrt>:
 8014d1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014d1e:	4606      	mov	r6, r0
 8014d20:	460f      	mov	r7, r1
 8014d22:	f000 f81f 	bl	8014d64 <__ieee754_sqrt>
 8014d26:	4632      	mov	r2, r6
 8014d28:	4604      	mov	r4, r0
 8014d2a:	460d      	mov	r5, r1
 8014d2c:	463b      	mov	r3, r7
 8014d2e:	4630      	mov	r0, r6
 8014d30:	4639      	mov	r1, r7
 8014d32:	f7eb fed7 	bl	8000ae4 <__aeabi_dcmpun>
 8014d36:	b990      	cbnz	r0, 8014d5e <sqrt+0x42>
 8014d38:	2200      	movs	r2, #0
 8014d3a:	2300      	movs	r3, #0
 8014d3c:	4630      	mov	r0, r6
 8014d3e:	4639      	mov	r1, r7
 8014d40:	f7eb fea8 	bl	8000a94 <__aeabi_dcmplt>
 8014d44:	b158      	cbz	r0, 8014d5e <sqrt+0x42>
 8014d46:	f7fd f879 	bl	8011e3c <__errno>
 8014d4a:	2321      	movs	r3, #33	; 0x21
 8014d4c:	2200      	movs	r2, #0
 8014d4e:	6003      	str	r3, [r0, #0]
 8014d50:	2300      	movs	r3, #0
 8014d52:	4610      	mov	r0, r2
 8014d54:	4619      	mov	r1, r3
 8014d56:	f7eb fd55 	bl	8000804 <__aeabi_ddiv>
 8014d5a:	4604      	mov	r4, r0
 8014d5c:	460d      	mov	r5, r1
 8014d5e:	4620      	mov	r0, r4
 8014d60:	4629      	mov	r1, r5
 8014d62:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08014d64 <__ieee754_sqrt>:
 8014d64:	f8df c158 	ldr.w	ip, [pc, #344]	; 8014ec0 <__ieee754_sqrt+0x15c>
 8014d68:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8014d6c:	ea3c 0c01 	bics.w	ip, ip, r1
 8014d70:	4606      	mov	r6, r0
 8014d72:	460d      	mov	r5, r1
 8014d74:	460c      	mov	r4, r1
 8014d76:	460a      	mov	r2, r1
 8014d78:	4607      	mov	r7, r0
 8014d7a:	4603      	mov	r3, r0
 8014d7c:	d10f      	bne.n	8014d9e <__ieee754_sqrt+0x3a>
 8014d7e:	4602      	mov	r2, r0
 8014d80:	460b      	mov	r3, r1
 8014d82:	f7eb fc15 	bl	80005b0 <__aeabi_dmul>
 8014d86:	4602      	mov	r2, r0
 8014d88:	460b      	mov	r3, r1
 8014d8a:	4630      	mov	r0, r6
 8014d8c:	4629      	mov	r1, r5
 8014d8e:	f7eb fa59 	bl	8000244 <__adddf3>
 8014d92:	4606      	mov	r6, r0
 8014d94:	460d      	mov	r5, r1
 8014d96:	4630      	mov	r0, r6
 8014d98:	4629      	mov	r1, r5
 8014d9a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8014d9e:	2900      	cmp	r1, #0
 8014da0:	dc0e      	bgt.n	8014dc0 <__ieee754_sqrt+0x5c>
 8014da2:	f021 4c00 	bic.w	ip, r1, #2147483648	; 0x80000000
 8014da6:	ea5c 0707 	orrs.w	r7, ip, r7
 8014daa:	d0f4      	beq.n	8014d96 <__ieee754_sqrt+0x32>
 8014dac:	b141      	cbz	r1, 8014dc0 <__ieee754_sqrt+0x5c>
 8014dae:	4602      	mov	r2, r0
 8014db0:	460b      	mov	r3, r1
 8014db2:	f7eb fa45 	bl	8000240 <__aeabi_dsub>
 8014db6:	4602      	mov	r2, r0
 8014db8:	460b      	mov	r3, r1
 8014dba:	f7eb fd23 	bl	8000804 <__aeabi_ddiv>
 8014dbe:	e7e8      	b.n	8014d92 <__ieee754_sqrt+0x2e>
 8014dc0:	1521      	asrs	r1, r4, #20
 8014dc2:	d075      	beq.n	8014eb0 <__ieee754_sqrt+0x14c>
 8014dc4:	07cc      	lsls	r4, r1, #31
 8014dc6:	f04f 0400 	mov.w	r4, #0
 8014dca:	f3c2 0213 	ubfx	r2, r2, #0, #20
 8014dce:	f2a1 37ff 	subw	r7, r1, #1023	; 0x3ff
 8014dd2:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8014dd6:	bf5e      	ittt	pl
 8014dd8:	0fd9      	lsrpl	r1, r3, #31
 8014dda:	005b      	lslpl	r3, r3, #1
 8014ddc:	eb01 0242 	addpl.w	r2, r1, r2, lsl #1
 8014de0:	0fd9      	lsrs	r1, r3, #31
 8014de2:	eb01 0242 	add.w	r2, r1, r2, lsl #1
 8014de6:	2516      	movs	r5, #22
 8014de8:	4620      	mov	r0, r4
 8014dea:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8014dee:	107f      	asrs	r7, r7, #1
 8014df0:	005b      	lsls	r3, r3, #1
 8014df2:	1846      	adds	r6, r0, r1
 8014df4:	4296      	cmp	r6, r2
 8014df6:	bfde      	ittt	le
 8014df8:	1b92      	suble	r2, r2, r6
 8014dfa:	1870      	addle	r0, r6, r1
 8014dfc:	1864      	addle	r4, r4, r1
 8014dfe:	0052      	lsls	r2, r2, #1
 8014e00:	3d01      	subs	r5, #1
 8014e02:	eb02 72d3 	add.w	r2, r2, r3, lsr #31
 8014e06:	ea4f 0151 	mov.w	r1, r1, lsr #1
 8014e0a:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8014e0e:	d1f0      	bne.n	8014df2 <__ieee754_sqrt+0x8e>
 8014e10:	4629      	mov	r1, r5
 8014e12:	f04f 0e20 	mov.w	lr, #32
 8014e16:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 8014e1a:	4282      	cmp	r2, r0
 8014e1c:	eb06 0c05 	add.w	ip, r6, r5
 8014e20:	dc02      	bgt.n	8014e28 <__ieee754_sqrt+0xc4>
 8014e22:	d113      	bne.n	8014e4c <__ieee754_sqrt+0xe8>
 8014e24:	459c      	cmp	ip, r3
 8014e26:	d811      	bhi.n	8014e4c <__ieee754_sqrt+0xe8>
 8014e28:	f1bc 0f00 	cmp.w	ip, #0
 8014e2c:	eb0c 0506 	add.w	r5, ip, r6
 8014e30:	da43      	bge.n	8014eba <__ieee754_sqrt+0x156>
 8014e32:	2d00      	cmp	r5, #0
 8014e34:	db41      	blt.n	8014eba <__ieee754_sqrt+0x156>
 8014e36:	f100 0801 	add.w	r8, r0, #1
 8014e3a:	1a12      	subs	r2, r2, r0
 8014e3c:	4640      	mov	r0, r8
 8014e3e:	459c      	cmp	ip, r3
 8014e40:	bf88      	it	hi
 8014e42:	f102 32ff 	addhi.w	r2, r2, #4294967295
 8014e46:	eba3 030c 	sub.w	r3, r3, ip
 8014e4a:	4431      	add	r1, r6
 8014e4c:	ea4f 7cd3 	mov.w	ip, r3, lsr #31
 8014e50:	f1be 0e01 	subs.w	lr, lr, #1
 8014e54:	eb0c 0242 	add.w	r2, ip, r2, lsl #1
 8014e58:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8014e5c:	ea4f 0656 	mov.w	r6, r6, lsr #1
 8014e60:	d1db      	bne.n	8014e1a <__ieee754_sqrt+0xb6>
 8014e62:	4313      	orrs	r3, r2
 8014e64:	d006      	beq.n	8014e74 <__ieee754_sqrt+0x110>
 8014e66:	1c48      	adds	r0, r1, #1
 8014e68:	bf0b      	itete	eq
 8014e6a:	4671      	moveq	r1, lr
 8014e6c:	3101      	addne	r1, #1
 8014e6e:	3401      	addeq	r4, #1
 8014e70:	f021 0101 	bicne.w	r1, r1, #1
 8014e74:	1063      	asrs	r3, r4, #1
 8014e76:	0849      	lsrs	r1, r1, #1
 8014e78:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 8014e7c:	07e2      	lsls	r2, r4, #31
 8014e7e:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 8014e82:	bf48      	it	mi
 8014e84:	f041 4100 	orrmi.w	r1, r1, #2147483648	; 0x80000000
 8014e88:	460e      	mov	r6, r1
 8014e8a:	eb03 5507 	add.w	r5, r3, r7, lsl #20
 8014e8e:	e782      	b.n	8014d96 <__ieee754_sqrt+0x32>
 8014e90:	0ada      	lsrs	r2, r3, #11
 8014e92:	3815      	subs	r0, #21
 8014e94:	055b      	lsls	r3, r3, #21
 8014e96:	2a00      	cmp	r2, #0
 8014e98:	d0fa      	beq.n	8014e90 <__ieee754_sqrt+0x12c>
 8014e9a:	02d5      	lsls	r5, r2, #11
 8014e9c:	d50a      	bpl.n	8014eb4 <__ieee754_sqrt+0x150>
 8014e9e:	f1c1 0420 	rsb	r4, r1, #32
 8014ea2:	fa23 f404 	lsr.w	r4, r3, r4
 8014ea6:	1e4d      	subs	r5, r1, #1
 8014ea8:	408b      	lsls	r3, r1
 8014eaa:	4322      	orrs	r2, r4
 8014eac:	1b41      	subs	r1, r0, r5
 8014eae:	e789      	b.n	8014dc4 <__ieee754_sqrt+0x60>
 8014eb0:	4608      	mov	r0, r1
 8014eb2:	e7f0      	b.n	8014e96 <__ieee754_sqrt+0x132>
 8014eb4:	0052      	lsls	r2, r2, #1
 8014eb6:	3101      	adds	r1, #1
 8014eb8:	e7ef      	b.n	8014e9a <__ieee754_sqrt+0x136>
 8014eba:	4680      	mov	r8, r0
 8014ebc:	e7bd      	b.n	8014e3a <__ieee754_sqrt+0xd6>
 8014ebe:	bf00      	nop
 8014ec0:	7ff00000 	.word	0x7ff00000

08014ec4 <_init>:
 8014ec4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014ec6:	bf00      	nop
 8014ec8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8014eca:	bc08      	pop	{r3}
 8014ecc:	469e      	mov	lr, r3
 8014ece:	4770      	bx	lr

08014ed0 <_fini>:
 8014ed0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014ed2:	bf00      	nop
 8014ed4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8014ed6:	bc08      	pop	{r3}
 8014ed8:	469e      	mov	lr, r3
 8014eda:	4770      	bx	lr
