Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o /home/ma5hr00m/Downloads/a/test_isim_beh.exe -prj /home/ma5hr00m/Downloads/a/test_beh.prj work.test work.glbl 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 16
Turning on mult-threading, number of parallel sub-compilation jobs: 32 
Determining compilation order of HDL files
Analyzing Verilog file "/home/ma5hr00m/Downloads/a/ipcore_dir/Inst_ROM.v" into library work
Analyzing Verilog file "/home/ma5hr00m/Downloads/a/Register_file.v" into library work
Analyzing Verilog file "/home/ma5hr00m/Downloads/a/pc.v" into library work
WARNING:HDLCompiler:751 - "/home/ma5hr00m/Downloads/a/pc.v" Line 13: Redeclaration of ansi port PC is not allowed
Analyzing Verilog file "/home/ma5hr00m/Downloads/a/OP_YIMA.v" into library work
Analyzing Verilog file "/home/ma5hr00m/Downloads/a/ipcore_dir/RAM_B.v" into library work
Analyzing Verilog file "/home/ma5hr00m/Downloads/a/ALU.v" into library work
Analyzing Verilog file "/home/ma5hr00m/Downloads/a/TOP_RIJ_CPU.v" into library work
WARNING:HDLCompiler:751 - "/home/ma5hr00m/Downloads/a/TOP_RIJ_CPU.v" Line 32: Redeclaration of ansi port F is not allowed
WARNING:HDLCompiler:751 - "/home/ma5hr00m/Downloads/a/TOP_RIJ_CPU.v" Line 37: Redeclaration of ansi port PC is not allowed
Analyzing Verilog file "/home/ma5hr00m/Downloads/a/test.v" into library work
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:189 - "/home/ma5hr00m/Downloads/a/TOP_RIJ_CPU.v" Line 55: Size mismatch in connection of port <W_Addr>. Formal port size is 5-bit while actual signal size is 32-bit.
Completed static elaboration
Fuse Memory Usage: 84440 KB
Fuse CPU Usage: 920 ms
Compiling module BLK_MEM_GEN_V7_3_output_stage(C_...
Compiling module BLK_MEM_GEN_V7_3_softecc_output_...
Compiling module BLK_MEM_GEN_V7_3_mem_module(C_CO...
Compiling module BLK_MEM_GEN_V7_3(C_FAMILY="spart...
Compiling module Inst_ROM
Compiling module pc
Compiling module OP_YIMA
Compiling module Register_file
Compiling module ALU
Compiling module BLK_MEM_GEN_V7_3_mem_module(C_CO...
Compiling module BLK_MEM_GEN_V7_3(C_FAMILY="spart...
Compiling module RAM_B
Compiling module TOP_RIJ_CPU
Compiling module test
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 15 Verilog Units
Built simulation executable /home/ma5hr00m/Downloads/a/test_isim_beh.exe
Fuse Memory Usage: 2220852 KB
Fuse CPU Usage: 970 ms
GCC CPU Usage: 1480 ms
