digraph "CFG for '_Z8NextQTurPfS_' function" {
	label="CFG for '_Z8NextQTurPfS_' function";

	Node0x4543050 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%2:\l  %3 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !4\l  %4 = zext i32 %3 to i64\l  %5 = getelementptr inbounds float, float addrspace(1)* %1, i64 %4\l  %6 = load float, float addrspace(1)* %5, align 4, !tbaa !5,\l... !amdgpu.noclobber !9\l  %7 = fmul contract float %6, 0x3F1A36E2E0000000\l  %8 = getelementptr inbounds float, float addrspace(1)* %0, i64 %4\l  %9 = load float, float addrspace(1)* %8, align 4, !tbaa !5,\l... !amdgpu.noclobber !9\l  %10 = fadd contract float %9, %7\l  store float %10, float addrspace(1)* %8, align 4, !tbaa !5\l  %11 = add nuw nsw i32 %3, 1\l  %12 = zext i32 %11 to i64\l  %13 = getelementptr inbounds float, float addrspace(1)* %1, i64 %12\l  %14 = load float, float addrspace(1)* %13, align 4, !tbaa !5\l  %15 = fmul contract float %14, 0x3F1A36E2E0000000\l  %16 = getelementptr inbounds float, float addrspace(1)* %0, i64 %12\l  %17 = load float, float addrspace(1)* %16, align 4, !tbaa !5,\l... !amdgpu.noclobber !9\l  %18 = fadd contract float %17, %15\l  store float %18, float addrspace(1)* %16, align 4, !tbaa !5\l  %19 = add nuw nsw i32 %3, 2\l  %20 = zext i32 %19 to i64\l  %21 = getelementptr inbounds float, float addrspace(1)* %1, i64 %20\l  %22 = load float, float addrspace(1)* %21, align 4, !tbaa !5\l  %23 = fmul contract float %22, 0x3F1A36E2E0000000\l  %24 = getelementptr inbounds float, float addrspace(1)* %0, i64 %20\l  %25 = load float, float addrspace(1)* %24, align 4, !tbaa !5,\l... !amdgpu.noclobber !9\l  %26 = fadd contract float %25, %23\l  store float %26, float addrspace(1)* %24, align 4, !tbaa !5\l  ret void\l}"];
}
