# Compile of add_multiplier_generator.v was successful.
# Compile of adder.v was successful.
# Compile of addres_1st_generator.v was successful.
# Compile of addres_generator.v was successful.
# Compile of CLASS_CONTROL.v was successful.
# Compile of CLASS_FFT.v was successful.
# Compile of class_tw_factor_generator.v was successful.
# Compile of config_FFT.svh was successful.
# Compile of CONTROL_norm.v was successful.
# Compile of CONTROL2.v was successful with warnings.
# Compile of demultiplexor.v was successful.
# Compile of final_addres_generator.v was successful.
# Compile of INVERT.v failed with 2 errors.
# Compile of INVERT_ADDR.v was successful.
# Compile of M_TWIDLE_6_B_0_5_v.v was successful.
# Compile of M_TWIDLE_6_B_0_10_v.v was successful.
# Compile of M_TWIDLE_6_B_0_15_v.v was successful.
# Compile of M_TWIDLE_6_B_0_20_v.v was successful.
# Compile of M_TWIDLE_6_B_0_25_v.v was successful.
# Compile of M_TWIDLE_7_B_0_5_v.v was successful.
# Compile of M_TWIDLE_7_B_0_10_v.v was successful.
# Compile of M_TWIDLE_7_B_0_15_v.v was successful.
# Compile of M_TWIDLE_7_B_0_20_v.v was successful.
# Compile of M_TWIDLE_7_B_0_25_v.v was successful.
# Compile of M_TWIDLE_8_B_0_5_v.v was successful.
# Compile of M_TWIDLE_8_B_0_10_v.v was successful.
# Compile of M_TWIDLE_8_B_0_15_v.v was successful.
# Compile of M_TWIDLE_8_B_0_20_v.v was successful.
# Compile of M_TWIDLE_8_B_0_25_v.v was successful.
# Compile of M_TWIDLE_9_B_0_5_v.v was successful.
# Compile of M_TWIDLE_9_B_0_10_v.v was successful.
# Compile of M_TWIDLE_9_B_0_15_v.v was successful.
# Compile of M_TWIDLE_9_B_0_20_v.v was successful.
# Compile of M_TWIDLE_9_B_0_25_v.v was successful.
# Compile of M_TWIDLE_10_B_0_5_v.v was successful.
# Compile of M_TWIDLE_10_B_0_10_v.v was successful.
# Compile of M_TWIDLE_10_B_0_15_v.v was successful.
# Compile of M_TWIDLE_10_B_0_20_v.v was successful.
# Compile of M_TWIDLE_10_B_0_25_v.v was successful.
# Compile of M_TWIDLE_11_B_0_5_v.v was successful.
# Compile of M_TWIDLE_11_B_0_10_v.v was successful.
# Compile of M_TWIDLE_11_B_0_15_v.v was successful.
# Compile of M_TWIDLE_11_B_0_20_v.v was successful.
# Compile of M_TWIDLE_11_B_0_25_v.v was successful.
# Compile of M_TWIDLE_12_B_0_5_v.v was successful.
# Compile of M_TWIDLE_12_B_0_10_v.v was successful.
# Compile of M_TWIDLE_12_B_0_15_v.v was successful.
# Compile of M_TWIDLE_12_B_0_25_v.v was successful.
# Compile of M_TWIDLE_13_B_0_5_v.v was successful.
# Compile of M_TWIDLE_13_B_0_10_v.v was successful.
# Compile of M_TWIDLE_13_B_0_15_v.v was successful.
# Compile of M_TWIDLE_13_B_0_20_v.v was successful.
# Compile of M_TWIDLE_13_B_0_25_v.v was successful.
# Compile of M_TWIDLE_14_B_0_5_v.v was successful.
# Compile of M_TWIDLE_14_B_0_10_v.v was successful.
# Compile of M_TWIDLE_14_B_0_15_v.v was successful.
# Compile of M_TWIDLE_14_B_0_20_v.v was successful.
# Compile of M_TWIDLE_14_B_0_25_v.v was successful.
# Compile of M_TWIDLE_15_B_0_5_v.v was successful.
# Compile of M_TWIDLE_15_B_0_10_v.v was successful.
# Compile of M_TWIDLE_15_B_0_15_v.v was successful.
# Compile of M_TWIDLE_15_B_0_20_v.v was successful.
# Compile of M_TWIDLE_15_B_0_25_v.v was successful.
# Compile of M_TWIDLE_16_B_0_5_v.v was successful.
# Compile of M_TWIDLE_16_B_0_10_v.v was successful.
# Compile of M_TWIDLE_16_B_0_15_v.v was successful.
# Compile of M_TWIDLE_16_B_0_20_v.v was successful.
# Compile of M_TWIDLE_16_B_0_25_v.v was successful.
# Compile of MODIFY_FFT.v was successful.
# Compile of MODIFY_RADIX2.v failed with 2 errors.
# Compile of modifying_adder.v was successful.
# Compile of multiplexor.v was successful.
# Compile of multiply.v was successful.
# Compile of new_adress_genarator.v was successful.
# Compile of out_addres_generator.v was successful.
# Compile of PROCESS_O_DATA.v was successful.
# Compile of RADIX.v was successful.
# Compile of RADIX2.v failed with 1 errors.
# Compile of RAM.v was successful.
# Compile of seg7_data.v was successful.
# Compile of seg7_data2.v was successful.
# Compile of shift_register.v was successful.
# Compile of shift_register_with_valid.v was successful.
# Compile of signed_shift_register.v was successful.
# Compile of sub_M_RADIX2.v failed with 1 errors.
# Compile of top_module.v was successful.
# Compile of tw_factor_generator.v was successful.
# Compile of TWIDLE_6_bit.v was successful.
# Compile of TWIDLE_7_bit.v was successful.
# Compile of TWIDLE_8_bit.v was successful.
# Compile of TWIDLE_9_bit.v was successful.
# Compile of TWIDLE_10_bit.v was successful.
# Compile of TWIDLE_11_bit.v was successful.
# Compile of TWIDLE_12_bit.v was successful.
# Compile of TWIDLE_13_bit.v was successful.
# Compile of TWIDLE_14_bit.v was successful.
# Compile of TWIDLE_14_bit_final_STAGE_1.v failed with 2 errors.
# Compile of TWIDLE_14_bit_final_STAGE_2.v failed with 2 errors.
# Compile of TWIDLE_15_bit.v was successful.
# Compile of TWIDLE_16_bit.v was successful.
# Compile of uart_rx.v was successful.
# Compile of uart_tx.v was successful.
# Compile of uart_vd.v was successful.
# Compile of uart_vd_tb.v was successful.
# 104 compiles, 6 failed with 10 errors.
# Compile of INVERT.v failed with 2 errors.
# Compile of MODIFY_FFT.v was successful.
# Compile of MODIFY_RADIX2.v failed with 2 errors.
# Compile of RADIX2.v failed with 1 errors.
# Compile of sub_M_RADIX2.v failed with 1 errors.
# Compile of TWIDLE_14_bit_final_STAGE_1.v was successful.
# Compile of TWIDLE_14_bit_final_STAGE_2.v failed with 1 errors.
# 7 compiles, 5 failed with 7 errors.
# Compile of INVERT.v was successful.
# Compile of MODIFY_RADIX2.v failed with 2 errors.
# Compile of RADIX2.v failed with 1 errors.
# Compile of sub_M_RADIX2.v failed with 1 errors.
# Compile of TWIDLE_14_bit_final_STAGE_2.v failed with 1 errors.
# 5 compiles, 4 failed with 5 errors.
# Compile of MODIFY_RADIX2.v failed with 1 errors.
# Compile of RADIX2.v failed with 1 errors.
# Compile of sub_M_RADIX2.v failed with 1 errors.
# Compile of TWIDLE_14_bit_final_STAGE_2.v failed with 1 errors.
# 4 compiles, 4 failed with 4 errors.
# Compile of MODIFY_RADIX2.v failed with 10 errors.
# Compile of RADIX2.v failed with 1 errors.
# Compile of sub_M_RADIX2.v failed with 1 errors.
# Compile of TWIDLE_14_bit_final_STAGE_2.v failed with 1 errors.
# 4 compiles, 4 failed with 13 errors.
# Compile of MODIFY_RADIX2.v was successful.
# Compile of RADIX2.v failed with 1 errors.
# Compile of sub_M_RADIX2.v failed with 1 errors.
# Compile of TWIDLE_14_bit_final_STAGE_2.v failed with 1 errors.
# 4 compiles, 3 failed with 3 errors.
# Compile of RADIX2.v failed with 1 errors.
# Compile of sub_M_RADIX2.v failed with 1 errors.
# Compile of TWIDLE_14_bit_final_STAGE_2.v failed with 1 errors.
# 3 compiles, 3 failed with 3 errors.
# Compile of RADIX2.v failed with 2 errors.
# Compile of sub_M_RADIX2.v failed with 1 errors.
# Compile of TWIDLE_14_bit_final_STAGE_2.v failed with 1 errors.
# 3 compiles, 3 failed with 4 errors.
# Compile of RADIX2.v failed with 1 errors.
# Compile of sub_M_RADIX2.v failed with 1 errors.
# Compile of TWIDLE_14_bit_final_STAGE_2.v failed with 1 errors.
# 3 compiles, 3 failed with 3 errors.
# Compile of RADIX2.v was successful.
# Compile of sub_M_RADIX2.v failed with 1 errors.
# Compile of TWIDLE_14_bit_final_STAGE_2.v failed with 1 errors.
# 3 compiles, 2 failed with 2 errors.
# Compile of sub_M_RADIX2.v failed with 8 errors.
# Compile of TWIDLE_14_bit_final_STAGE_2.v failed with 1 errors.
# 2 compiles, 2 failed with 9 errors.
# Compile of sub_M_RADIX2.v was successful.
# Compile of TWIDLE_14_bit_final_STAGE_2.v failed with 1 errors.
# 2 compiles, 1 failed with 1 error.
# Compile of TWIDLE_14_bit_final_STAGE_2.v was successful.
vsim -gui work.uart_vd_tb
# vsim -gui work.uart_vd_tb 
# Start time: 14:50:08 on Apr 10,2025
# Loading work.uart_vd_tb
# Loading work.top_module
# Loading work.uart_rx
# Loading work.INVERT_ADDR
# Loading work.PROCESS_O_DATA
# Loading work.uart_tx
# Loading work.uart_vd
# Loading work.MODIFY_FFT
# Loading work.MODIFY_CONTROL
# Loading work.shift_register
# Loading work.new_adress_genarator
# Loading work.out_addres_generator
# Loading work.INVERT
# Loading work.RAM
# Loading work.TWIDLE_14_bit
# Loading work.TWIDLE_14_bit_final_STAGE_1
# Loading work.TWIDLE_14_bit_final_STAGE_2
# Loading work.demultiplexor
# Loading work.MODIFY_RADIX2
# Loading work.sub_M_RADIX2
# Loading work.RADIX2
# Loading work.multiplexor
# ** Warning: (vsim-3017) D:/Digital chipset design/FFT_Sequence_frequency_decimation/uart_vd_tb.v(15): [TFMPC] - Too few port connections. Expected 8, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /uart_vd_tb/TOP_MODULE File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/top_module.v
# ** Warning: (vsim-3722) D:/Digital chipset design/FFT_Sequence_frequency_decimation/uart_vd_tb.v(15): [TFMPC] - Missing connection for port 'key'.
# ** Warning: (vsim-3722) D:/Digital chipset design/FFT_Sequence_frequency_decimation/uart_vd_tb.v(15): [TFMPC] - Missing connection for port 'dig'.
# ** Warning: (vsim-3722) D:/Digital chipset design/FFT_Sequence_frequency_decimation/uart_vd_tb.v(15): [TFMPC] - Missing connection for port 'led'.
# ** Warning: (vsim-3722) D:/Digital chipset design/FFT_Sequence_frequency_decimation/uart_vd_tb.v(15): [TFMPC] - Missing connection for port 'seg'.
# Compile of top_module.v was successful.
restart
# Loading work.top_module
# ** Warning: (vsim-3017) D:/Digital chipset design/FFT_Sequence_frequency_decimation/uart_vd_tb.v(15): [TFMPC] - Too few port connections. Expected 8, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /uart_vd_tb/TOP_MODULE File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/top_module.v
# ** Warning: (vsim-3722) D:/Digital chipset design/FFT_Sequence_frequency_decimation/uart_vd_tb.v(15): [TFMPC] - Missing connection for port 'key'.
# ** Warning: (vsim-3722) D:/Digital chipset design/FFT_Sequence_frequency_decimation/uart_vd_tb.v(15): [TFMPC] - Missing connection for port 'dig'.
# ** Warning: (vsim-3722) D:/Digital chipset design/FFT_Sequence_frequency_decimation/uart_vd_tb.v(15): [TFMPC] - Missing connection for port 'led'.
# ** Warning: (vsim-3722) D:/Digital chipset design/FFT_Sequence_frequency_decimation/uart_vd_tb.v(15): [TFMPC] - Missing connection for port 'seg'.
add wave -position insertpoint  \
sim:/uart_vd_tb/TOP_MODULE/genblk1/MODIFY_FFT/ram_data_store/mem_Re \
sim:/uart_vd_tb/TOP_MODULE/genblk1/MODIFY_FFT/ram_data_store/mem_Im
run
add wave -position insertpoint  \
sim:/uart_vd_tb/TOP_MODULE/genblk1/MODIFY_FFT/control_unit/rd_ptr \
sim:/uart_vd_tb/TOP_MODULE/genblk1/MODIFY_FFT/control_unit/rd_ptr_angle \
sim:/uart_vd_tb/TOP_MODULE/genblk1/MODIFY_FFT/control_unit/en_rd
restart
# ** Warning: (vsim-3017) D:/Digital chipset design/FFT_Sequence_frequency_decimation/uart_vd_tb.v(15): [TFMPC] - Too few port connections. Expected 8, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /uart_vd_tb/TOP_MODULE File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/top_module.v
# ** Warning: (vsim-3722) D:/Digital chipset design/FFT_Sequence_frequency_decimation/uart_vd_tb.v(15): [TFMPC] - Missing connection for port 'key'.
# ** Warning: (vsim-3722) D:/Digital chipset design/FFT_Sequence_frequency_decimation/uart_vd_tb.v(15): [TFMPC] - Missing connection for port 'dig'.
# ** Warning: (vsim-3722) D:/Digital chipset design/FFT_Sequence_frequency_decimation/uart_vd_tb.v(15): [TFMPC] - Missing connection for port 'led'.
# ** Warning: (vsim-3722) D:/Digital chipset design/FFT_Sequence_frequency_decimation/uart_vd_tb.v(15): [TFMPC] - Missing connection for port 'seg'.
run
# Compile of INVERT.v was successful.
restart
# Loading work.INVERT
# ** Warning: (vsim-3017) D:/Digital chipset design/FFT_Sequence_frequency_decimation/uart_vd_tb.v(15): [TFMPC] - Too few port connections. Expected 8, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /uart_vd_tb/TOP_MODULE File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/top_module.v
# ** Warning: (vsim-3722) D:/Digital chipset design/FFT_Sequence_frequency_decimation/uart_vd_tb.v(15): [TFMPC] - Missing connection for port 'key'.
# ** Warning: (vsim-3722) D:/Digital chipset design/FFT_Sequence_frequency_decimation/uart_vd_tb.v(15): [TFMPC] - Missing connection for port 'dig'.
# ** Warning: (vsim-3722) D:/Digital chipset design/FFT_Sequence_frequency_decimation/uart_vd_tb.v(15): [TFMPC] - Missing connection for port 'led'.
# ** Warning: (vsim-3722) D:/Digital chipset design/FFT_Sequence_frequency_decimation/uart_vd_tb.v(15): [TFMPC] - Missing connection for port 'seg'.
run
add wave -position insertpoint  \
sim:/uart_vd_tb/TOP_MODULE/genblk1/MODIFY_FFT/control_unit/new_adress_genarator_inst/rd_ptr_1 \
sim:/uart_vd_tb/TOP_MODULE/genblk1/MODIFY_FFT/control_unit/new_adress_genarator_inst/rd_ptr_2
restart
# ** Warning: (vsim-3017) D:/Digital chipset design/FFT_Sequence_frequency_decimation/uart_vd_tb.v(15): [TFMPC] - Too few port connections. Expected 8, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /uart_vd_tb/TOP_MODULE File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/top_module.v
# ** Warning: (vsim-3722) D:/Digital chipset design/FFT_Sequence_frequency_decimation/uart_vd_tb.v(15): [TFMPC] - Missing connection for port 'key'.
# ** Warning: (vsim-3722) D:/Digital chipset design/FFT_Sequence_frequency_decimation/uart_vd_tb.v(15): [TFMPC] - Missing connection for port 'dig'.
# ** Warning: (vsim-3722) D:/Digital chipset design/FFT_Sequence_frequency_decimation/uart_vd_tb.v(15): [TFMPC] - Missing connection for port 'led'.
# ** Warning: (vsim-3722) D:/Digital chipset design/FFT_Sequence_frequency_decimation/uart_vd_tb.v(15): [TFMPC] - Missing connection for port 'seg'.
run
add wave -position insertpoint  \
sim:/uart_vd_tb/TOP_MODULE/genblk1/MODIFY_FFT/control_unit/new_adress_genarator_inst/stage_FFT
restart
# ** Warning: (vsim-3017) D:/Digital chipset design/FFT_Sequence_frequency_decimation/uart_vd_tb.v(15): [TFMPC] - Too few port connections. Expected 8, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /uart_vd_tb/TOP_MODULE File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/top_module.v
# ** Warning: (vsim-3722) D:/Digital chipset design/FFT_Sequence_frequency_decimation/uart_vd_tb.v(15): [TFMPC] - Missing connection for port 'key'.
# ** Warning: (vsim-3722) D:/Digital chipset design/FFT_Sequence_frequency_decimation/uart_vd_tb.v(15): [TFMPC] - Missing connection for port 'dig'.
# ** Warning: (vsim-3722) D:/Digital chipset design/FFT_Sequence_frequency_decimation/uart_vd_tb.v(15): [TFMPC] - Missing connection for port 'led'.
# ** Warning: (vsim-3722) D:/Digital chipset design/FFT_Sequence_frequency_decimation/uart_vd_tb.v(15): [TFMPC] - Missing connection for port 'seg'.
run
add wave -position insertpoint  \
sim:/uart_vd_tb/TOP_MODULE/genblk1/MODIFY_FFT/control_unit/new_adress_genarator_inst/k \
sim:/uart_vd_tb/TOP_MODULE/genblk1/MODIFY_FFT/control_unit/new_adress_genarator_inst/i \
sim:/uart_vd_tb/TOP_MODULE/genblk1/MODIFY_FFT/control_unit/new_adress_genarator_inst/b
restart
# ** Warning: (vsim-3017) D:/Digital chipset design/FFT_Sequence_frequency_decimation/uart_vd_tb.v(15): [TFMPC] - Too few port connections. Expected 8, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /uart_vd_tb/TOP_MODULE File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/top_module.v
# ** Warning: (vsim-3722) D:/Digital chipset design/FFT_Sequence_frequency_decimation/uart_vd_tb.v(15): [TFMPC] - Missing connection for port 'key'.
# ** Warning: (vsim-3722) D:/Digital chipset design/FFT_Sequence_frequency_decimation/uart_vd_tb.v(15): [TFMPC] - Missing connection for port 'dig'.
# ** Warning: (vsim-3722) D:/Digital chipset design/FFT_Sequence_frequency_decimation/uart_vd_tb.v(15): [TFMPC] - Missing connection for port 'led'.
# ** Warning: (vsim-3722) D:/Digital chipset design/FFT_Sequence_frequency_decimation/uart_vd_tb.v(15): [TFMPC] - Missing connection for port 'seg'.
run
add wave -position insertpoint  \
sim:/uart_vd_tb/TOP_MODULE/genblk1/MODIFY_FFT/control_unit/new_adress_genarator_inst/SIZE
restart
# ** Warning: (vsim-3017) D:/Digital chipset design/FFT_Sequence_frequency_decimation/uart_vd_tb.v(15): [TFMPC] - Too few port connections. Expected 8, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /uart_vd_tb/TOP_MODULE File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/top_module.v
# ** Warning: (vsim-3722) D:/Digital chipset design/FFT_Sequence_frequency_decimation/uart_vd_tb.v(15): [TFMPC] - Missing connection for port 'key'.
# ** Warning: (vsim-3722) D:/Digital chipset design/FFT_Sequence_frequency_decimation/uart_vd_tb.v(15): [TFMPC] - Missing connection for port 'dig'.
# ** Warning: (vsim-3722) D:/Digital chipset design/FFT_Sequence_frequency_decimation/uart_vd_tb.v(15): [TFMPC] - Missing connection for port 'led'.
# ** Warning: (vsim-3722) D:/Digital chipset design/FFT_Sequence_frequency_decimation/uart_vd_tb.v(15): [TFMPC] - Missing connection for port 'seg'.
run
add wave -position insertpoint  \
sim:/uart_vd_tb/TOP_MODULE/genblk1/MODIFY_FFT/control_unit/new_adress_genarator_inst/element_number
# Compile of new_adress_genarator.v was successful.
restart
# Loading work.new_adress_genarator
# ** Warning: (vsim-3017) D:/Digital chipset design/FFT_Sequence_frequency_decimation/uart_vd_tb.v(15): [TFMPC] - Too few port connections. Expected 8, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /uart_vd_tb/TOP_MODULE File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/top_module.v
# ** Warning: (vsim-3722) D:/Digital chipset design/FFT_Sequence_frequency_decimation/uart_vd_tb.v(15): [TFMPC] - Missing connection for port 'key'.
# ** Warning: (vsim-3722) D:/Digital chipset design/FFT_Sequence_frequency_decimation/uart_vd_tb.v(15): [TFMPC] - Missing connection for port 'dig'.
# ** Warning: (vsim-3722) D:/Digital chipset design/FFT_Sequence_frequency_decimation/uart_vd_tb.v(15): [TFMPC] - Missing connection for port 'led'.
# ** Warning: (vsim-3722) D:/Digital chipset design/FFT_Sequence_frequency_decimation/uart_vd_tb.v(15): [TFMPC] - Missing connection for port 'seg'.
run
# Compile of uart_vd_tb.v was successful.
restart
# Loading work.uart_vd_tb
# ** Warning: (vsim-3017) D:/Digital chipset design/FFT_Sequence_frequency_decimation/uart_vd_tb.v(15): [TFMPC] - Too few port connections. Expected 8, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /uart_vd_tb/TOP_MODULE File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/top_module.v
# ** Warning: (vsim-3722) D:/Digital chipset design/FFT_Sequence_frequency_decimation/uart_vd_tb.v(15): [TFMPC] - Missing connection for port 'key'.
# ** Warning: (vsim-3722) D:/Digital chipset design/FFT_Sequence_frequency_decimation/uart_vd_tb.v(15): [TFMPC] - Missing connection for port 'dig'.
# ** Warning: (vsim-3722) D:/Digital chipset design/FFT_Sequence_frequency_decimation/uart_vd_tb.v(15): [TFMPC] - Missing connection for port 'led'.
# ** Warning: (vsim-3722) D:/Digital chipset design/FFT_Sequence_frequency_decimation/uart_vd_tb.v(15): [TFMPC] - Missing connection for port 'seg'.
run
# Compile of uart_vd_tb.v was successful.
restart
# Loading work.uart_vd_tb
# ** Warning: (vsim-3017) D:/Digital chipset design/FFT_Sequence_frequency_decimation/uart_vd_tb.v(15): [TFMPC] - Too few port connections. Expected 8, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /uart_vd_tb/TOP_MODULE File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/top_module.v
# ** Warning: (vsim-3722) D:/Digital chipset design/FFT_Sequence_frequency_decimation/uart_vd_tb.v(15): [TFMPC] - Missing connection for port 'key'.
# ** Warning: (vsim-3722) D:/Digital chipset design/FFT_Sequence_frequency_decimation/uart_vd_tb.v(15): [TFMPC] - Missing connection for port 'dig'.
# ** Warning: (vsim-3722) D:/Digital chipset design/FFT_Sequence_frequency_decimation/uart_vd_tb.v(15): [TFMPC] - Missing connection for port 'led'.
# ** Warning: (vsim-3722) D:/Digital chipset design/FFT_Sequence_frequency_decimation/uart_vd_tb.v(15): [TFMPC] - Missing connection for port 'seg'.
run
add wave -position insertpoint  \
sim:/uart_vd_tb/TOP_MODULE/genblk1/MODIFY_FFT/control_unit/new_adress_genarator_inst/rd_ptr \
sim:/uart_vd_tb/TOP_MODULE/genblk1/MODIFY_FFT/control_unit/new_adress_genarator_inst/rd_ptr_angle
restart
# ** Warning: (vsim-3017) D:/Digital chipset design/FFT_Sequence_frequency_decimation/uart_vd_tb.v(15): [TFMPC] - Too few port connections. Expected 8, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /uart_vd_tb/TOP_MODULE File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/top_module.v
# ** Warning: (vsim-3722) D:/Digital chipset design/FFT_Sequence_frequency_decimation/uart_vd_tb.v(15): [TFMPC] - Missing connection for port 'key'.
# ** Warning: (vsim-3722) D:/Digital chipset design/FFT_Sequence_frequency_decimation/uart_vd_tb.v(15): [TFMPC] - Missing connection for port 'dig'.
# ** Warning: (vsim-3722) D:/Digital chipset design/FFT_Sequence_frequency_decimation/uart_vd_tb.v(15): [TFMPC] - Missing connection for port 'led'.
# ** Warning: (vsim-3722) D:/Digital chipset design/FFT_Sequence_frequency_decimation/uart_vd_tb.v(15): [TFMPC] - Missing connection for port 'seg'.
run
add wave -position insertpoint  \
sim:/uart_vd_tb/clk
restart
# ** Warning: (vsim-3017) D:/Digital chipset design/FFT_Sequence_frequency_decimation/uart_vd_tb.v(15): [TFMPC] - Too few port connections. Expected 8, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /uart_vd_tb/TOP_MODULE File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/top_module.v
# ** Warning: (vsim-3722) D:/Digital chipset design/FFT_Sequence_frequency_decimation/uart_vd_tb.v(15): [TFMPC] - Missing connection for port 'key'.
# ** Warning: (vsim-3722) D:/Digital chipset design/FFT_Sequence_frequency_decimation/uart_vd_tb.v(15): [TFMPC] - Missing connection for port 'dig'.
# ** Warning: (vsim-3722) D:/Digital chipset design/FFT_Sequence_frequency_decimation/uart_vd_tb.v(15): [TFMPC] - Missing connection for port 'led'.
# ** Warning: (vsim-3722) D:/Digital chipset design/FFT_Sequence_frequency_decimation/uart_vd_tb.v(15): [TFMPC] - Missing connection for port 'seg'.
run
# Compile of CONTROL2.v was successful with warnings.
# Compile of MODIFY_FFT.v was successful.
# Compile of new_adress_genarator.v was successful.
# 3 compiles, 0 failed with no errors.
restart
# Loading work.MODIFY_FFT
# Loading work.MODIFY_CONTROL
# Loading work.new_adress_genarator
# ** Warning: (vsim-3017) D:/Digital chipset design/FFT_Sequence_frequency_decimation/uart_vd_tb.v(15): [TFMPC] - Too few port connections. Expected 8, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /uart_vd_tb/TOP_MODULE File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/top_module.v
# ** Warning: (vsim-3722) D:/Digital chipset design/FFT_Sequence_frequency_decimation/uart_vd_tb.v(15): [TFMPC] - Missing connection for port 'key'.
# ** Warning: (vsim-3722) D:/Digital chipset design/FFT_Sequence_frequency_decimation/uart_vd_tb.v(15): [TFMPC] - Missing connection for port 'dig'.
# ** Warning: (vsim-3722) D:/Digital chipset design/FFT_Sequence_frequency_decimation/uart_vd_tb.v(15): [TFMPC] - Missing connection for port 'led'.
# ** Warning: (vsim-3722) D:/Digital chipset design/FFT_Sequence_frequency_decimation/uart_vd_tb.v(15): [TFMPC] - Missing connection for port 'seg'.
# ** Warning: (vsim-3015) D:/Digital chipset design/FFT_Sequence_frequency_decimation/MODIFY_FFT.v(52): [PCDPC] - Port size (11) does not match connection size (1) for port 'rd_ptr_angle_final'. The port definition is at: D:/Digital chipset design/FFT_Sequence_frequency_decimation/CONTROL2.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /uart_vd_tb/TOP_MODULE/genblk1/MODIFY_FFT/control_unit File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/CONTROL2.v
# ** Warning: (vsim-3015) D:/Digital chipset design/FFT_Sequence_frequency_decimation/MODIFY_FFT.v(119): [PCDPC] - Port size (11) does not match connection size (1) for port 'rd_ptr_angle'. The port definition is at: D:/Digital chipset design/FFT_Sequence_frequency_decimation/TWIDLE_14_bit_final_STAGE_1.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /uart_vd_tb/TOP_MODULE/genblk1/MODIFY_FFT/TWIDLE_14_bit_final_STAGE_1 File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/TWIDLE_14_bit_final_STAGE_1.v
# ** Warning: (vsim-3015) D:/Digital chipset design/FFT_Sequence_frequency_decimation/MODIFY_FFT.v(129): [PCDPC] - Port size (11) does not match connection size (1) for port 'rd_ptr_angle'. The port definition is at: D:/Digital chipset design/FFT_Sequence_frequency_decimation/TWIDLE_14_bit_final_STAGE_2.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /uart_vd_tb/TOP_MODULE/genblk1/MODIFY_FFT/TWIDLE_14_bit_final_STAGE_2 File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/TWIDLE_14_bit_final_STAGE_2.v
# Compile of MODIFY_FFT.v was successful.
restart
# Loading work.MODIFY_FFT
# ** Warning: (vsim-3017) D:/Digital chipset design/FFT_Sequence_frequency_decimation/uart_vd_tb.v(15): [TFMPC] - Too few port connections. Expected 8, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /uart_vd_tb/TOP_MODULE File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/top_module.v
# ** Warning: (vsim-3722) D:/Digital chipset design/FFT_Sequence_frequency_decimation/uart_vd_tb.v(15): [TFMPC] - Missing connection for port 'key'.
# ** Warning: (vsim-3722) D:/Digital chipset design/FFT_Sequence_frequency_decimation/uart_vd_tb.v(15): [TFMPC] - Missing connection for port 'dig'.
# ** Warning: (vsim-3722) D:/Digital chipset design/FFT_Sequence_frequency_decimation/uart_vd_tb.v(15): [TFMPC] - Missing connection for port 'led'.
# ** Warning: (vsim-3722) D:/Digital chipset design/FFT_Sequence_frequency_decimation/uart_vd_tb.v(15): [TFMPC] - Missing connection for port 'seg'.
# ** Warning: (vsim-3015) D:/Digital chipset design/FFT_Sequence_frequency_decimation/MODIFY_FFT.v(53): [PCDPC] - Port size (11) does not match connection size (1) for port 'rd_ptr_angle_final'. The port definition is at: D:/Digital chipset design/FFT_Sequence_frequency_decimation/CONTROL2.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /uart_vd_tb/TOP_MODULE/genblk1/MODIFY_FFT/control_unit File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/CONTROL2.v
# ** Warning: (vsim-3015) D:/Digital chipset design/FFT_Sequence_frequency_decimation/MODIFY_FFT.v(120): [PCDPC] - Port size (11) does not match connection size (1) for port 'rd_ptr_angle'. The port definition is at: D:/Digital chipset design/FFT_Sequence_frequency_decimation/TWIDLE_14_bit_final_STAGE_1.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /uart_vd_tb/TOP_MODULE/genblk1/MODIFY_FFT/TWIDLE_14_bit_final_STAGE_1 File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/TWIDLE_14_bit_final_STAGE_1.v
# ** Warning: (vsim-3015) D:/Digital chipset design/FFT_Sequence_frequency_decimation/MODIFY_FFT.v(130): [PCDPC] - Port size (11) does not match connection size (1) for port 'rd_ptr_angle'. The port definition is at: D:/Digital chipset design/FFT_Sequence_frequency_decimation/TWIDLE_14_bit_final_STAGE_2.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /uart_vd_tb/TOP_MODULE/genblk1/MODIFY_FFT/TWIDLE_14_bit_final_STAGE_2 File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/TWIDLE_14_bit_final_STAGE_2.v
# Compile of MODIFY_FFT.v failed with 1 errors.
restart
# ** Warning: (vsim-3017) D:/Digital chipset design/FFT_Sequence_frequency_decimation/uart_vd_tb.v(15): [TFMPC] - Too few port connections. Expected 8, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /uart_vd_tb/TOP_MODULE File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/top_module.v
# ** Warning: (vsim-3722) D:/Digital chipset design/FFT_Sequence_frequency_decimation/uart_vd_tb.v(15): [TFMPC] - Missing connection for port 'key'.
# ** Warning: (vsim-3722) D:/Digital chipset design/FFT_Sequence_frequency_decimation/uart_vd_tb.v(15): [TFMPC] - Missing connection for port 'dig'.
# ** Warning: (vsim-3722) D:/Digital chipset design/FFT_Sequence_frequency_decimation/uart_vd_tb.v(15): [TFMPC] - Missing connection for port 'led'.
# ** Warning: (vsim-3722) D:/Digital chipset design/FFT_Sequence_frequency_decimation/uart_vd_tb.v(15): [TFMPC] - Missing connection for port 'seg'.
# ** Warning: (vsim-3015) D:/Digital chipset design/FFT_Sequence_frequency_decimation/MODIFY_FFT.v(53): [PCDPC] - Port size (11) does not match connection size (1) for port 'rd_ptr_angle_final'. The port definition is at: D:/Digital chipset design/FFT_Sequence_frequency_decimation/CONTROL2.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /uart_vd_tb/TOP_MODULE/genblk1/MODIFY_FFT/control_unit File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/CONTROL2.v
# ** Warning: (vsim-3015) D:/Digital chipset design/FFT_Sequence_frequency_decimation/MODIFY_FFT.v(120): [PCDPC] - Port size (11) does not match connection size (1) for port 'rd_ptr_angle'. The port definition is at: D:/Digital chipset design/FFT_Sequence_frequency_decimation/TWIDLE_14_bit_final_STAGE_1.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /uart_vd_tb/TOP_MODULE/genblk1/MODIFY_FFT/TWIDLE_14_bit_final_STAGE_1 File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/TWIDLE_14_bit_final_STAGE_1.v
# ** Warning: (vsim-3015) D:/Digital chipset design/FFT_Sequence_frequency_decimation/MODIFY_FFT.v(130): [PCDPC] - Port size (11) does not match connection size (1) for port 'rd_ptr_angle'. The port definition is at: D:/Digital chipset design/FFT_Sequence_frequency_decimation/TWIDLE_14_bit_final_STAGE_2.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /uart_vd_tb/TOP_MODULE/genblk1/MODIFY_FFT/TWIDLE_14_bit_final_STAGE_2 File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/TWIDLE_14_bit_final_STAGE_2.v
# Compile of MODIFY_FFT.v failed with 2 errors.
restart
# Loading work.MODIFY_FFT
# ** Warning: (vsim-3017) D:/Digital chipset design/FFT_Sequence_frequency_decimation/uart_vd_tb.v(15): [TFMPC] - Too few port connections. Expected 8, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /uart_vd_tb/TOP_MODULE File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/top_module.v
# ** Warning: (vsim-3722) D:/Digital chipset design/FFT_Sequence_frequency_decimation/uart_vd_tb.v(15): [TFMPC] - Missing connection for port 'key'.
# ** Warning: (vsim-3722) D:/Digital chipset design/FFT_Sequence_frequency_decimation/uart_vd_tb.v(15): [TFMPC] - Missing connection for port 'dig'.
# ** Warning: (vsim-3722) D:/Digital chipset design/FFT_Sequence_frequency_decimation/uart_vd_tb.v(15): [TFMPC] - Missing connection for port 'led'.
# ** Warning: (vsim-3722) D:/Digital chipset design/FFT_Sequence_frequency_decimation/uart_vd_tb.v(15): [TFMPC] - Missing connection for port 'seg'.
run
add wave -position insertpoint  \
sim:/uart_vd_tb/TOP_MODULE/genblk1/MODIFY_FFT/control_unit/new_adress_genarator_inst/rd_ptr_angle_final
restart
# ** Warning: (vsim-3017) D:/Digital chipset design/FFT_Sequence_frequency_decimation/uart_vd_tb.v(15): [TFMPC] - Too few port connections. Expected 8, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /uart_vd_tb/TOP_MODULE File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/top_module.v
# ** Warning: (vsim-3722) D:/Digital chipset design/FFT_Sequence_frequency_decimation/uart_vd_tb.v(15): [TFMPC] - Missing connection for port 'key'.
# ** Warning: (vsim-3722) D:/Digital chipset design/FFT_Sequence_frequency_decimation/uart_vd_tb.v(15): [TFMPC] - Missing connection for port 'dig'.
# ** Warning: (vsim-3722) D:/Digital chipset design/FFT_Sequence_frequency_decimation/uart_vd_tb.v(15): [TFMPC] - Missing connection for port 'led'.
# ** Warning: (vsim-3722) D:/Digital chipset design/FFT_Sequence_frequency_decimation/uart_vd_tb.v(15): [TFMPC] - Missing connection for port 'seg'.
run
# Compile of MODIFY_FFT.v was successful.
# Compile of new_adress_genarator.v was successful.
# 2 compiles, 0 failed with no errors.
restart
# Loading work.MODIFY_FFT
# Loading work.new_adress_genarator
# ** Warning: (vsim-3017) D:/Digital chipset design/FFT_Sequence_frequency_decimation/uart_vd_tb.v(15): [TFMPC] - Too few port connections. Expected 8, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /uart_vd_tb/TOP_MODULE File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/top_module.v
# ** Warning: (vsim-3722) D:/Digital chipset design/FFT_Sequence_frequency_decimation/uart_vd_tb.v(15): [TFMPC] - Missing connection for port 'key'.
# ** Warning: (vsim-3722) D:/Digital chipset design/FFT_Sequence_frequency_decimation/uart_vd_tb.v(15): [TFMPC] - Missing connection for port 'dig'.
# ** Warning: (vsim-3722) D:/Digital chipset design/FFT_Sequence_frequency_decimation/uart_vd_tb.v(15): [TFMPC] - Missing connection for port 'led'.
# ** Warning: (vsim-3722) D:/Digital chipset design/FFT_Sequence_frequency_decimation/uart_vd_tb.v(15): [TFMPC] - Missing connection for port 'seg'.
run
add wave -position insertpoint  \
sim:/uart_vd_tb/TOP_MODULE/genblk1/MODIFY_FFT/modify_radix2_inst/sin_data \
sim:/uart_vd_tb/TOP_MODULE/genblk1/MODIFY_FFT/modify_radix2_inst/cos_data \
sim:/uart_vd_tb/TOP_MODULE/genblk1/MODIFY_FFT/modify_radix2_inst/sin_data2 \
sim:/uart_vd_tb/TOP_MODULE/genblk1/MODIFY_FFT/modify_radix2_inst/cos_data2 \
sim:/uart_vd_tb/TOP_MODULE/genblk1/MODIFY_FFT/modify_radix2_inst/sin_data3 \
sim:/uart_vd_tb/TOP_MODULE/genblk1/MODIFY_FFT/modify_radix2_inst/cos_data3
restart
# ** Warning: (vsim-3017) D:/Digital chipset design/FFT_Sequence_frequency_decimation/uart_vd_tb.v(15): [TFMPC] - Too few port connections. Expected 8, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /uart_vd_tb/TOP_MODULE File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/top_module.v
# ** Warning: (vsim-3722) D:/Digital chipset design/FFT_Sequence_frequency_decimation/uart_vd_tb.v(15): [TFMPC] - Missing connection for port 'key'.
# ** Warning: (vsim-3722) D:/Digital chipset design/FFT_Sequence_frequency_decimation/uart_vd_tb.v(15): [TFMPC] - Missing connection for port 'dig'.
# ** Warning: (vsim-3722) D:/Digital chipset design/FFT_Sequence_frequency_decimation/uart_vd_tb.v(15): [TFMPC] - Missing connection for port 'led'.
# ** Warning: (vsim-3722) D:/Digital chipset design/FFT_Sequence_frequency_decimation/uart_vd_tb.v(15): [TFMPC] - Missing connection for port 'seg'.
run
# Compile of new_adress_genarator.v was successful.
# Compile of TWIDLE_14_bit_final_STAGE_1.v was successful.
# Compile of TWIDLE_14_bit_final_STAGE_2.v failed with 1 errors.
# 3 compiles, 1 failed with 1 error.
# Compile of TWIDLE_14_bit_final_STAGE_2.v was successful.
restart
# Loading work.new_adress_genarator
# Loading work.TWIDLE_14_bit_final_STAGE_1
# Loading work.TWIDLE_14_bit_final_STAGE_2
# ** Warning: (vsim-3017) D:/Digital chipset design/FFT_Sequence_frequency_decimation/uart_vd_tb.v(15): [TFMPC] - Too few port connections. Expected 8, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /uart_vd_tb/TOP_MODULE File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/top_module.v
# ** Warning: (vsim-3722) D:/Digital chipset design/FFT_Sequence_frequency_decimation/uart_vd_tb.v(15): [TFMPC] - Missing connection for port 'key'.
# ** Warning: (vsim-3722) D:/Digital chipset design/FFT_Sequence_frequency_decimation/uart_vd_tb.v(15): [TFMPC] - Missing connection for port 'dig'.
# ** Warning: (vsim-3722) D:/Digital chipset design/FFT_Sequence_frequency_decimation/uart_vd_tb.v(15): [TFMPC] - Missing connection for port 'led'.
# ** Warning: (vsim-3722) D:/Digital chipset design/FFT_Sequence_frequency_decimation/uart_vd_tb.v(15): [TFMPC] - Missing connection for port 'seg'.
run
add wave -position insertpoint  \
sim:/uart_vd_tb/TOP_MODULE/genblk1/MODIFY_FFT/TWIDLE_14_bit_final_STAGE_1/en_rd \
sim:/uart_vd_tb/TOP_MODULE/genblk1/MODIFY_FFT/TWIDLE_14_bit_final_STAGE_1/rd_ptr_angle \
sim:/uart_vd_tb/TOP_MODULE/genblk1/MODIFY_FFT/TWIDLE_14_bit_final_STAGE_1/cos_data \
sim:/uart_vd_tb/TOP_MODULE/genblk1/MODIFY_FFT/TWIDLE_14_bit_final_STAGE_1/sin_data
restart
# ** Warning: (vsim-3017) D:/Digital chipset design/FFT_Sequence_frequency_decimation/uart_vd_tb.v(15): [TFMPC] - Too few port connections. Expected 8, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /uart_vd_tb/TOP_MODULE File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/top_module.v
# ** Warning: (vsim-3722) D:/Digital chipset design/FFT_Sequence_frequency_decimation/uart_vd_tb.v(15): [TFMPC] - Missing connection for port 'key'.
# ** Warning: (vsim-3722) D:/Digital chipset design/FFT_Sequence_frequency_decimation/uart_vd_tb.v(15): [TFMPC] - Missing connection for port 'dig'.
# ** Warning: (vsim-3722) D:/Digital chipset design/FFT_Sequence_frequency_decimation/uart_vd_tb.v(15): [TFMPC] - Missing connection for port 'led'.
# ** Warning: (vsim-3722) D:/Digital chipset design/FFT_Sequence_frequency_decimation/uart_vd_tb.v(15): [TFMPC] - Missing connection for port 'seg'.
run
# Compile of new_adress_genarator.v was successful.
restart
# Loading work.new_adress_genarator
# ** Warning: (vsim-3017) D:/Digital chipset design/FFT_Sequence_frequency_decimation/uart_vd_tb.v(15): [TFMPC] - Too few port connections. Expected 8, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /uart_vd_tb/TOP_MODULE File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/top_module.v
# ** Warning: (vsim-3722) D:/Digital chipset design/FFT_Sequence_frequency_decimation/uart_vd_tb.v(15): [TFMPC] - Missing connection for port 'key'.
# ** Warning: (vsim-3722) D:/Digital chipset design/FFT_Sequence_frequency_decimation/uart_vd_tb.v(15): [TFMPC] - Missing connection for port 'dig'.
# ** Warning: (vsim-3722) D:/Digital chipset design/FFT_Sequence_frequency_decimation/uart_vd_tb.v(15): [TFMPC] - Missing connection for port 'led'.
# ** Warning: (vsim-3722) D:/Digital chipset design/FFT_Sequence_frequency_decimation/uart_vd_tb.v(15): [TFMPC] - Missing connection for port 'seg'.
run
add wave -position insertpoint  \
sim:/uart_vd_tb/TOP_MODULE/genblk1/MODIFY_FFT/control_unit/new_adress_genarator_inst/rd_ptr_angle_temp \
sim:/uart_vd_tb/TOP_MODULE/genblk1/MODIFY_FFT/control_unit/new_adress_genarator_inst/invert_addr
restart
# ** Warning: (vsim-3017) D:/Digital chipset design/FFT_Sequence_frequency_decimation/uart_vd_tb.v(15): [TFMPC] - Too few port connections. Expected 8, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /uart_vd_tb/TOP_MODULE File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/top_module.v
# ** Warning: (vsim-3722) D:/Digital chipset design/FFT_Sequence_frequency_decimation/uart_vd_tb.v(15): [TFMPC] - Missing connection for port 'key'.
# ** Warning: (vsim-3722) D:/Digital chipset design/FFT_Sequence_frequency_decimation/uart_vd_tb.v(15): [TFMPC] - Missing connection for port 'dig'.
# ** Warning: (vsim-3722) D:/Digital chipset design/FFT_Sequence_frequency_decimation/uart_vd_tb.v(15): [TFMPC] - Missing connection for port 'led'.
# ** Warning: (vsim-3722) D:/Digital chipset design/FFT_Sequence_frequency_decimation/uart_vd_tb.v(15): [TFMPC] - Missing connection for port 'seg'.
run
# Compile of MODIFY_FFT.v was successful.
# Compile of new_adress_genarator.v was successful.
# Compile of TWIDLE_14_bit_final_STAGE_1.v was successful.
# Compile of TWIDLE_14_bit_final_STAGE_2.v was successful.
# 4 compiles, 0 failed with no errors.
restart
# Loading work.MODIFY_FFT
# Loading work.new_adress_genarator
# Loading work.TWIDLE_14_bit_final_STAGE_1
# Loading work.TWIDLE_14_bit_final_STAGE_2
# ** Warning: (vsim-3017) D:/Digital chipset design/FFT_Sequence_frequency_decimation/uart_vd_tb.v(15): [TFMPC] - Too few port connections. Expected 8, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /uart_vd_tb/TOP_MODULE File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/top_module.v
# ** Warning: (vsim-3722) D:/Digital chipset design/FFT_Sequence_frequency_decimation/uart_vd_tb.v(15): [TFMPC] - Missing connection for port 'key'.
# ** Warning: (vsim-3722) D:/Digital chipset design/FFT_Sequence_frequency_decimation/uart_vd_tb.v(15): [TFMPC] - Missing connection for port 'dig'.
# ** Warning: (vsim-3722) D:/Digital chipset design/FFT_Sequence_frequency_decimation/uart_vd_tb.v(15): [TFMPC] - Missing connection for port 'led'.
# ** Warning: (vsim-3722) D:/Digital chipset design/FFT_Sequence_frequency_decimation/uart_vd_tb.v(15): [TFMPC] - Missing connection for port 'seg'.
# ** Warning: (vsim-3015) D:/Digital chipset design/FFT_Sequence_frequency_decimation/MODIFY_FFT.v(130): [PCDPC] - Port size (11) does not match connection size (32) for port 'rd_ptr_angle'. The port definition is at: D:/Digital chipset design/FFT_Sequence_frequency_decimation/TWIDLE_14_bit_final_STAGE_2.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /uart_vd_tb/TOP_MODULE/genblk1/MODIFY_FFT/TWIDLE_14_bit_final_STAGE_2 File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/TWIDLE_14_bit_final_STAGE_2.v
restart
# ** Warning: (vsim-3017) D:/Digital chipset design/FFT_Sequence_frequency_decimation/uart_vd_tb.v(15): [TFMPC] - Too few port connections. Expected 8, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /uart_vd_tb/TOP_MODULE File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/top_module.v
# ** Warning: (vsim-3722) D:/Digital chipset design/FFT_Sequence_frequency_decimation/uart_vd_tb.v(15): [TFMPC] - Missing connection for port 'key'.
# ** Warning: (vsim-3722) D:/Digital chipset design/FFT_Sequence_frequency_decimation/uart_vd_tb.v(15): [TFMPC] - Missing connection for port 'dig'.
# ** Warning: (vsim-3722) D:/Digital chipset design/FFT_Sequence_frequency_decimation/uart_vd_tb.v(15): [TFMPC] - Missing connection for port 'led'.
# ** Warning: (vsim-3722) D:/Digital chipset design/FFT_Sequence_frequency_decimation/uart_vd_tb.v(15): [TFMPC] - Missing connection for port 'seg'.
# ** Warning: (vsim-3015) D:/Digital chipset design/FFT_Sequence_frequency_decimation/MODIFY_FFT.v(130): [PCDPC] - Port size (11) does not match connection size (32) for port 'rd_ptr_angle'. The port definition is at: D:/Digital chipset design/FFT_Sequence_frequency_decimation/TWIDLE_14_bit_final_STAGE_2.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /uart_vd_tb/TOP_MODULE/genblk1/MODIFY_FFT/TWIDLE_14_bit_final_STAGE_2 File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/TWIDLE_14_bit_final_STAGE_2.v
run
# WARNING: No extended dataflow license exists
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Compile of new_adress_genarator.v was successful.
restart
# Loading work.new_adress_genarator
# ** Warning: (vsim-3017) D:/Digital chipset design/FFT_Sequence_frequency_decimation/uart_vd_tb.v(15): [TFMPC] - Too few port connections. Expected 8, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /uart_vd_tb/TOP_MODULE File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/top_module.v
# ** Warning: (vsim-3722) D:/Digital chipset design/FFT_Sequence_frequency_decimation/uart_vd_tb.v(15): [TFMPC] - Missing connection for port 'key'.
# ** Warning: (vsim-3722) D:/Digital chipset design/FFT_Sequence_frequency_decimation/uart_vd_tb.v(15): [TFMPC] - Missing connection for port 'dig'.
# ** Warning: (vsim-3722) D:/Digital chipset design/FFT_Sequence_frequency_decimation/uart_vd_tb.v(15): [TFMPC] - Missing connection for port 'led'.
# ** Warning: (vsim-3722) D:/Digital chipset design/FFT_Sequence_frequency_decimation/uart_vd_tb.v(15): [TFMPC] - Missing connection for port 'seg'.
# ** Warning: (vsim-3015) D:/Digital chipset design/FFT_Sequence_frequency_decimation/MODIFY_FFT.v(130): [PCDPC] - Port size (11) does not match connection size (32) for port 'rd_ptr_angle'. The port definition is at: D:/Digital chipset design/FFT_Sequence_frequency_decimation/TWIDLE_14_bit_final_STAGE_2.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /uart_vd_tb/TOP_MODULE/genblk1/MODIFY_FFT/TWIDLE_14_bit_final_STAGE_2 File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/TWIDLE_14_bit_final_STAGE_2.v
run
add wave -position insertpoint  \
sim:/uart_vd_tb/TOP_MODULE/genblk1/MODIFY_FFT/TWIDLE_14_bit_final_STAGE_2/rd_ptr_angle
restart
# ** Warning: (vsim-3017) D:/Digital chipset design/FFT_Sequence_frequency_decimation/uart_vd_tb.v(15): [TFMPC] - Too few port connections. Expected 8, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /uart_vd_tb/TOP_MODULE File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/top_module.v
# ** Warning: (vsim-3722) D:/Digital chipset design/FFT_Sequence_frequency_decimation/uart_vd_tb.v(15): [TFMPC] - Missing connection for port 'key'.
# ** Warning: (vsim-3722) D:/Digital chipset design/FFT_Sequence_frequency_decimation/uart_vd_tb.v(15): [TFMPC] - Missing connection for port 'dig'.
# ** Warning: (vsim-3722) D:/Digital chipset design/FFT_Sequence_frequency_decimation/uart_vd_tb.v(15): [TFMPC] - Missing connection for port 'led'.
# ** Warning: (vsim-3722) D:/Digital chipset design/FFT_Sequence_frequency_decimation/uart_vd_tb.v(15): [TFMPC] - Missing connection for port 'seg'.
# ** Warning: (vsim-3015) D:/Digital chipset design/FFT_Sequence_frequency_decimation/MODIFY_FFT.v(130): [PCDPC] - Port size (11) does not match connection size (32) for port 'rd_ptr_angle'. The port definition is at: D:/Digital chipset design/FFT_Sequence_frequency_decimation/TWIDLE_14_bit_final_STAGE_2.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /uart_vd_tb/TOP_MODULE/genblk1/MODIFY_FFT/TWIDLE_14_bit_final_STAGE_2 File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/TWIDLE_14_bit_final_STAGE_2.v
run
# Compile of MODIFY_FFT.v was successful.
restart
# Loading work.MODIFY_FFT
# ** Warning: (vsim-3017) D:/Digital chipset design/FFT_Sequence_frequency_decimation/uart_vd_tb.v(15): [TFMPC] - Too few port connections. Expected 8, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /uart_vd_tb/TOP_MODULE File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/top_module.v
# ** Warning: (vsim-3722) D:/Digital chipset design/FFT_Sequence_frequency_decimation/uart_vd_tb.v(15): [TFMPC] - Missing connection for port 'key'.
# ** Warning: (vsim-3722) D:/Digital chipset design/FFT_Sequence_frequency_decimation/uart_vd_tb.v(15): [TFMPC] - Missing connection for port 'dig'.
# ** Warning: (vsim-3722) D:/Digital chipset design/FFT_Sequence_frequency_decimation/uart_vd_tb.v(15): [TFMPC] - Missing connection for port 'led'.
# ** Warning: (vsim-3722) D:/Digital chipset design/FFT_Sequence_frequency_decimation/uart_vd_tb.v(15): [TFMPC] - Missing connection for port 'seg'.
# ** Warning: (vsim-3015) D:/Digital chipset design/FFT_Sequence_frequency_decimation/MODIFY_FFT.v(130): [PCDPC] - Port size (11) does not match connection size (32) for port 'rd_ptr_angle'. The port definition is at: D:/Digital chipset design/FFT_Sequence_frequency_decimation/TWIDLE_14_bit_final_STAGE_2.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /uart_vd_tb/TOP_MODULE/genblk1/MODIFY_FFT/TWIDLE_14_bit_final_STAGE_2 File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/TWIDLE_14_bit_final_STAGE_2.v
run
add wave -position insertpoint  \
sim:/uart_vd_tb/TOP_MODULE/genblk1/MODIFY_FFT/modify_radix2_inst/Re_i1 \
sim:/uart_vd_tb/TOP_MODULE/genblk1/MODIFY_FFT/modify_radix2_inst/Im_i1 \
sim:/uart_vd_tb/TOP_MODULE/genblk1/MODIFY_FFT/modify_radix2_inst/Re_i2 \
sim:/uart_vd_tb/TOP_MODULE/genblk1/MODIFY_FFT/modify_radix2_inst/Im_i2
restart
# ** Warning: (vsim-3017) D:/Digital chipset design/FFT_Sequence_frequency_decimation/uart_vd_tb.v(15): [TFMPC] - Too few port connections. Expected 8, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /uart_vd_tb/TOP_MODULE File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/top_module.v
# ** Warning: (vsim-3722) D:/Digital chipset design/FFT_Sequence_frequency_decimation/uart_vd_tb.v(15): [TFMPC] - Missing connection for port 'key'.
# ** Warning: (vsim-3722) D:/Digital chipset design/FFT_Sequence_frequency_decimation/uart_vd_tb.v(15): [TFMPC] - Missing connection for port 'dig'.
# ** Warning: (vsim-3722) D:/Digital chipset design/FFT_Sequence_frequency_decimation/uart_vd_tb.v(15): [TFMPC] - Missing connection for port 'led'.
# ** Warning: (vsim-3722) D:/Digital chipset design/FFT_Sequence_frequency_decimation/uart_vd_tb.v(15): [TFMPC] - Missing connection for port 'seg'.
# ** Warning: (vsim-3015) D:/Digital chipset design/FFT_Sequence_frequency_decimation/MODIFY_FFT.v(130): [PCDPC] - Port size (11) does not match connection size (32) for port 'rd_ptr_angle'. The port definition is at: D:/Digital chipset design/FFT_Sequence_frequency_decimation/TWIDLE_14_bit_final_STAGE_2.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /uart_vd_tb/TOP_MODULE/genblk1/MODIFY_FFT/TWIDLE_14_bit_final_STAGE_2 File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/TWIDLE_14_bit_final_STAGE_2.v
run
add wave -position insertpoint  \
sim:/uart_vd_tb/TOP_MODULE/genblk1/MODIFY_FFT/modify_radix2_inst/en_modify
restart
# ** Warning: (vsim-3017) D:/Digital chipset design/FFT_Sequence_frequency_decimation/uart_vd_tb.v(15): [TFMPC] - Too few port connections. Expected 8, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /uart_vd_tb/TOP_MODULE File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/top_module.v
# ** Warning: (vsim-3722) D:/Digital chipset design/FFT_Sequence_frequency_decimation/uart_vd_tb.v(15): [TFMPC] - Missing connection for port 'key'.
# ** Warning: (vsim-3722) D:/Digital chipset design/FFT_Sequence_frequency_decimation/uart_vd_tb.v(15): [TFMPC] - Missing connection for port 'dig'.
# ** Warning: (vsim-3722) D:/Digital chipset design/FFT_Sequence_frequency_decimation/uart_vd_tb.v(15): [TFMPC] - Missing connection for port 'led'.
# ** Warning: (vsim-3722) D:/Digital chipset design/FFT_Sequence_frequency_decimation/uart_vd_tb.v(15): [TFMPC] - Missing connection for port 'seg'.
# ** Warning: (vsim-3015) D:/Digital chipset design/FFT_Sequence_frequency_decimation/MODIFY_FFT.v(130): [PCDPC] - Port size (11) does not match connection size (32) for port 'rd_ptr_angle'. The port definition is at: D:/Digital chipset design/FFT_Sequence_frequency_decimation/TWIDLE_14_bit_final_STAGE_2.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /uart_vd_tb/TOP_MODULE/genblk1/MODIFY_FFT/TWIDLE_14_bit_final_STAGE_2 File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/TWIDLE_14_bit_final_STAGE_2.v
run
add wave -position insertpoint  \
sim:/uart_vd_tb/TOP_MODULE/genblk1/MODIFY_FFT/mux_inst/Re_i_1 \
sim:/uart_vd_tb/TOP_MODULE/genblk1/MODIFY_FFT/mux_inst/Im_i_1 \
sim:/uart_vd_tb/TOP_MODULE/genblk1/MODIFY_FFT/mux_inst/Re_i_2 \
sim:/uart_vd_tb/TOP_MODULE/genblk1/MODIFY_FFT/mux_inst/Im_i_2 \
sim:/uart_vd_tb/TOP_MODULE/genblk1/MODIFY_FFT/mux_inst/Re_o \
sim:/uart_vd_tb/TOP_MODULE/genblk1/MODIFY_FFT/mux_inst/Im_o
restart
# ** Warning: (vsim-3017) D:/Digital chipset design/FFT_Sequence_frequency_decimation/uart_vd_tb.v(15): [TFMPC] - Too few port connections. Expected 8, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /uart_vd_tb/TOP_MODULE File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/top_module.v
# ** Warning: (vsim-3722) D:/Digital chipset design/FFT_Sequence_frequency_decimation/uart_vd_tb.v(15): [TFMPC] - Missing connection for port 'key'.
# ** Warning: (vsim-3722) D:/Digital chipset design/FFT_Sequence_frequency_decimation/uart_vd_tb.v(15): [TFMPC] - Missing connection for port 'dig'.
# ** Warning: (vsim-3722) D:/Digital chipset design/FFT_Sequence_frequency_decimation/uart_vd_tb.v(15): [TFMPC] - Missing connection for port 'led'.
# ** Warning: (vsim-3722) D:/Digital chipset design/FFT_Sequence_frequency_decimation/uart_vd_tb.v(15): [TFMPC] - Missing connection for port 'seg'.
# ** Warning: (vsim-3015) D:/Digital chipset design/FFT_Sequence_frequency_decimation/MODIFY_FFT.v(130): [PCDPC] - Port size (11) does not match connection size (32) for port 'rd_ptr_angle'. The port definition is at: D:/Digital chipset design/FFT_Sequence_frequency_decimation/TWIDLE_14_bit_final_STAGE_2.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /uart_vd_tb/TOP_MODULE/genblk1/MODIFY_FFT/TWIDLE_14_bit_final_STAGE_2 File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/TWIDLE_14_bit_final_STAGE_2.v
run
add wave -position insertpoint  \
sim:/uart_vd_tb/TOP_MODULE/genblk1/MODIFY_FFT/ram_data_store/rd_ptr \
sim:/uart_vd_tb/TOP_MODULE/genblk1/MODIFY_FFT/ram_data_store/en_rd
restart
# ** Warning: (vsim-3017) D:/Digital chipset design/FFT_Sequence_frequency_decimation/uart_vd_tb.v(15): [TFMPC] - Too few port connections. Expected 8, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /uart_vd_tb/TOP_MODULE File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/top_module.v
# ** Warning: (vsim-3722) D:/Digital chipset design/FFT_Sequence_frequency_decimation/uart_vd_tb.v(15): [TFMPC] - Missing connection for port 'key'.
# ** Warning: (vsim-3722) D:/Digital chipset design/FFT_Sequence_frequency_decimation/uart_vd_tb.v(15): [TFMPC] - Missing connection for port 'dig'.
# ** Warning: (vsim-3722) D:/Digital chipset design/FFT_Sequence_frequency_decimation/uart_vd_tb.v(15): [TFMPC] - Missing connection for port 'led'.
# ** Warning: (vsim-3722) D:/Digital chipset design/FFT_Sequence_frequency_decimation/uart_vd_tb.v(15): [TFMPC] - Missing connection for port 'seg'.
# ** Warning: (vsim-3015) D:/Digital chipset design/FFT_Sequence_frequency_decimation/MODIFY_FFT.v(130): [PCDPC] - Port size (11) does not match connection size (32) for port 'rd_ptr_angle'. The port definition is at: D:/Digital chipset design/FFT_Sequence_frequency_decimation/TWIDLE_14_bit_final_STAGE_2.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /uart_vd_tb/TOP_MODULE/genblk1/MODIFY_FFT/TWIDLE_14_bit_final_STAGE_2 File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/TWIDLE_14_bit_final_STAGE_2.v
run
add wave -position insertpoint  \
sim:/uart_vd_tb/clk
# Compile of uart_vd_tb.v was successful.
restart
# Loading work.uart_vd_tb
# ** Warning: (vsim-3017) D:/Digital chipset design/FFT_Sequence_frequency_decimation/uart_vd_tb.v(15): [TFMPC] - Too few port connections. Expected 8, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /uart_vd_tb/TOP_MODULE File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/top_module.v
# ** Warning: (vsim-3722) D:/Digital chipset design/FFT_Sequence_frequency_decimation/uart_vd_tb.v(15): [TFMPC] - Missing connection for port 'key'.
# ** Warning: (vsim-3722) D:/Digital chipset design/FFT_Sequence_frequency_decimation/uart_vd_tb.v(15): [TFMPC] - Missing connection for port 'dig'.
# ** Warning: (vsim-3722) D:/Digital chipset design/FFT_Sequence_frequency_decimation/uart_vd_tb.v(15): [TFMPC] - Missing connection for port 'led'.
# ** Warning: (vsim-3722) D:/Digital chipset design/FFT_Sequence_frequency_decimation/uart_vd_tb.v(15): [TFMPC] - Missing connection for port 'seg'.
# ** Warning: (vsim-3015) D:/Digital chipset design/FFT_Sequence_frequency_decimation/MODIFY_FFT.v(130): [PCDPC] - Port size (11) does not match connection size (32) for port 'rd_ptr_angle'. The port definition is at: D:/Digital chipset design/FFT_Sequence_frequency_decimation/TWIDLE_14_bit_final_STAGE_2.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /uart_vd_tb/TOP_MODULE/genblk1/MODIFY_FFT/TWIDLE_14_bit_final_STAGE_2 File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/TWIDLE_14_bit_final_STAGE_2.v
run
add wave sim:/uart_vd_tb/TOP_MODULE/INVERT_ADDR/*
run
restart
# ** Warning: (vsim-3017) D:/Digital chipset design/FFT_Sequence_frequency_decimation/uart_vd_tb.v(15): [TFMPC] - Too few port connections. Expected 8, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /uart_vd_tb/TOP_MODULE File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/top_module.v
# ** Warning: (vsim-3722) D:/Digital chipset design/FFT_Sequence_frequency_decimation/uart_vd_tb.v(15): [TFMPC] - Missing connection for port 'key'.
# ** Warning: (vsim-3722) D:/Digital chipset design/FFT_Sequence_frequency_decimation/uart_vd_tb.v(15): [TFMPC] - Missing connection for port 'dig'.
# ** Warning: (vsim-3722) D:/Digital chipset design/FFT_Sequence_frequency_decimation/uart_vd_tb.v(15): [TFMPC] - Missing connection for port 'led'.
# ** Warning: (vsim-3722) D:/Digital chipset design/FFT_Sequence_frequency_decimation/uart_vd_tb.v(15): [TFMPC] - Missing connection for port 'seg'.
# ** Warning: (vsim-3015) D:/Digital chipset design/FFT_Sequence_frequency_decimation/MODIFY_FFT.v(130): [PCDPC] - Port size (11) does not match connection size (32) for port 'rd_ptr_angle'. The port definition is at: D:/Digital chipset design/FFT_Sequence_frequency_decimation/TWIDLE_14_bit_final_STAGE_2.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /uart_vd_tb/TOP_MODULE/genblk1/MODIFY_FFT/TWIDLE_14_bit_final_STAGE_2 File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/TWIDLE_14_bit_final_STAGE_2.v
run
add wave sim:/uart_vd_tb/TOP_MODULE/genblk1/MODIFY_FFT/demux_inst/*
restart
# ** Warning: (vsim-3017) D:/Digital chipset design/FFT_Sequence_frequency_decimation/uart_vd_tb.v(15): [TFMPC] - Too few port connections. Expected 8, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /uart_vd_tb/TOP_MODULE File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/top_module.v
# ** Warning: (vsim-3722) D:/Digital chipset design/FFT_Sequence_frequency_decimation/uart_vd_tb.v(15): [TFMPC] - Missing connection for port 'key'.
# ** Warning: (vsim-3722) D:/Digital chipset design/FFT_Sequence_frequency_decimation/uart_vd_tb.v(15): [TFMPC] - Missing connection for port 'dig'.
# ** Warning: (vsim-3722) D:/Digital chipset design/FFT_Sequence_frequency_decimation/uart_vd_tb.v(15): [TFMPC] - Missing connection for port 'led'.
# ** Warning: (vsim-3722) D:/Digital chipset design/FFT_Sequence_frequency_decimation/uart_vd_tb.v(15): [TFMPC] - Missing connection for port 'seg'.
# ** Warning: (vsim-3015) D:/Digital chipset design/FFT_Sequence_frequency_decimation/MODIFY_FFT.v(130): [PCDPC] - Port size (11) does not match connection size (32) for port 'rd_ptr_angle'. The port definition is at: D:/Digital chipset design/FFT_Sequence_frequency_decimation/TWIDLE_14_bit_final_STAGE_2.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /uart_vd_tb/TOP_MODULE/genblk1/MODIFY_FFT/TWIDLE_14_bit_final_STAGE_2 File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/TWIDLE_14_bit_final_STAGE_2.v
run
add wave -position insertpoint  \
sim:/uart_vd_tb/TOP_MODULE/genblk1/MODIFY_FFT/mux_inst/selector
add wave -position insertpoint  \
sim:/uart_vd_tb/TOP_MODULE/genblk1/MODIFY_FFT/mux_inst/Re_o \
sim:/uart_vd_tb/TOP_MODULE/genblk1/MODIFY_FFT/mux_inst/Im_o \
sim:/uart_vd_tb/TOP_MODULE/genblk1/MODIFY_FFT/mux_inst/out_valid \
sim:/uart_vd_tb/TOP_MODULE/genblk1/MODIFY_FFT/mux_inst/selector \
sim:/uart_vd_tb/TOP_MODULE/genblk1/MODIFY_FFT/mux_inst/delay_invalid \
sim:/uart_vd_tb/TOP_MODULE/genblk1/MODIFY_FFT/mux_inst/en
restart
# ** Warning: (vsim-3017) D:/Digital chipset design/FFT_Sequence_frequency_decimation/uart_vd_tb.v(15): [TFMPC] - Too few port connections. Expected 8, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /uart_vd_tb/TOP_MODULE File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/top_module.v
# ** Warning: (vsim-3722) D:/Digital chipset design/FFT_Sequence_frequency_decimation/uart_vd_tb.v(15): [TFMPC] - Missing connection for port 'key'.
# ** Warning: (vsim-3722) D:/Digital chipset design/FFT_Sequence_frequency_decimation/uart_vd_tb.v(15): [TFMPC] - Missing connection for port 'dig'.
# ** Warning: (vsim-3722) D:/Digital chipset design/FFT_Sequence_frequency_decimation/uart_vd_tb.v(15): [TFMPC] - Missing connection for port 'led'.
# ** Warning: (vsim-3722) D:/Digital chipset design/FFT_Sequence_frequency_decimation/uart_vd_tb.v(15): [TFMPC] - Missing connection for port 'seg'.
# ** Warning: (vsim-3015) D:/Digital chipset design/FFT_Sequence_frequency_decimation/MODIFY_FFT.v(130): [PCDPC] - Port size (11) does not match connection size (32) for port 'rd_ptr_angle'. The port definition is at: D:/Digital chipset design/FFT_Sequence_frequency_decimation/TWIDLE_14_bit_final_STAGE_2.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /uart_vd_tb/TOP_MODULE/genblk1/MODIFY_FFT/TWIDLE_14_bit_final_STAGE_2 File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/TWIDLE_14_bit_final_STAGE_2.v
run
# Compile of multiplexor.v was successful.
# Compile of new_adress_genarator.v was successful.
# Compile of out_addres_generator.v was successful.
# Compile of top_module.v was successful.
# 4 compiles, 0 failed with no errors.
restart
# Loading work.top_module
# Loading work.new_adress_genarator
# Loading work.out_addres_generator
# Loading work.multiplexor
# ** Warning: (vsim-3017) D:/Digital chipset design/FFT_Sequence_frequency_decimation/uart_vd_tb.v(15): [TFMPC] - Too few port connections. Expected 8, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /uart_vd_tb/TOP_MODULE File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/top_module.v
# ** Warning: (vsim-3722) D:/Digital chipset design/FFT_Sequence_frequency_decimation/uart_vd_tb.v(15): [TFMPC] - Missing connection for port 'key'.
# ** Warning: (vsim-3722) D:/Digital chipset design/FFT_Sequence_frequency_decimation/uart_vd_tb.v(15): [TFMPC] - Missing connection for port 'dig'.
# ** Warning: (vsim-3722) D:/Digital chipset design/FFT_Sequence_frequency_decimation/uart_vd_tb.v(15): [TFMPC] - Missing connection for port 'led'.
# ** Warning: (vsim-3722) D:/Digital chipset design/FFT_Sequence_frequency_decimation/uart_vd_tb.v(15): [TFMPC] - Missing connection for port 'seg'.
# ** Warning: (vsim-3015) D:/Digital chipset design/FFT_Sequence_frequency_decimation/MODIFY_FFT.v(130): [PCDPC] - Port size (11) does not match connection size (32) for port 'rd_ptr_angle'. The port definition is at: D:/Digital chipset design/FFT_Sequence_frequency_decimation/TWIDLE_14_bit_final_STAGE_2.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /uart_vd_tb/TOP_MODULE/genblk1/MODIFY_FFT/TWIDLE_14_bit_final_STAGE_2 File: D:/Digital chipset design/FFT_Sequence_frequency_decimation/TWIDLE_14_bit_final_STAGE_2.v
run
add wave -position insertpoint  \
sim:/uart_vd_tb/TOP_MODULE/genblk1/MODIFY_FFT/ram_data_store/rd_ptr
add wave -position insertpoint  \
sim:/uart_vd_tb/TOP_MODULE/genblk1/MODIFY_FFT/TWIDLE_14_bit_inst/rd_ptr_angle
# End time: 01:27:42 on Apr 11,2025, Elapsed time: 10:37:34
# Errors: 3, Warnings: 214
