	{ "mmHDP_MMHUB_TLVL", REG_MMIO, 0x0000, 0, &mmHDP_MMHUB_TLVL[0], sizeof(mmHDP_MMHUB_TLVL)/sizeof(mmHDP_MMHUB_TLVL[0]), 0, 0 },
	{ "mmHDP_MMHUB_UNITID", REG_MMIO, 0x0001, 0, &mmHDP_MMHUB_UNITID[0], sizeof(mmHDP_MMHUB_UNITID)/sizeof(mmHDP_MMHUB_UNITID[0]), 0, 0 },
	{ "mmHDP_NONSURFACE_BASE", REG_MMIO, 0x0040, 0, &mmHDP_NONSURFACE_BASE[0], sizeof(mmHDP_NONSURFACE_BASE)/sizeof(mmHDP_NONSURFACE_BASE[0]), 0, 0 },
	{ "mmHDP_NONSURFACE_INFO", REG_MMIO, 0x0041, 0, &mmHDP_NONSURFACE_INFO[0], sizeof(mmHDP_NONSURFACE_INFO)/sizeof(mmHDP_NONSURFACE_INFO[0]), 0, 0 },
	{ "mmHDP_NONSURFACE_BASE_HI", REG_MMIO, 0x0042, 0, &mmHDP_NONSURFACE_BASE_HI[0], sizeof(mmHDP_NONSURFACE_BASE_HI)/sizeof(mmHDP_NONSURFACE_BASE_HI[0]), 0, 0 },
	{ "mmHDP_NONSURF_FLAGS", REG_MMIO, 0x00c8, 0, &mmHDP_NONSURF_FLAGS[0], sizeof(mmHDP_NONSURF_FLAGS)/sizeof(mmHDP_NONSURF_FLAGS[0]), 0, 0 },
	{ "mmHDP_NONSURF_FLAGS_CLR", REG_MMIO, 0x00c9, 0, &mmHDP_NONSURF_FLAGS_CLR[0], sizeof(mmHDP_NONSURF_FLAGS_CLR)/sizeof(mmHDP_NONSURF_FLAGS_CLR[0]), 0, 0 },
	{ "mmHDP_HOST_PATH_CNTL", REG_MMIO, 0x00cc, 0, &mmHDP_HOST_PATH_CNTL[0], sizeof(mmHDP_HOST_PATH_CNTL)/sizeof(mmHDP_HOST_PATH_CNTL[0]), 0, 0 },
	{ "mmHDP_SW_SEMAPHORE", REG_MMIO, 0x00cd, 0, &mmHDP_SW_SEMAPHORE[0], sizeof(mmHDP_SW_SEMAPHORE)/sizeof(mmHDP_SW_SEMAPHORE[0]), 0, 0 },
	{ "mmHDP_DEBUG0", REG_MMIO, 0x00ce, 0, &mmHDP_DEBUG0[0], sizeof(mmHDP_DEBUG0)/sizeof(mmHDP_DEBUG0[0]), 0, 0 },
	{ "mmHDP_LAST_SURFACE_HIT", REG_MMIO, 0x00d0, 0, &mmHDP_LAST_SURFACE_HIT[0], sizeof(mmHDP_LAST_SURFACE_HIT)/sizeof(mmHDP_LAST_SURFACE_HIT[0]), 0, 0 },
	{ "mmHDP_READ_CACHE_INVALIDATE", REG_MMIO, 0x00d1, 0, &mmHDP_READ_CACHE_INVALIDATE[0], sizeof(mmHDP_READ_CACHE_INVALIDATE)/sizeof(mmHDP_READ_CACHE_INVALIDATE[0]), 0, 0 },
	{ "mmHDP_OUTSTANDING_REQ", REG_MMIO, 0x00d2, 0, &mmHDP_OUTSTANDING_REQ[0], sizeof(mmHDP_OUTSTANDING_REQ)/sizeof(mmHDP_OUTSTANDING_REQ[0]), 0, 0 },
	{ "mmHDP_MISC_CNTL", REG_MMIO, 0x00d3, 0, &mmHDP_MISC_CNTL[0], sizeof(mmHDP_MISC_CNTL)/sizeof(mmHDP_MISC_CNTL[0]), 0, 0 },
	{ "mmHDP_MEM_POWER_LS", REG_MMIO, 0x00d4, 0, &mmHDP_MEM_POWER_LS[0], sizeof(mmHDP_MEM_POWER_LS)/sizeof(mmHDP_MEM_POWER_LS[0]), 0, 0 },
	{ "mmHDP_MMHUB_CNTL", REG_MMIO, 0x00d5, 0, &mmHDP_MMHUB_CNTL[0], sizeof(mmHDP_MMHUB_CNTL)/sizeof(mmHDP_MMHUB_CNTL[0]), 0, 0 },
	{ "mmHDP_EDC_CNT", REG_MMIO, 0x00d6, 0, &mmHDP_EDC_CNT[0], sizeof(mmHDP_EDC_CNT)/sizeof(mmHDP_EDC_CNT[0]), 0, 0 },
	{ "mmHDP_VERSION", REG_MMIO, 0x00d7, 0, &mmHDP_VERSION[0], sizeof(mmHDP_VERSION)/sizeof(mmHDP_VERSION[0]), 0, 0 },
	{ "mmHDP_CLK_CNTL", REG_MMIO, 0x00d8, 0, &mmHDP_CLK_CNTL[0], sizeof(mmHDP_CLK_CNTL)/sizeof(mmHDP_CLK_CNTL[0]), 0, 0 },
	{ "mmHDP_MEMIO_CNTL", REG_MMIO, 0x00f6, 0, &mmHDP_MEMIO_CNTL[0], sizeof(mmHDP_MEMIO_CNTL)/sizeof(mmHDP_MEMIO_CNTL[0]), 0, 0 },
	{ "mmHDP_MEMIO_ADDR", REG_MMIO, 0x00f7, 0, &mmHDP_MEMIO_ADDR[0], sizeof(mmHDP_MEMIO_ADDR)/sizeof(mmHDP_MEMIO_ADDR[0]), 0, 0 },
	{ "mmHDP_MEMIO_STATUS", REG_MMIO, 0x00f8, 0, &mmHDP_MEMIO_STATUS[0], sizeof(mmHDP_MEMIO_STATUS)/sizeof(mmHDP_MEMIO_STATUS[0]), 0, 0 },
	{ "mmHDP_MEMIO_WR_DATA", REG_MMIO, 0x00f9, 0, &mmHDP_MEMIO_WR_DATA[0], sizeof(mmHDP_MEMIO_WR_DATA)/sizeof(mmHDP_MEMIO_WR_DATA[0]), 0, 0 },
	{ "mmHDP_MEMIO_RD_DATA", REG_MMIO, 0x00fa, 0, &mmHDP_MEMIO_RD_DATA[0], sizeof(mmHDP_MEMIO_RD_DATA)/sizeof(mmHDP_MEMIO_RD_DATA[0]), 0, 0 },
	{ "mmHDP_XDP_DIRECT2HDP_FIRST", REG_MMIO, 0x0100, 0, &mmHDP_XDP_DIRECT2HDP_FIRST[0], sizeof(mmHDP_XDP_DIRECT2HDP_FIRST)/sizeof(mmHDP_XDP_DIRECT2HDP_FIRST[0]), 0, 0 },
	{ "mmHDP_XDP_D2H_FLUSH", REG_MMIO, 0x0101, 0, &mmHDP_XDP_D2H_FLUSH[0], sizeof(mmHDP_XDP_D2H_FLUSH)/sizeof(mmHDP_XDP_D2H_FLUSH[0]), 0, 0 },
	{ "mmHDP_XDP_D2H_BAR_UPDATE", REG_MMIO, 0x0102, 0, &mmHDP_XDP_D2H_BAR_UPDATE[0], sizeof(mmHDP_XDP_D2H_BAR_UPDATE)/sizeof(mmHDP_XDP_D2H_BAR_UPDATE[0]), 0, 0 },
	{ "mmHDP_XDP_D2H_RSVD_3", REG_MMIO, 0x0103, 0, &mmHDP_XDP_D2H_RSVD_3[0], sizeof(mmHDP_XDP_D2H_RSVD_3)/sizeof(mmHDP_XDP_D2H_RSVD_3[0]), 0, 0 },
	{ "mmHDP_XDP_D2H_RSVD_4", REG_MMIO, 0x0104, 0, &mmHDP_XDP_D2H_RSVD_4[0], sizeof(mmHDP_XDP_D2H_RSVD_4)/sizeof(mmHDP_XDP_D2H_RSVD_4[0]), 0, 0 },
	{ "mmHDP_XDP_D2H_RSVD_5", REG_MMIO, 0x0105, 0, &mmHDP_XDP_D2H_RSVD_5[0], sizeof(mmHDP_XDP_D2H_RSVD_5)/sizeof(mmHDP_XDP_D2H_RSVD_5[0]), 0, 0 },
	{ "mmHDP_XDP_D2H_RSVD_6", REG_MMIO, 0x0106, 0, &mmHDP_XDP_D2H_RSVD_6[0], sizeof(mmHDP_XDP_D2H_RSVD_6)/sizeof(mmHDP_XDP_D2H_RSVD_6[0]), 0, 0 },
	{ "mmHDP_XDP_D2H_RSVD_7", REG_MMIO, 0x0107, 0, &mmHDP_XDP_D2H_RSVD_7[0], sizeof(mmHDP_XDP_D2H_RSVD_7)/sizeof(mmHDP_XDP_D2H_RSVD_7[0]), 0, 0 },
	{ "mmHDP_XDP_D2H_RSVD_8", REG_MMIO, 0x0108, 0, &mmHDP_XDP_D2H_RSVD_8[0], sizeof(mmHDP_XDP_D2H_RSVD_8)/sizeof(mmHDP_XDP_D2H_RSVD_8[0]), 0, 0 },
	{ "mmHDP_XDP_D2H_RSVD_9", REG_MMIO, 0x0109, 0, &mmHDP_XDP_D2H_RSVD_9[0], sizeof(mmHDP_XDP_D2H_RSVD_9)/sizeof(mmHDP_XDP_D2H_RSVD_9[0]), 0, 0 },
	{ "mmHDP_XDP_D2H_RSVD_10", REG_MMIO, 0x010a, 0, &mmHDP_XDP_D2H_RSVD_10[0], sizeof(mmHDP_XDP_D2H_RSVD_10)/sizeof(mmHDP_XDP_D2H_RSVD_10[0]), 0, 0 },
	{ "mmHDP_XDP_D2H_RSVD_11", REG_MMIO, 0x010b, 0, &mmHDP_XDP_D2H_RSVD_11[0], sizeof(mmHDP_XDP_D2H_RSVD_11)/sizeof(mmHDP_XDP_D2H_RSVD_11[0]), 0, 0 },
	{ "mmHDP_XDP_D2H_RSVD_12", REG_MMIO, 0x010c, 0, &mmHDP_XDP_D2H_RSVD_12[0], sizeof(mmHDP_XDP_D2H_RSVD_12)/sizeof(mmHDP_XDP_D2H_RSVD_12[0]), 0, 0 },
	{ "mmHDP_XDP_D2H_RSVD_13", REG_MMIO, 0x010d, 0, &mmHDP_XDP_D2H_RSVD_13[0], sizeof(mmHDP_XDP_D2H_RSVD_13)/sizeof(mmHDP_XDP_D2H_RSVD_13[0]), 0, 0 },
	{ "mmHDP_XDP_D2H_RSVD_14", REG_MMIO, 0x010e, 0, &mmHDP_XDP_D2H_RSVD_14[0], sizeof(mmHDP_XDP_D2H_RSVD_14)/sizeof(mmHDP_XDP_D2H_RSVD_14[0]), 0, 0 },
	{ "mmHDP_XDP_D2H_RSVD_15", REG_MMIO, 0x010f, 0, &mmHDP_XDP_D2H_RSVD_15[0], sizeof(mmHDP_XDP_D2H_RSVD_15)/sizeof(mmHDP_XDP_D2H_RSVD_15[0]), 0, 0 },
	{ "mmHDP_XDP_D2H_RSVD_16", REG_MMIO, 0x0110, 0, &mmHDP_XDP_D2H_RSVD_16[0], sizeof(mmHDP_XDP_D2H_RSVD_16)/sizeof(mmHDP_XDP_D2H_RSVD_16[0]), 0, 0 },
	{ "mmHDP_XDP_D2H_RSVD_17", REG_MMIO, 0x0111, 0, &mmHDP_XDP_D2H_RSVD_17[0], sizeof(mmHDP_XDP_D2H_RSVD_17)/sizeof(mmHDP_XDP_D2H_RSVD_17[0]), 0, 0 },
	{ "mmHDP_XDP_D2H_RSVD_18", REG_MMIO, 0x0112, 0, &mmHDP_XDP_D2H_RSVD_18[0], sizeof(mmHDP_XDP_D2H_RSVD_18)/sizeof(mmHDP_XDP_D2H_RSVD_18[0]), 0, 0 },
	{ "mmHDP_XDP_D2H_RSVD_19", REG_MMIO, 0x0113, 0, &mmHDP_XDP_D2H_RSVD_19[0], sizeof(mmHDP_XDP_D2H_RSVD_19)/sizeof(mmHDP_XDP_D2H_RSVD_19[0]), 0, 0 },
	{ "mmHDP_XDP_D2H_RSVD_20", REG_MMIO, 0x0114, 0, &mmHDP_XDP_D2H_RSVD_20[0], sizeof(mmHDP_XDP_D2H_RSVD_20)/sizeof(mmHDP_XDP_D2H_RSVD_20[0]), 0, 0 },
	{ "mmHDP_XDP_D2H_RSVD_21", REG_MMIO, 0x0115, 0, &mmHDP_XDP_D2H_RSVD_21[0], sizeof(mmHDP_XDP_D2H_RSVD_21)/sizeof(mmHDP_XDP_D2H_RSVD_21[0]), 0, 0 },
	{ "mmHDP_XDP_D2H_RSVD_22", REG_MMIO, 0x0116, 0, &mmHDP_XDP_D2H_RSVD_22[0], sizeof(mmHDP_XDP_D2H_RSVD_22)/sizeof(mmHDP_XDP_D2H_RSVD_22[0]), 0, 0 },
	{ "mmHDP_XDP_D2H_RSVD_23", REG_MMIO, 0x0117, 0, &mmHDP_XDP_D2H_RSVD_23[0], sizeof(mmHDP_XDP_D2H_RSVD_23)/sizeof(mmHDP_XDP_D2H_RSVD_23[0]), 0, 0 },
	{ "mmHDP_XDP_D2H_RSVD_24", REG_MMIO, 0x0118, 0, &mmHDP_XDP_D2H_RSVD_24[0], sizeof(mmHDP_XDP_D2H_RSVD_24)/sizeof(mmHDP_XDP_D2H_RSVD_24[0]), 0, 0 },
	{ "mmHDP_XDP_D2H_RSVD_25", REG_MMIO, 0x0119, 0, &mmHDP_XDP_D2H_RSVD_25[0], sizeof(mmHDP_XDP_D2H_RSVD_25)/sizeof(mmHDP_XDP_D2H_RSVD_25[0]), 0, 0 },
	{ "mmHDP_XDP_D2H_RSVD_26", REG_MMIO, 0x011a, 0, &mmHDP_XDP_D2H_RSVD_26[0], sizeof(mmHDP_XDP_D2H_RSVD_26)/sizeof(mmHDP_XDP_D2H_RSVD_26[0]), 0, 0 },
	{ "mmHDP_XDP_D2H_RSVD_27", REG_MMIO, 0x011b, 0, &mmHDP_XDP_D2H_RSVD_27[0], sizeof(mmHDP_XDP_D2H_RSVD_27)/sizeof(mmHDP_XDP_D2H_RSVD_27[0]), 0, 0 },
	{ "mmHDP_XDP_D2H_RSVD_28", REG_MMIO, 0x011c, 0, &mmHDP_XDP_D2H_RSVD_28[0], sizeof(mmHDP_XDP_D2H_RSVD_28)/sizeof(mmHDP_XDP_D2H_RSVD_28[0]), 0, 0 },
	{ "mmHDP_XDP_D2H_RSVD_29", REG_MMIO, 0x011d, 0, &mmHDP_XDP_D2H_RSVD_29[0], sizeof(mmHDP_XDP_D2H_RSVD_29)/sizeof(mmHDP_XDP_D2H_RSVD_29[0]), 0, 0 },
	{ "mmHDP_XDP_D2H_RSVD_30", REG_MMIO, 0x011e, 0, &mmHDP_XDP_D2H_RSVD_30[0], sizeof(mmHDP_XDP_D2H_RSVD_30)/sizeof(mmHDP_XDP_D2H_RSVD_30[0]), 0, 0 },
	{ "mmHDP_XDP_D2H_RSVD_31", REG_MMIO, 0x011f, 0, &mmHDP_XDP_D2H_RSVD_31[0], sizeof(mmHDP_XDP_D2H_RSVD_31)/sizeof(mmHDP_XDP_D2H_RSVD_31[0]), 0, 0 },
	{ "mmHDP_XDP_D2H_RSVD_32", REG_MMIO, 0x0120, 0, &mmHDP_XDP_D2H_RSVD_32[0], sizeof(mmHDP_XDP_D2H_RSVD_32)/sizeof(mmHDP_XDP_D2H_RSVD_32[0]), 0, 0 },
	{ "mmHDP_XDP_D2H_RSVD_33", REG_MMIO, 0x0121, 0, &mmHDP_XDP_D2H_RSVD_33[0], sizeof(mmHDP_XDP_D2H_RSVD_33)/sizeof(mmHDP_XDP_D2H_RSVD_33[0]), 0, 0 },
	{ "mmHDP_XDP_D2H_RSVD_34", REG_MMIO, 0x0122, 0, &mmHDP_XDP_D2H_RSVD_34[0], sizeof(mmHDP_XDP_D2H_RSVD_34)/sizeof(mmHDP_XDP_D2H_RSVD_34[0]), 0, 0 },
	{ "mmHDP_XDP_DIRECT2HDP_LAST", REG_MMIO, 0x0123, 0, &mmHDP_XDP_DIRECT2HDP_LAST[0], sizeof(mmHDP_XDP_DIRECT2HDP_LAST)/sizeof(mmHDP_XDP_DIRECT2HDP_LAST[0]), 0, 0 },
	{ "mmHDP_XDP_P2P_BAR_CFG", REG_MMIO, 0x0124, 0, &mmHDP_XDP_P2P_BAR_CFG[0], sizeof(mmHDP_XDP_P2P_BAR_CFG)/sizeof(mmHDP_XDP_P2P_BAR_CFG[0]), 0, 0 },
	{ "mmHDP_XDP_P2P_MBX_OFFSET", REG_MMIO, 0x0125, 0, &mmHDP_XDP_P2P_MBX_OFFSET[0], sizeof(mmHDP_XDP_P2P_MBX_OFFSET)/sizeof(mmHDP_XDP_P2P_MBX_OFFSET[0]), 0, 0 },
	{ "mmHDP_XDP_P2P_MBX_ADDR0", REG_MMIO, 0x0126, 0, &mmHDP_XDP_P2P_MBX_ADDR0[0], sizeof(mmHDP_XDP_P2P_MBX_ADDR0)/sizeof(mmHDP_XDP_P2P_MBX_ADDR0[0]), 0, 0 },
	{ "mmHDP_XDP_P2P_MBX_ADDR1", REG_MMIO, 0x0127, 0, &mmHDP_XDP_P2P_MBX_ADDR1[0], sizeof(mmHDP_XDP_P2P_MBX_ADDR1)/sizeof(mmHDP_XDP_P2P_MBX_ADDR1[0]), 0, 0 },
	{ "mmHDP_XDP_P2P_MBX_ADDR2", REG_MMIO, 0x0128, 0, &mmHDP_XDP_P2P_MBX_ADDR2[0], sizeof(mmHDP_XDP_P2P_MBX_ADDR2)/sizeof(mmHDP_XDP_P2P_MBX_ADDR2[0]), 0, 0 },
	{ "mmHDP_XDP_P2P_MBX_ADDR3", REG_MMIO, 0x0129, 0, &mmHDP_XDP_P2P_MBX_ADDR3[0], sizeof(mmHDP_XDP_P2P_MBX_ADDR3)/sizeof(mmHDP_XDP_P2P_MBX_ADDR3[0]), 0, 0 },
	{ "mmHDP_XDP_P2P_MBX_ADDR4", REG_MMIO, 0x012a, 0, &mmHDP_XDP_P2P_MBX_ADDR4[0], sizeof(mmHDP_XDP_P2P_MBX_ADDR4)/sizeof(mmHDP_XDP_P2P_MBX_ADDR4[0]), 0, 0 },
	{ "mmHDP_XDP_P2P_MBX_ADDR5", REG_MMIO, 0x012b, 0, &mmHDP_XDP_P2P_MBX_ADDR5[0], sizeof(mmHDP_XDP_P2P_MBX_ADDR5)/sizeof(mmHDP_XDP_P2P_MBX_ADDR5[0]), 0, 0 },
	{ "mmHDP_XDP_P2P_MBX_ADDR6", REG_MMIO, 0x012c, 0, &mmHDP_XDP_P2P_MBX_ADDR6[0], sizeof(mmHDP_XDP_P2P_MBX_ADDR6)/sizeof(mmHDP_XDP_P2P_MBX_ADDR6[0]), 0, 0 },
	{ "mmHDP_XDP_HDP_MBX_MC_CFG", REG_MMIO, 0x012d, 0, &mmHDP_XDP_HDP_MBX_MC_CFG[0], sizeof(mmHDP_XDP_HDP_MBX_MC_CFG)/sizeof(mmHDP_XDP_HDP_MBX_MC_CFG[0]), 0, 0 },
	{ "mmHDP_XDP_HDP_MC_CFG", REG_MMIO, 0x012e, 0, &mmHDP_XDP_HDP_MC_CFG[0], sizeof(mmHDP_XDP_HDP_MC_CFG)/sizeof(mmHDP_XDP_HDP_MC_CFG[0]), 0, 0 },
	{ "mmHDP_XDP_HST_CFG", REG_MMIO, 0x012f, 0, &mmHDP_XDP_HST_CFG[0], sizeof(mmHDP_XDP_HST_CFG)/sizeof(mmHDP_XDP_HST_CFG[0]), 0, 0 },
	{ "mmHDP_XDP_HDP_IPH_CFG", REG_MMIO, 0x0131, 0, &mmHDP_XDP_HDP_IPH_CFG[0], sizeof(mmHDP_XDP_HDP_IPH_CFG)/sizeof(mmHDP_XDP_HDP_IPH_CFG[0]), 0, 0 },
	{ "mmHDP_XDP_P2P_BAR0", REG_MMIO, 0x0134, 0, &mmHDP_XDP_P2P_BAR0[0], sizeof(mmHDP_XDP_P2P_BAR0)/sizeof(mmHDP_XDP_P2P_BAR0[0]), 0, 0 },
	{ "mmHDP_XDP_P2P_BAR1", REG_MMIO, 0x0135, 0, &mmHDP_XDP_P2P_BAR1[0], sizeof(mmHDP_XDP_P2P_BAR1)/sizeof(mmHDP_XDP_P2P_BAR1[0]), 0, 0 },
	{ "mmHDP_XDP_P2P_BAR2", REG_MMIO, 0x0136, 0, &mmHDP_XDP_P2P_BAR2[0], sizeof(mmHDP_XDP_P2P_BAR2)/sizeof(mmHDP_XDP_P2P_BAR2[0]), 0, 0 },
	{ "mmHDP_XDP_P2P_BAR3", REG_MMIO, 0x0137, 0, &mmHDP_XDP_P2P_BAR3[0], sizeof(mmHDP_XDP_P2P_BAR3)/sizeof(mmHDP_XDP_P2P_BAR3[0]), 0, 0 },
	{ "mmHDP_XDP_P2P_BAR4", REG_MMIO, 0x0138, 0, &mmHDP_XDP_P2P_BAR4[0], sizeof(mmHDP_XDP_P2P_BAR4)/sizeof(mmHDP_XDP_P2P_BAR4[0]), 0, 0 },
	{ "mmHDP_XDP_P2P_BAR5", REG_MMIO, 0x0139, 0, &mmHDP_XDP_P2P_BAR5[0], sizeof(mmHDP_XDP_P2P_BAR5)/sizeof(mmHDP_XDP_P2P_BAR5[0]), 0, 0 },
	{ "mmHDP_XDP_P2P_BAR6", REG_MMIO, 0x013a, 0, &mmHDP_XDP_P2P_BAR6[0], sizeof(mmHDP_XDP_P2P_BAR6)/sizeof(mmHDP_XDP_P2P_BAR6[0]), 0, 0 },
	{ "mmHDP_XDP_P2P_BAR7", REG_MMIO, 0x013b, 0, &mmHDP_XDP_P2P_BAR7[0], sizeof(mmHDP_XDP_P2P_BAR7)/sizeof(mmHDP_XDP_P2P_BAR7[0]), 0, 0 },
	{ "mmHDP_XDP_FLUSH_ARMED_STS", REG_MMIO, 0x013c, 0, &mmHDP_XDP_FLUSH_ARMED_STS[0], sizeof(mmHDP_XDP_FLUSH_ARMED_STS)/sizeof(mmHDP_XDP_FLUSH_ARMED_STS[0]), 0, 0 },
	{ "mmHDP_XDP_FLUSH_CNTR0_STS", REG_MMIO, 0x013d, 0, &mmHDP_XDP_FLUSH_CNTR0_STS[0], sizeof(mmHDP_XDP_FLUSH_CNTR0_STS)/sizeof(mmHDP_XDP_FLUSH_CNTR0_STS[0]), 0, 0 },
	{ "mmHDP_XDP_BUSY_STS", REG_MMIO, 0x013e, 0, &mmHDP_XDP_BUSY_STS[0], sizeof(mmHDP_XDP_BUSY_STS)/sizeof(mmHDP_XDP_BUSY_STS[0]), 0, 0 },
	{ "mmHDP_XDP_STICKY", REG_MMIO, 0x013f, 0, &mmHDP_XDP_STICKY[0], sizeof(mmHDP_XDP_STICKY)/sizeof(mmHDP_XDP_STICKY[0]), 0, 0 },
	{ "mmHDP_XDP_CHKN", REG_MMIO, 0x0140, 0, &mmHDP_XDP_CHKN[0], sizeof(mmHDP_XDP_CHKN)/sizeof(mmHDP_XDP_CHKN[0]), 0, 0 },
	{ "mmHDP_XDP_BARS_ADDR_39_36", REG_MMIO, 0x0144, 0, &mmHDP_XDP_BARS_ADDR_39_36[0], sizeof(mmHDP_XDP_BARS_ADDR_39_36)/sizeof(mmHDP_XDP_BARS_ADDR_39_36[0]), 0, 0 },
	{ "mmHDP_XDP_MC_VM_FB_LOCATION_BASE", REG_MMIO, 0x0145, 0, &mmHDP_XDP_MC_VM_FB_LOCATION_BASE[0], sizeof(mmHDP_XDP_MC_VM_FB_LOCATION_BASE)/sizeof(mmHDP_XDP_MC_VM_FB_LOCATION_BASE[0]), 0, 0 },
	{ "mmHDP_XDP_GPU_IOV_VIOLATION_LOG", REG_MMIO, 0x0148, 0, &mmHDP_XDP_GPU_IOV_VIOLATION_LOG[0], sizeof(mmHDP_XDP_GPU_IOV_VIOLATION_LOG)/sizeof(mmHDP_XDP_GPU_IOV_VIOLATION_LOG[0]), 0, 0 },
	{ "mmHDP_XDP_MMHUB_ERROR", REG_MMIO, 0x0149, 0, &mmHDP_XDP_MMHUB_ERROR[0], sizeof(mmHDP_XDP_MMHUB_ERROR)/sizeof(mmHDP_XDP_MMHUB_ERROR[0]), 0, 0 },
