#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Apr 20 17:58:12 2020
# Process ID: 11892
# Current directory: D:/Entertaiment/Programy/VHDL/VHDL/2008FCPU/2008FCPU.runs/synth_1
# Command line: vivado.exe -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: D:/Entertaiment/Programy/VHDL/VHDL/2008FCPU/2008FCPU.runs/synth_1/top.vds
# Journal file: D:/Entertaiment/Programy/VHDL/VHDL/2008FCPU/2008FCPU.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2019.2/data/ip'.
Command: synth_design -top top -part xc7a200tsbg484-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Device 21-403] Loading part xc7a200tsbg484-3
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 18084 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1060.953 ; gain = 235.004
---------------------------------------------------------------------------------
WARNING: [Synth 8-4747] shared variables must be of a protected type [D:/Entertaiment/Programy/VHDL/VHDL/2008FCPU/2008FCPU.srcs/sources_1/imports/forth-cpu-master/util.vhd:2132]
WARNING: [Synth 8-4747] shared variables must be of a protected type [D:/Entertaiment/Programy/VHDL/VHDL/2008FCPU/2008FCPU.srcs/sources_1/imports/forth-cpu-master/util.vhd:2226]
INFO: [Synth 8-638] synthesizing module 'top' [D:/Entertaiment/Programy/VHDL/VHDL/2008FCPU/2008FCPU.srcs/sources_1/imports/forth-cpu-master/top.vhd:84]
	Parameter g bound to: 96'b000000101111101011110000100000000000000000000000000000000000000000000000000000000000000000000001 
	Parameter reset_period_us bound to: 100 - type: integer 
	Parameter uart_baud bound to: 115200 - type: integer 
	Parameter uart_fifo_depth bound to: 8 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* buffer_type = "BUFG" *) [D:/Entertaiment/Programy/VHDL/VHDL/2008FCPU/2008FCPU.srcs/sources_1/imports/forth-cpu-master/top.vhd:127]
INFO: [Synth 8-5534] Detected attribute (* buffer_type = "BUFG" *) [D:/Entertaiment/Programy/VHDL/VHDL/2008FCPU/2008FCPU.srcs/sources_1/imports/forth-cpu-master/top.vhd:128]
INFO: [Synth 8-3491] module 'clock_gen_wrapper' declared at 'D:/Entertaiment/Programy/VHDL/VHDL/2008FCPU/2008FCPU.srcs/sources_1/bd/clock_gen/hdl/clock_gen_wrapper.vhd:14' bound to instance 'clock_manager' of component 'clock_gen_wrapper' [D:/Entertaiment/Programy/VHDL/VHDL/2008FCPU/2008FCPU.srcs/sources_1/imports/forth-cpu-master/top.vhd:200]
INFO: [Synth 8-638] synthesizing module 'clock_gen_wrapper' [D:/Entertaiment/Programy/VHDL/VHDL/2008FCPU/2008FCPU.srcs/sources_1/bd/clock_gen/hdl/clock_gen_wrapper.vhd:22]
INFO: [Synth 8-3491] module 'clock_gen' declared at 'D:/Entertaiment/Programy/VHDL/VHDL/2008FCPU/2008FCPU.srcs/sources_1/bd/clock_gen/synth/clock_gen.vhd:14' bound to instance 'clock_gen_i' of component 'clock_gen' [D:/Entertaiment/Programy/VHDL/VHDL/2008FCPU/2008FCPU.srcs/sources_1/bd/clock_gen/hdl/clock_gen_wrapper.vhd:31]
INFO: [Synth 8-638] synthesizing module 'clock_gen' [D:/Entertaiment/Programy/VHDL/VHDL/2008FCPU/2008FCPU.srcs/sources_1/bd/clock_gen/synth/clock_gen.vhd:26]
INFO: [Synth 8-3491] module 'clock_gen_clk_wiz_0_0' declared at 'D:/Entertaiment/Programy/VHDL/VHDL/2008FCPU/2008FCPU.runs/synth_1/.Xil/Vivado-11892-KomaroKomp/realtime/clock_gen_clk_wiz_0_0_stub.vhdl:5' bound to instance 'clk_wiz_0' of component 'clock_gen_clk_wiz_0_0' [D:/Entertaiment/Programy/VHDL/VHDL/2008FCPU/2008FCPU.srcs/sources_1/bd/clock_gen/synth/clock_gen.vhd:51]
INFO: [Synth 8-638] synthesizing module 'clock_gen_clk_wiz_0_0' [D:/Entertaiment/Programy/VHDL/VHDL/2008FCPU/2008FCPU.runs/synth_1/.Xil/Vivado-11892-KomaroKomp/realtime/clock_gen_clk_wiz_0_0_stub.vhdl:15]
INFO: [Synth 8-256] done synthesizing module 'clock_gen' (1#1) [D:/Entertaiment/Programy/VHDL/VHDL/2008FCPU/2008FCPU.srcs/sources_1/bd/clock_gen/synth/clock_gen.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'clock_gen_wrapper' (2#1) [D:/Entertaiment/Programy/VHDL/VHDL/2008FCPU/2008FCPU.srcs/sources_1/bd/clock_gen/hdl/clock_gen_wrapper.vhd:22]
	Parameter g bound to: 96'b000000101111101011110000100000000000000000000000000000000000000000000000000000000000000000000001 
	Parameter reset_period_us bound to: 100 - type: integer 
INFO: [Synth 8-3491] module 'reset_generator' declared at 'D:/Entertaiment/Programy/VHDL/VHDL/2008FCPU/2008FCPU.srcs/sources_1/imports/forth-cpu-master/util.vhd:2845' bound to instance 'system_reset' of component 'reset_generator' [D:/Entertaiment/Programy/VHDL/VHDL/2008FCPU/2008FCPU.srcs/sources_1/imports/forth-cpu-master/top.vhd:212]
INFO: [Synth 8-638] synthesizing module 'reset_generator' [D:/Entertaiment/Programy/VHDL/VHDL/2008FCPU/2008FCPU.srcs/sources_1/imports/forth-cpu-master/util.vhd:2852]
	Parameter g bound to: 96'b000000101111101011110000100000000000000000000000000000000000000000000000000000000000000000000001 
	Parameter reset_period_us bound to: 100 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'reset_generator' (3#1) [D:/Entertaiment/Programy/VHDL/VHDL/2008FCPU/2008FCPU.srcs/sources_1/imports/forth-cpu-master/util.vhd:2852]
INFO: [Synth 8-638] synthesizing module 'core' [D:/Entertaiment/Programy/VHDL/VHDL/2008FCPU/2008FCPU.srcs/sources_1/imports/forth-cpu-master/core.vhd:110]
	Parameter g bound to: 96'b000000101111101011110000100000000000000000000000000000000000000000000000000000000000000000000001 
	Parameter number_of_interrupts bound to: 8 - type: integer 
	Parameter g bound to: 96'b000000101111101011110000100000000000000000000000000000000000000000000000000000000000000000000001 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'rising_edge_detectors' declared at 'D:/Entertaiment/Programy/VHDL/VHDL/2008FCPU/2008FCPU.srcs/sources_1/imports/forth-cpu-master/util.vhd:1358' bound to instance 'edges' of component 'rising_edge_detectors' [D:/Entertaiment/Programy/VHDL/VHDL/2008FCPU/2008FCPU.srcs/sources_1/imports/forth-cpu-master/core.vhd:137]
INFO: [Synth 8-638] synthesizing module 'rising_edge_detectors' [D:/Entertaiment/Programy/VHDL/VHDL/2008FCPU/2008FCPU.srcs/sources_1/imports/forth-cpu-master/util.vhd:1367]
	Parameter g bound to: 96'b000000101111101011110000100000000000000000000000000000000000000000000000000000000000000000000001 
	Parameter N bound to: 8 - type: integer 
	Parameter g bound to: 96'b000000101111101011110000100000000000000000000000000000000000000000000000000000000000000000000001 
INFO: [Synth 8-3491] module 'rising_edge_detector' declared at 'D:/Entertaiment/Programy/VHDL/VHDL/2008FCPU/2008FCPU.srcs/sources_1/imports/forth-cpu-master/util.vhd:1279' bound to instance 'd_instance' of component 'rising_edge_detector' [D:/Entertaiment/Programy/VHDL/VHDL/2008FCPU/2008FCPU.srcs/sources_1/imports/forth-cpu-master/util.vhd:1370]
INFO: [Synth 8-638] synthesizing module 'rising_edge_detector' [D:/Entertaiment/Programy/VHDL/VHDL/2008FCPU/2008FCPU.srcs/sources_1/imports/forth-cpu-master/util.vhd:1288]
	Parameter g bound to: 96'b000000101111101011110000100000000000000000000000000000000000000000000000000000000000000000000001 
INFO: [Synth 8-256] done synthesizing module 'rising_edge_detector' (4#1) [D:/Entertaiment/Programy/VHDL/VHDL/2008FCPU/2008FCPU.srcs/sources_1/imports/forth-cpu-master/util.vhd:1288]
	Parameter g bound to: 96'b000000101111101011110000100000000000000000000000000000000000000000000000000000000000000000000001 
INFO: [Synth 8-3491] module 'rising_edge_detector' declared at 'D:/Entertaiment/Programy/VHDL/VHDL/2008FCPU/2008FCPU.srcs/sources_1/imports/forth-cpu-master/util.vhd:1279' bound to instance 'd_instance' of component 'rising_edge_detector' [D:/Entertaiment/Programy/VHDL/VHDL/2008FCPU/2008FCPU.srcs/sources_1/imports/forth-cpu-master/util.vhd:1370]
	Parameter g bound to: 96'b000000101111101011110000100000000000000000000000000000000000000000000000000000000000000000000001 
INFO: [Synth 8-3491] module 'rising_edge_detector' declared at 'D:/Entertaiment/Programy/VHDL/VHDL/2008FCPU/2008FCPU.srcs/sources_1/imports/forth-cpu-master/util.vhd:1279' bound to instance 'd_instance' of component 'rising_edge_detector' [D:/Entertaiment/Programy/VHDL/VHDL/2008FCPU/2008FCPU.srcs/sources_1/imports/forth-cpu-master/util.vhd:1370]
	Parameter g bound to: 96'b000000101111101011110000100000000000000000000000000000000000000000000000000000000000000000000001 
INFO: [Synth 8-3491] module 'rising_edge_detector' declared at 'D:/Entertaiment/Programy/VHDL/VHDL/2008FCPU/2008FCPU.srcs/sources_1/imports/forth-cpu-master/util.vhd:1279' bound to instance 'd_instance' of component 'rising_edge_detector' [D:/Entertaiment/Programy/VHDL/VHDL/2008FCPU/2008FCPU.srcs/sources_1/imports/forth-cpu-master/util.vhd:1370]
	Parameter g bound to: 96'b000000101111101011110000100000000000000000000000000000000000000000000000000000000000000000000001 
INFO: [Synth 8-3491] module 'rising_edge_detector' declared at 'D:/Entertaiment/Programy/VHDL/VHDL/2008FCPU/2008FCPU.srcs/sources_1/imports/forth-cpu-master/util.vhd:1279' bound to instance 'd_instance' of component 'rising_edge_detector' [D:/Entertaiment/Programy/VHDL/VHDL/2008FCPU/2008FCPU.srcs/sources_1/imports/forth-cpu-master/util.vhd:1370]
	Parameter g bound to: 96'b000000101111101011110000100000000000000000000000000000000000000000000000000000000000000000000001 
INFO: [Synth 8-3491] module 'rising_edge_detector' declared at 'D:/Entertaiment/Programy/VHDL/VHDL/2008FCPU/2008FCPU.srcs/sources_1/imports/forth-cpu-master/util.vhd:1279' bound to instance 'd_instance' of component 'rising_edge_detector' [D:/Entertaiment/Programy/VHDL/VHDL/2008FCPU/2008FCPU.srcs/sources_1/imports/forth-cpu-master/util.vhd:1370]
	Parameter g bound to: 96'b000000101111101011110000100000000000000000000000000000000000000000000000000000000000000000000001 
INFO: [Synth 8-3491] module 'rising_edge_detector' declared at 'D:/Entertaiment/Programy/VHDL/VHDL/2008FCPU/2008FCPU.srcs/sources_1/imports/forth-cpu-master/util.vhd:1279' bound to instance 'd_instance' of component 'rising_edge_detector' [D:/Entertaiment/Programy/VHDL/VHDL/2008FCPU/2008FCPU.srcs/sources_1/imports/forth-cpu-master/util.vhd:1370]
	Parameter g bound to: 96'b000000101111101011110000100000000000000000000000000000000000000000000000000000000000000000000001 
INFO: [Synth 8-3491] module 'rising_edge_detector' declared at 'D:/Entertaiment/Programy/VHDL/VHDL/2008FCPU/2008FCPU.srcs/sources_1/imports/forth-cpu-master/util.vhd:1279' bound to instance 'd_instance' of component 'rising_edge_detector' [D:/Entertaiment/Programy/VHDL/VHDL/2008FCPU/2008FCPU.srcs/sources_1/imports/forth-cpu-master/util.vhd:1370]
INFO: [Synth 8-256] done synthesizing module 'rising_edge_detectors' (5#1) [D:/Entertaiment/Programy/VHDL/VHDL/2008FCPU/2008FCPU.srcs/sources_1/imports/forth-cpu-master/util.vhd:1367]
	Parameter g bound to: 96'b000000101111101011110000100000000000000000000000000000000000000000000000000000000000000000000001 
	Parameter number_of_interrupts bound to: 8 - type: integer 
	Parameter lowest_interrupt_first bound to: 1 - type: bool 
INFO: [Synth 8-3491] module 'interrupt_request_handler' declared at 'D:/Entertaiment/Programy/VHDL/VHDL/2008FCPU/2008FCPU.srcs/sources_1/imports/forth-cpu-master/core.vhd:241' bound to instance 'irqh_0' of component 'interrupt_request_handler' [D:/Entertaiment/Programy/VHDL/VHDL/2008FCPU/2008FCPU.srcs/sources_1/imports/forth-cpu-master/core.vhd:147]
INFO: [Synth 8-638] synthesizing module 'interrupt_request_handler' [D:/Entertaiment/Programy/VHDL/VHDL/2008FCPU/2008FCPU.srcs/sources_1/imports/forth-cpu-master/core.vhd:260]
	Parameter g bound to: 96'b000000101111101011110000100000000000000000000000000000000000000000000000000000000000000000000001 
	Parameter number_of_interrupts bound to: 8 - type: integer 
	Parameter lowest_interrupt_first bound to: 1 - type: bool 
INFO: [Synth 8-638] synthesizing module '\reg ' [D:/Entertaiment/Programy/VHDL/VHDL/2008FCPU/2008FCPU.srcs/sources_1/imports/forth-cpu-master/util.vhd:1061]
	Parameter g bound to: 96'b000000101111101011110000100000000000000000000000000000000000000000000000000000000000000000000001 
	Parameter N bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module '\reg ' (6#1) [D:/Entertaiment/Programy/VHDL/VHDL/2008FCPU/2008FCPU.srcs/sources_1/imports/forth-cpu-master/util.vhd:1061]
INFO: [Synth 8-638] synthesizing module 'reg__parameterized0' [D:/Entertaiment/Programy/VHDL/VHDL/2008FCPU/2008FCPU.srcs/sources_1/imports/forth-cpu-master/util.vhd:1061]
	Parameter g bound to: 96'b000000101111101011110000100000000000000000000000000000000000000000000000000000000000000000000001 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'reg__parameterized0' (6#1) [D:/Entertaiment/Programy/VHDL/VHDL/2008FCPU/2008FCPU.srcs/sources_1/imports/forth-cpu-master/util.vhd:1061]
INFO: [Synth 8-256] done synthesizing module 'interrupt_request_handler' (7#1) [D:/Entertaiment/Programy/VHDL/VHDL/2008FCPU/2008FCPU.srcs/sources_1/imports/forth-cpu-master/core.vhd:260]
	Parameter asynchronous_reset bound to: 1 - type: bool 
	Parameter delay bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter cpu_id bound to: 16'b0000011001100110 
	Parameter interrupt_address_length bound to: 3 - type: integer 
	Parameter start_address bound to: 0 - type: integer 
	Parameter stack_size_log2 bound to: 6 - type: integer 
	Parameter use_interrupts bound to: 1 - type: bool 
INFO: [Synth 8-3491] module 'h2' declared at 'D:/Entertaiment/Programy/VHDL/VHDL/2008FCPU/2008FCPU.srcs/sources_1/imports/forth-cpu-master/h2.vhd:69' bound to instance 'h2_0' of component 'h2' [D:/Entertaiment/Programy/VHDL/VHDL/2008FCPU/2008FCPU.srcs/sources_1/imports/forth-cpu-master/core.vhd:162]
INFO: [Synth 8-638] synthesizing module 'h2' [D:/Entertaiment/Programy/VHDL/VHDL/2008FCPU/2008FCPU.srcs/sources_1/imports/forth-cpu-master/h2.vhd:106]
	Parameter asynchronous_reset bound to: 1 - type: bool 
	Parameter delay bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter cpu_id bound to: 16'b0000011001100110 
	Parameter interrupt_address_length bound to: 3 - type: integer 
	Parameter start_address bound to: 0 - type: integer 
	Parameter stack_size_log2 bound to: 6 - type: integer 
	Parameter use_interrupts bound to: 1 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'h2' (8#1) [D:/Entertaiment/Programy/VHDL/VHDL/2008FCPU/2008FCPU.srcs/sources_1/imports/forth-cpu-master/h2.vhd:106]
INFO: [Synth 8-638] synthesizing module 'dual_port_block_ram' [D:/Entertaiment/Programy/VHDL/VHDL/2008FCPU/2008FCPU.srcs/sources_1/imports/forth-cpu-master/util.vhd:2089]
	Parameter g bound to: 96'b000000101111101011110000100000000000000000000000000000000000000000000000000000000000000000000001 
	Parameter addr_length bound to: 13 - type: integer 
	Parameter data_length bound to: 16 - type: integer 
	Parameter file_name bound to: h2.bin - type: string 
	Parameter file_type bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'dual_port_block_ram' (9#1) [D:/Entertaiment/Programy/VHDL/VHDL/2008FCPU/2008FCPU.srcs/sources_1/imports/forth-cpu-master/util.vhd:2089]
INFO: [Synth 8-256] done synthesizing module 'core' (10#1) [D:/Entertaiment/Programy/VHDL/VHDL/2008FCPU/2008FCPU.srcs/sources_1/imports/forth-cpu-master/core.vhd:110]
	Parameter g bound to: 96'b000000101111101011110000100000000000000000000000000000000000000000000000000000000000000000000001 
	Parameter baud bound to: 115200 - type: integer 
	Parameter format bound to: 8'b10000100 
	Parameter use_fifo bound to: 1 - type: bool 
INFO: [Synth 8-3491] module 'uart_top' declared at 'D:/Entertaiment/Programy/VHDL/VHDL/2008FCPU/2008FCPU.srcs/sources_1/imports/forth-cpu-master/uart.vhd:186' bound to instance 'uart_fifo_0' of component 'uart_top' [D:/Entertaiment/Programy/VHDL/VHDL/2008FCPU/2008FCPU.srcs/sources_1/imports/forth-cpu-master/top.vhd:382]
INFO: [Synth 8-638] synthesizing module 'uart_top' [D:/Entertaiment/Programy/VHDL/VHDL/2008FCPU/2008FCPU.srcs/sources_1/imports/forth-cpu-master/uart.vhd:214]
	Parameter g bound to: 96'b000000101111101011110000100000000000000000000000000000000000000000000000000000000000000000000001 
	Parameter baud bound to: 115200 - type: integer 
	Parameter format bound to: 8'b10000100 
	Parameter use_fifo bound to: 1 - type: bool 
	Parameter g bound to: 96'b000000101111101011110000100000000000000000000000000000000000000000000000000000000000000000000001 
	Parameter baud bound to: 115200 - type: integer 
	Parameter format bound to: 8'b10000100 
INFO: [Synth 8-3491] module 'uart_core' declared at 'D:/Entertaiment/Programy/VHDL/VHDL/2008FCPU/2008FCPU.srcs/sources_1/imports/forth-cpu-master/uart.vhd:292' bound to instance 'uart_core_0' of component 'uart_core' [D:/Entertaiment/Programy/VHDL/VHDL/2008FCPU/2008FCPU.srcs/sources_1/imports/forth-cpu-master/uart.vhd:222]
INFO: [Synth 8-638] synthesizing module 'uart_core' [D:/Entertaiment/Programy/VHDL/VHDL/2008FCPU/2008FCPU.srcs/sources_1/imports/forth-cpu-master/uart.vhd:318]
	Parameter g bound to: 96'b000000101111101011110000100000000000000000000000000000000000000000000000000000000000000000000001 
	Parameter baud bound to: 115200 - type: integer 
	Parameter format bound to: 8'b10000100 
	Parameter g bound to: 96'b000000101111101011110000100000000000000000000000000000000000000000000000000000000000000000000001 
	Parameter init bound to: 32'sb00000000000000000000000000001101 
	Parameter N bound to: 16 - type: integer 
	Parameter D bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'uart_baud' declared at 'D:/Entertaiment/Programy/VHDL/VHDL/2008FCPU/2008FCPU.srcs/sources_1/imports/forth-cpu-master/uart.vhd:430' bound to instance 'baud_tx' of component 'uart_baud' [D:/Entertaiment/Programy/VHDL/VHDL/2008FCPU/2008FCPU.srcs/sources_1/imports/forth-cpu-master/uart.vhd:368]
INFO: [Synth 8-638] synthesizing module 'uart_baud' [D:/Entertaiment/Programy/VHDL/VHDL/2008FCPU/2008FCPU.srcs/sources_1/imports/forth-cpu-master/uart.vhd:444]
	Parameter g bound to: 96'b000000101111101011110000100000000000000000000000000000000000000000000000000000000000000000000001 
	Parameter init bound to: 32'sb00000000000000000000000000001101 
	Parameter N bound to: 16 - type: integer 
	Parameter D bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'uart_baud' (11#1) [D:/Entertaiment/Programy/VHDL/VHDL/2008FCPU/2008FCPU.srcs/sources_1/imports/forth-cpu-master/uart.vhd:444]
	Parameter g bound to: 96'b000000101111101011110000100000000000000000000000000000000000000000000000000000000000000000000001 
	Parameter init bound to: 32'sb00000000000000000000000000001100 
	Parameter N bound to: 16 - type: integer 
	Parameter D bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'uart_baud' declared at 'D:/Entertaiment/Programy/VHDL/VHDL/2008FCPU/2008FCPU.srcs/sources_1/imports/forth-cpu-master/uart.vhd:430' bound to instance 'baud_rx' of component 'uart_baud' [D:/Entertaiment/Programy/VHDL/VHDL/2008FCPU/2008FCPU.srcs/sources_1/imports/forth-cpu-master/uart.vhd:379]
INFO: [Synth 8-638] synthesizing module 'uart_baud__parameterized1' [D:/Entertaiment/Programy/VHDL/VHDL/2008FCPU/2008FCPU.srcs/sources_1/imports/forth-cpu-master/uart.vhd:444]
	Parameter g bound to: 96'b000000101111101011110000100000000000000000000000000000000000000000000000000000000000000000000001 
	Parameter init bound to: 32'sb00000000000000000000000000001100 
	Parameter N bound to: 16 - type: integer 
	Parameter D bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'uart_baud__parameterized1' (11#1) [D:/Entertaiment/Programy/VHDL/VHDL/2008FCPU/2008FCPU.srcs/sources_1/imports/forth-cpu-master/uart.vhd:444]
	Parameter g bound to: 96'b000000101111101011110000100000000000000000000000000000000000000000000000000000000000000000000001 
	Parameter N bound to: 8 - type: integer 
	Parameter format bound to: 8'b10000100 
INFO: [Synth 8-3491] module 'uart_tx' declared at 'D:/Entertaiment/Programy/VHDL/VHDL/2008FCPU/2008FCPU.srcs/sources_1/imports/forth-cpu-master/uart.vhd:693' bound to instance 'tx_0' of component 'uart_tx' [D:/Entertaiment/Programy/VHDL/VHDL/2008FCPU/2008FCPU.srcs/sources_1/imports/forth-cpu-master/uart.vhd:389]
INFO: [Synth 8-638] synthesizing module 'uart_tx' [D:/Entertaiment/Programy/VHDL/VHDL/2008FCPU/2008FCPU.srcs/sources_1/imports/forth-cpu-master/uart.vhd:708]
	Parameter g bound to: 96'b000000101111101011110000100000000000000000000000000000000000000000000000000000000000000000000001 
	Parameter N bound to: 8 - type: integer 
	Parameter format bound to: 8'b10000100 
INFO: [Synth 8-256] done synthesizing module 'uart_tx' (12#1) [D:/Entertaiment/Programy/VHDL/VHDL/2008FCPU/2008FCPU.srcs/sources_1/imports/forth-cpu-master/uart.vhd:708]
	Parameter g bound to: 96'b000000101111101011110000100000000000000000000000000000000000000000000000000000000000000000000001 
	Parameter N bound to: 8 - type: integer 
	Parameter D bound to: 3 - type: integer 
	Parameter format bound to: 8'b10000100 
INFO: [Synth 8-3491] module 'uart_rx' declared at 'D:/Entertaiment/Programy/VHDL/VHDL/2008FCPU/2008FCPU.srcs/sources_1/imports/forth-cpu-master/uart.vhd:517' bound to instance 'rx_0' of component 'uart_rx' [D:/Entertaiment/Programy/VHDL/VHDL/2008FCPU/2008FCPU.srcs/sources_1/imports/forth-cpu-master/uart.vhd:404]
INFO: [Synth 8-638] synthesizing module 'uart_rx' [D:/Entertaiment/Programy/VHDL/VHDL/2008FCPU/2008FCPU.srcs/sources_1/imports/forth-cpu-master/uart.vhd:536]
	Parameter g bound to: 96'b000000101111101011110000100000000000000000000000000000000000000000000000000000000000000000000001 
	Parameter N bound to: 8 - type: integer 
	Parameter D bound to: 3 - type: integer 
	Parameter format bound to: 8'b10000100 
INFO: [Synth 8-256] done synthesizing module 'uart_rx' (13#1) [D:/Entertaiment/Programy/VHDL/VHDL/2008FCPU/2008FCPU.srcs/sources_1/imports/forth-cpu-master/uart.vhd:536]
WARNING: [Synth 8-6014] Unused sequential element do_c_reg was removed.  [D:/Entertaiment/Programy/VHDL/VHDL/2008FCPU/2008FCPU.srcs/sources_1/imports/forth-cpu-master/uart.vhd:338]
INFO: [Synth 8-256] done synthesizing module 'uart_core' (14#1) [D:/Entertaiment/Programy/VHDL/VHDL/2008FCPU/2008FCPU.srcs/sources_1/imports/forth-cpu-master/uart.vhd:318]
	Parameter g bound to: 96'b000000101111101011110000100000000000000000000000000000000000000000000000000000000000000000000001 
	Parameter data_width bound to: 8 - type: integer 
	Parameter fifo_depth bound to: 8 - type: integer 
	Parameter read_first bound to: 1 - type: bool 
INFO: [Synth 8-3491] module 'fifo' declared at 'D:/Entertaiment/Programy/VHDL/VHDL/2008FCPU/2008FCPU.srcs/sources_1/imports/forth-cpu-master/util.vhd:1493' bound to instance 'uart_fifo_tx_0' of component 'fifo' [D:/Entertaiment/Programy/VHDL/VHDL/2008FCPU/2008FCPU.srcs/sources_1/imports/forth-cpu-master/uart.vhd:259]
INFO: [Synth 8-638] synthesizing module 'fifo' [D:/Entertaiment/Programy/VHDL/VHDL/2008FCPU/2008FCPU.srcs/sources_1/imports/forth-cpu-master/util.vhd:1511]
	Parameter g bound to: 96'b000000101111101011110000100000000000000000000000000000000000000000000000000000000000000000000001 
	Parameter data_width bound to: 8 - type: integer 
	Parameter fifo_depth bound to: 8 - type: integer 
	Parameter read_first bound to: 1 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'fifo' (15#1) [D:/Entertaiment/Programy/VHDL/VHDL/2008FCPU/2008FCPU.srcs/sources_1/imports/forth-cpu-master/util.vhd:1511]
	Parameter g bound to: 96'b000000101111101011110000100000000000000000000000000000000000000000000000000000000000000000000001 
	Parameter data_width bound to: 8 - type: integer 
	Parameter fifo_depth bound to: 8 - type: integer 
	Parameter read_first bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'fifo' declared at 'D:/Entertaiment/Programy/VHDL/VHDL/2008FCPU/2008FCPU.srcs/sources_1/imports/forth-cpu-master/util.vhd:1493' bound to instance 'uart_fifo_rx_0' of component 'fifo' [D:/Entertaiment/Programy/VHDL/VHDL/2008FCPU/2008FCPU.srcs/sources_1/imports/forth-cpu-master/uart.vhd:272]
INFO: [Synth 8-638] synthesizing module 'fifo__parameterized1' [D:/Entertaiment/Programy/VHDL/VHDL/2008FCPU/2008FCPU.srcs/sources_1/imports/forth-cpu-master/util.vhd:1511]
	Parameter g bound to: 96'b000000101111101011110000100000000000000000000000000000000000000000000000000000000000000000000001 
	Parameter data_width bound to: 8 - type: integer 
	Parameter fifo_depth bound to: 8 - type: integer 
	Parameter read_first bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'fifo__parameterized1' (15#1) [D:/Entertaiment/Programy/VHDL/VHDL/2008FCPU/2008FCPU.srcs/sources_1/imports/forth-cpu-master/util.vhd:1511]
INFO: [Synth 8-256] done synthesizing module 'uart_top' (16#1) [D:/Entertaiment/Programy/VHDL/VHDL/2008FCPU/2008FCPU.srcs/sources_1/imports/forth-cpu-master/uart.vhd:214]
INFO: [Synth 8-638] synthesizing module 'timer' [D:/Entertaiment/Programy/VHDL/VHDL/2008FCPU/2008FCPU.srcs/sources_1/imports/forth-cpu-master/timer.vhd:43]
	Parameter g bound to: 96'b000000101111101011110000100000000000000000000000000000000000000000000000000000000000000000000001 
	Parameter timer_length bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'timer' (17#1) [D:/Entertaiment/Programy/VHDL/VHDL/2008FCPU/2008FCPU.srcs/sources_1/imports/forth-cpu-master/timer.vhd:43]
INFO: [Synth 8-638] synthesizing module 'led_indicator' [D:/Entertaiment/Programy/VHDL/VHDL/2008FCPU/2008FCPU.srcs/sources_1/new/led_indicator.vhd:46]
	Parameter g bound to: 96'b000000101111101011110000100000000000000000000000000000000000000000000000000000000000000000000001 
	Parameter use_bcd_not_hex bound to: 0 - type: bool 
	Parameter refresh_rate_us bound to: 250000 - type: integer 
	Parameter number_of_led_displays bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'timer_us' [D:/Entertaiment/Programy/VHDL/VHDL/2008FCPU/2008FCPU.srcs/sources_1/imports/forth-cpu-master/util.vhd:1208]
	Parameter g bound to: 96'b000000101111101011110000100000000000000000000000000000000000000000000000000000000000000000000001 
	Parameter timer_period_us bound to: 250000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'timer_us' (18#1) [D:/Entertaiment/Programy/VHDL/VHDL/2008FCPU/2008FCPU.srcs/sources_1/imports/forth-cpu-master/util.vhd:1208]
INFO: [Synth 8-256] done synthesizing module 'led_indicator' (19#1) [D:/Entertaiment/Programy/VHDL/VHDL/2008FCPU/2008FCPU.srcs/sources_1/new/led_indicator.vhd:46]
	Parameter g bound to: 96'b000000101111101011110000100000000000000000000000000000000000000000000000000000000000000000000001 
	Parameter N bound to: 5 - type: integer 
	Parameter timer_period_us bound to: 20000 - type: integer 
INFO: [Synth 8-3491] module 'debounce_block_us' declared at 'D:/Entertaiment/Programy/VHDL/VHDL/2008FCPU/2008FCPU.srcs/sources_1/imports/forth-cpu-master/util.vhd:2751' bound to instance 'button_debouncer' of component 'debounce_block_us' [D:/Entertaiment/Programy/VHDL/VHDL/2008FCPU/2008FCPU.srcs/sources_1/imports/forth-cpu-master/top.vhd:511]
INFO: [Synth 8-638] synthesizing module 'debounce_block_us' [D:/Entertaiment/Programy/VHDL/VHDL/2008FCPU/2008FCPU.srcs/sources_1/imports/forth-cpu-master/util.vhd:2759]
	Parameter g bound to: 96'b000000101111101011110000100000000000000000000000000000000000000000000000000000000000000000000001 
	Parameter N bound to: 5 - type: integer 
	Parameter timer_period_us bound to: 20000 - type: integer 
	Parameter g bound to: 96'b000000101111101011110000100000000000000000000000000000000000000000000000000000000000000000000001 
	Parameter timer_period_us bound to: 20000 - type: integer 
INFO: [Synth 8-3491] module 'debounce_us' declared at 'D:/Entertaiment/Programy/VHDL/VHDL/2008FCPU/2008FCPU.srcs/sources_1/imports/forth-cpu-master/util.vhd:2672' bound to instance 'd_instance' of component 'debounce_us' [D:/Entertaiment/Programy/VHDL/VHDL/2008FCPU/2008FCPU.srcs/sources_1/imports/forth-cpu-master/util.vhd:2762]
INFO: [Synth 8-638] synthesizing module 'debounce_us' [D:/Entertaiment/Programy/VHDL/VHDL/2008FCPU/2008FCPU.srcs/sources_1/imports/forth-cpu-master/util.vhd:2680]
	Parameter g bound to: 96'b000000101111101011110000100000000000000000000000000000000000000000000000000000000000000000000001 
	Parameter timer_period_us bound to: 20000 - type: integer 
	Parameter g bound to: 96'b000000101111101011110000100000000000000000000000000000000000000000000000000000000000000000000001 
	Parameter timer_period_us bound to: 20000 - type: integer 
INFO: [Synth 8-3491] module 'timer_us' declared at 'D:/Entertaiment/Programy/VHDL/VHDL/2008FCPU/2008FCPU.srcs/sources_1/imports/forth-cpu-master/util.vhd:1200' bound to instance 'timer' of component 'timer_us' [D:/Entertaiment/Programy/VHDL/VHDL/2008FCPU/2008FCPU.srcs/sources_1/imports/forth-cpu-master/util.vhd:2684]
INFO: [Synth 8-638] synthesizing module 'timer_us__parameterized1' [D:/Entertaiment/Programy/VHDL/VHDL/2008FCPU/2008FCPU.srcs/sources_1/imports/forth-cpu-master/util.vhd:1208]
	Parameter g bound to: 96'b000000101111101011110000100000000000000000000000000000000000000000000000000000000000000000000001 
	Parameter timer_period_us bound to: 20000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'timer_us__parameterized1' (19#1) [D:/Entertaiment/Programy/VHDL/VHDL/2008FCPU/2008FCPU.srcs/sources_1/imports/forth-cpu-master/util.vhd:1208]
INFO: [Synth 8-256] done synthesizing module 'debounce_us' (20#1) [D:/Entertaiment/Programy/VHDL/VHDL/2008FCPU/2008FCPU.srcs/sources_1/imports/forth-cpu-master/util.vhd:2680]
	Parameter g bound to: 96'b000000101111101011110000100000000000000000000000000000000000000000000000000000000000000000000001 
	Parameter timer_period_us bound to: 20000 - type: integer 
INFO: [Synth 8-3491] module 'debounce_us' declared at 'D:/Entertaiment/Programy/VHDL/VHDL/2008FCPU/2008FCPU.srcs/sources_1/imports/forth-cpu-master/util.vhd:2672' bound to instance 'd_instance' of component 'debounce_us' [D:/Entertaiment/Programy/VHDL/VHDL/2008FCPU/2008FCPU.srcs/sources_1/imports/forth-cpu-master/util.vhd:2762]
	Parameter g bound to: 96'b000000101111101011110000100000000000000000000000000000000000000000000000000000000000000000000001 
	Parameter timer_period_us bound to: 20000 - type: integer 
INFO: [Synth 8-3491] module 'debounce_us' declared at 'D:/Entertaiment/Programy/VHDL/VHDL/2008FCPU/2008FCPU.srcs/sources_1/imports/forth-cpu-master/util.vhd:2672' bound to instance 'd_instance' of component 'debounce_us' [D:/Entertaiment/Programy/VHDL/VHDL/2008FCPU/2008FCPU.srcs/sources_1/imports/forth-cpu-master/util.vhd:2762]
	Parameter g bound to: 96'b000000101111101011110000100000000000000000000000000000000000000000000000000000000000000000000001 
	Parameter timer_period_us bound to: 20000 - type: integer 
INFO: [Synth 8-3491] module 'debounce_us' declared at 'D:/Entertaiment/Programy/VHDL/VHDL/2008FCPU/2008FCPU.srcs/sources_1/imports/forth-cpu-master/util.vhd:2672' bound to instance 'd_instance' of component 'debounce_us' [D:/Entertaiment/Programy/VHDL/VHDL/2008FCPU/2008FCPU.srcs/sources_1/imports/forth-cpu-master/util.vhd:2762]
	Parameter g bound to: 96'b000000101111101011110000100000000000000000000000000000000000000000000000000000000000000000000001 
	Parameter timer_period_us bound to: 20000 - type: integer 
INFO: [Synth 8-3491] module 'debounce_us' declared at 'D:/Entertaiment/Programy/VHDL/VHDL/2008FCPU/2008FCPU.srcs/sources_1/imports/forth-cpu-master/util.vhd:2672' bound to instance 'd_instance' of component 'debounce_us' [D:/Entertaiment/Programy/VHDL/VHDL/2008FCPU/2008FCPU.srcs/sources_1/imports/forth-cpu-master/util.vhd:2762]
INFO: [Synth 8-256] done synthesizing module 'debounce_block_us' (21#1) [D:/Entertaiment/Programy/VHDL/VHDL/2008FCPU/2008FCPU.srcs/sources_1/imports/forth-cpu-master/util.vhd:2759]
	Parameter g bound to: 96'b000000101111101011110000100000000000000000000000000000000000000000000000000000000000000000000001 
	Parameter N bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'state_block_changed' declared at 'D:/Entertaiment/Programy/VHDL/VHDL/2008FCPU/2008FCPU.srcs/sources_1/imports/forth-cpu-master/util.vhd:2818' bound to instance 'state_changed' of component 'state_block_changed' [D:/Entertaiment/Programy/VHDL/VHDL/2008FCPU/2008FCPU.srcs/sources_1/imports/forth-cpu-master/top.vhd:530]
INFO: [Synth 8-638] synthesizing module 'state_block_changed' [D:/Entertaiment/Programy/VHDL/VHDL/2008FCPU/2008FCPU.srcs/sources_1/imports/forth-cpu-master/util.vhd:2827]
	Parameter g bound to: 96'b000000101111101011110000100000000000000000000000000000000000000000000000000000000000000000000001 
	Parameter N bound to: 5 - type: integer 
	Parameter g bound to: 96'b000000101111101011110000100000000000000000000000000000000000000000000000000000000000000000000001 
INFO: [Synth 8-3491] module 'state_changed' declared at 'D:/Entertaiment/Programy/VHDL/VHDL/2008FCPU/2008FCPU.srcs/sources_1/imports/forth-cpu-master/util.vhd:2776' bound to instance 'd_instance' of component 'state_changed' [D:/Entertaiment/Programy/VHDL/VHDL/2008FCPU/2008FCPU.srcs/sources_1/imports/forth-cpu-master/util.vhd:2830]
INFO: [Synth 8-638] synthesizing module 'state_changed' [D:/Entertaiment/Programy/VHDL/VHDL/2008FCPU/2008FCPU.srcs/sources_1/imports/forth-cpu-master/util.vhd:2785]
	Parameter g bound to: 96'b000000101111101011110000100000000000000000000000000000000000000000000000000000000000000000000001 
INFO: [Synth 8-256] done synthesizing module 'state_changed' (22#1) [D:/Entertaiment/Programy/VHDL/VHDL/2008FCPU/2008FCPU.srcs/sources_1/imports/forth-cpu-master/util.vhd:2785]
	Parameter g bound to: 96'b000000101111101011110000100000000000000000000000000000000000000000000000000000000000000000000001 
INFO: [Synth 8-3491] module 'state_changed' declared at 'D:/Entertaiment/Programy/VHDL/VHDL/2008FCPU/2008FCPU.srcs/sources_1/imports/forth-cpu-master/util.vhd:2776' bound to instance 'd_instance' of component 'state_changed' [D:/Entertaiment/Programy/VHDL/VHDL/2008FCPU/2008FCPU.srcs/sources_1/imports/forth-cpu-master/util.vhd:2830]
	Parameter g bound to: 96'b000000101111101011110000100000000000000000000000000000000000000000000000000000000000000000000001 
INFO: [Synth 8-3491] module 'state_changed' declared at 'D:/Entertaiment/Programy/VHDL/VHDL/2008FCPU/2008FCPU.srcs/sources_1/imports/forth-cpu-master/util.vhd:2776' bound to instance 'd_instance' of component 'state_changed' [D:/Entertaiment/Programy/VHDL/VHDL/2008FCPU/2008FCPU.srcs/sources_1/imports/forth-cpu-master/util.vhd:2830]
	Parameter g bound to: 96'b000000101111101011110000100000000000000000000000000000000000000000000000000000000000000000000001 
INFO: [Synth 8-3491] module 'state_changed' declared at 'D:/Entertaiment/Programy/VHDL/VHDL/2008FCPU/2008FCPU.srcs/sources_1/imports/forth-cpu-master/util.vhd:2776' bound to instance 'd_instance' of component 'state_changed' [D:/Entertaiment/Programy/VHDL/VHDL/2008FCPU/2008FCPU.srcs/sources_1/imports/forth-cpu-master/util.vhd:2830]
	Parameter g bound to: 96'b000000101111101011110000100000000000000000000000000000000000000000000000000000000000000000000001 
INFO: [Synth 8-3491] module 'state_changed' declared at 'D:/Entertaiment/Programy/VHDL/VHDL/2008FCPU/2008FCPU.srcs/sources_1/imports/forth-cpu-master/util.vhd:2776' bound to instance 'd_instance' of component 'state_changed' [D:/Entertaiment/Programy/VHDL/VHDL/2008FCPU/2008FCPU.srcs/sources_1/imports/forth-cpu-master/util.vhd:2830]
INFO: [Synth 8-256] done synthesizing module 'state_block_changed' (23#1) [D:/Entertaiment/Programy/VHDL/VHDL/2008FCPU/2008FCPU.srcs/sources_1/imports/forth-cpu-master/util.vhd:2827]
	Parameter g bound to: 96'b000000101111101011110000100000000000000000000000000000000000000000000000000000000000000000000001 
	Parameter N bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'reg' declared at 'D:/Entertaiment/Programy/VHDL/VHDL/2008FCPU/2008FCPU.srcs/sources_1/imports/forth-cpu-master/util.vhd:1051' bound to instance 'state_changed_reg' of component 'reg' [D:/Entertaiment/Programy/VHDL/VHDL/2008FCPU/2008FCPU.srcs/sources_1/imports/forth-cpu-master/top.vhd:544]
INFO: [Synth 8-638] synthesizing module 'reg__parameterized2' [D:/Entertaiment/Programy/VHDL/VHDL/2008FCPU/2008FCPU.srcs/sources_1/imports/forth-cpu-master/util.vhd:1061]
	Parameter g bound to: 96'b000000101111101011110000100000000000000000000000000000000000000000000000000000000000000000000001 
	Parameter N bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'reg__parameterized2' (23#1) [D:/Entertaiment/Programy/VHDL/VHDL/2008FCPU/2008FCPU.srcs/sources_1/imports/forth-cpu-master/util.vhd:1061]
	Parameter g bound to: 96'b000000101111101011110000100000000000000000000000000000000000000000000000000000000000000000000001 
	Parameter N bound to: 8 - type: integer 
	Parameter timer_period_us bound to: 20000 - type: integer 
INFO: [Synth 8-3491] module 'debounce_block_us' declared at 'D:/Entertaiment/Programy/VHDL/VHDL/2008FCPU/2008FCPU.srcs/sources_1/imports/forth-cpu-master/util.vhd:2751' bound to instance 'sw_debouncer' of component 'debounce_block_us' [D:/Entertaiment/Programy/VHDL/VHDL/2008FCPU/2008FCPU.srcs/sources_1/imports/forth-cpu-master/top.vhd:557]
INFO: [Synth 8-638] synthesizing module 'debounce_block_us__parameterized1' [D:/Entertaiment/Programy/VHDL/VHDL/2008FCPU/2008FCPU.srcs/sources_1/imports/forth-cpu-master/util.vhd:2759]
	Parameter g bound to: 96'b000000101111101011110000100000000000000000000000000000000000000000000000000000000000000000000001 
	Parameter N bound to: 8 - type: integer 
	Parameter timer_period_us bound to: 20000 - type: integer 
	Parameter g bound to: 96'b000000101111101011110000100000000000000000000000000000000000000000000000000000000000000000000001 
	Parameter timer_period_us bound to: 20000 - type: integer 
INFO: [Synth 8-3491] module 'debounce_us' declared at 'D:/Entertaiment/Programy/VHDL/VHDL/2008FCPU/2008FCPU.srcs/sources_1/imports/forth-cpu-master/util.vhd:2672' bound to instance 'd_instance' of component 'debounce_us' [D:/Entertaiment/Programy/VHDL/VHDL/2008FCPU/2008FCPU.srcs/sources_1/imports/forth-cpu-master/util.vhd:2762]
	Parameter g bound to: 96'b000000101111101011110000100000000000000000000000000000000000000000000000000000000000000000000001 
	Parameter timer_period_us bound to: 20000 - type: integer 
INFO: [Synth 8-3491] module 'debounce_us' declared at 'D:/Entertaiment/Programy/VHDL/VHDL/2008FCPU/2008FCPU.srcs/sources_1/imports/forth-cpu-master/util.vhd:2672' bound to instance 'd_instance' of component 'debounce_us' [D:/Entertaiment/Programy/VHDL/VHDL/2008FCPU/2008FCPU.srcs/sources_1/imports/forth-cpu-master/util.vhd:2762]
	Parameter g bound to: 96'b000000101111101011110000100000000000000000000000000000000000000000000000000000000000000000000001 
	Parameter timer_period_us bound to: 20000 - type: integer 
INFO: [Synth 8-3491] module 'debounce_us' declared at 'D:/Entertaiment/Programy/VHDL/VHDL/2008FCPU/2008FCPU.srcs/sources_1/imports/forth-cpu-master/util.vhd:2672' bound to instance 'd_instance' of component 'debounce_us' [D:/Entertaiment/Programy/VHDL/VHDL/2008FCPU/2008FCPU.srcs/sources_1/imports/forth-cpu-master/util.vhd:2762]
	Parameter g bound to: 96'b000000101111101011110000100000000000000000000000000000000000000000000000000000000000000000000001 
	Parameter timer_period_us bound to: 20000 - type: integer 
INFO: [Synth 8-3491] module 'debounce_us' declared at 'D:/Entertaiment/Programy/VHDL/VHDL/2008FCPU/2008FCPU.srcs/sources_1/imports/forth-cpu-master/util.vhd:2672' bound to instance 'd_instance' of component 'debounce_us' [D:/Entertaiment/Programy/VHDL/VHDL/2008FCPU/2008FCPU.srcs/sources_1/imports/forth-cpu-master/util.vhd:2762]
	Parameter g bound to: 96'b000000101111101011110000100000000000000000000000000000000000000000000000000000000000000000000001 
	Parameter timer_period_us bound to: 20000 - type: integer 
INFO: [Synth 8-3491] module 'debounce_us' declared at 'D:/Entertaiment/Programy/VHDL/VHDL/2008FCPU/2008FCPU.srcs/sources_1/imports/forth-cpu-master/util.vhd:2672' bound to instance 'd_instance' of component 'debounce_us' [D:/Entertaiment/Programy/VHDL/VHDL/2008FCPU/2008FCPU.srcs/sources_1/imports/forth-cpu-master/util.vhd:2762]
	Parameter g bound to: 96'b000000101111101011110000100000000000000000000000000000000000000000000000000000000000000000000001 
	Parameter timer_period_us bound to: 20000 - type: integer 
INFO: [Synth 8-3491] module 'debounce_us' declared at 'D:/Entertaiment/Programy/VHDL/VHDL/2008FCPU/2008FCPU.srcs/sources_1/imports/forth-cpu-master/util.vhd:2672' bound to instance 'd_instance' of component 'debounce_us' [D:/Entertaiment/Programy/VHDL/VHDL/2008FCPU/2008FCPU.srcs/sources_1/imports/forth-cpu-master/util.vhd:2762]
	Parameter g bound to: 96'b000000101111101011110000100000000000000000000000000000000000000000000000000000000000000000000001 
	Parameter timer_period_us bound to: 20000 - type: integer 
INFO: [Synth 8-3491] module 'debounce_us' declared at 'D:/Entertaiment/Programy/VHDL/VHDL/2008FCPU/2008FCPU.srcs/sources_1/imports/forth-cpu-master/util.vhd:2672' bound to instance 'd_instance' of component 'debounce_us' [D:/Entertaiment/Programy/VHDL/VHDL/2008FCPU/2008FCPU.srcs/sources_1/imports/forth-cpu-master/util.vhd:2762]
	Parameter g bound to: 96'b000000101111101011110000100000000000000000000000000000000000000000000000000000000000000000000001 
	Parameter timer_period_us bound to: 20000 - type: integer 
INFO: [Synth 8-3491] module 'debounce_us' declared at 'D:/Entertaiment/Programy/VHDL/VHDL/2008FCPU/2008FCPU.srcs/sources_1/imports/forth-cpu-master/util.vhd:2672' bound to instance 'd_instance' of component 'debounce_us' [D:/Entertaiment/Programy/VHDL/VHDL/2008FCPU/2008FCPU.srcs/sources_1/imports/forth-cpu-master/util.vhd:2762]
INFO: [Synth 8-256] done synthesizing module 'debounce_block_us__parameterized1' (23#1) [D:/Entertaiment/Programy/VHDL/VHDL/2008FCPU/2008FCPU.srcs/sources_1/imports/forth-cpu-master/util.vhd:2759]
INFO: [Synth 8-638] synthesizing module 'ram_interface' [D:/Entertaiment/Programy/VHDL/VHDL/2008FCPU/2008FCPU.srcs/sources_1/imports/forth-cpu-master/ram.vhd:65]
	Parameter g bound to: 96'b000000101111101011110000100000000000000000000000000000000000000000000000000000000000000000000001 
INFO: [Synth 8-638] synthesizing module 'reg__parameterized3' [D:/Entertaiment/Programy/VHDL/VHDL/2008FCPU/2008FCPU.srcs/sources_1/imports/forth-cpu-master/util.vhd:1061]
	Parameter g bound to: 96'b000000101111101011110000100000000000000000000000000000000000000000000000000000000000000000000001 
	Parameter N bound to: 15 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'reg__parameterized3' (23#1) [D:/Entertaiment/Programy/VHDL/VHDL/2008FCPU/2008FCPU.srcs/sources_1/imports/forth-cpu-master/util.vhd:1061]
INFO: [Synth 8-638] synthesizing module 'reg__parameterized4' [D:/Entertaiment/Programy/VHDL/VHDL/2008FCPU/2008FCPU.srcs/sources_1/imports/forth-cpu-master/util.vhd:1061]
	Parameter g bound to: 96'b000000101111101011110000100000000000000000000000000000000000000000000000000000000000000000000001 
	Parameter N bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'reg__parameterized4' (23#1) [D:/Entertaiment/Programy/VHDL/VHDL/2008FCPU/2008FCPU.srcs/sources_1/imports/forth-cpu-master/util.vhd:1061]
INFO: [Synth 8-638] synthesizing module 'reg__parameterized5' [D:/Entertaiment/Programy/VHDL/VHDL/2008FCPU/2008FCPU.srcs/sources_1/imports/forth-cpu-master/util.vhd:1061]
	Parameter g bound to: 96'b000000101111101011110000100000000000000000000000000000000000000000000000000000000000000000000001 
	Parameter N bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'reg__parameterized5' (23#1) [D:/Entertaiment/Programy/VHDL/VHDL/2008FCPU/2008FCPU.srcs/sources_1/imports/forth-cpu-master/util.vhd:1061]
INFO: [Synth 8-638] synthesizing module 'reg__parameterized6' [D:/Entertaiment/Programy/VHDL/VHDL/2008FCPU/2008FCPU.srcs/sources_1/imports/forth-cpu-master/util.vhd:1061]
	Parameter g bound to: 96'b000000101111101011110000100000000000000000000000000000000000000000000000000000000000000000000001 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'reg__parameterized6' (23#1) [D:/Entertaiment/Programy/VHDL/VHDL/2008FCPU/2008FCPU.srcs/sources_1/imports/forth-cpu-master/util.vhd:1061]
INFO: [Synth 8-256] done synthesizing module 'ram_interface' (24#1) [D:/Entertaiment/Programy/VHDL/VHDL/2008FCPU/2008FCPU.srcs/sources_1/imports/forth-cpu-master/ram.vhd:65]
WARNING: [Synth 8-6014] Unused sequential element clk50MHz_reg was removed.  [D:/Entertaiment/Programy/VHDL/VHDL/2008FCPU/2008FCPU.srcs/sources_1/imports/forth-cpu-master/top.vhd:276]
INFO: [Synth 8-256] done synthesizing module 'top' (25#1) [D:/Entertaiment/Programy/VHDL/VHDL/2008FCPU/2008FCPU.srcs/sources_1/imports/forth-cpu-master/top.vhd:84]
WARNING: [Synth 8-3331] design led_indicator has unconnected port leds_we
WARNING: [Synth 8-3331] design led_indicator has unconnected port leds[15]
WARNING: [Synth 8-3331] design led_indicator has unconnected port leds[14]
WARNING: [Synth 8-3331] design led_indicator has unconnected port leds[13]
WARNING: [Synth 8-3331] design led_indicator has unconnected port leds[12]
WARNING: [Synth 8-3331] design led_indicator has unconnected port leds[11]
WARNING: [Synth 8-3331] design led_indicator has unconnected port leds[10]
WARNING: [Synth 8-3331] design led_indicator has unconnected port leds[9]
WARNING: [Synth 8-3331] design led_indicator has unconnected port leds[8]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1161.918 ; gain = 335.969
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1161.918 ; gain = 335.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1161.918 ; gain = 335.969
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 1161.918 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/Entertaiment/Programy/VHDL/VHDL/2008FCPU/2008FCPU.srcs/sources_1/bd/clock_gen/ip/clock_gen_clk_wiz_0_0/clock_gen_clk_wiz_0_0/clock_gen_clk_wiz_0_0_in_context.xdc] for cell 'clock_manager/clock_gen_i/clk_wiz_0'
Finished Parsing XDC File [d:/Entertaiment/Programy/VHDL/VHDL/2008FCPU/2008FCPU.srcs/sources_1/bd/clock_gen/ip/clock_gen_clk_wiz_0_0/clock_gen_clk_wiz_0_0/clock_gen_clk_wiz_0_0_in_context.xdc] for cell 'clock_manager/clock_gen_i/clk_wiz_0'
Parsing XDC File [D:/Entertaiment/Programy/VHDL/VHDL/2008FCPU/2008FCPU.srcs/constrs_1/imports/VHDL/Nexys-Video-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'pmod_rx'. [D:/Entertaiment/Programy/VHDL/VHDL/2008FCPU/2008FCPU.srcs/constrs_1/imports/VHDL/Nexys-Video-Master.xdc:110]
Finished Parsing XDC File [D:/Entertaiment/Programy/VHDL/VHDL/2008FCPU/2008FCPU.srcs/constrs_1/imports/VHDL/Nexys-Video-Master.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [D:/Entertaiment/Programy/VHDL/VHDL/2008FCPU/2008FCPU.srcs/constrs_1/imports/VHDL/Nexys-Video-Master.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Entertaiment/Programy/VHDL/VHDL/2008FCPU/2008FCPU.srcs/constrs_1/imports/VHDL/Nexys-Video-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/Entertaiment/Programy/VHDL/VHDL/2008FCPU/2008FCPU.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/Entertaiment/Programy/VHDL/VHDL/2008FCPU/2008FCPU.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1262.367 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1262.367 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1262.367 ; gain = 436.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tsbg484-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1262.367 ; gain = 436.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk_in. (constraint file  d:/Entertaiment/Programy/VHDL/VHDL/2008FCPU/2008FCPU.srcs/sources_1/bd/clock_gen/ip/clock_gen_clk_wiz_0_0/clock_gen_clk_wiz_0_0/clock_gen_clk_wiz_0_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk_in. (constraint file  d:/Entertaiment/Programy/VHDL/VHDL/2008FCPU/2008FCPU.srcs/sources_1/bd/clock_gen/ip/clock_gen_clk_wiz_0_0/clock_gen_clk_wiz_0_0/clock_gen_clk_wiz_0_0_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for clock_manager/clock_gen_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for clock_manager/clock_gen_i/clk_wiz_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1262.367 ; gain = 436.418
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/Entertaiment/Programy/VHDL/VHDL/2008FCPU/2008FCPU.srcs/sources_1/imports/forth-cpu-master/h2.vhd:279]
INFO: [Synth 8-802] inferred FSM for state register 'state_c_reg' in module 'uart_tx'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/Entertaiment/Programy/VHDL/VHDL/2008FCPU/2008FCPU.srcs/sources_1/imports/forth-cpu-master/util.vhd:1548]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/Entertaiment/Programy/VHDL/VHDL/2008FCPU/2008FCPU.srcs/sources_1/imports/forth-cpu-master/util.vhd:1548]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   reset |                              000 |                              000
                    idle |                              001 |                              001
                   start |                              010 |                              010
                    data |                              011 |                              011
                  parity |                              100 |                              100
                    stop |                              101 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_c_reg' using encoding 'sequential' in module 'uart_tx'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1262.367 ; gain = 436.418
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     23 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 13    
	   2 Input     16 Bit       Adders := 3     
	   2 Input     13 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 5     
	   2 Input      3 Bit       Adders := 5     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 22    
	   9 Input      1 Bit         XORs := 2     
+---Registers : 
	               23 Bit    Registers := 1     
	               19 Bit    Registers := 13    
	               16 Bit    Registers := 8     
	               15 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 7     
	                6 Bit    Registers := 3     
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 20    
	                1 Bit    Registers := 52    
+---RAMs : 
	             128K Bit         RAMs := 1     
	             1024 Bit         RAMs := 1     
	               64 Bit         RAMs := 2     
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 13    
	   2 Input     16 Bit        Muxes := 18    
	  23 Input     16 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 3     
	   6 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 5     
	   8 Input      8 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 4     
	   6 Input      4 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 3     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 8     
	  11 Input      3 Bit        Muxes := 1     
	  10 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   8 Input      2 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 28    
	  23 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 7     
	   9 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module reset_generator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
Module rising_edge_detector 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module reg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module reg__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module interrupt_request_handler 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      3 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
Module h2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               13 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 6     
	  23 Input     16 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 6     
	  23 Input      1 Bit        Muxes := 2     
Module dual_port_block_ram 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	             128K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
Module uart_baud 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 1     
Module uart_baud__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 1     
Module uart_tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   9 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   6 Input      8 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   6 Input      4 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 1     
Module uart_rx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   9 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 5     
	   8 Input      8 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 3     
	  11 Input      3 Bit        Muxes := 1     
	  10 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 11    
Module uart_core 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module timer 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module timer_us 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     23 Bit       Adders := 1     
+---Registers : 
	               23 Bit    Registers := 1     
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
Module led_indicator 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module timer_us__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
+---Muxes : 
	   2 Input     19 Bit        Muxes := 1     
Module debounce_us 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module reg__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 1     
Module reg__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module reg__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module reg__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module ram_interface 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module state_changed 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
Module reg__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design led_indicator has unconnected port leds_we
WARNING: [Synth 8-3331] design led_indicator has unconnected port leds[15]
WARNING: [Synth 8-3331] design led_indicator has unconnected port leds[14]
WARNING: [Synth 8-3331] design led_indicator has unconnected port leds[13]
WARNING: [Synth 8-3331] design led_indicator has unconnected port leds[12]
WARNING: [Synth 8-3331] design led_indicator has unconnected port leds[11]
WARNING: [Synth 8-3331] design led_indicator has unconnected port leds[10]
WARNING: [Synth 8-3331] design led_indicator has unconnected port leds[9]
WARNING: [Synth 8-3331] design led_indicator has unconnected port leds[8]
WARNING: [Synth 8-6014] Unused sequential element core_0/mem_h2_0/ram_reg was removed. 
INFO: [Synth 8-3886] merging instance 'dpad_changed.state_changed/changes[0].d_instance/state_c_reg[1]' (FDC) to 'core_0/edges/changes[0].d_instance/sin_0_reg'
INFO: [Synth 8-3886] merging instance 'dpad_changed.state_changed/changes[0].d_instance/state_c_reg[0]' (FDC) to 'core_0/edges/changes[0].d_instance/sin_1_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\core_0/edges/changes[5].d_instance/sin_0_reg )
INFO: [Synth 8-3886] merging instance 'core_0/edges/changes[5].d_instance/sin_1_reg' (FDC) to 'core_0/edges/changes[5].d_instance/sin_0_reg'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1262.367 ; gain = 436.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping	Report (see note below)
+------------+-------------------------------------------+-----------+----------------------+-------------------+
|Module Name | RTL Object                                | Inference | Size (Depth x Width) | Primitives        | 
+------------+-------------------------------------------+-----------+----------------------+-------------------+
|top         | core_0/h2_0/vstk_ram_reg                  | Implied   | 64 x 16              | RAM64M x 6	       | 
|top         | core_0/h2_0/rstk_ram_reg                  | Implied   | 64 x 16              | RAM64M x 6	       | 
|top         | core_0/mem_h2_0/ram_reg                   | Implied   | 8 K x 16             | RAM128X1D x 1024	 | 
|top         | uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg | Implied   | 8 x 8                | RAM32M x 2	       | 
|top         | uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg | Implied   | 8 x 8                | RAM32M x 2	       | 
+------------+-------------------------------------------+-----------+----------------------+-------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:40 ; elapsed = 00:00:40 . Memory (MB): peak = 1262.367 ; gain = 436.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 1338.469 ; gain = 512.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping	Report
+------------+-------------------------------------------+-----------+----------------------+-------------------+
|Module Name | RTL Object                                | Inference | Size (Depth x Width) | Primitives        | 
+------------+-------------------------------------------+-----------+----------------------+-------------------+
|top         | core_0/h2_0/vstk_ram_reg                  | Implied   | 64 x 16              | RAM64M x 6	       | 
|top         | core_0/h2_0/rstk_ram_reg                  | Implied   | 64 x 16              | RAM64M x 6	       | 
|top         | core_0/mem_h2_0/ram_reg                   | Implied   | 8 K x 16             | RAM128X1D x 1024	 | 
|top         | uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg | Implied   | 8 x 8                | RAM32M x 2	       | 
|top         | uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg | Implied   | 8 x 8                | RAM32M x 2	       | 
+------------+-------------------------------------------+-----------+----------------------+-------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 1339.375 ; gain = 513.426
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:52 ; elapsed = 00:00:53 . Memory (MB): peak = 1339.375 ; gain = 513.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:52 ; elapsed = 00:00:53 . Memory (MB): peak = 1339.375 ; gain = 513.426
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:52 ; elapsed = 00:00:53 . Memory (MB): peak = 1339.375 ; gain = 513.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:52 ; elapsed = 00:00:53 . Memory (MB): peak = 1339.375 ; gain = 513.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:52 ; elapsed = 00:00:53 . Memory (MB): peak = 1339.375 ; gain = 513.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:52 ; elapsed = 00:00:53 . Memory (MB): peak = 1339.375 ; gain = 513.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------------+----------+
|      |BlackBox name         |Instances |
+------+----------------------+----------+
|1     |clock_gen_clk_wiz_0_0 |         1|
+------+----------------------+----------+

Report Cell Usage: 
+------+-----------------------------+------+
|      |Cell                         |Count |
+------+-----------------------------+------+
|1     |clock_gen_clk_wiz_0_0_bbox_0 |     1|
|2     |CARRY4                       |   113|
|3     |LUT1                         |    20|
|4     |LUT2                         |   365|
|5     |LUT3                         |   274|
|6     |LUT4                         |   175|
|7     |LUT5                         |   212|
|8     |LUT6                         |   963|
|9     |MUXF7                        |   170|
|10    |MUXF8                        |    64|
|11    |RAM128X1D                    |  1024|
|12    |RAM32M                       |     4|
|13    |RAM64M                       |    12|
|14    |FDCE                         |   554|
|15    |FDPE                         |     9|
|16    |FDRE                         |   104|
|17    |IBUF                         |    14|
|18    |OBUF                         |    10|
+------+-----------------------------+------+

Report Instance Areas: 
+------+-----------------------------------+----------------------------------+------+
|      |Instance                           |Module                            |Cells |
+------+-----------------------------------+----------------------------------+------+
|1     |top                                |                                  |  4089|
|2     |  ledseg_0                         |led_indicator                     |    66|
|3     |    timer                          |timer_us                          |    58|
|4     |  button_debouncer                 |debounce_block_us                 |   270|
|5     |    \debouncer[0].d_instance       |debounce_us_24                    |    54|
|6     |      timer                        |timer_us__parameterized1_33       |    50|
|7     |    \debouncer[1].d_instance       |debounce_us_25                    |    54|
|8     |      timer                        |timer_us__parameterized1_32       |    50|
|9     |    \debouncer[2].d_instance       |debounce_us_26                    |    54|
|10    |      timer                        |timer_us__parameterized1_31       |    50|
|11    |    \debouncer[3].d_instance       |debounce_us_27                    |    54|
|12    |      timer                        |timer_us__parameterized1_30       |    50|
|13    |    \debouncer[4].d_instance       |debounce_us_28                    |    54|
|14    |      timer                        |timer_us__parameterized1_29       |    50|
|15    |  clock_manager                    |clock_gen_wrapper                 |     2|
|16    |    clock_gen_i                    |clock_gen                         |     2|
|17    |  core_0                           |core                              |  2824|
|18    |    edges                          |rising_edge_detectors             |    24|
|19    |      \changes[0].d_instance       |rising_edge_detector              |     3|
|20    |      \changes[1].d_instance       |rising_edge_detector_18           |     4|
|21    |      \changes[2].d_instance       |rising_edge_detector_19           |     3|
|22    |      \changes[3].d_instance       |rising_edge_detector_20           |     3|
|23    |      \changes[4].d_instance       |rising_edge_detector_21           |     4|
|24    |      \changes[6].d_instance       |rising_edge_detector_22           |     3|
|25    |      \changes[7].d_instance       |rising_edge_detector_23           |     4|
|26    |    h2_0                           |h2                                |   884|
|27    |    irqh_0                         |interrupt_request_handler         |    27|
|28    |      irc_in                       |reg__parameterized0               |    16|
|29    |      irc_mask                     |reg__parameterized0_17            |    10|
|30    |      irq_in                       |\reg                              |     1|
|31    |    mem_h2_0                       |dual_port_block_ram               |  1889|
|32    |  \dpad_changed.state_changed      |state_block_changed               |    10|
|33    |    \changes[1].d_instance         |state_changed                     |     3|
|34    |    \changes[2].d_instance         |state_changed_14                  |     2|
|35    |    \changes[3].d_instance         |state_changed_15                  |     3|
|36    |    \changes[4].d_instance         |state_changed_16                  |     2|
|37    |  \dpad_changed.state_changed_reg  |reg__parameterized2               |     1|
|38    |  ram_interface_0                  |ram_interface                     |    35|
|39    |    mem_control_reg                |reg__parameterized5               |     3|
|40    |    mem_data_i_reg                 |reg__parameterized6               |    32|
|41    |  sw_debouncer                     |debounce_block_us__parameterized1 |   432|
|42    |    \debouncer[0].d_instance       |debounce_us                       |    54|
|43    |      timer                        |timer_us__parameterized1_13       |    50|
|44    |    \debouncer[1].d_instance       |debounce_us_0                     |    54|
|45    |      timer                        |timer_us__parameterized1_12       |    50|
|46    |    \debouncer[2].d_instance       |debounce_us_1                     |    54|
|47    |      timer                        |timer_us__parameterized1_11       |    50|
|48    |    \debouncer[3].d_instance       |debounce_us_2                     |    54|
|49    |      timer                        |timer_us__parameterized1_10       |    50|
|50    |    \debouncer[4].d_instance       |debounce_us_3                     |    54|
|51    |      timer                        |timer_us__parameterized1_9        |    50|
|52    |    \debouncer[5].d_instance       |debounce_us_4                     |    54|
|53    |      timer                        |timer_us__parameterized1_8        |    50|
|54    |    \debouncer[6].d_instance       |debounce_us_5                     |    54|
|55    |      timer                        |timer_us__parameterized1_7        |    50|
|56    |    \debouncer[7].d_instance       |debounce_us_6                     |    54|
|57    |      timer                        |timer_us__parameterized1          |    50|
|58    |  system_reset                     |reset_generator                   |    20|
|59    |  timer_0                          |timer                             |    56|
|60    |  uart_fifo_0                      |uart_top                          |   348|
|61    |    uart_core_0                    |uart_core                         |   295|
|62    |      baud_rx                      |uart_baud__parameterized1         |    71|
|63    |      baud_tx                      |uart_baud                         |    72|
|64    |      rx_0                         |uart_rx                           |    85|
|65    |      tx_0                         |uart_tx                           |    59|
|66    |    \ugen1.uart_fifo_rx_0          |fifo__parameterized1              |    24|
|67    |    \ugen1.uart_fifo_tx_0          |fifo                              |    29|
+------+-----------------------------------+----------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:52 ; elapsed = 00:00:53 . Memory (MB): peak = 1339.375 ; gain = 513.426
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 10 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:39 ; elapsed = 00:00:50 . Memory (MB): peak = 1339.375 ; gain = 412.977
Synthesis Optimization Complete : Time (s): cpu = 00:00:53 ; elapsed = 00:00:54 . Memory (MB): peak = 1339.375 ; gain = 513.426
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.073 . Memory (MB): peak = 1351.258 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1387 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 2 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1351.258 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1040 instances were transformed.
  RAM128X1D => RAM128X1D (MUXF7(x2), RAMD64E(x4)): 1024 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 4 instances
  RAM64M => RAM64M (RAMD64E(x4)): 12 instances

INFO: [Common 17-83] Releasing license: Synthesis
143 Infos, 25 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:02 ; elapsed = 00:01:03 . Memory (MB): peak = 1351.258 ; gain = 845.465
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1351.258 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/Entertaiment/Programy/VHDL/VHDL/2008FCPU/2008FCPU.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Apr 20 17:59:26 2020...
