Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (lin64) Build 1733598 Wed Dec 14 22:35:42 MST 2016
| Date         : Thu Aug 24 09:24:01 2017
| Host         : fortis.phy.bris.ac.uk running 64-bit Scientific Linux release 6.9 (Carbon)
| Command      : report_control_sets -verbose -file top_EUDET_dummy_control_sets_placed.rpt
| Design       : top_EUDET_dummy
| Device       : xc7a35t
--------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   214 |
| Unused register locations in slices containing registers |   564 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             883 |          321 |
| No           | No                    | Yes                    |              64 |           18 |
| No           | Yes                   | No                     |             830 |          253 |
| Yes          | No                    | No                     |             544 |          173 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            1683 |          429 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+---------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                    Clock Signal                   |                                                             Enable Signal                                                            |                                                                                 Set/Reset Signal                                                                                | Slice Load Count | Bel Load Count |
+---------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  infra/eth/emac0/inst/rgmii_interface/rx_mac_aclk |                                                                                                                                      | infra/eth/emac0/inst/temac_gbe_v9_rgmii_core/sync_axi_rx_rstn_rx_clk/sync_rst1_i_1__2_n_0                                                                                       |                1 |              1 |
|  infra/clocks/clk125                              |                                                                                                                                      | infra/eth/emac0/inst/temac_gbe_v9_rgmii_core/sync_glbl_rstn_tx_clk/p_0_in                                                                                                       |                1 |              1 |
|  infra/clocks/clk125                              |                                                                                                                                      | infra/eth/emac0/inst/temac_gbe_v9_rgmii_core/sync_tx_axi_rstn_tx_clk/sync_rst1_i_1__0_n_0                                                                                       |                1 |              1 |
|  infra/clocks/clk125                              | infra/ipbus/udp_if/rx_packet_parser/next_pkt_id_int0                                                                                 | infra/ipbus/udp_if/rx_packet_parser/header_reg[29]                                                                                                                              |                1 |              1 |
|  infra/clocks/rctr_reg[3]_0                       |                                                                                                                                      | infra/ipbus/trans/iface/wctr                                                                                                                                                    |                1 |              1 |
|  infra/clocks/clk125                              |                                                                                                                                      | infra/eth/emac0/inst/temac_gbe_v9_rgmii_core/sync_int_tx_rst_mgmt_tx_clk/async_rst4                                                                                             |                1 |              1 |
|  infra/clocks/clk125                              | infra/ipbus/udp_if/rx_packet_parser/unreliable_data[5]_i_1_n_0                                                                       | infra/ipbus/udp_if/rx_reset_block/tick_reg[0]                                                                                                                                   |                1 |              1 |
|  infra/eth/emac0/inst/rgmii_interface/rx_mac_aclk | infra/eth/emac0/inst/temac_gbe_v9_rgmii_core/rxgen/RX_SM/CALC_reg[31]                                                                | infra/eth/emac0/inst/temac_gbe_v9_rgmii_core/rx_reset_out                                                                                                                       |                1 |              1 |
|  infra/clocks/clk125                              |                                                                                                                                      | infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_rd_reg2                                                                                               |                1 |              1 |
|  infra/eth/emac0/inst/rgmii_interface/rx_mac_aclk | infra/eth/emac0/inst/temac_gbe_v9_rgmii_core/addr_filter_top/address_filter_inst/address_match                                       | infra/eth/emac0/inst/temac_gbe_v9_rgmii_core/addr_filter_top/address_filter_inst/address_match_i_1_n_0                                                                          |                1 |              1 |
|  infra/clocks/clk125                              | infra/ipbus/udp_if/ARP/load_buf_int                                                                                                  | infra/eth/shift_buf_reg[4]                                                                                                                                                      |                1 |              1 |
|  infra/eth/emac0/inst/rgmii_interface/rx_mac_aclk |                                                                                                                                      | infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_d2                                                                                                    |                1 |              1 |
|  infra/eth/emac0/inst/rgmii_interface/rx_mac_aclk |                                                                                                                                      | infra/eth/emac0/inst/temac_gbe_v9_rgmii_core/sync_glbl_rstn_rx_clk/sync_rst1_i_1__1_n_0                                                                                         |                1 |              1 |
|  infra/eth/emac0/inst/rgmii_interface/rx_mac_aclk |                                                                                                                                      | infra/eth/emac0/inst/temac_gbe_v9_rgmii_core/sync_int_rx_rst_mgmt_rx_clk/async_rst4                                                                                             |                1 |              1 |
|  I4/CLK                                           |                                                                                                                                      | OutBlocks[1].DUT_Instance/TriggerShiftRegister                                                                                                                                  |                1 |              1 |
|  I4/CLK                                           |                                                                                                                                      | OutBlocks[0].DUT_Instance/TriggerShiftRegister                                                                                                                                  |                1 |              1 |
|  I4/CLK                                           |                                                                                                                                      | OutBlocks[2].DUT_Instance/TriggerShiftRegister                                                                                                                                  |                1 |              1 |
|  I4/CLK                                           |                                                                                                                                      | OutBlocks[3].DUT_Instance/TriggerShiftRegister                                                                                                                                  |                1 |              1 |
|  infra/clocks/rctr_reg[3]_0                       | infra/ipbus/trans/sm/FSM_onehot_state_reg_n_0_[4]                                                                                    | infra/ipbus/trans/sm/out[0]                                                                                                                                                     |                1 |              1 |
|  infra/clocks/clk125                              | infra/eth/emac0/inst/temac_gbe_v9_rgmii_core/txgen/TX_SM1/PREAMBLE_reg_1                                                             | infra/eth/emac0/inst/temac_gbe_v9_rgmii_core/tx_reset_out                                                                                                                       |                1 |              1 |
|  infra/clocks/clk125                              |                                                                                                                                      | infra/eth/emac0/inst/temac_gbe_v9_rgmii_core/rx_reset_out                                                                                                                       |                1 |              2 |
|  infra/clocks/rctr_reg[3]_0                       |                                                                                                                                      | infra/ipbus/trans/sm/err_d                                                                                                                                                      |                1 |              2 |
|  infra/clocks/clk125                              | infra/eth/emac0/inst/temac_gbe_v9_rgmii_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_int                                        | infra/eth/emac0/inst/temac_gbe_v9_rgmii_core/tx_reset_out                                                                                                                       |                1 |              2 |
|  infra/clocks/clk125                              | infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                       | infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/gpregsm1.curr_fwft_state_reg[1][0] |                1 |              3 |
|  infra/clocks/clk125                              | infra/ipbus/udp_if/rx_packet_parser/pkt_data[13]__4_i_1_n_0                                                                          | infra/ipbus/udp_if/rx_reset_block/tick_reg[0]                                                                                                                                   |                1 |              3 |
|  infra/clocks/clk125                              |                                                                                                                                      | infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].rrst_inst/AS[0]                                            |                1 |              3 |
|  infra/eth/emac0/inst/rgmii_interface/rx_mac_aclk |                                                                                                                                      | infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].wrst_inst/AS[0]                                            |                1 |              3 |
|  infra/clocks/clk125                              | infra/eth/emac0/inst/temac_gbe_v9_rgmii_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_hold[2]_i_1_n_0                                  | infra/eth/emac0/inst/temac_gbe_v9_rgmii_core/tx_reset_out                                                                                                                       |                1 |              3 |
|  infra/clocks/clk125                              | infra/eth/emac0/inst/temac_gbe_v9_rgmii_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_hold[5]_i_1_n_0                                  | infra/eth/emac0/inst/temac_gbe_v9_rgmii_core/tx_reset_out                                                                                                                       |                1 |              3 |
|  infra/clocks/clk125                              | infra/ipbus/udp_if/rx_ram_selector/send_i_reg0                                                                                       | infra/clocks/phy_rst_e                                                                                                                                                          |                1 |              4 |
|  infra/clocks/clk125                              |                                                                                                                                      | infra/ipbus/udp_if/resend/pkt_resend_reg_0                                                                                                                                      |                2 |              4 |
|  infra/clocks/clk125                              |                                                                                                                                      | infra/ipbus/udp_if/resend/p_0_in_0                                                                                                                                              |                3 |              4 |
|  infra/clocks/clk125                              | infra/ipbus/udp_if/rx_ram_selector/write_i_reg0                                                                                      | infra/clocks/phy_rst_e                                                                                                                                                          |                1 |              4 |
|  infra/clocks/clk125                              | infra/ipbus/udp_if/tx_ram_selector/write_i_reg0                                                                                      | infra/clocks/phy_rst_e                                                                                                                                                          |                1 |              4 |
|  infra/clocks/rctr_reg[3]_0                       | infra/ipbus/trans/sm/cr_int_reg[4]_0                                                                                                 |                                                                                                                                                                                 |                1 |              4 |
|  infra/clocks/rctr_reg[3]_0                       | infra/clocks/rctr0                                                                                                                   |                                                                                                                                                                                 |                1 |              4 |
|  infra/clocks/clk125                              | infra/clocks/int_data_int_reg[5]                                                                                                     |                                                                                                                                                                                 |                1 |              4 |
|  infra/clocks/clk125                              | infra/ipbus/udp_if/clock_crossing_if/req_end                                                                                         | infra/ipbus/udp_if/clock_crossing_if/req_end_reg[5]                                                                                                                             |                1 |              4 |
|  infra/clocks/clk125                              |                                                                                                                                      | infra/ipbus/udp_if/rx_reset_block/addr_to_set_reg[3][0]                                                                                                                         |                2 |              4 |
|  infra/clocks/clk125                              | infra/ipbus/udp_if/tx_ram_selector/send_i_reg0                                                                                       | infra/clocks/phy_rst_e                                                                                                                                                          |                2 |              4 |
|  infra/clocks/clk125                              | infra/eth/emac0/inst/temac_gbe_v9_rgmii_core/txgen/TX_SM1/IFG_COUNT[6]_i_1_n_0                                                       |                                                                                                                                                                                 |                2 |              4 |
|  infra/clocks/clk125                              | infra/clocks/int_data_int_reg[5]                                                                                                     | infra/ipbus/udp_if/tx_main/int_data_int[7]_i_1__0_n_0                                                                                                                           |                1 |              4 |
|  infra/clocks/rctr_reg[3]_0                       | I3/i2c_interface/byte_controller/c_state                                                                                             | I3/i2c_interface/byte_controller/core_cmd[3]_i_1_n_0                                                                                                                            |                2 |              4 |
|  infra/eth/emac0/inst/rgmii_interface/rx_mac_aclk |                                                                                                                                      | infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_wr_reg2                                                                                               |                2 |              4 |
|  I4/CLK                                           | OutBlocks[1].DUT_Instance/TriggerBitCounter0                                                                                         | OutBlocks[1].DUT_Instance/DUTClockCounter[4]_i_1__1_n_0                                                                                                                         |                1 |              5 |
|  infra/clocks/rctr_reg[3]_0                       | I3/i2c_interface/bit_controller/FSM_sequential_c_state[4]_i_1_n_0                                                                    |                                                                                                                                                                                 |                4 |              5 |
|  clk_encl_buf                                     |                                                                                                                                      |                                                                                                                                                                                 |                2 |              5 |
|  infra/clocks/clk125                              | infra/ipbus/udp_if/ping/addr_int[5]_i_1__0__0_n_0                                                                                    |                                                                                                                                                                                 |                1 |              5 |
|  infra/clocks/clk125                              | infra/ipbus/udp_if/ping/set_addr                                                                                                     |                                                                                                                                                                                 |                2 |              5 |
|  infra/clocks/clk125                              | infra/ipbus/udp_if/status/set_addr                                                                                                   |                                                                                                                                                                                 |                3 |              5 |
|  infra/clocks/clk125                              |                                                                                                                                      | infra/ipbus/udp_if/IPADDR/addra_reg[6]                                                                                                                                          |                1 |              5 |
|  infra/eth/emac0/inst/rgmii_interface/rx_mac_aclk |                                                                                                                                      | infra/eth/emac0/inst/temac_gbe_v9_rgmii_core/rxgen/RX_SM/FIELD_CONTROL_reg_r_0                                                                                                  |                2 |              5 |
|  I4/CLK                                           | OutBlocks[2].DUT_Instance/TriggerBitCounter0                                                                                         | OutBlocks[2].DUT_Instance/DUTClockCounter[4]_i_1__0_n_0                                                                                                                         |                1 |              5 |
|  infra/eth/emac0/inst/rgmii_interface/rx_mac_aclk |                                                                                                                                      | infra/clocks/phy_rst_e                                                                                                                                                          |                1 |              5 |
|  infra/clocks/clk125                              | infra/ipbus/udp_if/ARP/set_addr                                                                                                      |                                                                                                                                                                                 |                3 |              5 |
|  infra/clocks/clk125                              | infra/ipbus/udp_if/tx_main/udpram_end_addr_int[12]_i_2_n_0                                                                           | infra/ipbus/udp_if/tx_main/udpram_end_addr_int[12]_i_1_n_0                                                                                                                      |                1 |              5 |
|  infra/clocks/clk125                              | infra/ipbus/udp_if/rx_packet_parser/reliable_data                                                                                    | infra/ipbus/udp_if/rx_packet_parser/reliable_data[15]_i_1_n_0                                                                                                                   |                1 |              5 |
|  infra/clocks/clk125                              | infra/ipbus/udp_if/tx_main/counting_reg__0                                                                                           | infra/ipbus/udp_if/tx_main/counter[4]_i_1_n_0                                                                                                                                   |                3 |              5 |
|  I4/CLK                                           | OutBlocks[0].DUT_Instance/TriggerBitCounter0                                                                                         | OutBlocks[0].DUT_Instance/DUTClockCounter[4]_i_1__2_n_0                                                                                                                         |                1 |              5 |
|  infra/clocks/gtx_clk90                           |                                                                                                                                      |                                                                                                                                                                                 |                1 |              5 |
|  I4/CLK                                           | OutBlocks[3].DUT_Instance/TriggerBitCounter0                                                                                         | OutBlocks[3].DUT_Instance/DUTClockCounter[4]_i_1_n_0                                                                                                                            |                1 |              5 |
|  infra/clocks/rctr_reg[3]_0                       |                                                                                                                                      | I3/i2c_interface/bit_controller/c_state1                                                                                                                                        |                2 |              5 |
|  infra/clocks/clk125                              | infra/ipbus/udp_if/payload/set_addr                                                                                                  |                                                                                                                                                                                 |                1 |              5 |
|  infra/clocks/clk125                              | infra/ipbus/udp_if/payload/payload_len[5]__0_i_1_n_0                                                                                 | infra/ipbus/udp_if/rx_reset_block/tick_reg[0]                                                                                                                                   |                1 |              6 |
|  infra/clocks/clk125                              | infra/eth/pkt_mask_reg[0][0]                                                                                                         | infra/ipbus/udp_if/rx_reset_block/tick_reg[0]                                                                                                                                   |                1 |              6 |
|  I4/CLK                                           |                                                                                                                                      | OutBlocks[1].DUT_Instance/DUTClockCounter[4]_i_1__1_n_0                                                                                                                         |                2 |              6 |
|  I4/CLK                                           |                                                                                                                                      | OutBlocks[2].DUT_Instance/DUTClockCounter[4]_i_1__0_n_0                                                                                                                         |                2 |              6 |
|  infra/clocks/rctr_reg[3]_0                       | infra/ipbus/trans/sm/FSM_onehot_state[5]_i_1__0_n_0                                                                                  | infra/clocks/rst_ipb_ctrl                                                                                                                                                       |                3 |              6 |
|  I4/CLK                                           |                                                                                                                                      | OutBlocks[0].DUT_Instance/DUTClockCounter[4]_i_1__2_n_0                                                                                                                         |                2 |              6 |
|  infra/eth/emac0/inst/rgmii_interface/rx_mac_aclk |                                                                                                                                      | infra/eth/emac0/inst/temac_gbe_v9_rgmii_core/rxgen/counter_reg[0]_rep__0                                                                                                        |                1 |              6 |
|  infra/clocks/clk125                              | infra/ipbus/udp_if/RARP_block/req_count_reg[0]_0                                                                                     | infra/ipbus/udp_if/clock_crossing_if/req_end                                                                                                                                    |                2 |              6 |
|  infra/clocks/clk125                              | infra/ipbus/status/set_addr_buf1                                                                                                     |                                                                                                                                                                                 |                2 |              6 |
|  infra/clocks/clk125                              |                                                                                                                                      | infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_reg[2]                                                                                             |                2 |              6 |
|  I4/CLK                                           |                                                                                                                                      | OutBlocks[3].DUT_Instance/DUTClockCounter[4]_i_1_n_0                                                                                                                            |                2 |              6 |
|  infra/clocks/rctr_reg[3]_0                       | infra/ipbus/trans/iface/FSM_onehot_state[6]_i_1_n_0                                                                                  | infra/clocks/rst_ipb_ctrl                                                                                                                                                       |                3 |              7 |
|  infra/clocks/rctr_reg[3]_0                       | infra/ipbus/trans/sm/ack                                                                                                             |                                                                                                                                                                                 |                3 |              7 |
|  infra/clocks/clk125                              |                                                                                                                                      | infra/eth/emac0/inst/temac_gbe_v9_rgmii_core/txgen/TX_SM1/D[0]                                                                                                                  |                1 |              7 |
|  infra/clocks/clk125                              |                                                                                                                                      | infra/eth/emac0/inst/temac_gbe_v9_rgmii_core/flow/tx_pause/sync_good_rx/SR[0]                                                                                                   |                2 |              7 |
|  infra/clocks/clk125                              | infra/ipbus/udp_if/payload/payload_len[7]_i_1_n_0                                                                                    | infra/ipbus/udp_if/rx_reset_block/tick_reg[0]                                                                                                                                   |                2 |              8 |
|  infra/clocks/clk125                              | infra/ipbus/udp_if/tx_main/udp_len_int[15]                                                                                           |                                                                                                                                                                                 |                2 |              8 |
|  infra/clocks/clk125                              | infra/ipbus/udp_if/tx_main/udp_len_int[7]                                                                                            |                                                                                                                                                                                 |                3 |              8 |
|  infra/clocks/clk125                              | infra/ipbus/udp_if/tx_main/udpram_end_addr_int[7]_i_2_n_0                                                                            | infra/ipbus/udp_if/tx_main/udpram_end_addr_int[7]_i_1_n_0                                                                                                                       |                2 |              8 |
|  infra/clocks/clk125                              | infra/ipbus/udp_if/tx_main/ip_len_int[7]                                                                                             |                                                                                                                                                                                 |                2 |              8 |
|  infra/clocks/clk125                              | infra/ipbus/udp_if/tx_main/special_int[7]_i_2_n_0                                                                                    | infra/ipbus/udp_if/tx_main/special_int[7]_i_1_n_0                                                                                                                               |                4 |              8 |
|  infra/clocks/clk125                              | infra/ipbus/udp_if/tx_main/ip_len_int[15]                                                                                            |                                                                                                                                                                                 |                1 |              8 |
|  infra/clocks/clk125                              | infra/ipbus/udp_if/tx_main/mac_tx_data_int[7]_i_2_n_0                                                                                | infra/ipbus/udp_if/tx_main/mac_tx_data_int[7]_i_1_n_0                                                                                                                           |                3 |              8 |
|  infra/clocks/clk125                              | infra/ipbus/udp_if/status_buffer/history[7]_i_1_n_0                                                                                  |                                                                                                                                                                                 |                3 |              8 |
|  infra/clocks/clk125                              | infra/ipbus/udp_if/rx_packet_parser/pkt_data1_in[21]                                                                                 | infra/ipbus/udp_if/rx_reset_block/tick_reg[0]                                                                                                                                   |                2 |              8 |
|  infra/clocks/clk125                              | infra/ipbus/udp_if/tx_main/ipbus_hdr_int[7]_i_1_n_0                                                                                  | infra/clocks/phy_rst_e                                                                                                                                                          |                1 |              8 |
|  infra/clocks/clk125                              | infra/ipbus/udp_if/rx_packet_parser/E[0]                                                                                             | infra/ipbus/udp_if/rx_reset_block/tick_reg[0]                                                                                                                                   |                3 |              8 |
|  infra/clocks/clk125                              | infra/ipbus/udp_if/rx_packet_parser/E[1]                                                                                             | infra/ipbus/udp_if/rx_reset_block/tick_reg[0]                                                                                                                                   |                3 |              8 |
|  infra/clocks/clk125                              | infra/ipbus/udp_if/tx_main/ipbus_hdr_int[23]_i_1_n_0                                                                                 | infra/clocks/phy_rst_e                                                                                                                                                          |                2 |              8 |
|  infra/clocks/clk125                              | infra/ipbus/udp_if/tx_main/ipbus_hdr_int[15]_i_1_n_0                                                                                 | infra/clocks/phy_rst_e                                                                                                                                                          |                3 |              8 |
|  infra/clocks/clk125                              | infra/ipbus/udp_if/rx_reset_block/pkt_data_reg[127]                                                                                  | infra/ipbus/udp_if/rx_reset_block/pkt_data_reg[0]                                                                                                                               |                4 |              8 |
|  infra/clocks/clk125                              | infra/ipbus/udp_if/rx_reset_block/pkt_data_reg[31]__0                                                                                | infra/ipbus/udp_if/rx_packet_parser/pkt_data[7]__1_i_1_n_0                                                                                                                      |                1 |              8 |
|  infra/clocks/clk125                              | infra/ipbus/udp_if/payload/payload_len[13]__0_i_1_n_0                                                                                | infra/ipbus/udp_if/rx_reset_block/tick_reg[0]                                                                                                                                   |                2 |              8 |
|  infra/clocks/clk125                              | infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_axis_tvalid              | infra/ipbus/udp_if/payload/lo_byte_int_reg[0]                                                                                                                                   |                3 |              8 |
|  infra/clocks/clk125                              | infra/ipbus/udp_if/tx_main/ip_cksum_int[15]                                                                                          |                                                                                                                                                                                 |                2 |              8 |
|  infra/clocks/clk125                              | infra/ipbus/udp_if/tx_main/ip_cksum_int[7]                                                                                           |                                                                                                                                                                                 |                2 |              8 |
|  infra/clocks/clk125                              | infra/ipbus/udp_if/ping/addr_int[5]_i_1__0__0_n_0                                                                                    | infra/ipbus/udp_if/ping/addr_int[12]_i_1__1_n_0                                                                                                                                 |                2 |              8 |
|  infra/clocks/clk125                              | infra/ipbus/udp_if/ping/buf_to_load_int[15]_i_1__0_n_0                                                                               | infra/ipbus/udp_if/rx_reset_block/tick_reg[0]                                                                                                                                   |                2 |              8 |
|  infra/clocks/clk125                              | infra/ipbus/udp_if/ping/buf_to_load_int[7]_i_1__0_n_0                                                                                | infra/ipbus/udp_if/rx_reset_block/tick_reg[0]                                                                                                                                   |                2 |              8 |
|  infra/clocks/clk125                              | infra/ipbus/udp_if/payload/int_data_buf1                                                                                             |                                                                                                                                                                                 |                3 |              8 |
|  infra/clocks/clk125                              | infra/ipbus/udp_if/payload/int_data_int[7]_i_2_n_0                                                                                   | infra/ipbus/udp_if/rx_packet_parser/int_data_int_reg[7][0]                                                                                                                      |                2 |              8 |
|  infra/clocks/clk125                              | infra/ipbus/udp_if/payload/load_buf_int                                                                                              | infra/ipbus/udp_if/rx_packet_parser/shift_buf_reg[0]                                                                                                                            |                1 |              8 |
|  infra/clocks/clk125                              | infra/ipbus/udp_if/payload/payload_len[15]_i_1_n_0                                                                                   | infra/ipbus/udp_if/rx_reset_block/tick_reg[0]                                                                                                                                   |                2 |              8 |
|  infra/clocks/clk125                              | infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_reg[0][0]        | infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg                              |                2 |              8 |
|  infra/clocks/clk125                              |                                                                                                                                      | infra/ipbus/udp_if/ping/shift_buf1                                                                                                                                              |                1 |              8 |
|  infra/clocks/clk125                              | infra/ipbus/udp_if/tx_main/pay_len[7]                                                                                                |                                                                                                                                                                                 |                2 |              8 |
|  infra/clocks/clk125                              | infra/eth/emac0/inst/temac_gbe_v9_rgmii_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data[7]_i_1_n_0                                       | infra/eth/emac0/inst/temac_gbe_v9_rgmii_core/tx_reset_out                                                                                                                       |                1 |              8 |
|  infra/clocks/clk125                              |                                                                                                                                      | infra/eth/status_we0                                                                                                                                                            |                3 |              8 |
|  infra/clocks/clk125                              |                                                                                                                                      | infra/ipbus/udp_if/rx_packet_parser/p_0_in                                                                                                                                      |                2 |              8 |
|  infra/clocks/rctr_reg[3]_0                       | infra/ipbus/trans/sm/words_todo[7]_i_1_n_0                                                                                           |                                                                                                                                                                                 |                4 |              8 |
|  infra/clocks/clk125                              |                                                                                                                                      | infra/eth/emac0/inst/temac_gbe_v9_rgmii_core/txgen/TX_SM1/DATA_REG[2]_1                                                                                                         |                1 |              8 |
|  infra/clocks/clk125                              |                                                                                                                                      | infra/ipbus/udp_if/rx_packet_parser/payload_data_sig_reg[7]                                                                                                                     |                3 |              8 |
|  infra/clocks/clk125                              |                                                                                                                                      | infra/eth/emac0/inst/temac_gbe_v9_rgmii_core/txgen/TX_SM1/PAD                                                                                                                   |                1 |              8 |
|  infra/clocks/rctr_reg[3]_0                       | infra/ipbus/trans/sm/ctr_int_reg[7]                                                                                                  | infra/clocks/prer_reg[0]                                                                                                                                                        |                3 |              8 |
|  infra/clocks/rctr_reg[3]_0                       | infra/ipbus/trans/sm/txr_reg[7]                                                                                                      | infra/clocks/prer_reg[0]                                                                                                                                                        |                3 |              8 |
|  infra/clocks/rctr_reg[3]_0                       | infra/ipbus/trans/sm/ipb_out[ipb_strobe]                                                                                             | infra/ipbus/trans/sm/timer0                                                                                                                                                     |                2 |              8 |
|  infra/clocks/rctr_reg[3]_0                       | infra/ipbus/trans/sm/prer[1]                                                                                                         | infra/clocks/prer_reg[0]                                                                                                                                                        |                3 |              8 |
|  infra/eth/emac0/inst/rgmii_interface/rx_mac_aclk | infra/eth/emac0/inst/temac_gbe_v9_rgmii_core/rxgen/RX_SM/p_32_in                                                                     | infra/eth/emac0/inst/temac_gbe_v9_rgmii_core/rxgen/RX_SM/SS[0]                                                                                                                  |                1 |              8 |
|  infra/clocks/clk125                              |                                                                                                                                      | infra/ipbus/udp_if/rx_packet_parser/ping_data_reg[7]                                                                                                                            |                2 |              8 |
|  infra/eth/emac0/inst/rgmii_interface/rx_mac_aclk | infra/eth/emac0/inst/temac_gbe_v9_rgmii_core/rx_axi_shim/rx_mac_tdata[7]_i_1_n_0                                                     | infra/eth/emac0/inst/temac_gbe_v9_rgmii_core/rx_reset_out                                                                                                                       |                2 |              8 |
|  infra/clocks/rctr_reg[3]_0                       | infra/ipbus/trans/sm/prer[0]                                                                                                         | infra/clocks/prer_reg[0]                                                                                                                                                        |                4 |              8 |
|  infra/clocks/rctr_reg[3]_0                       | infra/ipbus/trans/sm/waddr03_out                                                                                                     | infra/ipbus/trans/iface/waddr                                                                                                                                                   |                3 |              9 |
|  infra/clocks/rctr_reg[3]_0                       | infra/ipbus/trans/sm/ack                                                                                                             | infra/ipbus/trans/sm/rmw_input[15]_i_1_n_0                                                                                                                                      |                3 |              9 |
|  infra/clocks/clk125                              |                                                                                                                                      | infra/ipbus/udp_if/ARP/rxram_end_addr_reg[12]                                                                                                                                   |                2 |              9 |
|  infra/clocks/clk125                              | infra/ipbus/udp_if/tx_main/ipbus_hdr_int[31]_i_1__0_n_0                                                                              | infra/clocks/phy_rst_e                                                                                                                                                          |                3 |              9 |
|  infra/clocks/rctr_reg[3]_0                       | infra/ipbus/trans/iface/raddr0                                                                                                       | infra/ipbus/udp_if/clock_crossing_if/dinit                                                                                                                                      |                3 |              9 |
|  infra/clocks/clk125                              | infra/eth/msk_mask_reg[1][0]                                                                                                         | infra/ipbus/udp_if/rx_reset_block/tick_reg[0]                                                                                                                                   |                2 |              9 |
|  infra/clocks/clk125                              | infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_axis_tvalid              | infra/ipbus/udp_if/payload/hi_byte_int_reg[8]                                                                                                                                   |                3 |              9 |
|  infra/clocks/clk125                              | infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_bm.dout_i_reg[13][0] |                                                                                                                                                                                 |                2 |             10 |
|  infra/clocks/rctr_reg[3]_0                       | I3/i2c_interface/byte_controller/dcnt                                                                                                |                                                                                                                                                                                 |                4 |             11 |
|  infra/eth/emac0/inst/rgmii_interface/rx_mac_aclk | infra/eth/emac0/inst/temac_gbe_v9_rgmii_core/rxgen/RX_SM/E[0]                                                                        | infra/eth/emac0/inst/temac_gbe_v9_rgmii_core/rxgen/RX_SM/FIELD_CONTROL_reg_r_0                                                                                                  |                2 |             11 |
|  infra/clocks/clk125                              | infra/ipbus/udp_if/payload/addr_int[10]__0_i_1_n_0                                                                                   |                                                                                                                                                                                 |                6 |             11 |
|  infra/clocks/clk125                              | infra/ipbus/udp_if/rx_packet_parser/pkt_data[46]__2_i_1_n_0                                                                          | infra/ipbus/udp_if/rx_reset_block/tick_reg[0]                                                                                                                                   |                2 |             11 |
|  infra/clocks/clk125                              | infra/ipbus/udp_if/tx_main/E[0]                                                                                                      | infra/ipbus/udp_if/tx_main/SR[0]                                                                                                                                                |                4 |             11 |
|  infra/clocks/clk125                              | infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_axis_tvalid              | infra/ipbus/udp_if/payload/SR[0]                                                                                                                                                |                3 |             11 |
|  infra/clocks/clk125                              | infra/ipbus/udp_if/rx_packet_parser/unreliable_data[29]                                                                              | infra/ipbus/udp_if/rx_reset_block/tick_reg[0]                                                                                                                                   |                2 |             12 |
|  infra/eth/emac0/inst/rgmii_interface/rx_mac_aclk | infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                               | infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/SR[0]                                                                                                     |                4 |             12 |
|  infra/clocks/clk125                              |                                                                                                                                      | infra/ipbus/udp_if/clock_crossing_if/My_IP_addr_reg[31]                                                                                                                         |                4 |             12 |
|  infra/clocks/clk125                              | infra/ipbus/udp_if/tx_main/end_addr_int[12]_i_1_n_0                                                                                  |                                                                                                                                                                                 |                6 |             13 |
|  infra/clocks/clk125                              | infra/ipbus/udp_if/rx_ram_mux/E[0]                                                                                                   | infra/clocks/phy_rst_e                                                                                                                                                          |                2 |             13 |
|  infra/clocks/clk125                              | infra/ipbus/internal_ram_selector/free_i[1]                                                                                          | infra/clocks/phy_rst_e                                                                                                                                                          |                2 |             13 |
|  infra/clocks/clk125                              |                                                                                                                                      | infra/ipbus/rxram_end_addr_x[12]_i_1_n_0                                                                                                                                        |                2 |             13 |
|  infra/clocks/clk125                              | infra/ipbus/udp_if/rx_reset_block/end_addr_i_reg[12]                                                                                 | infra/ipbus/udp_if/ping/end_addr_i[12]_i_1_n_0                                                                                                                                  |                2 |             13 |
|  infra/clocks/clk125                              | infra/eth/emac0/inst/temac_gbe_v9_rgmii_core/txgen/TX_SM1/FRAME_COUNT                                                                | infra/eth/emac0/inst/temac_gbe_v9_rgmii_core/txgen/TX_SM1/FRAME_COUNT[14]_i_1_n_0                                                                                               |                5 |             14 |
|  infra/clocks/rctr_reg[3]_0                       |                                                                                                                                      | infra/clocks/rst_ipb_ctrl                                                                                                                                                       |                5 |             14 |
|  infra/clocks/clk125                              | infra/ipbus/udp_if/rx_reset_block/buf_to_load_int_reg[47]                                                                            | infra/ipbus/udp_if/rx_reset_block/tick_reg[0]                                                                                                                                   |                3 |             14 |
|  infra/clocks/clk125                              | infra/ipbus/udp_if/tx_main/rxram_end_addr_int[12]_i_1_n_0                                                                            | infra/clocks/phy_rst_e                                                                                                                                                          |                2 |             14 |
|  infra/eth/emac0/inst/rgmii_interface/rx_mac_aclk | infra/eth/emac0/inst/temac_gbe_v9_rgmii_core/rxgen/FRAME_DECODER/FRAME_COUNTER0                                                      | infra/eth/emac0/inst/temac_gbe_v9_rgmii_core/rxgen/RX_SM/SS[0]                                                                                                                  |                4 |             15 |
|  infra/clocks/rctr_reg[3]_0                       | infra/ipbus/trans/sm/rctr01_out                                                                                                      | infra/ipbus/trans/iface/rctr0                                                                                                                                                   |                4 |             16 |
|  infra/clocks/clk125                              | infra/ipbus/udp_if/tx_ram_selector/pkt_id_buf_reg[11][15][0]                                                                         | infra/clocks/phy_rst_e                                                                                                                                                          |                2 |             16 |
|  infra/clocks/rctr_reg[3]_0                       | infra/ipbus/trans/sm/addr                                                                                                            |                                                                                                                                                                                 |                8 |             16 |
|  infra/clocks/rctr_reg[3]_0                       | infra/ipbus/trans/sm/wctr0                                                                                                           | infra/ipbus/trans/iface/wctr                                                                                                                                                    |                4 |             16 |
|  infra/clocks/rctr_reg[3]_0                       | I3/i2c_interface/bit_controller/cnt[15]_i_1_n_0                                                                                      |                                                                                                                                                                                 |                6 |             16 |
|  infra/clocks/rctr_reg[3]_0                       | infra/ipbus/trans/sm/ack                                                                                                             | infra/ipbus/trans/sm/rmw_input[31]_i_1_n_0                                                                                                                                      |                8 |             16 |
|  infra/clocks/clk125                              | infra/ipbus/udp_if/tx_ram_selector/pkt_id_buf_reg[6][15][0]                                                                          | infra/clocks/phy_rst_e                                                                                                                                                          |                3 |             16 |
|  infra/clocks/clk125                              | infra/ipbus/udp_if/tx_ram_selector/pkt_id_buf_reg[2][15][0]                                                                          | infra/clocks/phy_rst_e                                                                                                                                                          |                3 |             16 |
|  infra/clocks/clk125                              | infra/ipbus/udp_if/tx_ram_selector/pkt_id_buf_reg[1][15][0]                                                                          | infra/clocks/phy_rst_e                                                                                                                                                          |                4 |             16 |
|  infra/clocks/clk125                              | infra/ipbus/udp_if/tx_ram_selector/pkt_id_buf_reg[15][15][0]                                                                         | infra/clocks/phy_rst_e                                                                                                                                                          |                3 |             16 |
|  infra/clocks/clk125                              | infra/ipbus/udp_if/tx_ram_selector/pkt_id_buf_reg[14][15][0]                                                                         | infra/clocks/phy_rst_e                                                                                                                                                          |                4 |             16 |
|  infra/clocks/clk125                              | infra/ipbus/udp_if/tx_ram_selector/pkt_id_buf_reg[13][15][0]                                                                         | infra/clocks/phy_rst_e                                                                                                                                                          |                4 |             16 |
|  infra/clocks/clk125                              | infra/ipbus/udp_if/tx_ram_selector/pkt_id_buf_reg[4][15][0]                                                                          | infra/clocks/phy_rst_e                                                                                                                                                          |                5 |             16 |
|  infra/clocks/clk125                              | infra/ipbus/udp_if/tx_ram_selector/pkt_id_buf_reg[10][15][0]                                                                         | infra/clocks/phy_rst_e                                                                                                                                                          |                3 |             16 |
|  infra/clocks/clk125                              | infra/ipbus/udp_if/tx_ram_selector/pkt_id_buf_reg[12][15][0]                                                                         | infra/clocks/phy_rst_e                                                                                                                                                          |                4 |             16 |
|  infra/clocks/clk125                              | infra/ipbus/udp_if/tx_ram_selector/pkt_id_buf_reg[0][15][0]                                                                          | infra/clocks/phy_rst_e                                                                                                                                                          |                2 |             16 |
|  infra/clocks/clk125                              | infra/ipbus/udp_if/tx_ram_selector/E[0]                                                                                              | infra/clocks/phy_rst_e                                                                                                                                                          |                3 |             16 |
|  infra/clocks/clk125                              | infra/ipbus/udp_if/tx_ram_selector/pkt_id_buf_reg[5][15][0]                                                                          | infra/clocks/phy_rst_e                                                                                                                                                          |                3 |             16 |
|  infra/clocks/clk125                              | infra/ipbus/udp_if/tx_ram_selector/pkt_id_buf_reg[7][15][0]                                                                          | infra/clocks/phy_rst_e                                                                                                                                                          |                3 |             16 |
|  infra/clocks/clk125                              | infra/ipbus/udp_if/tx_ram_selector/pkt_id_buf_reg[8][15][0]                                                                          | infra/clocks/phy_rst_e                                                                                                                                                          |                3 |             16 |
|  infra/clocks/clk125                              | infra/ipbus/udp_if/tx_ram_selector/pkt_id_buf_reg[9][15][0]                                                                          | infra/clocks/phy_rst_e                                                                                                                                                          |                4 |             16 |
|  infra/clocks/clk125                              | infra/eth/resend_pkt_id_int_reg[0][0]                                                                                                | infra/ipbus/udp_if/rx_reset_block/resend_pkt_id_int_reg[15][0]                                                                                                                  |                3 |             16 |
|  infra/clocks/clk125                              | infra/clocks/x_reg[13]                                                                                                               | infra/clocks/phy_rst_e                                                                                                                                                          |                4 |             16 |
|  infra/clocks/clk125                              | infra/eth/emac0/inst/temac_gbe_v9_rgmii_core/flow/tx_pause/sync_good_rx/pause_count                                                  | infra/eth/emac0/inst/temac_gbe_v9_rgmii_core/tx_reset_out                                                                                                                       |                4 |             16 |
|  infra/clocks/clk125                              | infra/ipbus/udp_if/rx_packet_parser/next_pkt_id_int0                                                                                 | infra/clocks/phy_rst_e                                                                                                                                                          |                4 |             16 |
|  infra/clocks/clk125                              | infra/ipbus/udp_if/rx_packet_parser/reliable_data                                                                                    | infra/ipbus/udp_if/rx_reset_block/tick_reg[0]                                                                                                                                   |                4 |             16 |
|  I4/BUFG_inst_n_0                                 | I4/s_locked_pll                                                                                                                      | I4/s_logic_reset_reg_n_0                                                                                                                                                        |                3 |             17 |
|  infra/eth/emac0/inst/rgmii_interface/rx_mac_aclk |                                                                                                                                      | infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/SR[0]                                                                                                     |                3 |             17 |
|  clk_encl_buf                                     |                                                                                                                                      | infra/clocks/clkdiv/clear                                                                                                                                                       |                5 |             17 |
|  infra/clocks/clk125                              |                                                                                                                                      | infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg                              |                5 |             18 |
|  infra/clocks/clk125                              | infra/ipbus/udp_if/rx_reset_block/buf_to_load_int_reg[47]                                                                            |                                                                                                                                                                                 |                4 |             19 |
|  infra/clocks/clk125                              | infra/ipbus/udp_if/rx_reset_block/pkt_data_reg[47]__1                                                                                |                                                                                                                                                                                 |                6 |             26 |
|  infra/clocks/clk125                              |                                                                                                                                      | infra/clocks/SR[0]                                                                                                                                                              |                7 |             26 |
|  infra/clocks/clk125                              | infra/ipbus/udp_if/rx_packet_parser/reliable_data                                                                                    |                                                                                                                                                                                 |                5 |             28 |
|  I4/CLK                                           |                                                                                                                                      |                                                                                                                                                                                 |                8 |             29 |
|  infra/clocks/rctr_reg[3]_0                       | infra/ipbus/trans/sm/out[0]                                                                                                          |                                                                                                                                                                                 |               12 |             29 |
|  infra/clocks/rctr_reg[3]_0                       | infra/ipbus/trans/sm/FSM_onehot_state_reg_n_0_[4]                                                                                    |                                                                                                                                                                                 |                9 |             32 |
|  infra/eth/emac0/inst/rgmii_interface/rx_mac_aclk | infra/eth/emac0/inst/temac_gbe_v9_rgmii_core/rxgen/ENABLE_REG_reg_n_0                                                                | infra/eth/emac0/inst/temac_gbe_v9_rgmii_core/rxgen/RX_SM/CALC_reg[31]                                                                                                           |               10 |             32 |
|  infra/clocks/rctr_reg[3]_0                       | infra/ipbus/trans/sm/rmw_result[31]_i_1_n_0                                                                                          |                                                                                                                                                                                 |               10 |             32 |
|  infra/clocks/clk125                              |                                                                                                                                      | infra/eth/emac0/inst/temac_gbe_v9_rgmii_core/txgen/TX_SM1/PREAMBLE_PIPE_reg_n_0_[2]                                                                                             |               11 |             32 |
|  infra/clocks/rctr_reg[3]_0                       | infra/ipbus/trans/sm/E[0]                                                                                                            | infra/clocks/prer_reg[0]                                                                                                                                                        |               14 |             32 |
|  infra/clocks/clk125                              | infra/eth/E[0]                                                                                                                       | infra/ipbus/udp_if/rx_reset_block/SR[0]                                                                                                                                         |                6 |             32 |
|  infra/clocks/rctr_reg[3]_0                       | infra/ipbus/trans/iface/rxf0                                                                                                         |                                                                                                                                                                                 |               10 |             32 |
|  infra/clocks/rctr_reg[3]_0                       | infra/ipbus/udp_if/clock_crossing_if/blen_reg[0][0]                                                                                  |                                                                                                                                                                                 |               10 |             32 |
|  infra/clocks/clk125                              | infra/ipbus/udp_if/payload/ipbus_hdr_int0                                                                                            | infra/ipbus/udp_if/rx_reset_block/tick_reg[0]                                                                                                                                   |                9 |             32 |
|  infra/clocks/clk125                              | infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_axis_tvalid              |                                                                                                                                                                                 |               14 |             35 |
|  infra/clocks/clk125                              |                                                                                                                                      | infra/ipbus/udp_if/rx_reset_block/tick_reg[0]                                                                                                                                   |               20 |             35 |
|  infra/clocks/clk125                              | infra/ipbus/udp_if/rx_reset_block/pkt_data_reg[31]__0                                                                                | infra/ipbus/udp_if/rx_reset_block/tick_reg[0]                                                                                                                                   |                7 |             39 |
|  infra/clocks/clk125                              | infra/ipbus/udp_if/rx_reset_block/pkt_data_reg[31]__0                                                                                |                                                                                                                                                                                 |                9 |             40 |
|  infra/clocks/clk125                              | infra/ipbus/udp_if/rx_reset_block/pkt_data_reg[47]__1                                                                                | infra/ipbus/udp_if/rx_reset_block/tick_reg[0]                                                                                                                                   |                9 |             46 |
|  infra/clocks/clk125                              | infra/ipbus/udp_if/rx_reset_block/pkt_data_reg[127]                                                                                  | infra/ipbus/udp_if/rx_reset_block/tick_reg[0]                                                                                                                                   |                9 |             49 |
|  infra/clocks/clk125                              | infra/ipbus/udp_if/rx_reset_block/pkt_data_reg[127]                                                                                  |                                                                                                                                                                                 |               17 |             62 |
|  infra/clocks/clk125                              | infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_axis_tvalid              | infra/ipbus/udp_if/rx_reset_block/tick_reg[0]                                                                                                                                   |               17 |             79 |
|  infra/clocks/rctr_reg[3]_0                       |                                                                                                                                      |                                                                                                                                                                                 |               38 |             82 |
|  infra/eth/emac0/inst/rgmii_interface/rx_mac_aclk |                                                                                                                                      | infra/eth/emac0/inst/temac_gbe_v9_rgmii_core/rx_reset_out                                                                                                                       |               22 |             82 |
|  infra/clocks/clk125                              | infra/ipbus/udp_if/status_buffer/history[7]_i_1_n_0                                                                                  | infra/ipbus/udp_if/clock_crossing_if/history_reg[127]                                                                                                                           |               29 |            120 |
|  infra/eth/emac0/inst/rgmii_interface/rx_mac_aclk |                                                                                                                                      |                                                                                                                                                                                 |               33 |            120 |
|  infra/clocks/clk125                              |                                                                                                                                      | infra/eth/emac0/inst/temac_gbe_v9_rgmii_core/tx_reset_out                                                                                                                       |               39 |            122 |
|  infra/clocks/clk125                              | infra/ipbus/udp_if/tx_main/ipbus_out_valid                                                                                           | infra/clocks/phy_rst_e                                                                                                                                                          |               37 |            128 |
|  infra/clocks/clk125                              | infra/clocks/ipbus_in_reg[127]                                                                                                       | infra/clocks/ipbus_in_reg[0]                                                                                                                                                    |               30 |            128 |
|  infra/clocks/clk125                              |                                                                                                                                      | infra/clocks/phy_rst_e                                                                                                                                                          |               60 |            157 |
|  infra/clocks/clk125                              |                                                                                                                                      | infra/ipbus/udp_if/RARP_block/data_buffer0_out[62]                                                                                                                              |               27 |            175 |
|  infra/clocks/clk125                              |                                                                                                                                      |                                                                                                                                                                                 |              251 |            683 |
+---------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                    20 |
| 2      |                     3 |
| 3      |                     6 |
| 4      |                    15 |
| 5      |                    19 |
| 6      |                    11 |
| 7      |                     4 |
| 8      |                    46 |
| 9      |                     7 |
| 10     |                     1 |
| 11     |                     6 |
| 12     |                     3 |
| 13     |                     5 |
| 14     |                     4 |
| 15     |                     1 |
| 16+    |                    63 |
+--------+-----------------------+


