#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Tue Apr 18 17:50:19 2017
# Process ID: 13464
# Current directory: C:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/cnn_parallel/cnn_parallel.runs/synth_1
# Command line: vivado.exe -log cnn_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source cnn_top.tcl
# Log file: C:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/cnn_parallel/cnn_parallel.runs/synth_1/cnn_top.vds
# Journal file: C:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/cnn_parallel/cnn_parallel.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source cnn_top.tcl -notrace
Command: synth_design -top cnn_top -part xc7k70tfbv676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 17272 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:17 . Memory (MB): peak = 293.457 ; gain = 83.637
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'cnn_top' [C:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/src_parallel/cnn_top.vhd:45]
	Parameter PARALELISM bound to: 2 - type: integer 
	Parameter Z_PARALELISM bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'mult_gen_1' declared at 'C:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/cnn_parallel/cnn_parallel.runs/synth_1/.Xil/Vivado-13464-DESKTOP-1Q958FF/realtime/mult_gen_1_stub.vhdl:5' bound to instance 'm2' of component 'mult_gen_1' [C:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/src_parallel/cnn_top.vhd:112]
INFO: [Synth 8-638] synthesizing module 'mult_gen_1' [C:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/cnn_parallel/cnn_parallel.runs/synth_1/.Xil/Vivado-13464-DESKTOP-1Q958FF/realtime/mult_gen_1_stub.vhdl:15]
INFO: [Synth 8-3491] module 'mult_gen_1' declared at 'C:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/cnn_parallel/cnn_parallel.runs/synth_1/.Xil/Vivado-13464-DESKTOP-1Q958FF/realtime/mult_gen_1_stub.vhdl:5' bound to instance 'm3' of component 'mult_gen_1' [C:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/src_parallel/cnn_top.vhd:117]
INFO: [Synth 8-3491] module 'mult_gen_1' declared at 'C:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/cnn_parallel/cnn_parallel.runs/synth_1/.Xil/Vivado-13464-DESKTOP-1Q958FF/realtime/mult_gen_1_stub.vhdl:5' bound to instance 'm4' of component 'mult_gen_1' [C:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/src_parallel/cnn_top.vhd:122]
INFO: [Synth 8-638] synthesizing module 'controller' [C:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/src_parallel/controller.vhd:43]
INFO: [Synth 8-226] default block is never used [C:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/src_parallel/controller.vhd:102]
INFO: [Synth 8-256] done synthesizing module 'controller' (1#1) [C:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/src_parallel/controller.vhd:43]
INFO: [Synth 8-638] synthesizing module 'router' [C:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/src_parallel/router.vhd:50]
	Parameter MOD_LINE bound to: 2 - type: integer 
WARNING: [Synth 8-614] signal 'initialValue' is read in the process but is not in the sensitivity list [C:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/src_parallel/router.vhd:142]
WARNING: [Synth 8-614] signal 'initialValue' is read in the process but is not in the sensitivity list [C:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/src_parallel/router.vhd:207]
INFO: [Synth 8-638] synthesizing module 'bram' [C:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/src_parallel/bram.vhd:23]
	Parameter WIDTH bound to: 17 - type: integer 
	Parameter DEPTH bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'bram' (2#1) [C:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/src_parallel/bram.vhd:23]
INFO: [Synth 8-638] synthesizing module 'bram__parameterized0' [C:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/src_parallel/bram.vhd:23]
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter DEPTH bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'bram__parameterized0' (2#1) [C:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/src_parallel/bram.vhd:23]
INFO: [Synth 8-638] synthesizing module 'bram__parameterized1' [C:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/src_parallel/bram.vhd:23]
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'bram__parameterized1' (2#1) [C:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/src_parallel/bram.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'router' (3#1) [C:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/src_parallel/router.vhd:50]
INFO: [Synth 8-638] synthesizing module 'convo' [C:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/src_parallel/convo.vhd:46]
INFO: [Synth 8-638] synthesizing module 'fullyconnected' [C:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/cnn_parallel/cnn_parallel.srcs/sources_1/new/fullyconnected.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'fullyconnected' (4#1) [C:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/cnn_parallel/cnn_parallel.srcs/sources_1/new/fullyconnected.vhd:40]
INFO: [Synth 8-3491] module 'mult_gen_0' declared at 'C:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/cnn_parallel/cnn_parallel.runs/synth_1/.Xil/Vivado-13464-DESKTOP-1Q958FF/realtime/mult_gen_0_stub.vhdl:5' bound to instance 'm1' of component 'mult_gen_0' [C:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/src_parallel/convo.vhd:94]
INFO: [Synth 8-638] synthesizing module 'mult_gen_0' [C:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/cnn_parallel/cnn_parallel.runs/synth_1/.Xil/Vivado-13464-DESKTOP-1Q958FF/realtime/mult_gen_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'c_addsub_0' declared at 'C:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/cnn_parallel/cnn_parallel.runs/synth_1/.Xil/Vivado-13464-DESKTOP-1Q958FF/realtime/c_addsub_0_stub.vhdl:5' bound to instance 'add1' of component 'c_addsub_0' [C:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/src_parallel/convo.vhd:110]
INFO: [Synth 8-638] synthesizing module 'c_addsub_0' [C:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/cnn_parallel/cnn_parallel.runs/synth_1/.Xil/Vivado-13464-DESKTOP-1Q958FF/realtime/c_addsub_0_stub.vhdl:14]
INFO: [Synth 8-256] done synthesizing module 'convo' (5#1) [C:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/src_parallel/convo.vhd:46]
INFO: [Synth 8-638] synthesizing module 'fifo' [C:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/src_parallel/fifo.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'fifo' (6#1) [C:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/src_parallel/fifo.vhd:40]
INFO: [Synth 8-638] synthesizing module 'fifo_parallel' [C:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/src_parallel/fifo_parallel.vhd:19]
INFO: [Synth 8-638] synthesizing module 'bram__parameterized2' [C:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/src_parallel/bram.vhd:23]
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter DEPTH bound to: 9 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'bram__parameterized2' (6#1) [C:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/src_parallel/bram.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'fifo_parallel' (7#1) [C:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/src_parallel/fifo_parallel.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'cnn_top' (8#1) [C:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/src_parallel/cnn_top.vhd:45]
WARNING: [Synth 8-3331] design router has unconnected port initialValue[31]
WARNING: [Synth 8-3331] design router has unconnected port initialValue[30]
WARNING: [Synth 8-3331] design router has unconnected port initialValue[29]
WARNING: [Synth 8-3331] design router has unconnected port initialValue[28]
WARNING: [Synth 8-3331] design router has unconnected port initialValue[27]
WARNING: [Synth 8-3331] design router has unconnected port initialValue[26]
WARNING: [Synth 8-3331] design router has unconnected port initialValue[25]
WARNING: [Synth 8-3331] design router has unconnected port initialValue[24]
WARNING: [Synth 8-3331] design router has unconnected port initialValue[23]
WARNING: [Synth 8-3331] design router has unconnected port initialValue[22]
WARNING: [Synth 8-3331] design router has unconnected port initialValue[21]
WARNING: [Synth 8-3331] design router has unconnected port initialValue[20]
WARNING: [Synth 8-3331] design router has unconnected port initialValue[19]
WARNING: [Synth 8-3331] design router has unconnected port initialValue[18]
WARNING: [Synth 8-3331] design router has unconnected port initialValue[17]
WARNING: [Synth 8-3331] design router has unconnected port initialValue[16]
WARNING: [Synth 8-3331] design router has unconnected port initialValue[15]
WARNING: [Synth 8-3331] design router has unconnected port initialValue[14]
WARNING: [Synth 8-3331] design router has unconnected port initialValue[13]
WARNING: [Synth 8-3331] design router has unconnected port initialValue[12]
WARNING: [Synth 8-3331] design router has unconnected port size_dataOut[15]
WARNING: [Synth 8-3331] design router has unconnected port size_dataOut[14]
WARNING: [Synth 8-3331] design router has unconnected port size_dataOut[13]
WARNING: [Synth 8-3331] design router has unconnected port size_dataOut[12]
WARNING: [Synth 8-3331] design router has unconnected port size_dataOut[11]
WARNING: [Synth 8-3331] design router has unconnected port size_dataOut[10]
WARNING: [Synth 8-3331] design router has unconnected port size_dataOut[9]
WARNING: [Synth 8-3331] design router has unconnected port size_dataOut[8]
WARNING: [Synth 8-3331] design router has unconnected port size_dataOut[7]
WARNING: [Synth 8-3331] design router has unconnected port size_dataOut[6]
WARNING: [Synth 8-3331] design router has unconnected port size_dataOut[5]
WARNING: [Synth 8-3331] design router has unconnected port size_dataOut[4]
WARNING: [Synth 8-3331] design router has unconnected port size_dataOut[3]
WARNING: [Synth 8-3331] design router has unconnected port size_dataOut[2]
WARNING: [Synth 8-3331] design router has unconnected port size_dataOut[1]
WARNING: [Synth 8-3331] design router has unconnected port size_dataOut[0]
WARNING: [Synth 8-3331] design controller has unconnected port sizeOutput[15]
WARNING: [Synth 8-3331] design controller has unconnected port sizeOutput[14]
WARNING: [Synth 8-3331] design controller has unconnected port sizeOutput[13]
WARNING: [Synth 8-3331] design controller has unconnected port sizeOutput[12]
WARNING: [Synth 8-3331] design controller has unconnected port sizeOutput[11]
WARNING: [Synth 8-3331] design controller has unconnected port sizeOutput[10]
WARNING: [Synth 8-3331] design controller has unconnected port sizeOutput[9]
WARNING: [Synth 8-3331] design controller has unconnected port sizeOutput[8]
WARNING: [Synth 8-3331] design controller has unconnected port sizeOutput[7]
WARNING: [Synth 8-3331] design controller has unconnected port sizeOutput[6]
WARNING: [Synth 8-3331] design controller has unconnected port sizeOutput[5]
WARNING: [Synth 8-3331] design controller has unconnected port sizeOutput[4]
WARNING: [Synth 8-3331] design controller has unconnected port sizeOutput[3]
WARNING: [Synth 8-3331] design controller has unconnected port sizeOutput[2]
WARNING: [Synth 8-3331] design controller has unconnected port sizeOutput[1]
WARNING: [Synth 8-3331] design controller has unconnected port sizeOutput[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 332.406 ; gain = 122.586
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:21 . Memory (MB): peak = 332.406 ; gain = 122.586
---------------------------------------------------------------------------------
WARNING: [Project 1-560] Could not resolve non-primitive black box cell 'c_addsub_0' instantiated as 'para[0].datapath[0].convolution/add1'. 20 instances of this cell are unresolved black boxes. [C:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/src_parallel/convo.vhd:110]
WARNING: [Project 1-560] Could not resolve non-primitive black box cell 'mult_gen_0' instantiated as 'para[0].datapath[0].convolution/m1'. 20 instances of this cell are unresolved black boxes. [C:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/src_parallel/convo.vhd:94]
WARNING: [Project 1-560] Could not resolve non-primitive black box cell 'mult_gen_1' instantiated as 'm2'. 3 instances of this cell are unresolved black boxes. [C:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/src_parallel/cnn_top.vhd:112]
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/cnn_parallel/cnn_parallel.runs/synth_1/.Xil/Vivado-13464-DESKTOP-1Q958FF/dcp/mult_gen_1_in_context.xdc] for cell 'm2'
Finished Parsing XDC File [C:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/cnn_parallel/cnn_parallel.runs/synth_1/.Xil/Vivado-13464-DESKTOP-1Q958FF/dcp/mult_gen_1_in_context.xdc] for cell 'm2'
Parsing XDC File [C:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/cnn_parallel/cnn_parallel.runs/synth_1/.Xil/Vivado-13464-DESKTOP-1Q958FF/dcp/mult_gen_1_in_context.xdc] for cell 'm3'
Finished Parsing XDC File [C:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/cnn_parallel/cnn_parallel.runs/synth_1/.Xil/Vivado-13464-DESKTOP-1Q958FF/dcp/mult_gen_1_in_context.xdc] for cell 'm3'
Parsing XDC File [C:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/cnn_parallel/cnn_parallel.runs/synth_1/.Xil/Vivado-13464-DESKTOP-1Q958FF/dcp/mult_gen_1_in_context.xdc] for cell 'm4'
Finished Parsing XDC File [C:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/cnn_parallel/cnn_parallel.runs/synth_1/.Xil/Vivado-13464-DESKTOP-1Q958FF/dcp/mult_gen_1_in_context.xdc] for cell 'm4'
Parsing XDC File [C:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/cnn_parallel/cnn_parallel.runs/synth_1/.Xil/Vivado-13464-DESKTOP-1Q958FF/dcp_2/c_addsub_0_in_context.xdc] for cell 'para[0].datapath[0].convolution/add1'
Finished Parsing XDC File [C:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/cnn_parallel/cnn_parallel.runs/synth_1/.Xil/Vivado-13464-DESKTOP-1Q958FF/dcp_2/c_addsub_0_in_context.xdc] for cell 'para[0].datapath[0].convolution/add1'
Parsing XDC File [C:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/cnn_parallel/cnn_parallel.runs/synth_1/.Xil/Vivado-13464-DESKTOP-1Q958FF/dcp_2/c_addsub_0_in_context.xdc] for cell 'para[0].datapath[1].convolution/add1'
Finished Parsing XDC File [C:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/cnn_parallel/cnn_parallel.runs/synth_1/.Xil/Vivado-13464-DESKTOP-1Q958FF/dcp_2/c_addsub_0_in_context.xdc] for cell 'para[0].datapath[1].convolution/add1'
Parsing XDC File [C:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/cnn_parallel/cnn_parallel.runs/synth_1/.Xil/Vivado-13464-DESKTOP-1Q958FF/dcp_2/c_addsub_0_in_context.xdc] for cell 'para[1].datapath[0].convolution/add1'
Finished Parsing XDC File [C:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/cnn_parallel/cnn_parallel.runs/synth_1/.Xil/Vivado-13464-DESKTOP-1Q958FF/dcp_2/c_addsub_0_in_context.xdc] for cell 'para[1].datapath[0].convolution/add1'
Parsing XDC File [C:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/cnn_parallel/cnn_parallel.runs/synth_1/.Xil/Vivado-13464-DESKTOP-1Q958FF/dcp_2/c_addsub_0_in_context.xdc] for cell 'para[1].datapath[1].convolution/add1'
Finished Parsing XDC File [C:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/cnn_parallel/cnn_parallel.runs/synth_1/.Xil/Vivado-13464-DESKTOP-1Q958FF/dcp_2/c_addsub_0_in_context.xdc] for cell 'para[1].datapath[1].convolution/add1'
Parsing XDC File [C:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/cnn_parallel/cnn_parallel.runs/synth_1/.Xil/Vivado-13464-DESKTOP-1Q958FF/dcp_2/c_addsub_0_in_context.xdc] for cell 'para[2].datapath[0].convolution/add1'
Finished Parsing XDC File [C:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/cnn_parallel/cnn_parallel.runs/synth_1/.Xil/Vivado-13464-DESKTOP-1Q958FF/dcp_2/c_addsub_0_in_context.xdc] for cell 'para[2].datapath[0].convolution/add1'
Parsing XDC File [C:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/cnn_parallel/cnn_parallel.runs/synth_1/.Xil/Vivado-13464-DESKTOP-1Q958FF/dcp_2/c_addsub_0_in_context.xdc] for cell 'para[2].datapath[1].convolution/add1'
Finished Parsing XDC File [C:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/cnn_parallel/cnn_parallel.runs/synth_1/.Xil/Vivado-13464-DESKTOP-1Q958FF/dcp_2/c_addsub_0_in_context.xdc] for cell 'para[2].datapath[1].convolution/add1'
Parsing XDC File [C:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/cnn_parallel/cnn_parallel.runs/synth_1/.Xil/Vivado-13464-DESKTOP-1Q958FF/dcp_2/c_addsub_0_in_context.xdc] for cell 'para[3].datapath[0].convolution/add1'
Finished Parsing XDC File [C:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/cnn_parallel/cnn_parallel.runs/synth_1/.Xil/Vivado-13464-DESKTOP-1Q958FF/dcp_2/c_addsub_0_in_context.xdc] for cell 'para[3].datapath[0].convolution/add1'
Parsing XDC File [C:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/cnn_parallel/cnn_parallel.runs/synth_1/.Xil/Vivado-13464-DESKTOP-1Q958FF/dcp_2/c_addsub_0_in_context.xdc] for cell 'para[3].datapath[1].convolution/add1'
Finished Parsing XDC File [C:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/cnn_parallel/cnn_parallel.runs/synth_1/.Xil/Vivado-13464-DESKTOP-1Q958FF/dcp_2/c_addsub_0_in_context.xdc] for cell 'para[3].datapath[1].convolution/add1'
Parsing XDC File [C:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/cnn_parallel/cnn_parallel.runs/synth_1/.Xil/Vivado-13464-DESKTOP-1Q958FF/dcp_2/c_addsub_0_in_context.xdc] for cell 'para[4].datapath[0].convolution/add1'
Finished Parsing XDC File [C:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/cnn_parallel/cnn_parallel.runs/synth_1/.Xil/Vivado-13464-DESKTOP-1Q958FF/dcp_2/c_addsub_0_in_context.xdc] for cell 'para[4].datapath[0].convolution/add1'
Parsing XDC File [C:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/cnn_parallel/cnn_parallel.runs/synth_1/.Xil/Vivado-13464-DESKTOP-1Q958FF/dcp_2/c_addsub_0_in_context.xdc] for cell 'para[4].datapath[1].convolution/add1'
Finished Parsing XDC File [C:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/cnn_parallel/cnn_parallel.runs/synth_1/.Xil/Vivado-13464-DESKTOP-1Q958FF/dcp_2/c_addsub_0_in_context.xdc] for cell 'para[4].datapath[1].convolution/add1'
Parsing XDC File [C:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/cnn_parallel/cnn_parallel.runs/synth_1/.Xil/Vivado-13464-DESKTOP-1Q958FF/dcp_2/c_addsub_0_in_context.xdc] for cell 'para[5].datapath[0].convolution/add1'
Finished Parsing XDC File [C:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/cnn_parallel/cnn_parallel.runs/synth_1/.Xil/Vivado-13464-DESKTOP-1Q958FF/dcp_2/c_addsub_0_in_context.xdc] for cell 'para[5].datapath[0].convolution/add1'
Parsing XDC File [C:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/cnn_parallel/cnn_parallel.runs/synth_1/.Xil/Vivado-13464-DESKTOP-1Q958FF/dcp_2/c_addsub_0_in_context.xdc] for cell 'para[5].datapath[1].convolution/add1'
Finished Parsing XDC File [C:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/cnn_parallel/cnn_parallel.runs/synth_1/.Xil/Vivado-13464-DESKTOP-1Q958FF/dcp_2/c_addsub_0_in_context.xdc] for cell 'para[5].datapath[1].convolution/add1'
Parsing XDC File [C:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/cnn_parallel/cnn_parallel.runs/synth_1/.Xil/Vivado-13464-DESKTOP-1Q958FF/dcp_2/c_addsub_0_in_context.xdc] for cell 'para[6].datapath[0].convolution/add1'
Finished Parsing XDC File [C:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/cnn_parallel/cnn_parallel.runs/synth_1/.Xil/Vivado-13464-DESKTOP-1Q958FF/dcp_2/c_addsub_0_in_context.xdc] for cell 'para[6].datapath[0].convolution/add1'
Parsing XDC File [C:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/cnn_parallel/cnn_parallel.runs/synth_1/.Xil/Vivado-13464-DESKTOP-1Q958FF/dcp_2/c_addsub_0_in_context.xdc] for cell 'para[6].datapath[1].convolution/add1'
Finished Parsing XDC File [C:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/cnn_parallel/cnn_parallel.runs/synth_1/.Xil/Vivado-13464-DESKTOP-1Q958FF/dcp_2/c_addsub_0_in_context.xdc] for cell 'para[6].datapath[1].convolution/add1'
Parsing XDC File [C:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/cnn_parallel/cnn_parallel.runs/synth_1/.Xil/Vivado-13464-DESKTOP-1Q958FF/dcp_2/c_addsub_0_in_context.xdc] for cell 'para[7].datapath[0].convolution/add1'
Finished Parsing XDC File [C:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/cnn_parallel/cnn_parallel.runs/synth_1/.Xil/Vivado-13464-DESKTOP-1Q958FF/dcp_2/c_addsub_0_in_context.xdc] for cell 'para[7].datapath[0].convolution/add1'
Parsing XDC File [C:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/cnn_parallel/cnn_parallel.runs/synth_1/.Xil/Vivado-13464-DESKTOP-1Q958FF/dcp_2/c_addsub_0_in_context.xdc] for cell 'para[7].datapath[1].convolution/add1'
Finished Parsing XDC File [C:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/cnn_parallel/cnn_parallel.runs/synth_1/.Xil/Vivado-13464-DESKTOP-1Q958FF/dcp_2/c_addsub_0_in_context.xdc] for cell 'para[7].datapath[1].convolution/add1'
Parsing XDC File [C:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/cnn_parallel/cnn_parallel.runs/synth_1/.Xil/Vivado-13464-DESKTOP-1Q958FF/dcp_2/c_addsub_0_in_context.xdc] for cell 'para[8].datapath[0].convolution/add1'
Finished Parsing XDC File [C:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/cnn_parallel/cnn_parallel.runs/synth_1/.Xil/Vivado-13464-DESKTOP-1Q958FF/dcp_2/c_addsub_0_in_context.xdc] for cell 'para[8].datapath[0].convolution/add1'
Parsing XDC File [C:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/cnn_parallel/cnn_parallel.runs/synth_1/.Xil/Vivado-13464-DESKTOP-1Q958FF/dcp_2/c_addsub_0_in_context.xdc] for cell 'para[8].datapath[1].convolution/add1'
Finished Parsing XDC File [C:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/cnn_parallel/cnn_parallel.runs/synth_1/.Xil/Vivado-13464-DESKTOP-1Q958FF/dcp_2/c_addsub_0_in_context.xdc] for cell 'para[8].datapath[1].convolution/add1'
Parsing XDC File [C:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/cnn_parallel/cnn_parallel.runs/synth_1/.Xil/Vivado-13464-DESKTOP-1Q958FF/dcp_2/c_addsub_0_in_context.xdc] for cell 'para[9].datapath[0].convolution/add1'
Finished Parsing XDC File [C:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/cnn_parallel/cnn_parallel.runs/synth_1/.Xil/Vivado-13464-DESKTOP-1Q958FF/dcp_2/c_addsub_0_in_context.xdc] for cell 'para[9].datapath[0].convolution/add1'
Parsing XDC File [C:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/cnn_parallel/cnn_parallel.runs/synth_1/.Xil/Vivado-13464-DESKTOP-1Q958FF/dcp_2/c_addsub_0_in_context.xdc] for cell 'para[9].datapath[1].convolution/add1'
Finished Parsing XDC File [C:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/cnn_parallel/cnn_parallel.runs/synth_1/.Xil/Vivado-13464-DESKTOP-1Q958FF/dcp_2/c_addsub_0_in_context.xdc] for cell 'para[9].datapath[1].convolution/add1'
Parsing XDC File [C:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/cnn_parallel/cnn_parallel.runs/synth_1/.Xil/Vivado-13464-DESKTOP-1Q958FF/dcp_3/mult_gen_0_in_context.xdc] for cell 'para[0].datapath[0].convolution/m1'
Finished Parsing XDC File [C:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/cnn_parallel/cnn_parallel.runs/synth_1/.Xil/Vivado-13464-DESKTOP-1Q958FF/dcp_3/mult_gen_0_in_context.xdc] for cell 'para[0].datapath[0].convolution/m1'
Parsing XDC File [C:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/cnn_parallel/cnn_parallel.runs/synth_1/.Xil/Vivado-13464-DESKTOP-1Q958FF/dcp_3/mult_gen_0_in_context.xdc] for cell 'para[0].datapath[1].convolution/m1'
Finished Parsing XDC File [C:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/cnn_parallel/cnn_parallel.runs/synth_1/.Xil/Vivado-13464-DESKTOP-1Q958FF/dcp_3/mult_gen_0_in_context.xdc] for cell 'para[0].datapath[1].convolution/m1'
Parsing XDC File [C:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/cnn_parallel/cnn_parallel.runs/synth_1/.Xil/Vivado-13464-DESKTOP-1Q958FF/dcp_3/mult_gen_0_in_context.xdc] for cell 'para[1].datapath[0].convolution/m1'
Finished Parsing XDC File [C:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/cnn_parallel/cnn_parallel.runs/synth_1/.Xil/Vivado-13464-DESKTOP-1Q958FF/dcp_3/mult_gen_0_in_context.xdc] for cell 'para[1].datapath[0].convolution/m1'
Parsing XDC File [C:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/cnn_parallel/cnn_parallel.runs/synth_1/.Xil/Vivado-13464-DESKTOP-1Q958FF/dcp_3/mult_gen_0_in_context.xdc] for cell 'para[1].datapath[1].convolution/m1'
Finished Parsing XDC File [C:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/cnn_parallel/cnn_parallel.runs/synth_1/.Xil/Vivado-13464-DESKTOP-1Q958FF/dcp_3/mult_gen_0_in_context.xdc] for cell 'para[1].datapath[1].convolution/m1'
Parsing XDC File [C:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/cnn_parallel/cnn_parallel.runs/synth_1/.Xil/Vivado-13464-DESKTOP-1Q958FF/dcp_3/mult_gen_0_in_context.xdc] for cell 'para[2].datapath[0].convolution/m1'
Finished Parsing XDC File [C:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/cnn_parallel/cnn_parallel.runs/synth_1/.Xil/Vivado-13464-DESKTOP-1Q958FF/dcp_3/mult_gen_0_in_context.xdc] for cell 'para[2].datapath[0].convolution/m1'
Parsing XDC File [C:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/cnn_parallel/cnn_parallel.runs/synth_1/.Xil/Vivado-13464-DESKTOP-1Q958FF/dcp_3/mult_gen_0_in_context.xdc] for cell 'para[2].datapath[1].convolution/m1'
Finished Parsing XDC File [C:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/cnn_parallel/cnn_parallel.runs/synth_1/.Xil/Vivado-13464-DESKTOP-1Q958FF/dcp_3/mult_gen_0_in_context.xdc] for cell 'para[2].datapath[1].convolution/m1'
Parsing XDC File [C:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/cnn_parallel/cnn_parallel.runs/synth_1/.Xil/Vivado-13464-DESKTOP-1Q958FF/dcp_3/mult_gen_0_in_context.xdc] for cell 'para[3].datapath[0].convolution/m1'
Finished Parsing XDC File [C:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/cnn_parallel/cnn_parallel.runs/synth_1/.Xil/Vivado-13464-DESKTOP-1Q958FF/dcp_3/mult_gen_0_in_context.xdc] for cell 'para[3].datapath[0].convolution/m1'
Parsing XDC File [C:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/cnn_parallel/cnn_parallel.runs/synth_1/.Xil/Vivado-13464-DESKTOP-1Q958FF/dcp_3/mult_gen_0_in_context.xdc] for cell 'para[3].datapath[1].convolution/m1'
Finished Parsing XDC File [C:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/cnn_parallel/cnn_parallel.runs/synth_1/.Xil/Vivado-13464-DESKTOP-1Q958FF/dcp_3/mult_gen_0_in_context.xdc] for cell 'para[3].datapath[1].convolution/m1'
Parsing XDC File [C:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/cnn_parallel/cnn_parallel.runs/synth_1/.Xil/Vivado-13464-DESKTOP-1Q958FF/dcp_3/mult_gen_0_in_context.xdc] for cell 'para[4].datapath[0].convolution/m1'
Finished Parsing XDC File [C:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/cnn_parallel/cnn_parallel.runs/synth_1/.Xil/Vivado-13464-DESKTOP-1Q958FF/dcp_3/mult_gen_0_in_context.xdc] for cell 'para[4].datapath[0].convolution/m1'
Parsing XDC File [C:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/cnn_parallel/cnn_parallel.runs/synth_1/.Xil/Vivado-13464-DESKTOP-1Q958FF/dcp_3/mult_gen_0_in_context.xdc] for cell 'para[4].datapath[1].convolution/m1'
Finished Parsing XDC File [C:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/cnn_parallel/cnn_parallel.runs/synth_1/.Xil/Vivado-13464-DESKTOP-1Q958FF/dcp_3/mult_gen_0_in_context.xdc] for cell 'para[4].datapath[1].convolution/m1'
Parsing XDC File [C:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/cnn_parallel/cnn_parallel.runs/synth_1/.Xil/Vivado-13464-DESKTOP-1Q958FF/dcp_3/mult_gen_0_in_context.xdc] for cell 'para[5].datapath[0].convolution/m1'
Finished Parsing XDC File [C:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/cnn_parallel/cnn_parallel.runs/synth_1/.Xil/Vivado-13464-DESKTOP-1Q958FF/dcp_3/mult_gen_0_in_context.xdc] for cell 'para[5].datapath[0].convolution/m1'
Parsing XDC File [C:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/cnn_parallel/cnn_parallel.runs/synth_1/.Xil/Vivado-13464-DESKTOP-1Q958FF/dcp_3/mult_gen_0_in_context.xdc] for cell 'para[5].datapath[1].convolution/m1'
Finished Parsing XDC File [C:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/cnn_parallel/cnn_parallel.runs/synth_1/.Xil/Vivado-13464-DESKTOP-1Q958FF/dcp_3/mult_gen_0_in_context.xdc] for cell 'para[5].datapath[1].convolution/m1'
Parsing XDC File [C:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/cnn_parallel/cnn_parallel.runs/synth_1/.Xil/Vivado-13464-DESKTOP-1Q958FF/dcp_3/mult_gen_0_in_context.xdc] for cell 'para[6].datapath[0].convolution/m1'
Finished Parsing XDC File [C:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/cnn_parallel/cnn_parallel.runs/synth_1/.Xil/Vivado-13464-DESKTOP-1Q958FF/dcp_3/mult_gen_0_in_context.xdc] for cell 'para[6].datapath[0].convolution/m1'
Parsing XDC File [C:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/cnn_parallel/cnn_parallel.runs/synth_1/.Xil/Vivado-13464-DESKTOP-1Q958FF/dcp_3/mult_gen_0_in_context.xdc] for cell 'para[6].datapath[1].convolution/m1'
Finished Parsing XDC File [C:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/cnn_parallel/cnn_parallel.runs/synth_1/.Xil/Vivado-13464-DESKTOP-1Q958FF/dcp_3/mult_gen_0_in_context.xdc] for cell 'para[6].datapath[1].convolution/m1'
Parsing XDC File [C:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/cnn_parallel/cnn_parallel.runs/synth_1/.Xil/Vivado-13464-DESKTOP-1Q958FF/dcp_3/mult_gen_0_in_context.xdc] for cell 'para[7].datapath[0].convolution/m1'
Finished Parsing XDC File [C:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/cnn_parallel/cnn_parallel.runs/synth_1/.Xil/Vivado-13464-DESKTOP-1Q958FF/dcp_3/mult_gen_0_in_context.xdc] for cell 'para[7].datapath[0].convolution/m1'
Parsing XDC File [C:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/cnn_parallel/cnn_parallel.runs/synth_1/.Xil/Vivado-13464-DESKTOP-1Q958FF/dcp_3/mult_gen_0_in_context.xdc] for cell 'para[7].datapath[1].convolution/m1'
Finished Parsing XDC File [C:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/cnn_parallel/cnn_parallel.runs/synth_1/.Xil/Vivado-13464-DESKTOP-1Q958FF/dcp_3/mult_gen_0_in_context.xdc] for cell 'para[7].datapath[1].convolution/m1'
Parsing XDC File [C:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/cnn_parallel/cnn_parallel.runs/synth_1/.Xil/Vivado-13464-DESKTOP-1Q958FF/dcp_3/mult_gen_0_in_context.xdc] for cell 'para[8].datapath[0].convolution/m1'
Finished Parsing XDC File [C:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/cnn_parallel/cnn_parallel.runs/synth_1/.Xil/Vivado-13464-DESKTOP-1Q958FF/dcp_3/mult_gen_0_in_context.xdc] for cell 'para[8].datapath[0].convolution/m1'
Parsing XDC File [C:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/cnn_parallel/cnn_parallel.runs/synth_1/.Xil/Vivado-13464-DESKTOP-1Q958FF/dcp_3/mult_gen_0_in_context.xdc] for cell 'para[8].datapath[1].convolution/m1'
Finished Parsing XDC File [C:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/cnn_parallel/cnn_parallel.runs/synth_1/.Xil/Vivado-13464-DESKTOP-1Q958FF/dcp_3/mult_gen_0_in_context.xdc] for cell 'para[8].datapath[1].convolution/m1'
Parsing XDC File [C:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/cnn_parallel/cnn_parallel.runs/synth_1/.Xil/Vivado-13464-DESKTOP-1Q958FF/dcp_3/mult_gen_0_in_context.xdc] for cell 'para[9].datapath[0].convolution/m1'
Finished Parsing XDC File [C:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/cnn_parallel/cnn_parallel.runs/synth_1/.Xil/Vivado-13464-DESKTOP-1Q958FF/dcp_3/mult_gen_0_in_context.xdc] for cell 'para[9].datapath[0].convolution/m1'
Parsing XDC File [C:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/cnn_parallel/cnn_parallel.runs/synth_1/.Xil/Vivado-13464-DESKTOP-1Q958FF/dcp_3/mult_gen_0_in_context.xdc] for cell 'para[9].datapath[1].convolution/m1'
Finished Parsing XDC File [C:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/cnn_parallel/cnn_parallel.runs/synth_1/.Xil/Vivado-13464-DESKTOP-1Q958FF/dcp_3/mult_gen_0_in_context.xdc] for cell 'para[9].datapath[1].convolution/m1'
Parsing XDC File [C:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/cnn_parallel/cnn_parallel.srcs/constrs_1/new/clock1.xdc]
Finished Parsing XDC File [C:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/cnn_parallel/cnn_parallel.srcs/constrs_1/new/clock1.xdc]
Parsing XDC File [C:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/cnn_parallel/cnn_parallel.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/cnn_parallel/cnn_parallel.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.323 . Memory (MB): peak = 655.785 ; gain = 0.949
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'm2' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'm3' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'm4' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'para[0].datapath[0].convolution/m1' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'para[0].datapath[1].convolution/m1' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'para[1].datapath[0].convolution/m1' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'para[1].datapath[1].convolution/m1' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'para[2].datapath[0].convolution/m1' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'para[2].datapath[1].convolution/m1' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'para[3].datapath[0].convolution/m1' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'para[3].datapath[1].convolution/m1' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'para[4].datapath[0].convolution/m1' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'para[4].datapath[1].convolution/m1' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'para[5].datapath[0].convolution/m1' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'para[5].datapath[1].convolution/m1' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'para[6].datapath[0].convolution/m1' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'para[6].datapath[1].convolution/m1' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'para[7].datapath[0].convolution/m1' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'para[7].datapath[1].convolution/m1' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'para[8].datapath[0].convolution/m1' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'para[8].datapath[1].convolution/m1' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'para[9].datapath[0].convolution/m1' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'para[9].datapath[1].convolution/m1' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:31 ; elapsed = 00:00:43 . Memory (MB): peak = 657.012 ; gain = 447.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k70tfbv676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:31 ; elapsed = 00:00:43 . Memory (MB): peak = 657.012 ; gain = 447.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for \para[0].datapath[0].convolution /add1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \para[0].datapath[0].convolution /m1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \para[0].datapath[1].convolution /add1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \para[0].datapath[1].convolution /m1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \para[1].datapath[0].convolution /add1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \para[1].datapath[0].convolution /m1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \para[1].datapath[1].convolution /add1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \para[1].datapath[1].convolution /m1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \para[2].datapath[0].convolution /add1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \para[2].datapath[0].convolution /m1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \para[2].datapath[1].convolution /add1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \para[2].datapath[1].convolution /m1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \para[3].datapath[0].convolution /add1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \para[3].datapath[0].convolution /m1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \para[3].datapath[1].convolution /add1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \para[3].datapath[1].convolution /m1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \para[4].datapath[0].convolution /add1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \para[4].datapath[0].convolution /m1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \para[4].datapath[1].convolution /add1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \para[4].datapath[1].convolution /m1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \para[5].datapath[0].convolution /add1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \para[5].datapath[0].convolution /m1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \para[5].datapath[1].convolution /add1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \para[5].datapath[1].convolution /m1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \para[6].datapath[0].convolution /add1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \para[6].datapath[0].convolution /m1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \para[6].datapath[1].convolution /add1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \para[6].datapath[1].convolution /m1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \para[7].datapath[0].convolution /add1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \para[7].datapath[0].convolution /m1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \para[7].datapath[1].convolution /add1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \para[7].datapath[1].convolution /m1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \para[8].datapath[0].convolution /add1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \para[8].datapath[0].convolution /m1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \para[8].datapath[1].convolution /add1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \para[8].datapath[1].convolution /m1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \para[9].datapath[0].convolution /add1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \para[9].datapath[0].convolution /m1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \para[9].datapath[1].convolution /add1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \para[9].datapath[1].convolution /m1. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:32 ; elapsed = 00:00:44 . Memory (MB): peak = 657.012 ; gain = 447.191
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "counter_kernel" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextOutputPixel" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "endLayer" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fsm" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "previous_fsm" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "all_full_q" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/src_parallel/router.vhd:178]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/src_parallel/router.vhd:178]
INFO: [Synth 8-5546] ROM "writeWeight_array" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "writeWeight_array" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:34 ; elapsed = 00:00:47 . Memory (MB): peak = 657.012 ; gain = 447.191
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 24    
	   2 Input     17 Bit       Adders := 23    
	   3 Input     17 Bit       Adders := 20    
	   2 Input     12 Bit       Adders := 60    
	   3 Input     12 Bit       Adders := 60    
	   2 Input      9 Bit       Adders := 20    
	   2 Input      5 Bit       Adders := 40    
	   2 Input      2 Bit       Adders := 10    
+---Registers : 
	               32 Bit    Registers := 84    
	               17 Bit    Registers := 60    
	               16 Bit    Registers := 202   
	               12 Bit    Registers := 100   
	               10 Bit    Registers := 3     
	                9 Bit    Registers := 20    
	                5 Bit    Registers := 40    
	                2 Bit    Registers := 62    
	                1 Bit    Registers := 367   
+---RAMs : 
	              68K Bit         RAMs := 40    
	              64K Bit         RAMs := 20    
	               8K Bit         RAMs := 10    
	              512 Bit         RAMs := 20    
+---Muxes : 
	   4 Input     32 Bit        Muxes := 4     
	   2 Input     32 Bit        Muxes := 44    
	   2 Input     17 Bit        Muxes := 40    
	   4 Input     16 Bit        Muxes := 20    
	   2 Input     16 Bit        Muxes := 188   
	   2 Input     12 Bit        Muxes := 260   
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 92    
	   5 Input      2 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 40    
	   2 Input      1 Bit        Muxes := 537   
	   3 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 12    
	   6 Input      1 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module cnn_top 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	               10 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 18    
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 52    
	  10 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module controller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   2 Input     17 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 4     
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 2     
	   5 Input      2 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 15    
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 12    
	   6 Input      1 Bit        Muxes := 1     
Module fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 5     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     17 Bit        Muxes := 4     
	   4 Input     16 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 23    
Module bram__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module fifo_parallel 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 2     
+---Registers : 
	                9 Bit    Registers := 2     
	                1 Bit    Registers := 1     
Module bram 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 1     
+---RAMs : 
	              68K Bit         RAMs := 1     
Module bram__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              64K Bit         RAMs := 1     
Module bram__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              512 Bit         RAMs := 1     
Module router 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     17 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 3     
	   3 Input     12 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	               17 Bit    Registers := 1     
	               12 Bit    Registers := 5     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 13    
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 12    
Module fullyconnected 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module convo__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 5     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module convo__xdcDup__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 5     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module convo__xdcDup__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 5     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module convo__xdcDup__4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 5     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module convo__xdcDup__5 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 5     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module convo__xdcDup__6 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 5     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module convo__xdcDup__7 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 5     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module convo__xdcDup__8 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 5     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module convo__xdcDup__9 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 5     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module convo__xdcDup__10 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 5     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module convo__xdcDup__11 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 5     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module convo__xdcDup__12 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 5     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module convo__xdcDup__13 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 5     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module convo__xdcDup__14 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 5     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module convo__xdcDup__15 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 5     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module convo__xdcDup__16 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 5     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module convo__xdcDup__17 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 5     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module convo__xdcDup__18 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 5     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module convo__xdcDup__19 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 5     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module convo 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 5     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'para[0].datapath[1].router/NextOutputPixel_q_reg' into 'para[0].datapath[0].router/NextOutputPixel_q_reg' [C:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/src_parallel/router.vhd:212]
INFO: [Synth 8-4471] merging register 'para[0].datapath[1].router/dataIn_q_reg[16:0]' into 'para[0].datapath[0].router/dataIn_q_reg[16:0]' [C:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/src_parallel/router.vhd:131]
INFO: [Synth 8-4471] merging register 'para[1].datapath[0].router/NextOutputPixel_q_reg' into 'para[0].datapath[0].router/NextOutputPixel_q_reg' [C:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/src_parallel/router.vhd:212]
INFO: [Synth 8-4471] merging register 'para[1].datapath[0].router/dataIn_q_reg[16:0]' into 'para[0].datapath[0].router/dataIn_q_reg[16:0]' [C:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/src_parallel/router.vhd:131]
INFO: [Synth 8-4471] merging register 'para[1].datapath[1].router/NextOutputPixel_q_reg' into 'para[0].datapath[0].router/NextOutputPixel_q_reg' [C:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/src_parallel/router.vhd:212]
INFO: [Synth 8-4471] merging register 'para[1].datapath[1].router/dataIn_q_reg[16:0]' into 'para[0].datapath[0].router/dataIn_q_reg[16:0]' [C:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/src_parallel/router.vhd:131]
INFO: [Synth 8-4471] merging register 'para[2].datapath[0].router/NextOutputPixel_q_reg' into 'para[0].datapath[0].router/NextOutputPixel_q_reg' [C:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/src_parallel/router.vhd:212]
INFO: [Synth 8-4471] merging register 'para[2].datapath[0].router/dataIn_q_reg[16:0]' into 'para[0].datapath[0].router/dataIn_q_reg[16:0]' [C:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/src_parallel/router.vhd:131]
INFO: [Synth 8-4471] merging register 'para[2].datapath[1].router/NextOutputPixel_q_reg' into 'para[0].datapath[0].router/NextOutputPixel_q_reg' [C:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/src_parallel/router.vhd:212]
INFO: [Synth 8-4471] merging register 'para[2].datapath[1].router/dataIn_q_reg[16:0]' into 'para[0].datapath[0].router/dataIn_q_reg[16:0]' [C:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/src_parallel/router.vhd:131]
INFO: [Synth 8-4471] merging register 'para[3].datapath[0].router/NextOutputPixel_q_reg' into 'para[0].datapath[0].router/NextOutputPixel_q_reg' [C:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/src_parallel/router.vhd:212]
INFO: [Synth 8-4471] merging register 'para[3].datapath[0].router/dataIn_q_reg[16:0]' into 'para[0].datapath[0].router/dataIn_q_reg[16:0]' [C:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/src_parallel/router.vhd:131]
INFO: [Synth 8-4471] merging register 'para[3].datapath[1].router/NextOutputPixel_q_reg' into 'para[0].datapath[0].router/NextOutputPixel_q_reg' [C:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/src_parallel/router.vhd:212]
INFO: [Synth 8-4471] merging register 'para[3].datapath[1].router/dataIn_q_reg[16:0]' into 'para[0].datapath[0].router/dataIn_q_reg[16:0]' [C:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/src_parallel/router.vhd:131]
INFO: [Synth 8-4471] merging register 'para[4].datapath[0].router/NextOutputPixel_q_reg' into 'para[0].datapath[0].router/NextOutputPixel_q_reg' [C:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/src_parallel/router.vhd:212]
INFO: [Synth 8-4471] merging register 'para[4].datapath[0].router/dataIn_q_reg[16:0]' into 'para[0].datapath[0].router/dataIn_q_reg[16:0]' [C:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/src_parallel/router.vhd:131]
INFO: [Synth 8-4471] merging register 'para[4].datapath[1].router/NextOutputPixel_q_reg' into 'para[0].datapath[0].router/NextOutputPixel_q_reg' [C:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/src_parallel/router.vhd:212]
INFO: [Synth 8-4471] merging register 'para[4].datapath[1].router/dataIn_q_reg[16:0]' into 'para[0].datapath[0].router/dataIn_q_reg[16:0]' [C:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/src_parallel/router.vhd:131]
INFO: [Synth 8-4471] merging register 'para[5].datapath[0].router/NextOutputPixel_q_reg' into 'para[0].datapath[0].router/NextOutputPixel_q_reg' [C:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/src_parallel/router.vhd:212]
INFO: [Synth 8-4471] merging register 'para[5].datapath[0].router/dataIn_q_reg[16:0]' into 'para[0].datapath[0].router/dataIn_q_reg[16:0]' [C:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/src_parallel/router.vhd:131]
INFO: [Synth 8-4471] merging register 'para[5].datapath[1].router/NextOutputPixel_q_reg' into 'para[0].datapath[0].router/NextOutputPixel_q_reg' [C:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/src_parallel/router.vhd:212]
INFO: [Synth 8-4471] merging register 'para[5].datapath[1].router/dataIn_q_reg[16:0]' into 'para[0].datapath[0].router/dataIn_q_reg[16:0]' [C:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/src_parallel/router.vhd:131]
INFO: [Synth 8-4471] merging register 'para[6].datapath[0].router/NextOutputPixel_q_reg' into 'para[0].datapath[0].router/NextOutputPixel_q_reg' [C:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/src_parallel/router.vhd:212]
INFO: [Synth 8-4471] merging register 'para[6].datapath[0].router/dataIn_q_reg[16:0]' into 'para[0].datapath[0].router/dataIn_q_reg[16:0]' [C:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/src_parallel/router.vhd:131]
INFO: [Synth 8-4471] merging register 'para[6].datapath[1].router/NextOutputPixel_q_reg' into 'para[0].datapath[0].router/NextOutputPixel_q_reg' [C:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/src_parallel/router.vhd:212]
INFO: [Synth 8-4471] merging register 'para[6].datapath[1].router/dataIn_q_reg[16:0]' into 'para[0].datapath[0].router/dataIn_q_reg[16:0]' [C:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/src_parallel/router.vhd:131]
INFO: [Synth 8-4471] merging register 'para[7].datapath[0].router/NextOutputPixel_q_reg' into 'para[0].datapath[0].router/NextOutputPixel_q_reg' [C:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/src_parallel/router.vhd:212]
INFO: [Synth 8-4471] merging register 'para[7].datapath[0].router/dataIn_q_reg[16:0]' into 'para[0].datapath[0].router/dataIn_q_reg[16:0]' [C:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/src_parallel/router.vhd:131]
INFO: [Synth 8-4471] merging register 'para[7].datapath[1].router/NextOutputPixel_q_reg' into 'para[0].datapath[0].router/NextOutputPixel_q_reg' [C:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/src_parallel/router.vhd:212]
INFO: [Synth 8-4471] merging register 'para[7].datapath[1].router/dataIn_q_reg[16:0]' into 'para[0].datapath[0].router/dataIn_q_reg[16:0]' [C:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/src_parallel/router.vhd:131]
INFO: [Synth 8-4471] merging register 'para[8].datapath[0].router/NextOutputPixel_q_reg' into 'para[0].datapath[0].router/NextOutputPixel_q_reg' [C:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/src_parallel/router.vhd:212]
INFO: [Synth 8-4471] merging register 'para[8].datapath[0].router/dataIn_q_reg[16:0]' into 'para[0].datapath[0].router/dataIn_q_reg[16:0]' [C:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/src_parallel/router.vhd:131]
INFO: [Synth 8-4471] merging register 'para[8].datapath[1].router/NextOutputPixel_q_reg' into 'para[0].datapath[0].router/NextOutputPixel_q_reg' [C:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/src_parallel/router.vhd:212]
INFO: [Synth 8-4471] merging register 'para[8].datapath[1].router/dataIn_q_reg[16:0]' into 'para[0].datapath[0].router/dataIn_q_reg[16:0]' [C:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/src_parallel/router.vhd:131]
INFO: [Synth 8-4471] merging register 'para[9].datapath[0].router/NextOutputPixel_q_reg' into 'para[0].datapath[0].router/NextOutputPixel_q_reg' [C:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/src_parallel/router.vhd:212]
INFO: [Synth 8-4471] merging register 'para[9].datapath[0].router/dataIn_q_reg[16:0]' into 'para[0].datapath[0].router/dataIn_q_reg[16:0]' [C:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/src_parallel/router.vhd:131]
INFO: [Synth 8-4471] merging register 'para[9].datapath[1].router/NextOutputPixel_q_reg' into 'para[0].datapath[0].router/NextOutputPixel_q_reg' [C:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/src_parallel/router.vhd:212]
INFO: [Synth 8-4471] merging register 'para[9].datapath[1].router/dataIn_q_reg[16:0]' into 'para[0].datapath[0].router/dataIn_q_reg[16:0]' [C:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/src_parallel/router.vhd:131]
INFO: [Synth 8-4471] merging register 'para[0].datapath[1].router/multiplication_time_1_reg[31:0]' into 'para[0].datapath[0].router/multiplication_time_1_reg[31:0]' [C:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/src_parallel/router.vhd:155]
INFO: [Synth 8-4471] merging register 'para[1].datapath[0].router/multiplication_time_1_reg[31:0]' into 'para[0].datapath[0].router/multiplication_time_1_reg[31:0]' [C:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/src_parallel/router.vhd:155]
INFO: [Synth 8-4471] merging register 'para[1].datapath[1].router/multiplication_time_1_reg[31:0]' into 'para[0].datapath[0].router/multiplication_time_1_reg[31:0]' [C:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/src_parallel/router.vhd:155]
INFO: [Synth 8-4471] merging register 'para[2].datapath[0].router/multiplication_time_1_reg[31:0]' into 'para[0].datapath[0].router/multiplication_time_1_reg[31:0]' [C:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/src_parallel/router.vhd:155]
INFO: [Synth 8-4471] merging register 'para[2].datapath[1].router/multiplication_time_1_reg[31:0]' into 'para[0].datapath[0].router/multiplication_time_1_reg[31:0]' [C:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/src_parallel/router.vhd:155]
INFO: [Synth 8-4471] merging register 'para[3].datapath[0].router/multiplication_time_1_reg[31:0]' into 'para[0].datapath[0].router/multiplication_time_1_reg[31:0]' [C:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/src_parallel/router.vhd:155]
INFO: [Synth 8-4471] merging register 'para[3].datapath[1].router/multiplication_time_1_reg[31:0]' into 'para[0].datapath[0].router/multiplication_time_1_reg[31:0]' [C:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/src_parallel/router.vhd:155]
INFO: [Synth 8-4471] merging register 'para[4].datapath[0].router/multiplication_time_1_reg[31:0]' into 'para[0].datapath[0].router/multiplication_time_1_reg[31:0]' [C:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/src_parallel/router.vhd:155]
INFO: [Synth 8-4471] merging register 'para[4].datapath[1].router/multiplication_time_1_reg[31:0]' into 'para[0].datapath[0].router/multiplication_time_1_reg[31:0]' [C:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/src_parallel/router.vhd:155]
INFO: [Synth 8-4471] merging register 'para[5].datapath[0].router/multiplication_time_1_reg[31:0]' into 'para[0].datapath[0].router/multiplication_time_1_reg[31:0]' [C:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/src_parallel/router.vhd:155]
INFO: [Synth 8-4471] merging register 'para[5].datapath[1].router/multiplication_time_1_reg[31:0]' into 'para[0].datapath[0].router/multiplication_time_1_reg[31:0]' [C:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/src_parallel/router.vhd:155]
INFO: [Synth 8-4471] merging register 'para[6].datapath[0].router/multiplication_time_1_reg[31:0]' into 'para[0].datapath[0].router/multiplication_time_1_reg[31:0]' [C:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/src_parallel/router.vhd:155]
INFO: [Synth 8-4471] merging register 'para[6].datapath[1].router/multiplication_time_1_reg[31:0]' into 'para[0].datapath[0].router/multiplication_time_1_reg[31:0]' [C:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/src_parallel/router.vhd:155]
INFO: [Synth 8-4471] merging register 'para[7].datapath[0].router/multiplication_time_1_reg[31:0]' into 'para[0].datapath[0].router/multiplication_time_1_reg[31:0]' [C:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/src_parallel/router.vhd:155]
INFO: [Synth 8-4471] merging register 'para[7].datapath[1].router/multiplication_time_1_reg[31:0]' into 'para[0].datapath[0].router/multiplication_time_1_reg[31:0]' [C:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/src_parallel/router.vhd:155]
INFO: [Synth 8-4471] merging register 'para[8].datapath[0].router/multiplication_time_1_reg[31:0]' into 'para[0].datapath[0].router/multiplication_time_1_reg[31:0]' [C:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/src_parallel/router.vhd:155]
INFO: [Synth 8-4471] merging register 'para[8].datapath[1].router/multiplication_time_1_reg[31:0]' into 'para[0].datapath[0].router/multiplication_time_1_reg[31:0]' [C:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/src_parallel/router.vhd:155]
INFO: [Synth 8-4471] merging register 'para[9].datapath[0].router/multiplication_time_1_reg[31:0]' into 'para[0].datapath[0].router/multiplication_time_1_reg[31:0]' [C:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/src_parallel/router.vhd:155]
INFO: [Synth 8-4471] merging register 'para[9].datapath[1].router/multiplication_time_1_reg[31:0]' into 'para[0].datapath[0].router/multiplication_time_1_reg[31:0]' [C:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/src_parallel/router.vhd:155]
INFO: [Synth 8-4471] merging register 'para[0].datapath[1].router/multiplication_time_reg[31:0]' into 'para[0].datapath[0].router/multiplication_time_reg[31:0]' [C:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/src_parallel/router.vhd:154]
INFO: [Synth 8-4471] merging register 'para[1].datapath[0].router/multiplication_time_reg[31:0]' into 'para[0].datapath[0].router/multiplication_time_reg[31:0]' [C:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/src_parallel/router.vhd:154]
INFO: [Synth 8-4471] merging register 'para[1].datapath[1].router/multiplication_time_reg[31:0]' into 'para[0].datapath[0].router/multiplication_time_reg[31:0]' [C:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/src_parallel/router.vhd:154]
INFO: [Synth 8-4471] merging register 'para[2].datapath[0].router/multiplication_time_reg[31:0]' into 'para[0].datapath[0].router/multiplication_time_reg[31:0]' [C:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/src_parallel/router.vhd:154]
INFO: [Synth 8-4471] merging register 'para[2].datapath[1].router/multiplication_time_reg[31:0]' into 'para[0].datapath[0].router/multiplication_time_reg[31:0]' [C:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/src_parallel/router.vhd:154]
INFO: [Synth 8-4471] merging register 'para[3].datapath[0].router/multiplication_time_reg[31:0]' into 'para[0].datapath[0].router/multiplication_time_reg[31:0]' [C:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/src_parallel/router.vhd:154]
INFO: [Synth 8-4471] merging register 'para[3].datapath[1].router/multiplication_time_reg[31:0]' into 'para[0].datapath[0].router/multiplication_time_reg[31:0]' [C:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/src_parallel/router.vhd:154]
INFO: [Synth 8-4471] merging register 'para[4].datapath[0].router/multiplication_time_reg[31:0]' into 'para[0].datapath[0].router/multiplication_time_reg[31:0]' [C:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/src_parallel/router.vhd:154]
INFO: [Synth 8-4471] merging register 'para[4].datapath[1].router/multiplication_time_reg[31:0]' into 'para[0].datapath[0].router/multiplication_time_reg[31:0]' [C:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/src_parallel/router.vhd:154]
INFO: [Synth 8-4471] merging register 'para[5].datapath[0].router/multiplication_time_reg[31:0]' into 'para[0].datapath[0].router/multiplication_time_reg[31:0]' [C:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/src_parallel/router.vhd:154]
INFO: [Synth 8-4471] merging register 'para[5].datapath[1].router/multiplication_time_reg[31:0]' into 'para[0].datapath[0].router/multiplication_time_reg[31:0]' [C:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/src_parallel/router.vhd:154]
INFO: [Synth 8-4471] merging register 'para[6].datapath[0].router/multiplication_time_reg[31:0]' into 'para[0].datapath[0].router/multiplication_time_reg[31:0]' [C:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/src_parallel/router.vhd:154]
INFO: [Synth 8-4471] merging register 'para[6].datapath[1].router/multiplication_time_reg[31:0]' into 'para[0].datapath[0].router/multiplication_time_reg[31:0]' [C:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/src_parallel/router.vhd:154]
INFO: [Synth 8-4471] merging register 'para[7].datapath[0].router/multiplication_time_reg[31:0]' into 'para[0].datapath[0].router/multiplication_time_reg[31:0]' [C:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/src_parallel/router.vhd:154]
INFO: [Synth 8-4471] merging register 'para[7].datapath[1].router/multiplication_time_reg[31:0]' into 'para[0].datapath[0].router/multiplication_time_reg[31:0]' [C:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/src_parallel/router.vhd:154]
INFO: [Synth 8-4471] merging register 'para[8].datapath[0].router/multiplication_time_reg[31:0]' into 'para[0].datapath[0].router/multiplication_time_reg[31:0]' [C:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/src_parallel/router.vhd:154]
INFO: [Synth 8-4471] merging register 'para[8].datapath[1].router/multiplication_time_reg[31:0]' into 'para[0].datapath[0].router/multiplication_time_reg[31:0]' [C:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/src_parallel/router.vhd:154]
INFO: [Synth 8-4471] merging register 'para[9].datapath[0].router/multiplication_time_reg[31:0]' into 'para[0].datapath[0].router/multiplication_time_reg[31:0]' [C:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/src_parallel/router.vhd:154]
INFO: [Synth 8-4471] merging register 'para[9].datapath[1].router/multiplication_time_reg[31:0]' into 'para[0].datapath[0].router/multiplication_time_reg[31:0]' [C:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/src_parallel/router.vhd:154]
INFO: [Synth 8-4471] merging register 'para[0].datapath[1].router/addition_time_reg[11:0]' into 'para[0].datapath[0].router/addition_time_reg[11:0]' [C:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/src_parallel/router.vhd:156]
INFO: [Synth 8-4471] merging register 'para[1].datapath[0].router/addition_time_reg[11:0]' into 'para[0].datapath[0].router/addition_time_reg[11:0]' [C:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/src_parallel/router.vhd:156]
INFO: [Synth 8-4471] merging register 'para[1].datapath[1].router/addition_time_reg[11:0]' into 'para[0].datapath[0].router/addition_time_reg[11:0]' [C:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/src_parallel/router.vhd:156]
INFO: [Synth 8-4471] merging register 'para[2].datapath[0].router/addition_time_reg[11:0]' into 'para[0].datapath[0].router/addition_time_reg[11:0]' [C:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/src_parallel/router.vhd:156]
INFO: [Synth 8-4471] merging register 'para[2].datapath[1].router/addition_time_reg[11:0]' into 'para[0].datapath[0].router/addition_time_reg[11:0]' [C:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/src_parallel/router.vhd:156]
INFO: [Synth 8-4471] merging register 'para[3].datapath[0].router/addition_time_reg[11:0]' into 'para[0].datapath[0].router/addition_time_reg[11:0]' [C:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/src_parallel/router.vhd:156]
INFO: [Synth 8-4471] merging register 'para[3].datapath[1].router/addition_time_reg[11:0]' into 'para[0].datapath[0].router/addition_time_reg[11:0]' [C:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/src_parallel/router.vhd:156]
INFO: [Synth 8-4471] merging register 'para[4].datapath[0].router/addition_time_reg[11:0]' into 'para[0].datapath[0].router/addition_time_reg[11:0]' [C:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/src_parallel/router.vhd:156]
INFO: [Synth 8-4471] merging register 'para[4].datapath[1].router/addition_time_reg[11:0]' into 'para[0].datapath[0].router/addition_time_reg[11:0]' [C:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/src_parallel/router.vhd:156]
INFO: [Synth 8-4471] merging register 'para[5].datapath[0].router/addition_time_reg[11:0]' into 'para[0].datapath[0].router/addition_time_reg[11:0]' [C:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/src_parallel/router.vhd:156]
INFO: [Synth 8-4471] merging register 'para[5].datapath[1].router/addition_time_reg[11:0]' into 'para[0].datapath[0].router/addition_time_reg[11:0]' [C:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/src_parallel/router.vhd:156]
INFO: [Synth 8-4471] merging register 'para[6].datapath[0].router/addition_time_reg[11:0]' into 'para[0].datapath[0].router/addition_time_reg[11:0]' [C:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/src_parallel/router.vhd:156]
INFO: [Synth 8-4471] merging register 'para[6].datapath[1].router/addition_time_reg[11:0]' into 'para[0].datapath[0].router/addition_time_reg[11:0]' [C:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/src_parallel/router.vhd:156]
INFO: [Synth 8-4471] merging register 'para[7].datapath[0].router/addition_time_reg[11:0]' into 'para[0].datapath[0].router/addition_time_reg[11:0]' [C:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/src_parallel/router.vhd:156]
INFO: [Synth 8-4471] merging register 'para[7].datapath[1].router/addition_time_reg[11:0]' into 'para[0].datapath[0].router/addition_time_reg[11:0]' [C:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/src_parallel/router.vhd:156]
INFO: [Synth 8-4471] merging register 'para[8].datapath[0].router/addition_time_reg[11:0]' into 'para[0].datapath[0].router/addition_time_reg[11:0]' [C:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/src_parallel/router.vhd:156]
INFO: [Synth 8-4471] merging register 'para[8].datapath[1].router/addition_time_reg[11:0]' into 'para[0].datapath[0].router/addition_time_reg[11:0]' [C:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/src_parallel/router.vhd:156]
INFO: [Synth 8-4471] merging register 'para[9].datapath[0].router/addition_time_reg[11:0]' into 'para[0].datapath[0].router/addition_time_reg[11:0]' [C:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/src_parallel/router.vhd:156]
INFO: [Synth 8-4471] merging register 'para[9].datapath[1].router/addition_time_reg[11:0]' into 'para[0].datapath[0].router/addition_time_reg[11:0]' [C:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/src_parallel/router.vhd:156]
DSP Report: Generating DSP para[0].datapath[0].router/multiplication_time_reg, operation Mode is: (C+A*B)'.
DSP Report: register para[0].datapath[0].router/multiplication_time_reg is absorbed into DSP para[0].datapath[0].router/multiplication_time_reg.
DSP Report: operator para[0].datapath[0].router/multiplication_time0 is absorbed into DSP para[0].datapath[0].router/multiplication_time_reg.
DSP Report: operator para[0].datapath[0].router/multiplication_time1 is absorbed into DSP para[0].datapath[0].router/multiplication_time_reg.
DSP Report: Generating DSP para[0].datapath[0].router/addition_time_reg, operation Mode is: (C-(A*B)')'.
DSP Report: register para[0].datapath[0].router/addition_time_reg is absorbed into DSP para[0].datapath[0].router/addition_time_reg.
DSP Report: register para[0].datapath[0].router/multiplication_time_1_reg is absorbed into DSP para[0].datapath[0].router/addition_time_reg.
DSP Report: operator para[0].datapath[0].router/addition_time0 is absorbed into DSP para[0].datapath[0].router/addition_time_reg.
DSP Report: operator para[0].datapath[0].router/multiplication_time_10 is absorbed into DSP para[0].datapath[0].router/addition_time_reg.
WARNING: [Synth 8-3331] design controller has unconnected port sizeOutput[15]
WARNING: [Synth 8-3331] design controller has unconnected port sizeOutput[14]
WARNING: [Synth 8-3331] design controller has unconnected port sizeOutput[13]
WARNING: [Synth 8-3331] design controller has unconnected port sizeOutput[12]
WARNING: [Synth 8-3331] design controller has unconnected port sizeOutput[11]
WARNING: [Synth 8-3331] design controller has unconnected port sizeOutput[10]
WARNING: [Synth 8-3331] design controller has unconnected port sizeOutput[9]
WARNING: [Synth 8-3331] design controller has unconnected port sizeOutput[8]
WARNING: [Synth 8-3331] design controller has unconnected port sizeOutput[7]
WARNING: [Synth 8-3331] design controller has unconnected port sizeOutput[6]
WARNING: [Synth 8-3331] design controller has unconnected port sizeOutput[5]
WARNING: [Synth 8-3331] design controller has unconnected port sizeOutput[4]
WARNING: [Synth 8-3331] design controller has unconnected port sizeOutput[3]
WARNING: [Synth 8-3331] design controller has unconnected port sizeOutput[2]
WARNING: [Synth 8-3331] design controller has unconnected port sizeOutput[1]
WARNING: [Synth 8-3331] design controller has unconnected port sizeOutput[0]
WARNING: [Synth 8-3332] Sequential element (mem_int_reg[3][31]) is unused and will be removed from module fifo.
WARNING: [Synth 8-3332] Sequential element (mem_int_reg[3][30]) is unused and will be removed from module fifo.
WARNING: [Synth 8-3332] Sequential element (mem_int_reg[3][29]) is unused and will be removed from module fifo.
WARNING: [Synth 8-3332] Sequential element (mem_int_reg[3][28]) is unused and will be removed from module fifo.
WARNING: [Synth 8-3332] Sequential element (mem_int_reg[3][27]) is unused and will be removed from module fifo.
WARNING: [Synth 8-3332] Sequential element (mem_int_reg[3][26]) is unused and will be removed from module fifo.
WARNING: [Synth 8-3332] Sequential element (mem_int_reg[3][25]) is unused and will be removed from module fifo.
WARNING: [Synth 8-3332] Sequential element (mem_int_reg[3][24]) is unused and will be removed from module fifo.
WARNING: [Synth 8-3332] Sequential element (mem_int_reg[3][23]) is unused and will be removed from module fifo.
WARNING: [Synth 8-3332] Sequential element (mem_int_reg[3][22]) is unused and will be removed from module fifo.
WARNING: [Synth 8-3332] Sequential element (mem_int_reg[3][21]) is unused and will be removed from module fifo.
WARNING: [Synth 8-3332] Sequential element (mem_int_reg[3][20]) is unused and will be removed from module fifo.
WARNING: [Synth 8-3332] Sequential element (mem_int_reg[3][19]) is unused and will be removed from module fifo.
WARNING: [Synth 8-3332] Sequential element (mem_int_reg[3][18]) is unused and will be removed from module fifo.
WARNING: [Synth 8-3332] Sequential element (mem_int_reg[3][17]) is unused and will be removed from module fifo.
WARNING: [Synth 8-3332] Sequential element (mem_int_reg[3][16]) is unused and will be removed from module fifo.
WARNING: [Synth 8-3332] Sequential element (mem_int_reg[2][31]) is unused and will be removed from module fifo.
WARNING: [Synth 8-3332] Sequential element (mem_int_reg[2][30]) is unused and will be removed from module fifo.
WARNING: [Synth 8-3332] Sequential element (mem_int_reg[2][29]) is unused and will be removed from module fifo.
WARNING: [Synth 8-3332] Sequential element (mem_int_reg[2][28]) is unused and will be removed from module fifo.
WARNING: [Synth 8-3332] Sequential element (mem_int_reg[2][27]) is unused and will be removed from module fifo.
WARNING: [Synth 8-3332] Sequential element (mem_int_reg[2][26]) is unused and will be removed from module fifo.
WARNING: [Synth 8-3332] Sequential element (mem_int_reg[2][25]) is unused and will be removed from module fifo.
WARNING: [Synth 8-3332] Sequential element (mem_int_reg[2][24]) is unused and will be removed from module fifo.
WARNING: [Synth 8-3332] Sequential element (mem_int_reg[2][23]) is unused and will be removed from module fifo.
WARNING: [Synth 8-3332] Sequential element (mem_int_reg[2][22]) is unused and will be removed from module fifo.
WARNING: [Synth 8-3332] Sequential element (mem_int_reg[2][21]) is unused and will be removed from module fifo.
WARNING: [Synth 8-3332] Sequential element (mem_int_reg[2][20]) is unused and will be removed from module fifo.
WARNING: [Synth 8-3332] Sequential element (mem_int_reg[2][19]) is unused and will be removed from module fifo.
WARNING: [Synth 8-3332] Sequential element (mem_int_reg[2][18]) is unused and will be removed from module fifo.
WARNING: [Synth 8-3332] Sequential element (mem_int_reg[2][17]) is unused and will be removed from module fifo.
WARNING: [Synth 8-3332] Sequential element (mem_int_reg[2][16]) is unused and will be removed from module fifo.
WARNING: [Synth 8-3332] Sequential element (mem_int_reg[1][31]) is unused and will be removed from module fifo.
WARNING: [Synth 8-3332] Sequential element (mem_int_reg[1][30]) is unused and will be removed from module fifo.
WARNING: [Synth 8-3332] Sequential element (mem_int_reg[1][29]) is unused and will be removed from module fifo.
WARNING: [Synth 8-3332] Sequential element (mem_int_reg[1][28]) is unused and will be removed from module fifo.
WARNING: [Synth 8-3332] Sequential element (mem_int_reg[1][27]) is unused and will be removed from module fifo.
WARNING: [Synth 8-3332] Sequential element (mem_int_reg[1][26]) is unused and will be removed from module fifo.
WARNING: [Synth 8-3332] Sequential element (mem_int_reg[1][25]) is unused and will be removed from module fifo.
WARNING: [Synth 8-3332] Sequential element (mem_int_reg[1][24]) is unused and will be removed from module fifo.
WARNING: [Synth 8-3332] Sequential element (mem_int_reg[1][23]) is unused and will be removed from module fifo.
WARNING: [Synth 8-3332] Sequential element (mem_int_reg[1][22]) is unused and will be removed from module fifo.
WARNING: [Synth 8-3332] Sequential element (mem_int_reg[1][21]) is unused and will be removed from module fifo.
WARNING: [Synth 8-3332] Sequential element (mem_int_reg[1][20]) is unused and will be removed from module fifo.
WARNING: [Synth 8-3332] Sequential element (mem_int_reg[1][19]) is unused and will be removed from module fifo.
WARNING: [Synth 8-3332] Sequential element (mem_int_reg[1][18]) is unused and will be removed from module fifo.
WARNING: [Synth 8-3332] Sequential element (mem_int_reg[1][17]) is unused and will be removed from module fifo.
WARNING: [Synth 8-3332] Sequential element (mem_int_reg[1][16]) is unused and will be removed from module fifo.
WARNING: [Synth 8-3332] Sequential element (mem_int_reg[0][31]) is unused and will be removed from module fifo.
WARNING: [Synth 8-3332] Sequential element (mem_int_reg[0][30]) is unused and will be removed from module fifo.
WARNING: [Synth 8-3332] Sequential element (mem_int_reg[0][29]) is unused and will be removed from module fifo.
WARNING: [Synth 8-3332] Sequential element (mem_int_reg[0][28]) is unused and will be removed from module fifo.
WARNING: [Synth 8-3332] Sequential element (mem_int_reg[0][27]) is unused and will be removed from module fifo.
WARNING: [Synth 8-3332] Sequential element (mem_int_reg[0][26]) is unused and will be removed from module fifo.
WARNING: [Synth 8-3332] Sequential element (mem_int_reg[0][25]) is unused and will be removed from module fifo.
WARNING: [Synth 8-3332] Sequential element (mem_int_reg[0][24]) is unused and will be removed from module fifo.
WARNING: [Synth 8-3332] Sequential element (mem_int_reg[0][23]) is unused and will be removed from module fifo.
WARNING: [Synth 8-3332] Sequential element (mem_int_reg[0][22]) is unused and will be removed from module fifo.
WARNING: [Synth 8-3332] Sequential element (mem_int_reg[0][21]) is unused and will be removed from module fifo.
WARNING: [Synth 8-3332] Sequential element (mem_int_reg[0][20]) is unused and will be removed from module fifo.
WARNING: [Synth 8-3332] Sequential element (mem_int_reg[0][19]) is unused and will be removed from module fifo.
WARNING: [Synth 8-3332] Sequential element (mem_int_reg[0][18]) is unused and will be removed from module fifo.
WARNING: [Synth 8-3332] Sequential element (mem_int_reg[0][17]) is unused and will be removed from module fifo.
WARNING: [Synth 8-3332] Sequential element (mem_int_reg[0][16]) is unused and will be removed from module fifo.
WARNING: [Synth 8-3332] Sequential element (counter_output_reg[0]) is unused and will be removed from module controller.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:19 ; elapsed = 00:01:40 . Memory (MB): peak = 657.012 ; gain = 447.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|bram        | RAM_reg    | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|bram        | RAM_reg    | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|bram        | RAM_reg    | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|bram        | RAM_reg    | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|bram        | RAM_reg    | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|bram        | RAM_reg    | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|bram        | RAM_reg    | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|bram        | RAM_reg    | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|bram        | RAM_reg    | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|bram        | RAM_reg    | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|bram        | RAM_reg    | 4 K x 17(READ_FIRST)   | W |   | 4 K x 17(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|bram        | RAM_reg    | 4 K x 17(READ_FIRST)   | W |   | 4 K x 17(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|bram        | RAM_reg    | 4 K x 16(READ_FIRST)   | W |   | 4 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|bram        | RAM_reg    | 4 K x 17(READ_FIRST)   | W |   | 4 K x 17(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|bram        | RAM_reg    | 4 K x 17(READ_FIRST)   | W |   | 4 K x 17(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|bram        | RAM_reg    | 4 K x 16(READ_FIRST)   | W |   | 4 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|bram        | RAM_reg    | 4 K x 17(READ_FIRST)   | W |   | 4 K x 17(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|bram        | RAM_reg    | 4 K x 17(READ_FIRST)   | W |   | 4 K x 17(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|bram        | RAM_reg    | 4 K x 16(READ_FIRST)   | W |   | 4 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|bram        | RAM_reg    | 4 K x 17(READ_FIRST)   | W |   | 4 K x 17(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|bram        | RAM_reg    | 4 K x 17(READ_FIRST)   | W |   | 4 K x 17(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|bram        | RAM_reg    | 4 K x 16(READ_FIRST)   | W |   | 4 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|bram        | RAM_reg    | 4 K x 17(READ_FIRST)   | W |   | 4 K x 17(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|bram        | RAM_reg    | 4 K x 17(READ_FIRST)   | W |   | 4 K x 17(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|bram        | RAM_reg    | 4 K x 16(READ_FIRST)   | W |   | 4 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|bram        | RAM_reg    | 4 K x 17(READ_FIRST)   | W |   | 4 K x 17(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|bram        | RAM_reg    | 4 K x 17(READ_FIRST)   | W |   | 4 K x 17(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|bram        | RAM_reg    | 4 K x 16(READ_FIRST)   | W |   | 4 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|bram        | RAM_reg    | 4 K x 17(READ_FIRST)   | W |   | 4 K x 17(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|bram        | RAM_reg    | 4 K x 17(READ_FIRST)   | W |   | 4 K x 17(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|bram        | RAM_reg    | 4 K x 16(READ_FIRST)   | W |   | 4 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|bram        | RAM_reg    | 4 K x 17(READ_FIRST)   | W |   | 4 K x 17(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|bram        | RAM_reg    | 4 K x 17(READ_FIRST)   | W |   | 4 K x 17(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|bram        | RAM_reg    | 4 K x 16(READ_FIRST)   | W |   | 4 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|bram        | RAM_reg    | 4 K x 17(READ_FIRST)   | W |   | 4 K x 17(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|bram        | RAM_reg    | 4 K x 17(READ_FIRST)   | W |   | 4 K x 17(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|bram        | RAM_reg    | 4 K x 16(READ_FIRST)   | W |   | 4 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|bram        | RAM_reg    | 4 K x 17(READ_FIRST)   | W |   | 4 K x 17(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|bram        | RAM_reg    | 4 K x 17(READ_FIRST)   | W |   | 4 K x 17(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|bram        | RAM_reg    | 4 K x 16(READ_FIRST)   | W |   | 4 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|bram        | RAM_reg    | 4 K x 17(READ_FIRST)   | W |   | 4 K x 17(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|bram        | RAM_reg    | 4 K x 17(READ_FIRST)   | W |   | 4 K x 17(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|bram        | RAM_reg    | 4 K x 16(READ_FIRST)   | W |   | 4 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|bram        | RAM_reg    | 4 K x 17(READ_FIRST)   | W |   | 4 K x 17(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|bram        | RAM_reg    | 4 K x 17(READ_FIRST)   | W |   | 4 K x 17(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|bram        | RAM_reg    | 4 K x 16(READ_FIRST)   | W |   | 4 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|bram        | RAM_reg    | 4 K x 17(READ_FIRST)   | W |   | 4 K x 17(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|bram        | RAM_reg    | 4 K x 17(READ_FIRST)   | W |   | 4 K x 17(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|bram        | RAM_reg    | 4 K x 16(READ_FIRST)   | W |   | 4 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|bram        | RAM_reg    | 4 K x 17(READ_FIRST)   | W |   | 4 K x 17(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|bram        | RAM_reg    | 4 K x 17(READ_FIRST)   | W |   | 4 K x 17(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|bram        | RAM_reg    | 4 K x 16(READ_FIRST)   | W |   | 4 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|bram        | RAM_reg    | 4 K x 17(READ_FIRST)   | W |   | 4 K x 17(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|bram        | RAM_reg    | 4 K x 17(READ_FIRST)   | W |   | 4 K x 17(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|bram        | RAM_reg    | 4 K x 16(READ_FIRST)   | W |   | 4 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|bram        | RAM_reg    | 4 K x 17(READ_FIRST)   | W |   | 4 K x 17(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|bram        | RAM_reg    | 4 K x 17(READ_FIRST)   | W |   | 4 K x 17(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|bram        | RAM_reg    | 4 K x 16(READ_FIRST)   | W |   | 4 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|bram        | RAM_reg    | 4 K x 17(READ_FIRST)   | W |   | 4 K x 17(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|bram        | RAM_reg    | 4 K x 17(READ_FIRST)   | W |   | 4 K x 17(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|bram        | RAM_reg    | 4 K x 16(READ_FIRST)   | W |   | 4 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|bram        | RAM_reg    | 4 K x 17(READ_FIRST)   | W |   | 4 K x 17(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|bram        | RAM_reg    | 4 K x 17(READ_FIRST)   | W |   | 4 K x 17(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|bram        | RAM_reg    | 4 K x 16(READ_FIRST)   | W |   | 4 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|bram        | RAM_reg    | 4 K x 17(READ_FIRST)   | W |   | 4 K x 17(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|bram        | RAM_reg    | 4 K x 17(READ_FIRST)   | W |   | 4 K x 17(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|bram        | RAM_reg    | 4 K x 16(READ_FIRST)   | W |   | 4 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|bram        | RAM_reg    | 4 K x 17(READ_FIRST)   | W |   | 4 K x 17(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|bram        | RAM_reg    | 4 K x 17(READ_FIRST)   | W |   | 4 K x 17(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|bram        | RAM_reg    | 4 K x 16(READ_FIRST)   | W |   | 4 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+----------------------------------------------+-----------+----------------------+--------------+
|Module Name | RTL Object                                   | Inference | Size (Depth x Width) | Primitives   | 
+------------+----------------------------------------------+-----------+----------------------+--------------+
|cnn_top     | para[0].datapath[0].router/BRAM_bias/RAM_reg | Implied   | 32 x 16              | RAM32M x 3   | 
|cnn_top     | para[0].datapath[1].router/BRAM_bias/RAM_reg | Implied   | 32 x 16              | RAM32M x 3   | 
|cnn_top     | para[1].datapath[0].router/BRAM_bias/RAM_reg | Implied   | 32 x 16              | RAM32M x 3   | 
|cnn_top     | para[1].datapath[1].router/BRAM_bias/RAM_reg | Implied   | 32 x 16              | RAM32M x 3   | 
|cnn_top     | para[2].datapath[0].router/BRAM_bias/RAM_reg | Implied   | 32 x 16              | RAM32M x 3   | 
|cnn_top     | para[2].datapath[1].router/BRAM_bias/RAM_reg | Implied   | 32 x 16              | RAM32M x 3   | 
|cnn_top     | para[3].datapath[0].router/BRAM_bias/RAM_reg | Implied   | 32 x 16              | RAM32M x 3   | 
|cnn_top     | para[3].datapath[1].router/BRAM_bias/RAM_reg | Implied   | 32 x 16              | RAM32M x 3   | 
|cnn_top     | para[4].datapath[0].router/BRAM_bias/RAM_reg | Implied   | 32 x 16              | RAM32M x 3   | 
|cnn_top     | para[4].datapath[1].router/BRAM_bias/RAM_reg | Implied   | 32 x 16              | RAM32M x 3   | 
|cnn_top     | para[5].datapath[0].router/BRAM_bias/RAM_reg | Implied   | 32 x 16              | RAM32M x 3   | 
|cnn_top     | para[5].datapath[1].router/BRAM_bias/RAM_reg | Implied   | 32 x 16              | RAM32M x 3   | 
|cnn_top     | para[6].datapath[0].router/BRAM_bias/RAM_reg | Implied   | 32 x 16              | RAM32M x 3   | 
|cnn_top     | para[6].datapath[1].router/BRAM_bias/RAM_reg | Implied   | 32 x 16              | RAM32M x 3   | 
|cnn_top     | para[7].datapath[0].router/BRAM_bias/RAM_reg | Implied   | 32 x 16              | RAM32M x 3   | 
|cnn_top     | para[7].datapath[1].router/BRAM_bias/RAM_reg | Implied   | 32 x 16              | RAM32M x 3   | 
|cnn_top     | para[8].datapath[0].router/BRAM_bias/RAM_reg | Implied   | 32 x 16              | RAM32M x 3   | 
|cnn_top     | para[8].datapath[1].router/BRAM_bias/RAM_reg | Implied   | 32 x 16              | RAM32M x 3   | 
|cnn_top     | para[9].datapath[0].router/BRAM_bias/RAM_reg | Implied   | 32 x 16              | RAM32M x 3   | 
|cnn_top     | para[9].datapath[1].router/BRAM_bias/RAM_reg | Implied   | 32 x 16              | RAM32M x 3   | 
+------------+----------------------------------------------+-----------+----------------------+--------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping  Report (see note below)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|router      | (C+A*B)'    | 17     | 17     | 17     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|router      | (C-(A*B)')' | 12     | 12     | 12     | -      | 12     | 0    | 0    | 0    | -    | -     | 1    | 1    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:36 ; elapsed = 00:01:57 . Memory (MB): peak = 695.957 ; gain = 486.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:48 ; elapsed = 00:02:10 . Memory (MB): peak = 854.730 ; gain = 644.910
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'para[0].datapath[0].convolution/next_output_q_reg' (FDC) to 'para[9].datapath[1].convolution/next_output_q_reg'
INFO: [Synth 8-3886] merging instance 'para[0].datapath[1].convolution/next_output_q_reg' (FDC) to 'para[9].datapath[1].convolution/next_output_q_reg'
INFO: [Synth 8-3886] merging instance 'para[7].datapath[0].convolution/next_output_q_reg' (FDC) to 'para[9].datapath[1].convolution/next_output_q_reg'
INFO: [Synth 8-3886] merging instance 'para[7].datapath[1].convolution/next_output_q_reg' (FDC) to 'para[9].datapath[1].convolution/next_output_q_reg'
INFO: [Synth 8-3886] merging instance 'para[8].datapath[0].convolution/next_output_q_reg' (FDC) to 'para[9].datapath[1].convolution/next_output_q_reg'
INFO: [Synth 8-3886] merging instance 'para[8].datapath[1].convolution/next_output_q_reg' (FDC) to 'para[9].datapath[1].convolution/next_output_q_reg'
INFO: [Synth 8-3886] merging instance 'para[9].datapath[0].convolution/next_output_q_reg' (FDC) to 'para[9].datapath[1].convolution/next_output_q_reg'
INFO: [Synth 8-3886] merging instance 'para[9].datapath[1].convolution/next_output_q_reg' (FDC) to 'para[6].datapath[1].convolution/next_output_q_reg'
INFO: [Synth 8-3886] merging instance 'para[6].datapath[0].convolution/next_output_q_reg' (FDC) to 'para[6].datapath[1].convolution/next_output_q_reg'
INFO: [Synth 8-3886] merging instance 'para[6].datapath[1].convolution/next_output_q_reg' (FDC) to 'para[5].datapath[1].convolution/next_output_q_reg'
INFO: [Synth 8-3886] merging instance 'para[4].datapath[0].convolution/next_output_q_reg' (FDC) to 'para[5].datapath[1].convolution/next_output_q_reg'
INFO: [Synth 8-3886] merging instance 'para[4].datapath[1].convolution/next_output_q_reg' (FDC) to 'para[5].datapath[1].convolution/next_output_q_reg'
INFO: [Synth 8-3886] merging instance 'para[5].datapath[0].convolution/next_output_q_reg' (FDC) to 'para[5].datapath[1].convolution/next_output_q_reg'
INFO: [Synth 8-3886] merging instance 'para[5].datapath[1].convolution/next_output_q_reg' (FDC) to 'para[3].datapath[1].convolution/next_output_q_reg'
INFO: [Synth 8-3886] merging instance 'para[3].datapath[0].convolution/next_output_q_reg' (FDC) to 'para[3].datapath[1].convolution/next_output_q_reg'
INFO: [Synth 8-3886] merging instance 'para[3].datapath[1].convolution/next_output_q_reg' (FDC) to 'para[2].datapath[1].convolution/next_output_q_reg'
INFO: [Synth 8-3886] merging instance 'para[2].datapath[0].convolution/next_output_q_reg' (FDC) to 'para[2].datapath[1].convolution/next_output_q_reg'
INFO: [Synth 8-3886] merging instance 'para[2].datapath[1].convolution/next_output_q_reg' (FDC) to 'para[1].datapath[1].convolution/next_output_q_reg'
INFO: [Synth 8-3886] merging instance 'para[1].datapath[0].convolution/next_output_q_reg' (FDC) to 'para[1].datapath[1].convolution/next_output_q_reg'
INFO: [Synth 8-3886] merging instance 'para[0].datapath[0].convolution/next_output_qq_reg' (FDC) to 'para[1].datapath[0].convolution/next_output_qq_reg'
INFO: [Synth 8-3886] merging instance 'para[0].datapath[1].convolution/next_output_qq_reg' (FDC) to 'para[1].datapath[0].convolution/next_output_qq_reg'
INFO: [Synth 8-3886] merging instance 'para[7].datapath[0].convolution/next_output_qq_reg' (FDC) to 'para[1].datapath[0].convolution/next_output_qq_reg'
INFO: [Synth 8-3886] merging instance 'para[7].datapath[1].convolution/next_output_qq_reg' (FDC) to 'para[1].datapath[0].convolution/next_output_qq_reg'
INFO: [Synth 8-3886] merging instance 'para[8].datapath[0].convolution/next_output_qq_reg' (FDC) to 'para[1].datapath[0].convolution/next_output_qq_reg'
INFO: [Synth 8-3886] merging instance 'para[8].datapath[1].convolution/next_output_qq_reg' (FDC) to 'para[1].datapath[0].convolution/next_output_qq_reg'
INFO: [Synth 8-3886] merging instance 'para[9].datapath[0].convolution/next_output_qq_reg' (FDC) to 'para[1].datapath[0].convolution/next_output_qq_reg'
INFO: [Synth 8-3886] merging instance 'para[9].datapath[1].convolution/next_output_qq_reg' (FDC) to 'para[1].datapath[0].convolution/next_output_qq_reg'
INFO: [Synth 8-3886] merging instance 'para[6].datapath[0].convolution/next_output_qq_reg' (FDC) to 'para[1].datapath[0].convolution/next_output_qq_reg'
INFO: [Synth 8-3886] merging instance 'para[6].datapath[1].convolution/next_output_qq_reg' (FDC) to 'para[1].datapath[0].convolution/next_output_qq_reg'
INFO: [Synth 8-3886] merging instance 'para[4].datapath[0].convolution/next_output_qq_reg' (FDC) to 'para[1].datapath[0].convolution/next_output_qq_reg'
INFO: [Synth 8-3886] merging instance 'para[4].datapath[1].convolution/next_output_qq_reg' (FDC) to 'para[1].datapath[0].convolution/next_output_qq_reg'
INFO: [Synth 8-3886] merging instance 'para[5].datapath[0].convolution/next_output_qq_reg' (FDC) to 'para[1].datapath[0].convolution/next_output_qq_reg'
INFO: [Synth 8-3886] merging instance 'para[5].datapath[1].convolution/next_output_qq_reg' (FDC) to 'para[1].datapath[0].convolution/next_output_qq_reg'
INFO: [Synth 8-3886] merging instance 'para[3].datapath[0].convolution/next_output_qq_reg' (FDC) to 'para[1].datapath[0].convolution/next_output_qq_reg'
INFO: [Synth 8-3886] merging instance 'para[3].datapath[1].convolution/next_output_qq_reg' (FDC) to 'para[1].datapath[0].convolution/next_output_qq_reg'
INFO: [Synth 8-3886] merging instance 'para[2].datapath[0].convolution/next_output_qq_reg' (FDC) to 'para[1].datapath[0].convolution/next_output_qq_reg'
INFO: [Synth 8-3886] merging instance 'para[2].datapath[1].convolution/next_output_qq_reg' (FDC) to 'para[1].datapath[0].convolution/next_output_qq_reg'
INFO: [Synth 8-3886] merging instance 'para[1].datapath[0].convolution/next_output_qq_reg' (FDC) to 'para[1].datapath[1].convolution/next_output_qq_reg'
INFO: [Synth 8-3886] merging instance 'para[0].datapath[0].convolution/next_output_qqq_reg' (FDC) to 'para[1].datapath[0].convolution/next_output_qqq_reg'
INFO: [Synth 8-3886] merging instance 'para[0].datapath[1].convolution/next_output_qqq_reg' (FDC) to 'para[1].datapath[0].convolution/next_output_qqq_reg'
INFO: [Synth 8-3886] merging instance 'para[7].datapath[0].convolution/next_output_qqq_reg' (FDC) to 'para[1].datapath[0].convolution/next_output_qqq_reg'
INFO: [Synth 8-3886] merging instance 'para[7].datapath[1].convolution/next_output_qqq_reg' (FDC) to 'para[1].datapath[0].convolution/next_output_qqq_reg'
INFO: [Synth 8-3886] merging instance 'para[8].datapath[0].convolution/next_output_qqq_reg' (FDC) to 'para[1].datapath[0].convolution/next_output_qqq_reg'
INFO: [Synth 8-3886] merging instance 'para[8].datapath[1].convolution/next_output_qqq_reg' (FDC) to 'para[1].datapath[0].convolution/next_output_qqq_reg'
INFO: [Synth 8-3886] merging instance 'para[9].datapath[0].convolution/next_output_qqq_reg' (FDC) to 'para[1].datapath[0].convolution/next_output_qqq_reg'
INFO: [Synth 8-3886] merging instance 'para[9].datapath[1].convolution/next_output_qqq_reg' (FDC) to 'para[1].datapath[0].convolution/next_output_qqq_reg'
INFO: [Synth 8-3886] merging instance 'para[6].datapath[0].convolution/next_output_qqq_reg' (FDC) to 'para[1].datapath[0].convolution/next_output_qqq_reg'
INFO: [Synth 8-3886] merging instance 'para[6].datapath[1].convolution/next_output_qqq_reg' (FDC) to 'para[1].datapath[0].convolution/next_output_qqq_reg'
INFO: [Synth 8-3886] merging instance 'para[4].datapath[0].convolution/next_output_qqq_reg' (FDC) to 'para[1].datapath[0].convolution/next_output_qqq_reg'
INFO: [Synth 8-3886] merging instance 'para[4].datapath[1].convolution/next_output_qqq_reg' (FDC) to 'para[1].datapath[0].convolution/next_output_qqq_reg'
INFO: [Synth 8-3886] merging instance 'para[5].datapath[0].convolution/next_output_qqq_reg' (FDC) to 'para[1].datapath[0].convolution/next_output_qqq_reg'
INFO: [Synth 8-3886] merging instance 'para[5].datapath[1].convolution/next_output_qqq_reg' (FDC) to 'para[1].datapath[0].convolution/next_output_qqq_reg'
INFO: [Synth 8-3886] merging instance 'para[3].datapath[0].convolution/next_output_qqq_reg' (FDC) to 'para[1].datapath[0].convolution/next_output_qqq_reg'
INFO: [Synth 8-3886] merging instance 'para[3].datapath[1].convolution/next_output_qqq_reg' (FDC) to 'para[1].datapath[0].convolution/next_output_qqq_reg'
INFO: [Synth 8-3886] merging instance 'para[2].datapath[0].convolution/next_output_qqq_reg' (FDC) to 'para[1].datapath[0].convolution/next_output_qqq_reg'
INFO: [Synth 8-3886] merging instance 'para[2].datapath[1].convolution/next_output_qqq_reg' (FDC) to 'para[1].datapath[0].convolution/next_output_qqq_reg'
INFO: [Synth 8-3886] merging instance 'para[1].datapath[0].convolution/next_output_qqq_reg' (FDC) to 'para[1].datapath[1].convolution/next_output_qqq_reg'
INFO: [Synth 8-3886] merging instance 'para[0].datapath[0].convolution/next_output_qqqq_reg' (FDC) to 'para[1].datapath[0].convolution/next_output_qqqq_reg'
INFO: [Synth 8-3886] merging instance 'para[0].datapath[1].convolution/next_output_qqqq_reg' (FDC) to 'para[1].datapath[0].convolution/next_output_qqqq_reg'
INFO: [Synth 8-3886] merging instance 'para[7].datapath[0].convolution/next_output_qqqq_reg' (FDC) to 'para[1].datapath[0].convolution/next_output_qqqq_reg'
INFO: [Synth 8-3886] merging instance 'para[7].datapath[1].convolution/next_output_qqqq_reg' (FDC) to 'para[1].datapath[0].convolution/next_output_qqqq_reg'
INFO: [Synth 8-3886] merging instance 'para[8].datapath[0].convolution/next_output_qqqq_reg' (FDC) to 'para[1].datapath[0].convolution/next_output_qqqq_reg'
INFO: [Synth 8-3886] merging instance 'para[8].datapath[1].convolution/next_output_qqqq_reg' (FDC) to 'para[1].datapath[0].convolution/next_output_qqqq_reg'
INFO: [Synth 8-3886] merging instance 'para[9].datapath[0].convolution/next_output_qqqq_reg' (FDC) to 'para[1].datapath[0].convolution/next_output_qqqq_reg'
INFO: [Synth 8-3886] merging instance 'para[9].datapath[1].convolution/next_output_qqqq_reg' (FDC) to 'para[1].datapath[0].convolution/next_output_qqqq_reg'
INFO: [Synth 8-3886] merging instance 'para[6].datapath[0].convolution/next_output_qqqq_reg' (FDC) to 'para[1].datapath[0].convolution/next_output_qqqq_reg'
INFO: [Synth 8-3886] merging instance 'para[6].datapath[1].convolution/next_output_qqqq_reg' (FDC) to 'para[1].datapath[0].convolution/next_output_qqqq_reg'
INFO: [Synth 8-3886] merging instance 'para[4].datapath[0].convolution/next_output_qqqq_reg' (FDC) to 'para[1].datapath[0].convolution/next_output_qqqq_reg'
INFO: [Synth 8-3886] merging instance 'para[4].datapath[1].convolution/next_output_qqqq_reg' (FDC) to 'para[1].datapath[0].convolution/next_output_qqqq_reg'
INFO: [Synth 8-3886] merging instance 'para[5].datapath[0].convolution/next_output_qqqq_reg' (FDC) to 'para[1].datapath[0].convolution/next_output_qqqq_reg'
INFO: [Synth 8-3886] merging instance 'para[5].datapath[1].convolution/next_output_qqqq_reg' (FDC) to 'para[1].datapath[0].convolution/next_output_qqqq_reg'
INFO: [Synth 8-3886] merging instance 'para[3].datapath[0].convolution/next_output_qqqq_reg' (FDC) to 'para[1].datapath[0].convolution/next_output_qqqq_reg'
INFO: [Synth 8-3886] merging instance 'para[3].datapath[1].convolution/next_output_qqqq_reg' (FDC) to 'para[1].datapath[0].convolution/next_output_qqqq_reg'
INFO: [Synth 8-3886] merging instance 'para[2].datapath[0].convolution/next_output_qqqq_reg' (FDC) to 'para[1].datapath[0].convolution/next_output_qqqq_reg'
INFO: [Synth 8-3886] merging instance 'para[2].datapath[1].convolution/next_output_qqqq_reg' (FDC) to 'para[1].datapath[0].convolution/next_output_qqqq_reg'
INFO: [Synth 8-3886] merging instance 'para[1].datapath[0].convolution/next_output_qqqq_reg' (FDC) to 'para[1].datapath[1].convolution/next_output_qqqq_reg'
INFO: [Synth 8-3886] merging instance 'para[0].datapath[0].convolution/next_output_qqqqq_reg' (FDC) to 'para[1].datapath[0].convolution/next_output_qqqqq_reg'
INFO: [Synth 8-3886] merging instance 'para[0].datapath[1].convolution/next_output_qqqqq_reg' (FDC) to 'para[1].datapath[0].convolution/next_output_qqqqq_reg'
INFO: [Synth 8-3886] merging instance 'para[7].datapath[0].convolution/next_output_qqqqq_reg' (FDC) to 'para[1].datapath[0].convolution/next_output_qqqqq_reg'
INFO: [Synth 8-3886] merging instance 'para[7].datapath[1].convolution/next_output_qqqqq_reg' (FDC) to 'para[1].datapath[0].convolution/next_output_qqqqq_reg'
INFO: [Synth 8-3886] merging instance 'para[8].datapath[0].convolution/next_output_qqqqq_reg' (FDC) to 'para[1].datapath[0].convolution/next_output_qqqqq_reg'
INFO: [Synth 8-3886] merging instance 'para[8].datapath[1].convolution/next_output_qqqqq_reg' (FDC) to 'para[1].datapath[0].convolution/next_output_qqqqq_reg'
INFO: [Synth 8-3886] merging instance 'para[9].datapath[0].convolution/next_output_qqqqq_reg' (FDC) to 'para[1].datapath[0].convolution/next_output_qqqqq_reg'
INFO: [Synth 8-3886] merging instance 'para[9].datapath[1].convolution/next_output_qqqqq_reg' (FDC) to 'para[1].datapath[0].convolution/next_output_qqqqq_reg'
INFO: [Synth 8-3886] merging instance 'para[6].datapath[0].convolution/next_output_qqqqq_reg' (FDC) to 'para[1].datapath[0].convolution/next_output_qqqqq_reg'
INFO: [Synth 8-3886] merging instance 'para[6].datapath[1].convolution/next_output_qqqqq_reg' (FDC) to 'para[1].datapath[0].convolution/next_output_qqqqq_reg'
INFO: [Synth 8-3886] merging instance 'para[4].datapath[0].convolution/next_output_qqqqq_reg' (FDC) to 'para[1].datapath[0].convolution/next_output_qqqqq_reg'
INFO: [Synth 8-3886] merging instance 'para[4].datapath[1].convolution/next_output_qqqqq_reg' (FDC) to 'para[1].datapath[0].convolution/next_output_qqqqq_reg'
INFO: [Synth 8-3886] merging instance 'para[5].datapath[0].convolution/next_output_qqqqq_reg' (FDC) to 'para[1].datapath[0].convolution/next_output_qqqqq_reg'
INFO: [Synth 8-3886] merging instance 'para[5].datapath[1].convolution/next_output_qqqqq_reg' (FDC) to 'para[1].datapath[0].convolution/next_output_qqqqq_reg'
INFO: [Synth 8-3886] merging instance 'para[3].datapath[0].convolution/next_output_qqqqq_reg' (FDC) to 'para[1].datapath[0].convolution/next_output_qqqqq_reg'
INFO: [Synth 8-3886] merging instance 'para[3].datapath[1].convolution/next_output_qqqqq_reg' (FDC) to 'para[1].datapath[0].convolution/next_output_qqqqq_reg'
INFO: [Synth 8-3886] merging instance 'para[2].datapath[0].convolution/next_output_qqqqq_reg' (FDC) to 'para[1].datapath[0].convolution/next_output_qqqqq_reg'
INFO: [Synth 8-3886] merging instance 'para[2].datapath[1].convolution/next_output_qqqqq_reg' (FDC) to 'para[1].datapath[0].convolution/next_output_qqqqq_reg'
INFO: [Synth 8-3886] merging instance 'para[1].datapath[0].convolution/next_output_qqqqq_reg' (FDC) to 'para[1].datapath[1].convolution/next_output_qqqqq_reg'
INFO: [Synth 8-4480] The timing for the instance para[0].pa_fifo/MEMORY/RAM_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance para[1].pa_fifo/MEMORY/RAM_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance para[2].pa_fifo/MEMORY/RAM_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance para[3].pa_fifo/MEMORY/RAM_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance para[4].pa_fifo/MEMORY/RAM_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance para[5].pa_fifo/MEMORY/RAM_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance para[6].pa_fifo/MEMORY/RAM_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance para[7].pa_fifo/MEMORY/RAM_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance para[8].pa_fifo/MEMORY/RAM_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance para[9].pa_fifo/MEMORY/RAM_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance para[0].datapath[0].router/BRAM_1_data/RAM_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance para[0].datapath[0].router/BRAM_1_data/RAM_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance para[0].datapath[0].router/BRAM_2_data/RAM_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance para[0].datapath[0].router/BRAM_2_data/RAM_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance para[0].datapath[0].router/BRAM_weight/RAM_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance para[0].datapath[0].router/BRAM_weight/RAM_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance para[0].datapath[1].router/BRAM_1_data/RAM_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance para[0].datapath[1].router/BRAM_1_data/RAM_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance para[0].datapath[1].router/BRAM_2_data/RAM_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance para[0].datapath[1].router/BRAM_2_data/RAM_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance para[0].datapath[1].router/BRAM_weight/RAM_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance para[0].datapath[1].router/BRAM_weight/RAM_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance para[1].datapath[0].router/BRAM_1_data/RAM_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance para[1].datapath[0].router/BRAM_1_data/RAM_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance para[1].datapath[0].router/BRAM_2_data/RAM_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance para[1].datapath[0].router/BRAM_2_data/RAM_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance para[1].datapath[0].router/BRAM_weight/RAM_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance para[1].datapath[0].router/BRAM_weight/RAM_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance para[1].datapath[1].router/BRAM_1_data/RAM_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance para[1].datapath[1].router/BRAM_1_data/RAM_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance para[1].datapath[1].router/BRAM_2_data/RAM_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance para[1].datapath[1].router/BRAM_2_data/RAM_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance para[1].datapath[1].router/BRAM_weight/RAM_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance para[1].datapath[1].router/BRAM_weight/RAM_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance para[2].datapath[0].router/BRAM_1_data/RAM_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance para[2].datapath[0].router/BRAM_1_data/RAM_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance para[2].datapath[0].router/BRAM_2_data/RAM_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance para[2].datapath[0].router/BRAM_2_data/RAM_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance para[2].datapath[0].router/BRAM_weight/RAM_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance para[2].datapath[0].router/BRAM_weight/RAM_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance para[2].datapath[1].router/BRAM_1_data/RAM_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance para[2].datapath[1].router/BRAM_1_data/RAM_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance para[2].datapath[1].router/BRAM_2_data/RAM_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance para[2].datapath[1].router/BRAM_2_data/RAM_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance para[2].datapath[1].router/BRAM_weight/RAM_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance para[2].datapath[1].router/BRAM_weight/RAM_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance para[3].datapath[0].router/BRAM_1_data/RAM_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance para[3].datapath[0].router/BRAM_1_data/RAM_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance para[3].datapath[0].router/BRAM_2_data/RAM_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance para[3].datapath[0].router/BRAM_2_data/RAM_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance para[3].datapath[0].router/BRAM_weight/RAM_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance para[3].datapath[0].router/BRAM_weight/RAM_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance para[3].datapath[1].router/BRAM_1_data/RAM_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance para[3].datapath[1].router/BRAM_1_data/RAM_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance para[3].datapath[1].router/BRAM_2_data/RAM_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance para[3].datapath[1].router/BRAM_2_data/RAM_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance para[3].datapath[1].router/BRAM_weight/RAM_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance para[3].datapath[1].router/BRAM_weight/RAM_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance para[4].datapath[0].router/BRAM_1_data/RAM_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance para[4].datapath[0].router/BRAM_1_data/RAM_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance para[4].datapath[0].router/BRAM_2_data/RAM_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance para[4].datapath[0].router/BRAM_2_data/RAM_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance para[4].datapath[0].router/BRAM_weight/RAM_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance para[4].datapath[0].router/BRAM_weight/RAM_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance para[4].datapath[1].router/BRAM_1_data/RAM_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance para[4].datapath[1].router/BRAM_1_data/RAM_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance para[4].datapath[1].router/BRAM_2_data/RAM_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance para[4].datapath[1].router/BRAM_2_data/RAM_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance para[4].datapath[1].router/BRAM_weight/RAM_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance para[4].datapath[1].router/BRAM_weight/RAM_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance para[5].datapath[0].router/BRAM_1_data/RAM_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance para[5].datapath[0].router/BRAM_1_data/RAM_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance para[5].datapath[0].router/BRAM_2_data/RAM_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance para[5].datapath[0].router/BRAM_2_data/RAM_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance para[5].datapath[0].router/BRAM_weight/RAM_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance para[5].datapath[0].router/BRAM_weight/RAM_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance para[5].datapath[1].router/BRAM_1_data/RAM_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance para[5].datapath[1].router/BRAM_1_data/RAM_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance para[5].datapath[1].router/BRAM_2_data/RAM_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance para[5].datapath[1].router/BRAM_2_data/RAM_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance para[5].datapath[1].router/BRAM_weight/RAM_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance para[5].datapath[1].router/BRAM_weight/RAM_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance para[6].datapath[0].router/BRAM_1_data/RAM_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance para[6].datapath[0].router/BRAM_1_data/RAM_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance para[6].datapath[0].router/BRAM_2_data/RAM_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance para[6].datapath[0].router/BRAM_2_data/RAM_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance para[6].datapath[0].router/BRAM_weight/RAM_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance para[6].datapath[0].router/BRAM_weight/RAM_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance para[6].datapath[1].router/BRAM_1_data/RAM_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance para[6].datapath[1].router/BRAM_1_data/RAM_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance para[6].datapath[1].router/BRAM_2_data/RAM_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance para[6].datapath[1].router/BRAM_2_data/RAM_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance para[6].datapath[1].router/BRAM_weight/RAM_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance para[6].datapath[1].router/BRAM_weight/RAM_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance para[7].datapath[0].router/BRAM_1_data/RAM_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance para[7].datapath[0].router/BRAM_1_data/RAM_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance para[7].datapath[0].router/BRAM_2_data/RAM_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance para[7].datapath[0].router/BRAM_2_data/RAM_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance para[7].datapath[0].router/BRAM_weight/RAM_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance para[7].datapath[0].router/BRAM_weight/RAM_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-4480' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:56 ; elapsed = 00:02:18 . Memory (MB): peak = 886.184 ; gain = 676.363
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:58 ; elapsed = 00:02:20 . Memory (MB): peak = 886.184 ; gain = 676.363
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:58 ; elapsed = 00:02:20 . Memory (MB): peak = 886.184 ; gain = 676.363
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:00 ; elapsed = 00:02:22 . Memory (MB): peak = 886.184 ; gain = 676.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:00 ; elapsed = 00:02:22 . Memory (MB): peak = 886.184 ; gain = 676.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:00 ; elapsed = 00:02:22 . Memory (MB): peak = 886.184 ; gain = 676.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:00 ; elapsed = 00:02:22 . Memory (MB): peak = 886.184 ; gain = 676.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+-------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                              | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|cnn_top     | para[1].datapath[1].convolution/next_output_qqqqq_reg | 5      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+------------+-------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |mult_gen_1    |         3|
|2     |mult_gen_0    |        20|
|3     |c_addsub_0    |        20|
+------+--------------+----------+

Report Cell Usage: 
+------+--------------------+------+
|      |Cell                |Count |
+------+--------------------+------+
|1     |c_addsub_0_bbox     |     1|
|2     |c_addsub_0_bbox__20 |     1|
|3     |c_addsub_0_bbox__21 |     1|
|4     |c_addsub_0_bbox__22 |     1|
|5     |c_addsub_0_bbox__23 |     1|
|6     |c_addsub_0_bbox__24 |     1|
|7     |c_addsub_0_bbox__25 |     1|
|8     |c_addsub_0_bbox__26 |     1|
|9     |c_addsub_0_bbox__27 |     1|
|10    |c_addsub_0_bbox__28 |     1|
|11    |c_addsub_0_bbox__29 |     1|
|12    |c_addsub_0_bbox__30 |     1|
|13    |c_addsub_0_bbox__31 |     1|
|14    |c_addsub_0_bbox__32 |     1|
|15    |c_addsub_0_bbox__33 |     1|
|16    |c_addsub_0_bbox__34 |     1|
|17    |c_addsub_0_bbox__35 |     1|
|18    |c_addsub_0_bbox__36 |     1|
|19    |c_addsub_0_bbox__37 |     1|
|20    |c_addsub_0_bbox__38 |     1|
|21    |mult_gen_0_bbox     |     1|
|22    |mult_gen_0_bbox__20 |     1|
|23    |mult_gen_0_bbox__21 |     1|
|24    |mult_gen_0_bbox__22 |     1|
|25    |mult_gen_0_bbox__23 |     1|
|26    |mult_gen_0_bbox__24 |     1|
|27    |mult_gen_0_bbox__25 |     1|
|28    |mult_gen_0_bbox__26 |     1|
|29    |mult_gen_0_bbox__27 |     1|
|30    |mult_gen_0_bbox__28 |     1|
|31    |mult_gen_0_bbox__29 |     1|
|32    |mult_gen_0_bbox__30 |     1|
|33    |mult_gen_0_bbox__31 |     1|
|34    |mult_gen_0_bbox__32 |     1|
|35    |mult_gen_0_bbox__33 |     1|
|36    |mult_gen_0_bbox__34 |     1|
|37    |mult_gen_0_bbox__35 |     1|
|38    |mult_gen_0_bbox__36 |     1|
|39    |mult_gen_0_bbox__37 |     1|
|40    |mult_gen_0_bbox__38 |     1|
|41    |mult_gen_1_bbox     |     1|
|42    |mult_gen_1_bbox_0   |     1|
|43    |mult_gen_1_bbox_1   |     1|
|44    |BUFG                |     1|
|45    |CARRY4              |   791|
|46    |DSP48E1             |     1|
|47    |DSP48E1_1           |     1|
|48    |LUT1                |  1501|
|49    |LUT2                |  1570|
|50    |LUT3                |  1950|
|51    |LUT4                |  1426|
|52    |LUT5                |   972|
|53    |LUT6                |  1262|
|54    |RAM32M              |    30|
|55    |RAMB18E1            |    10|
|56    |RAMB36E1            |   120|
|57    |SRL16E              |     1|
|58    |FDCE                |  4999|
|59    |FDPE                |   356|
|60    |FDRE                |   713|
|61    |IBUF                |   135|
|62    |OBUF                |    17|
+------+--------------------+------+

Report Instance Areas: 
+------+------------------------------------+-------------------------+------+
|      |Instance                            |Module                   |Cells |
+------+------------------------------------+-------------------------+------+
|1     |top                                 |                         | 16864|
|2     |  controller                        |controller               |  1450|
|3     |  \para[0].datapath[0].convolution  |convo__xdcDup__1         |   167|
|4     |  \para[0].datapath[0].router       |router                   |   705|
|5     |    BRAM_1_data                     |bram_119                 |     5|
|6     |    BRAM_2_data                     |bram_120                 |    19|
|7     |    BRAM_bias                       |bram__parameterized1_121 |    16|
|8     |    BRAM_weight                     |bram__parameterized0_122 |     2|
|9     |  \para[0].datapath[1].convolution  |convo__xdcDup__2         |   167|
|10    |  \para[0].datapath[1].router       |router_0                 |   387|
|11    |    BRAM_1_data                     |bram_115                 |     3|
|12    |    BRAM_2_data                     |bram_116                 |    19|
|13    |    BRAM_bias                       |bram__parameterized1_117 |    19|
|14    |    BRAM_weight                     |bram__parameterized0_118 |     2|
|15    |  \para[0].pa_fifo                  |fifo_parallel            |    61|
|16    |    MEMORY                          |bram__parameterized2_114 |    17|
|17    |  \para[0].pooling                  |fifo                     |   309|
|18    |  \para[1].datapath[0].convolution  |convo__xdcDup__3         |   167|
|19    |  \para[1].datapath[0].router       |router_1                 |   397|
|20    |    BRAM_1_data                     |bram_110                 |     3|
|21    |    BRAM_2_data                     |bram_111                 |    19|
|22    |    BRAM_bias                       |bram__parameterized1_112 |    16|
|23    |    BRAM_weight                     |bram__parameterized0_113 |     2|
|24    |  \para[1].datapath[1].convolution  |convo__xdcDup__4         |   177|
|25    |  \para[1].datapath[1].router       |router_2                 |   363|
|26    |    BRAM_1_data                     |bram_106                 |     3|
|27    |    BRAM_2_data                     |bram_107                 |    19|
|28    |    BRAM_bias                       |bram__parameterized1_108 |    19|
|29    |    BRAM_weight                     |bram__parameterized0_109 |     2|
|30    |  \para[1].pa_fifo                  |fifo_parallel_3          |    45|
|31    |    MEMORY                          |bram__parameterized2_105 |     1|
|32    |  \para[1].pooling                  |fifo_4                   |   308|
|33    |  \para[2].datapath[0].convolution  |convo__xdcDup__5         |   167|
|34    |  \para[2].datapath[0].router       |router_5                 |   397|
|35    |    BRAM_1_data                     |bram_101                 |     3|
|36    |    BRAM_2_data                     |bram_102                 |    19|
|37    |    BRAM_bias                       |bram__parameterized1_103 |    16|
|38    |    BRAM_weight                     |bram__parameterized0_104 |     2|
|39    |  \para[2].datapath[1].convolution  |convo__xdcDup__6         |   167|
|40    |  \para[2].datapath[1].router       |router_6                 |   363|
|41    |    BRAM_1_data                     |bram_97                  |     3|
|42    |    BRAM_2_data                     |bram_98                  |    19|
|43    |    BRAM_bias                       |bram__parameterized1_99  |    19|
|44    |    BRAM_weight                     |bram__parameterized0_100 |     2|
|45    |  \para[2].pa_fifo                  |fifo_parallel_7          |    77|
|46    |    MEMORY                          |bram__parameterized2_96  |    33|
|47    |  \para[2].pooling                  |fifo_8                   |   309|
|48    |  \para[3].datapath[0].convolution  |convo__xdcDup__7         |   167|
|49    |  \para[3].datapath[0].router       |router_9                 |   397|
|50    |    BRAM_1_data                     |bram_92                  |     3|
|51    |    BRAM_2_data                     |bram_93                  |    19|
|52    |    BRAM_bias                       |bram__parameterized1_94  |    16|
|53    |    BRAM_weight                     |bram__parameterized0_95  |     2|
|54    |  \para[3].datapath[1].convolution  |convo__xdcDup__8         |   167|
|55    |  \para[3].datapath[1].router       |router_10                |   364|
|56    |    BRAM_1_data                     |bram_88                  |     3|
|57    |    BRAM_2_data                     |bram_89                  |    19|
|58    |    BRAM_bias                       |bram__parameterized1_90  |    19|
|59    |    BRAM_weight                     |bram__parameterized0_91  |     2|
|60    |  \para[3].pa_fifo                  |fifo_parallel_11         |    46|
|61    |    MEMORY                          |bram__parameterized2_87  |     1|
|62    |  \para[3].pooling                  |fifo_12                  |   309|
|63    |  \para[4].datapath[0].convolution  |convo__xdcDup__9         |   167|
|64    |  \para[4].datapath[0].router       |router_13                |   398|
|65    |    BRAM_1_data                     |bram_83                  |     3|
|66    |    BRAM_2_data                     |bram_84                  |    19|
|67    |    BRAM_bias                       |bram__parameterized1_85  |    16|
|68    |    BRAM_weight                     |bram__parameterized0_86  |     2|
|69    |  \para[4].datapath[1].convolution  |convo__xdcDup__10        |   167|
|70    |  \para[4].datapath[1].router       |router_14                |   364|
|71    |    BRAM_1_data                     |bram_79                  |     3|
|72    |    BRAM_2_data                     |bram_80                  |    19|
|73    |    BRAM_bias                       |bram__parameterized1_81  |    19|
|74    |    BRAM_weight                     |bram__parameterized0_82  |     2|
|75    |  \para[4].pa_fifo                  |fifo_parallel_15         |    45|
|76    |    MEMORY                          |bram__parameterized2_78  |     1|
|77    |  \para[4].pooling                  |fifo_16                  |   309|
|78    |  \para[5].datapath[0].convolution  |convo__xdcDup__11        |   167|
|79    |  \para[5].datapath[0].router       |router_17                |   398|
|80    |    BRAM_1_data                     |bram_74                  |     3|
|81    |    BRAM_2_data                     |bram_75                  |    19|
|82    |    BRAM_bias                       |bram__parameterized1_76  |    16|
|83    |    BRAM_weight                     |bram__parameterized0_77  |     2|
|84    |  \para[5].datapath[1].convolution  |convo__xdcDup__12        |   167|
|85    |  \para[5].datapath[1].router       |router_18                |   363|
|86    |    BRAM_1_data                     |bram_70                  |     3|
|87    |    BRAM_2_data                     |bram_71                  |    19|
|88    |    BRAM_bias                       |bram__parameterized1_72  |    19|
|89    |    BRAM_weight                     |bram__parameterized0_73  |     2|
|90    |  \para[5].pa_fifo                  |fifo_parallel_19         |    45|
|91    |    MEMORY                          |bram__parameterized2_69  |     1|
|92    |  \para[5].pooling                  |fifo_20                  |   309|
|93    |  \para[6].datapath[0].convolution  |convo__xdcDup__13        |   167|
|94    |  \para[6].datapath[0].router       |router_21                |   398|
|95    |    BRAM_1_data                     |bram_65                  |     3|
|96    |    BRAM_2_data                     |bram_66                  |    19|
|97    |    BRAM_bias                       |bram__parameterized1_67  |    16|
|98    |    BRAM_weight                     |bram__parameterized0_68  |     2|
|99    |  \para[6].datapath[1].convolution  |convo__xdcDup__14        |   167|
|100   |  \para[6].datapath[1].router       |router_22                |   365|
|101   |    BRAM_1_data                     |bram_61                  |     3|
|102   |    BRAM_2_data                     |bram_62                  |    19|
|103   |    BRAM_bias                       |bram__parameterized1_63  |    19|
|104   |    BRAM_weight                     |bram__parameterized0_64  |     2|
|105   |  \para[6].pa_fifo                  |fifo_parallel_23         |    62|
|106   |    MEMORY                          |bram__parameterized2_60  |    17|
|107   |  \para[6].pooling                  |fifo_24                  |   309|
|108   |  \para[7].datapath[0].convolution  |convo__xdcDup__15        |   167|
|109   |  \para[7].datapath[0].router       |router_25                |   398|
|110   |    BRAM_1_data                     |bram_56                  |     3|
|111   |    BRAM_2_data                     |bram_57                  |    19|
|112   |    BRAM_bias                       |bram__parameterized1_58  |    16|
|113   |    BRAM_weight                     |bram__parameterized0_59  |     2|
|114   |  \para[7].datapath[1].convolution  |convo__xdcDup__16        |   167|
|115   |  \para[7].datapath[1].router       |router_26                |   364|
|116   |    BRAM_1_data                     |bram_52                  |     3|
|117   |    BRAM_2_data                     |bram_53                  |    19|
|118   |    BRAM_bias                       |bram__parameterized1_54  |    19|
|119   |    BRAM_weight                     |bram__parameterized0_55  |     2|
|120   |  \para[7].pa_fifo                  |fifo_parallel_27         |    45|
|121   |    MEMORY                          |bram__parameterized2_51  |     1|
|122   |  \para[7].pooling                  |fifo_28                  |   309|
|123   |  \para[8].datapath[0].convolution  |convo__xdcDup__17        |   167|
|124   |  \para[8].datapath[0].router       |router_29                |   399|
|125   |    BRAM_1_data                     |bram_47                  |     3|
|126   |    BRAM_2_data                     |bram_48                  |    19|
|127   |    BRAM_bias                       |bram__parameterized1_49  |    16|
|128   |    BRAM_weight                     |bram__parameterized0_50  |     2|
|129   |  \para[8].datapath[1].convolution  |convo__xdcDup__18        |   167|
|130   |  \para[8].datapath[1].router       |router_30                |   363|
|131   |    BRAM_1_data                     |bram_43                  |     3|
|132   |    BRAM_2_data                     |bram_44                  |    19|
|133   |    BRAM_bias                       |bram__parameterized1_45  |    19|
|134   |    BRAM_weight                     |bram__parameterized0_46  |     2|
|135   |  \para[8].pa_fifo                  |fifo_parallel_31         |    63|
|136   |    MEMORY                          |bram__parameterized2_42  |    17|
|137   |  \para[8].pooling                  |fifo_32                  |   309|
|138   |  \para[9].datapath[0].convolution  |convo__xdcDup__19        |   167|
|139   |  \para[9].datapath[0].router       |router_33                |   397|
|140   |    BRAM_1_data                     |bram_38                  |     3|
|141   |    BRAM_2_data                     |bram_39                  |    19|
|142   |    BRAM_bias                       |bram__parameterized1_40  |    16|
|143   |    BRAM_weight                     |bram__parameterized0_41  |     2|
|144   |  \para[9].datapath[1].convolution  |convo                    |   167|
|145   |  \para[9].datapath[1].router       |router_34                |   379|
|146   |    BRAM_1_data                     |bram                     |     3|
|147   |    BRAM_2_data                     |bram_37                  |    19|
|148   |    BRAM_bias                       |bram__parameterized1     |    19|
|149   |    BRAM_weight                     |bram__parameterized0     |     2|
|150   |  \para[9].pa_fifo                  |fifo_parallel_35         |    45|
|151   |    MEMORY                          |bram__parameterized2     |     1|
|152   |  \para[9].pooling                  |fifo_36                  |   309|
+------+------------------------------------+-------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:00 ; elapsed = 00:02:23 . Memory (MB): peak = 886.184 ; gain = 676.363
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 81 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:34 ; elapsed = 00:01:56 . Memory (MB): peak = 886.184 ; gain = 340.289
Synthesis Optimization Complete : Time (s): cpu = 00:02:01 ; elapsed = 00:02:23 . Memory (MB): peak = 886.184 ; gain = 676.363
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1088 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 30 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 30 instances

INFO: [Common 17-83] Releasing license: Synthesis
352 Infos, 161 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:02 ; elapsed = 00:02:20 . Memory (MB): peak = 886.184 ; gain = 670.918
INFO: [Common 17-1381] The checkpoint 'C:/Users/Darius/Desktop/ECE2140/ece2140/ece2140_cnn_theta/hardware/cnn_parallel/cnn_parallel.runs/synth_1/cnn_top.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.116 . Memory (MB): peak = 886.184 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Apr 18 17:52:52 2017...
