Real time: Nov/23/2014 22:12:01

Profiler Stats
--------------
Elapsed_time_in_seconds: 2674
Elapsed_time_in_minutes: 44.5667
Elapsed_time_in_hours: 0.742778
Elapsed_time_in_days: 0.0309491

Virtual_time_in_seconds: 2674.11
Virtual_time_in_minutes: 44.5685
Virtual_time_in_hours:   0.742808
Virtual_time_in_days:    0.742808

Ruby_current_time: 53420141
Ruby_start_time: 1
Ruby_cycles: 53420140

mbytes_resident: 3220.2
mbytes_total: 3257.28
resident_ratio: 0.988616

Total_misses: 0
total_misses: 0 [ 0 0 0 0 0 0 0 0 ]
user_misses: 0 [ 0 0 0 0 0 0 0 0 ]
supervisor_misses: 0 [ 0 0 0 0 0 0 0 0 ]

instruction_executed: 8 [ 1 1 1 1 1 1 1 1 ]
simics_cycles_executed: 8 [ 1 1 1 1 1 1 1 1 ]
cycles_per_instruction: 5.34201e+07 [ 5.34201e+07 5.34201e+07 5.34201e+07 5.34201e+07 5.34201e+07 5.34201e+07 5.34201e+07 5.34201e+07 ]
misses_per_thousand_instructions: 0 [ 0 0 0 0 0 0 0 0 ]

transactions_started: 0 [ 0 0 0 0 0 0 0 0 ]
transactions_ended: 0 [ 0 0 0 0 0 0 0 0 ]
instructions_per_transaction: 0 [ 0 0 0 0 0 0 0 0 ]
cycles_per_transaction: 0 [ 0 0 0 0 0 0 0 0 ]
misses_per_transaction: 0 [ 0 0 0 0 0 0 0 0 ]

L1D_cache cache stats: 
  L1D_cache_total_requests: 12153
  L1D_cache_total_misses: 3535	(29.0875%)
  L1D_cache_total_demand_misses: 3535
  L1D_cache_total_prefetches: 0
  L1D_cache_total_sw_prefetches: 0
  L1D_cache_total_hw_prefetches: 0
  L1D_cache_misses_per_transaction: 3535
  L1D_cache_misses_per_instruction: 3535
  L1D_cache_instructions_per_misses: 0.000282885

  L1D_cache_request_type_LD:   7592	(62.4702)%
  L1D_cache_request_type_ST:   4561	(37.5298)%

  L1D_cache_request_size: [binsize: log2 max: 32 count: 12153 average:    32 | standard deviation: 0 | 0 0 0 0 0 0 12153 ]

  L1D_cache_miss_type_LD:   1818	(51.4286)%
  L1D_cache_miss_type_ST:   1717	(48.5714)%

L1I_cache cache stats: 
  L1I_cache_total_requests: 0
  L1I_cache_total_misses: 0
  L1I_cache_total_demand_misses: 0
  L1I_cache_total_prefetches: 0
  L1I_cache_total_sw_prefetches: 0
  L1I_cache_total_hw_prefetches: 0
  L1I_cache_misses_per_transaction: 0
  L1I_cache_misses_per_instruction: 0
  L1I_cache_instructions_per_misses: NaN

  L1I_cache_request_size: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

L1T_cache cache stats: 
  L1T_cache_total_requests: 4652055
  L1T_cache_total_misses: 1265385	(27.2006%)
  L1T_cache_total_demand_misses: 1265385
  L1T_cache_total_prefetches: 0
  L1T_cache_total_sw_prefetches: 0
  L1T_cache_total_hw_prefetches: 0
  L1T_cache_misses_per_transaction: 1.26538e+06
  L1T_cache_misses_per_instruction: 1.26538e+06
  L1T_cache_instructions_per_misses: 7.90273e-07

  L1T_cache_request_type_LD:   2742392	(58.9501)%
  L1T_cache_request_type_ST:   1909663	(41.0499)%

  L1T_cache_request_size: [binsize: log2 max: 32 count: 4652055 average:    32 | standard deviation: 0 | 0 0 0 0 0 0 4652055 ]

  L1T_cache_miss_type_LD:   139228	(11.0028)%
  L1T_cache_miss_type_ST:   1126157	(88.9972)%

L2_cache cache stats: 
  L2_cache_total_requests: 6436
  L2_cache_total_misses: 1244	(19.3288%)
  L2_cache_total_demand_misses: 1244
  L2_cache_total_prefetches: 0
  L2_cache_total_sw_prefetches: 0
  L2_cache_total_hw_prefetches: 0
  L2_cache_misses_per_transaction: 1244
  L2_cache_misses_per_instruction: 1244
  L2_cache_instructions_per_misses: 0.000803859

  L2_cache_request_type_LD:   1818	(28.2474)%
  L2_cache_request_type_ST:   4618	(71.7526)%

  L2_cache_request_size: [binsize: log2 max: 8 count: 6436 average:     8 | standard deviation: 0 | 0 0 0 0 6436 ]

  L2_cache_miss_type_LD:   503	(40.4341)%
  L2_cache_miss_type_ST:   741	(59.5659)%

L2T_cache cache stats: 
  L2T_cache_total_requests: 2048891
  L2T_cache_total_misses: 2901	(0.141589%)
  L2T_cache_total_demand_misses: 2901
  L2T_cache_total_prefetches: 0
  L2T_cache_total_sw_prefetches: 0
  L2T_cache_total_hw_prefetches: 0
  L2T_cache_misses_per_transaction: 2901
  L2T_cache_misses_per_instruction: 2901
  L2T_cache_instructions_per_misses: 0.000344709

  L2T_cache_request_type_LD:   139228	(6.79529)%
  L2T_cache_request_type_ST:   1909663	(93.2047)%

  L2T_cache_request_size: [binsize: log2 max: 32 count: 2048891 average: 30.3691 | standard deviation: 6.03996 | 0 0 0 0 139228 0 1909663 ]

  L2T_cache_miss_type_LD:   2278	(78.5246)%
  L2T_cache_miss_type_ST:   623	(21.4754)%


TBE Queries: 2059212
Busy TBE Counts: 0
Busy Controller Counts:
L1TCache-0:0  L1TCache-1:0  L1TCache-2:0  L1TCache-3:0  L1TCache-4:0  L1TCache-5:0  L1TCache-6:0  L1TCache-7:0  

L2TCache-0:0  L2TCache-1:0  L2TCache-2:0  L2TCache-3:0  
L2Cache-0:0  L2Cache-1:0  L2Cache-2:0  L2Cache-3:0  
L1Cache-0:0  L1Cache-1:0  L1Cache-2:0  L1Cache-3:0  L1Cache-4:0  L1Cache-5:0  L1Cache-6:0  L1Cache-7:0  

Directory-0:0  Directory-1:0  Directory-2:0  Directory-3:0  

Busy Bank Count:0

L1TBE_usage: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
L2TBE_usage: [binsize: 2 max: 64 count: 2059212 average: 0.555973 | standard deviation: 1.5101 | 1758244 243869 45533 8330 895 160 130 126 137 129 131 135 133 136 123 114 100 88 79 64 59 58 58 62 56 44 37 30 33 37 45 35 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
StopTable_usage: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
sequencer_requests_outstanding: [binsize: 2 max: 65 count: 4664208 average: 2.29808 | standard deviation: 1.94539 | 2447901 1141659 784669 264589 20693 1098 252 190 173 172 177 166 161 158 162 161 161 149 133 137 117 111 115 125 115 96 96 87 81 109 104 61 30 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
store_buffer_size: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
unique_blocks_in_store_buffer: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

All Non-Zero Cycle Demand Cache Accesses
----------------------------------------
miss_latency: [binsize: 8 max: 1032 count: 4664208 average: 15.3609 | standard deviation: 15.6812 | 2611781 0 0 1974247 70791 949 1 1 2 12 13 0 0 2 2 2286 648 525 127 97 87 42 29 48 37 20 30 40 29 34 27 28 35 24 30 36 148 70 384 64 90 107 78 92 39 293 44 24 20 32 24 22 29 18 24 23 28 22 19 18 30 25 20 31 21 23 21 16 15 22 16 14 13 13 12 12 12 13 9 9 8 4 8 8 3 6 2 2 1 1 1 1 1 0 0 0 0 0 0 0 0 0 0 2 2 12 1 0 0 0 0 0 0 0 2 1 0 0 2 2 0 0 1 15 1 0 0 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
miss_latency_LD: [binsize: 128 max: 992 count: 2749984 average: 5.52234 | standard deviation: 8.8998 | 2748034 1387 525 7 3 1 11 16 0 0 ]
miss_latency_ST: [binsize: 128 max: 1032 count: 1914224 average: 29.495 | standard deviation: 12.1054 | 1912053 461 1033 378 238 45 6 8 2 0 ]
miss_latency_L1Cache: [binsize: 8 max: 992 count: 7215 average: 52.6929 | standard deviation: 103.901 | 5418 0 0 0 0 0 0 0 1 2 0 0 0 1 0 501 30 461 109 69 25 4 0 8 4 2 1 5 5 5 7 8 4 4 5 1 122 0 345 19 4 3 2 1 0 0 0 1 0 1 0 3 0 0 0 0 2 0 0 0 0 1 0 0 0 1 0 0 1 0 0 0 0 0 0 0 1 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 10 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 14 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
miss_latency_NULL: [binsize: 8 max: 1032 count: 4656993 average: 15.3031 | standard deviation: 15.0796 | 2606363 0 0 1974247 70791 949 1 1 1 10 13 0 0 1 2 1785 618 64 18 28 62 38 29 40 33 18 29 35 24 29 20 20 31 20 25 35 26 70 39 45 86 104 76 91 39 293 44 23 20 31 24 19 29 18 24 23 26 22 19 18 30 24 20 31 21 22 21 16 14 22 16 14 13 13 12 12 11 13 9 9 7 4 8 8 3 6 2 2 1 1 1 1 1 0 0 0 0 0 0 0 0 0 0 1 2 2 1 0 0 0 0 0 0 0 2 1 0 0 2 2 0 0 0 1 0 0 0 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
miss_latency_L2Miss: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

All Non-Zero Cycle SW Prefetch Requests
------------------------------------
prefetch_latency: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
prefetch_latency_L2Miss:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
multicast_retries: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
gets_mask_prediction_count: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
getx_mask_prediction_count: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
explicit_training_mask: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

Sequencer  Requests (MLP)
------------------------------------
Sequencer Requests All
Sequencer_ALL : [binsize: 2 max: 65 count: 4664208 average: 2.29808 | standard deviation: 1.94539 | 2447901 1141659 784669 264589 20693 1098 252 190 173 172 177 166 161 158 162 161 161 149 133 137 117 111 115 125 115 96 96 87 81 109 104 61 30 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
Sequencer_0: [binsize: 1 max: 7 count: 621 average: 2.23833 | standard deviation: 1.15214 | 0 179 238 123 49 23 8 1 ]
Sequencer_1: [binsize: 2 max: 65 count: 11532 average: 12.3708 | standard deviation: 16.7054 | 3731 2641 275 311 598 377 252 190 173 172 177 166 161 158 162 161 161 149 133 137 117 111 115 125 115 96 96 87 81 109 104 61 30 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
Sequencer_2: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_3: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_4: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_5: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_6: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_7: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
SequencerACC_0: [binsize: 1 max: 11 count: 3263994 average: 1.55248 | standard deviation: 1.20202 | 0 2400943 438991 184777 98072 64689 37449 24360 10060 3938 691 24 ]
SequencerACC_1: [binsize: 1 max: 10 count: 1388061 average: 3.96767 | standard deviation: 1.43627 | 0 43048 161903 352986 348978 272583 143565 58895 5861 236 6 ]
SequencerACC_2: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
SequencerACC_3: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
SequencerACC_4: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
SequencerACC_5: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
SequencerACC_6: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
SequencerACC_7: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Request vs. System State Profile
--------------------------------


filter_action: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

Message Delayed Cycles
----------------------
Total_delay_cycles: [binsize: 16 max: 401 count: 22861 average: 36.1014 | standard deviation: 38.1624 | 76 18250 1951 502 344 301 281 240 177 167 107 96 70 70 53 42 38 22 16 12 11 11 10 9 4 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
Total_nonPF_delay_cycles: [binsize: 16 max: 401 count: 9326 average: 44.5457 | standard deviation: 53.0528 | 30 6325 1492 291 125 91 101 106 98 115 90 93 70 70 53 42 38 22 16 12 11 11 10 9 4 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
  virtual_network_0_delay_cycles: [binsize: 4 max: 186 count: 13535 average: 30.283 | standard deviation: 20.9204 | 0 0 46 0 4190 983 87 6665 86 220 48 105 47 66 65 33 93 6 114 6 96 11 74 29 45 46 24 65 24 56 8 46 14 22 23 20 22 13 9 8 7 5 3 2 1 1 1 0 0 0 ]
  virtual_network_1_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
  virtual_network_2_delay_cycles: [binsize: 1 max: 25 count: 2553 average: 18.8989 | standard deviation: 1.06232 | 0 0 0 0 0 0 0 0 0 27 0 2 0 0 0 0 0 0 0 2511 2 10 0 0 0 1 ]
  virtual_network_3_delay_cycles: [binsize: 16 max: 401 count: 6773 average: 54.2129 | standard deviation: 59.4459 | 1 3801 1492 291 125 91 101 106 98 115 90 93 70 70 53 42 38 22 16 12 11 11 10 9 4 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
  virtual_network_4_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
  virtual_network_5_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
  virtual_network_6_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
  virtual_network_7_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

Resource Usage
--------------
page_size: 4096
user_time: 2662
system_time: 11
page_reclaims: 824546
page_faults: 0
swaps: 0
block_inputs: 0
block_outputs: 776

Coherence Bandwidth Breakdown
----------------------
L1_ATOMIC = 0
L2_DATA = 6220
L2_TO_L2T_MSG = 2641
L2_DATA_GX = 1815
L2T_TO_L1T_DATA = 556912
L1_DATA_GX = 60
L2_TO_L2T_ACK = 2645
L2T_TO_L1T_MSG = 1909663
L2_DATA_S = 15720
L2T_TO_L1T_ATOMIC = 0
L1_DATA_PC = 10
L1_MSG = 0
L2_COHMSG_FWD = 2545
L1_DATA_F = 60
L1_DATA_PX = 9940
L2_COHMSG_RCL = 0
L1T_TO_L2T_DATA = 7638652
L2_MSG = 0
L2_COHMSG_INV = 8
L1_COHMSG_RCLACK = 0
L1T_TO_L2T_ATOMIC = 0
L2_COHMSG = 4
L2_ATOMIC = 0
L2_TO_L2T_DATA = 14505
L1_DATA = 0
L1_COHMSG = 13535
L1_COHMSG_INVACK = 4
L1T_TO_L2T_MSG = 139228
----------------------
total_flits_messages = 10314167
----------------------

DMA = 36075
DATA_GX_OW = 6852
DATA_PX_C = 7952
DATA_PX_D = 1988
DATA_GX_C = 1713
Block_lifetimes_pow2: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Block_lifetimes[WRITE]_pow2: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Block_lifetimes[EVICT]_pow2: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
CL_stall_evict: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
CL_stall_fence: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Private_L1_evictions: 0
MessageBuffer: [Chip 0 0, L1Cache, mandatoryQueue] stats - msgs:621 full:0 size:[binsize: 1 max: 4 count: 621 average: 1.7343 | standard deviation: 0.803219 | 0 288 226 91 16 ]
MessageBuffer: [Chip 0 1, L1Cache, mandatoryQueue] stats - msgs:11532 full:0 size:[binsize: 2 max: 64 count: 11532 average: 10.4209 | standard deviation: 15.6237 | 5558 1922 254 200 197 192 184 181 173 170 170 161 159 154 151 143 148 134 125 116 108 108 105 104 118 135 98 77 71 62 42 8 4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
MessageBuffer: [Chip 0 2, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

Network Stats
-------------

Network interface outbound traffic
NI_0 (L1TCache) : [L1TCache]=0 [L2TCache]=6347848 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_1 (L1TCache) : [L1TCache]=0 [L2TCache]=1430032 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_2 (L1TCache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_3 (L1TCache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_4 (L1TCache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_5 (L1TCache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_6 (L1TCache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_7 (L1TCache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_8 (L2TCache) : [L1TCache]=193960 [L2TCache]=0 [L2Cache]=6642 [L1Cache]=0 [Directory]=0 
NI_9 (L2TCache) : [L1TCache]=22380 [L2TCache]=0 [L2Cache]=78 [L1Cache]=0 [Directory]=0 
NI_10 (L2TCache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_11 (L2TCache) : [L1TCache]=2250235 [L2TCache]=0 [L2Cache]=9635 [L1Cache]=0 [Directory]=0 
NI_12 (L2Cache) : [L1TCache]=0 [L2TCache]=4193 [L2Cache]=0 [L1Cache]=10659 [Directory]=1130 
NI_13 (L2Cache) : [L1TCache]=0 [L2TCache]=52 [L2Cache]=0 [L1Cache]=192 [Directory]=7 
NI_14 (L2Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=5 [Directory]=1 
NI_15 (L2Cache) : [L1TCache]=0 [L2TCache]=2937 [L2Cache]=0 [L1Cache]=9236 [Directory]=106 
NI_16 (L1Cache) : [L1TCache]=0 [L2TCache]=27 [L2Cache]=109 [L1Cache]=21 [Directory]=0 
NI_17 (L1Cache) : [L1TCache]=0 [L2TCache]=12582 [L2Cache]=7021 [L1Cache]=103 [Directory]=0 
NI_18 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_19 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_20 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_21 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_22 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_23 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_24 (Directory) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=1560 [L1Cache]=0 [Directory]=0 
NI_25 (Directory) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=1550 [L1Cache]=0 [Directory]=0 
NI_26 (Directory) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=1560 [L1Cache]=0 [Directory]=0 
NI_27 (Directory) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=1550 [L1Cache]=0 [Directory]=0 
L1_L2_flits_transferred = 0
L1_out_flits = 0
L2_out_flits = 0
-------------
Average Link Utilization :: 0.00589053 flits/cycle
total_flits_on_link = 20768424
-------------
Total VC Load [0] = 7100 flits
Total VC Load [1] = 7122 flits
Total VC Load [2] = 7071 flits
Total VC Load [3] = 7031 flits
Total VC Load [4] = 5282 flits
Total VC Load [5] = 5192 flits
Total VC Load [6] = 5179 flits
Total VC Load [7] = 5065 flits
Total VC Load [8] = 1078 flits
Total VC Load [9] = 1094 flits
Total VC Load [10] = 1090 flits
Total VC Load [11] = 1088 flits
Total VC Load [12] = 50885 flits
Total VC Load [13] = 50636 flits
Total VC Load [14] = 50024 flits
Total VC Load [15] = 48905 flits
Total VC Load [16] = 6394 flits
Total VC Load [17] = 6454 flits
Total VC Load [18] = 6426 flits
Total VC Load [19] = 6398 flits
Total VC Load [20] = 3889029 flits
Total VC Load [21] = 3888664 flits
Total VC Load [22] = 3889117 flits
Total VC Load [23] = 3888950 flits
Total VC Load [24] = 1233202 flits
Total VC Load [25] = 1233434 flits
Total VC Load [26] = 1232532 flits
Total VC Load [27] = 1233982 flits
Total VC Load [28] = 0 flits
Total VC Load [29] = 0 flits
Total VC Load [30] = 0 flits
Total VC Load [31] = 0 flits
-------------
Average VC Load [0] = 0.000132909 flits/cycle 
Average VC Load [1] = 0.000133321 flits/cycle 
Average VC Load [2] = 0.000132366 flits/cycle 
Average VC Load [3] = 0.000131617 flits/cycle 
Average VC Load [4] = 9.88766e-05 flits/cycle 
Average VC Load [5] = 9.71918e-05 flits/cycle 
Average VC Load [6] = 9.69485e-05 flits/cycle 
Average VC Load [7] = 9.48144e-05 flits/cycle 
Average VC Load [8] = 2.01797e-05 flits/cycle 
Average VC Load [9] = 2.04792e-05 flits/cycle 
Average VC Load [10] = 2.04043e-05 flits/cycle 
Average VC Load [11] = 2.03669e-05 flits/cycle 
Average VC Load [12] = 0.000952543 flits/cycle 
Average VC Load [13] = 0.000947882 flits/cycle 
Average VC Load [14] = 0.000936426 flits/cycle 
Average VC Load [15] = 0.000915479 flits/cycle 
Average VC Load [16] = 0.000119693 flits/cycle 
Average VC Load [17] = 0.000120816 flits/cycle 
Average VC Load [18] = 0.000120292 flits/cycle 
Average VC Load [19] = 0.000119768 flits/cycle 
Average VC Load [20] = 0.0728008 flits/cycle 
Average VC Load [21] = 0.072794 flits/cycle 
Average VC Load [22] = 0.0728024 flits/cycle 
Average VC Load [23] = 0.0727993 flits/cycle 
Average VC Load [24] = 0.023085 flits/cycle 
Average VC Load [25] = 0.0230893 flits/cycle 
Average VC Load [26] = 0.0230724 flits/cycle 
Average VC Load [27] = 0.0230996 flits/cycle 
Average VC Load [28] = 0 flits/cycle 
Average VC Load [29] = 0 flits/cycle 
Average VC Load [30] = 0 flits/cycle 
Average VC Load [31] = 0 flits/cycle 
-------------
Average network latency = 8.46027
-------------
Dynamic_Link_Power = 0.0430796
Static_Link_Power = 0.733365
Total_Link_Power = 0.776445
Total Link Area = 4.09374e+06 uM^2 
Router Dynamic Power:
       Input buffer: 0.00181445, Crossbar: 0.00346533, VC allocator: 0.000379337, SW allocator: 0.00103956, Clock: 0.153216, Total: 0.159915
Router Static Power:
       Input buffer: 0.891938, Crossbar: 0.1624, VC allocator: 0.438066, SW allocator: 0.0171352, Clock: 0.029369, Total: 1.53891
Router Total Power: 1.69882
Dynamic_Router_Power = 0.159915
Static_Router_Power = 1.53891
Total_Router_Power = 1.69882
Area:
Input buffer: 2.86355e-06, Crossbar: 2.50402e-06, VC allocator: 1.05856e-06, SW allocator: 4.14062e-08

Total_Dynamic_Power = 0.202994
Total_Static_Power = 2.27227
Total_Power = 2.47527
-------------

Gpusim Interface Stats
----------------------


Chip Stats
----------

 --- L1TCache ---
 - Event Counts -
Load  2742392
L1_WThru  1909663
L1_Atomic  0
L1_Replacement  258
Data  0
Data_Done  139228
Ack  0
Ack_Done  1909663
DataAtomic  0
DataAtomic_Done  0

 - Transitions -
I  Load  139228
I  L1_WThru  1126157
I  L1_Atomic  0 <-- 
I  L1_Replacement  240

S  Load  2603164
S  L1_WThru  783506
S  L1_Atomic  0 <-- 
S  L1_Replacement  18

I_S  L1_WThru  0 <-- 
I_S  L1_Atomic  0 <-- 
I_S  Data_Done  139228

I_I  Load  0 <-- 
I_I  L1_WThru  0 <-- 
I_I  L1_Atomic  0 <-- 
I_I  Data  0 <-- 
I_I  Data_Done  0 <-- 
I_I  Ack  0 <-- 
I_I  Ack_Done  1136508
I_I  DataAtomic  0 <-- 
I_I  DataAtomic_Done  0 <-- 

SM  Load  0 <-- 
SM  L1_WThru  0 <-- 
SM  L1_Atomic  0 <-- 
SM  Data  0 <-- 
SM  Data_Done  0 <-- 
SM  Ack  0 <-- 
SM  Ack_Done  773155

 --- L2TCache ---
 - Event Counts -
L1_GETS  139228
L1_Write  1126157
L1_Upgrade_T  778099
L1_Upgrade_NT  5407
L2_Atomic  0
L2_Expire  103
L2_Replacement  0
L2_Replacement_clean  0
Data  2
Data_all_Acks  2899
Ack  2
Ack_all  2
WB_Ack  2641
Fwd_GETX  1338
Fwd_GETS  1303
Inv  0

 - Transitions -
NP  L1_GETS  2278
NP  L1_Write  623
NP  L1_Upgrade_NT  0 <-- 
NP  L2_Atomic  0 <-- 

E  L1_GETS  136947
E  L1_Write  1125534
E  L1_Upgrade_NT  5407
E  L2_Atomic  0 <-- 
E  L2_Replacement  0 <-- 
E  L2_Replacement_clean  0 <-- 
E  Fwd_GETX  1303
E  Fwd_GETS  1235
E  Inv  0 <-- 

S  L1_GETS  3
S  L1_Upgrade_T  778099
S  L2_Replacement  0 <-- 
S  L2_Replacement_clean  0 <-- 
S  Fwd_GETX  35
S  Fwd_GETS  68
S  Inv  0 <-- 

SS  L1_GETS  0 <-- 
SS  L2_Replacement  0 <-- 
SS  L2_Replacement_clean  0 <-- 
SS  Fwd_GETX  0 <-- 
SS  Fwd_GETS  0 <-- 
SS  Inv  0 <-- 

IS  L1_GETS  0 <-- 
IS  Data  2
IS  Data_all_Acks  2276
IS  Ack  2
IS  Ack_all  2

ISS  Data  0 <-- 
ISS  Data_all_Acks  0 <-- 
ISS  Ack  0 <-- 
ISS  Ack_all  0 <-- 

IM  Data  0 <-- 
IM  Data_all_Acks  623
IM  Ack  0 <-- 
IM  Ack_all  0 <-- 

IMA  Data  0 <-- 
IMA  Data_all_Acks  0 <-- 
IMA  Ack  0 <-- 
IMA  Ack_all  0 <-- 

MI  L2_Expire  103
MI  Fwd_GETX  0 <-- 
MI  Fwd_GETS  0 <-- 
MI  Inv  0 <-- 

MI_Ack  WB_Ack  2641
MI_Ack  Fwd_GETX  0 <-- 
MI_Ack  Fwd_GETS  0 <-- 
MI_Ack  Inv  0 <-- 

 --- L2Cache ---
 - Event Counts -
L1_GET_INSTR  0
L1_GETS  1818
L1_GETX  4614
L1_UPGRADE  4
L1_PUTX  0
L1_PUTX_old  0
Fwd_L1_GETX  0
Fwd_L1_GETS  0
Fwd_L1_GET_INSTR  0
L2_Replacement  0
L2_Replacement_clean  0
Mem_Data  1244
WB_Data  10
WB_Data_clean  2
Ack  0
Ack_all  0
Mem_Ack  0
Unblock  12
Unblock_Cancel  0
Exclusive_Unblock  6424
PUTX_ACC  663
DATA_ACC  1978

 - Transitions -
NP  L1_GET_INSTR  0 <-- 
NP  L1_GETS  503
NP  L1_GETX  741
NP  L1_PUTX  0 <-- 
NP  L1_PUTX_old  0 <-- 

SS  L1_GET_INSTR  0 <-- 
SS  L1_GETS  0 <-- 
SS  L1_GETX  2
SS  L1_UPGRADE  4
SS  L1_PUTX  0 <-- 
SS  L1_PUTX_old  0 <-- 
SS  L2_Replacement  0 <-- 
SS  L2_Replacement_clean  0 <-- 

M  L1_GET_INSTR  0 <-- 
M  L1_GETS  0 <-- 
M  L1_GETX  0 <-- 
M  L1_PUTX  0 <-- 
M  L1_PUTX_old  0 <-- 
M  L2_Replacement  0 <-- 
M  L2_Replacement_clean  0 <-- 

MT  L1_GET_INSTR  0 <-- 
MT  L1_GETS  1315
MT  L1_GETX  3871
MT  L1_PUTX  0 <-- 
MT  L1_PUTX_old  0 <-- 
MT  L2_Replacement  0 <-- 
MT  L2_Replacement_clean  0 <-- 
MT  PUTX_ACC  0 <-- 
MT  DATA_ACC  0 <-- 

M_I  L1_GET_INSTR  0 <-- 
M_I  L1_GETS  0 <-- 
M_I  L1_GETX  0 <-- 
M_I  L1_UPGRADE  0 <-- 
M_I  Mem_Ack  0 <-- 

MT_I  L1_GET_INSTR  0 <-- 
MT_I  L1_GETS  0 <-- 
MT_I  L1_GETX  0 <-- 
MT_I  L1_UPGRADE  0 <-- 
MT_I  L1_PUTX  0 <-- 
MT_I  L1_PUTX_old  0 <-- 
MT_I  WB_Data  0 <-- 
MT_I  WB_Data_clean  0 <-- 
MT_I  Ack_all  0 <-- 
MT_I  PUTX_ACC  0 <-- 
MT_I  DATA_ACC  0 <-- 

MCT_I  L1_GET_INSTR  0 <-- 
MCT_I  L1_GETS  0 <-- 
MCT_I  L1_GETX  0 <-- 
MCT_I  L1_UPGRADE  0 <-- 
MCT_I  L1_PUTX  0 <-- 
MCT_I  L1_PUTX_old  0 <-- 
MCT_I  WB_Data  0 <-- 
MCT_I  WB_Data_clean  0 <-- 
MCT_I  Ack_all  0 <-- 
MCT_I  PUTX_ACC  0 <-- 
MCT_I  DATA_ACC  0 <-- 

I_I  L1_GET_INSTR  0 <-- 
I_I  L1_GETS  0 <-- 
I_I  L1_GETX  0 <-- 
I_I  L1_UPGRADE  0 <-- 
I_I  L1_PUTX  0 <-- 
I_I  L1_PUTX_old  0 <-- 
I_I  Ack  0 <-- 
I_I  Ack_all  0 <-- 

S_I  L1_GET_INSTR  0 <-- 
S_I  L1_GETS  0 <-- 
S_I  L1_GETX  0 <-- 
S_I  L1_UPGRADE  0 <-- 
S_I  L1_PUTX  0 <-- 
S_I  L1_PUTX_old  0 <-- 
S_I  Ack  0 <-- 
S_I  Ack_all  0 <-- 

ISS  L1_GET_INSTR  0 <-- 
ISS  L1_GETS  0 <-- 
ISS  L1_GETX  0 <-- 
ISS  L1_PUTX  0 <-- 
ISS  L1_PUTX_old  0 <-- 
ISS  L2_Replacement  0 <-- 
ISS  L2_Replacement_clean  0 <-- 
ISS  Mem_Data  503

IS  L1_GET_INSTR  0 <-- 
IS  L1_GETS  0 <-- 
IS  L1_GETX  0 <-- 
IS  L1_PUTX  0 <-- 
IS  L1_PUTX_old  0 <-- 
IS  L2_Replacement  0 <-- 
IS  L2_Replacement_clean  0 <-- 
IS  Mem_Data  0 <-- 

IM  L1_GET_INSTR  0 <-- 
IM  L1_GETS  0 <-- 
IM  L1_GETX  0 <-- 
IM  L1_PUTX  0 <-- 
IM  L1_PUTX_old  0 <-- 
IM  L2_Replacement  0 <-- 
IM  L2_Replacement_clean  0 <-- 
IM  Mem_Data  741

SS_MB  L1_GET_INSTR  0 <-- 
SS_MB  L1_GETS  0 <-- 
SS_MB  L1_GETX  0 <-- 
SS_MB  L1_UPGRADE  0 <-- 
SS_MB  L1_PUTX  0 <-- 
SS_MB  L1_PUTX_old  0 <-- 
SS_MB  L2_Replacement  0 <-- 
SS_MB  L2_Replacement_clean  0 <-- 
SS_MB  Exclusive_Unblock  6

MT_MB  L1_GET_INSTR  0 <-- 
MT_MB  L1_GETS  0 <-- 
MT_MB  L1_GETX  0 <-- 
MT_MB  L1_UPGRADE  0 <-- 
MT_MB  L1_PUTX  0 <-- 
MT_MB  L1_PUTX_old  0 <-- 
MT_MB  L2_Replacement  0 <-- 
MT_MB  L2_Replacement_clean  0 <-- 
MT_MB  Exclusive_Unblock  6418
MT_MB  PUTX_ACC  39
MT_MB  DATA_ACC  1299

M_MB  L1_GET_INSTR  0 <-- 
M_MB  L1_GETS  0 <-- 
M_MB  L1_GETX  0 <-- 
M_MB  L1_UPGRADE  0 <-- 
M_MB  L1_PUTX  0 <-- 
M_MB  L1_PUTX_old  0 <-- 
M_MB  L2_Replacement  0 <-- 
M_MB  L2_Replacement_clean  0 <-- 
M_MB  Exclusive_Unblock  0 <-- 

MT_IIB  L1_GET_INSTR  0 <-- 
MT_IIB  L1_GETS  0 <-- 
MT_IIB  L1_GETX  0 <-- 
MT_IIB  L1_UPGRADE  0 <-- 
MT_IIB  L1_PUTX  0 <-- 
MT_IIB  L1_PUTX_old  0 <-- 
MT_IIB  L2_Replacement  0 <-- 
MT_IIB  L2_Replacement_clean  0 <-- 
MT_IIB  WB_Data  10
MT_IIB  WB_Data_clean  2
MT_IIB  Unblock  0 <-- 
MT_IIB  PUTX_ACC  624
MT_IIB  DATA_ACC  679

MT_IB  L1_GET_INSTR  0 <-- 
MT_IB  L1_GETS  0 <-- 
MT_IB  L1_GETX  0 <-- 
MT_IB  L1_UPGRADE  0 <-- 
MT_IB  L1_PUTX  0 <-- 
MT_IB  L1_PUTX_old  0 <-- 
MT_IB  L2_Replacement  0 <-- 
MT_IB  L2_Replacement_clean  0 <-- 
MT_IB  WB_Data  0 <-- 
MT_IB  WB_Data_clean  0 <-- 

MT_SB  L1_GET_INSTR  0 <-- 
MT_SB  L1_GETS  0 <-- 
MT_SB  L1_GETX  0 <-- 
MT_SB  L1_UPGRADE  0 <-- 
MT_SB  L1_PUTX  0 <-- 
MT_SB  L1_PUTX_old  0 <-- 
MT_SB  L2_Replacement  0 <-- 
MT_SB  L2_Replacement_clean  0 <-- 
MT_SB  Unblock  12

 --- L1Cache ---
 - Event Counts -
Load  7592
Ifetch  0
Store  4561
Inv  8
L1_Replacement  0
Fwd_GETX  2533
Fwd_GETS  12
Fwd_GET_INSTR  0
Data  0
Data_Exclusive  3144
DataS_fromL1  12
Data_all_Acks  375
Ack  4
Ack_all  4
WB_Ack  0

 - Transitions -
NP  Load  515
NP  Ifetch  0 <-- 
NP  Store  746
NP  Inv  0 <-- 
NP  L1_Replacement  0 <-- 

I  Load  1303
I  Ifetch  0 <-- 
I  Store  967
I  Inv  0 <-- 
I  L1_Replacement  0 <-- 

S  Load  26
S  Ifetch  0 <-- 
S  Store  4
S  Inv  8
S  L1_Replacement  0 <-- 

E  Load  1071
E  Ifetch  0 <-- 
E  Store  309
E  Inv  0 <-- 
E  L1_Replacement  0 <-- 
E  Fwd_GETX  1248
E  Fwd_GETS  2
E  Fwd_GET_INSTR  0 <-- 

M  Load  4677
M  Ifetch  0 <-- 
M  Store  2535
M  Inv  0 <-- 
M  L1_Replacement  0 <-- 
M  Fwd_GETX  1285
M  Fwd_GETS  10
M  Fwd_GET_INSTR  0 <-- 

IS  Load  0 <-- 
IS  Ifetch  0 <-- 
IS  Store  0 <-- 
IS  Inv  0 <-- 
IS  L1_Replacement  0 <-- 
IS  Data_Exclusive  1806
IS  DataS_fromL1  12
IS  Data_all_Acks  0 <-- 

IM  Load  0 <-- 
IM  Ifetch  0 <-- 
IM  Store  0 <-- 
IM  Inv  0 <-- 
IM  L1_Replacement  0 <-- 
IM  Data  0 <-- 
IM  Data_Exclusive  1338
IM  Data_all_Acks  375
IM  Ack  0 <-- 

SM  Load  0 <-- 
SM  Ifetch  0 <-- 
SM  Store  0 <-- 
SM  Inv  0 <-- 
SM  L1_Replacement  0 <-- 
SM  Ack  4
SM  Ack_all  4

IS_I  Load  0 <-- 
IS_I  Ifetch  0 <-- 
IS_I  Store  0 <-- 
IS_I  Inv  0 <-- 
IS_I  L1_Replacement  0 <-- 
IS_I  Data_Exclusive  0 <-- 
IS_I  DataS_fromL1  0 <-- 
IS_I  Data_all_Acks  0 <-- 

M_I  Load  0 <-- 
M_I  Ifetch  0 <-- 
M_I  Store  0 <-- 
M_I  Inv  0 <-- 
M_I  L1_Replacement  0 <-- 
M_I  Fwd_GETX  0 <-- 
M_I  Fwd_GETS  0 <-- 
M_I  Fwd_GET_INSTR  0 <-- 
M_I  WB_Ack  0 <-- 

E_I  Load  0 <-- 
E_I  Ifetch  0 <-- 
E_I  Store  0 <-- 
E_I  L1_Replacement  0 <-- 

SINK_WB_ACK  Load  0 <-- 
SINK_WB_ACK  Ifetch  0 <-- 
SINK_WB_ACK  Store  0 <-- 
SINK_WB_ACK  Inv  0 <-- 
SINK_WB_ACK  L1_Replacement  0 <-- 
SINK_WB_ACK  WB_Ack  0 <-- 

 --- Directory ---
 - Event Counts -
Fetch  1244
Data  0

 - Transitions -
I  Fetch  1244
I  Data  0 <-- 


Chip Buffer Stats
----------

MessageBuffer: [Chip 0 0, L1TCache, requestFromL1Cache] stats - msgs:1662916 full:0 size:[binsize: 1 max: 7 count: 1662916 average: 1.02276 | standard deviation: 0.162891 | 0 1628336 31502 2958 71 25 23 1 ]
MessageBuffer: [Chip 0 1, L1TCache, requestFromL1Cache] stats - msgs:385975 full:0 size:[binsize: 1 max: 5 count: 385975 average: 1.12202 | standard deviation: 0.35965 | 0 342747 39773 3045 406 4 ]
MessageBuffer: [Chip 0 2, L1TCache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1TCache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1TCache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1TCache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1TCache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1TCache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1TCache, responseToL1Cache] stats - msgs:1662916 full:0 size:[binsize: 1 max: 2 count: 1662916 average: 1.00262 | standard deviation: 0.0511105 | 0 1658561 4355 ]
MessageBuffer: [Chip 0 1, L1TCache, responseToL1Cache] stats - msgs:385975 full:0 size:[binsize: 1 max: 2 count: 385975 average: 1.01133 | standard deviation: 0.105868 | 0 381600 4375 ]
MessageBuffer: [Chip 0 2, L1TCache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1TCache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1TCache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1TCache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1TCache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1TCache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L2TCache, responseFromL2Cache] stats - msgs:74839 full:0 size:[binsize: 1 max: 3 count: 74839 average: 1.08151 | standard deviation: 0.28435 | 0 68963 5652 224 ]
MessageBuffer: [Chip 0 1, L2TCache, responseFromL2Cache] stats - msgs:5595 full:0 size:[binsize: 1 max: 1 count: 5595 average:     1 | standard deviation: 0 | 0 5595 ]
MessageBuffer: [Chip 0 2, L2TCache, responseFromL2Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L2TCache, responseFromL2Cache] stats - msgs:1968457 full:0 size:[binsize: 1 max: 4 count: 1968457 average: 1.04367 | standard deviation: 0.206699 | 0 1883422 84125 892 18 ]
MessageBuffer: [Chip 0 0, L2TCache, L1RequestToL2Cache] stats - msgs:74839 full:0 size:[binsize: 1 max: 2 count: 74839 average: 1.01208 | standard deviation: 0.109297 | 0 73935 904 ]
MessageBuffer: [Chip 0 1, L2TCache, L1RequestToL2Cache] stats - msgs:5595 full:0 size:[binsize: 1 max: 1 count: 5595 average:     1 | standard deviation: 0 | 0 5595 ]
MessageBuffer: [Chip 0 2, L2TCache, L1RequestToL2Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L2TCache, L1RequestToL2Cache] stats - msgs:1968457 full:0 size:[binsize: 1 max: 2 count: 1968457 average: 1.0073 | standard deviation: 0.0851102 | 0 1954094 14363 ]
MessageBuffer: [Chip 0 0, L2TCache, requestFromL2TCache] stats - msgs:1917 full:0 size:[binsize: 1 max: 4 count: 1917 average: 1.09859 | standard deviation: 0.35759 | 0 1764 118 34 1 ]
MessageBuffer: [Chip 0 1, L2TCache, requestFromL2TCache] stats - msgs:52 full:0 size:[binsize: 1 max: 1 count: 52 average:     1 | standard deviation: 0 | 0 52 ]
MessageBuffer: [Chip 0 2, L2TCache, requestFromL2TCache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L2TCache, requestFromL2TCache] stats - msgs:1595 full:0 size:[binsize: 1 max: 4 count: 1595 average: 1.05141 | standard deviation: 0.262695 | 0 1526 59 7 3 ]
MessageBuffer: [Chip 0 0, L2TCache, responseFromL2TCache] stats - msgs:662 full:0 size:[binsize: 1 max: 40 count: 662 average: 7.09668 | standard deviation: 10.1875 | 0 188 136 103 68 7 7 7 6 3 4 3 4 4 5 3 5 5 7 5 5 4 5 2 3 4 5 5 6 2 3 5 5 3 5 9 5 5 6 3 2 ]
MessageBuffer: [Chip 0 1, L2TCache, responseFromL2TCache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 2, L2TCache, responseFromL2TCache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L2TCache, responseFromL2TCache] stats - msgs:1316 full:0 size:[binsize: 1 max: 30 count: 1316 average: 7.11246 | standard deviation: 7.32764 | 0 540 69 59 39 31 37 32 34 39 35 46 36 36 31 25 31 29 33 25 19 20 19 11 13 8 7 4 4 3 1 ]
MessageBuffer: [Chip 0 0, L2TCache, unblockFromL2TCache] stats - msgs:1415 full:0 size:[binsize: 1 max: 2 count: 1415 average: 1.01272 | standard deviation: 0.112827 | 0 1397 18 ]
MessageBuffer: [Chip 0 1, L2TCache, unblockFromL2TCache] stats - msgs:26 full:0 size:[binsize: 1 max: 1 count: 26 average:     1 | standard deviation: 0 | 0 26 ]
MessageBuffer: [Chip 0 2, L2TCache, unblockFromL2TCache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L2TCache, unblockFromL2TCache] stats - msgs:1460 full:0 size:[binsize: 1 max: 2 count: 1460 average: 1.00822 | standard deviation: 0.0906907 | 0 1448 12 ]
MessageBuffer: [Chip 0 0, L2TCache, requestToL2TCache] stats - msgs:1164 full:0 size:[binsize: 1 max: 2 count: 1164 average: 1.21564 | standard deviation: 0.41157 | 0 913 251 ]
MessageBuffer: [Chip 0 1, L2TCache, requestToL2TCache] stats - msgs:26 full:0 size:[binsize: 1 max: 1 count: 26 average:     1 | standard deviation: 0 | 0 26 ]
MessageBuffer: [Chip 0 2, L2TCache, requestToL2TCache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L2TCache, requestToL2TCache] stats - msgs:1451 full:0 size:[binsize: 1 max: 2 count: 1451 average: 1.18194 | standard deviation: 0.385961 | 0 1187 264 ]
MessageBuffer: [Chip 0 0, L2TCache, responseToL2TCache] stats - msgs:2581 full:0 size:[binsize: 1 max: 2 count: 2581 average: 1.02363 | standard deviation: 0.152499 | 0 2520 61 ]
MessageBuffer: [Chip 0 1, L2TCache, responseToL2TCache] stats - msgs:52 full:0 size:[binsize: 1 max: 1 count: 52 average:     1 | standard deviation: 0 | 0 52 ]
MessageBuffer: [Chip 0 2, L2TCache, responseToL2TCache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L2TCache, responseToL2TCache] stats - msgs:2913 full:0 size:[binsize: 1 max: 2 count: 2913 average: 1.02197 | standard deviation: 0.147087 | 0 2849 64 ]
MessageBuffer: [Chip 0 0, L2Cache, DirRequestFromL2Cache] stats - msgs:1130 full:0 size:[binsize: 1 max: 3 count: 1130 average: 1.25575 | standard deviation: 0.527373 | 0 890 191 49 ]
MessageBuffer: [Chip 0 1, L2Cache, DirRequestFromL2Cache] stats - msgs:7 full:0 size:[binsize: 1 max: 1 count: 7 average:     1 | standard deviation: 0 | 0 7 ]
MessageBuffer: [Chip 0 2, L2Cache, DirRequestFromL2Cache] stats - msgs:1 full:0 size:[binsize: 1 max: 1 count: 1 average:     1 | standard deviation: 0 | 0 1 ]
MessageBuffer: [Chip 0 3, L2Cache, DirRequestFromL2Cache] stats - msgs:106 full:0 size:[binsize: 1 max: 2 count: 106 average: 1.01887 | standard deviation: 0.138013 | 0 104 2 ]
MessageBuffer: [Chip 0 0, L2Cache, L1RequestFromL2Cache] stats - msgs:2211 full:0 size:[binsize: 1 max: 28 count: 2211 average: 2.14066 | standard deviation: 3.55818 | 0 1541 366 169 3 6 8 6 3 5 8 11 12 7 2 6 8 5 6 6 6 4 3 7 4 3 2 3 1 ]
MessageBuffer: [Chip 0 1, L2Cache, L1RequestFromL2Cache] stats - msgs:53 full:0 size:[binsize: 1 max: 1 count: 53 average:     1 | standard deviation: 0 | 0 53 ]
MessageBuffer: [Chip 0 2, L2Cache, L1RequestFromL2Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L2Cache, L1RequestFromL2Cache] stats - msgs:2928 full:0 size:[binsize: 1 max: 28 count: 2928 average: 3.76127 | standard deviation: 5.71218 | 0 2035 193 76 24 25 42 36 33 31 32 33 28 38 42 29 25 41 43 24 12 16 24 14 12 9 5 4 2 ]
MessageBuffer: [Chip 0 0, L2Cache, responseFromL2Cache] stats - msgs:3460 full:0 size:[binsize: 1 max: 10 count: 3460 average: 1.99942 | standard deviation: 1.28437 | 0 1600 1003 427 248 103 46 21 8 3 1 ]
MessageBuffer: [Chip 0 1, L2Cache, responseFromL2Cache] stats - msgs:59 full:0 size:[binsize: 1 max: 2 count: 59 average: 1.44068 | standard deviation: 0.508548 | 0 33 26 ]
MessageBuffer: [Chip 0 2, L2Cache, responseFromL2Cache] stats - msgs:1 full:0 size:[binsize: 1 max: 1 count: 1 average:     1 | standard deviation: 0 | 0 1 ]
MessageBuffer: [Chip 0 3, L2Cache, responseFromL2Cache] stats - msgs:3012 full:0 size:[binsize: 2 max: 59 count: 3012 average: 3.02523 | standard deviation: 6.26745 | 1009 1645 243 22 3 4 3 2 2 2 5 6 3 4 5 2 3 5 3 2 2 4 4 6 6 4 2 2 7 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
MessageBuffer: [Chip 0 0, L2Cache, unblockToL2Cache] stats - msgs:3341 full:0 size:[binsize: 1 max: 2 count: 3341 average: 1.02903 | standard deviation: 0.168651 | 0 3244 97 ]
MessageBuffer: [Chip 0 1, L2Cache, unblockToL2Cache] stats - msgs:60 full:0 size:[binsize: 1 max: 1 count: 60 average:     1 | standard deviation: 0 | 0 60 ]
MessageBuffer: [Chip 0 2, L2Cache, unblockToL2Cache] stats - msgs:1 full:0 size:[binsize: 1 max: 1 count: 1 average:     1 | standard deviation: 0 | 0 1 ]
MessageBuffer: [Chip 0 3, L2Cache, unblockToL2Cache] stats - msgs:3034 full:0 size:[binsize: 1 max: 2 count: 3034 average: 1.02208 | standard deviation: 0.147515 | 0 2967 67 ]
MessageBuffer: [Chip 0 0, L2Cache, L1RequestToL2Cache] stats - msgs:3843 full:0 size:[binsize: 1 max: 2 count: 3843 average: 1.08951 | standard deviation: 0.285882 | 0 3499 344 ]
MessageBuffer: [Chip 0 1, L2Cache, L1RequestToL2Cache] stats - msgs:86 full:0 size:[binsize: 1 max: 1 count: 86 average:     1 | standard deviation: 0 | 0 86 ]
MessageBuffer: [Chip 0 2, L2Cache, L1RequestToL2Cache] stats - msgs:1 full:0 size:[binsize: 1 max: 1 count: 1 average:     1 | standard deviation: 0 | 0 1 ]
MessageBuffer: [Chip 0 3, L2Cache, L1RequestToL2Cache] stats - msgs:3169 full:0 size:[binsize: 1 max: 2 count: 3169 average: 1.1319 | standard deviation: 0.338502 | 0 2751 418 ]
MessageBuffer: [Chip 0 0, L2Cache, responseToL2Cache] stats - msgs:1794 full:0 size:[binsize: 1 max: 2 count: 1794 average: 1.03679 | standard deviation: 0.18893 | 0 1728 66 ]
MessageBuffer: [Chip 0 1, L2Cache, responseToL2Cache] stats - msgs:8 full:0 size:[binsize: 1 max: 1 count: 8 average:     1 | standard deviation: 0 | 0 8 ]
MessageBuffer: [Chip 0 2, L2Cache, responseToL2Cache] stats - msgs:1 full:0 size:[binsize: 1 max: 1 count: 1 average:     1 | standard deviation: 0 | 0 1 ]
MessageBuffer: [Chip 0 3, L2Cache, responseToL2Cache] stats - msgs:1431 full:0 size:[binsize: 1 max: 2 count: 1431 average: 1.01957 | standard deviation: 0.13993 | 0 1403 28 ]
MessageBuffer: [Chip 0 0, L1Cache, requestFromL1Cache] stats - msgs:47 full:0 size:[binsize: 1 max: 2 count: 47 average: 1.06383 | standard deviation: 0.255377 | 0 44 3 ]
MessageBuffer: [Chip 0 1, L1Cache, requestFromL1Cache] stats - msgs:3488 full:0 size:[binsize: 2 max: 61 count: 3488 average: 12.1356 | standard deviation: 15.4403 | 1499 261 170 164 139 91 67 58 58 58 56 56 78 100 77 54 51 48 44 44 44 43 41 38 32 25 24 24 21 15 8 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
MessageBuffer: [Chip 0 2, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1Cache, responseFromL1Cache] stats - msgs:15 full:0 size:[binsize: 1 max: 2 count: 15 average:   1.2 | standard deviation: 0.46291 | 0 12 3 ]
MessageBuffer: [Chip 0 1, L1Cache, responseFromL1Cache] stats - msgs:2550 full:0 size:[binsize: 1 max: 3 count: 2550 average: 1.10196 | standard deviation: 0.345344 | 0 2325 190 35 ]
MessageBuffer: [Chip 0 2, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1Cache, unblockFromL1Cache] stats - msgs:47 full:0 size:[binsize: 1 max: 2 count: 47 average: 1.02128 | standard deviation: 0.147442 | 0 46 1 ]
MessageBuffer: [Chip 0 1, L1Cache, unblockFromL1Cache] stats - msgs:3488 full:0 size:[binsize: 1 max: 6 count: 3488 average: 1.13446 | standard deviation: 0.38765 | 0 3067 380 37 2 1 1 ]
MessageBuffer: [Chip 0 2, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1Cache, requestToL1Cache] stats - msgs:12 full:0 size:[binsize: 1 max: 1 count: 12 average:     1 | standard deviation: 0 | 0 12 ]
MessageBuffer: [Chip 0 1, L1Cache, requestToL1Cache] stats - msgs:2541 full:0 size:[binsize: 1 max: 2 count: 2541 average: 1.05077 | standard deviation: 0.220057 | 0 2412 129 ]
MessageBuffer: [Chip 0 2, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1Cache, responseToL1Cache] stats - msgs:50 full:0 size:[binsize: 1 max: 1 count: 50 average:     1 | standard deviation: 0 | 0 50 ]
MessageBuffer: [Chip 0 1, L1Cache, responseToL1Cache] stats - msgs:3489 full:0 size:[binsize: 1 max: 2 count: 3489 average: 1.04156 | standard deviation: 0.199627 | 0 3344 145 ]
MessageBuffer: [Chip 0 2, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, Directory, requestToDir] stats - msgs:312 full:0 size:[binsize: 1 max: 1 count: 312 average:     1 | standard deviation: 0 | 0 312 ]
MessageBuffer: [Chip 0 1, Directory, requestToDir] stats - msgs:310 full:0 size:[binsize: 1 max: 1 count: 310 average:     1 | standard deviation: 0 | 0 310 ]
MessageBuffer: [Chip 0 2, Directory, requestToDir] stats - msgs:312 full:0 size:[binsize: 1 max: 1 count: 312 average:     1 | standard deviation: 0 | 0 312 ]
MessageBuffer: [Chip 0 3, Directory, requestToDir] stats - msgs:310 full:0 size:[binsize: 1 max: 2 count: 310 average: 1.00323 | standard deviation: 0.056888 | 0 309 1 ]
MessageBuffer: [Chip 0 0, Directory, responseToDir] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 1, Directory, responseToDir] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 2, Directory, responseToDir] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, Directory, responseToDir] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, Directory, responseFromDir] stats - msgs:312 full:0 size:[binsize: 1 max: 16 count: 312 average: 1.78526 | standard deviation: 2.59668 | 0 268 14 3 4 2 2 2 2 2 2 2 2 2 2 2 1 ]
MessageBuffer: [Chip 0 1, Directory, responseFromDir] stats - msgs:310 full:0 size:[binsize: 1 max: 16 count: 310 average: 1.77419 | standard deviation: 2.51146 | 0 263 17 4 2 3 2 3 2 2 2 2 2 2 2 1 1 ]
MessageBuffer: [Chip 0 2, Directory, responseFromDir] stats - msgs:312 full:0 size:[binsize: 1 max: 16 count: 312 average: 1.79808 | standard deviation: 2.54035 | 0 261 20 5 2 3 2 2 2 2 2 3 2 2 2 1 1 ]
MessageBuffer: [Chip 0 3, Directory, responseFromDir] stats - msgs:310 full:0 size:[binsize: 1 max: 16 count: 310 average: 1.8129 | standard deviation: 2.56312 | 0 259 20 5 2 2 2 2 2 3 3 2 2 2 2 1 1 ]
