
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.16+6 (git sha1 0c82fb7e3, gcc 9.1.0 -fPIC -Os)


-- Executing script file `yosys.ys' --
echo on

yosys> plugin -i synth-rs

yosys> read -verific

yosys> read -incdir .

yosys> verific -vlog-incdir .

1. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific Mar22_SW_Release, released at Fri Apr  1 00:31:54 2022.

yosys> verilog_defaults -add -I.

yosys> read -vlog2k wb_dma_defines.vh wb_dma_ch_arb.v wb_dma_ch_pri_enc.v wb_dma_ch_rf.v wb_dma_ch_sel.v wb_dma_de.v wb_dma_inc30r.v wb_dma_pri_enc_sub.v wb_dma_rf.v wb_dma_top.v wb_dma_wb_if.v wb_dma_wb_mast.v wb_dma_wb_slv.v

yosys> verific -vlog2k wb_dma_defines.vh wb_dma_ch_arb.v wb_dma_ch_pri_enc.v wb_dma_ch_rf.v wb_dma_ch_sel.v wb_dma_de.v wb_dma_inc30r.v wb_dma_pri_enc_sub.v wb_dma_rf.v wb_dma_top.v wb_dma_wb_if.v wb_dma_wb_mast.v wb_dma_wb_slv.v

2. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific Mar22_SW_Release, released at Fri Apr  1 00:31:54 2022.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'wb_dma_defines.vh'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'wb_dma_ch_arb.v'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'wb_dma_ch_pri_enc.v'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'wb_dma_ch_rf.v'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'wb_dma_ch_sel.v'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'wb_dma_de.v'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'wb_dma_inc30r.v'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'wb_dma_pri_enc_sub.v'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'wb_dma_rf.v'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'wb_dma_top.v'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'wb_dma_wb_if.v'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'wb_dma_wb_mast.v'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'wb_dma_wb_slv.v'

yosys> synth_rs -top wb_dma_top -tech genesis -goal area -de -no_dsp -no_bram -verilog synthesized.v

3. Executing synth_rs pass: v0.2.36

yosys> read_verilog -lib -specify -nomem2reg +/rapidsilicon/common/cells_sim.v +/rapidsilicon/genesis/cells_sim.v

3.1. Executing Verilog-2005 frontend: /home/users/aram/Workspace/clean_repo/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/common/cells_sim.v
Parsing Verilog input from `/home/users/aram/Workspace/clean_repo/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/common/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\inv'.
Generating RTLIL representation for module `\buff'.
Generating RTLIL representation for module `\logic_0'.
Generating RTLIL representation for module `\logic_1'.
Generating RTLIL representation for module `\gclkbuff'.
Successfully finished Verilog frontend.

3.2. Executing Verilog-2005 frontend: /home/users/aram/Workspace/clean_repo/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/cells_sim.v
Parsing Verilog input from `/home/users/aram/Workspace/clean_repo/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\dffsre'.
Generating RTLIL representation for module `\dffnsre'.
Generating RTLIL representation for module `\latchsre'.
Generating RTLIL representation for module `\latchnsre'.
Generating RTLIL representation for module `\io_scff'.
Generating RTLIL representation for module `\scff'.
Generating RTLIL representation for module `\sh_dff'.
Generating RTLIL representation for module `\adder_carry'.
Generating RTLIL representation for module `\sdffr'.
Generating RTLIL representation for module `\sdffs'.
Successfully finished Verilog frontend.

yosys> hierarchy -check -top wb_dma_top

3.3. Executing HIERARCHY pass (managing design hierarchy).
VERIFIC-INFO [VERI-1018] wb_dma_top.v:92: compiling module 'wb_dma_top'
VERIFIC-WARNING [VERI-1209] wb_dma_top.v:343: expression size 32 truncated to fit in target size 1
VERIFIC-INFO [VERI-1018] wb_dma_rf.v:92: compiling module 'wb_dma_rf'
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:337: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:338: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:339: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:340: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:341: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:343: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:344: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:345: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:346: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:347: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:348: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:349: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:350: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:352: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:353: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:354: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:355: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:356: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:357: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:358: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:359: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:361: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:362: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:363: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:364: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:365: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:366: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:367: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:368: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:370: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:371: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:372: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:373: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:374: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:375: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:376: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:377: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:379: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:380: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:381: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:382: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:383: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:384: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:385: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:386: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:388: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:389: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:390: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:391: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:392: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:393: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:394: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:395: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:397: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:398: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:399: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:400: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:401: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:402: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:403: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:404: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:406: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:407: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:408: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:409: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:410: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:411: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:412: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:413: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:415: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:416: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:417: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:418: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:419: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:420: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:421: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:422: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:424: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:425: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:426: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:427: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:428: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:429: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:430: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:431: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:433: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:434: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:435: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:436: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:437: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:438: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:439: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:440: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:442: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:443: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:444: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:445: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:446: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:447: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:448: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:449: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:451: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:452: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:453: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:454: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:455: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:456: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:457: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:458: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:460: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:461: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:462: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:463: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:464: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:465: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:466: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:467: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:469: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:470: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:471: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:472: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:473: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:474: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:475: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:476: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:478: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:479: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:480: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:481: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:482: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:483: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:484: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:485: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:487: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:488: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:489: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:490: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:491: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:492: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:493: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:494: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:496: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:497: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:498: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:499: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:500: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:501: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:502: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:503: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:505: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:506: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:507: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:508: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:509: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:510: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:511: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:512: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:514: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:515: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:516: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:517: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:518: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:519: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:520: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:521: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:523: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:524: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:525: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:526: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:527: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:528: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:529: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:530: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:532: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:533: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:534: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:535: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:536: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:537: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:538: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:539: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:541: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:542: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:543: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:544: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:545: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:546: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:547: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:548: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:550: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:551: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:552: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:553: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:554: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:555: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:556: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:557: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:559: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:560: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:561: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:562: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:563: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:564: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:565: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:566: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:568: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:569: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:570: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:571: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:572: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:573: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:574: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:575: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:577: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:578: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:579: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:580: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:581: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:582: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:583: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:584: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:586: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:587: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:588: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:589: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:590: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:591: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:592: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:593: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:595: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:596: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:597: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:598: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:599: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:600: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:601: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:602: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:604: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:605: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:606: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:607: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:608: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:609: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:610: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:611: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:613: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:614: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:615: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:616: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:617: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:618: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:619: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:620: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-1173] wb_dma_rf.v:336: synthesis - simulation differences may occur when using full_case directive
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:639: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:641: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:646: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:648: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:651: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:653: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:665: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:668: delay control is not supported for synthesis
VERIFIC-INFO [VERI-1018] wb_dma_ch_rf.v:90: compiling module 'wb_dma_ch_rf(HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)'
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:258: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:264: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:273: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:276: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:284: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:293: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:300: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:306: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:310: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:313: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:314: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:320: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:324: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:326: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:331: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:335: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:339: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:343: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:345: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:350: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:352: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:356: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:358: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:362: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:364: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:368: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:372: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:374: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:378: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:382: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:384: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:388: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:392: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:394: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:406: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:409: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:412: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:430: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:438: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:440: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:442: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:458: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:460: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:467: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:469: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:471: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:487: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:494: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:504: delay control is not supported for synthesis
VERIFIC-WARNING [VDB-1002] wb_dma_ch_rf.v:177: net 'ch_txsz_s[22]' does not have a driver
VERIFIC-WARNING [VDB-1002] wb_dma_ch_rf.v:185: net 'ch_adr0_s[29]' does not have a driver
VERIFIC-WARNING [VDB-1002] wb_dma_ch_rf.v:185: net 'ch_adr1_s[29]' does not have a driver
VERIFIC-INFO [VERI-1018] wb_dma_ch_rf.v:90: compiling module 'wb_dma_ch_rf(CH_NO=5'b01,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)'
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:258: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:264: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:273: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:276: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:284: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:293: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:300: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:306: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:320: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:331: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:335: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:339: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:350: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:356: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:362: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:368: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:378: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:388: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:458: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:460: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:487: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:494: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:504: delay control is not supported for synthesis
VERIFIC-INFO [VERI-1018] wb_dma_ch_rf.v:90: compiling module 'wb_dma_ch_rf(CH_NO=5'b010,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)'
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:258: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:264: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:273: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:276: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:284: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:293: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:300: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:306: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:320: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:331: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:335: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:339: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:350: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:356: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:362: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:368: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:378: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:388: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:458: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:460: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:487: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:494: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:504: delay control is not supported for synthesis
VERIFIC-INFO [VERI-1018] wb_dma_ch_rf.v:90: compiling module 'wb_dma_ch_rf(CH_NO=5'b011,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)'
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:258: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:264: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:273: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:276: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:284: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:293: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:300: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:306: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:320: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:331: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:335: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:339: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:350: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:356: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:362: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:368: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:378: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:388: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:458: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:460: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:487: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:494: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:504: delay control is not supported for synthesis
VERIFIC-INFO [VERI-1018] wb_dma_ch_rf.v:90: compiling module 'wb_dma_ch_rf(CH_NO=5'b0100,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)'
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:258: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:264: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:273: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:276: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:284: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:293: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:300: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:306: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:320: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:331: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:335: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:339: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:350: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:356: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:362: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:368: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:378: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:388: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:458: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:460: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:487: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:494: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:504: delay control is not supported for synthesis
VERIFIC-INFO [VERI-1018] wb_dma_ch_rf.v:90: compiling module 'wb_dma_ch_rf(CH_NO=5'b0101,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)'
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:258: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:264: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:273: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:276: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:284: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:293: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:300: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:306: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:320: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:331: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:335: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:339: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:350: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:356: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:362: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:368: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:378: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:388: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:458: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:460: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:487: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:494: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:504: delay control is not supported for synthesis
VERIFIC-INFO [VERI-1018] wb_dma_ch_rf.v:90: compiling module 'wb_dma_ch_rf(CH_NO=5'b0110,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)'
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:258: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:264: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:273: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:276: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:284: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:293: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:300: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:306: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:320: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:331: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:335: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:339: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:350: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:356: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:362: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:368: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:378: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:388: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:458: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:460: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:487: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:494: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:504: delay control is not supported for synthesis
VERIFIC-INFO [VERI-1018] wb_dma_ch_rf.v:90: compiling module 'wb_dma_ch_rf(CH_NO=5'b0111,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)'
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:258: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:264: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:273: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:276: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:284: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:293: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:300: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:306: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:320: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:331: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:335: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:339: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:350: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:356: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:362: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:368: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:378: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:388: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:458: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:460: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:487: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:494: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:504: delay control is not supported for synthesis
VERIFIC-INFO [VERI-1018] wb_dma_ch_rf.v:90: compiling module 'wb_dma_ch_rf(CH_NO=5'b01000,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)'
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:258: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:264: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:273: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:276: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:284: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:293: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:300: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:306: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:320: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:331: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:335: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:339: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:350: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:356: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:362: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:368: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:378: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:388: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:458: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:460: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:487: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:494: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:504: delay control is not supported for synthesis
VERIFIC-INFO [VERI-1018] wb_dma_ch_rf.v:90: compiling module 'wb_dma_ch_rf(CH_NO=5'b01001,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)'
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:258: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:264: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:273: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:276: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:284: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:293: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:300: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:306: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:320: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:331: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:335: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:339: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:350: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:356: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:362: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:368: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:378: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:388: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:458: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:460: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:487: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:494: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:504: delay control is not supported for synthesis
VERIFIC-INFO [VERI-1018] wb_dma_ch_rf.v:90: compiling module 'wb_dma_ch_rf(CH_NO=5'b01010,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)'
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:258: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:264: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:273: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:276: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:284: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:293: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:300: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:306: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:320: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:331: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:335: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:339: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:350: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:356: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:362: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:368: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:378: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:388: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:458: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:460: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:487: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:494: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:504: delay control is not supported for synthesis
VERIFIC-INFO [VERI-1018] wb_dma_ch_rf.v:90: compiling module 'wb_dma_ch_rf(CH_NO=5'b01011,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)'
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:258: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:264: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:273: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:276: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:284: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:293: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:300: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:306: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:320: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:331: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:335: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:339: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:350: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:356: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:362: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:368: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:378: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:388: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:458: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:460: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:487: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:494: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:504: delay control is not supported for synthesis
VERIFIC-INFO [VERI-1018] wb_dma_ch_rf.v:90: compiling module 'wb_dma_ch_rf(CH_NO=5'b01100,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)'
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:258: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:264: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:273: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:276: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:284: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:293: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:300: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:306: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:320: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:331: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:335: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:339: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:350: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:356: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:362: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:368: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:378: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:388: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:458: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:460: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:487: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:494: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:504: delay control is not supported for synthesis
VERIFIC-INFO [VERI-1018] wb_dma_ch_rf.v:90: compiling module 'wb_dma_ch_rf(CH_NO=5'b01101,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)'
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:258: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:264: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:273: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:276: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:284: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:293: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:300: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:306: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:320: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:331: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:335: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:339: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:350: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:356: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:362: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:368: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:378: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:388: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:458: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:460: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:487: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:494: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:504: delay control is not supported for synthesis
VERIFIC-INFO [VERI-1018] wb_dma_ch_rf.v:90: compiling module 'wb_dma_ch_rf(CH_NO=5'b01110,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)'
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:258: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:264: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:273: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:276: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:284: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:293: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:300: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:306: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:320: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:331: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:335: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:339: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:350: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:356: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:362: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:368: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:378: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:388: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:458: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:460: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:487: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:494: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:504: delay control is not supported for synthesis
VERIFIC-INFO [VERI-1018] wb_dma_ch_rf.v:90: compiling module 'wb_dma_ch_rf(CH_NO=5'b01111,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)'
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:258: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:264: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:273: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:276: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:284: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:293: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:300: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:306: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:320: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:331: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:335: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:339: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:350: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:356: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:362: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:368: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:378: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:388: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:458: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:460: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:487: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:494: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:504: delay control is not supported for synthesis
VERIFIC-INFO [VERI-1018] wb_dma_ch_rf.v:90: compiling module 'wb_dma_ch_rf(CH_NO=5'b10000,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)'
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:258: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:264: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:273: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:276: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:284: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:293: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:300: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:306: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:320: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:331: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:335: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:339: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:350: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:356: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:362: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:368: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:378: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:388: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:458: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:460: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:487: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:494: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:504: delay control is not supported for synthesis
VERIFIC-INFO [VERI-1018] wb_dma_ch_rf.v:90: compiling module 'wb_dma_ch_rf(CH_NO=5'b10001,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)'
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:258: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:264: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:273: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:276: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:284: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:293: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:300: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:306: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:320: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:331: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:335: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:339: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:350: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:356: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:362: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:368: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:378: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:388: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:458: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:460: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:487: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:494: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:504: delay control is not supported for synthesis
VERIFIC-INFO [VERI-1018] wb_dma_ch_rf.v:90: compiling module 'wb_dma_ch_rf(CH_NO=5'b10010,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)'
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:258: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:264: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:273: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:276: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:284: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:293: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:300: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:306: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:320: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:331: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:335: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:339: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:350: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:356: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:362: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:368: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:378: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:388: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:458: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:460: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:487: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:494: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:504: delay control is not supported for synthesis
VERIFIC-INFO [VERI-1018] wb_dma_ch_rf.v:90: compiling module 'wb_dma_ch_rf(CH_NO=5'b10011,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)'
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:258: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:264: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:273: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:276: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:284: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:293: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:300: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:306: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:320: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:331: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:335: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:339: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:350: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:356: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:362: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:368: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:378: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:388: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:458: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:460: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:487: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:494: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:504: delay control is not supported for synthesis
VERIFIC-INFO [VERI-1018] wb_dma_ch_rf.v:90: compiling module 'wb_dma_ch_rf(CH_NO=5'b10100,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)'
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:258: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:264: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:273: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:276: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:284: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:293: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:300: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:306: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:320: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:331: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:335: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:339: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:350: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:356: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:362: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:368: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:378: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:388: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:458: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:460: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:487: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:494: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:504: delay control is not supported for synthesis
VERIFIC-INFO [VERI-1018] wb_dma_ch_rf.v:90: compiling module 'wb_dma_ch_rf(CH_NO=5'b10101,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)'
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:258: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:264: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:273: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:276: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:284: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:293: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:300: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:306: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:320: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:331: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:335: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:339: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:350: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:356: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:362: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:368: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:378: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:388: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:458: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:460: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:487: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:494: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:504: delay control is not supported for synthesis
VERIFIC-INFO [VERI-1018] wb_dma_ch_rf.v:90: compiling module 'wb_dma_ch_rf(CH_NO=5'b10110,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)'
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:258: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:264: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:273: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:276: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:284: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:293: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:300: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:306: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:320: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:331: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:335: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:339: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:350: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:356: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:362: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:368: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:378: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:388: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:458: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:460: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:487: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:494: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:504: delay control is not supported for synthesis
VERIFIC-INFO [VERI-1018] wb_dma_ch_rf.v:90: compiling module 'wb_dma_ch_rf(CH_NO=5'b10111,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)'
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:258: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:264: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:273: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:276: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:284: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:293: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:300: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:306: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:320: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:331: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:335: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:339: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:350: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:356: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:362: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:368: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:378: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:388: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:458: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:460: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:487: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:494: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:504: delay control is not supported for synthesis
VERIFIC-INFO [VERI-1018] wb_dma_ch_rf.v:90: compiling module 'wb_dma_ch_rf(CH_NO=5'b11000,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)'
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:258: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:264: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:273: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:276: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:284: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:293: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:300: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:306: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:320: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:331: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:335: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:339: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:350: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:356: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:362: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:368: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:378: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:388: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:458: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:460: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:487: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:494: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:504: delay control is not supported for synthesis
VERIFIC-INFO [VERI-1018] wb_dma_ch_rf.v:90: compiling module 'wb_dma_ch_rf(CH_NO=5'b11001,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)'
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:258: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:264: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:273: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:276: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:284: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:293: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:300: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:306: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:320: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:331: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:335: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:339: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:350: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:356: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:362: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:368: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:378: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:388: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:458: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:460: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:487: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:494: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:504: delay control is not supported for synthesis
VERIFIC-INFO [VERI-1018] wb_dma_ch_rf.v:90: compiling module 'wb_dma_ch_rf(CH_NO=5'b11010,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)'
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:258: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:264: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:273: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:276: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:284: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:293: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:300: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:306: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:320: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:331: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:335: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:339: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:350: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:356: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:362: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:368: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:378: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:388: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:458: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:460: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:487: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:494: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:504: delay control is not supported for synthesis
VERIFIC-INFO [VERI-1018] wb_dma_ch_rf.v:90: compiling module 'wb_dma_ch_rf(CH_NO=5'b11011,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)'
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:258: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:264: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:273: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:276: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:284: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:293: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:300: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:306: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:320: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:331: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:335: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:339: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:350: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:356: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:362: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:368: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:378: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:388: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:458: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:460: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:487: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:494: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:504: delay control is not supported for synthesis
VERIFIC-INFO [VERI-1018] wb_dma_ch_rf.v:90: compiling module 'wb_dma_ch_rf(CH_NO=5'b11100,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)'
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:258: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:264: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:273: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:276: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:284: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:293: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:300: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:306: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:320: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:331: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:335: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:339: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:350: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:356: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:362: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:368: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:378: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:388: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:458: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:460: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:487: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:494: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:504: delay control is not supported for synthesis
VERIFIC-INFO [VERI-1018] wb_dma_ch_rf.v:90: compiling module 'wb_dma_ch_rf(CH_NO=5'b11101,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)'
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:258: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:264: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:273: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:276: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:284: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:293: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:300: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:306: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:320: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:331: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:335: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:339: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:350: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:356: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:362: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:368: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:378: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:388: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:458: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:460: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:487: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:494: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:504: delay control is not supported for synthesis
VERIFIC-INFO [VERI-1018] wb_dma_ch_rf.v:90: compiling module 'wb_dma_ch_rf(CH_NO=5'b11110,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)'
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:258: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:264: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:273: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:276: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:284: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:293: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:300: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:306: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:320: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:331: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:335: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:339: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:350: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:356: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:362: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:368: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:378: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:388: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:458: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:460: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:487: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:494: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:504: delay control is not supported for synthesis
VERIFIC-INFO [VERI-1018] wb_dma_ch_sel.v:93: compiling module 'wb_dma_ch_sel'
VERIFIC-WARNING [VERI-2371] wb_dma_ch_sel.v:407: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_sel.v:442: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_sel.v:445: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_sel.v:451: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_sel.v:454: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_sel.v:458: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_sel.v:461: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_sel.v:464: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_sel.v:467: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_sel.v:470: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_sel.v:473: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_sel.v:476: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_sel.v:479: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_sel.v:482: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_sel.v:485: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_sel.v:488: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_sel.v:491: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_sel.v:494: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_sel.v:497: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_sel.v:500: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_sel.v:503: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_sel.v:506: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_sel.v:509: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_sel.v:512: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_sel.v:515: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_sel.v:518: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_sel.v:521: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_sel.v:524: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_sel.v:527: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_sel.v:530: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_sel.v:533: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_sel.v:536: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_sel.v:539: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_sel.v:542: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_sel.v:545: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_sel.v:548: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_sel.v:552: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_sel.v:554: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-1173] wb_dma_ch_sel.v:564: synthesis - simulation differences may occur when using full_case directive
VERIFIC-WARNING [VERI-1173] wb_dma_ch_sel.v:599: synthesis - simulation differences may occur when using full_case directive
VERIFIC-WARNING [VERI-1173] wb_dma_ch_sel.v:640: synthesis - simulation differences may occur when using full_case directive
VERIFIC-WARNING [VERI-1173] wb_dma_ch_sel.v:681: synthesis - simulation differences may occur when using full_case directive
VERIFIC-WARNING [VERI-1173] wb_dma_ch_sel.v:722: synthesis - simulation differences may occur when using full_case directive
VERIFIC-WARNING [VERI-1173] wb_dma_ch_sel.v:763: synthesis - simulation differences may occur when using full_case directive
VERIFIC-WARNING [VERI-1173] wb_dma_ch_sel.v:804: synthesis - simulation differences may occur when using full_case directive
VERIFIC-WARNING [VERI-1173] wb_dma_ch_sel.v:845: synthesis - simulation differences may occur when using full_case directive
VERIFIC-WARNING [VERI-1173] wb_dma_ch_sel.v:886: synthesis - simulation differences may occur when using full_case directive
VERIFIC-WARNING [VERI-1173] wb_dma_ch_sel.v:927: synthesis - simulation differences may occur when using full_case directive
VERIFIC-INFO [VERI-1018] wb_dma_ch_pri_enc.v:93: compiling module 'wb_dma_ch_pri_enc'
VERIFIC-INFO [VERI-1018] wb_dma_pri_enc_sub.v:78: compiling module 'wb_dma_pri_enc_sub'
VERIFIC-WARNING [VERI-2371] wb_dma_ch_pri_enc.v:342: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_pri_enc.v:344: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_pri_enc.v:346: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_pri_enc.v:348: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_pri_enc.v:350: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_pri_enc.v:352: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_pri_enc.v:354: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_pri_enc.v:355: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_pri_enc.v:359: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_pri_enc.v:361: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_pri_enc.v:363: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_pri_enc.v:364: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_pri_enc.v:368: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_pri_enc.v:369: delay control is not supported for synthesis
VERIFIC-INFO [VERI-1018] wb_dma_ch_arb.v:88: compiling module 'wb_dma_ch_arb'
VERIFIC-WARNING [VERI-2371] wb_dma_ch_arb.v:149: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_arb.v:150: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-1173] wb_dma_ch_arb.v:163: synthesis - simulation differences may occur when using full_case directive
VERIFIC-INFO [VERI-1018] wb_dma_de.v:84: compiling module 'wb_dma_de'
VERIFIC-WARNING [VERI-2371] wb_dma_de.v:259: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_de.v:263: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_de.v:265: delay control is not supported for synthesis
VERIFIC-INFO [VERI-1018] wb_dma_inc30r.v:73: compiling module 'wb_dma_inc30r'
VERIFIC-WARNING [VERI-2371] wb_dma_inc30r.v:85: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-1209] wb_dma_inc30r.v:88: expression size 17 truncated to fit in target size 16
VERIFIC-WARNING [VERI-2371] wb_dma_de.v:305: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_de.v:307: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_de.v:346: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_de.v:348: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_de.v:353: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_de.v:357: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_de.v:359: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_de.v:364: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_de.v:368: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_de.v:371: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_de.v:383: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_de.v:390: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_de.v:400: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_de.v:412: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_de.v:415: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_de.v:418: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_de.v:428: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_de.v:431: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_de.v:437: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_de.v:454: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_de.v:464: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_de.v:465: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-1173] wb_dma_de.v:487: synthesis - simulation differences may occur when using full_case directive
VERIFIC-INFO [VERI-1018] wb_dma_wb_if.v:77: compiling module 'wb_dma_wb_if'
VERIFIC-INFO [VERI-1018] wb_dma_wb_mast.v:73: compiling module 'wb_dma_wb_mast'
VERIFIC-WARNING [VERI-2371] wb_dma_wb_mast.v:148: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_wb_mast.v:151: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_wb_mast.v:154: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_wb_mast.v:157: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_wb_mast.v:160: delay control is not supported for synthesis
VERIFIC-INFO [VERI-1018] wb_dma_wb_slv.v:83: compiling module 'wb_dma_wb_slv'
VERIFIC-WARNING [VERI-2371] wb_dma_wb_slv.v:161: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_wb_slv.v:164: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_wb_slv.v:167: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_wb_slv.v:170: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_wb_slv.v:173: delay control is not supported for synthesis
VERIFIC-WARNING [VDB-1002] wb_dma_top.v:328: net 'dma_req[30]' does not have a driver
VERIFIC-WARNING [VDB-1002] wb_dma_top.v:329: net 'dma_nd[30]' does not have a driver
VERIFIC-WARNING [VDB-1002] wb_dma_top.v:331: net 'dma_rest[30]' does not have a driver
Importing module wb_dma_top.
Importing module wb_dma_ch_sel.
Importing module wb_dma_ch_arb.
Importing module wb_dma_ch_pri_enc.
Importing module wb_dma_de.
Importing module wb_dma_inc30r.
Importing module wb_dma_pri_enc_sub.
Importing module wb_dma_rf.
Importing module wb_dma_ch_rf(CH_NO=5'b01,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Importing module wb_dma_ch_rf(CH_NO=5'b010,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Importing module wb_dma_ch_rf(CH_NO=5'b0100,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Importing module wb_dma_ch_rf(CH_NO=5'b01000,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Importing module wb_dma_ch_rf(CH_NO=5'b01001,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Importing module wb_dma_ch_rf(CH_NO=5'b0101,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Importing module wb_dma_ch_rf(CH_NO=5'b01010,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Importing module wb_dma_ch_rf(CH_NO=5'b01011,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Importing module wb_dma_ch_rf(CH_NO=5'b011,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Importing module wb_dma_ch_rf(CH_NO=5'b0110,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Importing module wb_dma_ch_rf(CH_NO=5'b01100,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Importing module wb_dma_ch_rf(CH_NO=5'b01101,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Importing module wb_dma_ch_rf(CH_NO=5'b0111,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Importing module wb_dma_ch_rf(CH_NO=5'b01110,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Importing module wb_dma_ch_rf(CH_NO=5'b01111,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Importing module wb_dma_ch_rf(CH_NO=5'b10000,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Importing module wb_dma_ch_rf(CH_NO=5'b10001,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Importing module wb_dma_ch_rf(CH_NO=5'b10010,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Importing module wb_dma_ch_rf(CH_NO=5'b10011,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Importing module wb_dma_ch_rf(CH_NO=5'b10100,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Importing module wb_dma_ch_rf(CH_NO=5'b10101,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Importing module wb_dma_ch_rf(CH_NO=5'b10110,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Importing module wb_dma_ch_rf(CH_NO=5'b10111,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Importing module wb_dma_ch_rf(CH_NO=5'b11000,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Importing module wb_dma_ch_rf(CH_NO=5'b11001,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Importing module wb_dma_ch_rf(CH_NO=5'b11010,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Importing module wb_dma_ch_rf(CH_NO=5'b11011,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Importing module wb_dma_ch_rf(CH_NO=5'b11100,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Importing module wb_dma_ch_rf(CH_NO=5'b11101,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Importing module wb_dma_ch_rf(CH_NO=5'b11110,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Importing module wb_dma_ch_rf(HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Importing module wb_dma_wb_if.
Importing module wb_dma_wb_mast.
Importing module wb_dma_wb_slv.

3.3.1. Analyzing design hierarchy..
Top module:  \wb_dma_top
Used module:     \wb_dma_wb_if
Used module:         \wb_dma_wb_slv
Used module:         \wb_dma_wb_mast
Used module:     \wb_dma_de
Used module:         \wb_dma_inc30r
Used module:     \wb_dma_ch_sel
Used module:         \wb_dma_ch_arb
Used module:         \wb_dma_ch_pri_enc
Used module:             \wb_dma_pri_enc_sub
Used module:     \wb_dma_rf
Used module:         \wb_dma_ch_rf(CH_NO=5'b11110,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:         \wb_dma_ch_rf(CH_NO=5'b11101,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:         \wb_dma_ch_rf(CH_NO=5'b11100,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:         \wb_dma_ch_rf(CH_NO=5'b11011,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:         \wb_dma_ch_rf(CH_NO=5'b11010,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:         \wb_dma_ch_rf(CH_NO=5'b11001,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:         \wb_dma_ch_rf(CH_NO=5'b11000,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:         \wb_dma_ch_rf(CH_NO=5'b10111,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:         \wb_dma_ch_rf(CH_NO=5'b10110,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:         \wb_dma_ch_rf(CH_NO=5'b10101,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:         \wb_dma_ch_rf(CH_NO=5'b10100,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:         \wb_dma_ch_rf(CH_NO=5'b10011,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:         \wb_dma_ch_rf(CH_NO=5'b10010,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:         \wb_dma_ch_rf(CH_NO=5'b10001,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:         \wb_dma_ch_rf(CH_NO=5'b10000,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:         \wb_dma_ch_rf(CH_NO=5'b01111,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:         \wb_dma_ch_rf(CH_NO=5'b01110,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:         \wb_dma_ch_rf(CH_NO=5'b01101,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:         \wb_dma_ch_rf(CH_NO=5'b01100,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:         \wb_dma_ch_rf(CH_NO=5'b01011,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:         \wb_dma_ch_rf(CH_NO=5'b01010,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:         \wb_dma_ch_rf(CH_NO=5'b01001,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:         \wb_dma_ch_rf(CH_NO=5'b01000,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:         \wb_dma_ch_rf(CH_NO=5'b0111,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:         \wb_dma_ch_rf(CH_NO=5'b0110,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:         \wb_dma_ch_rf(CH_NO=5'b0101,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:         \wb_dma_ch_rf(CH_NO=5'b0100,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:         \wb_dma_ch_rf(CH_NO=5'b011,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:         \wb_dma_ch_rf(CH_NO=5'b010,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:         \wb_dma_ch_rf(CH_NO=5'b01,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:         \wb_dma_ch_rf(HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)

3.3.2. Analyzing design hierarchy..
Top module:  \wb_dma_top
Used module:     \wb_dma_wb_if
Used module:         \wb_dma_wb_slv
Used module:         \wb_dma_wb_mast
Used module:     \wb_dma_de
Used module:         \wb_dma_inc30r
Used module:     \wb_dma_ch_sel
Used module:         \wb_dma_ch_arb
Used module:         \wb_dma_ch_pri_enc
Used module:             \wb_dma_pri_enc_sub
Used module:     \wb_dma_rf
Used module:         \wb_dma_ch_rf(CH_NO=5'b11110,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:         \wb_dma_ch_rf(CH_NO=5'b11101,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:         \wb_dma_ch_rf(CH_NO=5'b11100,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:         \wb_dma_ch_rf(CH_NO=5'b11011,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:         \wb_dma_ch_rf(CH_NO=5'b11010,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:         \wb_dma_ch_rf(CH_NO=5'b11001,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:         \wb_dma_ch_rf(CH_NO=5'b11000,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:         \wb_dma_ch_rf(CH_NO=5'b10111,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:         \wb_dma_ch_rf(CH_NO=5'b10110,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:         \wb_dma_ch_rf(CH_NO=5'b10101,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:         \wb_dma_ch_rf(CH_NO=5'b10100,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:         \wb_dma_ch_rf(CH_NO=5'b10011,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:         \wb_dma_ch_rf(CH_NO=5'b10010,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:         \wb_dma_ch_rf(CH_NO=5'b10001,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:         \wb_dma_ch_rf(CH_NO=5'b10000,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:         \wb_dma_ch_rf(CH_NO=5'b01111,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:         \wb_dma_ch_rf(CH_NO=5'b01110,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:         \wb_dma_ch_rf(CH_NO=5'b01101,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:         \wb_dma_ch_rf(CH_NO=5'b01100,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:         \wb_dma_ch_rf(CH_NO=5'b01011,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:         \wb_dma_ch_rf(CH_NO=5'b01010,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:         \wb_dma_ch_rf(CH_NO=5'b01001,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:         \wb_dma_ch_rf(CH_NO=5'b01000,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:         \wb_dma_ch_rf(CH_NO=5'b0111,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:         \wb_dma_ch_rf(CH_NO=5'b0110,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:         \wb_dma_ch_rf(CH_NO=5'b0101,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:         \wb_dma_ch_rf(CH_NO=5'b0100,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:         \wb_dma_ch_rf(CH_NO=5'b011,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:         \wb_dma_ch_rf(CH_NO=5'b010,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:         \wb_dma_ch_rf(CH_NO=5'b01,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:         \wb_dma_ch_rf(HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Removed 0 unused modules.

yosys> proc

3.4. Executing PROC pass (convert processes to netlists).

yosys> proc_clean

3.4.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

yosys> proc_rmdead

3.4.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

yosys> proc_prune

3.4.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

yosys> proc_init

3.4.4. Executing PROC_INIT pass (extract init attributes).

yosys> proc_arst

3.4.5. Executing PROC_ARST pass (detect async resets in processes).

yosys> proc_mux

3.4.6. Executing PROC_MUX pass (convert decision trees to multiplexers).

yosys> proc_dlatch

3.4.7. Executing PROC_DLATCH pass (convert process syncs to latches).

yosys> proc_dff

3.4.8. Executing PROC_DFF pass (convert process syncs to FFs).

yosys> proc_memwr

3.4.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

yosys> proc_clean

3.4.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

yosys> opt_expr -keepdc

3.4.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module wb_dma_wb_slv.
<suppressed ~1 debug messages>
Optimizing module wb_dma_wb_mast.
<suppressed ~1 debug messages>
Optimizing module wb_dma_wb_if.
Optimizing module wb_dma_ch_rf(HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
<suppressed ~22 debug messages>
Optimizing module wb_dma_ch_rf(CH_NO=5'b11110,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
<suppressed ~28 debug messages>
Optimizing module wb_dma_ch_rf(CH_NO=5'b11101,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
<suppressed ~28 debug messages>
Optimizing module wb_dma_ch_rf(CH_NO=5'b11100,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
<suppressed ~28 debug messages>
Optimizing module wb_dma_ch_rf(CH_NO=5'b11011,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
<suppressed ~28 debug messages>
Optimizing module wb_dma_ch_rf(CH_NO=5'b11010,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
<suppressed ~28 debug messages>
Optimizing module wb_dma_ch_rf(CH_NO=5'b11001,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
<suppressed ~28 debug messages>
Optimizing module wb_dma_ch_rf(CH_NO=5'b11000,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
<suppressed ~28 debug messages>
Optimizing module wb_dma_ch_rf(CH_NO=5'b10111,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
<suppressed ~28 debug messages>
Optimizing module wb_dma_ch_rf(CH_NO=5'b10110,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
<suppressed ~28 debug messages>
Optimizing module wb_dma_ch_rf(CH_NO=5'b10101,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
<suppressed ~28 debug messages>
Optimizing module wb_dma_ch_rf(CH_NO=5'b10100,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
<suppressed ~28 debug messages>
Optimizing module wb_dma_ch_rf(CH_NO=5'b10011,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
<suppressed ~28 debug messages>
Optimizing module wb_dma_ch_rf(CH_NO=5'b10010,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
<suppressed ~28 debug messages>
Optimizing module wb_dma_ch_rf(CH_NO=5'b10001,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
<suppressed ~28 debug messages>
Optimizing module wb_dma_ch_rf(CH_NO=5'b10000,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
<suppressed ~28 debug messages>
Optimizing module wb_dma_ch_rf(CH_NO=5'b01111,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
<suppressed ~28 debug messages>
Optimizing module wb_dma_ch_rf(CH_NO=5'b01110,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
<suppressed ~28 debug messages>
Optimizing module wb_dma_ch_rf(CH_NO=5'b0111,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
<suppressed ~28 debug messages>
Optimizing module wb_dma_ch_rf(CH_NO=5'b01101,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
<suppressed ~28 debug messages>
Optimizing module wb_dma_ch_rf(CH_NO=5'b01100,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
<suppressed ~28 debug messages>
Optimizing module wb_dma_ch_rf(CH_NO=5'b0110,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
<suppressed ~28 debug messages>
Optimizing module wb_dma_ch_rf(CH_NO=5'b011,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
<suppressed ~28 debug messages>
Optimizing module wb_dma_ch_rf(CH_NO=5'b01011,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
<suppressed ~28 debug messages>
Optimizing module wb_dma_ch_rf(CH_NO=5'b01010,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
<suppressed ~28 debug messages>
Optimizing module wb_dma_ch_rf(CH_NO=5'b0101,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
<suppressed ~28 debug messages>
Optimizing module wb_dma_ch_rf(CH_NO=5'b01001,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
<suppressed ~28 debug messages>
Optimizing module wb_dma_ch_rf(CH_NO=5'b01000,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
<suppressed ~28 debug messages>
Optimizing module wb_dma_ch_rf(CH_NO=5'b0100,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
<suppressed ~28 debug messages>
Optimizing module wb_dma_ch_rf(CH_NO=5'b010,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
<suppressed ~28 debug messages>
Optimizing module wb_dma_ch_rf(CH_NO=5'b01,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
<suppressed ~28 debug messages>
Optimizing module wb_dma_rf.
<suppressed ~6 debug messages>
Optimizing module wb_dma_pri_enc_sub.
<suppressed ~7 debug messages>
Optimizing module wb_dma_inc30r.
Optimizing module wb_dma_de.
<suppressed ~8 debug messages>
Optimizing module wb_dma_ch_pri_enc.
<suppressed ~7 debug messages>
Optimizing module wb_dma_ch_arb.
<suppressed ~2 debug messages>
Optimizing module wb_dma_ch_sel.
<suppressed ~40 debug messages>
Optimizing module wb_dma_top.
<suppressed ~1 debug messages>

yosys> flatten

3.5. Executing FLATTEN pass (flatten design).
Deleting now unused module wb_dma_wb_slv.
Deleting now unused module wb_dma_wb_mast.
Deleting now unused module wb_dma_wb_if.
Deleting now unused module wb_dma_ch_rf(HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Deleting now unused module wb_dma_ch_rf(CH_NO=5'b11110,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Deleting now unused module wb_dma_ch_rf(CH_NO=5'b11101,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Deleting now unused module wb_dma_ch_rf(CH_NO=5'b11100,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Deleting now unused module wb_dma_ch_rf(CH_NO=5'b11011,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Deleting now unused module wb_dma_ch_rf(CH_NO=5'b11010,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Deleting now unused module wb_dma_ch_rf(CH_NO=5'b11001,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Deleting now unused module wb_dma_ch_rf(CH_NO=5'b11000,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Deleting now unused module wb_dma_ch_rf(CH_NO=5'b10111,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Deleting now unused module wb_dma_ch_rf(CH_NO=5'b10110,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Deleting now unused module wb_dma_ch_rf(CH_NO=5'b10101,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Deleting now unused module wb_dma_ch_rf(CH_NO=5'b10100,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Deleting now unused module wb_dma_ch_rf(CH_NO=5'b10011,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Deleting now unused module wb_dma_ch_rf(CH_NO=5'b10010,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Deleting now unused module wb_dma_ch_rf(CH_NO=5'b10001,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Deleting now unused module wb_dma_ch_rf(CH_NO=5'b10000,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Deleting now unused module wb_dma_ch_rf(CH_NO=5'b01111,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Deleting now unused module wb_dma_ch_rf(CH_NO=5'b01110,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Deleting now unused module wb_dma_ch_rf(CH_NO=5'b0111,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Deleting now unused module wb_dma_ch_rf(CH_NO=5'b01101,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Deleting now unused module wb_dma_ch_rf(CH_NO=5'b01100,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Deleting now unused module wb_dma_ch_rf(CH_NO=5'b0110,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Deleting now unused module wb_dma_ch_rf(CH_NO=5'b011,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Deleting now unused module wb_dma_ch_rf(CH_NO=5'b01011,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Deleting now unused module wb_dma_ch_rf(CH_NO=5'b01010,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Deleting now unused module wb_dma_ch_rf(CH_NO=5'b0101,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Deleting now unused module wb_dma_ch_rf(CH_NO=5'b01001,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Deleting now unused module wb_dma_ch_rf(CH_NO=5'b01000,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Deleting now unused module wb_dma_ch_rf(CH_NO=5'b0100,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Deleting now unused module wb_dma_ch_rf(CH_NO=5'b010,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Deleting now unused module wb_dma_ch_rf(CH_NO=5'b01,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Deleting now unused module wb_dma_rf.
Deleting now unused module wb_dma_pri_enc_sub.
Deleting now unused module wb_dma_inc30r.
Deleting now unused module wb_dma_de.
Deleting now unused module wb_dma_ch_pri_enc.
Deleting now unused module wb_dma_ch_arb.
Deleting now unused module wb_dma_ch_sel.
<suppressed ~80 debug messages>

yosys> tribuf -logic

3.6. Executing TRIBUF pass.

yosys> deminout

3.7. Executing DEMINOUT pass (demote inout ports to input or output).

yosys> opt_expr

3.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module wb_dma_top.
<suppressed ~1787 debug messages>

yosys> opt_clean

3.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \wb_dma_top..
Removed 6778 unused cells and 44059 unused wires.
<suppressed ~8605 debug messages>

yosys> check

3.10. Executing CHECK pass (checking for obvious problems).
Checking module wb_dma_top...
Warning: Wire wb_dma_top.\u1.req_i [30] is used but has no driver.
Warning: Wire wb_dma_top.\u1.req_i [29] is used but has no driver.
Warning: Wire wb_dma_top.\u1.req_i [28] is used but has no driver.
Warning: Wire wb_dma_top.\u1.req_i [27] is used but has no driver.
Warning: Wire wb_dma_top.\u1.req_i [26] is used but has no driver.
Warning: Wire wb_dma_top.\u1.req_i [25] is used but has no driver.
Warning: Wire wb_dma_top.\u1.req_i [24] is used but has no driver.
Warning: Wire wb_dma_top.\u1.req_i [23] is used but has no driver.
Warning: Wire wb_dma_top.\u1.req_i [22] is used but has no driver.
Warning: Wire wb_dma_top.\u1.req_i [21] is used but has no driver.
Warning: Wire wb_dma_top.\u1.req_i [20] is used but has no driver.
Warning: Wire wb_dma_top.\u1.req_i [19] is used but has no driver.
Warning: Wire wb_dma_top.\u1.req_i [18] is used but has no driver.
Warning: Wire wb_dma_top.\u1.req_i [17] is used but has no driver.
Warning: Wire wb_dma_top.\u1.req_i [16] is used but has no driver.
Warning: Wire wb_dma_top.\u1.req_i [15] is used but has no driver.
Warning: Wire wb_dma_top.\u1.req_i [14] is used but has no driver.
Warning: Wire wb_dma_top.\u1.req_i [13] is used but has no driver.
Warning: Wire wb_dma_top.\u1.req_i [12] is used but has no driver.
Warning: Wire wb_dma_top.\u1.req_i [11] is used but has no driver.
Warning: Wire wb_dma_top.\u1.req_i [10] is used but has no driver.
Warning: Wire wb_dma_top.\u1.req_i [9] is used but has no driver.
Warning: Wire wb_dma_top.\u1.req_i [8] is used but has no driver.
Warning: Wire wb_dma_top.\u1.req_i [7] is used but has no driver.
Warning: Wire wb_dma_top.\u1.req_i [6] is used but has no driver.
Warning: Wire wb_dma_top.\u1.req_i [5] is used but has no driver.
Warning: Wire wb_dma_top.\u1.req_i [4] is used but has no driver.
Warning: Wire wb_dma_top.\u1.req_i [3] is used but has no driver.
Warning: Wire wb_dma_top.\u1.req_i [2] is used but has no driver.
Warning: Wire wb_dma_top.\u1.req_i [1] is used but has no driver.
Warning: Wire wb_dma_top.\u1.nd_i [30] is used but has no driver.
Warning: Wire wb_dma_top.\u1.nd_i [29] is used but has no driver.
Warning: Wire wb_dma_top.\u1.nd_i [28] is used but has no driver.
Warning: Wire wb_dma_top.\u1.nd_i [27] is used but has no driver.
Warning: Wire wb_dma_top.\u1.nd_i [26] is used but has no driver.
Warning: Wire wb_dma_top.\u1.nd_i [25] is used but has no driver.
Warning: Wire wb_dma_top.\u1.nd_i [24] is used but has no driver.
Warning: Wire wb_dma_top.\u1.nd_i [23] is used but has no driver.
Warning: Wire wb_dma_top.\u1.nd_i [22] is used but has no driver.
Warning: Wire wb_dma_top.\u1.nd_i [21] is used but has no driver.
Warning: Wire wb_dma_top.\u1.nd_i [20] is used but has no driver.
Warning: Wire wb_dma_top.\u1.nd_i [19] is used but has no driver.
Warning: Wire wb_dma_top.\u1.nd_i [18] is used but has no driver.
Warning: Wire wb_dma_top.\u1.nd_i [17] is used but has no driver.
Warning: Wire wb_dma_top.\u1.nd_i [16] is used but has no driver.
Warning: Wire wb_dma_top.\u1.nd_i [15] is used but has no driver.
Warning: Wire wb_dma_top.\u1.nd_i [14] is used but has no driver.
Warning: Wire wb_dma_top.\u1.nd_i [13] is used but has no driver.
Warning: Wire wb_dma_top.\u1.nd_i [12] is used but has no driver.
Warning: Wire wb_dma_top.\u1.nd_i [11] is used but has no driver.
Warning: Wire wb_dma_top.\u1.nd_i [10] is used but has no driver.
Warning: Wire wb_dma_top.\u1.nd_i [9] is used but has no driver.
Warning: Wire wb_dma_top.\u1.nd_i [8] is used but has no driver.
Warning: Wire wb_dma_top.\u1.nd_i [7] is used but has no driver.
Warning: Wire wb_dma_top.\u1.nd_i [6] is used but has no driver.
Warning: Wire wb_dma_top.\u1.nd_i [5] is used but has no driver.
Warning: Wire wb_dma_top.\u1.nd_i [4] is used but has no driver.
Warning: Wire wb_dma_top.\u1.nd_i [3] is used but has no driver.
Warning: Wire wb_dma_top.\u1.nd_i [2] is used but has no driver.
Warning: Wire wb_dma_top.\u1.nd_i [1] is used but has no driver.
Warning: Wire wb_dma_top.\u0.u0.ch_adr1_s [29] is used but has no driver.
Warning: Wire wb_dma_top.\u0.u0.ch_adr1_s [28] is used but has no driver.
Warning: Wire wb_dma_top.\u0.u0.ch_adr1_s [27] is used but has no driver.
Warning: Wire wb_dma_top.\u0.u0.ch_adr1_s [26] is used but has no driver.
Warning: Wire wb_dma_top.\u0.u0.ch_adr1_s [25] is used but has no driver.
Warning: Wire wb_dma_top.\u0.u0.ch_adr1_s [24] is used but has no driver.
Warning: Wire wb_dma_top.\u0.u0.ch_adr1_s [23] is used but has no driver.
Warning: Wire wb_dma_top.\u0.u0.ch_adr1_s [22] is used but has no driver.
Warning: Wire wb_dma_top.\u0.u0.ch_adr1_s [21] is used but has no driver.
Warning: Wire wb_dma_top.\u0.u0.ch_adr1_s [20] is used but has no driver.
Warning: Wire wb_dma_top.\u0.u0.ch_adr1_s [19] is used but has no driver.
Warning: Wire wb_dma_top.\u0.u0.ch_adr1_s [18] is used but has no driver.
Warning: Wire wb_dma_top.\u0.u0.ch_adr1_s [17] is used but has no driver.
Warning: Wire wb_dma_top.\u0.u0.ch_adr1_s [16] is used but has no driver.
Warning: Wire wb_dma_top.\u0.u0.ch_adr1_s [15] is used but has no driver.
Warning: Wire wb_dma_top.\u0.u0.ch_adr1_s [14] is used but has no driver.
Warning: Wire wb_dma_top.\u0.u0.ch_adr1_s [13] is used but has no driver.
Warning: Wire wb_dma_top.\u0.u0.ch_adr1_s [12] is used but has no driver.
Warning: Wire wb_dma_top.\u0.u0.ch_adr1_s [11] is used but has no driver.
Warning: Wire wb_dma_top.\u0.u0.ch_adr1_s [10] is used but has no driver.
Warning: Wire wb_dma_top.\u0.u0.ch_adr1_s [9] is used but has no driver.
Warning: Wire wb_dma_top.\u0.u0.ch_adr1_s [8] is used but has no driver.
Warning: Wire wb_dma_top.\u0.u0.ch_adr1_s [7] is used but has no driver.
Warning: Wire wb_dma_top.\u0.u0.ch_adr1_s [6] is used but has no driver.
Warning: Wire wb_dma_top.\u0.u0.ch_adr1_s [5] is used but has no driver.
Warning: Wire wb_dma_top.\u0.u0.ch_adr1_s [4] is used but has no driver.
Warning: Wire wb_dma_top.\u0.u0.ch_adr1_s [3] is used but has no driver.
Warning: Wire wb_dma_top.\u0.u0.ch_adr1_s [2] is used but has no driver.
Warning: Wire wb_dma_top.\u0.u0.ch_adr1_s [1] is used but has no driver.
Warning: Wire wb_dma_top.\u0.u0.ch_adr1_s [0] is used but has no driver.
Warning: Wire wb_dma_top.\u0.u0.ch_adr0_s [29] is used but has no driver.
Warning: Wire wb_dma_top.\u0.u0.ch_adr0_s [28] is used but has no driver.
Warning: Wire wb_dma_top.\u0.u0.ch_adr0_s [27] is used but has no driver.
Warning: Wire wb_dma_top.\u0.u0.ch_adr0_s [26] is used but has no driver.
Warning: Wire wb_dma_top.\u0.u0.ch_adr0_s [25] is used but has no driver.
Warning: Wire wb_dma_top.\u0.u0.ch_adr0_s [24] is used but has no driver.
Warning: Wire wb_dma_top.\u0.u0.ch_adr0_s [23] is used but has no driver.
Warning: Wire wb_dma_top.\u0.u0.ch_adr0_s [22] is used but has no driver.
Warning: Wire wb_dma_top.\u0.u0.ch_adr0_s [21] is used but has no driver.
Warning: Wire wb_dma_top.\u0.u0.ch_adr0_s [20] is used but has no driver.
Warning: Wire wb_dma_top.\u0.u0.ch_adr0_s [19] is used but has no driver.
Warning: Wire wb_dma_top.\u0.u0.ch_adr0_s [18] is used but has no driver.
Warning: Wire wb_dma_top.\u0.u0.ch_adr0_s [17] is used but has no driver.
Warning: Wire wb_dma_top.\u0.u0.ch_adr0_s [16] is used but has no driver.
Warning: Wire wb_dma_top.\u0.u0.ch_adr0_s [15] is used but has no driver.
Warning: Wire wb_dma_top.\u0.u0.ch_adr0_s [14] is used but has no driver.
Warning: Wire wb_dma_top.\u0.u0.ch_adr0_s [13] is used but has no driver.
Warning: Wire wb_dma_top.\u0.u0.ch_adr0_s [12] is used but has no driver.
Warning: Wire wb_dma_top.\u0.u0.ch_adr0_s [11] is used but has no driver.
Warning: Wire wb_dma_top.\u0.u0.ch_adr0_s [10] is used but has no driver.
Warning: Wire wb_dma_top.\u0.u0.ch_adr0_s [9] is used but has no driver.
Warning: Wire wb_dma_top.\u0.u0.ch_adr0_s [8] is used but has no driver.
Warning: Wire wb_dma_top.\u0.u0.ch_adr0_s [7] is used but has no driver.
Warning: Wire wb_dma_top.\u0.u0.ch_adr0_s [6] is used but has no driver.
Warning: Wire wb_dma_top.\u0.u0.ch_adr0_s [5] is used but has no driver.
Warning: Wire wb_dma_top.\u0.u0.ch_adr0_s [4] is used but has no driver.
Warning: Wire wb_dma_top.\u0.u0.ch_adr0_s [3] is used but has no driver.
Warning: Wire wb_dma_top.\u0.u0.ch_adr0_s [2] is used but has no driver.
Warning: Wire wb_dma_top.\u0.u0.ch_adr0_s [1] is used but has no driver.
Warning: Wire wb_dma_top.\u0.u0.ch_adr0_s [0] is used but has no driver.
Warning: Wire wb_dma_top.\u0.u0.ch_txsz_s [22] is used but has no driver.
Warning: Wire wb_dma_top.\u0.u0.ch_txsz_s [21] is used but has no driver.
Warning: Wire wb_dma_top.\u0.u0.ch_txsz_s [20] is used but has no driver.
Warning: Wire wb_dma_top.\u0.u0.ch_txsz_s [19] is used but has no driver.
Warning: Wire wb_dma_top.\u0.u0.ch_txsz_s [18] is used but has no driver.
Warning: Wire wb_dma_top.\u0.u0.ch_txsz_s [17] is used but has no driver.
Warning: Wire wb_dma_top.\u0.u0.ch_txsz_s [16] is used but has no driver.
Warning: Wire wb_dma_top.\u0.u0.ch_txsz_s [15] is used but has no driver.
Warning: Wire wb_dma_top.\u0.u0.ch_txsz_s [14] is used but has no driver.
Warning: Wire wb_dma_top.\u0.u0.ch_txsz_s [13] is used but has no driver.
Warning: Wire wb_dma_top.\u0.u0.ch_txsz_s [12] is used but has no driver.
Warning: Wire wb_dma_top.\u0.u0.ch_txsz_s [11] is used but has no driver.
Warning: Wire wb_dma_top.\u0.u0.ch_txsz_s [10] is used but has no driver.
Warning: Wire wb_dma_top.\u0.u0.ch_txsz_s [9] is used but has no driver.
Warning: Wire wb_dma_top.\u0.u0.ch_txsz_s [8] is used but has no driver.
Warning: Wire wb_dma_top.\u0.u0.ch_txsz_s [7] is used but has no driver.
Warning: Wire wb_dma_top.\u0.u0.ch_txsz_s [6] is used but has no driver.
Warning: Wire wb_dma_top.\u0.u0.ch_txsz_s [5] is used but has no driver.
Warning: Wire wb_dma_top.\u0.u0.ch_txsz_s [4] is used but has no driver.
Warning: Wire wb_dma_top.\u0.u0.ch_txsz_s [3] is used but has no driver.
Warning: Wire wb_dma_top.\u0.u0.ch_txsz_s [2] is used but has no driver.
Warning: Wire wb_dma_top.\u0.u0.ch_txsz_s [1] is used but has no driver.
Warning: Wire wb_dma_top.\u0.u0.ch_txsz_s [0] is used but has no driver.
Found and reported 143 problems.

yosys> opt -nodffe -nosdff

3.11. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.11.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module wb_dma_top.
<suppressed ~2 debug messages>

yosys> opt_merge -nomux

3.11.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\wb_dma_top'.
<suppressed ~108 debug messages>
Removed a total of 36 cells.

yosys> opt_muxtree

3.11.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \wb_dma_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~114 debug messages>

yosys> opt_reduce

3.11.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \wb_dma_top.
    New input vector for $reduce_or cell $flatten\u0.$verific$reduce_or_6$wb_dma_rf.v:327$23328: { \u0.u0.ch_rl \u0.u0.ch_stop }
    New input vector for $reduce_or cell $flatten\u0.$verific$reduce_or_304$wb_dma_rf.v:668$23360: \u0.int_srcb [30:0]
    New input vector for $reduce_or cell $flatten\u0.$verific$reduce_or_300$wb_dma_rf.v:665$23357: \u0.int_srca [30:0]
    New ctrl vector for $pmux cell $flatten\u2.$verific$Select_354$wb_dma_de.v:623$22954: { $flatten\u2.$verific$n1630$22526 $flatten\u2.$verific$n1631$22527 }
    New ctrl vector for $pmux cell $flatten\u2.$verific$Select_356$wb_dma_de.v:623$22956: { $flatten\u2.$verific$n1630$22526 $flatten\u2.$verific$n1631$22527 }
    New ctrl vector for $pmux cell $flatten\u2.$verific$Select_360$wb_dma_de.v:623$22960: { $flatten\u2.$verific$n1658$22537 $flatten\u2.$verific$n1635$22531 }
    New ctrl vector for $pmux cell $flatten\u2.$verific$Select_362$wb_dma_de.v:623$22962: { $flatten\u2.$verific$n1632$22528 $flatten\u2.$verific$n1636$22532 }
    New ctrl vector for $pmux cell $flatten\u2.$verific$Select_364$wb_dma_de.v:623$22964: { $flatten\u2.$verific$n1632$22528 $flatten\u2.$verific$n1637$22533 }
    New ctrl vector for $pmux cell $flatten\u2.$verific$Select_366$wb_dma_de.v:623$22966: { $flatten\u2.$verific$n1632$22528 $flatten\u2.$verific$n1633$22529 }
    New ctrl vector for $pmux cell $flatten\u2.$verific$Select_370$wb_dma_de.v:623$22970: { $flatten\u2.$verific$n1632$22528 $flatten\u2.$verific$n1667$22542 $flatten\u2.$verific$n1668$22543 }
    New ctrl vector for $pmux cell $flatten\u2.$verific$Select_375$wb_dma_de.v:623$22975: { $flatten\u2.$verific$n1634$22530 $flatten\u2.$verific$n1635$22531 }
    New ctrl vector for $pmux cell $flatten\u2.$verific$select_371$wb_dma_de.v:623$22971: { $flatten\u2.$verific$n1634$22530 $flatten\u2.$verific$n1635$22531 $flatten\u2.$verific$n1636$22532 $flatten\u2.$verific$n1637$22533 }
  Optimizing cells in module \wb_dma_top.
Performed a total of 12 changes.

yosys> opt_merge

3.11.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\wb_dma_top'.
Removed a total of 0 cells.

yosys> opt_dff -nodffe -nosdff

3.11.6. Executing OPT_DFF pass (perform DFF optimizations).
Removing never-active async load on $flatten\u4.\u0.$verific$mast_dout_reg$wb_dma_wb_mast.v:148$40742 ($aldff) from module wb_dma_top.
Removing never-active async load on $flatten\u3.\u1.$verific$slv_dout_reg$wb_dma_wb_slv.v:170$40807 ($aldff) from module wb_dma_top.
Removing never-active async load on $flatten\u3.\u1.$verific$slv_adr_reg$wb_dma_wb_slv.v:161$40791 ($aldff) from module wb_dma_top.
Removing never-active async load on $flatten\u3.\u0.$verific$mast_dout_reg$wb_dma_wb_mast.v:148$40742 ($aldff) from module wb_dma_top.
Removing never-active async load on $flatten\u3.\u0.$verific$mast_be_reg$wb_dma_wb_mast.v:151$40744 ($aldff) from module wb_dma_top.
Removing never-active async load on $flatten\u2.\u1.$verific$out_r_reg$wb_dma_inc30r.v:85$22992 ($aldff) from module wb_dma_top.
Removing never-active async load on $flatten\u2.\u0.$verific$out_r_reg$wb_dma_inc30r.v:85$22992 ($aldff) from module wb_dma_top.
Removing never-active async load on $flatten\u2.$verific$tsz_cnt_reg$wb_dma_de.v:359$22814 ($aldff) from module wb_dma_top.
Changing const-value async load to async reset on $flatten\u2.$verific$state_reg$wb_dma_de.v:465$22917 ($aldff) from module wb_dma_top.
Removing never-active async load on $flatten\u2.$verific$mast1_adr_reg$wb_dma_de.v:431$22873 ($aldff) from module wb_dma_top.
Removing never-active async load on $flatten\u2.$verific$mast0_adr_reg$wb_dma_de.v:428$22871 ($aldff) from module wb_dma_top.
Removing never-active async load on $flatten\u2.$verific$chunk_cnt_reg$wb_dma_de.v:348$22802 ($aldff) from module wb_dma_top.
Removing never-active async load on $flatten\u2.$verific$adr1_cnt_reg$wb_dma_de.v:307$22704 ($aldff) from module wb_dma_top.
Removing never-active async load on $flatten\u2.$verific$adr0_cnt_reg$wb_dma_de.v:265$22608 ($aldff) from module wb_dma_top.
Changing const-value async load to async reset on $flatten\u1.\u2.$verific$state_reg$wb_dma_ch_arb.v:150$20891 ($aldff) from module wb_dma_top.
Changing const-value async load to async reset on $flatten\u1.\u1.$verific$state_reg$wb_dma_ch_arb.v:150$20891 ($aldff) from module wb_dma_top.
Removing never-active async load on $flatten\u1.\u0.$verific$pri_out0_reg$wb_dma_ch_pri_enc.v:369$22387 ($aldff) from module wb_dma_top.
Removing never-active async load on $flatten\u1.$verific$req_r_reg$wb_dma_ch_sel.v:407$19026 ($aldff) from module wb_dma_top.
Removing never-active async load on $flatten\u1.$verific$ndr_r_reg$wb_dma_ch_sel.v:442$19034 ($aldff) from module wb_dma_top.
Removing never-active async load on $flatten\u1.$verific$ndnr_reg$wb_dma_ch_sel.v:445$19038 ($aldff) from module wb_dma_top.
Removing never-active async load on $flatten\u0.\u0.$verific$ch_tot_sz_r_reg$wb_dma_ch_rf.v:413$40064 ($aldff) from module wb_dma_top.
Changing const-value async load to async reset on $flatten\u1.$verific$ch_sel_r_reg$wb_dma_ch_sel.v:554$19057 ($aldff) from module wb_dma_top.
Removing never-active async load on $flatten\u1.$verific$ack_o_reg$wb_dma_ch_sel.v:548$19051 ($aldff) from module wb_dma_top.
Changing const-value async load to async reset on $flatten\u0.\u0.$verific$ch_err_reg$wb_dma_ch_rf.v:346$40035 ($aldff) from module wb_dma_top.
Changing const-value async load to async reset on $flatten\u0.\u0.$verific$ch_eol_reg$wb_dma_ch_rf.v:284$40010 ($aldff) from module wb_dma_top.
Changing const-value async load to async reset on $flatten\u0.\u0.$verific$ch_done_reg$wb_dma_ch_rf.v:327$40026 ($aldff) from module wb_dma_top.
Changing const-value async load to async reset on $flatten\u0.\u0.$verific$ch_csr_r_reg$wb_dma_ch_rf.v:316$40020 ($aldff) from module wb_dma_top.
Changing const-value async load to async reset on $flatten\u0.\u0.$verific$ch_csr_r3_reg$wb_dma_ch_rf.v:364$40045 ($aldff) from module wb_dma_top.
Changing const-value async load to async reset on $flatten\u0.\u0.$verific$ch_csr_r2_reg$wb_dma_ch_rf.v:352$40039 ($aldff) from module wb_dma_top.
Removing never-active async load on $flatten\u0.\u0.$verific$ch_chk_sz_r_reg$wb_dma_ch_rf.v:413$40065 ($aldff) from module wb_dma_top.
Removing never-active async load on $flatten\u0.\u0.$verific$ch_adr1_r_reg$wb_dma_ch_rf.v:472$40085 ($aldff) from module wb_dma_top.
Removing never-active async load on $flatten\u0.\u0.$verific$ch_adr0_r_reg$wb_dma_ch_rf.v:443$40075 ($aldff) from module wb_dma_top.
Removing never-active async load on $flatten\u0.$verific$wb_rf_dout_reg$wb_dma_rf.v:622$23332 ($aldff) from module wb_dma_top.
Changing const-value async load to async reset on $flatten\u0.$verific$int_maskb_r_reg$wb_dma_rf.v:653$23352 ($aldff) from module wb_dma_top.
Changing const-value async load to async reset on $flatten\u0.$verific$int_maska_r_reg$wb_dma_rf.v:648$23350 ($aldff) from module wb_dma_top.
Changing const-value async load to async reset on $flatten\u0.\u0.$verific$rest_en_reg$wb_dma_ch_rf.v:358$40042 ($aldff) from module wb_dma_top.
Changing const-value async load to async reset on $flatten\u0.$verific$csr_r_reg$wb_dma_rf.v:641$23346 ($aldff) from module wb_dma_top.
Removing never-active async load on $flatten\u0.\u0.$verific$pointer_r_reg$wb_dma_ch_rf.v:293$40012 ($aldff) from module wb_dma_top.
Changing const-value async load to async reset on $flatten\u0.\u0.$verific$int_src_r_reg$wb_dma_ch_rf.v:375$40018 ($aldff) from module wb_dma_top.
Setting constant 0-bit at position 0 on $flatten\u0.\u0.$verific$pointer_r_reg$wb_dma_ch_rf.v:293$40012 ($dff) from module wb_dma_top.
Setting constant 0-bit at position 1 on $flatten\u0.\u0.$verific$pointer_r_reg$wb_dma_ch_rf.v:293$40012 ($dff) from module wb_dma_top.
Setting constant 0-bit at position 2 on $flatten\u0.\u0.$verific$pointer_r_reg$wb_dma_ch_rf.v:293$40012 ($dff) from module wb_dma_top.
Setting constant 0-bit at position 3 on $flatten\u0.\u0.$verific$pointer_r_reg$wb_dma_ch_rf.v:293$40012 ($dff) from module wb_dma_top.
Setting constant 0-bit at position 4 on $flatten\u0.\u0.$verific$pointer_r_reg$wb_dma_ch_rf.v:293$40012 ($dff) from module wb_dma_top.
Setting constant 0-bit at position 5 on $flatten\u0.\u0.$verific$pointer_r_reg$wb_dma_ch_rf.v:293$40012 ($dff) from module wb_dma_top.
Setting constant 0-bit at position 6 on $flatten\u0.\u0.$verific$pointer_r_reg$wb_dma_ch_rf.v:293$40012 ($dff) from module wb_dma_top.
Setting constant 0-bit at position 7 on $flatten\u0.\u0.$verific$pointer_r_reg$wb_dma_ch_rf.v:293$40012 ($dff) from module wb_dma_top.
Setting constant 0-bit at position 8 on $flatten\u0.\u0.$verific$pointer_r_reg$wb_dma_ch_rf.v:293$40012 ($dff) from module wb_dma_top.
Setting constant 0-bit at position 9 on $flatten\u0.\u0.$verific$pointer_r_reg$wb_dma_ch_rf.v:293$40012 ($dff) from module wb_dma_top.
Setting constant 0-bit at position 10 on $flatten\u0.\u0.$verific$pointer_r_reg$wb_dma_ch_rf.v:293$40012 ($dff) from module wb_dma_top.
Setting constant 0-bit at position 11 on $flatten\u0.\u0.$verific$pointer_r_reg$wb_dma_ch_rf.v:293$40012 ($dff) from module wb_dma_top.
Setting constant 0-bit at position 12 on $flatten\u0.\u0.$verific$pointer_r_reg$wb_dma_ch_rf.v:293$40012 ($dff) from module wb_dma_top.
Setting constant 0-bit at position 13 on $flatten\u0.\u0.$verific$pointer_r_reg$wb_dma_ch_rf.v:293$40012 ($dff) from module wb_dma_top.
Setting constant 0-bit at position 14 on $flatten\u0.\u0.$verific$pointer_r_reg$wb_dma_ch_rf.v:293$40012 ($dff) from module wb_dma_top.
Setting constant 0-bit at position 15 on $flatten\u0.\u0.$verific$pointer_r_reg$wb_dma_ch_rf.v:293$40012 ($dff) from module wb_dma_top.
Setting constant 0-bit at position 16 on $flatten\u0.\u0.$verific$pointer_r_reg$wb_dma_ch_rf.v:293$40012 ($dff) from module wb_dma_top.
Setting constant 0-bit at position 17 on $flatten\u0.\u0.$verific$pointer_r_reg$wb_dma_ch_rf.v:293$40012 ($dff) from module wb_dma_top.
Setting constant 0-bit at position 18 on $flatten\u0.\u0.$verific$pointer_r_reg$wb_dma_ch_rf.v:293$40012 ($dff) from module wb_dma_top.
Setting constant 0-bit at position 19 on $flatten\u0.\u0.$verific$pointer_r_reg$wb_dma_ch_rf.v:293$40012 ($dff) from module wb_dma_top.
Setting constant 0-bit at position 20 on $flatten\u0.\u0.$verific$pointer_r_reg$wb_dma_ch_rf.v:293$40012 ($dff) from module wb_dma_top.
Setting constant 0-bit at position 21 on $flatten\u0.\u0.$verific$pointer_r_reg$wb_dma_ch_rf.v:293$40012 ($dff) from module wb_dma_top.
Setting constant 0-bit at position 22 on $flatten\u0.\u0.$verific$pointer_r_reg$wb_dma_ch_rf.v:293$40012 ($dff) from module wb_dma_top.
Setting constant 0-bit at position 23 on $flatten\u0.\u0.$verific$pointer_r_reg$wb_dma_ch_rf.v:293$40012 ($dff) from module wb_dma_top.
Setting constant 0-bit at position 24 on $flatten\u0.\u0.$verific$pointer_r_reg$wb_dma_ch_rf.v:293$40012 ($dff) from module wb_dma_top.
Setting constant 0-bit at position 25 on $flatten\u0.\u0.$verific$pointer_r_reg$wb_dma_ch_rf.v:293$40012 ($dff) from module wb_dma_top.
Setting constant 0-bit at position 26 on $flatten\u0.\u0.$verific$pointer_r_reg$wb_dma_ch_rf.v:293$40012 ($dff) from module wb_dma_top.
Setting constant 0-bit at position 27 on $flatten\u0.\u0.$verific$pointer_r_reg$wb_dma_ch_rf.v:293$40012 ($dff) from module wb_dma_top.
Setting constant 0-bit at position 0 on $flatten\u0.\u0.$verific$ch_eol_reg$wb_dma_ch_rf.v:284$40010 ($adff) from module wb_dma_top.
Setting constant 0-bit at position 1 on $flatten\u1.$verific$ack_o_reg$wb_dma_ch_sel.v:548$19051 ($dff) from module wb_dma_top.
Setting constant 0-bit at position 2 on $flatten\u1.$verific$ack_o_reg$wb_dma_ch_sel.v:548$19051 ($dff) from module wb_dma_top.
Setting constant 0-bit at position 3 on $flatten\u1.$verific$ack_o_reg$wb_dma_ch_sel.v:548$19051 ($dff) from module wb_dma_top.
Setting constant 0-bit at position 4 on $flatten\u1.$verific$ack_o_reg$wb_dma_ch_sel.v:548$19051 ($dff) from module wb_dma_top.
Setting constant 0-bit at position 5 on $flatten\u1.$verific$ack_o_reg$wb_dma_ch_sel.v:548$19051 ($dff) from module wb_dma_top.
Setting constant 0-bit at position 6 on $flatten\u1.$verific$ack_o_reg$wb_dma_ch_sel.v:548$19051 ($dff) from module wb_dma_top.
Setting constant 0-bit at position 7 on $flatten\u1.$verific$ack_o_reg$wb_dma_ch_sel.v:548$19051 ($dff) from module wb_dma_top.
Setting constant 0-bit at position 8 on $flatten\u1.$verific$ack_o_reg$wb_dma_ch_sel.v:548$19051 ($dff) from module wb_dma_top.
Setting constant 0-bit at position 9 on $flatten\u1.$verific$ack_o_reg$wb_dma_ch_sel.v:548$19051 ($dff) from module wb_dma_top.
Setting constant 0-bit at position 10 on $flatten\u1.$verific$ack_o_reg$wb_dma_ch_sel.v:548$19051 ($dff) from module wb_dma_top.
Setting constant 0-bit at position 11 on $flatten\u1.$verific$ack_o_reg$wb_dma_ch_sel.v:548$19051 ($dff) from module wb_dma_top.
Setting constant 0-bit at position 12 on $flatten\u1.$verific$ack_o_reg$wb_dma_ch_sel.v:548$19051 ($dff) from module wb_dma_top.
Setting constant 0-bit at position 13 on $flatten\u1.$verific$ack_o_reg$wb_dma_ch_sel.v:548$19051 ($dff) from module wb_dma_top.
Setting constant 0-bit at position 14 on $flatten\u1.$verific$ack_o_reg$wb_dma_ch_sel.v:548$19051 ($dff) from module wb_dma_top.
Setting constant 0-bit at position 15 on $flatten\u1.$verific$ack_o_reg$wb_dma_ch_sel.v:548$19051 ($dff) from module wb_dma_top.
Setting constant 0-bit at position 16 on $flatten\u1.$verific$ack_o_reg$wb_dma_ch_sel.v:548$19051 ($dff) from module wb_dma_top.
Setting constant 0-bit at position 17 on $flatten\u1.$verific$ack_o_reg$wb_dma_ch_sel.v:548$19051 ($dff) from module wb_dma_top.
Setting constant 0-bit at position 18 on $flatten\u1.$verific$ack_o_reg$wb_dma_ch_sel.v:548$19051 ($dff) from module wb_dma_top.
Setting constant 0-bit at position 19 on $flatten\u1.$verific$ack_o_reg$wb_dma_ch_sel.v:548$19051 ($dff) from module wb_dma_top.
Setting constant 0-bit at position 20 on $flatten\u1.$verific$ack_o_reg$wb_dma_ch_sel.v:548$19051 ($dff) from module wb_dma_top.
Setting constant 0-bit at position 21 on $flatten\u1.$verific$ack_o_reg$wb_dma_ch_sel.v:548$19051 ($dff) from module wb_dma_top.
Setting constant 0-bit at position 22 on $flatten\u1.$verific$ack_o_reg$wb_dma_ch_sel.v:548$19051 ($dff) from module wb_dma_top.
Setting constant 0-bit at position 23 on $flatten\u1.$verific$ack_o_reg$wb_dma_ch_sel.v:548$19051 ($dff) from module wb_dma_top.
Setting constant 0-bit at position 24 on $flatten\u1.$verific$ack_o_reg$wb_dma_ch_sel.v:548$19051 ($dff) from module wb_dma_top.
Setting constant 0-bit at position 25 on $flatten\u1.$verific$ack_o_reg$wb_dma_ch_sel.v:548$19051 ($dff) from module wb_dma_top.
Setting constant 0-bit at position 26 on $flatten\u1.$verific$ack_o_reg$wb_dma_ch_sel.v:548$19051 ($dff) from module wb_dma_top.
Setting constant 0-bit at position 27 on $flatten\u1.$verific$ack_o_reg$wb_dma_ch_sel.v:548$19051 ($dff) from module wb_dma_top.
Setting constant 0-bit at position 28 on $flatten\u1.$verific$ack_o_reg$wb_dma_ch_sel.v:548$19051 ($dff) from module wb_dma_top.
Setting constant 0-bit at position 29 on $flatten\u1.$verific$ack_o_reg$wb_dma_ch_sel.v:548$19051 ($dff) from module wb_dma_top.
Setting constant 0-bit at position 30 on $flatten\u1.$verific$ack_o_reg$wb_dma_ch_sel.v:548$19051 ($dff) from module wb_dma_top.
Setting constant 0-bit at position 0 on $flatten\u0.\u0.$verific$ch_rl_reg$wb_dma_ch_rf.v:258$40007 ($dff) from module wb_dma_top.
Setting constant 0-bit at position 0 on $flatten\u1.\u0.$verific$pri_out0_reg$wb_dma_ch_pri_enc.v:369$22387 ($dff) from module wb_dma_top.
Setting constant 0-bit at position 1 on $flatten\u1.\u0.$verific$pri_out0_reg$wb_dma_ch_pri_enc.v:369$22387 ($dff) from module wb_dma_top.
Setting constant 0-bit at position 2 on $flatten\u1.\u0.$verific$pri_out0_reg$wb_dma_ch_pri_enc.v:369$22387 ($dff) from module wb_dma_top.
Setting constant 1-bit at position 0 on $flatten\u3.\u0.$verific$mast_be_reg$wb_dma_wb_mast.v:151$40744 ($dff) from module wb_dma_top.
Setting constant 1-bit at position 1 on $flatten\u3.\u0.$verific$mast_be_reg$wb_dma_wb_mast.v:151$40744 ($dff) from module wb_dma_top.
Setting constant 1-bit at position 2 on $flatten\u3.\u0.$verific$mast_be_reg$wb_dma_wb_mast.v:151$40744 ($dff) from module wb_dma_top.
Setting constant 1-bit at position 3 on $flatten\u3.\u0.$verific$mast_be_reg$wb_dma_wb_mast.v:151$40744 ($dff) from module wb_dma_top.

yosys> opt_clean

3.11.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \wb_dma_top..
Removed 8 unused cells and 58 unused wires.
<suppressed ~57 debug messages>

yosys> opt_expr

3.11.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module wb_dma_top.
<suppressed ~6 debug messages>

3.11.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.11.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \wb_dma_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~114 debug messages>

yosys> opt_reduce

3.11.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \wb_dma_top.
  Optimizing cells in module \wb_dma_top.
Performed a total of 1 changes.

yosys> opt_merge

3.11.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\wb_dma_top'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

yosys> opt_dff -nodffe -nosdff

3.11.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.11.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \wb_dma_top..
Removed 1026 unused cells and 1038 unused wires.
<suppressed ~1037 debug messages>

yosys> opt_expr

3.11.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module wb_dma_top.

3.11.16. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.11.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \wb_dma_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~83 debug messages>

yosys> opt_reduce

3.11.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \wb_dma_top.
Performed a total of 0 changes.

yosys> opt_merge

3.11.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\wb_dma_top'.
Removed a total of 0 cells.

yosys> opt_dff -nodffe -nosdff

3.11.20. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.11.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \wb_dma_top..

yosys> opt_expr

3.11.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module wb_dma_top.

3.11.23. Finished OPT passes. (There is nothing left to do.)

yosys> fsm -encoding binary

3.12. Executing FSM pass (extract and optimize FSM).

yosys> fsm_detect

3.12.1. Executing FSM_DETECT pass (finding FSMs in design).

yosys> fsm_extract

3.12.2. Executing FSM_EXTRACT pass (extracting FSM from design).

yosys> fsm_opt

3.12.3. Executing FSM_OPT pass (simple optimizations of FSMs).

yosys> opt_clean

3.12.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \wb_dma_top..

yosys> fsm_opt

3.12.5. Executing FSM_OPT pass (simple optimizations of FSMs).

yosys> fsm_recode -encoding binary

3.12.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

yosys> fsm_info

3.12.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

yosys> fsm_map

3.12.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

yosys> opt -sat

3.13. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.13.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module wb_dma_top.

yosys> opt_merge -nomux

3.13.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\wb_dma_top'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.13.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \wb_dma_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~83 debug messages>

yosys> opt_reduce

3.13.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \wb_dma_top.
Performed a total of 0 changes.

yosys> opt_merge

3.13.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\wb_dma_top'.
Removed a total of 0 cells.

yosys> opt_dff -sat

3.13.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $flatten\u4.\u0.$verific$mast_dout_reg$wb_dma_wb_mast.v:148$40742 ($dff) from module wb_dma_top (D = \wb1s_data_i, Q = \u4.u0.mast_dout).
Adding EN signal on $flatten\u3.\u0.$verific$mast_dout_reg$wb_dma_wb_mast.v:148$40742 ($dff) from module wb_dma_top (D = \wb0s_data_i, Q = \u3.u0.mast_dout).
Adding EN signal on $flatten\u2.$verific$tsz_cnt_reg$wb_dma_de.v:359$22814 ($dff) from module wb_dma_top (D = $flatten\u2.$verific$n629$22564, Q = \u2.tsz_cnt).
Adding EN signal on $flatten\u2.$verific$state_reg$wb_dma_de.v:465$22917 ($adff) from module wb_dma_top (D = \u2.next_state, Q = \u2.state).
Adding EN signal on $flatten\u2.$verific$chunk_cnt_reg$wb_dma_de.v:348$22802 ($dff) from module wb_dma_top (D = $flatten\u2.$verific$n548$22559, Q = \u2.chunk_cnt).
Adding EN signal on $flatten\u2.$verific$adr1_cnt_reg$wb_dma_de.v:307$22704 ($dff) from module wb_dma_top (D = $flatten\u2.$verific$n354$22554 [2], Q = \u2.adr1_cnt [2]).
Adding EN signal on $flatten\u2.$verific$adr1_cnt_reg$wb_dma_de.v:307$22704 ($dff) from module wb_dma_top (D = $flatten\u2.$verific$n354$22554 [3], Q = \u2.adr1_cnt [3]).
Adding EN signal on $flatten\u2.$verific$adr1_cnt_reg$wb_dma_de.v:307$22704 ($dff) from module wb_dma_top (D = $flatten\u2.$verific$n354$22554 [4], Q = \u2.adr1_cnt [4]).
Adding EN signal on $flatten\u2.$verific$adr1_cnt_reg$wb_dma_de.v:307$22704 ($dff) from module wb_dma_top (D = $flatten\u2.$verific$n354$22554 [5], Q = \u2.adr1_cnt [5]).
Adding EN signal on $flatten\u2.$verific$adr1_cnt_reg$wb_dma_de.v:307$22704 ($dff) from module wb_dma_top (D = $flatten\u2.$verific$n354$22554 [6], Q = \u2.adr1_cnt [6]).
Adding EN signal on $flatten\u2.$verific$adr1_cnt_reg$wb_dma_de.v:307$22704 ($dff) from module wb_dma_top (D = $flatten\u2.$verific$n354$22554 [7], Q = \u2.adr1_cnt [7]).
Adding EN signal on $flatten\u2.$verific$adr1_cnt_reg$wb_dma_de.v:307$22704 ($dff) from module wb_dma_top (D = $flatten\u2.$verific$n354$22554 [8], Q = \u2.adr1_cnt [8]).
Adding EN signal on $flatten\u2.$verific$adr1_cnt_reg$wb_dma_de.v:307$22704 ($dff) from module wb_dma_top (D = $flatten\u2.$verific$n354$22554 [9], Q = \u2.adr1_cnt [9]).
Adding EN signal on $flatten\u2.$verific$adr1_cnt_reg$wb_dma_de.v:307$22704 ($dff) from module wb_dma_top (D = $flatten\u2.$verific$n354$22554 [10], Q = \u2.adr1_cnt [10]).
Adding EN signal on $flatten\u2.$verific$adr1_cnt_reg$wb_dma_de.v:307$22704 ($dff) from module wb_dma_top (D = $flatten\u2.$verific$n354$22554 [11], Q = \u2.adr1_cnt [11]).
Adding EN signal on $flatten\u2.$verific$adr1_cnt_reg$wb_dma_de.v:307$22704 ($dff) from module wb_dma_top (D = $flatten\u2.$verific$n354$22554 [12], Q = \u2.adr1_cnt [12]).
Adding EN signal on $flatten\u2.$verific$adr1_cnt_reg$wb_dma_de.v:307$22704 ($dff) from module wb_dma_top (D = $flatten\u2.$verific$n354$22554 [13], Q = \u2.adr1_cnt [13]).
Adding EN signal on $flatten\u2.$verific$adr1_cnt_reg$wb_dma_de.v:307$22704 ($dff) from module wb_dma_top (D = $flatten\u2.$verific$n354$22554 [14], Q = \u2.adr1_cnt [14]).
Adding EN signal on $flatten\u2.$verific$adr1_cnt_reg$wb_dma_de.v:307$22704 ($dff) from module wb_dma_top (D = $flatten\u2.$verific$n354$22554 [15], Q = \u2.adr1_cnt [15]).
Adding EN signal on $flatten\u2.$verific$adr1_cnt_reg$wb_dma_de.v:307$22704 ($dff) from module wb_dma_top (D = $flatten\u2.$verific$n354$22554 [16], Q = \u2.adr1_cnt [16]).
Adding EN signal on $flatten\u2.$verific$adr1_cnt_reg$wb_dma_de.v:307$22704 ($dff) from module wb_dma_top (D = $flatten\u2.$verific$n354$22554 [17], Q = \u2.adr1_cnt [17]).
Adding EN signal on $flatten\u2.$verific$adr1_cnt_reg$wb_dma_de.v:307$22704 ($dff) from module wb_dma_top (D = $flatten\u2.$verific$n354$22554 [18], Q = \u2.adr1_cnt [18]).
Adding EN signal on $flatten\u2.$verific$adr1_cnt_reg$wb_dma_de.v:307$22704 ($dff) from module wb_dma_top (D = $flatten\u2.$verific$n354$22554 [19], Q = \u2.adr1_cnt [19]).
Adding EN signal on $flatten\u2.$verific$adr1_cnt_reg$wb_dma_de.v:307$22704 ($dff) from module wb_dma_top (D = $flatten\u2.$verific$n354$22554 [20], Q = \u2.adr1_cnt [20]).
Adding EN signal on $flatten\u2.$verific$adr1_cnt_reg$wb_dma_de.v:307$22704 ($dff) from module wb_dma_top (D = $flatten\u2.$verific$n354$22554 [21], Q = \u2.adr1_cnt [21]).
Adding EN signal on $flatten\u2.$verific$adr1_cnt_reg$wb_dma_de.v:307$22704 ($dff) from module wb_dma_top (D = $flatten\u2.$verific$n354$22554 [22], Q = \u2.adr1_cnt [22]).
Adding EN signal on $flatten\u2.$verific$adr1_cnt_reg$wb_dma_de.v:307$22704 ($dff) from module wb_dma_top (D = $flatten\u2.$verific$n354$22554 [23], Q = \u2.adr1_cnt [23]).
Adding EN signal on $flatten\u2.$verific$adr1_cnt_reg$wb_dma_de.v:307$22704 ($dff) from module wb_dma_top (D = $flatten\u2.$verific$n354$22554 [24], Q = \u2.adr1_cnt [24]).
Adding EN signal on $flatten\u2.$verific$adr1_cnt_reg$wb_dma_de.v:307$22704 ($dff) from module wb_dma_top (D = $flatten\u2.$verific$n354$22554 [25], Q = \u2.adr1_cnt [25]).
Adding EN signal on $flatten\u2.$verific$adr1_cnt_reg$wb_dma_de.v:307$22704 ($dff) from module wb_dma_top (D = $flatten\u2.$verific$n354$22554 [26], Q = \u2.adr1_cnt [26]).
Adding EN signal on $flatten\u2.$verific$adr1_cnt_reg$wb_dma_de.v:307$22704 ($dff) from module wb_dma_top (D = $flatten\u2.$verific$n354$22554 [27], Q = \u2.adr1_cnt [27]).
Adding EN signal on $flatten\u2.$verific$adr1_cnt_reg$wb_dma_de.v:307$22704 ($dff) from module wb_dma_top (D = $flatten\u2.$verific$n354$22554 [28], Q = \u2.adr1_cnt [28]).
Adding EN signal on $flatten\u2.$verific$adr1_cnt_reg$wb_dma_de.v:307$22704 ($dff) from module wb_dma_top (D = $flatten\u2.$verific$n354$22554 [29], Q = \u2.adr1_cnt [29]).
Adding EN signal on $flatten\u2.$verific$adr1_cnt_reg$wb_dma_de.v:307$22704 ($dff) from module wb_dma_top (D = $flatten\u2.$verific$n354$22554 [1:0], Q = \u2.adr1_cnt [1:0]).
Adding EN signal on $flatten\u2.$verific$adr0_cnt_reg$wb_dma_de.v:265$22608 ($dff) from module wb_dma_top (D = $flatten\u2.$verific$n107$22550 [2], Q = \u2.adr0_cnt [2]).
Adding EN signal on $flatten\u2.$verific$adr0_cnt_reg$wb_dma_de.v:265$22608 ($dff) from module wb_dma_top (D = $flatten\u2.$verific$n107$22550 [3], Q = \u2.adr0_cnt [3]).
Adding EN signal on $flatten\u2.$verific$adr0_cnt_reg$wb_dma_de.v:265$22608 ($dff) from module wb_dma_top (D = $flatten\u2.$verific$n107$22550 [4], Q = \u2.adr0_cnt [4]).
Adding EN signal on $flatten\u2.$verific$adr0_cnt_reg$wb_dma_de.v:265$22608 ($dff) from module wb_dma_top (D = $flatten\u2.$verific$n107$22550 [5], Q = \u2.adr0_cnt [5]).
Adding EN signal on $flatten\u2.$verific$adr0_cnt_reg$wb_dma_de.v:265$22608 ($dff) from module wb_dma_top (D = $flatten\u2.$verific$n107$22550 [6], Q = \u2.adr0_cnt [6]).
Adding EN signal on $flatten\u2.$verific$adr0_cnt_reg$wb_dma_de.v:265$22608 ($dff) from module wb_dma_top (D = $flatten\u2.$verific$n107$22550 [7], Q = \u2.adr0_cnt [7]).
Adding EN signal on $flatten\u2.$verific$adr0_cnt_reg$wb_dma_de.v:265$22608 ($dff) from module wb_dma_top (D = $flatten\u2.$verific$n107$22550 [8], Q = \u2.adr0_cnt [8]).
Adding EN signal on $flatten\u2.$verific$adr0_cnt_reg$wb_dma_de.v:265$22608 ($dff) from module wb_dma_top (D = $flatten\u2.$verific$n107$22550 [9], Q = \u2.adr0_cnt [9]).
Adding EN signal on $flatten\u2.$verific$adr0_cnt_reg$wb_dma_de.v:265$22608 ($dff) from module wb_dma_top (D = $flatten\u2.$verific$n107$22550 [10], Q = \u2.adr0_cnt [10]).
Adding EN signal on $flatten\u2.$verific$adr0_cnt_reg$wb_dma_de.v:265$22608 ($dff) from module wb_dma_top (D = $flatten\u2.$verific$n107$22550 [11], Q = \u2.adr0_cnt [11]).
Adding EN signal on $flatten\u2.$verific$adr0_cnt_reg$wb_dma_de.v:265$22608 ($dff) from module wb_dma_top (D = $flatten\u2.$verific$n107$22550 [12], Q = \u2.adr0_cnt [12]).
Adding EN signal on $flatten\u2.$verific$adr0_cnt_reg$wb_dma_de.v:265$22608 ($dff) from module wb_dma_top (D = $flatten\u2.$verific$n107$22550 [13], Q = \u2.adr0_cnt [13]).
Adding EN signal on $flatten\u2.$verific$adr0_cnt_reg$wb_dma_de.v:265$22608 ($dff) from module wb_dma_top (D = $flatten\u2.$verific$n107$22550 [14], Q = \u2.adr0_cnt [14]).
Adding EN signal on $flatten\u2.$verific$adr0_cnt_reg$wb_dma_de.v:265$22608 ($dff) from module wb_dma_top (D = $flatten\u2.$verific$n107$22550 [15], Q = \u2.adr0_cnt [15]).
Adding EN signal on $flatten\u2.$verific$adr0_cnt_reg$wb_dma_de.v:265$22608 ($dff) from module wb_dma_top (D = $flatten\u2.$verific$n107$22550 [16], Q = \u2.adr0_cnt [16]).
Adding EN signal on $flatten\u2.$verific$adr0_cnt_reg$wb_dma_de.v:265$22608 ($dff) from module wb_dma_top (D = $flatten\u2.$verific$n107$22550 [17], Q = \u2.adr0_cnt [17]).
Adding EN signal on $flatten\u2.$verific$adr0_cnt_reg$wb_dma_de.v:265$22608 ($dff) from module wb_dma_top (D = $flatten\u2.$verific$n107$22550 [18], Q = \u2.adr0_cnt [18]).
Adding EN signal on $flatten\u2.$verific$adr0_cnt_reg$wb_dma_de.v:265$22608 ($dff) from module wb_dma_top (D = $flatten\u2.$verific$n107$22550 [19], Q = \u2.adr0_cnt [19]).
Adding EN signal on $flatten\u2.$verific$adr0_cnt_reg$wb_dma_de.v:265$22608 ($dff) from module wb_dma_top (D = $flatten\u2.$verific$n107$22550 [20], Q = \u2.adr0_cnt [20]).
Adding EN signal on $flatten\u2.$verific$adr0_cnt_reg$wb_dma_de.v:265$22608 ($dff) from module wb_dma_top (D = $flatten\u2.$verific$n107$22550 [21], Q = \u2.adr0_cnt [21]).
Adding EN signal on $flatten\u2.$verific$adr0_cnt_reg$wb_dma_de.v:265$22608 ($dff) from module wb_dma_top (D = $flatten\u2.$verific$n107$22550 [22], Q = \u2.adr0_cnt [22]).
Adding EN signal on $flatten\u2.$verific$adr0_cnt_reg$wb_dma_de.v:265$22608 ($dff) from module wb_dma_top (D = $flatten\u2.$verific$n107$22550 [23], Q = \u2.adr0_cnt [23]).
Adding EN signal on $flatten\u2.$verific$adr0_cnt_reg$wb_dma_de.v:265$22608 ($dff) from module wb_dma_top (D = $flatten\u2.$verific$n107$22550 [24], Q = \u2.adr0_cnt [24]).
Adding EN signal on $flatten\u2.$verific$adr0_cnt_reg$wb_dma_de.v:265$22608 ($dff) from module wb_dma_top (D = $flatten\u2.$verific$n107$22550 [25], Q = \u2.adr0_cnt [25]).
Adding EN signal on $flatten\u2.$verific$adr0_cnt_reg$wb_dma_de.v:265$22608 ($dff) from module wb_dma_top (D = $flatten\u2.$verific$n107$22550 [26], Q = \u2.adr0_cnt [26]).
Adding EN signal on $flatten\u2.$verific$adr0_cnt_reg$wb_dma_de.v:265$22608 ($dff) from module wb_dma_top (D = $flatten\u2.$verific$n107$22550 [27], Q = \u2.adr0_cnt [27]).
Adding EN signal on $flatten\u2.$verific$adr0_cnt_reg$wb_dma_de.v:265$22608 ($dff) from module wb_dma_top (D = $flatten\u2.$verific$n107$22550 [28], Q = \u2.adr0_cnt [28]).
Adding EN signal on $flatten\u2.$verific$adr0_cnt_reg$wb_dma_de.v:265$22608 ($dff) from module wb_dma_top (D = $flatten\u2.$verific$n107$22550 [29], Q = \u2.adr0_cnt [29]).
Adding EN signal on $flatten\u2.$verific$adr0_cnt_reg$wb_dma_de.v:265$22608 ($dff) from module wb_dma_top (D = $flatten\u2.$verific$n107$22550 [1:0], Q = \u2.adr0_cnt [1:0]).
Adding EN signal on $flatten\u1.$verific$ch_sel_r_reg$wb_dma_ch_sel.v:554$19057 ($adff) from module wb_dma_top (D = \u1.u1.state, Q = \u1.ch_sel_r).
Adding EN signal on $flatten\u0.\u0.$verific$rest_en_reg$wb_dma_ch_rf.v:358$40042 ($adff) from module wb_dma_top (D = \u3.u1.slv_dout [16], Q = \u0.u0.rest_en).
Adding EN signal on $flatten\u0.\u0.$verific$int_src_r_reg$wb_dma_ch_rf.v:375$40018 ($adff) from module wb_dma_top (D = $flatten\u0.\u0.$verific$n662$39898, Q = \u0.u0.int_src_r [1]).
Adding EN signal on $flatten\u0.\u0.$verific$int_src_r_reg$wb_dma_ch_rf.v:375$40018 ($adff) from module wb_dma_top (D = $flatten\u0.\u0.$verific$n671$39900, Q = \u0.u0.int_src_r [0]).
Adding EN signal on $flatten\u0.\u0.$verific$int_src_r_reg$wb_dma_ch_rf.v:375$40018 ($adff) from module wb_dma_top (D = $flatten\u0.\u0.$verific$n653$39896, Q = \u0.u0.int_src_r [2]).
Adding EN signal on $flatten\u0.\u0.$verific$ch_tot_sz_r_reg$wb_dma_ch_rf.v:413$40064 ($dff) from module wb_dma_top (D = $flatten\u0.\u0.$verific$n791$39923, Q = \u0.u0.ch_tot_sz_r).
Adding EN signal on $flatten\u0.\u0.$verific$ch_sz_inf_reg$wb_dma_ch_rf.v:431$40068 ($dff) from module wb_dma_top (D = \u3.u1.slv_dout [15], Q = \u0.u0.ch_sz_inf).
Adding EN signal on $flatten\u0.\u0.$verific$ch_err_reg$wb_dma_ch_rf.v:346$40035 ($adff) from module wb_dma_top (D = $flatten\u0.\u0.$verific$n599$39892, Q = \u0.u0.ch_err).
Adding EN signal on $flatten\u0.\u0.$verific$ch_done_reg$wb_dma_ch_rf.v:327$40026 ($adff) from module wb_dma_top (D = $flatten\u0.\u0.$verific$n581$39886, Q = \u0.u0.ch_done).
Adding EN signal on $flatten\u0.\u0.$verific$ch_csr_r_reg$wb_dma_ch_rf.v:316$40020 ($adff) from module wb_dma_top (D = \u3.u1.slv_dout [8:5], Q = \u0.u0.ch_csr_r [8:5]).
Adding EN signal on $flatten\u0.\u0.$verific$ch_csr_r_reg$wb_dma_ch_rf.v:316$40020 ($adff) from module wb_dma_top (D = $flatten\u0.\u0.$verific$n553$39909 [0], Q = \u0.u0.ch_csr_r [0]).
Adding EN signal on $flatten\u0.\u0.$verific$ch_csr_r_reg$wb_dma_ch_rf.v:316$40020 ($adff) from module wb_dma_top (D = $flatten\u0.\u0.$verific$n553$39909 [4:1], Q = \u0.u0.ch_csr_r [4:1]).
Adding EN signal on $flatten\u0.\u0.$verific$ch_csr_r3_reg$wb_dma_ch_rf.v:364$40045 ($adff) from module wb_dma_top (D = \u3.u1.slv_dout [19:17], Q = \u0.u0.ch_csr_r3).
Adding EN signal on $flatten\u0.\u0.$verific$ch_csr_r2_reg$wb_dma_ch_rf.v:352$40039 ($adff) from module wb_dma_top (D = \u3.u1.slv_dout [15:13], Q = \u0.u0.ch_csr_r2).
Adding EN signal on $flatten\u0.\u0.$verific$ch_chk_sz_r_reg$wb_dma_ch_rf.v:413$40065 ($dff) from module wb_dma_top (D = \u3.u1.slv_dout [26:16], Q = \u0.u0.ch_chk_sz_r).
Adding EN signal on $flatten\u0.\u0.$verific$ch_adr1_r_reg$wb_dma_ch_rf.v:472$40085 ($dff) from module wb_dma_top (D = $flatten\u0.\u0.$verific$n1340$39938, Q = \u0.u0.ch_adr1_r).
Adding EN signal on $flatten\u0.\u0.$verific$ch_adr0_r_reg$wb_dma_ch_rf.v:443$40075 ($dff) from module wb_dma_top (D = $flatten\u0.\u0.$verific$n1002$39930, Q = \u0.u0.ch_adr0_r).
Adding EN signal on $flatten\u0.$verific$int_maskb_r_reg$wb_dma_rf.v:653$23352 ($adff) from module wb_dma_top (D = \u3.u1.slv_dout [30:0], Q = \u0.int_maskb_r).
Adding EN signal on $flatten\u0.$verific$int_maska_r_reg$wb_dma_rf.v:648$23350 ($adff) from module wb_dma_top (D = \u3.u1.slv_dout [30:0], Q = \u0.int_maska_r).
Adding EN signal on $flatten\u0.$verific$csr_r_reg$wb_dma_rf.v:641$23346 ($adff) from module wb_dma_top (D = \u3.u1.slv_dout [7:0], Q = \u0.csr_r).
Setting constant 0-bit at position 0 on $flatten\u1.\u1.$verific$state_reg$wb_dma_ch_arb.v:150$20891 ($adff) from module wb_dma_top.
Setting constant 0-bit at position 1 on $flatten\u1.\u1.$verific$state_reg$wb_dma_ch_arb.v:150$20891 ($adff) from module wb_dma_top.
Setting constant 0-bit at position 2 on $flatten\u1.\u1.$verific$state_reg$wb_dma_ch_arb.v:150$20891 ($adff) from module wb_dma_top.
Setting constant 0-bit at position 3 on $flatten\u1.\u1.$verific$state_reg$wb_dma_ch_arb.v:150$20891 ($adff) from module wb_dma_top.
Setting constant 0-bit at position 4 on $flatten\u1.\u1.$verific$state_reg$wb_dma_ch_arb.v:150$20891 ($adff) from module wb_dma_top.

yosys> opt_clean

3.13.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \wb_dma_top..
Removed 1037 unused cells and 1038 unused wires.
<suppressed ~1041 debug messages>

yosys> opt_expr

3.13.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module wb_dma_top.
<suppressed ~70 debug messages>

3.13.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.13.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \wb_dma_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~41 debug messages>

yosys> opt_reduce

3.13.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \wb_dma_top.
Performed a total of 0 changes.

yosys> opt_merge

3.13.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\wb_dma_top'.
<suppressed ~189 debug messages>
Removed a total of 63 cells.

yosys> opt_dff -sat

3.13.13. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$41242 ($adffe) from module wb_dma_top.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$41242 ($adffe) from module wb_dma_top.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$41242 ($adffe) from module wb_dma_top.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$41242 ($adffe) from module wb_dma_top.
Setting constant 0-bit at position 4 on $auto$ff.cc:262:slice$41242 ($adffe) from module wb_dma_top.

yosys> opt_clean

3.13.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \wb_dma_top..
Removed 0 unused cells and 62 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.13.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module wb_dma_top.
<suppressed ~11 debug messages>

3.13.16. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.13.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \wb_dma_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~40 debug messages>

yosys> opt_reduce

3.13.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \wb_dma_top.
  Optimizing cells in module \wb_dma_top.
Performed a total of 8 changes.

yosys> opt_merge

3.13.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\wb_dma_top'.
<suppressed ~324 debug messages>
Removed a total of 108 cells.

yosys> opt_dff -sat

3.13.20. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.13.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \wb_dma_top..
Removed 0 unused cells and 112 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.13.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module wb_dma_top.
<suppressed ~62 debug messages>

3.13.23. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.13.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \wb_dma_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~40 debug messages>

yosys> opt_reduce

3.13.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \wb_dma_top.
Performed a total of 0 changes.

yosys> opt_merge

3.13.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\wb_dma_top'.
Removed a total of 0 cells.

yosys> opt_dff -sat

3.13.27. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.13.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \wb_dma_top..
Removed 0 unused cells and 6 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.13.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module wb_dma_top.

3.13.30. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.13.31. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \wb_dma_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~40 debug messages>

yosys> opt_reduce

3.13.32. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \wb_dma_top.
Performed a total of 0 changes.

yosys> opt_merge

3.13.33. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\wb_dma_top'.
Removed a total of 0 cells.

yosys> opt_dff -sat

3.13.34. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.13.35. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \wb_dma_top..

yosys> opt_expr

3.13.36. Executing OPT_EXPR pass (perform const folding).
Optimizing module wb_dma_top.

3.13.37. Finished OPT passes. (There is nothing left to do.)

yosys> wreduce -keepdc

3.14. Executing WREDUCE pass (reducing word size of cells).
Removed top 4 bits (of 5) from port B of cell wb_dma_top.$flatten\u0.\u0.$verific$equal_13$wb_dma_ch_rf.v:232$39955 ($eq).
Removed top 2 bits (of 3) from port B of cell wb_dma_top.$flatten\u0.\u0.$verific$equal_25$wb_dma_ch_rf.v:234$39963 ($eq).
Removed top 1 bits (of 3) from port B of cell wb_dma_top.$flatten\u0.\u0.$verific$equal_30$wb_dma_ch_rf.v:235$39966 ($eq).
Removed top 4 bits (of 9) from mux cell wb_dma_top.$flatten\u0.\u0.$verific$mux_130$wb_dma_ch_rf.v:315$40019 ($mux).
Removed top 30 bits (of 31) from port B of cell wb_dma_top.$flatten\u0.$verific$and_297$wb_dma_rf.v:661$23355 ($and).
Removed top 30 bits (of 31) from port B of cell wb_dma_top.$flatten\u0.$verific$and_295$wb_dma_rf.v:660$23353 ($and).
Removed top 7 bits (of 8) from FF cell wb_dma_top.$auto$ff.cc:262:slice$41281 ($adffe).
Removed top 6 bits (of 8) from port B of cell wb_dma_top.$flatten\u0.$verific$equal_271$wb_dma_rf.v:634$23339 ($eq).
Removed top 7 bits (of 8) from port B of cell wb_dma_top.$flatten\u0.$verific$equal_268$wb_dma_rf.v:633$23336 ($eq).
Removed top 2 bits (of 3) from port B of cell wb_dma_top.$auto$opt_dff.cc:195:make_patterns_logic$40836 ($ne).
Removed top 2 bits (of 3) from port B of cell wb_dma_top.$auto$opt_dff.cc:195:make_patterns_logic$40838 ($ne).
Removed top 30 bits (of 31) from FF cell wb_dma_top.$flatten\u1.$verific$ndnr_reg$wb_dma_ch_sel.v:445$19038 ($dff).
Removed top 30 bits (of 31) from port Y of cell wb_dma_top.$flatten\u1.$verific$and_232$wb_dma_ch_sel.v:445$19036 ($and).
Removed top 30 bits (of 31) from port A of cell wb_dma_top.$flatten\u1.$verific$and_232$wb_dma_ch_sel.v:445$19036 ($and).
Removed top 30 bits (of 31) from port B of cell wb_dma_top.$flatten\u1.$verific$and_232$wb_dma_ch_sel.v:445$19036 ($and).
Removed top 30 bits (of 31) from port Y of cell wb_dma_top.$flatten\u1.$verific$inv_231$wb_dma_ch_sel.v:445$19035 ($not).
Removed top 30 bits (of 31) from port A of cell wb_dma_top.$flatten\u1.$verific$inv_231$wb_dma_ch_sel.v:445$19035 ($not).
Removed top 30 bits (of 31) from FF cell wb_dma_top.$flatten\u1.$verific$ndr_r_reg$wb_dma_ch_sel.v:442$19034 ($dff).
Removed top 30 bits (of 31) from port Y of cell wb_dma_top.$flatten\u1.$verific$and_227$wb_dma_ch_sel.v:442$19032 ($and).
Removed top 30 bits (of 31) from port A of cell wb_dma_top.$flatten\u1.$verific$and_227$wb_dma_ch_sel.v:442$19032 ($and).
Removed top 30 bits (of 31) from port B of cell wb_dma_top.$flatten\u1.$verific$and_227$wb_dma_ch_sel.v:442$19032 ($and).
Removed top 30 bits (of 31) from FF cell wb_dma_top.$flatten\u1.$verific$req_r_reg$wb_dma_ch_sel.v:407$19026 ($dff).
Removed top 30 bits (of 31) from port Y of cell wb_dma_top.$flatten\u1.$verific$and_98$wb_dma_ch_sel.v:407$19024 ($and).
Removed top 30 bits (of 31) from port A of cell wb_dma_top.$flatten\u1.$verific$and_98$wb_dma_ch_sel.v:407$19024 ($and).
Removed top 30 bits (of 31) from port B of cell wb_dma_top.$flatten\u1.$verific$and_98$wb_dma_ch_sel.v:407$19024 ($and).
Removed top 30 bits (of 31) from port A of cell wb_dma_top.$flatten\u1.$verific$inv_97$wb_dma_ch_sel.v:407$19023 ($not).
Removed top 30 bits (of 31) from port Y of cell wb_dma_top.$flatten\u1.$verific$inv_97$wb_dma_ch_sel.v:407$19023 ($not).
Removed top 13 bits (of 14) from port B of cell wb_dma_top.$flatten\u2.\u1.$verific$add_7$wb_dma_inc30r.v:87$22993 ($add).
Removed top 13 bits (of 14) from port B of cell wb_dma_top.$flatten\u2.\u0.$verific$add_7$wb_dma_inc30r.v:87$22993 ($add).
Removed top 2 bits (of 11) from port B of cell wb_dma_top.$flatten\u2.$verific$equal_350$wb_dma_de.v:616$22950 ($eq).
Removed top 3 bits (of 11) from port B of cell wb_dma_top.$flatten\u2.$verific$equal_349$wb_dma_de.v:603$22949 ($eq).
Removed top 4 bits (of 11) from port B of cell wb_dma_top.$flatten\u2.$verific$equal_348$wb_dma_de.v:589$22948 ($eq).
Removed top 5 bits (of 11) from port B of cell wb_dma_top.$flatten\u2.$verific$equal_347$wb_dma_de.v:574$22947 ($eq).
Removed top 6 bits (of 11) from port B of cell wb_dma_top.$flatten\u2.$verific$equal_346$wb_dma_de.v:559$22946 ($eq).
Removed top 1 bits (of 11) from port B of cell wb_dma_top.$flatten\u2.$verific$equal_345$wb_dma_de.v:549$22945 ($eq).
Removed top 7 bits (of 11) from port B of cell wb_dma_top.$flatten\u2.$verific$equal_344$wb_dma_de.v:534$22944 ($eq).
Removed top 8 bits (of 11) from port B of cell wb_dma_top.$flatten\u2.$verific$equal_343$wb_dma_de.v:518$22943 ($eq).
Removed top 9 bits (of 11) from port B of cell wb_dma_top.$flatten\u2.$verific$equal_342$wb_dma_de.v:506$22942 ($eq).
Removed top 10 bits (of 11) from port B of cell wb_dma_top.$flatten\u2.$verific$equal_340$wb_dma_de.v:489$22940 ($eq).
Removed top 28 bits (of 32) from mux cell wb_dma_top.$flatten\u2.$verific$mux_231$wb_dma_de.v:427$22867 ($mux).
Removed top 10 bits (of 11) from port B of cell wb_dma_top.$flatten\u2.$verific$not_equal_214$wb_dma_de.v:404$22855 ($ne).
Removed top 11 bits (of 12) from port B of cell wb_dma_top.$flatten\u2.$verific$sub_159$wb_dma_de.v:359$22810 ($sub).
Removed top 8 bits (of 9) from port B of cell wb_dma_top.$flatten\u2.$verific$sub_144$wb_dma_de.v:348$22798 ($sub).
Removed top 15 bits (of 16) from port B of cell wb_dma_top.$flatten\u2.\u1.$verific$add_4$wb_dma_inc30r.v:85$22990 ($add).
Removed top 15 bits (of 16) from port B of cell wb_dma_top.$flatten\u2.\u0.$verific$add_4$wb_dma_inc30r.v:85$22990 ($add).
Removed top 22 bits (of 32) from FF cell wb_dma_top.$flatten\u3.\u1.$verific$slv_adr_reg$wb_dma_wb_slv.v:161$40791 ($dff).
Removed top 4 bits (of 9) from wire wb_dma_top.$flatten\u0.\u0.$verific$n553$39909.
Removed top 30 bits (of 31) from wire wb_dma_top.$flatten\u1.$verific$n10155$18980.
Removed top 30 bits (of 31) from wire wb_dma_top.$flatten\u1.$verific$n130$18713.
Removed top 30 bits (of 31) from wire wb_dma_top.$flatten\u1.$verific$n352$18715.
Removed top 30 bits (of 31) from wire wb_dma_top.$flatten\u1.$verific$n449$18717.
Removed top 30 bits (of 31) from wire wb_dma_top.$flatten\u1.$verific$n481$18718.
Removed top 28 bits (of 32) from wire wb_dma_top.$flatten\u2.$verific$n1066$22570.
Removed top 3 bits (of 5) from wire wb_dma_top.$flatten\u2.$verific$n1435$22578.
Removed top 2 bits (of 4) from wire wb_dma_top.$flatten\u2.$verific$n1508$22584.
Removed top 9 bits (of 10) from wire wb_dma_top.$flatten\u2.$verific$n1546$22587.
Removed top 9 bits (of 32) from wire wb_dma_top.ch0_csr.
Removed top 5 bits (of 32) from wire wb_dma_top.ch0_txsz.
Removed top 9 bits (of 32) from wire wb_dma_top.csr.
Removed top 22 bits (of 32) from wire wb_dma_top.slv0_adr.
Removed top 5 bits (of 32) from wire wb_dma_top.txsz.

yosys> peepopt

3.15. Executing PEEPOPT pass (run peephole optimizers).

yosys> pmuxtree

3.16. Executing PMUXTREE pass.

yosys> opt_clean

3.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \wb_dma_top..
Removed 20 unused cells and 45 unused wires.
<suppressed ~21 debug messages>

yosys> alumacc

3.18. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module wb_dma_top:
  creating $macc model for $flatten\u2.$verific$sub_144$wb_dma_de.v:348$22798 ($sub).
  creating $macc model for $flatten\u2.$verific$sub_159$wb_dma_de.v:359$22810 ($sub).
  creating $macc model for $flatten\u2.\u0.$verific$add_4$wb_dma_inc30r.v:85$22990 ($add).
  creating $macc model for $flatten\u2.\u0.$verific$add_7$wb_dma_inc30r.v:87$22993 ($add).
  creating $macc model for $flatten\u2.\u1.$verific$add_4$wb_dma_inc30r.v:85$22990 ($add).
  creating $macc model for $flatten\u2.\u1.$verific$add_7$wb_dma_inc30r.v:87$22993 ($add).
  creating $alu model for $macc $flatten\u2.\u1.$verific$add_7$wb_dma_inc30r.v:87$22993.
  creating $alu model for $macc $flatten\u2.\u1.$verific$add_4$wb_dma_inc30r.v:85$22990.
  creating $alu model for $macc $flatten\u2.\u0.$verific$add_7$wb_dma_inc30r.v:87$22993.
  creating $alu model for $macc $flatten\u2.\u0.$verific$add_4$wb_dma_inc30r.v:85$22990.
  creating $alu model for $macc $flatten\u2.$verific$sub_159$wb_dma_de.v:359$22810.
  creating $alu model for $macc $flatten\u2.$verific$sub_144$wb_dma_de.v:348$22798.
  creating $alu cell for $flatten\u2.$verific$sub_144$wb_dma_de.v:348$22798: $auto$alumacc.cc:485:replace_alu$41411
  creating $alu cell for $flatten\u2.$verific$sub_159$wb_dma_de.v:359$22810: $auto$alumacc.cc:485:replace_alu$41414
  creating $alu cell for $flatten\u2.\u0.$verific$add_4$wb_dma_inc30r.v:85$22990: $auto$alumacc.cc:485:replace_alu$41417
  creating $alu cell for $flatten\u2.\u0.$verific$add_7$wb_dma_inc30r.v:87$22993: $auto$alumacc.cc:485:replace_alu$41420
  creating $alu cell for $flatten\u2.\u1.$verific$add_4$wb_dma_inc30r.v:85$22990: $auto$alumacc.cc:485:replace_alu$41423
  creating $alu cell for $flatten\u2.\u1.$verific$add_7$wb_dma_inc30r.v:87$22993: $auto$alumacc.cc:485:replace_alu$41426
  created 6 $alu and 0 $macc cells.

yosys> opt

3.19. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.19.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module wb_dma_top.

yosys> opt_merge -nomux

3.19.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\wb_dma_top'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

yosys> opt_muxtree

3.19.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \wb_dma_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~42 debug messages>

yosys> opt_reduce

3.19.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \wb_dma_top.
    New input vector for $reduce_or cell $auto$pmuxtree.cc:37:or_generator$41393: { $flatten\u2.$verific$n1638$22534 $flatten\u2.$verific$n1637$22533 $flatten\u2.$verific$n1636$22532 $flatten\u2.$verific$n1635$22531 $flatten\u2.$verific$n1634$22530 $flatten\u2.$verific$n1633$22529 }
  Optimizing cells in module \wb_dma_top.
Performed a total of 1 changes.

yosys> opt_merge

3.19.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\wb_dma_top'.
<suppressed ~9 debug messages>
Removed a total of 3 cells.

yosys> opt_dff

3.19.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $flatten\u2.$verific$mast0_adr_reg$wb_dma_de.v:428$22871 ($dff) from module wb_dma_top (D = $flatten\u2.$verific$n1099$22571 [31:4], Q = \u2.mast0_adr [31:4], rval = 28'0000000000000000000000000000).

yosys> opt_clean

3.19.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \wb_dma_top..
Removed 0 unused cells and 4 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.19.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module wb_dma_top.

3.19.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.19.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \wb_dma_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~43 debug messages>

yosys> opt_reduce

3.19.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \wb_dma_top.
Performed a total of 0 changes.

yosys> opt_merge

3.19.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\wb_dma_top'.
Removed a total of 0 cells.

yosys> opt_dff

3.19.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.19.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \wb_dma_top..

yosys> opt_expr

3.19.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module wb_dma_top.

3.19.16. Finished OPT passes. (There is nothing left to do.)

yosys> memory -nomap

3.20. Executing MEMORY pass.

yosys> opt_mem

3.20.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

yosys> opt_mem_priority

3.20.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

yosys> opt_mem_feedback

3.20.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

yosys> memory_dff

3.20.4. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

yosys> opt_clean

3.20.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \wb_dma_top..

yosys> memory_share

3.20.6. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

yosys> opt_mem_widen

3.20.7. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

yosys> opt_clean

3.20.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \wb_dma_top..

yosys> memory_collect

3.20.9. Executing MEMORY_COLLECT pass (generating $mem cells).

yosys> opt_clean

3.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \wb_dma_top..

yosys> stat

3.22. Printing statistics.

=== wb_dma_top ===

   Number of wires:               3446
   Number of wire bits:          49901
   Number of public wires:        3222
   Number of public wire bits:   48654
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                388
     $adffe                         14
     $alu                            6
     $and                           71
     $bmux                           1
     $dff                           39
     $dffe                          67
     $eq                            17
     $logic_not                      7
     $mux                           86
     $ne                            10
     $not                           29
     $or                            19
     $reduce_and                     1
     $reduce_bool                   12
     $reduce_or                      8
     $sdff                           1


yosys> techmap -map +/techmap.v -map +/rapidsilicon/genesis/arith_map.v

3.23. Executing TECHMAP pass (map to technology primitives).

3.23.1. Executing Verilog-2005 frontend: /home/users/aram/Workspace/clean_repo/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v
Parsing Verilog input from `/home/users/aram/Workspace/clean_repo/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.23.2. Executing Verilog-2005 frontend: /home/users/aram/Workspace/clean_repo/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v
Parsing Verilog input from `/home/users/aram/Workspace/clean_repo/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_rs_alu'.
Successfully finished Verilog frontend.

3.23.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $dffe.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $adffe.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $bmux.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $reduce_and.
Using template $paramod$6f67705c43e5e94c02b6ebb52209ce5aa5ade4c1\_90_alu for cells of type $alu.
Using template $paramod$f30f8fc2e30bd83d28cb1ad43b9d9ec083109075\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $sdff.
Using template $paramod$6831557730818fb92b11a295f9eb33ff8fa62af1\_90_alu for cells of type $alu.
Using template $paramod$64e452304f8ff441a0619ffd943d5f8c63a16458\_80_rs_alu for cells of type $alu.
Using extmapper simplemap for cells of type $pos.
Using extmapper simplemap for cells of type $xor.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000001100 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000010001 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000001001 for cells of type $lcu.
No more expansions possible.
<suppressed ~1416 debug messages>

yosys> stat

3.24. Printing statistics.

=== wb_dma_top ===

   Number of wires:               3931
   Number of wire bits:          64453
   Number of public wires:        3222
   Number of public wire bits:   48654
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              11010
     $_AND_                        317
     $_DFFE_PP0P_                   93
     $_DFFE_PP1P_                    1
     $_DFFE_PP_                    229
     $_DFF_P_                      176
     $_MUX_                       9280
     $_NOT_                        136
     $_OR_                         393
     $_SDFF_PP0_                    28
     $_XOR_                        329
     adder_carry                    28


yosys> opt

3.25. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.25.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module wb_dma_top.
<suppressed ~8400 debug messages>

yosys> opt_merge -nomux

3.25.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\wb_dma_top'.
<suppressed ~996 debug messages>
Removed a total of 332 cells.

yosys> opt_muxtree

3.25.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \wb_dma_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.25.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \wb_dma_top.
Performed a total of 0 changes.

yosys> opt_merge

3.25.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\wb_dma_top'.
Removed a total of 0 cells.

yosys> opt_dff

3.25.6. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$51419 ($_DFF_P_) from module wb_dma_top.

yosys> opt_clean

3.25.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \wb_dma_top..
Removed 103 unused cells and 376 unused wires.
<suppressed ~104 debug messages>

yosys> opt_expr

3.25.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module wb_dma_top.
<suppressed ~3 debug messages>

3.25.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.25.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \wb_dma_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.25.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \wb_dma_top.
Performed a total of 0 changes.

yosys> opt_merge

3.25.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\wb_dma_top'.
Removed a total of 0 cells.

yosys> opt_dff

3.25.13. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$ff.cc:262:slice$42334 ($_DFF_P_) from module wb_dma_top (D = $auto$simplemap.cc:309:simplemap_bmux$49506 [31], Q = \u0.wb_rf_dout [31], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$42333 ($_DFF_P_) from module wb_dma_top (D = $auto$simplemap.cc:309:simplemap_bmux$49506 [30], Q = \u0.wb_rf_dout [30], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$42332 ($_DFF_P_) from module wb_dma_top (D = $auto$simplemap.cc:309:simplemap_bmux$49506 [29], Q = \u0.wb_rf_dout [29], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$42331 ($_DFF_P_) from module wb_dma_top (D = $auto$simplemap.cc:309:simplemap_bmux$49506 [28], Q = \u0.wb_rf_dout [28], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$42330 ($_DFF_P_) from module wb_dma_top (D = $auto$simplemap.cc:309:simplemap_bmux$49506 [27], Q = \u0.wb_rf_dout [27], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$42329 ($_DFF_P_) from module wb_dma_top (D = $auto$simplemap.cc:309:simplemap_bmux$49506 [26], Q = \u0.wb_rf_dout [26], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$42328 ($_DFF_P_) from module wb_dma_top (D = $auto$simplemap.cc:309:simplemap_bmux$49506 [25], Q = \u0.wb_rf_dout [25], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$42327 ($_DFF_P_) from module wb_dma_top (D = $auto$simplemap.cc:309:simplemap_bmux$49506 [24], Q = \u0.wb_rf_dout [24], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$42326 ($_DFF_P_) from module wb_dma_top (D = $auto$simplemap.cc:309:simplemap_bmux$49506 [23], Q = \u0.wb_rf_dout [23], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$42325 ($_DFF_P_) from module wb_dma_top (D = $auto$simplemap.cc:309:simplemap_bmux$49506 [22], Q = \u0.wb_rf_dout [22], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$42324 ($_DFF_P_) from module wb_dma_top (D = $auto$simplemap.cc:309:simplemap_bmux$49506 [21], Q = \u0.wb_rf_dout [21], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$42323 ($_DFF_P_) from module wb_dma_top (D = $auto$simplemap.cc:309:simplemap_bmux$49506 [20], Q = \u0.wb_rf_dout [20], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$42322 ($_DFF_P_) from module wb_dma_top (D = $auto$simplemap.cc:309:simplemap_bmux$49506 [19], Q = \u0.wb_rf_dout [19], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$42321 ($_DFF_P_) from module wb_dma_top (D = $auto$simplemap.cc:309:simplemap_bmux$49506 [18], Q = \u0.wb_rf_dout [18], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$42320 ($_DFF_P_) from module wb_dma_top (D = $auto$simplemap.cc:309:simplemap_bmux$49506 [17], Q = \u0.wb_rf_dout [17], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$42319 ($_DFF_P_) from module wb_dma_top (D = $auto$simplemap.cc:309:simplemap_bmux$49506 [16], Q = \u0.wb_rf_dout [16], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$42318 ($_DFF_P_) from module wb_dma_top (D = $auto$simplemap.cc:309:simplemap_bmux$49506 [15], Q = \u0.wb_rf_dout [15], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$42317 ($_DFF_P_) from module wb_dma_top (D = $auto$simplemap.cc:309:simplemap_bmux$49506 [14], Q = \u0.wb_rf_dout [14], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$42316 ($_DFF_P_) from module wb_dma_top (D = $auto$simplemap.cc:309:simplemap_bmux$49506 [13], Q = \u0.wb_rf_dout [13], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$42315 ($_DFF_P_) from module wb_dma_top (D = $auto$simplemap.cc:309:simplemap_bmux$49506 [12], Q = \u0.wb_rf_dout [12], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$42314 ($_DFF_P_) from module wb_dma_top (D = $auto$simplemap.cc:309:simplemap_bmux$49506 [11], Q = \u0.wb_rf_dout [11], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$42313 ($_DFF_P_) from module wb_dma_top (D = $auto$simplemap.cc:309:simplemap_bmux$49506 [10], Q = \u0.wb_rf_dout [10], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$42312 ($_DFF_P_) from module wb_dma_top (D = $auto$simplemap.cc:309:simplemap_bmux$49506 [9], Q = \u0.wb_rf_dout [9], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$42311 ($_DFF_P_) from module wb_dma_top (D = $auto$simplemap.cc:309:simplemap_bmux$49506 [8], Q = \u0.wb_rf_dout [8], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$42310 ($_DFF_P_) from module wb_dma_top (D = $auto$simplemap.cc:309:simplemap_bmux$49506 [7], Q = \u0.wb_rf_dout [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$42309 ($_DFF_P_) from module wb_dma_top (D = $auto$simplemap.cc:309:simplemap_bmux$49506 [6], Q = \u0.wb_rf_dout [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$42308 ($_DFF_P_) from module wb_dma_top (D = $auto$simplemap.cc:309:simplemap_bmux$49506 [5], Q = \u0.wb_rf_dout [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$42307 ($_DFF_P_) from module wb_dma_top (D = $auto$simplemap.cc:309:simplemap_bmux$49506 [4], Q = \u0.wb_rf_dout [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$42306 ($_DFF_P_) from module wb_dma_top (D = $auto$simplemap.cc:309:simplemap_bmux$49506 [3], Q = \u0.wb_rf_dout [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$42305 ($_DFF_P_) from module wb_dma_top (D = $auto$simplemap.cc:309:simplemap_bmux$49506 [2], Q = \u0.wb_rf_dout [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$42304 ($_DFF_P_) from module wb_dma_top (D = $auto$simplemap.cc:309:simplemap_bmux$49506 [1], Q = \u0.wb_rf_dout [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$42303 ($_DFF_P_) from module wb_dma_top (D = $auto$simplemap.cc:309:simplemap_bmux$49506 [0], Q = \u0.wb_rf_dout [0], rval = 1'0).

yosys> opt_clean

3.25.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \wb_dma_top..
Removed 128 unused cells and 36 unused wires.
<suppressed ~129 debug messages>

yosys> opt_expr

3.25.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module wb_dma_top.

3.25.16. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.25.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \wb_dma_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.25.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \wb_dma_top.
Performed a total of 0 changes.

yosys> opt_merge

3.25.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\wb_dma_top'.
<suppressed ~288 debug messages>
Removed a total of 96 cells.

yosys> opt_dff

3.25.20. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.25.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \wb_dma_top..
Removed 0 unused cells and 63 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.25.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module wb_dma_top.

3.25.23. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.25.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \wb_dma_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.25.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \wb_dma_top.
Performed a total of 0 changes.

yosys> opt_merge

3.25.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\wb_dma_top'.
Removed a total of 0 cells.

yosys> opt_dff

3.25.27. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.25.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \wb_dma_top..

yosys> opt_expr

3.25.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module wb_dma_top.

3.25.30. Finished OPT passes. (There is nothing left to do.)

yosys> opt -fast -full

3.26. Executing OPT pass (performing simple optimizations).

yosys> opt_expr -full

3.26.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module wb_dma_top.
<suppressed ~528 debug messages>

yosys> opt_merge

3.26.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\wb_dma_top'.
<suppressed ~18 debug messages>
Removed a total of 6 cells.

yosys> opt_dff

3.26.3. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$ff.cc:262:slice$53080 ($_SDFF_PP0_) from module wb_dma_top (D = $auto$simplemap.cc:309:simplemap_bmux$48481 [63], Q = \u0.wb_rf_dout [31], rval = 1'0).

yosys> opt_clean

3.26.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \wb_dma_top..
Removed 1 unused cells and 24 unused wires.
<suppressed ~2 debug messages>

3.26.5. Rerunning OPT passes. (Removed registers in this run.)

yosys> opt_expr -full

3.26.6. Executing OPT_EXPR pass (perform const folding).
Optimizing module wb_dma_top.
<suppressed ~17 debug messages>

yosys> opt_merge

3.26.7. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\wb_dma_top'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

yosys> opt_dff

3.26.8. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.26.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \wb_dma_top..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

3.26.10. Finished fast OPT passes.

yosys> memory_map

3.27. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

yosys> opt -full

3.28. Executing OPT pass (performing simple optimizations).

yosys> opt_expr -full

3.28.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module wb_dma_top.

yosys> opt_merge -nomux

3.28.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\wb_dma_top'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.28.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \wb_dma_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce -full

3.28.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \wb_dma_top.
Performed a total of 0 changes.

yosys> opt_merge

3.28.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\wb_dma_top'.
Removed a total of 0 cells.

yosys> opt_share

3.28.6. Executing OPT_SHARE pass.

yosys> opt_dff

3.28.7. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.28.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \wb_dma_top..

yosys> opt_expr -full

3.28.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module wb_dma_top.

3.28.10. Finished OPT passes. (There is nothing left to do.)

yosys> abc -dff

3.29. Executing ABC pass (technology mapping using ABC).

3.29.1. Summary of detected clock domains:
  679 cells in clk=\clk_i, en={ }, arst={ }, srst={ }
  77 cells in clk=\clk_i, en={ }, arst={ }, srst=\u2.m0_go
  90 cells in clk=\clk_i, en={ }, arst={ }, srst=$auto$opt_dff.cc:253:combine_resets$53081
  4 cells in clk=\clk_i, en={ }, arst={ }, srst=$auto$opt_dff.cc:253:combine_resets$53339
  101 cells in clk=\clk_i, en=\wb0_ack_i, arst={ }, srst={ }
  40 cells in clk=\clk_i, en=\wb1_ack_i, arst={ }, srst={ }
  26 cells in clk=\clk_i, en=\u0.u0.ch_csr_we, arst=\rst_i, srst={ }
  35 cells in clk=\clk_i, en=\u0.u0.ch_txsz_we, arst={ }, srst={ }
  113 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$41046, arst={ }, srst={ }
  77 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$40818, arst={ }, srst={ }
  25 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$41268, arst=\rst_i, srst={ }
  4 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$41261, arst=\rst_i, srst={ }
  118 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$41274, arst={ }, srst={ }
  117 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$41277, arst={ }, srst={ }
  3 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$41251, arst=\rst_i, srst={ }
  61 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$41254, arst={ }, srst={ }
  3 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$41245, arst=\rst_i, srst={ }
  5 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$41248, arst=\rst_i, srst={ }
  69 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$40842, arst={ }, srst={ }
  110 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$40839, arst=\rst_i, srst={ }
  104 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$40847, arst={ }, srst={ }
  66 cells in clk=\clk_i, en=\u0.int_maskb_we, arst=\rst_i, srst={ }
  6 cells in clk=\clk_i, en=\u0.csr_we, arst=\rst_i, srst={ }
  69 cells in clk=\clk_i, en=\u0.int_maska_we, arst=\rst_i, srst={ }

3.29.2. Extracting gate netlist of module `\wb_dma_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i
Extracted 675 gates and 1151 wires to a netlist network with 474 inputs and 342 outputs.

3.29.2.1. Executing ABC.
Running ABC command: /home/users/aram/Workspace/clean_repo/yosys_verific_rs/build/logic_synthesis-rs/bin/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: 138 registers in this network have don't-care init values.
ABC: The don't-care are assumed to be 0. The result may not verify.
ABC: Use command "print_latch" to see the init values of registers.
ABC: Use command "zero" to convert or "init" to change the values.
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.2.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:      131
ABC RESULTS:            ANDNOT cells:       32
ABC RESULTS:               BUF cells:      174
ABC RESULTS:               DFF cells:      136
ABC RESULTS:               MUX cells:      159
ABC RESULTS:              NAND cells:      140
ABC RESULTS:               NOR cells:       23
ABC RESULTS:               NOT cells:       22
ABC RESULTS:                OR cells:       34
ABC RESULTS:             ORNOT cells:       12
ABC RESULTS:               XOR cells:        4
ABC RESULTS:        internal signals:      335
ABC RESULTS:           input signals:      474
ABC RESULTS:          output signals:      342
Removing temp directory.

3.29.3. Extracting gate netlist of module `\wb_dma_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, synchronously reset by \u2.m0_go
Extracted 77 gates and 154 wires to a netlist network with 76 inputs and 45 outputs.

3.29.3.1. Executing ABC.
Running ABC command: /home/users/aram/Workspace/clean_repo/yosys_verific_rs/build/logic_synthesis-rs/bin/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.3.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:        2
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:               BUF cells:       17
ABC RESULTS:               DFF cells:       28
ABC RESULTS:               MUX cells:       50
ABC RESULTS:              NAND cells:        2
ABC RESULTS:               NOT cells:        4
ABC RESULTS:                OR cells:        1
ABC RESULTS:        internal signals:       33
ABC RESULTS:           input signals:       76
ABC RESULTS:          output signals:       45
Removing temp directory.

3.29.4. Extracting gate netlist of module `\wb_dma_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, synchronously reset by $auto$opt_dff.cc:253:combine_resets$53081
Extracted 90 gates and 183 wires to a netlist network with 93 inputs and 32 outputs.

3.29.4.1. Executing ABC.
Running ABC command: /home/users/aram/Workspace/clean_repo/yosys_verific_rs/build/logic_synthesis-rs/bin/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.4.2. Re-integrating ABC results.
ABC RESULTS:               BUF cells:        4
ABC RESULTS:               DFF cells:       31
ABC RESULTS:               MUX cells:       58
ABC RESULTS:                OR cells:        1
ABC RESULTS:        internal signals:       58
ABC RESULTS:           input signals:       93
ABC RESULTS:          output signals:       32
Removing temp directory.

3.29.5. Extracting gate netlist of module `\wb_dma_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, synchronously reset by $auto$opt_dff.cc:253:combine_resets$53339
Extracted 4 gates and 11 wires to a netlist network with 7 inputs and 2 outputs.

3.29.5.1. Executing ABC.
Running ABC command: /home/users/aram/Workspace/clean_repo/yosys_verific_rs/build/logic_synthesis-rs/bin/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.5.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               MUX cells:        2
ABC RESULTS:                OR cells:        1
ABC RESULTS:        internal signals:        2
ABC RESULTS:           input signals:        7
ABC RESULTS:          output signals:        2
Removing temp directory.

3.29.6. Extracting gate netlist of module `\wb_dma_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \wb0_ack_i
Extracted 101 gates and 205 wires to a netlist network with 104 inputs and 91 outputs.

3.29.6.1. Executing ABC.
Running ABC command: /home/users/aram/Workspace/clean_repo/yosys_verific_rs/build/logic_synthesis-rs/bin/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: 32 registers in this network have don't-care init values.
ABC: The don't-care are assumed to be 0. The result may not verify.
ABC: Use command "print_latch" to see the init values of registers.
ABC: Use command "zero" to convert or "init" to change the values.
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.6.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:        1
ABC RESULTS:               BUF cells:       54
ABC RESULTS:               DFF cells:       32
ABC RESULTS:               MUX cells:       65
ABC RESULTS:                OR cells:        3
ABC RESULTS:        internal signals:       10
ABC RESULTS:           input signals:      104
ABC RESULTS:          output signals:       91
Removing temp directory.

3.29.7. Extracting gate netlist of module `\wb_dma_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \wb1_ack_i
Extracted 40 gates and 81 wires to a netlist network with 41 inputs and 32 outputs.

3.29.7.1. Executing ABC.
Running ABC command: /home/users/aram/Workspace/clean_repo/yosys_verific_rs/build/logic_synthesis-rs/bin/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: 32 registers in this network have don't-care init values.
ABC: The don't-care are assumed to be 0. The result may not verify.
ABC: Use command "print_latch" to see the init values of registers.
ABC: Use command "zero" to convert or "init" to change the values.
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.7.2. Re-integrating ABC results.
ABC RESULTS:               BUF cells:       56
ABC RESULTS:               DFF cells:       32
ABC RESULTS:               MUX cells:        8
ABC RESULTS:        internal signals:        8
ABC RESULTS:           input signals:       41
ABC RESULTS:          output signals:       32
Removing temp directory.

3.29.8. Extracting gate netlist of module `\wb_dma_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u0.u0.ch_csr_we, asynchronously reset by \rst_i
Extracted 26 gates and 50 wires to a netlist network with 22 inputs and 22 outputs.

3.29.8.1. Executing ABC.
Running ABC command: /home/users/aram/Workspace/clean_repo/yosys_verific_rs/build/logic_synthesis-rs/bin/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.8.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:        5
ABC RESULTS:            ANDNOT cells:        3
ABC RESULTS:               BUF cells:       19
ABC RESULTS:               DFF cells:       11
ABC RESULTS:               MUX cells:        2
ABC RESULTS:               NOR cells:        1
ABC RESULTS:               NOT cells:        2
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:        internal signals:        6
ABC RESULTS:           input signals:       22
ABC RESULTS:          output signals:       22
Removing temp directory.

3.29.9. Extracting gate netlist of module `\wb_dma_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u0.u0.ch_txsz_we
Extracted 35 gates and 59 wires to a netlist network with 24 inputs and 23 outputs.

3.29.9.1. Executing ABC.
Running ABC command: /home/users/aram/Workspace/clean_repo/yosys_verific_rs/build/logic_synthesis-rs/bin/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: 12 registers in this network have don't-care init values.
ABC: The don't-care are assumed to be 0. The result may not verify.
ABC: Use command "print_latch" to see the init values of registers.
ABC: Use command "zero" to convert or "init" to change the values.
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.9.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:        6
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:               BUF cells:       20
ABC RESULTS:               DFF cells:       12
ABC RESULTS:               MUX cells:        8
ABC RESULTS:              NAND cells:        1
ABC RESULTS:               NOR cells:        4
ABC RESULTS:               NOT cells:        1
ABC RESULTS:        internal signals:       12
ABC RESULTS:           input signals:       24
ABC RESULTS:          output signals:       23
Removing temp directory.

3.29.10. Extracting gate netlist of module `\wb_dma_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$41046
Extracted 101 gates and 165 wires to a netlist network with 64 inputs and 72 outputs.

3.29.10.1. Executing ABC.
Running ABC command: /home/users/aram/Workspace/clean_repo/yosys_verific_rs/build/logic_synthesis-rs/bin/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: 30 registers in this network have don't-care init values.
ABC: The don't-care are assumed to be 0. The result may not verify.
ABC: Use command "print_latch" to see the init values of registers.
ABC: Use command "zero" to convert or "init" to change the values.
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.10.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:       17
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               BUF cells:       50
ABC RESULTS:               DFF cells:       30
ABC RESULTS:               MUX cells:       28
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               NOT cells:        1
ABC RESULTS:                OR cells:        2
ABC RESULTS:              XNOR cells:        3
ABC RESULTS:               XOR cells:       13
ABC RESULTS:        internal signals:       29
ABC RESULTS:           input signals:       64
ABC RESULTS:          output signals:       72
Removing temp directory.

3.29.11. Extracting gate netlist of module `\wb_dma_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$40818
Extracted 77 gates and 107 wires to a netlist network with 30 inputs and 53 outputs.

3.29.11.1. Executing ABC.
Running ABC command: /home/users/aram/Workspace/clean_repo/yosys_verific_rs/build/logic_synthesis-rs/bin/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: 12 registers in this network have don't-care init values.
ABC: The don't-care are assumed to be 0. The result may not verify.
ABC: Use command "print_latch" to see the init values of registers.
ABC: Use command "zero" to convert or "init" to change the values.
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.11.2. Re-integrating ABC results.
ABC RESULTS:               BUF cells:       23
ABC RESULTS:               DFF cells:       12
ABC RESULTS:               MUX cells:       13
ABC RESULTS:               NOT cells:       11
ABC RESULTS:                OR cells:       17
ABC RESULTS:              XNOR cells:        1
ABC RESULTS:        internal signals:       24
ABC RESULTS:           input signals:       30
ABC RESULTS:          output signals:       53
Removing temp directory.

3.29.12. Extracting gate netlist of module `\wb_dma_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$41268, asynchronously reset by \rst_i
Extracted 25 gates and 58 wires to a netlist network with 33 inputs and 24 outputs.

3.29.12.1. Executing ABC.
Running ABC command: /home/users/aram/Workspace/clean_repo/yosys_verific_rs/build/logic_synthesis-rs/bin/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.12.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:        5
ABC RESULTS:               BUF cells:        7
ABC RESULTS:               DFF cells:        4
ABC RESULTS:               MUX cells:       13
ABC RESULTS:               NOT cells:        2
ABC RESULTS:                OR cells:        1
ABC RESULTS:        internal signals:        1
ABC RESULTS:           input signals:       33
ABC RESULTS:          output signals:       24
Removing temp directory.

3.29.13. Extracting gate netlist of module `\wb_dma_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$41261, asynchronously reset by \rst_i
Extracted 4 gates and 9 wires to a netlist network with 4 inputs and 3 outputs.

3.29.13.1. Executing ABC.
Running ABC command: /home/users/aram/Workspace/clean_repo/yosys_verific_rs/build/logic_synthesis-rs/bin/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.13.2. Re-integrating ABC results.
ABC RESULTS:               BUF cells:        3
ABC RESULTS:               DFF cells:        2
ABC RESULTS:                OR cells:        1
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:        internal signals:        2
ABC RESULTS:           input signals:        4
ABC RESULTS:          output signals:        3
Removing temp directory.

3.29.14. Extracting gate netlist of module `\wb_dma_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$41274
Extracted 118 gates and 210 wires to a netlist network with 91 inputs and 62 outputs.

3.29.14.1. Executing ABC.
Running ABC command: /home/users/aram/Workspace/clean_repo/yosys_verific_rs/build/logic_synthesis-rs/bin/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: 30 registers in this network have don't-care init values.
ABC: The don't-care are assumed to be 0. The result may not verify.
ABC: Use command "print_latch" to see the init values of registers.
ABC: Use command "zero" to convert or "init" to change the values.
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.14.2. Re-integrating ABC results.
ABC RESULTS:            ANDNOT cells:        3
ABC RESULTS:               BUF cells:        6
ABC RESULTS:               DFF cells:       30
ABC RESULTS:               MUX cells:       54
ABC RESULTS:                OR cells:       30
ABC RESULTS:        internal signals:       57
ABC RESULTS:           input signals:       91
ABC RESULTS:          output signals:       62
Removing temp directory.

3.29.15. Extracting gate netlist of module `\wb_dma_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$41277
Extracted 117 gates and 207 wires to a netlist network with 89 inputs and 61 outputs.

3.29.15.1. Executing ABC.
Running ABC command: /home/users/aram/Workspace/clean_repo/yosys_verific_rs/build/logic_synthesis-rs/bin/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: 30 registers in this network have don't-care init values.
ABC: The don't-care are assumed to be 0. The result may not verify.
ABC: Use command "print_latch" to see the init values of registers.
ABC: Use command "zero" to convert or "init" to change the values.
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.15.2. Re-integrating ABC results.
ABC RESULTS:            ANDNOT cells:        3
ABC RESULTS:               BUF cells:        6
ABC RESULTS:               DFF cells:       30
ABC RESULTS:               MUX cells:       54
ABC RESULTS:                OR cells:       29
ABC RESULTS:        internal signals:       57
ABC RESULTS:           input signals:       89
ABC RESULTS:          output signals:       61
Removing temp directory.

3.29.16. Extracting gate netlist of module `\wb_dma_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$41251, asynchronously reset by \rst_i
Extracted 3 gates and 6 wires to a netlist network with 3 inputs and 3 outputs.

3.29.16.1. Executing ABC.
Running ABC command: /home/users/aram/Workspace/clean_repo/yosys_verific_rs/build/logic_synthesis-rs/bin/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.16.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:        2
ABC RESULTS:               BUF cells:        1
ABC RESULTS:               DFF cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:        3
ABC RESULTS:          output signals:        3
Removing temp directory.

3.29.17. Extracting gate netlist of module `\wb_dma_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$41254
Extracted 61 gates and 121 wires to a netlist network with 60 inputs and 26 outputs.

3.29.17.1. Executing ABC.
Running ABC command: /home/users/aram/Workspace/clean_repo/yosys_verific_rs/build/logic_synthesis-rs/bin/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: 12 registers in this network have don't-care init values.
ABC: The don't-care are assumed to be 0. The result may not verify.
ABC: Use command "print_latch" to see the init values of registers.
ABC: Use command "zero" to convert or "init" to change the values.
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.17.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:        3
ABC RESULTS:               BUF cells:        1
ABC RESULTS:               DFF cells:       12
ABC RESULTS:               MUX cells:       34
ABC RESULTS:                OR cells:        2
ABC RESULTS:               XOR cells:       10
ABC RESULTS:        internal signals:       35
ABC RESULTS:           input signals:       60
ABC RESULTS:          output signals:       26
Removing temp directory.

3.29.18. Extracting gate netlist of module `\wb_dma_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$41245, asynchronously reset by \rst_i
Extracted 3 gates and 6 wires to a netlist network with 3 inputs and 3 outputs.

3.29.18.1. Executing ABC.
Running ABC command: /home/users/aram/Workspace/clean_repo/yosys_verific_rs/build/logic_synthesis-rs/bin/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.18.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:        2
ABC RESULTS:               BUF cells:        1
ABC RESULTS:               DFF cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:        3
ABC RESULTS:          output signals:        3
Removing temp directory.

3.29.19. Extracting gate netlist of module `\wb_dma_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$41248, asynchronously reset by \rst_i
Extracted 5 gates and 10 wires to a netlist network with 4 inputs and 5 outputs.

3.29.19.1. Executing ABC.
Running ABC command: /home/users/aram/Workspace/clean_repo/yosys_verific_rs/build/logic_synthesis-rs/bin/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.19.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:        1
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               BUF cells:        2
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOT cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:        internal signals:        1
ABC RESULTS:           input signals:        4
ABC RESULTS:          output signals:        5
Removing temp directory.

3.29.20. Extracting gate netlist of module `\wb_dma_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$40842
Extracted 69 gates and 80 wires to a netlist network with 11 inputs and 3 outputs.

3.29.20.1. Executing ABC.
Running ABC command: /home/users/aram/Workspace/clean_repo/yosys_verific_rs/build/logic_synthesis-rs/bin/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: 9 registers in this network have don't-care init values.
ABC: The don't-care are assumed to be 0. The result may not verify.
ABC: Use command "print_latch" to see the init values of registers.
ABC: Use command "zero" to convert or "init" to change the values.
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.20.2. Re-integrating ABC results.
ABC RESULTS:               BUF cells:        1
ABC RESULTS:               DFF cells:        9
ABC RESULTS:               MUX cells:        8
ABC RESULTS:               NOT cells:        1
ABC RESULTS:                OR cells:        9
ABC RESULTS:              XNOR cells:        8
ABC RESULTS:        internal signals:       66
ABC RESULTS:           input signals:       11
ABC RESULTS:          output signals:        3
Removing temp directory.

3.29.21. Extracting gate netlist of module `\wb_dma_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$40839, asynchronously reset by \rst_i
Extracted 110 gates and 144 wires to a netlist network with 33 inputs and 19 outputs.

3.29.21.1. Executing ABC.
Running ABC command: /home/users/aram/Workspace/clean_repo/yosys_verific_rs/build/logic_synthesis-rs/bin/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.21.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:       30
ABC RESULTS:            ANDNOT cells:        4
ABC RESULTS:               DFF cells:       11
ABC RESULTS:               MUX cells:        2
ABC RESULTS:              NAND cells:        7
ABC RESULTS:               NOR cells:        3
ABC RESULTS:               NOT cells:        9
ABC RESULTS:                OR cells:       13
ABC RESULTS:             ORNOT cells:        4
ABC RESULTS:        internal signals:       92
ABC RESULTS:           input signals:       33
ABC RESULTS:          output signals:       19
Removing temp directory.

3.29.22. Extracting gate netlist of module `\wb_dma_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$40847
Extracted 92 gates and 153 wires to a netlist network with 61 inputs and 68 outputs.

3.29.22.1. Executing ABC.
Running ABC command: /home/users/aram/Workspace/clean_repo/yosys_verific_rs/build/logic_synthesis-rs/bin/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: 30 registers in this network have don't-care init values.
ABC: The don't-care are assumed to be 0. The result may not verify.
ABC: Use command "print_latch" to see the init values of registers.
ABC: Use command "zero" to convert or "init" to change the values.
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.22.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:       14
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               BUF cells:       51
ABC RESULTS:               DFF cells:       30
ABC RESULTS:               MUX cells:       24
ABC RESULTS:              NAND cells:        4
ABC RESULTS:                OR cells:        2
ABC RESULTS:              XNOR cells:        4
ABC RESULTS:               XOR cells:       10
ABC RESULTS:        internal signals:       24
ABC RESULTS:           input signals:       61
ABC RESULTS:          output signals:       68
Removing temp directory.

3.29.23. Extracting gate netlist of module `\wb_dma_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u0.int_maskb_we, asynchronously reset by \rst_i
Extracted 66 gates and 104 wires to a netlist network with 37 inputs and 33 outputs.

3.29.23.1. Executing ABC.
Running ABC command: /home/users/aram/Workspace/clean_repo/yosys_verific_rs/build/logic_synthesis-rs/bin/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.23.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:        1
ABC RESULTS:            ANDNOT cells:       31
ABC RESULTS:               BUF cells:       32
ABC RESULTS:               DFF cells:       31
ABC RESULTS:               MUX cells:        1
ABC RESULTS:               NOR cells:        1
ABC RESULTS:        internal signals:       34
ABC RESULTS:           input signals:       37
ABC RESULTS:          output signals:       33
Removing temp directory.

3.29.24. Extracting gate netlist of module `\wb_dma_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$53343$u0.csr_we, asynchronously reset by \rst_i
Extracted 6 gates and 12 wires to a netlist network with 5 inputs and 5 outputs.

3.29.24.1. Executing ABC.
Running ABC command: /home/users/aram/Workspace/clean_repo/yosys_verific_rs/build/logic_synthesis-rs/bin/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.24.2. Re-integrating ABC results.
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:               BUF cells:        2
ABC RESULTS:               DFF cells:        1
ABC RESULTS:              NAND cells:        2
ABC RESULTS:               NOT cells:        1
ABC RESULTS:        internal signals:        2
ABC RESULTS:           input signals:        5
ABC RESULTS:          output signals:        5
Removing temp directory.

3.29.25. Extracting gate netlist of module `\wb_dma_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u0.int_maska_we, asynchronously reset by \rst_i
Extracted 69 gates and 111 wires to a netlist network with 42 inputs and 36 outputs.

3.29.25.1. Executing ABC.
Running ABC command: /home/users/aram/Workspace/clean_repo/yosys_verific_rs/build/logic_synthesis-rs/bin/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.25.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:       29
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:               BUF cells:       34
ABC RESULTS:               DFF cells:       31
ABC RESULTS:               MUX cells:        1
ABC RESULTS:               NOR cells:        2
ABC RESULTS:               NOT cells:        1
ABC RESULTS:                OR cells:        2
ABC RESULTS:        internal signals:       33
ABC RESULTS:           input signals:       42
ABC RESULTS:          output signals:       36
Removing temp directory.

yosys> abc -script abc_tmp.scr

3.30. Executing ABC pass (technology mapping using ABC).

3.30.1. Extracting gate netlist of module `\wb_dma_top' to `<abc-temp-dir>/input.blif'..
Extracted 1391 gates and 2148 wires to a netlist network with 757 inputs and 549 outputs.

3.30.1.1. Executing ABC.
Running ABC command: /home/users/aram/Workspace/clean_repo/yosys_verific_rs/build/logic_synthesis-rs/bin/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + source /home/users/aram/Workspace/clean_repo/yosys_verific_rs/result_20-04-2022T11-33-54/All_lut_synth_rs_ade.json/wb_dma/abc_tmp.scr 
ABC:   #Luts =   684  Max Lvl =   8  Avg Lvl =   3.72  [   0.09 sec. at Pass 0]
ABC:   #Luts =   663  Max Lvl =   8  Avg Lvl =   3.84  [   2.05 sec. at Pass 1]
ABC:   #Luts =   663  Max Lvl =   8  Avg Lvl =   3.84  [   0.51 sec. at Pass 2]
ABC:   #Luts =   660  Max Lvl =   8  Avg Lvl =   3.77  [   0.82 sec. at Pass 3]
ABC:   #Luts =   659  Max Lvl =   9  Avg Lvl =   4.15  [   0.67 sec. at Pass 4]
ABC:   #Luts =   655  Max Lvl =  10  Avg Lvl =   3.94  [   0.84 sec. at Pass 5]
ABC:   #Luts =   655  Max Lvl =  10  Avg Lvl =   3.94  [   0.75 sec. at Pass 6]
ABC:   #Luts =   654  Max Lvl =   9  Avg Lvl =   3.96  [   0.82 sec. at Pass 7]
ABC:   #Luts =   654  Max Lvl =   9  Avg Lvl =   3.96  [   0.77 sec. at Pass 8]
ABC:   #Luts =   654  Max Lvl =   9  Avg Lvl =   3.96  [   0.95 sec. at Pass 9]
ABC: + write_blif <abc-temp-dir>/output.blif 

3.30.1.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:      654
ABC RESULTS:        internal signals:      842
ABC RESULTS:           input signals:      757
ABC RESULTS:          output signals:      549
Removing temp directory.

yosys> opt

3.31. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.31.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module wb_dma_top.

yosys> opt_merge -nomux

3.31.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\wb_dma_top'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.31.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \wb_dma_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.31.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \wb_dma_top.
Performed a total of 0 changes.

yosys> opt_merge

3.31.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\wb_dma_top'.
Removed a total of 0 cells.

yosys> opt_dff

3.31.6. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.31.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \wb_dma_top..
Removed 0 unused cells and 5006 unused wires.
<suppressed ~47 debug messages>

yosys> opt_expr

3.31.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module wb_dma_top.

3.31.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.31.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \wb_dma_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.31.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \wb_dma_top.
Performed a total of 0 changes.

yosys> opt_merge

3.31.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\wb_dma_top'.
Removed a total of 0 cells.

yosys> opt_dff

3.31.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.31.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \wb_dma_top..

yosys> opt_expr

3.31.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module wb_dma_top.

3.31.16. Finished OPT passes. (There is nothing left to do.)

yosys> stat

3.32. Printing statistics.

=== wb_dma_top ===

   Number of wires:               3871
   Number of wire bits:          49376
   Number of public wires:        3176
   Number of public wire bits:   48579
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1189
     $_DFFE_PP0P_                   94
     $_DFFE_PP_                    229
     $_DFF_P_                      136
     $_SDFF_PP0_                    60
     $lut                          642
     adder_carry                    28


yosys> shregmap -minlen 8 -maxlen 20

3.33. Executing SHREGMAP pass (map shift registers).
Converted 0 dff cells into 0 shift registers.

yosys> dfflegalize -cell $_DFF_?_ 0 -cell $_DFF_???_ 0 -cell $_DFFE_????_ 0 -cell $_DFFSR_???_ 0 -cell $_DFFSRE_????_ 0 -cell $_DLATCHSR_PPP_ 0

3.34. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

yosys> stat

3.35. Printing statistics.

=== wb_dma_top ===

   Number of wires:               3931
   Number of wire bits:          49436
   Number of public wires:        3176
   Number of public wire bits:   48579
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1249
     $_DFFE_PP0P_                  323
     $_DFF_P_                      196
     $_MUX_                         60
     $lut                          642
     adder_carry                    28


yosys> techmap -map +/techmap.v -map +/rapidsilicon/genesis/ffs_map.v

3.36. Executing TECHMAP pass (map to technology primitives).

3.36.1. Executing Verilog-2005 frontend: /home/users/aram/Workspace/clean_repo/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v
Parsing Verilog input from `/home/users/aram/Workspace/clean_repo/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.36.2. Executing Verilog-2005 frontend: /home/users/aram/Workspace/clean_repo/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v
Parsing Verilog input from `/home/users/aram/Workspace/clean_repo/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PN0P_'.
Generating RTLIL representation for module `\$_DFFE_PN0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_DFFE_PN1P_'.
Generating RTLIL representation for module `\$_DFFE_PN1N_'.
Generating RTLIL representation for module `\$_DFFSR_PPP_'.
Generating RTLIL representation for module `\$_DFFSR_PNP_'.
Generating RTLIL representation for module `\$_DFFSR_PNN_'.
Generating RTLIL representation for module `\$_DFFSR_PPN_'.
Generating RTLIL representation for module `\$_DFFSR_NPP_'.
Generating RTLIL representation for module `\$_DFFSR_NNP_'.
Generating RTLIL representation for module `\$_DFFSR_NNN_'.
Generating RTLIL representation for module `\$_DFFSR_NPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PPPP_'.
Generating RTLIL representation for module `\$_DFFSRE_PNPP_'.
Generating RTLIL representation for module `\$_DFFSRE_PPNP_'.
Generating RTLIL representation for module `\$_DFFSRE_PNNP_'.
Generating RTLIL representation for module `\$_DFFSRE_PPPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PNPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PPNN_'.
Generating RTLIL representation for module `\$_DFFSRE_PNNN_'.
Generating RTLIL representation for module `\$_DLATCHSR_PPP_'.
Generating RTLIL representation for module `\$_DLATCHSR_NPP_'.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NN0P_'.
Generating RTLIL representation for module `\$_DFFE_NN0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_NN1P_'.
Generating RTLIL representation for module `\$_DFFE_NN1N_'.
Generating RTLIL representation for module `\$_DFFSRE_NPPP_'.
Generating RTLIL representation for module `\$_DFFSRE_NNPP_'.
Generating RTLIL representation for module `\$_DFFSRE_NPNP_'.
Generating RTLIL representation for module `\$_DFFSRE_NNNP_'.
Generating RTLIL representation for module `\$_DFFSRE_NPPN_'.
Generating RTLIL representation for module `\$_DFFSRE_NNPN_'.
Generating RTLIL representation for module `\$_DFFSRE_NPNN_'.
Generating RTLIL representation for module `\$_DFFSRE_NNNN_'.
Generating RTLIL representation for module `\$__SHREG_DFF_P_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PN0_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NN0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_PN1_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_NN1_'.
Successfully finished Verilog frontend.

3.36.3. Continuing TECHMAP pass.
Using template \$_DFF_P_ for cells of type $_DFF_P_.
Using template \$_DFFE_PP0P_ for cells of type $_DFFE_PP0P_.
Using extmapper simplemap for cells of type $lut.
Using extmapper simplemap for cells of type $logic_not.
No more expansions possible.
<suppressed ~1620 debug messages>

yosys> opt_expr -mux_undef

3.37. Executing OPT_EXPR pass (perform const folding).
Optimizing module wb_dma_top.
<suppressed ~12659 debug messages>

yosys> simplemap

3.38. Executing SIMPLEMAP pass (map simple cells to gate primitives).

yosys> opt_expr

3.39. Executing OPT_EXPR pass (perform const folding).
Optimizing module wb_dma_top.

yosys> opt_merge

3.40. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\wb_dma_top'.
<suppressed ~2043 debug messages>
Removed a total of 681 cells.

yosys> opt_dff -nodffe -nosdff

3.41. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.42. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \wb_dma_top..
Removed 0 unused cells and 4329 unused wires.
<suppressed ~1 debug messages>

yosys> opt -nodffe -nosdff

3.43. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.43.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module wb_dma_top.
<suppressed ~114 debug messages>

yosys> opt_merge -nomux

3.43.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\wb_dma_top'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.43.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \wb_dma_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.43.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \wb_dma_top.
Performed a total of 0 changes.

yosys> opt_merge

3.43.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\wb_dma_top'.
Removed a total of 0 cells.

yosys> opt_dff -nodffe -nosdff

3.43.6. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.43.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \wb_dma_top..
Removed 0 unused cells and 9 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.43.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module wb_dma_top.

3.43.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.43.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \wb_dma_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.43.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \wb_dma_top.
Performed a total of 0 changes.

yosys> opt_merge

3.43.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\wb_dma_top'.
Removed a total of 0 cells.

yosys> opt_dff -nodffe -nosdff

3.43.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.43.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \wb_dma_top..

yosys> opt_expr

3.43.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module wb_dma_top.

3.43.16. Finished OPT passes. (There is nothing left to do.)

yosys> abc -script abc_tmp.scr

3.44. Executing ABC pass (technology mapping using ABC).

3.44.1. Extracting gate netlist of module `\wb_dma_top' to `<abc-temp-dir>/input.blif'..
Extracted 1613 gates and 2373 wires to a netlist network with 758 inputs and 563 outputs.

3.44.1.1. Executing ABC.
Running ABC command: /home/users/aram/Workspace/clean_repo/yosys_verific_rs/build/logic_synthesis-rs/bin/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + source /home/users/aram/Workspace/clean_repo/yosys_verific_rs/result_20-04-2022T11-33-54/All_lut_synth_rs_ade.json/wb_dma/abc_tmp.scr 
ABC:   #Luts =   681  Max Lvl =   9  Avg Lvl =   4.12  [   0.12 sec. at Pass 0]
ABC:   #Luts =   681  Max Lvl =   9  Avg Lvl =   4.12  [   2.26 sec. at Pass 1]
ABC:   #Luts =   681  Max Lvl =   9  Avg Lvl =   4.12  [   0.62 sec. at Pass 2]
ABC:   #Luts =   681  Max Lvl =   8  Avg Lvl =   4.01  [   1.00 sec. at Pass 3]
ABC:   #Luts =   680  Max Lvl =   8  Avg Lvl =   4.18  [   0.92 sec. at Pass 4]
ABC:   #Luts =   678  Max Lvl =   8  Avg Lvl =   3.91  [   1.18 sec. at Pass 5]
ABC:   #Luts =   678  Max Lvl =   8  Avg Lvl =   3.91  [   0.87 sec. at Pass 6]
ABC:   #Luts =   678  Max Lvl =   8  Avg Lvl =   3.91  [   1.10 sec. at Pass 7]
ABC: + write_blif <abc-temp-dir>/output.blif 

3.44.1.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:      678
ABC RESULTS:        internal signals:     1052
ABC RESULTS:           input signals:      758
ABC RESULTS:          output signals:      563
Removing temp directory.

yosys> opt

3.45. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.45.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module wb_dma_top.

yosys> opt_merge -nomux

3.45.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\wb_dma_top'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.45.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \wb_dma_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.45.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \wb_dma_top.
Performed a total of 0 changes.

yosys> opt_merge

3.45.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\wb_dma_top'.
Removed a total of 0 cells.

yosys> opt_dff

3.45.6. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.45.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \wb_dma_top..
Removed 0 unused cells and 2201 unused wires.
<suppressed ~2 debug messages>

yosys> opt_expr

3.45.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module wb_dma_top.

3.45.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.45.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \wb_dma_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.45.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \wb_dma_top.
Performed a total of 0 changes.

yosys> opt_merge

3.45.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\wb_dma_top'.
Removed a total of 0 cells.

yosys> opt_dff

3.45.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.45.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \wb_dma_top..

yosys> opt_expr

3.45.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module wb_dma_top.

3.45.16. Finished OPT passes. (There is nothing left to do.)

yosys> hierarchy -check

3.46. Executing HIERARCHY pass (managing design hierarchy).

3.46.1. Analyzing design hierarchy..
Top module:  \wb_dma_top

3.46.2. Analyzing design hierarchy..
Top module:  \wb_dma_top
Removed 0 unused modules.

yosys> stat

3.47. Printing statistics.

=== wb_dma_top ===

   Number of wires:               3907
   Number of wire bits:          49412
   Number of public wires:        3175
   Number of public wire bits:   48578
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1225
     $lut                          678
     adder_carry                    28
     dffsre                        519


yosys> opt_clean -purge

3.48. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \wb_dma_top..
Removed 0 unused cells and 3092 unused wires.
<suppressed ~3092 debug messages>

yosys> write_verilog -noattr -nohex synthesized.v

3.49. Executing Verilog backend.

yosys> bmuxmap

3.49.1. Executing BMUXMAP pass.

yosys> demuxmap

3.49.2. Executing DEMUXMAP pass.

yosys> clean_zerowidth
Dumping module `\wb_dma_top'.

Warnings: 564 unique messages, 1254 total
End of script. Logfile hash: e0c993b705, CPU: user 16.49s system 0.36s, MEM: 111.77 MB peak
Yosys 0.16+6 (git sha1 0c82fb7e3, gcc 9.1.0 -fPIC -Os)
Time spent: 90% 3x abc (158 sec), 2% 41x opt_expr (4 sec), ...
real 36.77
user 152.61
sys 21.74
