5 b 1 * 0
8 /data/cf/uvpd1/sn3/trevorw/trevorw/projects/covered/diags/verilog -t main -vcd dly_assign2.vcd -o dly_assign2.cdd -v dly_assign2.v
3 0 $root "$root" NA 0 0 1
3 0 main "main" dly_assign2.v 1 30 1
2 1 6 8000c 1 3d 121002 0 0 1 2 2 $u0
2 2 14 8000c 1 3d 121002 0 0 1 2 2 $u1
1 b 3 1840006 1 0 0 0 1 1 2
1 a 4 830004 1 0 0 0 1 1 2
1 c 4 830007 1 0 0 0 1 1 1002
1 d 4 83000a 1 0 0 0 1 1 2
4 1 0 0
4 2 0 0
3 1 main.$u0 "main.$u0" dly_assign2.v 0 12 1
2 3 7 50008 1 0 20004 0 0 1 4 0
2 4 7 10001 0 1 400 0 0 a
2 5 7 10008 1 37 11006 3 4
2 6 8 c000f 1 0 20004 0 0 1 4 0
2 7 8 80008 0 1 400 0 0 d
2 8 8 8000f 1 37 6 6 7
2 9 9 20002 1 0 20008 0 0 32 64 1 0 0 0 0 0 0 0
2 10 9 10002 2 2c 22000a 9 0 32 2 aa aa aa aa aa aa aa aa
2 11 10 140014 1 1 18 0 0 c
2 12 10 110011 1 1 8 0 0 b
2 13 10 110011 0 2a 20000 0 0 1 2 2
2 14 10 110011 1 29 20000 12 13 1 2 2
2 15 10 c000c 1 0 20008 0 0 32 64 4 0 0 0 0 0 0 0
2 16 10 10001 1 0 20004 0 0 32 64 1 0 0 0 0 0 0 0
2 17 10 5000d 1 41 20088 15 16 1 2 1002
2 18 10 50012 1 57 20000 14 17 1 2 2
2 19 10 50014 2 56 20020 11 18 1 2 2
2 20 10 10001 0 1 400 0 0 a
2 21 10 10014 2 55 2 19 20
2 22 11 50008 0 0 20010 0 0 1 4 1
2 23 11 10001 0 1 400 0 0 d
2 24 11 10008 0 37 22 22 23
4 24 0 0
4 21 24 0
4 10 21 0
4 8 10 10
4 5 8 8
3 1 main.$u1 "main.$u1" dly_assign2.v 0 19 1
2 25 15 50008 1 0 20008 0 0 1 4 1
2 26 15 10001 0 1 400 0 0 c
2 27 15 10008 1 37 1100a 25 26
2 28 16 10003 1 3c 1a 0 0 b
2 29 17 20003 1 0 20008 0 0 32 64 44 0 0 0 0 0 0 0
2 30 17 10003 2 2c 22000a 29 0 32 2 aa aa aa aa aa aa aa aa
2 31 18 50008 1 0 20004 0 0 1 4 0
2 32 18 10001 0 1 400 0 0 c
2 33 18 10008 1 37 6 31 32
4 33 0 0
4 30 33 0
4 28 30 30
4 27 28 28
3 1 main.$u2 "main.$u2" dly_assign2.v 0 28 1
