Command: /home/timtim01/eda_test/project/vip_test0/tim_axi4_vip/./simv_debug +UVM_TESTNAME=axi4_basic_sanity_test +ntb_random_seed=100 +UVM_VERBOSITY=LOW +UVM_TIMEOUT=1000000,YES -l quick_test.log
Chronologic VCS simulator copyright 1991-2024
Contains Synopsys proprietary information.
Compiler version W-2024.09-SP1_Full64; Runtime version W-2024.09-SP1_Full64;  Aug 27 15:23 2025
UVM_INFO /home/eda_tools/synopsys/vcs/W-2024.09-SP1//etc/uvm-1.2/base/uvm_root.svh(402) @ 0: reporter [UVM/RELNOTES] 
----------------------------------------------------------------
UVM-1.2.Synopsys
(C) 2007-2014 Mentor Graphics Corporation
(C) 2007-2014 Cadence Design Systems, Inc.
(C) 2006-2014 Synopsys, Inc.
(C) 2011-2013 Cypress Semiconductor Corp.
(C) 2013-2014 NVIDIA Corporation
----------------------------------------------------------------

  ***********       IMPORTANT RELEASE NOTES         ************

  You are using a version of the UVM library that has been compiled
  with `UVM_OBJECT_DO_NOT_NEED_CONSTRUCTOR undefined.
  See http://www.eda.org/svdb/view.php?id=3770 for more details.

      (Specify +UVM_NO_RELNOTES to turn off this notice)

           V C S   S i m u l a t i o n   R e p o r t 
Time: 0 ps
CPU Time:      0.350 seconds;       Data structure size:   0.5Mb
Wed Aug 27 15:23:40 2025
