INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/243505/Documents/DE1/DE1/cviceni5/counter/counter.srcs/sources_1/new/clock_enable.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'clock_enable'
