

================================================================
== Vivado HLS Report for 'pynq_filters_Filter2D_1'
================================================================
* Date:           Thu Nov 28 03:42:33 2019

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        sharpen
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     10.84|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  314918|  314918|  314918|  314918|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+--------+--------+----------+-----------+-----------+------+----------+
        |               |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+--------+--------+----------+-----------+-----------+------+----------+
        |- Loop 1       |       0|       0|         1|          -|          -|     1|    no    |
        |- loop_height  |  314916|  314916|       652|          -|          -|   483|    no    |
        | + loop_width  |     649|     649|         7|          1|          1|   644|    yes   |
        +---------------+--------+--------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 11
* Pipeline: 1
  Pipeline-0: II = 1, D = 7, States = { 4 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	2  / (tmp_s)
	3  / (!tmp_s)
3 --> 
	4  / (!exitcond1)
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	11  / (exitcond)
	7  / (!exitcond)
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	4  / true
11 --> 
	3  / true
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: stg_12 [1/1] 0.00ns
arrayctor.loop1.i.preheader:0  call void (...)* @_ssdm_op_SpecInterface(i8* %p_dst_data_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_1: stg_13 [1/1] 0.00ns
arrayctor.loop1.i.preheader:1  call void (...)* @_ssdm_op_SpecInterface(i8* %p_src_data_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_1: p_kernel_val_2_V_2_read_1 [1/1] 0.00ns
arrayctor.loop1.i.preheader:2  %p_kernel_val_2_V_2_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_kernel_val_2_V_2_read)

ST_1: p_kernel_val_2_V_1_read_1 [1/1] 0.00ns
arrayctor.loop1.i.preheader:3  %p_kernel_val_2_V_1_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_kernel_val_2_V_1_read)

ST_1: p_kernel_val_2_V_0_read_1 [1/1] 0.00ns
arrayctor.loop1.i.preheader:4  %p_kernel_val_2_V_0_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_kernel_val_2_V_0_read)

ST_1: p_kernel_val_1_V_2_read_1 [1/1] 0.00ns
arrayctor.loop1.i.preheader:5  %p_kernel_val_1_V_2_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_kernel_val_1_V_2_read)

ST_1: p_kernel_val_1_V_1_read_1 [1/1] 0.00ns
arrayctor.loop1.i.preheader:6  %p_kernel_val_1_V_1_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_kernel_val_1_V_1_read)

ST_1: p_kernel_val_1_V_0_read_1 [1/1] 0.00ns
arrayctor.loop1.i.preheader:7  %p_kernel_val_1_V_0_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_kernel_val_1_V_0_read)

ST_1: p_kernel_val_0_V_2_read_1 [1/1] 0.00ns
arrayctor.loop1.i.preheader:8  %p_kernel_val_0_V_2_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_kernel_val_0_V_2_read)

ST_1: p_kernel_val_0_V_1_read_1 [1/1] 0.00ns
arrayctor.loop1.i.preheader:9  %p_kernel_val_0_V_1_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_kernel_val_0_V_1_read)

ST_1: p_kernel_val_0_V_0_read_1 [1/1] 0.00ns
arrayctor.loop1.i.preheader:10  %p_kernel_val_0_V_0_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_kernel_val_0_V_0_read)

ST_1: k_buf_0_val_5 [1/1] 0.00ns
arrayctor.loop1.i.preheader:11  %k_buf_0_val_5 = alloca [640 x i8], align 1

ST_1: k_buf_0_val_6 [1/1] 0.00ns
arrayctor.loop1.i.preheader:12  %k_buf_0_val_6 = alloca [640 x i8], align 1

ST_1: k_buf_0_val_7 [1/1] 0.00ns
arrayctor.loop1.i.preheader:13  %k_buf_0_val_7 = alloca [640 x i8], align 1

ST_1: k_buf_0_val_8 [1/1] 0.00ns
arrayctor.loop1.i.preheader:14  %k_buf_0_val_8 = alloca [640 x i8], align 1

ST_1: k_buf_0_val_9 [1/1] 0.00ns
arrayctor.loop1.i.preheader:15  %k_buf_0_val_9 = alloca [640 x i8], align 1

ST_1: stg_28 [1/1] 1.57ns
arrayctor.loop1.i.preheader:16  br label %arrayctor.loop1.i


 <State 2>: 1.57ns
ST_2: tmp_s [1/1] 0.00ns
arrayctor.loop1.i:0  %tmp_s = phi i1 [ %tmp_45, %arrayctor.loop1.i ], [ false, %arrayctor.loop1.i.preheader ]

ST_2: tmp_45 [1/1] 1.37ns
arrayctor.loop1.i:1  %tmp_45 = xor i1 %tmp_s, true

ST_2: rbegin_i_i [1/1] 0.00ns
arrayctor.loop1.i:2  %rbegin_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([64 x i8]* @hls_KD_KD_LineBuffer_MD_10_MC) nounwind

ST_2: rend_i_i [1/1] 0.00ns
arrayctor.loop1.i:3  %rend_i_i = call i32 (...)* @_ssdm_op_SpecRegionEnd([64 x i8]* @hls_KD_KD_LineBuffer_MD_10_MC, i32 %rbegin_i_i) nounwind

ST_2: stg_33 [1/1] 0.00ns
arrayctor.loop1.i:4  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1)

ST_2: stg_34 [1/1] 0.00ns
arrayctor.loop1.i:5  br i1 %tmp_s, label %arrayctor.loop1.i, label %._crit_edge.i

ST_2: src_kernel_win_0_val_2_1 [1/1] 0.00ns
._crit_edge.i:0  %src_kernel_win_0_val_2_1 = alloca i8

ST_2: src_kernel_win_0_val_2_2 [1/1] 0.00ns
._crit_edge.i:1  %src_kernel_win_0_val_2_2 = alloca i8

ST_2: src_kernel_win_0_val_2_3 [1/1] 0.00ns
._crit_edge.i:2  %src_kernel_win_0_val_2_3 = alloca i8

ST_2: src_kernel_win_0_val_2_3_1 [1/1] 0.00ns
._crit_edge.i:3  %src_kernel_win_0_val_2_3_1 = alloca i8

ST_2: src_kernel_win_0_val_3_1 [1/1] 0.00ns
._crit_edge.i:4  %src_kernel_win_0_val_3_1 = alloca i8

ST_2: src_kernel_win_0_val_3_2 [1/1] 0.00ns
._crit_edge.i:5  %src_kernel_win_0_val_3_2 = alloca i8

ST_2: src_kernel_win_0_val_3_3 [1/1] 0.00ns
._crit_edge.i:6  %src_kernel_win_0_val_3_3 = alloca i8

ST_2: src_kernel_win_0_val_3_3_1 [1/1] 0.00ns
._crit_edge.i:7  %src_kernel_win_0_val_3_3_1 = alloca i8

ST_2: src_kernel_win_0_val_4_1 [1/1] 0.00ns
._crit_edge.i:8  %src_kernel_win_0_val_4_1 = alloca i8

ST_2: src_kernel_win_0_val_4_2 [1/1] 0.00ns
._crit_edge.i:9  %src_kernel_win_0_val_4_2 = alloca i8

ST_2: src_kernel_win_0_val_4_3 [1/1] 0.00ns
._crit_edge.i:10  %src_kernel_win_0_val_4_3 = alloca i8

ST_2: src_kernel_win_0_val_4_3_1 [1/1] 0.00ns
._crit_edge.i:11  %src_kernel_win_0_val_4_3_1 = alloca i8

ST_2: right_border_buf_0_val_0_1 [1/1] 0.00ns
._crit_edge.i:12  %right_border_buf_0_val_0_1 = alloca i8

ST_2: right_border_buf_0_val_0_1_1 [1/1] 0.00ns
._crit_edge.i:13  %right_border_buf_0_val_0_1_1 = alloca i8

ST_2: right_border_buf_0_val_4_1 [1/1] 0.00ns
._crit_edge.i:14  %right_border_buf_0_val_4_1 = alloca i8

ST_2: right_border_buf_0_val_4_1_1 [1/1] 0.00ns
._crit_edge.i:15  %right_border_buf_0_val_4_1_1 = alloca i8

ST_2: right_border_buf_0_val_3_1 [1/1] 0.00ns
._crit_edge.i:16  %right_border_buf_0_val_3_1 = alloca i8

ST_2: right_border_buf_0_val_1_1 [1/1] 0.00ns
._crit_edge.i:17  %right_border_buf_0_val_1_1 = alloca i8

ST_2: right_border_buf_0_val_1_1_1 [1/1] 0.00ns
._crit_edge.i:18  %right_border_buf_0_val_1_1_1 = alloca i8

ST_2: right_border_buf_0_val_3_1_1 [1/1] 0.00ns
._crit_edge.i:19  %right_border_buf_0_val_3_1_1 = alloca i8

ST_2: right_border_buf_0_val_2_1 [1/1] 0.00ns
._crit_edge.i:20  %right_border_buf_0_val_2_1 = alloca i8

ST_2: right_border_buf_0_val_2_1_1 [1/1] 0.00ns
._crit_edge.i:21  %right_border_buf_0_val_2_1_1 = alloca i8

ST_2: OP2_V [1/1] 0.00ns
._crit_edge.i:22  %OP2_V = sext i16 %p_kernel_val_0_V_0_read_1 to i24

ST_2: OP2_V_0_1 [1/1] 0.00ns
._crit_edge.i:23  %OP2_V_0_1 = sext i16 %p_kernel_val_0_V_1_read_1 to i24

ST_2: OP2_V_0_2 [1/1] 0.00ns
._crit_edge.i:24  %OP2_V_0_2 = sext i16 %p_kernel_val_0_V_2_read_1 to i24

ST_2: OP2_V_1 [1/1] 0.00ns
._crit_edge.i:25  %OP2_V_1 = sext i16 %p_kernel_val_1_V_0_read_1 to i24

ST_2: OP2_V_1_1 [1/1] 0.00ns
._crit_edge.i:26  %OP2_V_1_1 = sext i16 %p_kernel_val_1_V_1_read_1 to i24

ST_2: OP2_V_1_2 [1/1] 0.00ns
._crit_edge.i:27  %OP2_V_1_2 = sext i16 %p_kernel_val_1_V_2_read_1 to i24

ST_2: OP2_V_2 [1/1] 0.00ns
._crit_edge.i:28  %OP2_V_2 = sext i16 %p_kernel_val_2_V_0_read_1 to i24

ST_2: OP2_V_2_1 [1/1] 0.00ns
._crit_edge.i:29  %OP2_V_2_1 = sext i16 %p_kernel_val_2_V_1_read_1 to i24

ST_2: OP2_V_2_2 [1/1] 0.00ns
._crit_edge.i:30  %OP2_V_2_2 = sext i16 %p_kernel_val_2_V_2_read_1 to i24

ST_2: stg_66 [1/1] 1.57ns
._crit_edge.i:31  br label %0


 <State 3>: 3.40ns
ST_3: p_083_0_i [1/1] 0.00ns
:0  %p_083_0_i = phi i9 [ 0, %._crit_edge.i ], [ %i_V, %5 ]

ST_3: tmp_85_cast_cast [1/1] 0.00ns
:1  %tmp_85_cast_cast = zext i9 %p_083_0_i to i10

ST_3: stg_69 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 483, i64 483, i64 0)

ST_3: exitcond1 [1/1] 2.03ns
:3  %exitcond1 = icmp eq i9 %p_083_0_i, -29

ST_3: i_V [1/1] 1.84ns
:4  %i_V = add i9 %p_083_0_i, 1

ST_3: stg_72 [1/1] 0.00ns
:5  br i1 %exitcond1, label %"filter<0, 0, ap_fixed<16, 2, 0, 3, 0>, ap_int<16>, 480, 640, 5, 5>.exit", label %1

ST_3: stg_73 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str1817) nounwind

ST_3: tmp_46 [1/1] 0.00ns
:1  %tmp_46 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str1817)

ST_3: tmp_47 [1/1] 2.03ns
:2  %tmp_47 = icmp ult i9 %p_083_0_i, -32

ST_3: tmp_291_not [1/1] 2.03ns
:3  %tmp_291_not = icmp ugt i9 %p_083_0_i, -33

ST_3: tmp_48 [1/1] 2.03ns
:4  %tmp_48 = icmp ugt i9 %p_083_0_i, 2

ST_3: tmp_49 [1/1] 2.03ns
:5  %tmp_49 = icmp eq i9 %p_083_0_i, 1

ST_3: tmp_338_1 [1/1] 2.03ns
:6  %tmp_338_1 = icmp eq i9 %p_083_0_i, 0

ST_3: tmp_338_4 [1/1] 2.03ns
:7  %tmp_338_4 = icmp eq i9 %p_083_0_i, 2

ST_3: tmp_50 [1/1] 2.03ns
:8  %tmp_50 = icmp ugt i9 %p_083_0_i, -32

ST_3: p_assign_14_2 [1/1] 1.84ns
:9  %p_assign_14_2 = add i10 -3, %tmp_85_cast_cast

ST_3: tmp_65 [1/1] 0.00ns
:10  %tmp_65 = trunc i10 %p_assign_14_2 to i3

ST_3: tmp_66 [1/1] 0.00ns (grouped into LUT with out node row_assign_13_2_t)
:11  %tmp_66 = call i1 @_ssdm_op_BitSelect.i1.i10.i32(i10 %p_assign_14_2, i32 9)

ST_3: tmp_68 [1/1] 0.00ns (grouped into LUT with out node row_assign_13_2_t)
:12  %tmp_68 = call i1 @_ssdm_op_BitSelect.i1.i10.i32(i10 %p_assign_14_2, i32 9)

ST_3: tmp_70 [1/1] 0.00ns
:13  %tmp_70 = trunc i9 %p_083_0_i to i3

ST_3: tmp_51 [1/1] 0.80ns
:14  %tmp_51 = sub i3 2, %tmp_70

ST_3: tmp_52 [1/1] 0.00ns (grouped into LUT with out node row_assign_13_2_t)
:15  %tmp_52 = select i1 %tmp_68, i3 %tmp_51, i3 %tmp_65

ST_3: p_assign_14_3 [1/1] 1.84ns
:16  %p_assign_14_3 = add i10 -4, %tmp_85_cast_cast

ST_3: tmp_81 [1/1] 0.00ns
:17  %tmp_81 = trunc i10 %p_assign_14_3 to i3

ST_3: tmp_82 [1/1] 0.00ns (grouped into LUT with out node row_assign_13_3_t)
:18  %tmp_82 = call i1 @_ssdm_op_BitSelect.i1.i10.i32(i10 %p_assign_14_3, i32 9)

ST_3: tmp_83 [1/1] 0.00ns (grouped into LUT with out node row_assign_13_3_t)
:19  %tmp_83 = call i1 @_ssdm_op_BitSelect.i1.i10.i32(i10 %p_assign_14_3, i32 9)

ST_3: tmp_53 [1/1] 0.80ns
:20  %tmp_53 = sub i3 3, %tmp_70

ST_3: tmp_54 [1/1] 0.00ns (grouped into LUT with out node row_assign_13_3_t)
:21  %tmp_54 = select i1 %tmp_83, i3 %tmp_53, i3 %tmp_81

ST_3: p_assign_14_4 [1/1] 1.84ns
:22  %p_assign_14_4 = add i10 -5, %tmp_85_cast_cast

ST_3: tmp_84 [1/1] 0.00ns
:23  %tmp_84 = trunc i10 %p_assign_14_4 to i3

ST_3: tmp_85 [1/1] 0.00ns (grouped into LUT with out node row_assign_13_4_t)
:24  %tmp_85 = call i1 @_ssdm_op_BitSelect.i1.i10.i32(i10 %p_assign_14_4, i32 9)

ST_3: tmp_86 [1/1] 0.00ns (grouped into LUT with out node row_assign_13_4_t)
:25  %tmp_86 = call i1 @_ssdm_op_BitSelect.i1.i10.i32(i10 %p_assign_14_4, i32 9)

ST_3: tmp_55 [1/1] 0.80ns
:26  %tmp_55 = sub i3 -4, %tmp_70

ST_3: tmp_56 [1/1] 0.00ns (grouped into LUT with out node row_assign_13_4_t)
:27  %tmp_56 = select i1 %tmp_86, i3 %tmp_55, i3 %tmp_84

ST_3: y_2_2 [1/1] 0.00ns (grouped into LUT with out node row_assign_13_2_t)
:28  %y_2_2 = select i1 %tmp_66, i3 %tmp_52, i3 %tmp_65

ST_3: row_assign_13_2_t [1/1] 1.37ns (out node of the LUT)
:29  %row_assign_13_2_t = xor i3 %y_2_2, -1

ST_3: y_2_3 [1/1] 0.00ns (grouped into LUT with out node row_assign_13_3_t)
:30  %y_2_3 = select i1 %tmp_82, i3 %tmp_54, i3 %tmp_81

ST_3: row_assign_13_3_t [1/1] 1.37ns (out node of the LUT)
:31  %row_assign_13_3_t = xor i3 %y_2_3, -1

ST_3: y_2_4 [1/1] 0.00ns (grouped into LUT with out node row_assign_13_4_t)
:32  %y_2_4 = select i1 %tmp_85, i3 %tmp_56, i3 %tmp_84

ST_3: row_assign_13_4_t [1/1] 1.37ns (out node of the LUT)
:33  %row_assign_13_4_t = xor i3 %y_2_4, -1

ST_3: stg_107 [1/1] 1.57ns
:34  br label %2

ST_3: stg_108 [1/1] 0.00ns
filter<0, 0, ap_fixed<16, 2, 0, 3, 0>, ap_int<16>, 480, 640, 5, 5>.exit:0  ret void


 <State 4>: 8.06ns
ST_4: p_098_0_i [1/1] 0.00ns
:0  %p_098_0_i = phi i10 [ 0, %1 ], [ %j_V, %._crit_edge496.i ]

ST_4: tmp_89_cast_cast [1/1] 0.00ns
:4  %tmp_89_cast_cast = zext i10 %p_098_0_i to i11

ST_4: exitcond [1/1] 2.07ns
:6  %exitcond = icmp eq i10 %p_098_0_i, -380

ST_4: j_V [1/1] 1.84ns
:7  %j_V = add i10 %p_098_0_i, 1

ST_4: stg_113 [1/1] 0.00ns
:8  br i1 %exitcond, label %5, label %.critedge.i_ifconv

ST_4: tmp_87 [1/1] 0.00ns
.critedge.i_ifconv:10  %tmp_87 = call i8 @_ssdm_op_PartSelect.i8.i10.i32.i32(i10 %p_098_0_i, i32 2, i32 9)

ST_4: icmp [1/1] 2.00ns
.critedge.i_ifconv:11  %icmp = icmp ne i8 %tmp_87, 0

ST_4: r_V [1/1] 1.84ns
.critedge.i_ifconv:13  %r_V = add i11 -2, %tmp_89_cast_cast

ST_4: r_V_cast [1/1] 0.00ns (grouped into LUT with out node x)
.critedge.i_ifconv:14  %r_V_cast = sext i11 %r_V to i13

ST_4: tmp_88 [1/1] 0.00ns
.critedge.i_ifconv:15  %tmp_88 = call i1 @_ssdm_op_BitSelect.i1.i11.i32(i11 %r_V, i32 10)

ST_4: rev [1/1] 0.00ns (grouped into LUT with out node or_cond_i_i)
.critedge.i_ifconv:16  %rev = xor i1 %tmp_88, true

ST_4: tmp_58 [1/1] 2.11ns
.critedge.i_ifconv:17  %tmp_58 = icmp slt i11 %r_V, 640

ST_4: or_cond_i_i [1/1] 1.37ns (out node of the LUT)
.critedge.i_ifconv:18  %or_cond_i_i = and i1 %tmp_58, %rev

ST_4: tmp_89 [1/1] 0.00ns
.critedge.i_ifconv:19  %tmp_89 = call i1 @_ssdm_op_BitSelect.i1.i11.i32(i11 %r_V, i32 10)

ST_4: p_assign [1/1] 1.84ns
.critedge.i_ifconv:20  %p_assign = sub i11 1, %tmp_89_cast_cast

ST_4: p_p_i_i [1/1] 1.37ns
.critedge.i_ifconv:21  %p_p_i_i = select i1 %tmp_89, i11 %p_assign, i11 %r_V

ST_4: p_p_i_i_cast [1/1] 0.00ns
.critedge.i_ifconv:22  %p_p_i_i_cast = sext i11 %p_p_i_i to i12

ST_4: p_p_i_i_cast4 [1/1] 0.00ns (grouped into LUT with out node x)
.critedge.i_ifconv:23  %p_p_i_i_cast4 = sext i11 %p_p_i_i to i13

ST_4: tmp_59 [1/1] 2.11ns
.critedge.i_ifconv:24  %tmp_59 = icmp slt i11 %p_p_i_i, 640

ST_4: addconv [1/1] 1.84ns
.critedge.i_ifconv:25  %addconv = sub i12 1279, %p_p_i_i_cast

ST_4: addconv_cast [1/1] 0.00ns (grouped into LUT with out node x)
.critedge.i_ifconv:26  %addconv_cast = zext i12 %addconv to i13

ST_4: sel_tmp [1/1] 0.00ns (grouped into LUT with out node x)
.critedge.i_ifconv:27  %sel_tmp = select i1 %or_cond_i_i, i13 %r_V_cast, i13 %addconv_cast

ST_4: tmp_67_not [1/1] 0.00ns (grouped into LUT with out node sel_tmp12)
.critedge.i_ifconv:28  %tmp_67_not = xor i1 %tmp_58, true

ST_4: sel_tmp11 [1/1] 0.00ns (grouped into LUT with out node sel_tmp12)
.critedge.i_ifconv:29  %sel_tmp11 = or i1 %tmp_88, %tmp_67_not

ST_4: sel_tmp12 [1/1] 1.37ns (out node of the LUT)
.critedge.i_ifconv:30  %sel_tmp12 = and i1 %tmp_59, %sel_tmp11

ST_4: x [1/1] 1.37ns (out node of the LUT)
.critedge.i_ifconv:31  %x = select i1 %sel_tmp12, i13 %p_p_i_i_cast4, i13 %sel_tmp

ST_4: tmp_90 [1/1] 0.00ns
.critedge.i_ifconv:33  %tmp_90 = trunc i13 %x to i3

ST_4: brmerge [1/1] 1.37ns
.critedge.i_ifconv:34  %brmerge = or i1 %tmp_291_not, %tmp_58

ST_4: stg_137 [1/1] 0.00ns
.critedge.i_ifconv:57  br i1 %or_cond_i_i, label %3, label %._crit_edge489.i_ifconv

ST_4: stg_138 [1/1] 0.00ns
:0  br i1 %tmp_48, label %4, label %borderInterpolate.exit506.i.0

ST_4: stg_139 [1/1] 0.00ns
borderInterpolate.exit506.i.0:1  br i1 %tmp_49, label %"operator().exit549.i.0", label %._crit_edge491.i.0

ST_4: stg_140 [1/1] 0.00ns
._crit_edge491.i.0:0  br i1 %tmp_338_1, label %"operator().exit549.i.1", label %._crit_edge491.i.2

ST_4: stg_141 [1/1] 0.00ns
._crit_edge491.i.2:0  br i1 %tmp_49, label %"operator().exit549.i.3", label %._crit_edge491.i.3

ST_4: stg_142 [1/1] 0.00ns
._crit_edge491.i.3:0  br i1 %tmp_338_4, label %"operator().exit549.i.4", label %._crit_edge491.i.4

ST_4: stg_143 [1/1] 0.00ns
._crit_edge491.i.4:0  br label %._crit_edge489.i_ifconv

ST_4: stg_144 [1/1] 0.00ns
:0  br i1 %tmp_47, label %.preheader473.i.preheader.0, label %._crit_edge489.i_ifconv

ST_4: or_cond_i [1/1] 1.37ns
._crit_edge489.i_ifconv:6  %or_cond_i = and i1 %tmp_48, %icmp

ST_4: stg_146 [1/1] 0.00ns
._crit_edge489.i_ifconv:7  br i1 %or_cond_i, label %.preheader_ifconv, label %._crit_edge496.i


 <State 5>: 2.71ns
ST_5: col_assign_cast7 [1/1] 0.00ns
.critedge.i_ifconv:32  %col_assign_cast7 = sext i13 %x to i32

ST_5: tmp_60 [1/1] 0.00ns
.critedge.i_ifconv:35  %tmp_60 = zext i32 %col_assign_cast7 to i64

ST_5: k_buf_0_val_5_addr [1/1] 0.00ns
.critedge.i_ifconv:36  %k_buf_0_val_5_addr = getelementptr [640 x i8]* %k_buf_0_val_5, i64 0, i64 %tmp_60

ST_5: k_buf_0_val_5_load [2/2] 2.71ns
.critedge.i_ifconv:37  %k_buf_0_val_5_load = load i8* %k_buf_0_val_5_addr, align 1

ST_5: k_buf_0_val_6_addr [1/1] 0.00ns
.critedge.i_ifconv:41  %k_buf_0_val_6_addr = getelementptr [640 x i8]* %k_buf_0_val_6, i64 0, i64 %tmp_60

ST_5: k_buf_0_val_6_load [2/2] 2.71ns
.critedge.i_ifconv:42  %k_buf_0_val_6_load = load i8* %k_buf_0_val_6_addr, align 1

ST_5: k_buf_0_val_7_addr [1/1] 0.00ns
.critedge.i_ifconv:45  %k_buf_0_val_7_addr = getelementptr [640 x i8]* %k_buf_0_val_7, i64 0, i64 %tmp_60

ST_5: k_buf_0_val_7_load [2/2] 2.71ns
.critedge.i_ifconv:46  %k_buf_0_val_7_load = load i8* %k_buf_0_val_7_addr, align 1

ST_5: k_buf_0_val_8_addr [1/1] 0.00ns
.critedge.i_ifconv:49  %k_buf_0_val_8_addr = getelementptr [640 x i8]* %k_buf_0_val_8, i64 0, i64 %tmp_60

ST_5: k_buf_0_val_8_load [2/2] 2.71ns
.critedge.i_ifconv:50  %k_buf_0_val_8_load = load i8* %k_buf_0_val_8_addr, align 1

ST_5: k_buf_0_val_9_addr [1/1] 0.00ns
.critedge.i_ifconv:53  %k_buf_0_val_9_addr = getelementptr [640 x i8]* %k_buf_0_val_9, i64 0, i64 %tmp_60

ST_5: k_buf_0_val_9_load [2/2] 2.71ns
.critedge.i_ifconv:54  %k_buf_0_val_9_load = load i8* %k_buf_0_val_9_addr, align 1


 <State 6>: 7.99ns
ST_6: right_border_buf_0_val_4_1_2 [1/1] 0.00ns
:1  %right_border_buf_0_val_4_1_2 = load i8* %right_border_buf_0_val_4_1_1

ST_6: right_border_buf_0_val_3_1_2 [1/1] 0.00ns
:2  %right_border_buf_0_val_3_1_2 = load i8* %right_border_buf_0_val_3_1_1

ST_6: right_border_buf_0_val_2_1_2 [1/1] 0.00ns
:3  %right_border_buf_0_val_2_1_2 = load i8* %right_border_buf_0_val_2_1_1

ST_6: stg_162 [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 644, i64 644, i64 0)

ST_6: right_border_buf_0_val_0_1_s [1/1] 0.00ns
.critedge.i_ifconv:0  %right_border_buf_0_val_0_1_s = load i8* %right_border_buf_0_val_0_1

ST_6: right_border_buf_0_val_0_1_1_136 [1/1] 0.00ns
.critedge.i_ifconv:1  %right_border_buf_0_val_0_1_1_136 = load i8* %right_border_buf_0_val_0_1_1

ST_6: right_border_buf_0_val_4_1_s [1/1] 0.00ns
.critedge.i_ifconv:2  %right_border_buf_0_val_4_1_s = load i8* %right_border_buf_0_val_4_1

ST_6: right_border_buf_0_val_3_1_s [1/1] 0.00ns
.critedge.i_ifconv:3  %right_border_buf_0_val_3_1_s = load i8* %right_border_buf_0_val_3_1

ST_6: right_border_buf_0_val_1_1_s [1/1] 0.00ns
.critedge.i_ifconv:4  %right_border_buf_0_val_1_1_s = load i8* %right_border_buf_0_val_1_1

ST_6: right_border_buf_0_val_1_1_1_137 [1/1] 0.00ns
.critedge.i_ifconv:5  %right_border_buf_0_val_1_1_1_137 = load i8* %right_border_buf_0_val_1_1_1

ST_6: right_border_buf_0_val_2_1_s [1/1] 0.00ns
.critedge.i_ifconv:6  %right_border_buf_0_val_2_1_s = load i8* %right_border_buf_0_val_2_1

ST_6: stg_170 [1/1] 0.00ns
.critedge.i_ifconv:7  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str1818) nounwind

ST_6: tmp_57 [1/1] 0.00ns
.critedge.i_ifconv:8  %tmp_57 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str1818)

ST_6: stg_172 [1/1] 0.00ns
.critedge.i_ifconv:9  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1806) nounwind

ST_6: stg_173 [1/1] 0.00ns
.critedge.i_ifconv:12  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str1842) nounwind

ST_6: k_buf_0_val_5_load [1/2] 2.71ns
.critedge.i_ifconv:37  %k_buf_0_val_5_load = load i8* %k_buf_0_val_5_addr, align 1

ST_6: col_assign_4_t [1/1] 1.37ns
.critedge.i_ifconv:38  %col_assign_4_t = xor i3 %tmp_90, -1

ST_6: tmp_61 [1/1] 1.94ns
.critedge.i_ifconv:39  %tmp_61 = call i8 @_ssdm_op_Mux.ap_auto.5i8.i3(i8 %right_border_buf_0_val_0_1_s, i8 %right_border_buf_0_val_0_1_1_136, i8 undef, i8 undef, i8 undef, i3 %col_assign_4_t)

ST_6: col_buf_0_val_0_0 [1/1] 1.37ns
.critedge.i_ifconv:40  %col_buf_0_val_0_0 = select i1 %brmerge, i8 %k_buf_0_val_5_load, i8 %tmp_61

ST_6: k_buf_0_val_6_load [1/2] 2.71ns
.critedge.i_ifconv:42  %k_buf_0_val_6_load = load i8* %k_buf_0_val_6_addr, align 1

ST_6: tmp_62 [1/1] 1.94ns
.critedge.i_ifconv:43  %tmp_62 = call i8 @_ssdm_op_Mux.ap_auto.5i8.i3(i8 %right_border_buf_0_val_1_1_s, i8 %right_border_buf_0_val_1_1_1_137, i8 undef, i8 undef, i8 undef, i3 %col_assign_4_t)

ST_6: col_buf_0_val_1_0 [1/1] 1.37ns
.critedge.i_ifconv:44  %col_buf_0_val_1_0 = select i1 %brmerge, i8 %k_buf_0_val_6_load, i8 %tmp_62

ST_6: k_buf_0_val_7_load [1/2] 2.71ns
.critedge.i_ifconv:46  %k_buf_0_val_7_load = load i8* %k_buf_0_val_7_addr, align 1

ST_6: tmp_63 [1/1] 1.94ns
.critedge.i_ifconv:47  %tmp_63 = call i8 @_ssdm_op_Mux.ap_auto.5i8.i3(i8 %right_border_buf_0_val_2_1_2, i8 %right_border_buf_0_val_2_1_s, i8 undef, i8 undef, i8 undef, i3 %col_assign_4_t)

ST_6: col_buf_0_val_2_0 [1/1] 1.37ns
.critedge.i_ifconv:48  %col_buf_0_val_2_0 = select i1 %brmerge, i8 %k_buf_0_val_7_load, i8 %tmp_63

ST_6: k_buf_0_val_8_load [1/2] 2.71ns
.critedge.i_ifconv:50  %k_buf_0_val_8_load = load i8* %k_buf_0_val_8_addr, align 1

ST_6: tmp_64 [1/1] 1.94ns
.critedge.i_ifconv:51  %tmp_64 = call i8 @_ssdm_op_Mux.ap_auto.5i8.i3(i8 %right_border_buf_0_val_3_1_2, i8 %right_border_buf_0_val_3_1_s, i8 undef, i8 undef, i8 undef, i3 %col_assign_4_t)

ST_6: col_buf_0_val_3_0 [1/1] 1.37ns
.critedge.i_ifconv:52  %col_buf_0_val_3_0 = select i1 %brmerge, i8 %k_buf_0_val_8_load, i8 %tmp_64

ST_6: k_buf_0_val_9_load [1/2] 2.71ns
.critedge.i_ifconv:54  %k_buf_0_val_9_load = load i8* %k_buf_0_val_9_addr, align 1

ST_6: tmp_67 [1/1] 1.94ns
.critedge.i_ifconv:55  %tmp_67 = call i8 @_ssdm_op_Mux.ap_auto.5i8.i3(i8 %right_border_buf_0_val_4_1_2, i8 %right_border_buf_0_val_4_1_s, i8 undef, i8 undef, i8 undef, i3 %col_assign_4_t)

ST_6: col_buf_0_val_4_0 [1/1] 1.37ns
.critedge.i_ifconv:56  %col_buf_0_val_4_0 = select i1 %brmerge, i8 %k_buf_0_val_9_load, i8 %tmp_67

ST_6: tmp_98 [1/1] 4.38ns
borderInterpolate.exit506.i.0:0  %tmp_98 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %p_src_data_stream_V)

ST_6: stg_191 [1/1] 2.71ns
operator().exit549.i.0:0  store i8 %tmp_98, i8* %k_buf_0_val_9_addr, align 1

ST_6: stg_192 [1/1] 0.00ns
operator().exit549.i.0:1  br label %._crit_edge491.i.0

ST_6: stg_193 [1/1] 2.71ns
operator().exit549.i.1:0  store i8 %tmp_98, i8* %k_buf_0_val_8_addr, align 1

ST_6: stg_194 [1/1] 2.71ns
operator().exit549.i.1:1  store i8 %tmp_98, i8* %k_buf_0_val_7_addr, align 1

ST_6: stg_195 [1/1] 0.00ns
operator().exit549.i.1:2  br label %._crit_edge491.i.2

ST_6: stg_196 [1/1] 2.71ns
operator().exit549.i.3:0  store i8 %tmp_98, i8* %k_buf_0_val_6_addr, align 1

ST_6: stg_197 [1/1] 0.00ns
operator().exit549.i.3:1  br label %._crit_edge491.i.3

ST_6: stg_198 [1/1] 2.71ns
operator().exit549.i.4:0  store i8 %tmp_98, i8* %k_buf_0_val_5_addr, align 1

ST_6: stg_199 [1/1] 0.00ns
operator().exit549.i.4:1  br label %._crit_edge491.i.4

ST_6: right_border_buf_0_val_0_1_2 [1/1] 0.00ns
.preheader473.i.preheader.0:0  %right_border_buf_0_val_0_1_2 = load i8* %right_border_buf_0_val_0_1

ST_6: right_border_buf_0_val_1_1_2 [1/1] 0.00ns
.preheader473.i.preheader.0:1  %right_border_buf_0_val_1_1_2 = load i8* %right_border_buf_0_val_1_1

ST_6: stg_202 [1/1] 2.71ns
.preheader473.i.preheader.0:2  store i8 %k_buf_0_val_8_load, i8* %k_buf_0_val_9_addr, align 1

ST_6: stg_203 [1/1] 2.71ns
.preheader473.i.preheader.0:3  store i8 %k_buf_0_val_7_load, i8* %k_buf_0_val_8_addr, align 1

ST_6: stg_204 [1/1] 2.71ns
.preheader473.i.preheader.0:4  store i8 %k_buf_0_val_6_load, i8* %k_buf_0_val_7_addr, align 1

ST_6: stg_205 [1/1] 2.71ns
.preheader473.i.preheader.0:5  store i8 %k_buf_0_val_5_load, i8* %k_buf_0_val_6_addr, align 1

ST_6: tmp_92 [1/1] 4.38ns
.preheader473.i.preheader.0:6  %tmp_92 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %p_src_data_stream_V)

ST_6: stg_207 [1/1] 2.71ns
.preheader473.i.preheader.0:7  store i8 %tmp_92, i8* %k_buf_0_val_5_addr, align 1

ST_6: stg_208 [1/1] 0.00ns
.preheader473.i.preheader.0:8  store i8 %col_buf_0_val_2_0, i8* %right_border_buf_0_val_2_1_1

ST_6: stg_209 [1/1] 0.00ns
.preheader473.i.preheader.0:9  store i8 %right_border_buf_0_val_2_1_2, i8* %right_border_buf_0_val_2_1

ST_6: stg_210 [1/1] 0.00ns
.preheader473.i.preheader.0:10  store i8 %col_buf_0_val_3_0, i8* %right_border_buf_0_val_3_1_1

ST_6: stg_211 [1/1] 0.00ns
.preheader473.i.preheader.0:11  store i8 %right_border_buf_0_val_1_1_2, i8* %right_border_buf_0_val_1_1_1

ST_6: stg_212 [1/1] 0.00ns
.preheader473.i.preheader.0:12  store i8 %col_buf_0_val_1_0, i8* %right_border_buf_0_val_1_1

ST_6: stg_213 [1/1] 0.00ns
.preheader473.i.preheader.0:13  store i8 %right_border_buf_0_val_3_1_2, i8* %right_border_buf_0_val_3_1

ST_6: stg_214 [1/1] 0.00ns
.preheader473.i.preheader.0:14  store i8 %col_buf_0_val_4_0, i8* %right_border_buf_0_val_4_1_1

ST_6: stg_215 [1/1] 0.00ns
.preheader473.i.preheader.0:15  store i8 %right_border_buf_0_val_4_1_2, i8* %right_border_buf_0_val_4_1

ST_6: stg_216 [1/1] 0.00ns
.preheader473.i.preheader.0:16  store i8 %right_border_buf_0_val_0_1_2, i8* %right_border_buf_0_val_0_1_1

ST_6: stg_217 [1/1] 0.00ns
.preheader473.i.preheader.0:17  store i8 %col_buf_0_val_0_0, i8* %right_border_buf_0_val_0_1

ST_6: stg_218 [1/1] 0.00ns
.preheader473.i.preheader.0:18  br label %._crit_edge489.i_ifconv

ST_6: tmp_69 [1/1] 1.94ns
._crit_edge489.i_ifconv:0  %tmp_69 = call i8 @_ssdm_op_Mux.ap_auto.5i8.i3(i8 %col_buf_0_val_0_0, i8 %col_buf_0_val_1_0, i8 %col_buf_0_val_2_0, i8 %col_buf_0_val_3_0, i8 %col_buf_0_val_4_0, i3 %row_assign_13_2_t)

ST_6: src_kernel_win_0_val_2_0 [1/1] 1.37ns
._crit_edge489.i_ifconv:1  %src_kernel_win_0_val_2_0 = select i1 %tmp_50, i8 %tmp_69, i8 %col_buf_0_val_2_0

ST_6: tmp_71 [1/1] 1.94ns
._crit_edge489.i_ifconv:2  %tmp_71 = call i8 @_ssdm_op_Mux.ap_auto.5i8.i3(i8 %col_buf_0_val_0_0, i8 %col_buf_0_val_1_0, i8 %col_buf_0_val_2_0, i8 %col_buf_0_val_3_0, i8 %col_buf_0_val_4_0, i3 %row_assign_13_3_t)

ST_6: src_kernel_win_0_val_3_0 [1/1] 1.37ns
._crit_edge489.i_ifconv:3  %src_kernel_win_0_val_3_0 = select i1 %tmp_50, i8 %tmp_71, i8 %col_buf_0_val_3_0

ST_6: tmp_72 [1/1] 1.94ns
._crit_edge489.i_ifconv:4  %tmp_72 = call i8 @_ssdm_op_Mux.ap_auto.5i8.i3(i8 %col_buf_0_val_0_0, i8 %col_buf_0_val_1_0, i8 %col_buf_0_val_2_0, i8 %col_buf_0_val_3_0, i8 %col_buf_0_val_4_0, i3 %row_assign_13_4_t)

ST_6: src_kernel_win_0_val_4_0 [1/1] 1.37ns
._crit_edge489.i_ifconv:5  %src_kernel_win_0_val_4_0 = select i1 %tmp_50, i8 %tmp_72, i8 %col_buf_0_val_4_0

ST_6: src_kernel_win_0_val_2_2_lo [1/1] 0.00ns
.preheader_ifconv:0  %src_kernel_win_0_val_2_2_lo = load i8* %src_kernel_win_0_val_2_2

ST_6: src_kernel_win_0_val_2_3_lo [1/1] 0.00ns
.preheader_ifconv:1  %src_kernel_win_0_val_2_3_lo = load i8* %src_kernel_win_0_val_2_3

ST_6: src_kernel_win_0_val_2_3_1_s [1/1] 0.00ns
.preheader_ifconv:2  %src_kernel_win_0_val_2_3_1_s = load i8* %src_kernel_win_0_val_2_3_1

ST_6: src_kernel_win_0_val_4_2_lo [1/1] 0.00ns
.preheader_ifconv:6  %src_kernel_win_0_val_4_2_lo = load i8* %src_kernel_win_0_val_4_2

ST_6: src_kernel_win_0_val_4_3_lo [1/1] 0.00ns
.preheader_ifconv:7  %src_kernel_win_0_val_4_3_lo = load i8* %src_kernel_win_0_val_4_3

ST_6: src_kernel_win_0_val_4_3_1_s [1/1] 0.00ns
.preheader_ifconv:8  %src_kernel_win_0_val_4_3_1_s = load i8* %src_kernel_win_0_val_4_3_1

ST_6: OP1_V [1/1] 0.00ns
.preheader_ifconv:9  %OP1_V = zext i8 %src_kernel_win_0_val_4_3_1_s to i24

ST_6: p_Val2_s [1/1] 6.38ns
.preheader_ifconv:10  %p_Val2_s = mul i24 %OP2_V, %OP1_V

ST_6: OP1_V_0_2 [1/1] 0.00ns
.preheader_ifconv:17  %OP1_V_0_2 = zext i8 %src_kernel_win_0_val_4_2_lo to i24

ST_6: p_Val2_25_0_2 [1/1] 6.38ns
.preheader_ifconv:18  %p_Val2_25_0_2 = mul i24 %OP2_V_0_2, %OP1_V_0_2

ST_6: OP1_V_2 [1/1] 0.00ns
.preheader_ifconv:33  %OP1_V_2 = zext i8 %src_kernel_win_0_val_2_3_1_s to i24

ST_6: p_Val2_25_2 [1/1] 6.38ns
.preheader_ifconv:34  %p_Val2_25_2 = mul i24 %OP2_V_2, %OP1_V_2

ST_6: src_kernel_win_0_val_2_1_lo [1/1] 0.00ns
._crit_edge496.i:0  %src_kernel_win_0_val_2_1_lo = load i8* %src_kernel_win_0_val_2_1

ST_6: src_kernel_win_0_val_2_2_lo_1 [1/1] 0.00ns
._crit_edge496.i:1  %src_kernel_win_0_val_2_2_lo_1 = load i8* %src_kernel_win_0_val_2_2

ST_6: src_kernel_win_0_val_2_3_lo_1 [1/1] 0.00ns
._crit_edge496.i:2  %src_kernel_win_0_val_2_3_lo_1 = load i8* %src_kernel_win_0_val_2_3

ST_6: src_kernel_win_0_val_4_1_lo [1/1] 0.00ns
._crit_edge496.i:6  %src_kernel_win_0_val_4_1_lo = load i8* %src_kernel_win_0_val_4_1

ST_6: src_kernel_win_0_val_4_2_lo_1 [1/1] 0.00ns
._crit_edge496.i:7  %src_kernel_win_0_val_4_2_lo_1 = load i8* %src_kernel_win_0_val_4_2

ST_6: src_kernel_win_0_val_4_3_lo_1 [1/1] 0.00ns
._crit_edge496.i:8  %src_kernel_win_0_val_4_3_lo_1 = load i8* %src_kernel_win_0_val_4_3

ST_6: stg_243 [1/1] 0.00ns
._crit_edge496.i:10  store i8 %src_kernel_win_0_val_4_3_lo_1, i8* %src_kernel_win_0_val_4_3_1

ST_6: stg_244 [1/1] 0.00ns
._crit_edge496.i:11  store i8 %src_kernel_win_0_val_4_2_lo_1, i8* %src_kernel_win_0_val_4_3

ST_6: stg_245 [1/1] 0.00ns
._crit_edge496.i:12  store i8 %src_kernel_win_0_val_4_1_lo, i8* %src_kernel_win_0_val_4_2

ST_6: stg_246 [1/1] 0.00ns
._crit_edge496.i:13  store i8 %src_kernel_win_0_val_4_0, i8* %src_kernel_win_0_val_4_1

ST_6: stg_247 [1/1] 0.00ns
._crit_edge496.i:18  store i8 %src_kernel_win_0_val_2_3_lo_1, i8* %src_kernel_win_0_val_2_3_1

ST_6: stg_248 [1/1] 0.00ns
._crit_edge496.i:19  store i8 %src_kernel_win_0_val_2_2_lo_1, i8* %src_kernel_win_0_val_2_3

ST_6: stg_249 [1/1] 0.00ns
._crit_edge496.i:20  store i8 %src_kernel_win_0_val_2_1_lo, i8* %src_kernel_win_0_val_2_2

ST_6: stg_250 [1/1] 0.00ns
._crit_edge496.i:21  store i8 %src_kernel_win_0_val_2_0, i8* %src_kernel_win_0_val_2_1


 <State 7>: 9.40ns
ST_7: src_kernel_win_0_val_3_2_lo [1/1] 0.00ns
.preheader_ifconv:3  %src_kernel_win_0_val_3_2_lo = load i8* %src_kernel_win_0_val_3_2

ST_7: src_kernel_win_0_val_3_3_lo [1/1] 0.00ns
.preheader_ifconv:4  %src_kernel_win_0_val_3_3_lo = load i8* %src_kernel_win_0_val_3_3

ST_7: src_kernel_win_0_val_3_3_1_s [1/1] 0.00ns
.preheader_ifconv:5  %src_kernel_win_0_val_3_3_1_s = load i8* %src_kernel_win_0_val_3_3_1

ST_7: tmp_382_0_cast [1/1] 0.00ns
.preheader_ifconv:11  %tmp_382_0_cast = sext i24 %p_Val2_s to i25

ST_7: OP1_V_0_1 [1/1] 0.00ns
.preheader_ifconv:12  %OP1_V_0_1 = zext i8 %src_kernel_win_0_val_4_3_lo to i24

ST_7: p_Val2_25_0_1 [1/1] 3.36ns
.preheader_ifconv:13  %p_Val2_25_0_1 = mul i24 %OP2_V_0_1, %OP1_V_0_1

ST_7: tmp_382_0_1_cast [1/1] 0.00ns
.preheader_ifconv:14  %tmp_382_0_1_cast = sext i24 %p_Val2_25_0_1 to i25

ST_7: p_Val2_28_0_1 [1/1] 3.02ns
.preheader_ifconv:15  %p_Val2_28_0_1 = add i25 %tmp_382_0_cast, %tmp_382_0_1_cast

ST_7: p_Val2_28_0_1_cast [1/1] 0.00ns
.preheader_ifconv:16  %p_Val2_28_0_1_cast = sext i25 %p_Val2_28_0_1 to i26

ST_7: tmp_382_0_2_cast_cast [1/1] 0.00ns
.preheader_ifconv:19  %tmp_382_0_2_cast_cast = sext i24 %p_Val2_25_0_2 to i25

ST_7: OP1_V_1 [1/1] 0.00ns
.preheader_ifconv:20  %OP1_V_1 = zext i8 %src_kernel_win_0_val_3_3_1_s to i24

ST_7: p_Val2_25_1 [1/1] 3.36ns
.preheader_ifconv:21  %p_Val2_25_1 = mul i24 %OP2_V_1, %OP1_V_1

ST_7: tmp_382_1_cast_cast [1/1] 0.00ns
.preheader_ifconv:22  %tmp_382_1_cast_cast = sext i24 %p_Val2_25_1 to i25

ST_7: tmp [1/1] 3.02ns
.preheader_ifconv:23  %tmp = add i25 %tmp_382_0_2_cast_cast, %tmp_382_1_cast_cast

ST_7: tmp_cast [1/1] 0.00ns
.preheader_ifconv:24  %tmp_cast = sext i25 %tmp to i26

ST_7: p_Val2_28_1 [1/1] 2.32ns
.preheader_ifconv:25  %p_Val2_28_1 = add i26 %tmp_cast, %p_Val2_28_0_1_cast

ST_7: OP1_V_1_2 [1/1] 0.00ns
.preheader_ifconv:30  %OP1_V_1_2 = zext i8 %src_kernel_win_0_val_3_2_lo to i24

ST_7: p_Val2_25_1_2 [1/1] 3.36ns
.preheader_ifconv:31  %p_Val2_25_1_2 = mul i24 %OP2_V_1_2, %OP1_V_1_2

ST_7: tmp_382_1_2_cast_cast [1/1] 0.00ns
.preheader_ifconv:32  %tmp_382_1_2_cast_cast = sext i24 %p_Val2_25_1_2 to i26

ST_7: tmp_382_2_cast_cast [1/1] 0.00ns
.preheader_ifconv:35  %tmp_382_2_cast_cast = sext i24 %p_Val2_25_2 to i25

ST_7: OP1_V_2_1 [1/1] 0.00ns
.preheader_ifconv:36  %OP1_V_2_1 = zext i8 %src_kernel_win_0_val_2_3_lo to i24

ST_7: p_Val2_25_2_1 [1/1] 3.36ns
.preheader_ifconv:37  %p_Val2_25_2_1 = mul i24 %OP2_V_2_1, %OP1_V_2_1

ST_7: tmp_382_2_1_cast_cast [1/1] 0.00ns
.preheader_ifconv:38  %tmp_382_2_1_cast_cast = sext i24 %p_Val2_25_2_1 to i25

ST_7: tmp3 [1/1] 3.02ns
.preheader_ifconv:40  %tmp3 = add i25 %tmp_382_2_cast_cast, %tmp_382_2_1_cast_cast

ST_7: tmp3_cast [1/1] 0.00ns
.preheader_ifconv:41  %tmp3_cast = sext i25 %tmp3 to i26

ST_7: tmp2 [1/1] 3.02ns
.preheader_ifconv:42  %tmp2 = add i26 %tmp3_cast, %tmp_382_1_2_cast_cast

ST_7: src_kernel_win_0_val_3_1_lo [1/1] 0.00ns
._crit_edge496.i:3  %src_kernel_win_0_val_3_1_lo = load i8* %src_kernel_win_0_val_3_1

ST_7: src_kernel_win_0_val_3_2_lo_1 [1/1] 0.00ns
._crit_edge496.i:4  %src_kernel_win_0_val_3_2_lo_1 = load i8* %src_kernel_win_0_val_3_2

ST_7: src_kernel_win_0_val_3_3_lo_1 [1/1] 0.00ns
._crit_edge496.i:5  %src_kernel_win_0_val_3_3_lo_1 = load i8* %src_kernel_win_0_val_3_3

ST_7: empty [1/1] 0.00ns
._crit_edge496.i:9  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str1818, i32 %tmp_57)

ST_7: stg_281 [1/1] 0.00ns
._crit_edge496.i:14  store i8 %src_kernel_win_0_val_3_3_lo_1, i8* %src_kernel_win_0_val_3_3_1

ST_7: stg_282 [1/1] 0.00ns
._crit_edge496.i:15  store i8 %src_kernel_win_0_val_3_2_lo_1, i8* %src_kernel_win_0_val_3_3

ST_7: stg_283 [1/1] 0.00ns
._crit_edge496.i:16  store i8 %src_kernel_win_0_val_3_1_lo, i8* %src_kernel_win_0_val_3_2

ST_7: stg_284 [1/1] 0.00ns
._crit_edge496.i:17  store i8 %src_kernel_win_0_val_3_0, i8* %src_kernel_win_0_val_3_1

ST_7: stg_285 [1/1] 0.00ns
._crit_edge496.i:22  br label %2


 <State 8>: 8.70ns
ST_8: p_Val2_28_1_cast [1/1] 0.00ns
.preheader_ifconv:26  %p_Val2_28_1_cast = sext i26 %p_Val2_28_1 to i27

ST_8: OP1_V_1_1 [1/1] 0.00ns
.preheader_ifconv:27  %OP1_V_1_1 = zext i8 %src_kernel_win_0_val_3_3_lo to i24

ST_8: p_Val2_25_1_1 [1/1] 3.36ns
.preheader_ifconv:28  %p_Val2_25_1_1 = mul i24 %OP2_V_1_1, %OP1_V_1_1

ST_8: tmp_382_1_1_cast [1/1] 0.00ns
.preheader_ifconv:29  %tmp_382_1_1_cast = sext i24 %p_Val2_25_1_1 to i27

ST_8: tmp1 [1/1] 3.02ns
.preheader_ifconv:39  %tmp1 = add i27 %p_Val2_28_1_cast, %tmp_382_1_1_cast

ST_8: tmp2_cast [1/1] 0.00ns
.preheader_ifconv:43  %tmp2_cast = sext i26 %tmp2 to i27

ST_8: p_Val2_28_2_1 [1/1] 2.32ns
.preheader_ifconv:44  %p_Val2_28_2_1 = add i27 %tmp2_cast, %tmp1


 <State 9>: 10.84ns
ST_9: p_Val2_28_2_1_cast [1/1] 0.00ns
.preheader_ifconv:45  %p_Val2_28_2_1_cast = sext i27 %p_Val2_28_2_1 to i28

ST_9: OP1_V_2_2 [1/1] 0.00ns
.preheader_ifconv:46  %OP1_V_2_2 = zext i8 %src_kernel_win_0_val_2_2_lo to i24

ST_9: p_Val2_25_2_2 [1/1] 3.36ns
.preheader_ifconv:47  %p_Val2_25_2_2 = mul i24 %OP2_V_2_2, %OP1_V_2_2

ST_9: tmp_382_2_2_cast [1/1] 0.00ns
.preheader_ifconv:48  %tmp_382_2_2_cast = sext i24 %p_Val2_25_2_2 to i28

ST_9: p_Val2_3 [1/1] 3.02ns
.preheader_ifconv:49  %p_Val2_3 = add i28 %p_Val2_28_2_1_cast, %tmp_382_2_2_cast

ST_9: signbit [1/1] 0.00ns
.preheader_ifconv:50  %signbit = call i1 @_ssdm_op_BitSelect.i1.i28.i32(i28 %p_Val2_3, i32 27)

ST_9: p_Val2_1 [1/1] 0.00ns
.preheader_ifconv:51  %p_Val2_1 = call i8 @_ssdm_op_PartSelect.i8.i28.i32.i32(i28 %p_Val2_3, i32 14, i32 21)

ST_9: tmp_94 [1/1] 0.00ns
.preheader_ifconv:52  %tmp_94 = call i1 @_ssdm_op_BitSelect.i1.i28.i32(i28 %p_Val2_3, i32 13)

ST_9: tmp_3_i_i [1/1] 0.00ns
.preheader_ifconv:53  %tmp_3_i_i = zext i1 %tmp_94 to i8

ST_9: tmp_95 [1/1] 0.00ns (grouped into LUT with out node carry)
.preheader_ifconv:54  %tmp_95 = call i1 @_ssdm_op_BitSelect.i1.i28.i32(i28 %p_Val2_3, i32 21)

ST_9: p_Val2_2 [1/1] 1.72ns
.preheader_ifconv:55  %p_Val2_2 = add i8 %p_Val2_1, %tmp_3_i_i

ST_9: tmp_96 [1/1] 0.00ns (grouped into LUT with out node carry)
.preheader_ifconv:56  %tmp_96 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_2, i32 7)

ST_9: tmp_7_i_i [1/1] 0.00ns (grouped into LUT with out node carry)
.preheader_ifconv:57  %tmp_7_i_i = xor i1 %tmp_96, true

ST_9: carry [1/1] 1.37ns (out node of the LUT)
.preheader_ifconv:58  %carry = and i1 %tmp_95, %tmp_7_i_i

ST_9: tmp_73 [1/1] 0.00ns
.preheader_ifconv:59  %tmp_73 = call i6 @_ssdm_op_PartSelect.i6.i28.i32.i32(i28 %p_Val2_3, i32 22, i32 27)

ST_9: Range1_all_ones [1/1] 1.94ns
.preheader_ifconv:60  %Range1_all_ones = icmp eq i6 %tmp_73, -1

ST_9: Range1_all_zeros [1/1] 1.94ns
.preheader_ifconv:61  %Range1_all_zeros = icmp eq i6 %tmp_73, 0

ST_9: deleted_zeros [1/1] 0.00ns (grouped into LUT with out node p_39_demorgan_i_i_i)
.preheader_ifconv:62  %deleted_zeros = select i1 %carry, i1 %Range1_all_ones, i1 %Range1_all_zeros

ST_9: p_38_i_i_i [1/1] 1.37ns
.preheader_ifconv:63  %p_38_i_i_i = and i1 %carry, %Range1_all_ones

ST_9: p_39_demorgan_i_i_i [1/1] 1.37ns (out node of the LUT)
.preheader_ifconv:66  %p_39_demorgan_i_i_i = or i1 %deleted_zeros, %signbit


 <State 10>: 7.12ns
ST_10: tmp_8_i_i [1/1] 0.00ns (grouped into LUT with out node p_i_i)
.preheader_ifconv:64  %tmp_8_i_i = xor i1 %p_38_i_i_i, true

ST_10: neg_src [1/1] 0.00ns (grouped into LUT with out node p_i_i)
.preheader_ifconv:65  %neg_src = and i1 %signbit, %tmp_8_i_i

ST_10: signbit_not [1/1] 0.00ns (grouped into LUT with out node neg_src_not_i_i)
.preheader_ifconv:67  %signbit_not = xor i1 %signbit, true

ST_10: neg_src_not_i_i [1/1] 1.37ns (out node of the LUT)
.preheader_ifconv:68  %neg_src_not_i_i = or i1 %p_38_i_i_i, %signbit_not

ST_10: brmerge_i_i_not_i_i [1/1] 0.00ns (grouped into LUT with out node p_Val2_s_138)
.preheader_ifconv:69  %brmerge_i_i_not_i_i = and i1 %p_39_demorgan_i_i_i, %neg_src_not_i_i

ST_10: p_39_demorgan_i_not_i_i [1/1] 0.00ns (grouped into LUT with out node p_Val2_s_138)
.preheader_ifconv:70  %p_39_demorgan_i_not_i_i = xor i1 %p_39_demorgan_i_i_i, true

ST_10: brmerge_i_i [1/1] 0.00ns (grouped into LUT with out node p_Val2_s_138)
.preheader_ifconv:71  %brmerge_i_i = or i1 %neg_src_not_i_i, %p_39_demorgan_i_not_i_i

ST_10: p_mux_i_i [1/1] 0.00ns (grouped into LUT with out node p_Val2_s_138)
.preheader_ifconv:72  %p_mux_i_i = select i1 %brmerge_i_i_not_i_i, i8 %p_Val2_2, i8 -1

ST_10: p_i_i [1/1] 1.37ns (out node of the LUT)
.preheader_ifconv:73  %p_i_i = select i1 %neg_src, i8 0, i8 %p_Val2_2

ST_10: p_Val2_s_138 [1/1] 1.37ns (out node of the LUT)
.preheader_ifconv:74  %p_Val2_s_138 = select i1 %brmerge_i_i, i8 %p_mux_i_i, i8 %p_i_i

ST_10: stg_323 [1/1] 4.38ns
.preheader_ifconv:75  call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %p_dst_data_stream_V, i8 %p_Val2_s_138)

ST_10: stg_324 [1/1] 0.00ns
.preheader_ifconv:76  br label %._crit_edge496.i


 <State 11>: 0.00ns
ST_11: empty_139 [1/1] 0.00ns
:0  %empty_139 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str1817, i32 %tmp_46)

ST_11: stg_326 [1/1] 0.00ns
:1  br label %0



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 7>: 9.4ns
The critical path consists of the following:
	'mul' operation ('p_Val2_25_2_1', C:/Xilinx/Vivado_HLS/2016.2/common/technology/autopilot/hls/hls_video_imgproc.h:277->C:/Xilinx/Vivado_HLS/2016.2/common/technology/autopilot/hls/hls_video_imgproc.h:492->C:/Xilinx/Vivado_HLS/2016.2/common/technology/autopilot/hls/hls_video_imgproc.h:809) (3.36 ns)
	'add' operation ('tmp3', C:/Xilinx/Vivado_HLS/2016.2/common/technology/autopilot/hls/hls_video_imgproc.h:278->C:/Xilinx/Vivado_HLS/2016.2/common/technology/autopilot/hls/hls_video_imgproc.h:492->C:/Xilinx/Vivado_HLS/2016.2/common/technology/autopilot/hls/hls_video_imgproc.h:809) (3.02 ns)
	'add' operation ('tmp2', C:/Xilinx/Vivado_HLS/2016.2/common/technology/autopilot/hls/hls_video_imgproc.h:278->C:/Xilinx/Vivado_HLS/2016.2/common/technology/autopilot/hls/hls_video_imgproc.h:492->C:/Xilinx/Vivado_HLS/2016.2/common/technology/autopilot/hls/hls_video_imgproc.h:809) (3.02 ns)

 <State 9>: 10.8ns
The critical path consists of the following:
	'mul' operation ('p_Val2_25_2_2', C:/Xilinx/Vivado_HLS/2016.2/common/technology/autopilot/hls/hls_video_imgproc.h:277->C:/Xilinx/Vivado_HLS/2016.2/common/technology/autopilot/hls/hls_video_imgproc.h:492->C:/Xilinx/Vivado_HLS/2016.2/common/technology/autopilot/hls/hls_video_imgproc.h:809) (3.36 ns)
	'add' operation ('op.V', C:/Xilinx/Vivado_HLS/2016.2/common/technology/autopilot/hls/hls_video_imgproc.h:278->C:/Xilinx/Vivado_HLS/2016.2/common/technology/autopilot/hls/hls_video_imgproc.h:492->C:/Xilinx/Vivado_HLS/2016.2/common/technology/autopilot/hls/hls_video_imgproc.h:809) (3.02 ns)
	'partselect' operation ('__Val2__', C:/Xilinx/Vivado_HLS/2016.2/common/technology/autopilot/hls/hls_video_types.h:419->C:/Xilinx/Vivado_HLS/2016.2/common/technology/autopilot/hls/hls_video_types.h:510->C:/Xilinx/Vivado_HLS/2016.2/common/technology/autopilot/hls/hls_video_imgproc.h:281->C:/Xilinx/Vivado_HLS/2016.2/common/technology/autopilot/hls/hls_video_imgproc.h:492->C:/Xilinx/Vivado_HLS/2016.2/common/technology/autopilot/hls/hls_video_imgproc.h:809) (0 ns)
	'add' operation ('__Val2__', C:/Xilinx/Vivado_HLS/2016.2/common/technology/autopilot/hls/hls_video_types.h:419->C:/Xilinx/Vivado_HLS/2016.2/common/technology/autopilot/hls/hls_video_types.h:510->C:/Xilinx/Vivado_HLS/2016.2/common/technology/autopilot/hls/hls_video_imgproc.h:281->C:/Xilinx/Vivado_HLS/2016.2/common/technology/autopilot/hls/hls_video_imgproc.h:492->C:/Xilinx/Vivado_HLS/2016.2/common/technology/autopilot/hls/hls_video_imgproc.h:809) (1.72 ns)
	'bitselect' operation ('tmp_96', C:/Xilinx/Vivado_HLS/2016.2/common/technology/autopilot/hls/hls_video_types.h:419->C:/Xilinx/Vivado_HLS/2016.2/common/technology/autopilot/hls/hls_video_types.h:510->C:/Xilinx/Vivado_HLS/2016.2/common/technology/autopilot/hls/hls_video_imgproc.h:281->C:/Xilinx/Vivado_HLS/2016.2/common/technology/autopilot/hls/hls_video_imgproc.h:492->C:/Xilinx/Vivado_HLS/2016.2/common/technology/autopilot/hls/hls_video_imgproc.h:809) (0 ns)
	'xor' operation ('tmp_7_i_i', C:/Xilinx/Vivado_HLS/2016.2/common/technology/autopilot/hls/hls_video_types.h:419->C:/Xilinx/Vivado_HLS/2016.2/common/technology/autopilot/hls/hls_video_types.h:510->C:/Xilinx/Vivado_HLS/2016.2/common/technology/autopilot/hls/hls_video_imgproc.h:281->C:/Xilinx/Vivado_HLS/2016.2/common/technology/autopilot/hls/hls_video_imgproc.h:492->C:/Xilinx/Vivado_HLS/2016.2/common/technology/autopilot/hls/hls_video_imgproc.h:809) (0 ns)
	'and' operation ('carry', C:/Xilinx/Vivado_HLS/2016.2/common/technology/autopilot/hls/hls_video_types.h:419->C:/Xilinx/Vivado_HLS/2016.2/common/technology/autopilot/hls/hls_video_types.h:510->C:/Xilinx/Vivado_HLS/2016.2/common/technology/autopilot/hls/hls_video_imgproc.h:281->C:/Xilinx/Vivado_HLS/2016.2/common/technology/autopilot/hls/hls_video_imgproc.h:492->C:/Xilinx/Vivado_HLS/2016.2/common/technology/autopilot/hls/hls_video_imgproc.h:809) (1.37 ns)
	'and' operation ('p_38_i_i_i', C:/Xilinx/Vivado_HLS/2016.2/common/technology/autopilot/hls/hls_video_types.h:419->C:/Xilinx/Vivado_HLS/2016.2/common/technology/autopilot/hls/hls_video_types.h:510->C:/Xilinx/Vivado_HLS/2016.2/common/technology/autopilot/hls/hls_video_imgproc.h:281->C:/Xilinx/Vivado_HLS/2016.2/common/technology/autopilot/hls/hls_video_imgproc.h:492->C:/Xilinx/Vivado_HLS/2016.2/common/technology/autopilot/hls/hls_video_imgproc.h:809) (1.37 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
