Warning (10268): Verilog HDL information at BancoReg.v(46): always construct contains both blocking and non-blocking assignments File: C:/Users/aluno/Desktop/Lab3/Auxiliar_restored/BancoReg.v Line: 46
