

================================================================
== Vivado HLS Report for 'conv_1'
================================================================
* Date:           Thu Aug  3 11:10:15 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        conv
* Solution:       solution4
* Product family: virtex7
* Target device:  xc7vx485t-ffg1157-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  | 40.00 ns | 33.795 ns |   5.00 ns  |
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       52|       52| 2.080 us | 2.080 us |   52|   52|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Row_Loop_Col_Loop  |       50|       50|        24|          9|          1|     4|    yes   |
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|     432|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|     32|    2007|    2280|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|     930|    -|
|Register         |        0|      -|    1546|      96|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|     32|    3553|    3738|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     2060|   2800|  607200|  303600|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      1|   ~0   |       1|    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |conv_1_fadd_32ns_bkb_U1   |conv_1_fadd_32ns_bkb  |        0|      2|  177|  198|    0|
    |conv_1_fadd_32ns_bkb_U2   |conv_1_fadd_32ns_bkb  |        0|      2|  177|  198|    0|
    |conv_1_fadd_32ns_bkb_U3   |conv_1_fadd_32ns_bkb  |        0|      2|  177|  198|    0|
    |conv_1_fadd_32ns_bkb_U4   |conv_1_fadd_32ns_bkb  |        0|      2|  177|  198|    0|
    |conv_1_fadd_32ns_bkb_U5   |conv_1_fadd_32ns_bkb  |        0|      2|  177|  198|    0|
    |conv_1_fadd_32ns_bkb_U6   |conv_1_fadd_32ns_bkb  |        0|      2|  177|  198|    0|
    |conv_1_fadd_32ns_bkb_U7   |conv_1_fadd_32ns_bkb  |        0|      2|  177|  198|    0|
    |conv_1_fcmp_32ns_dEe_U14  |conv_1_fcmp_32ns_dEe  |        0|      0|    0|   66|    0|
    |conv_1_fmul_32ns_cud_U8   |conv_1_fmul_32ns_cud  |        0|      3|  128|  138|    0|
    |conv_1_fmul_32ns_cud_U9   |conv_1_fmul_32ns_cud  |        0|      3|  128|  138|    0|
    |conv_1_fmul_32ns_cud_U10  |conv_1_fmul_32ns_cud  |        0|      3|  128|  138|    0|
    |conv_1_fmul_32ns_cud_U11  |conv_1_fmul_32ns_cud  |        0|      3|  128|  138|    0|
    |conv_1_fmul_32ns_cud_U12  |conv_1_fmul_32ns_cud  |        0|      3|  128|  138|    0|
    |conv_1_fmul_32ns_cud_U13  |conv_1_fmul_32ns_cud  |        0|      3|  128|  138|    0|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                     |                      |        0|     32| 2007| 2280|    0|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |add_ln26_1_fu_689_p2      |     +    |      0|  0|  10|           1|           2|
    |add_ln26_fu_709_p2        |     +    |      0|  0|  10|           2|           2|
    |add_ln34_1_fu_1119_p2     |     +    |      0|  0|  15|           1|           5|
    |add_ln34_2_fu_1180_p2     |     +    |      0|  0|  15|           2|           5|
    |add_ln34_fu_1035_p2       |     +    |      0|  0|  71|          64|          64|
    |add_ln8_fu_669_p2         |     +    |      0|  0|  12|           3|           1|
    |c_fu_765_p2               |     +    |      0|  0|  10|           1|           2|
    |sub_ln34_fu_1057_p2       |     -    |      0|  0|  15|           5|           5|
    |and_ln33_1_fu_1165_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln33_2_fu_1226_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln33_fu_1104_p2       |    and   |      0|  0|   2|           1|           1|
    |icmp_ln11_fu_675_p2       |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln33_1_fu_1092_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln33_2_fu_1147_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln33_3_fu_1153_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln33_4_fu_1208_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln33_5_fu_1214_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln33_fu_1086_p2      |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln8_fu_663_p2        |   icmp   |      0|  0|   9|           3|           4|
    |or_ln26_10_fu_784_p2      |    or    |      0|  0|   5|           5|           1|
    |or_ln26_11_fu_886_p2      |    or    |      0|  0|   5|           5|           1|
    |or_ln26_12_fu_822_p2      |    or    |      0|  0|   5|           5|           1|
    |or_ln26_13_fu_918_p2      |    or    |      0|  0|   5|           5|           1|
    |or_ln26_2_fu_950_p2       |    or    |      0|  0|   5|           5|           1|
    |or_ln26_5_fu_978_p2       |    or    |      0|  0|   5|           5|           1|
    |or_ln26_8_fu_1006_p2      |    or    |      0|  0|   5|           5|           1|
    |or_ln26_9_fu_738_p2       |    or    |      0|  0|   5|           5|           1|
    |or_ln26_fu_854_p2         |    or    |      0|  0|   5|           5|           1|
    |or_ln33_1_fu_1159_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln33_2_fu_1220_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln33_fu_1098_p2        |    or    |      0|  0|   2|           1|           1|
    |select_ln33_1_fu_1171_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln33_2_fu_1232_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln33_fu_1110_p3    |  select  |      0|  0|  32|           1|          32|
    |select_ln34_1_fu_695_p3   |  select  |      0|  0|   2|           1|           2|
    |select_ln34_2_fu_715_p3   |  select  |      0|  0|   2|           1|           2|
    |select_ln34_3_fu_757_p3   |  select  |      0|  0|   2|           1|           2|
    |select_ln34_fu_681_p3     |  select  |      0|  0|   2|           1|           1|
    |ap_enable_pp0             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln26_1_fu_803_p2      |    xor   |      0|  0|   3|           2|           3|
    |xor_ln26_fu_703_p2        |    xor   |      0|  0|   3|           2|           3|
    +--------------------------+----------+-------+---+----+------------+------------+
    |Total                     |          |      0|  0| 432|         240|         228|
    +--------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                |  53|         12|    1|         12|
    |ap_enable_reg_pp0_iter2                  |   9|          2|    1|          2|
    |ap_phi_mux_c_0_phi_fu_402_p4             |   9|          2|    2|          4|
    |ap_phi_mux_indvar_flatten_phi_fu_380_p4  |   9|          2|    3|          6|
    |ap_phi_mux_r_0_phi_fu_391_p4             |   9|          2|    2|          4|
    |c_0_reg_398                              |   9|          2|    2|          4|
    |conv_out_address0                        |  21|          4|    4|         16|
    |conv_out_d0                              |  21|          4|   32|        128|
    |grp_fu_409_p0                            |  15|          3|   32|         96|
    |grp_fu_409_p1                            |  41|          8|   32|        256|
    |grp_fu_414_p0                            |  15|          3|   32|         96|
    |grp_fu_414_p1                            |  41|          8|   32|        256|
    |grp_fu_419_p0                            |  15|          3|   32|         96|
    |grp_fu_419_p1                            |  41|          8|   32|        256|
    |grp_fu_427_p0                            |  15|          3|   32|         96|
    |grp_fu_427_p1                            |  47|         10|   32|        320|
    |grp_fu_432_p0                            |  15|          3|   32|         96|
    |grp_fu_432_p1                            |  47|         10|   32|        320|
    |grp_fu_437_p0                            |  15|          3|   32|         96|
    |grp_fu_437_p1                            |  47|         10|   32|        320|
    |grp_fu_445_p0                            |  21|          4|   32|        128|
    |grp_fu_445_p1                            |  21|          4|   32|        128|
    |grp_fu_453_p1                            |  47|         10|   32|        320|
    |grp_fu_460_p1                            |  47|         10|   32|        320|
    |grp_fu_466_p1                            |  47|         10|   32|        320|
    |grp_fu_473_p1                            |  47|         10|   32|        320|
    |grp_fu_479_p1                            |  47|         10|   32|        320|
    |grp_fu_486_p1                            |  47|         10|   32|        320|
    |indvar_flatten_reg_376                   |   9|          2|    3|          6|
    |input_r_address0                         |  47|         10|    5|         50|
    |input_r_address1                         |  47|         10|    5|         50|
    |r_0_reg_387                              |   9|          2|    2|          4|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    | 930|        194|  702|       4766|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |add_ln8_reg_1245          |   3|   0|    3|          0|
    |ap_CS_fsm                 |  11|   0|   11|          0|
    |ap_enable_reg_pp0_iter0   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2   |   1|   0|    1|          0|
    |c_0_reg_398               |   2|   0|    2|          0|
    |c_reg_1291                |   2|   0|    2|          0|
    |icmp_ln8_reg_1241         |   1|   0|    1|          0|
    |indvar_flatten_reg_376    |   3|   0|    3|          0|
    |r_0_reg_387               |   2|   0|    2|          0|
    |reg_560                   |  32|   0|   32|          0|
    |reg_566                   |  32|   0|   32|          0|
    |reg_571                   |  32|   0|   32|          0|
    |reg_577                   |  32|   0|   32|          0|
    |reg_582                   |  32|   0|   32|          0|
    |reg_588                   |  32|   0|   32|          0|
    |reg_599                   |  32|   0|   32|          0|
    |reg_611                   |  32|   0|   32|          0|
    |reg_623                   |  32|   0|   32|          0|
    |reg_629                   |  32|   0|   32|          0|
    |reg_635                   |  32|   0|   32|          0|
    |reg_641                   |  32|   0|   32|          0|
    |select_ln34_1_reg_1259    |   2|   0|    2|          0|
    |select_ln34_2_reg_1267    |   2|   0|    2|          0|
    |select_ln34_3_reg_1284    |   2|   0|    2|          0|
    |select_ln34_reg_1250      |   2|   0|    2|          0|
    |sub_ln34_reg_1529         |   5|   0|    5|          0|
    |tmp_1_0_1_0_1_reg_1354    |  32|   0|   32|          0|
    |tmp_1_0_1_1_reg_1379      |  32|   0|   32|          0|
    |tmp_1_0_1_2_1_reg_1404    |  32|   0|   32|          0|
    |tmp_1_0_2_0_1_reg_1434    |  32|   0|   32|          0|
    |tmp_1_0_2_1_1_reg_1464    |  32|   0|   32|          0|
    |tmp_1_0_2_1_reg_1459      |  32|   0|   32|          0|
    |tmp_1_0_2_2_1_reg_1494    |  32|   0|   32|          0|
    |tmp_1_0_2_2_reg_1489      |  32|   0|   32|          0|
    |tmp_1_0_2_reg_1429        |  32|   0|   32|          0|
    |tmp_1_1_1_0_1_reg_1359    |  32|   0|   32|          0|
    |tmp_1_1_1_1_reg_1384      |  32|   0|   32|          0|
    |tmp_1_1_1_2_1_reg_1409    |  32|   0|   32|          0|
    |tmp_1_1_2_0_1_reg_1444    |  32|   0|   32|          0|
    |tmp_1_1_2_1_1_reg_1474    |  32|   0|   32|          0|
    |tmp_1_1_2_1_reg_1469      |  32|   0|   32|          0|
    |tmp_1_1_2_2_1_reg_1504    |  32|   0|   32|          0|
    |tmp_1_1_2_2_reg_1499      |  32|   0|   32|          0|
    |tmp_1_1_2_reg_1439        |  32|   0|   32|          0|
    |tmp_1_2_1_0_1_reg_1364    |  32|   0|   32|          0|
    |tmp_1_2_1_1_reg_1389      |  32|   0|   32|          0|
    |tmp_1_2_1_2_1_reg_1414    |  32|   0|   32|          0|
    |tmp_1_2_2_0_1_reg_1454    |  32|   0|   32|          0|
    |tmp_1_2_2_1_1_reg_1484    |  32|   0|   32|          0|
    |tmp_1_2_2_1_reg_1479      |  32|   0|   32|          0|
    |tmp_1_2_2_2_1_reg_1514    |  32|   0|   32|          0|
    |tmp_1_2_2_2_reg_1509      |  32|   0|   32|          0|
    |tmp_1_2_2_reg_1449        |  32|   0|   32|          0|
    |w_sum_3_1_2_2_1_reg_1519  |  32|   0|   32|          0|
    |w_sum_3_2_2_2_1_reg_1524  |  32|   0|   32|          0|
    |xor_ln26_1_reg_1308       |   2|   0|    2|          0|
    |icmp_ln8_reg_1241         |  64|  32|    1|          0|
    |select_ln34_1_reg_1259    |  64|  32|    2|          0|
    |select_ln34_reg_1250      |  64|  32|    2|          0|
    +--------------------------+----+----+-----+-----------+
    |Total                     |1546|  96| 1359|          0|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_start           |  in |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_done            | out |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_idle            | out |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_ready           | out |    1| ap_ctrl_hs |    conv_1    | return value |
|input_r_address0   | out |    5|  ap_memory |    input_r   |     array    |
|input_r_ce0        | out |    1|  ap_memory |    input_r   |     array    |
|input_r_q0         |  in |   32|  ap_memory |    input_r   |     array    |
|input_r_address1   | out |    5|  ap_memory |    input_r   |     array    |
|input_r_ce1        | out |    1|  ap_memory |    input_r   |     array    |
|input_r_q1         |  in |   32|  ap_memory |    input_r   |     array    |
|conv_out_address0  | out |    4|  ap_memory |   conv_out   |     array    |
|conv_out_ce0       | out |    1|  ap_memory |   conv_out   |     array    |
|conv_out_we0       | out |    1|  ap_memory |   conv_out   |     array    |
|conv_out_d0        | out |   32|  ap_memory |   conv_out   |     array    |
+-------------------+-----+-----+------------+--------------+--------------+

