--- verilog_synth
+++ uhdm_synth
@@ -11,15 +11,12 @@
 (* src = "dut.sv:1.21-1.22" *)
 input d;
 wire d;
-(* init = 1'h0 *)
 (* src = "dut.sv:1.45-1.46" *)
 output q;
 wire q;
-(* src = "dut.sv:5.4-9.16" *)
-\$_DFF_PN0_  q_reg /* _0_ */ (
-.C(clk),
-.D(d),
-.Q(q),
-.R(clr)
+\$_AND_  _0_ (
+.A(d),
+.B(clr),
+.Y(q)
 );
 endmodule
