Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Tue Jan 30 21:32:03 2018
| Host         : DESKTOP-VPQ35UP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_timing_summary_routed.rpt -rpx design_1_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 48 register/latch pins with no clock driven by root clock pin: href_0 (HIGH)

 There are 70 register/latch pins with no clock driven by root clock pin: pclk_0 (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: vsync_0 (HIGH)

 There are 46 register/latch pins with no clock driven by root clock pin: camera_receiver_0/inst/byte_num_reg/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: camera_receiver_0/inst/state_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 137 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 3 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     36.761        0.000                      0                  129        0.168        0.000                      0                  129       20.333        0.000                       0                    65  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 20.833}     41.666          24.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         36.761        0.000                      0                  129        0.168        0.000                      0                  129       20.333        0.000                       0                    65  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       36.761ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.168ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       20.333ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.761ns  (required time - arrival time)
  Source:                 sccb_0/inst/reg_loc_val_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            sccb_0/inst/state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.666ns  (clk_fpga_0 rise@41.666ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.011ns  (logic 1.255ns (31.291%)  route 2.756ns (68.709%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.037ns = ( 44.703 - 41.666 ) 
    Source Clock Delay      (SCD):    3.347ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.626ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.250ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=64, routed)          2.053     3.347    sccb_0/inst/clk_in
    SLICE_X108Y139       FDRE                                         r  sccb_0/inst/reg_loc_val_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y139       FDRE (Prop_fdre_C_Q)         0.478     3.825 f  sccb_0/inst/reg_loc_val_reg[1]/Q
                         net (fo=8, routed)           0.983     4.808    sccb_0/inst/reg_loc_val_reg__0[1]
    SLICE_X105Y139       LUT5 (Prop_lut5_I3_O)        0.321     5.129 r  sccb_0/inst/state[3]_i_5/O
                         net (fo=1, routed)           0.537     5.666    sccb_0/inst/state[3]_i_5_n_0
    SLICE_X106Y138       LUT6 (Prop_lut6_I5_O)        0.332     5.998 r  sccb_0/inst/state[3]_i_3/O
                         net (fo=3, routed)           0.741     6.739    sccb_0/inst/state0__10
    SLICE_X108Y139       LUT5 (Prop_lut5_I4_O)        0.124     6.863 r  sccb_0/inst/state[3]_i_1/O
                         net (fo=4, routed)           0.495     7.358    sccb_0/inst/state[3]_i_1_n_0
    SLICE_X110Y139       FDRE                                         r  sccb_0/inst/state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     41.666    41.666 r  
    PS7_X0Y0             PS7                          0.000    41.666 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    42.754    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    42.845 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=64, routed)          1.858    44.703    sccb_0/inst/clk_in
    SLICE_X110Y139       FDRE                                         r  sccb_0/inst/state_reg[0]/C
                         clock pessimism              0.247    44.950    
                         clock uncertainty           -0.626    44.324    
    SLICE_X110Y139       FDRE (Setup_fdre_C_CE)      -0.205    44.119    sccb_0/inst/state_reg[0]
  -------------------------------------------------------------------
                         required time                         44.119    
                         arrival time                          -7.358    
  -------------------------------------------------------------------
                         slack                                 36.761    

Slack (MET) :             36.761ns  (required time - arrival time)
  Source:                 sccb_0/inst/reg_loc_val_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            sccb_0/inst/state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.666ns  (clk_fpga_0 rise@41.666ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.011ns  (logic 1.255ns (31.291%)  route 2.756ns (68.709%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.037ns = ( 44.703 - 41.666 ) 
    Source Clock Delay      (SCD):    3.347ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.626ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.250ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=64, routed)          2.053     3.347    sccb_0/inst/clk_in
    SLICE_X108Y139       FDRE                                         r  sccb_0/inst/reg_loc_val_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y139       FDRE (Prop_fdre_C_Q)         0.478     3.825 f  sccb_0/inst/reg_loc_val_reg[1]/Q
                         net (fo=8, routed)           0.983     4.808    sccb_0/inst/reg_loc_val_reg__0[1]
    SLICE_X105Y139       LUT5 (Prop_lut5_I3_O)        0.321     5.129 r  sccb_0/inst/state[3]_i_5/O
                         net (fo=1, routed)           0.537     5.666    sccb_0/inst/state[3]_i_5_n_0
    SLICE_X106Y138       LUT6 (Prop_lut6_I5_O)        0.332     5.998 r  sccb_0/inst/state[3]_i_3/O
                         net (fo=3, routed)           0.741     6.739    sccb_0/inst/state0__10
    SLICE_X108Y139       LUT5 (Prop_lut5_I4_O)        0.124     6.863 r  sccb_0/inst/state[3]_i_1/O
                         net (fo=4, routed)           0.495     7.358    sccb_0/inst/state[3]_i_1_n_0
    SLICE_X110Y139       FDRE                                         r  sccb_0/inst/state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     41.666    41.666 r  
    PS7_X0Y0             PS7                          0.000    41.666 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    42.754    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    42.845 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=64, routed)          1.858    44.703    sccb_0/inst/clk_in
    SLICE_X110Y139       FDRE                                         r  sccb_0/inst/state_reg[1]/C
                         clock pessimism              0.247    44.950    
                         clock uncertainty           -0.626    44.324    
    SLICE_X110Y139       FDRE (Setup_fdre_C_CE)      -0.205    44.119    sccb_0/inst/state_reg[1]
  -------------------------------------------------------------------
                         required time                         44.119    
                         arrival time                          -7.358    
  -------------------------------------------------------------------
                         slack                                 36.761    

Slack (MET) :             36.761ns  (required time - arrival time)
  Source:                 sccb_0/inst/reg_loc_val_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            sccb_0/inst/state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.666ns  (clk_fpga_0 rise@41.666ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.011ns  (logic 1.255ns (31.291%)  route 2.756ns (68.709%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.037ns = ( 44.703 - 41.666 ) 
    Source Clock Delay      (SCD):    3.347ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.626ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.250ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=64, routed)          2.053     3.347    sccb_0/inst/clk_in
    SLICE_X108Y139       FDRE                                         r  sccb_0/inst/reg_loc_val_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y139       FDRE (Prop_fdre_C_Q)         0.478     3.825 f  sccb_0/inst/reg_loc_val_reg[1]/Q
                         net (fo=8, routed)           0.983     4.808    sccb_0/inst/reg_loc_val_reg__0[1]
    SLICE_X105Y139       LUT5 (Prop_lut5_I3_O)        0.321     5.129 r  sccb_0/inst/state[3]_i_5/O
                         net (fo=1, routed)           0.537     5.666    sccb_0/inst/state[3]_i_5_n_0
    SLICE_X106Y138       LUT6 (Prop_lut6_I5_O)        0.332     5.998 r  sccb_0/inst/state[3]_i_3/O
                         net (fo=3, routed)           0.741     6.739    sccb_0/inst/state0__10
    SLICE_X108Y139       LUT5 (Prop_lut5_I4_O)        0.124     6.863 r  sccb_0/inst/state[3]_i_1/O
                         net (fo=4, routed)           0.495     7.358    sccb_0/inst/state[3]_i_1_n_0
    SLICE_X110Y139       FDRE                                         r  sccb_0/inst/state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     41.666    41.666 r  
    PS7_X0Y0             PS7                          0.000    41.666 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    42.754    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    42.845 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=64, routed)          1.858    44.703    sccb_0/inst/clk_in
    SLICE_X110Y139       FDRE                                         r  sccb_0/inst/state_reg[2]/C
                         clock pessimism              0.247    44.950    
                         clock uncertainty           -0.626    44.324    
    SLICE_X110Y139       FDRE (Setup_fdre_C_CE)      -0.205    44.119    sccb_0/inst/state_reg[2]
  -------------------------------------------------------------------
                         required time                         44.119    
                         arrival time                          -7.358    
  -------------------------------------------------------------------
                         slack                                 36.761    

Slack (MET) :             36.761ns  (required time - arrival time)
  Source:                 sccb_0/inst/reg_loc_val_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            sccb_0/inst/state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.666ns  (clk_fpga_0 rise@41.666ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.011ns  (logic 1.255ns (31.291%)  route 2.756ns (68.709%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.037ns = ( 44.703 - 41.666 ) 
    Source Clock Delay      (SCD):    3.347ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.626ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.250ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=64, routed)          2.053     3.347    sccb_0/inst/clk_in
    SLICE_X108Y139       FDRE                                         r  sccb_0/inst/reg_loc_val_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y139       FDRE (Prop_fdre_C_Q)         0.478     3.825 f  sccb_0/inst/reg_loc_val_reg[1]/Q
                         net (fo=8, routed)           0.983     4.808    sccb_0/inst/reg_loc_val_reg__0[1]
    SLICE_X105Y139       LUT5 (Prop_lut5_I3_O)        0.321     5.129 r  sccb_0/inst/state[3]_i_5/O
                         net (fo=1, routed)           0.537     5.666    sccb_0/inst/state[3]_i_5_n_0
    SLICE_X106Y138       LUT6 (Prop_lut6_I5_O)        0.332     5.998 r  sccb_0/inst/state[3]_i_3/O
                         net (fo=3, routed)           0.741     6.739    sccb_0/inst/state0__10
    SLICE_X108Y139       LUT5 (Prop_lut5_I4_O)        0.124     6.863 r  sccb_0/inst/state[3]_i_1/O
                         net (fo=4, routed)           0.495     7.358    sccb_0/inst/state[3]_i_1_n_0
    SLICE_X110Y139       FDRE                                         r  sccb_0/inst/state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     41.666    41.666 r  
    PS7_X0Y0             PS7                          0.000    41.666 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    42.754    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    42.845 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=64, routed)          1.858    44.703    sccb_0/inst/clk_in
    SLICE_X110Y139       FDRE                                         r  sccb_0/inst/state_reg[3]/C
                         clock pessimism              0.247    44.950    
                         clock uncertainty           -0.626    44.324    
    SLICE_X110Y139       FDRE (Setup_fdre_C_CE)      -0.205    44.119    sccb_0/inst/state_reg[3]
  -------------------------------------------------------------------
                         required time                         44.119    
                         arrival time                          -7.358    
  -------------------------------------------------------------------
                         slack                                 36.761    

Slack (MET) :             36.883ns  (required time - arrival time)
  Source:                 sccb_0/inst/reg_loc_val_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            sccb_0/inst/reg_loc_val_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.666ns  (clk_fpga_0 rise@41.666ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.812ns  (logic 1.255ns (32.925%)  route 2.557ns (67.075%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.960ns = ( 44.626 - 41.666 ) 
    Source Clock Delay      (SCD):    3.347ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.626ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.250ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=64, routed)          2.053     3.347    sccb_0/inst/clk_in
    SLICE_X108Y139       FDRE                                         r  sccb_0/inst/reg_loc_val_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y139       FDRE (Prop_fdre_C_Q)         0.478     3.825 f  sccb_0/inst/reg_loc_val_reg[1]/Q
                         net (fo=8, routed)           0.983     4.808    sccb_0/inst/reg_loc_val_reg__0[1]
    SLICE_X105Y139       LUT5 (Prop_lut5_I3_O)        0.321     5.129 r  sccb_0/inst/state[3]_i_5/O
                         net (fo=1, routed)           0.537     5.666    sccb_0/inst/state[3]_i_5_n_0
    SLICE_X106Y138       LUT6 (Prop_lut6_I5_O)        0.332     5.998 r  sccb_0/inst/state[3]_i_3/O
                         net (fo=3, routed)           0.454     6.452    sccb_0/inst/state0__10
    SLICE_X108Y139       LUT5 (Prop_lut5_I4_O)        0.124     6.576 r  sccb_0/inst/reg_loc_val[7]_i_1/O
                         net (fo=8, routed)           0.583     7.159    sccb_0/inst/reg_loc_val[7]_i_1_n_0
    SLICE_X105Y139       FDRE                                         r  sccb_0/inst/reg_loc_val_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     41.666    41.666 r  
    PS7_X0Y0             PS7                          0.000    41.666 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    42.754    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    42.845 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=64, routed)          1.781    44.626    sccb_0/inst/clk_in
    SLICE_X105Y139       FDRE                                         r  sccb_0/inst/reg_loc_val_reg[2]/C
                         clock pessimism              0.247    44.873    
                         clock uncertainty           -0.626    44.247    
    SLICE_X105Y139       FDRE (Setup_fdre_C_CE)      -0.205    44.042    sccb_0/inst/reg_loc_val_reg[2]
  -------------------------------------------------------------------
                         required time                         44.042    
                         arrival time                          -7.159    
  -------------------------------------------------------------------
                         slack                                 36.883    

Slack (MET) :             36.883ns  (required time - arrival time)
  Source:                 sccb_0/inst/reg_loc_val_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            sccb_0/inst/reg_loc_val_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.666ns  (clk_fpga_0 rise@41.666ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.812ns  (logic 1.255ns (32.925%)  route 2.557ns (67.075%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.960ns = ( 44.626 - 41.666 ) 
    Source Clock Delay      (SCD):    3.347ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.626ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.250ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=64, routed)          2.053     3.347    sccb_0/inst/clk_in
    SLICE_X108Y139       FDRE                                         r  sccb_0/inst/reg_loc_val_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y139       FDRE (Prop_fdre_C_Q)         0.478     3.825 f  sccb_0/inst/reg_loc_val_reg[1]/Q
                         net (fo=8, routed)           0.983     4.808    sccb_0/inst/reg_loc_val_reg__0[1]
    SLICE_X105Y139       LUT5 (Prop_lut5_I3_O)        0.321     5.129 r  sccb_0/inst/state[3]_i_5/O
                         net (fo=1, routed)           0.537     5.666    sccb_0/inst/state[3]_i_5_n_0
    SLICE_X106Y138       LUT6 (Prop_lut6_I5_O)        0.332     5.998 r  sccb_0/inst/state[3]_i_3/O
                         net (fo=3, routed)           0.454     6.452    sccb_0/inst/state0__10
    SLICE_X108Y139       LUT5 (Prop_lut5_I4_O)        0.124     6.576 r  sccb_0/inst/reg_loc_val[7]_i_1/O
                         net (fo=8, routed)           0.583     7.159    sccb_0/inst/reg_loc_val[7]_i_1_n_0
    SLICE_X105Y139       FDRE                                         r  sccb_0/inst/reg_loc_val_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     41.666    41.666 r  
    PS7_X0Y0             PS7                          0.000    41.666 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    42.754    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    42.845 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=64, routed)          1.781    44.626    sccb_0/inst/clk_in
    SLICE_X105Y139       FDRE                                         r  sccb_0/inst/reg_loc_val_reg[3]/C
                         clock pessimism              0.247    44.873    
                         clock uncertainty           -0.626    44.247    
    SLICE_X105Y139       FDRE (Setup_fdre_C_CE)      -0.205    44.042    sccb_0/inst/reg_loc_val_reg[3]
  -------------------------------------------------------------------
                         required time                         44.042    
                         arrival time                          -7.159    
  -------------------------------------------------------------------
                         slack                                 36.883    

Slack (MET) :             36.883ns  (required time - arrival time)
  Source:                 sccb_0/inst/reg_loc_val_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            sccb_0/inst/reg_loc_val_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.666ns  (clk_fpga_0 rise@41.666ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.812ns  (logic 1.255ns (32.925%)  route 2.557ns (67.075%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.960ns = ( 44.626 - 41.666 ) 
    Source Clock Delay      (SCD):    3.347ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.626ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.250ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=64, routed)          2.053     3.347    sccb_0/inst/clk_in
    SLICE_X108Y139       FDRE                                         r  sccb_0/inst/reg_loc_val_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y139       FDRE (Prop_fdre_C_Q)         0.478     3.825 f  sccb_0/inst/reg_loc_val_reg[1]/Q
                         net (fo=8, routed)           0.983     4.808    sccb_0/inst/reg_loc_val_reg__0[1]
    SLICE_X105Y139       LUT5 (Prop_lut5_I3_O)        0.321     5.129 r  sccb_0/inst/state[3]_i_5/O
                         net (fo=1, routed)           0.537     5.666    sccb_0/inst/state[3]_i_5_n_0
    SLICE_X106Y138       LUT6 (Prop_lut6_I5_O)        0.332     5.998 r  sccb_0/inst/state[3]_i_3/O
                         net (fo=3, routed)           0.454     6.452    sccb_0/inst/state0__10
    SLICE_X108Y139       LUT5 (Prop_lut5_I4_O)        0.124     6.576 r  sccb_0/inst/reg_loc_val[7]_i_1/O
                         net (fo=8, routed)           0.583     7.159    sccb_0/inst/reg_loc_val[7]_i_1_n_0
    SLICE_X105Y139       FDRE                                         r  sccb_0/inst/reg_loc_val_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     41.666    41.666 r  
    PS7_X0Y0             PS7                          0.000    41.666 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    42.754    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    42.845 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=64, routed)          1.781    44.626    sccb_0/inst/clk_in
    SLICE_X105Y139       FDRE                                         r  sccb_0/inst/reg_loc_val_reg[4]/C
                         clock pessimism              0.247    44.873    
                         clock uncertainty           -0.626    44.247    
    SLICE_X105Y139       FDRE (Setup_fdre_C_CE)      -0.205    44.042    sccb_0/inst/reg_loc_val_reg[4]
  -------------------------------------------------------------------
                         required time                         44.042    
                         arrival time                          -7.159    
  -------------------------------------------------------------------
                         slack                                 36.883    

Slack (MET) :             36.883ns  (required time - arrival time)
  Source:                 sccb_0/inst/reg_loc_val_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            sccb_0/inst/reg_loc_val_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.666ns  (clk_fpga_0 rise@41.666ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.812ns  (logic 1.255ns (32.925%)  route 2.557ns (67.075%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.960ns = ( 44.626 - 41.666 ) 
    Source Clock Delay      (SCD):    3.347ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.626ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.250ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=64, routed)          2.053     3.347    sccb_0/inst/clk_in
    SLICE_X108Y139       FDRE                                         r  sccb_0/inst/reg_loc_val_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y139       FDRE (Prop_fdre_C_Q)         0.478     3.825 f  sccb_0/inst/reg_loc_val_reg[1]/Q
                         net (fo=8, routed)           0.983     4.808    sccb_0/inst/reg_loc_val_reg__0[1]
    SLICE_X105Y139       LUT5 (Prop_lut5_I3_O)        0.321     5.129 r  sccb_0/inst/state[3]_i_5/O
                         net (fo=1, routed)           0.537     5.666    sccb_0/inst/state[3]_i_5_n_0
    SLICE_X106Y138       LUT6 (Prop_lut6_I5_O)        0.332     5.998 r  sccb_0/inst/state[3]_i_3/O
                         net (fo=3, routed)           0.454     6.452    sccb_0/inst/state0__10
    SLICE_X108Y139       LUT5 (Prop_lut5_I4_O)        0.124     6.576 r  sccb_0/inst/reg_loc_val[7]_i_1/O
                         net (fo=8, routed)           0.583     7.159    sccb_0/inst/reg_loc_val[7]_i_1_n_0
    SLICE_X105Y139       FDRE                                         r  sccb_0/inst/reg_loc_val_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     41.666    41.666 r  
    PS7_X0Y0             PS7                          0.000    41.666 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    42.754    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    42.845 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=64, routed)          1.781    44.626    sccb_0/inst/clk_in
    SLICE_X105Y139       FDRE                                         r  sccb_0/inst/reg_loc_val_reg[5]/C
                         clock pessimism              0.247    44.873    
                         clock uncertainty           -0.626    44.247    
    SLICE_X105Y139       FDRE (Setup_fdre_C_CE)      -0.205    44.042    sccb_0/inst/reg_loc_val_reg[5]
  -------------------------------------------------------------------
                         required time                         44.042    
                         arrival time                          -7.159    
  -------------------------------------------------------------------
                         slack                                 36.883    

Slack (MET) :             37.099ns  (required time - arrival time)
  Source:                 sccb_0/inst/reg_loc_val_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            sccb_0/inst/reg_loc_val_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.666ns  (clk_fpga_0 rise@41.666ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.772ns  (logic 1.255ns (33.272%)  route 2.517ns (66.728%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.034ns = ( 44.700 - 41.666 ) 
    Source Clock Delay      (SCD):    3.347ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.626ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.250ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=64, routed)          2.053     3.347    sccb_0/inst/clk_in
    SLICE_X108Y139       FDRE                                         r  sccb_0/inst/reg_loc_val_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y139       FDRE (Prop_fdre_C_Q)         0.478     3.825 f  sccb_0/inst/reg_loc_val_reg[1]/Q
                         net (fo=8, routed)           0.983     4.808    sccb_0/inst/reg_loc_val_reg__0[1]
    SLICE_X105Y139       LUT5 (Prop_lut5_I3_O)        0.321     5.129 r  sccb_0/inst/state[3]_i_5/O
                         net (fo=1, routed)           0.537     5.666    sccb_0/inst/state[3]_i_5_n_0
    SLICE_X106Y138       LUT6 (Prop_lut6_I5_O)        0.332     5.998 r  sccb_0/inst/state[3]_i_3/O
                         net (fo=3, routed)           0.454     6.452    sccb_0/inst/state0__10
    SLICE_X108Y139       LUT5 (Prop_lut5_I4_O)        0.124     6.576 r  sccb_0/inst/reg_loc_val[7]_i_1/O
                         net (fo=8, routed)           0.543     7.119    sccb_0/inst/reg_loc_val[7]_i_1_n_0
    SLICE_X108Y139       FDRE                                         r  sccb_0/inst/reg_loc_val_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     41.666    41.666 r  
    PS7_X0Y0             PS7                          0.000    41.666 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    42.754    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    42.845 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=64, routed)          1.855    44.700    sccb_0/inst/clk_in
    SLICE_X108Y139       FDRE                                         r  sccb_0/inst/reg_loc_val_reg[0]/C
                         clock pessimism              0.313    45.013    
                         clock uncertainty           -0.626    44.387    
    SLICE_X108Y139       FDRE (Setup_fdre_C_CE)      -0.169    44.218    sccb_0/inst/reg_loc_val_reg[0]
  -------------------------------------------------------------------
                         required time                         44.218    
                         arrival time                          -7.119    
  -------------------------------------------------------------------
                         slack                                 37.099    

Slack (MET) :             37.099ns  (required time - arrival time)
  Source:                 sccb_0/inst/reg_loc_val_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            sccb_0/inst/reg_loc_val_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.666ns  (clk_fpga_0 rise@41.666ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.772ns  (logic 1.255ns (33.272%)  route 2.517ns (66.728%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.034ns = ( 44.700 - 41.666 ) 
    Source Clock Delay      (SCD):    3.347ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.626ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.250ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=64, routed)          2.053     3.347    sccb_0/inst/clk_in
    SLICE_X108Y139       FDRE                                         r  sccb_0/inst/reg_loc_val_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y139       FDRE (Prop_fdre_C_Q)         0.478     3.825 f  sccb_0/inst/reg_loc_val_reg[1]/Q
                         net (fo=8, routed)           0.983     4.808    sccb_0/inst/reg_loc_val_reg__0[1]
    SLICE_X105Y139       LUT5 (Prop_lut5_I3_O)        0.321     5.129 r  sccb_0/inst/state[3]_i_5/O
                         net (fo=1, routed)           0.537     5.666    sccb_0/inst/state[3]_i_5_n_0
    SLICE_X106Y138       LUT6 (Prop_lut6_I5_O)        0.332     5.998 r  sccb_0/inst/state[3]_i_3/O
                         net (fo=3, routed)           0.454     6.452    sccb_0/inst/state0__10
    SLICE_X108Y139       LUT5 (Prop_lut5_I4_O)        0.124     6.576 r  sccb_0/inst/reg_loc_val[7]_i_1/O
                         net (fo=8, routed)           0.543     7.119    sccb_0/inst/reg_loc_val[7]_i_1_n_0
    SLICE_X108Y139       FDRE                                         r  sccb_0/inst/reg_loc_val_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     41.666    41.666 r  
    PS7_X0Y0             PS7                          0.000    41.666 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    42.754    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    42.845 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=64, routed)          1.855    44.700    sccb_0/inst/clk_in
    SLICE_X108Y139       FDRE                                         r  sccb_0/inst/reg_loc_val_reg[1]/C
                         clock pessimism              0.313    45.013    
                         clock uncertainty           -0.626    44.387    
    SLICE_X108Y139       FDRE (Setup_fdre_C_CE)      -0.169    44.218    sccb_0/inst/reg_loc_val_reg[1]
  -------------------------------------------------------------------
                         required time                         44.218    
                         arrival time                          -7.119    
  -------------------------------------------------------------------
                         slack                                 37.099    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 sccb_0/inst/addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            sccb_0/inst/tx_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.356ns
    Source Clock Delay      (SCD):    1.052ns
    Clock Pessimism Removal (CPR):    0.291ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=64, routed)          0.716     1.052    sccb_0/inst/clk_in
    SLICE_X106Y141       FDRE                                         r  sccb_0/inst/addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y141       FDRE (Prop_fdre_C_Q)         0.141     1.193 r  sccb_0/inst/addr_reg[0]/Q
                         net (fo=1, routed)           0.086     1.279    sccb_0/inst/addr[0]
    SLICE_X107Y141       LUT5 (Prop_lut5_I0_O)        0.045     1.324 r  sccb_0/inst/tx_data[0]_i_1/O
                         net (fo=2, routed)           0.000     1.324    sccb_0/inst/tx_data[0]_i_1_n_0
    SLICE_X107Y141       FDRE                                         r  sccb_0/inst/tx_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=64, routed)          0.990     1.356    sccb_0/inst/clk_in
    SLICE_X107Y141       FDRE                                         r  sccb_0/inst/tx_data_reg[0]/C
                         clock pessimism             -0.291     1.065    
    SLICE_X107Y141       FDRE (Hold_fdre_C_D)         0.091     1.156    sccb_0/inst/tx_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.156    
                         arrival time                           1.324    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 sccb_0/inst/reg_loc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            camera_reg_0/inst/addr_data_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.141ns (31.865%)  route 0.301ns (68.135%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.373ns
    Source Clock Delay      (SCD):    1.051ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=64, routed)          0.715     1.051    sccb_0/inst/clk_in
    SLICE_X106Y139       FDRE                                         r  sccb_0/inst/reg_loc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y139       FDRE (Prop_fdre_C_Q)         0.141     1.192 r  sccb_0/inst/reg_loc_reg[3]/Q
                         net (fo=1, routed)           0.301     1.493    camera_reg_0/inst/addr[3]
    RAMB18_X5Y56         RAMB18E1                                     r  camera_reg_0/inst/addr_data_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=64, routed)          1.007     1.373    camera_reg_0/inst/clk
    RAMB18_X5Y56         RAMB18E1                                     r  camera_reg_0/inst/addr_data_reg/CLKARDCLK
                         clock pessimism             -0.268     1.105    
    RAMB18_X5Y56         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.288    camera_reg_0/inst/addr_data_reg
  -------------------------------------------------------------------
                         required time                         -1.288    
                         arrival time                           1.493    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 sccb_0/inst/addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            sccb_0/inst/tx_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.598%)  route 0.137ns (42.402%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.356ns
    Source Clock Delay      (SCD):    1.052ns
    Clock Pessimism Removal (CPR):    0.291ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=64, routed)          0.716     1.052    sccb_0/inst/clk_in
    SLICE_X106Y141       FDRE                                         r  sccb_0/inst/addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y141       FDRE (Prop_fdre_C_Q)         0.141     1.193 r  sccb_0/inst/addr_reg[4]/Q
                         net (fo=1, routed)           0.137     1.330    sccb_0/inst/addr[4]
    SLICE_X107Y141       LUT5 (Prop_lut5_I0_O)        0.045     1.375 r  sccb_0/inst/tx_data[4]_i_1/O
                         net (fo=2, routed)           0.000     1.375    sccb_0/inst/tx_data[4]_i_1_n_0
    SLICE_X107Y141       FDRE                                         r  sccb_0/inst/tx_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=64, routed)          0.990     1.356    sccb_0/inst/clk_in
    SLICE_X107Y141       FDRE                                         r  sccb_0/inst/tx_data_reg[4]/C
                         clock pessimism             -0.291     1.065    
    SLICE_X107Y141       FDRE (Hold_fdre_C_D)         0.092     1.157    sccb_0/inst/tx_data_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.157    
                         arrival time                           1.375    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 sccb_0/inst/addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            sccb_0/inst/tx_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.239%)  route 0.139ns (42.761%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.356ns
    Source Clock Delay      (SCD):    1.052ns
    Clock Pessimism Removal (CPR):    0.291ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=64, routed)          0.716     1.052    sccb_0/inst/clk_in
    SLICE_X106Y141       FDRE                                         r  sccb_0/inst/addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y141       FDRE (Prop_fdre_C_Q)         0.141     1.193 r  sccb_0/inst/addr_reg[5]/Q
                         net (fo=1, routed)           0.139     1.332    sccb_0/inst/addr[5]
    SLICE_X107Y141       LUT5 (Prop_lut5_I0_O)        0.045     1.377 r  sccb_0/inst/tx_data[5]_i_1/O
                         net (fo=2, routed)           0.000     1.377    sccb_0/inst/tx_data[5]_i_1_n_0
    SLICE_X107Y141       FDRE                                         r  sccb_0/inst/tx_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=64, routed)          0.990     1.356    sccb_0/inst/clk_in
    SLICE_X107Y141       FDRE                                         r  sccb_0/inst/tx_data_reg[5]/C
                         clock pessimism             -0.291     1.065    
    SLICE_X107Y141       FDRE (Hold_fdre_C_D)         0.092     1.157    sccb_0/inst/tx_data_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.157    
                         arrival time                           1.377    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 sccb_0/inst/wait_time_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            sccb_0/inst/wait_time_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.209ns (62.569%)  route 0.125ns (37.431%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.355ns
    Source Clock Delay      (SCD):    1.051ns
    Clock Pessimism Removal (CPR):    0.288ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=64, routed)          0.715     1.051    sccb_0/inst/clk_in
    SLICE_X108Y138       FDRE                                         r  sccb_0/inst/wait_time_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y138       FDRE (Prop_fdre_C_Q)         0.164     1.215 r  sccb_0/inst/wait_time_reg[0]/Q
                         net (fo=8, routed)           0.125     1.340    sccb_0/inst/wait_time[0]
    SLICE_X107Y138       LUT6 (Prop_lut6_I4_O)        0.045     1.385 r  sccb_0/inst/wait_time[1]_i_1/O
                         net (fo=1, routed)           0.000     1.385    sccb_0/inst/wait_time[1]_i_1_n_0
    SLICE_X107Y138       FDRE                                         r  sccb_0/inst/wait_time_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=64, routed)          0.989     1.355    sccb_0/inst/clk_in
    SLICE_X107Y138       FDRE                                         r  sccb_0/inst/wait_time_reg[1]/C
                         clock pessimism             -0.288     1.067    
    SLICE_X107Y138       FDRE (Hold_fdre_C_D)         0.092     1.159    sccb_0/inst/wait_time_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.159    
                         arrival time                           1.385    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 sccb_0/inst/wait_time_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            sccb_0/inst/wait_time_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.192%)  route 0.139ns (42.808%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.355ns
    Source Clock Delay      (SCD):    1.051ns
    Clock Pessimism Removal (CPR):    0.304ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=64, routed)          0.715     1.051    sccb_0/inst/clk_in
    SLICE_X107Y138       FDRE                                         r  sccb_0/inst/wait_time_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y138       FDRE (Prop_fdre_C_Q)         0.141     1.192 r  sccb_0/inst/wait_time_reg[4]/Q
                         net (fo=5, routed)           0.139     1.331    sccb_0/inst/wait_time[4]
    SLICE_X107Y138       LUT5 (Prop_lut5_I0_O)        0.045     1.376 r  sccb_0/inst/wait_time[4]_i_1/O
                         net (fo=1, routed)           0.000     1.376    sccb_0/inst/wait_time[4]_i_1_n_0
    SLICE_X107Y138       FDRE                                         r  sccb_0/inst/wait_time_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=64, routed)          0.989     1.355    sccb_0/inst/clk_in
    SLICE_X107Y138       FDRE                                         r  sccb_0/inst/wait_time_reg[4]/C
                         clock pessimism             -0.304     1.051    
    SLICE_X107Y138       FDRE (Hold_fdre_C_D)         0.092     1.143    sccb_0/inst/wait_time_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.143    
                         arrival time                           1.376    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 sccb_0/inst/reg_loc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            camera_reg_0/inst/addr_data_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.141ns (29.954%)  route 0.330ns (70.046%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.373ns
    Source Clock Delay      (SCD):    1.051ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=64, routed)          0.715     1.051    sccb_0/inst/clk_in
    SLICE_X106Y139       FDRE                                         r  sccb_0/inst/reg_loc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y139       FDRE (Prop_fdre_C_Q)         0.141     1.192 r  sccb_0/inst/reg_loc_reg[1]/Q
                         net (fo=1, routed)           0.330     1.522    camera_reg_0/inst/addr[1]
    RAMB18_X5Y56         RAMB18E1                                     r  camera_reg_0/inst/addr_data_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=64, routed)          1.007     1.373    camera_reg_0/inst/clk
    RAMB18_X5Y56         RAMB18E1                                     r  camera_reg_0/inst/addr_data_reg/CLKARDCLK
                         clock pessimism             -0.268     1.105    
    RAMB18_X5Y56         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     1.288    camera_reg_0/inst/addr_data_reg
  -------------------------------------------------------------------
                         required time                         -1.288    
                         arrival time                           1.522    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 sccb_0/inst/reg_loc_val_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            sccb_0/inst/reg_loc_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.128ns (44.201%)  route 0.162ns (55.799%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.355ns
    Source Clock Delay      (SCD):    1.051ns
    Clock Pessimism Removal (CPR):    0.288ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=64, routed)          0.715     1.051    sccb_0/inst/clk_in
    SLICE_X106Y138       FDRE                                         r  sccb_0/inst/reg_loc_val_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y138       FDRE (Prop_fdre_C_Q)         0.128     1.179 r  sccb_0/inst/reg_loc_val_reg[7]/Q
                         net (fo=3, routed)           0.162     1.341    sccb_0/inst/reg_loc_val_reg__0[7]
    SLICE_X106Y139       FDRE                                         r  sccb_0/inst/reg_loc_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=64, routed)          0.989     1.355    sccb_0/inst/clk_in
    SLICE_X106Y139       FDRE                                         r  sccb_0/inst/reg_loc_reg[7]/C
                         clock pessimism             -0.288     1.067    
    SLICE_X106Y139       FDRE (Hold_fdre_C_D)         0.024     1.091    sccb_0/inst/reg_loc_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.091    
                         arrival time                           1.341    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 sccb_0/inst/tx_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            sccb_0/inst/tx_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.053%)  route 0.158ns (45.947%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.356ns
    Source Clock Delay      (SCD):    1.052ns
    Clock Pessimism Removal (CPR):    0.304ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=64, routed)          0.716     1.052    sccb_0/inst/clk_in
    SLICE_X107Y141       FDRE                                         r  sccb_0/inst/tx_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y141       FDRE (Prop_fdre_C_Q)         0.141     1.193 r  sccb_0/inst/tx_data_reg[7]/Q
                         net (fo=1, routed)           0.158     1.351    sccb_0/inst/tx_data[7]
    SLICE_X107Y141       LUT5 (Prop_lut5_I1_O)        0.045     1.396 r  sccb_0/inst/tx_data[7]_i_2/O
                         net (fo=2, routed)           0.000     1.396    sccb_0/inst/tx_data[7]_i_2_n_0
    SLICE_X107Y141       FDRE                                         r  sccb_0/inst/tx_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=64, routed)          0.990     1.356    sccb_0/inst/clk_in
    SLICE_X107Y141       FDRE                                         r  sccb_0/inst/tx_data_reg[7]/C
                         clock pessimism             -0.304     1.052    
    SLICE_X107Y141       FDRE (Hold_fdre_C_D)         0.092     1.144    sccb_0/inst/tx_data_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.144    
                         arrival time                           1.396    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 sccb_0/inst/state_return_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            sccb_0/inst/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.186ns (48.466%)  route 0.198ns (51.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.358ns
    Source Clock Delay      (SCD):    1.051ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=64, routed)          0.715     1.051    sccb_0/inst/clk_in
    SLICE_X109Y139       FDRE                                         r  sccb_0/inst/state_return_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y139       FDRE (Prop_fdre_C_Q)         0.141     1.192 r  sccb_0/inst/state_return_reg[0]/Q
                         net (fo=1, routed)           0.198     1.390    sccb_0/inst/state_return_reg_n_0_[0]
    SLICE_X110Y139       LUT5 (Prop_lut5_I1_O)        0.045     1.435 r  sccb_0/inst/state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.435    sccb_0/inst/state[0]_i_1_n_0
    SLICE_X110Y139       FDRE                                         r  sccb_0/inst/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=64, routed)          0.992     1.358    sccb_0/inst/clk_in
    SLICE_X110Y139       FDRE                                         r  sccb_0/inst/state_reg[0]/C
                         clock pessimism             -0.268     1.090    
    SLICE_X110Y139       FDRE (Hold_fdre_C_D)         0.092     1.182    sccb_0/inst/state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.182    
                         arrival time                           1.435    
  -------------------------------------------------------------------
                         slack                                  0.253    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 20.833 }
Period(ns):         41.666
Sources:            { processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         41.666      39.090     RAMB18_X5Y56    camera_reg_0/inst/addr_data_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         41.666      39.511     BUFGCTRL_X0Y16  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C              n/a            1.000         41.666      40.666     SLICE_X109Y141  sccb_0/inst/i_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.666      40.666     SLICE_X109Y141  sccb_0/inst/i_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.666      40.666     SLICE_X109Y141  sccb_0/inst/i_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.666      40.666     SLICE_X108Y140  sccb_0/inst/phase_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.666      40.666     SLICE_X108Y140  sccb_0/inst/phase_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.666      40.666     SLICE_X108Y140  sccb_0/inst/ready_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         41.666      40.666     SLICE_X106Y139  sccb_0/inst/reg_loc_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.666      40.666     SLICE_X106Y139  sccb_0/inst/reg_loc_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X106Y139  sccb_0/inst/reg_loc_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X106Y139  sccb_0/inst/reg_loc_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X106Y139  sccb_0/inst/reg_loc_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X106Y139  sccb_0/inst/reg_loc_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X106Y139  sccb_0/inst/reg_loc_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X106Y139  sccb_0/inst/reg_loc_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X106Y139  sccb_0/inst/reg_loc_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X106Y139  sccb_0/inst/reg_loc_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X108Y139  sccb_0/inst/reg_loc_val_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X108Y139  sccb_0/inst/reg_loc_val_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X108Y140  sccb_0/inst/phase_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X108Y140  sccb_0/inst/phase_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X108Y140  sccb_0/inst/ready_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X106Y139  sccb_0/inst/reg_loc_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X106Y139  sccb_0/inst/reg_loc_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X106Y139  sccb_0/inst/reg_loc_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X106Y139  sccb_0/inst/reg_loc_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X106Y139  sccb_0/inst/reg_loc_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X106Y139  sccb_0/inst/reg_loc_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X106Y139  sccb_0/inst/reg_loc_reg[6]/C



