# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
# do DE1_SoC_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/sjaem/Desktop/EE469_470/Lab1_files {C:/Users/sjaem/Desktop/EE469_470/Lab1_files/mux8_1.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:55:28 on Oct 11,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/sjaem/Desktop/EE469_470/Lab1_files" C:/Users/sjaem/Desktop/EE469_470/Lab1_files/mux8_1.sv 
# -- Compiling module mux8_1
# -- Compiling module mux8_1_testbench
# 
# Top level modules:
# 	mux8_1_testbench
# End time: 04:55:28 on Oct 11,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/sjaem/Desktop/EE469_470/Lab1_files {C:/Users/sjaem/Desktop/EE469_470/Lab1_files/mux4_1.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:55:28 on Oct 11,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/sjaem/Desktop/EE469_470/Lab1_files" C:/Users/sjaem/Desktop/EE469_470/Lab1_files/mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 04:55:28 on Oct 11,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/sjaem/Desktop/EE469_470/Lab1_files {C:/Users/sjaem/Desktop/EE469_470/Lab1_files/mux32_1.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:55:28 on Oct 11,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/sjaem/Desktop/EE469_470/Lab1_files" C:/Users/sjaem/Desktop/EE469_470/Lab1_files/mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 04:55:29 on Oct 11,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/sjaem/Desktop/EE469_470/Lab1_files {C:/Users/sjaem/Desktop/EE469_470/Lab1_files/mux2_1.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:55:29 on Oct 11,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/sjaem/Desktop/EE469_470/Lab1_files" C:/Users/sjaem/Desktop/EE469_470/Lab1_files/mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 04:55:29 on Oct 11,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/sjaem/Desktop/EE469_470/Lab1_files {C:/Users/sjaem/Desktop/EE469_470/Lab1_files/mux16_1.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:55:29 on Oct 11,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/sjaem/Desktop/EE469_470/Lab1_files" C:/Users/sjaem/Desktop/EE469_470/Lab1_files/mux16_1.sv 
# -- Compiling module mux16_1
# -- Compiling module mux16_1_testbench
# 
# Top level modules:
# 	mux16_1_testbench
# End time: 04:55:29 on Oct 11,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/sjaem/Desktop/EE469_470/Lab1_files {C:/Users/sjaem/Desktop/EE469_470/Lab1_files/D_FF_en.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:55:29 on Oct 11,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/sjaem/Desktop/EE469_470/Lab1_files" C:/Users/sjaem/Desktop/EE469_470/Lab1_files/D_FF_en.sv 
# -- Compiling module D_FF_en
# -- Compiling module D_FF_en_testbench
# 
# Top level modules:
# 	D_FF_en_testbench
# End time: 04:55:29 on Oct 11,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/sjaem/Desktop/EE469_470/Lab1_files {C:/Users/sjaem/Desktop/EE469_470/Lab1_files/D_FF.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:55:29 on Oct 11,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/sjaem/Desktop/EE469_470/Lab1_files" C:/Users/sjaem/Desktop/EE469_470/Lab1_files/D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 04:55:29 on Oct 11,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/sjaem/Desktop/EE469_470/Lab1_files {C:/Users/sjaem/Desktop/EE469_470/Lab1_files/de2_4.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:55:29 on Oct 11,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/sjaem/Desktop/EE469_470/Lab1_files" C:/Users/sjaem/Desktop/EE469_470/Lab1_files/de2_4.sv 
# -- Compiling module de2_4
# -- Compiling module de2_4_testbench
# 
# Top level modules:
# 	de2_4_testbench
# End time: 04:55:29 on Oct 11,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/sjaem/Desktop/EE469_470/Lab1_files {C:/Users/sjaem/Desktop/EE469_470/Lab1_files/de1_2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:55:29 on Oct 11,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/sjaem/Desktop/EE469_470/Lab1_files" C:/Users/sjaem/Desktop/EE469_470/Lab1_files/de1_2.sv 
# -- Compiling module de1_2
# -- Compiling module de1_2_testbench
# 
# Top level modules:
# 	de1_2_testbench
# End time: 04:55:29 on Oct 11,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/sjaem/Desktop/EE469_470/Lab1_files {C:/Users/sjaem/Desktop/EE469_470/Lab1_files/register.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:55:29 on Oct 11,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/sjaem/Desktop/EE469_470/Lab1_files" C:/Users/sjaem/Desktop/EE469_470/Lab1_files/register.sv 
# -- Compiling module register
# -- Compiling module register_testbench
# 
# Top level modules:
# 	register_testbench
# End time: 04:55:29 on Oct 11,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/sjaem/Desktop/EE469_470/Lab1_files {C:/Users/sjaem/Desktop/EE469_470/Lab1_files/de5_32.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:55:29 on Oct 11,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/sjaem/Desktop/EE469_470/Lab1_files" C:/Users/sjaem/Desktop/EE469_470/Lab1_files/de5_32.sv 
# -- Compiling module de5_32
# -- Compiling module de5_32_testbench
# 
# Top level modules:
# 	de5_32_testbench
# End time: 04:55:29 on Oct 11,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/sjaem/Desktop/EE469_470/Lab1_files {C:/Users/sjaem/Desktop/EE469_470/Lab1_files/de4_16.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:55:29 on Oct 11,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/sjaem/Desktop/EE469_470/Lab1_files" C:/Users/sjaem/Desktop/EE469_470/Lab1_files/de4_16.sv 
# -- Compiling module de4_16
# -- Compiling module de4_16_testbench
# 
# Top level modules:
# 	de4_16_testbench
# End time: 04:55:30 on Oct 11,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/sjaem/Desktop/EE469_470/Lab1_files {C:/Users/sjaem/Desktop/EE469_470/Lab1_files/regfile.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:55:30 on Oct 11,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/sjaem/Desktop/EE469_470/Lab1_files" C:/Users/sjaem/Desktop/EE469_470/Lab1_files/regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 04:55:30 on Oct 11,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.regstim
# vsim work.regstim 
# Start time: 04:55:37 on Oct 11,2019
# Loading sv_std.std
# Loading work.regstim
# Loading work.regfile
# Loading work.de5_32
# Loading work.de1_2
# Loading work.de4_16
# Loading work.de2_4
# Loading work.register
# Loading work.mux32_1
# Loading work.mux16_1
# Loading work.mux8_1
# Loading work.mux4_1
# Loading work.mux2_1
# Loading work.D_FF_en
# Loading work.D_FF
# ** Warning: Design size of 6284 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
run -all
# 2500.00 ns Attempting overwrite of register 31, which should always be 0
# 7500.00 ns Writing pattern to all registers.
# 317500.00 ns Checking pattern.
# ** Note: $stop    : C:/Users/sjaem/Desktop/EE469_470/Lab1_files/regfile.sv(105)
#    Time: 477500 ns  Iteration: 1  Instance: /regstim
# Break in Module regstim at C:/Users/sjaem/Desktop/EE469_470/Lab1_files/regfile.sv line 105
# End time: 04:56:23 on Oct 11,2019, Elapsed time: 0:00:46
# Errors: 0, Warnings: 1
