Analysis & Synthesis report for prj_q5
Thu Jan 02 10:49:26 2020
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |prj_q5|TM1640_cfg:TM1640_1_cfg|TM1640_driver:TM1640_drive_i|state
 11. State Machine - |prj_q5|TM1640_cfg:TM1640_1_cfg|TM1640_driver:TM1640_drive_i|iic_opr:iic_opr_I|state
 12. State Machine - |prj_q5|TM1640_driver:TM1640_PART1_i|state
 13. State Machine - |prj_q5|TM1640_driver:TM1640_PART1_i|iic_opr:iic_opr_I|state
 14. Registers Protected by Synthesis
 15. Registers Removed During Synthesis
 16. Removed Registers Triggering Further Register Optimizations
 17. General Register Statistics
 18. Inverted Register Statistics
 19. Multiplexer Restructuring Statistics (Restructuring Performed)
 20. Source assignments for Top-level Entity: |prj_q5
 21. Source assignments for TM1640_driver:TM1640_PART1_i
 22. Source assignments for TM1640_cfg:TM1640_1_cfg|TM1640_driver:TM1640_drive_i
 23. Source assignments for usb_master:usb_master_i|USB_RAM:USB_RAM_i|altsyncram:altsyncram_component|altsyncram_cbn1:auto_generated
 24. Source assignments for mdio_cfg:mdio_cfg_I
 25. Source assignments for sld_signaltap:auto_signaltap_0
 26. Parameter Settings for User Entity Instance: sysclk_source:sysclk_source_inst|altpll:altpll_component
 27. Parameter Settings for User Entity Instance: usb_master:usb_master_i
 28. Parameter Settings for User Entity Instance: usb_master:usb_master_i|USB_RAM:USB_RAM_i|altsyncram:altsyncram_component
 29. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 30. altpll Parameter Settings by Entity Instance
 31. altsyncram Parameter Settings by Entity Instance
 32. Port Connectivity Checks: "mdio_cfg:mdio_cfg_I|mdio_opr:mdio_opr_I"
 33. Port Connectivity Checks: "mdio_cfg:mdio_cfg_I"
 34. Port Connectivity Checks: "TM1640_cfg:TM1640_1_cfg|TM1640_driver:TM1640_drive_i"
 35. Port Connectivity Checks: "TM1640_driver:TM1640_PART1_i"
 36. Port Connectivity Checks: "sysclk_source:sysclk_source_inst"
 37. Signal Tap Logic Analyzer Settings
 38. Post-Synthesis Netlist Statistics for Top Partition
 39. Elapsed Time Per Partition
 40. Connections to In-System Debugging Instance "auto_signaltap_0"
 41. Analysis & Synthesis Messages
 42. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Jan 02 10:49:26 2020           ;
; Quartus Prime Version              ; 17.1.0 Build 590 10/25/2017 SJ Standard Edition ;
; Revision Name                      ; prj_q5                                          ;
; Top-level Entity Name              ; prj_q5                                          ;
; Family                             ; Cyclone 10 LP                                   ;
; Total logic elements               ; 4,105                                           ;
;     Total combinational functions  ; 2,397                                           ;
;     Dedicated logic registers      ; 2,897                                           ;
; Total registers                    ; 2897                                            ;
; Total pins                         ; 115                                             ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 524,288                                         ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 1                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; 10CL025YU256C6G    ;                    ;
; Top-level entity name                                                      ; prj_q5             ; prj_q5             ;
; Family name                                                                ; Cyclone 10 LP      ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                              ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; Power Optimization During Synthesis                                        ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                         ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                               ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------------------+-------------+
; src/USB/usb_master.v                                               ; yes             ; User Verilog HDL File                        ; E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/USB/usb_master.v                                               ;             ;
; src/MDIO/mdio_opr.v                                                ; yes             ; User Verilog HDL File                        ; E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/MDIO/mdio_opr.v                                                ;             ;
; src/MDIO/mdio_cfg.v                                                ; yes             ; User Verilog HDL File                        ; E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/MDIO/mdio_cfg.v                                                ;             ;
; src/TM1640/TM1640_driver.v                                         ; yes             ; User Verilog HDL File                        ; E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/TM1640/TM1640_driver.v                                         ;             ;
; src/TM1640/TM1640_cfg.v                                            ; yes             ; User Verilog HDL File                        ; E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/TM1640/TM1640_cfg.v                                            ;             ;
; src/IIC/iic_opr.v                                                  ; yes             ; User Verilog HDL File                        ; E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/IIC/iic_opr.v                                                  ;             ;
; src/prj_q5.v                                                       ; yes             ; User Verilog HDL File                        ; E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v                                                       ;             ;
; src/QIP/sysclk_source.v                                            ; yes             ; User Wizard-Generated File                   ; E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/QIP/sysclk_source.v                                            ;             ;
; USB_RAM.v                                                          ; yes             ; User Wizard-Generated File                   ; E:/WorkSpace/project/FPGA/prj_q5/prj_q5/USB_RAM.v                                                          ;             ;
; altpll.tdf                                                         ; yes             ; Megafunction                                 ; d:/intelfpga/17.1/quartus/libraries/megafunctions/altpll.tdf                                               ;             ;
; aglobal171.inc                                                     ; yes             ; Megafunction                                 ; d:/intelfpga/17.1/quartus/libraries/megafunctions/aglobal171.inc                                           ;             ;
; stratix_pll.inc                                                    ; yes             ; Megafunction                                 ; d:/intelfpga/17.1/quartus/libraries/megafunctions/stratix_pll.inc                                          ;             ;
; stratixii_pll.inc                                                  ; yes             ; Megafunction                                 ; d:/intelfpga/17.1/quartus/libraries/megafunctions/stratixii_pll.inc                                        ;             ;
; cycloneii_pll.inc                                                  ; yes             ; Megafunction                                 ; d:/intelfpga/17.1/quartus/libraries/megafunctions/cycloneii_pll.inc                                        ;             ;
; db/sysclk_source_altpll.v                                          ; yes             ; Auto-Generated Megafunction                  ; E:/WorkSpace/project/FPGA/prj_q5/prj_q5/db/sysclk_source_altpll.v                                          ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; d:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf                                           ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; d:/intelfpga/17.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                    ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; d:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_mux.inc                                              ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; d:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_decode.inc                                           ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; d:/intelfpga/17.1/quartus/libraries/megafunctions/a_rdenreg.inc                                            ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; d:/intelfpga/17.1/quartus/libraries/megafunctions/altrom.inc                                               ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; d:/intelfpga/17.1/quartus/libraries/megafunctions/altram.inc                                               ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; d:/intelfpga/17.1/quartus/libraries/megafunctions/altdpram.inc                                             ;             ;
; db/altsyncram_cbn1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; E:/WorkSpace/project/FPGA/prj_q5/prj_q5/db/altsyncram_cbn1.tdf                                             ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                 ; d:/intelfpga/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd                                        ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                       ; d:/intelfpga/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                   ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                       ; d:/intelfpga/17.1/quartus/libraries/megafunctions/sld_ela_control.vhd                                      ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                 ; d:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                         ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                 ; d:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_constant.inc                                         ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                 ; d:/intelfpga/17.1/quartus/libraries/megafunctions/dffeea.inc                                               ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                       ; d:/intelfpga/17.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                                            ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                       ; d:/intelfpga/17.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                             ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                       ; d:/intelfpga/17.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                   ;             ;
; db/altsyncram_td24.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; E:/WorkSpace/project/FPGA/prj_q5/prj_q5/db/altsyncram_td24.tdf                                             ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                 ; d:/intelfpga/17.1/quartus/libraries/megafunctions/altdpram.tdf                                             ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                 ; d:/intelfpga/17.1/quartus/libraries/others/maxplus2/memmodes.inc                                           ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                 ; d:/intelfpga/17.1/quartus/libraries/megafunctions/a_hdffe.inc                                              ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                 ; d:/intelfpga/17.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                      ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                 ; d:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.inc                                           ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                 ; d:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_mux.tdf                                              ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                 ; d:/intelfpga/17.1/quartus/libraries/megafunctions/muxlut.inc                                               ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; d:/intelfpga/17.1/quartus/libraries/megafunctions/bypassff.inc                                             ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; d:/intelfpga/17.1/quartus/libraries/megafunctions/altshift.inc                                             ;             ;
; db/mux_msc.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; E:/WorkSpace/project/FPGA/prj_q5/prj_q5/db/mux_msc.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                 ; d:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_decode.tdf                                           ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                 ; d:/intelfpga/17.1/quartus/libraries/megafunctions/declut.inc                                               ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                 ; d:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_compare.inc                                          ;             ;
; db/decode_6vf.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; E:/WorkSpace/project/FPGA/prj_q5/prj_q5/db/decode_6vf.tdf                                                  ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                 ; d:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_counter.tdf                                          ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; d:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                          ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                 ; d:/intelfpga/17.1/quartus/libraries/megafunctions/cmpconst.inc                                             ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                 ; d:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_counter.inc                                          ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                 ; d:/intelfpga/17.1/quartus/libraries/megafunctions/alt_counter_stratix.inc                                  ;             ;
; db/cntr_nhi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; E:/WorkSpace/project/FPGA/prj_q5/prj_q5/db/cntr_nhi.tdf                                                    ;             ;
; db/cmpr_mgc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; E:/WorkSpace/project/FPGA/prj_q5/prj_q5/db/cmpr_mgc.tdf                                                    ;             ;
; db/cntr_f9j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; E:/WorkSpace/project/FPGA/prj_q5/prj_q5/db/cntr_f9j.tdf                                                    ;             ;
; db/cntr_9gi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; E:/WorkSpace/project/FPGA/prj_q5/prj_q5/db/cntr_9gi.tdf                                                    ;             ;
; db/cmpr_kgc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; E:/WorkSpace/project/FPGA/prj_q5/prj_q5/db/cmpr_kgc.tdf                                                    ;             ;
; db/cntr_r2j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; E:/WorkSpace/project/FPGA/prj_q5/prj_q5/db/cntr_r2j.tdf                                                    ;             ;
; db/cmpr_ggc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; E:/WorkSpace/project/FPGA/prj_q5/prj_q5/db/cmpr_ggc.tdf                                                    ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; d:/intelfpga/17.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                           ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; d:/intelfpga/17.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                            ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; d:/intelfpga/17.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                        ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; d:/intelfpga/17.1/quartus/libraries/megafunctions/sld_hub.vhd                                              ; altera_sld  ;
; db/ip/sldc5cb7817/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; E:/WorkSpace/project/FPGA/prj_q5/prj_q5/db/ip/sldc5cb7817/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sldc5cb7817/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; E:/WorkSpace/project/FPGA/prj_q5/prj_q5/db/ip/sldc5cb7817/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sldc5cb7817/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; E:/WorkSpace/project/FPGA/prj_q5/prj_q5/db/ip/sldc5cb7817/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sldc5cb7817/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; E:/WorkSpace/project/FPGA/prj_q5/prj_q5/db/ip/sldc5cb7817/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sldc5cb7817/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; E:/WorkSpace/project/FPGA/prj_q5/prj_q5/db/ip/sldc5cb7817/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sldc5cb7817/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; E:/WorkSpace/project/FPGA/prj_q5/prj_q5/db/ip/sldc5cb7817/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; d:/intelfpga/17.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                         ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                                                 ;
+---------------------------------------------+---------------------------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                                         ;
+---------------------------------------------+---------------------------------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 4,105                                                                                                         ;
;                                             ;                                                                                                               ;
; Total combinational functions               ; 2397                                                                                                          ;
; Logic element usage by number of LUT inputs ;                                                                                                               ;
;     -- 4 input functions                    ; 1023                                                                                                          ;
;     -- 3 input functions                    ; 596                                                                                                           ;
;     -- <=2 input functions                  ; 778                                                                                                           ;
;                                             ;                                                                                                               ;
; Logic elements by mode                      ;                                                                                                               ;
;     -- normal mode                          ; 1770                                                                                                          ;
;     -- arithmetic mode                      ; 627                                                                                                           ;
;                                             ;                                                                                                               ;
; Total registers                             ; 2897                                                                                                          ;
;     -- Dedicated logic registers            ; 2897                                                                                                          ;
;     -- I/O registers                        ; 0                                                                                                             ;
;                                             ;                                                                                                               ;
; I/O pins                                    ; 115                                                                                                           ;
; Total memory bits                           ; 524288                                                                                                        ;
;                                             ;                                                                                                               ;
; Embedded Multiplier 9-bit elements          ; 0                                                                                                             ;
;                                             ;                                                                                                               ;
; Total PLLs                                  ; 1                                                                                                             ;
;     -- PLLs                                 ; 1                                                                                                             ;
;                                             ;                                                                                                               ;
; Maximum fan-out node                        ; sysclk_source:sysclk_source_inst|altpll:altpll_component|sysclk_source_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 1990                                                                                                          ;
; Total fan-out                               ; 19631                                                                                                         ;
; Average fan-out                             ; 3.45                                                                                                          ;
+---------------------------------------------+---------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |prj_q5                                                                                                                                 ; 2397 (685)          ; 2897 (398)                ; 524288      ; 0            ; 0       ; 0         ; 115  ; 0            ; |prj_q5                                                                                                                                                                                                                                                                                                                                            ; prj_q5                            ; work         ;
;    |TM1640_cfg:TM1640_1_cfg|                                                                                                            ; 362 (77)            ; 256 (26)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj_q5|TM1640_cfg:TM1640_1_cfg                                                                                                                                                                                                                                                                                                                    ; TM1640_cfg                        ; work         ;
;       |TM1640_driver:TM1640_drive_i|                                                                                                    ; 285 (163)           ; 230 (182)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj_q5|TM1640_cfg:TM1640_1_cfg|TM1640_driver:TM1640_drive_i                                                                                                                                                                                                                                                                                       ; TM1640_driver                     ; work         ;
;          |iic_opr:iic_opr_I|                                                                                                            ; 122 (122)           ; 48 (48)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj_q5|TM1640_cfg:TM1640_1_cfg|TM1640_driver:TM1640_drive_i|iic_opr:iic_opr_I                                                                                                                                                                                                                                                                     ; iic_opr                           ; work         ;
;    |TM1640_driver:TM1640_PART1_i|                                                                                                       ; 287 (165)           ; 230 (182)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj_q5|TM1640_driver:TM1640_PART1_i                                                                                                                                                                                                                                                                                                               ; TM1640_driver                     ; work         ;
;       |iic_opr:iic_opr_I|                                                                                                               ; 122 (122)           ; 48 (48)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj_q5|TM1640_driver:TM1640_PART1_i|iic_opr:iic_opr_I                                                                                                                                                                                                                                                                                             ; iic_opr                           ; work         ;
;    |mdio_cfg:mdio_cfg_I|                                                                                                                ; 86 (45)             ; 50 (35)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj_q5|mdio_cfg:mdio_cfg_I                                                                                                                                                                                                                                                                                                                        ; mdio_cfg                          ; work         ;
;       |mdio_opr:mdio_opr_I|                                                                                                             ; 41 (41)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj_q5|mdio_cfg:mdio_cfg_I|mdio_opr:mdio_opr_I                                                                                                                                                                                                                                                                                                    ; mdio_opr                          ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 130 (1)             ; 91 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj_q5|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 129 (0)             ; 91 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj_q5|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 129 (0)             ; 91 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj_q5|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 129 (1)             ; 91 (5)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj_q5|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 128 (0)             ; 86 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj_q5|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 128 (89)            ; 86 (58)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj_q5|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 21 (21)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj_q5|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj_q5|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 765 (2)             ; 1810 (240)                ; 491520      ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj_q5|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 763 (0)             ; 1570 (0)                  ; 491520      ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj_q5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 763 (88)            ; 1570 (564)                ; 491520      ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj_q5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 27 (0)              ; 76 (76)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj_q5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj_q5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                        ; work         ;
;                   |decode_6vf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj_q5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_6vf:auto_generated                                                                                                                   ; decode_6vf                        ; work         ;
;                |lpm_mux:mux|                                                                                                            ; 25 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj_q5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                     ; lpm_mux                           ; work         ;
;                   |mux_msc:auto_generated|                                                                                              ; 25 (25)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj_q5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_msc:auto_generated                                                                                                                              ; mux_msc                           ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 491520      ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj_q5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                        ; work         ;
;                |altsyncram_td24:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 491520      ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj_q5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_td24:auto_generated                                                                                                                                                 ; altsyncram_td24                   ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 12 (12)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj_q5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj_q5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 14 (14)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj_q5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 93 (93)             ; 69 (69)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj_q5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 283 (1)             ; 616 (1)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj_q5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj_q5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 240 (0)             ; 600 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj_q5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 360 (360)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj_q5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 240 (0)             ; 240 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj_q5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj_q5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj_q5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj_q5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj_q5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj_q5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj_q5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj_q5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj_q5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj_q5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj_q5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj_q5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj_q5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj_q5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj_q5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj_q5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj_q5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj_q5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj_q5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj_q5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj_q5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj_q5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj_q5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj_q5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj_q5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj_q5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj_q5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj_q5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj_q5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj_q5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj_q5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj_q5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj_q5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj_q5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj_q5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj_q5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj_q5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj_q5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj_q5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj_q5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj_q5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj_q5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj_q5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj_q5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj_q5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj_q5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj_q5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj_q5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj_q5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj_q5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj_q5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj_q5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj_q5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj_q5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj_q5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj_q5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj_q5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj_q5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj_q5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj_q5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj_q5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj_q5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj_q5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj_q5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj_q5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj_q5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj_q5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj_q5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj_q5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj_q5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj_q5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj_q5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj_q5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj_q5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj_q5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj_q5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj_q5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj_q5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj_q5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj_q5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj_q5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj_q5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj_q5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj_q5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj_q5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj_q5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj_q5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj_q5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj_q5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj_q5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj_q5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj_q5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj_q5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj_q5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj_q5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj_q5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj_q5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj_q5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj_q5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj_q5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj_q5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj_q5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj_q5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj_q5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj_q5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj_q5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj_q5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj_q5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj_q5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj_q5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj_q5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj_q5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj_q5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj_q5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj_q5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj_q5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj_q5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj_q5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj_q5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj_q5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj_q5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1        ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 42 (42)             ; 11 (1)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj_q5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj_q5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 211 (10)            ; 195 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj_q5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 9 (0)               ; 7 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj_q5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                       ; work         ;
;                   |cntr_nhi:auto_generated|                                                                                             ; 9 (9)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj_q5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_nhi:auto_generated                                                             ; cntr_nhi                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 12 (0)              ; 12 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj_q5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                       ; work         ;
;                   |cntr_f9j:auto_generated|                                                                                             ; 12 (12)             ; 12 (12)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj_q5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_f9j:auto_generated                                                                                      ; cntr_f9j                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 7 (0)               ; 5 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj_q5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                       ; work         ;
;                   |cntr_9gi:auto_generated|                                                                                             ; 7 (7)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj_q5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_9gi:auto_generated                                                                            ; cntr_9gi                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj_q5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                       ; work         ;
;                   |cntr_r2j:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj_q5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_r2j:auto_generated                                                                               ; cntr_r2j                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 25 (25)             ; 25 (25)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj_q5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 120 (120)           ; 120 (120)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj_q5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 25 (25)             ; 25 (25)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj_q5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 30 (30)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj_q5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                        ; work         ;
;    |sysclk_source:sysclk_source_inst|                                                                                                   ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj_q5|sysclk_source:sysclk_source_inst                                                                                                                                                                                                                                                                                                           ; sysclk_source                     ; work         ;
;       |altpll:altpll_component|                                                                                                         ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj_q5|sysclk_source:sysclk_source_inst|altpll:altpll_component                                                                                                                                                                                                                                                                                   ; altpll                            ; work         ;
;          |sysclk_source_altpll:auto_generated|                                                                                          ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj_q5|sysclk_source:sysclk_source_inst|altpll:altpll_component|sysclk_source_altpll:auto_generated                                                                                                                                                                                                                                               ; sysclk_source_altpll              ; work         ;
;    |usb_master:usb_master_i|                                                                                                            ; 82 (81)             ; 62 (61)                   ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj_q5|usb_master:usb_master_i                                                                                                                                                                                                                                                                                                                    ; usb_master                        ; work         ;
;       |USB_RAM:USB_RAM_i|                                                                                                               ; 1 (0)               ; 1 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj_q5|usb_master:usb_master_i|USB_RAM:USB_RAM_i                                                                                                                                                                                                                                                                                                  ; USB_RAM                           ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 1 (0)               ; 1 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj_q5|usb_master:usb_master_i|USB_RAM:USB_RAM_i|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                  ; altsyncram                        ; work         ;
;             |altsyncram_cbn1:auto_generated|                                                                                            ; 1 (1)               ; 1 (1)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |prj_q5|usb_master:usb_master_i|USB_RAM:USB_RAM_i|altsyncram:altsyncram_component|altsyncram_cbn1:auto_generated                                                                                                                                                                                                                                   ; altsyncram_cbn1                   ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_td24:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 4096         ; 120          ; 4096         ; 120          ; 491520 ; None ;
; usb_master:usb_master_i|USB_RAM:USB_RAM_i|altsyncram:altsyncram_component|altsyncram_cbn1:auto_generated|ALTSYNCRAM                                                                                   ; AUTO ; Simple Dual Port ; 2048         ; 16           ; 2048         ; 16           ; 32768  ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                 ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                             ; IP Include File         ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |prj_q5|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                         ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |prj_q5|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                         ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |prj_q5|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                         ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |prj_q5|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                         ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |prj_q5|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                         ;
; Altera ; ALTPLL       ; 17.1    ; N/A          ; N/A          ; |prj_q5|sysclk_source:sysclk_source_inst                                                                                                                                                                                                                                    ; src/QIP/sysclk_source.v ;
; Altera ; RAM: 2-PORT  ; 17.1    ; N/A          ; N/A          ; |prj_q5|usb_master:usb_master_i|USB_RAM:USB_RAM_i                                                                                                                                                                                                                           ; USB_RAM.v               ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------+
; State Machine - |prj_q5|TM1640_cfg:TM1640_1_cfg|TM1640_driver:TM1640_drive_i|state           ;
+------------------+------------------+------------------+------------------+------------------+
; Name             ; state.STATE_IDEL ; state.STATE_CMD3 ; state.STATE_CMD2 ; state.STATE_CMD1 ;
+------------------+------------------+------------------+------------------+------------------+
; state.STATE_CMD1 ; 0                ; 0                ; 0                ; 0                ;
; state.STATE_CMD2 ; 0                ; 0                ; 1                ; 1                ;
; state.STATE_CMD3 ; 0                ; 1                ; 0                ; 1                ;
; state.STATE_IDEL ; 1                ; 0                ; 0                ; 1                ;
+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------+
; State Machine - |prj_q5|TM1640_cfg:TM1640_1_cfg|TM1640_driver:TM1640_drive_i|iic_opr:iic_opr_I|state ;
+-------------+------------+------------+------------+-------------------------------------------------+
; Name        ; state.IDEL ; state.STOP ; state.SEND ; state.START                                     ;
+-------------+------------+------------+------------+-------------------------------------------------+
; state.START ; 0          ; 0          ; 0          ; 0                                               ;
; state.SEND  ; 0          ; 0          ; 1          ; 1                                               ;
; state.STOP  ; 0          ; 1          ; 0          ; 1                                               ;
; state.IDEL  ; 1          ; 0          ; 0          ; 1                                               ;
+-------------+------------+------------+------------+-------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------+
; State Machine - |prj_q5|TM1640_driver:TM1640_PART1_i|state                                   ;
+------------------+------------------+------------------+------------------+------------------+
; Name             ; state.STATE_IDEL ; state.STATE_CMD3 ; state.STATE_CMD2 ; state.STATE_CMD1 ;
+------------------+------------------+------------------+------------------+------------------+
; state.STATE_CMD1 ; 0                ; 0                ; 0                ; 0                ;
; state.STATE_CMD2 ; 0                ; 0                ; 1                ; 1                ;
; state.STATE_CMD3 ; 0                ; 1                ; 0                ; 1                ;
; state.STATE_IDEL ; 1                ; 0                ; 0                ; 1                ;
+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------+
; State Machine - |prj_q5|TM1640_driver:TM1640_PART1_i|iic_opr:iic_opr_I|state ;
+-------------+------------+------------+------------+-------------------------+
; Name        ; state.IDEL ; state.STOP ; state.SEND ; state.START             ;
+-------------+------------+------------+------------+-------------------------+
; state.START ; 0          ; 0          ; 0          ; 0                       ;
; state.SEND  ; 0          ; 0          ; 1          ; 1                       ;
; state.STOP  ; 0          ; 1          ; 0          ; 1                       ;
; state.IDEL  ; 1          ; 0          ; 0          ; 1                       ;
+-------------+------------+------------+------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                         ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+---------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; TM1640_cfg:TM1640_1_cfg|TM1640_driver:TM1640_drive_i|iic_opr:iic_opr_I|scl_reg        ; yes                                                              ; yes                                        ;
; TM1640_cfg:TM1640_1_cfg|TM1640_driver:TM1640_drive_i|iic_opr:iic_opr_I|sda_reg        ; yes                                                              ; yes                                        ;
; TM1640_driver:TM1640_PART1_i|iic_opr:iic_opr_I|scl_reg                                ; yes                                                              ; yes                                        ;
; TM1640_driver:TM1640_PART1_i|iic_opr:iic_opr_I|sda_reg                                ; yes                                                              ; yes                                        ;
; TM1640_cfg:TM1640_1_cfg|TM1640_driver:TM1640_drive_i|iic_opr:iic_opr_I|state.STOP     ; yes                                                              ; yes                                        ;
; TM1640_cfg:TM1640_1_cfg|TM1640_driver:TM1640_drive_i|iic_opr:iic_opr_I|state.IDEL     ; yes                                                              ; yes                                        ;
; TM1640_cfg:TM1640_1_cfg|TM1640_driver:TM1640_drive_i|iic_opr:iic_opr_I|tdata_dly[2]   ; yes                                                              ; yes                                        ;
; TM1640_cfg:TM1640_1_cfg|TM1640_driver:TM1640_drive_i|iic_opr:iic_opr_I|Bit_Counts[1]  ; yes                                                              ; yes                                        ;
; TM1640_cfg:TM1640_1_cfg|TM1640_driver:TM1640_drive_i|iic_opr:iic_opr_I|tdata_dly[1]   ; yes                                                              ; yes                                        ;
; TM1640_cfg:TM1640_1_cfg|TM1640_driver:TM1640_drive_i|iic_opr:iic_opr_I|Bit_Counts[0]  ; yes                                                              ; yes                                        ;
; TM1640_cfg:TM1640_1_cfg|TM1640_driver:TM1640_drive_i|iic_opr:iic_opr_I|tdata_dly[0]   ; yes                                                              ; yes                                        ;
; TM1640_cfg:TM1640_1_cfg|TM1640_driver:TM1640_drive_i|iic_opr:iic_opr_I|tdata_dly[3]   ; yes                                                              ; yes                                        ;
; TM1640_cfg:TM1640_1_cfg|TM1640_driver:TM1640_drive_i|iic_opr:iic_opr_I|tdata_dly[5]   ; yes                                                              ; yes                                        ;
; TM1640_cfg:TM1640_1_cfg|TM1640_driver:TM1640_drive_i|iic_opr:iic_opr_I|tdata_dly[6]   ; yes                                                              ; yes                                        ;
; TM1640_cfg:TM1640_1_cfg|TM1640_driver:TM1640_drive_i|iic_opr:iic_opr_I|tdata_dly[4]   ; yes                                                              ; yes                                        ;
; TM1640_cfg:TM1640_1_cfg|TM1640_driver:TM1640_drive_i|iic_opr:iic_opr_I|tdata_dly[7]   ; yes                                                              ; yes                                        ;
; TM1640_cfg:TM1640_1_cfg|TM1640_driver:TM1640_drive_i|iic_opr:iic_opr_I|Bit_Counts[2]  ; yes                                                              ; yes                                        ;
; TM1640_cfg:TM1640_1_cfg|TM1640_driver:TM1640_drive_i|iic_opr:iic_opr_I|state.SEND     ; yes                                                              ; yes                                        ;
; TM1640_driver:TM1640_PART1_i|iic_opr:iic_opr_I|state.STOP                             ; yes                                                              ; yes                                        ;
; TM1640_driver:TM1640_PART1_i|iic_opr:iic_opr_I|state.IDEL                             ; yes                                                              ; yes                                        ;
; TM1640_driver:TM1640_PART1_i|iic_opr:iic_opr_I|tdata_dly[2]                           ; yes                                                              ; yes                                        ;
; TM1640_driver:TM1640_PART1_i|iic_opr:iic_opr_I|Bit_Counts[1]                          ; yes                                                              ; yes                                        ;
; TM1640_driver:TM1640_PART1_i|iic_opr:iic_opr_I|tdata_dly[1]                           ; yes                                                              ; yes                                        ;
; TM1640_driver:TM1640_PART1_i|iic_opr:iic_opr_I|Bit_Counts[0]                          ; yes                                                              ; yes                                        ;
; TM1640_driver:TM1640_PART1_i|iic_opr:iic_opr_I|tdata_dly[0]                           ; yes                                                              ; yes                                        ;
; TM1640_driver:TM1640_PART1_i|iic_opr:iic_opr_I|tdata_dly[3]                           ; yes                                                              ; yes                                        ;
; TM1640_driver:TM1640_PART1_i|iic_opr:iic_opr_I|tdata_dly[5]                           ; yes                                                              ; yes                                        ;
; TM1640_driver:TM1640_PART1_i|iic_opr:iic_opr_I|tdata_dly[6]                           ; yes                                                              ; yes                                        ;
; TM1640_driver:TM1640_PART1_i|iic_opr:iic_opr_I|tdata_dly[4]                           ; yes                                                              ; yes                                        ;
; TM1640_driver:TM1640_PART1_i|iic_opr:iic_opr_I|tdata_dly[7]                           ; yes                                                              ; yes                                        ;
; TM1640_driver:TM1640_PART1_i|iic_opr:iic_opr_I|Bit_Counts[2]                          ; yes                                                              ; yes                                        ;
; TM1640_driver:TM1640_PART1_i|iic_opr:iic_opr_I|state.SEND                             ; yes                                                              ; yes                                        ;
; TM1640_cfg:TM1640_1_cfg|TM1640_driver:TM1640_drive_i|iic_opr:iic_opr_I|Bit_Counts[15] ; yes                                                              ; yes                                        ;
; TM1640_cfg:TM1640_1_cfg|TM1640_driver:TM1640_drive_i|iic_opr:iic_opr_I|sendBits[15]   ; yes                                                              ; yes                                        ;
; TM1640_cfg:TM1640_1_cfg|TM1640_driver:TM1640_drive_i|iic_opr:iic_opr_I|Bit_Counts[14] ; yes                                                              ; yes                                        ;
; TM1640_cfg:TM1640_1_cfg|TM1640_driver:TM1640_drive_i|iic_opr:iic_opr_I|sendBits[14]   ; yes                                                              ; yes                                        ;
; TM1640_cfg:TM1640_1_cfg|TM1640_driver:TM1640_drive_i|iic_opr:iic_opr_I|Bit_Counts[13] ; yes                                                              ; yes                                        ;
; TM1640_cfg:TM1640_1_cfg|TM1640_driver:TM1640_drive_i|iic_opr:iic_opr_I|sendBits[13]   ; yes                                                              ; yes                                        ;
; TM1640_cfg:TM1640_1_cfg|TM1640_driver:TM1640_drive_i|iic_opr:iic_opr_I|Bit_Counts[12] ; yes                                                              ; yes                                        ;
; TM1640_cfg:TM1640_1_cfg|TM1640_driver:TM1640_drive_i|iic_opr:iic_opr_I|sendBits[12]   ; yes                                                              ; yes                                        ;
; TM1640_cfg:TM1640_1_cfg|TM1640_driver:TM1640_drive_i|iic_opr:iic_opr_I|Bit_Counts[11] ; yes                                                              ; yes                                        ;
; TM1640_cfg:TM1640_1_cfg|TM1640_driver:TM1640_drive_i|iic_opr:iic_opr_I|sendBits[11]   ; yes                                                              ; yes                                        ;
; TM1640_cfg:TM1640_1_cfg|TM1640_driver:TM1640_drive_i|iic_opr:iic_opr_I|Bit_Counts[10] ; yes                                                              ; yes                                        ;
; TM1640_cfg:TM1640_1_cfg|TM1640_driver:TM1640_drive_i|iic_opr:iic_opr_I|sendBits[10]   ; yes                                                              ; yes                                        ;
; TM1640_cfg:TM1640_1_cfg|TM1640_driver:TM1640_drive_i|iic_opr:iic_opr_I|Bit_Counts[9]  ; yes                                                              ; yes                                        ;
; TM1640_cfg:TM1640_1_cfg|TM1640_driver:TM1640_drive_i|iic_opr:iic_opr_I|sendBits[9]    ; yes                                                              ; yes                                        ;
; TM1640_cfg:TM1640_1_cfg|TM1640_driver:TM1640_drive_i|iic_opr:iic_opr_I|Bit_Counts[8]  ; yes                                                              ; yes                                        ;
; TM1640_cfg:TM1640_1_cfg|TM1640_driver:TM1640_drive_i|iic_opr:iic_opr_I|sendBits[8]    ; yes                                                              ; yes                                        ;
; TM1640_cfg:TM1640_1_cfg|TM1640_driver:TM1640_drive_i|iic_opr:iic_opr_I|Bit_Counts[7]  ; yes                                                              ; yes                                        ;
; TM1640_cfg:TM1640_1_cfg|TM1640_driver:TM1640_drive_i|iic_opr:iic_opr_I|sendBits[7]    ; yes                                                              ; yes                                        ;
; TM1640_cfg:TM1640_1_cfg|TM1640_driver:TM1640_drive_i|iic_opr:iic_opr_I|Bit_Counts[6]  ; yes                                                              ; yes                                        ;
; TM1640_cfg:TM1640_1_cfg|TM1640_driver:TM1640_drive_i|iic_opr:iic_opr_I|sendBits[6]    ; yes                                                              ; yes                                        ;
; TM1640_cfg:TM1640_1_cfg|TM1640_driver:TM1640_drive_i|iic_opr:iic_opr_I|Bit_Counts[5]  ; yes                                                              ; yes                                        ;
; TM1640_cfg:TM1640_1_cfg|TM1640_driver:TM1640_drive_i|iic_opr:iic_opr_I|sendBits[5]    ; yes                                                              ; yes                                        ;
; TM1640_cfg:TM1640_1_cfg|TM1640_driver:TM1640_drive_i|iic_opr:iic_opr_I|Bit_Counts[4]  ; yes                                                              ; yes                                        ;
; TM1640_cfg:TM1640_1_cfg|TM1640_driver:TM1640_drive_i|iic_opr:iic_opr_I|sendBits[4]    ; yes                                                              ; yes                                        ;
; TM1640_cfg:TM1640_1_cfg|TM1640_driver:TM1640_drive_i|iic_opr:iic_opr_I|Bit_Counts[3]  ; yes                                                              ; yes                                        ;
; TM1640_cfg:TM1640_1_cfg|TM1640_driver:TM1640_drive_i|iic_opr:iic_opr_I|sendBits[3]    ; yes                                                              ; yes                                        ;
; TM1640_cfg:TM1640_1_cfg|TM1640_driver:TM1640_drive_i|iic_opr:iic_opr_I|sendBits[2]    ; yes                                                              ; yes                                        ;
; TM1640_cfg:TM1640_1_cfg|TM1640_driver:TM1640_drive_i|iic_opr:iic_opr_I|sendBits[1]    ; yes                                                              ; yes                                        ;
; TM1640_cfg:TM1640_1_cfg|TM1640_driver:TM1640_drive_i|iic_opr:iic_opr_I|sendBits[0]    ; yes                                                              ; yes                                        ;
; TM1640_cfg:TM1640_1_cfg|TM1640_driver:TM1640_drive_i|iic_tvaild                       ; yes                                                              ; yes                                        ;
; TM1640_cfg:TM1640_1_cfg|TM1640_driver:TM1640_drive_i|iic_opr:iic_opr_I|tvalid_dly     ; yes                                                              ; yes                                        ;
; TM1640_cfg:TM1640_1_cfg|TM1640_driver:TM1640_drive_i|iic_tdata[2]                     ; yes                                                              ; yes                                        ;
; TM1640_cfg:TM1640_1_cfg|TM1640_driver:TM1640_drive_i|iic_tdata[1]                     ; yes                                                              ; yes                                        ;
; TM1640_cfg:TM1640_1_cfg|TM1640_driver:TM1640_drive_i|iic_tdata[0]                     ; yes                                                              ; yes                                        ;
; TM1640_cfg:TM1640_1_cfg|TM1640_driver:TM1640_drive_i|iic_tdata[3]                     ; yes                                                              ; yes                                        ;
; TM1640_cfg:TM1640_1_cfg|TM1640_driver:TM1640_drive_i|iic_tdata[5]                     ; yes                                                              ; yes                                        ;
; TM1640_cfg:TM1640_1_cfg|TM1640_driver:TM1640_drive_i|iic_tdata[6]                     ; yes                                                              ; yes                                        ;
; TM1640_cfg:TM1640_1_cfg|TM1640_driver:TM1640_drive_i|iic_tdata[4]                     ; yes                                                              ; yes                                        ;
; TM1640_cfg:TM1640_1_cfg|TM1640_driver:TM1640_drive_i|iic_tdata[7]                     ; yes                                                              ; yes                                        ;
; TM1640_cfg:TM1640_1_cfg|TM1640_driver:TM1640_drive_i|iic_opr:iic_opr_I|state.START    ; yes                                                              ; yes                                        ;
; TM1640_driver:TM1640_PART1_i|iic_opr:iic_opr_I|Bit_Counts[15]                         ; yes                                                              ; yes                                        ;
; TM1640_driver:TM1640_PART1_i|iic_opr:iic_opr_I|sendBits[15]                           ; yes                                                              ; yes                                        ;
; TM1640_driver:TM1640_PART1_i|iic_opr:iic_opr_I|Bit_Counts[14]                         ; yes                                                              ; yes                                        ;
; TM1640_driver:TM1640_PART1_i|iic_opr:iic_opr_I|sendBits[14]                           ; yes                                                              ; yes                                        ;
; TM1640_driver:TM1640_PART1_i|iic_opr:iic_opr_I|Bit_Counts[13]                         ; yes                                                              ; yes                                        ;
; TM1640_driver:TM1640_PART1_i|iic_opr:iic_opr_I|sendBits[13]                           ; yes                                                              ; yes                                        ;
; TM1640_driver:TM1640_PART1_i|iic_opr:iic_opr_I|Bit_Counts[12]                         ; yes                                                              ; yes                                        ;
; TM1640_driver:TM1640_PART1_i|iic_opr:iic_opr_I|sendBits[12]                           ; yes                                                              ; yes                                        ;
; TM1640_driver:TM1640_PART1_i|iic_opr:iic_opr_I|Bit_Counts[11]                         ; yes                                                              ; yes                                        ;
; TM1640_driver:TM1640_PART1_i|iic_opr:iic_opr_I|sendBits[11]                           ; yes                                                              ; yes                                        ;
; TM1640_driver:TM1640_PART1_i|iic_opr:iic_opr_I|Bit_Counts[10]                         ; yes                                                              ; yes                                        ;
; TM1640_driver:TM1640_PART1_i|iic_opr:iic_opr_I|sendBits[10]                           ; yes                                                              ; yes                                        ;
; TM1640_driver:TM1640_PART1_i|iic_opr:iic_opr_I|Bit_Counts[9]                          ; yes                                                              ; yes                                        ;
; TM1640_driver:TM1640_PART1_i|iic_opr:iic_opr_I|sendBits[9]                            ; yes                                                              ; yes                                        ;
; TM1640_driver:TM1640_PART1_i|iic_opr:iic_opr_I|Bit_Counts[8]                          ; yes                                                              ; yes                                        ;
; TM1640_driver:TM1640_PART1_i|iic_opr:iic_opr_I|sendBits[8]                            ; yes                                                              ; yes                                        ;
; TM1640_driver:TM1640_PART1_i|iic_opr:iic_opr_I|Bit_Counts[7]                          ; yes                                                              ; yes                                        ;
; TM1640_driver:TM1640_PART1_i|iic_opr:iic_opr_I|sendBits[7]                            ; yes                                                              ; yes                                        ;
; TM1640_driver:TM1640_PART1_i|iic_opr:iic_opr_I|Bit_Counts[6]                          ; yes                                                              ; yes                                        ;
; TM1640_driver:TM1640_PART1_i|iic_opr:iic_opr_I|sendBits[6]                            ; yes                                                              ; yes                                        ;
; TM1640_driver:TM1640_PART1_i|iic_opr:iic_opr_I|Bit_Counts[5]                          ; yes                                                              ; yes                                        ;
; TM1640_driver:TM1640_PART1_i|iic_opr:iic_opr_I|sendBits[5]                            ; yes                                                              ; yes                                        ;
; TM1640_driver:TM1640_PART1_i|iic_opr:iic_opr_I|Bit_Counts[4]                          ; yes                                                              ; yes                                        ;
; TM1640_driver:TM1640_PART1_i|iic_opr:iic_opr_I|sendBits[4]                            ; yes                                                              ; yes                                        ;
; TM1640_driver:TM1640_PART1_i|iic_opr:iic_opr_I|Bit_Counts[3]                          ; yes                                                              ; yes                                        ;
; TM1640_driver:TM1640_PART1_i|iic_opr:iic_opr_I|sendBits[3]                            ; yes                                                              ; yes                                        ;
; TM1640_driver:TM1640_PART1_i|iic_opr:iic_opr_I|sendBits[2]                            ; yes                                                              ; yes                                        ;
; TM1640_driver:TM1640_PART1_i|iic_opr:iic_opr_I|sendBits[1]                            ; yes                                                              ; yes                                        ;
; TM1640_driver:TM1640_PART1_i|iic_opr:iic_opr_I|sendBits[0]                            ; yes                                                              ; yes                                        ;
; TM1640_driver:TM1640_PART1_i|iic_tvaild                                               ; yes                                                              ; yes                                        ;
; TM1640_driver:TM1640_PART1_i|iic_opr:iic_opr_I|tvalid_dly                             ; yes                                                              ; yes                                        ;
; TM1640_driver:TM1640_PART1_i|iic_tdata[2]                                             ; yes                                                              ; yes                                        ;
; TM1640_driver:TM1640_PART1_i|iic_tdata[1]                                             ; yes                                                              ; yes                                        ;
; TM1640_driver:TM1640_PART1_i|iic_tdata[0]                                             ; yes                                                              ; yes                                        ;
; TM1640_driver:TM1640_PART1_i|iic_tdata[3]                                             ; yes                                                              ; yes                                        ;
; TM1640_driver:TM1640_PART1_i|iic_tdata[5]                                             ; yes                                                              ; yes                                        ;
; TM1640_driver:TM1640_PART1_i|iic_tdata[6]                                             ; yes                                                              ; yes                                        ;
; TM1640_driver:TM1640_PART1_i|iic_tdata[4]                                             ; yes                                                              ; yes                                        ;
; TM1640_driver:TM1640_PART1_i|iic_tdata[7]                                             ; yes                                                              ; yes                                        ;
; TM1640_driver:TM1640_PART1_i|iic_opr:iic_opr_I|state.START                            ; yes                                                              ; yes                                        ;
; TM1640_cfg:TM1640_1_cfg|TM1640_driver:TM1640_drive_i|iic_bytes[7]                     ; yes                                                              ; yes                                        ;
; TM1640_cfg:TM1640_1_cfg|TM1640_driver:TM1640_drive_i|iic_bytes[6]                     ; yes                                                              ; yes                                        ;
; TM1640_cfg:TM1640_1_cfg|TM1640_driver:TM1640_drive_i|iic_bytes[5]                     ; yes                                                              ; yes                                        ;
; TM1640_cfg:TM1640_1_cfg|TM1640_driver:TM1640_drive_i|iic_bytes[4]                     ; yes                                                              ; yes                                        ;
; TM1640_cfg:TM1640_1_cfg|TM1640_driver:TM1640_drive_i|iic_bytes[3]                     ; yes                                                              ; yes                                        ;
; TM1640_cfg:TM1640_1_cfg|TM1640_driver:TM1640_drive_i|iic_bytes[2]                     ; yes                                                              ; yes                                        ;
; TM1640_cfg:TM1640_1_cfg|TM1640_driver:TM1640_drive_i|iic_bytes[1]                     ; yes                                                              ; yes                                        ;
; TM1640_cfg:TM1640_1_cfg|TM1640_driver:TM1640_drive_i|iic_bytes[0]                     ; yes                                                              ; yes                                        ;
; TM1640_cfg:TM1640_1_cfg|TM1640_driver:TM1640_drive_i|state.STATE_CMD1                 ; yes                                                              ; yes                                        ;
; TM1640_cfg:TM1640_1_cfg|TM1640_driver:TM1640_drive_i|state.STATE_CMD3                 ; yes                                                              ; yes                                        ;
; TM1640_cfg:TM1640_1_cfg|TM1640_driver:TM1640_drive_i|iic_opr:iic_opr_I|tready_reg     ; yes                                                              ; yes                                        ;
; TM1640_cfg:TM1640_1_cfg|TM1640_driver:TM1640_drive_i|state.STATE_CMD2                 ; yes                                                              ; yes                                        ;
; TM1640_cfg:TM1640_1_cfg|TM1640_driver:TM1640_drive_i|byteCount[0]                     ; yes                                                              ; yes                                        ;
; TM1640_cfg:TM1640_1_cfg|TM1640_driver:TM1640_drive_i|byteCount[1]                     ; yes                                                              ; yes                                        ;
; TM1640_cfg:TM1640_1_cfg|TM1640_driver:TM1640_drive_i|byteCount[2]                     ; yes                                                              ; yes                                        ;
; TM1640_cfg:TM1640_1_cfg|TM1640_driver:TM1640_drive_i|byteCount[3]                     ; yes                                                              ; yes                                        ;
; TM1640_cfg:TM1640_1_cfg|TM1640_driver:TM1640_drive_i|byteCount[4]                     ; yes                                                              ; yes                                        ;
; TM1640_cfg:TM1640_1_cfg|TM1640_driver:TM1640_drive_i|byteCount[5]                     ; yes                                                              ; yes                                        ;
; TM1640_cfg:TM1640_1_cfg|TM1640_driver:TM1640_drive_i|byteCount[6]                     ; yes                                                              ; yes                                        ;
; TM1640_cfg:TM1640_1_cfg|TM1640_driver:TM1640_drive_i|byteCount[7]                     ; yes                                                              ; yes                                        ;
; TM1640_cfg:TM1640_1_cfg|TM1640_driver:TM1640_drive_i|mem~98                           ; yes                                                              ; yes                                        ;
; TM1640_cfg:TM1640_1_cfg|TM1640_driver:TM1640_drive_i|mem~82                           ; yes                                                              ; yes                                        ;
; TM1640_cfg:TM1640_1_cfg|TM1640_driver:TM1640_drive_i|mem~114                          ; yes                                                              ; yes                                        ;
; TM1640_cfg:TM1640_1_cfg|TM1640_driver:TM1640_drive_i|mem~66                           ; yes                                                              ; yes                                        ;
; TM1640_cfg:TM1640_1_cfg|TM1640_driver:TM1640_drive_i|mem~26                           ; yes                                                              ; yes                                        ;
; TM1640_cfg:TM1640_1_cfg|TM1640_driver:TM1640_drive_i|mem~42                           ; yes                                                              ; yes                                        ;
; TM1640_cfg:TM1640_1_cfg|TM1640_driver:TM1640_drive_i|mem~58                           ; yes                                                              ; yes                                        ;
; TM1640_cfg:TM1640_1_cfg|TM1640_driver:TM1640_drive_i|mem~10                           ; yes                                                              ; yes                                        ;
; TM1640_cfg:TM1640_1_cfg|TM1640_driver:TM1640_drive_i|mem~90                           ; yes                                                              ; yes                                        ;
; TM1640_cfg:TM1640_1_cfg|TM1640_driver:TM1640_drive_i|mem~106                          ; yes                                                              ; yes                                        ;
; TM1640_cfg:TM1640_1_cfg|TM1640_driver:TM1640_drive_i|mem~122                          ; yes                                                              ; yes                                        ;
; TM1640_cfg:TM1640_1_cfg|TM1640_driver:TM1640_drive_i|mem~74                           ; yes                                                              ; yes                                        ;
; TM1640_cfg:TM1640_1_cfg|TM1640_driver:TM1640_drive_i|mem~18                           ; yes                                                              ; yes                                        ;
; TM1640_cfg:TM1640_1_cfg|TM1640_driver:TM1640_drive_i|mem~34                           ; yes                                                              ; yes                                        ;
; TM1640_cfg:TM1640_1_cfg|TM1640_driver:TM1640_drive_i|mem~50                           ; yes                                                              ; yes                                        ;
; TM1640_cfg:TM1640_1_cfg|TM1640_driver:TM1640_drive_i|mem~2                            ; yes                                                              ; yes                                        ;
; TM1640_cfg:TM1640_1_cfg|TM1640_driver:TM1640_drive_i|state.STATE_IDEL                 ; yes                                                              ; yes                                        ;
; TM1640_cfg:TM1640_1_cfg|TM1640_driver:TM1640_drive_i|mem~97                           ; yes                                                              ; yes                                        ;
; TM1640_cfg:TM1640_1_cfg|TM1640_driver:TM1640_drive_i|mem~41                           ; yes                                                              ; yes                                        ;
; TM1640_cfg:TM1640_1_cfg|TM1640_driver:TM1640_drive_i|mem~105                          ; yes                                                              ; yes                                        ;
; TM1640_cfg:TM1640_1_cfg|TM1640_driver:TM1640_drive_i|mem~33                           ; yes                                                              ; yes                                        ;
; TM1640_cfg:TM1640_1_cfg|TM1640_driver:TM1640_drive_i|mem~81                           ; yes                                                              ; yes                                        ;
; TM1640_cfg:TM1640_1_cfg|TM1640_driver:TM1640_drive_i|mem~25                           ; yes                                                              ; yes                                        ;
; TM1640_cfg:TM1640_1_cfg|TM1640_driver:TM1640_drive_i|mem~89                           ; yes                                                              ; yes                                        ;
; TM1640_cfg:TM1640_1_cfg|TM1640_driver:TM1640_drive_i|mem~17                           ; yes                                                              ; yes                                        ;
; TM1640_cfg:TM1640_1_cfg|TM1640_driver:TM1640_drive_i|mem~113                          ; yes                                                              ; yes                                        ;
; TM1640_cfg:TM1640_1_cfg|TM1640_driver:TM1640_drive_i|mem~57                           ; yes                                                              ; yes                                        ;
; TM1640_cfg:TM1640_1_cfg|TM1640_driver:TM1640_drive_i|mem~121                          ; yes                                                              ; yes                                        ;
; TM1640_cfg:TM1640_1_cfg|TM1640_driver:TM1640_drive_i|mem~49                           ; yes                                                              ; yes                                        ;
; TM1640_cfg:TM1640_1_cfg|TM1640_driver:TM1640_drive_i|mem~65                           ; yes                                                              ; yes                                        ;
; TM1640_cfg:TM1640_1_cfg|TM1640_driver:TM1640_drive_i|mem~9                            ; yes                                                              ; yes                                        ;
; TM1640_cfg:TM1640_1_cfg|TM1640_driver:TM1640_drive_i|mem~73                           ; yes                                                              ; yes                                        ;
; TM1640_cfg:TM1640_1_cfg|TM1640_driver:TM1640_drive_i|mem~1                            ; yes                                                              ; yes                                        ;
; TM1640_cfg:TM1640_1_cfg|TM1640_driver:TM1640_drive_i|mem~80                           ; yes                                                              ; yes                                        ;
; TM1640_cfg:TM1640_1_cfg|TM1640_driver:TM1640_drive_i|mem~96                           ; yes                                                              ; yes                                        ;
; TM1640_cfg:TM1640_1_cfg|TM1640_driver:TM1640_drive_i|mem~112                          ; yes                                                              ; yes                                        ;
; TM1640_cfg:TM1640_1_cfg|TM1640_driver:TM1640_drive_i|mem~64                           ; yes                                                              ; yes                                        ;
; TM1640_cfg:TM1640_1_cfg|TM1640_driver:TM1640_drive_i|mem~40                           ; yes                                                              ; yes                                        ;
; TM1640_cfg:TM1640_1_cfg|TM1640_driver:TM1640_drive_i|mem~24                           ; yes                                                              ; yes                                        ;
; TM1640_cfg:TM1640_1_cfg|TM1640_driver:TM1640_drive_i|mem~56                           ; yes                                                              ; yes                                        ;
; TM1640_cfg:TM1640_1_cfg|TM1640_driver:TM1640_drive_i|mem~8                            ; yes                                                              ; yes                                        ;
; TM1640_cfg:TM1640_1_cfg|TM1640_driver:TM1640_drive_i|mem~88                           ; yes                                                              ; yes                                        ;
; TM1640_cfg:TM1640_1_cfg|TM1640_driver:TM1640_drive_i|mem~104                          ; yes                                                              ; yes                                        ;
; TM1640_cfg:TM1640_1_cfg|TM1640_driver:TM1640_drive_i|mem~120                          ; yes                                                              ; yes                                        ;
; TM1640_cfg:TM1640_1_cfg|TM1640_driver:TM1640_drive_i|mem~72                           ; yes                                                              ; yes                                        ;
; TM1640_cfg:TM1640_1_cfg|TM1640_driver:TM1640_drive_i|mem~32                           ; yes                                                              ; yes                                        ;
; TM1640_cfg:TM1640_1_cfg|TM1640_driver:TM1640_drive_i|mem~16                           ; yes                                                              ; yes                                        ;
; TM1640_cfg:TM1640_1_cfg|TM1640_driver:TM1640_drive_i|mem~48                           ; yes                                                              ; yes                                        ;
; TM1640_cfg:TM1640_1_cfg|TM1640_driver:TM1640_drive_i|mem~0                            ; yes                                                              ; yes                                        ;
; TM1640_cfg:TM1640_1_cfg|TM1640_driver:TM1640_drive_i|mem~99                           ; yes                                                              ; yes                                        ;
; TM1640_cfg:TM1640_1_cfg|TM1640_driver:TM1640_drive_i|mem~43                           ; yes                                                              ; yes                                        ;
; TM1640_cfg:TM1640_1_cfg|TM1640_driver:TM1640_drive_i|mem~107                          ; yes                                                              ; yes                                        ;
; TM1640_cfg:TM1640_1_cfg|TM1640_driver:TM1640_drive_i|mem~35                           ; yes                                                              ; yes                                        ;
; TM1640_cfg:TM1640_1_cfg|TM1640_driver:TM1640_drive_i|mem~83                           ; yes                                                              ; yes                                        ;
; TM1640_cfg:TM1640_1_cfg|TM1640_driver:TM1640_drive_i|mem~27                           ; yes                                                              ; yes                                        ;
; TM1640_cfg:TM1640_1_cfg|TM1640_driver:TM1640_drive_i|mem~91                           ; yes                                                              ; yes                                        ;
; TM1640_cfg:TM1640_1_cfg|TM1640_driver:TM1640_drive_i|mem~19                           ; yes                                                              ; yes                                        ;
; TM1640_cfg:TM1640_1_cfg|TM1640_driver:TM1640_drive_i|mem~115                          ; yes                                                              ; yes                                        ;
; TM1640_cfg:TM1640_1_cfg|TM1640_driver:TM1640_drive_i|mem~59                           ; yes                                                              ; yes                                        ;
; TM1640_cfg:TM1640_1_cfg|TM1640_driver:TM1640_drive_i|mem~123                          ; yes                                                              ; yes                                        ;
; TM1640_cfg:TM1640_1_cfg|TM1640_driver:TM1640_drive_i|mem~51                           ; yes                                                              ; yes                                        ;
; TM1640_cfg:TM1640_1_cfg|TM1640_driver:TM1640_drive_i|mem~67                           ; yes                                                              ; yes                                        ;
; TM1640_cfg:TM1640_1_cfg|TM1640_driver:TM1640_drive_i|mem~11                           ; yes                                                              ; yes                                        ;
; TM1640_cfg:TM1640_1_cfg|TM1640_driver:TM1640_drive_i|mem~75                           ; yes                                                              ; yes                                        ;
; TM1640_cfg:TM1640_1_cfg|TM1640_driver:TM1640_drive_i|mem~3                            ; yes                                                              ; yes                                        ;
; TM1640_cfg:TM1640_1_cfg|TM1640_driver:TM1640_drive_i|mem~101                          ; yes                                                              ; yes                                        ;
; TM1640_cfg:TM1640_1_cfg|TM1640_driver:TM1640_drive_i|mem~53                           ; yes                                                              ; yes                                        ;
; TM1640_cfg:TM1640_1_cfg|TM1640_driver:TM1640_drive_i|mem~117                          ; yes                                                              ; yes                                        ;
; TM1640_cfg:TM1640_1_cfg|TM1640_driver:TM1640_drive_i|mem~37                           ; yes                                                              ; yes                                        ;
; TM1640_cfg:TM1640_1_cfg|TM1640_driver:TM1640_drive_i|mem~29                           ; yes                                                              ; yes                                        ;
; TM1640_cfg:TM1640_1_cfg|TM1640_driver:TM1640_drive_i|mem~77                           ; yes                                                              ; yes                                        ;
; TM1640_cfg:TM1640_1_cfg|TM1640_driver:TM1640_drive_i|mem~93                           ; yes                                                              ; yes                                        ;
; TM1640_cfg:TM1640_1_cfg|TM1640_driver:TM1640_drive_i|mem~13                           ; yes                                                              ; yes                                        ;
; TM1640_cfg:TM1640_1_cfg|TM1640_driver:TM1640_drive_i|mem~109                          ; yes                                                              ; yes                                        ;
; TM1640_cfg:TM1640_1_cfg|TM1640_driver:TM1640_drive_i|mem~61                           ; yes                                                              ; yes                                        ;
; TM1640_cfg:TM1640_1_cfg|TM1640_driver:TM1640_drive_i|mem~125                          ; yes                                                              ; yes                                        ;
; TM1640_cfg:TM1640_1_cfg|TM1640_driver:TM1640_drive_i|mem~45                           ; yes                                                              ; yes                                        ;
; TM1640_cfg:TM1640_1_cfg|TM1640_driver:TM1640_drive_i|mem~21                           ; yes                                                              ; yes                                        ;
; TM1640_cfg:TM1640_1_cfg|TM1640_driver:TM1640_drive_i|mem~69                           ; yes                                                              ; yes                                        ;
; TM1640_cfg:TM1640_1_cfg|TM1640_driver:TM1640_drive_i|mem~85                           ; yes                                                              ; yes                                        ;
; TM1640_cfg:TM1640_1_cfg|TM1640_driver:TM1640_drive_i|mem~5                            ; yes                                                              ; yes                                        ;
; TM1640_cfg:TM1640_1_cfg|TM1640_driver:TM1640_drive_i|mem~54                           ; yes                                                              ; yes                                        ;
; TM1640_cfg:TM1640_1_cfg|TM1640_driver:TM1640_drive_i|mem~86                           ; yes                                                              ; yes                                        ;
; TM1640_cfg:TM1640_1_cfg|TM1640_driver:TM1640_drive_i|mem~118                          ; yes                                                              ; yes                                        ;
; TM1640_cfg:TM1640_1_cfg|TM1640_driver:TM1640_drive_i|mem~22                           ; yes                                                              ; yes                                        ;
; TM1640_cfg:TM1640_1_cfg|TM1640_driver:TM1640_drive_i|mem~62                           ; yes                                                              ; yes                                        ;
; TM1640_cfg:TM1640_1_cfg|TM1640_driver:TM1640_drive_i|mem~94                           ; yes                                                              ; yes                                        ;
; TM1640_cfg:TM1640_1_cfg|TM1640_driver:TM1640_drive_i|mem~126                          ; yes                                                              ; yes                                        ;
; TM1640_cfg:TM1640_1_cfg|TM1640_driver:TM1640_drive_i|mem~30                           ; yes                                                              ; yes                                        ;
; TM1640_cfg:TM1640_1_cfg|TM1640_driver:TM1640_drive_i|mem~46                           ; yes                                                              ; yes                                        ;
; TM1640_cfg:TM1640_1_cfg|TM1640_driver:TM1640_drive_i|mem~78                           ; yes                                                              ; yes                                        ;
; TM1640_cfg:TM1640_1_cfg|TM1640_driver:TM1640_drive_i|mem~110                          ; yes                                                              ; yes                                        ;
; TM1640_cfg:TM1640_1_cfg|TM1640_driver:TM1640_drive_i|mem~14                           ; yes                                                              ; yes                                        ;
; TM1640_cfg:TM1640_1_cfg|TM1640_driver:TM1640_drive_i|mem~38                           ; yes                                                              ; yes                                        ;
; TM1640_cfg:TM1640_1_cfg|TM1640_driver:TM1640_drive_i|mem~70                           ; yes                                                              ; yes                                        ;
; TM1640_cfg:TM1640_1_cfg|TM1640_driver:TM1640_drive_i|mem~102                          ; yes                                                              ; yes                                        ;
; TM1640_cfg:TM1640_1_cfg|TM1640_driver:TM1640_drive_i|mem~6                            ; yes                                                              ; yes                                        ;
; TM1640_cfg:TM1640_1_cfg|TM1640_driver:TM1640_drive_i|mem~84                           ; yes                                                              ; yes                                        ;
; TM1640_cfg:TM1640_1_cfg|TM1640_driver:TM1640_drive_i|mem~100                          ; yes                                                              ; yes                                        ;
; TM1640_cfg:TM1640_1_cfg|TM1640_driver:TM1640_drive_i|mem~116                          ; yes                                                              ; yes                                        ;
; TM1640_cfg:TM1640_1_cfg|TM1640_driver:TM1640_drive_i|mem~68                           ; yes                                                              ; yes                                        ;
; TM1640_cfg:TM1640_1_cfg|TM1640_driver:TM1640_drive_i|mem~28                           ; yes                                                              ; yes                                        ;
; TM1640_cfg:TM1640_1_cfg|TM1640_driver:TM1640_drive_i|mem~44                           ; yes                                                              ; yes                                        ;
; TM1640_cfg:TM1640_1_cfg|TM1640_driver:TM1640_drive_i|mem~60                           ; yes                                                              ; yes                                        ;
; TM1640_cfg:TM1640_1_cfg|TM1640_driver:TM1640_drive_i|mem~12                           ; yes                                                              ; yes                                        ;
; TM1640_cfg:TM1640_1_cfg|TM1640_driver:TM1640_drive_i|mem~92                           ; yes                                                              ; yes                                        ;
; TM1640_cfg:TM1640_1_cfg|TM1640_driver:TM1640_drive_i|mem~108                          ; yes                                                              ; yes                                        ;
; TM1640_cfg:TM1640_1_cfg|TM1640_driver:TM1640_drive_i|mem~124                          ; yes                                                              ; yes                                        ;
; TM1640_cfg:TM1640_1_cfg|TM1640_driver:TM1640_drive_i|mem~76                           ; yes                                                              ; yes                                        ;
; TM1640_cfg:TM1640_1_cfg|TM1640_driver:TM1640_drive_i|mem~36                           ; yes                                                              ; yes                                        ;
; TM1640_cfg:TM1640_1_cfg|TM1640_driver:TM1640_drive_i|mem~20                           ; yes                                                              ; yes                                        ;
; TM1640_cfg:TM1640_1_cfg|TM1640_driver:TM1640_drive_i|mem~52                           ; yes                                                              ; yes                                        ;
; TM1640_cfg:TM1640_1_cfg|TM1640_driver:TM1640_drive_i|mem~4                            ; yes                                                              ; yes                                        ;
; TM1640_cfg:TM1640_1_cfg|TM1640_driver:TM1640_drive_i|mem~47                           ; yes                                                              ; yes                                        ;
; TM1640_cfg:TM1640_1_cfg|TM1640_driver:TM1640_drive_i|mem~31                           ; yes                                                              ; yes                                        ;
; TM1640_cfg:TM1640_1_cfg|TM1640_driver:TM1640_drive_i|mem~63                           ; yes                                                              ; yes                                        ;
; TM1640_cfg:TM1640_1_cfg|TM1640_driver:TM1640_drive_i|mem~15                           ; yes                                                              ; yes                                        ;
; TM1640_cfg:TM1640_1_cfg|TM1640_driver:TM1640_drive_i|mem~87                           ; yes                                                              ; yes                                        ;
; TM1640_cfg:TM1640_1_cfg|TM1640_driver:TM1640_drive_i|mem~103                          ; yes                                                              ; yes                                        ;
; TM1640_cfg:TM1640_1_cfg|TM1640_driver:TM1640_drive_i|mem~119                          ; yes                                                              ; yes                                        ;
; TM1640_cfg:TM1640_1_cfg|TM1640_driver:TM1640_drive_i|mem~71                           ; yes                                                              ; yes                                        ;
; TM1640_cfg:TM1640_1_cfg|TM1640_driver:TM1640_drive_i|mem~95                           ; yes                                                              ; yes                                        ;
; TM1640_cfg:TM1640_1_cfg|TM1640_driver:TM1640_drive_i|mem~111                          ; yes                                                              ; yes                                        ;
; TM1640_cfg:TM1640_1_cfg|TM1640_driver:TM1640_drive_i|mem~127                          ; yes                                                              ; yes                                        ;
; TM1640_cfg:TM1640_1_cfg|TM1640_driver:TM1640_drive_i|mem~79                           ; yes                                                              ; yes                                        ;
; TM1640_cfg:TM1640_1_cfg|TM1640_driver:TM1640_drive_i|mem~39                           ; yes                                                              ; yes                                        ;
; TM1640_cfg:TM1640_1_cfg|TM1640_driver:TM1640_drive_i|mem~23                           ; yes                                                              ; yes                                        ;
; TM1640_cfg:TM1640_1_cfg|TM1640_driver:TM1640_drive_i|mem~55                           ; yes                                                              ; yes                                        ;
; TM1640_cfg:TM1640_1_cfg|TM1640_driver:TM1640_drive_i|mem~7                            ; yes                                                              ; yes                                        ;
; TM1640_driver:TM1640_PART1_i|iic_bytes[7]                                             ; yes                                                              ; yes                                        ;
; TM1640_driver:TM1640_PART1_i|iic_bytes[6]                                             ; yes                                                              ; yes                                        ;
; TM1640_driver:TM1640_PART1_i|iic_bytes[5]                                             ; yes                                                              ; yes                                        ;
; TM1640_driver:TM1640_PART1_i|iic_bytes[4]                                             ; yes                                                              ; yes                                        ;
; TM1640_driver:TM1640_PART1_i|iic_bytes[3]                                             ; yes                                                              ; yes                                        ;
; TM1640_driver:TM1640_PART1_i|iic_bytes[2]                                             ; yes                                                              ; yes                                        ;
; TM1640_driver:TM1640_PART1_i|iic_bytes[1]                                             ; yes                                                              ; yes                                        ;
; TM1640_driver:TM1640_PART1_i|iic_bytes[0]                                             ; yes                                                              ; yes                                        ;
; TM1640_driver:TM1640_PART1_i|state.STATE_CMD1                                         ; yes                                                              ; yes                                        ;
; TM1640_driver:TM1640_PART1_i|state.STATE_CMD3                                         ; yes                                                              ; yes                                        ;
; TM1640_driver:TM1640_PART1_i|iic_opr:iic_opr_I|tready_reg                             ; yes                                                              ; yes                                        ;
; TM1640_driver:TM1640_PART1_i|state.STATE_CMD2                                         ; yes                                                              ; yes                                        ;
; TM1640_driver:TM1640_PART1_i|byteCount[0]                                             ; yes                                                              ; yes                                        ;
; TM1640_driver:TM1640_PART1_i|byteCount[1]                                             ; yes                                                              ; yes                                        ;
; TM1640_driver:TM1640_PART1_i|byteCount[2]                                             ; yes                                                              ; yes                                        ;
; TM1640_driver:TM1640_PART1_i|byteCount[3]                                             ; yes                                                              ; yes                                        ;
; TM1640_driver:TM1640_PART1_i|byteCount[4]                                             ; yes                                                              ; yes                                        ;
; TM1640_driver:TM1640_PART1_i|byteCount[5]                                             ; yes                                                              ; yes                                        ;
; TM1640_driver:TM1640_PART1_i|byteCount[6]                                             ; yes                                                              ; yes                                        ;
; TM1640_driver:TM1640_PART1_i|byteCount[7]                                             ; yes                                                              ; yes                                        ;
; TM1640_driver:TM1640_PART1_i|mem~50                                                   ; yes                                                              ; yes                                        ;
; TM1640_driver:TM1640_PART1_i|mem~58                                                   ; yes                                                              ; yes                                        ;
; TM1640_driver:TM1640_PART1_i|mem~42                                                   ; yes                                                              ; yes                                        ;
; TM1640_driver:TM1640_PART1_i|mem~34                                                   ; yes                                                              ; yes                                        ;
; TM1640_driver:TM1640_PART1_i|mem~82                                                   ; yes                                                              ; yes                                        ;
; TM1640_driver:TM1640_PART1_i|mem~90                                                   ; yes                                                              ; yes                                        ;
; TM1640_driver:TM1640_PART1_i|mem~74                                                   ; yes                                                              ; yes                                        ;
; TM1640_driver:TM1640_PART1_i|mem~66                                                   ; yes                                                              ; yes                                        ;
; TM1640_driver:TM1640_PART1_i|mem~114                                                  ; yes                                                              ; yes                                        ;
; TM1640_driver:TM1640_PART1_i|mem~122                                                  ; yes                                                              ; yes                                        ;
; TM1640_driver:TM1640_PART1_i|mem~106                                                  ; yes                                                              ; yes                                        ;
; TM1640_driver:TM1640_PART1_i|mem~98                                                   ; yes                                                              ; yes                                        ;
; TM1640_driver:TM1640_PART1_i|mem~10                                                   ; yes                                                              ; yes                                        ;
; TM1640_driver:TM1640_PART1_i|mem~26                                                   ; yes                                                              ; yes                                        ;
; TM1640_driver:TM1640_PART1_i|mem~18                                                   ; yes                                                              ; yes                                        ;
; TM1640_driver:TM1640_PART1_i|mem~2                                                    ; yes                                                              ; yes                                        ;
; TM1640_driver:TM1640_PART1_i|state.STATE_IDEL                                         ; yes                                                              ; yes                                        ;
; TM1640_driver:TM1640_PART1_i|mem~49                                                   ; yes                                                              ; yes                                        ;
; TM1640_driver:TM1640_PART1_i|mem~81                                                   ; yes                                                              ; yes                                        ;
; TM1640_driver:TM1640_PART1_i|mem~113                                                  ; yes                                                              ; yes                                        ;
; TM1640_driver:TM1640_PART1_i|mem~17                                                   ; yes                                                              ; yes                                        ;
; TM1640_driver:TM1640_PART1_i|mem~89                                                   ; yes                                                              ; yes                                        ;
; TM1640_driver:TM1640_PART1_i|mem~57                                                   ; yes                                                              ; yes                                        ;
; TM1640_driver:TM1640_PART1_i|mem~121                                                  ; yes                                                              ; yes                                        ;
; TM1640_driver:TM1640_PART1_i|mem~25                                                   ; yes                                                              ; yes                                        ;
; TM1640_driver:TM1640_PART1_i|mem~73                                                   ; yes                                                              ; yes                                        ;
; TM1640_driver:TM1640_PART1_i|mem~41                                                   ; yes                                                              ; yes                                        ;
; TM1640_driver:TM1640_PART1_i|mem~105                                                  ; yes                                                              ; yes                                        ;
; TM1640_driver:TM1640_PART1_i|mem~9                                                    ; yes                                                              ; yes                                        ;
; TM1640_driver:TM1640_PART1_i|mem~33                                                   ; yes                                                              ; yes                                        ;
; TM1640_driver:TM1640_PART1_i|mem~65                                                   ; yes                                                              ; yes                                        ;
; TM1640_driver:TM1640_PART1_i|mem~97                                                   ; yes                                                              ; yes                                        ;
; TM1640_driver:TM1640_PART1_i|mem~1                                                    ; yes                                                              ; yes                                        ;
; TM1640_driver:TM1640_PART1_i|mem~80                                                   ; yes                                                              ; yes                                        ;
; TM1640_driver:TM1640_PART1_i|mem~88                                                   ; yes                                                              ; yes                                        ;
; TM1640_driver:TM1640_PART1_i|mem~72                                                   ; yes                                                              ; yes                                        ;
; TM1640_driver:TM1640_PART1_i|mem~64                                                   ; yes                                                              ; yes                                        ;
; TM1640_driver:TM1640_PART1_i|mem~40                                                   ; yes                                                              ; yes                                        ;
; TM1640_driver:TM1640_PART1_i|mem~56                                                   ; yes                                                              ; yes                                        ;
; TM1640_driver:TM1640_PART1_i|mem~48                                                   ; yes                                                              ; yes                                        ;
; TM1640_driver:TM1640_PART1_i|mem~32                                                   ; yes                                                              ; yes                                        ;
; TM1640_driver:TM1640_PART1_i|mem~104                                                  ; yes                                                              ; yes                                        ;
; TM1640_driver:TM1640_PART1_i|mem~120                                                  ; yes                                                              ; yes                                        ;
; TM1640_driver:TM1640_PART1_i|mem~112                                                  ; yes                                                              ; yes                                        ;
; TM1640_driver:TM1640_PART1_i|mem~96                                                   ; yes                                                              ; yes                                        ;
; TM1640_driver:TM1640_PART1_i|mem~16                                                   ; yes                                                              ; yes                                        ;
; TM1640_driver:TM1640_PART1_i|mem~24                                                   ; yes                                                              ; yes                                        ;
; TM1640_driver:TM1640_PART1_i|mem~8                                                    ; yes                                                              ; yes                                        ;
; TM1640_driver:TM1640_PART1_i|mem~0                                                    ; yes                                                              ; yes                                        ;
; TM1640_driver:TM1640_PART1_i|mem~83                                                   ; yes                                                              ; yes                                        ;
; TM1640_driver:TM1640_PART1_i|mem~51                                                   ; yes                                                              ; yes                                        ;
; TM1640_driver:TM1640_PART1_i|mem~115                                                  ; yes                                                              ; yes                                        ;
; TM1640_driver:TM1640_PART1_i|mem~19                                                   ; yes                                                              ; yes                                        ;
; TM1640_driver:TM1640_PART1_i|mem~91                                                   ; yes                                                              ; yes                                        ;
; TM1640_driver:TM1640_PART1_i|mem~59                                                   ; yes                                                              ; yes                                        ;
; TM1640_driver:TM1640_PART1_i|mem~123                                                  ; yes                                                              ; yes                                        ;
; TM1640_driver:TM1640_PART1_i|mem~27                                                   ; yes                                                              ; yes                                        ;
; TM1640_driver:TM1640_PART1_i|mem~43                                                   ; yes                                                              ; yes                                        ;
; TM1640_driver:TM1640_PART1_i|mem~75                                                   ; yes                                                              ; yes                                        ;
; TM1640_driver:TM1640_PART1_i|mem~107                                                  ; yes                                                              ; yes                                        ;
; TM1640_driver:TM1640_PART1_i|mem~11                                                   ; yes                                                              ; yes                                        ;
; TM1640_driver:TM1640_PART1_i|mem~67                                                   ; yes                                                              ; yes                                        ;
; TM1640_driver:TM1640_PART1_i|mem~35                                                   ; yes                                                              ; yes                                        ;
; TM1640_driver:TM1640_PART1_i|mem~99                                                   ; yes                                                              ; yes                                        ;
; TM1640_driver:TM1640_PART1_i|mem~3                                                    ; yes                                                              ; yes                                        ;
; TM1640_driver:TM1640_PART1_i|mem~53                                                   ; yes                                                              ; yes                                        ;
; TM1640_driver:TM1640_PART1_i|mem~101                                                  ; yes                                                              ; yes                                        ;
; TM1640_driver:TM1640_PART1_i|mem~117                                                  ; yes                                                              ; yes                                        ;
; TM1640_driver:TM1640_PART1_i|mem~37                                                   ; yes                                                              ; yes                                        ;
; TM1640_driver:TM1640_PART1_i|mem~77                                                   ; yes                                                              ; yes                                        ;
; TM1640_driver:TM1640_PART1_i|mem~29                                                   ; yes                                                              ; yes                                        ;
; TM1640_driver:TM1640_PART1_i|mem~93                                                   ; yes                                                              ; yes                                        ;
; TM1640_driver:TM1640_PART1_i|mem~13                                                   ; yes                                                              ; yes                                        ;
; TM1640_driver:TM1640_PART1_i|mem~109                                                  ; yes                                                              ; yes                                        ;
; TM1640_driver:TM1640_PART1_i|mem~61                                                   ; yes                                                              ; yes                                        ;
; TM1640_driver:TM1640_PART1_i|mem~125                                                  ; yes                                                              ; yes                                        ;
; TM1640_driver:TM1640_PART1_i|mem~45                                                   ; yes                                                              ; yes                                        ;
; TM1640_driver:TM1640_PART1_i|mem~69                                                   ; yes                                                              ; yes                                        ;
; TM1640_driver:TM1640_PART1_i|mem~21                                                   ; yes                                                              ; yes                                        ;
; TM1640_driver:TM1640_PART1_i|mem~85                                                   ; yes                                                              ; yes                                        ;
; TM1640_driver:TM1640_PART1_i|mem~5                                                    ; yes                                                              ; yes                                        ;
; TM1640_driver:TM1640_PART1_i|mem~54                                                   ; yes                                                              ; yes                                        ;
; TM1640_driver:TM1640_PART1_i|mem~86                                                   ; yes                                                              ; yes                                        ;
; TM1640_driver:TM1640_PART1_i|mem~118                                                  ; yes                                                              ; yes                                        ;
; TM1640_driver:TM1640_PART1_i|mem~22                                                   ; yes                                                              ; yes                                        ;
; TM1640_driver:TM1640_PART1_i|mem~62                                                   ; yes                                                              ; yes                                        ;
; TM1640_driver:TM1640_PART1_i|mem~94                                                   ; yes                                                              ; yes                                        ;
; TM1640_driver:TM1640_PART1_i|mem~126                                                  ; yes                                                              ; yes                                        ;
; TM1640_driver:TM1640_PART1_i|mem~30                                                   ; yes                                                              ; yes                                        ;
; TM1640_driver:TM1640_PART1_i|mem~46                                                   ; yes                                                              ; yes                                        ;
; TM1640_driver:TM1640_PART1_i|mem~78                                                   ; yes                                                              ; yes                                        ;
; TM1640_driver:TM1640_PART1_i|mem~110                                                  ; yes                                                              ; yes                                        ;
; TM1640_driver:TM1640_PART1_i|mem~14                                                   ; yes                                                              ; yes                                        ;
; TM1640_driver:TM1640_PART1_i|mem~38                                                   ; yes                                                              ; yes                                        ;
; TM1640_driver:TM1640_PART1_i|mem~70                                                   ; yes                                                              ; yes                                        ;
; TM1640_driver:TM1640_PART1_i|mem~102                                                  ; yes                                                              ; yes                                        ;
; TM1640_driver:TM1640_PART1_i|mem~6                                                    ; yes                                                              ; yes                                        ;
; TM1640_driver:TM1640_PART1_i|mem~84                                                   ; yes                                                              ; yes                                        ;
; TM1640_driver:TM1640_PART1_i|mem~92                                                   ; yes                                                              ; yes                                        ;
; TM1640_driver:TM1640_PART1_i|mem~76                                                   ; yes                                                              ; yes                                        ;
; TM1640_driver:TM1640_PART1_i|mem~68                                                   ; yes                                                              ; yes                                        ;
; TM1640_driver:TM1640_PART1_i|mem~52                                                   ; yes                                                              ; yes                                        ;
; TM1640_driver:TM1640_PART1_i|mem~60                                                   ; yes                                                              ; yes                                        ;
; TM1640_driver:TM1640_PART1_i|mem~44                                                   ; yes                                                              ; yes                                        ;
; TM1640_driver:TM1640_PART1_i|mem~36                                                   ; yes                                                              ; yes                                        ;
; TM1640_driver:TM1640_PART1_i|mem~116                                                  ; yes                                                              ; yes                                        ;
; TM1640_driver:TM1640_PART1_i|mem~124                                                  ; yes                                                              ; yes                                        ;
; TM1640_driver:TM1640_PART1_i|mem~108                                                  ; yes                                                              ; yes                                        ;
; TM1640_driver:TM1640_PART1_i|mem~100                                                  ; yes                                                              ; yes                                        ;
; TM1640_driver:TM1640_PART1_i|mem~20                                                   ; yes                                                              ; yes                                        ;
; TM1640_driver:TM1640_PART1_i|mem~28                                                   ; yes                                                              ; yes                                        ;
; TM1640_driver:TM1640_PART1_i|mem~12                                                   ; yes                                                              ; yes                                        ;
; TM1640_driver:TM1640_PART1_i|mem~4                                                    ; yes                                                              ; yes                                        ;
; TM1640_driver:TM1640_PART1_i|mem~31                                                   ; yes                                                              ; yes                                        ;
; TM1640_driver:TM1640_PART1_i|mem~47                                                   ; yes                                                              ; yes                                        ;
; TM1640_driver:TM1640_PART1_i|mem~63                                                   ; yes                                                              ; yes                                        ;
; TM1640_driver:TM1640_PART1_i|mem~15                                                   ; yes                                                              ; yes                                        ;
; TM1640_driver:TM1640_PART1_i|mem~87                                                   ; yes                                                              ; yes                                        ;
; TM1640_driver:TM1640_PART1_i|mem~103                                                  ; yes                                                              ; yes                                        ;
; TM1640_driver:TM1640_PART1_i|mem~119                                                  ; yes                                                              ; yes                                        ;
; TM1640_driver:TM1640_PART1_i|mem~71                                                   ; yes                                                              ; yes                                        ;
; TM1640_driver:TM1640_PART1_i|mem~95                                                   ; yes                                                              ; yes                                        ;
; TM1640_driver:TM1640_PART1_i|mem~111                                                  ; yes                                                              ; yes                                        ;
; TM1640_driver:TM1640_PART1_i|mem~127                                                  ; yes                                                              ; yes                                        ;
; TM1640_driver:TM1640_PART1_i|mem~79                                                   ; yes                                                              ; yes                                        ;
; TM1640_driver:TM1640_PART1_i|mem~39                                                   ; yes                                                              ; yes                                        ;
; TM1640_driver:TM1640_PART1_i|mem~23                                                   ; yes                                                              ; yes                                        ;
; TM1640_driver:TM1640_PART1_i|mem~55                                                   ; yes                                                              ; yes                                        ;
; TM1640_driver:TM1640_PART1_i|mem~7                                                    ; yes                                                              ; yes                                        ;
; TM1640_cfg:TM1640_1_cfg|TM1640_driver:TM1640_drive_i|tvalid_dly                       ; yes                                                              ; yes                                        ;
; TM1640_cfg:TM1640_1_cfg|TM1640_driver:TM1640_drive_i|CMD3Count[1]                     ; yes                                                              ; yes                                        ;
; TM1640_cfg:TM1640_1_cfg|TM1640_driver:TM1640_drive_i|CMD3Count[2]                     ; yes                                                              ; yes                                        ;
; TM1640_cfg:TM1640_1_cfg|TM1640_driver:TM1640_drive_i|CMD3Count[3]                     ; yes                                                              ; yes                                        ;
; TM1640_cfg:TM1640_1_cfg|TM1640_driver:TM1640_drive_i|CMD3Count[4]                     ; yes                                                              ; yes                                        ;
; TM1640_cfg:TM1640_1_cfg|TM1640_driver:TM1640_drive_i|CMD3Count[5]                     ; yes                                                              ; yes                                        ;
; TM1640_cfg:TM1640_1_cfg|TM1640_driver:TM1640_drive_i|CMD3Count[6]                     ; yes                                                              ; yes                                        ;
; TM1640_cfg:TM1640_1_cfg|TM1640_driver:TM1640_drive_i|CMD3Count[7]                     ; yes                                                              ; yes                                        ;
; TM1640_cfg:TM1640_1_cfg|TM1640_driver:TM1640_drive_i|tdata_dly[2]                     ; yes                                                              ; yes                                        ;
; TM1640_cfg:TM1640_1_cfg|TM1640_driver:TM1640_drive_i|mem_wrAddr[0]                    ; yes                                                              ; yes                                        ;
; TM1640_cfg:TM1640_1_cfg|TM1640_driver:TM1640_drive_i|mem_wrAddr[1]                    ; yes                                                              ; yes                                        ;
; TM1640_cfg:TM1640_1_cfg|TM1640_driver:TM1640_drive_i|mem_wrAddr[2]                    ; yes                                                              ; yes                                        ;
; TM1640_cfg:TM1640_1_cfg|TM1640_driver:TM1640_drive_i|mem_wrAddr[3]                    ; yes                                                              ; yes                                        ;
; TM1640_cfg:TM1640_1_cfg|TM1640_driver:TM1640_drive_i|tdata_dly[1]                     ; yes                                                              ; yes                                        ;
; TM1640_cfg:TM1640_1_cfg|TM1640_driver:TM1640_drive_i|tdata_dly[0]                     ; yes                                                              ; yes                                        ;
; TM1640_cfg:TM1640_1_cfg|TM1640_driver:TM1640_drive_i|tdata_dly[3]                     ; yes                                                              ; yes                                        ;
; TM1640_cfg:TM1640_1_cfg|TM1640_driver:TM1640_drive_i|tdata_dly[5]                     ; yes                                                              ; yes                                        ;
; TM1640_cfg:TM1640_1_cfg|TM1640_driver:TM1640_drive_i|tdata_dly[6]                     ; yes                                                              ; yes                                        ;
; TM1640_cfg:TM1640_1_cfg|TM1640_driver:TM1640_drive_i|tdata_dly[4]                     ; yes                                                              ; yes                                        ;
; TM1640_cfg:TM1640_1_cfg|TM1640_driver:TM1640_drive_i|tdata_dly[7]                     ; yes                                                              ; yes                                        ;
; TM1640_driver:TM1640_PART1_i|tvalid_dly                                               ; yes                                                              ; yes                                        ;
; TM1640_driver:TM1640_PART1_i|CMD3Count[1]                                             ; yes                                                              ; yes                                        ;
; TM1640_driver:TM1640_PART1_i|CMD3Count[2]                                             ; yes                                                              ; yes                                        ;
; TM1640_driver:TM1640_PART1_i|CMD3Count[3]                                             ; yes                                                              ; yes                                        ;
; TM1640_driver:TM1640_PART1_i|CMD3Count[4]                                             ; yes                                                              ; yes                                        ;
; TM1640_driver:TM1640_PART1_i|CMD3Count[5]                                             ; yes                                                              ; yes                                        ;
; TM1640_driver:TM1640_PART1_i|CMD3Count[6]                                             ; yes                                                              ; yes                                        ;
; TM1640_driver:TM1640_PART1_i|CMD3Count[7]                                             ; yes                                                              ; yes                                        ;
; TM1640_driver:TM1640_PART1_i|tdata_dly[2]                                             ; yes                                                              ; yes                                        ;
; TM1640_driver:TM1640_PART1_i|mem_wrAddr[0]                                            ; yes                                                              ; yes                                        ;
; TM1640_driver:TM1640_PART1_i|mem_wrAddr[1]                                            ; yes                                                              ; yes                                        ;
; TM1640_driver:TM1640_PART1_i|mem_wrAddr[2]                                            ; yes                                                              ; yes                                        ;
; TM1640_driver:TM1640_PART1_i|mem_wrAddr[3]                                            ; yes                                                              ; yes                                        ;
; TM1640_driver:TM1640_PART1_i|tdata_dly[1]                                             ; yes                                                              ; yes                                        ;
; TM1640_driver:TM1640_PART1_i|tdata_dly[0]                                             ; yes                                                              ; yes                                        ;
; TM1640_driver:TM1640_PART1_i|tdata_dly[3]                                             ; yes                                                              ; yes                                        ;
; TM1640_driver:TM1640_PART1_i|tdata_dly[5]                                             ; yes                                                              ; yes                                        ;
; TM1640_driver:TM1640_PART1_i|tdata_dly[6]                                             ; yes                                                              ; yes                                        ;
; TM1640_driver:TM1640_PART1_i|tdata_dly[4]                                             ; yes                                                              ; yes                                        ;
; TM1640_driver:TM1640_PART1_i|tdata_dly[7]                                             ; yes                                                              ; yes                                        ;
; TM1640_cfg:TM1640_1_cfg|TM1640_driver:TM1640_drive_i|CMD3Count[0]                     ; yes                                                              ; yes                                        ;
; TM1640_cfg:TM1640_1_cfg|TM1640_driver:TM1640_drive_i|mem_wrAddr[4]                    ; yes                                                              ; yes                                        ;
; TM1640_cfg:TM1640_1_cfg|TM1640_driver:TM1640_drive_i|mem_wrAddr[5]                    ; yes                                                              ; yes                                        ;
; TM1640_cfg:TM1640_1_cfg|TM1640_driver:TM1640_drive_i|mem_wrAddr[6]                    ; yes                                                              ; yes                                        ;
; TM1640_cfg:TM1640_1_cfg|TM1640_driver:TM1640_drive_i|mem_wrAddr[7]                    ; yes                                                              ; yes                                        ;
; TM1640_driver:TM1640_PART1_i|CMD3Count[0]                                             ; yes                                                              ; yes                                        ;
; TM1640_driver:TM1640_PART1_i|mem_wrAddr[4]                                            ; yes                                                              ; yes                                        ;
; TM1640_driver:TM1640_PART1_i|mem_wrAddr[5]                                            ; yes                                                              ; yes                                        ;
; TM1640_driver:TM1640_PART1_i|mem_wrAddr[6]                                            ; yes                                                              ; yes                                        ;
; TM1640_driver:TM1640_PART1_i|mem_wrAddr[7]                                            ; yes                                                              ; yes                                        ;
; Total number of protected registers is 460                                            ;                                                                  ;                                            ;
+---------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                    ;
+--------------------------------------------------------------------------------+----------------------------------------------------------------------+
; Register name                                                                  ; Reason for Removal                                                   ;
+--------------------------------------------------------------------------------+----------------------------------------------------------------------+
; cmd3[0,2,4..6]                                                                 ; Stuck at GND due to stuck port data_in                               ;
; cmd3[7]                                                                        ; Stuck at VCC due to stuck port data_in                               ;
; BCD_switch_1[4..7]                                                             ; Stuck at GND due to stuck port data_in                               ;
; loop_data[1,3]                                                                 ; Stuck at GND due to stuck port data_in                               ;
; mdio_cfg:mdio_cfg_I|reg_data[1,3..7,9..11,14,15]                               ; Stuck at GND due to stuck port data_in                               ;
; mdio_cfg:mdio_cfg_I|reg_addr[0,3]                                              ; Stuck at GND due to stuck port data_in                               ;
; mdio_cfg:mdio_cfg_I|mdio_opr:mdio_opr_I|senddata_dly[1,3..7,9..11,14,15]       ; Stuck at GND due to stuck port data_in                               ;
; TM1640_cfg:TM1640_1_cfg|bits[0..2]                                             ; Stuck at GND due to stuck port data_in                               ;
; BCD_switch_2[4..7]                                                             ; Stuck at GND due to stuck port data_in                               ;
; loop_data[2]                                                                   ; Merged with loop_data[0]                                             ;
; cmd3[3]                                                                        ; Merged with cmd3[1]                                                  ;
; BCD_switch[5..7]                                                               ; Merged with BCD_switch[4]                                            ;
; TM1640_cfg:TM1640_1_cfg|dispData_dly[5..7]                                     ; Merged with TM1640_cfg:TM1640_1_cfg|dispData_dly[4]                  ;
; usb_master:usb_master_i|RD_N_reg                                               ; Merged with usb_master:usb_master_i|OE_N_reg                         ;
; mdio_cfg:mdio_cfg_I|reg_addr[4]                                                ; Merged with mdio_cfg:mdio_cfg_I|reg_addr[2]                          ;
; mdio_cfg:mdio_cfg_I|mdio_opr:mdio_opr_I|senddata_dly[8,13]                     ; Merged with mdio_cfg:mdio_cfg_I|mdio_opr:mdio_opr_I|senddata_dly[12] ;
; mdio_cfg:mdio_cfg_I|reg_data[8,13]                                             ; Merged with mdio_cfg:mdio_cfg_I|reg_data[12]                         ;
; BCD_switch[4]                                                                  ; Stuck at GND due to stuck port data_in                               ;
; TM1640_cfg:TM1640_1_cfg|dispData_dly[4]                                        ; Stuck at GND due to stuck port data_in                               ;
; TM1640_cfg:TM1640_1_cfg|counts[0]                                              ; Merged with clk5m_div[0]                                             ;
; TM1640_cfg:TM1640_1_cfg|TM1640_driver:TM1640_drive_i|state~4                   ; Lost fanout                                                          ;
; TM1640_cfg:TM1640_1_cfg|TM1640_driver:TM1640_drive_i|state~5                   ; Lost fanout                                                          ;
; TM1640_cfg:TM1640_1_cfg|TM1640_driver:TM1640_drive_i|iic_opr:iic_opr_I|state~3 ; Lost fanout                                                          ;
; TM1640_cfg:TM1640_1_cfg|TM1640_driver:TM1640_drive_i|iic_opr:iic_opr_I|state~4 ; Lost fanout                                                          ;
; TM1640_driver:TM1640_PART1_i|state~4                                           ; Lost fanout                                                          ;
; TM1640_driver:TM1640_PART1_i|state~5                                           ; Lost fanout                                                          ;
; TM1640_driver:TM1640_PART1_i|iic_opr:iic_opr_I|state~3                         ; Lost fanout                                                          ;
; TM1640_driver:TM1640_PART1_i|iic_opr:iic_opr_I|state~4                         ; Lost fanout                                                          ;
; Total Number of Removed Registers = 68                                         ;                                                                      ;
+--------------------------------------------------------------------------------+----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                             ;
+----------------------------------+---------------------------+----------------------------------------------------------+
; Register name                    ; Reason for Removal        ; Registers Removed due to This Register                   ;
+----------------------------------+---------------------------+----------------------------------------------------------+
; BCD_switch_1[4]                  ; Stuck at GND              ; BCD_switch[4], TM1640_cfg:TM1640_1_cfg|dispData_dly[4]   ;
;                                  ; due to stuck port data_in ;                                                          ;
; mdio_cfg:mdio_cfg_I|reg_data[7]  ; Stuck at GND              ; mdio_cfg:mdio_cfg_I|mdio_opr:mdio_opr_I|senddata_dly[7]  ;
;                                  ; due to stuck port data_in ;                                                          ;
; mdio_cfg:mdio_cfg_I|reg_data[6]  ; Stuck at GND              ; mdio_cfg:mdio_cfg_I|mdio_opr:mdio_opr_I|senddata_dly[6]  ;
;                                  ; due to stuck port data_in ;                                                          ;
; mdio_cfg:mdio_cfg_I|reg_data[5]  ; Stuck at GND              ; mdio_cfg:mdio_cfg_I|mdio_opr:mdio_opr_I|senddata_dly[5]  ;
;                                  ; due to stuck port data_in ;                                                          ;
; mdio_cfg:mdio_cfg_I|reg_data[4]  ; Stuck at GND              ; mdio_cfg:mdio_cfg_I|mdio_opr:mdio_opr_I|senddata_dly[4]  ;
;                                  ; due to stuck port data_in ;                                                          ;
; mdio_cfg:mdio_cfg_I|reg_data[3]  ; Stuck at GND              ; mdio_cfg:mdio_cfg_I|mdio_opr:mdio_opr_I|senddata_dly[3]  ;
;                                  ; due to stuck port data_in ;                                                          ;
; mdio_cfg:mdio_cfg_I|reg_data[1]  ; Stuck at GND              ; mdio_cfg:mdio_cfg_I|mdio_opr:mdio_opr_I|senddata_dly[1]  ;
;                                  ; due to stuck port data_in ;                                                          ;
; mdio_cfg:mdio_cfg_I|reg_data[9]  ; Stuck at GND              ; mdio_cfg:mdio_cfg_I|mdio_opr:mdio_opr_I|senddata_dly[9]  ;
;                                  ; due to stuck port data_in ;                                                          ;
; mdio_cfg:mdio_cfg_I|reg_data[10] ; Stuck at GND              ; mdio_cfg:mdio_cfg_I|mdio_opr:mdio_opr_I|senddata_dly[10] ;
;                                  ; due to stuck port data_in ;                                                          ;
; mdio_cfg:mdio_cfg_I|reg_data[11] ; Stuck at GND              ; mdio_cfg:mdio_cfg_I|mdio_opr:mdio_opr_I|senddata_dly[11] ;
;                                  ; due to stuck port data_in ;                                                          ;
; mdio_cfg:mdio_cfg_I|reg_data[14] ; Stuck at GND              ; mdio_cfg:mdio_cfg_I|mdio_opr:mdio_opr_I|senddata_dly[14] ;
;                                  ; due to stuck port data_in ;                                                          ;
; mdio_cfg:mdio_cfg_I|reg_data[15] ; Stuck at GND              ; mdio_cfg:mdio_cfg_I|mdio_opr:mdio_opr_I|senddata_dly[15] ;
;                                  ; due to stuck port data_in ;                                                          ;
+----------------------------------+---------------------------+----------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2897  ;
; Number of registers using Synchronous Clear  ; 286   ;
; Number of registers using Synchronous Load   ; 77    ;
; Number of registers using Asynchronous Clear ; 654   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1349  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; usb_master:usb_master_i|OE_N_reg                                                                                                                                                                                                                                                                                                ; 5       ;
; loop_data[0]                                                                                                                                                                                                                                                                                                                    ; 3       ;
; TM1640_cfg:TM1640_1_cfg|TM1640_driver:TM1640_drive_i|iic_opr:iic_opr_I|scl_reg                                                                                                                                                                                                                                                  ; 6       ;
; TM1640_cfg:TM1640_1_cfg|TM1640_driver:TM1640_drive_i|iic_opr:iic_opr_I|sda_reg                                                                                                                                                                                                                                                  ; 2       ;
; TM1640_driver:TM1640_PART1_i|iic_opr:iic_opr_I|scl_reg                                                                                                                                                                                                                                                                          ; 6       ;
; TM1640_driver:TM1640_PART1_i|iic_opr:iic_opr_I|sda_reg                                                                                                                                                                                                                                                                          ; 2       ;
; mdio_cfg:mdio_cfg_I|mdio_opr:mdio_opr_I|counts[0]                                                                                                                                                                                                                                                                               ; 6       ;
; usb_master:usb_master_i|WR_N_reg                                                                                                                                                                                                                                                                                                ; 2       ;
; mdio_cfg:mdio_cfg_I|mdio_opr:mdio_opr_I|counts[3]                                                                                                                                                                                                                                                                               ; 6       ;
; mdio_cfg:mdio_cfg_I|mdio_opr:mdio_opr_I|counts[4]                                                                                                                                                                                                                                                                               ; 9       ;
; mdio_cfg:mdio_cfg_I|mdio_opr:mdio_opr_I|counts[6]                                                                                                                                                                                                                                                                               ; 6       ;
; mdio_cfg:mdio_cfg_I|mdio_opr:mdio_opr_I|counts[2]                                                                                                                                                                                                                                                                               ; 8       ;
; mdio_cfg:mdio_cfg_I|mdio_opr:mdio_opr_I|counts[1]                                                                                                                                                                                                                                                                               ; 8       ;
; mdio_cfg:mdio_cfg_I|mdio_opr:mdio_opr_I|counts[5]                                                                                                                                                                                                                                                                               ; 7       ;
; mdio_cfg:mdio_cfg_I|mdio_opr:mdio_opr_I|counts[7]                                                                                                                                                                                                                                                                               ; 9       ;
; mdio_cfg:mdio_cfg_I|mdio_opr:mdio_opr_I|mdo_reg~en                                                                                                                                                                                                                                                                              ; 1       ;
; TM1640_cfg:TM1640_1_cfg|TM1640_driver:TM1640_drive_i|iic_opr:iic_opr_I|tready_reg                                                                                                                                                                                                                                               ; 7       ;
; TM1640_driver:TM1640_PART1_i|iic_opr:iic_opr_I|tready_reg                                                                                                                                                                                                                                                                       ; 7       ;
; tdata[0]                                                                                                                                                                                                                                                                                                                        ; 1       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[12]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 34                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |prj_q5|BCD_switch[3]                                                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |prj_q5|BCD_switch[1]                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |prj_q5|mdio_cfg:mdio_cfg_I|bytes_count[3]                                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |prj_q5|read_count[11]                                                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |prj_q5|write_count[10]                                                    ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |prj_q5|BCD_counts[28]                                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |prj_q5|TM1640_cfg:TM1640_1_cfg|TM1640_driver:TM1640_drive_i|mem_wrAddr[5] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |prj_q5|TM1640_driver:TM1640_PART1_i|mem_wrAddr[7]                         ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |prj_q5|usb_master:usb_master_i|wraddress[5]                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |prj_q5|x_count[8][5]                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |prj_q5|x_count[0][1]                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |prj_q5|x_count[9][1]                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |prj_q5|x_count[1][0]                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |prj_q5|x_count[10][0]                                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |prj_q5|x_count[2][1]                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |prj_q5|x_count[11][0]                                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |prj_q5|x_count[3][0]                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |prj_q5|x_count[12][1]                                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |prj_q5|x_count[4][0]                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |prj_q5|x_count[13][0]                                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |prj_q5|x_count[5][0]                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |prj_q5|x_count[14][0]                                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |prj_q5|x_count[6][0]                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |prj_q5|x_count[15][0]                                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |prj_q5|x_count[7][3]                                                      ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |prj_q5|usb_master:usb_master_i|rdaddress[1]                               ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |prj_q5|TM1640_cfg:TM1640_1_cfg|TM1640_driver:TM1640_drive_i|CMD3Count[6]  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |prj_q5|TM1640_driver:TM1640_PART1_i|CMD3Count[7]                          ;
; 4:1                ; 5 bits    ; 10 LEs        ; 0 LEs                ; 10 LEs                 ; Yes        ; |prj_q5|TM1640_cfg:TM1640_1_cfg|TM1640_driver:TM1640_drive_i|iic_bytes[0]  ;
; 4:1                ; 6 bits    ; 12 LEs        ; 0 LEs                ; 12 LEs                 ; Yes        ; |prj_q5|TM1640_driver:TM1640_PART1_i|iic_bytes[6]                          ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |prj_q5|TM1640_cfg:TM1640_1_cfg|TM1640_driver:TM1640_drive_i|iic_bytes[1]  ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |prj_q5|TM1640_driver:TM1640_PART1_i|iic_bytes[0]                          ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |prj_q5|TM1640_cfg:TM1640_1_cfg|TM1640_driver:TM1640_drive_i|iic_tdata[1]  ;
; 7:1                ; 6 bits    ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |prj_q5|TM1640_driver:TM1640_PART1_i|iic_tdata[2]                          ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |prj_q5|TM1640_driver:TM1640_PART1_i|iic_tdata[3]                          ;
; 256:1              ; 4 bits    ; 680 LEs       ; 12 LEs               ; 668 LEs                ; Yes        ; |prj_q5|mdio_cfg:mdio_cfg_I|op_code[0]                                     ;
; 256:1              ; 3 bits    ; 510 LEs       ; 6 LEs                ; 504 LEs                ; Yes        ; |prj_q5|mdio_cfg:mdio_cfg_I|reg_data[12]                                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |prj_q5|mdio_cfg:mdio_cfg_I|mdio_opr:mdio_opr_I|counts[6]                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; Source assignments for Top-level Entity: |prj_q5                            ;
+------------------------------+-------+------+-------------------------------+
; Assignment                   ; Value ; From ; To                            ;
+------------------------------+-------+------+-------------------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mdio_revData.0000000000000000 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mdio_revData.0000000000000000 ;
+------------------------------+-------+------+-------------------------------+


+-----------------------------------------------------+
; Source assignments for TM1640_driver:TM1640_PART1_i ;
+-------------------+-------+------+------------------+
; Assignment        ; Value ; From ; To               ;
+-------------------+-------+------+------------------+
; PRESERVE_REGISTER ; on    ; -    ; -                ;
+-------------------+-------+------+------------------+


+-----------------------------------------------------------------------------+
; Source assignments for TM1640_cfg:TM1640_1_cfg|TM1640_driver:TM1640_drive_i ;
+-------------------+-------+------+------------------------------------------+
; Assignment        ; Value ; From ; To                                       ;
+-------------------+-------+------+------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; -                                        ;
+-------------------+-------+------+------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for usb_master:usb_master_i|USB_RAM:USB_RAM_i|altsyncram:altsyncram_component|altsyncram_cbn1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+


+------------------------------------------------------------+
; Source assignments for mdio_cfg:mdio_cfg_I                 ;
+------------------------------+-------+------+--------------+
; Assignment                   ; Value ; From ; To           ;
+------------------------------+-------+------+--------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; recvdata[15] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; recvdata[15] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; recvdata[14] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; recvdata[14] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; recvdata[13] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; recvdata[13] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; recvdata[12] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; recvdata[12] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; recvdata[11] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; recvdata[11] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; recvdata[10] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; recvdata[10] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; recvdata[9]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; recvdata[9]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; recvdata[8]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; recvdata[8]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; recvdata[7]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; recvdata[7]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; recvdata[6]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; recvdata[6]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; recvdata[5]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; recvdata[5]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; recvdata[4]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; recvdata[4]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; recvdata[3]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; recvdata[3]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; recvdata[2]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; recvdata[2]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; recvdata[1]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; recvdata[1]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; recvdata[0]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; recvdata[0]  ;
+------------------------------+-------+------+--------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sysclk_source:sysclk_source_inst|altpll:altpll_component ;
+-------------------------------+---------------------------------+-------------------------------------+
; Parameter Name                ; Value                           ; Type                                ;
+-------------------------------+---------------------------------+-------------------------------------+
; OPERATION_MODE                ; NORMAL                          ; Untyped                             ;
; PLL_TYPE                      ; AUTO                            ; Untyped                             ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=sysclk_source ; Untyped                             ;
; QUALIFY_CONF_DONE             ; OFF                             ; Untyped                             ;
; COMPENSATE_CLOCK              ; CLK0                            ; Untyped                             ;
; SCAN_CHAIN                    ; LONG                            ; Untyped                             ;
; PRIMARY_CLOCK                 ; INCLK0                          ; Untyped                             ;
; INCLK0_INPUT_FREQUENCY        ; 20000                           ; Signed Integer                      ;
; INCLK1_INPUT_FREQUENCY        ; 0                               ; Untyped                             ;
; GATE_LOCK_SIGNAL              ; NO                              ; Untyped                             ;
; GATE_LOCK_COUNTER             ; 0                               ; Untyped                             ;
; LOCK_HIGH                     ; 1                               ; Untyped                             ;
; LOCK_LOW                      ; 1                               ; Untyped                             ;
; VALID_LOCK_MULTIPLIER         ; 1                               ; Untyped                             ;
; INVALID_LOCK_MULTIPLIER       ; 5                               ; Untyped                             ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                             ; Untyped                             ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                             ; Untyped                             ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                             ; Untyped                             ;
; SKIP_VCO                      ; OFF                             ; Untyped                             ;
; SWITCH_OVER_COUNTER           ; 0                               ; Untyped                             ;
; SWITCH_OVER_TYPE              ; AUTO                            ; Untyped                             ;
; FEEDBACK_SOURCE               ; EXTCLK0                         ; Untyped                             ;
; BANDWIDTH                     ; 0                               ; Untyped                             ;
; BANDWIDTH_TYPE                ; AUTO                            ; Untyped                             ;
; SPREAD_FREQUENCY              ; 0                               ; Untyped                             ;
; DOWN_SPREAD                   ; 0                               ; Untyped                             ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                             ; Untyped                             ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                             ; Untyped                             ;
; CLK9_MULTIPLY_BY              ; 0                               ; Untyped                             ;
; CLK8_MULTIPLY_BY              ; 0                               ; Untyped                             ;
; CLK7_MULTIPLY_BY              ; 0                               ; Untyped                             ;
; CLK6_MULTIPLY_BY              ; 0                               ; Untyped                             ;
; CLK5_MULTIPLY_BY              ; 1                               ; Untyped                             ;
; CLK4_MULTIPLY_BY              ; 1                               ; Untyped                             ;
; CLK3_MULTIPLY_BY              ; 4                               ; Signed Integer                      ;
; CLK2_MULTIPLY_BY              ; 2                               ; Signed Integer                      ;
; CLK1_MULTIPLY_BY              ; 1                               ; Signed Integer                      ;
; CLK0_MULTIPLY_BY              ; 1                               ; Signed Integer                      ;
; CLK9_DIVIDE_BY                ; 0                               ; Untyped                             ;
; CLK8_DIVIDE_BY                ; 0                               ; Untyped                             ;
; CLK7_DIVIDE_BY                ; 0                               ; Untyped                             ;
; CLK6_DIVIDE_BY                ; 0                               ; Untyped                             ;
; CLK5_DIVIDE_BY                ; 1                               ; Untyped                             ;
; CLK4_DIVIDE_BY                ; 1                               ; Untyped                             ;
; CLK3_DIVIDE_BY                ; 1                               ; Signed Integer                      ;
; CLK2_DIVIDE_BY                ; 1                               ; Signed Integer                      ;
; CLK1_DIVIDE_BY                ; 2                               ; Signed Integer                      ;
; CLK0_DIVIDE_BY                ; 10                              ; Signed Integer                      ;
; CLK9_PHASE_SHIFT              ; 0                               ; Untyped                             ;
; CLK8_PHASE_SHIFT              ; 0                               ; Untyped                             ;
; CLK7_PHASE_SHIFT              ; 0                               ; Untyped                             ;
; CLK6_PHASE_SHIFT              ; 0                               ; Untyped                             ;
; CLK5_PHASE_SHIFT              ; 0                               ; Untyped                             ;
; CLK4_PHASE_SHIFT              ; 0                               ; Untyped                             ;
; CLK3_PHASE_SHIFT              ; 0                               ; Untyped                             ;
; CLK2_PHASE_SHIFT              ; 0                               ; Untyped                             ;
; CLK1_PHASE_SHIFT              ; 0                               ; Untyped                             ;
; CLK0_PHASE_SHIFT              ; 0                               ; Untyped                             ;
; CLK5_TIME_DELAY               ; 0                               ; Untyped                             ;
; CLK4_TIME_DELAY               ; 0                               ; Untyped                             ;
; CLK3_TIME_DELAY               ; 0                               ; Untyped                             ;
; CLK2_TIME_DELAY               ; 0                               ; Untyped                             ;
; CLK1_TIME_DELAY               ; 0                               ; Untyped                             ;
; CLK0_TIME_DELAY               ; 0                               ; Untyped                             ;
; CLK9_DUTY_CYCLE               ; 50                              ; Untyped                             ;
; CLK8_DUTY_CYCLE               ; 50                              ; Untyped                             ;
; CLK7_DUTY_CYCLE               ; 50                              ; Untyped                             ;
; CLK6_DUTY_CYCLE               ; 50                              ; Untyped                             ;
; CLK5_DUTY_CYCLE               ; 50                              ; Untyped                             ;
; CLK4_DUTY_CYCLE               ; 50                              ; Untyped                             ;
; CLK3_DUTY_CYCLE               ; 50                              ; Signed Integer                      ;
; CLK2_DUTY_CYCLE               ; 50                              ; Signed Integer                      ;
; CLK1_DUTY_CYCLE               ; 50                              ; Signed Integer                      ;
; CLK0_DUTY_CYCLE               ; 50                              ; Signed Integer                      ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped                             ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped                             ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped                             ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped                             ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped                             ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped                             ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped                             ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped                             ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped                             ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped                             ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped                             ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped                             ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped                             ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped                             ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped                             ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped                             ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped                             ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped                             ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped                             ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped                             ;
; LOCK_WINDOW_UI                ;  0.05                           ; Untyped                             ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                          ; Untyped                             ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                          ; Untyped                             ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                          ; Untyped                             ;
; DPA_MULTIPLY_BY               ; 0                               ; Untyped                             ;
; DPA_DIVIDE_BY                 ; 1                               ; Untyped                             ;
; DPA_DIVIDER                   ; 0                               ; Untyped                             ;
; EXTCLK3_MULTIPLY_BY           ; 1                               ; Untyped                             ;
; EXTCLK2_MULTIPLY_BY           ; 1                               ; Untyped                             ;
; EXTCLK1_MULTIPLY_BY           ; 1                               ; Untyped                             ;
; EXTCLK0_MULTIPLY_BY           ; 1                               ; Untyped                             ;
; EXTCLK3_DIVIDE_BY             ; 1                               ; Untyped                             ;
; EXTCLK2_DIVIDE_BY             ; 1                               ; Untyped                             ;
; EXTCLK1_DIVIDE_BY             ; 1                               ; Untyped                             ;
; EXTCLK0_DIVIDE_BY             ; 1                               ; Untyped                             ;
; EXTCLK3_PHASE_SHIFT           ; 0                               ; Untyped                             ;
; EXTCLK2_PHASE_SHIFT           ; 0                               ; Untyped                             ;
; EXTCLK1_PHASE_SHIFT           ; 0                               ; Untyped                             ;
; EXTCLK0_PHASE_SHIFT           ; 0                               ; Untyped                             ;
; EXTCLK3_TIME_DELAY            ; 0                               ; Untyped                             ;
; EXTCLK2_TIME_DELAY            ; 0                               ; Untyped                             ;
; EXTCLK1_TIME_DELAY            ; 0                               ; Untyped                             ;
; EXTCLK0_TIME_DELAY            ; 0                               ; Untyped                             ;
; EXTCLK3_DUTY_CYCLE            ; 50                              ; Untyped                             ;
; EXTCLK2_DUTY_CYCLE            ; 50                              ; Untyped                             ;
; EXTCLK1_DUTY_CYCLE            ; 50                              ; Untyped                             ;
; EXTCLK0_DUTY_CYCLE            ; 50                              ; Untyped                             ;
; VCO_MULTIPLY_BY               ; 0                               ; Untyped                             ;
; VCO_DIVIDE_BY                 ; 0                               ; Untyped                             ;
; SCLKOUT0_PHASE_SHIFT          ; 0                               ; Untyped                             ;
; SCLKOUT1_PHASE_SHIFT          ; 0                               ; Untyped                             ;
; VCO_MIN                       ; 0                               ; Untyped                             ;
; VCO_MAX                       ; 0                               ; Untyped                             ;
; VCO_CENTER                    ; 0                               ; Untyped                             ;
; PFD_MIN                       ; 0                               ; Untyped                             ;
; PFD_MAX                       ; 0                               ; Untyped                             ;
; M_INITIAL                     ; 0                               ; Untyped                             ;
; M                             ; 0                               ; Untyped                             ;
; N                             ; 1                               ; Untyped                             ;
; M2                            ; 1                               ; Untyped                             ;
; N2                            ; 1                               ; Untyped                             ;
; SS                            ; 1                               ; Untyped                             ;
; C0_HIGH                       ; 0                               ; Untyped                             ;
; C1_HIGH                       ; 0                               ; Untyped                             ;
; C2_HIGH                       ; 0                               ; Untyped                             ;
; C3_HIGH                       ; 0                               ; Untyped                             ;
; C4_HIGH                       ; 0                               ; Untyped                             ;
; C5_HIGH                       ; 0                               ; Untyped                             ;
; C6_HIGH                       ; 0                               ; Untyped                             ;
; C7_HIGH                       ; 0                               ; Untyped                             ;
; C8_HIGH                       ; 0                               ; Untyped                             ;
; C9_HIGH                       ; 0                               ; Untyped                             ;
; C0_LOW                        ; 0                               ; Untyped                             ;
; C1_LOW                        ; 0                               ; Untyped                             ;
; C2_LOW                        ; 0                               ; Untyped                             ;
; C3_LOW                        ; 0                               ; Untyped                             ;
; C4_LOW                        ; 0                               ; Untyped                             ;
; C5_LOW                        ; 0                               ; Untyped                             ;
; C6_LOW                        ; 0                               ; Untyped                             ;
; C7_LOW                        ; 0                               ; Untyped                             ;
; C8_LOW                        ; 0                               ; Untyped                             ;
; C9_LOW                        ; 0                               ; Untyped                             ;
; C0_INITIAL                    ; 0                               ; Untyped                             ;
; C1_INITIAL                    ; 0                               ; Untyped                             ;
; C2_INITIAL                    ; 0                               ; Untyped                             ;
; C3_INITIAL                    ; 0                               ; Untyped                             ;
; C4_INITIAL                    ; 0                               ; Untyped                             ;
; C5_INITIAL                    ; 0                               ; Untyped                             ;
; C6_INITIAL                    ; 0                               ; Untyped                             ;
; C7_INITIAL                    ; 0                               ; Untyped                             ;
; C8_INITIAL                    ; 0                               ; Untyped                             ;
; C9_INITIAL                    ; 0                               ; Untyped                             ;
; C0_MODE                       ; BYPASS                          ; Untyped                             ;
; C1_MODE                       ; BYPASS                          ; Untyped                             ;
; C2_MODE                       ; BYPASS                          ; Untyped                             ;
; C3_MODE                       ; BYPASS                          ; Untyped                             ;
; C4_MODE                       ; BYPASS                          ; Untyped                             ;
; C5_MODE                       ; BYPASS                          ; Untyped                             ;
; C6_MODE                       ; BYPASS                          ; Untyped                             ;
; C7_MODE                       ; BYPASS                          ; Untyped                             ;
; C8_MODE                       ; BYPASS                          ; Untyped                             ;
; C9_MODE                       ; BYPASS                          ; Untyped                             ;
; C0_PH                         ; 0                               ; Untyped                             ;
; C1_PH                         ; 0                               ; Untyped                             ;
; C2_PH                         ; 0                               ; Untyped                             ;
; C3_PH                         ; 0                               ; Untyped                             ;
; C4_PH                         ; 0                               ; Untyped                             ;
; C5_PH                         ; 0                               ; Untyped                             ;
; C6_PH                         ; 0                               ; Untyped                             ;
; C7_PH                         ; 0                               ; Untyped                             ;
; C8_PH                         ; 0                               ; Untyped                             ;
; C9_PH                         ; 0                               ; Untyped                             ;
; L0_HIGH                       ; 1                               ; Untyped                             ;
; L1_HIGH                       ; 1                               ; Untyped                             ;
; G0_HIGH                       ; 1                               ; Untyped                             ;
; G1_HIGH                       ; 1                               ; Untyped                             ;
; G2_HIGH                       ; 1                               ; Untyped                             ;
; G3_HIGH                       ; 1                               ; Untyped                             ;
; E0_HIGH                       ; 1                               ; Untyped                             ;
; E1_HIGH                       ; 1                               ; Untyped                             ;
; E2_HIGH                       ; 1                               ; Untyped                             ;
; E3_HIGH                       ; 1                               ; Untyped                             ;
; L0_LOW                        ; 1                               ; Untyped                             ;
; L1_LOW                        ; 1                               ; Untyped                             ;
; G0_LOW                        ; 1                               ; Untyped                             ;
; G1_LOW                        ; 1                               ; Untyped                             ;
; G2_LOW                        ; 1                               ; Untyped                             ;
; G3_LOW                        ; 1                               ; Untyped                             ;
; E0_LOW                        ; 1                               ; Untyped                             ;
; E1_LOW                        ; 1                               ; Untyped                             ;
; E2_LOW                        ; 1                               ; Untyped                             ;
; E3_LOW                        ; 1                               ; Untyped                             ;
; L0_INITIAL                    ; 1                               ; Untyped                             ;
; L1_INITIAL                    ; 1                               ; Untyped                             ;
; G0_INITIAL                    ; 1                               ; Untyped                             ;
; G1_INITIAL                    ; 1                               ; Untyped                             ;
; G2_INITIAL                    ; 1                               ; Untyped                             ;
; G3_INITIAL                    ; 1                               ; Untyped                             ;
; E0_INITIAL                    ; 1                               ; Untyped                             ;
; E1_INITIAL                    ; 1                               ; Untyped                             ;
; E2_INITIAL                    ; 1                               ; Untyped                             ;
; E3_INITIAL                    ; 1                               ; Untyped                             ;
; L0_MODE                       ; BYPASS                          ; Untyped                             ;
; L1_MODE                       ; BYPASS                          ; Untyped                             ;
; G0_MODE                       ; BYPASS                          ; Untyped                             ;
; G1_MODE                       ; BYPASS                          ; Untyped                             ;
; G2_MODE                       ; BYPASS                          ; Untyped                             ;
; G3_MODE                       ; BYPASS                          ; Untyped                             ;
; E0_MODE                       ; BYPASS                          ; Untyped                             ;
; E1_MODE                       ; BYPASS                          ; Untyped                             ;
; E2_MODE                       ; BYPASS                          ; Untyped                             ;
; E3_MODE                       ; BYPASS                          ; Untyped                             ;
; L0_PH                         ; 0                               ; Untyped                             ;
; L1_PH                         ; 0                               ; Untyped                             ;
; G0_PH                         ; 0                               ; Untyped                             ;
; G1_PH                         ; 0                               ; Untyped                             ;
; G2_PH                         ; 0                               ; Untyped                             ;
; G3_PH                         ; 0                               ; Untyped                             ;
; E0_PH                         ; 0                               ; Untyped                             ;
; E1_PH                         ; 0                               ; Untyped                             ;
; E2_PH                         ; 0                               ; Untyped                             ;
; E3_PH                         ; 0                               ; Untyped                             ;
; M_PH                          ; 0                               ; Untyped                             ;
; C1_USE_CASC_IN                ; OFF                             ; Untyped                             ;
; C2_USE_CASC_IN                ; OFF                             ; Untyped                             ;
; C3_USE_CASC_IN                ; OFF                             ; Untyped                             ;
; C4_USE_CASC_IN                ; OFF                             ; Untyped                             ;
; C5_USE_CASC_IN                ; OFF                             ; Untyped                             ;
; C6_USE_CASC_IN                ; OFF                             ; Untyped                             ;
; C7_USE_CASC_IN                ; OFF                             ; Untyped                             ;
; C8_USE_CASC_IN                ; OFF                             ; Untyped                             ;
; C9_USE_CASC_IN                ; OFF                             ; Untyped                             ;
; CLK0_COUNTER                  ; G0                              ; Untyped                             ;
; CLK1_COUNTER                  ; G0                              ; Untyped                             ;
; CLK2_COUNTER                  ; G0                              ; Untyped                             ;
; CLK3_COUNTER                  ; G0                              ; Untyped                             ;
; CLK4_COUNTER                  ; G0                              ; Untyped                             ;
; CLK5_COUNTER                  ; G0                              ; Untyped                             ;
; CLK6_COUNTER                  ; E0                              ; Untyped                             ;
; CLK7_COUNTER                  ; E1                              ; Untyped                             ;
; CLK8_COUNTER                  ; E2                              ; Untyped                             ;
; CLK9_COUNTER                  ; E3                              ; Untyped                             ;
; L0_TIME_DELAY                 ; 0                               ; Untyped                             ;
; L1_TIME_DELAY                 ; 0                               ; Untyped                             ;
; G0_TIME_DELAY                 ; 0                               ; Untyped                             ;
; G1_TIME_DELAY                 ; 0                               ; Untyped                             ;
; G2_TIME_DELAY                 ; 0                               ; Untyped                             ;
; G3_TIME_DELAY                 ; 0                               ; Untyped                             ;
; E0_TIME_DELAY                 ; 0                               ; Untyped                             ;
; E1_TIME_DELAY                 ; 0                               ; Untyped                             ;
; E2_TIME_DELAY                 ; 0                               ; Untyped                             ;
; E3_TIME_DELAY                 ; 0                               ; Untyped                             ;
; M_TIME_DELAY                  ; 0                               ; Untyped                             ;
; N_TIME_DELAY                  ; 0                               ; Untyped                             ;
; EXTCLK3_COUNTER               ; E3                              ; Untyped                             ;
; EXTCLK2_COUNTER               ; E2                              ; Untyped                             ;
; EXTCLK1_COUNTER               ; E1                              ; Untyped                             ;
; EXTCLK0_COUNTER               ; E0                              ; Untyped                             ;
; ENABLE0_COUNTER               ; L0                              ; Untyped                             ;
; ENABLE1_COUNTER               ; L0                              ; Untyped                             ;
; CHARGE_PUMP_CURRENT           ; 2                               ; Untyped                             ;
; LOOP_FILTER_R                 ;  1.000000                       ; Untyped                             ;
; LOOP_FILTER_C                 ; 5                               ; Untyped                             ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                            ; Untyped                             ;
; LOOP_FILTER_R_BITS            ; 9999                            ; Untyped                             ;
; LOOP_FILTER_C_BITS            ; 9999                            ; Untyped                             ;
; VCO_POST_SCALE                ; 0                               ; Untyped                             ;
; CLK2_OUTPUT_FREQUENCY         ; 0                               ; Untyped                             ;
; CLK1_OUTPUT_FREQUENCY         ; 0                               ; Untyped                             ;
; CLK0_OUTPUT_FREQUENCY         ; 0                               ; Untyped                             ;
; INTENDED_DEVICE_FAMILY        ; Cyclone 10 LP                   ; Untyped                             ;
; PORT_CLKENA0                  ; PORT_UNUSED                     ; Untyped                             ;
; PORT_CLKENA1                  ; PORT_UNUSED                     ; Untyped                             ;
; PORT_CLKENA2                  ; PORT_UNUSED                     ; Untyped                             ;
; PORT_CLKENA3                  ; PORT_UNUSED                     ; Untyped                             ;
; PORT_CLKENA4                  ; PORT_UNUSED                     ; Untyped                             ;
; PORT_CLKENA5                  ; PORT_UNUSED                     ; Untyped                             ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY               ; Untyped                             ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY               ; Untyped                             ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY               ; Untyped                             ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY               ; Untyped                             ;
; PORT_EXTCLK0                  ; PORT_UNUSED                     ; Untyped                             ;
; PORT_EXTCLK1                  ; PORT_UNUSED                     ; Untyped                             ;
; PORT_EXTCLK2                  ; PORT_UNUSED                     ; Untyped                             ;
; PORT_EXTCLK3                  ; PORT_UNUSED                     ; Untyped                             ;
; PORT_CLKBAD0                  ; PORT_UNUSED                     ; Untyped                             ;
; PORT_CLKBAD1                  ; PORT_UNUSED                     ; Untyped                             ;
; PORT_CLK0                     ; PORT_USED                       ; Untyped                             ;
; PORT_CLK1                     ; PORT_USED                       ; Untyped                             ;
; PORT_CLK2                     ; PORT_USED                       ; Untyped                             ;
; PORT_CLK3                     ; PORT_USED                       ; Untyped                             ;
; PORT_CLK4                     ; PORT_UNUSED                     ; Untyped                             ;
; PORT_CLK5                     ; PORT_UNUSED                     ; Untyped                             ;
; PORT_CLK6                     ; PORT_UNUSED                     ; Untyped                             ;
; PORT_CLK7                     ; PORT_UNUSED                     ; Untyped                             ;
; PORT_CLK8                     ; PORT_UNUSED                     ; Untyped                             ;
; PORT_CLK9                     ; PORT_UNUSED                     ; Untyped                             ;
; PORT_SCANDATA                 ; PORT_UNUSED                     ; Untyped                             ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                     ; Untyped                             ;
; PORT_SCANDONE                 ; PORT_UNUSED                     ; Untyped                             ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY               ; Untyped                             ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY               ; Untyped                             ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                     ; Untyped                             ;
; PORT_CLKLOSS                  ; PORT_UNUSED                     ; Untyped                             ;
; PORT_INCLK1                   ; PORT_UNUSED                     ; Untyped                             ;
; PORT_INCLK0                   ; PORT_USED                       ; Untyped                             ;
; PORT_FBIN                     ; PORT_UNUSED                     ; Untyped                             ;
; PORT_PLLENA                   ; PORT_UNUSED                     ; Untyped                             ;
; PORT_CLKSWITCH                ; PORT_UNUSED                     ; Untyped                             ;
; PORT_ARESET                   ; PORT_UNUSED                     ; Untyped                             ;
; PORT_PFDENA                   ; PORT_UNUSED                     ; Untyped                             ;
; PORT_SCANCLK                  ; PORT_UNUSED                     ; Untyped                             ;
; PORT_SCANACLR                 ; PORT_UNUSED                     ; Untyped                             ;
; PORT_SCANREAD                 ; PORT_UNUSED                     ; Untyped                             ;
; PORT_SCANWRITE                ; PORT_UNUSED                     ; Untyped                             ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY               ; Untyped                             ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY               ; Untyped                             ;
; PORT_LOCKED                   ; PORT_USED                       ; Untyped                             ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                     ; Untyped                             ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY               ; Untyped                             ;
; PORT_PHASEDONE                ; PORT_UNUSED                     ; Untyped                             ;
; PORT_PHASESTEP                ; PORT_UNUSED                     ; Untyped                             ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                     ; Untyped                             ;
; PORT_SCANCLKENA               ; PORT_UNUSED                     ; Untyped                             ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                     ; Untyped                             ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY               ; Untyped                             ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY               ; Untyped                             ;
; M_TEST_SOURCE                 ; 5                               ; Untyped                             ;
; C0_TEST_SOURCE                ; 5                               ; Untyped                             ;
; C1_TEST_SOURCE                ; 5                               ; Untyped                             ;
; C2_TEST_SOURCE                ; 5                               ; Untyped                             ;
; C3_TEST_SOURCE                ; 5                               ; Untyped                             ;
; C4_TEST_SOURCE                ; 5                               ; Untyped                             ;
; C5_TEST_SOURCE                ; 5                               ; Untyped                             ;
; C6_TEST_SOURCE                ; 5                               ; Untyped                             ;
; C7_TEST_SOURCE                ; 5                               ; Untyped                             ;
; C8_TEST_SOURCE                ; 5                               ; Untyped                             ;
; C9_TEST_SOURCE                ; 5                               ; Untyped                             ;
; CBXI_PARAMETER                ; sysclk_source_altpll            ; Untyped                             ;
; VCO_FREQUENCY_CONTROL         ; AUTO                            ; Untyped                             ;
; VCO_PHASE_SHIFT_STEP          ; 0                               ; Untyped                             ;
; WIDTH_CLOCK                   ; 5                               ; Signed Integer                      ;
; WIDTH_PHASECOUNTERSELECT      ; 4                               ; Untyped                             ;
; USING_FBMIMICBIDIR_PORT       ; OFF                             ; Untyped                             ;
; DEVICE_FAMILY                 ; Cyclone 10 LP                   ; Untyped                             ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                          ; Untyped                             ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                             ; Untyped                             ;
; AUTO_CARRY_CHAINS             ; ON                              ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS          ; OFF                             ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS           ; ON                              ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS        ; OFF                             ; IGNORE_CASCADE                      ;
+-------------------------------+---------------------------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: usb_master:usb_master_i ;
+----------------+----------+------------------------------------------+
; Parameter Name ; Value    ; Type                                     ;
+----------------+----------+------------------------------------------+
; X86_CTRL_GPIO  ; 00000101 ; Unsigned Binary                          ;
+----------------+----------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: usb_master:usb_master_i|USB_RAM:USB_RAM_i|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                       ;
+------------------------------------+----------------------+------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                    ;
; WIDTH_A                            ; 16                   ; Signed Integer                                             ;
; WIDTHAD_A                          ; 11                   ; Signed Integer                                             ;
; NUMWORDS_A                         ; 2048                 ; Signed Integer                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; WIDTH_B                            ; 16                   ; Signed Integer                                             ;
; WIDTHAD_B                          ; 11                   ; Signed Integer                                             ;
; NUMWORDS_B                         ; 2048                 ; Signed Integer                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                    ;
; DEVICE_FAMILY                      ; Cyclone 10 LP        ; Untyped                                                    ;
; CBXI_PARAMETER                     ; altsyncram_cbn1      ; Untyped                                                    ;
+------------------------------------+----------------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                                                                                                                                                                                              ; Type           ;
+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                                                                                                                                                                                                      ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                                                                                                                                                                                                                                                                                                                    ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                                                                                                                                                                                                  ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                  ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                  ; Signed Integer ;
; sld_data_bits                                   ; 120                                                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; sld_trigger_bits                                ; 120                                                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                                                                                                                                                                                                 ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                                                                                                                                                                                                                                                                                                              ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                                                                                                                                                                                                                                                                                                              ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; sld_sample_depth                                ; 4096                                                                                                                                                                                                                                                                                                                                                                                               ; Untyped        ;
; sld_segment_size                                ; 4096                                                                                                                                                                                                                                                                                                                                                                                               ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                                                                                                                                                                                                                                                                                               ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                                                                                                                                                                                                                 ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                                                                                                                                                                                                  ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                                                                                                                                                                                                  ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                                                                                                                                                                                                                                  ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                  ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                  ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                                                                                                                                                                                                                                  ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                                                                                                                                                                                                           ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                                                                                                                                                                                               ; String         ;
; sld_inversion_mask_length                       ; 386                                                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; sld_inversion_mask                              ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                                                                                                                                                                                                          ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; sld_storage_qualifier_bits                      ; 120                                                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                                                                                                                                                                                                                                  ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                                                                                                                                                                                                                                ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                                                                                                                                                                                                                  ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                                                                                                                                                                                                              ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                                                                                                                                                                                                                  ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                                                                                                                                                                                                                                                                                                                                  ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                                                                                                                                                                                                                                                                                                                                  ; Signed Integer ;
+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                             ;
+-------------------------------+----------------------------------------------------------+
; Name                          ; Value                                                    ;
+-------------------------------+----------------------------------------------------------+
; Number of entity instances    ; 1                                                        ;
; Entity Instance               ; sysclk_source:sysclk_source_inst|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                   ;
;     -- PLL_TYPE               ; AUTO                                                     ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                   ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                    ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                        ;
;     -- VCO_MULTIPLY_BY        ; 0                                                        ;
;     -- VCO_DIVIDE_BY          ; 0                                                        ;
+-------------------------------+----------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                      ;
+-------------------------------------------+---------------------------------------------------------------------------+
; Name                                      ; Value                                                                     ;
+-------------------------------------------+---------------------------------------------------------------------------+
; Number of entity instances                ; 1                                                                         ;
; Entity Instance                           ; usb_master:usb_master_i|USB_RAM:USB_RAM_i|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                 ;
;     -- WIDTH_A                            ; 16                                                                        ;
;     -- NUMWORDS_A                         ; 2048                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                              ;
;     -- WIDTH_B                            ; 16                                                                        ;
;     -- NUMWORDS_B                         ; 2048                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                 ;
+-------------------------------------------+---------------------------------------------------------------------------+


+---------------------------------------------------------------------+
; Port Connectivity Checks: "mdio_cfg:mdio_cfg_I|mdio_opr:mdio_opr_I" ;
+----------+-------+----------+---------------------------------------+
; Port     ; Type  ; Severity ; Details                               ;
+----------+-------+----------+---------------------------------------+
; phy_addr ; Input ; Info     ; Stuck at GND                          ;
+----------+-------+----------+---------------------------------------+


+--------------------------------------------------------+
; Port Connectivity Checks: "mdio_cfg:mdio_cfg_I"        ;
+-----------+--------+----------+------------------------+
; Port      ; Type   ; Severity ; Details                ;
+-----------+--------+----------+------------------------+
; revdata   ; Output ; Info     ; Explicitly unconnected ;
; mdio_done ; Output ; Info     ; Explicitly unconnected ;
+-----------+--------+----------+------------------------+


+----------------------------------------------------------------------------------+
; Port Connectivity Checks: "TM1640_cfg:TM1640_1_cfg|TM1640_driver:TM1640_drive_i" ;
+-----------------+--------+----------+--------------------------------------------+
; Port            ; Type   ; Severity ; Details                                    ;
+-----------------+--------+----------+--------------------------------------------+
; sendBytes[3..1] ; Input  ; Info     ; Stuck at VCC                               ;
; sendBytes[7..4] ; Input  ; Info     ; Stuck at GND                               ;
; sendBytes[0]    ; Input  ; Info     ; Stuck at GND                               ;
; cmd1[5..0]      ; Input  ; Info     ; Stuck at GND                               ;
; cmd1[7]         ; Input  ; Info     ; Stuck at GND                               ;
; cmd1[6]         ; Input  ; Info     ; Stuck at VCC                               ;
; cmd2[7..6]      ; Input  ; Info     ; Stuck at VCC                               ;
; cmd2[5..0]      ; Input  ; Info     ; Stuck at GND                               ;
; cmd3[6..4]      ; Input  ; Info     ; Stuck at GND                               ;
; cmd3[7]         ; Input  ; Info     ; Stuck at VCC                               ;
; cmd3[3]         ; Input  ; Info     ; Stuck at VCC                               ;
; cmd3[2]         ; Input  ; Info     ; Stuck at GND                               ;
; cmd3[1]         ; Input  ; Info     ; Stuck at VCC                               ;
; cmd3[0]         ; Input  ; Info     ; Stuck at GND                               ;
; done            ; Output ; Info     ; Explicitly unconnected                     ;
+-----------------+--------+----------+--------------------------------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "TM1640_driver:TM1640_PART1_i"     ;
+-----------------+--------+----------+------------------------+
; Port            ; Type   ; Severity ; Details                ;
+-----------------+--------+----------+------------------------+
; sendBytes[2..0] ; Input  ; Info     ; Stuck at VCC           ;
; sendBytes[7..3] ; Input  ; Info     ; Stuck at GND           ;
; cmd1[5..0]      ; Input  ; Info     ; Stuck at GND           ;
; cmd1[7]         ; Input  ; Info     ; Stuck at GND           ;
; cmd1[6]         ; Input  ; Info     ; Stuck at VCC           ;
; cmd2[7..6]      ; Input  ; Info     ; Stuck at VCC           ;
; cmd2[5..0]      ; Input  ; Info     ; Stuck at GND           ;
; done            ; Output ; Info     ; Explicitly unconnected ;
+-----------------+--------+----------+------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sysclk_source:sysclk_source_inst"                                                     ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; c1     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; c2     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; locked ; Output ; Info     ; Explicitly unconnected                                                              ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 120                 ; 120              ; 4096         ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 204                         ;
; cycloneiii_ff         ; 996                         ;
;     ENA               ; 524                         ;
;     ENA SCLR          ; 126                         ;
;     ENA SLD           ; 6                           ;
;     SCLR              ; 112                         ;
;     plain             ; 228                         ;
; cycloneiii_io_obuf    ; 20                          ;
; cycloneiii_lcell_comb ; 1510                        ;
;     arith             ; 530                         ;
;         2 data inputs ; 462                         ;
;         3 data inputs ; 68                          ;
;     normal            ; 980                         ;
;         0 data inputs ; 29                          ;
;         1 data inputs ; 64                          ;
;         2 data inputs ; 57                          ;
;         3 data inputs ; 259                         ;
;         4 data inputs ; 571                         ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 16                          ;
;                       ;                             ;
; Max LUT depth         ; 6.30                        ;
; Average LUT depth     ; 3.10                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                        ;
+---------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                    ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                                                                                ; Details ;
+---------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+------------------------------------------------------------------------------------------------------------------+---------+
; FPGA_XIN[0]                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_XIN[0]                                                                                                      ; N/A     ;
; FPGA_XIN[0]                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_XIN[0]                                                                                                      ; N/A     ;
; FPGA_XIN[10]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_XIN[10]                                                                                                     ; N/A     ;
; FPGA_XIN[10]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_XIN[10]                                                                                                     ; N/A     ;
; FPGA_XIN[11]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_XIN[11]                                                                                                     ; N/A     ;
; FPGA_XIN[11]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_XIN[11]                                                                                                     ; N/A     ;
; FPGA_XIN[12]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_XIN[12]                                                                                                     ; N/A     ;
; FPGA_XIN[12]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_XIN[12]                                                                                                     ; N/A     ;
; FPGA_XIN[13]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_XIN[13]                                                                                                     ; N/A     ;
; FPGA_XIN[13]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_XIN[13]                                                                                                     ; N/A     ;
; FPGA_XIN[14]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_XIN[14]                                                                                                     ; N/A     ;
; FPGA_XIN[14]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_XIN[14]                                                                                                     ; N/A     ;
; FPGA_XIN[15]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_XIN[15]                                                                                                     ; N/A     ;
; FPGA_XIN[15]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_XIN[15]                                                                                                     ; N/A     ;
; FPGA_XIN[1]                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_XIN[1]                                                                                                      ; N/A     ;
; FPGA_XIN[1]                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_XIN[1]                                                                                                      ; N/A     ;
; FPGA_XIN[2]                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_XIN[2]                                                                                                      ; N/A     ;
; FPGA_XIN[2]                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_XIN[2]                                                                                                      ; N/A     ;
; FPGA_XIN[3]                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_XIN[3]                                                                                                      ; N/A     ;
; FPGA_XIN[3]                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_XIN[3]                                                                                                      ; N/A     ;
; FPGA_XIN[4]                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_XIN[4]                                                                                                      ; N/A     ;
; FPGA_XIN[4]                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_XIN[4]                                                                                                      ; N/A     ;
; FPGA_XIN[5]                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_XIN[5]                                                                                                      ; N/A     ;
; FPGA_XIN[5]                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_XIN[5]                                                                                                      ; N/A     ;
; FPGA_XIN[6]                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_XIN[6]                                                                                                      ; N/A     ;
; FPGA_XIN[6]                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_XIN[6]                                                                                                      ; N/A     ;
; FPGA_XIN[7]                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_XIN[7]                                                                                                      ; N/A     ;
; FPGA_XIN[7]                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_XIN[7]                                                                                                      ; N/A     ;
; FPGA_XIN[8]                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_XIN[8]                                                                                                      ; N/A     ;
; FPGA_XIN[8]                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_XIN[8]                                                                                                      ; N/A     ;
; FPGA_XIN[9]                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_XIN[9]                                                                                                      ; N/A     ;
; FPGA_XIN[9]                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_XIN[9]                                                                                                      ; N/A     ;
; FPGA_YOUT[0]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_YOUT~0                                                                                                      ; N/A     ;
; FPGA_YOUT[0]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_YOUT~0                                                                                                      ; N/A     ;
; FPGA_YOUT[10]                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_YOUT~10                                                                                                     ; N/A     ;
; FPGA_YOUT[10]                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_YOUT~10                                                                                                     ; N/A     ;
; FPGA_YOUT[11]                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_YOUT~11                                                                                                     ; N/A     ;
; FPGA_YOUT[11]                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_YOUT~11                                                                                                     ; N/A     ;
; FPGA_YOUT[12]                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_YOUT~12                                                                                                     ; N/A     ;
; FPGA_YOUT[12]                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_YOUT~12                                                                                                     ; N/A     ;
; FPGA_YOUT[13]                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_YOUT~13                                                                                                     ; N/A     ;
; FPGA_YOUT[13]                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_YOUT~13                                                                                                     ; N/A     ;
; FPGA_YOUT[14]                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_YOUT~14                                                                                                     ; N/A     ;
; FPGA_YOUT[14]                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_YOUT~14                                                                                                     ; N/A     ;
; FPGA_YOUT[15]                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_YOUT~15                                                                                                     ; N/A     ;
; FPGA_YOUT[15]                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_YOUT~15                                                                                                     ; N/A     ;
; FPGA_YOUT[1]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_YOUT~1                                                                                                      ; N/A     ;
; FPGA_YOUT[1]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_YOUT~1                                                                                                      ; N/A     ;
; FPGA_YOUT[2]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_YOUT~2                                                                                                      ; N/A     ;
; FPGA_YOUT[2]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_YOUT~2                                                                                                      ; N/A     ;
; FPGA_YOUT[3]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_YOUT~3                                                                                                      ; N/A     ;
; FPGA_YOUT[3]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_YOUT~3                                                                                                      ; N/A     ;
; FPGA_YOUT[4]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_YOUT~4                                                                                                      ; N/A     ;
; FPGA_YOUT[4]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_YOUT~4                                                                                                      ; N/A     ;
; FPGA_YOUT[5]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_YOUT~5                                                                                                      ; N/A     ;
; FPGA_YOUT[5]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_YOUT~5                                                                                                      ; N/A     ;
; FPGA_YOUT[6]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_YOUT~6                                                                                                      ; N/A     ;
; FPGA_YOUT[6]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_YOUT~6                                                                                                      ; N/A     ;
; FPGA_YOUT[7]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_YOUT~7                                                                                                      ; N/A     ;
; FPGA_YOUT[7]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_YOUT~7                                                                                                      ; N/A     ;
; FPGA_YOUT[8]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_YOUT~8                                                                                                      ; N/A     ;
; FPGA_YOUT[8]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_YOUT~8                                                                                                      ; N/A     ;
; FPGA_YOUT[9]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_YOUT~9                                                                                                      ; N/A     ;
; FPGA_YOUT[9]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_YOUT~9                                                                                                      ; N/A     ;
; sysclk_source:sysclk_source_inst|c3                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sysclk_source:sysclk_source_inst|altpll:altpll_component|sysclk_source_altpll:auto_generated|wire_pll1_clk[3]    ; N/A     ;
; usb_master:usb_master_i|BE[0]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IFC_BE[0]                                                                                                        ; N/A     ;
; usb_master:usb_master_i|BE[0]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IFC_BE[0]                                                                                                        ; N/A     ;
; usb_master:usb_master_i|BE[1]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IFC_BE[1]                                                                                                        ; N/A     ;
; usb_master:usb_master_i|BE[1]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IFC_BE[1]                                                                                                        ; N/A     ;
; usb_master:usb_master_i|CLK                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IFC_CLK                                                                                                          ; N/A     ;
; usb_master:usb_master_i|CLK                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IFC_CLK                                                                                                          ; N/A     ;
; usb_master:usb_master_i|DATA[0]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IFC_DATA[0]                                                                                                      ; N/A     ;
; usb_master:usb_master_i|DATA[0]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IFC_DATA[0]                                                                                                      ; N/A     ;
; usb_master:usb_master_i|DATA[10]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IFC_DATA[10]                                                                                                     ; N/A     ;
; usb_master:usb_master_i|DATA[10]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IFC_DATA[10]                                                                                                     ; N/A     ;
; usb_master:usb_master_i|DATA[11]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IFC_DATA[11]                                                                                                     ; N/A     ;
; usb_master:usb_master_i|DATA[11]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IFC_DATA[11]                                                                                                     ; N/A     ;
; usb_master:usb_master_i|DATA[12]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IFC_DATA[12]                                                                                                     ; N/A     ;
; usb_master:usb_master_i|DATA[12]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IFC_DATA[12]                                                                                                     ; N/A     ;
; usb_master:usb_master_i|DATA[13]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IFC_DATA[13]                                                                                                     ; N/A     ;
; usb_master:usb_master_i|DATA[13]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IFC_DATA[13]                                                                                                     ; N/A     ;
; usb_master:usb_master_i|DATA[14]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IFC_DATA[14]                                                                                                     ; N/A     ;
; usb_master:usb_master_i|DATA[14]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IFC_DATA[14]                                                                                                     ; N/A     ;
; usb_master:usb_master_i|DATA[15]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IFC_DATA[15]                                                                                                     ; N/A     ;
; usb_master:usb_master_i|DATA[15]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IFC_DATA[15]                                                                                                     ; N/A     ;
; usb_master:usb_master_i|DATA[1]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IFC_DATA[1]                                                                                                      ; N/A     ;
; usb_master:usb_master_i|DATA[1]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IFC_DATA[1]                                                                                                      ; N/A     ;
; usb_master:usb_master_i|DATA[2]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IFC_DATA[2]                                                                                                      ; N/A     ;
; usb_master:usb_master_i|DATA[2]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IFC_DATA[2]                                                                                                      ; N/A     ;
; usb_master:usb_master_i|DATA[3]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IFC_DATA[3]                                                                                                      ; N/A     ;
; usb_master:usb_master_i|DATA[3]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IFC_DATA[3]                                                                                                      ; N/A     ;
; usb_master:usb_master_i|DATA[4]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IFC_DATA[4]                                                                                                      ; N/A     ;
; usb_master:usb_master_i|DATA[4]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IFC_DATA[4]                                                                                                      ; N/A     ;
; usb_master:usb_master_i|DATA[5]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IFC_DATA[5]                                                                                                      ; N/A     ;
; usb_master:usb_master_i|DATA[5]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IFC_DATA[5]                                                                                                      ; N/A     ;
; usb_master:usb_master_i|DATA[6]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IFC_DATA[6]                                                                                                      ; N/A     ;
; usb_master:usb_master_i|DATA[6]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IFC_DATA[6]                                                                                                      ; N/A     ;
; usb_master:usb_master_i|DATA[7]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IFC_DATA[7]                                                                                                      ; N/A     ;
; usb_master:usb_master_i|DATA[7]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IFC_DATA[7]                                                                                                      ; N/A     ;
; usb_master:usb_master_i|DATA[8]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IFC_DATA[8]                                                                                                      ; N/A     ;
; usb_master:usb_master_i|DATA[8]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IFC_DATA[8]                                                                                                      ; N/A     ;
; usb_master:usb_master_i|DATA[9]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IFC_DATA[9]                                                                                                      ; N/A     ;
; usb_master:usb_master_i|DATA[9]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IFC_DATA[9]                                                                                                      ; N/A     ;
; usb_master:usb_master_i|OE_N                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; usb_master:usb_master_i|OE_N_reg~_wirecell                                                                       ; N/A     ;
; usb_master:usb_master_i|OE_N                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; usb_master:usb_master_i|OE_N_reg~_wirecell                                                                       ; N/A     ;
; usb_master:usb_master_i|OE_N_reg                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; usb_master:usb_master_i|OE_N_reg~_wirecell                                                                       ; N/A     ;
; usb_master:usb_master_i|OE_N_reg                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; usb_master:usb_master_i|OE_N_reg~_wirecell                                                                       ; N/A     ;
; usb_master:usb_master_i|RD_N                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; usb_master:usb_master_i|OE_N_reg~_wirecell                                                                       ; N/A     ;
; usb_master:usb_master_i|RD_N                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; usb_master:usb_master_i|OE_N_reg~_wirecell                                                                       ; N/A     ;
; usb_master:usb_master_i|RD_N_dly[0]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; usb_master:usb_master_i|RD_N_dly[0]                                                                              ; N/A     ;
; usb_master:usb_master_i|RD_N_dly[0]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; usb_master:usb_master_i|RD_N_dly[0]                                                                              ; N/A     ;
; usb_master:usb_master_i|RD_N_dly[1]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; usb_master:usb_master_i|RD_N_dly[1]                                                                              ; N/A     ;
; usb_master:usb_master_i|RD_N_dly[1]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; usb_master:usb_master_i|RD_N_dly[1]                                                                              ; N/A     ;
; usb_master:usb_master_i|RD_N_reg                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; usb_master:usb_master_i|OE_N_reg~_wirecell                                                                       ; N/A     ;
; usb_master:usb_master_i|RD_N_reg                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; usb_master:usb_master_i|OE_N_reg~_wirecell                                                                       ; N/A     ;
; usb_master:usb_master_i|RXF_N                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IFC_RXF_N                                                                                                        ; N/A     ;
; usb_master:usb_master_i|RXF_N                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IFC_RXF_N                                                                                                        ; N/A     ;
; usb_master:usb_master_i|TXE_N                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IFC_TXE_N                                                                                                        ; N/A     ;
; usb_master:usb_master_i|TXE_N                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IFC_TXE_N                                                                                                        ; N/A     ;
; usb_master:usb_master_i|USB_RAM:USB_RAM_i|q[0]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; usb_master:usb_master_i|USB_RAM:USB_RAM_i|altsyncram:altsyncram_component|altsyncram_cbn1:auto_generated|q_b[0]  ; N/A     ;
; usb_master:usb_master_i|USB_RAM:USB_RAM_i|q[0]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; usb_master:usb_master_i|USB_RAM:USB_RAM_i|altsyncram:altsyncram_component|altsyncram_cbn1:auto_generated|q_b[0]  ; N/A     ;
; usb_master:usb_master_i|USB_RAM:USB_RAM_i|q[10]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; usb_master:usb_master_i|USB_RAM:USB_RAM_i|altsyncram:altsyncram_component|altsyncram_cbn1:auto_generated|q_b[10] ; N/A     ;
; usb_master:usb_master_i|USB_RAM:USB_RAM_i|q[10]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; usb_master:usb_master_i|USB_RAM:USB_RAM_i|altsyncram:altsyncram_component|altsyncram_cbn1:auto_generated|q_b[10] ; N/A     ;
; usb_master:usb_master_i|USB_RAM:USB_RAM_i|q[11]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; usb_master:usb_master_i|USB_RAM:USB_RAM_i|altsyncram:altsyncram_component|altsyncram_cbn1:auto_generated|q_b[11] ; N/A     ;
; usb_master:usb_master_i|USB_RAM:USB_RAM_i|q[11]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; usb_master:usb_master_i|USB_RAM:USB_RAM_i|altsyncram:altsyncram_component|altsyncram_cbn1:auto_generated|q_b[11] ; N/A     ;
; usb_master:usb_master_i|USB_RAM:USB_RAM_i|q[12]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; usb_master:usb_master_i|USB_RAM:USB_RAM_i|altsyncram:altsyncram_component|altsyncram_cbn1:auto_generated|q_b[12] ; N/A     ;
; usb_master:usb_master_i|USB_RAM:USB_RAM_i|q[12]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; usb_master:usb_master_i|USB_RAM:USB_RAM_i|altsyncram:altsyncram_component|altsyncram_cbn1:auto_generated|q_b[12] ; N/A     ;
; usb_master:usb_master_i|USB_RAM:USB_RAM_i|q[13]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; usb_master:usb_master_i|USB_RAM:USB_RAM_i|altsyncram:altsyncram_component|altsyncram_cbn1:auto_generated|q_b[13] ; N/A     ;
; usb_master:usb_master_i|USB_RAM:USB_RAM_i|q[13]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; usb_master:usb_master_i|USB_RAM:USB_RAM_i|altsyncram:altsyncram_component|altsyncram_cbn1:auto_generated|q_b[13] ; N/A     ;
; usb_master:usb_master_i|USB_RAM:USB_RAM_i|q[14]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; usb_master:usb_master_i|USB_RAM:USB_RAM_i|altsyncram:altsyncram_component|altsyncram_cbn1:auto_generated|q_b[14] ; N/A     ;
; usb_master:usb_master_i|USB_RAM:USB_RAM_i|q[14]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; usb_master:usb_master_i|USB_RAM:USB_RAM_i|altsyncram:altsyncram_component|altsyncram_cbn1:auto_generated|q_b[14] ; N/A     ;
; usb_master:usb_master_i|USB_RAM:USB_RAM_i|q[15]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; usb_master:usb_master_i|USB_RAM:USB_RAM_i|altsyncram:altsyncram_component|altsyncram_cbn1:auto_generated|q_b[15] ; N/A     ;
; usb_master:usb_master_i|USB_RAM:USB_RAM_i|q[15]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; usb_master:usb_master_i|USB_RAM:USB_RAM_i|altsyncram:altsyncram_component|altsyncram_cbn1:auto_generated|q_b[15] ; N/A     ;
; usb_master:usb_master_i|USB_RAM:USB_RAM_i|q[1]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; usb_master:usb_master_i|USB_RAM:USB_RAM_i|altsyncram:altsyncram_component|altsyncram_cbn1:auto_generated|q_b[1]  ; N/A     ;
; usb_master:usb_master_i|USB_RAM:USB_RAM_i|q[1]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; usb_master:usb_master_i|USB_RAM:USB_RAM_i|altsyncram:altsyncram_component|altsyncram_cbn1:auto_generated|q_b[1]  ; N/A     ;
; usb_master:usb_master_i|USB_RAM:USB_RAM_i|q[2]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; usb_master:usb_master_i|USB_RAM:USB_RAM_i|altsyncram:altsyncram_component|altsyncram_cbn1:auto_generated|q_b[2]  ; N/A     ;
; usb_master:usb_master_i|USB_RAM:USB_RAM_i|q[2]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; usb_master:usb_master_i|USB_RAM:USB_RAM_i|altsyncram:altsyncram_component|altsyncram_cbn1:auto_generated|q_b[2]  ; N/A     ;
; usb_master:usb_master_i|USB_RAM:USB_RAM_i|q[3]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; usb_master:usb_master_i|USB_RAM:USB_RAM_i|altsyncram:altsyncram_component|altsyncram_cbn1:auto_generated|q_b[3]  ; N/A     ;
; usb_master:usb_master_i|USB_RAM:USB_RAM_i|q[3]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; usb_master:usb_master_i|USB_RAM:USB_RAM_i|altsyncram:altsyncram_component|altsyncram_cbn1:auto_generated|q_b[3]  ; N/A     ;
; usb_master:usb_master_i|USB_RAM:USB_RAM_i|q[4]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; usb_master:usb_master_i|USB_RAM:USB_RAM_i|altsyncram:altsyncram_component|altsyncram_cbn1:auto_generated|q_b[4]  ; N/A     ;
; usb_master:usb_master_i|USB_RAM:USB_RAM_i|q[4]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; usb_master:usb_master_i|USB_RAM:USB_RAM_i|altsyncram:altsyncram_component|altsyncram_cbn1:auto_generated|q_b[4]  ; N/A     ;
; usb_master:usb_master_i|USB_RAM:USB_RAM_i|q[5]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; usb_master:usb_master_i|USB_RAM:USB_RAM_i|altsyncram:altsyncram_component|altsyncram_cbn1:auto_generated|q_b[5]  ; N/A     ;
; usb_master:usb_master_i|USB_RAM:USB_RAM_i|q[5]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; usb_master:usb_master_i|USB_RAM:USB_RAM_i|altsyncram:altsyncram_component|altsyncram_cbn1:auto_generated|q_b[5]  ; N/A     ;
; usb_master:usb_master_i|USB_RAM:USB_RAM_i|q[6]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; usb_master:usb_master_i|USB_RAM:USB_RAM_i|altsyncram:altsyncram_component|altsyncram_cbn1:auto_generated|q_b[6]  ; N/A     ;
; usb_master:usb_master_i|USB_RAM:USB_RAM_i|q[6]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; usb_master:usb_master_i|USB_RAM:USB_RAM_i|altsyncram:altsyncram_component|altsyncram_cbn1:auto_generated|q_b[6]  ; N/A     ;
; usb_master:usb_master_i|USB_RAM:USB_RAM_i|q[7]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; usb_master:usb_master_i|USB_RAM:USB_RAM_i|altsyncram:altsyncram_component|altsyncram_cbn1:auto_generated|q_b[7]  ; N/A     ;
; usb_master:usb_master_i|USB_RAM:USB_RAM_i|q[7]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; usb_master:usb_master_i|USB_RAM:USB_RAM_i|altsyncram:altsyncram_component|altsyncram_cbn1:auto_generated|q_b[7]  ; N/A     ;
; usb_master:usb_master_i|USB_RAM:USB_RAM_i|q[8]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; usb_master:usb_master_i|USB_RAM:USB_RAM_i|altsyncram:altsyncram_component|altsyncram_cbn1:auto_generated|q_b[8]  ; N/A     ;
; usb_master:usb_master_i|USB_RAM:USB_RAM_i|q[8]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; usb_master:usb_master_i|USB_RAM:USB_RAM_i|altsyncram:altsyncram_component|altsyncram_cbn1:auto_generated|q_b[8]  ; N/A     ;
; usb_master:usb_master_i|USB_RAM:USB_RAM_i|q[9]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; usb_master:usb_master_i|USB_RAM:USB_RAM_i|altsyncram:altsyncram_component|altsyncram_cbn1:auto_generated|q_b[9]  ; N/A     ;
; usb_master:usb_master_i|USB_RAM:USB_RAM_i|q[9]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; usb_master:usb_master_i|USB_RAM:USB_RAM_i|altsyncram:altsyncram_component|altsyncram_cbn1:auto_generated|q_b[9]  ; N/A     ;
; usb_master:usb_master_i|USB_RAM:USB_RAM_i|rdaddress[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; usb_master:usb_master_i|rdaddress[0]                                                                             ; N/A     ;
; usb_master:usb_master_i|USB_RAM:USB_RAM_i|rdaddress[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; usb_master:usb_master_i|rdaddress[0]                                                                             ; N/A     ;
; usb_master:usb_master_i|USB_RAM:USB_RAM_i|rdaddress[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; usb_master:usb_master_i|rdaddress[10]                                                                            ; N/A     ;
; usb_master:usb_master_i|USB_RAM:USB_RAM_i|rdaddress[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; usb_master:usb_master_i|rdaddress[10]                                                                            ; N/A     ;
; usb_master:usb_master_i|USB_RAM:USB_RAM_i|rdaddress[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; usb_master:usb_master_i|rdaddress[1]                                                                             ; N/A     ;
; usb_master:usb_master_i|USB_RAM:USB_RAM_i|rdaddress[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; usb_master:usb_master_i|rdaddress[1]                                                                             ; N/A     ;
; usb_master:usb_master_i|USB_RAM:USB_RAM_i|rdaddress[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; usb_master:usb_master_i|rdaddress[2]                                                                             ; N/A     ;
; usb_master:usb_master_i|USB_RAM:USB_RAM_i|rdaddress[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; usb_master:usb_master_i|rdaddress[2]                                                                             ; N/A     ;
; usb_master:usb_master_i|USB_RAM:USB_RAM_i|rdaddress[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; usb_master:usb_master_i|rdaddress[3]                                                                             ; N/A     ;
; usb_master:usb_master_i|USB_RAM:USB_RAM_i|rdaddress[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; usb_master:usb_master_i|rdaddress[3]                                                                             ; N/A     ;
; usb_master:usb_master_i|USB_RAM:USB_RAM_i|rdaddress[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; usb_master:usb_master_i|rdaddress[4]                                                                             ; N/A     ;
; usb_master:usb_master_i|USB_RAM:USB_RAM_i|rdaddress[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; usb_master:usb_master_i|rdaddress[4]                                                                             ; N/A     ;
; usb_master:usb_master_i|USB_RAM:USB_RAM_i|rdaddress[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; usb_master:usb_master_i|rdaddress[5]                                                                             ; N/A     ;
; usb_master:usb_master_i|USB_RAM:USB_RAM_i|rdaddress[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; usb_master:usb_master_i|rdaddress[5]                                                                             ; N/A     ;
; usb_master:usb_master_i|USB_RAM:USB_RAM_i|rdaddress[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; usb_master:usb_master_i|rdaddress[6]                                                                             ; N/A     ;
; usb_master:usb_master_i|USB_RAM:USB_RAM_i|rdaddress[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; usb_master:usb_master_i|rdaddress[6]                                                                             ; N/A     ;
; usb_master:usb_master_i|USB_RAM:USB_RAM_i|rdaddress[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; usb_master:usb_master_i|rdaddress[7]                                                                             ; N/A     ;
; usb_master:usb_master_i|USB_RAM:USB_RAM_i|rdaddress[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; usb_master:usb_master_i|rdaddress[7]                                                                             ; N/A     ;
; usb_master:usb_master_i|USB_RAM:USB_RAM_i|rdaddress[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; usb_master:usb_master_i|rdaddress[8]                                                                             ; N/A     ;
; usb_master:usb_master_i|USB_RAM:USB_RAM_i|rdaddress[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; usb_master:usb_master_i|rdaddress[8]                                                                             ; N/A     ;
; usb_master:usb_master_i|USB_RAM:USB_RAM_i|rdaddress[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; usb_master:usb_master_i|rdaddress[9]                                                                             ; N/A     ;
; usb_master:usb_master_i|USB_RAM:USB_RAM_i|rdaddress[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; usb_master:usb_master_i|rdaddress[9]                                                                             ; N/A     ;
; usb_master:usb_master_i|USB_RAM:USB_RAM_i|rdclock       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IFC_CLK                                                                                                          ; N/A     ;
; usb_master:usb_master_i|USB_RAM:USB_RAM_i|rdclock       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IFC_CLK                                                                                                          ; N/A     ;
; usb_master:usb_master_i|USB_RAM:USB_RAM_i|rden          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; usb_master:usb_master_i|rden                                                                                     ; N/A     ;
; usb_master:usb_master_i|USB_RAM:USB_RAM_i|rden          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; usb_master:usb_master_i|rden                                                                                     ; N/A     ;
; usb_master:usb_master_i|USB_RAM:USB_RAM_i|wraddress[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; usb_master:usb_master_i|wraddress[0]                                                                             ; N/A     ;
; usb_master:usb_master_i|USB_RAM:USB_RAM_i|wraddress[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; usb_master:usb_master_i|wraddress[0]                                                                             ; N/A     ;
; usb_master:usb_master_i|USB_RAM:USB_RAM_i|wraddress[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; usb_master:usb_master_i|wraddress[10]                                                                            ; N/A     ;
; usb_master:usb_master_i|USB_RAM:USB_RAM_i|wraddress[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; usb_master:usb_master_i|wraddress[10]                                                                            ; N/A     ;
; usb_master:usb_master_i|USB_RAM:USB_RAM_i|wraddress[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; usb_master:usb_master_i|wraddress[1]                                                                             ; N/A     ;
; usb_master:usb_master_i|USB_RAM:USB_RAM_i|wraddress[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; usb_master:usb_master_i|wraddress[1]                                                                             ; N/A     ;
; usb_master:usb_master_i|USB_RAM:USB_RAM_i|wraddress[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; usb_master:usb_master_i|wraddress[2]                                                                             ; N/A     ;
; usb_master:usb_master_i|USB_RAM:USB_RAM_i|wraddress[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; usb_master:usb_master_i|wraddress[2]                                                                             ; N/A     ;
; usb_master:usb_master_i|USB_RAM:USB_RAM_i|wraddress[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; usb_master:usb_master_i|wraddress[3]                                                                             ; N/A     ;
; usb_master:usb_master_i|USB_RAM:USB_RAM_i|wraddress[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; usb_master:usb_master_i|wraddress[3]                                                                             ; N/A     ;
; usb_master:usb_master_i|USB_RAM:USB_RAM_i|wraddress[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; usb_master:usb_master_i|wraddress[4]                                                                             ; N/A     ;
; usb_master:usb_master_i|USB_RAM:USB_RAM_i|wraddress[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; usb_master:usb_master_i|wraddress[4]                                                                             ; N/A     ;
; usb_master:usb_master_i|USB_RAM:USB_RAM_i|wraddress[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; usb_master:usb_master_i|wraddress[5]                                                                             ; N/A     ;
; usb_master:usb_master_i|USB_RAM:USB_RAM_i|wraddress[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; usb_master:usb_master_i|wraddress[5]                                                                             ; N/A     ;
; usb_master:usb_master_i|USB_RAM:USB_RAM_i|wraddress[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; usb_master:usb_master_i|wraddress[6]                                                                             ; N/A     ;
; usb_master:usb_master_i|USB_RAM:USB_RAM_i|wraddress[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; usb_master:usb_master_i|wraddress[6]                                                                             ; N/A     ;
; usb_master:usb_master_i|USB_RAM:USB_RAM_i|wraddress[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; usb_master:usb_master_i|wraddress[7]                                                                             ; N/A     ;
; usb_master:usb_master_i|USB_RAM:USB_RAM_i|wraddress[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; usb_master:usb_master_i|wraddress[7]                                                                             ; N/A     ;
; usb_master:usb_master_i|USB_RAM:USB_RAM_i|wraddress[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; usb_master:usb_master_i|wraddress[8]                                                                             ; N/A     ;
; usb_master:usb_master_i|USB_RAM:USB_RAM_i|wraddress[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; usb_master:usb_master_i|wraddress[8]                                                                             ; N/A     ;
; usb_master:usb_master_i|USB_RAM:USB_RAM_i|wraddress[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; usb_master:usb_master_i|wraddress[9]                                                                             ; N/A     ;
; usb_master:usb_master_i|USB_RAM:USB_RAM_i|wraddress[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; usb_master:usb_master_i|wraddress[9]                                                                             ; N/A     ;
; usb_master:usb_master_i|USB_RAM:USB_RAM_i|wrclock       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IFC_CLK                                                                                                          ; N/A     ;
; usb_master:usb_master_i|USB_RAM:USB_RAM_i|wrclock       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IFC_CLK                                                                                                          ; N/A     ;
; usb_master:usb_master_i|USB_RAM:USB_RAM_i|wren          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; usb_master:usb_master_i|wren                                                                                     ; N/A     ;
; usb_master:usb_master_i|USB_RAM:USB_RAM_i|wren          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; usb_master:usb_master_i|wren                                                                                     ; N/A     ;
; usb_master:usb_master_i|WR_N                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; usb_master:usb_master_i|WR_N_dly                                                                                 ; N/A     ;
; usb_master:usb_master_i|WR_N                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; usb_master:usb_master_i|WR_N_dly                                                                                 ; N/A     ;
; usb_master:usb_master_i|WR_N_dly                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; usb_master:usb_master_i|WR_N_dly                                                                                 ; N/A     ;
; usb_master:usb_master_i|WR_N_dly                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; usb_master:usb_master_i|WR_N_dly                                                                                 ; N/A     ;
; usb_master:usb_master_i|WR_N_reg                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; usb_master:usb_master_i|WR_N_reg~_wirecell                                                                       ; N/A     ;
; usb_master:usb_master_i|WR_N_reg                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; usb_master:usb_master_i|WR_N_reg~_wirecell                                                                       ; N/A     ;
; usb_master:usb_master_i|q_dly[0]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; usb_master:usb_master_i|q_dly[0]                                                                                 ; N/A     ;
; usb_master:usb_master_i|q_dly[0]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; usb_master:usb_master_i|q_dly[0]                                                                                 ; N/A     ;
; usb_master:usb_master_i|q_dly[10]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; usb_master:usb_master_i|q_dly[10]                                                                                ; N/A     ;
; usb_master:usb_master_i|q_dly[10]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; usb_master:usb_master_i|q_dly[10]                                                                                ; N/A     ;
; usb_master:usb_master_i|q_dly[11]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; usb_master:usb_master_i|q_dly[11]                                                                                ; N/A     ;
; usb_master:usb_master_i|q_dly[11]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; usb_master:usb_master_i|q_dly[11]                                                                                ; N/A     ;
; usb_master:usb_master_i|q_dly[12]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; usb_master:usb_master_i|q_dly[12]                                                                                ; N/A     ;
; usb_master:usb_master_i|q_dly[12]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; usb_master:usb_master_i|q_dly[12]                                                                                ; N/A     ;
; usb_master:usb_master_i|q_dly[13]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; usb_master:usb_master_i|q_dly[13]                                                                                ; N/A     ;
; usb_master:usb_master_i|q_dly[13]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; usb_master:usb_master_i|q_dly[13]                                                                                ; N/A     ;
; usb_master:usb_master_i|q_dly[14]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; usb_master:usb_master_i|q_dly[14]                                                                                ; N/A     ;
; usb_master:usb_master_i|q_dly[14]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; usb_master:usb_master_i|q_dly[14]                                                                                ; N/A     ;
; usb_master:usb_master_i|q_dly[15]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; usb_master:usb_master_i|q_dly[15]                                                                                ; N/A     ;
; usb_master:usb_master_i|q_dly[15]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; usb_master:usb_master_i|q_dly[15]                                                                                ; N/A     ;
; usb_master:usb_master_i|q_dly[1]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; usb_master:usb_master_i|q_dly[1]                                                                                 ; N/A     ;
; usb_master:usb_master_i|q_dly[1]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; usb_master:usb_master_i|q_dly[1]                                                                                 ; N/A     ;
; usb_master:usb_master_i|q_dly[2]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; usb_master:usb_master_i|q_dly[2]                                                                                 ; N/A     ;
; usb_master:usb_master_i|q_dly[2]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; usb_master:usb_master_i|q_dly[2]                                                                                 ; N/A     ;
; usb_master:usb_master_i|q_dly[3]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; usb_master:usb_master_i|q_dly[3]                                                                                 ; N/A     ;
; usb_master:usb_master_i|q_dly[3]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; usb_master:usb_master_i|q_dly[3]                                                                                 ; N/A     ;
; usb_master:usb_master_i|q_dly[4]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; usb_master:usb_master_i|q_dly[4]                                                                                 ; N/A     ;
; usb_master:usb_master_i|q_dly[4]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; usb_master:usb_master_i|q_dly[4]                                                                                 ; N/A     ;
; usb_master:usb_master_i|q_dly[5]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; usb_master:usb_master_i|q_dly[5]                                                                                 ; N/A     ;
; usb_master:usb_master_i|q_dly[5]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; usb_master:usb_master_i|q_dly[5]                                                                                 ; N/A     ;
; usb_master:usb_master_i|q_dly[6]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; usb_master:usb_master_i|q_dly[6]                                                                                 ; N/A     ;
; usb_master:usb_master_i|q_dly[6]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; usb_master:usb_master_i|q_dly[6]                                                                                 ; N/A     ;
; usb_master:usb_master_i|q_dly[7]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; usb_master:usb_master_i|q_dly[7]                                                                                 ; N/A     ;
; usb_master:usb_master_i|q_dly[7]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; usb_master:usb_master_i|q_dly[7]                                                                                 ; N/A     ;
; usb_master:usb_master_i|q_dly[8]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; usb_master:usb_master_i|q_dly[8]                                                                                 ; N/A     ;
; usb_master:usb_master_i|q_dly[8]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; usb_master:usb_master_i|q_dly[8]                                                                                 ; N/A     ;
; usb_master:usb_master_i|q_dly[9]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; usb_master:usb_master_i|q_dly[9]                                                                                 ; N/A     ;
; usb_master:usb_master_i|q_dly[9]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; usb_master:usb_master_i|q_dly[9]                                                                                 ; N/A     ;
; auto_signaltap_0|gnd                                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                              ; N/A     ;
; auto_signaltap_0|gnd                                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                              ; N/A     ;
; auto_signaltap_0|gnd                                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                              ; N/A     ;
; auto_signaltap_0|gnd                                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                              ; N/A     ;
; auto_signaltap_0|gnd                                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                              ; N/A     ;
; auto_signaltap_0|gnd                                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                              ; N/A     ;
; auto_signaltap_0|gnd                                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                              ; N/A     ;
; auto_signaltap_0|gnd                                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                              ; N/A     ;
; auto_signaltap_0|gnd                                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                              ; N/A     ;
; auto_signaltap_0|gnd                                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                              ; N/A     ;
; auto_signaltap_0|gnd                                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                              ; N/A     ;
; auto_signaltap_0|gnd                                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                              ; N/A     ;
; auto_signaltap_0|gnd                                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                              ; N/A     ;
; auto_signaltap_0|vcc                                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                              ; N/A     ;
; auto_signaltap_0|vcc                                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                              ; N/A     ;
; auto_signaltap_0|vcc                                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                              ; N/A     ;
; auto_signaltap_0|vcc                                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                              ; N/A     ;
; auto_signaltap_0|vcc                                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                              ; N/A     ;
; auto_signaltap_0|vcc                                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                              ; N/A     ;
; auto_signaltap_0|vcc                                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                              ; N/A     ;
; auto_signaltap_0|vcc                                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                              ; N/A     ;
; auto_signaltap_0|vcc                                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                              ; N/A     ;
; auto_signaltap_0|vcc                                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                              ; N/A     ;
; auto_signaltap_0|vcc                                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                              ; N/A     ;
; auto_signaltap_0|vcc                                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                              ; N/A     ;
; auto_signaltap_0|vcc                                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                              ; N/A     ;
; auto_signaltap_0|vcc                                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                              ; N/A     ;
; auto_signaltap_0|vcc                                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                              ; N/A     ;
; auto_signaltap_0|vcc                                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                              ; N/A     ;
; auto_signaltap_0|vcc                                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                              ; N/A     ;
; auto_signaltap_0|vcc                                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                              ; N/A     ;
; auto_signaltap_0|vcc                                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                              ; N/A     ;
+---------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition
    Info: Processing started: Thu Jan 02 10:48:53 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off prj_q5 -c prj_q5
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file src/usb/usb_master.v
    Info (12023): Found entity 1: usb_master File: E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/USB/usb_master.v Line: 1
Warning (10335): Unrecognized synthesis attribute "mark_debug" at src/MDIO/mdio_opr.v(39) File: E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/MDIO/mdio_opr.v Line: 39
Warning (10335): Unrecognized synthesis attribute "mark_debug" at src/MDIO/mdio_opr.v(40) File: E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/MDIO/mdio_opr.v Line: 40
Warning (10335): Unrecognized synthesis attribute "mark_debug" at src/MDIO/mdio_opr.v(41) File: E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/MDIO/mdio_opr.v Line: 41
Warning (10335): Unrecognized synthesis attribute "mark_debug" at src/MDIO/mdio_opr.v(42) File: E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/MDIO/mdio_opr.v Line: 42
Warning (10335): Unrecognized synthesis attribute "mark_debug" at src/MDIO/mdio_opr.v(43) File: E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/MDIO/mdio_opr.v Line: 43
Warning (10335): Unrecognized synthesis attribute "mark_debug" at src/MDIO/mdio_opr.v(44) File: E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/MDIO/mdio_opr.v Line: 44
Warning (10335): Unrecognized synthesis attribute "mark_debug" at src/MDIO/mdio_opr.v(45) File: E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/MDIO/mdio_opr.v Line: 45
Warning (10335): Unrecognized synthesis attribute "mark_debug" at src/MDIO/mdio_opr.v(46) File: E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/MDIO/mdio_opr.v Line: 46
Warning (10335): Unrecognized synthesis attribute "mark_debug" at src/MDIO/mdio_opr.v(47) File: E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/MDIO/mdio_opr.v Line: 47
Warning (10335): Unrecognized synthesis attribute "mark_debug" at src/MDIO/mdio_opr.v(48) File: E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/MDIO/mdio_opr.v Line: 48
Warning (10335): Unrecognized synthesis attribute "mark_debug" at src/MDIO/mdio_opr.v(52) File: E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/MDIO/mdio_opr.v Line: 52
Warning (10335): Unrecognized synthesis attribute "mark_debug" at src/MDIO/mdio_opr.v(53) File: E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/MDIO/mdio_opr.v Line: 53
Warning (10335): Unrecognized synthesis attribute "mark_debug" at src/MDIO/mdio_opr.v(54) File: E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/MDIO/mdio_opr.v Line: 54
Warning (10335): Unrecognized synthesis attribute "mark_debug" at src/MDIO/mdio_opr.v(55) File: E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/MDIO/mdio_opr.v Line: 55
Warning (10335): Unrecognized synthesis attribute "mark_debug" at src/MDIO/mdio_opr.v(56) File: E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/MDIO/mdio_opr.v Line: 56
Warning (10335): Unrecognized synthesis attribute "mark_debug" at src/MDIO/mdio_opr.v(57) File: E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/MDIO/mdio_opr.v Line: 57
Warning (10335): Unrecognized synthesis attribute "mark_debug" at src/MDIO/mdio_opr.v(58) File: E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/MDIO/mdio_opr.v Line: 58
Warning (10335): Unrecognized synthesis attribute "mark_debug" at src/MDIO/mdio_opr.v(59) File: E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/MDIO/mdio_opr.v Line: 59
Warning (10335): Unrecognized synthesis attribute "mark_debug" at src/MDIO/mdio_opr.v(60) File: E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/MDIO/mdio_opr.v Line: 60
Warning (10335): Unrecognized synthesis attribute "mark_debug" at src/MDIO/mdio_opr.v(62) File: E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/MDIO/mdio_opr.v Line: 62
Warning (10335): Unrecognized synthesis attribute "mark_debug" at src/MDIO/mdio_opr.v(63) File: E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/MDIO/mdio_opr.v Line: 63
Info (12021): Found 1 design units, including 1 entities, in source file src/mdio/mdio_opr.v
    Info (12023): Found entity 1: mdio_opr File: E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/MDIO/mdio_opr.v Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file src/mdio/mdio_cfg.v
    Info (12023): Found entity 1: mdio_cfg File: E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/MDIO/mdio_cfg.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file src/ft600q/mst_pre_fet.v
    Info (12023): Found entity 1: mst_pre_fet File: E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/FT600Q/mst_pre_fet.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file src/ft600q/mst_fifo_top.v
    Info (12023): Found entity 1: mst_fifo_top File: E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/FT600Q/mst_fifo_top.v Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file src/ft600q/mst_fifo_io.v
    Info (12023): Found entity 1: mst_fifo_io File: E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/FT600Q/mst_fifo_io.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file src/ft600q/mst_fifo_fsm.v
    Info (12023): Found entity 1: mst_fifo_fsm File: E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/FT600Q/mst_fifo_fsm.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file src/ft600q/mst_fifo_ctl.v
    Info (12023): Found entity 1: mst_fifo_ctl File: E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/FT600Q/mst_fifo_ctl.v Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file src/ft600q/mst_data_gen.v
    Info (12023): Found entity 1: mst_data_gen File: E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/FT600Q/mst_data_gen.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file src/ft600q/mst_data_chk.v
    Info (12023): Found entity 1: mst_data_chk File: E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/FT600Q/mst_data_chk.v Line: 9
Warning (10890): Verilog HDL Attribute warning at TM1640_driver.v(6): overriding existing value for attribute "syn_keep" File: E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/TM1640/TM1640_driver.v Line: 6
Warning (10890): Verilog HDL Attribute warning at TM1640_driver.v(7): overriding existing value for attribute "syn_keep" File: E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/TM1640/TM1640_driver.v Line: 7
Warning (10890): Verilog HDL Attribute warning at TM1640_driver.v(8): overriding existing value for attribute "syn_keep" File: E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/TM1640/TM1640_driver.v Line: 8
Warning (10890): Verilog HDL Attribute warning at TM1640_driver.v(9): overriding existing value for attribute "syn_keep" File: E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/TM1640/TM1640_driver.v Line: 9
Warning (10890): Verilog HDL Attribute warning at TM1640_driver.v(10): overriding existing value for attribute "syn_keep" File: E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/TM1640/TM1640_driver.v Line: 10
Warning (10890): Verilog HDL Attribute warning at TM1640_driver.v(11): overriding existing value for attribute "syn_keep" File: E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/TM1640/TM1640_driver.v Line: 11
Warning (10890): Verilog HDL Attribute warning at TM1640_driver.v(13): overriding existing value for attribute "preserve" File: E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/TM1640/TM1640_driver.v Line: 13
Warning (10890): Verilog HDL Attribute warning at TM1640_driver.v(14): overriding existing value for attribute "preserve" File: E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/TM1640/TM1640_driver.v Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file src/tm1640/tm1640_driver.v
    Info (12023): Found entity 1: TM1640_driver File: E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/TM1640/TM1640_driver.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file src/tm1640/tm1640_cfg.v
    Info (12023): Found entity 1: TM1640_cfg File: E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/TM1640/TM1640_cfg.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file src/iic/iic_opr.v
    Info (12023): Found entity 1: iic_opr File: E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/IIC/iic_opr.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file src/prj_q5.v
    Info (12023): Found entity 1: prj_q5 File: E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v Line: 12
Info (12021): Found 1 design units, including 1 entities, in source file src/qip/sysclk_source.v
    Info (12023): Found entity 1: sysclk_source File: E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/QIP/sysclk_source.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file sp_sram_16k36.v
    Info (12023): Found entity 1: sp_sram_16k36 File: E:/WorkSpace/project/FPGA/prj_q5/prj_q5/sp_sram_16k36.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file usb_ram.v
    Info (12023): Found entity 1: USB_RAM File: E:/WorkSpace/project/FPGA/prj_q5/prj_q5/USB_RAM.v Line: 39
Info (12127): Elaborating entity "prj_q5" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at prj_q5.v(214): object "sedBytes" assigned a value but never read File: E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v Line: 214
Warning (10858): Verilog HDL warning at prj_q5.v(229): object mdio_revData used but never assigned File: E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v Line: 229
Warning (10036): Verilog HDL or VHDL warning at prj_q5.v(233): object "x0_enable" assigned a value but never read File: E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v Line: 233
Warning (10036): Verilog HDL or VHDL warning at prj_q5.v(721): object "usb_count" assigned a value but never read File: E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v Line: 721
Warning (10762): Verilog HDL Case Statement warning at prj_q5.v(569): can't check case statement for completeness because the case expression has too many possible states File: E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v Line: 569
Warning (10030): Net "mdio_revData.0000000000000000" at prj_q5.v(229) has no driver or initial value, using a default initial value '0' File: E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v Line: 229
Warning (10034): Output port "RESIN" at prj_q5.v(60) has no driver File: E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v Line: 60
Warning (10034): Output port "POWER_STBY" at prj_q5.v(61) has no driver File: E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v Line: 61
Warning (10034): Output port "TQ_POWER_EN" at prj_q5.v(62) has no driver File: E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v Line: 62
Warning (10034): Output port "GPIO2_15" at prj_q5.v(73) has no driver File: E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v Line: 73
Warning (10034): Output port "FPGA_IQR4" at prj_q5.v(75) has no driver File: E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v Line: 75
Warning (10034): Output port "VCC1V8_EN" at prj_q5.v(78) has no driver File: E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v Line: 78
Warning (10034): Output port "VCC3V3_FPGA_EN" at prj_q5.v(81) has no driver File: E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v Line: 81
Warning (10034): Output port "CPU_3V3_TRST" at prj_q5.v(82) has no driver File: E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v Line: 82
Warning (10034): Output port "EC3_PHY_RST" at prj_q5.v(86) has no driver File: E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v Line: 86
Warning (10034): Output port "EC2_PHY_RST" at prj_q5.v(87) has no driver File: E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v Line: 87
Warning (10034): Output port "EC1_PHY_RST" at prj_q5.v(88) has no driver File: E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v Line: 88
Warning (10034): Output port "STKT_RST" at prj_q5.v(89) has no driver File: E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v Line: 89
Warning (10034): Output port "FPGA_RST_USBHUB" at prj_q5.v(90) has no driver File: E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v Line: 90
Info (12128): Elaborating entity "sysclk_source" for hierarchy "sysclk_source:sysclk_source_inst" File: E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v Line: 282
Info (12128): Elaborating entity "altpll" for hierarchy "sysclk_source:sysclk_source_inst|altpll:altpll_component" File: E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/QIP/sysclk_source.v Line: 106
Info (12130): Elaborated megafunction instantiation "sysclk_source:sysclk_source_inst|altpll:altpll_component" File: E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/QIP/sysclk_source.v Line: 106
Info (12133): Instantiated megafunction "sysclk_source:sysclk_source_inst|altpll:altpll_component" with the following parameter: File: E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/QIP/sysclk_source.v Line: 106
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "10"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "2"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "1"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "clk2_divide_by" = "1"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "2"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "clk3_divide_by" = "1"
    Info (12134): Parameter "clk3_duty_cycle" = "50"
    Info (12134): Parameter "clk3_multiply_by" = "4"
    Info (12134): Parameter "clk3_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone 10 LP"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=sysclk_source"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_USED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/sysclk_source_altpll.v
    Info (12023): Found entity 1: sysclk_source_altpll File: E:/WorkSpace/project/FPGA/prj_q5/prj_q5/db/sysclk_source_altpll.v Line: 29
Info (12128): Elaborating entity "sysclk_source_altpll" for hierarchy "sysclk_source:sysclk_source_inst|altpll:altpll_component|sysclk_source_altpll:auto_generated" File: d:/intelfpga/17.1/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "TM1640_driver" for hierarchy "TM1640_driver:TM1640_PART1_i" File: E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v Line: 698
Warning (10036): Verilog HDL or VHDL warning at TM1640_driver.v(36): object "mem_rdAddr" assigned a value but never read File: E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/TM1640/TM1640_driver.v Line: 36
Info (12128): Elaborating entity "iic_opr" for hierarchy "TM1640_driver:TM1640_PART1_i|iic_opr:iic_opr_I" File: E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/TM1640/TM1640_driver.v Line: 281
Warning (10230): Verilog HDL assignment warning at iic_opr.v(81): truncated value with size 32 to match size of target (16) File: E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/IIC/iic_opr.v Line: 81
Info (10264): Verilog HDL Case Statement information at iic_opr.v(177): all case item expressions in this case statement are onehot File: E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/IIC/iic_opr.v Line: 177
Info (12128): Elaborating entity "TM1640_cfg" for hierarchy "TM1640_cfg:TM1640_1_cfg" File: E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v Line: 713
Warning (10230): Verilog HDL assignment warning at TM1640_cfg.v(82): truncated value with size 112 to match size of target (8) File: E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/TM1640/TM1640_cfg.v Line: 82
Warning (10230): Verilog HDL assignment warning at TM1640_cfg.v(86): truncated value with size 112 to match size of target (8) File: E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/TM1640/TM1640_cfg.v Line: 86
Warning (10230): Verilog HDL assignment warning at TM1640_cfg.v(90): truncated value with size 112 to match size of target (8) File: E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/TM1640/TM1640_cfg.v Line: 90
Warning (10230): Verilog HDL assignment warning at TM1640_cfg.v(94): truncated value with size 112 to match size of target (8) File: E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/TM1640/TM1640_cfg.v Line: 94
Warning (10230): Verilog HDL assignment warning at TM1640_cfg.v(98): truncated value with size 112 to match size of target (8) File: E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/TM1640/TM1640_cfg.v Line: 98
Warning (10230): Verilog HDL assignment warning at TM1640_cfg.v(102): truncated value with size 112 to match size of target (8) File: E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/TM1640/TM1640_cfg.v Line: 102
Warning (10230): Verilog HDL assignment warning at TM1640_cfg.v(106): truncated value with size 112 to match size of target (8) File: E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/TM1640/TM1640_cfg.v Line: 106
Warning (10230): Verilog HDL assignment warning at TM1640_cfg.v(110): truncated value with size 112 to match size of target (8) File: E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/TM1640/TM1640_cfg.v Line: 110
Warning (10230): Verilog HDL assignment warning at TM1640_cfg.v(114): truncated value with size 112 to match size of target (8) File: E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/TM1640/TM1640_cfg.v Line: 114
Warning (10230): Verilog HDL assignment warning at TM1640_cfg.v(118): truncated value with size 112 to match size of target (8) File: E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/TM1640/TM1640_cfg.v Line: 118
Warning (10230): Verilog HDL assignment warning at TM1640_cfg.v(123): truncated value with size 112 to match size of target (8) File: E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/TM1640/TM1640_cfg.v Line: 123
Info (12128): Elaborating entity "usb_master" for hierarchy "usb_master:usb_master_i" File: E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v Line: 775
Warning (10230): Verilog HDL assignment warning at usb_master.v(157): truncated value with size 13 to match size of target (11) File: E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/USB/usb_master.v Line: 157
Warning (10230): Verilog HDL assignment warning at usb_master.v(206): truncated value with size 13 to match size of target (11) File: E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/USB/usb_master.v Line: 206
Info (12128): Elaborating entity "USB_RAM" for hierarchy "usb_master:usb_master_i|USB_RAM:USB_RAM_i" File: E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/USB/usb_master.v Line: 115
Info (12128): Elaborating entity "altsyncram" for hierarchy "usb_master:usb_master_i|USB_RAM:USB_RAM_i|altsyncram:altsyncram_component" File: E:/WorkSpace/project/FPGA/prj_q5/prj_q5/USB_RAM.v Line: 93
Info (12130): Elaborated megafunction instantiation "usb_master:usb_master_i|USB_RAM:USB_RAM_i|altsyncram:altsyncram_component" File: E:/WorkSpace/project/FPGA/prj_q5/prj_q5/USB_RAM.v Line: 93
Info (12133): Instantiated megafunction "usb_master:usb_master_i|USB_RAM:USB_RAM_i|altsyncram:altsyncram_component" with the following parameter: File: E:/WorkSpace/project/FPGA/prj_q5/prj_q5/USB_RAM.v Line: 93
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone 10 LP"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "numwords_b" = "2048"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "widthad_b" = "11"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_cbn1.tdf
    Info (12023): Found entity 1: altsyncram_cbn1 File: E:/WorkSpace/project/FPGA/prj_q5/prj_q5/db/altsyncram_cbn1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_cbn1" for hierarchy "usb_master:usb_master_i|USB_RAM:USB_RAM_i|altsyncram:altsyncram_component|altsyncram_cbn1:auto_generated" File: d:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "mdio_cfg" for hierarchy "mdio_cfg:mdio_cfg_I" File: E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v Line: 855
Warning (10230): Verilog HDL assignment warning at mdio_cfg.v(39): truncated value with size 8 to match size of target (5) File: E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/MDIO/mdio_cfg.v Line: 39
Warning (10230): Verilog HDL assignment warning at mdio_cfg.v(197): truncated value with size 8 to match size of target (5) File: E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/MDIO/mdio_cfg.v Line: 197
Warning (10230): Verilog HDL assignment warning at mdio_cfg.v(203): truncated value with size 8 to match size of target (5) File: E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/MDIO/mdio_cfg.v Line: 203
Warning (10230): Verilog HDL assignment warning at mdio_cfg.v(209): truncated value with size 8 to match size of target (5) File: E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/MDIO/mdio_cfg.v Line: 209
Warning (10230): Verilog HDL assignment warning at mdio_cfg.v(215): truncated value with size 8 to match size of target (5) File: E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/MDIO/mdio_cfg.v Line: 215
Warning (10230): Verilog HDL assignment warning at mdio_cfg.v(222): truncated value with size 8 to match size of target (5) File: E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/MDIO/mdio_cfg.v Line: 222
Info (12128): Elaborating entity "mdio_opr" for hierarchy "mdio_cfg:mdio_cfg_I|mdio_opr:mdio_opr_I" File: E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/MDIO/mdio_cfg.v Line: 242
Warning (10036): Verilog HDL or VHDL warning at mdio_opr.v(63): object "mdc_counts" assigned a value but never read File: E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/MDIO/mdio_opr.v Line: 63
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_td24.tdf
    Info (12023): Found entity 1: altsyncram_td24 File: E:/WorkSpace/project/FPGA/prj_q5/prj_q5/db/altsyncram_td24.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_msc.tdf
    Info (12023): Found entity 1: mux_msc File: E:/WorkSpace/project/FPGA/prj_q5/prj_q5/db/mux_msc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_6vf.tdf
    Info (12023): Found entity 1: decode_6vf File: E:/WorkSpace/project/FPGA/prj_q5/prj_q5/db/decode_6vf.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_nhi.tdf
    Info (12023): Found entity 1: cntr_nhi File: E:/WorkSpace/project/FPGA/prj_q5/prj_q5/db/cntr_nhi.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_mgc.tdf
    Info (12023): Found entity 1: cmpr_mgc File: E:/WorkSpace/project/FPGA/prj_q5/prj_q5/db/cmpr_mgc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_f9j.tdf
    Info (12023): Found entity 1: cntr_f9j File: E:/WorkSpace/project/FPGA/prj_q5/prj_q5/db/cntr_f9j.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_9gi.tdf
    Info (12023): Found entity 1: cntr_9gi File: E:/WorkSpace/project/FPGA/prj_q5/prj_q5/db/cntr_9gi.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_kgc.tdf
    Info (12023): Found entity 1: cmpr_kgc File: E:/WorkSpace/project/FPGA/prj_q5/prj_q5/db/cmpr_kgc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_r2j.tdf
    Info (12023): Found entity 1: cntr_r2j File: E:/WorkSpace/project/FPGA/prj_q5/prj_q5/db/cntr_r2j.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ggc.tdf
    Info (12023): Found entity 1: cmpr_ggc File: E:/WorkSpace/project/FPGA/prj_q5/prj_q5/db/cmpr_ggc.tdf Line: 22
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2020.01.02.10:49:14 Progress: Loading sldc5cb7817/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldc5cb7817/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: E:/WorkSpace/project/FPGA/prj_q5/prj_q5/db/ip/sldc5cb7817/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldc5cb7817/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: E:/WorkSpace/project/FPGA/prj_q5/prj_q5/db/ip/sldc5cb7817/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldc5cb7817/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: E:/WorkSpace/project/FPGA/prj_q5/prj_q5/db/ip/sldc5cb7817/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldc5cb7817/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: E:/WorkSpace/project/FPGA/prj_q5/prj_q5/db/ip/sldc5cb7817/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sldc5cb7817/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: E:/WorkSpace/project/FPGA/prj_q5/prj_q5/db/ip/sldc5cb7817/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: E:/WorkSpace/project/FPGA/prj_q5/prj_q5/db/ip/sldc5cb7817/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldc5cb7817/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: E:/WorkSpace/project/FPGA/prj_q5/prj_q5/db/ip/sldc5cb7817/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (13014): Ignored 12 buffer(s)
    Info (13019): Ignored 12 SOFT buffer(s)
Info (276014): Found 2 instances of uninferred RAM logic
    Info (276007): RAM logic "TM1640_cfg:TM1640_1_cfg|TM1640_driver:TM1640_drive_i|mem" is uninferred due to asynchronous read logic File: E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/TM1640/TM1640_driver.v Line: 37
    Info (276007): RAM logic "TM1640_driver:TM1640_PART1_i|mem" is uninferred due to asynchronous read logic File: E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/TM1640/TM1640_driver.v Line: 37
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "FPGA_I2C1_SDA" has no driver File: E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v Line: 139
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "RESIN" is stuck at GND File: E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v Line: 60
    Warning (13410): Pin "POWER_STBY" is stuck at GND File: E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v Line: 61
    Warning (13410): Pin "TQ_POWER_EN" is stuck at GND File: E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v Line: 62
    Warning (13410): Pin "GPIO2_15" is stuck at GND File: E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v Line: 73
    Warning (13410): Pin "FPGA_IQR4" is stuck at GND File: E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v Line: 75
    Warning (13410): Pin "VCC1V8_EN" is stuck at GND File: E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v Line: 78
    Warning (13410): Pin "VCC3V3_OTHER_EN" is stuck at VCC File: E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v Line: 79
    Warning (13410): Pin "VCC3V3_FPGA_EN" is stuck at GND File: E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v Line: 81
    Warning (13410): Pin "CPU_3V3_TRST" is stuck at GND File: E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v Line: 82
    Warning (13410): Pin "EC3_PHY_RST" is stuck at GND File: E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v Line: 86
    Warning (13410): Pin "EC2_PHY_RST" is stuck at GND File: E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v Line: 87
    Warning (13410): Pin "EC1_PHY_RST" is stuck at GND File: E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v Line: 88
    Warning (13410): Pin "STKT_RST" is stuck at GND File: E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v Line: 89
    Warning (13410): Pin "FPGA_RST_USBHUB" is stuck at GND File: E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v Line: 90
    Warning (13410): Pin "ECAT_TXEN_MII" is stuck at VCC File: E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v Line: 97
    Warning (13410): Pin "ECAT_TXD3_MII" is stuck at GND File: E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v Line: 98
    Warning (13410): Pin "ECAT_TXD1_MII" is stuck at GND File: E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v Line: 100
    Warning (13410): Pin "ECAT_COL_MII" is stuck at GND File: E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v Line: 114
    Warning (13410): Pin "ECAT_CRS_MII" is stuck at GND File: E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v Line: 115
    Warning (13410): Pin "FPGA_OUTPUT_EN" is stuck at GND File: E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v Line: 151
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Warning (14632): Output pin "pre_syn.bp.usb_master_i_DATA_0_" driven by bidirectional pin "IFC_DATA[0]" cannot be tri-stated File: E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v Line: 39
Warning (14632): Output pin "pre_syn.bp.usb_master_i_DATA_1_" driven by bidirectional pin "IFC_DATA[1]" cannot be tri-stated File: E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v Line: 39
Warning (14632): Output pin "pre_syn.bp.usb_master_i_DATA_2_" driven by bidirectional pin "IFC_DATA[2]" cannot be tri-stated File: E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v Line: 39
Warning (14632): Output pin "pre_syn.bp.usb_master_i_DATA_3_" driven by bidirectional pin "IFC_DATA[3]" cannot be tri-stated File: E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v Line: 39
Warning (14632): Output pin "pre_syn.bp.usb_master_i_DATA_4_" driven by bidirectional pin "IFC_DATA[4]" cannot be tri-stated File: E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v Line: 39
Warning (14632): Output pin "pre_syn.bp.usb_master_i_DATA_5_" driven by bidirectional pin "IFC_DATA[5]" cannot be tri-stated File: E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v Line: 39
Warning (14632): Output pin "pre_syn.bp.usb_master_i_DATA_6_" driven by bidirectional pin "IFC_DATA[6]" cannot be tri-stated File: E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v Line: 39
Warning (14632): Output pin "pre_syn.bp.usb_master_i_DATA_7_" driven by bidirectional pin "IFC_DATA[7]" cannot be tri-stated File: E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v Line: 39
Warning (14632): Output pin "pre_syn.bp.usb_master_i_DATA_8_" driven by bidirectional pin "IFC_DATA[8]" cannot be tri-stated File: E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v Line: 39
Warning (14632): Output pin "pre_syn.bp.usb_master_i_DATA_9_" driven by bidirectional pin "IFC_DATA[9]" cannot be tri-stated File: E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v Line: 39
Warning (14632): Output pin "pre_syn.bp.usb_master_i_DATA_10_" driven by bidirectional pin "IFC_DATA[10]" cannot be tri-stated File: E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v Line: 39
Warning (14632): Output pin "pre_syn.bp.usb_master_i_DATA_11_" driven by bidirectional pin "IFC_DATA[11]" cannot be tri-stated File: E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v Line: 39
Warning (14632): Output pin "pre_syn.bp.usb_master_i_DATA_12_" driven by bidirectional pin "IFC_DATA[12]" cannot be tri-stated File: E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v Line: 39
Warning (14632): Output pin "pre_syn.bp.usb_master_i_DATA_13_" driven by bidirectional pin "IFC_DATA[13]" cannot be tri-stated File: E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v Line: 39
Warning (14632): Output pin "pre_syn.bp.usb_master_i_DATA_14_" driven by bidirectional pin "IFC_DATA[14]" cannot be tri-stated File: E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v Line: 39
Warning (14632): Output pin "pre_syn.bp.usb_master_i_DATA_15_" driven by bidirectional pin "IFC_DATA[15]" cannot be tri-stated File: E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v Line: 39
Warning (14632): Output pin "pre_syn.bp.usb_master_i_BE_0_" driven by bidirectional pin "IFC_BE[0]" cannot be tri-stated File: E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v Line: 40
Warning (14632): Output pin "pre_syn.bp.usb_master_i_BE_1_" driven by bidirectional pin "IFC_BE[1]" cannot be tri-stated File: E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v Line: 40
Info (17049): 8 registers lost all their fanouts during netlist optimizations.
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "mdio_revData.0000000000000000" File: E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v Line: 229
Info (144001): Generated suppressed messages file E:/WorkSpace/project/FPGA/prj_q5/prj_q5/output_files/prj_q5.map.smsg
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 273 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (15899): PLL "sysclk_source:sysclk_source_inst|altpll:altpll_component|sysclk_source_altpll:auto_generated|pll1" has parameters clk1_multiply_by and clk1_divide_by specified but port CLK[1] is not connected File: E:/WorkSpace/project/FPGA/prj_q5/prj_q5/db/sysclk_source_altpll.v Line: 45
Warning (21074): Design contains 12 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "RESET_OUT" File: E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v Line: 56
    Warning (15610): No output dependent on input pin "HRESET" File: E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v Line: 57
    Warning (15610): No output dependent on input pin "RESET_REQ_OUT" File: E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v Line: 58
    Warning (15610): No output dependent on input pin "PMC_PWR_STATUS" File: E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v Line: 59
    Warning (15610): No output dependent on input pin "V5_DEC_INT" File: E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v Line: 67
    Warning (15610): No output dependent on input pin "V24_DEC_INT" File: E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v Line: 68
    Warning (15610): No output dependent on input pin "GPIO2_14" File: E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v Line: 74
    Warning (15610): No output dependent on input pin "FPGA_CLK25M_OUT" File: E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v Line: 110
    Warning (15610): No output dependent on input pin "ECAT_RXER_MII" File: E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v Line: 111
    Warning (15610): No output dependent on input pin "TEMP_ALERT" File: E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v Line: 135
    Warning (15610): No output dependent on input pin "TEMP_CRIT_OUT" File: E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v Line: 136
    Warning (15610): No output dependent on input pin "FPGA_I2C1_LED_INT" File: E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v Line: 138
Info (21057): Implemented 4400 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 48 input pins
    Info (21059): Implemented 51 output pins
    Info (21060): Implemented 20 bidirectional pins
    Info (21061): Implemented 4143 logic cells
    Info (21064): Implemented 136 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 126 warnings
    Info: Peak virtual memory: 748 megabytes
    Info: Processing ended: Thu Jan 02 10:49:26 2020
    Info: Elapsed time: 00:00:33
    Info: Total CPU time (on all processors): 00:00:55


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in E:/WorkSpace/project/FPGA/prj_q5/prj_q5/output_files/prj_q5.map.smsg.


