
module riscv_cpu(input clk,
input reset,
output[3:0] ledss

);

 
 

reg[31:0] romline;
reg [6:0] opcode;
wire[5:0] address;
wire[31:0] datawrite;
wire wren;
wire[31:0] dataread;

 
assign address=0;
assign wren= 0;
assign datawrite=0;
reg[3:0] leds;

assign ledss=leds;

 ramm ram(.address(address),
			.clock(clk),
			.data(datawrite),
			.wren(wren),
			.q(dataread)
			); //
			 
always @(posedge clk)
begin

 if(dataread=='b0010)
	 leds='b1010;
 
	 



 end
endmodule

