<root><simulation><result_generated_time />2023-05-17 20:18:41<layer><layer_spec />{'B': 1, 'K': 128, 'C': 512, 'OY': 38, 'OX': 38, 'IY': 38, 'IX': 38, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />94633984<total_data_size_element />{'W': 65536, 'I': 739328, 'O': 184832}<total_data_reuse />{'W': 1444, 'I': 128.0, 'O': 512}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />greedy mapping with hint<spatial_utilization_threshold />0.0<unrolling_scheme_index />1/1</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />20160</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 8, 'Row': 8}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 8388608, 34359738368], 'I': [512, 8388608, 34359738368], 'O': [512, 8388608, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [128, 128], [2048, 2048]], 'I': [[64, 64], [128, 128], [2048, 2048]], 'O': [[64, 64], [128, 128], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.02631975, 0.0232271], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.02631975, 0.0232271], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.02631975, 0.0232271], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 6.752825, 93.2871], 'I': [0.000693826, 6.752825, 93.2871], 'O': [0.000693826, 6.752825, 93.2871]}<mem_unroll />{'W': [64, 1, 1], 'I': [8, 1, 1], 'O': [8, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[], [[('C', 8)], [('K', 8)]], [], []]<I />[[[], [('K', 8)]], [[('C', 8)], []], [], []]<O />[[[('C', 8)], []], [[], [('K', 8)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('OY', 2), ('OX', 2), ('C', 4), ('OX', 19), ('OY', 19)], [('C', 16), ('K', 4), ('K', 4)], []]<I />[[('OY', 2), ('OX', 2), ('C', 4)], [('OX', 19), ('OY', 19), ('C', 16), ('K', 4), ('K', 4)], []]<O />[[('OY', 2), ('OX', 2), ('C', 4)], [('OX', 19), ('OY', 19), ('C', 16), ('K', 4), ('K', 4)], []]<fully_PE_level_output_stationary />False</temporal_mapping><data_reuse />{'W': [1.0, 1444, 1, 1], 'I': [8.0, 1.0, 16.0, 1.0], 'O': [8.0, 4, 16, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [32, 524288, 524288], 'I': [128, 5914624, 5914624], 'O': [32, 1478656, 1478656], 'O_partial': [32, 1478656, 0], 'O_final': [0, 0, 1478656]}<actual_mem_utilization_individual />{'W': [0.06, 0.06, 0.0], 'I': [0.25, 0.71, 0.0], 'O': [0.06, 0.18, 0.0]}<actual_mem_utilization_shared />{'W': [0.06, 0.94, 0.0], 'I': [0.25, 0.94, 0.0], 'O': [0.06, 0.94, 0.0]}<effective_mem_size_bit />{'W': [32, 32768, 524288], 'I': [32, 5914624, 5914624], 'O': [32, 369664, 1478656], 'O_partial': [32, 369664, 0], 'O_final': [0, 0, 1478656]}<total_unit_count />{'W': [64, 64, 1, 1], 'I': [64, 8, 1, 1], 'O': [64, 8, 1, 1]}<unique_unit_count />{'W': [64, 64, 1, 1], 'I': [8, 8, 1, 1], 'O': [8, 8, 1, 1]}<duplicate_unit_count />{'W': [1.0, 1.0, 1.0, 1.0], 'I': [8.0, 1.0, 1.0, 1.0], 'O': [8.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[23658496, 65536], [65536, 65536], [65536, 0]]<I />[[11829248, 11829248], [11829248, 739328], [739328, 0]]<O />[[(11644416, 11829248), (2957312, 2772480)], [(2772480, 2957312), (184832, 0)], [(0, 184832), (0, 0)]]<O_partial />[[(11644416, 11829248), (2957312, 2772480)], [(2772480, 2957312), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (0, 0)], [(0, 0), (184832, 0)], [(0, 184832), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[2957312, 8192], [4096, 4096], [256, 0]]<I />[[1478656, 1478656], [739328, 46208], [2888, 0]]<O />[[(1455552, 1478656), (369664, 346560)], [(173280, 184832), (11552, 0)], [(0, 722), (0, 0)]]<O_partial />[([1455552, 1478656], [369664, 346560]), ([173280, 184832], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [0, 0]), ([0, 0], [11552, 0]), ([0, 722], [0, 0])]</mem_access_count_word><mac_count><active />94633984<idle />0</mac_count></basic_info><energy><total_energy />206908242.3<mem_energy_breakdown><W />[996.7, 202.9, 341.0]<I />[1035.9, 20532.2, 3846.4]<O />[1278.7, 9157.8, 961.6]</mem_energy_breakdown><MAC_energy><active_MAC />206869889.0<idle_MAC />0.0<total />206869889.0</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.9671<utilization_without_data_loading />1.0<utilization_spatial />1.0<utilization_temporal_with_data_loading />0.9671<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />1528968<latency_cycle_without_data_loading />1478656<ideal_computing_cycle />1478656<data_loading><load_cycle_total />50312<load_cycle_individual />{'W': [16, 4096, 0], 'I': [8, 46208, 0]}<load_cycle_combined />{'W': 4096, 'I': 46208}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-1478655], [-1472880, -1468800], [-1478656, -1478656]], 'I': [[-1478655], [-1293810, -739320], [-1478656, -1478656]], 'O': [[-1478656], [-1478656, -1293824], [-1467104, -1477934]]}<mem_stall_cycle_shared />{'W': [[-1478655], [-1472880, 0], [0, 0]], 'I': [[-1478655], [-1293810, 0], [0, 0]], 'O': [[-1478656], [-1478656, -1293824], [-1467104, -1477934]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [32, 524288, 524288], 'I': [128, 5914624, 5914624], 'O': [32, 1478656, 1478656], 'O_partial': [32, 1478656, 0], 'O_final': [0, 0, 1478656]}<data_size_each_level_total />{'W': [2048, 524288, 524288], 'I': [1024, 5914624, 5914624], 'O': [256, 1478656, 1478656]}<loop_cycles_each_level />{'W': [5776, 1478656, 1478656], 'I': [16, 1478656, 1478656], 'O': [16, 1478656, 1478656]}<top_ir_loop_size />{'W': [361, 1, 1], 'I': [1, 16, 1], 'O': [4, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 0.0], [0.4, 0.4], [0.4, 0.4]], 'I': [[8.0, 8.0], [64.0, 4.0], [4.0, 4.0]], 'O': [[8.0, 2.0], [16.0, 1.0], [1.0, 1.0]]}<req_inst_mem_bw />{'W': [[8.0, 2.0], [128.0, 0.4], [0.4, 0.4]], 'I': [[8.0, 8.0], [64.0, 64.0], [64.0, 4.0]], 'O': [[8.0, 8.0], [64.0, 1.0], [1.0, 1.0]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 0.0], [0.4, 0.4], [0.4, 0]], 'I': [[8.0, 8.0], [64.0, 4.0], [4.0, 0]], 'O': [[8.0, 2.0], [16.0, 1.0], [1.0, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 0.0], [81.4, 20.4], [4.4, 1.0]], 'I': [[8.0, 8.0], [81.4, 20.4], [4.4, 1.0]], 'O': [[8.0, 2.0], [81.4, 20.4], [4.4, 1.0]]}<output_distinguish />[('psum', 'psum'), ('psum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [True, True], [True, True]], 'I': [[True, True], [True, True], [True, True]], 'O': [[True, True], [True, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 1478656], [5776, 5776, 256], [1478656, 1478656, 1]], 'I': [[1, 1, 1478656], [16, 16, 92416], [1478656, 1478656, 1]], 'O': [[1, 1, 1478656], [16, 16, 92416], [1478656, 1478656, 1]]}<trans_time_real />{'W': [[0, 1, 1478656], [[0, 5776, 256], [16, 5776, 256]], [[4096, 1478656, 1], [256, 1478656, 1]]], 'I': [[0, 1, 1478656], [[2, 16, 92416], [8, 16, 92416]], [[46208, 1478656, 1], [2888, 1478656, 1]]], 'O': [[0, 1, 1478656], [[0, 16, 92416], [2, 16, 92416]], [[11552, 1478656, 1], [722, 1478656, 1]]]}<single_stall_cycle />{'W': [[-1], [-5776, -5760], [-1474560, -1478400]], 'I': [[-1], [-14, -8], [-1432448, -1475768]], 'O': [[-1], [-16, -14], [-1467104, -1477934]]}<single_stall_count />{'W': [1478655, 255, 0], 'I': [1478655, 92415, 0], 'O': [1478656, 92416, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [11552, 0]}, 1: {'W': [4080, 0], 'I': [739320, 0], 'O': [184832, 11552]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-1478656, -1478656], [-1467104, -1478656]], 1: [[-550424, -1478656], [-1293824, -1467104]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />100.1<mem_area />100.1<mem_area_percentage />100.0 %</area></results><elapsed_time_second />3</simulation></root>