## Hardware

## Table of Contents
- [Directories](#directories)
- [How to Run](#how-to-run)

## Directories
- `hdl` - contains the Verilog source code.  This is broken into two separate directories; one for rational and one for fixed point.
- `sim` - containts the test benches in Verilog.
- `test` - contains the output for the test benches.

## How to Run
