strict digraph "compose( ,  )" {
	node [label="\N"];
	"9:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f20e90a3510>",
		fillcolor=cadetblue,
		label="9:BS
pos = 2'b01;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f20e90a3510>]",
		style=filled,
		typ=BlockingSubstitution];
	"Leaf_6:AL"	[def_var="['pos']",
		label="Leaf_6:AL"];
	"9:BS" -> "Leaf_6:AL"	[cond="[]",
		lineno=None];
	"7:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f20e9135e50>",
		fillcolor=turquoise,
		label="7:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"8:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f20e90a3e50>",
		fillcolor=springgreen,
		label="8:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"7:BL" -> "8:IF"	[cond="[]",
		lineno=None];
	"12:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f20e90b1690>",
		fillcolor=cadetblue,
		label="12:BS
pos = 2'b10;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f20e90b1690>]",
		style=filled,
		typ=BlockingSubstitution];
	"12:BS" -> "Leaf_6:AL"	[cond="[]",
		lineno=None];
	"18:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f20e912add0>",
		fillcolor=cadetblue,
		label="18:BS
pos = 2'b11;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f20e912add0>]",
		style=filled,
		typ=BlockingSubstitution];
	"18:BS" -> "Leaf_6:AL"	[cond="[]",
		lineno=None];
	"20:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f20e90c6590>",
		fillcolor=cadetblue,
		label="20:BS
pos = 2'b00;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f20e90c6590>]",
		style=filled,
		typ=BlockingSubstitution];
	"20:BS" -> "Leaf_6:AL"	[cond="[]",
		lineno=None];
	"6:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7f20e9135110>",
		clk_sens=False,
		fillcolor=gold,
		label="6:AL",
		sens="[]",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['in']"];
	"6:AL" -> "7:BL"	[cond="[]",
		lineno=None];
	"11:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f20e90b1290>",
		fillcolor=springgreen,
		label="11:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"11:IF" -> "12:BS"	[cond="['in', 'in']",
		label="{ in[0], in[1] }",
		lineno=11];
	"14:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f20e90a6390>",
		fillcolor=springgreen,
		label="14:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"11:IF" -> "14:IF"	[cond="['in', 'in']",
		label="!({ in[0], in[1] })",
		lineno=11];
	"15:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f20e90a6d50>",
		fillcolor=cadetblue,
		label="15:BS
pos = 2'b11;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f20e90a6d50>]",
		style=filled,
		typ=BlockingSubstitution];
	"15:BS" -> "Leaf_6:AL"	[cond="[]",
		lineno=None];
	"17:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f20e912a0d0>",
		fillcolor=springgreen,
		label="17:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"17:IF" -> "18:BS"	[cond="['in', 'in']",
		label="{ in[1], in[2] }",
		lineno=17];
	"17:IF" -> "20:BS"	[cond="['in', 'in']",
		label="!({ in[1], in[2] })",
		lineno=17];
	"14:IF" -> "15:BS"	[cond="['in', 'in']",
		label="{ in[0], in[2] }",
		lineno=14];
	"14:IF" -> "17:IF"	[cond="['in', 'in']",
		label="!({ in[0], in[2] })",
		lineno=14];
	"8:IF" -> "9:BS"	[cond="['in', 'in', 'in']",
		label="{ in[0], in[1], in[2] }",
		lineno=8];
	"8:IF" -> "11:IF"	[cond="['in', 'in', 'in']",
		label="!({ in[0], in[1], in[2] })",
		lineno=8];
}
