library verilog;
use verilog.vl_types.all;
entity ld_st_shift_nbit_vtf is
end ld_st_shift_nbit_vtf;
