<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.6"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>TRex: FLASH_TypeDef Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectlogo"><img alt="Logo" src="Dino.png"/></td>
  <td id="projectalign">
   <div id="projectname">TRex<span id="projectnumber">&#160;1</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.6 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle"><div class="title">FLASH_TypeDef Struct Reference<div class="ingroups"><a class="el" href="group___c_m_s_i_s___device.html">CMSIS_Device</a> &raquo; <a class="el" href="group__stm32h743xx.html">Stm32h743xx</a> &raquo; <a class="el" href="group___peripheral__registers__structures.html">Peripheral_registers_structures</a></div></div></div>
</div><!--header-->
<div class="contents">

<p>FLASH Registers.  
 <a href="struct_f_l_a_s_h___type_def.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-attribs" name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a9cb55206b29a8c16354747c556ab8bea"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_l_a_s_h___type_def.html#a9cb55206b29a8c16354747c556ab8bea">ACR</a></td></tr>
<tr class="separator:a9cb55206b29a8c16354747c556ab8bea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a381c81d7df10a15903b09ddddfdda154"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_l_a_s_h___type_def.html#a381c81d7df10a15903b09ddddfdda154">KEYR1</a></td></tr>
<tr class="separator:a381c81d7df10a15903b09ddddfdda154"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc4900646681dfe1ca43133d376c4423"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_l_a_s_h___type_def.html#afc4900646681dfe1ca43133d376c4423">OPTKEYR</a></td></tr>
<tr class="separator:afc4900646681dfe1ca43133d376c4423"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab0ec7102960640751d44e92ddac994f0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_l_a_s_h___type_def.html#ab0ec7102960640751d44e92ddac994f0">CR1</a></td></tr>
<tr class="separator:ab0ec7102960640751d44e92ddac994f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acefca4fd83c4b7846ae6d3cfe7bb8df9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_l_a_s_h___type_def.html#acefca4fd83c4b7846ae6d3cfe7bb8df9">SR1</a></td></tr>
<tr class="separator:acefca4fd83c4b7846ae6d3cfe7bb8df9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adab1e24ef769bbcb3e3769feae192ffb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_l_a_s_h___type_def.html#adab1e24ef769bbcb3e3769feae192ffb">CCR1</a></td></tr>
<tr class="separator:adab1e24ef769bbcb3e3769feae192ffb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acfef9b6d7da4271943edc04d7dfdf595"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_l_a_s_h___type_def.html#acfef9b6d7da4271943edc04d7dfdf595">OPTCR</a></td></tr>
<tr class="separator:acfef9b6d7da4271943edc04d7dfdf595"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72086ba86b5d518db774b4ecfcda3692"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_l_a_s_h___type_def.html#a72086ba86b5d518db774b4ecfcda3692">OPTSR_CUR</a></td></tr>
<tr class="separator:a72086ba86b5d518db774b4ecfcda3692"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a563cbf6a4993dfc72ccdc5d8efd57572"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_l_a_s_h___type_def.html#a563cbf6a4993dfc72ccdc5d8efd57572">OPTSR_PRG</a></td></tr>
<tr class="separator:a563cbf6a4993dfc72ccdc5d8efd57572"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a192d0df714307fe383bc4e810777460d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_l_a_s_h___type_def.html#a192d0df714307fe383bc4e810777460d">OPTCCR</a></td></tr>
<tr class="separator:a192d0df714307fe383bc4e810777460d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf93164c8fb7b4400efabfb55108be89"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_l_a_s_h___type_def.html#aaf93164c8fb7b4400efabfb55108be89">PRAR_CUR1</a></td></tr>
<tr class="separator:aaf93164c8fb7b4400efabfb55108be89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d6264c5d0cec4ff36fe38fbbe6f7e6f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_l_a_s_h___type_def.html#a9d6264c5d0cec4ff36fe38fbbe6f7e6f">PRAR_PRG1</a></td></tr>
<tr class="separator:a9d6264c5d0cec4ff36fe38fbbe6f7e6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a438bd048d82d93158fe5cd88cc39f69e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_l_a_s_h___type_def.html#a438bd048d82d93158fe5cd88cc39f69e">SCAR_CUR1</a></td></tr>
<tr class="separator:a438bd048d82d93158fe5cd88cc39f69e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a92738841756e32785f31bd0afdce72"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_l_a_s_h___type_def.html#a7a92738841756e32785f31bd0afdce72">SCAR_PRG1</a></td></tr>
<tr class="separator:a7a92738841756e32785f31bd0afdce72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8658dbf6aa33fffd2c6642a2dbd3ba95"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_l_a_s_h___type_def.html#a8658dbf6aa33fffd2c6642a2dbd3ba95">WPSN_CUR1</a></td></tr>
<tr class="separator:a8658dbf6aa33fffd2c6642a2dbd3ba95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a491151da0994b653763712a255248dc1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_l_a_s_h___type_def.html#a491151da0994b653763712a255248dc1">WPSN_PRG1</a></td></tr>
<tr class="separator:a491151da0994b653763712a255248dc1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d542498d8161ac0aea2e0a806d9ce63"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_l_a_s_h___type_def.html#a6d542498d8161ac0aea2e0a806d9ce63">BOOT_CUR</a></td></tr>
<tr class="separator:a6d542498d8161ac0aea2e0a806d9ce63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e5b484c7cd36eb05875b26556142aed"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_l_a_s_h___type_def.html#a9e5b484c7cd36eb05875b26556142aed">BOOT_PRG</a></td></tr>
<tr class="separator:a9e5b484c7cd36eb05875b26556142aed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8be676577db129a84a9a2689519a8502"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_l_a_s_h___type_def.html#a8be676577db129a84a9a2689519a8502">RESERVED0</a> [2]</td></tr>
<tr class="separator:a8be676577db129a84a9a2689519a8502"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2b528bbec2d6ba52aef5b9871bb3e0f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_l_a_s_h___type_def.html#ac2b528bbec2d6ba52aef5b9871bb3e0f">CRCCR1</a></td></tr>
<tr class="separator:ac2b528bbec2d6ba52aef5b9871bb3e0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acfb456a72aed5b4d6dd011db37659af1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_l_a_s_h___type_def.html#acfb456a72aed5b4d6dd011db37659af1">CRCSADD1</a></td></tr>
<tr class="separator:acfb456a72aed5b4d6dd011db37659af1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf1d37baa22bca81fb368f32f1e595ab"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_l_a_s_h___type_def.html#adf1d37baa22bca81fb368f32f1e595ab">CRCEADD1</a></td></tr>
<tr class="separator:adf1d37baa22bca81fb368f32f1e595ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d47979ef13d91bca25bb23a565cb7f2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_l_a_s_h___type_def.html#a4d47979ef13d91bca25bb23a565cb7f2">CRCDATA</a></td></tr>
<tr class="separator:a4d47979ef13d91bca25bb23a565cb7f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a246e8973f9784327738152bf528f35b0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_l_a_s_h___type_def.html#a246e8973f9784327738152bf528f35b0">ECC_FA1</a></td></tr>
<tr class="separator:a246e8973f9784327738152bf528f35b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab911d330cd8c949ad0dd465c1a0391fb"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_l_a_s_h___type_def.html#ab911d330cd8c949ad0dd465c1a0391fb">RESERVED1</a> [40]</td></tr>
<tr class="separator:ab911d330cd8c949ad0dd465c1a0391fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a74329f3ed3d4cd96916a562b8c0fbfb6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_l_a_s_h___type_def.html#a74329f3ed3d4cd96916a562b8c0fbfb6">KEYR2</a></td></tr>
<tr class="separator:a74329f3ed3d4cd96916a562b8c0fbfb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c9b972a304c0e08ca27cbe57627c496"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_l_a_s_h___type_def.html#a4c9b972a304c0e08ca27cbe57627c496">RESERVED2</a></td></tr>
<tr class="separator:a4c9b972a304c0e08ca27cbe57627c496"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afdfa307571967afb1d97943e982b6586"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_l_a_s_h___type_def.html#afdfa307571967afb1d97943e982b6586">CR2</a></td></tr>
<tr class="separator:afdfa307571967afb1d97943e982b6586"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a89623ee198737b29dc0a803310605a83"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_l_a_s_h___type_def.html#a89623ee198737b29dc0a803310605a83">SR2</a></td></tr>
<tr class="separator:a89623ee198737b29dc0a803310605a83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab90aa584f07eeeac364a67f5e05faa93"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_l_a_s_h___type_def.html#ab90aa584f07eeeac364a67f5e05faa93">CCR2</a></td></tr>
<tr class="separator:ab90aa584f07eeeac364a67f5e05faa93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a306d53debbd9976b95c1c90aff9b2a"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_l_a_s_h___type_def.html#a5a306d53debbd9976b95c1c90aff9b2a">RESERVED3</a> [4]</td></tr>
<tr class="separator:a5a306d53debbd9976b95c1c90aff9b2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7c87cad07ab34e6d44c356737eb8d95"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_l_a_s_h___type_def.html#ae7c87cad07ab34e6d44c356737eb8d95">PRAR_CUR2</a></td></tr>
<tr class="separator:ae7c87cad07ab34e6d44c356737eb8d95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a92742eed807393786590b75eddd7d114"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_l_a_s_h___type_def.html#a92742eed807393786590b75eddd7d114">PRAR_PRG2</a></td></tr>
<tr class="separator:a92742eed807393786590b75eddd7d114"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad14de45718213666c14f7b4d02dfa1cf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_l_a_s_h___type_def.html#ad14de45718213666c14f7b4d02dfa1cf">SCAR_CUR2</a></td></tr>
<tr class="separator:ad14de45718213666c14f7b4d02dfa1cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ef00f984ef612870e924160769ae083"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_l_a_s_h___type_def.html#a7ef00f984ef612870e924160769ae083">SCAR_PRG2</a></td></tr>
<tr class="separator:a7ef00f984ef612870e924160769ae083"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a063fc26f60c922d6414b2b453974131f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_l_a_s_h___type_def.html#a063fc26f60c922d6414b2b453974131f">WPSN_CUR2</a></td></tr>
<tr class="separator:a063fc26f60c922d6414b2b453974131f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac61053ff3f949067dc912815402f8f98"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_l_a_s_h___type_def.html#ac61053ff3f949067dc912815402f8f98">WPSN_PRG2</a></td></tr>
<tr class="separator:ac61053ff3f949067dc912815402f8f98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a352d7134e44ad898333c77f8f7c6ca58"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_l_a_s_h___type_def.html#a352d7134e44ad898333c77f8f7c6ca58">RESERVED4</a> [4]</td></tr>
<tr class="separator:a352d7134e44ad898333c77f8f7c6ca58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40406a37946612091f8cd64a0f1cb78a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_l_a_s_h___type_def.html#a40406a37946612091f8cd64a0f1cb78a">CRCCR2</a></td></tr>
<tr class="separator:a40406a37946612091f8cd64a0f1cb78a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab15dca145bdb8a6083fcaf12de54c100"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_l_a_s_h___type_def.html#ab15dca145bdb8a6083fcaf12de54c100">CRCSADD2</a></td></tr>
<tr class="separator:ab15dca145bdb8a6083fcaf12de54c100"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a1f431d352d3284bd9d7513ea87a800"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_l_a_s_h___type_def.html#a1a1f431d352d3284bd9d7513ea87a800">CRCEADD2</a></td></tr>
<tr class="separator:a1a1f431d352d3284bd9d7513ea87a800"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac3a1629fef48754cc79f90cca5f1e919"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_l_a_s_h___type_def.html#ac3a1629fef48754cc79f90cca5f1e919">CRCDATA2</a></td></tr>
<tr class="separator:ac3a1629fef48754cc79f90cca5f1e919"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad59a1cf5360ca3d60f29d8467cdd4818"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_l_a_s_h___type_def.html#ad59a1cf5360ca3d60f29d8467cdd4818">ECC_FA2</a></td></tr>
<tr class="separator:ad59a1cf5360ca3d60f29d8467cdd4818"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>FLASH Registers. </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l00916">916</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="a9cb55206b29a8c16354747c556ab8bea" name="a9cb55206b29a8c16354747c556ab8bea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9cb55206b29a8c16354747c556ab8bea">&#9670;&#160;</a></span>ACR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ACR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FLASH access control register, Address offset: 0x00 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l00918">918</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>

</div>
</div>
<a id="a6d542498d8161ac0aea2e0a806d9ce63" name="a6d542498d8161ac0aea2e0a806d9ce63"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6d542498d8161ac0aea2e0a806d9ce63">&#9670;&#160;</a></span>BOOT_CUR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BOOT_CUR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Flash Current Boot Address for Pelican Core Register, Address offset: 0x40 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l00934">934</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>

</div>
</div>
<a id="a9e5b484c7cd36eb05875b26556142aed" name="a9e5b484c7cd36eb05875b26556142aed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9e5b484c7cd36eb05875b26556142aed">&#9670;&#160;</a></span>BOOT_PRG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BOOT_PRG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Flash Boot Address to Program for Pelican Core Register, Address offset: 0x44 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l00935">935</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>

</div>
</div>
<a id="adab1e24ef769bbcb3e3769feae192ffb" name="adab1e24ef769bbcb3e3769feae192ffb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adab1e24ef769bbcb3e3769feae192ffb">&#9670;&#160;</a></span>CCR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CCR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Flash Control Register for bank1, Address offset: 0x14 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l00923">923</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>

</div>
</div>
<a id="ab90aa584f07eeeac364a67f5e05faa93" name="ab90aa584f07eeeac364a67f5e05faa93"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab90aa584f07eeeac364a67f5e05faa93">&#9670;&#160;</a></span>CCR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CCR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Flash Status Register for bank2, Address offset: 0x114 </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l00947">947</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>

</div>
</div>
<a id="ab0ec7102960640751d44e92ddac994f0" name="ab0ec7102960640751d44e92ddac994f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab0ec7102960640751d44e92ddac994f0">&#9670;&#160;</a></span>CR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Flash Control Register for bank1, Address offset: 0x0C <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l00921">921</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>

</div>
</div>
<a id="afdfa307571967afb1d97943e982b6586" name="afdfa307571967afb1d97943e982b6586"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afdfa307571967afb1d97943e982b6586">&#9670;&#160;</a></span>CR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Flash Control Register for bank2, Address offset: 0x10C </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l00945">945</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>

</div>
</div>
<a id="ac2b528bbec2d6ba52aef5b9871bb3e0f" name="ac2b528bbec2d6ba52aef5b9871bb3e0f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac2b528bbec2d6ba52aef5b9871bb3e0f">&#9670;&#160;</a></span>CRCCR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CRCCR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Flash CRC Control register For Bank1 Register , Address offset: 0x50 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l00937">937</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>

</div>
</div>
<a id="a40406a37946612091f8cd64a0f1cb78a" name="a40406a37946612091f8cd64a0f1cb78a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a40406a37946612091f8cd64a0f1cb78a">&#9670;&#160;</a></span>CRCCR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CRCCR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Flash CRC Control register For Bank2 Register , Address offset: 0x150 </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l00956">956</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>

</div>
</div>
<a id="a4d47979ef13d91bca25bb23a565cb7f2" name="a4d47979ef13d91bca25bb23a565cb7f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4d47979ef13d91bca25bb23a565cb7f2">&#9670;&#160;</a></span>CRCDATA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CRCDATA</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Flash CRC Data Register for Bank1 , Address offset: 0x5C <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l00940">940</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>

</div>
</div>
<a id="ac3a1629fef48754cc79f90cca5f1e919" name="ac3a1629fef48754cc79f90cca5f1e919"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac3a1629fef48754cc79f90cca5f1e919">&#9670;&#160;</a></span>CRCDATA2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CRCDATA2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Flash CRC Data Register for Bank2 , Address offset: 0x15C </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l00959">959</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>

</div>
</div>
<a id="adf1d37baa22bca81fb368f32f1e595ab" name="adf1d37baa22bca81fb368f32f1e595ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adf1d37baa22bca81fb368f32f1e595ab">&#9670;&#160;</a></span>CRCEADD1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CRCEADD1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Flash CRC End Address Register for Bank1 , Address offset: 0x58 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l00939">939</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>

</div>
</div>
<a id="a1a1f431d352d3284bd9d7513ea87a800" name="a1a1f431d352d3284bd9d7513ea87a800"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1a1f431d352d3284bd9d7513ea87a800">&#9670;&#160;</a></span>CRCEADD2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CRCEADD2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Flash CRC End Address Register for Bank2 , Address offset: 0x158 </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l00958">958</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>

</div>
</div>
<a id="acfb456a72aed5b4d6dd011db37659af1" name="acfb456a72aed5b4d6dd011db37659af1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acfb456a72aed5b4d6dd011db37659af1">&#9670;&#160;</a></span>CRCSADD1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CRCSADD1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Flash CRC Start Address Register for Bank1 , Address offset: 0x54 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l00938">938</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>

</div>
</div>
<a id="ab15dca145bdb8a6083fcaf12de54c100" name="ab15dca145bdb8a6083fcaf12de54c100"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab15dca145bdb8a6083fcaf12de54c100">&#9670;&#160;</a></span>CRCSADD2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CRCSADD2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Flash CRC Start Address Register for Bank2 , Address offset: 0x154 </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l00957">957</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>

</div>
</div>
<a id="a246e8973f9784327738152bf528f35b0" name="a246e8973f9784327738152bf528f35b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a246e8973f9784327738152bf528f35b0">&#9670;&#160;</a></span>ECC_FA1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ECC_FA1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Flash ECC Fail Address For Bank1 Register , Address offset: 0x60 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l00941">941</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>

</div>
</div>
<a id="ad59a1cf5360ca3d60f29d8467cdd4818" name="ad59a1cf5360ca3d60f29d8467cdd4818"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad59a1cf5360ca3d60f29d8467cdd4818">&#9670;&#160;</a></span>ECC_FA2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ECC_FA2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Flash ECC Fail Address For Bank2 Register , Address offset: 0x160 </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l00960">960</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>

</div>
</div>
<a id="a381c81d7df10a15903b09ddddfdda154" name="a381c81d7df10a15903b09ddddfdda154"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a381c81d7df10a15903b09ddddfdda154">&#9670;&#160;</a></span>KEYR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t KEYR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Flash Key Register for bank1, Address offset: 0x04 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l00919">919</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>

</div>
</div>
<a id="a74329f3ed3d4cd96916a562b8c0fbfb6" name="a74329f3ed3d4cd96916a562b8c0fbfb6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a74329f3ed3d4cd96916a562b8c0fbfb6">&#9670;&#160;</a></span>KEYR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t KEYR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Flash Key Register for bank2, Address offset: 0x104 </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l00943">943</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>

</div>
</div>
<a id="a192d0df714307fe383bc4e810777460d" name="a192d0df714307fe383bc4e810777460d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a192d0df714307fe383bc4e810777460d">&#9670;&#160;</a></span>OPTCCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t OPTCCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Flash Option Clear Control Register, Address offset: 0x24 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l00927">927</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>

</div>
</div>
<a id="acfef9b6d7da4271943edc04d7dfdf595" name="acfef9b6d7da4271943edc04d7dfdf595"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acfef9b6d7da4271943edc04d7dfdf595">&#9670;&#160;</a></span>OPTCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t OPTCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Flash Option Control Register, Address offset: 0x18 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l00924">924</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>

</div>
</div>
<a id="afc4900646681dfe1ca43133d376c4423" name="afc4900646681dfe1ca43133d376c4423"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afc4900646681dfe1ca43133d376c4423">&#9670;&#160;</a></span>OPTKEYR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t OPTKEYR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Flash Option Key Register, Address offset: 0x08 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l00920">920</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>

</div>
</div>
<a id="a72086ba86b5d518db774b4ecfcda3692" name="a72086ba86b5d518db774b4ecfcda3692"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a72086ba86b5d518db774b4ecfcda3692">&#9670;&#160;</a></span>OPTSR_CUR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t OPTSR_CUR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Flash Option Status Current Register, Address offset: 0x1C <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l00925">925</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>

</div>
</div>
<a id="a563cbf6a4993dfc72ccdc5d8efd57572" name="a563cbf6a4993dfc72ccdc5d8efd57572"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a563cbf6a4993dfc72ccdc5d8efd57572">&#9670;&#160;</a></span>OPTSR_PRG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t OPTSR_PRG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Flash Option Status to Program Register, Address offset: 0x20 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l00926">926</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>

</div>
</div>
<a id="aaf93164c8fb7b4400efabfb55108be89" name="aaf93164c8fb7b4400efabfb55108be89"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaf93164c8fb7b4400efabfb55108be89">&#9670;&#160;</a></span>PRAR_CUR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PRAR_CUR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Flash Current Protection Address Register for bank1, Address offset: 0x28 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l00928">928</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>

</div>
</div>
<a id="ae7c87cad07ab34e6d44c356737eb8d95" name="ae7c87cad07ab34e6d44c356737eb8d95"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae7c87cad07ab34e6d44c356737eb8d95">&#9670;&#160;</a></span>PRAR_CUR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PRAR_CUR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Flash Current Protection Address Register for bank2, Address offset: 0x128 </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l00949">949</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>

</div>
</div>
<a id="a9d6264c5d0cec4ff36fe38fbbe6f7e6f" name="a9d6264c5d0cec4ff36fe38fbbe6f7e6f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9d6264c5d0cec4ff36fe38fbbe6f7e6f">&#9670;&#160;</a></span>PRAR_PRG1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PRAR_PRG1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Flash Protection Address to Program Register for bank1, Address offset: 0x2C <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l00929">929</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>

</div>
</div>
<a id="a92742eed807393786590b75eddd7d114" name="a92742eed807393786590b75eddd7d114"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a92742eed807393786590b75eddd7d114">&#9670;&#160;</a></span>PRAR_PRG2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PRAR_PRG2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Flash Protection Address to Program Register for bank2, Address offset: 0x12C </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l00950">950</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>

</div>
</div>
<a id="a8be676577db129a84a9a2689519a8502" name="a8be676577db129a84a9a2689519a8502"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8be676577db129a84a9a2689519a8502">&#9670;&#160;</a></span>RESERVED0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED0[2]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x48 to 0x4C <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l00936">936</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>

</div>
</div>
<a id="ab911d330cd8c949ad0dd465c1a0391fb" name="ab911d330cd8c949ad0dd465c1a0391fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab911d330cd8c949ad0dd465c1a0391fb">&#9670;&#160;</a></span>RESERVED1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED1[40]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x64 to 0x100 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l00942">942</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>

</div>
</div>
<a id="a4c9b972a304c0e08ca27cbe57627c496" name="a4c9b972a304c0e08ca27cbe57627c496"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4c9b972a304c0e08ca27cbe57627c496">&#9670;&#160;</a></span>RESERVED2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x108 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l00944">944</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>

</div>
</div>
<a id="a5a306d53debbd9976b95c1c90aff9b2a" name="a5a306d53debbd9976b95c1c90aff9b2a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5a306d53debbd9976b95c1c90aff9b2a">&#9670;&#160;</a></span>RESERVED3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED3[4]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x118 to 0x124 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l00948">948</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>

</div>
</div>
<a id="a352d7134e44ad898333c77f8f7c6ca58" name="a352d7134e44ad898333c77f8f7c6ca58"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a352d7134e44ad898333c77f8f7c6ca58">&#9670;&#160;</a></span>RESERVED4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED4[4]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x140 to 0x14C <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l00955">955</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>

</div>
</div>
<a id="a438bd048d82d93158fe5cd88cc39f69e" name="a438bd048d82d93158fe5cd88cc39f69e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a438bd048d82d93158fe5cd88cc39f69e">&#9670;&#160;</a></span>SCAR_CUR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SCAR_CUR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Flash Current Secure Address Register for bank1, Address offset: 0x30 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l00930">930</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>

</div>
</div>
<a id="ad14de45718213666c14f7b4d02dfa1cf" name="ad14de45718213666c14f7b4d02dfa1cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad14de45718213666c14f7b4d02dfa1cf">&#9670;&#160;</a></span>SCAR_CUR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SCAR_CUR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Flash Current Secure Address Register for bank2, Address offset: 0x130 </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l00951">951</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>

</div>
</div>
<a id="a7a92738841756e32785f31bd0afdce72" name="a7a92738841756e32785f31bd0afdce72"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7a92738841756e32785f31bd0afdce72">&#9670;&#160;</a></span>SCAR_PRG1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SCAR_PRG1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Flash Secure Address to Program Register for bank1, Address offset: 0x34 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l00931">931</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>

</div>
</div>
<a id="a7ef00f984ef612870e924160769ae083" name="a7ef00f984ef612870e924160769ae083"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7ef00f984ef612870e924160769ae083">&#9670;&#160;</a></span>SCAR_PRG2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SCAR_PRG2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Flash Secure Address Register for bank2, Address offset: 0x134 </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l00952">952</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>

</div>
</div>
<a id="acefca4fd83c4b7846ae6d3cfe7bb8df9" name="acefca4fd83c4b7846ae6d3cfe7bb8df9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acefca4fd83c4b7846ae6d3cfe7bb8df9">&#9670;&#160;</a></span>SR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Flash Status Register for bank1, Address offset: 0x10 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l00922">922</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>

</div>
</div>
<a id="a89623ee198737b29dc0a803310605a83" name="a89623ee198737b29dc0a803310605a83"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a89623ee198737b29dc0a803310605a83">&#9670;&#160;</a></span>SR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Flash Status Register for bank2, Address offset: 0x110 </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l00946">946</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>

</div>
</div>
<a id="a8658dbf6aa33fffd2c6642a2dbd3ba95" name="a8658dbf6aa33fffd2c6642a2dbd3ba95"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8658dbf6aa33fffd2c6642a2dbd3ba95">&#9670;&#160;</a></span>WPSN_CUR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t WPSN_CUR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Flash Current Write Protection Register on bank1, Address offset: 0x38 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l00932">932</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>

</div>
</div>
<a id="a063fc26f60c922d6414b2b453974131f" name="a063fc26f60c922d6414b2b453974131f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a063fc26f60c922d6414b2b453974131f">&#9670;&#160;</a></span>WPSN_CUR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t WPSN_CUR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Flash Current Write Protection Register on bank2, Address offset: 0x138 </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l00953">953</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>

</div>
</div>
<a id="a491151da0994b653763712a255248dc1" name="a491151da0994b653763712a255248dc1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a491151da0994b653763712a255248dc1">&#9670;&#160;</a></span>WPSN_PRG1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t WPSN_PRG1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Flash Write Protection to Program Register on bank1, Address offset: 0x3C <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l00933">933</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>

</div>
</div>
<a id="ac61053ff3f949067dc912815402f8f98" name="ac61053ff3f949067dc912815402f8f98"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac61053ff3f949067dc912815402f8f98">&#9670;&#160;</a></span>WPSN_PRG2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t WPSN_PRG2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Flash Write Protection to Program Register on bank2, Address offset: 0x13C </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l00954">954</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>C:/Users/Roth/STM32CubeIDE/workspace_1.11.0/TRex/lib/hal/Drivers/CMSIS/Device/ST/STM32H7xx/Include/<a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.6
</small></address>
</body>
</html>
