{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1560414663282 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1560414663283 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 13 16:31:03 2019 " "Processing started: Thu Jun 13 16:31:03 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1560414663283 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1560414663283 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lock -c lock " "Command: quartus_map --read_settings_files=on --write_settings_files=off lock -c lock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1560414663283 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1560414663575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lock-main " "Found design unit 1: lock-main" {  } { { "lock.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Second(CWH)/lock.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560414664088 ""} { "Info" "ISGN_ENTITY_NAME" "1 lock " "Found entity 1: lock" {  } { { "lock.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Second(CWH)/lock.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560414664088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560414664088 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lock " "Elaborating entity \"lock\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1560414664118 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "rst lock.vhd(14) " "VHDL Signal Declaration warning at lock.vhd(14): used implicit default value for signal \"rst\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lock.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Second(CWH)/lock.vhd" 14 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1560414664119 "|lock"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "num1 lock.vhd(97) " "VHDL Process Statement warning at lock.vhd(97): signal \"num1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lock.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Second(CWH)/lock.vhd" 97 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1560414664121 "|lock"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "num2 lock.vhd(100) " "VHDL Process Statement warning at lock.vhd(100): signal \"num2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lock.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Second(CWH)/lock.vhd" 100 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1560414664121 "|lock"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "num3 lock.vhd(102) " "VHDL Process Statement warning at lock.vhd(102): signal \"num3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lock.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Second(CWH)/lock.vhd" 102 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1560414664122 "|lock"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "num4 lock.vhd(104) " "VHDL Process Statement warning at lock.vhd(104): signal \"num4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lock.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Second(CWH)/lock.vhd" 104 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1560414664122 "|lock"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "state lock.vhd(122) " "VHDL Process Statement warning at lock.vhd(122): signal \"state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lock.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Second(CWH)/lock.vhd" 122 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1560414664122 "|lock"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "state lock.vhd(153) " "VHDL Process Statement warning at lock.vhd(153): signal \"state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lock.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Second(CWH)/lock.vhd" 153 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1560414664123 "|lock"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "num1out lock.vhd(158) " "VHDL Process Statement warning at lock.vhd(158): signal \"num1out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lock.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Second(CWH)/lock.vhd" 158 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1560414664123 "|lock"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "num2out lock.vhd(159) " "VHDL Process Statement warning at lock.vhd(159): signal \"num2out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lock.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Second(CWH)/lock.vhd" 159 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1560414664123 "|lock"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "num3out lock.vhd(160) " "VHDL Process Statement warning at lock.vhd(160): signal \"num3out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lock.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Second(CWH)/lock.vhd" 160 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1560414664123 "|lock"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "num4out lock.vhd(161) " "VHDL Process Statement warning at lock.vhd(161): signal \"num4out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lock.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Second(CWH)/lock.vhd" 161 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1560414664123 "|lock"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk lock.vhd(168) " "VHDL Process Statement warning at lock.vhd(168): signal \"clk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lock.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Second(CWH)/lock.vhd" 168 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1560414664124 "|lock"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk lock.vhd(185) " "VHDL Process Statement warning at lock.vhd(185): signal \"clk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lock.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Second(CWH)/lock.vhd" 185 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1560414664124 "|lock"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk lock.vhd(201) " "VHDL Process Statement warning at lock.vhd(201): signal \"clk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lock.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Second(CWH)/lock.vhd" 201 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1560414664124 "|lock"}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "lock.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Second(CWH)/lock.vhd" 123 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1560414666772 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1560414666772 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "num2\[0\] num2\[0\]~_emulated num2\[0\]~1 " "Register \"num2\[0\]\" is converted into an equivalent circuit using register \"num2\[0\]~_emulated\" and latch \"num2\[0\]~1\"" {  } { { "lock.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Second(CWH)/lock.vhd" 123 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1560414666815 "|lock|num2[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "num3\[0\] num3\[0\]~_emulated num3\[0\]~1 " "Register \"num3\[0\]\" is converted into an equivalent circuit using register \"num3\[0\]~_emulated\" and latch \"num3\[0\]~1\"" {  } { { "lock.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Second(CWH)/lock.vhd" 123 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1560414666815 "|lock|num3[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "num1\[0\] num1\[0\]~_emulated num1\[0\]~1 " "Register \"num1\[0\]\" is converted into an equivalent circuit using register \"num1\[0\]~_emulated\" and latch \"num1\[0\]~1\"" {  } { { "lock.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Second(CWH)/lock.vhd" 123 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1560414666815 "|lock|num1[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "num4\[0\] num4\[0\]~_emulated num4\[0\]~1 " "Register \"num4\[0\]\" is converted into an equivalent circuit using register \"num4\[0\]~_emulated\" and latch \"num4\[0\]~1\"" {  } { { "lock.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Second(CWH)/lock.vhd" 123 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1560414666815 "|lock|num4[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "num3\[1\] num3\[1\]~_emulated num3\[1\]~5 " "Register \"num3\[1\]\" is converted into an equivalent circuit using register \"num3\[1\]~_emulated\" and latch \"num3\[1\]~5\"" {  } { { "lock.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Second(CWH)/lock.vhd" 123 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1560414666815 "|lock|num3[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "num2\[1\] num2\[1\]~_emulated num2\[1\]~5 " "Register \"num2\[1\]\" is converted into an equivalent circuit using register \"num2\[1\]~_emulated\" and latch \"num2\[1\]~5\"" {  } { { "lock.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Second(CWH)/lock.vhd" 123 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1560414666815 "|lock|num2[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "num1\[1\] num1\[1\]~_emulated num1\[1\]~5 " "Register \"num1\[1\]\" is converted into an equivalent circuit using register \"num1\[1\]~_emulated\" and latch \"num1\[1\]~5\"" {  } { { "lock.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Second(CWH)/lock.vhd" 123 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1560414666815 "|lock|num1[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "num4\[1\] num4\[1\]~_emulated num4\[1\]~5 " "Register \"num4\[1\]\" is converted into an equivalent circuit using register \"num4\[1\]~_emulated\" and latch \"num4\[1\]~5\"" {  } { { "lock.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Second(CWH)/lock.vhd" 123 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1560414666815 "|lock|num4[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "num2\[2\] num2\[2\]~_emulated num2\[2\]~9 " "Register \"num2\[2\]\" is converted into an equivalent circuit using register \"num2\[2\]~_emulated\" and latch \"num2\[2\]~9\"" {  } { { "lock.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Second(CWH)/lock.vhd" 123 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1560414666815 "|lock|num2[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "num3\[2\] num3\[2\]~_emulated num3\[2\]~9 " "Register \"num3\[2\]\" is converted into an equivalent circuit using register \"num3\[2\]~_emulated\" and latch \"num3\[2\]~9\"" {  } { { "lock.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Second(CWH)/lock.vhd" 123 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1560414666815 "|lock|num3[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "num1\[2\] num1\[2\]~_emulated num1\[2\]~9 " "Register \"num1\[2\]\" is converted into an equivalent circuit using register \"num1\[2\]~_emulated\" and latch \"num1\[2\]~9\"" {  } { { "lock.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Second(CWH)/lock.vhd" 123 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1560414666815 "|lock|num1[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "num4\[2\] num4\[2\]~_emulated num4\[2\]~9 " "Register \"num4\[2\]\" is converted into an equivalent circuit using register \"num4\[2\]~_emulated\" and latch \"num4\[2\]~9\"" {  } { { "lock.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Second(CWH)/lock.vhd" 123 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1560414666815 "|lock|num4[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "num3\[3\] num3\[3\]~_emulated num3\[3\]~13 " "Register \"num3\[3\]\" is converted into an equivalent circuit using register \"num3\[3\]~_emulated\" and latch \"num3\[3\]~13\"" {  } { { "lock.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Second(CWH)/lock.vhd" 123 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1560414666815 "|lock|num3[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "num2\[3\] num2\[3\]~_emulated num2\[3\]~13 " "Register \"num2\[3\]\" is converted into an equivalent circuit using register \"num2\[3\]~_emulated\" and latch \"num2\[3\]~13\"" {  } { { "lock.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Second(CWH)/lock.vhd" 123 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1560414666815 "|lock|num2[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "num1\[3\] num1\[3\]~_emulated num1\[3\]~13 " "Register \"num1\[3\]\" is converted into an equivalent circuit using register \"num1\[3\]~_emulated\" and latch \"num1\[3\]~13\"" {  } { { "lock.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Second(CWH)/lock.vhd" 123 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1560414666815 "|lock|num1[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "num4\[3\] num4\[3\]~_emulated num4\[3\]~13 " "Register \"num4\[3\]\" is converted into an equivalent circuit using register \"num4\[3\]~_emulated\" and latch \"num4\[3\]~13\"" {  } { { "lock.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Second(CWH)/lock.vhd" 123 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1560414666815 "|lock|num4[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "num3\[4\] num3\[4\]~_emulated num3\[4\]~17 " "Register \"num3\[4\]\" is converted into an equivalent circuit using register \"num3\[4\]~_emulated\" and latch \"num3\[4\]~17\"" {  } { { "lock.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Second(CWH)/lock.vhd" 123 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1560414666815 "|lock|num3[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "num2\[4\] num2\[4\]~_emulated num2\[4\]~17 " "Register \"num2\[4\]\" is converted into an equivalent circuit using register \"num2\[4\]~_emulated\" and latch \"num2\[4\]~17\"" {  } { { "lock.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Second(CWH)/lock.vhd" 123 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1560414666815 "|lock|num2[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "num1\[4\] num1\[4\]~_emulated num1\[4\]~17 " "Register \"num1\[4\]\" is converted into an equivalent circuit using register \"num1\[4\]~_emulated\" and latch \"num1\[4\]~17\"" {  } { { "lock.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Second(CWH)/lock.vhd" 123 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1560414666815 "|lock|num1[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "num4\[4\] num4\[4\]~_emulated num4\[4\]~17 " "Register \"num4\[4\]\" is converted into an equivalent circuit using register \"num4\[4\]~_emulated\" and latch \"num4\[4\]~17\"" {  } { { "lock.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Second(CWH)/lock.vhd" 123 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1560414666815 "|lock|num4[4]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1560414666815 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1560414667388 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1560414667388 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key1 " "No output dependent on input pin \"key1\"" {  } { { "lock.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Second(CWH)/lock.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1560414667555 "|lock|key1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key5 " "No output dependent on input pin \"key5\"" {  } { { "lock.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Second(CWH)/lock.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1560414667555 "|lock|key5"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "lock.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Second(CWH)/lock.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1560414667555 "|lock|reset"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1560414667555 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "353 " "Implemented 353 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1560414667556 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1560414667556 ""} { "Info" "ICUT_CUT_TM_LCELLS" "334 " "Implemented 334 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1560414667556 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1560414667556 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 39 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 39 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4678 " "Peak virtual memory: 4678 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1560414667600 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 13 16:31:07 2019 " "Processing ended: Thu Jun 13 16:31:07 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1560414667600 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1560414667600 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1560414667600 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1560414667600 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1560414668680 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1560414668681 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 13 16:31:08 2019 " "Processing started: Thu Jun 13 16:31:08 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1560414668681 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1560414668681 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off lock -c lock " "Command: quartus_fit --read_settings_files=off --write_settings_files=off lock -c lock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1560414668681 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1560414668749 ""}
{ "Info" "0" "" "Project  = lock" {  } {  } 0 0 "Project  = lock" 0 0 "Fitter" 0 0 1560414668750 ""}
{ "Info" "0" "" "Revision = lock" {  } {  } 0 0 "Revision = lock" 0 0 "Fitter" 0 0 1560414668750 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1560414668822 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "lock EP2C5T144C8 " "Selected device EP2C5T144C8 for design \"lock\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1560414668838 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1560414668883 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1560414668884 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1560414668952 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5T144I8 " "Device EP2C5T144I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1560414669134 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144C8 " "Device EP2C8T144C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1560414669134 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144I8 " "Device EP2C8T144I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1560414669134 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1560414669134 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Pin ~ASDO~ is reserved at location 1" {  } { { "d:/programs/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/quartus/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "d:/programs/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/SCNU/Study/Test/Quartus/Second(CWH)/" { { 0 { 0 ""} 0 755 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1560414669136 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Pin ~nCSO~ is reserved at location 2" {  } { { "d:/programs/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/quartus/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "d:/programs/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/SCNU/Study/Test/Quartus/Second(CWH)/" { { 0 { 0 ""} 0 756 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1560414669136 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS41p/nCEO~ 76 " "Pin ~LVDS41p/nCEO~ is reserved at location 76" {  } { { "d:/programs/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/quartus/quartus/bin64/pin_planner.ppl" { ~LVDS41p/nCEO~ } } } { "d:/programs/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS41p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/SCNU/Study/Test/Quartus/Second(CWH)/" { { 0 { 0 ""} 0 757 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1560414669136 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1560414669136 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "19 19 " "No exact pin location assignment(s) for 19 pins of 19 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "key1 " "Pin key1 not assigned to an exact location on the device" {  } { { "d:/programs/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/quartus/quartus/bin64/pin_planner.ppl" { key1 } } } { "lock.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Second(CWH)/lock.vhd" 8 0 0 } } { "d:/programs/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { key1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/SCNU/Study/Test/Quartus/Second(CWH)/" { { 0 { 0 ""} 0 17 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1560414669216 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "key5 " "Pin key5 not assigned to an exact location on the device" {  } { { "d:/programs/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/quartus/quartus/bin64/pin_planner.ppl" { key5 } } } { "lock.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Second(CWH)/lock.vhd" 8 0 0 } } { "d:/programs/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { key5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/SCNU/Study/Test/Quartus/Second(CWH)/" { { 0 { 0 ""} 0 21 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1560414669216 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reset " "Pin reset not assigned to an exact location on the device" {  } { { "d:/programs/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/quartus/quartus/bin64/pin_planner.ppl" { reset } } } { "lock.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Second(CWH)/lock.vhd" 9 0 0 } } { "d:/programs/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/SCNU/Study/Test/Quartus/Second(CWH)/" { { 0 { 0 ""} 0 23 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1560414669216 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dig\[0\] " "Pin dig\[0\] not assigned to an exact location on the device" {  } { { "d:/programs/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/quartus/quartus/bin64/pin_planner.ppl" { dig[0] } } } { "lock.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Second(CWH)/lock.vhd" 10 0 0 } } { "d:/programs/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dig[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/SCNU/Study/Test/Quartus/Second(CWH)/" { { 0 { 0 ""} 0 5 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1560414669216 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dig\[1\] " "Pin dig\[1\] not assigned to an exact location on the device" {  } { { "d:/programs/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/quartus/quartus/bin64/pin_planner.ppl" { dig[1] } } } { "lock.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Second(CWH)/lock.vhd" 10 0 0 } } { "d:/programs/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dig[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/SCNU/Study/Test/Quartus/Second(CWH)/" { { 0 { 0 ""} 0 6 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1560414669216 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dig\[2\] " "Pin dig\[2\] not assigned to an exact location on the device" {  } { { "d:/programs/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/quartus/quartus/bin64/pin_planner.ppl" { dig[2] } } } { "lock.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Second(CWH)/lock.vhd" 10 0 0 } } { "d:/programs/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dig[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/SCNU/Study/Test/Quartus/Second(CWH)/" { { 0 { 0 ""} 0 7 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1560414669216 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dig\[3\] " "Pin dig\[3\] not assigned to an exact location on the device" {  } { { "d:/programs/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/quartus/quartus/bin64/pin_planner.ppl" { dig[3] } } } { "lock.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Second(CWH)/lock.vhd" 10 0 0 } } { "d:/programs/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dig[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/SCNU/Study/Test/Quartus/Second(CWH)/" { { 0 { 0 ""} 0 8 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1560414669216 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg\[0\] " "Pin seg\[0\] not assigned to an exact location on the device" {  } { { "d:/programs/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/quartus/quartus/bin64/pin_planner.ppl" { seg[0] } } } { "lock.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Second(CWH)/lock.vhd" 10 0 0 } } { "d:/programs/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { seg[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/SCNU/Study/Test/Quartus/Second(CWH)/" { { 0 { 0 ""} 0 9 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1560414669216 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg\[1\] " "Pin seg\[1\] not assigned to an exact location on the device" {  } { { "d:/programs/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/quartus/quartus/bin64/pin_planner.ppl" { seg[1] } } } { "lock.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Second(CWH)/lock.vhd" 10 0 0 } } { "d:/programs/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { seg[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/SCNU/Study/Test/Quartus/Second(CWH)/" { { 0 { 0 ""} 0 10 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1560414669216 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg\[2\] " "Pin seg\[2\] not assigned to an exact location on the device" {  } { { "d:/programs/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/quartus/quartus/bin64/pin_planner.ppl" { seg[2] } } } { "lock.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Second(CWH)/lock.vhd" 10 0 0 } } { "d:/programs/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { seg[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/SCNU/Study/Test/Quartus/Second(CWH)/" { { 0 { 0 ""} 0 11 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1560414669216 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg\[3\] " "Pin seg\[3\] not assigned to an exact location on the device" {  } { { "d:/programs/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/quartus/quartus/bin64/pin_planner.ppl" { seg[3] } } } { "lock.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Second(CWH)/lock.vhd" 10 0 0 } } { "d:/programs/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { seg[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/SCNU/Study/Test/Quartus/Second(CWH)/" { { 0 { 0 ""} 0 12 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1560414669216 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg\[4\] " "Pin seg\[4\] not assigned to an exact location on the device" {  } { { "d:/programs/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/quartus/quartus/bin64/pin_planner.ppl" { seg[4] } } } { "lock.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Second(CWH)/lock.vhd" 10 0 0 } } { "d:/programs/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { seg[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/SCNU/Study/Test/Quartus/Second(CWH)/" { { 0 { 0 ""} 0 13 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1560414669216 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg\[5\] " "Pin seg\[5\] not assigned to an exact location on the device" {  } { { "d:/programs/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/quartus/quartus/bin64/pin_planner.ppl" { seg[5] } } } { "lock.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Second(CWH)/lock.vhd" 10 0 0 } } { "d:/programs/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { seg[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/SCNU/Study/Test/Quartus/Second(CWH)/" { { 0 { 0 ""} 0 14 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1560414669216 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg\[6\] " "Pin seg\[6\] not assigned to an exact location on the device" {  } { { "d:/programs/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/quartus/quartus/bin64/pin_planner.ppl" { seg[6] } } } { "lock.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Second(CWH)/lock.vhd" 10 0 0 } } { "d:/programs/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { seg[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/SCNU/Study/Test/Quartus/Second(CWH)/" { { 0 { 0 ""} 0 15 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1560414669216 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg\[7\] " "Pin seg\[7\] not assigned to an exact location on the device" {  } { { "d:/programs/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/quartus/quartus/bin64/pin_planner.ppl" { seg[7] } } } { "lock.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Second(CWH)/lock.vhd" 10 0 0 } } { "d:/programs/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { seg[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/SCNU/Study/Test/Quartus/Second(CWH)/" { { 0 { 0 ""} 0 16 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1560414669216 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Pin clk not assigned to an exact location on the device" {  } { { "d:/programs/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/quartus/quartus/bin64/pin_planner.ppl" { clk } } } { "lock.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Second(CWH)/lock.vhd" 8 0 0 } } { "d:/programs/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/SCNU/Study/Test/Quartus/Second(CWH)/" { { 0 { 0 ""} 0 22 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1560414669216 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "key3 " "Pin key3 not assigned to an exact location on the device" {  } { { "d:/programs/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/quartus/quartus/bin64/pin_planner.ppl" { key3 } } } { "lock.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Second(CWH)/lock.vhd" 8 0 0 } } { "d:/programs/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { key3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/SCNU/Study/Test/Quartus/Second(CWH)/" { { 0 { 0 ""} 0 19 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1560414669216 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "key4 " "Pin key4 not assigned to an exact location on the device" {  } { { "d:/programs/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/quartus/quartus/bin64/pin_planner.ppl" { key4 } } } { "lock.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Second(CWH)/lock.vhd" 8 0 0 } } { "d:/programs/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { key4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/SCNU/Study/Test/Quartus/Second(CWH)/" { { 0 { 0 ""} 0 20 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1560414669216 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "key2 " "Pin key2 not assigned to an exact location on the device" {  } { { "d:/programs/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/quartus/quartus/bin64/pin_planner.ppl" { key2 } } } { "lock.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Second(CWH)/lock.vhd" 8 0 0 } } { "d:/programs/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { key2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/SCNU/Study/Test/Quartus/Second(CWH)/" { { 0 { 0 ""} 0 18 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1560414669216 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1560414669216 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "20 " "TimeQuest Timing Analyzer is analyzing 20 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1560414669367 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "lock.sdc " "Synopsys Design Constraints File file not found: 'lock.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1560414669368 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1560414669369 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1560414669401 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN 17 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node clk (placed in PIN 17 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1560414669427 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "moshi\[1\] " "Destination node moshi\[1\]" {  } { { "lock.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Second(CWH)/lock.vhd" 110 -1 0 } } { "d:/programs/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { moshi[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/SCNU/Study/Test/Quartus/Second(CWH)/" { { 0 { 0 ""} 0 159 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1560414669427 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1560414669427 ""}  } { { "d:/programs/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/quartus/quartus/bin64/pin_planner.ppl" { clk } } } { "lock.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Second(CWH)/lock.vhd" 8 0 0 } } { "d:/programs/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/SCNU/Study/Test/Quartus/Second(CWH)/" { { 0 { 0 ""} 0 22 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1560414669427 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "jishuclk  " "Automatically promoted node jishuclk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1560414669428 ""}  } { { "lock.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Second(CWH)/lock.vhd" 14 -1 0 } } { "d:/programs/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { jishuclk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/SCNU/Study/Test/Quartus/Second(CWH)/" { { 0 { 0 ""} 0 213 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1560414669428 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Equal10~0  " "Automatically promoted node Equal10~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1560414669428 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "num2\[0\]~2 " "Destination node num2\[0\]~2" {  } { { "lock.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Second(CWH)/lock.vhd" 123 -1 0 } } { "d:/programs/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { num2[0]~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/SCNU/Study/Test/Quartus/Second(CWH)/" { { 0 { 0 ""} 0 249 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1560414669428 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "num3\[0\]~2 " "Destination node num3\[0\]~2" {  } { { "lock.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Second(CWH)/lock.vhd" 123 -1 0 } } { "d:/programs/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { num3[0]~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/SCNU/Study/Test/Quartus/Second(CWH)/" { { 0 { 0 ""} 0 253 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1560414669428 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "num1\[0\]~2 " "Destination node num1\[0\]~2" {  } { { "lock.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Second(CWH)/lock.vhd" 123 -1 0 } } { "d:/programs/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { num1[0]~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/SCNU/Study/Test/Quartus/Second(CWH)/" { { 0 { 0 ""} 0 257 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1560414669428 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "num4\[0\]~2 " "Destination node num4\[0\]~2" {  } { { "lock.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Second(CWH)/lock.vhd" 123 -1 0 } } { "d:/programs/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { num4[0]~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/SCNU/Study/Test/Quartus/Second(CWH)/" { { 0 { 0 ""} 0 261 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1560414669428 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "num3\[1\]~6 " "Destination node num3\[1\]~6" {  } { { "lock.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Second(CWH)/lock.vhd" 123 -1 0 } } { "d:/programs/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { num3[1]~6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/SCNU/Study/Test/Quartus/Second(CWH)/" { { 0 { 0 ""} 0 265 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1560414669428 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "num2\[1\]~6 " "Destination node num2\[1\]~6" {  } { { "lock.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Second(CWH)/lock.vhd" 123 -1 0 } } { "d:/programs/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { num2[1]~6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/SCNU/Study/Test/Quartus/Second(CWH)/" { { 0 { 0 ""} 0 269 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1560414669428 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "num1\[1\]~6 " "Destination node num1\[1\]~6" {  } { { "lock.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Second(CWH)/lock.vhd" 123 -1 0 } } { "d:/programs/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { num1[1]~6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/SCNU/Study/Test/Quartus/Second(CWH)/" { { 0 { 0 ""} 0 273 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1560414669428 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "num4\[1\]~6 " "Destination node num4\[1\]~6" {  } { { "lock.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Second(CWH)/lock.vhd" 123 -1 0 } } { "d:/programs/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { num4[1]~6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/SCNU/Study/Test/Quartus/Second(CWH)/" { { 0 { 0 ""} 0 277 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1560414669428 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "num2\[2\]~10 " "Destination node num2\[2\]~10" {  } { { "lock.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Second(CWH)/lock.vhd" 123 -1 0 } } { "d:/programs/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { num2[2]~10 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/SCNU/Study/Test/Quartus/Second(CWH)/" { { 0 { 0 ""} 0 281 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1560414669428 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "num3\[2\]~10 " "Destination node num3\[2\]~10" {  } { { "lock.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Second(CWH)/lock.vhd" 123 -1 0 } } { "d:/programs/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { num3[2]~10 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/SCNU/Study/Test/Quartus/Second(CWH)/" { { 0 { 0 ""} 0 285 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1560414669428 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1560414669428 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1560414669428 ""}  } { { "lock.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Second(CWH)/lock.vhd" 153 -1 0 } } { "d:/programs/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Equal10~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/SCNU/Study/Test/Quartus/Second(CWH)/" { { 0 { 0 ""} 0 368 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1560414669428 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "divclk  " "Automatically promoted node divclk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1560414669429 ""}  } { { "lock.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/Second(CWH)/lock.vhd" 14 -1 0 } } { "d:/programs/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { divclk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/SCNU/Study/Test/Quartus/Second(CWH)/" { { 0 { 0 ""} 0 247 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1560414669429 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1560414669505 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1560414669506 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1560414669506 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1560414669508 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1560414669509 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1560414669510 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1560414669510 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1560414669510 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1560414669511 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1560414669511 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1560414669511 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "18 unused 3.3V 6 12 0 " "Number of I/O pins in group: 18 (unused VREF, 3.3V VCCIO, 6 input, 12 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1560414669512 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1560414669512 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1560414669512 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 3 16 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1560414669513 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 23 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  23 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1560414669513 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 22 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  22 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1560414669513 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 24 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1560414669513 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1560414669513 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1560414669513 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1560414669523 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1560414669909 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1560414670079 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1560414670091 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1560414670721 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1560414670721 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1560414670834 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X14_Y0 X28_Y14 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14" {  } { { "loc" "" { Generic "C:/SCNU/Study/Test/Quartus/Second(CWH)/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14"} { { 11 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14"} 14 0 15 15 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1560414671411 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1560414671411 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1560414671732 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1560414671733 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1560414671733 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.56 " "Total time spent on timing analysis during the Fitter is 0.56 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1560414671784 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1560414671787 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "12 " "Found 12 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dig\[0\] 0 " "Pin \"dig\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1560414671799 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dig\[1\] 0 " "Pin \"dig\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1560414671799 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dig\[2\] 0 " "Pin \"dig\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1560414671799 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dig\[3\] 0 " "Pin \"dig\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1560414671799 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg\[0\] 0 " "Pin \"seg\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1560414671799 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg\[1\] 0 " "Pin \"seg\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1560414671799 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg\[2\] 0 " "Pin \"seg\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1560414671799 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg\[3\] 0 " "Pin \"seg\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1560414671799 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg\[4\] 0 " "Pin \"seg\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1560414671799 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg\[5\] 0 " "Pin \"seg\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1560414671799 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg\[6\] 0 " "Pin \"seg\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1560414671799 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg\[7\] 0 " "Pin \"seg\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1560414671799 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1560414671799 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1560414671905 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1560414671944 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1560414672041 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1560414672165 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1560414672242 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/SCNU/Study/Test/Quartus/Second(CWH)/output_files/lock.fit.smsg " "Generated suppressed messages file C:/SCNU/Study/Test/Quartus/Second(CWH)/output_files/lock.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1560414672324 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5012 " "Peak virtual memory: 5012 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1560414672548 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 13 16:31:12 2019 " "Processing ended: Thu Jun 13 16:31:12 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1560414672548 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1560414672548 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1560414672548 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1560414672548 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1560414673471 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1560414673471 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 13 16:31:13 2019 " "Processing started: Thu Jun 13 16:31:13 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1560414673471 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1560414673471 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off lock -c lock " "Command: quartus_asm --read_settings_files=off --write_settings_files=off lock -c lock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1560414673471 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1560414673906 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1560414673934 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4581 " "Peak virtual memory: 4581 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1560414674210 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 13 16:31:14 2019 " "Processing ended: Thu Jun 13 16:31:14 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1560414674210 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1560414674210 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1560414674210 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1560414674210 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1560414674935 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1560414675381 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1560414675382 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 13 16:31:15 2019 " "Processing started: Thu Jun 13 16:31:15 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1560414675382 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1560414675382 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta lock -c lock " "Command: quartus_sta lock -c lock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1560414675382 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1560414675458 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1560414675585 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1560414675613 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1560414675613 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "20 " "TimeQuest Timing Analyzer is analyzing 20 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1560414675688 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "lock.sdc " "Synopsys Design Constraints File file not found: 'lock.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1560414675710 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1560414675711 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name jishuclk jishuclk " "create_clock -period 1.000 -name jishuclk jishuclk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1560414675713 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1560414675713 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divclk divclk " "create_clock -period 1.000 -name divclk divclk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1560414675713 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name moshi\[0\] moshi\[0\] " "create_clock -period 1.000 -name moshi\[0\] moshi\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1560414675713 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1560414675713 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1560414675717 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1560414675738 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1560414675755 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.501 " "Worst-case setup slack is -4.501" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1560414675762 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1560414675762 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.501      -473.955 clk  " "   -4.501      -473.955 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1560414675762 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.496      -145.964 jishuclk  " "   -4.496      -145.964 jishuclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1560414675762 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.805       -32.661 moshi\[0\]  " "   -1.805       -32.661 moshi\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1560414675762 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.009        -0.009 divclk  " "   -0.009        -0.009 divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1560414675762 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1560414675762 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.561 " "Worst-case hold slack is -1.561" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1560414675770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1560414675770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.561       -33.887 jishuclk  " "   -1.561       -33.887 jishuclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1560414675770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.499         0.000 divclk  " "    0.499         0.000 divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1560414675770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.951         0.000 moshi\[0\]  " "    0.951         0.000 moshi\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1560414675770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.042         0.000 clk  " "    1.042         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1560414675770 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1560414675770 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.586 " "Worst-case recovery slack is -2.586" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1560414675779 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1560414675779 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.586      -102.700 jishuclk  " "   -2.586      -102.700 jishuclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1560414675779 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1560414675779 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.020 " "Worst-case removal slack is -0.020" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1560414675785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1560414675785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.020        -0.246 jishuclk  " "   -0.020        -0.246 jishuclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1560414675785 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1560414675785 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.941 " "Worst-case minimum pulse width slack is -1.941" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1560414675792 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1560414675792 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.941      -199.313 clk  " "   -1.941      -199.313 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1560414675792 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.742       -59.360 jishuclk  " "   -0.742       -59.360 jishuclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1560414675792 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.742        -2.968 divclk  " "   -0.742        -2.968 divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1560414675792 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 moshi\[0\]  " "    0.500         0.000 moshi\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1560414675792 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1560414675792 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1560414676009 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1560414676010 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1560414676029 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.875 " "Worst-case setup slack is -0.875" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1560414676036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1560414676036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.875       -23.544 jishuclk  " "   -0.875       -23.544 jishuclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1560414676036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.825       -73.933 clk  " "   -0.825       -73.933 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1560414676036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.059        -0.329 moshi\[0\]  " "   -0.059        -0.329 moshi\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1560414676036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.641         0.000 divclk  " "    0.641         0.000 divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1560414676036 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1560414676036 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.828 " "Worst-case hold slack is -0.828" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1560414676046 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1560414676046 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.828       -25.186 jishuclk  " "   -0.828       -25.186 jishuclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1560414676046 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 divclk  " "    0.215         0.000 divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1560414676046 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.321         0.000 clk  " "    0.321         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1560414676046 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.518         0.000 moshi\[0\]  " "    0.518         0.000 moshi\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1560414676046 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1560414676046 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.574 " "Worst-case recovery slack is -0.574" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1560414676054 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1560414676054 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.574       -22.416 jishuclk  " "   -0.574       -22.416 jishuclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1560414676054 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1560414676054 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.061 " "Worst-case removal slack is -0.061" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1560414676063 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1560414676063 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.061        -2.024 jishuclk  " "   -0.061        -2.024 jishuclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1560414676063 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1560414676063 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1560414676073 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1560414676073 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380      -134.380 clk  " "   -1.380      -134.380 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1560414676073 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500       -40.000 jishuclk  " "   -0.500       -40.000 jishuclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1560414676073 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -2.000 divclk  " "   -0.500        -2.000 divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1560414676073 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 moshi\[0\]  " "    0.500         0.000 moshi\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1560414676073 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1560414676073 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1560414676279 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1560414676324 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1560414676325 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4588 " "Peak virtual memory: 4588 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1560414676465 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 13 16:31:16 2019 " "Processing ended: Thu Jun 13 16:31:16 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1560414676465 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1560414676465 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1560414676465 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1560414676465 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 48 s " "Quartus II Full Compilation was successful. 0 errors, 48 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1560414677202 ""}
