
/*--------------------------------------------------------------------------*
 *                       M O D U L E   H E A D E R
 *
 * filename - cfg_ph_b.c
 *
 * $Revision$
 *
 * $Date$
 *
 *		Physical Layer configuration structure for B channels
 *		using a SIEMENS HSCX ISDN chip.
 *
 *
 *-------------------------------------------------------------------------*/

/*[]---------------------------------------------------[]*/
/*|                                                     |*/
/*|    OMNITEL-BRICKS                                   |*/
/*|    Siemens HSCX for B-channels Driver               |*/
/*|                                                     |*/
/*|    Copyright (c) 1989-1996 by OMNITEL SA            |*/
/*|    All Rights Reserved.                             |*/
/*|                                                     |*/
/*[]---------------------------------------------------[]*/

#include "services.h"
#include "ph_int.h"
#include "ph_b_int.h"

				/* PH_B configuration structure  (for SIEMENS-HSCX) */

#ifndef CFG_IOM2

		/*
		   CFG_IOM2 might be already defined by the AMD PH_D
		   configuration structure (in conf_d_a.h or config.h module)
		*/

#	define CFG_IOM2  	ON	/* IOM2 (ON) or SBP (OFF) time slot bus */
#endif

CONST struct ph_b_config ph_b_config_data = {

					/* confirm structure */

	{0},

	1,							/* number of NA */
	2,							/* number of HSCX channels */

		/* NA descriptions */

	{

			/* first NA */

		{
			0,  					/* NAI */
			2,						/* number of B channels */

				/* HSCX channels descriptions */

			{
					/* B1 --> HSCX A */

				{
					0,					/* HSCX A chip ID */
					0xC00000L,				/* HSCX IO base address */
					4,					/* Delta address */
					3,					/* IT mask */

#					if CFG_IOM2 == ON
						8*4*3 -1,		/* TX time slot */
						8*4*3 -1,		/* RX time slot */
#					else
						8*3 -1,			/* TX time slot */
						8*3 -1,			/* RX time slot */
#					endif

					OFF,				/* B channel loop back flag : ON or OFF */
					0,					/* TI 199 watchdog timer : implicit value */
				},

					/* B2 ---> HSCX B */

				{
					0,					/* HSCX B chip ID */
					0xC00100L,				/* HSCX IO base address */
					4,					/* Delta address */
					3,					/* IT mask */

#					if CFG_IOM2 == ON
						8*1 -1,			/* TX time slot */
						8*1 -1,			/* RX time slot */
#					else
						8*1 -1,			/* TX time slot */
						8*1 -1,			/* RX time slot */
#					endif

					OFF,				/* B channel loop back flag : ON or OFF */
					0,					/* TI 199 watchdog timer : implicit value */
				},

			},
		    	ENT_APPLI,					/* upper entity ID */
			OFF,				/* congestion flag : discard received frame if ON */

#			if PH_B_STREAM == ON
				OFF,
#			endif

#			if PH_B_FC	== ON
				2,		/* outgoing flow control low mark */
				5,		/* outgoing flow control high mark */
#			endif
		},

	},

};

	/*-------------------------------------------------------------------*/
	/* 	PH_B update list 						     */
	/*-------------------------------------------------------------------*/

struct cfg_update CONST_ARRAY p_update_ph_b [] = {
	{UPDATE_ID_NIL},
};



/*EOF*/
