$date
	Sat Oct 22 19:15:55 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#127129
b100 !
1"
#127130
b100 &
b100 %
1$
#127131
0"
#127134
b10 &
b10 %
#127138
b1 &
b1 %
1#
#127142
b0 &
0#
b0 %
0$
#1076297
b1010 !
1"
#1076298
b1010 &
b1010 %
1$
#1076299
0"
#1076302
b101 &
b101 %
#1076306
b10000 &
b10000 %
#1076310
b1000 &
b1000 %
#1076314
b100 &
b100 %
#1076318
b10 &
b10 %
#1076322
b1 &
b1 %
1#
#1076326
b0 &
0#
b0 %
0$
#2147187
b1110 !
1"
#2147190
b1110 &
b1110 %
1$
#2147191
0"
#2147194
b111 &
b111 %
#2147198
b10110 &
b10110 %
#2147202
b1011 &
b1011 %
#2147206
b100010 &
b100010 %
#2147210
b10001 &
b10001 %
#2147214
b110100 &
b110100 %
#2147218
b11010 &
b11010 %
#2147222
b1101 &
b1101 %
#2147226
b101000 &
b101000 %
#2147230
b10100 &
b10100 %
#2147234
b1010 &
b1010 %
#2147238
b101 &
b101 %
#2147242
b10000 &
b10000 %
#2147246
b1000 &
b1000 %
#2147250
b100 &
b100 %
#2147254
b10 &
b10 %
#2147258
b1 &
b1 %
1#
#2147262
b0 &
0#
b0 %
0$
#4500012
