<def f='llvm/llvm/include/llvm/CodeGen/MachineRegisterInfo.h' l='510' ll='512' type='bool llvm::MachineRegisterInfo::hasOneUse(llvm::Register RegNo) const'/>
<doc f='llvm/llvm/include/llvm/CodeGen/MachineRegisterInfo.h' l='508'>/// hasOneUse - Return true if there is exactly one instruction using the
  /// specified register.</doc>
<use f='llvm/llvm/include/llvm/CodeGen/GlobalISel/MIPatternMatch.h' l='33' u='c' c='_ZN4llvm14MIPatternMatch12OneUse_match5matchERKNS_19MachineRegisterInfoENS_8RegisterE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/CombinerHelper.cpp' l='2704' u='c' c='_ZN4llvm14CombinerHelper25matchCombineInsertVecEltsERNS_12MachineInstrERNS_15SmallVectorImplINS_8RegisterEEE'/>
<use f='llvm/llvm/include/llvm/CodeGen/GlobalISel/LegalizationArtifactCombiner.h' l='913' u='c' c='_ZN4llvm28LegalizationArtifactCombiner11markDefDeadERNS_12MachineInstrES2_RNS_15SmallVectorImplIPS1_EEj'/>
<use f='llvm/llvm/include/llvm/CodeGen/GlobalISel/LegalizationArtifactCombiner.h' l='936' u='c' c='_ZN4llvm28LegalizationArtifactCombiner11markDefDeadERNS_12MachineInstrES2_RNS_15SmallVectorImplIPS1_EEj'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/Localizer.cpp' l='128' u='c' c='_ZN4llvm9Localizer18localizeInterBlockERNS_15MachineFunctionERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/FastISel.cpp' l='2298' u='c' c='_ZN4llvm8FastISel13tryToFoldLoadEPKNS_8LoadInstEPKNS_11InstructionE'/>
<use f='llvm/llvm/lib/CodeGen/TwoAddressInstructionPass.cpp' l='336' u='c' c='_ZL8isKilledRN4llvm12MachineInstrENS_8RegisterEPKNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoEPNS_13LiveIntervalsEb'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFixSGPRCopies.cpp' l='226' u='c' c='_ZL27foldVGPRCopyIntoRegSequenceRN4llvm12MachineInstrEPKNS_14SIRegisterInfoEPKNS_11SIInstrInfoERNS_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='2787' u='c' c='_ZNK4llvm11SIInstrInfo13FoldImmediateERNS_12MachineInstrES2_NS_8RegisterEPNS_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='2805' u='c' c='_ZNK4llvm11SIInstrInfo13FoldImmediateERNS_12MachineInstrES2_NS_8RegisterEPNS_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIPeepholeSDWA.cpp' l='882' u='c' c='_ZNK12_GLOBAL__N_114SIPeepholeSDWA21pseudoOpConvertToVOP2ERN4llvm12MachineInstrERKNS1_12GCNSubtargetE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIShrinkInstructions.cpp' l='72' u='c' c='_ZL14foldImmediatesRN4llvm12MachineInstrEPKNS_11SIInstrInfoERNS_19MachineRegisterInfoEb'/>
<use f='llvm/llvm/lib/Target/ARM/MVEVPTOptimisationsPass.cpp' l='781' u='c' c='_ZN12_GLOBAL__N_119MVEVPTOptimisations20ReplaceConstByVPNOTsERN4llvm17MachineBasicBlockEPNS1_20MachineDominatorTreeE'/>
<use f='llvm/llvm/lib/Target/ARM/MVEVPTOptimisationsPass.cpp' l='798' u='c' c='_ZN12_GLOBAL__N_119MVEVPTOptimisations20ReplaceConstByVPNOTsERN4llvm17MachineBasicBlockEPNS1_20MachineDominatorTreeE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsRegisterBankInfo.cpp' l='212' u='c' c='_ZNK4llvm20MipsRegisterBankInfo27AmbiguousRegDefUseContainer18skipCopiesOutgoingEPNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCInstrInfo.cpp' l='2477' u='c' c='_ZNK4llvm12PPCInstrInfo20optimizeCompareInstrERNS_12MachineInstrENS_8RegisterES3_iiPKNS_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCInstrInfo.cpp' l='4639' u='c' c='_ZNK4llvm12PPCInstrInfo12simplifyToLIERNS_12MachineInstrES2_jPPS1_'/>
<use f='llvm/llvm/lib/Target/RISCV/RISCVMergeBaseOffset.cpp' l='86' u='c' c='_ZN12_GLOBAL__N_123RISCVMergeBaseOffsetOpt19detectLuiAddiGlobalERN4llvm12MachineInstrERPS2_'/>
<use f='llvm/llvm/lib/Target/RISCV/RISCVMergeBaseOffset.cpp' l='94' u='c' c='_ZN12_GLOBAL__N_123RISCVMergeBaseOffsetOpt19detectLuiAddiGlobalERN4llvm12MachineInstrERPS2_'/>
<use f='llvm/llvm/lib/Target/RISCV/RISCVMergeBaseOffset.cpp' l='143' u='c' c='_ZN12_GLOBAL__N_123RISCVMergeBaseOffsetOpt16matchLargeOffsetERN4llvm12MachineInstrENS1_8RegisterERl'/>
<use f='llvm/llvm/lib/Target/RISCV/RISCVMergeBaseOffset.cpp' l='159' u='c' c='_ZN12_GLOBAL__N_123RISCVMergeBaseOffsetOpt16matchLargeOffsetERN4llvm12MachineInstrENS1_8RegisterERl'/>
<use f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyRegStackify.cpp' l='292' u='c' c='_ZL9hasOneUsejPN4llvm12MachineInstrERNS_19MachineRegisterInfoERNS_20MachineDominatorTreeERNS_13LiveIntervalsE'/>
<use f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyRegStackify.cpp' l='530' u='c' c='_ZL16moveForSingleUsejRN4llvm14MachineOperandEPNS_12MachineInstrERNS_17MachineBasicBlockES3_RNS_13LiveIntervalsERNS_23WebAssemblyFunctionInfoERNS_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyRegStackify.cpp' l='916' u='c' c='_ZN12_GLOBAL__N_122WebAssemblyRegStackify20runOnMachineFunctionERN4llvm15MachineFunctionE'/>
